
// the following is for CSR fields MASK

#define DMA1_SW_RST_MSK                                              0x00000001
#define DMA1_SW_RST_I_MSK                                            0xfffffffe
#define DMA1_SW_RST_SFT                                              0
#define DMA1_SW_RST_HI                                               0
#define DMA1_SW_RST_SZ                                               1

#define MAC_SW_RST_MSK                                               0x00000002
#define MAC_SW_RST_I_MSK                                             0xfffffffd
#define MAC_SW_RST_SFT                                               1
#define MAC_SW_RST_HI                                                1
#define MAC_SW_RST_SZ                                                1

#define SDIO_SW_RST_MSK                                              0x00000008
#define SDIO_SW_RST_I_MSK                                            0xfffffff7
#define SDIO_SW_RST_SFT                                              3
#define SDIO_SW_RST_HI                                               3
#define SDIO_SW_RST_SZ                                               1

#define SPI_SLV_SW_RST_MSK                                           0x00000010
#define SPI_SLV_SW_RST_I_MSK                                         0xffffffef
#define SPI_SLV_SW_RST_SFT                                           4
#define SPI_SLV_SW_RST_HI                                            4
#define SPI_SLV_SW_RST_SZ                                            1

#define UART_SW_RST_MSK                                              0x00000020
#define UART_SW_RST_I_MSK                                            0xffffffdf
#define UART_SW_RST_SFT                                              5
#define UART_SW_RST_HI                                               5
#define UART_SW_RST_SZ                                               1

#define DMA_SW_RST_MSK                                               0x00000040
#define DMA_SW_RST_I_MSK                                             0xffffffbf
#define DMA_SW_RST_SFT                                               6
#define DMA_SW_RST_HI                                                6
#define DMA_SW_RST_SZ                                                1

#define WDT_SW_RST_MSK                                               0x00000080
#define WDT_SW_RST_I_MSK                                             0xffffff7f
#define WDT_SW_RST_SFT                                               7
#define WDT_SW_RST_HI                                                7
#define WDT_SW_RST_SZ                                                1

#define I2C_SLV_SW_RST_MSK                                           0x00000100
#define I2C_SLV_SW_RST_I_MSK                                         0xfffffeff
#define I2C_SLV_SW_RST_SFT                                           8
#define I2C_SLV_SW_RST_HI                                            8
#define I2C_SLV_SW_RST_SZ                                            1

#define INT_CTL_SW_RST_MSK                                           0x00000200
#define INT_CTL_SW_RST_I_MSK                                         0xfffffdff
#define INT_CTL_SW_RST_SFT                                           9
#define INT_CTL_SW_RST_HI                                            9
#define INT_CTL_SW_RST_SZ                                            1

#define BTCX_SW_RST_MSK                                              0x00000400
#define BTCX_SW_RST_I_MSK                                            0xfffffbff
#define BTCX_SW_RST_SFT                                              10
#define BTCX_SW_RST_HI                                               10
#define BTCX_SW_RST_SZ                                               1

#define DAT_UART1_SW_RST_MSK                                         0x00000800
#define DAT_UART1_SW_RST_I_MSK                                       0xfffff7ff
#define DAT_UART1_SW_RST_SFT                                         11
#define DAT_UART1_SW_RST_HI                                          11
#define DAT_UART1_SW_RST_SZ                                          1

#define US0TMR_SW_RST_MSK                                            0x00001000
#define US0TMR_SW_RST_I_MSK                                          0xffffefff
#define US0TMR_SW_RST_SFT                                            12
#define US0TMR_SW_RST_HI                                             12
#define US0TMR_SW_RST_SZ                                             1

#define US1TMR_SW_RST_MSK                                            0x00002000
#define US1TMR_SW_RST_I_MSK                                          0xffffdfff
#define US1TMR_SW_RST_SFT                                            13
#define US1TMR_SW_RST_HI                                             13
#define US1TMR_SW_RST_SZ                                             1

#define US2TMR_SW_RST_MSK                                            0x00004000
#define US2TMR_SW_RST_I_MSK                                          0xffffbfff
#define US2TMR_SW_RST_SFT                                            14
#define US2TMR_SW_RST_HI                                             14
#define US2TMR_SW_RST_SZ                                             1

#define US3TMR_SW_RST_MSK                                            0x00008000
#define US3TMR_SW_RST_I_MSK                                          0xffff7fff
#define US3TMR_SW_RST_SFT                                            15
#define US3TMR_SW_RST_HI                                             15
#define US3TMR_SW_RST_SZ                                             1

#define MS0TMR_SW_RST_MSK                                            0x00010000
#define MS0TMR_SW_RST_I_MSK                                          0xfffeffff
#define MS0TMR_SW_RST_SFT                                            16
#define MS0TMR_SW_RST_HI                                             16
#define MS0TMR_SW_RST_SZ                                             1

#define MS1TMR_SW_RST_MSK                                            0x00020000
#define MS1TMR_SW_RST_I_MSK                                          0xfffdffff
#define MS1TMR_SW_RST_SFT                                            17
#define MS1TMR_SW_RST_HI                                             17
#define MS1TMR_SW_RST_SZ                                             1

#define MS2TMR_SW_RST_MSK                                            0x00040000
#define MS2TMR_SW_RST_I_MSK                                          0xfffbffff
#define MS2TMR_SW_RST_SFT                                            18
#define MS2TMR_SW_RST_HI                                             18
#define MS2TMR_SW_RST_SZ                                             1

#define MS3TMR_SW_RST_MSK                                            0x00080000
#define MS3TMR_SW_RST_I_MSK                                          0xfff7ffff
#define MS3TMR_SW_RST_SFT                                            19
#define MS3TMR_SW_RST_HI                                             19
#define MS3TMR_SW_RST_SZ                                             1

#define PLF_SW_RST_MSK                                               0x00100000
#define PLF_SW_RST_I_MSK                                             0xffefffff
#define PLF_SW_RST_SFT                                               20
#define PLF_SW_RST_HI                                                20
#define PLF_SW_RST_SZ                                                1

#define ALL_SW_RST_MSK                                               0x00200000
#define ALL_SW_RST_I_MSK                                             0xffdfffff
#define ALL_SW_RST_SFT                                               21
#define ALL_SW_RST_HI                                                21
#define ALL_SW_RST_SZ                                                1

#define DAT_UART_SW_RST_MSK                                          0x00400000
#define DAT_UART_SW_RST_I_MSK                                        0xffbfffff
#define DAT_UART_SW_RST_SFT                                          22
#define DAT_UART_SW_RST_HI                                           22
#define DAT_UART_SW_RST_SZ                                           1

#define I2C0_SW_RST_MSK                                              0x00800000
#define I2C0_SW_RST_I_MSK                                            0xff7fffff
#define I2C0_SW_RST_SFT                                              23
#define I2C0_SW_RST_HI                                               23
#define I2C0_SW_RST_SZ                                               1

#define I2C1_SW_RST_MSK                                              0x01000000
#define I2C1_SW_RST_I_MSK                                            0xfeffffff
#define I2C1_SW_RST_SFT                                              24
#define I2C1_SW_RST_HI                                               24
#define I2C1_SW_RST_SZ                                               1

#define I2S_SW_RST_MSK                                               0x02000000
#define I2S_SW_RST_I_MSK                                             0xfdffffff
#define I2S_SW_RST_SFT                                               25
#define I2S_SW_RST_HI                                                25
#define I2S_SW_RST_SZ                                                1

#define I2S1_SW_RST_MSK                                              0x04000000
#define I2S1_SW_RST_I_MSK                                            0xfbffffff
#define I2S1_SW_RST_SFT                                              26
#define I2S1_SW_RST_HI                                               26
#define I2S1_SW_RST_SZ                                               1

#define SPISLV0_SW_RST_MSK                                           0x08000000
#define SPISLV0_SW_RST_I_MSK                                         0xf7ffffff
#define SPISLV0_SW_RST_SFT                                           27
#define SPISLV0_SW_RST_HI                                            27
#define SPISLV0_SW_RST_SZ                                            1

#define SPISLV1_SW_RST_MSK                                           0x10000000
#define SPISLV1_SW_RST_I_MSK                                         0xefffffff
#define SPISLV1_SW_RST_SFT                                           28
#define SPISLV1_SW_RST_HI                                            28
#define SPISLV1_SW_RST_SZ                                            1

#define SPIMAS0_SW_RST_MSK                                           0x20000000
#define SPIMAS0_SW_RST_I_MSK                                         0xdfffffff
#define SPIMAS0_SW_RST_SFT                                           29
#define SPIMAS0_SW_RST_HI                                            29
#define SPIMAS0_SW_RST_SZ                                            1

#define SPIMAS1_SW_RST_MSK                                           0x40000000
#define SPIMAS1_SW_RST_I_MSK                                         0xbfffffff
#define SPIMAS1_SW_RST_SFT                                           30
#define SPIMAS1_SW_RST_HI                                            30
#define SPIMAS1_SW_RST_SZ                                            1

#define SPIMAS2_SW_RST_MSK                                           0x80000000
#define SPIMAS2_SW_RST_I_MSK                                         0x7fffffff
#define SPIMAS2_SW_RST_SFT                                           31
#define SPIMAS2_SW_RST_HI                                            31
#define SPIMAS2_SW_RST_SZ                                            1

#define RG_REBOOT_MSK                                                0x00000001
#define RG_REBOOT_I_MSK                                              0xfffffffe
#define RG_REBOOT_SFT                                                0
#define RG_REBOOT_HI                                                 0
#define RG_REBOOT_SZ                                                 1

#define TRAP_IMG_FLS_MSK                                             0x00010000
#define TRAP_IMG_FLS_I_MSK                                           0xfffeffff
#define TRAP_IMG_FLS_SFT                                             16
#define TRAP_IMG_FLS_HI                                              16
#define TRAP_IMG_FLS_SZ                                              1

#define TRAP_REBOOT_MSK                                              0x00020000
#define TRAP_REBOOT_I_MSK                                            0xfffdffff
#define TRAP_REBOOT_SFT                                              17
#define TRAP_REBOOT_HI                                               17
#define TRAP_REBOOT_SZ                                               1

#define TRAP_BOOT_FLS_MSK                                            0x00040000
#define TRAP_BOOT_FLS_I_MSK                                          0xfffbffff
#define TRAP_BOOT_FLS_SFT                                            18
#define TRAP_BOOT_FLS_HI                                             18
#define TRAP_BOOT_FLS_SZ                                             1

#define CHIP_ID_31_0_MSK                                             0xffffffff
#define CHIP_ID_31_0_I_MSK                                           0x00000000
#define CHIP_ID_31_0_SFT                                             0
#define CHIP_ID_31_0_HI                                              31
#define CHIP_ID_31_0_SZ                                              32

#define CHIP_ID_63_32_MSK                                            0xffffffff
#define CHIP_ID_63_32_I_MSK                                          0x00000000
#define CHIP_ID_63_32_SFT                                            0
#define CHIP_ID_63_32_HI                                             31
#define CHIP_ID_63_32_SZ                                             32

#define CHIP_ID_95_64_MSK                                            0xffffffff
#define CHIP_ID_95_64_I_MSK                                          0x00000000
#define CHIP_ID_95_64_SFT                                            0
#define CHIP_ID_95_64_HI                                             31
#define CHIP_ID_95_64_SZ                                             32

#define CHIP_ID_127_96_MSK                                           0xffffffff
#define CHIP_ID_127_96_I_MSK                                         0x00000000
#define CHIP_ID_127_96_SFT                                           0
#define CHIP_ID_127_96_HI                                            31
#define CHIP_ID_127_96_SZ                                            32

#define CLK_DIGI_SEL_MSK                                             0x0000001f
#define CLK_DIGI_SEL_I_MSK                                           0xffffffe0
#define CLK_DIGI_SEL_SFT                                             0
#define CLK_DIGI_SEL_HI                                              4
#define CLK_DIGI_SEL_SZ                                              5

#define SYS_CLK_EN_MSK                                               0x00000001
#define SYS_CLK_EN_I_MSK                                             0xfffffffe
#define SYS_CLK_EN_SFT                                               0
#define SYS_CLK_EN_HI                                                0
#define SYS_CLK_EN_SZ                                                1

#define MAC_CLK_EN_MSK                                               0x00000002
#define MAC_CLK_EN_I_MSK                                             0xfffffffd
#define MAC_CLK_EN_SFT                                               1
#define MAC_CLK_EN_HI                                                1
#define MAC_CLK_EN_SZ                                                1

#define FLASH_CLK_EN_MSK                                             0x00000004
#define FLASH_CLK_EN_I_MSK                                           0xfffffffb
#define FLASH_CLK_EN_SFT                                             2
#define FLASH_CLK_EN_HI                                              2
#define FLASH_CLK_EN_SZ                                              1

#define SDIO_CLK_EN_MSK                                              0x00000008
#define SDIO_CLK_EN_I_MSK                                            0xfffffff7
#define SDIO_CLK_EN_SFT                                              3
#define SDIO_CLK_EN_HI                                               3
#define SDIO_CLK_EN_SZ                                               1

#define SPI_SLV_CLK_EN_MSK                                           0x00000010
#define SPI_SLV_CLK_EN_I_MSK                                         0xffffffef
#define SPI_SLV_CLK_EN_SFT                                           4
#define SPI_SLV_CLK_EN_HI                                            4
#define SPI_SLV_CLK_EN_SZ                                            1

#define UART_CLK_EN_MSK                                              0x00000020
#define UART_CLK_EN_I_MSK                                            0xffffffdf
#define UART_CLK_EN_SFT                                              5
#define UART_CLK_EN_HI                                               5
#define UART_CLK_EN_SZ                                               1

#define DMA_CLK_EN_MSK                                               0x00000040
#define DMA_CLK_EN_I_MSK                                             0xffffffbf
#define DMA_CLK_EN_SFT                                               6
#define DMA_CLK_EN_HI                                                6
#define DMA_CLK_EN_SZ                                                1

#define WDT_CLK_EN_MSK                                               0x00000080
#define WDT_CLK_EN_I_MSK                                             0xffffff7f
#define WDT_CLK_EN_SFT                                               7
#define WDT_CLK_EN_HI                                                7
#define WDT_CLK_EN_SZ                                                1

#define I2C_SLV_CLK_EN_MSK                                           0x00000100
#define I2C_SLV_CLK_EN_I_MSK                                         0xfffffeff
#define I2C_SLV_CLK_EN_SFT                                           8
#define I2C_SLV_CLK_EN_HI                                            8
#define I2C_SLV_CLK_EN_SZ                                            1

#define INT_CTL_CLK_EN_MSK                                           0x00000200
#define INT_CTL_CLK_EN_I_MSK                                         0xfffffdff
#define INT_CTL_CLK_EN_SFT                                           9
#define INT_CTL_CLK_EN_HI                                            9
#define INT_CTL_CLK_EN_SZ                                            1

#define BTCX_CLK_EN_MSK                                              0x00000400
#define BTCX_CLK_EN_I_MSK                                            0xfffffbff
#define BTCX_CLK_EN_SFT                                              10
#define BTCX_CLK_EN_HI                                               10
#define BTCX_CLK_EN_SZ                                               1

#define EFS_CLK_EN_MSK                                               0x00000800
#define EFS_CLK_EN_I_MSK                                             0xfffff7ff
#define EFS_CLK_EN_SFT                                               11
#define EFS_CLK_EN_HI                                                11
#define EFS_CLK_EN_SZ                                                1

#define US0TMR_CLK_EN_MSK                                            0x00001000
#define US0TMR_CLK_EN_I_MSK                                          0xffffefff
#define US0TMR_CLK_EN_SFT                                            12
#define US0TMR_CLK_EN_HI                                             12
#define US0TMR_CLK_EN_SZ                                             1

#define US1TMR_CLK_EN_MSK                                            0x00002000
#define US1TMR_CLK_EN_I_MSK                                          0xffffdfff
#define US1TMR_CLK_EN_SFT                                            13
#define US1TMR_CLK_EN_HI                                             13
#define US1TMR_CLK_EN_SZ                                             1

#define US2TMR_CLK_EN_MSK                                            0x00004000
#define US2TMR_CLK_EN_I_MSK                                          0xffffbfff
#define US2TMR_CLK_EN_SFT                                            14
#define US2TMR_CLK_EN_HI                                             14
#define US2TMR_CLK_EN_SZ                                             1

#define US3TMR_CLK_EN_MSK                                            0x00008000
#define US3TMR_CLK_EN_I_MSK                                          0xffff7fff
#define US3TMR_CLK_EN_SFT                                            15
#define US3TMR_CLK_EN_HI                                             15
#define US3TMR_CLK_EN_SZ                                             1

#define MS0TMR_CLK_EN_MSK                                            0x00010000
#define MS0TMR_CLK_EN_I_MSK                                          0xfffeffff
#define MS0TMR_CLK_EN_SFT                                            16
#define MS0TMR_CLK_EN_HI                                             16
#define MS0TMR_CLK_EN_SZ                                             1

#define MS1TMR_CLK_EN_MSK                                            0x00020000
#define MS1TMR_CLK_EN_I_MSK                                          0xfffdffff
#define MS1TMR_CLK_EN_SFT                                            17
#define MS1TMR_CLK_EN_HI                                             17
#define MS1TMR_CLK_EN_SZ                                             1

#define MS2TMR_CLK_EN_MSK                                            0x00040000
#define MS2TMR_CLK_EN_I_MSK                                          0xfffbffff
#define MS2TMR_CLK_EN_SFT                                            18
#define MS2TMR_CLK_EN_HI                                             18
#define MS2TMR_CLK_EN_SZ                                             1

#define MS3TMR_CLK_EN_MSK                                            0x00080000
#define MS3TMR_CLK_EN_I_MSK                                          0xfff7ffff
#define MS3TMR_CLK_EN_SFT                                            19
#define MS3TMR_CLK_EN_HI                                             19
#define MS3TMR_CLK_EN_SZ                                             1

#define SPI_MST2CBRA_CLK_EN_MSK                                      0x00100000
#define SPI_MST2CBRA_CLK_EN_I_MSK                                    0xffefffff
#define SPI_MST2CBRA_CLK_EN_SFT                                      20
#define SPI_MST2CBRA_CLK_EN_HI                                       20
#define SPI_MST2CBRA_CLK_EN_SZ                                       1

#define AHB2PKT_CLK_EN_MSK                                           0x00200000
#define AHB2PKT_CLK_EN_I_MSK                                         0xffdfffff
#define AHB2PKT_CLK_EN_SFT                                           21
#define AHB2PKT_CLK_EN_HI                                            21
#define AHB2PKT_CLK_EN_SZ                                            1

#define PWM_CLK_EN_MSK                                               0x00400000
#define PWM_CLK_EN_I_MSK                                             0xffbfffff
#define PWM_CLK_EN_SFT                                               22
#define PWM_CLK_EN_HI                                                22
#define PWM_CLK_EN_SZ                                                1

#define I2C0_CLK_EN_MSK                                              0x00800000
#define I2C0_CLK_EN_I_MSK                                            0xff7fffff
#define I2C0_CLK_EN_SFT                                              23
#define I2C0_CLK_EN_HI                                               23
#define I2C0_CLK_EN_SZ                                               1

#define RESET_N_CPUN10_MSK                                           0x01000000
#define RESET_N_CPUN10_I_MSK                                         0xfeffffff
#define RESET_N_CPUN10_SFT                                           24
#define RESET_N_CPUN10_HI                                            24
#define RESET_N_CPUN10_SZ                                            1

#define PHY_IQ_LOG_CLK_EN_MSK                                        0x10000000
#define PHY_IQ_LOG_CLK_EN_I_MSK                                      0xefffffff
#define PHY_IQ_LOG_CLK_EN_SFT                                        28
#define PHY_IQ_LOG_CLK_EN_HI                                         28
#define PHY_IQ_LOG_CLK_EN_SZ                                         1

#define SPIMAS0_CLK_EN_MSK                                           0x20000000
#define SPIMAS0_CLK_EN_I_MSK                                         0xdfffffff
#define SPIMAS0_CLK_EN_SFT                                           29
#define SPIMAS0_CLK_EN_HI                                            29
#define SPIMAS0_CLK_EN_SZ                                            1

#define I2S_PCLK_EN_MSK                                              0x40000000
#define I2S_PCLK_EN_I_MSK                                            0xbfffffff
#define I2S_PCLK_EN_SFT                                              30
#define I2S_PCLK_EN_HI                                               30
#define I2S_PCLK_EN_SZ                                               1

#define SECU_CLK_EN_MSK                                              0x80000000
#define SECU_CLK_EN_I_MSK                                            0x7fffffff
#define SECU_CLK_EN_SFT                                              31
#define SECU_CLK_EN_HI                                               31
#define SECU_CLK_EN_SZ                                               1

#define CLK_EN_PHYRF40M_MSK                                          0x00000001
#define CLK_EN_PHYRF40M_I_MSK                                        0xfffffffe
#define CLK_EN_PHYRF40M_SFT                                          0
#define CLK_EN_PHYRF40M_HI                                           0
#define CLK_EN_PHYRF40M_SZ                                           1

#define CLK_EN_PHYRF80M_MSK                                          0x00000002
#define CLK_EN_PHYRF80M_I_MSK                                        0xfffffffd
#define CLK_EN_PHYRF80M_SFT                                          1
#define CLK_EN_PHYRF80M_HI                                           1
#define CLK_EN_PHYRF80M_SZ                                           1

#define CLK_EN_160M_PHY_MSK                                          0x00000004
#define CLK_EN_160M_PHY_I_MSK                                        0xfffffffb
#define CLK_EN_160M_PHY_SFT                                          2
#define CLK_EN_160M_PHY_HI                                           2
#define CLK_EN_160M_PHY_SZ                                           1

#define I2C1_CLK_EN_MSK                                              0x00000008
#define I2C1_CLK_EN_I_MSK                                            0xfffffff7
#define I2C1_CLK_EN_SFT                                              3
#define I2C1_CLK_EN_HI                                               3
#define I2C1_CLK_EN_SZ                                               1

#define SPIMAS1_CLK_EN_MSK                                           0x00000010
#define SPIMAS1_CLK_EN_I_MSK                                         0xffffffef
#define SPIMAS1_CLK_EN_SFT                                           4
#define SPIMAS1_CLK_EN_HI                                            4
#define SPIMAS1_CLK_EN_SZ                                            1

#define SPIMAS2_CLK_EN_MSK                                           0x00000020
#define SPIMAS2_CLK_EN_I_MSK                                         0xffffffdf
#define SPIMAS2_CLK_EN_SFT                                           5
#define SPIMAS2_CLK_EN_HI                                            5
#define SPIMAS2_CLK_EN_SZ                                            1

#define SPISLV0_CLK_EN_MSK                                           0x00000040
#define SPISLV0_CLK_EN_I_MSK                                         0xffffffbf
#define SPISLV0_CLK_EN_SFT                                           6
#define SPISLV0_CLK_EN_HI                                            6
#define SPISLV0_CLK_EN_SZ                                            1

#define SPISLV1_CLK_EN_MSK                                           0x00000080
#define SPISLV1_CLK_EN_I_MSK                                         0xffffff7f
#define SPISLV1_CLK_EN_SFT                                           7
#define SPISLV1_CLK_EN_HI                                            7
#define SPISLV1_CLK_EN_SZ                                            1

#define DMA1_CLK_EN_MSK                                              0x00000100
#define DMA1_CLK_EN_I_MSK                                            0xfffffeff
#define DMA1_CLK_EN_SFT                                              8
#define DMA1_CLK_EN_HI                                               8
#define DMA1_CLK_EN_SZ                                               1

#define UART1_CLK_EN_MSK                                             0x00000200
#define UART1_CLK_EN_I_MSK                                           0xfffffdff
#define UART1_CLK_EN_SFT                                             9
#define UART1_CLK_EN_HI                                              9
#define UART1_CLK_EN_SZ                                              1

#define BTCX_CSR_CLK_EN_MSK                                          0x00000400
#define BTCX_CSR_CLK_EN_I_MSK                                        0xfffffbff
#define BTCX_CSR_CLK_EN_SFT                                          10
#define BTCX_CSR_CLK_EN_HI                                           10
#define BTCX_CSR_CLK_EN_SZ                                           1

#define CLK_EN_MBIST_MSK                                             0x00000800
#define CLK_EN_MBIST_I_MSK                                           0xfffff7ff
#define CLK_EN_MBIST_SFT                                             11
#define CLK_EN_MBIST_HI                                              11
#define CLK_EN_MBIST_SZ                                              1

#define DBG_UART_CLK_EN_MSK                                          0x00001000
#define DBG_UART_CLK_EN_I_MSK                                        0xffffefff
#define DBG_UART_CLK_EN_SFT                                          12
#define DBG_UART_CLK_EN_HI                                           12
#define DBG_UART_CLK_EN_SZ                                           1

#define I2S1_PCLK_EN_MSK                                             0x00002000
#define I2S1_PCLK_EN_I_MSK                                           0xffffdfff
#define I2S1_PCLK_EN_SFT                                             13
#define I2S1_PCLK_EN_HI                                              13
#define I2S1_PCLK_EN_SZ                                              1

#define BLE_LL_CLK_EN_MSK                                            0x00004000
#define BLE_LL_CLK_EN_I_MSK                                          0xffffbfff
#define BLE_LL_CLK_EN_SFT                                            14
#define BLE_LL_CLK_EN_HI                                             14
#define BLE_LL_CLK_EN_SZ                                             1

#define R_BOOTSTRAP_SAMPLE_MSK                                       0x0000000f
#define R_BOOTSTRAP_SAMPLE_I_MSK                                     0xfffffff0
#define R_BOOTSTRAP_SAMPLE_SFT                                       0
#define R_BOOTSTRAP_SAMPLE_HI                                        3
#define R_BOOTSTRAP_SAMPLE_SZ                                        4

#define N10_CORE_CURRENT_PC_MSK                                      0xffffffff
#define N10_CORE_CURRENT_PC_I_MSK                                    0x00000000
#define N10_CORE_CURRENT_PC_SFT                                      0
#define N10_CORE_CURRENT_PC_HI                                       31
#define N10_CORE_CURRENT_PC_SZ                                       32

#define N10_STANDBY_REQ_MSK                                          0x08000000
#define N10_STANDBY_REQ_I_MSK                                        0xf7ffffff
#define N10_STANDBY_REQ_SFT                                          27
#define N10_STANDBY_REQ_HI                                           27
#define N10_STANDBY_REQ_SZ                                           1

#define N10_CORE_STANDBY_MODE_MSK                                    0x10000000
#define N10_CORE_STANDBY_MODE_I_MSK                                  0xefffffff
#define N10_CORE_STANDBY_MODE_SFT                                    28
#define N10_CORE_STANDBY_MODE_HI                                     28
#define N10_CORE_STANDBY_MODE_SZ                                     1

#define N10_CORE_DEBUG_MODE_MSK                                      0x20000000
#define N10_CORE_DEBUG_MODE_I_MSK                                    0xdfffffff
#define N10_CORE_DEBUG_MODE_SFT                                      29
#define N10_CORE_DEBUG_MODE_HI                                       29
#define N10_CORE_DEBUG_MODE_SZ                                       1

#define N10_STANDBY_MSK                                              0x40000000
#define N10_STANDBY_I_MSK                                            0xbfffffff
#define N10_STANDBY_SFT                                              30
#define N10_STANDBY_HI                                               30
#define N10_STANDBY_SZ                                               1

#define N10_WAKEUP_OK_MSK                                            0x80000000
#define N10_WAKEUP_OK_I_MSK                                          0x7fffffff
#define N10_WAKEUP_OK_SFT                                            31
#define N10_WAKEUP_OK_HI                                             31
#define N10_WAKEUP_OK_SZ                                             1

#define SYS_CLOCK_STATE_MSK                                          0x00000007
#define SYS_CLOCK_STATE_I_MSK                                        0xfffffff8
#define SYS_CLOCK_STATE_SFT                                          0
#define SYS_CLOCK_STATE_HI                                           2
#define SYS_CLOCK_STATE_SZ                                           3

#define ROM_READ_PROT_MSK                                            0x00000001
#define ROM_READ_PROT_I_MSK                                          0xfffffffe
#define ROM_READ_PROT_SFT                                            0
#define ROM_READ_PROT_HI                                             0
#define ROM_READ_PROT_SZ                                             1

#define GPIO_STOP_SEL_MSK                                            0x007fffff
#define GPIO_STOP_SEL_I_MSK                                          0xff800000
#define GPIO_STOP_SEL_SFT                                            0
#define GPIO_STOP_SEL_HI                                             22
#define GPIO_STOP_SEL_SZ                                             23

#define GPIO_STOP_POL_MSK                                            0x40000000
#define GPIO_STOP_POL_I_MSK                                          0xbfffffff
#define GPIO_STOP_POL_SFT                                            30
#define GPIO_STOP_POL_HI                                             30
#define GPIO_STOP_POL_SZ                                             1

#define GPIO_STOP_EN_MSK                                             0x80000000
#define GPIO_STOP_EN_I_MSK                                           0x7fffffff
#define GPIO_STOP_EN_SFT                                             31
#define GPIO_STOP_EN_HI                                              31
#define GPIO_STOP_EN_SZ                                              1

#define CLK_FLS_SEL_MSK                                              0x0000000f
#define CLK_FLS_SEL_I_MSK                                            0xfffffff0
#define CLK_FLS_SEL_SFT                                              0
#define CLK_FLS_SEL_HI                                               3
#define CLK_FLS_SEL_SZ                                               4

#define CLK_SECU_SEL_MSK                                             0x000000f0
#define CLK_SECU_SEL_I_MSK                                           0xffffff0f
#define CLK_SECU_SEL_SFT                                             4
#define CLK_SECU_SEL_HI                                              7
#define CLK_SECU_SEL_SZ                                              4

#define CLK_BLE_LL_SEL_MSK                                           0x00000f00
#define CLK_BLE_LL_SEL_I_MSK                                         0xfffff0ff
#define CLK_BLE_LL_SEL_SFT                                           8
#define CLK_BLE_LL_SEL_HI                                            11
#define CLK_BLE_LL_SEL_SZ                                            4

#define CLK_PWM_SEL_MSK                                              0x0000f000
#define CLK_PWM_SEL_I_MSK                                            0xffff0fff
#define CLK_PWM_SEL_SFT                                              12
#define CLK_PWM_SEL_HI                                               15
#define CLK_PWM_SEL_SZ                                               4

#define CLK_FLS_DIV_MSK                                              0x00030000
#define CLK_FLS_DIV_I_MSK                                            0xfffcffff
#define CLK_FLS_DIV_SFT                                              16
#define CLK_FLS_DIV_HI                                               17
#define CLK_FLS_DIV_SZ                                               2

#define FLASHBRG_SPLIT_DISABLE_MSK                                   0x00000001
#define FLASHBRG_SPLIT_DISABLE_I_MSK                                 0xfffffffe
#define FLASHBRG_SPLIT_DISABLE_SFT                                   0
#define FLASHBRG_SPLIT_DISABLE_HI                                    0
#define FLASHBRG_SPLIT_DISABLE_SZ                                    1

#define TB_ADR_SEL_MSK                                               0x0000ffff
#define TB_ADR_SEL_I_MSK                                             0xffff0000
#define TB_ADR_SEL_SFT                                               0
#define TB_ADR_SEL_HI                                                15
#define TB_ADR_SEL_SZ                                                16

#define TB_CS_MSK                                                    0x80000000
#define TB_CS_I_MSK                                                  0x7fffffff
#define TB_CS_SFT                                                    31
#define TB_CS_HI                                                     31
#define TB_CS_SZ                                                     1

#define TB_RDATA_MSK                                                 0xffffffff
#define TB_RDATA_I_MSK                                               0x00000000
#define TB_RDATA_SFT                                                 0
#define TB_RDATA_HI                                                  31
#define TB_RDATA_SZ                                                  32

#define UART_W2B_EN_MSK                                              0x00000001
#define UART_W2B_EN_I_MSK                                            0xfffffffe
#define UART_W2B_EN_SFT                                              0
#define UART_W2B_EN_HI                                               0
#define UART_W2B_EN_SZ                                               1

#define XTAL_INVERT_2_BLE_LL_MSK                                     0x00000001
#define XTAL_INVERT_2_BLE_LL_I_MSK                                   0xfffffffe
#define XTAL_INVERT_2_BLE_LL_SFT                                     0
#define XTAL_INVERT_2_BLE_LL_HI                                      0
#define XTAL_INVERT_2_BLE_LL_SZ                                      1

#define XTAL_INVERT_2_SECU_MSK                                       0x00000002
#define XTAL_INVERT_2_SECU_I_MSK                                     0xfffffffd
#define XTAL_INVERT_2_SECU_SFT                                       1
#define XTAL_INVERT_2_SECU_HI                                        1
#define XTAL_INVERT_2_SECU_SZ                                        1

#define SYSCTRL_CMD_MSK                                              0xffffffff
#define SYSCTRL_CMD_I_MSK                                            0x00000000
#define SYSCTRL_CMD_SFT                                              0
#define SYSCTRL_CMD_HI                                               31
#define SYSCTRL_CMD_SZ                                               32

#define CLK_FBUS_SEL_MSK                                             0x0000007f
#define CLK_FBUS_SEL_I_MSK                                           0xffffff80
#define CLK_FBUS_SEL_SFT                                             0
#define CLK_FBUS_SEL_HI                                              6
#define CLK_FBUS_SEL_SZ                                              7

#define SYS_RTC_ON_MSK                                               0x00000001
#define SYS_RTC_ON_I_MSK                                             0xfffffffe
#define SYS_RTC_ON_SFT                                               0
#define SYS_RTC_ON_HI                                                0
#define SYS_RTC_ON_SZ                                                1

#define SYS_XOSC_ON_MSK                                              0x00000002
#define SYS_XOSC_ON_I_MSK                                            0xfffffffd
#define SYS_XOSC_ON_SFT                                              1
#define SYS_XOSC_ON_HI                                               1
#define SYS_XOSC_ON_SZ                                               1

#define SYS_DPLL_ON_MSK                                              0x00000004
#define SYS_DPLL_ON_I_MSK                                            0xfffffffb
#define SYS_DPLL_ON_SFT                                              2
#define SYS_DPLL_ON_HI                                               2
#define SYS_DPLL_ON_SZ                                               1

#define FSM_SYSCTRL_MSK                                              0x00001f00
#define FSM_SYSCTRL_I_MSK                                            0xffffe0ff
#define FSM_SYSCTRL_SFT                                              8
#define FSM_SYSCTRL_HI                                               12
#define FSM_SYSCTRL_SZ                                               5

#define EILM_STATUS_MASK_MSK                                         0x00000001
#define EILM_STATUS_MASK_I_MSK                                       0xfffffffe
#define EILM_STATUS_MASK_SFT                                         0
#define EILM_STATUS_MASK_HI                                          0
#define EILM_STATUS_MASK_SZ                                          1

#define EILM_ERR_INFO_MSK                                            0xfffffffe
#define EILM_ERR_INFO_I_MSK                                          0x00000001
#define EILM_ERR_INFO_SFT                                            1
#define EILM_ERR_INFO_HI                                             31
#define EILM_ERR_INFO_SZ                                             31

#define EDLM_STATUS_MASK_MSK                                         0x00000001
#define EDLM_STATUS_MASK_I_MSK                                       0xfffffffe
#define EDLM_STATUS_MASK_SFT                                         0
#define EDLM_STATUS_MASK_HI                                          0
#define EDLM_STATUS_MASK_SZ                                          1

#define EDLM_ERR_INFO_MSK                                            0xfffffffe
#define EDLM_ERR_INFO_I_MSK                                          0x00000001
#define EDLM_ERR_INFO_SFT                                            1
#define EDLM_ERR_INFO_HI                                             31
#define EDLM_ERR_INFO_SZ                                             31

#define SRAM0_PG_STATE_MSK                                           0x00000003
#define SRAM0_PG_STATE_I_MSK                                         0xfffffffc
#define SRAM0_PG_STATE_SFT                                           0
#define SRAM0_PG_STATE_HI                                            1
#define SRAM0_PG_STATE_SZ                                            2

#define SRAM1_PG_STATE_MSK                                           0x0000000c
#define SRAM1_PG_STATE_I_MSK                                         0xfffffff3
#define SRAM1_PG_STATE_SFT                                           2
#define SRAM1_PG_STATE_HI                                            3
#define SRAM1_PG_STATE_SZ                                            2

#define SRAM2_PG_STATE_MSK                                           0x00000030
#define SRAM2_PG_STATE_I_MSK                                         0xffffffcf
#define SRAM2_PG_STATE_SFT                                           4
#define SRAM2_PG_STATE_HI                                            5
#define SRAM2_PG_STATE_SZ                                            2

#define SRAM3_PG_STATE_MSK                                           0x000000c0
#define SRAM3_PG_STATE_I_MSK                                         0xffffff3f
#define SRAM3_PG_STATE_SFT                                           6
#define SRAM3_PG_STATE_HI                                            7
#define SRAM3_PG_STATE_SZ                                            2

#define SRAM4_PG_STATE_MSK                                           0x00000300
#define SRAM4_PG_STATE_I_MSK                                         0xfffffcff
#define SRAM4_PG_STATE_SFT                                           8
#define SRAM4_PG_STATE_HI                                            9
#define SRAM4_PG_STATE_SZ                                            2

#define SRAM5_PG_STATE_MSK                                           0x00000c00
#define SRAM5_PG_STATE_I_MSK                                         0xfffff3ff
#define SRAM5_PG_STATE_SFT                                           10
#define SRAM5_PG_STATE_HI                                            11
#define SRAM5_PG_STATE_SZ                                            2

#define SRAM6_PG_STATE_MSK                                           0x00003000
#define SRAM6_PG_STATE_I_MSK                                         0xffffcfff
#define SRAM6_PG_STATE_SFT                                           12
#define SRAM6_PG_STATE_HI                                            13
#define SRAM6_PG_STATE_SZ                                            2

#define SRAM7_PG_STATE_MSK                                           0x0000c000
#define SRAM7_PG_STATE_I_MSK                                         0xffff3fff
#define SRAM7_PG_STATE_SFT                                           14
#define SRAM7_PG_STATE_HI                                            15
#define SRAM7_PG_STATE_SZ                                            2

#define SRAM8_PG_STATE_MSK                                           0x00030000
#define SRAM8_PG_STATE_I_MSK                                         0xfffcffff
#define SRAM8_PG_STATE_SFT                                           16
#define SRAM8_PG_STATE_HI                                            17
#define SRAM8_PG_STATE_SZ                                            2

#define SRAM9_PG_STATE_MSK                                           0x000c0000
#define SRAM9_PG_STATE_I_MSK                                         0xfff3ffff
#define SRAM9_PG_STATE_SFT                                           18
#define SRAM9_PG_STATE_HI                                            19
#define SRAM9_PG_STATE_SZ                                            2

#define SRAM10_PG_STATE_MSK                                          0x00000003
#define SRAM10_PG_STATE_I_MSK                                        0xfffffffc
#define SRAM10_PG_STATE_SFT                                          0
#define SRAM10_PG_STATE_HI                                           1
#define SRAM10_PG_STATE_SZ                                           2

#define SRAM11_PG_STATE_MSK                                          0x0000000c
#define SRAM11_PG_STATE_I_MSK                                        0xfffffff3
#define SRAM11_PG_STATE_SFT                                          2
#define SRAM11_PG_STATE_HI                                           3
#define SRAM11_PG_STATE_SZ                                           2

#define SRAM12_PG_STATE_MSK                                          0x00000030
#define SRAM12_PG_STATE_I_MSK                                        0xffffffcf
#define SRAM12_PG_STATE_SFT                                          4
#define SRAM12_PG_STATE_HI                                           5
#define SRAM12_PG_STATE_SZ                                           2

#define SRAM13_PG_STATE_MSK                                          0x000000c0
#define SRAM13_PG_STATE_I_MSK                                        0xffffff3f
#define SRAM13_PG_STATE_SFT                                          6
#define SRAM13_PG_STATE_HI                                           7
#define SRAM13_PG_STATE_SZ                                           2

#define SRAM14_PG_STATE_MSK                                          0x00000300
#define SRAM14_PG_STATE_I_MSK                                        0xfffffcff
#define SRAM14_PG_STATE_SFT                                          8
#define SRAM14_PG_STATE_HI                                           9
#define SRAM14_PG_STATE_SZ                                           2

#define SRAM15_PG_STATE_MSK                                          0x00000c00
#define SRAM15_PG_STATE_I_MSK                                        0xfffff3ff
#define SRAM15_PG_STATE_SFT                                          10
#define SRAM15_PG_STATE_HI                                           11
#define SRAM15_PG_STATE_SZ                                           2

#define SRAM16_PG_STATE_MSK                                          0x00003000
#define SRAM16_PG_STATE_I_MSK                                        0xffffcfff
#define SRAM16_PG_STATE_SFT                                          12
#define SRAM16_PG_STATE_HI                                           13
#define SRAM16_PG_STATE_SZ                                           2

#define RINGOSC_WRITE_TARGET_MSK                                     0x00ffffff
#define RINGOSC_WRITE_TARGET_I_MSK                                   0xff000000
#define RINGOSC_WRITE_TARGET_SFT                                     0
#define RINGOSC_WRITE_TARGET_HI                                      23
#define RINGOSC_WRITE_TARGET_SZ                                      24

#define RINGOSC_READ_START_MSK                                       0x01000000
#define RINGOSC_READ_START_I_MSK                                     0xfeffffff
#define RINGOSC_READ_START_SFT                                       24
#define RINGOSC_READ_START_HI                                        24
#define RINGOSC_READ_START_SZ                                        1

#define RINGOSC_ENABLE_MSK                                           0x02000000
#define RINGOSC_ENABLE_I_MSK                                         0xfdffffff
#define RINGOSC_ENABLE_SFT                                           25
#define RINGOSC_ENABLE_HI                                            25
#define RINGOSC_ENABLE_SZ                                            1

#define RINGOSC_READ_VALUE_MSK                                       0x00ffffff
#define RINGOSC_READ_VALUE_I_MSK                                     0xff000000
#define RINGOSC_READ_VALUE_SFT                                       0
#define RINGOSC_READ_VALUE_HI                                        23
#define RINGOSC_READ_VALUE_SZ                                        24

#define HBUSREQ_LOCK_MSK                                             0x00001fff
#define HBUSREQ_LOCK_I_MSK                                           0xffffe000
#define HBUSREQ_LOCK_SFT                                             0
#define HBUSREQ_LOCK_HI                                              12
#define HBUSREQ_LOCK_SZ                                              13

#define HBURST_LOCK_MSK                                              0x00001fff
#define HBURST_LOCK_I_MSK                                            0xffffe000
#define HBURST_LOCK_SFT                                              0
#define HBURST_LOCK_HI                                               12
#define HBURST_LOCK_SZ                                               13

#define AHB_BUS_ERR_ADDR_MSK                                         0xffffffff
#define AHB_BUS_ERR_ADDR_I_MSK                                       0x00000000
#define AHB_BUS_ERR_ADDR_SFT                                         0
#define AHB_BUS_ERR_ADDR_HI                                          31
#define AHB_BUS_ERR_ADDR_SZ                                          32

#define AHB_BUS_ERR_INFO_MSK                                         0x00000003
#define AHB_BUS_ERR_INFO_I_MSK                                       0xfffffffc
#define AHB_BUS_ERR_INFO_SFT                                         0
#define AHB_BUS_ERR_INFO_HI                                          1
#define AHB_BUS_ERR_INFO_SZ                                          2

#define TOP_SW_PWR_ON1_OUTPUT_PWR_ON1_1_0_0_MSK                      0x00000001
#define TOP_SW_PWR_ON1_OUTPUT_PWR_ON1_1_0_0_I_MSK                    0xfffffffe
#define TOP_SW_PWR_ON1_OUTPUT_PWR_ON1_1_0_0_SFT                      0
#define TOP_SW_PWR_ON1_OUTPUT_PWR_ON1_1_0_0_HI                       0
#define TOP_SW_PWR_ON1_OUTPUT_PWR_ON1_1_0_0_SZ                       1

#define TOP_SW_PWR_ON2_OUTPUT_PWR_ON2_1_0_0_MSK                      0x00000002
#define TOP_SW_PWR_ON2_OUTPUT_PWR_ON2_1_0_0_I_MSK                    0xfffffffd
#define TOP_SW_PWR_ON2_OUTPUT_PWR_ON2_1_0_0_SFT                      1
#define TOP_SW_PWR_ON2_OUTPUT_PWR_ON2_1_0_0_HI                       1
#define TOP_SW_PWR_ON2_OUTPUT_PWR_ON2_1_0_0_SZ                       1

#define TOP_SW_PWR_ON3_OUTPUT_PWR_ON3_1_0_0_MSK                      0x00000004
#define TOP_SW_PWR_ON3_OUTPUT_PWR_ON3_1_0_0_I_MSK                    0xfffffffb
#define TOP_SW_PWR_ON3_OUTPUT_PWR_ON3_1_0_0_SFT                      2
#define TOP_SW_PWR_ON3_OUTPUT_PWR_ON3_1_0_0_HI                       2
#define TOP_SW_PWR_ON3_OUTPUT_PWR_ON3_1_0_0_SZ                       1

#define TOP_SW_PWR_ON5_OUTPUT_PWR_ON5_1_0_0_MSK                      0x00000008
#define TOP_SW_PWR_ON5_OUTPUT_PWR_ON5_1_0_0_I_MSK                    0xfffffff7
#define TOP_SW_PWR_ON5_OUTPUT_PWR_ON5_1_0_0_SFT                      3
#define TOP_SW_PWR_ON5_OUTPUT_PWR_ON5_1_0_0_HI                       3
#define TOP_SW_PWR_ON5_OUTPUT_PWR_ON5_1_0_0_SZ                       1

#define VIAROM_EMA_MSK                                               0x00000007
#define VIAROM_EMA_I_MSK                                             0xfffffff8
#define VIAROM_EMA_SFT                                               0
#define VIAROM_EMA_HI                                                2
#define VIAROM_EMA_SZ                                                3

#define TEST_MODE0_MSK                                               0x00000001
#define TEST_MODE0_I_MSK                                             0xfffffffe
#define TEST_MODE0_SFT                                               0
#define TEST_MODE0_HI                                                0
#define TEST_MODE0_SZ                                                1

#define TEST_MODE1_MSK                                               0x00000002
#define TEST_MODE1_I_MSK                                             0xfffffffd
#define TEST_MODE1_SFT                                               1
#define TEST_MODE1_HI                                                1
#define TEST_MODE1_SZ                                                1

#define TEST_MODE2_MSK                                               0x00000004
#define TEST_MODE2_I_MSK                                             0xfffffffb
#define TEST_MODE2_SFT                                               2
#define TEST_MODE2_HI                                                2
#define TEST_MODE2_SZ                                                1

#define TEST_MODE3_MSK                                               0x00000008
#define TEST_MODE3_I_MSK                                             0xfffffff7
#define TEST_MODE3_SFT                                               3
#define TEST_MODE3_HI                                                3
#define TEST_MODE3_SZ                                                1

#define TEST_MODE4_MSK                                               0x00000010
#define TEST_MODE4_I_MSK                                             0xffffffef
#define TEST_MODE4_SFT                                               4
#define TEST_MODE4_HI                                                4
#define TEST_MODE4_SZ                                                1

#define TEST_MODE_ALL_MSK                                            0x00000020
#define TEST_MODE_ALL_I_MSK                                          0xffffffdf
#define TEST_MODE_ALL_SFT                                            5
#define TEST_MODE_ALL_HI                                             5
#define TEST_MODE_ALL_SZ                                             1

#define CLK_EN_CPUN10_MSK                                            0x00000002
#define CLK_EN_CPUN10_I_MSK                                          0xfffffffd
#define CLK_EN_CPUN10_SFT                                            1
#define CLK_EN_CPUN10_HI                                             1
#define CLK_EN_CPUN10_SZ                                             1

#define N10_WARM_RESET_N_MSK                                         0x00000004
#define N10_WARM_RESET_N_I_MSK                                       0xfffffffb
#define N10_WARM_RESET_N_SFT                                         2
#define N10_WARM_RESET_N_HI                                          2
#define N10_WARM_RESET_N_SZ                                          1

#define FW_EVENT_MSK                                                 0xffffffff
#define FW_EVENT_I_MSK                                               0x00000000
#define FW_EVENT_SFT                                                 0
#define FW_EVENT_HI                                                  31
#define FW_EVENT_SZ                                                  32

#define HOST_EVENT_MSK                                               0xffffffff
#define HOST_EVENT_I_MSK                                             0x00000000
#define HOST_EVENT_SFT                                               0
#define HOST_EVENT_HI                                                31
#define HOST_EVENT_SZ                                                32

#define CHIP_INFO_ID_31_0_MSK                                        0xffffffff
#define CHIP_INFO_ID_31_0_I_MSK                                      0x00000000
#define CHIP_INFO_ID_31_0_SFT                                        0
#define CHIP_INFO_ID_31_0_HI                                         31
#define CHIP_INFO_ID_31_0_SZ                                         32

#define CHIP_INFO_ID_63_32_MSK                                       0xffffffff
#define CHIP_INFO_ID_63_32_I_MSK                                     0x00000000
#define CHIP_INFO_ID_63_32_SFT                                       0
#define CHIP_INFO_ID_63_32_HI                                        31
#define CHIP_INFO_ID_63_32_SZ                                        32

#define CHIP_VER_MSK                                                 0x00ffffff
#define CHIP_VER_I_MSK                                               0xff000000
#define CHIP_VER_SFT                                                 0
#define CHIP_VER_HI                                                  23
#define CHIP_VER_SZ                                                  24

#define CHIP_TYPE_MSK                                                0xff000000
#define CHIP_TYPE_I_MSK                                              0x00ffffff
#define CHIP_TYPE_SFT                                                24
#define CHIP_TYPE_HI                                                 31
#define CHIP_TYPE_SZ                                                 8

#define CHIP_DATE_YYYYMMDD_MSK                                       0xffffffff
#define CHIP_DATE_YYYYMMDD_I_MSK                                     0x00000000
#define CHIP_DATE_YYYYMMDD_SFT                                       0
#define CHIP_DATE_YYYYMMDD_HI                                        31
#define CHIP_DATE_YYYYMMDD_SZ                                        32

#define CHIP_DATE_00HHMMSS_MSK                                       0x00ffffff
#define CHIP_DATE_00HHMMSS_I_MSK                                     0xff000000
#define CHIP_DATE_00HHMMSS_SFT                                       0
#define CHIP_DATE_00HHMMSS_HI                                        23
#define CHIP_DATE_00HHMMSS_SZ                                        24

#define CHIP_GITSHA_31_0_MSK                                         0xffffffff
#define CHIP_GITSHA_31_0_I_MSK                                       0x00000000
#define CHIP_GITSHA_31_0_SFT                                         0
#define CHIP_GITSHA_31_0_HI                                          31
#define CHIP_GITSHA_31_0_SZ                                          32

#define CHIP_GITSHA_63_32_MSK                                        0xffffffff
#define CHIP_GITSHA_63_32_I_MSK                                      0x00000000
#define CHIP_GITSHA_63_32_SFT                                        0
#define CHIP_GITSHA_63_32_HI                                         31
#define CHIP_GITSHA_63_32_SZ                                         32

#define CHIP_GITSHA_95_64_MSK                                        0xffffffff
#define CHIP_GITSHA_95_64_I_MSK                                      0x00000000
#define CHIP_GITSHA_95_64_SFT                                        0
#define CHIP_GITSHA_95_64_HI                                         31
#define CHIP_GITSHA_95_64_SZ                                         32

#define CHIP_GITSHA_127_96_MSK                                       0xffffffff
#define CHIP_GITSHA_127_96_I_MSK                                     0x00000000
#define CHIP_GITSHA_127_96_SFT                                       0
#define CHIP_GITSHA_127_96_HI                                        31
#define CHIP_GITSHA_127_96_SZ                                        32

#define CHIP_GITSHA_159_128_MSK                                      0xffffffff
#define CHIP_GITSHA_159_128_I_MSK                                    0x00000000
#define CHIP_GITSHA_159_128_SFT                                      0
#define CHIP_GITSHA_159_128_HI                                       31
#define CHIP_GITSHA_159_128_SZ                                       32

#define N10CFG_DEFAULT_IVB_MSK                                       0x0000ffff
#define N10CFG_DEFAULT_IVB_I_MSK                                     0xffff0000
#define N10CFG_DEFAULT_IVB_SFT                                       0
#define N10CFG_DEFAULT_IVB_HI                                        15
#define N10CFG_DEFAULT_IVB_SZ                                        16

#define CHIP_INFO_FPGA_TAG_MSK                                       0xffffffff
#define CHIP_INFO_FPGA_TAG_I_MSK                                     0x00000000
#define CHIP_INFO_FPGA_TAG_SFT                                       0
#define CHIP_INFO_FPGA_TAG_HI                                        31
#define CHIP_INFO_FPGA_TAG_SZ                                        32

#define SYS_PMU_MODE_TRAN_INT_MSK                                    0x00000001
#define SYS_PMU_MODE_TRAN_INT_I_MSK                                  0xfffffffe
#define SYS_PMU_MODE_TRAN_INT_SFT                                    0
#define SYS_PMU_MODE_TRAN_INT_HI                                     0
#define SYS_PMU_MODE_TRAN_INT_SZ                                     1

#define DBG_WRITE_TO_FINISH_SIM_MSK                                  0x00000001
#define DBG_WRITE_TO_FINISH_SIM_I_MSK                                0xfffffffe
#define DBG_WRITE_TO_FINISH_SIM_SFT                                  0
#define DBG_WRITE_TO_FINISH_SIM_HI                                   0
#define DBG_WRITE_TO_FINISH_SIM_SZ                                   1

#define DATA_SPI_WAKEUP_MSK                                          0x00000001
#define DATA_SPI_WAKEUP_I_MSK                                        0xfffffffe
#define DATA_SPI_WAKEUP_SFT                                          0
#define DATA_SPI_WAKEUP_HI                                           0
#define DATA_SPI_WAKEUP_SZ                                           1

#define WAKE_SOON_WITH_SCK_MSK                                       0x00000001
#define WAKE_SOON_WITH_SCK_I_MSK                                     0xfffffffe
#define WAKE_SOON_WITH_SCK_SFT                                       0
#define WAKE_SOON_WITH_SCK_HI                                        0
#define WAKE_SOON_WITH_SCK_SZ                                        1

#define ALLOW_SD_SPI_RESET_MSK                                       0x00000002
#define ALLOW_SD_SPI_RESET_I_MSK                                     0xfffffffd
#define ALLOW_SD_SPI_RESET_SFT                                       1
#define ALLOW_SD_SPI_RESET_HI                                        1
#define ALLOW_SD_SPI_RESET_SZ                                        1

#define WDT_MCU_RESET_MSK                                            0x00000001
#define WDT_MCU_RESET_I_MSK                                          0xfffffffe
#define WDT_MCU_RESET_SFT                                            0
#define WDT_MCU_RESET_HI                                             0
#define WDT_MCU_RESET_SZ                                             1

#define WDT_SYS_RESET_MSK                                            0x00000002
#define WDT_SYS_RESET_I_MSK                                          0xfffffffd
#define WDT_SYS_RESET_SFT                                            1
#define WDT_SYS_RESET_HI                                             1
#define WDT_SYS_RESET_SZ                                             1

#define SDIO_CMD52_06H_RESET_MSK                                     0x00000004
#define SDIO_CMD52_06H_RESET_I_MSK                                   0xfffffffb
#define SDIO_CMD52_06H_RESET_SFT                                     2
#define SDIO_CMD52_06H_RESET_HI                                      2
#define SDIO_CMD52_06H_RESET_SZ                                      1

#define DATA_SPI_RESET_MSK                                           0x00000008
#define DATA_SPI_RESET_I_MSK                                         0xfffffff7
#define DATA_SPI_RESET_SFT                                           3
#define DATA_SPI_RESET_HI                                            3
#define DATA_SPI_RESET_SZ                                            1

#define UART_NRTS_MSK                                                0x00000001
#define UART_NRTS_I_MSK                                              0xfffffffe
#define UART_NRTS_SFT                                                0
#define UART_NRTS_HI                                                 0
#define UART_NRTS_SZ                                                 1

#define UART_NCTS_MSK                                                0x00000002
#define UART_NCTS_I_MSK                                              0xfffffffd
#define UART_NCTS_SFT                                                1
#define UART_NCTS_HI                                                 1
#define UART_NCTS_SZ                                                 1

#define NORMAL_PWR_ON1_MSK                                           0x00000001
#define NORMAL_PWR_ON1_I_MSK                                         0xfffffffe
#define NORMAL_PWR_ON1_SFT                                           0
#define NORMAL_PWR_ON1_HI                                            0
#define NORMAL_PWR_ON1_SZ                                            1

#define NORMAL_PWR_ON2_MSK                                           0x00000002
#define NORMAL_PWR_ON2_I_MSK                                         0xfffffffd
#define NORMAL_PWR_ON2_SFT                                           1
#define NORMAL_PWR_ON2_HI                                            1
#define NORMAL_PWR_ON2_SZ                                            1

#define NORMAL_PWR_ON3_MSK                                           0x00000004
#define NORMAL_PWR_ON3_I_MSK                                         0xfffffffb
#define NORMAL_PWR_ON3_SFT                                           2
#define NORMAL_PWR_ON3_HI                                            2
#define NORMAL_PWR_ON3_SZ                                            1

#define NORMAL_PWR_ON5_MSK                                           0x00000008
#define NORMAL_PWR_ON5_I_MSK                                         0xfffffff7
#define NORMAL_PWR_ON5_SFT                                           3
#define NORMAL_PWR_ON5_HI                                            3
#define NORMAL_PWR_ON5_SZ                                            1

#define SUSPEND_PWR_ON1_MSK                                          0x00000010
#define SUSPEND_PWR_ON1_I_MSK                                        0xffffffef
#define SUSPEND_PWR_ON1_SFT                                          4
#define SUSPEND_PWR_ON1_HI                                           4
#define SUSPEND_PWR_ON1_SZ                                           1

#define SUSPEND_PWR_ON2_MSK                                          0x00000020
#define SUSPEND_PWR_ON2_I_MSK                                        0xffffffdf
#define SUSPEND_PWR_ON2_SFT                                          5
#define SUSPEND_PWR_ON2_HI                                           5
#define SUSPEND_PWR_ON2_SZ                                           1

#define SUSPEND_PWR_ON3_MSK                                          0x00000040
#define SUSPEND_PWR_ON3_I_MSK                                        0xffffffbf
#define SUSPEND_PWR_ON3_SFT                                          6
#define SUSPEND_PWR_ON3_HI                                           6
#define SUSPEND_PWR_ON3_SZ                                           1

#define SUSPEND_PWR_ON5_MSK                                          0x00000080
#define SUSPEND_PWR_ON5_I_MSK                                        0xffffff7f
#define SUSPEND_PWR_ON5_SFT                                          7
#define SUSPEND_PWR_ON5_HI                                           7
#define SUSPEND_PWR_ON5_SZ                                           1

#define NORMAL_ISO_ON1_MSK                                           0x00000100
#define NORMAL_ISO_ON1_I_MSK                                         0xfffffeff
#define NORMAL_ISO_ON1_SFT                                           8
#define NORMAL_ISO_ON1_HI                                            8
#define NORMAL_ISO_ON1_SZ                                            1

#define NORMAL_ISO_ON2_MSK                                           0x00000200
#define NORMAL_ISO_ON2_I_MSK                                         0xfffffdff
#define NORMAL_ISO_ON2_SFT                                           9
#define NORMAL_ISO_ON2_HI                                            9
#define NORMAL_ISO_ON2_SZ                                            1

#define NORMAL_ISO_ON3_MSK                                           0x00000400
#define NORMAL_ISO_ON3_I_MSK                                         0xfffffbff
#define NORMAL_ISO_ON3_SFT                                           10
#define NORMAL_ISO_ON3_HI                                            10
#define NORMAL_ISO_ON3_SZ                                            1

#define NORMAL_ISO_ON5_MSK                                           0x00000800
#define NORMAL_ISO_ON5_I_MSK                                         0xfffff7ff
#define NORMAL_ISO_ON5_SFT                                           11
#define NORMAL_ISO_ON5_HI                                            11
#define NORMAL_ISO_ON5_SZ                                            1

#define HOST_WAKE_WIFI_MSK                                           0xffffffff
#define HOST_WAKE_WIFI_I_MSK                                         0x00000000
#define HOST_WAKE_WIFI_SFT                                           0
#define HOST_WAKE_WIFI_HI                                            31
#define HOST_WAKE_WIFI_SZ                                            32

#define PRESCALER_US_MSK                                             0x000001ff
#define PRESCALER_US_I_MSK                                           0xfffffe00
#define PRESCALER_US_SFT                                             0
#define PRESCALER_US_HI                                              8
#define PRESCALER_US_SZ                                              9

#define RTC_TIMER_WAKE_PMU_EN_MSK                                    0x00000001
#define RTC_TIMER_WAKE_PMU_EN_I_MSK                                  0xfffffffe
#define RTC_TIMER_WAKE_PMU_EN_SFT                                    0
#define RTC_TIMER_WAKE_PMU_EN_HI                                     0
#define RTC_TIMER_WAKE_PMU_EN_SZ                                     1

#define DTIM_TIMER_WAKE_PMU_EN_MSK                                   0x00000004
#define DTIM_TIMER_WAKE_PMU_EN_I_MSK                                 0xfffffffb
#define DTIM_TIMER_WAKE_PMU_EN_SFT                                   2
#define DTIM_TIMER_WAKE_PMU_EN_HI                                    2
#define DTIM_TIMER_WAKE_PMU_EN_SZ                                    1

#define N10_PWR_CTRL_EN_MSK                                          0x00000001
#define N10_PWR_CTRL_EN_I_MSK                                        0xfffffffe
#define N10_PWR_CTRL_EN_SFT                                          0
#define N10_PWR_CTRL_EN_HI                                           0
#define N10_PWR_CTRL_EN_SZ                                           1

#define NO_CACHE_INIT_MSK                                            0x00000002
#define NO_CACHE_INIT_I_MSK                                          0xfffffffd
#define NO_CACHE_INIT_SFT                                            1
#define NO_CACHE_INIT_HI                                             1
#define NO_CACHE_INIT_SZ                                             1

#define N10_PWR_CTRL_STATE_BASE_MSK                                  0xfffffffc
#define N10_PWR_CTRL_STATE_BASE_I_MSK                                0x00000003
#define N10_PWR_CTRL_STATE_BASE_SFT                                  2
#define N10_PWR_CTRL_STATE_BASE_HI                                   31
#define N10_PWR_CTRL_STATE_BASE_SZ                                   30

#define TEMP_BIT0_MSK                                                0x00000001
#define TEMP_BIT0_I_MSK                                              0xfffffffe
#define TEMP_BIT0_SFT                                                0
#define TEMP_BIT0_HI                                                 0
#define TEMP_BIT0_SZ                                                 1

#define TEMP_BIT1_MSK                                                0x00000002
#define TEMP_BIT1_I_MSK                                              0xfffffffd
#define TEMP_BIT1_SFT                                                1
#define TEMP_BIT1_HI                                                 1
#define TEMP_BIT1_SZ                                                 1

#define SAME_TIME_CLK_GATED_EN_MSK                                   0x80000000
#define SAME_TIME_CLK_GATED_EN_I_MSK                                 0x7fffffff
#define SAME_TIME_CLK_GATED_EN_SFT                                   31
#define SAME_TIME_CLK_GATED_EN_HI                                    31
#define SAME_TIME_CLK_GATED_EN_SZ                                    1

#define DTIM_BEACON_EARLY_TERMINATE_EN_MSK                           0x00000001
#define DTIM_BEACON_EARLY_TERMINATE_EN_I_MSK                         0xfffffffe
#define DTIM_BEACON_EARLY_TERMINATE_EN_SFT                           0
#define DTIM_BEACON_EARLY_TERMINATE_EN_HI                            0
#define DTIM_BEACON_EARLY_TERMINATE_EN_SZ                            1

#define DTIM_RX_LISTEN_BONLY_MODE_EN_MSK                             0x00000002
#define DTIM_RX_LISTEN_BONLY_MODE_EN_I_MSK                           0xfffffffd
#define DTIM_RX_LISTEN_BONLY_MODE_EN_SFT                             1
#define DTIM_RX_LISTEN_BONLY_MODE_EN_HI                              1
#define DTIM_RX_LISTEN_BONLY_MODE_EN_SZ                              1

#define PATCH00_EN_MSK                                               0x00000001
#define PATCH00_EN_I_MSK                                             0xfffffffe
#define PATCH00_EN_SFT                                               0
#define PATCH00_EN_HI                                                0
#define PATCH00_EN_SZ                                                1

#define PATCH00_ADDR_MSK                                             0x0003fffc
#define PATCH00_ADDR_I_MSK                                           0xfffc0003
#define PATCH00_ADDR_SFT                                             2
#define PATCH00_ADDR_HI                                              17
#define PATCH00_ADDR_SZ                                              16

#define PATCH00_DATA_MSK                                             0xffffffff
#define PATCH00_DATA_I_MSK                                           0x00000000
#define PATCH00_DATA_SFT                                             0
#define PATCH00_DATA_HI                                              31
#define PATCH00_DATA_SZ                                              32

#define PATCH01_EN_MSK                                               0x00000001
#define PATCH01_EN_I_MSK                                             0xfffffffe
#define PATCH01_EN_SFT                                               0
#define PATCH01_EN_HI                                                0
#define PATCH01_EN_SZ                                                1

#define PATCH01_ADDR_MSK                                             0x0003fffc
#define PATCH01_ADDR_I_MSK                                           0xfffc0003
#define PATCH01_ADDR_SFT                                             2
#define PATCH01_ADDR_HI                                              17
#define PATCH01_ADDR_SZ                                              16

#define PATCH01_DATA_MSK                                             0xffffffff
#define PATCH01_DATA_I_MSK                                           0x00000000
#define PATCH01_DATA_SFT                                             0
#define PATCH01_DATA_HI                                              31
#define PATCH01_DATA_SZ                                              32

#define HOST_WAKE_WIFI_POL_MSK                                       0xffffffff
#define HOST_WAKE_WIFI_POL_I_MSK                                     0x00000000
#define HOST_WAKE_WIFI_POL_SFT                                       0
#define HOST_WAKE_WIFI_POL_HI                                        31
#define HOST_WAKE_WIFI_POL_SZ                                        32

#define PWM_RESET_MSK                                                0x00000001
#define PWM_RESET_I_MSK                                              0xfffffffe
#define PWM_RESET_SFT                                                0
#define PWM_RESET_HI                                                 0
#define PWM_RESET_SZ                                                 1

#define SYS_N10_IVB_VAL_MSK                                          0xffff0000
#define SYS_N10_IVB_VAL_I_MSK                                        0x0000ffff
#define SYS_N10_IVB_VAL_SFT                                          16
#define SYS_N10_IVB_VAL_HI                                           31
#define SYS_N10_IVB_VAL_SZ                                           16

#define SRAM0_PG_MODE_MSK                                            0x00000003
#define SRAM0_PG_MODE_I_MSK                                          0xfffffffc
#define SRAM0_PG_MODE_SFT                                            0
#define SRAM0_PG_MODE_HI                                             1
#define SRAM0_PG_MODE_SZ                                             2

#define SRAM1_PG_MODE_MSK                                            0x0000000c
#define SRAM1_PG_MODE_I_MSK                                          0xfffffff3
#define SRAM1_PG_MODE_SFT                                            2
#define SRAM1_PG_MODE_HI                                             3
#define SRAM1_PG_MODE_SZ                                             2

#define SRAM2_PG_MODE_MSK                                            0x00000030
#define SRAM2_PG_MODE_I_MSK                                          0xffffffcf
#define SRAM2_PG_MODE_SFT                                            4
#define SRAM2_PG_MODE_HI                                             5
#define SRAM2_PG_MODE_SZ                                             2

#define SRAM3_PG_MODE_MSK                                            0x000000c0
#define SRAM3_PG_MODE_I_MSK                                          0xffffff3f
#define SRAM3_PG_MODE_SFT                                            6
#define SRAM3_PG_MODE_HI                                             7
#define SRAM3_PG_MODE_SZ                                             2

#define SRAM4_PG_MODE_MSK                                            0x00000300
#define SRAM4_PG_MODE_I_MSK                                          0xfffffcff
#define SRAM4_PG_MODE_SFT                                            8
#define SRAM4_PG_MODE_HI                                             9
#define SRAM4_PG_MODE_SZ                                             2

#define SRAM5_PG_MODE_MSK                                            0x00000c00
#define SRAM5_PG_MODE_I_MSK                                          0xfffff3ff
#define SRAM5_PG_MODE_SFT                                            10
#define SRAM5_PG_MODE_HI                                             11
#define SRAM5_PG_MODE_SZ                                             2

#define SRAM6_PG_MODE_MSK                                            0x00003000
#define SRAM6_PG_MODE_I_MSK                                          0xffffcfff
#define SRAM6_PG_MODE_SFT                                            12
#define SRAM6_PG_MODE_HI                                             13
#define SRAM6_PG_MODE_SZ                                             2

#define SRAM7_PG_MODE_MSK                                            0x0000c000
#define SRAM7_PG_MODE_I_MSK                                          0xffff3fff
#define SRAM7_PG_MODE_SFT                                            14
#define SRAM7_PG_MODE_HI                                             15
#define SRAM7_PG_MODE_SZ                                             2

#define SRAM8_PG_MODE_MSK                                            0x00030000
#define SRAM8_PG_MODE_I_MSK                                          0xfffcffff
#define SRAM8_PG_MODE_SFT                                            16
#define SRAM8_PG_MODE_HI                                             17
#define SRAM8_PG_MODE_SZ                                             2

#define SRAM9_PG_MODE_MSK                                            0x000c0000
#define SRAM9_PG_MODE_I_MSK                                          0xfff3ffff
#define SRAM9_PG_MODE_SFT                                            18
#define SRAM9_PG_MODE_HI                                             19
#define SRAM9_PG_MODE_SZ                                             2

#define SRAM10_PG_MODE_MSK                                           0x00000003
#define SRAM10_PG_MODE_I_MSK                                         0xfffffffc
#define SRAM10_PG_MODE_SFT                                           0
#define SRAM10_PG_MODE_HI                                            1
#define SRAM10_PG_MODE_SZ                                            2

#define SRAM11_PG_MODE_MSK                                           0x0000000c
#define SRAM11_PG_MODE_I_MSK                                         0xfffffff3
#define SRAM11_PG_MODE_SFT                                           2
#define SRAM11_PG_MODE_HI                                            3
#define SRAM11_PG_MODE_SZ                                            2

#define SRAM12_PG_MODE_MSK                                           0x00000030
#define SRAM12_PG_MODE_I_MSK                                         0xffffffcf
#define SRAM12_PG_MODE_SFT                                           4
#define SRAM12_PG_MODE_HI                                            5
#define SRAM12_PG_MODE_SZ                                            2

#define SRAM13_PG_MODE_MSK                                           0x000000c0
#define SRAM13_PG_MODE_I_MSK                                         0xffffff3f
#define SRAM13_PG_MODE_SFT                                           6
#define SRAM13_PG_MODE_HI                                            7
#define SRAM13_PG_MODE_SZ                                            2

#define SRAM14_PG_MODE_MSK                                           0x00000300
#define SRAM14_PG_MODE_I_MSK                                         0xfffffcff
#define SRAM14_PG_MODE_SFT                                           8
#define SRAM14_PG_MODE_HI                                            9
#define SRAM14_PG_MODE_SZ                                            2

#define SRAM15_PG_MODE_MSK                                           0x00000c00
#define SRAM15_PG_MODE_I_MSK                                         0xfffff3ff
#define SRAM15_PG_MODE_SFT                                           10
#define SRAM15_PG_MODE_HI                                            11
#define SRAM15_PG_MODE_SZ                                            2

#define SRAM16_PG_MODE_MSK                                           0x00003000
#define SRAM16_PG_MODE_I_MSK                                         0xffffcfff
#define SRAM16_PG_MODE_SFT                                           12
#define SRAM16_PG_MODE_HI                                            13
#define SRAM16_PG_MODE_SZ                                            2

#define SRAM0_PMU_WAKEUP_EN_MSK                                      0x00000001
#define SRAM0_PMU_WAKEUP_EN_I_MSK                                    0xfffffffe
#define SRAM0_PMU_WAKEUP_EN_SFT                                      0
#define SRAM0_PMU_WAKEUP_EN_HI                                       0
#define SRAM0_PMU_WAKEUP_EN_SZ                                       1

#define SRAM1_PMU_WAKEUP_EN_MSK                                      0x00000002
#define SRAM1_PMU_WAKEUP_EN_I_MSK                                    0xfffffffd
#define SRAM1_PMU_WAKEUP_EN_SFT                                      1
#define SRAM1_PMU_WAKEUP_EN_HI                                       1
#define SRAM1_PMU_WAKEUP_EN_SZ                                       1

#define SRAM2_PMU_WAKEUP_EN_MSK                                      0x00000004
#define SRAM2_PMU_WAKEUP_EN_I_MSK                                    0xfffffffb
#define SRAM2_PMU_WAKEUP_EN_SFT                                      2
#define SRAM2_PMU_WAKEUP_EN_HI                                       2
#define SRAM2_PMU_WAKEUP_EN_SZ                                       1

#define SRAM3_PMU_WAKEUP_EN_MSK                                      0x00000008
#define SRAM3_PMU_WAKEUP_EN_I_MSK                                    0xfffffff7
#define SRAM3_PMU_WAKEUP_EN_SFT                                      3
#define SRAM3_PMU_WAKEUP_EN_HI                                       3
#define SRAM3_PMU_WAKEUP_EN_SZ                                       1

#define SRAM4_PMU_WAKEUP_EN_MSK                                      0x00000010
#define SRAM4_PMU_WAKEUP_EN_I_MSK                                    0xffffffef
#define SRAM4_PMU_WAKEUP_EN_SFT                                      4
#define SRAM4_PMU_WAKEUP_EN_HI                                       4
#define SRAM4_PMU_WAKEUP_EN_SZ                                       1

#define SRAM5_PMU_WAKEUP_EN_MSK                                      0x00000020
#define SRAM5_PMU_WAKEUP_EN_I_MSK                                    0xffffffdf
#define SRAM5_PMU_WAKEUP_EN_SFT                                      5
#define SRAM5_PMU_WAKEUP_EN_HI                                       5
#define SRAM5_PMU_WAKEUP_EN_SZ                                       1

#define SRAM6_PMU_WAKEUP_EN_MSK                                      0x00000040
#define SRAM6_PMU_WAKEUP_EN_I_MSK                                    0xffffffbf
#define SRAM6_PMU_WAKEUP_EN_SFT                                      6
#define SRAM6_PMU_WAKEUP_EN_HI                                       6
#define SRAM6_PMU_WAKEUP_EN_SZ                                       1

#define SRAM7_PMU_WAKEUP_EN_MSK                                      0x00000080
#define SRAM7_PMU_WAKEUP_EN_I_MSK                                    0xffffff7f
#define SRAM7_PMU_WAKEUP_EN_SFT                                      7
#define SRAM7_PMU_WAKEUP_EN_HI                                       7
#define SRAM7_PMU_WAKEUP_EN_SZ                                       1

#define SRAM8_PMU_WAKEUP_EN_MSK                                      0x00000100
#define SRAM8_PMU_WAKEUP_EN_I_MSK                                    0xfffffeff
#define SRAM8_PMU_WAKEUP_EN_SFT                                      8
#define SRAM8_PMU_WAKEUP_EN_HI                                       8
#define SRAM8_PMU_WAKEUP_EN_SZ                                       1

#define SRAM9_PMU_WAKEUP_EN_MSK                                      0x00000200
#define SRAM9_PMU_WAKEUP_EN_I_MSK                                    0xfffffdff
#define SRAM9_PMU_WAKEUP_EN_SFT                                      9
#define SRAM9_PMU_WAKEUP_EN_HI                                       9
#define SRAM9_PMU_WAKEUP_EN_SZ                                       1

#define SRAM10_PMU_WAKEUP_EN_MSK                                     0x00000400
#define SRAM10_PMU_WAKEUP_EN_I_MSK                                   0xfffffbff
#define SRAM10_PMU_WAKEUP_EN_SFT                                     10
#define SRAM10_PMU_WAKEUP_EN_HI                                      10
#define SRAM10_PMU_WAKEUP_EN_SZ                                      1

#define SRAM11_PMU_WAKEUP_EN_MSK                                     0x00000800
#define SRAM11_PMU_WAKEUP_EN_I_MSK                                   0xfffff7ff
#define SRAM11_PMU_WAKEUP_EN_SFT                                     11
#define SRAM11_PMU_WAKEUP_EN_HI                                      11
#define SRAM11_PMU_WAKEUP_EN_SZ                                      1

#define SRAM12_PMU_WAKEUP_EN_MSK                                     0x00001000
#define SRAM12_PMU_WAKEUP_EN_I_MSK                                   0xffffefff
#define SRAM12_PMU_WAKEUP_EN_SFT                                     12
#define SRAM12_PMU_WAKEUP_EN_HI                                      12
#define SRAM12_PMU_WAKEUP_EN_SZ                                      1

#define SRAM13_PMU_WAKEUP_EN_MSK                                     0x00002000
#define SRAM13_PMU_WAKEUP_EN_I_MSK                                   0xffffdfff
#define SRAM13_PMU_WAKEUP_EN_SFT                                     13
#define SRAM13_PMU_WAKEUP_EN_HI                                      13
#define SRAM13_PMU_WAKEUP_EN_SZ                                      1

#define SRAM14_PMU_WAKEUP_EN_MSK                                     0x00004000
#define SRAM14_PMU_WAKEUP_EN_I_MSK                                   0xffffbfff
#define SRAM14_PMU_WAKEUP_EN_SFT                                     14
#define SRAM14_PMU_WAKEUP_EN_HI                                      14
#define SRAM14_PMU_WAKEUP_EN_SZ                                      1

#define SRAM15_PMU_WAKEUP_EN_MSK                                     0x00008000
#define SRAM15_PMU_WAKEUP_EN_I_MSK                                   0xffff7fff
#define SRAM15_PMU_WAKEUP_EN_SFT                                     15
#define SRAM15_PMU_WAKEUP_EN_HI                                      15
#define SRAM15_PMU_WAKEUP_EN_SZ                                      1

#define SRAM16_PMU_WAKEUP_EN_MSK                                     0x00010000
#define SRAM16_PMU_WAKEUP_EN_I_MSK                                   0xfffeffff
#define SRAM16_PMU_WAKEUP_EN_SFT                                     16
#define SRAM16_PMU_WAKEUP_EN_HI                                      16
#define SRAM16_PMU_WAKEUP_EN_SZ                                      1

#define SRAM0_PMU_SLEEP_EN_MSK                                       0x00000001
#define SRAM0_PMU_SLEEP_EN_I_MSK                                     0xfffffffe
#define SRAM0_PMU_SLEEP_EN_SFT                                       0
#define SRAM0_PMU_SLEEP_EN_HI                                        0
#define SRAM0_PMU_SLEEP_EN_SZ                                        1

#define SRAM1_PMU_SLEEP_EN_MSK                                       0x00000002
#define SRAM1_PMU_SLEEP_EN_I_MSK                                     0xfffffffd
#define SRAM1_PMU_SLEEP_EN_SFT                                       1
#define SRAM1_PMU_SLEEP_EN_HI                                        1
#define SRAM1_PMU_SLEEP_EN_SZ                                        1

#define SRAM2_PMU_SLEEP_EN_MSK                                       0x00000004
#define SRAM2_PMU_SLEEP_EN_I_MSK                                     0xfffffffb
#define SRAM2_PMU_SLEEP_EN_SFT                                       2
#define SRAM2_PMU_SLEEP_EN_HI                                        2
#define SRAM2_PMU_SLEEP_EN_SZ                                        1

#define SRAM3_PMU_SLEEP_EN_MSK                                       0x00000008
#define SRAM3_PMU_SLEEP_EN_I_MSK                                     0xfffffff7
#define SRAM3_PMU_SLEEP_EN_SFT                                       3
#define SRAM3_PMU_SLEEP_EN_HI                                        3
#define SRAM3_PMU_SLEEP_EN_SZ                                        1

#define SRAM4_PMU_SLEEP_EN_MSK                                       0x00000010
#define SRAM4_PMU_SLEEP_EN_I_MSK                                     0xffffffef
#define SRAM4_PMU_SLEEP_EN_SFT                                       4
#define SRAM4_PMU_SLEEP_EN_HI                                        4
#define SRAM4_PMU_SLEEP_EN_SZ                                        1

#define SRAM5_PMU_SLEEP_EN_MSK                                       0x00000020
#define SRAM5_PMU_SLEEP_EN_I_MSK                                     0xffffffdf
#define SRAM5_PMU_SLEEP_EN_SFT                                       5
#define SRAM5_PMU_SLEEP_EN_HI                                        5
#define SRAM5_PMU_SLEEP_EN_SZ                                        1

#define SRAM6_PMU_SLEEP_EN_MSK                                       0x00000040
#define SRAM6_PMU_SLEEP_EN_I_MSK                                     0xffffffbf
#define SRAM6_PMU_SLEEP_EN_SFT                                       6
#define SRAM6_PMU_SLEEP_EN_HI                                        6
#define SRAM6_PMU_SLEEP_EN_SZ                                        1

#define SRAM7_PMU_SLEEP_EN_MSK                                       0x00000080
#define SRAM7_PMU_SLEEP_EN_I_MSK                                     0xffffff7f
#define SRAM7_PMU_SLEEP_EN_SFT                                       7
#define SRAM7_PMU_SLEEP_EN_HI                                        7
#define SRAM7_PMU_SLEEP_EN_SZ                                        1

#define SRAM8_PMU_SLEEP_EN_MSK                                       0x00000100
#define SRAM8_PMU_SLEEP_EN_I_MSK                                     0xfffffeff
#define SRAM8_PMU_SLEEP_EN_SFT                                       8
#define SRAM8_PMU_SLEEP_EN_HI                                        8
#define SRAM8_PMU_SLEEP_EN_SZ                                        1

#define SRAM9_PMU_SLEEP_EN_MSK                                       0x00000200
#define SRAM9_PMU_SLEEP_EN_I_MSK                                     0xfffffdff
#define SRAM9_PMU_SLEEP_EN_SFT                                       9
#define SRAM9_PMU_SLEEP_EN_HI                                        9
#define SRAM9_PMU_SLEEP_EN_SZ                                        1

#define SRAM10_PMU_SLEEP_EN_MSK                                      0x00000400
#define SRAM10_PMU_SLEEP_EN_I_MSK                                    0xfffffbff
#define SRAM10_PMU_SLEEP_EN_SFT                                      10
#define SRAM10_PMU_SLEEP_EN_HI                                       10
#define SRAM10_PMU_SLEEP_EN_SZ                                       1

#define SRAM11_PMU_SLEEP_EN_MSK                                      0x00000800
#define SRAM11_PMU_SLEEP_EN_I_MSK                                    0xfffff7ff
#define SRAM11_PMU_SLEEP_EN_SFT                                      11
#define SRAM11_PMU_SLEEP_EN_HI                                       11
#define SRAM11_PMU_SLEEP_EN_SZ                                       1

#define SRAM12_PMU_SLEEP_EN_MSK                                      0x00001000
#define SRAM12_PMU_SLEEP_EN_I_MSK                                    0xffffefff
#define SRAM12_PMU_SLEEP_EN_SFT                                      12
#define SRAM12_PMU_SLEEP_EN_HI                                       12
#define SRAM12_PMU_SLEEP_EN_SZ                                       1

#define SRAM13_PMU_SLEEP_EN_MSK                                      0x00002000
#define SRAM13_PMU_SLEEP_EN_I_MSK                                    0xffffdfff
#define SRAM13_PMU_SLEEP_EN_SFT                                      13
#define SRAM13_PMU_SLEEP_EN_HI                                       13
#define SRAM13_PMU_SLEEP_EN_SZ                                       1

#define SRAM14_PMU_SLEEP_EN_MSK                                      0x00004000
#define SRAM14_PMU_SLEEP_EN_I_MSK                                    0xffffbfff
#define SRAM14_PMU_SLEEP_EN_SFT                                      14
#define SRAM14_PMU_SLEEP_EN_HI                                       14
#define SRAM14_PMU_SLEEP_EN_SZ                                       1

#define SRAM15_PMU_SLEEP_EN_MSK                                      0x00008000
#define SRAM15_PMU_SLEEP_EN_I_MSK                                    0xffff7fff
#define SRAM15_PMU_SLEEP_EN_SFT                                      15
#define SRAM15_PMU_SLEEP_EN_HI                                       15
#define SRAM15_PMU_SLEEP_EN_SZ                                       1

#define SRAM16_PMU_SLEEP_EN_MSK                                      0x00010000
#define SRAM16_PMU_SLEEP_EN_I_MSK                                    0xfffeffff
#define SRAM16_PMU_SLEEP_EN_SFT                                      16
#define SRAM16_PMU_SLEEP_EN_HI                                       16
#define SRAM16_PMU_SLEEP_EN_SZ                                       1

#define SRAM0_MANUAL_WAKEUP_MSK                                      0x00000001
#define SRAM0_MANUAL_WAKEUP_I_MSK                                    0xfffffffe
#define SRAM0_MANUAL_WAKEUP_SFT                                      0
#define SRAM0_MANUAL_WAKEUP_HI                                       0
#define SRAM0_MANUAL_WAKEUP_SZ                                       1

#define SRAM1_MANUAL_WAKEUP_MSK                                      0x00000002
#define SRAM1_MANUAL_WAKEUP_I_MSK                                    0xfffffffd
#define SRAM1_MANUAL_WAKEUP_SFT                                      1
#define SRAM1_MANUAL_WAKEUP_HI                                       1
#define SRAM1_MANUAL_WAKEUP_SZ                                       1

#define SRAM2_MANUAL_WAKEUP_MSK                                      0x00000004
#define SRAM2_MANUAL_WAKEUP_I_MSK                                    0xfffffffb
#define SRAM2_MANUAL_WAKEUP_SFT                                      2
#define SRAM2_MANUAL_WAKEUP_HI                                       2
#define SRAM2_MANUAL_WAKEUP_SZ                                       1

#define SRAM3_MANUAL_WAKEUP_MSK                                      0x00000008
#define SRAM3_MANUAL_WAKEUP_I_MSK                                    0xfffffff7
#define SRAM3_MANUAL_WAKEUP_SFT                                      3
#define SRAM3_MANUAL_WAKEUP_HI                                       3
#define SRAM3_MANUAL_WAKEUP_SZ                                       1

#define SRAM4_MANUAL_WAKEUP_MSK                                      0x00000010
#define SRAM4_MANUAL_WAKEUP_I_MSK                                    0xffffffef
#define SRAM4_MANUAL_WAKEUP_SFT                                      4
#define SRAM4_MANUAL_WAKEUP_HI                                       4
#define SRAM4_MANUAL_WAKEUP_SZ                                       1

#define SRAM5_MANUAL_WAKEUP_MSK                                      0x00000020
#define SRAM5_MANUAL_WAKEUP_I_MSK                                    0xffffffdf
#define SRAM5_MANUAL_WAKEUP_SFT                                      5
#define SRAM5_MANUAL_WAKEUP_HI                                       5
#define SRAM5_MANUAL_WAKEUP_SZ                                       1

#define SRAM6_MANUAL_WAKEUP_MSK                                      0x00000040
#define SRAM6_MANUAL_WAKEUP_I_MSK                                    0xffffffbf
#define SRAM6_MANUAL_WAKEUP_SFT                                      6
#define SRAM6_MANUAL_WAKEUP_HI                                       6
#define SRAM6_MANUAL_WAKEUP_SZ                                       1

#define SRAM7_MANUAL_WAKEUP_MSK                                      0x00000080
#define SRAM7_MANUAL_WAKEUP_I_MSK                                    0xffffff7f
#define SRAM7_MANUAL_WAKEUP_SFT                                      7
#define SRAM7_MANUAL_WAKEUP_HI                                       7
#define SRAM7_MANUAL_WAKEUP_SZ                                       1

#define SRAM8_MANUAL_WAKEUP_MSK                                      0x00000100
#define SRAM8_MANUAL_WAKEUP_I_MSK                                    0xfffffeff
#define SRAM8_MANUAL_WAKEUP_SFT                                      8
#define SRAM8_MANUAL_WAKEUP_HI                                       8
#define SRAM8_MANUAL_WAKEUP_SZ                                       1

#define SRAM9_MANUAL_WAKEUP_MSK                                      0x00000200
#define SRAM9_MANUAL_WAKEUP_I_MSK                                    0xfffffdff
#define SRAM9_MANUAL_WAKEUP_SFT                                      9
#define SRAM9_MANUAL_WAKEUP_HI                                       9
#define SRAM9_MANUAL_WAKEUP_SZ                                       1

#define SRAM10_MANUAL_WAKEUP_MSK                                     0x00000400
#define SRAM10_MANUAL_WAKEUP_I_MSK                                   0xfffffbff
#define SRAM10_MANUAL_WAKEUP_SFT                                     10
#define SRAM10_MANUAL_WAKEUP_HI                                      10
#define SRAM10_MANUAL_WAKEUP_SZ                                      1

#define SRAM11_MANUAL_WAKEUP_MSK                                     0x00000800
#define SRAM11_MANUAL_WAKEUP_I_MSK                                   0xfffff7ff
#define SRAM11_MANUAL_WAKEUP_SFT                                     11
#define SRAM11_MANUAL_WAKEUP_HI                                      11
#define SRAM11_MANUAL_WAKEUP_SZ                                      1

#define SRAM12_MANUAL_WAKEUP_MSK                                     0x00001000
#define SRAM12_MANUAL_WAKEUP_I_MSK                                   0xffffefff
#define SRAM12_MANUAL_WAKEUP_SFT                                     12
#define SRAM12_MANUAL_WAKEUP_HI                                      12
#define SRAM12_MANUAL_WAKEUP_SZ                                      1

#define SRAM13_MANUAL_WAKEUP_MSK                                     0x00002000
#define SRAM13_MANUAL_WAKEUP_I_MSK                                   0xffffdfff
#define SRAM13_MANUAL_WAKEUP_SFT                                     13
#define SRAM13_MANUAL_WAKEUP_HI                                      13
#define SRAM13_MANUAL_WAKEUP_SZ                                      1

#define SRAM14_MANUAL_WAKEUP_MSK                                     0x00004000
#define SRAM14_MANUAL_WAKEUP_I_MSK                                   0xffffbfff
#define SRAM14_MANUAL_WAKEUP_SFT                                     14
#define SRAM14_MANUAL_WAKEUP_HI                                      14
#define SRAM14_MANUAL_WAKEUP_SZ                                      1

#define SRAM15_MANUAL_WAKEUP_MSK                                     0x00008000
#define SRAM15_MANUAL_WAKEUP_I_MSK                                   0xffff7fff
#define SRAM15_MANUAL_WAKEUP_SFT                                     15
#define SRAM15_MANUAL_WAKEUP_HI                                      15
#define SRAM15_MANUAL_WAKEUP_SZ                                      1

#define SRAM16_MANUAL_WAKEUP_MSK                                     0x00010000
#define SRAM16_MANUAL_WAKEUP_I_MSK                                   0xfffeffff
#define SRAM16_MANUAL_WAKEUP_SFT                                     16
#define SRAM16_MANUAL_WAKEUP_HI                                      16
#define SRAM16_MANUAL_WAKEUP_SZ                                      1

#define PMU_SRAM0_RETENTION_MSK                                      0x00000001
#define PMU_SRAM0_RETENTION_I_MSK                                    0xfffffffe
#define PMU_SRAM0_RETENTION_SFT                                      0
#define PMU_SRAM0_RETENTION_HI                                       0
#define PMU_SRAM0_RETENTION_SZ                                       1

#define PMU_SRAM1_RETENTION_MSK                                      0x00000002
#define PMU_SRAM1_RETENTION_I_MSK                                    0xfffffffd
#define PMU_SRAM1_RETENTION_SFT                                      1
#define PMU_SRAM1_RETENTION_HI                                       1
#define PMU_SRAM1_RETENTION_SZ                                       1

#define PMU_SRAM2_RETENTION_MSK                                      0x00000004
#define PMU_SRAM2_RETENTION_I_MSK                                    0xfffffffb
#define PMU_SRAM2_RETENTION_SFT                                      2
#define PMU_SRAM2_RETENTION_HI                                       2
#define PMU_SRAM2_RETENTION_SZ                                       1

#define PMU_SRAM3_RETENTION_MSK                                      0x00000008
#define PMU_SRAM3_RETENTION_I_MSK                                    0xfffffff7
#define PMU_SRAM3_RETENTION_SFT                                      3
#define PMU_SRAM3_RETENTION_HI                                       3
#define PMU_SRAM3_RETENTION_SZ                                       1

#define PMU_SRAM4_RETENTION_MSK                                      0x00000010
#define PMU_SRAM4_RETENTION_I_MSK                                    0xffffffef
#define PMU_SRAM4_RETENTION_SFT                                      4
#define PMU_SRAM4_RETENTION_HI                                       4
#define PMU_SRAM4_RETENTION_SZ                                       1

#define PMU_SRAM5_RETENTION_MSK                                      0x00000020
#define PMU_SRAM5_RETENTION_I_MSK                                    0xffffffdf
#define PMU_SRAM5_RETENTION_SFT                                      5
#define PMU_SRAM5_RETENTION_HI                                       5
#define PMU_SRAM5_RETENTION_SZ                                       1

#define PMU_SRAM6_RETENTION_MSK                                      0x00000040
#define PMU_SRAM6_RETENTION_I_MSK                                    0xffffffbf
#define PMU_SRAM6_RETENTION_SFT                                      6
#define PMU_SRAM6_RETENTION_HI                                       6
#define PMU_SRAM6_RETENTION_SZ                                       1

#define PMU_SRAM7_RETENTION_MSK                                      0x00000080
#define PMU_SRAM7_RETENTION_I_MSK                                    0xffffff7f
#define PMU_SRAM7_RETENTION_SFT                                      7
#define PMU_SRAM7_RETENTION_HI                                       7
#define PMU_SRAM7_RETENTION_SZ                                       1

#define PMU_SRAM8_RETENTION_MSK                                      0x00000100
#define PMU_SRAM8_RETENTION_I_MSK                                    0xfffffeff
#define PMU_SRAM8_RETENTION_SFT                                      8
#define PMU_SRAM8_RETENTION_HI                                       8
#define PMU_SRAM8_RETENTION_SZ                                       1

#define PMU_SRAM9_RETENTION_MSK                                      0x00000200
#define PMU_SRAM9_RETENTION_I_MSK                                    0xfffffdff
#define PMU_SRAM9_RETENTION_SFT                                      9
#define PMU_SRAM9_RETENTION_HI                                       9
#define PMU_SRAM9_RETENTION_SZ                                       1

#define PMU_SRAM10_RETENTION_MSK                                     0x00000400
#define PMU_SRAM10_RETENTION_I_MSK                                   0xfffffbff
#define PMU_SRAM10_RETENTION_SFT                                     10
#define PMU_SRAM10_RETENTION_HI                                      10
#define PMU_SRAM10_RETENTION_SZ                                      1

#define PMU_SRAM11_RETENTION_MSK                                     0x00000800
#define PMU_SRAM11_RETENTION_I_MSK                                   0xfffff7ff
#define PMU_SRAM11_RETENTION_SFT                                     11
#define PMU_SRAM11_RETENTION_HI                                      11
#define PMU_SRAM11_RETENTION_SZ                                      1

#define PMU_SRAM12_RETENTION_MSK                                     0x00001000
#define PMU_SRAM12_RETENTION_I_MSK                                   0xffffefff
#define PMU_SRAM12_RETENTION_SFT                                     12
#define PMU_SRAM12_RETENTION_HI                                      12
#define PMU_SRAM12_RETENTION_SZ                                      1

#define PMU_SRAM13_RETENTION_MSK                                     0x00002000
#define PMU_SRAM13_RETENTION_I_MSK                                   0xffffdfff
#define PMU_SRAM13_RETENTION_SFT                                     13
#define PMU_SRAM13_RETENTION_HI                                      13
#define PMU_SRAM13_RETENTION_SZ                                      1

#define PMU_SRAM14_RETENTION_MSK                                     0x00004000
#define PMU_SRAM14_RETENTION_I_MSK                                   0xffffbfff
#define PMU_SRAM14_RETENTION_SFT                                     14
#define PMU_SRAM14_RETENTION_HI                                      14
#define PMU_SRAM14_RETENTION_SZ                                      1

#define PMU_SRAM15_RETENTION_MSK                                     0x00008000
#define PMU_SRAM15_RETENTION_I_MSK                                   0xffff7fff
#define PMU_SRAM15_RETENTION_SFT                                     15
#define PMU_SRAM15_RETENTION_HI                                      15
#define PMU_SRAM15_RETENTION_SZ                                      1

#define PMU_SRAM16_RETENTION_MSK                                     0x00010000
#define PMU_SRAM16_RETENTION_I_MSK                                   0xfffeffff
#define PMU_SRAM16_RETENTION_SFT                                     16
#define PMU_SRAM16_RETENTION_HI                                      16
#define PMU_SRAM16_RETENTION_SZ                                      1

#define SRAM_PG_CONCATE_EN_MSK                                       0x0001ffff
#define SRAM_PG_CONCATE_EN_I_MSK                                     0xfffe0000
#define SRAM_PG_CONCATE_EN_SFT                                       0
#define SRAM_PG_CONCATE_EN_HI                                        16
#define SRAM_PG_CONCATE_EN_SZ                                        17

#define HOST_WAKE_WIFI_2_MSK                                         0x0000003f
#define HOST_WAKE_WIFI_2_I_MSK                                       0xffffffc0
#define HOST_WAKE_WIFI_2_SFT                                         0
#define HOST_WAKE_WIFI_2_HI                                          5
#define HOST_WAKE_WIFI_2_SZ                                          6

#define HOST_WAKE_WIFI_POL_2_MSK                                     0x0000003f
#define HOST_WAKE_WIFI_POL_2_I_MSK                                   0xffffffc0
#define HOST_WAKE_WIFI_POL_2_SFT                                     0
#define HOST_WAKE_WIFI_POL_2_HI                                      5
#define HOST_WAKE_WIFI_POL_2_SZ                                      6

#define FASTRFGL_EMA_MSK                                             0x00000007
#define FASTRFGL_EMA_I_MSK                                           0xfffffff8
#define FASTRFGL_EMA_SFT                                             0
#define FASTRFGL_EMA_HI                                              2
#define FASTRFGL_EMA_SZ                                              3

#define FASTRFGL_EMAW_MSK                                            0x00000018
#define FASTRFGL_EMAW_I_MSK                                          0xffffffe7
#define FASTRFGL_EMAW_SFT                                            3
#define FASTRFGL_EMAW_HI                                             4
#define FASTRFGL_EMAW_SZ                                             2

#define FASTRFGL_EMAS_MSK                                            0x00000020
#define FASTRFGL_EMAS_I_MSK                                          0xffffffdf
#define FASTRFGL_EMAS_SFT                                            5
#define FASTRFGL_EMAS_HI                                             5
#define FASTRFGL_EMAS_SZ                                             1

#define FASTRFGL_RAWL_MSK                                            0x00000040
#define FASTRFGL_RAWL_I_MSK                                          0xffffffbf
#define FASTRFGL_RAWL_SFT                                            6
#define FASTRFGL_RAWL_HI                                             6
#define FASTRFGL_RAWL_SZ                                             1

#define FASTRFGL_RAWLM_MSK                                           0x00000180
#define FASTRFGL_RAWLM_I_MSK                                         0xfffffe7f
#define FASTRFGL_RAWLM_SFT                                           7
#define FASTRFGL_RAWLM_HI                                            8
#define FASTRFGL_RAWLM_SZ                                            2

#define FASTRFGL_WABL_MSK                                            0x00000200
#define FASTRFGL_WABL_I_MSK                                          0xfffffdff
#define FASTRFGL_WABL_SFT                                            9
#define FASTRFGL_WABL_HI                                             9
#define FASTRFGL_WABL_SZ                                             1

#define FASTRFGL_WABLM_MSK                                           0x00000c00
#define FASTRFGL_WABLM_I_MSK                                         0xfffff3ff
#define FASTRFGL_WABLM_SFT                                           10
#define FASTRFGL_WABLM_HI                                            11
#define FASTRFGL_WABLM_SZ                                            2

#define SLOWSRAM_EMA_MSK                                             0x00000007
#define SLOWSRAM_EMA_I_MSK                                           0xfffffff8
#define SLOWSRAM_EMA_SFT                                             0
#define SLOWSRAM_EMA_HI                                              2
#define SLOWSRAM_EMA_SZ                                              3

#define SLOWSRAM_EMAW_MSK                                            0x00000018
#define SLOWSRAM_EMAW_I_MSK                                          0xffffffe7
#define SLOWSRAM_EMAW_SFT                                            3
#define SLOWSRAM_EMAW_HI                                             4
#define SLOWSRAM_EMAW_SZ                                             2

#define SLOWSRAM_EMAS_MSK                                            0x00000020
#define SLOWSRAM_EMAS_I_MSK                                          0xffffffdf
#define SLOWSRAM_EMAS_SFT                                            5
#define SLOWSRAM_EMAS_HI                                             5
#define SLOWSRAM_EMAS_SZ                                             1

#define SLOWSRAM_RAWL_MSK                                            0x00000040
#define SLOWSRAM_RAWL_I_MSK                                          0xffffffbf
#define SLOWSRAM_RAWL_SFT                                            6
#define SLOWSRAM_RAWL_HI                                             6
#define SLOWSRAM_RAWL_SZ                                             1

#define SLOWSRAM_RAWLM_MSK                                           0x00000180
#define SLOWSRAM_RAWLM_I_MSK                                         0xfffffe7f
#define SLOWSRAM_RAWLM_SFT                                           7
#define SLOWSRAM_RAWLM_HI                                            8
#define SLOWSRAM_RAWLM_SZ                                            2

#define SLOWSRAM_WABL_MSK                                            0x00000200
#define SLOWSRAM_WABL_I_MSK                                          0xfffffdff
#define SLOWSRAM_WABL_SFT                                            9
#define SLOWSRAM_WABL_HI                                             9
#define SLOWSRAM_WABL_SZ                                             1

#define SLOWSRAM_WABLM_MSK                                           0x00001c00
#define SLOWSRAM_WABLM_I_MSK                                         0xffffe3ff
#define SLOWSRAM_WABLM_SFT                                           10
#define SLOWSRAM_WABLM_HI                                            12
#define SLOWSRAM_WABLM_SZ                                            3

#define SLOWRF_EMA_MSK                                               0x00700000
#define SLOWRF_EMA_I_MSK                                             0xff8fffff
#define SLOWRF_EMA_SFT                                               20
#define SLOWRF_EMA_HI                                                22
#define SLOWRF_EMA_SZ                                                3

#define SLOWRF_EMAW_MSK                                              0x01800000
#define SLOWRF_EMAW_I_MSK                                            0xfe7fffff
#define SLOWRF_EMAW_SFT                                              23
#define SLOWRF_EMAW_HI                                               24
#define SLOWRF_EMAW_SZ                                               2

#define SLOWRF_EMAS_MSK                                              0x02000000
#define SLOWRF_EMAS_I_MSK                                            0xfdffffff
#define SLOWRF_EMAS_SFT                                              25
#define SLOWRF_EMAS_HI                                               25
#define SLOWRF_EMAS_SZ                                               1

#define SLOWRF_RAWL_MSK                                              0x04000000
#define SLOWRF_RAWL_I_MSK                                            0xfbffffff
#define SLOWRF_RAWL_SFT                                              26
#define SLOWRF_RAWL_HI                                               26
#define SLOWRF_RAWL_SZ                                               1

#define SLOWRF_RAWLM_MSK                                             0x18000000
#define SLOWRF_RAWLM_I_MSK                                           0xe7ffffff
#define SLOWRF_RAWLM_SFT                                             27
#define SLOWRF_RAWLM_HI                                              28
#define SLOWRF_RAWLM_SZ                                              2

#define SLOWRF_WABL_MSK                                              0x20000000
#define SLOWRF_WABL_I_MSK                                            0xdfffffff
#define SLOWRF_WABL_SFT                                              29
#define SLOWRF_WABL_HI                                               29
#define SLOWRF_WABL_SZ                                               1

#define SLOWRF_WABLM_MSK                                             0xc0000000
#define SLOWRF_WABLM_I_MSK                                           0x3fffffff
#define SLOWRF_WABLM_SFT                                             30
#define SLOWRF_WABLM_HI                                              31
#define SLOWRF_WABLM_SZ                                              2

#define FASTSRAM_EMA_MSK                                             0x00000007
#define FASTSRAM_EMA_I_MSK                                           0xfffffff8
#define FASTSRAM_EMA_SFT                                             0
#define FASTSRAM_EMA_HI                                              2
#define FASTSRAM_EMA_SZ                                              3

#define FASTSRAM_EMAW_MSK                                            0x00000018
#define FASTSRAM_EMAW_I_MSK                                          0xffffffe7
#define FASTSRAM_EMAW_SFT                                            3
#define FASTSRAM_EMAW_HI                                             4
#define FASTSRAM_EMAW_SZ                                             2

#define FASTSRAM_EMAS_MSK                                            0x00000020
#define FASTSRAM_EMAS_I_MSK                                          0xffffffdf
#define FASTSRAM_EMAS_SFT                                            5
#define FASTSRAM_EMAS_HI                                             5
#define FASTSRAM_EMAS_SZ                                             1

#define FASTSRAM_RAWL_MSK                                            0x00000040
#define FASTSRAM_RAWL_I_MSK                                          0xffffffbf
#define FASTSRAM_RAWL_SFT                                            6
#define FASTSRAM_RAWL_HI                                             6
#define FASTSRAM_RAWL_SZ                                             1

#define FASTSRAM_RAWLM_MSK                                           0x00000180
#define FASTSRAM_RAWLM_I_MSK                                         0xfffffe7f
#define FASTSRAM_RAWLM_SFT                                           7
#define FASTSRAM_RAWLM_HI                                            8
#define FASTSRAM_RAWLM_SZ                                            2

#define FASTSRAM_WABL_MSK                                            0x00000200
#define FASTSRAM_WABL_I_MSK                                          0xfffffdff
#define FASTSRAM_WABL_SFT                                            9
#define FASTSRAM_WABL_HI                                             9
#define FASTSRAM_WABL_SZ                                             1

#define FASTSRAM_WABLM_MSK                                           0x00000c00
#define FASTSRAM_WABLM_I_MSK                                         0xfffff3ff
#define FASTSRAM_WABLM_SFT                                           10
#define FASTSRAM_WABLM_HI                                            11
#define FASTSRAM_WABLM_SZ                                            2

#define FASTRF_EMA_MSK                                               0x00070000
#define FASTRF_EMA_I_MSK                                             0xfff8ffff
#define FASTRF_EMA_SFT                                               16
#define FASTRF_EMA_HI                                                18
#define FASTRF_EMA_SZ                                                3

#define FASTRF_EMAW_MSK                                              0x00180000
#define FASTRF_EMAW_I_MSK                                            0xffe7ffff
#define FASTRF_EMAW_SFT                                              19
#define FASTRF_EMAW_HI                                               20
#define FASTRF_EMAW_SZ                                               2

#define FASTRF_EMAS_MSK                                              0x00200000
#define FASTRF_EMAS_I_MSK                                            0xffdfffff
#define FASTRF_EMAS_SFT                                              21
#define FASTRF_EMAS_HI                                               21
#define FASTRF_EMAS_SZ                                               1

#define FASTRF_RAWL_MSK                                              0x00400000
#define FASTRF_RAWL_I_MSK                                            0xffbfffff
#define FASTRF_RAWL_SFT                                              22
#define FASTRF_RAWL_HI                                               22
#define FASTRF_RAWL_SZ                                               1

#define FASTRF_RAWLM_MSK                                             0x01800000
#define FASTRF_RAWLM_I_MSK                                           0xfe7fffff
#define FASTRF_RAWLM_SFT                                             23
#define FASTRF_RAWLM_HI                                              24
#define FASTRF_RAWLM_SZ                                              2

#define FASTRF_WABL_MSK                                              0x02000000
#define FASTRF_WABL_I_MSK                                            0xfdffffff
#define FASTRF_WABL_SFT                                              25
#define FASTRF_WABL_HI                                               25
#define FASTRF_WABL_SZ                                               1

#define FASTRF_WABLM_MSK                                             0x0c000000
#define FASTRF_WABLM_I_MSK                                           0xf3ffffff
#define FASTRF_WABLM_SFT                                             26
#define FASTRF_WABLM_HI                                              27
#define FASTRF_WABLM_SZ                                              2

#define FAKE_TEST_MODE_MSK                                           0x00000001
#define FAKE_TEST_MODE_I_MSK                                         0xfffffffe
#define FAKE_TEST_MODE_SFT                                           0
#define FAKE_TEST_MODE_HI                                            0
#define FAKE_TEST_MODE_SZ                                            1

#define SYSCTRL_PMU_MODE_MSK                                         0x00000007
#define SYSCTRL_PMU_MODE_I_MSK                                       0xfffffff8
#define SYSCTRL_PMU_MODE_SFT                                         0
#define SYSCTRL_PMU_MODE_HI                                          2
#define SYSCTRL_PMU_MODE_SZ                                          3

#define SYSCTRL_CMD_LOG_MSK                                          0xffffffff
#define SYSCTRL_CMD_LOG_I_MSK                                        0x00000000
#define SYSCTRL_CMD_LOG_SFT                                          0
#define SYSCTRL_CMD_LOG_HI                                           31
#define SYSCTRL_CMD_LOG_SZ                                           32

#define ONP_TOGGLE_PWR_LATENCY_MSK                                   0x0000003f
#define ONP_TOGGLE_PWR_LATENCY_I_MSK                                 0xffffffc0
#define ONP_TOGGLE_PWR_LATENCY_SFT                                   0
#define ONP_TOGGLE_PWR_LATENCY_HI                                    5
#define ONP_TOGGLE_PWR_LATENCY_SZ                                    6

#define ABNORMAL_RETURN_MSK                                          0x00000001
#define ABNORMAL_RETURN_I_MSK                                        0xfffffffe
#define ABNORMAL_RETURN_SFT                                          0
#define ABNORMAL_RETURN_HI                                           0
#define ABNORMAL_RETURN_SZ                                           1

#define LPSRAM_WP_MSK                                                0x0000000f
#define LPSRAM_WP_I_MSK                                              0xfffffff0
#define LPSRAM_WP_SFT                                                0
#define LPSRAM_WP_HI                                                 3
#define LPSRAM_WP_SZ                                                 4

#define BOOT_STATE_0_MSK                                             0xffffffff
#define BOOT_STATE_0_I_MSK                                           0x00000000
#define BOOT_STATE_0_SFT                                             0
#define BOOT_STATE_0_HI                                              31
#define BOOT_STATE_0_SZ                                              32

#define BOOT_STATE_1_MSK                                             0xffffffff
#define BOOT_STATE_1_I_MSK                                           0x00000000
#define BOOT_STATE_1_SFT                                             0
#define BOOT_STATE_1_HI                                              31
#define BOOT_STATE_1_SZ                                              32

#define NORMAL_RESET_ON1_MSK                                         0x00000001
#define NORMAL_RESET_ON1_I_MSK                                       0xfffffffe
#define NORMAL_RESET_ON1_SFT                                         0
#define NORMAL_RESET_ON1_HI                                          0
#define NORMAL_RESET_ON1_SZ                                          1

#define NORMAL_RESET_ON2_MSK                                         0x00000002
#define NORMAL_RESET_ON2_I_MSK                                       0xfffffffd
#define NORMAL_RESET_ON2_SFT                                         1
#define NORMAL_RESET_ON2_HI                                          1
#define NORMAL_RESET_ON2_SZ                                          1

#define NORMAL_RESET_ON3_MSK                                         0x00000004
#define NORMAL_RESET_ON3_I_MSK                                       0xfffffffb
#define NORMAL_RESET_ON3_SFT                                         2
#define NORMAL_RESET_ON3_HI                                          2
#define NORMAL_RESET_ON3_SZ                                          1

#define NORMAL_RESET_ON5_MSK                                         0x00000008
#define NORMAL_RESET_ON5_I_MSK                                       0xfffffff7
#define NORMAL_RESET_ON5_SFT                                         3
#define NORMAL_RESET_ON5_HI                                          3
#define NORMAL_RESET_ON5_SZ                                          1

#define SECURE_PASSWD_MSK                                            0x000000ff
#define SECURE_PASSWD_I_MSK                                          0xffffff00
#define SECURE_PASSWD_SFT                                            0
#define SECURE_PASSWD_HI                                             7
#define SECURE_PASSWD_SZ                                             8

#define SECURE_TRIGGER_PRE_MSK                                       0x00000001
#define SECURE_TRIGGER_PRE_I_MSK                                     0xfffffffe
#define SECURE_TRIGGER_PRE_SFT                                       0
#define SECURE_TRIGGER_PRE_HI                                        0
#define SECURE_TRIGGER_PRE_SZ                                        1

#define SECURE_RE_ENTER_PRE_MSK                                      0x00000002
#define SECURE_RE_ENTER_PRE_I_MSK                                    0xfffffffd
#define SECURE_RE_ENTER_PRE_SFT                                      1
#define SECURE_RE_ENTER_PRE_HI                                       1
#define SECURE_RE_ENTER_PRE_SZ                                       1

#define EDM_CLOSE_MSK                                                0x00000004
#define EDM_CLOSE_I_MSK                                              0xfffffffb
#define EDM_CLOSE_SFT                                                2
#define EDM_CLOSE_HI                                                 2
#define EDM_CLOSE_SZ                                                 1

#define EDM_LOCK_MSK                                                 0x00000008
#define EDM_LOCK_I_MSK                                               0xfffffff7
#define EDM_LOCK_SFT                                                 3
#define EDM_LOCK_HI                                                  3
#define EDM_LOCK_SZ                                                  1

#define EDM_RESTRICT_ACCESS_MSK                                      0x00000010
#define EDM_RESTRICT_ACCESS_I_MSK                                    0xffffffef
#define EDM_RESTRICT_ACCESS_SFT                                      4
#define EDM_RESTRICT_ACCESS_HI                                       4
#define EDM_RESTRICT_ACCESS_SZ                                       1

#define EDM_TRUSTED_DEBUG_EXIT_MSK                                   0x00000020
#define EDM_TRUSTED_DEBUG_EXIT_I_MSK                                 0xffffffdf
#define EDM_TRUSTED_DEBUG_EXIT_SFT                                   5
#define EDM_TRUSTED_DEBUG_EXIT_HI                                    5
#define EDM_TRUSTED_DEBUG_EXIT_SZ                                    1

#define EDM_UNLOCK_FAIL_CNT_MSK                                      0x0000ff00
#define EDM_UNLOCK_FAIL_CNT_I_MSK                                    0xffff00ff
#define EDM_UNLOCK_FAIL_CNT_SFT                                      8
#define EDM_UNLOCK_FAIL_CNT_HI                                       15
#define EDM_UNLOCK_FAIL_CNT_SZ                                       8

#define FAIL_STATUS_MSK                                              0x60000000
#define FAIL_STATUS_I_MSK                                            0x9fffffff
#define FAIL_STATUS_SFT                                              29
#define FAIL_STATUS_HI                                               30
#define FAIL_STATUS_SZ                                               2

#define SECURE_RESULT_MSK                                            0x80000000
#define SECURE_RESULT_I_MSK                                          0x7fffffff
#define SECURE_RESULT_SFT                                            31
#define SECURE_RESULT_HI                                             31
#define SECURE_RESULT_SZ                                             1

#define EDM_PASSWD_0_MSK                                             0xffffffff
#define EDM_PASSWD_0_I_MSK                                           0x00000000
#define EDM_PASSWD_0_SFT                                             0
#define EDM_PASSWD_0_HI                                              31
#define EDM_PASSWD_0_SZ                                              32

#define EDM_PASSWD_1_MSK                                             0xffffffff
#define EDM_PASSWD_1_I_MSK                                           0x00000000
#define EDM_PASSWD_1_SFT                                             0
#define EDM_PASSWD_1_HI                                              31
#define EDM_PASSWD_1_SZ                                              32

#define EDM_PASSWD_2_MSK                                             0xffffffff
#define EDM_PASSWD_2_I_MSK                                           0x00000000
#define EDM_PASSWD_2_SFT                                             0
#define EDM_PASSWD_2_HI                                              31
#define EDM_PASSWD_2_SZ                                              32

#define EDM_PASSWD_3_MSK                                             0xffffffff
#define EDM_PASSWD_3_I_MSK                                           0x00000000
#define EDM_PASSWD_3_SFT                                             0
#define EDM_PASSWD_3_HI                                              31
#define EDM_PASSWD_3_SZ                                              32

#define CSR_EFUSE0_WPROT_0_MSK                                       0xffffffff
#define CSR_EFUSE0_WPROT_0_I_MSK                                     0x00000000
#define CSR_EFUSE0_WPROT_0_SFT                                       0
#define CSR_EFUSE0_WPROT_0_HI                                        31
#define CSR_EFUSE0_WPROT_0_SZ                                        32

#define CSR_EFUSE0_WPROT_1_MSK                                       0xffffffff
#define CSR_EFUSE0_WPROT_1_I_MSK                                     0x00000000
#define CSR_EFUSE0_WPROT_1_SFT                                       0
#define CSR_EFUSE0_WPROT_1_HI                                        31
#define CSR_EFUSE0_WPROT_1_SZ                                        32

#define CSR_EFUSE1_WPROT_MSK                                         0x000000ff
#define CSR_EFUSE1_WPROT_I_MSK                                       0xffffff00
#define CSR_EFUSE1_WPROT_SFT                                         0
#define CSR_EFUSE1_WPROT_HI                                          7
#define CSR_EFUSE1_WPROT_SZ                                          8

#define CSR_EFUSE_AUTO_REPAIR_OFF_MSK                                0x00000001
#define CSR_EFUSE_AUTO_REPAIR_OFF_I_MSK                              0xfffffffe
#define CSR_EFUSE_AUTO_REPAIR_OFF_SFT                                0
#define CSR_EFUSE_AUTO_REPAIR_OFF_HI                                 0
#define CSR_EFUSE_AUTO_REPAIR_OFF_SZ                                 1

#define CLOCK_CAPABILITY_MSK                                         0x00000001
#define CLOCK_CAPABILITY_I_MSK                                       0xfffffffe
#define CLOCK_CAPABILITY_SFT                                         0
#define CLOCK_CAPABILITY_HI                                          0
#define CLOCK_CAPABILITY_SZ                                          1

#define DLM_CAPABILITY_MSK                                           0x00000100
#define DLM_CAPABILITY_I_MSK                                         0xfffffeff
#define DLM_CAPABILITY_SFT                                           8
#define DLM_CAPABILITY_HI                                            8
#define DLM_CAPABILITY_SZ                                            1

#define GLOBAL_SRAM_CAPABILITY_MSK                                   0x00000003
#define GLOBAL_SRAM_CAPABILITY_I_MSK                                 0xfffffffc
#define GLOBAL_SRAM_CAPABILITY_SFT                                   0
#define GLOBAL_SRAM_CAPABILITY_HI                                    1
#define GLOBAL_SRAM_CAPABILITY_SZ                                    2

#define QSPI_CAPABILITY_MSK                                          0x00000001
#define QSPI_CAPABILITY_I_MSK                                        0xfffffffe
#define QSPI_CAPABILITY_SFT                                          0
#define QSPI_CAPABILITY_HI                                           0
#define QSPI_CAPABILITY_SZ                                           1

#define TU0_TM_INIT_VALUE_15_0_MSK                                   0x0000ffff
#define TU0_TM_INIT_VALUE_15_0_I_MSK                                 0xffff0000
#define TU0_TM_INIT_VALUE_15_0_SFT                                   0
#define TU0_TM_INIT_VALUE_15_0_HI                                    15
#define TU0_TM_INIT_VALUE_15_0_SZ                                    16

#define TU0_TM_MODE_MSK                                              0x00010000
#define TU0_TM_MODE_I_MSK                                            0xfffeffff
#define TU0_TM_MODE_SFT                                              16
#define TU0_TM_MODE_HI                                               16
#define TU0_TM_MODE_SZ                                               1

#define TU0_TM_INT_STS_DONE_MSK                                      0x00020000
#define TU0_TM_INT_STS_DONE_I_MSK                                    0xfffdffff
#define TU0_TM_INT_STS_DONE_SFT                                      17
#define TU0_TM_INT_STS_DONE_HI                                       17
#define TU0_TM_INT_STS_DONE_SZ                                       1

#define TU0_TM_INT_MASK_MSK                                          0x00040000
#define TU0_TM_INT_MASK_I_MSK                                        0xfffbffff
#define TU0_TM_INT_MASK_SFT                                          18
#define TU0_TM_INT_MASK_HI                                           18
#define TU0_TM_INT_MASK_SZ                                           1

#define TU0_TM_INIT_VALUE_31_19_MSK                                  0xfff80000
#define TU0_TM_INIT_VALUE_31_19_I_MSK                                0x0007ffff
#define TU0_TM_INIT_VALUE_31_19_SFT                                  19
#define TU0_TM_INIT_VALUE_31_19_HI                                   31
#define TU0_TM_INIT_VALUE_31_19_SZ                                   13

#define TU0_TM_CUR_VALUERW_MSK                                       0xffffffff
#define TU0_TM_CUR_VALUERW_I_MSK                                     0x00000000
#define TU0_TM_CUR_VALUERW_SFT                                       0
#define TU0_TM_CUR_VALUERW_HI                                        31
#define TU0_TM_CUR_VALUERW_SZ                                        32

#define TU0_TM_MODE32RW_MSK                                          0x80000000
#define TU0_TM_MODE32RW_I_MSK                                        0x7fffffff
#define TU0_TM_MODE32RW_SFT                                          31
#define TU0_TM_MODE32RW_HI                                           31
#define TU0_TM_MODE32RW_SZ                                           1

#define TU0_TM32_MODE_MSK                                            0x00000001
#define TU0_TM32_MODE_I_MSK                                          0xfffffffe
#define TU0_TM32_MODE_SFT                                            0
#define TU0_TM32_MODE_HI                                             0
#define TU0_TM32_MODE_SZ                                             1

#define TU0_TM32_INT_STS_DONE_MSK                                    0x00000002
#define TU0_TM32_INT_STS_DONE_I_MSK                                  0xfffffffd
#define TU0_TM32_INT_STS_DONE_SFT                                    1
#define TU0_TM32_INT_STS_DONE_HI                                     1
#define TU0_TM32_INT_STS_DONE_SZ                                     1

#define TU0_TM32_INT_MASK_MSK                                        0x00000004
#define TU0_TM32_INT_MASK_I_MSK                                      0xfffffffb
#define TU0_TM32_INT_MASK_SFT                                        2
#define TU0_TM32_INT_MASK_HI                                         2
#define TU0_TM32_INT_MASK_SZ                                         1

#define TU1_TM_INIT_VALUE_15_0_MSK                                   0x0000ffff
#define TU1_TM_INIT_VALUE_15_0_I_MSK                                 0xffff0000
#define TU1_TM_INIT_VALUE_15_0_SFT                                   0
#define TU1_TM_INIT_VALUE_15_0_HI                                    15
#define TU1_TM_INIT_VALUE_15_0_SZ                                    16

#define TU1_TM_MODE_MSK                                              0x00010000
#define TU1_TM_MODE_I_MSK                                            0xfffeffff
#define TU1_TM_MODE_SFT                                              16
#define TU1_TM_MODE_HI                                               16
#define TU1_TM_MODE_SZ                                               1

#define TU1_TM_INT_STS_DONE_MSK                                      0x00020000
#define TU1_TM_INT_STS_DONE_I_MSK                                    0xfffdffff
#define TU1_TM_INT_STS_DONE_SFT                                      17
#define TU1_TM_INT_STS_DONE_HI                                       17
#define TU1_TM_INT_STS_DONE_SZ                                       1

#define TU1_TM_INT_MASK_MSK                                          0x00040000
#define TU1_TM_INT_MASK_I_MSK                                        0xfffbffff
#define TU1_TM_INT_MASK_SFT                                          18
#define TU1_TM_INT_MASK_HI                                           18
#define TU1_TM_INT_MASK_SZ                                           1

#define TU1_TM_INIT_VALUE_31_19_MSK                                  0xfff80000
#define TU1_TM_INIT_VALUE_31_19_I_MSK                                0x0007ffff
#define TU1_TM_INIT_VALUE_31_19_SFT                                  19
#define TU1_TM_INIT_VALUE_31_19_HI                                   31
#define TU1_TM_INIT_VALUE_31_19_SZ                                   13

#define TU1_TM_CUR_VALUERW_MSK                                       0xffffffff
#define TU1_TM_CUR_VALUERW_I_MSK                                     0x00000000
#define TU1_TM_CUR_VALUERW_SFT                                       0
#define TU1_TM_CUR_VALUERW_HI                                        31
#define TU1_TM_CUR_VALUERW_SZ                                        32

#define TU1_TM_MODE32RW_MSK                                          0x80000000
#define TU1_TM_MODE32RW_I_MSK                                        0x7fffffff
#define TU1_TM_MODE32RW_SFT                                          31
#define TU1_TM_MODE32RW_HI                                           31
#define TU1_TM_MODE32RW_SZ                                           1

#define TU1_TM32_MODE_MSK                                            0x00000001
#define TU1_TM32_MODE_I_MSK                                          0xfffffffe
#define TU1_TM32_MODE_SFT                                            0
#define TU1_TM32_MODE_HI                                             0
#define TU1_TM32_MODE_SZ                                             1

#define TU1_TM32_INT_STS_DONE_MSK                                    0x00000002
#define TU1_TM32_INT_STS_DONE_I_MSK                                  0xfffffffd
#define TU1_TM32_INT_STS_DONE_SFT                                    1
#define TU1_TM32_INT_STS_DONE_HI                                     1
#define TU1_TM32_INT_STS_DONE_SZ                                     1

#define TU1_TM32_INT_MASK_MSK                                        0x00000004
#define TU1_TM32_INT_MASK_I_MSK                                      0xfffffffb
#define TU1_TM32_INT_MASK_SFT                                        2
#define TU1_TM32_INT_MASK_HI                                         2
#define TU1_TM32_INT_MASK_SZ                                         1

#define TU2_TM_INIT_VALUE_15_0_MSK                                   0x0000ffff
#define TU2_TM_INIT_VALUE_15_0_I_MSK                                 0xffff0000
#define TU2_TM_INIT_VALUE_15_0_SFT                                   0
#define TU2_TM_INIT_VALUE_15_0_HI                                    15
#define TU2_TM_INIT_VALUE_15_0_SZ                                    16

#define TU2_TM_MODE_MSK                                              0x00010000
#define TU2_TM_MODE_I_MSK                                            0xfffeffff
#define TU2_TM_MODE_SFT                                              16
#define TU2_TM_MODE_HI                                               16
#define TU2_TM_MODE_SZ                                               1

#define TU2_TM_INT_STS_DONE_MSK                                      0x00020000
#define TU2_TM_INT_STS_DONE_I_MSK                                    0xfffdffff
#define TU2_TM_INT_STS_DONE_SFT                                      17
#define TU2_TM_INT_STS_DONE_HI                                       17
#define TU2_TM_INT_STS_DONE_SZ                                       1

#define TU2_TM_INT_MASK_MSK                                          0x00040000
#define TU2_TM_INT_MASK_I_MSK                                        0xfffbffff
#define TU2_TM_INT_MASK_SFT                                          18
#define TU2_TM_INT_MASK_HI                                           18
#define TU2_TM_INT_MASK_SZ                                           1

#define TU2_TM_INIT_VALUE_31_19_MSK                                  0xfff80000
#define TU2_TM_INIT_VALUE_31_19_I_MSK                                0x0007ffff
#define TU2_TM_INIT_VALUE_31_19_SFT                                  19
#define TU2_TM_INIT_VALUE_31_19_HI                                   31
#define TU2_TM_INIT_VALUE_31_19_SZ                                   13

#define TU2_TM_CUR_VALUERW_MSK                                       0xffffffff
#define TU2_TM_CUR_VALUERW_I_MSK                                     0x00000000
#define TU2_TM_CUR_VALUERW_SFT                                       0
#define TU2_TM_CUR_VALUERW_HI                                        31
#define TU2_TM_CUR_VALUERW_SZ                                        32

#define TU2_TM_MODE32RW_MSK                                          0x80000000
#define TU2_TM_MODE32RW_I_MSK                                        0x7fffffff
#define TU2_TM_MODE32RW_SFT                                          31
#define TU2_TM_MODE32RW_HI                                           31
#define TU2_TM_MODE32RW_SZ                                           1

#define TU2_TM32_MODE_MSK                                            0x00000001
#define TU2_TM32_MODE_I_MSK                                          0xfffffffe
#define TU2_TM32_MODE_SFT                                            0
#define TU2_TM32_MODE_HI                                             0
#define TU2_TM32_MODE_SZ                                             1

#define TU2_TM32_INT_STS_DONE_MSK                                    0x00000002
#define TU2_TM32_INT_STS_DONE_I_MSK                                  0xfffffffd
#define TU2_TM32_INT_STS_DONE_SFT                                    1
#define TU2_TM32_INT_STS_DONE_HI                                     1
#define TU2_TM32_INT_STS_DONE_SZ                                     1

#define TU2_TM32_INT_MASK_MSK                                        0x00000004
#define TU2_TM32_INT_MASK_I_MSK                                      0xfffffffb
#define TU2_TM32_INT_MASK_SFT                                        2
#define TU2_TM32_INT_MASK_HI                                         2
#define TU2_TM32_INT_MASK_SZ                                         1

#define TU3_TM_INIT_VALUE_15_0_MSK                                   0x0000ffff
#define TU3_TM_INIT_VALUE_15_0_I_MSK                                 0xffff0000
#define TU3_TM_INIT_VALUE_15_0_SFT                                   0
#define TU3_TM_INIT_VALUE_15_0_HI                                    15
#define TU3_TM_INIT_VALUE_15_0_SZ                                    16

#define TU3_TM_MODE_MSK                                              0x00010000
#define TU3_TM_MODE_I_MSK                                            0xfffeffff
#define TU3_TM_MODE_SFT                                              16
#define TU3_TM_MODE_HI                                               16
#define TU3_TM_MODE_SZ                                               1

#define TU3_TM_INT_STS_DONE_MSK                                      0x00020000
#define TU3_TM_INT_STS_DONE_I_MSK                                    0xfffdffff
#define TU3_TM_INT_STS_DONE_SFT                                      17
#define TU3_TM_INT_STS_DONE_HI                                       17
#define TU3_TM_INT_STS_DONE_SZ                                       1

#define TU3_TM_INT_MASK_MSK                                          0x00040000
#define TU3_TM_INT_MASK_I_MSK                                        0xfffbffff
#define TU3_TM_INT_MASK_SFT                                          18
#define TU3_TM_INT_MASK_HI                                           18
#define TU3_TM_INT_MASK_SZ                                           1

#define TU3_TM_INIT_VALUE_31_19_MSK                                  0xfff80000
#define TU3_TM_INIT_VALUE_31_19_I_MSK                                0x0007ffff
#define TU3_TM_INIT_VALUE_31_19_SFT                                  19
#define TU3_TM_INIT_VALUE_31_19_HI                                   31
#define TU3_TM_INIT_VALUE_31_19_SZ                                   13

#define TU3_TM_CUR_VALUERW_MSK                                       0xffffffff
#define TU3_TM_CUR_VALUERW_I_MSK                                     0x00000000
#define TU3_TM_CUR_VALUERW_SFT                                       0
#define TU3_TM_CUR_VALUERW_HI                                        31
#define TU3_TM_CUR_VALUERW_SZ                                        32

#define TU3_TM_MODE32RW_MSK                                          0x80000000
#define TU3_TM_MODE32RW_I_MSK                                        0x7fffffff
#define TU3_TM_MODE32RW_SFT                                          31
#define TU3_TM_MODE32RW_HI                                           31
#define TU3_TM_MODE32RW_SZ                                           1

#define TU3_TM32_MODE_MSK                                            0x00000001
#define TU3_TM32_MODE_I_MSK                                          0xfffffffe
#define TU3_TM32_MODE_SFT                                            0
#define TU3_TM32_MODE_HI                                             0
#define TU3_TM32_MODE_SZ                                             1

#define TU3_TM32_INT_STS_DONE_MSK                                    0x00000002
#define TU3_TM32_INT_STS_DONE_I_MSK                                  0xfffffffd
#define TU3_TM32_INT_STS_DONE_SFT                                    1
#define TU3_TM32_INT_STS_DONE_HI                                     1
#define TU3_TM32_INT_STS_DONE_SZ                                     1

#define TU3_TM32_INT_MASK_MSK                                        0x00000004
#define TU3_TM32_INT_MASK_I_MSK                                      0xfffffffb
#define TU3_TM32_INT_MASK_SFT                                        2
#define TU3_TM32_INT_MASK_HI                                         2
#define TU3_TM32_INT_MASK_SZ                                         1

#define TM0_TM_INIT_VALUE_15_0_MSK                                   0x0000ffff
#define TM0_TM_INIT_VALUE_15_0_I_MSK                                 0xffff0000
#define TM0_TM_INIT_VALUE_15_0_SFT                                   0
#define TM0_TM_INIT_VALUE_15_0_HI                                    15
#define TM0_TM_INIT_VALUE_15_0_SZ                                    16

#define TM0_TM_MODE_MSK                                              0x00010000
#define TM0_TM_MODE_I_MSK                                            0xfffeffff
#define TM0_TM_MODE_SFT                                              16
#define TM0_TM_MODE_HI                                               16
#define TM0_TM_MODE_SZ                                               1

#define TM0_TM_INT_STS_DONE_MSK                                      0x00020000
#define TM0_TM_INT_STS_DONE_I_MSK                                    0xfffdffff
#define TM0_TM_INT_STS_DONE_SFT                                      17
#define TM0_TM_INT_STS_DONE_HI                                       17
#define TM0_TM_INT_STS_DONE_SZ                                       1

#define TM0_TM_INT_MASK_MSK                                          0x00040000
#define TM0_TM_INT_MASK_I_MSK                                        0xfffbffff
#define TM0_TM_INT_MASK_SFT                                          18
#define TM0_TM_INT_MASK_HI                                           18
#define TM0_TM_INT_MASK_SZ                                           1

#define TM0_TM_INIT_VALUE_31_19_MSK                                  0xfff80000
#define TM0_TM_INIT_VALUE_31_19_I_MSK                                0x0007ffff
#define TM0_TM_INIT_VALUE_31_19_SFT                                  19
#define TM0_TM_INIT_VALUE_31_19_HI                                   31
#define TM0_TM_INIT_VALUE_31_19_SZ                                   13

#define TM0_TM_CUR_VALUERW_MSK                                       0xffffffff
#define TM0_TM_CUR_VALUERW_I_MSK                                     0x00000000
#define TM0_TM_CUR_VALUERW_SFT                                       0
#define TM0_TM_CUR_VALUERW_HI                                        31
#define TM0_TM_CUR_VALUERW_SZ                                        32

#define TM0_TM_MODE32RW_MSK                                          0x80000000
#define TM0_TM_MODE32RW_I_MSK                                        0x7fffffff
#define TM0_TM_MODE32RW_SFT                                          31
#define TM0_TM_MODE32RW_HI                                           31
#define TM0_TM_MODE32RW_SZ                                           1

#define TM0_TM32_MODE_MSK                                            0x00000001
#define TM0_TM32_MODE_I_MSK                                          0xfffffffe
#define TM0_TM32_MODE_SFT                                            0
#define TM0_TM32_MODE_HI                                             0
#define TM0_TM32_MODE_SZ                                             1

#define TM0_TM32_INT_STS_DONE_MSK                                    0x00000002
#define TM0_TM32_INT_STS_DONE_I_MSK                                  0xfffffffd
#define TM0_TM32_INT_STS_DONE_SFT                                    1
#define TM0_TM32_INT_STS_DONE_HI                                     1
#define TM0_TM32_INT_STS_DONE_SZ                                     1

#define TM0_TM32_INT_MASK_MSK                                        0x00000004
#define TM0_TM32_INT_MASK_I_MSK                                      0xfffffffb
#define TM0_TM32_INT_MASK_SFT                                        2
#define TM0_TM32_INT_MASK_HI                                         2
#define TM0_TM32_INT_MASK_SZ                                         1

#define TM1_TM_INIT_VALUE_15_0_MSK                                   0x0000ffff
#define TM1_TM_INIT_VALUE_15_0_I_MSK                                 0xffff0000
#define TM1_TM_INIT_VALUE_15_0_SFT                                   0
#define TM1_TM_INIT_VALUE_15_0_HI                                    15
#define TM1_TM_INIT_VALUE_15_0_SZ                                    16

#define TM1_TM_MODE_MSK                                              0x00010000
#define TM1_TM_MODE_I_MSK                                            0xfffeffff
#define TM1_TM_MODE_SFT                                              16
#define TM1_TM_MODE_HI                                               16
#define TM1_TM_MODE_SZ                                               1

#define TM1_TM_INT_STS_DONE_MSK                                      0x00020000
#define TM1_TM_INT_STS_DONE_I_MSK                                    0xfffdffff
#define TM1_TM_INT_STS_DONE_SFT                                      17
#define TM1_TM_INT_STS_DONE_HI                                       17
#define TM1_TM_INT_STS_DONE_SZ                                       1

#define TM1_TM_INT_MASK_MSK                                          0x00040000
#define TM1_TM_INT_MASK_I_MSK                                        0xfffbffff
#define TM1_TM_INT_MASK_SFT                                          18
#define TM1_TM_INT_MASK_HI                                           18
#define TM1_TM_INT_MASK_SZ                                           1

#define TM1_TM_INIT_VALUE_31_19_MSK                                  0xfff80000
#define TM1_TM_INIT_VALUE_31_19_I_MSK                                0x0007ffff
#define TM1_TM_INIT_VALUE_31_19_SFT                                  19
#define TM1_TM_INIT_VALUE_31_19_HI                                   31
#define TM1_TM_INIT_VALUE_31_19_SZ                                   13

#define TM1_TM_CUR_VALUERW_MSK                                       0xffffffff
#define TM1_TM_CUR_VALUERW_I_MSK                                     0x00000000
#define TM1_TM_CUR_VALUERW_SFT                                       0
#define TM1_TM_CUR_VALUERW_HI                                        31
#define TM1_TM_CUR_VALUERW_SZ                                        32

#define TM1_TM_MODE32RW_MSK                                          0x80000000
#define TM1_TM_MODE32RW_I_MSK                                        0x7fffffff
#define TM1_TM_MODE32RW_SFT                                          31
#define TM1_TM_MODE32RW_HI                                           31
#define TM1_TM_MODE32RW_SZ                                           1

#define TM1_TM32_MODE_MSK                                            0x00000001
#define TM1_TM32_MODE_I_MSK                                          0xfffffffe
#define TM1_TM32_MODE_SFT                                            0
#define TM1_TM32_MODE_HI                                             0
#define TM1_TM32_MODE_SZ                                             1

#define TM1_TM32_INT_STS_DONE_MSK                                    0x00000002
#define TM1_TM32_INT_STS_DONE_I_MSK                                  0xfffffffd
#define TM1_TM32_INT_STS_DONE_SFT                                    1
#define TM1_TM32_INT_STS_DONE_HI                                     1
#define TM1_TM32_INT_STS_DONE_SZ                                     1

#define TM1_TM32_INT_MASK_MSK                                        0x00000004
#define TM1_TM32_INT_MASK_I_MSK                                      0xfffffffb
#define TM1_TM32_INT_MASK_SFT                                        2
#define TM1_TM32_INT_MASK_HI                                         2
#define TM1_TM32_INT_MASK_SZ                                         1

#define TM2_TM_INIT_VALUE_15_0_MSK                                   0x0000ffff
#define TM2_TM_INIT_VALUE_15_0_I_MSK                                 0xffff0000
#define TM2_TM_INIT_VALUE_15_0_SFT                                   0
#define TM2_TM_INIT_VALUE_15_0_HI                                    15
#define TM2_TM_INIT_VALUE_15_0_SZ                                    16

#define TM2_TM_MODE_MSK                                              0x00010000
#define TM2_TM_MODE_I_MSK                                            0xfffeffff
#define TM2_TM_MODE_SFT                                              16
#define TM2_TM_MODE_HI                                               16
#define TM2_TM_MODE_SZ                                               1

#define TM2_TM_INT_STS_DONE_MSK                                      0x00020000
#define TM2_TM_INT_STS_DONE_I_MSK                                    0xfffdffff
#define TM2_TM_INT_STS_DONE_SFT                                      17
#define TM2_TM_INT_STS_DONE_HI                                       17
#define TM2_TM_INT_STS_DONE_SZ                                       1

#define TM2_TM_INT_MASK_MSK                                          0x00040000
#define TM2_TM_INT_MASK_I_MSK                                        0xfffbffff
#define TM2_TM_INT_MASK_SFT                                          18
#define TM2_TM_INT_MASK_HI                                           18
#define TM2_TM_INT_MASK_SZ                                           1

#define TM2_TM_INIT_VALUE_31_19_MSK                                  0xfff80000
#define TM2_TM_INIT_VALUE_31_19_I_MSK                                0x0007ffff
#define TM2_TM_INIT_VALUE_31_19_SFT                                  19
#define TM2_TM_INIT_VALUE_31_19_HI                                   31
#define TM2_TM_INIT_VALUE_31_19_SZ                                   13

#define TM2_TM_CUR_VALUERW_MSK                                       0xffffffff
#define TM2_TM_CUR_VALUERW_I_MSK                                     0x00000000
#define TM2_TM_CUR_VALUERW_SFT                                       0
#define TM2_TM_CUR_VALUERW_HI                                        31
#define TM2_TM_CUR_VALUERW_SZ                                        32

#define TM2_TM_MODE32RW_MSK                                          0x80000000
#define TM2_TM_MODE32RW_I_MSK                                        0x7fffffff
#define TM2_TM_MODE32RW_SFT                                          31
#define TM2_TM_MODE32RW_HI                                           31
#define TM2_TM_MODE32RW_SZ                                           1

#define TM2_TM32_MODE_MSK                                            0x00000001
#define TM2_TM32_MODE_I_MSK                                          0xfffffffe
#define TM2_TM32_MODE_SFT                                            0
#define TM2_TM32_MODE_HI                                             0
#define TM2_TM32_MODE_SZ                                             1

#define TM2_TM32_INT_STS_DONE_MSK                                    0x00000002
#define TM2_TM32_INT_STS_DONE_I_MSK                                  0xfffffffd
#define TM2_TM32_INT_STS_DONE_SFT                                    1
#define TM2_TM32_INT_STS_DONE_HI                                     1
#define TM2_TM32_INT_STS_DONE_SZ                                     1

#define TM2_TM32_INT_MASK_MSK                                        0x00000004
#define TM2_TM32_INT_MASK_I_MSK                                      0xfffffffb
#define TM2_TM32_INT_MASK_SFT                                        2
#define TM2_TM32_INT_MASK_HI                                         2
#define TM2_TM32_INT_MASK_SZ                                         1

#define TM3_TM_INIT_VALUE_15_0_MSK                                   0x0000ffff
#define TM3_TM_INIT_VALUE_15_0_I_MSK                                 0xffff0000
#define TM3_TM_INIT_VALUE_15_0_SFT                                   0
#define TM3_TM_INIT_VALUE_15_0_HI                                    15
#define TM3_TM_INIT_VALUE_15_0_SZ                                    16

#define TM3_TM_MODE_MSK                                              0x00010000
#define TM3_TM_MODE_I_MSK                                            0xfffeffff
#define TM3_TM_MODE_SFT                                              16
#define TM3_TM_MODE_HI                                               16
#define TM3_TM_MODE_SZ                                               1

#define TM3_TM_INT_STS_DONE_MSK                                      0x00020000
#define TM3_TM_INT_STS_DONE_I_MSK                                    0xfffdffff
#define TM3_TM_INT_STS_DONE_SFT                                      17
#define TM3_TM_INT_STS_DONE_HI                                       17
#define TM3_TM_INT_STS_DONE_SZ                                       1

#define TM3_TM_INT_MASK_MSK                                          0x00040000
#define TM3_TM_INT_MASK_I_MSK                                        0xfffbffff
#define TM3_TM_INT_MASK_SFT                                          18
#define TM3_TM_INT_MASK_HI                                           18
#define TM3_TM_INT_MASK_SZ                                           1

#define TM3_TM_INIT_VALUE_31_19_MSK                                  0xfff80000
#define TM3_TM_INIT_VALUE_31_19_I_MSK                                0x0007ffff
#define TM3_TM_INIT_VALUE_31_19_SFT                                  19
#define TM3_TM_INIT_VALUE_31_19_HI                                   31
#define TM3_TM_INIT_VALUE_31_19_SZ                                   13

#define TM3_TM_CUR_VALUERW_MSK                                       0xffffffff
#define TM3_TM_CUR_VALUERW_I_MSK                                     0x00000000
#define TM3_TM_CUR_VALUERW_SFT                                       0
#define TM3_TM_CUR_VALUERW_HI                                        31
#define TM3_TM_CUR_VALUERW_SZ                                        32

#define TM3_TM_MODE32RW_MSK                                          0x80000000
#define TM3_TM_MODE32RW_I_MSK                                        0x7fffffff
#define TM3_TM_MODE32RW_SFT                                          31
#define TM3_TM_MODE32RW_HI                                           31
#define TM3_TM_MODE32RW_SZ                                           1

#define TM3_TM32_MODE_MSK                                            0x00000001
#define TM3_TM32_MODE_I_MSK                                          0xfffffffe
#define TM3_TM32_MODE_SFT                                            0
#define TM3_TM32_MODE_HI                                             0
#define TM3_TM32_MODE_SZ                                             1

#define TM3_TM32_INT_STS_DONE_MSK                                    0x00000002
#define TM3_TM32_INT_STS_DONE_I_MSK                                  0xfffffffd
#define TM3_TM32_INT_STS_DONE_SFT                                    1
#define TM3_TM32_INT_STS_DONE_HI                                     1
#define TM3_TM32_INT_STS_DONE_SZ                                     1

#define TM3_TM32_INT_MASK_MSK                                        0x00000004
#define TM3_TM32_INT_MASK_I_MSK                                      0xfffffffb
#define TM3_TM32_INT_MASK_SFT                                        2
#define TM3_TM32_INT_MASK_HI                                         2
#define TM3_TM32_INT_MASK_SZ                                         1

#define MCU_WDT_TIME_CNT_MSK                                         0x0000ffff
#define MCU_WDT_TIME_CNT_I_MSK                                       0xffff0000
#define MCU_WDT_TIME_CNT_SFT                                         0
#define MCU_WDT_TIME_CNT_HI                                          15
#define MCU_WDT_TIME_CNT_SZ                                          16

#define MCU_WDT_INT_CNT_OFS_MSK                                      0x00ff0000
#define MCU_WDT_INT_CNT_OFS_I_MSK                                    0xff00ffff
#define MCU_WDT_INT_CNT_OFS_SFT                                      16
#define MCU_WDT_INT_CNT_OFS_HI                                       23
#define MCU_WDT_INT_CNT_OFS_SZ                                       8

#define MCU_WDT_INT_MSK                                              0x20000000
#define MCU_WDT_INT_I_MSK                                            0xdfffffff
#define MCU_WDT_INT_SFT                                              29
#define MCU_WDT_INT_HI                                               29
#define MCU_WDT_INT_SZ                                               1

#define MCU_WDT_STATUS_MSK                                           0x40000000
#define MCU_WDT_STATUS_I_MSK                                         0xbfffffff
#define MCU_WDT_STATUS_SFT                                           30
#define MCU_WDT_STATUS_HI                                            30
#define MCU_WDT_STATUS_SZ                                            1

#define MCU_WDOG_ENA_MSK                                             0x80000000
#define MCU_WDOG_ENA_I_MSK                                           0x7fffffff
#define MCU_WDOG_ENA_SFT                                             31
#define MCU_WDOG_ENA_HI                                              31
#define MCU_WDOG_ENA_SZ                                              1

#define SYS_WDT_TIME_CNT_MSK                                         0x0000ffff
#define SYS_WDT_TIME_CNT_I_MSK                                       0xffff0000
#define SYS_WDT_TIME_CNT_SFT                                         0
#define SYS_WDT_TIME_CNT_HI                                          15
#define SYS_WDT_TIME_CNT_SZ                                          16

#define SYS_WDT_INT_CNT_OFS_MSK                                      0x00ff0000
#define SYS_WDT_INT_CNT_OFS_I_MSK                                    0xff00ffff
#define SYS_WDT_INT_CNT_OFS_SFT                                      16
#define SYS_WDT_INT_CNT_OFS_HI                                       23
#define SYS_WDT_INT_CNT_OFS_SZ                                       8

#define SYS_WDT_INT_MSK                                              0x20000000
#define SYS_WDT_INT_I_MSK                                            0xdfffffff
#define SYS_WDT_INT_SFT                                              29
#define SYS_WDT_INT_HI                                               29
#define SYS_WDT_INT_SZ                                               1

#define SYS_WDT_STATUS_MSK                                           0x40000000
#define SYS_WDT_STATUS_I_MSK                                         0xbfffffff
#define SYS_WDT_STATUS_SFT                                           30
#define SYS_WDT_STATUS_HI                                            30
#define SYS_WDT_STATUS_SZ                                            1

#define SYS_WDOG_ENA_MSK                                             0x80000000
#define SYS_WDOG_ENA_I_MSK                                           0x7fffffff
#define SYS_WDOG_ENA_SFT                                             31
#define SYS_WDOG_ENA_HI                                              31
#define SYS_WDOG_ENA_SZ                                              1

#define PWM_INI_VALUE_PERIOD_0_MSK                                   0x00ffffff
#define PWM_INI_VALUE_PERIOD_0_I_MSK                                 0xff000000
#define PWM_INI_VALUE_PERIOD_0_SFT                                   0
#define PWM_INI_VALUE_PERIOD_0_HI                                    23
#define PWM_INI_VALUE_PERIOD_0_SZ                                    24

#define PWM_INI_VALUE_P_0_MSK                                        0x00ffffff
#define PWM_INI_VALUE_P_0_I_MSK                                      0xff000000
#define PWM_INI_VALUE_P_0_SFT                                        0
#define PWM_INI_VALUE_P_0_HI                                         23
#define PWM_INI_VALUE_P_0_SZ                                         24

#define PWM_INI_VALUE_PERIOD_1_MSK                                   0x00ffffff
#define PWM_INI_VALUE_PERIOD_1_I_MSK                                 0xff000000
#define PWM_INI_VALUE_PERIOD_1_SFT                                   0
#define PWM_INI_VALUE_PERIOD_1_HI                                    23
#define PWM_INI_VALUE_PERIOD_1_SZ                                    24

#define PWM_INI_VALUE_P_1_MSK                                        0x00ffffff
#define PWM_INI_VALUE_P_1_I_MSK                                      0xff000000
#define PWM_INI_VALUE_P_1_SFT                                        0
#define PWM_INI_VALUE_P_1_HI                                         23
#define PWM_INI_VALUE_P_1_SZ                                         24

#define PWM_INI_VALUE_PERIOD_2_MSK                                   0x00ffffff
#define PWM_INI_VALUE_PERIOD_2_I_MSK                                 0xff000000
#define PWM_INI_VALUE_PERIOD_2_SFT                                   0
#define PWM_INI_VALUE_PERIOD_2_HI                                    23
#define PWM_INI_VALUE_PERIOD_2_SZ                                    24

#define PWM_INI_VALUE_P_2_MSK                                        0x00ffffff
#define PWM_INI_VALUE_P_2_I_MSK                                      0xff000000
#define PWM_INI_VALUE_P_2_SFT                                        0
#define PWM_INI_VALUE_P_2_HI                                         23
#define PWM_INI_VALUE_P_2_SZ                                         24

#define PWM_INI_VALUE_PERIOD_3_MSK                                   0x00ffffff
#define PWM_INI_VALUE_PERIOD_3_I_MSK                                 0xff000000
#define PWM_INI_VALUE_PERIOD_3_SFT                                   0
#define PWM_INI_VALUE_PERIOD_3_HI                                    23
#define PWM_INI_VALUE_PERIOD_3_SZ                                    24

#define PWM_INI_VALUE_P_3_MSK                                        0x00ffffff
#define PWM_INI_VALUE_P_3_I_MSK                                      0xff000000
#define PWM_INI_VALUE_P_3_SFT                                        0
#define PWM_INI_VALUE_P_3_HI                                         23
#define PWM_INI_VALUE_P_3_SZ                                         24

#define PWM_INI_VALUE_PERIOD_4_MSK                                   0x00ffffff
#define PWM_INI_VALUE_PERIOD_4_I_MSK                                 0xff000000
#define PWM_INI_VALUE_PERIOD_4_SFT                                   0
#define PWM_INI_VALUE_PERIOD_4_HI                                    23
#define PWM_INI_VALUE_PERIOD_4_SZ                                    24

#define PWM_INI_VALUE_P_4_MSK                                        0x00ffffff
#define PWM_INI_VALUE_P_4_I_MSK                                      0xff000000
#define PWM_INI_VALUE_P_4_SFT                                        0
#define PWM_INI_VALUE_P_4_HI                                         23
#define PWM_INI_VALUE_P_4_SZ                                         24

#define PWM_INI_VALUE_PERIOD_5_MSK                                   0x00ffffff
#define PWM_INI_VALUE_PERIOD_5_I_MSK                                 0xff000000
#define PWM_INI_VALUE_PERIOD_5_SFT                                   0
#define PWM_INI_VALUE_PERIOD_5_HI                                    23
#define PWM_INI_VALUE_PERIOD_5_SZ                                    24

#define PWM_INI_VALUE_P_5_MSK                                        0x00ffffff
#define PWM_INI_VALUE_P_5_I_MSK                                      0xff000000
#define PWM_INI_VALUE_P_5_SFT                                        0
#define PWM_INI_VALUE_P_5_HI                                         23
#define PWM_INI_VALUE_P_5_SZ                                         24

#define PWM_INI_VALUE_PERIOD_6_MSK                                   0x00ffffff
#define PWM_INI_VALUE_PERIOD_6_I_MSK                                 0xff000000
#define PWM_INI_VALUE_PERIOD_6_SFT                                   0
#define PWM_INI_VALUE_PERIOD_6_HI                                    23
#define PWM_INI_VALUE_PERIOD_6_SZ                                    24

#define PWM_INI_VALUE_P_6_MSK                                        0x00ffffff
#define PWM_INI_VALUE_P_6_I_MSK                                      0xff000000
#define PWM_INI_VALUE_P_6_SFT                                        0
#define PWM_INI_VALUE_P_6_HI                                         23
#define PWM_INI_VALUE_P_6_SZ                                         24

#define PWM_INI_VALUE_PERIOD_7_MSK                                   0x00ffffff
#define PWM_INI_VALUE_PERIOD_7_I_MSK                                 0xff000000
#define PWM_INI_VALUE_PERIOD_7_SFT                                   0
#define PWM_INI_VALUE_PERIOD_7_HI                                    23
#define PWM_INI_VALUE_PERIOD_7_SZ                                    24

#define PWM_INI_VALUE_P_7_MSK                                        0x00ffffff
#define PWM_INI_VALUE_P_7_I_MSK                                      0xff000000
#define PWM_INI_VALUE_P_7_SFT                                        0
#define PWM_INI_VALUE_P_7_HI                                         23
#define PWM_INI_VALUE_P_7_SZ                                         24

#define PWM_INVERT_0_MSK                                             0x00000001
#define PWM_INVERT_0_I_MSK                                           0xfffffffe
#define PWM_INVERT_0_SFT                                             0
#define PWM_INVERT_0_HI                                              0
#define PWM_INVERT_0_SZ                                              1

#define PWM_INVERT_1_MSK                                             0x00000002
#define PWM_INVERT_1_I_MSK                                           0xfffffffd
#define PWM_INVERT_1_SFT                                             1
#define PWM_INVERT_1_HI                                              1
#define PWM_INVERT_1_SZ                                              1

#define PWM_INVERT_2_MSK                                             0x00000004
#define PWM_INVERT_2_I_MSK                                           0xfffffffb
#define PWM_INVERT_2_SFT                                             2
#define PWM_INVERT_2_HI                                              2
#define PWM_INVERT_2_SZ                                              1

#define PWM_INVERT_3_MSK                                             0x00000008
#define PWM_INVERT_3_I_MSK                                           0xfffffff7
#define PWM_INVERT_3_SFT                                             3
#define PWM_INVERT_3_HI                                              3
#define PWM_INVERT_3_SZ                                              1

#define PWM_INVERT_4_MSK                                             0x00000010
#define PWM_INVERT_4_I_MSK                                           0xffffffef
#define PWM_INVERT_4_SFT                                             4
#define PWM_INVERT_4_HI                                              4
#define PWM_INVERT_4_SZ                                              1

#define PWM_INVERT_5_MSK                                             0x00000020
#define PWM_INVERT_5_I_MSK                                           0xffffffdf
#define PWM_INVERT_5_SFT                                             5
#define PWM_INVERT_5_HI                                              5
#define PWM_INVERT_5_SZ                                              1

#define PWM_INVERT_6_MSK                                             0x00000040
#define PWM_INVERT_6_I_MSK                                           0xffffffbf
#define PWM_INVERT_6_SFT                                             6
#define PWM_INVERT_6_HI                                              6
#define PWM_INVERT_6_SZ                                              1

#define PWM_INVERT_7_MSK                                             0x00000080
#define PWM_INVERT_7_I_MSK                                           0xffffff7f
#define PWM_INVERT_7_SFT                                             7
#define PWM_INVERT_7_HI                                              7
#define PWM_INVERT_7_SZ                                              1

#define PWM_ALWAYSON_0_MSK                                           0x00000100
#define PWM_ALWAYSON_0_I_MSK                                         0xfffffeff
#define PWM_ALWAYSON_0_SFT                                           8
#define PWM_ALWAYSON_0_HI                                            8
#define PWM_ALWAYSON_0_SZ                                            1

#define PWM_ALWAYSON_1_MSK                                           0x00000200
#define PWM_ALWAYSON_1_I_MSK                                         0xfffffdff
#define PWM_ALWAYSON_1_SFT                                           9
#define PWM_ALWAYSON_1_HI                                            9
#define PWM_ALWAYSON_1_SZ                                            1

#define PWM_ALWAYSON_2_MSK                                           0x00000400
#define PWM_ALWAYSON_2_I_MSK                                         0xfffffbff
#define PWM_ALWAYSON_2_SFT                                           10
#define PWM_ALWAYSON_2_HI                                            10
#define PWM_ALWAYSON_2_SZ                                            1

#define PWM_ALWAYSON_3_MSK                                           0x00000800
#define PWM_ALWAYSON_3_I_MSK                                         0xfffff7ff
#define PWM_ALWAYSON_3_SFT                                           11
#define PWM_ALWAYSON_3_HI                                            11
#define PWM_ALWAYSON_3_SZ                                            1

#define PWM_ALWAYSON_4_MSK                                           0x00001000
#define PWM_ALWAYSON_4_I_MSK                                         0xffffefff
#define PWM_ALWAYSON_4_SFT                                           12
#define PWM_ALWAYSON_4_HI                                            12
#define PWM_ALWAYSON_4_SZ                                            1

#define PWM_ALWAYSON_5_MSK                                           0x00002000
#define PWM_ALWAYSON_5_I_MSK                                         0xffffdfff
#define PWM_ALWAYSON_5_SFT                                           13
#define PWM_ALWAYSON_5_HI                                            13
#define PWM_ALWAYSON_5_SZ                                            1

#define PWM_ALWAYSON_6_MSK                                           0x00004000
#define PWM_ALWAYSON_6_I_MSK                                         0xffffbfff
#define PWM_ALWAYSON_6_SFT                                           14
#define PWM_ALWAYSON_6_HI                                            14
#define PWM_ALWAYSON_6_SZ                                            1

#define PWM_ALWAYSON_7_MSK                                           0x00008000
#define PWM_ALWAYSON_7_I_MSK                                         0xffff7fff
#define PWM_ALWAYSON_7_SFT                                           15
#define PWM_ALWAYSON_7_HI                                            15
#define PWM_ALWAYSON_7_SZ                                            1

#define PWM_SETTING_UPDATE_0_MSK                                     0x00010000
#define PWM_SETTING_UPDATE_0_I_MSK                                   0xfffeffff
#define PWM_SETTING_UPDATE_0_SFT                                     16
#define PWM_SETTING_UPDATE_0_HI                                      16
#define PWM_SETTING_UPDATE_0_SZ                                      1

#define PWM_SETTING_UPDATE_1_MSK                                     0x00020000
#define PWM_SETTING_UPDATE_1_I_MSK                                   0xfffdffff
#define PWM_SETTING_UPDATE_1_SFT                                     17
#define PWM_SETTING_UPDATE_1_HI                                      17
#define PWM_SETTING_UPDATE_1_SZ                                      1

#define PWM_SETTING_UPDATE_2_MSK                                     0x00040000
#define PWM_SETTING_UPDATE_2_I_MSK                                   0xfffbffff
#define PWM_SETTING_UPDATE_2_SFT                                     18
#define PWM_SETTING_UPDATE_2_HI                                      18
#define PWM_SETTING_UPDATE_2_SZ                                      1

#define PWM_SETTING_UPDATE_3_MSK                                     0x00080000
#define PWM_SETTING_UPDATE_3_I_MSK                                   0xfff7ffff
#define PWM_SETTING_UPDATE_3_SFT                                     19
#define PWM_SETTING_UPDATE_3_HI                                      19
#define PWM_SETTING_UPDATE_3_SZ                                      1

#define PWM_SETTING_UPDATE_4_MSK                                     0x00100000
#define PWM_SETTING_UPDATE_4_I_MSK                                   0xffefffff
#define PWM_SETTING_UPDATE_4_SFT                                     20
#define PWM_SETTING_UPDATE_4_HI                                      20
#define PWM_SETTING_UPDATE_4_SZ                                      1

#define PWM_SETTING_UPDATE_5_MSK                                     0x00200000
#define PWM_SETTING_UPDATE_5_I_MSK                                   0xffdfffff
#define PWM_SETTING_UPDATE_5_SFT                                     21
#define PWM_SETTING_UPDATE_5_HI                                      21
#define PWM_SETTING_UPDATE_5_SZ                                      1

#define PWM_SETTING_UPDATE_6_MSK                                     0x00400000
#define PWM_SETTING_UPDATE_6_I_MSK                                   0xffbfffff
#define PWM_SETTING_UPDATE_6_SFT                                     22
#define PWM_SETTING_UPDATE_6_HI                                      22
#define PWM_SETTING_UPDATE_6_SZ                                      1

#define PWM_SETTING_UPDATE_7_MSK                                     0x00800000
#define PWM_SETTING_UPDATE_7_I_MSK                                   0xff7fffff
#define PWM_SETTING_UPDATE_7_SFT                                     23
#define PWM_SETTING_UPDATE_7_HI                                      23
#define PWM_SETTING_UPDATE_7_SZ                                      1

#define PWM_ENABLE_0_MSK                                             0x01000000
#define PWM_ENABLE_0_I_MSK                                           0xfeffffff
#define PWM_ENABLE_0_SFT                                             24
#define PWM_ENABLE_0_HI                                              24
#define PWM_ENABLE_0_SZ                                              1

#define PWM_ENABLE_1_MSK                                             0x02000000
#define PWM_ENABLE_1_I_MSK                                           0xfdffffff
#define PWM_ENABLE_1_SFT                                             25
#define PWM_ENABLE_1_HI                                              25
#define PWM_ENABLE_1_SZ                                              1

#define PWM_ENABLE_2_MSK                                             0x04000000
#define PWM_ENABLE_2_I_MSK                                           0xfbffffff
#define PWM_ENABLE_2_SFT                                             26
#define PWM_ENABLE_2_HI                                              26
#define PWM_ENABLE_2_SZ                                              1

#define PWM_ENABLE_3_MSK                                             0x08000000
#define PWM_ENABLE_3_I_MSK                                           0xf7ffffff
#define PWM_ENABLE_3_SFT                                             27
#define PWM_ENABLE_3_HI                                              27
#define PWM_ENABLE_3_SZ                                              1

#define PWM_ENABLE_4_MSK                                             0x10000000
#define PWM_ENABLE_4_I_MSK                                           0xefffffff
#define PWM_ENABLE_4_SFT                                             28
#define PWM_ENABLE_4_HI                                              28
#define PWM_ENABLE_4_SZ                                              1

#define PWM_ENABLE_5_MSK                                             0x20000000
#define PWM_ENABLE_5_I_MSK                                           0xdfffffff
#define PWM_ENABLE_5_SFT                                             29
#define PWM_ENABLE_5_HI                                              29
#define PWM_ENABLE_5_SZ                                              1

#define PWM_ENABLE_6_MSK                                             0x40000000
#define PWM_ENABLE_6_I_MSK                                           0xbfffffff
#define PWM_ENABLE_6_SFT                                             30
#define PWM_ENABLE_6_HI                                              30
#define PWM_ENABLE_6_SZ                                              1

#define PWM_ENABLE_7_MSK                                             0x80000000
#define PWM_ENABLE_7_I_MSK                                           0x7fffffff
#define PWM_ENABLE_7_SFT                                             31
#define PWM_ENABLE_7_HI                                              31
#define PWM_ENABLE_7_SZ                                              1

#define TAS0_MSK                                                     0x00000001
#define TAS0_I_MSK                                                   0xfffffffe
#define TAS0_SFT                                                     0
#define TAS0_HI                                                      0
#define TAS0_SZ                                                      1

#define TAS1_MSK                                                     0x00000001
#define TAS1_I_MSK                                                   0xfffffffe
#define TAS1_SFT                                                     0
#define TAS1_HI                                                      0
#define TAS1_SZ                                                      1

#define TAS2_MSK                                                     0x00000001
#define TAS2_I_MSK                                                   0xfffffffe
#define TAS2_SFT                                                     0
#define TAS2_HI                                                      0
#define TAS2_SZ                                                      1

#define TAS3_MSK                                                     0x00000001
#define TAS3_I_MSK                                                   0xfffffffe
#define TAS3_SFT                                                     0
#define TAS3_HI                                                      0
#define TAS3_SZ                                                      1

#define TAS4_MSK                                                     0x00000001
#define TAS4_I_MSK                                                   0xfffffffe
#define TAS4_SFT                                                     0
#define TAS4_HI                                                      0
#define TAS4_SZ                                                      1

#define TAS5_MSK                                                     0x00000001
#define TAS5_I_MSK                                                   0xfffffffe
#define TAS5_SFT                                                     0
#define TAS5_HI                                                      0
#define TAS5_SZ                                                      1

#define TAS6_MSK                                                     0x00000001
#define TAS6_I_MSK                                                   0xfffffffe
#define TAS6_SFT                                                     0
#define TAS6_HI                                                      0
#define TAS6_SZ                                                      1

#define TAS7_MSK                                                     0x00000001
#define TAS7_I_MSK                                                   0xfffffffe
#define TAS7_SFT                                                     0
#define TAS7_HI                                                      0
#define TAS7_SZ                                                      1

#define MANUAL_IO_31_0_MSK                                           0xffffffff
#define MANUAL_IO_31_0_I_MSK                                         0x00000000
#define MANUAL_IO_31_0_SFT                                           0
#define MANUAL_IO_31_0_HI                                            31
#define MANUAL_IO_31_0_SZ                                            32

#define MANUAL_IO_37_32_MSK                                          0x0000003f
#define MANUAL_IO_37_32_I_MSK                                        0xffffffc0
#define MANUAL_IO_37_32_SFT                                          0
#define MANUAL_IO_37_32_HI                                           5
#define MANUAL_IO_37_32_SZ                                           6

#define MANUAL_PUE_31_0_MSK                                          0xffffffff
#define MANUAL_PUE_31_0_I_MSK                                        0x00000000
#define MANUAL_PUE_31_0_SFT                                          0
#define MANUAL_PUE_31_0_HI                                           31
#define MANUAL_PUE_31_0_SZ                                           32

#define MANUAL_PUE_37_32_MSK                                         0x0000003f
#define MANUAL_PUE_37_32_I_MSK                                       0xffffffc0
#define MANUAL_PUE_37_32_SFT                                         0
#define MANUAL_PUE_37_32_HI                                          5
#define MANUAL_PUE_37_32_SZ                                          6

#define MANUAL_PDE_31_0_MSK                                          0xffffffff
#define MANUAL_PDE_31_0_I_MSK                                        0x00000000
#define MANUAL_PDE_31_0_SFT                                          0
#define MANUAL_PDE_31_0_HI                                           31
#define MANUAL_PDE_31_0_SZ                                           32

#define MANUAL_PDE_37_32_MSK                                         0x0000003f
#define MANUAL_PDE_37_32_I_MSK                                       0xffffffc0
#define MANUAL_PDE_37_32_SFT                                         0
#define MANUAL_PDE_37_32_HI                                          5
#define MANUAL_PDE_37_32_SZ                                          6

#define MANUAL_DS_31_0_MSK                                           0xffffffff
#define MANUAL_DS_31_0_I_MSK                                         0x00000000
#define MANUAL_DS_31_0_SFT                                           0
#define MANUAL_DS_31_0_HI                                            31
#define MANUAL_DS_31_0_SZ                                            32

#define MANUAL_DS_37_32_MSK                                          0x0000003f
#define MANUAL_DS_37_32_I_MSK                                        0xffffffc0
#define MANUAL_DS_37_32_SFT                                          0
#define MANUAL_DS_37_32_HI                                           5
#define MANUAL_DS_37_32_SZ                                           6

#define IO_PO_31_0_MSK                                               0xffffffff
#define IO_PO_31_0_I_MSK                                             0x00000000
#define IO_PO_31_0_SFT                                               0
#define IO_PO_31_0_HI                                                31
#define IO_PO_31_0_SZ                                                32

#define IO_PO_37_32_MSK                                              0x0000003f
#define IO_PO_37_32_I_MSK                                            0xffffffc0
#define IO_PO_37_32_SFT                                              0
#define IO_PO_37_32_HI                                               5
#define IO_PO_37_32_SZ                                               6

#define IO_PI_31_0_MSK                                               0xffffffff
#define IO_PI_31_0_I_MSK                                             0x00000000
#define IO_PI_31_0_SFT                                               0
#define IO_PI_31_0_HI                                                31
#define IO_PI_31_0_SZ                                                32

#define IO_PI_37_32_MSK                                              0x0000003f
#define IO_PI_37_32_I_MSK                                            0xffffffc0
#define IO_PI_37_32_SFT                                              0
#define IO_PI_37_32_HI                                               5
#define IO_PI_37_32_SZ                                               6

#define IO_PIE_31_0_MSK                                              0xffffffff
#define IO_PIE_31_0_I_MSK                                            0x00000000
#define IO_PIE_31_0_SFT                                              0
#define IO_PIE_31_0_HI                                               31
#define IO_PIE_31_0_SZ                                               32

#define IO_PIE_37_32_MSK                                             0x0000003f
#define IO_PIE_37_32_I_MSK                                           0xffffffc0
#define IO_PIE_37_32_SFT                                             0
#define IO_PIE_37_32_HI                                              5
#define IO_PIE_37_32_SZ                                              6

#define IO_POEN_31_0_MSK                                             0xffffffff
#define IO_POEN_31_0_I_MSK                                           0x00000000
#define IO_POEN_31_0_SFT                                             0
#define IO_POEN_31_0_HI                                              31
#define IO_POEN_31_0_SZ                                              32

#define IO_POEN_37_32_MSK                                            0x0000003f
#define IO_POEN_37_32_I_MSK                                          0xffffffc0
#define IO_POEN_37_32_SFT                                            0
#define IO_POEN_37_32_HI                                             5
#define IO_POEN_37_32_SZ                                             6

#define IO_PUE_31_0_MSK                                              0xffffffff
#define IO_PUE_31_0_I_MSK                                            0x00000000
#define IO_PUE_31_0_SFT                                              0
#define IO_PUE_31_0_HI                                               31
#define IO_PUE_31_0_SZ                                               32

#define IO_PUE_37_32_MSK                                             0x0000003f
#define IO_PUE_37_32_I_MSK                                           0xffffffc0
#define IO_PUE_37_32_SFT                                             0
#define IO_PUE_37_32_HI                                              5
#define IO_PUE_37_32_SZ                                              6

#define IO_PDE_31_0_MSK                                              0xffffffff
#define IO_PDE_31_0_I_MSK                                            0x00000000
#define IO_PDE_31_0_SFT                                              0
#define IO_PDE_31_0_HI                                               31
#define IO_PDE_31_0_SZ                                               32

#define IO_PDE_37_32_MSK                                             0x0000003f
#define IO_PDE_37_32_I_MSK                                           0xffffffc0
#define IO_PDE_37_32_SFT                                             0
#define IO_PDE_37_32_HI                                              5
#define IO_PDE_37_32_SZ                                              6

#define IO_DS_31_0_MSK                                               0xffffffff
#define IO_DS_31_0_I_MSK                                             0x00000000
#define IO_DS_31_0_SFT                                               0
#define IO_DS_31_0_HI                                                31
#define IO_DS_31_0_SZ                                                32

#define IO_DS_37_32_MSK                                              0x0000003f
#define IO_DS_37_32_I_MSK                                            0xffffffc0
#define IO_DS_37_32_SFT                                              0
#define IO_DS_37_32_HI                                               5
#define IO_DS_37_32_SZ                                               6

#define MANUAL_GPIO_31_0_MSK                                         0xffffffff
#define MANUAL_GPIO_31_0_I_MSK                                       0x00000000
#define MANUAL_GPIO_31_0_SFT                                         0
#define MANUAL_GPIO_31_0_HI                                          31
#define MANUAL_GPIO_31_0_SZ                                          32

#define MANUAL_GPIO_37_32_MSK                                        0x0000003f
#define MANUAL_GPIO_37_32_I_MSK                                      0xffffffc0
#define MANUAL_GPIO_37_32_SFT                                        0
#define MANUAL_GPIO_37_32_HI                                         5
#define MANUAL_GPIO_37_32_SZ                                         6

#define SEL_ADC0_MSK                                                 0x00000001
#define SEL_ADC0_I_MSK                                               0xfffffffe
#define SEL_ADC0_SFT                                                 0
#define SEL_ADC0_HI                                                  0
#define SEL_ADC0_SZ                                                  1

#define SEL_ADC1_MSK                                                 0x00000002
#define SEL_ADC1_I_MSK                                               0xfffffffd
#define SEL_ADC1_SFT                                                 1
#define SEL_ADC1_HI                                                  1
#define SEL_ADC1_SZ                                                  1

#define SEL_ADC2_MSK                                                 0x00000004
#define SEL_ADC2_I_MSK                                               0xfffffffb
#define SEL_ADC2_SFT                                                 2
#define SEL_ADC2_HI                                                  2
#define SEL_ADC2_SZ                                                  1

#define SEL_ADC3_MSK                                                 0x00000008
#define SEL_ADC3_I_MSK                                               0xfffffff7
#define SEL_ADC3_SFT                                                 3
#define SEL_ADC3_HI                                                  3
#define SEL_ADC3_SZ                                                  1

#define SEL_ADC4_MSK                                                 0x00000010
#define SEL_ADC4_I_MSK                                               0xffffffef
#define SEL_ADC4_SFT                                                 4
#define SEL_ADC4_HI                                                  4
#define SEL_ADC4_SZ                                                  1

#define SEL_ADC5_MSK                                                 0x00000020
#define SEL_ADC5_I_MSK                                               0xffffffdf
#define SEL_ADC5_SFT                                                 5
#define SEL_ADC5_HI                                                  5
#define SEL_ADC5_SZ                                                  1

#define SEL_ADC6_MSK                                                 0x00000040
#define SEL_ADC6_I_MSK                                               0xffffffbf
#define SEL_ADC6_SFT                                                 6
#define SEL_ADC6_HI                                                  6
#define SEL_ADC6_SZ                                                  1

#define SEL_ADC7_MSK                                                 0x00000080
#define SEL_ADC7_I_MSK                                               0xffffff7f
#define SEL_ADC7_SFT                                                 7
#define SEL_ADC7_HI                                                  7
#define SEL_ADC7_SZ                                                  1

#define SEL_ANTSW_MSK                                                0x00000100
#define SEL_ANTSW_I_MSK                                              0xfffffeff
#define SEL_ANTSW_SFT                                                8
#define SEL_ANTSW_HI                                                 8
#define SEL_ANTSW_SZ                                                 1

#define SEL_ANTSW_II_MSK                                             0x00000200
#define SEL_ANTSW_II_I_MSK                                           0xfffffdff
#define SEL_ANTSW_II_SFT                                             9
#define SEL_ANTSW_II_HI                                              9
#define SEL_ANTSW_II_SZ                                              1

#define SEL_BTCX_MSK                                                 0x00000400
#define SEL_BTCX_I_MSK                                               0xfffffbff
#define SEL_BTCX_SFT                                                 10
#define SEL_BTCX_HI                                                  10
#define SEL_BTCX_SZ                                                  1

#define SEL_BTCX_II_MSK                                              0x00000800
#define SEL_BTCX_II_I_MSK                                            0xfffff7ff
#define SEL_BTCX_II_SFT                                              11
#define SEL_BTCX_II_HI                                               11
#define SEL_BTCX_II_SZ                                               1

#define SEL_UART0_MSK                                                0x00001000
#define SEL_UART0_I_MSK                                              0xffffefff
#define SEL_UART0_SFT                                                12
#define SEL_UART0_HI                                                 12
#define SEL_UART0_SZ                                                 1

#define SEL_UART0_II_MSK                                             0x00002000
#define SEL_UART0_II_I_MSK                                           0xffffdfff
#define SEL_UART0_II_SFT                                             13
#define SEL_UART0_II_HI                                              13
#define SEL_UART0_II_SZ                                              1

#define SEL_UART1_MSK                                                0x00004000
#define SEL_UART1_I_MSK                                              0xffffbfff
#define SEL_UART1_SFT                                                14
#define SEL_UART1_HI                                                 14
#define SEL_UART1_SZ                                                 1

#define SEL_UART1_II_MSK                                             0x00008000
#define SEL_UART1_II_I_MSK                                           0xffff7fff
#define SEL_UART1_II_SFT                                             15
#define SEL_UART1_II_HI                                              15
#define SEL_UART1_II_SZ                                              1

#define SEL_UART2_MSK                                                0x00010000
#define SEL_UART2_I_MSK                                              0xfffeffff
#define SEL_UART2_SFT                                                16
#define SEL_UART2_HI                                                 16
#define SEL_UART2_SZ                                                 1

#define SEL_UART2_II_MSK                                             0x00020000
#define SEL_UART2_II_I_MSK                                           0xfffdffff
#define SEL_UART2_II_SFT                                             17
#define SEL_UART2_II_HI                                              17
#define SEL_UART2_II_SZ                                              1

#define SEL_UART2_III_MSK                                            0x00040000
#define SEL_UART2_III_I_MSK                                          0xfffbffff
#define SEL_UART2_III_SFT                                            18
#define SEL_UART2_III_HI                                             18
#define SEL_UART2_III_SZ                                             1

#define SEL_UART2_RTSCTS_MSK                                         0x00080000
#define SEL_UART2_RTSCTS_I_MSK                                       0xfff7ffff
#define SEL_UART2_RTSCTS_SFT                                         19
#define SEL_UART2_RTSCTS_HI                                          19
#define SEL_UART2_RTSCTS_SZ                                          1

#define SEL_I2C0_MSK                                                 0x00100000
#define SEL_I2C0_I_MSK                                               0xffefffff
#define SEL_I2C0_SFT                                                 20
#define SEL_I2C0_HI                                                  20
#define SEL_I2C0_SZ                                                  1

#define SEL_I2C0_II_MSK                                              0x00200000
#define SEL_I2C0_II_I_MSK                                            0xffdfffff
#define SEL_I2C0_II_SFT                                              21
#define SEL_I2C0_II_HI                                               21
#define SEL_I2C0_II_SZ                                               1

#define SEL_I2C1_MSK                                                 0x00400000
#define SEL_I2C1_I_MSK                                               0xffbfffff
#define SEL_I2C1_SFT                                                 22
#define SEL_I2C1_HI                                                  22
#define SEL_I2C1_SZ                                                  1

#define SEL_PDMTX0_MSK                                               0x00800000
#define SEL_PDMTX0_I_MSK                                             0xff7fffff
#define SEL_PDMTX0_SFT                                               23
#define SEL_PDMTX0_HI                                                23
#define SEL_PDMTX0_SZ                                                1

#define SEL_PDMTX0_II_MSK                                            0x01000000
#define SEL_PDMTX0_II_I_MSK                                          0xfeffffff
#define SEL_PDMTX0_II_SFT                                            24
#define SEL_PDMTX0_II_HI                                             24
#define SEL_PDMTX0_II_SZ                                             1

#define SEL_PDMRX0_MSK                                               0x02000000
#define SEL_PDMRX0_I_MSK                                             0xfdffffff
#define SEL_PDMRX0_SFT                                               25
#define SEL_PDMRX0_HI                                                25
#define SEL_PDMRX0_SZ                                                1

#define SEL_PDMRX0_II_MSK                                            0x04000000
#define SEL_PDMRX0_II_I_MSK                                          0xfbffffff
#define SEL_PDMRX0_II_SFT                                            26
#define SEL_PDMRX0_II_HI                                             26
#define SEL_PDMRX0_II_SZ                                             1

#define SEL_PDMRX1_MSK                                               0x08000000
#define SEL_PDMRX1_I_MSK                                             0xf7ffffff
#define SEL_PDMRX1_SFT                                               27
#define SEL_PDMRX1_HI                                                27
#define SEL_PDMRX1_SZ                                                1

#define SEL_PDMRX1_II_MSK                                            0x10000000
#define SEL_PDMRX1_II_I_MSK                                          0xefffffff
#define SEL_PDMRX1_II_SFT                                            28
#define SEL_PDMRX1_II_HI                                             28
#define SEL_PDMRX1_II_SZ                                             1

#define SEL_I2S0_MSK                                                 0x00000001
#define SEL_I2S0_I_MSK                                               0xfffffffe
#define SEL_I2S0_SFT                                                 0
#define SEL_I2S0_HI                                                  0
#define SEL_I2S0_SZ                                                  1

#define SEL_I2S1_MSK                                                 0x00000002
#define SEL_I2S1_I_MSK                                               0xfffffffd
#define SEL_I2S1_SFT                                                 1
#define SEL_I2S1_HI                                                  1
#define SEL_I2S1_SZ                                                  1

#define SEL_I2S0_MCLK_MSK                                            0x00000004
#define SEL_I2S0_MCLK_I_MSK                                          0xfffffffb
#define SEL_I2S0_MCLK_SFT                                            2
#define SEL_I2S0_MCLK_HI                                             2
#define SEL_I2S0_MCLK_SZ                                             1

#define SEL_I2S0_MCLK_II_MSK                                         0x00000008
#define SEL_I2S0_MCLK_II_I_MSK                                       0xfffffff7
#define SEL_I2S0_MCLK_II_SFT                                         3
#define SEL_I2S0_MCLK_II_HI                                          3
#define SEL_I2S0_MCLK_II_SZ                                          1

#define SEL_I2S0_MCLK_III_MSK                                        0x00000010
#define SEL_I2S0_MCLK_III_I_MSK                                      0xffffffef
#define SEL_I2S0_MCLK_III_SFT                                        4
#define SEL_I2S0_MCLK_III_HI                                         4
#define SEL_I2S0_MCLK_III_SZ                                         1

#define SEL_SPIMAS0_MSK                                              0x00000020
#define SEL_SPIMAS0_I_MSK                                            0xffffffdf
#define SEL_SPIMAS0_SFT                                              5
#define SEL_SPIMAS0_HI                                               5
#define SEL_SPIMAS0_SZ                                               1

#define SEL_SPIMAS0_CSN_MSK                                          0x00000040
#define SEL_SPIMAS0_CSN_I_MSK                                        0xffffffbf
#define SEL_SPIMAS0_CSN_SFT                                          6
#define SEL_SPIMAS0_CSN_HI                                           6
#define SEL_SPIMAS0_CSN_SZ                                           1

#define SEL_SPIMAS0_CSN_II_MSK                                       0x00000080
#define SEL_SPIMAS0_CSN_II_I_MSK                                     0xffffff7f
#define SEL_SPIMAS0_CSN_II_SFT                                       7
#define SEL_SPIMAS0_CSN_II_HI                                        7
#define SEL_SPIMAS0_CSN_II_SZ                                        1

#define SEL_SPIMAS1_MSK                                              0x00000100
#define SEL_SPIMAS1_I_MSK                                            0xfffffeff
#define SEL_SPIMAS1_SFT                                              8
#define SEL_SPIMAS1_HI                                               8
#define SEL_SPIMAS1_SZ                                               1

#define SEL_SPIMAS2_MSK                                              0x00000200
#define SEL_SPIMAS2_I_MSK                                            0xfffffdff
#define SEL_SPIMAS2_SFT                                              9
#define SEL_SPIMAS2_HI                                               9
#define SEL_SPIMAS2_SZ                                               1

#define SEL_SPIMAS2_CSN_MSK                                          0x00000400
#define SEL_SPIMAS2_CSN_I_MSK                                        0xfffffbff
#define SEL_SPIMAS2_CSN_SFT                                          10
#define SEL_SPIMAS2_CSN_HI                                           10
#define SEL_SPIMAS2_CSN_SZ                                           1

#define SEL_SPIMAS2_CSN_II_MSK                                       0x00000800
#define SEL_SPIMAS2_CSN_II_I_MSK                                     0xfffff7ff
#define SEL_SPIMAS2_CSN_II_SFT                                       11
#define SEL_SPIMAS2_CSN_II_HI                                        11
#define SEL_SPIMAS2_CSN_II_SZ                                        1

#define SEL_SPISLV0_MSK                                              0x00001000
#define SEL_SPISLV0_I_MSK                                            0xffffefff
#define SEL_SPISLV0_SFT                                              12
#define SEL_SPISLV0_HI                                               12
#define SEL_SPISLV0_SZ                                               1

#define SEL_SPISLV0_CSN_MSK                                          0x00002000
#define SEL_SPISLV0_CSN_I_MSK                                        0xffffdfff
#define SEL_SPISLV0_CSN_SFT                                          13
#define SEL_SPISLV0_CSN_HI                                           13
#define SEL_SPISLV0_CSN_SZ                                           1

#define SEL_SPISLV0_CSN_II_MSK                                       0x00004000
#define SEL_SPISLV0_CSN_II_I_MSK                                     0xffffbfff
#define SEL_SPISLV0_CSN_II_SFT                                       14
#define SEL_SPISLV0_CSN_II_HI                                        14
#define SEL_SPISLV0_CSN_II_SZ                                        1

#define SEL_SPISLV1_MSK                                              0x00008000
#define SEL_SPISLV1_I_MSK                                            0xffff7fff
#define SEL_SPISLV1_SFT                                              15
#define SEL_SPISLV1_HI                                               15
#define SEL_SPISLV1_SZ                                               1

#define SEL_PSRAM_CSN_MSK                                            0x00010000
#define SEL_PSRAM_CSN_I_MSK                                          0xfffeffff
#define SEL_PSRAM_CSN_SFT                                            16
#define SEL_PSRAM_CSN_HI                                             16
#define SEL_PSRAM_CSN_SZ                                             1

#define SEL_FLASH_MSK                                                0x00020000
#define SEL_FLASH_I_MSK                                              0xfffdffff
#define SEL_FLASH_SFT                                                17
#define SEL_FLASH_HI                                                 17
#define SEL_FLASH_SZ                                                 1

#define SEL_SDIO_IOT_MSK                                             0x00040000
#define SEL_SDIO_IOT_I_MSK                                           0xfffbffff
#define SEL_SDIO_IOT_SFT                                             18
#define SEL_SDIO_IOT_HI                                              18
#define SEL_SDIO_IOT_SZ                                              1

#define SEL_SPIDATA_IOT_MSK                                          0x00080000
#define SEL_SPIDATA_IOT_I_MSK                                        0xfff7ffff
#define SEL_SPIDATA_IOT_SFT                                          19
#define SEL_SPIDATA_IOT_HI                                           19
#define SEL_SPIDATA_IOT_SZ                                           1

#define SPI_RAW_DATA_MSK                                             0x00100000
#define SPI_RAW_DATA_I_MSK                                           0xffefffff
#define SPI_RAW_DATA_SFT                                             20
#define SPI_RAW_DATA_HI                                              20
#define SPI_RAW_DATA_SZ                                              1

#define SEL_GPO_INT_31_0_MSK                                         0xffffffff
#define SEL_GPO_INT_31_0_I_MSK                                       0x00000000
#define SEL_GPO_INT_31_0_SFT                                         0
#define SEL_GPO_INT_31_0_HI                                          31
#define SEL_GPO_INT_31_0_SZ                                          32

#define SEL_GPO_INT_37_32_MSK                                        0x0000003f
#define SEL_GPO_INT_37_32_I_MSK                                      0xffffffc0
#define SEL_GPO_INT_37_32_SFT                                        0
#define SEL_GPO_INT_37_32_HI                                         5
#define SEL_GPO_INT_37_32_SZ                                         6

#define SEL_GPO_INT1_31_0_MSK                                        0xffffffff
#define SEL_GPO_INT1_31_0_I_MSK                                      0x00000000
#define SEL_GPO_INT1_31_0_SFT                                        0
#define SEL_GPO_INT1_31_0_HI                                         31
#define SEL_GPO_INT1_31_0_SZ                                         32

#define SEL_GPO_INT1_37_32_MSK                                       0x0000003f
#define SEL_GPO_INT1_37_32_I_MSK                                     0xffffffc0
#define SEL_GPO_INT1_37_32_SFT                                       0
#define SEL_GPO_INT1_37_32_HI                                        5
#define SEL_GPO_INT1_37_32_SZ                                        6

#define ROM_START_INDEX_MSK                                          0x0000000f
#define ROM_START_INDEX_I_MSK                                        0xfffffff0
#define ROM_START_INDEX_SFT                                          0
#define ROM_START_INDEX_HI                                           3
#define ROM_START_INDEX_SZ                                           4

#define ROM_END_INDEX_MSK                                            0x00000f00
#define ROM_END_INDEX_I_MSK                                          0xfffff0ff
#define ROM_END_INDEX_SFT                                            8
#define ROM_END_INDEX_HI                                             11
#define ROM_END_INDEX_SZ                                             4

#define ROMCRC32_GOLDEN_MSK                                          0xffffffff
#define ROMCRC32_GOLDEN_I_MSK                                        0x00000000
#define ROMCRC32_GOLDEN_SFT                                          0
#define ROMCRC32_GOLDEN_HI                                           31
#define ROMCRC32_GOLDEN_SZ                                           32

#define ROMCRC32_RESULT_MSK                                          0xffffffff
#define ROMCRC32_RESULT_I_MSK                                        0x00000000
#define ROMCRC32_RESULT_SFT                                          0
#define ROMCRC32_RESULT_HI                                           31
#define ROMCRC32_RESULT_SZ                                           32

#define SEL_MEM_BIST_MSK                                             0x00000001
#define SEL_MEM_BIST_I_MSK                                           0xfffffffe
#define SEL_MEM_BIST_SFT                                             0
#define SEL_MEM_BIST_HI                                              0
#define SEL_MEM_BIST_SZ                                              1

#define GPIO_23_DS5V_MSK                                             0x00000001
#define GPIO_23_DS5V_I_MSK                                           0xfffffffe
#define GPIO_23_DS5V_SFT                                             0
#define GPIO_23_DS5V_HI                                              0
#define GPIO_23_DS5V_SZ                                              1

#define GPIO_24_DS5V_MSK                                             0x00000002
#define GPIO_24_DS5V_I_MSK                                           0xfffffffd
#define GPIO_24_DS5V_SFT                                             1
#define GPIO_24_DS5V_HI                                              1
#define GPIO_24_DS5V_SZ                                              1

#define SEL_DEBUG_MSK                                                0x00000001
#define SEL_DEBUG_I_MSK                                              0xfffffffe
#define SEL_DEBUG_SFT                                                0
#define SEL_DEBUG_HI                                                 0
#define SEL_DEBUG_SZ                                                 1

#define SEL_DTIM_MSK                                                 0x00000002
#define SEL_DTIM_I_MSK                                               0xfffffffd
#define SEL_DTIM_SFT                                                 1
#define SEL_DTIM_HI                                                  1
#define SEL_DTIM_SZ                                                  1

#define SEL_MAC_IFS_MSK                                              0x00000004
#define SEL_MAC_IFS_I_MSK                                            0xfffffffb
#define SEL_MAC_IFS_SFT                                              2
#define SEL_MAC_IFS_HI                                               2
#define SEL_MAC_IFS_SZ                                               1

#define SEL_RF_MSK                                                   0x00000008
#define SEL_RF_I_MSK                                                 0xfffffff7
#define SEL_RF_SFT                                                   3
#define SEL_RF_HI                                                    3
#define SEL_RF_SZ                                                    1

#define SEL_RTC_RC32K_EXT_MSK                                        0x00000010
#define SEL_RTC_RC32K_EXT_I_MSK                                      0xffffffef
#define SEL_RTC_RC32K_EXT_SFT                                        4
#define SEL_RTC_RC32K_EXT_HI                                         4
#define SEL_RTC_RC32K_EXT_SZ                                         1

#define SEL_DBGI2C_SLV_MSK                                           0x00000020
#define SEL_DBGI2C_SLV_I_MSK                                         0xffffffdf
#define SEL_DBGI2C_SLV_SFT                                           5
#define SEL_DBGI2C_SLV_HI                                            5
#define SEL_DBGI2C_SLV_SZ                                            1

#define SEL_DBGSPI_SLV_MSK                                           0x00000080
#define SEL_DBGSPI_SLV_I_MSK                                         0xffffff7f
#define SEL_DBGSPI_SLV_SFT                                           7
#define SEL_DBGSPI_SLV_HI                                            7
#define SEL_DBGSPI_SLV_SZ                                            1

#define SEL_DBGSPI_SLV_MISO_MSK                                      0x00000100
#define SEL_DBGSPI_SLV_MISO_I_MSK                                    0xfffffeff
#define SEL_DBGSPI_SLV_MISO_SFT                                      8
#define SEL_DBGSPI_SLV_MISO_HI                                       8
#define SEL_DBGSPI_SLV_MISO_SZ                                       1

#define SEL_DBGSPI_SLV_MISO_II_MSK                                   0x00000200
#define SEL_DBGSPI_SLV_MISO_II_I_MSK                                 0xfffffdff
#define SEL_DBGSPI_SLV_MISO_II_SFT                                   9
#define SEL_DBGSPI_SLV_MISO_II_HI                                    9
#define SEL_DBGSPI_SLV_MISO_II_SZ                                    1

#define GPIO_00_IO_PP_MODE_MSK                                       0x00000001
#define GPIO_00_IO_PP_MODE_I_MSK                                     0xfffffffe
#define GPIO_00_IO_PP_MODE_SFT                                       0
#define GPIO_00_IO_PP_MODE_HI                                        0
#define GPIO_00_IO_PP_MODE_SZ                                        1

#define GPIO_01_IO_PP_MODE_MSK                                       0x00000002
#define GPIO_01_IO_PP_MODE_I_MSK                                     0xfffffffd
#define GPIO_01_IO_PP_MODE_SFT                                       1
#define GPIO_01_IO_PP_MODE_HI                                        1
#define GPIO_01_IO_PP_MODE_SZ                                        1

#define GPIO_02_IO_PP_MODE_MSK                                       0x00000004
#define GPIO_02_IO_PP_MODE_I_MSK                                     0xfffffffb
#define GPIO_02_IO_PP_MODE_SFT                                       2
#define GPIO_02_IO_PP_MODE_HI                                        2
#define GPIO_02_IO_PP_MODE_SZ                                        1

#define GPIO_03_IO_PP_MODE_MSK                                       0x00000008
#define GPIO_03_IO_PP_MODE_I_MSK                                     0xfffffff7
#define GPIO_03_IO_PP_MODE_SFT                                       3
#define GPIO_03_IO_PP_MODE_HI                                        3
#define GPIO_03_IO_PP_MODE_SZ                                        1

#define GPIO_04_IO_PP_MODE_MSK                                       0x00000010
#define GPIO_04_IO_PP_MODE_I_MSK                                     0xffffffef
#define GPIO_04_IO_PP_MODE_SFT                                       4
#define GPIO_04_IO_PP_MODE_HI                                        4
#define GPIO_04_IO_PP_MODE_SZ                                        1

#define GPIO_05_IO_PP_MODE_MSK                                       0x00000020
#define GPIO_05_IO_PP_MODE_I_MSK                                     0xffffffdf
#define GPIO_05_IO_PP_MODE_SFT                                       5
#define GPIO_05_IO_PP_MODE_HI                                        5
#define GPIO_05_IO_PP_MODE_SZ                                        1

#define GPIO_06_IO_PP_MODE_MSK                                       0x00000040
#define GPIO_06_IO_PP_MODE_I_MSK                                     0xffffffbf
#define GPIO_06_IO_PP_MODE_SFT                                       6
#define GPIO_06_IO_PP_MODE_HI                                        6
#define GPIO_06_IO_PP_MODE_SZ                                        1

#define GPIO_14_IO_PP_MODE_MSK                                       0x00004000
#define GPIO_14_IO_PP_MODE_I_MSK                                     0xffffbfff
#define GPIO_14_IO_PP_MODE_SFT                                       14
#define GPIO_14_IO_PP_MODE_HI                                        14
#define GPIO_14_IO_PP_MODE_SZ                                        1

#define GPIO_15_IO_PP_MODE_MSK                                       0x00008000
#define GPIO_15_IO_PP_MODE_I_MSK                                     0xffff7fff
#define GPIO_15_IO_PP_MODE_SFT                                       15
#define GPIO_15_IO_PP_MODE_HI                                        15
#define GPIO_15_IO_PP_MODE_SZ                                        1

#define GPIO_16_IO_PP_MODE_MSK                                       0x00010000
#define GPIO_16_IO_PP_MODE_I_MSK                                     0xfffeffff
#define GPIO_16_IO_PP_MODE_SFT                                       16
#define GPIO_16_IO_PP_MODE_HI                                        16
#define GPIO_16_IO_PP_MODE_SZ                                        1

#define GPIO_25_IO_PP_MODE_MSK                                       0x02000000
#define GPIO_25_IO_PP_MODE_I_MSK                                     0xfdffffff
#define GPIO_25_IO_PP_MODE_SFT                                       25
#define GPIO_25_IO_PP_MODE_HI                                        25
#define GPIO_25_IO_PP_MODE_SZ                                        1

#define GPIO_26_IO_PP_MODE_MSK                                       0x04000000
#define GPIO_26_IO_PP_MODE_I_MSK                                     0xfbffffff
#define GPIO_26_IO_PP_MODE_SFT                                       26
#define GPIO_26_IO_PP_MODE_HI                                        26
#define GPIO_26_IO_PP_MODE_SZ                                        1

#define GPIO_27_IO_PP_MODE_MSK                                       0x08000000
#define GPIO_27_IO_PP_MODE_I_MSK                                     0xf7ffffff
#define GPIO_27_IO_PP_MODE_SFT                                       27
#define GPIO_27_IO_PP_MODE_HI                                        27
#define GPIO_27_IO_PP_MODE_SZ                                        1

#define GPIO_29_IO_PP_MODE_MSK                                       0x20000000
#define GPIO_29_IO_PP_MODE_I_MSK                                     0xdfffffff
#define GPIO_29_IO_PP_MODE_SFT                                       29
#define GPIO_29_IO_PP_MODE_HI                                        29
#define GPIO_29_IO_PP_MODE_SZ                                        1

#define GPIO_30_IO_PP_MODE_MSK                                       0x40000000
#define GPIO_30_IO_PP_MODE_I_MSK                                     0xbfffffff
#define GPIO_30_IO_PP_MODE_SFT                                       30
#define GPIO_30_IO_PP_MODE_HI                                        30
#define GPIO_30_IO_PP_MODE_SZ                                        1

#define GPIO_31_IO_PP_MODE_MSK                                       0x80000000
#define GPIO_31_IO_PP_MODE_I_MSK                                     0x7fffffff
#define GPIO_31_IO_PP_MODE_SFT                                       31
#define GPIO_31_IO_PP_MODE_HI                                        31
#define GPIO_31_IO_PP_MODE_SZ                                        1

#define GPIO_32_IO_PP_MODE_MSK                                       0x00000001
#define GPIO_32_IO_PP_MODE_I_MSK                                     0xfffffffe
#define GPIO_32_IO_PP_MODE_SFT                                       0
#define GPIO_32_IO_PP_MODE_HI                                        0
#define GPIO_32_IO_PP_MODE_SZ                                        1

#define GPIO_33_IO_PP_MODE_MSK                                       0x00000002
#define GPIO_33_IO_PP_MODE_I_MSK                                     0xfffffffd
#define GPIO_33_IO_PP_MODE_SFT                                       1
#define GPIO_33_IO_PP_MODE_HI                                        1
#define GPIO_33_IO_PP_MODE_SZ                                        1

#define GPIO_35_IO_PP_MODE_MSK                                       0x00000008
#define GPIO_35_IO_PP_MODE_I_MSK                                     0xfffffff7
#define GPIO_35_IO_PP_MODE_SFT                                       3
#define GPIO_35_IO_PP_MODE_HI                                        3
#define GPIO_35_IO_PP_MODE_SZ                                        1

#define GPIO_36_IO_PP_MODE_MSK                                       0x00000010
#define GPIO_36_IO_PP_MODE_I_MSK                                     0xffffffef
#define GPIO_36_IO_PP_MODE_SFT                                       4
#define GPIO_36_IO_PP_MODE_HI                                        4
#define GPIO_36_IO_PP_MODE_SZ                                        1

#define GPIO_37_IO_PP_MODE_MSK                                       0x00000020
#define GPIO_37_IO_PP_MODE_I_MSK                                     0xffffffdf
#define GPIO_37_IO_PP_MODE_SFT                                       5
#define GPIO_37_IO_PP_MODE_HI                                        5
#define GPIO_37_IO_PP_MODE_SZ                                        1

#define I2CS_ADDR_DC_MSK                                             0x00000001
#define I2CS_ADDR_DC_I_MSK                                           0xfffffffe
#define I2CS_ADDR_DC_SFT                                             0
#define I2CS_ADDR_DC_HI                                              0
#define I2CS_ADDR_DC_SZ                                              1

#define I2CS_ADDR_MSK                                                0x000000fe
#define I2CS_ADDR_I_MSK                                              0xffffff01
#define I2CS_ADDR_SFT                                                1
#define I2CS_ADDR_HI                                                 7
#define I2CS_ADDR_SZ                                                 7

#define I2CS_INT_MSK                                                 0x0000001f
#define I2CS_INT_I_MSK                                               0xffffffe0
#define I2CS_INT_SFT                                                 0
#define I2CS_INT_HI                                                  4
#define I2CS_INT_SZ                                                  5

#define I2CS_IDLE_MSK                                                0x00000400
#define I2CS_IDLE_I_MSK                                              0xfffffbff
#define I2CS_IDLE_SFT                                                10
#define I2CS_IDLE_HI                                                 10
#define I2CS_IDLE_SZ                                                 1

#define I2CS_TIME_OUT_CNT_MSK                                        0x0000ffff
#define I2CS_TIME_OUT_CNT_I_MSK                                      0xffff0000
#define I2CS_TIME_OUT_CNT_SFT                                        0
#define I2CS_TIME_OUT_CNT_HI                                         15
#define I2CS_TIME_OUT_CNT_SZ                                         16

#define I2CS_STATE_MSK                                               0x000000ff
#define I2CS_STATE_I_MSK                                             0xffffff00
#define I2CS_STATE_SFT                                               0
#define I2CS_STATE_HI                                                7
#define I2CS_STATE_SZ                                                8

#define I2CS_DATA_CONFIG_MSK                                         0x00000001
#define I2CS_DATA_CONFIG_I_MSK                                       0xfffffffe
#define I2CS_DATA_CONFIG_SFT                                         0
#define I2CS_DATA_CONFIG_HI                                          0
#define I2CS_DATA_CONFIG_SZ                                          1

#define I2CS_HOLD_BUS_EN_MSK                                         0x00000002
#define I2CS_HOLD_BUS_EN_I_MSK                                       0xfffffffd
#define I2CS_HOLD_BUS_EN_SFT                                         1
#define I2CS_HOLD_BUS_EN_HI                                          1
#define I2CS_HOLD_BUS_EN_SZ                                          1

#define SPECIFY_IO_31_0_MSK                                          0xffffffff
#define SPECIFY_IO_31_0_I_MSK                                        0x00000000
#define SPECIFY_IO_31_0_SFT                                          0
#define SPECIFY_IO_31_0_HI                                           31
#define SPECIFY_IO_31_0_SZ                                           32

#define SPECIFY_IO_37_32_MSK                                         0x0000003f
#define SPECIFY_IO_37_32_I_MSK                                       0xffffffc0
#define SPECIFY_IO_37_32_SFT                                         0
#define SPECIFY_IO_37_32_HI                                          5
#define SPECIFY_IO_37_32_SZ                                          6

#define SPECIFY_PWM0_31_0_MSK                                        0xffffffff
#define SPECIFY_PWM0_31_0_I_MSK                                      0x00000000
#define SPECIFY_PWM0_31_0_SFT                                        0
#define SPECIFY_PWM0_31_0_HI                                         31
#define SPECIFY_PWM0_31_0_SZ                                         32

#define SPECIFY_PWM0_37_32_MSK                                       0x0000003f
#define SPECIFY_PWM0_37_32_I_MSK                                     0xffffffc0
#define SPECIFY_PWM0_37_32_SFT                                       0
#define SPECIFY_PWM0_37_32_HI                                        5
#define SPECIFY_PWM0_37_32_SZ                                        6

#define SPECIFY_PWM1_31_0_MSK                                        0xffffffff
#define SPECIFY_PWM1_31_0_I_MSK                                      0x00000000
#define SPECIFY_PWM1_31_0_SFT                                        0
#define SPECIFY_PWM1_31_0_HI                                         31
#define SPECIFY_PWM1_31_0_SZ                                         32

#define SPECIFY_PWM1_37_32_MSK                                       0x0000003f
#define SPECIFY_PWM1_37_32_I_MSK                                     0xffffffc0
#define SPECIFY_PWM1_37_32_SFT                                       0
#define SPECIFY_PWM1_37_32_HI                                        5
#define SPECIFY_PWM1_37_32_SZ                                        6

#define SPECIFY_PWM2_31_0_MSK                                        0xffffffff
#define SPECIFY_PWM2_31_0_I_MSK                                      0x00000000
#define SPECIFY_PWM2_31_0_SFT                                        0
#define SPECIFY_PWM2_31_0_HI                                         31
#define SPECIFY_PWM2_31_0_SZ                                         32

#define SPECIFY_PWM2_37_32_MSK                                       0x0000003f
#define SPECIFY_PWM2_37_32_I_MSK                                     0xffffffc0
#define SPECIFY_PWM2_37_32_SFT                                       0
#define SPECIFY_PWM2_37_32_HI                                        5
#define SPECIFY_PWM2_37_32_SZ                                        6

#define SPECIFY_PWM3_31_0_MSK                                        0xffffffff
#define SPECIFY_PWM3_31_0_I_MSK                                      0x00000000
#define SPECIFY_PWM3_31_0_SFT                                        0
#define SPECIFY_PWM3_31_0_HI                                         31
#define SPECIFY_PWM3_31_0_SZ                                         32

#define SPECIFY_PWM3_37_32_MSK                                       0x0000003f
#define SPECIFY_PWM3_37_32_I_MSK                                     0xffffffc0
#define SPECIFY_PWM3_37_32_SFT                                       0
#define SPECIFY_PWM3_37_32_HI                                        5
#define SPECIFY_PWM3_37_32_SZ                                        6

#define SPECIFY_PWM4_31_0_MSK                                        0xffffffff
#define SPECIFY_PWM4_31_0_I_MSK                                      0x00000000
#define SPECIFY_PWM4_31_0_SFT                                        0
#define SPECIFY_PWM4_31_0_HI                                         31
#define SPECIFY_PWM4_31_0_SZ                                         32

#define SPECIFY_PWM4_37_32_MSK                                       0x0000003f
#define SPECIFY_PWM4_37_32_I_MSK                                     0xffffffc0
#define SPECIFY_PWM4_37_32_SFT                                       0
#define SPECIFY_PWM4_37_32_HI                                        5
#define SPECIFY_PWM4_37_32_SZ                                        6

#define SPECIFY_PWM5_31_0_MSK                                        0xffffffff
#define SPECIFY_PWM5_31_0_I_MSK                                      0x00000000
#define SPECIFY_PWM5_31_0_SFT                                        0
#define SPECIFY_PWM5_31_0_HI                                         31
#define SPECIFY_PWM5_31_0_SZ                                         32

#define SPECIFY_PWM5_37_32_MSK                                       0x0000003f
#define SPECIFY_PWM5_37_32_I_MSK                                     0xffffffc0
#define SPECIFY_PWM5_37_32_SFT                                       0
#define SPECIFY_PWM5_37_32_HI                                        5
#define SPECIFY_PWM5_37_32_SZ                                        6

#define SPECIFY_PWM6_31_0_MSK                                        0xffffffff
#define SPECIFY_PWM6_31_0_I_MSK                                      0x00000000
#define SPECIFY_PWM6_31_0_SFT                                        0
#define SPECIFY_PWM6_31_0_HI                                         31
#define SPECIFY_PWM6_31_0_SZ                                         32

#define SPECIFY_PWM6_37_32_MSK                                       0x0000003f
#define SPECIFY_PWM6_37_32_I_MSK                                     0xffffffc0
#define SPECIFY_PWM6_37_32_SFT                                       0
#define SPECIFY_PWM6_37_32_HI                                        5
#define SPECIFY_PWM6_37_32_SZ                                        6

#define SPECIFY_PWM7_31_0_MSK                                        0xffffffff
#define SPECIFY_PWM7_31_0_I_MSK                                      0x00000000
#define SPECIFY_PWM7_31_0_SFT                                        0
#define SPECIFY_PWM7_31_0_HI                                         31
#define SPECIFY_PWM7_31_0_SZ                                         32

#define SPECIFY_PWM7_37_32_MSK                                       0x0000003f
#define SPECIFY_PWM7_37_32_I_MSK                                     0xffffffc0
#define SPECIFY_PWM7_37_32_SFT                                       0
#define SPECIFY_PWM7_37_32_HI                                        5
#define SPECIFY_PWM7_37_32_SZ                                        6

#define MASK_RX_INT_MSK                                              0x00000001
#define MASK_RX_INT_I_MSK                                            0xfffffffe
#define MASK_RX_INT_SFT                                              0
#define MASK_RX_INT_HI                                               0
#define MASK_RX_INT_SZ                                               1

#define EDCA4_LOW_THR_INT_MASK_MSK                                   0x00000002
#define EDCA4_LOW_THR_INT_MASK_I_MSK                                 0xfffffffd
#define EDCA4_LOW_THR_INT_MASK_SFT                                   1
#define EDCA4_LOW_THR_INT_MASK_HI                                    1
#define EDCA4_LOW_THR_INT_MASK_SZ                                    1

#define MASK_SOC_SYSTEM_INT_MSK                                      0x00000004
#define MASK_SOC_SYSTEM_INT_I_MSK                                    0xfffffffb
#define MASK_SOC_SYSTEM_INT_SFT                                      2
#define MASK_SOC_SYSTEM_INT_HI                                       2
#define MASK_SOC_SYSTEM_INT_SZ                                       1

#define EDCA0_LOW_THR_INT_MASK_MSK                                   0x00000008
#define EDCA0_LOW_THR_INT_MASK_I_MSK                                 0xfffffff7
#define EDCA0_LOW_THR_INT_MASK_SFT                                   3
#define EDCA0_LOW_THR_INT_MASK_HI                                    3
#define EDCA0_LOW_THR_INT_MASK_SZ                                    1

#define EDCA1_LOW_THR_INT_MASK_MSK                                   0x00000010
#define EDCA1_LOW_THR_INT_MASK_I_MSK                                 0xffffffef
#define EDCA1_LOW_THR_INT_MASK_SFT                                   4
#define EDCA1_LOW_THR_INT_MASK_HI                                    4
#define EDCA1_LOW_THR_INT_MASK_SZ                                    1

#define EDCA2_LOW_THR_INT_MASK_MSK                                   0x00000020
#define EDCA2_LOW_THR_INT_MASK_I_MSK                                 0xffffffdf
#define EDCA2_LOW_THR_INT_MASK_SFT                                   5
#define EDCA2_LOW_THR_INT_MASK_HI                                    5
#define EDCA2_LOW_THR_INT_MASK_SZ                                    1

#define EDCA3_LOW_THR_INT_MASK_MSK                                   0x00000040
#define EDCA3_LOW_THR_INT_MASK_I_MSK                                 0xffffffbf
#define EDCA3_LOW_THR_INT_MASK_SFT                                   6
#define EDCA3_LOW_THR_INT_MASK_HI                                    6
#define EDCA3_LOW_THR_INT_MASK_SZ                                    1

#define TX_LIMIT_INT_MASK_MSK                                        0x00000080
#define TX_LIMIT_INT_MASK_I_MSK                                      0xffffff7f
#define TX_LIMIT_INT_MASK_SFT                                        7
#define TX_LIMIT_INT_MASK_HI                                         7
#define TX_LIMIT_INT_MASK_SZ                                         1

#define RX_INT_MSK                                                   0x00000001
#define RX_INT_I_MSK                                                 0xfffffffe
#define RX_INT_SFT                                                   0
#define RX_INT_HI                                                    0
#define RX_INT_SZ                                                    1

#define EDCA4_LOW_THR_INT_STS_MSK                                    0x00000002
#define EDCA4_LOW_THR_INT_STS_I_MSK                                  0xfffffffd
#define EDCA4_LOW_THR_INT_STS_SFT                                    1
#define EDCA4_LOW_THR_INT_STS_HI                                     1
#define EDCA4_LOW_THR_INT_STS_SZ                                     1

#define SOC_SYSTEM_INT_STATUS_MSK                                    0x00000004
#define SOC_SYSTEM_INT_STATUS_I_MSK                                  0xfffffffb
#define SOC_SYSTEM_INT_STATUS_SFT                                    2
#define SOC_SYSTEM_INT_STATUS_HI                                     2
#define SOC_SYSTEM_INT_STATUS_SZ                                     1

#define EDCA0_LOW_THR_INT_STS_MSK                                    0x00000008
#define EDCA0_LOW_THR_INT_STS_I_MSK                                  0xfffffff7
#define EDCA0_LOW_THR_INT_STS_SFT                                    3
#define EDCA0_LOW_THR_INT_STS_HI                                     3
#define EDCA0_LOW_THR_INT_STS_SZ                                     1

#define EDCA1_LOW_THR_INT_STS_MSK                                    0x00000010
#define EDCA1_LOW_THR_INT_STS_I_MSK                                  0xffffffef
#define EDCA1_LOW_THR_INT_STS_SFT                                    4
#define EDCA1_LOW_THR_INT_STS_HI                                     4
#define EDCA1_LOW_THR_INT_STS_SZ                                     1

#define EDCA2_LOW_THR_INT_STS_MSK                                    0x00000020
#define EDCA2_LOW_THR_INT_STS_I_MSK                                  0xffffffdf
#define EDCA2_LOW_THR_INT_STS_SFT                                    5
#define EDCA2_LOW_THR_INT_STS_HI                                     5
#define EDCA2_LOW_THR_INT_STS_SZ                                     1

#define EDCA3_LOW_THR_INT_STS_MSK                                    0x00000040
#define EDCA3_LOW_THR_INT_STS_I_MSK                                  0xffffffbf
#define EDCA3_LOW_THR_INT_STS_SFT                                    6
#define EDCA3_LOW_THR_INT_STS_HI                                     6
#define EDCA3_LOW_THR_INT_STS_SZ                                     1

#define TX_LIMIT_INT_STS_MSK                                         0x00000080
#define TX_LIMIT_INT_STS_I_MSK                                       0xffffff7f
#define TX_LIMIT_INT_STS_SFT                                         7
#define TX_LIMIT_INT_STS_HI                                          7
#define TX_LIMIT_INT_STS_SZ                                          1

#define HOST_TRIGGERED_RX_INT_MSK                                    0x00000100
#define HOST_TRIGGERED_RX_INT_I_MSK                                  0xfffffeff
#define HOST_TRIGGERED_RX_INT_SFT                                    8
#define HOST_TRIGGERED_RX_INT_HI                                     8
#define HOST_TRIGGERED_RX_INT_SZ                                     1

#define HOST_TRIGGERED_TX_INT_MSK                                    0x00000200
#define HOST_TRIGGERED_TX_INT_I_MSK                                  0xfffffdff
#define HOST_TRIGGERED_TX_INT_SFT                                    9
#define HOST_TRIGGERED_TX_INT_HI                                     9
#define HOST_TRIGGERED_TX_INT_SZ                                     1

#define SOC_TRIGGER_RX_INT_MSK                                       0x00000400
#define SOC_TRIGGER_RX_INT_I_MSK                                     0xfffffbff
#define SOC_TRIGGER_RX_INT_SFT                                       10
#define SOC_TRIGGER_RX_INT_HI                                        10
#define SOC_TRIGGER_RX_INT_SZ                                        1

#define SOC_TRIGGER_TX_INT_MSK                                       0x00000800
#define SOC_TRIGGER_TX_INT_I_MSK                                     0xfffff7ff
#define SOC_TRIGGER_TX_INT_SFT                                       11
#define SOC_TRIGGER_TX_INT_HI                                        11
#define SOC_TRIGGER_TX_INT_SZ                                        1

#define RDY_FOR_TX_RX_MSK                                            0x00000001
#define RDY_FOR_TX_RX_I_MSK                                          0xfffffffe
#define RDY_FOR_TX_RX_SFT                                            0
#define RDY_FOR_TX_RX_HI                                             0
#define RDY_FOR_TX_RX_SZ                                             1

#define RDY_FOR_FW_DOWNLOAD_MSK                                      0x00000002
#define RDY_FOR_FW_DOWNLOAD_I_MSK                                    0xfffffffd
#define RDY_FOR_FW_DOWNLOAD_SFT                                      1
#define RDY_FOR_FW_DOWNLOAD_HI                                       1
#define RDY_FOR_FW_DOWNLOAD_SZ                                       1

#define ILLEGAL_CMD_RESP_OPTION_MSK                                  0x00000004
#define ILLEGAL_CMD_RESP_OPTION_I_MSK                                0xfffffffb
#define ILLEGAL_CMD_RESP_OPTION_SFT                                  2
#define ILLEGAL_CMD_RESP_OPTION_HI                                   2
#define ILLEGAL_CMD_RESP_OPTION_SZ                                   1

#define SDIO_TRX_DATA_SEQUENCE_MSK                                   0x00000008
#define SDIO_TRX_DATA_SEQUENCE_I_MSK                                 0xfffffff7
#define SDIO_TRX_DATA_SEQUENCE_SFT                                   3
#define SDIO_TRX_DATA_SEQUENCE_HI                                    3
#define SDIO_TRX_DATA_SEQUENCE_SZ                                    1

#define GPIO_INT_TRIGGER_OPTION_MSK                                  0x00000010
#define GPIO_INT_TRIGGER_OPTION_I_MSK                                0xffffffef
#define GPIO_INT_TRIGGER_OPTION_SFT                                  4
#define GPIO_INT_TRIGGER_OPTION_HI                                   4
#define GPIO_INT_TRIGGER_OPTION_SZ                                   1

#define TRIGGER_FUNCTION_SETTING_MSK                                 0x00000060
#define TRIGGER_FUNCTION_SETTING_I_MSK                               0xffffff9f
#define TRIGGER_FUNCTION_SETTING_SFT                                 5
#define TRIGGER_FUNCTION_SETTING_HI                                  6
#define TRIGGER_FUNCTION_SETTING_SZ                                  2

#define CMD52_ABORT_RESPONSE_MSK                                     0x00000080
#define CMD52_ABORT_RESPONSE_I_MSK                                   0xffffff7f
#define CMD52_ABORT_RESPONSE_SFT                                     7
#define CMD52_ABORT_RESPONSE_HI                                      7
#define CMD52_ABORT_RESPONSE_SZ                                      1

#define CARD_RCA_REG_MSK                                             0x0000ffff
#define CARD_RCA_REG_I_MSK                                           0xffff0000
#define CARD_RCA_REG_SFT                                             0
#define CARD_RCA_REG_HI                                              15
#define CARD_RCA_REG_SZ                                              16

#define IO_REG_PORT_DLY_RESP_MSK                                     0x0000000f
#define IO_REG_PORT_DLY_RESP_I_MSK                                   0xfffffff0
#define IO_REG_PORT_DLY_RESP_SFT                                     0
#define IO_REG_PORT_DLY_RESP_HI                                      3
#define IO_REG_PORT_DLY_RESP_SZ                                      4

#define SDIO_CARD_STATUS_REG_MSK                                     0xffffffff
#define SDIO_CARD_STATUS_REG_I_MSK                                   0x00000000
#define SDIO_CARD_STATUS_REG_SFT                                     0
#define SDIO_CARD_STATUS_REG_HI                                      31
#define SDIO_CARD_STATUS_REG_SZ                                      32

#define R5_RESPONSE_FLAG_MSK                                         0x000000ff
#define R5_RESPONSE_FLAG_I_MSK                                       0xffffff00
#define R5_RESPONSE_FLAG_SFT                                         0
#define R5_RESPONSE_FLAG_HI                                          7
#define R5_RESPONSE_FLAG_SZ                                          8

#define MCU_TO_SDIO_INFO_MASK_MSK                                    0x00010000
#define MCU_TO_SDIO_INFO_MASK_I_MSK                                  0xfffeffff
#define MCU_TO_SDIO_INFO_MASK_SFT                                    16
#define MCU_TO_SDIO_INFO_MASK_HI                                     16
#define MCU_TO_SDIO_INFO_MASK_SZ                                     1

#define INT_THROUGH_PIN_MSK                                          0x00020000
#define INT_THROUGH_PIN_I_MSK                                        0xfffdffff
#define INT_THROUGH_PIN_SFT                                          17
#define INT_THROUGH_PIN_HI                                           17
#define INT_THROUGH_PIN_SZ                                           1

#define DIRECT_INT_MUX_MODE_MSK                                      0x00040000
#define DIRECT_INT_MUX_MODE_I_MSK                                    0xfffbffff
#define DIRECT_INT_MUX_MODE_SFT                                      18
#define DIRECT_INT_MUX_MODE_HI                                       18
#define DIRECT_INT_MUX_MODE_SZ                                       1

#define SD_CMD_IN_DLY_SEL_MSK                                        0x00000007
#define SD_CMD_IN_DLY_SEL_I_MSK                                      0xfffffff8
#define SD_CMD_IN_DLY_SEL_SFT                                        0
#define SD_CMD_IN_DLY_SEL_HI                                         2
#define SD_CMD_IN_DLY_SEL_SZ                                         3

#define SD_CMD_OUT_DLY_SEL_MSK                                       0x00000070
#define SD_CMD_OUT_DLY_SEL_I_MSK                                     0xffffff8f
#define SD_CMD_OUT_DLY_SEL_SFT                                       4
#define SD_CMD_OUT_DLY_SEL_HI                                        6
#define SD_CMD_OUT_DLY_SEL_SZ                                        3

#define SD_DAT_3_IN_DLY_SEL_MSK                                      0x00000700
#define SD_DAT_3_IN_DLY_SEL_I_MSK                                    0xfffff8ff
#define SD_DAT_3_IN_DLY_SEL_SFT                                      8
#define SD_DAT_3_IN_DLY_SEL_HI                                       10
#define SD_DAT_3_IN_DLY_SEL_SZ                                       3

#define SD_DAT_3_OUT_DLY_SEL_MSK                                     0x00007000
#define SD_DAT_3_OUT_DLY_SEL_I_MSK                                   0xffff8fff
#define SD_DAT_3_OUT_DLY_SEL_SFT                                     12
#define SD_DAT_3_OUT_DLY_SEL_HI                                      14
#define SD_DAT_3_OUT_DLY_SEL_SZ                                      3

#define SD_DAT_2_IN_DLY_SEL_MSK                                      0x00070000
#define SD_DAT_2_IN_DLY_SEL_I_MSK                                    0xfff8ffff
#define SD_DAT_2_IN_DLY_SEL_SFT                                      16
#define SD_DAT_2_IN_DLY_SEL_HI                                       18
#define SD_DAT_2_IN_DLY_SEL_SZ                                       3

#define SD_DAT_2_OUT_DLY_SEL_MSK                                     0x00700000
#define SD_DAT_2_OUT_DLY_SEL_I_MSK                                   0xff8fffff
#define SD_DAT_2_OUT_DLY_SEL_SFT                                     20
#define SD_DAT_2_OUT_DLY_SEL_HI                                      22
#define SD_DAT_2_OUT_DLY_SEL_SZ                                      3

#define SD_DAT_1_IN_DLY_SEL_MSK                                      0x07000000
#define SD_DAT_1_IN_DLY_SEL_I_MSK                                    0xf8ffffff
#define SD_DAT_1_IN_DLY_SEL_SFT                                      24
#define SD_DAT_1_IN_DLY_SEL_HI                                       26
#define SD_DAT_1_IN_DLY_SEL_SZ                                       3

#define SD_DAT_1_OUT_DLY_SEL_MSK                                     0x70000000
#define SD_DAT_1_OUT_DLY_SEL_I_MSK                                   0x8fffffff
#define SD_DAT_1_OUT_DLY_SEL_SFT                                     28
#define SD_DAT_1_OUT_DLY_SEL_HI                                      30
#define SD_DAT_1_OUT_DLY_SEL_SZ                                      3

#define SD_DAT_0_IN_DLY_SEL_MSK                                      0x00000007
#define SD_DAT_0_IN_DLY_SEL_I_MSK                                    0xfffffff8
#define SD_DAT_0_IN_DLY_SEL_SFT                                      0
#define SD_DAT_0_IN_DLY_SEL_HI                                       2
#define SD_DAT_0_IN_DLY_SEL_SZ                                       3

#define SD_DAT_0_OUT_DLY_SEL_MSK                                     0x00000070
#define SD_DAT_0_OUT_DLY_SEL_I_MSK                                   0xffffff8f
#define SD_DAT_0_OUT_DLY_SEL_SFT                                     4
#define SD_DAT_0_OUT_DLY_SEL_HI                                      6
#define SD_DAT_0_OUT_DLY_SEL_SZ                                      3

#define FN1_DMA_START_ADDR_REG_MSK                                   0xffffffff
#define FN1_DMA_START_ADDR_REG_I_MSK                                 0x00000000
#define FN1_DMA_START_ADDR_REG_SFT                                   0
#define FN1_DMA_START_ADDR_REG_HI                                    31
#define FN1_DMA_START_ADDR_REG_SZ                                    32

#define SDIO_TO_MCU_INFO_MSK                                         0x000000ff
#define SDIO_TO_MCU_INFO_I_MSK                                       0xffffff00
#define SDIO_TO_MCU_INFO_SFT                                         0
#define SDIO_TO_MCU_INFO_HI                                          7
#define SDIO_TO_MCU_INFO_SZ                                          8

#define SDIO_PARTIAL_RESET_MSK                                       0x00000100
#define SDIO_PARTIAL_RESET_I_MSK                                     0xfffffeff
#define SDIO_PARTIAL_RESET_SFT                                       8
#define SDIO_PARTIAL_RESET_HI                                        8
#define SDIO_PARTIAL_RESET_SZ                                        1

#define SDIO_ALL_RESET_MSK                                           0x00000200
#define SDIO_ALL_RESET_I_MSK                                         0xfffffdff
#define SDIO_ALL_RESET_SFT                                           9
#define SDIO_ALL_RESET_HI                                            9
#define SDIO_ALL_RESET_SZ                                            1

#define PERI_MAC_ALL_RESET_MSK                                       0x00000400
#define PERI_MAC_ALL_RESET_I_MSK                                     0xfffffbff
#define PERI_MAC_ALL_RESET_SFT                                       10
#define PERI_MAC_ALL_RESET_HI                                        10
#define PERI_MAC_ALL_RESET_SZ                                        1

#define MAC_ALL_RESET_MSK                                            0x00000800
#define MAC_ALL_RESET_I_MSK                                          0xfffff7ff
#define MAC_ALL_RESET_SFT                                            11
#define MAC_ALL_RESET_HI                                             11
#define MAC_ALL_RESET_SZ                                             1

#define AHB_BRIDGE_RESET_MSK                                         0x00001000
#define AHB_BRIDGE_RESET_I_MSK                                       0xffffefff
#define AHB_BRIDGE_RESET_SFT                                         12
#define AHB_BRIDGE_RESET_HI                                          12
#define AHB_BRIDGE_RESET_SZ                                          1

#define PMU_WAKE_INT_MSK                                             0x00400000
#define PMU_WAKE_INT_I_MSK                                           0xffbfffff
#define PMU_WAKE_INT_SFT                                             22
#define PMU_WAKE_INT_HI                                              22
#define PMU_WAKE_INT_SZ                                              1

#define PMU_WAKE_REG_MSK                                             0x01000000
#define PMU_WAKE_REG_I_MSK                                           0xfeffffff
#define PMU_WAKE_REG_SFT                                             24
#define PMU_WAKE_REG_HI                                              24
#define PMU_WAKE_REG_SZ                                              1

#define MCU_TO_SDIO_INFO_MSK                                         0x000000ff
#define MCU_TO_SDIO_INFO_I_MSK                                       0xffffff00
#define MCU_TO_SDIO_INFO_SFT                                         0
#define MCU_TO_SDIO_INFO_HI                                          7
#define MCU_TO_SDIO_INFO_SZ                                          8

#define RAW_IDLE_MSK                                                 0x00000100
#define RAW_IDLE_I_MSK                                               0xfffffeff
#define RAW_IDLE_SFT                                                 8
#define RAW_IDLE_HI                                                  8
#define RAW_IDLE_SZ                                                  1

#define PEDGE_MODE_MSK                                               0x00000200
#define PEDGE_MODE_I_MSK                                             0xfffffdff
#define PEDGE_MODE_SFT                                               9
#define PEDGE_MODE_HI                                                9
#define PEDGE_MODE_SZ                                                1

#define RAW_CLEAR_MSK                                                0x00000400
#define RAW_CLEAR_I_MSK                                              0xfffffbff
#define RAW_CLEAR_SFT                                                10
#define RAW_CLEAR_HI                                                 10
#define RAW_CLEAR_SZ                                                 1

#define RAW_STATE_MSK                                                0x00001800
#define RAW_STATE_I_MSK                                              0xffffe7ff
#define RAW_STATE_SFT                                                11
#define RAW_STATE_HI                                                 12
#define RAW_STATE_SZ                                                 2

#define FN1_DMA_RD_START_ADDR_REG_MSK                                0xffffffff
#define FN1_DMA_RD_START_ADDR_REG_I_MSK                              0x00000000
#define FN1_DMA_RD_START_ADDR_REG_SFT                                0
#define FN1_DMA_RD_START_ADDR_REG_HI                                 31
#define FN1_DMA_RD_START_ADDR_REG_SZ                                 32

#define IO_REG_RIA_RD_BASE_ADDR_MSK                                  0x000fffff
#define IO_REG_RIA_RD_BASE_ADDR_I_MSK                                0xfff00000
#define IO_REG_RIA_RD_BASE_ADDR_SFT                                  0
#define IO_REG_RIA_RD_BASE_ADDR_HI                                   19
#define IO_REG_RIA_RD_BASE_ADDR_SZ                                   20

#define CCCR_00H_REG_MSK                                             0x000000ff
#define CCCR_00H_REG_I_MSK                                           0xffffff00
#define CCCR_00H_REG_SFT                                             0
#define CCCR_00H_REG_HI                                              7
#define CCCR_00H_REG_SZ                                              8

#define CCCR_02H_REG_MSK                                             0x00ff0000
#define CCCR_02H_REG_I_MSK                                           0xff00ffff
#define CCCR_02H_REG_SFT                                             16
#define CCCR_02H_REG_HI                                              23
#define CCCR_02H_REG_SZ                                              8

#define CCCR_03H_REG_MSK                                             0xff000000
#define CCCR_03H_REG_I_MSK                                           0x00ffffff
#define CCCR_03H_REG_SFT                                             24
#define CCCR_03H_REG_HI                                              31
#define CCCR_03H_REG_SZ                                              8

#define CCCR_04H_REG_MSK                                             0x000000ff
#define CCCR_04H_REG_I_MSK                                           0xffffff00
#define CCCR_04H_REG_SFT                                             0
#define CCCR_04H_REG_HI                                              7
#define CCCR_04H_REG_SZ                                              8

#define CCCR_05H_REG_MSK                                             0x0000ff00
#define CCCR_05H_REG_I_MSK                                           0xffff00ff
#define CCCR_05H_REG_SFT                                             8
#define CCCR_05H_REG_HI                                              15
#define CCCR_05H_REG_SZ                                              8

#define CCCR_06H_REG_MSK                                             0x000f0000
#define CCCR_06H_REG_I_MSK                                           0xfff0ffff
#define CCCR_06H_REG_SFT                                             16
#define CCCR_06H_REG_HI                                              19
#define CCCR_06H_REG_SZ                                              4

#define CCCR_07H_REG_MSK                                             0xff000000
#define CCCR_07H_REG_I_MSK                                           0x00ffffff
#define CCCR_07H_REG_SFT                                             24
#define CCCR_07H_REG_HI                                              31
#define CCCR_07H_REG_SZ                                              8

#define SUPPORT_DIRECT_COMMAND_SDIO_MSK                              0x00000001
#define SUPPORT_DIRECT_COMMAND_SDIO_I_MSK                            0xfffffffe
#define SUPPORT_DIRECT_COMMAND_SDIO_SFT                              0
#define SUPPORT_DIRECT_COMMAND_SDIO_HI                               0
#define SUPPORT_DIRECT_COMMAND_SDIO_SZ                               1

#define SUPPORT_MULTIPLE_BLOCK_TRANSFER_MSK                          0x00000002
#define SUPPORT_MULTIPLE_BLOCK_TRANSFER_I_MSK                        0xfffffffd
#define SUPPORT_MULTIPLE_BLOCK_TRANSFER_SFT                          1
#define SUPPORT_MULTIPLE_BLOCK_TRANSFER_HI                           1
#define SUPPORT_MULTIPLE_BLOCK_TRANSFER_SZ                           1

#define SUPPORT_READ_WAIT_MSK                                        0x00000004
#define SUPPORT_READ_WAIT_I_MSK                                      0xfffffffb
#define SUPPORT_READ_WAIT_SFT                                        2
#define SUPPORT_READ_WAIT_HI                                         2
#define SUPPORT_READ_WAIT_SZ                                         1

#define SUPPORT_BUS_CONTROL_MSK                                      0x00000008
#define SUPPORT_BUS_CONTROL_I_MSK                                    0xfffffff7
#define SUPPORT_BUS_CONTROL_SFT                                      3
#define SUPPORT_BUS_CONTROL_HI                                       3
#define SUPPORT_BUS_CONTROL_SZ                                       1

#define SUPPORT_BLOCK_GAP_INTERRUPT_MSK                              0x00000010
#define SUPPORT_BLOCK_GAP_INTERRUPT_I_MSK                            0xffffffef
#define SUPPORT_BLOCK_GAP_INTERRUPT_SFT                              4
#define SUPPORT_BLOCK_GAP_INTERRUPT_HI                               4
#define SUPPORT_BLOCK_GAP_INTERRUPT_SZ                               1

#define ENABLE_BLOCK_GAP_INTERRUPT_MSK                               0x00000020
#define ENABLE_BLOCK_GAP_INTERRUPT_I_MSK                             0xffffffdf
#define ENABLE_BLOCK_GAP_INTERRUPT_SFT                               5
#define ENABLE_BLOCK_GAP_INTERRUPT_HI                                5
#define ENABLE_BLOCK_GAP_INTERRUPT_SZ                                1

#define LOW_SPEED_CARD_MSK                                           0x00000040
#define LOW_SPEED_CARD_I_MSK                                         0xffffffbf
#define LOW_SPEED_CARD_SFT                                           6
#define LOW_SPEED_CARD_HI                                            6
#define LOW_SPEED_CARD_SZ                                            1

#define LOW_SPEED_CARD_4BIT_MSK                                      0x00000080
#define LOW_SPEED_CARD_4BIT_I_MSK                                    0xffffff7f
#define LOW_SPEED_CARD_4BIT_SFT                                      7
#define LOW_SPEED_CARD_4BIT_HI                                       7
#define LOW_SPEED_CARD_4BIT_SZ                                       1

#define COMMON_CIS_PONTER_MSK                                        0x01ffff00
#define COMMON_CIS_PONTER_I_MSK                                      0xfe0000ff
#define COMMON_CIS_PONTER_SFT                                        8
#define COMMON_CIS_PONTER_HI                                         24
#define COMMON_CIS_PONTER_SZ                                         17

#define SD_SSDR50_MSK                                                0x01000000
#define SD_SSDR50_I_MSK                                              0xfeffffff
#define SD_SSDR50_SFT                                                24
#define SD_SSDR50_HI                                                 24
#define SD_SSDR50_SZ                                                 1

#define SD_SSDR104_MSK                                               0x02000000
#define SD_SSDR104_I_MSK                                             0xfdffffff
#define SD_SSDR104_SFT                                               25
#define SD_SSDR104_HI                                                25
#define SD_SSDR104_SZ                                                1

#define SUPPORT_HIGH_SPEED_MSK                                       0x01000000
#define SUPPORT_HIGH_SPEED_I_MSK                                     0xfeffffff
#define SUPPORT_HIGH_SPEED_SFT                                       24
#define SUPPORT_HIGH_SPEED_HI                                        24
#define SUPPORT_HIGH_SPEED_SZ                                        1

#define BSS_MSK                                                      0x0e000000
#define BSS_I_MSK                                                    0xf1ffffff
#define BSS_SFT                                                      25
#define BSS_HI                                                       27
#define BSS_SZ                                                       3

#define FBR_100H_REG_MSK                                             0x0000000f
#define FBR_100H_REG_I_MSK                                           0xfffffff0
#define FBR_100H_REG_SFT                                             0
#define FBR_100H_REG_HI                                              3
#define FBR_100H_REG_SZ                                              4

#define CSASUPPORT_MSK                                               0x00000040
#define CSASUPPORT_I_MSK                                             0xffffffbf
#define CSASUPPORT_SFT                                               6
#define CSASUPPORT_HI                                                6
#define CSASUPPORT_SZ                                                1

#define ENABLECSA_MSK                                                0x00000080
#define ENABLECSA_I_MSK                                              0xffffff7f
#define ENABLECSA_SFT                                                7
#define ENABLECSA_HI                                                 7
#define ENABLECSA_SZ                                                 1

#define FBR_101H_REG_MSK                                             0x0000ff00
#define FBR_101H_REG_I_MSK                                           0xffff00ff
#define FBR_101H_REG_SFT                                             8
#define FBR_101H_REG_HI                                              15
#define FBR_101H_REG_SZ                                              8

#define FBR_109H_REG_MSK                                             0x01ffff00
#define FBR_109H_REG_I_MSK                                           0xfe0000ff
#define FBR_109H_REG_SFT                                             8
#define FBR_109H_REG_HI                                              24
#define FBR_109H_REG_SZ                                              17

#define F0_CIS_CONTENT_REG_31_0_MSK                                  0xffffffff
#define F0_CIS_CONTENT_REG_31_0_I_MSK                                0x00000000
#define F0_CIS_CONTENT_REG_31_0_SFT                                  0
#define F0_CIS_CONTENT_REG_31_0_HI                                   31
#define F0_CIS_CONTENT_REG_31_0_SZ                                   32

#define F0_CIS_CONTENT_REG_63_32_MSK                                 0xffffffff
#define F0_CIS_CONTENT_REG_63_32_I_MSK                               0x00000000
#define F0_CIS_CONTENT_REG_63_32_SFT                                 0
#define F0_CIS_CONTENT_REG_63_32_HI                                  31
#define F0_CIS_CONTENT_REG_63_32_SZ                                  32

#define F0_CIS_CONTENT_REG_95_64_MSK                                 0xffffffff
#define F0_CIS_CONTENT_REG_95_64_I_MSK                               0x00000000
#define F0_CIS_CONTENT_REG_95_64_SFT                                 0
#define F0_CIS_CONTENT_REG_95_64_HI                                  31
#define F0_CIS_CONTENT_REG_95_64_SZ                                  32

#define F0_CIS_CONTENT_REG_127_96_MSK                                0xffffffff
#define F0_CIS_CONTENT_REG_127_96_I_MSK                              0x00000000
#define F0_CIS_CONTENT_REG_127_96_SFT                                0
#define F0_CIS_CONTENT_REG_127_96_HI                                 31
#define F0_CIS_CONTENT_REG_127_96_SZ                                 32

#define F0_CIS_CONTENT_REG_159_128_MSK                               0xffffffff
#define F0_CIS_CONTENT_REG_159_128_I_MSK                             0x00000000
#define F0_CIS_CONTENT_REG_159_128_SFT                               0
#define F0_CIS_CONTENT_REG_159_128_HI                                31
#define F0_CIS_CONTENT_REG_159_128_SZ                                32

#define F0_CIS_CONTENT_REG_191_160_MSK                               0xffffffff
#define F0_CIS_CONTENT_REG_191_160_I_MSK                             0x00000000
#define F0_CIS_CONTENT_REG_191_160_SFT                               0
#define F0_CIS_CONTENT_REG_191_160_HI                                31
#define F0_CIS_CONTENT_REG_191_160_SZ                                32

#define F0_CIS_CONTENT_REG_223_192_MSK                               0xffffffff
#define F0_CIS_CONTENT_REG_223_192_I_MSK                             0x00000000
#define F0_CIS_CONTENT_REG_223_192_SFT                               0
#define F0_CIS_CONTENT_REG_223_192_HI                                31
#define F0_CIS_CONTENT_REG_223_192_SZ                                32

#define F0_CIS_CONTENT_REG_255_224_MSK                               0xffffffff
#define F0_CIS_CONTENT_REG_255_224_I_MSK                             0x00000000
#define F0_CIS_CONTENT_REG_255_224_SFT                               0
#define F0_CIS_CONTENT_REG_255_224_HI                                31
#define F0_CIS_CONTENT_REG_255_224_SZ                                32

#define F0_CIS_CONTENT_REG_287_256_MSK                               0xffffffff
#define F0_CIS_CONTENT_REG_287_256_I_MSK                             0x00000000
#define F0_CIS_CONTENT_REG_287_256_SFT                               0
#define F0_CIS_CONTENT_REG_287_256_HI                                31
#define F0_CIS_CONTENT_REG_287_256_SZ                                32

#define F0_CIS_CONTENT_REG_319_288_MSK                               0xffffffff
#define F0_CIS_CONTENT_REG_319_288_I_MSK                             0x00000000
#define F0_CIS_CONTENT_REG_319_288_SFT                               0
#define F0_CIS_CONTENT_REG_319_288_HI                                31
#define F0_CIS_CONTENT_REG_319_288_SZ                                32

#define F0_CIS_CONTENT_REG_351_320_MSK                               0xffffffff
#define F0_CIS_CONTENT_REG_351_320_I_MSK                             0x00000000
#define F0_CIS_CONTENT_REG_351_320_SFT                               0
#define F0_CIS_CONTENT_REG_351_320_HI                                31
#define F0_CIS_CONTENT_REG_351_320_SZ                                32

#define F0_CIS_CONTENT_REG_383_352_MSK                               0xffffffff
#define F0_CIS_CONTENT_REG_383_352_I_MSK                             0x00000000
#define F0_CIS_CONTENT_REG_383_352_SFT                               0
#define F0_CIS_CONTENT_REG_383_352_HI                                31
#define F0_CIS_CONTENT_REG_383_352_SZ                                32

#define F0_CIS_CONTENT_REG_415_384_MSK                               0xffffffff
#define F0_CIS_CONTENT_REG_415_384_I_MSK                             0x00000000
#define F0_CIS_CONTENT_REG_415_384_SFT                               0
#define F0_CIS_CONTENT_REG_415_384_HI                                31
#define F0_CIS_CONTENT_REG_415_384_SZ                                32

#define F0_CIS_CONTENT_REG_447_416_MSK                               0xffffffff
#define F0_CIS_CONTENT_REG_447_416_I_MSK                             0x00000000
#define F0_CIS_CONTENT_REG_447_416_SFT                               0
#define F0_CIS_CONTENT_REG_447_416_HI                                31
#define F0_CIS_CONTENT_REG_447_416_SZ                                32

#define F0_CIS_CONTENT_REG_479_448_MSK                               0xffffffff
#define F0_CIS_CONTENT_REG_479_448_I_MSK                             0x00000000
#define F0_CIS_CONTENT_REG_479_448_SFT                               0
#define F0_CIS_CONTENT_REG_479_448_HI                                31
#define F0_CIS_CONTENT_REG_479_448_SZ                                32

#define F0_CIS_CONTENT_REG_511_480_MSK                               0xffffffff
#define F0_CIS_CONTENT_REG_511_480_I_MSK                             0x00000000
#define F0_CIS_CONTENT_REG_511_480_SFT                               0
#define F0_CIS_CONTENT_REG_511_480_HI                                31
#define F0_CIS_CONTENT_REG_511_480_SZ                                32

#define F1_CIS_CONTENT_REG_31_0_MSK                                  0xffffffff
#define F1_CIS_CONTENT_REG_31_0_I_MSK                                0x00000000
#define F1_CIS_CONTENT_REG_31_0_SFT                                  0
#define F1_CIS_CONTENT_REG_31_0_HI                                   31
#define F1_CIS_CONTENT_REG_31_0_SZ                                   32

#define F1_CIS_CONTENT_REG_63_32_MSK                                 0xffffffff
#define F1_CIS_CONTENT_REG_63_32_I_MSK                               0x00000000
#define F1_CIS_CONTENT_REG_63_32_SFT                                 0
#define F1_CIS_CONTENT_REG_63_32_HI                                  31
#define F1_CIS_CONTENT_REG_63_32_SZ                                  32

#define F1_CIS_CONTENT_REG_95_64_MSK                                 0xffffffff
#define F1_CIS_CONTENT_REG_95_64_I_MSK                               0x00000000
#define F1_CIS_CONTENT_REG_95_64_SFT                                 0
#define F1_CIS_CONTENT_REG_95_64_HI                                  31
#define F1_CIS_CONTENT_REG_95_64_SZ                                  32

#define F1_CIS_CONTENT_REG_127_96_MSK                                0xffffffff
#define F1_CIS_CONTENT_REG_127_96_I_MSK                              0x00000000
#define F1_CIS_CONTENT_REG_127_96_SFT                                0
#define F1_CIS_CONTENT_REG_127_96_HI                                 31
#define F1_CIS_CONTENT_REG_127_96_SZ                                 32

#define F1_CIS_CONTENT_REG_159_128_MSK                               0xffffffff
#define F1_CIS_CONTENT_REG_159_128_I_MSK                             0x00000000
#define F1_CIS_CONTENT_REG_159_128_SFT                               0
#define F1_CIS_CONTENT_REG_159_128_HI                                31
#define F1_CIS_CONTENT_REG_159_128_SZ                                32

#define F1_CIS_CONTENT_REG_191_160_MSK                               0xffffffff
#define F1_CIS_CONTENT_REG_191_160_I_MSK                             0x00000000
#define F1_CIS_CONTENT_REG_191_160_SFT                               0
#define F1_CIS_CONTENT_REG_191_160_HI                                31
#define F1_CIS_CONTENT_REG_191_160_SZ                                32

#define F1_CIS_CONTENT_REG_223_192_MSK                               0xffffffff
#define F1_CIS_CONTENT_REG_223_192_I_MSK                             0x00000000
#define F1_CIS_CONTENT_REG_223_192_SFT                               0
#define F1_CIS_CONTENT_REG_223_192_HI                                31
#define F1_CIS_CONTENT_REG_223_192_SZ                                32

#define F1_CIS_CONTENT_REG_255_224_MSK                               0xffffffff
#define F1_CIS_CONTENT_REG_255_224_I_MSK                             0x00000000
#define F1_CIS_CONTENT_REG_255_224_SFT                               0
#define F1_CIS_CONTENT_REG_255_224_HI                                31
#define F1_CIS_CONTENT_REG_255_224_SZ                                32

#define F1_CIS_CONTENT_REG_287_256_MSK                               0xffffffff
#define F1_CIS_CONTENT_REG_287_256_I_MSK                             0x00000000
#define F1_CIS_CONTENT_REG_287_256_SFT                               0
#define F1_CIS_CONTENT_REG_287_256_HI                                31
#define F1_CIS_CONTENT_REG_287_256_SZ                                32

#define F1_CIS_CONTENT_REG_319_288_MSK                               0xffffffff
#define F1_CIS_CONTENT_REG_319_288_I_MSK                             0x00000000
#define F1_CIS_CONTENT_REG_319_288_SFT                               0
#define F1_CIS_CONTENT_REG_319_288_HI                                31
#define F1_CIS_CONTENT_REG_319_288_SZ                                32

#define F1_CIS_CONTENT_REG_351_320_MSK                               0xffffffff
#define F1_CIS_CONTENT_REG_351_320_I_MSK                             0x00000000
#define F1_CIS_CONTENT_REG_351_320_SFT                               0
#define F1_CIS_CONTENT_REG_351_320_HI                                31
#define F1_CIS_CONTENT_REG_351_320_SZ                                32

#define F1_CIS_CONTENT_REG_383_352_MSK                               0xffffffff
#define F1_CIS_CONTENT_REG_383_352_I_MSK                             0x00000000
#define F1_CIS_CONTENT_REG_383_352_SFT                               0
#define F1_CIS_CONTENT_REG_383_352_HI                                31
#define F1_CIS_CONTENT_REG_383_352_SZ                                32

#define F1_CIS_CONTENT_REG_415_384_MSK                               0xffffffff
#define F1_CIS_CONTENT_REG_415_384_I_MSK                             0x00000000
#define F1_CIS_CONTENT_REG_415_384_SFT                               0
#define F1_CIS_CONTENT_REG_415_384_HI                                31
#define F1_CIS_CONTENT_REG_415_384_SZ                                32

#define F1_CIS_CONTENT_REG_447_416_MSK                               0xffffffff
#define F1_CIS_CONTENT_REG_447_416_I_MSK                             0x00000000
#define F1_CIS_CONTENT_REG_447_416_SFT                               0
#define F1_CIS_CONTENT_REG_447_416_HI                                31
#define F1_CIS_CONTENT_REG_447_416_SZ                                32

#define F1_CIS_CONTENT_REG_479_448_MSK                               0xffffffff
#define F1_CIS_CONTENT_REG_479_448_I_MSK                             0x00000000
#define F1_CIS_CONTENT_REG_479_448_SFT                               0
#define F1_CIS_CONTENT_REG_479_448_HI                                31
#define F1_CIS_CONTENT_REG_479_448_SZ                                32

#define F1_CIS_CONTENT_REG_511_480_MSK                               0xffffffff
#define F1_CIS_CONTENT_REG_511_480_I_MSK                             0x00000000
#define F1_CIS_CONTENT_REG_511_480_SFT                               0
#define F1_CIS_CONTENT_REG_511_480_HI                                31
#define F1_CIS_CONTENT_REG_511_480_SZ                                32

#define SPARE_MEM_MSK                                                0x000000ff
#define SPARE_MEM_I_MSK                                              0xffffff00
#define SPARE_MEM_SFT                                                0
#define SPARE_MEM_HI                                                 7
#define SPARE_MEM_SZ                                                 8

#define TX_SEG_MSK                                                   0xffffffff
#define TX_SEG_I_MSK                                                 0x00000000
#define TX_SEG_SFT                                                   0
#define TX_SEG_HI                                                    31
#define TX_SEG_SZ                                                    32

#define CLK_WIDTH_MSK                                                0x0000ffff
#define CLK_WIDTH_I_MSK                                              0xffff0000
#define CLK_WIDTH_SFT                                                0
#define CLK_WIDTH_HI                                                 15
#define CLK_WIDTH_SZ                                                 16

#define CSN_INTER_MSK                                                0xffff0000
#define CSN_INTER_I_MSK                                              0x0000ffff
#define CSN_INTER_SFT                                                16
#define CSN_INTER_HI                                                 31
#define CSN_INTER_SZ                                                 16

#define BACK_DLY_MSK                                                 0x0000ffff
#define BACK_DLY_I_MSK                                               0xffff0000
#define BACK_DLY_SFT                                                 0
#define BACK_DLY_HI                                                  15
#define BACK_DLY_SZ                                                  16

#define FRONT_DLY_MSK                                                0xffff0000
#define FRONT_DLY_I_MSK                                              0x0000ffff
#define FRONT_DLY_SFT                                                16
#define FRONT_DLY_HI                                                 31
#define FRONT_DLY_SZ                                                 16

#define UART_DATA_MSK                                                0x000000ff
#define UART_DATA_I_MSK                                              0xffffff00
#define UART_DATA_SFT                                                0
#define UART_DATA_HI                                                 7
#define UART_DATA_SZ                                                 8

#define DATA_RDY_IE_MSK                                              0x00000001
#define DATA_RDY_IE_I_MSK                                            0xfffffffe
#define DATA_RDY_IE_SFT                                              0
#define DATA_RDY_IE_HI                                               0
#define DATA_RDY_IE_SZ                                               1

#define THR_EMPTY_IE_MSK                                             0x00000002
#define THR_EMPTY_IE_I_MSK                                           0xfffffffd
#define THR_EMPTY_IE_SFT                                             1
#define THR_EMPTY_IE_HI                                              1
#define THR_EMPTY_IE_SZ                                              1

#define RX_LINESTS_IE_MSK                                            0x00000004
#define RX_LINESTS_IE_I_MSK                                          0xfffffffb
#define RX_LINESTS_IE_SFT                                            2
#define RX_LINESTS_IE_HI                                             2
#define RX_LINESTS_IE_SZ                                             1

#define MDM_STS_IE_MSK                                               0x00000008
#define MDM_STS_IE_I_MSK                                             0xfffffff7
#define MDM_STS_IE_SFT                                               3
#define MDM_STS_IE_HI                                                3
#define MDM_STS_IE_SZ                                                1

#define TX_THRH_IE_MSK                                               0x00000010
#define TX_THRH_IE_I_MSK                                             0xffffffef
#define TX_THRH_IE_SFT                                               4
#define TX_THRH_IE_HI                                                4
#define TX_THRH_IE_SZ                                                1

#define TX_THRL_IE_MSK                                               0x00000020
#define TX_THRL_IE_I_MSK                                             0xffffffdf
#define TX_THRL_IE_SFT                                               5
#define TX_THRL_IE_HI                                                5
#define TX_THRL_IE_SZ                                                1

#define FIFO_EN_MSK                                                  0x00000001
#define FIFO_EN_I_MSK                                                0xfffffffe
#define FIFO_EN_SFT                                                  0
#define FIFO_EN_HI                                                   0
#define FIFO_EN_SZ                                                   1

#define RXFIFO_RST_MSK                                               0x00000002
#define RXFIFO_RST_I_MSK                                             0xfffffffd
#define RXFIFO_RST_SFT                                               1
#define RXFIFO_RST_HI                                                1
#define RXFIFO_RST_SZ                                                1

#define TXFIFO_RST_MSK                                               0x00000004
#define TXFIFO_RST_I_MSK                                             0xfffffffb
#define TXFIFO_RST_SFT                                               2
#define TXFIFO_RST_HI                                                2
#define TXFIFO_RST_SZ                                                1

#define DMA_MODE_MSK                                                 0x00000008
#define DMA_MODE_I_MSK                                               0xfffffff7
#define DMA_MODE_SFT                                                 3
#define DMA_MODE_HI                                                  3
#define DMA_MODE_SZ                                                  1

#define EN_AUTO_RTS_MSK                                              0x00000010
#define EN_AUTO_RTS_I_MSK                                            0xffffffef
#define EN_AUTO_RTS_SFT                                              4
#define EN_AUTO_RTS_HI                                               4
#define EN_AUTO_RTS_SZ                                               1

#define EN_AUTO_CTS_MSK                                              0x00000020
#define EN_AUTO_CTS_I_MSK                                            0xffffffdf
#define EN_AUTO_CTS_SFT                                              5
#define EN_AUTO_CTS_HI                                               5
#define EN_AUTO_CTS_SZ                                               1

#define RXFIFO_TRGLVL_MSK                                            0x000000c0
#define RXFIFO_TRGLVL_I_MSK                                          0xffffff3f
#define RXFIFO_TRGLVL_SFT                                            6
#define RXFIFO_TRGLVL_HI                                             7
#define RXFIFO_TRGLVL_SZ                                             2

#define WORD_LEN_MSK                                                 0x00000003
#define WORD_LEN_I_MSK                                               0xfffffffc
#define WORD_LEN_SFT                                                 0
#define WORD_LEN_HI                                                  1
#define WORD_LEN_SZ                                                  2

#define STOP_BIT_MSK                                                 0x00000004
#define STOP_BIT_I_MSK                                               0xfffffffb
#define STOP_BIT_SFT                                                 2
#define STOP_BIT_HI                                                  2
#define STOP_BIT_SZ                                                  1

#define PARITY_EN_MSK                                                0x00000008
#define PARITY_EN_I_MSK                                              0xfffffff7
#define PARITY_EN_SFT                                                3
#define PARITY_EN_HI                                                 3
#define PARITY_EN_SZ                                                 1

#define EVEN_PARITY_MSK                                              0x00000010
#define EVEN_PARITY_I_MSK                                            0xffffffef
#define EVEN_PARITY_SFT                                              4
#define EVEN_PARITY_HI                                               4
#define EVEN_PARITY_SZ                                               1

#define FORCE_PARITY_MSK                                             0x00000020
#define FORCE_PARITY_I_MSK                                           0xffffffdf
#define FORCE_PARITY_SFT                                             5
#define FORCE_PARITY_HI                                              5
#define FORCE_PARITY_SZ                                              1

#define SET_BREAK_MSK                                                0x00000040
#define SET_BREAK_I_MSK                                              0xffffffbf
#define SET_BREAK_SFT                                                6
#define SET_BREAK_HI                                                 6
#define SET_BREAK_SZ                                                 1

#define DLAB_MSK                                                     0x00000080
#define DLAB_I_MSK                                                   0xffffff7f
#define DLAB_SFT                                                     7
#define DLAB_HI                                                      7
#define DLAB_SZ                                                      1

#define DTR_MSK                                                      0x00000001
#define DTR_I_MSK                                                    0xfffffffe
#define DTR_SFT                                                      0
#define DTR_HI                                                       0
#define DTR_SZ                                                       1

#define RTS_MSK                                                      0x00000002
#define RTS_I_MSK                                                    0xfffffffd
#define RTS_SFT                                                      1
#define RTS_HI                                                       1
#define RTS_SZ                                                       1

#define OUT_1_MSK                                                    0x00000004
#define OUT_1_I_MSK                                                  0xfffffffb
#define OUT_1_SFT                                                    2
#define OUT_1_HI                                                     2
#define OUT_1_SZ                                                     1

#define OUT_2_MSK                                                    0x00000008
#define OUT_2_I_MSK                                                  0xfffffff7
#define OUT_2_SFT                                                    3
#define OUT_2_HI                                                     3
#define OUT_2_SZ                                                     1

#define LOOP_BACK_MSK                                                0x00000010
#define LOOP_BACK_I_MSK                                              0xffffffef
#define LOOP_BACK_SFT                                                4
#define LOOP_BACK_HI                                                 4
#define LOOP_BACK_SZ                                                 1

#define DE_RTS_MSK                                                   0x00000020
#define DE_RTS_I_MSK                                                 0xffffffdf
#define DE_RTS_SFT                                                   5
#define DE_RTS_HI                                                    5
#define DE_RTS_SZ                                                    1

#define DATA_RDY_MSK                                                 0x00000001
#define DATA_RDY_I_MSK                                               0xfffffffe
#define DATA_RDY_SFT                                                 0
#define DATA_RDY_HI                                                  0
#define DATA_RDY_SZ                                                  1

#define OVERRUN_ERR_MSK                                              0x00000002
#define OVERRUN_ERR_I_MSK                                            0xfffffffd
#define OVERRUN_ERR_SFT                                              1
#define OVERRUN_ERR_HI                                               1
#define OVERRUN_ERR_SZ                                               1

#define PARITY_ERR_MSK                                               0x00000004
#define PARITY_ERR_I_MSK                                             0xfffffffb
#define PARITY_ERR_SFT                                               2
#define PARITY_ERR_HI                                                2
#define PARITY_ERR_SZ                                                1

#define FRAMING_ERR_MSK                                              0x00000008
#define FRAMING_ERR_I_MSK                                            0xfffffff7
#define FRAMING_ERR_SFT                                              3
#define FRAMING_ERR_HI                                               3
#define FRAMING_ERR_SZ                                               1

#define BREAK_INT_MSK                                                0x00000010
#define BREAK_INT_I_MSK                                              0xffffffef
#define BREAK_INT_SFT                                                4
#define BREAK_INT_HI                                                 4
#define BREAK_INT_SZ                                                 1

#define THR_EMPTY_MSK                                                0x00000020
#define THR_EMPTY_I_MSK                                              0xffffffdf
#define THR_EMPTY_SFT                                                5
#define THR_EMPTY_HI                                                 5
#define THR_EMPTY_SZ                                                 1

#define TX_EMPTY_MSK                                                 0x00000040
#define TX_EMPTY_I_MSK                                               0xffffffbf
#define TX_EMPTY_SFT                                                 6
#define TX_EMPTY_HI                                                  6
#define TX_EMPTY_SZ                                                  1

#define FIFODATA_ERR_MSK                                             0x00000080
#define FIFODATA_ERR_I_MSK                                           0xffffff7f
#define FIFODATA_ERR_SFT                                             7
#define FIFODATA_ERR_HI                                              7
#define FIFODATA_ERR_SZ                                              1

#define DELTA_CTS_MSK                                                0x00000001
#define DELTA_CTS_I_MSK                                              0xfffffffe
#define DELTA_CTS_SFT                                                0
#define DELTA_CTS_HI                                                 0
#define DELTA_CTS_SZ                                                 1

#define DELTA_DSR_MSK                                                0x00000002
#define DELTA_DSR_I_MSK                                              0xfffffffd
#define DELTA_DSR_SFT                                                1
#define DELTA_DSR_HI                                                 1
#define DELTA_DSR_SZ                                                 1

#define TRAILEDGE_RI_MSK                                             0x00000004
#define TRAILEDGE_RI_I_MSK                                           0xfffffffb
#define TRAILEDGE_RI_SFT                                             2
#define TRAILEDGE_RI_HI                                              2
#define TRAILEDGE_RI_SZ                                              1

#define DELTA_CD_MSK                                                 0x00000008
#define DELTA_CD_I_MSK                                               0xfffffff7
#define DELTA_CD_SFT                                                 3
#define DELTA_CD_HI                                                  3
#define DELTA_CD_SZ                                                  1

#define CTS_MSK                                                      0x00000010
#define CTS_I_MSK                                                    0xffffffef
#define CTS_SFT                                                      4
#define CTS_HI                                                       4
#define CTS_SZ                                                       1

#define DSR_MSK                                                      0x00000020
#define DSR_I_MSK                                                    0xffffffdf
#define DSR_SFT                                                      5
#define DSR_HI                                                       5
#define DSR_SZ                                                       1

#define RI_MSK                                                       0x00000040
#define RI_I_MSK                                                     0xffffffbf
#define RI_SFT                                                       6
#define RI_HI                                                        6
#define RI_SZ                                                        1

#define CD_MSK                                                       0x00000080
#define CD_I_MSK                                                     0xffffff7f
#define CD_SFT                                                       7
#define CD_HI                                                        7
#define CD_SZ                                                        1

#define BRDC_DIV_MSK                                                 0x0000ffff
#define BRDC_DIV_I_MSK                                               0xffff0000
#define BRDC_DIV_SFT                                                 0
#define BRDC_DIV_HI                                                  15
#define BRDC_DIV_SZ                                                  16

#define RTHR_L_MSK                                                   0x0000000f
#define RTHR_L_I_MSK                                                 0xfffffff0
#define RTHR_L_SFT                                                   0
#define RTHR_L_HI                                                    3
#define RTHR_L_SZ                                                    4

#define RTHR_H_MSK                                                   0x000000f0
#define RTHR_H_I_MSK                                                 0xffffff0f
#define RTHR_H_SFT                                                   4
#define RTHR_H_HI                                                    7
#define RTHR_H_SZ                                                    4

#define INT_IDCODE_MSK                                               0x0000000f
#define INT_IDCODE_I_MSK                                             0xfffffff0
#define INT_IDCODE_SFT                                               0
#define INT_IDCODE_HI                                                3
#define INT_IDCODE_SZ                                                4

#define RX_IDLE_MSK                                                  0x00000010
#define RX_IDLE_I_MSK                                                0xffffffef
#define RX_IDLE_SFT                                                  4
#define RX_IDLE_HI                                                   4
#define RX_IDLE_SZ                                                   1

#define TX_IDLE_MSK                                                  0x00000020
#define TX_IDLE_I_MSK                                                0xffffffdf
#define TX_IDLE_SFT                                                  5
#define TX_IDLE_HI                                                   5
#define TX_IDLE_SZ                                                   1

#define FIFOS_ENABLED_MSK                                            0x000000c0
#define FIFOS_ENABLED_I_MSK                                          0xffffff3f
#define FIFOS_ENABLED_SFT                                            6
#define FIFOS_ENABLED_HI                                             7
#define FIFOS_ENABLED_SZ                                             2

#define TTHR_L_MSK                                                   0x0000000f
#define TTHR_L_I_MSK                                                 0xfffffff0
#define TTHR_L_SFT                                                   0
#define TTHR_L_HI                                                    3
#define TTHR_L_SZ                                                    4

#define TTHR_H_MSK                                                   0x000000f0
#define TTHR_H_I_MSK                                                 0xffffff0f
#define TTHR_H_SFT                                                   4
#define TTHR_H_HI                                                    7
#define TTHR_H_SZ                                                    4

#define RX_RECIEVED_MSK                                              0x00000001
#define RX_RECIEVED_I_MSK                                            0xfffffffe
#define RX_RECIEVED_SFT                                              0
#define RX_RECIEVED_HI                                               0
#define RX_RECIEVED_SZ                                               1

#define RX_FIFO_TO_MSK                                               0x00000002
#define RX_FIFO_TO_I_MSK                                             0xfffffffd
#define RX_FIFO_TO_SFT                                               1
#define RX_FIFO_TO_HI                                                1
#define RX_FIFO_TO_SZ                                                1

#define TX_L_MSK                                                     0x00000004
#define TX_L_I_MSK                                                   0xfffffffb
#define TX_L_SFT                                                     2
#define TX_L_HI                                                      2
#define TX_L_SZ                                                      1

#define TX_H_MSK                                                     0x00000008
#define TX_H_I_MSK                                                   0xfffffff7
#define TX_H_SFT                                                     3
#define TX_H_HI                                                      3
#define TX_H_SZ                                                      1

#define TX_EMPTY2_MSK                                                0x00000010
#define TX_EMPTY2_I_MSK                                              0xffffffef
#define TX_EMPTY2_SFT                                                4
#define TX_EMPTY2_HI                                                 4
#define TX_EMPTY2_SZ                                                 1

#define OVERRUN_MSK                                                  0x00000020
#define OVERRUN_I_MSK                                                0xffffffdf
#define OVERRUN_SFT                                                  5
#define OVERRUN_HI                                                   5
#define OVERRUN_SZ                                                   1

#define FRAMING_MSK                                                  0x00000040
#define FRAMING_I_MSK                                                0xffffffbf
#define FRAMING_SFT                                                  6
#define FRAMING_HI                                                   6
#define FRAMING_SZ                                                   1

#define BREAK_MSK                                                    0x00000080
#define BREAK_I_MSK                                                  0xffffff7f
#define BREAK_SFT                                                    7
#define BREAK_HI                                                     7
#define BREAK_SZ                                                     1

#define PARITY_MSK                                                   0x00000100
#define PARITY_I_MSK                                                 0xfffffeff
#define PARITY_SFT                                                   8
#define PARITY_HI                                                    8
#define PARITY_SZ                                                    1

#define MODEN_INT_MSK                                                0x00000200
#define MODEN_INT_I_MSK                                              0xfffffdff
#define MODEN_INT_SFT                                                9
#define MODEN_INT_HI                                                 9
#define MODEN_INT_SZ                                                 1

#define ROP_A_MSK                                                    0x0000000f
#define ROP_A_I_MSK                                                  0xfffffff0
#define ROP_A_SFT                                                    0
#define ROP_A_HI                                                     3
#define ROP_A_SZ                                                     4

#define RIP_A_MSK                                                    0x000000f0
#define RIP_A_I_MSK                                                  0xffffff0f
#define RIP_A_SFT                                                    4
#define RIP_A_HI                                                     7
#define RIP_A_SZ                                                     4

#define TOP_A_MSK                                                    0x00000f00
#define TOP_A_I_MSK                                                  0xfffff0ff
#define TOP_A_SFT                                                    8
#define TOP_A_HI                                                     11
#define TOP_A_SZ                                                     4

#define TIP_A_MSK                                                    0x0000f000
#define TIP_A_I_MSK                                                  0xffff0fff
#define TIP_A_SFT                                                    12
#define TIP_A_HI                                                     15
#define TIP_A_SZ                                                     4

#define HSUART_RXD_MSK                                               0x000000ff
#define HSUART_RXD_I_MSK                                             0xffffff00
#define HSUART_RXD_SFT                                               0
#define HSUART_RXD_HI                                                7
#define HSUART_RXD_SZ                                                8

#define HSUART_ENABRXBUFF_MSK                                        0x00000001
#define HSUART_ENABRXBUFF_I_MSK                                      0xfffffffe
#define HSUART_ENABRXBUFF_SFT                                        0
#define HSUART_ENABRXBUFF_HI                                         0
#define HSUART_ENABRXBUFF_SZ                                         1

#define HSUART_ENABTXBUFF_MSK                                        0x00000002
#define HSUART_ENABTXBUFF_I_MSK                                      0xfffffffd
#define HSUART_ENABTXBUFF_SFT                                        1
#define HSUART_ENABTXBUFF_HI                                         1
#define HSUART_ENABTXBUFF_SZ                                         1

#define HSUART_ENABLNSTAT_MSK                                        0x00000004
#define HSUART_ENABLNSTAT_I_MSK                                      0xfffffffb
#define HSUART_ENABLNSTAT_SFT                                        2
#define HSUART_ENABLNSTAT_HI                                         2
#define HSUART_ENABLNSTAT_SZ                                         1

#define HSUART_ENABMDSTAT_MSK                                        0x00000008
#define HSUART_ENABMDSTAT_I_MSK                                      0xfffffff7
#define HSUART_ENABMDSTAT_SFT                                        3
#define HSUART_ENABMDSTAT_HI                                         3
#define HSUART_ENABMDSTAT_SZ                                         1

#define HSUART_ENABCTXTHR_MSK                                        0x00000010
#define HSUART_ENABCTXTHR_I_MSK                                      0xffffffef
#define HSUART_ENABCTXTHR_SFT                                        4
#define HSUART_ENABCTXTHR_HI                                         4
#define HSUART_ENABCTXTHR_SZ                                         1

#define HSUART_ENABDMARXEND_MSK                                      0x00000040
#define HSUART_ENABDMARXEND_I_MSK                                    0xffffffbf
#define HSUART_ENABDMARXEND_SFT                                      6
#define HSUART_ENABDMARXEND_HI                                       6
#define HSUART_ENABDMARXEND_SZ                                       1

#define HSUART_ENABDMATXEND_MSK                                      0x00000080
#define HSUART_ENABDMATXEND_I_MSK                                    0xffffff7f
#define HSUART_ENABDMATXEND_SFT                                      7
#define HSUART_ENABDMATXEND_HI                                       7
#define HSUART_ENABDMATXEND_SZ                                       1

#define HSUART_FIFOE_MSK                                             0x00000001
#define HSUART_FIFOE_I_MSK                                           0xfffffffe
#define HSUART_FIFOE_SFT                                             0
#define HSUART_FIFOE_HI                                              0
#define HSUART_FIFOE_SZ                                              1

#define HSUART_RX_FIFO_RST_MSK                                       0x00000002
#define HSUART_RX_FIFO_RST_I_MSK                                     0xfffffffd
#define HSUART_RX_FIFO_RST_SFT                                       1
#define HSUART_RX_FIFO_RST_HI                                        1
#define HSUART_RX_FIFO_RST_SZ                                        1

#define HSUART_TX_FIFO_RST_MSK                                       0x00000004
#define HSUART_TX_FIFO_RST_I_MSK                                     0xfffffffb
#define HSUART_TX_FIFO_RST_SFT                                       2
#define HSUART_TX_FIFO_RST_HI                                        2
#define HSUART_TX_FIFO_RST_SZ                                        1

#define HSUART_DMA_MSK                                               0x00000008
#define HSUART_DMA_I_MSK                                             0xfffffff7
#define HSUART_DMA_SFT                                               3
#define HSUART_DMA_HI                                                3
#define HSUART_DMA_SZ                                                1

#define HSUART_SUSPEND_RXDMA_MSK                                     0x00000010
#define HSUART_SUSPEND_RXDMA_I_MSK                                   0xffffffef
#define HSUART_SUSPEND_RXDMA_SFT                                     4
#define HSUART_SUSPEND_RXDMA_HI                                      4
#define HSUART_SUSPEND_RXDMA_SZ                                      1

#define HSUART_RX_TRIG_LV_MSK                                        0x000000c0
#define HSUART_RX_TRIG_LV_I_MSK                                      0xffffff3f
#define HSUART_RX_TRIG_LV_SFT                                        6
#define HSUART_RX_TRIG_LV_HI                                         7
#define HSUART_RX_TRIG_LV_SZ                                         2

#define HSUART_WLS_MSK                                               0x00000003
#define HSUART_WLS_I_MSK                                             0xfffffffc
#define HSUART_WLS_SFT                                               0
#define HSUART_WLS_HI                                                1
#define HSUART_WLS_SZ                                                2

#define HSUART_STB_MSK                                               0x00000004
#define HSUART_STB_I_MSK                                             0xfffffffb
#define HSUART_STB_SFT                                               2
#define HSUART_STB_HI                                                2
#define HSUART_STB_SZ                                                1

#define HSUART_PEN_MSK                                               0x00000008
#define HSUART_PEN_I_MSK                                             0xfffffff7
#define HSUART_PEN_SFT                                               3
#define HSUART_PEN_HI                                                3
#define HSUART_PEN_SZ                                                1

#define HSUART_SP_EPS_MSK                                            0x00000030
#define HSUART_SP_EPS_I_MSK                                          0xffffffcf
#define HSUART_SP_EPS_SFT                                            4
#define HSUART_SP_EPS_HI                                             5
#define HSUART_SP_EPS_SZ                                             2

#define HSUART_SB_MSK                                                0x00000040
#define HSUART_SB_I_MSK                                              0xffffffbf
#define HSUART_SB_SFT                                                6
#define HSUART_SB_HI                                                 6
#define HSUART_SB_SZ                                                 1

#define HSUART_DLAB_MSK                                              0x00000080
#define HSUART_DLAB_I_MSK                                            0xffffff7f
#define HSUART_DLAB_SFT                                              7
#define HSUART_DLAB_HI                                               7
#define HSUART_DLAB_SZ                                               1

#define HSUART_DTS_MSK                                               0x00000001
#define HSUART_DTS_I_MSK                                             0xfffffffe
#define HSUART_DTS_SFT                                               0
#define HSUART_DTS_HI                                                0
#define HSUART_DTS_SZ                                                1

#define HSUART_RTS_MSK                                               0x00000002
#define HSUART_RTS_I_MSK                                             0xfffffffd
#define HSUART_RTS_SFT                                               1
#define HSUART_RTS_HI                                                1
#define HSUART_RTS_SZ                                                1

#define HSUART_OUT1_MSK                                              0x00000004
#define HSUART_OUT1_I_MSK                                            0xfffffffb
#define HSUART_OUT1_SFT                                              2
#define HSUART_OUT1_HI                                               2
#define HSUART_OUT1_SZ                                               1

#define HSUART_OUT2_MSK                                              0x00000008
#define HSUART_OUT2_I_MSK                                            0xfffffff7
#define HSUART_OUT2_SFT                                              3
#define HSUART_OUT2_HI                                               3
#define HSUART_OUT2_SZ                                               1

#define HSUART_LOOP1_MSK                                             0x00000010
#define HSUART_LOOP1_I_MSK                                           0xffffffef
#define HSUART_LOOP1_SFT                                             4
#define HSUART_LOOP1_HI                                              4
#define HSUART_LOOP1_SZ                                              1

#define HSUART_ARTS_MSK                                              0x00000040
#define HSUART_ARTS_I_MSK                                            0xffffffbf
#define HSUART_ARTS_SFT                                              6
#define HSUART_ARTS_HI                                               6
#define HSUART_ARTS_SZ                                               1

#define HSUART_ACTS_MSK                                              0x00000080
#define HSUART_ACTS_I_MSK                                            0xffffff7f
#define HSUART_ACTS_SFT                                              7
#define HSUART_ACTS_HI                                               7
#define HSUART_ACTS_SZ                                               1

#define HSUART_DR_MSK                                                0x00000001
#define HSUART_DR_I_MSK                                              0xfffffffe
#define HSUART_DR_SFT                                                0
#define HSUART_DR_HI                                                 0
#define HSUART_DR_SZ                                                 1

#define HSUART_OE_MSK                                                0x00000002
#define HSUART_OE_I_MSK                                              0xfffffffd
#define HSUART_OE_SFT                                                1
#define HSUART_OE_HI                                                 1
#define HSUART_OE_SZ                                                 1

#define HSUART_PE_MSK                                                0x00000004
#define HSUART_PE_I_MSK                                              0xfffffffb
#define HSUART_PE_SFT                                                2
#define HSUART_PE_HI                                                 2
#define HSUART_PE_SZ                                                 1

#define HSUART_FE_MSK                                                0x00000008
#define HSUART_FE_I_MSK                                              0xfffffff7
#define HSUART_FE_SFT                                                3
#define HSUART_FE_HI                                                 3
#define HSUART_FE_SZ                                                 1

#define HSUART_BI_MSK                                                0x00000010
#define HSUART_BI_I_MSK                                              0xffffffef
#define HSUART_BI_SFT                                                4
#define HSUART_BI_HI                                                 4
#define HSUART_BI_SZ                                                 1

#define HSUART_THRE_MSK                                              0x00000020
#define HSUART_THRE_I_MSK                                            0xffffffdf
#define HSUART_THRE_SFT                                              5
#define HSUART_THRE_HI                                               5
#define HSUART_THRE_SZ                                               1

#define HSUART_TSRE_MSK                                              0x00000040
#define HSUART_TSRE_I_MSK                                            0xffffffbf
#define HSUART_TSRE_SFT                                              6
#define HSUART_TSRE_HI                                               6
#define HSUART_TSRE_SZ                                               1

#define HSUART_ERF_MSK                                               0x00000080
#define HSUART_ERF_I_MSK                                             0xffffff7f
#define HSUART_ERF_SFT                                               7
#define HSUART_ERF_HI                                                7
#define HSUART_ERF_SZ                                                1

#define HSUART_DCTS_MSK                                              0x00000001
#define HSUART_DCTS_I_MSK                                            0xfffffffe
#define HSUART_DCTS_SFT                                              0
#define HSUART_DCTS_HI                                               0
#define HSUART_DCTS_SZ                                               1

#define HSUART_DDSR_MSK                                              0x00000002
#define HSUART_DDSR_I_MSK                                            0xfffffffd
#define HSUART_DDSR_SFT                                              1
#define HSUART_DDSR_HI                                               1
#define HSUART_DDSR_SZ                                               1

#define HSUART_TERI_MSK                                              0x00000004
#define HSUART_TERI_I_MSK                                            0xfffffffb
#define HSUART_TERI_SFT                                              2
#define HSUART_TERI_HI                                               2
#define HSUART_TERI_SZ                                               1

#define HSUART_DDCD_MSK                                              0x00000008
#define HSUART_DDCD_I_MSK                                            0xfffffff7
#define HSUART_DDCD_SFT                                              3
#define HSUART_DDCD_HI                                               3
#define HSUART_DDCD_SZ                                               1

#define HSUART_CTS_MSK                                               0x00000010
#define HSUART_CTS_I_MSK                                             0xffffffef
#define HSUART_CTS_SFT                                               4
#define HSUART_CTS_HI                                                4
#define HSUART_CTS_SZ                                                1

#define HSUART_DSR_MSK                                               0x00000020
#define HSUART_DSR_I_MSK                                             0xffffffdf
#define HSUART_DSR_SFT                                               5
#define HSUART_DSR_HI                                                5
#define HSUART_DSR_SZ                                                1

#define HSUART_RI_MSK                                                0x00000040
#define HSUART_RI_I_MSK                                              0xffffffbf
#define HSUART_RI_SFT                                                6
#define HSUART_RI_HI                                                 6
#define HSUART_RI_SZ                                                 1

#define HSUART_DCR_MSK                                               0x00000080
#define HSUART_DCR_I_MSK                                             0xffffff7f
#define HSUART_DCR_SFT                                               7
#define HSUART_DCR_HI                                                7
#define HSUART_DCR_SZ                                                1

#define HSUART_SCR_MSK                                               0x000000ff
#define HSUART_SCR_I_MSK                                             0xffffff00
#define HSUART_SCR_SFT                                               0
#define HSUART_SCR_HI                                                7
#define HSUART_SCR_SZ                                                8

#define HSUART_RTS_AUTO_TH_L_MSK                                     0x0000001f
#define HSUART_RTS_AUTO_TH_L_I_MSK                                   0xffffffe0
#define HSUART_RTS_AUTO_TH_L_SFT                                     0
#define HSUART_RTS_AUTO_TH_L_HI                                      4
#define HSUART_RTS_AUTO_TH_L_SZ                                      5

#define HSUART_RTS_AUTO_TH_H_MSK                                     0x00001f00
#define HSUART_RTS_AUTO_TH_H_I_MSK                                   0xffffe0ff
#define HSUART_RTS_AUTO_TH_H_SFT                                     8
#define HSUART_RTS_AUTO_TH_H_HI                                      12
#define HSUART_RTS_AUTO_TH_H_SZ                                      5

#define HSUART_TX_THR_L_MSK                                          0x001f0000
#define HSUART_TX_THR_L_I_MSK                                        0xffe0ffff
#define HSUART_TX_THR_L_SFT                                          16
#define HSUART_TX_THR_L_HI                                           20
#define HSUART_TX_THR_L_SZ                                           5

#define HSUART_TX_THR_H_MSK                                          0x1f000000
#define HSUART_TX_THR_H_I_MSK                                        0xe0ffffff
#define HSUART_TX_THR_H_SFT                                          24
#define HSUART_TX_THR_H_HI                                           28
#define HSUART_TX_THR_H_SZ                                           5

#define HSUART_IIR_MSK                                               0x0000000f
#define HSUART_IIR_I_MSK                                             0xfffffff0
#define HSUART_IIR_SFT                                               0
#define HSUART_IIR_HI                                                3
#define HSUART_IIR_SZ                                                4

#define HSUART_RXDMA_DONE_MSK                                        0x00000010
#define HSUART_RXDMA_DONE_I_MSK                                      0xffffffef
#define HSUART_RXDMA_DONE_SFT                                        4
#define HSUART_RXDMA_DONE_HI                                         4
#define HSUART_RXDMA_DONE_SZ                                         1

#define HSUART_TXDMA_DONE_MSK                                        0x00000020
#define HSUART_TXDMA_DONE_I_MSK                                      0xffffffdf
#define HSUART_TXDMA_DONE_SFT                                        5
#define HSUART_TXDMA_DONE_HI                                         5
#define HSUART_TXDMA_DONE_SZ                                         1

#define HSUART_IFOFOE0_MSK                                           0x00000040
#define HSUART_IFOFOE0_I_MSK                                         0xffffffbf
#define HSUART_IFOFOE0_SFT                                           6
#define HSUART_IFOFOE0_HI                                            6
#define HSUART_IFOFOE0_SZ                                            1

#define HSUART_IFIFOE1_MSK                                           0x00000080
#define HSUART_IFIFOE1_I_MSK                                         0xffffff7f
#define HSUART_IFIFOE1_SFT                                           7
#define HSUART_IFIFOE1_HI                                            7
#define HSUART_IFIFOE1_SZ                                            1

#define HSUART_DIV_MSK                                               0x0000ffff
#define HSUART_DIV_I_MSK                                             0xffff0000
#define HSUART_DIV_SFT                                               0
#define HSUART_DIV_HI                                                15
#define HSUART_DIV_SZ                                                16

#define HSUART_FRAC_MSK                                              0x00ff0000
#define HSUART_FRAC_I_MSK                                            0xff00ffff
#define HSUART_FRAC_SFT                                              16
#define HSUART_FRAC_HI                                               23
#define HSUART_FRAC_SZ                                               8

#define HSUART_INT_MSK                                               0x0000ffff
#define HSUART_INT_I_MSK                                             0xffff0000
#define HSUART_INT_SFT                                               0
#define HSUART_INT_HI                                                15
#define HSUART_INT_SZ                                                16

#define HSUART_DMA_RX_STR_ADDR_MSK                                   0xffffffff
#define HSUART_DMA_RX_STR_ADDR_I_MSK                                 0x00000000
#define HSUART_DMA_RX_STR_ADDR_SFT                                   0
#define HSUART_DMA_RX_STR_ADDR_HI                                    31
#define HSUART_DMA_RX_STR_ADDR_SZ                                    32

#define HSUART_DMA_RX_END_ADDR_MSK                                   0xffffffff
#define HSUART_DMA_RX_END_ADDR_I_MSK                                 0x00000000
#define HSUART_DMA_RX_END_ADDR_SFT                                   0
#define HSUART_DMA_RX_END_ADDR_HI                                    31
#define HSUART_DMA_RX_END_ADDR_SZ                                    32

#define HSUART_DMA_RX_WPT_MSK                                        0xffffffff
#define HSUART_DMA_RX_WPT_I_MSK                                      0x00000000
#define HSUART_DMA_RX_WPT_SFT                                        0
#define HSUART_DMA_RX_WPT_HI                                         31
#define HSUART_DMA_RX_WPT_SZ                                         32

#define HSUART_DMA_RX_RPT_MSK                                        0xffffffff
#define HSUART_DMA_RX_RPT_I_MSK                                      0x00000000
#define HSUART_DMA_RX_RPT_SFT                                        0
#define HSUART_DMA_RX_RPT_HI                                         31
#define HSUART_DMA_RX_RPT_SZ                                         32

#define HSUART_DMA_TX_STR_ADDR_MSK                                   0xffffffff
#define HSUART_DMA_TX_STR_ADDR_I_MSK                                 0x00000000
#define HSUART_DMA_TX_STR_ADDR_SFT                                   0
#define HSUART_DMA_TX_STR_ADDR_HI                                    31
#define HSUART_DMA_TX_STR_ADDR_SZ                                    32

#define HSUART_DMA_TX_END_ADDR_MSK                                   0xffffffff
#define HSUART_DMA_TX_END_ADDR_I_MSK                                 0x00000000
#define HSUART_DMA_TX_END_ADDR_SFT                                   0
#define HSUART_DMA_TX_END_ADDR_HI                                    31
#define HSUART_DMA_TX_END_ADDR_SZ                                    32

#define HSUART_DMA_TX_WPT_MSK                                        0xffffffff
#define HSUART_DMA_TX_WPT_I_MSK                                      0x00000000
#define HSUART_DMA_TX_WPT_SFT                                        0
#define HSUART_DMA_TX_WPT_HI                                         31
#define HSUART_DMA_TX_WPT_SZ                                         32

#define HSUART_DMA_TX_RPT_MSK                                        0xffffffff
#define HSUART_DMA_TX_RPT_I_MSK                                      0x00000000
#define HSUART_DMA_TX_RPT_SFT                                        0
#define HSUART_DMA_TX_RPT_HI                                         31
#define HSUART_DMA_TX_RPT_SZ                                         32

#define HSUART1_RXD_MSK                                              0x000000ff
#define HSUART1_RXD_I_MSK                                            0xffffff00
#define HSUART1_RXD_SFT                                              0
#define HSUART1_RXD_HI                                               7
#define HSUART1_RXD_SZ                                               8

#define HSUART1_ENABRXBUFF_MSK                                       0x00000001
#define HSUART1_ENABRXBUFF_I_MSK                                     0xfffffffe
#define HSUART1_ENABRXBUFF_SFT                                       0
#define HSUART1_ENABRXBUFF_HI                                        0
#define HSUART1_ENABRXBUFF_SZ                                        1

#define HSUART1_ENABTXBUFF_MSK                                       0x00000002
#define HSUART1_ENABTXBUFF_I_MSK                                     0xfffffffd
#define HSUART1_ENABTXBUFF_SFT                                       1
#define HSUART1_ENABTXBUFF_HI                                        1
#define HSUART1_ENABTXBUFF_SZ                                        1

#define HSUART1_ENABLNSTAT_MSK                                       0x00000004
#define HSUART1_ENABLNSTAT_I_MSK                                     0xfffffffb
#define HSUART1_ENABLNSTAT_SFT                                       2
#define HSUART1_ENABLNSTAT_HI                                        2
#define HSUART1_ENABLNSTAT_SZ                                        1

#define HSUART1_ENABMDSTAT_MSK                                       0x00000008
#define HSUART1_ENABMDSTAT_I_MSK                                     0xfffffff7
#define HSUART1_ENABMDSTAT_SFT                                       3
#define HSUART1_ENABMDSTAT_HI                                        3
#define HSUART1_ENABMDSTAT_SZ                                        1

#define HSUART1_ENABCTXTHR_MSK                                       0x00000010
#define HSUART1_ENABCTXTHR_I_MSK                                     0xffffffef
#define HSUART1_ENABCTXTHR_SFT                                       4
#define HSUART1_ENABCTXTHR_HI                                        4
#define HSUART1_ENABCTXTHR_SZ                                        1

#define HSUART1_ENABDMARXEND_MSK                                     0x00000040
#define HSUART1_ENABDMARXEND_I_MSK                                   0xffffffbf
#define HSUART1_ENABDMARXEND_SFT                                     6
#define HSUART1_ENABDMARXEND_HI                                      6
#define HSUART1_ENABDMARXEND_SZ                                      1

#define HSUART1_ENABDMATXEND_MSK                                     0x00000080
#define HSUART1_ENABDMATXEND_I_MSK                                   0xffffff7f
#define HSUART1_ENABDMATXEND_SFT                                     7
#define HSUART1_ENABDMATXEND_HI                                      7
#define HSUART1_ENABDMATXEND_SZ                                      1

#define HSUART1_FIFOE_MSK                                            0x00000001
#define HSUART1_FIFOE_I_MSK                                          0xfffffffe
#define HSUART1_FIFOE_SFT                                            0
#define HSUART1_FIFOE_HI                                             0
#define HSUART1_FIFOE_SZ                                             1

#define HSUART1_RX_FIFO_RST_MSK                                      0x00000002
#define HSUART1_RX_FIFO_RST_I_MSK                                    0xfffffffd
#define HSUART1_RX_FIFO_RST_SFT                                      1
#define HSUART1_RX_FIFO_RST_HI                                       1
#define HSUART1_RX_FIFO_RST_SZ                                       1

#define HSUART1_TX_FIFO_RST_MSK                                      0x00000004
#define HSUART1_TX_FIFO_RST_I_MSK                                    0xfffffffb
#define HSUART1_TX_FIFO_RST_SFT                                      2
#define HSUART1_TX_FIFO_RST_HI                                       2
#define HSUART1_TX_FIFO_RST_SZ                                       1

#define HSUART1_DMA_MSK                                              0x00000008
#define HSUART1_DMA_I_MSK                                            0xfffffff7
#define HSUART1_DMA_SFT                                              3
#define HSUART1_DMA_HI                                               3
#define HSUART1_DMA_SZ                                               1

#define HSUART1_SUSPEND_RXDMA_MSK                                    0x00000010
#define HSUART1_SUSPEND_RXDMA_I_MSK                                  0xffffffef
#define HSUART1_SUSPEND_RXDMA_SFT                                    4
#define HSUART1_SUSPEND_RXDMA_HI                                     4
#define HSUART1_SUSPEND_RXDMA_SZ                                     1

#define HSUART1_RX_TRIG_LV_MSK                                       0x000000c0
#define HSUART1_RX_TRIG_LV_I_MSK                                     0xffffff3f
#define HSUART1_RX_TRIG_LV_SFT                                       6
#define HSUART1_RX_TRIG_LV_HI                                        7
#define HSUART1_RX_TRIG_LV_SZ                                        2

#define HSUART1_WLS_MSK                                              0x00000003
#define HSUART1_WLS_I_MSK                                            0xfffffffc
#define HSUART1_WLS_SFT                                              0
#define HSUART1_WLS_HI                                               1
#define HSUART1_WLS_SZ                                               2

#define HSUART1_STB_MSK                                              0x00000004
#define HSUART1_STB_I_MSK                                            0xfffffffb
#define HSUART1_STB_SFT                                              2
#define HSUART1_STB_HI                                               2
#define HSUART1_STB_SZ                                               1

#define HSUART1_PEN_MSK                                              0x00000008
#define HSUART1_PEN_I_MSK                                            0xfffffff7
#define HSUART1_PEN_SFT                                              3
#define HSUART1_PEN_HI                                               3
#define HSUART1_PEN_SZ                                               1

#define HSUART1_SP_EPS_MSK                                           0x00000030
#define HSUART1_SP_EPS_I_MSK                                         0xffffffcf
#define HSUART1_SP_EPS_SFT                                           4
#define HSUART1_SP_EPS_HI                                            5
#define HSUART1_SP_EPS_SZ                                            2

#define HSUART1_SB_MSK                                               0x00000040
#define HSUART1_SB_I_MSK                                             0xffffffbf
#define HSUART1_SB_SFT                                               6
#define HSUART1_SB_HI                                                6
#define HSUART1_SB_SZ                                                1

#define HSUART1_DLAB_MSK                                             0x00000080
#define HSUART1_DLAB_I_MSK                                           0xffffff7f
#define HSUART1_DLAB_SFT                                             7
#define HSUART1_DLAB_HI                                              7
#define HSUART1_DLAB_SZ                                              1

#define HSUART1_DTS_MSK                                              0x00000001
#define HSUART1_DTS_I_MSK                                            0xfffffffe
#define HSUART1_DTS_SFT                                              0
#define HSUART1_DTS_HI                                               0
#define HSUART1_DTS_SZ                                               1

#define HSUART1_RTS_MSK                                              0x00000002
#define HSUART1_RTS_I_MSK                                            0xfffffffd
#define HSUART1_RTS_SFT                                              1
#define HSUART1_RTS_HI                                               1
#define HSUART1_RTS_SZ                                               1

#define HSUART1_OUT1_MSK                                             0x00000004
#define HSUART1_OUT1_I_MSK                                           0xfffffffb
#define HSUART1_OUT1_SFT                                             2
#define HSUART1_OUT1_HI                                              2
#define HSUART1_OUT1_SZ                                              1

#define HSUART1_OUT2_MSK                                             0x00000008
#define HSUART1_OUT2_I_MSK                                           0xfffffff7
#define HSUART1_OUT2_SFT                                             3
#define HSUART1_OUT2_HI                                              3
#define HSUART1_OUT2_SZ                                              1

#define HSUART1_LOOP1_MSK                                            0x00000010
#define HSUART1_LOOP1_I_MSK                                          0xffffffef
#define HSUART1_LOOP1_SFT                                            4
#define HSUART1_LOOP1_HI                                             4
#define HSUART1_LOOP1_SZ                                             1

#define HSUART1_ARTS_MSK                                             0x00000040
#define HSUART1_ARTS_I_MSK                                           0xffffffbf
#define HSUART1_ARTS_SFT                                             6
#define HSUART1_ARTS_HI                                              6
#define HSUART1_ARTS_SZ                                              1

#define HSUART1_ACTS_MSK                                             0x00000080
#define HSUART1_ACTS_I_MSK                                           0xffffff7f
#define HSUART1_ACTS_SFT                                             7
#define HSUART1_ACTS_HI                                              7
#define HSUART1_ACTS_SZ                                              1

#define HSUART1_DR_MSK                                               0x00000001
#define HSUART1_DR_I_MSK                                             0xfffffffe
#define HSUART1_DR_SFT                                               0
#define HSUART1_DR_HI                                                0
#define HSUART1_DR_SZ                                                1

#define HSUART1_OE_MSK                                               0x00000002
#define HSUART1_OE_I_MSK                                             0xfffffffd
#define HSUART1_OE_SFT                                               1
#define HSUART1_OE_HI                                                1
#define HSUART1_OE_SZ                                                1

#define HSUART1_PE_MSK                                               0x00000004
#define HSUART1_PE_I_MSK                                             0xfffffffb
#define HSUART1_PE_SFT                                               2
#define HSUART1_PE_HI                                                2
#define HSUART1_PE_SZ                                                1

#define HSUART1_FE_MSK                                               0x00000008
#define HSUART1_FE_I_MSK                                             0xfffffff7
#define HSUART1_FE_SFT                                               3
#define HSUART1_FE_HI                                                3
#define HSUART1_FE_SZ                                                1

#define HSUART1_BI_MSK                                               0x00000010
#define HSUART1_BI_I_MSK                                             0xffffffef
#define HSUART1_BI_SFT                                               4
#define HSUART1_BI_HI                                                4
#define HSUART1_BI_SZ                                                1

#define HSUART1_THRE_MSK                                             0x00000020
#define HSUART1_THRE_I_MSK                                           0xffffffdf
#define HSUART1_THRE_SFT                                             5
#define HSUART1_THRE_HI                                              5
#define HSUART1_THRE_SZ                                              1

#define HSUART1_TSRE_MSK                                             0x00000040
#define HSUART1_TSRE_I_MSK                                           0xffffffbf
#define HSUART1_TSRE_SFT                                             6
#define HSUART1_TSRE_HI                                              6
#define HSUART1_TSRE_SZ                                              1

#define HSUART1_ERF_MSK                                              0x00000080
#define HSUART1_ERF_I_MSK                                            0xffffff7f
#define HSUART1_ERF_SFT                                              7
#define HSUART1_ERF_HI                                               7
#define HSUART1_ERF_SZ                                               1

#define HSUART1_DCTS_MSK                                             0x00000001
#define HSUART1_DCTS_I_MSK                                           0xfffffffe
#define HSUART1_DCTS_SFT                                             0
#define HSUART1_DCTS_HI                                              0
#define HSUART1_DCTS_SZ                                              1

#define HSUART1_DDSR_MSK                                             0x00000002
#define HSUART1_DDSR_I_MSK                                           0xfffffffd
#define HSUART1_DDSR_SFT                                             1
#define HSUART1_DDSR_HI                                              1
#define HSUART1_DDSR_SZ                                              1

#define HSUART1_TERI_MSK                                             0x00000004
#define HSUART1_TERI_I_MSK                                           0xfffffffb
#define HSUART1_TERI_SFT                                             2
#define HSUART1_TERI_HI                                              2
#define HSUART1_TERI_SZ                                              1

#define HSUART1_DDCD_MSK                                             0x00000008
#define HSUART1_DDCD_I_MSK                                           0xfffffff7
#define HSUART1_DDCD_SFT                                             3
#define HSUART1_DDCD_HI                                              3
#define HSUART1_DDCD_SZ                                              1

#define HSUART1_CTS_MSK                                              0x00000010
#define HSUART1_CTS_I_MSK                                            0xffffffef
#define HSUART1_CTS_SFT                                              4
#define HSUART1_CTS_HI                                               4
#define HSUART1_CTS_SZ                                               1

#define HSUART1_DSR_MSK                                              0x00000020
#define HSUART1_DSR_I_MSK                                            0xffffffdf
#define HSUART1_DSR_SFT                                              5
#define HSUART1_DSR_HI                                               5
#define HSUART1_DSR_SZ                                               1

#define HSUART1_RI_MSK                                               0x00000040
#define HSUART1_RI_I_MSK                                             0xffffffbf
#define HSUART1_RI_SFT                                               6
#define HSUART1_RI_HI                                                6
#define HSUART1_RI_SZ                                                1

#define HSUART1_DCR_MSK                                              0x00000080
#define HSUART1_DCR_I_MSK                                            0xffffff7f
#define HSUART1_DCR_SFT                                              7
#define HSUART1_DCR_HI                                               7
#define HSUART1_DCR_SZ                                               1

#define HSUART1_SCR_MSK                                              0x000000ff
#define HSUART1_SCR_I_MSK                                            0xffffff00
#define HSUART1_SCR_SFT                                              0
#define HSUART1_SCR_HI                                               7
#define HSUART1_SCR_SZ                                               8

#define HSUART1_RTS_AUTO_TH_L_MSK                                    0x0000001f
#define HSUART1_RTS_AUTO_TH_L_I_MSK                                  0xffffffe0
#define HSUART1_RTS_AUTO_TH_L_SFT                                    0
#define HSUART1_RTS_AUTO_TH_L_HI                                     4
#define HSUART1_RTS_AUTO_TH_L_SZ                                     5

#define HSUART1_RTS_AUTO_TH_H_MSK                                    0x00001f00
#define HSUART1_RTS_AUTO_TH_H_I_MSK                                  0xffffe0ff
#define HSUART1_RTS_AUTO_TH_H_SFT                                    8
#define HSUART1_RTS_AUTO_TH_H_HI                                     12
#define HSUART1_RTS_AUTO_TH_H_SZ                                     5

#define HSUART1_TX_THR_L_MSK                                         0x001f0000
#define HSUART1_TX_THR_L_I_MSK                                       0xffe0ffff
#define HSUART1_TX_THR_L_SFT                                         16
#define HSUART1_TX_THR_L_HI                                          20
#define HSUART1_TX_THR_L_SZ                                          5

#define HSUART1_TX_THR_H_MSK                                         0x1f000000
#define HSUART1_TX_THR_H_I_MSK                                       0xe0ffffff
#define HSUART1_TX_THR_H_SFT                                         24
#define HSUART1_TX_THR_H_HI                                          28
#define HSUART1_TX_THR_H_SZ                                          5

#define HSUART1_IIR_MSK                                              0x0000000f
#define HSUART1_IIR_I_MSK                                            0xfffffff0
#define HSUART1_IIR_SFT                                              0
#define HSUART1_IIR_HI                                               3
#define HSUART1_IIR_SZ                                               4

#define HSUART1_RXDMA_DONE_MSK                                       0x00000010
#define HSUART1_RXDMA_DONE_I_MSK                                     0xffffffef
#define HSUART1_RXDMA_DONE_SFT                                       4
#define HSUART1_RXDMA_DONE_HI                                        4
#define HSUART1_RXDMA_DONE_SZ                                        1

#define HSUART1_TXDMA_DONE_MSK                                       0x00000020
#define HSUART1_TXDMA_DONE_I_MSK                                     0xffffffdf
#define HSUART1_TXDMA_DONE_SFT                                       5
#define HSUART1_TXDMA_DONE_HI                                        5
#define HSUART1_TXDMA_DONE_SZ                                        1

#define HSUART1_IFOFOE0_MSK                                          0x00000040
#define HSUART1_IFOFOE0_I_MSK                                        0xffffffbf
#define HSUART1_IFOFOE0_SFT                                          6
#define HSUART1_IFOFOE0_HI                                           6
#define HSUART1_IFOFOE0_SZ                                           1

#define HSUART1_IFIFOE1_MSK                                          0x00000080
#define HSUART1_IFIFOE1_I_MSK                                        0xffffff7f
#define HSUART1_IFIFOE1_SFT                                          7
#define HSUART1_IFIFOE1_HI                                           7
#define HSUART1_IFIFOE1_SZ                                           1

#define HSUART1_DIV_MSK                                              0x0000ffff
#define HSUART1_DIV_I_MSK                                            0xffff0000
#define HSUART1_DIV_SFT                                              0
#define HSUART1_DIV_HI                                               15
#define HSUART1_DIV_SZ                                               16

#define HSUART1_FRAC_MSK                                             0x00ff0000
#define HSUART1_FRAC_I_MSK                                           0xff00ffff
#define HSUART1_FRAC_SFT                                             16
#define HSUART1_FRAC_HI                                              23
#define HSUART1_FRAC_SZ                                              8

#define HSUART1_INT_MSK                                              0x0000ffff
#define HSUART1_INT_I_MSK                                            0xffff0000
#define HSUART1_INT_SFT                                              0
#define HSUART1_INT_HI                                               15
#define HSUART1_INT_SZ                                               16

#define HSUART1_DMA_RX_STR_ADDR_MSK                                  0xffffffff
#define HSUART1_DMA_RX_STR_ADDR_I_MSK                                0x00000000
#define HSUART1_DMA_RX_STR_ADDR_SFT                                  0
#define HSUART1_DMA_RX_STR_ADDR_HI                                   31
#define HSUART1_DMA_RX_STR_ADDR_SZ                                   32

#define HSUART1_DMA_RX_END_ADDR_MSK                                  0xffffffff
#define HSUART1_DMA_RX_END_ADDR_I_MSK                                0x00000000
#define HSUART1_DMA_RX_END_ADDR_SFT                                  0
#define HSUART1_DMA_RX_END_ADDR_HI                                   31
#define HSUART1_DMA_RX_END_ADDR_SZ                                   32

#define HSUART1_DMA_RX_WPT_MSK                                       0xffffffff
#define HSUART1_DMA_RX_WPT_I_MSK                                     0x00000000
#define HSUART1_DMA_RX_WPT_SFT                                       0
#define HSUART1_DMA_RX_WPT_HI                                        31
#define HSUART1_DMA_RX_WPT_SZ                                        32

#define HSUART1_DMA_RX_RPT_MSK                                       0xffffffff
#define HSUART1_DMA_RX_RPT_I_MSK                                     0x00000000
#define HSUART1_DMA_RX_RPT_SFT                                       0
#define HSUART1_DMA_RX_RPT_HI                                        31
#define HSUART1_DMA_RX_RPT_SZ                                        32

#define HSUART1_DMA_TX_STR_ADDR_MSK                                  0xffffffff
#define HSUART1_DMA_TX_STR_ADDR_I_MSK                                0x00000000
#define HSUART1_DMA_TX_STR_ADDR_SFT                                  0
#define HSUART1_DMA_TX_STR_ADDR_HI                                   31
#define HSUART1_DMA_TX_STR_ADDR_SZ                                   32

#define HSUART1_DMA_TX_END_ADDR_MSK                                  0xffffffff
#define HSUART1_DMA_TX_END_ADDR_I_MSK                                0x00000000
#define HSUART1_DMA_TX_END_ADDR_SFT                                  0
#define HSUART1_DMA_TX_END_ADDR_HI                                   31
#define HSUART1_DMA_TX_END_ADDR_SZ                                   32

#define HSUART1_DMA_TX_WPT_MSK                                       0xffffffff
#define HSUART1_DMA_TX_WPT_I_MSK                                     0x00000000
#define HSUART1_DMA_TX_WPT_SFT                                       0
#define HSUART1_DMA_TX_WPT_HI                                        31
#define HSUART1_DMA_TX_WPT_SZ                                        32

#define HSUART1_DMA_TX_RPT_MSK                                       0xffffffff
#define HSUART1_DMA_TX_RPT_I_MSK                                     0x00000000
#define HSUART1_DMA_TX_RPT_SFT                                       0
#define HSUART1_DMA_TX_RPT_HI                                        31
#define HSUART1_DMA_TX_RPT_SZ                                        32

#define RG_EN_AIN_MSK                                                0x000000ff
#define RG_EN_AIN_I_MSK                                              0xffffff00
#define RG_EN_AIN_SFT                                                0
#define RG_EN_AIN_HI                                                 7
#define RG_EN_AIN_SZ                                                 8

#define RG_EN_SEN_EXT_MSK                                            0x00000100
#define RG_EN_SEN_EXT_I_MSK                                          0xfffffeff
#define RG_EN_SEN_EXT_SFT                                            8
#define RG_EN_SEN_EXT_HI                                             8
#define RG_EN_SEN_EXT_SZ                                             1

#define RG_EN_SEN_TMP_MSK                                            0x00000200
#define RG_EN_SEN_TMP_I_MSK                                          0xfffffdff
#define RG_EN_SEN_TMP_SFT                                            9
#define RG_EN_SEN_TMP_HI                                             9
#define RG_EN_SEN_TMP_SZ                                             1

#define RG_EN_SEN_VDD_MSK                                            0x00000400
#define RG_EN_SEN_VDD_I_MSK                                          0xfffffbff
#define RG_EN_SEN_VDD_SFT                                            10
#define RG_EN_SEN_VDD_HI                                             10
#define RG_EN_SEN_VDD_SZ                                             1

#define RG_EN_IOTADC_MSK                                             0x00000800
#define RG_EN_IOTADC_I_MSK                                           0xfffff7ff
#define RG_EN_IOTADC_SFT                                             11
#define RG_EN_IOTADC_HI                                              11
#define RG_EN_IOTADC_SZ                                              1

#define RG_EN_IOTADC_CS_MSK                                          0x00001000
#define RG_EN_IOTADC_CS_I_MSK                                        0xffffefff
#define RG_EN_IOTADC_CS_SFT                                          12
#define RG_EN_IOTADC_CS_HI                                           12
#define RG_EN_IOTADC_CS_SZ                                           1

#define RG_EN_IOTADC_OPA_MSK                                         0x00002000
#define RG_EN_IOTADC_OPA_I_MSK                                       0xffffdfff
#define RG_EN_IOTADC_OPA_SFT                                         13
#define RG_EN_IOTADC_OPA_HI                                          13
#define RG_EN_IOTADC_OPA_SZ                                          1

#define RG_EN_IOTADC_OPABYP_MSK                                      0x00004000
#define RG_EN_IOTADC_OPABYP_I_MSK                                    0xffffbfff
#define RG_EN_IOTADC_OPABYP_SFT                                      14
#define RG_EN_IOTADC_OPABYP_HI                                       14
#define RG_EN_IOTADC_OPABYP_SZ                                       1

#define RG_EN_IOTADC_OPADIV2_MSK                                     0x00008000
#define RG_EN_IOTADC_OPADIV2_I_MSK                                   0xffff7fff
#define RG_EN_IOTADC_OPADIV2_SFT                                     15
#define RG_EN_IOTADC_OPADIV2_HI                                      15
#define RG_EN_IOTADC_OPADIV2_SZ                                      1

#define RG_EN_IOTADC_VCM_MSK                                         0x00010000
#define RG_EN_IOTADC_VCM_I_MSK                                       0xfffeffff
#define RG_EN_IOTADC_VCM_SFT                                         16
#define RG_EN_IOTADC_VCM_HI                                          16
#define RG_EN_IOTADC_VCM_SZ                                          1

#define RG_EN_IOTADC_VREF_MSK                                        0x00020000
#define RG_EN_IOTADC_VREF_I_MSK                                      0xfffdffff
#define RG_EN_IOTADC_VREF_SFT                                        17
#define RG_EN_IOTADC_VREF_HI                                         17
#define RG_EN_IOTADC_VREF_SZ                                         1

#define RG_EN_IOTADC_VREFP_EXT_MSK                                   0x00040000
#define RG_EN_IOTADC_VREFP_EXT_I_MSK                                 0xfffbffff
#define RG_EN_IOTADC_VREFP_EXT_SFT                                   18
#define RG_EN_IOTADC_VREFP_EXT_HI                                    18
#define RG_EN_IOTADC_VREFP_EXT_SZ                                    1

#define RG_EN_IOTADC_VREFP_1D8V_MSK                                  0x00080000
#define RG_EN_IOTADC_VREFP_1D8V_I_MSK                                0xfff7ffff
#define RG_EN_IOTADC_VREFP_1D8V_SFT                                  19
#define RG_EN_IOTADC_VREFP_1D8V_HI                                   19
#define RG_EN_IOTADC_VREFP_1D8V_SZ                                   1

#define RG_EN_IOTADC_VREFP_DRVX2_MSK                                 0x00100000
#define RG_EN_IOTADC_VREFP_DRVX2_I_MSK                               0xffefffff
#define RG_EN_IOTADC_VREFP_DRVX2_SFT                                 20
#define RG_EN_IOTADC_VREFP_DRVX2_HI                                  20
#define RG_EN_IOTADC_VREFP_DRVX2_SZ                                  1

#define RG_IOTADC_VCMP_LV_MSK                                        0x0000000f
#define RG_IOTADC_VCMP_LV_I_MSK                                      0xfffffff0
#define RG_IOTADC_VCMP_LV_SFT                                        0
#define RG_IOTADC_VCMP_LV_HI                                         3
#define RG_IOTADC_VCMP_LV_SZ                                         4

#define RG_IOTADC_VCMN_LV_MSK                                        0x000000f0
#define RG_IOTADC_VCMN_LV_I_MSK                                      0xffffff0f
#define RG_IOTADC_VCMN_LV_SFT                                        4
#define RG_IOTADC_VCMN_LV_HI                                         7
#define RG_IOTADC_VCMN_LV_SZ                                         4

#define RG_IOTADC_VREFP_HIRLV_MSK                                    0x00000f00
#define RG_IOTADC_VREFP_HIRLV_I_MSK                                  0xfffff0ff
#define RG_IOTADC_VREFP_HIRLV_SFT                                    8
#define RG_IOTADC_VREFP_HIRLV_HI                                     11
#define RG_IOTADC_VREFP_HIRLV_SZ                                     4

#define RG_IOTADC_VREFP_LORLV_MSK                                    0x0000f000
#define RG_IOTADC_VREFP_LORLV_I_MSK                                  0xffff0fff
#define RG_IOTADC_VREFP_LORLV_SFT                                    12
#define RG_IOTADC_VREFP_LORLV_HI                                     15
#define RG_IOTADC_VREFP_LORLV_SZ                                     4

#define RG_EN_TEST_MSK                                               0x00010000
#define RG_EN_TEST_I_MSK                                             0xfffeffff
#define RG_EN_TEST_SFT                                               16
#define RG_EN_TEST_HI                                                16
#define RG_EN_TEST_SZ                                                1

#define RG_EN_TSEL_MSK                                               0x00060000
#define RG_EN_TSEL_I_MSK                                             0xfff9ffff
#define RG_EN_TSEL_SFT                                               17
#define RG_EN_TSEL_HI                                                18
#define RG_EN_TSEL_SZ                                                2

#define RG_IOTADC_CLK_SEL_MSK                                        0x00380000
#define RG_IOTADC_CLK_SEL_I_MSK                                      0xffc7ffff
#define RG_IOTADC_CLK_SEL_SFT                                        19
#define RG_IOTADC_CLK_SEL_HI                                         21
#define RG_IOTADC_CLK_SEL_SZ                                         3

#define RG_IOTADC_CLK_LS_MSK                                         0x00400000
#define RG_IOTADC_CLK_LS_I_MSK                                       0xffbfffff
#define RG_IOTADC_CLK_LS_SFT                                         22
#define RG_IOTADC_CLK_LS_HI                                          22
#define RG_IOTADC_CLK_LS_SZ                                          1

#define RG_CLK32K_SEL_IOT_MSK                                        0x00800000
#define RG_CLK32K_SEL_IOT_I_MSK                                      0xff7fffff
#define RG_CLK32K_SEL_IOT_SFT                                        23
#define RG_CLK32K_SEL_IOT_HI                                         23
#define RG_CLK32K_SEL_IOT_SZ                                         1

#define RG_IOTADC_CLK20M_MAN_MSK                                     0x01000000
#define RG_IOTADC_CLK20M_MAN_I_MSK                                   0xfeffffff
#define RG_IOTADC_CLK20M_MAN_SFT                                     24
#define RG_IOTADC_CLK20M_MAN_HI                                      24
#define RG_IOTADC_CLK20M_MAN_SZ                                      1

#define IOTADC_AUXILIARY_CLK_FREQUENCY_MSK                           0x00000003
#define IOTADC_AUXILIARY_CLK_FREQUENCY_I_MSK                         0xfffffffc
#define IOTADC_AUXILIARY_CLK_FREQUENCY_SFT                           0
#define IOTADC_AUXILIARY_CLK_FREQUENCY_HI                            1
#define IOTADC_AUXILIARY_CLK_FREQUENCY_SZ                            2

#define IOTADC_CLK_KP_INV_MSK                                        0x00000004
#define IOTADC_CLK_KP_INV_I_MSK                                      0xfffffffb
#define IOTADC_CLK_KP_INV_SFT                                        2
#define IOTADC_CLK_KP_INV_HI                                         2
#define IOTADC_CLK_KP_INV_SZ                                         1

#define IOTADC_STS_DR_MSK                                            0x00000001
#define IOTADC_STS_DR_I_MSK                                          0xfffffffe
#define IOTADC_STS_DR_SFT                                            0
#define IOTADC_STS_DR_HI                                             0
#define IOTADC_STS_DR_SZ                                             1

#define IOTADC_STS_FULL_MSK                                          0x00000100
#define IOTADC_STS_FULL_I_MSK                                        0xfffffeff
#define IOTADC_STS_FULL_SFT                                          8
#define IOTADC_STS_FULL_HI                                           8
#define IOTADC_STS_FULL_SZ                                           1

#define IOTADC_STS_OE_MSK                                            0x00000200
#define IOTADC_STS_OE_I_MSK                                          0xfffffdff
#define IOTADC_STS_OE_SFT                                            9
#define IOTADC_STS_OE_HI                                             9
#define IOTADC_STS_OE_SZ                                             1

#define IOTADC_STS_PIPE_MSK                                          0x00ff0000
#define IOTADC_STS_PIPE_I_MSK                                        0xff00ffff
#define IOTADC_STS_PIPE_SFT                                          16
#define IOTADC_STS_PIPE_HI                                           23
#define IOTADC_STS_PIPE_SZ                                           8

#define IOTADC_DATA_MSK                                              0xffffffff
#define IOTADC_DATA_I_MSK                                            0x00000000
#define IOTADC_DATA_SFT                                              0
#define IOTADC_DATA_HI                                               31
#define IOTADC_DATA_SZ                                               32

#define IOTADC_FIFO_THD_MSK                                          0x00000007
#define IOTADC_FIFO_THD_I_MSK                                        0xfffffff8
#define IOTADC_FIFO_THD_SFT                                          0
#define IOTADC_FIFO_THD_HI                                           2
#define IOTADC_FIFO_THD_SZ                                           3

#define IOTADC_FIFO_RST_MSK                                          0x00000008
#define IOTADC_FIFO_RST_I_MSK                                        0xfffffff7
#define IOTADC_FIFO_RST_SFT                                          3
#define IOTADC_FIFO_RST_HI                                           3
#define IOTADC_FIFO_RST_SZ                                           1

#define RG_EN_IOTADC_CAL_MSK                                         0x00000001
#define RG_EN_IOTADC_CAL_I_MSK                                       0xfffffffe
#define RG_EN_IOTADC_CAL_SFT                                         0
#define RG_EN_IOTADC_CAL_HI                                          0
#define RG_EN_IOTADC_CAL_SZ                                          1

#define RG_IOTADC_CALVHI_MSK                                         0x00000002
#define RG_IOTADC_CALVHI_I_MSK                                       0xfffffffd
#define RG_IOTADC_CALVHI_SFT                                         1
#define RG_IOTADC_CALVHI_HI                                          1
#define RG_IOTADC_CALVHI_SZ                                          1

#define RG_IOTADC_CALVSEL_MSK                                        0x00000004
#define RG_IOTADC_CALVSEL_I_MSK                                      0xfffffffb
#define RG_IOTADC_CALVSEL_SFT                                        2
#define RG_IOTADC_CALVSEL_HI                                         2
#define RG_IOTADC_CALVSEL_SZ                                         1

#define RG_IOTADC_DMY_MSK                                            0x0000003f
#define RG_IOTADC_DMY_I_MSK                                          0xffffffc0
#define RG_IOTADC_DMY_SFT                                            0
#define RG_IOTADC_DMY_HI                                             5
#define RG_IOTADC_DMY_SZ                                             6

#define IOTADC_CH_SEL_PIPE_0_MSK                                     0x0000000f
#define IOTADC_CH_SEL_PIPE_0_I_MSK                                   0xfffffff0
#define IOTADC_CH_SEL_PIPE_0_SFT                                     0
#define IOTADC_CH_SEL_PIPE_0_HI                                      3
#define IOTADC_CH_SEL_PIPE_0_SZ                                      4

#define IOTADC_CH_SEL_PIPE_1_MSK                                     0x000000f0
#define IOTADC_CH_SEL_PIPE_1_I_MSK                                   0xffffff0f
#define IOTADC_CH_SEL_PIPE_1_SFT                                     4
#define IOTADC_CH_SEL_PIPE_1_HI                                      7
#define IOTADC_CH_SEL_PIPE_1_SZ                                      4

#define IOTADC_CH_SEL_PIPE_2_MSK                                     0x00000f00
#define IOTADC_CH_SEL_PIPE_2_I_MSK                                   0xfffff0ff
#define IOTADC_CH_SEL_PIPE_2_SFT                                     8
#define IOTADC_CH_SEL_PIPE_2_HI                                      11
#define IOTADC_CH_SEL_PIPE_2_SZ                                      4

#define IOTADC_CH_SEL_PIPE_3_MSK                                     0x0000f000
#define IOTADC_CH_SEL_PIPE_3_I_MSK                                   0xffff0fff
#define IOTADC_CH_SEL_PIPE_3_SFT                                     12
#define IOTADC_CH_SEL_PIPE_3_HI                                      15
#define IOTADC_CH_SEL_PIPE_3_SZ                                      4

#define IOTADC_CH_SEL_PIPE_4_MSK                                     0x000f0000
#define IOTADC_CH_SEL_PIPE_4_I_MSK                                   0xfff0ffff
#define IOTADC_CH_SEL_PIPE_4_SFT                                     16
#define IOTADC_CH_SEL_PIPE_4_HI                                      19
#define IOTADC_CH_SEL_PIPE_4_SZ                                      4

#define IOTADC_CH_SEL_PIPE_5_MSK                                     0x00f00000
#define IOTADC_CH_SEL_PIPE_5_I_MSK                                   0xff0fffff
#define IOTADC_CH_SEL_PIPE_5_SFT                                     20
#define IOTADC_CH_SEL_PIPE_5_HI                                      23
#define IOTADC_CH_SEL_PIPE_5_SZ                                      4

#define IOTADC_CH_SEL_PIPE_6_MSK                                     0x0f000000
#define IOTADC_CH_SEL_PIPE_6_I_MSK                                   0xf0ffffff
#define IOTADC_CH_SEL_PIPE_6_SFT                                     24
#define IOTADC_CH_SEL_PIPE_6_HI                                      27
#define IOTADC_CH_SEL_PIPE_6_SZ                                      4

#define IOTADC_CH_SEL_PIPE_7_MSK                                     0xf0000000
#define IOTADC_CH_SEL_PIPE_7_I_MSK                                   0x0fffffff
#define IOTADC_CH_SEL_PIPE_7_SFT                                     28
#define IOTADC_CH_SEL_PIPE_7_HI                                      31
#define IOTADC_CH_SEL_PIPE_7_SZ                                      4

#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_0_MSK                         0x0000003f
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_0_I_MSK                       0xffffffc0
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_0_SFT                         0
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_0_HI                          5
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_0_SZ                          6

#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_1_MSK                         0x00003f00
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_1_I_MSK                       0xffffc0ff
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_1_SFT                         8
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_1_HI                          13
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_1_SZ                          6

#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_2_MSK                         0x003f0000
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_2_I_MSK                       0xffc0ffff
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_2_SFT                         16
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_2_HI                          21
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_2_SZ                          6

#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_3_MSK                         0x3f000000
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_3_I_MSK                       0xc0ffffff
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_3_SFT                         24
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_3_HI                          29
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_3_SZ                          6

#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_4_MSK                         0x0000003f
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_4_I_MSK                       0xffffffc0
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_4_SFT                         0
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_4_HI                          5
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_4_SZ                          6

#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_5_MSK                         0x00003f00
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_5_I_MSK                       0xffffc0ff
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_5_SFT                         8
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_5_HI                          13
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_5_SZ                          6

#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_6_MSK                         0x003f0000
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_6_I_MSK                       0xffc0ffff
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_6_SFT                         16
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_6_HI                          21
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_6_SZ                          6

#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_7_MSK                         0x3f000000
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_7_I_MSK                       0xc0ffffff
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_7_SFT                         24
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_7_HI                          29
#define IOTADC_TRIGGER_SIGNAL_SEL_PIPE_7_SZ                          6

#define IOTADC_PIPE_0_LATCH_MSK                                      0x00000001
#define IOTADC_PIPE_0_LATCH_I_MSK                                    0xfffffffe
#define IOTADC_PIPE_0_LATCH_SFT                                      0
#define IOTADC_PIPE_0_LATCH_HI                                       0
#define IOTADC_PIPE_0_LATCH_SZ                                       1

#define IOTADC_PIPE_1_LATCH_MSK                                      0x00000002
#define IOTADC_PIPE_1_LATCH_I_MSK                                    0xfffffffd
#define IOTADC_PIPE_1_LATCH_SFT                                      1
#define IOTADC_PIPE_1_LATCH_HI                                       1
#define IOTADC_PIPE_1_LATCH_SZ                                       1

#define IOTADC_PIPE_2_LATCH_MSK                                      0x00000004
#define IOTADC_PIPE_2_LATCH_I_MSK                                    0xfffffffb
#define IOTADC_PIPE_2_LATCH_SFT                                      2
#define IOTADC_PIPE_2_LATCH_HI                                       2
#define IOTADC_PIPE_2_LATCH_SZ                                       1

#define IOTADC_PIPE_3_LATCH_MSK                                      0x00000008
#define IOTADC_PIPE_3_LATCH_I_MSK                                    0xfffffff7
#define IOTADC_PIPE_3_LATCH_SFT                                      3
#define IOTADC_PIPE_3_LATCH_HI                                       3
#define IOTADC_PIPE_3_LATCH_SZ                                       1

#define IOTADC_PIPE_4_LATCH_MSK                                      0x00000010
#define IOTADC_PIPE_4_LATCH_I_MSK                                    0xffffffef
#define IOTADC_PIPE_4_LATCH_SFT                                      4
#define IOTADC_PIPE_4_LATCH_HI                                       4
#define IOTADC_PIPE_4_LATCH_SZ                                       1

#define IOTADC_PIPE_5_LATCH_MSK                                      0x00000020
#define IOTADC_PIPE_5_LATCH_I_MSK                                    0xffffffdf
#define IOTADC_PIPE_5_LATCH_SFT                                      5
#define IOTADC_PIPE_5_LATCH_HI                                       5
#define IOTADC_PIPE_5_LATCH_SZ                                       1

#define IOTADC_PIPE_6_LATCH_MSK                                      0x00000040
#define IOTADC_PIPE_6_LATCH_I_MSK                                    0xffffffbf
#define IOTADC_PIPE_6_LATCH_SFT                                      6
#define IOTADC_PIPE_6_LATCH_HI                                       6
#define IOTADC_PIPE_6_LATCH_SZ                                       1

#define IOTADC_PIPE_7_LATCH_MSK                                      0x00000080
#define IOTADC_PIPE_7_LATCH_I_MSK                                    0xffffff7f
#define IOTADC_PIPE_7_LATCH_SFT                                      7
#define IOTADC_PIPE_7_LATCH_HI                                       7
#define IOTADC_PIPE_7_LATCH_SZ                                       1

#define IOTADC_TRIGGER_EVENT_EN_PIPE_0_MSK                           0x000000ff
#define IOTADC_TRIGGER_EVENT_EN_PIPE_0_I_MSK                         0xffffff00
#define IOTADC_TRIGGER_EVENT_EN_PIPE_0_SFT                           0
#define IOTADC_TRIGGER_EVENT_EN_PIPE_0_HI                            7
#define IOTADC_TRIGGER_EVENT_EN_PIPE_0_SZ                            8

#define IOTADC_TRIGGER_EVENT_EN_PIPE_1_MSK                           0x00ff0000
#define IOTADC_TRIGGER_EVENT_EN_PIPE_1_I_MSK                         0xff00ffff
#define IOTADC_TRIGGER_EVENT_EN_PIPE_1_SFT                           16
#define IOTADC_TRIGGER_EVENT_EN_PIPE_1_HI                            23
#define IOTADC_TRIGGER_EVENT_EN_PIPE_1_SZ                            8

#define IOTADC_TRIGGER_EVENT_EN_PIPE_2_MSK                           0x000000ff
#define IOTADC_TRIGGER_EVENT_EN_PIPE_2_I_MSK                         0xffffff00
#define IOTADC_TRIGGER_EVENT_EN_PIPE_2_SFT                           0
#define IOTADC_TRIGGER_EVENT_EN_PIPE_2_HI                            7
#define IOTADC_TRIGGER_EVENT_EN_PIPE_2_SZ                            8

#define IOTADC_TRIGGER_EVENT_EN_PIPE_3_MSK                           0x00ff0000
#define IOTADC_TRIGGER_EVENT_EN_PIPE_3_I_MSK                         0xff00ffff
#define IOTADC_TRIGGER_EVENT_EN_PIPE_3_SFT                           16
#define IOTADC_TRIGGER_EVENT_EN_PIPE_3_HI                            23
#define IOTADC_TRIGGER_EVENT_EN_PIPE_3_SZ                            8

#define IOTADC_TRIGGER_EVENT_EN_PIPE_4_MSK                           0x000000ff
#define IOTADC_TRIGGER_EVENT_EN_PIPE_4_I_MSK                         0xffffff00
#define IOTADC_TRIGGER_EVENT_EN_PIPE_4_SFT                           0
#define IOTADC_TRIGGER_EVENT_EN_PIPE_4_HI                            7
#define IOTADC_TRIGGER_EVENT_EN_PIPE_4_SZ                            8

#define IOTADC_TRIGGER_EVENT_EN_PIPE_5_MSK                           0x00ff0000
#define IOTADC_TRIGGER_EVENT_EN_PIPE_5_I_MSK                         0xff00ffff
#define IOTADC_TRIGGER_EVENT_EN_PIPE_5_SFT                           16
#define IOTADC_TRIGGER_EVENT_EN_PIPE_5_HI                            23
#define IOTADC_TRIGGER_EVENT_EN_PIPE_5_SZ                            8

#define IOTADC_TRIGGER_EVENT_EN_PIPE_6_MSK                           0x000000ff
#define IOTADC_TRIGGER_EVENT_EN_PIPE_6_I_MSK                         0xffffff00
#define IOTADC_TRIGGER_EVENT_EN_PIPE_6_SFT                           0
#define IOTADC_TRIGGER_EVENT_EN_PIPE_6_HI                            7
#define IOTADC_TRIGGER_EVENT_EN_PIPE_6_SZ                            8

#define IOTADC_TRIGGER_EVENT_EN_PIPE_7_MSK                           0x00ff0000
#define IOTADC_TRIGGER_EVENT_EN_PIPE_7_I_MSK                         0xff00ffff
#define IOTADC_TRIGGER_EVENT_EN_PIPE_7_SFT                           16
#define IOTADC_TRIGGER_EVENT_EN_PIPE_7_HI                            23
#define IOTADC_TRIGGER_EVENT_EN_PIPE_7_SZ                            8

#define IOTADC_DECIMATE_ORDER_PIPE_0_MSK                             0x00000007
#define IOTADC_DECIMATE_ORDER_PIPE_0_I_MSK                           0xfffffff8
#define IOTADC_DECIMATE_ORDER_PIPE_0_SFT                             0
#define IOTADC_DECIMATE_ORDER_PIPE_0_HI                              2
#define IOTADC_DECIMATE_ORDER_PIPE_0_SZ                              3

#define IOTADC_DECIMATE_ORDER_PIPE_1_MSK                             0x00000700
#define IOTADC_DECIMATE_ORDER_PIPE_1_I_MSK                           0xfffff8ff
#define IOTADC_DECIMATE_ORDER_PIPE_1_SFT                             8
#define IOTADC_DECIMATE_ORDER_PIPE_1_HI                              10
#define IOTADC_DECIMATE_ORDER_PIPE_1_SZ                              3

#define IOTADC_DECIMATE_ORDER_PIPE_2_MSK                             0x00070000
#define IOTADC_DECIMATE_ORDER_PIPE_2_I_MSK                           0xfff8ffff
#define IOTADC_DECIMATE_ORDER_PIPE_2_SFT                             16
#define IOTADC_DECIMATE_ORDER_PIPE_2_HI                              18
#define IOTADC_DECIMATE_ORDER_PIPE_2_SZ                              3

#define IOTADC_DECIMATE_ORDER_PIPE_3_MSK                             0x07000000
#define IOTADC_DECIMATE_ORDER_PIPE_3_I_MSK                           0xf8ffffff
#define IOTADC_DECIMATE_ORDER_PIPE_3_SFT                             24
#define IOTADC_DECIMATE_ORDER_PIPE_3_HI                              26
#define IOTADC_DECIMATE_ORDER_PIPE_3_SZ                              3

#define IOTADC_DECIMATE_ORDER_PIPE_4_MSK                             0x00000007
#define IOTADC_DECIMATE_ORDER_PIPE_4_I_MSK                           0xfffffff8
#define IOTADC_DECIMATE_ORDER_PIPE_4_SFT                             0
#define IOTADC_DECIMATE_ORDER_PIPE_4_HI                              2
#define IOTADC_DECIMATE_ORDER_PIPE_4_SZ                              3

#define IOTADC_DECIMATE_ORDER_PIPE_5_MSK                             0x00000700
#define IOTADC_DECIMATE_ORDER_PIPE_5_I_MSK                           0xfffff8ff
#define IOTADC_DECIMATE_ORDER_PIPE_5_SFT                             8
#define IOTADC_DECIMATE_ORDER_PIPE_5_HI                              10
#define IOTADC_DECIMATE_ORDER_PIPE_5_SZ                              3

#define IOTADC_DECIMATE_ORDER_PIPE_6_MSK                             0x00070000
#define IOTADC_DECIMATE_ORDER_PIPE_6_I_MSK                           0xfff8ffff
#define IOTADC_DECIMATE_ORDER_PIPE_6_SFT                             16
#define IOTADC_DECIMATE_ORDER_PIPE_6_HI                              18
#define IOTADC_DECIMATE_ORDER_PIPE_6_SZ                              3

#define IOTADC_DECIMATE_ORDER_PIPE_7_MSK                             0x07000000
#define IOTADC_DECIMATE_ORDER_PIPE_7_I_MSK                           0xf8ffffff
#define IOTADC_DECIMATE_ORDER_PIPE_7_SFT                             24
#define IOTADC_DECIMATE_ORDER_PIPE_7_HI                              26
#define IOTADC_DECIMATE_ORDER_PIPE_7_SZ                              3

#define IOTADC_DELAY_PIPE_0_MSK                                      0x00000fff
#define IOTADC_DELAY_PIPE_0_I_MSK                                    0xfffff000
#define IOTADC_DELAY_PIPE_0_SFT                                      0
#define IOTADC_DELAY_PIPE_0_HI                                       11
#define IOTADC_DELAY_PIPE_0_SZ                                       12

#define IOTADC_DELAY_PIPE_1_MSK                                      0x0fff0000
#define IOTADC_DELAY_PIPE_1_I_MSK                                    0xf000ffff
#define IOTADC_DELAY_PIPE_1_SFT                                      16
#define IOTADC_DELAY_PIPE_1_HI                                       27
#define IOTADC_DELAY_PIPE_1_SZ                                       12

#define IOTADC_DELAY_PIPE_2_MSK                                      0x00000fff
#define IOTADC_DELAY_PIPE_2_I_MSK                                    0xfffff000
#define IOTADC_DELAY_PIPE_2_SFT                                      0
#define IOTADC_DELAY_PIPE_2_HI                                       11
#define IOTADC_DELAY_PIPE_2_SZ                                       12

#define IOTADC_DELAY_PIPE_3_MSK                                      0x0fff0000
#define IOTADC_DELAY_PIPE_3_I_MSK                                    0xf000ffff
#define IOTADC_DELAY_PIPE_3_SFT                                      16
#define IOTADC_DELAY_PIPE_3_HI                                       27
#define IOTADC_DELAY_PIPE_3_SZ                                       12

#define IOTADC_DELAY_PIPE_4_MSK                                      0x00000fff
#define IOTADC_DELAY_PIPE_4_I_MSK                                    0xfffff000
#define IOTADC_DELAY_PIPE_4_SFT                                      0
#define IOTADC_DELAY_PIPE_4_HI                                       11
#define IOTADC_DELAY_PIPE_4_SZ                                       12

#define IOTADC_DELAY_PIPE_5_MSK                                      0x0fff0000
#define IOTADC_DELAY_PIPE_5_I_MSK                                    0xf000ffff
#define IOTADC_DELAY_PIPE_5_SFT                                      16
#define IOTADC_DELAY_PIPE_5_HI                                       27
#define IOTADC_DELAY_PIPE_5_SZ                                       12

#define IOTADC_DELAY_PIPE_6_MSK                                      0x00000fff
#define IOTADC_DELAY_PIPE_6_I_MSK                                    0xfffff000
#define IOTADC_DELAY_PIPE_6_SFT                                      0
#define IOTADC_DELAY_PIPE_6_HI                                       11
#define IOTADC_DELAY_PIPE_6_SZ                                       12

#define IOTADC_DELAY_PIPE_7_MSK                                      0x0fff0000
#define IOTADC_DELAY_PIPE_7_I_MSK                                    0xf000ffff
#define IOTADC_DELAY_PIPE_7_SFT                                      16
#define IOTADC_DELAY_PIPE_7_HI                                       27
#define IOTADC_DELAY_PIPE_7_SZ                                       12

#define IOTADC_FORGET_FACTOR_PIPE_0_MSK                              0x00000007
#define IOTADC_FORGET_FACTOR_PIPE_0_I_MSK                            0xfffffff8
#define IOTADC_FORGET_FACTOR_PIPE_0_SFT                              0
#define IOTADC_FORGET_FACTOR_PIPE_0_HI                               2
#define IOTADC_FORGET_FACTOR_PIPE_0_SZ                               3

#define IOTADC_FORGET_FACTOR_PIPE_1_MSK                              0x00000700
#define IOTADC_FORGET_FACTOR_PIPE_1_I_MSK                            0xfffff8ff
#define IOTADC_FORGET_FACTOR_PIPE_1_SFT                              8
#define IOTADC_FORGET_FACTOR_PIPE_1_HI                               10
#define IOTADC_FORGET_FACTOR_PIPE_1_SZ                               3

#define IOTADC_FORGET_FACTOR_PIPE_2_MSK                              0x00070000
#define IOTADC_FORGET_FACTOR_PIPE_2_I_MSK                            0xfff8ffff
#define IOTADC_FORGET_FACTOR_PIPE_2_SFT                              16
#define IOTADC_FORGET_FACTOR_PIPE_2_HI                               18
#define IOTADC_FORGET_FACTOR_PIPE_2_SZ                               3

#define IOTADC_FORGET_FACTOR_PIPE_3_MSK                              0x07000000
#define IOTADC_FORGET_FACTOR_PIPE_3_I_MSK                            0xf8ffffff
#define IOTADC_FORGET_FACTOR_PIPE_3_SFT                              24
#define IOTADC_FORGET_FACTOR_PIPE_3_HI                               26
#define IOTADC_FORGET_FACTOR_PIPE_3_SZ                               3

#define IOTADC_FORGET_FACTOR_PIPE_4_MSK                              0x00000007
#define IOTADC_FORGET_FACTOR_PIPE_4_I_MSK                            0xfffffff8
#define IOTADC_FORGET_FACTOR_PIPE_4_SFT                              0
#define IOTADC_FORGET_FACTOR_PIPE_4_HI                               2
#define IOTADC_FORGET_FACTOR_PIPE_4_SZ                               3

#define IOTADC_FORGET_FACTOR_PIPE_5_MSK                              0x00000700
#define IOTADC_FORGET_FACTOR_PIPE_5_I_MSK                            0xfffff8ff
#define IOTADC_FORGET_FACTOR_PIPE_5_SFT                              8
#define IOTADC_FORGET_FACTOR_PIPE_5_HI                               10
#define IOTADC_FORGET_FACTOR_PIPE_5_SZ                               3

#define IOTADC_FORGET_FACTOR_PIPE_6_MSK                              0x00070000
#define IOTADC_FORGET_FACTOR_PIPE_6_I_MSK                            0xfff8ffff
#define IOTADC_FORGET_FACTOR_PIPE_6_SFT                              16
#define IOTADC_FORGET_FACTOR_PIPE_6_HI                               18
#define IOTADC_FORGET_FACTOR_PIPE_6_SZ                               3

#define IOTADC_FORGET_FACTOR_PIPE_7_MSK                              0x07000000
#define IOTADC_FORGET_FACTOR_PIPE_7_I_MSK                            0xf8ffffff
#define IOTADC_FORGET_FACTOR_PIPE_7_SFT                              24
#define IOTADC_FORGET_FACTOR_PIPE_7_HI                               26
#define IOTADC_FORGET_FACTOR_PIPE_7_SZ                               3

#define IOTADC_LATCH_THRESHOLD_PIPE_0_MSK                            0x00000fff
#define IOTADC_LATCH_THRESHOLD_PIPE_0_I_MSK                          0xfffff000
#define IOTADC_LATCH_THRESHOLD_PIPE_0_SFT                            0
#define IOTADC_LATCH_THRESHOLD_PIPE_0_HI                             11
#define IOTADC_LATCH_THRESHOLD_PIPE_0_SZ                             12

#define IOTADC_LATCH_GEQ_PIPE_0_MSK                                  0x00001000
#define IOTADC_LATCH_GEQ_PIPE_0_I_MSK                                0xffffefff
#define IOTADC_LATCH_GEQ_PIPE_0_SFT                                  12
#define IOTADC_LATCH_GEQ_PIPE_0_HI                                   12
#define IOTADC_LATCH_GEQ_PIPE_0_SZ                                   1

#define IOTADC_LATCH_THRESHOLD_PIPE_1_MSK                            0x0fff0000
#define IOTADC_LATCH_THRESHOLD_PIPE_1_I_MSK                          0xf000ffff
#define IOTADC_LATCH_THRESHOLD_PIPE_1_SFT                            16
#define IOTADC_LATCH_THRESHOLD_PIPE_1_HI                             27
#define IOTADC_LATCH_THRESHOLD_PIPE_1_SZ                             12

#define IOTADC_LATCH_GEQ_PIPE_1_MSK                                  0x10000000
#define IOTADC_LATCH_GEQ_PIPE_1_I_MSK                                0xefffffff
#define IOTADC_LATCH_GEQ_PIPE_1_SFT                                  28
#define IOTADC_LATCH_GEQ_PIPE_1_HI                                   28
#define IOTADC_LATCH_GEQ_PIPE_1_SZ                                   1

#define IOTADC_LATCH_THRESHOLD_PIPE_2_MSK                            0x00000fff
#define IOTADC_LATCH_THRESHOLD_PIPE_2_I_MSK                          0xfffff000
#define IOTADC_LATCH_THRESHOLD_PIPE_2_SFT                            0
#define IOTADC_LATCH_THRESHOLD_PIPE_2_HI                             11
#define IOTADC_LATCH_THRESHOLD_PIPE_2_SZ                             12

#define IOTADC_LATCH_GEQ_PIPE_2_MSK                                  0x00001000
#define IOTADC_LATCH_GEQ_PIPE_2_I_MSK                                0xffffefff
#define IOTADC_LATCH_GEQ_PIPE_2_SFT                                  12
#define IOTADC_LATCH_GEQ_PIPE_2_HI                                   12
#define IOTADC_LATCH_GEQ_PIPE_2_SZ                                   1

#define IOTADC_LATCH_THRESHOLD_PIPE_3_MSK                            0x0fff0000
#define IOTADC_LATCH_THRESHOLD_PIPE_3_I_MSK                          0xf000ffff
#define IOTADC_LATCH_THRESHOLD_PIPE_3_SFT                            16
#define IOTADC_LATCH_THRESHOLD_PIPE_3_HI                             27
#define IOTADC_LATCH_THRESHOLD_PIPE_3_SZ                             12

#define IOTADC_LATCH_GEQ_PIPE_3_MSK                                  0x10000000
#define IOTADC_LATCH_GEQ_PIPE_3_I_MSK                                0xefffffff
#define IOTADC_LATCH_GEQ_PIPE_3_SFT                                  28
#define IOTADC_LATCH_GEQ_PIPE_3_HI                                   28
#define IOTADC_LATCH_GEQ_PIPE_3_SZ                                   1

#define IOTADC_LATCH_THRESHOLD_PIPE_4_MSK                            0x00000fff
#define IOTADC_LATCH_THRESHOLD_PIPE_4_I_MSK                          0xfffff000
#define IOTADC_LATCH_THRESHOLD_PIPE_4_SFT                            0
#define IOTADC_LATCH_THRESHOLD_PIPE_4_HI                             11
#define IOTADC_LATCH_THRESHOLD_PIPE_4_SZ                             12

#define IOTADC_LATCH_GEQ_PIPE_4_MSK                                  0x00001000
#define IOTADC_LATCH_GEQ_PIPE_4_I_MSK                                0xffffefff
#define IOTADC_LATCH_GEQ_PIPE_4_SFT                                  12
#define IOTADC_LATCH_GEQ_PIPE_4_HI                                   12
#define IOTADC_LATCH_GEQ_PIPE_4_SZ                                   1

#define IOTADC_LATCH_THRESHOLD_PIPE_5_MSK                            0x0fff0000
#define IOTADC_LATCH_THRESHOLD_PIPE_5_I_MSK                          0xf000ffff
#define IOTADC_LATCH_THRESHOLD_PIPE_5_SFT                            16
#define IOTADC_LATCH_THRESHOLD_PIPE_5_HI                             27
#define IOTADC_LATCH_THRESHOLD_PIPE_5_SZ                             12

#define IOTADC_LATCH_GEQ_PIPE_5_MSK                                  0x10000000
#define IOTADC_LATCH_GEQ_PIPE_5_I_MSK                                0xefffffff
#define IOTADC_LATCH_GEQ_PIPE_5_SFT                                  28
#define IOTADC_LATCH_GEQ_PIPE_5_HI                                   28
#define IOTADC_LATCH_GEQ_PIPE_5_SZ                                   1

#define IOTADC_LATCH_THRESHOLD_PIPE_6_MSK                            0x00000fff
#define IOTADC_LATCH_THRESHOLD_PIPE_6_I_MSK                          0xfffff000
#define IOTADC_LATCH_THRESHOLD_PIPE_6_SFT                            0
#define IOTADC_LATCH_THRESHOLD_PIPE_6_HI                             11
#define IOTADC_LATCH_THRESHOLD_PIPE_6_SZ                             12

#define IOTADC_LATCH_GEQ_PIPE_6_MSK                                  0x00001000
#define IOTADC_LATCH_GEQ_PIPE_6_I_MSK                                0xffffefff
#define IOTADC_LATCH_GEQ_PIPE_6_SFT                                  12
#define IOTADC_LATCH_GEQ_PIPE_6_HI                                   12
#define IOTADC_LATCH_GEQ_PIPE_6_SZ                                   1

#define IOTADC_LATCH_THRESHOLD_PIPE_7_MSK                            0x0fff0000
#define IOTADC_LATCH_THRESHOLD_PIPE_7_I_MSK                          0xf000ffff
#define IOTADC_LATCH_THRESHOLD_PIPE_7_SFT                            16
#define IOTADC_LATCH_THRESHOLD_PIPE_7_HI                             27
#define IOTADC_LATCH_THRESHOLD_PIPE_7_SZ                             12

#define IOTADC_LATCH_GEQ_PIPE_7_MSK                                  0x10000000
#define IOTADC_LATCH_GEQ_PIPE_7_I_MSK                                0xefffffff
#define IOTADC_LATCH_GEQ_PIPE_7_SFT                                  28
#define IOTADC_LATCH_GEQ_PIPE_7_HI                                   28
#define IOTADC_LATCH_GEQ_PIPE_7_SZ                                   1

#define IOTADC_IRQ_EN_PIPE_0_MSK                                     0x00000001
#define IOTADC_IRQ_EN_PIPE_0_I_MSK                                   0xfffffffe
#define IOTADC_IRQ_EN_PIPE_0_SFT                                     0
#define IOTADC_IRQ_EN_PIPE_0_HI                                      0
#define IOTADC_IRQ_EN_PIPE_0_SZ                                      1

#define IOTADC_IRQ_EN_PIPE_1_MSK                                     0x00000002
#define IOTADC_IRQ_EN_PIPE_1_I_MSK                                   0xfffffffd
#define IOTADC_IRQ_EN_PIPE_1_SFT                                     1
#define IOTADC_IRQ_EN_PIPE_1_HI                                      1
#define IOTADC_IRQ_EN_PIPE_1_SZ                                      1

#define IOTADC_IRQ_EN_PIPE_2_MSK                                     0x00000004
#define IOTADC_IRQ_EN_PIPE_2_I_MSK                                   0xfffffffb
#define IOTADC_IRQ_EN_PIPE_2_SFT                                     2
#define IOTADC_IRQ_EN_PIPE_2_HI                                      2
#define IOTADC_IRQ_EN_PIPE_2_SZ                                      1

#define IOTADC_IRQ_EN_PIPE_3_MSK                                     0x00000008
#define IOTADC_IRQ_EN_PIPE_3_I_MSK                                   0xfffffff7
#define IOTADC_IRQ_EN_PIPE_3_SFT                                     3
#define IOTADC_IRQ_EN_PIPE_3_HI                                      3
#define IOTADC_IRQ_EN_PIPE_3_SZ                                      1

#define IOTADC_IRQ_EN_PIPE_4_MSK                                     0x00000010
#define IOTADC_IRQ_EN_PIPE_4_I_MSK                                   0xffffffef
#define IOTADC_IRQ_EN_PIPE_4_SFT                                     4
#define IOTADC_IRQ_EN_PIPE_4_HI                                      4
#define IOTADC_IRQ_EN_PIPE_4_SZ                                      1

#define IOTADC_IRQ_EN_PIPE_5_MSK                                     0x00000020
#define IOTADC_IRQ_EN_PIPE_5_I_MSK                                   0xffffffdf
#define IOTADC_IRQ_EN_PIPE_5_SFT                                     5
#define IOTADC_IRQ_EN_PIPE_5_HI                                      5
#define IOTADC_IRQ_EN_PIPE_5_SZ                                      1

#define IOTADC_IRQ_EN_PIPE_6_MSK                                     0x00000040
#define IOTADC_IRQ_EN_PIPE_6_I_MSK                                   0xffffffbf
#define IOTADC_IRQ_EN_PIPE_6_SFT                                     6
#define IOTADC_IRQ_EN_PIPE_6_HI                                      6
#define IOTADC_IRQ_EN_PIPE_6_SZ                                      1

#define IOTADC_IRQ_EN_PIPE_7_MSK                                     0x00000080
#define IOTADC_IRQ_EN_PIPE_7_I_MSK                                   0xffffff7f
#define IOTADC_IRQ_EN_PIPE_7_SFT                                     7
#define IOTADC_IRQ_EN_PIPE_7_HI                                      7
#define IOTADC_IRQ_EN_PIPE_7_SZ                                      1

#define IOTADC_FIFO_SRC_EN_PIPE_0_MSK                                0x00000001
#define IOTADC_FIFO_SRC_EN_PIPE_0_I_MSK                              0xfffffffe
#define IOTADC_FIFO_SRC_EN_PIPE_0_SFT                                0
#define IOTADC_FIFO_SRC_EN_PIPE_0_HI                                 0
#define IOTADC_FIFO_SRC_EN_PIPE_0_SZ                                 1

#define IOTADC_FIFO_SRC_EN_PIPE_1_MSK                                0x00000002
#define IOTADC_FIFO_SRC_EN_PIPE_1_I_MSK                              0xfffffffd
#define IOTADC_FIFO_SRC_EN_PIPE_1_SFT                                1
#define IOTADC_FIFO_SRC_EN_PIPE_1_HI                                 1
#define IOTADC_FIFO_SRC_EN_PIPE_1_SZ                                 1

#define IOTADC_FIFO_SRC_EN_PIPE_2_MSK                                0x00000004
#define IOTADC_FIFO_SRC_EN_PIPE_2_I_MSK                              0xfffffffb
#define IOTADC_FIFO_SRC_EN_PIPE_2_SFT                                2
#define IOTADC_FIFO_SRC_EN_PIPE_2_HI                                 2
#define IOTADC_FIFO_SRC_EN_PIPE_2_SZ                                 1

#define IOTADC_FIFO_SRC_EN_PIPE_3_MSK                                0x00000008
#define IOTADC_FIFO_SRC_EN_PIPE_3_I_MSK                              0xfffffff7
#define IOTADC_FIFO_SRC_EN_PIPE_3_SFT                                3
#define IOTADC_FIFO_SRC_EN_PIPE_3_HI                                 3
#define IOTADC_FIFO_SRC_EN_PIPE_3_SZ                                 1

#define IOTADC_FIFO_SRC_EN_PIPE_4_MSK                                0x00000010
#define IOTADC_FIFO_SRC_EN_PIPE_4_I_MSK                              0xffffffef
#define IOTADC_FIFO_SRC_EN_PIPE_4_SFT                                4
#define IOTADC_FIFO_SRC_EN_PIPE_4_HI                                 4
#define IOTADC_FIFO_SRC_EN_PIPE_4_SZ                                 1

#define IOTADC_FIFO_SRC_EN_PIPE_5_MSK                                0x00000020
#define IOTADC_FIFO_SRC_EN_PIPE_5_I_MSK                              0xffffffdf
#define IOTADC_FIFO_SRC_EN_PIPE_5_SFT                                5
#define IOTADC_FIFO_SRC_EN_PIPE_5_HI                                 5
#define IOTADC_FIFO_SRC_EN_PIPE_5_SZ                                 1

#define IOTADC_FIFO_SRC_EN_PIPE_6_MSK                                0x00000040
#define IOTADC_FIFO_SRC_EN_PIPE_6_I_MSK                              0xffffffbf
#define IOTADC_FIFO_SRC_EN_PIPE_6_SFT                                6
#define IOTADC_FIFO_SRC_EN_PIPE_6_HI                                 6
#define IOTADC_FIFO_SRC_EN_PIPE_6_SZ                                 1

#define IOTADC_FIFO_SRC_EN_PIPE_7_MSK                                0x00000080
#define IOTADC_FIFO_SRC_EN_PIPE_7_I_MSK                              0xffffff7f
#define IOTADC_FIFO_SRC_EN_PIPE_7_SFT                                7
#define IOTADC_FIFO_SRC_EN_PIPE_7_HI                                 7
#define IOTADC_FIFO_SRC_EN_PIPE_7_SZ                                 1

#define IOT_ADC_PIPE_0_DATA_MSK                                      0x00000fff
#define IOT_ADC_PIPE_0_DATA_I_MSK                                    0xfffff000
#define IOT_ADC_PIPE_0_DATA_SFT                                      0
#define IOT_ADC_PIPE_0_DATA_HI                                       11
#define IOT_ADC_PIPE_0_DATA_SZ                                       12

#define IOT_ADC_PIPE_0_IDX_MSK                                       0x0000f000
#define IOT_ADC_PIPE_0_IDX_I_MSK                                     0xffff0fff
#define IOT_ADC_PIPE_0_IDX_SFT                                       12
#define IOT_ADC_PIPE_0_IDX_HI                                        15
#define IOT_ADC_PIPE_0_IDX_SZ                                        4

#define IOT_ADC_PIPE_1_DATA_MSK                                      0x00000fff
#define IOT_ADC_PIPE_1_DATA_I_MSK                                    0xfffff000
#define IOT_ADC_PIPE_1_DATA_SFT                                      0
#define IOT_ADC_PIPE_1_DATA_HI                                       11
#define IOT_ADC_PIPE_1_DATA_SZ                                       12

#define IOT_ADC_PIPE_1_IDX_MSK                                       0x0000f000
#define IOT_ADC_PIPE_1_IDX_I_MSK                                     0xffff0fff
#define IOT_ADC_PIPE_1_IDX_SFT                                       12
#define IOT_ADC_PIPE_1_IDX_HI                                        15
#define IOT_ADC_PIPE_1_IDX_SZ                                        4

#define IOT_ADC_PIPE_2_DATA_MSK                                      0x00000fff
#define IOT_ADC_PIPE_2_DATA_I_MSK                                    0xfffff000
#define IOT_ADC_PIPE_2_DATA_SFT                                      0
#define IOT_ADC_PIPE_2_DATA_HI                                       11
#define IOT_ADC_PIPE_2_DATA_SZ                                       12

#define IOT_ADC_PIPE_2_IDX_MSK                                       0x0000f000
#define IOT_ADC_PIPE_2_IDX_I_MSK                                     0xffff0fff
#define IOT_ADC_PIPE_2_IDX_SFT                                       12
#define IOT_ADC_PIPE_2_IDX_HI                                        15
#define IOT_ADC_PIPE_2_IDX_SZ                                        4

#define IOT_ADC_PIPE_3_DATA_MSK                                      0x00000fff
#define IOT_ADC_PIPE_3_DATA_I_MSK                                    0xfffff000
#define IOT_ADC_PIPE_3_DATA_SFT                                      0
#define IOT_ADC_PIPE_3_DATA_HI                                       11
#define IOT_ADC_PIPE_3_DATA_SZ                                       12

#define IOT_ADC_PIPE_3_IDX_MSK                                       0x0000f000
#define IOT_ADC_PIPE_3_IDX_I_MSK                                     0xffff0fff
#define IOT_ADC_PIPE_3_IDX_SFT                                       12
#define IOT_ADC_PIPE_3_IDX_HI                                        15
#define IOT_ADC_PIPE_3_IDX_SZ                                        4

#define IOT_ADC_PIPE_4_DATA_MSK                                      0x00000fff
#define IOT_ADC_PIPE_4_DATA_I_MSK                                    0xfffff000
#define IOT_ADC_PIPE_4_DATA_SFT                                      0
#define IOT_ADC_PIPE_4_DATA_HI                                       11
#define IOT_ADC_PIPE_4_DATA_SZ                                       12

#define IOT_ADC_PIPE_4_IDX_MSK                                       0x0000f000
#define IOT_ADC_PIPE_4_IDX_I_MSK                                     0xffff0fff
#define IOT_ADC_PIPE_4_IDX_SFT                                       12
#define IOT_ADC_PIPE_4_IDX_HI                                        15
#define IOT_ADC_PIPE_4_IDX_SZ                                        4

#define IOT_ADC_PIPE_5_DATA_MSK                                      0x00000fff
#define IOT_ADC_PIPE_5_DATA_I_MSK                                    0xfffff000
#define IOT_ADC_PIPE_5_DATA_SFT                                      0
#define IOT_ADC_PIPE_5_DATA_HI                                       11
#define IOT_ADC_PIPE_5_DATA_SZ                                       12

#define IOT_ADC_PIPE_5_IDX_MSK                                       0x0000f000
#define IOT_ADC_PIPE_5_IDX_I_MSK                                     0xffff0fff
#define IOT_ADC_PIPE_5_IDX_SFT                                       12
#define IOT_ADC_PIPE_5_IDX_HI                                        15
#define IOT_ADC_PIPE_5_IDX_SZ                                        4

#define IOT_ADC_PIPE_6_DATA_MSK                                      0x00000fff
#define IOT_ADC_PIPE_6_DATA_I_MSK                                    0xfffff000
#define IOT_ADC_PIPE_6_DATA_SFT                                      0
#define IOT_ADC_PIPE_6_DATA_HI                                       11
#define IOT_ADC_PIPE_6_DATA_SZ                                       12

#define IOT_ADC_PIPE_6_IDX_MSK                                       0x0000f000
#define IOT_ADC_PIPE_6_IDX_I_MSK                                     0xffff0fff
#define IOT_ADC_PIPE_6_IDX_SFT                                       12
#define IOT_ADC_PIPE_6_IDX_HI                                        15
#define IOT_ADC_PIPE_6_IDX_SZ                                        4

#define IOT_ADC_PIPE_7_DATA_MSK                                      0x00000fff
#define IOT_ADC_PIPE_7_DATA_I_MSK                                    0xfffff000
#define IOT_ADC_PIPE_7_DATA_SFT                                      0
#define IOT_ADC_PIPE_7_DATA_HI                                       11
#define IOT_ADC_PIPE_7_DATA_SZ                                       12

#define IOT_ADC_PIPE_7_IDX_MSK                                       0x0000f000
#define IOT_ADC_PIPE_7_IDX_I_MSK                                     0xffff0fff
#define IOT_ADC_PIPE_7_IDX_SFT                                       12
#define IOT_ADC_PIPE_7_IDX_HI                                        15
#define IOT_ADC_PIPE_7_IDX_SZ                                        4

#define IOT_ADC_VDD_MSK                                              0x00000fff
#define IOT_ADC_VDD_I_MSK                                            0xfffff000
#define IOT_ADC_VDD_SFT                                              0
#define IOT_ADC_VDD_HI                                               11
#define IOT_ADC_VDD_SZ                                               12

#define IOT_ADC_VDD_VALID_MSK                                        0x00001000
#define IOT_ADC_VDD_VALID_I_MSK                                      0xffffefff
#define IOT_ADC_VDD_VALID_SFT                                        12
#define IOT_ADC_VDD_VALID_HI                                         12
#define IOT_ADC_VDD_VALID_SZ                                         1

#define IOT_ADC_TMP_MSK                                              0x00000fff
#define IOT_ADC_TMP_I_MSK                                            0xfffff000
#define IOT_ADC_TMP_SFT                                              0
#define IOT_ADC_TMP_HI                                               11
#define IOT_ADC_TMP_SZ                                               12

#define IOT_ADC_TMP_VALID_MSK                                        0x00001000
#define IOT_ADC_TMP_VALID_I_MSK                                      0xffffefff
#define IOT_ADC_TMP_VALID_SFT                                        12
#define IOT_ADC_TMP_VALID_HI                                         12
#define IOT_ADC_TMP_VALID_SZ                                         1

#define MANUAL_T_ADDR_MSK                                            0xffffffff
#define MANUAL_T_ADDR_I_MSK                                          0x00000000
#define MANUAL_T_ADDR_SFT                                            0
#define MANUAL_T_ADDR_HI                                             31
#define MANUAL_T_ADDR_SZ                                             32

#define MANUAL_R_ADDR_MSK                                            0xffffffff
#define MANUAL_R_ADDR_I_MSK                                          0x00000000
#define MANUAL_R_ADDR_SFT                                            0
#define MANUAL_R_ADDR_HI                                             31
#define MANUAL_R_ADDR_SZ                                             32

#define FLASH_FRONT_DLY_MSK                                          0x0000000f
#define FLASH_FRONT_DLY_I_MSK                                        0xfffffff0
#define FLASH_FRONT_DLY_SFT                                          0
#define FLASH_FRONT_DLY_HI                                           3
#define FLASH_FRONT_DLY_SZ                                           4

#define FLASH_BACK_DLY_MSK                                           0x000000f0
#define FLASH_BACK_DLY_I_MSK                                         0xffffff0f
#define FLASH_BACK_DLY_SFT                                           4
#define FLASH_BACK_DLY_HI                                            7
#define FLASH_BACK_DLY_SZ                                            4

#define CSN_DLY_MSK                                                  0x00000f00
#define CSN_DLY_I_MSK                                                0xfffff0ff
#define CSN_DLY_SFT                                                  8
#define CSN_DLY_HI                                                   11
#define CSN_DLY_SZ                                                   4

#define INDICATOR_MSK                                                0x000ff000
#define INDICATOR_I_MSK                                              0xfff00fff
#define INDICATOR_SFT                                                12
#define INDICATOR_HI                                                 19
#define INDICATOR_SZ                                                 8

#define DUMY_DLY_MSK                                                 0x00f00000
#define DUMY_DLY_I_MSK                                               0xff0fffff
#define DUMY_DLY_SFT                                                 20
#define DUMY_DLY_HI                                                  23
#define DUMY_DLY_SZ                                                  4

#define MEM_SEL_MSK                                                  0x01000000
#define MEM_SEL_I_MSK                                                0xfeffffff
#define MEM_SEL_SFT                                                  24
#define MEM_SEL_HI                                                   24
#define MEM_SEL_SZ                                                   1

#define SPI_BUSY_MSK                                                 0x00000001
#define SPI_BUSY_I_MSK                                               0xfffffffe
#define SPI_BUSY_SFT                                                 0
#define SPI_BUSY_HI                                                  0
#define SPI_BUSY_SZ                                                  1

#define SPI_FLASH_MODE_MSK                                           0x00000006
#define SPI_FLASH_MODE_I_MSK                                         0xfffffff9
#define SPI_FLASH_MODE_SFT                                           1
#define SPI_FLASH_MODE_HI                                            2
#define SPI_FLASH_MODE_SZ                                            2

#define MANUAL_MODE_BUSY_MSK                                         0x00000008
#define MANUAL_MODE_BUSY_I_MSK                                       0xfffffff7
#define MANUAL_MODE_BUSY_SFT                                         3
#define MANUAL_MODE_BUSY_HI                                          3
#define MANUAL_MODE_BUSY_SZ                                          1

#define FLS_PREFETCH_EN_MSK                                          0x00000010
#define FLS_PREFETCH_EN_I_MSK                                        0xffffffef
#define FLS_PREFETCH_EN_SFT                                          4
#define FLS_PREFETCH_EN_HI                                           4
#define FLS_PREFETCH_EN_SZ                                           1

#define WRAP_EN_MSK                                                  0x00000020
#define WRAP_EN_I_MSK                                                0xffffffdf
#define WRAP_EN_SFT                                                  5
#define WRAP_EN_HI                                                   5
#define WRAP_EN_SZ                                                   1

#define CONTINUE_R_EN_MSK                                            0x00000040
#define CONTINUE_R_EN_I_MSK                                          0xffffffbf
#define CONTINUE_R_EN_SFT                                            6
#define CONTINUE_R_EN_HI                                             6
#define CONTINUE_R_EN_SZ                                             1

#define MANUAL_T_LEN_MSK                                             0x0000ffff
#define MANUAL_T_LEN_I_MSK                                           0xffff0000
#define MANUAL_T_LEN_SFT                                             0
#define MANUAL_T_LEN_HI                                              15
#define MANUAL_T_LEN_SZ                                              16

#define MANUAL_R_LEN_MSK                                             0x0000ffff
#define MANUAL_R_LEN_I_MSK                                           0xffff0000
#define MANUAL_R_LEN_SFT                                             0
#define MANUAL_R_LEN_HI                                              15
#define MANUAL_R_LEN_SZ                                              16

#define BIT1_WR_CMD_MSK                                              0x000000ff
#define BIT1_WR_CMD_I_MSK                                            0xffffff00
#define BIT1_WR_CMD_SFT                                              0
#define BIT1_WR_CMD_HI                                               7
#define BIT1_WR_CMD_SZ                                               8

#define BIT1_RD_CMD_MSK                                              0x0000ff00
#define BIT1_RD_CMD_I_MSK                                            0xffff00ff
#define BIT1_RD_CMD_SFT                                              8
#define BIT1_RD_CMD_HI                                               15
#define BIT1_RD_CMD_SZ                                               8

#define BIT2_RD_CMD_MSK                                              0x00ff0000
#define BIT2_RD_CMD_I_MSK                                            0xff00ffff
#define BIT2_RD_CMD_SFT                                              16
#define BIT2_RD_CMD_HI                                               23
#define BIT2_RD_CMD_SZ                                               8

#define BIT4_RD_CMD_MSK                                              0xff000000
#define BIT4_RD_CMD_I_MSK                                            0x00ffffff
#define BIT4_RD_CMD_SFT                                              24
#define BIT4_RD_CMD_HI                                               31
#define BIT4_RD_CMD_SZ                                               8

#define BIT4_WR_CMD_MSK                                              0x000000ff
#define BIT4_WR_CMD_I_MSK                                            0xffffff00
#define BIT4_WR_CMD_SFT                                              0
#define BIT4_WR_CMD_HI                                               7
#define BIT4_WR_CMD_SZ                                               8

#define FLS_CLK_IN_DLY_SEL_MSK                                       0x00000007
#define FLS_CLK_IN_DLY_SEL_I_MSK                                     0xfffffff8
#define FLS_CLK_IN_DLY_SEL_SFT                                       0
#define FLS_CLK_IN_DLY_SEL_HI                                        2
#define FLS_CLK_IN_DLY_SEL_SZ                                        3

#define FLS_CLK_OUT_DLY_SEL_MSK                                      0x00000070
#define FLS_CLK_OUT_DLY_SEL_I_MSK                                    0xffffff8f
#define FLS_CLK_OUT_DLY_SEL_SFT                                      4
#define FLS_CLK_OUT_DLY_SEL_HI                                       6
#define FLS_CLK_OUT_DLY_SEL_SZ                                       3

#define FLS_MOSI_IN_DLY_SEL_MSK                                      0x00000700
#define FLS_MOSI_IN_DLY_SEL_I_MSK                                    0xfffff8ff
#define FLS_MOSI_IN_DLY_SEL_SFT                                      8
#define FLS_MOSI_IN_DLY_SEL_HI                                       10
#define FLS_MOSI_IN_DLY_SEL_SZ                                       3

#define FLS_MOSI_OUT_DLY_SEL_MSK                                     0x00007000
#define FLS_MOSI_OUT_DLY_SEL_I_MSK                                   0xffff8fff
#define FLS_MOSI_OUT_DLY_SEL_SFT                                     12
#define FLS_MOSI_OUT_DLY_SEL_HI                                      14
#define FLS_MOSI_OUT_DLY_SEL_SZ                                      3

#define FLS_MISO_IN_DLY_SEL_MSK                                      0x00070000
#define FLS_MISO_IN_DLY_SEL_I_MSK                                    0xfff8ffff
#define FLS_MISO_IN_DLY_SEL_SFT                                      16
#define FLS_MISO_IN_DLY_SEL_HI                                       18
#define FLS_MISO_IN_DLY_SEL_SZ                                       3

#define FLS_MISO_OUT_DLY_SEL_MSK                                     0x00700000
#define FLS_MISO_OUT_DLY_SEL_I_MSK                                   0xff8fffff
#define FLS_MISO_OUT_DLY_SEL_SFT                                     20
#define FLS_MISO_OUT_DLY_SEL_HI                                      22
#define FLS_MISO_OUT_DLY_SEL_SZ                                      3

#define FLS_WP_IN_DLY_SEL_MSK                                        0x07000000
#define FLS_WP_IN_DLY_SEL_I_MSK                                      0xf8ffffff
#define FLS_WP_IN_DLY_SEL_SFT                                        24
#define FLS_WP_IN_DLY_SEL_HI                                         26
#define FLS_WP_IN_DLY_SEL_SZ                                         3

#define FLS_WP_OUT_DLY_SEL_MSK                                       0x70000000
#define FLS_WP_OUT_DLY_SEL_I_MSK                                     0x8fffffff
#define FLS_WP_OUT_DLY_SEL_SFT                                       28
#define FLS_WP_OUT_DLY_SEL_HI                                        30
#define FLS_WP_OUT_DLY_SEL_SZ                                        3

#define FLS_NC_IN_DLY_SEL_MSK                                        0x00000007
#define FLS_NC_IN_DLY_SEL_I_MSK                                      0xfffffff8
#define FLS_NC_IN_DLY_SEL_SFT                                        0
#define FLS_NC_IN_DLY_SEL_HI                                         2
#define FLS_NC_IN_DLY_SEL_SZ                                         3

#define FLS_NC_OUT_DLY_SEL_MSK                                       0x00000070
#define FLS_NC_OUT_DLY_SEL_I_MSK                                     0xffffff8f
#define FLS_NC_OUT_DLY_SEL_SFT                                       4
#define FLS_NC_OUT_DLY_SEL_HI                                        6
#define FLS_NC_OUT_DLY_SEL_SZ                                        3

#define SPI_F_MISO_CLK_SEL_MSK                                       0x00000100
#define SPI_F_MISO_CLK_SEL_I_MSK                                     0xfffffeff
#define SPI_F_MISO_CLK_SEL_SFT                                       8
#define SPI_F_MISO_CLK_SEL_HI                                        8
#define SPI_F_MISO_CLK_SEL_SZ                                        1

#define SPI_FEEDBACK_CLK_SEL_MSK                                     0x00001000
#define SPI_FEEDBACK_CLK_SEL_I_MSK                                   0xffffefff
#define SPI_FEEDBACK_CLK_SEL_SFT                                     12
#define SPI_FEEDBACK_CLK_SEL_HI                                      12
#define SPI_FEEDBACK_CLK_SEL_SZ                                      1

#define FLS_INS_START_ADDR_MSK                                       0x00ffffff
#define FLS_INS_START_ADDR_I_MSK                                     0xff000000
#define FLS_INS_START_ADDR_SFT                                       0
#define FLS_INS_START_ADDR_HI                                        23
#define FLS_INS_START_ADDR_SZ                                        24

#define FLS_INS_END_ADDR_MSK                                         0x00ffffff
#define FLS_INS_END_ADDR_I_MSK                                       0xff000000
#define FLS_INS_END_ADDR_SFT                                         0
#define FLS_INS_END_ADDR_HI                                          23
#define FLS_INS_END_ADDR_SZ                                          24

#define INS_BUF_CLR_MSK                                              0x00000001
#define INS_BUF_CLR_I_MSK                                            0xfffffffe
#define INS_BUF_CLR_SFT                                              0
#define INS_BUF_CLR_HI                                               0
#define INS_BUF_CLR_SZ                                               1

#define RW_BUF_CLR_MSK                                               0x00000002
#define RW_BUF_CLR_I_MSK                                             0xfffffffd
#define RW_BUF_CLR_SFT                                               1
#define RW_BUF_CLR_HI                                                1
#define RW_BUF_CLR_SZ                                                1

#define ERR_FLAG_CLR_MSK                                             0x00000004
#define ERR_FLAG_CLR_I_MSK                                           0xfffffffb
#define ERR_FLAG_CLR_SFT                                             2
#define ERR_FLAG_CLR_HI                                              2
#define ERR_FLAG_CLR_SZ                                              1

#define PS_PREFETCH_EN_MSK                                           0x00000001
#define PS_PREFETCH_EN_I_MSK                                         0xfffffffe
#define PS_PREFETCH_EN_SFT                                           0
#define PS_PREFETCH_EN_HI                                            0
#define PS_PREFETCH_EN_SZ                                            1

#define PS_INS_START_ADDR_MSK                                        0x00ffffff
#define PS_INS_START_ADDR_I_MSK                                      0xff000000
#define PS_INS_START_ADDR_SFT                                        0
#define PS_INS_START_ADDR_HI                                         23
#define PS_INS_START_ADDR_SZ                                         24

#define PS_INS_END_ADDR_MSK                                          0x00ffffff
#define PS_INS_END_ADDR_I_MSK                                        0xff000000
#define PS_INS_END_ADDR_SFT                                          0
#define PS_INS_END_ADDR_HI                                           23
#define PS_INS_END_ADDR_SZ                                           24

#define FLASH_ADDR_OFSET_MSK                                         0x000001ff
#define FLASH_ADDR_OFSET_I_MSK                                       0xfffffe00
#define FLASH_ADDR_OFSET_SFT                                         0
#define FLASH_ADDR_OFSET_HI                                          8
#define FLASH_ADDR_OFSET_SZ                                          9

#define FLS_SW_RST_MSK                                               0x00000001
#define FLS_SW_RST_I_MSK                                             0xfffffffe
#define FLS_SW_RST_SFT                                               0
#define FLS_SW_RST_HI                                                0
#define FLS_SW_RST_SZ                                                1

#define FLS_RST_CMD_EN_MSK                                           0x00000001
#define FLS_RST_CMD_EN_I_MSK                                         0xfffffffe
#define FLS_RST_CMD_EN_SFT                                           0
#define FLS_RST_CMD_EN_HI                                            0
#define FLS_RST_CMD_EN_SZ                                            1

#define FLS_RST_CMD_MSK                                              0x00000002
#define FLS_RST_CMD_I_MSK                                            0xfffffffd
#define FLS_RST_CMD_SFT                                              1
#define FLS_RST_CMD_HI                                               1
#define FLS_RST_CMD_SZ                                               1

#define MASK_TYPHOST_INT_MAP_02_MSK                                  0xffffffff
#define MASK_TYPHOST_INT_MAP_02_I_MSK                                0x00000000
#define MASK_TYPHOST_INT_MAP_02_SFT                                  0
#define MASK_TYPHOST_INT_MAP_02_HI                                   31
#define MASK_TYPHOST_INT_MAP_02_SZ                                   32

#define RAW_TYPHOST_INT_MAP_02_MSK                                   0xffffffff
#define RAW_TYPHOST_INT_MAP_02_I_MSK                                 0x00000000
#define RAW_TYPHOST_INT_MAP_02_SFT                                   0
#define RAW_TYPHOST_INT_MAP_02_HI                                    31
#define RAW_TYPHOST_INT_MAP_02_SZ                                    32

#define POSTMASK_TYPHOST_INT_MAP_02_MSK                              0xffffffff
#define POSTMASK_TYPHOST_INT_MAP_02_I_MSK                            0x00000000
#define POSTMASK_TYPHOST_INT_MAP_02_SFT                              0
#define POSTMASK_TYPHOST_INT_MAP_02_HI                               31
#define POSTMASK_TYPHOST_INT_MAP_02_SZ                               32

#define MASK_TYPHOST_INT_MAP_15_MSK                                  0xffffffff
#define MASK_TYPHOST_INT_MAP_15_I_MSK                                0x00000000
#define MASK_TYPHOST_INT_MAP_15_SFT                                  0
#define MASK_TYPHOST_INT_MAP_15_HI                                   31
#define MASK_TYPHOST_INT_MAP_15_SZ                                   32

#define RAW_TYPHOST_INT_MAP_15_MSK                                   0xffffffff
#define RAW_TYPHOST_INT_MAP_15_I_MSK                                 0x00000000
#define RAW_TYPHOST_INT_MAP_15_SFT                                   0
#define RAW_TYPHOST_INT_MAP_15_HI                                    31
#define RAW_TYPHOST_INT_MAP_15_SZ                                    32

#define POSTMASK_TYPHOST_INT_MAP_15_MSK                              0xffffffff
#define POSTMASK_TYPHOST_INT_MAP_15_I_MSK                            0x00000000
#define POSTMASK_TYPHOST_INT_MAP_15_SFT                              0
#define POSTMASK_TYPHOST_INT_MAP_15_HI                               31
#define POSTMASK_TYPHOST_INT_MAP_15_SZ                               32

#define MASK_TYPHOST_INT_MAP_31_MSK                                  0xffffffff
#define MASK_TYPHOST_INT_MAP_31_I_MSK                                0x00000000
#define MASK_TYPHOST_INT_MAP_31_SFT                                  0
#define MASK_TYPHOST_INT_MAP_31_HI                                   31
#define MASK_TYPHOST_INT_MAP_31_SZ                                   32

#define RAW_TYPHOST_INT_MAP_31_MSK                                   0xffffffff
#define RAW_TYPHOST_INT_MAP_31_I_MSK                                 0x00000000
#define RAW_TYPHOST_INT_MAP_31_SFT                                   0
#define RAW_TYPHOST_INT_MAP_31_HI                                    31
#define RAW_TYPHOST_INT_MAP_31_SZ                                    32

#define POSTMASK_TYPHOST_INT_MAP_31_MSK                              0xffffffff
#define POSTMASK_TYPHOST_INT_MAP_31_I_MSK                            0x00000000
#define POSTMASK_TYPHOST_INT_MAP_31_SFT                              0
#define POSTMASK_TYPHOST_INT_MAP_31_HI                               31
#define POSTMASK_TYPHOST_INT_MAP_31_SZ                               32

#define MASK_TYPHOST_INT_MAP_MSK                                     0xffffffff
#define MASK_TYPHOST_INT_MAP_I_MSK                                   0x00000000
#define MASK_TYPHOST_INT_MAP_SFT                                     0
#define MASK_TYPHOST_INT_MAP_HI                                      31
#define MASK_TYPHOST_INT_MAP_SZ                                      32

#define RAW_TYPHOST_INT_MAP_MSK                                      0xffffffff
#define RAW_TYPHOST_INT_MAP_I_MSK                                    0x00000000
#define RAW_TYPHOST_INT_MAP_SFT                                      0
#define RAW_TYPHOST_INT_MAP_HI                                       31
#define RAW_TYPHOST_INT_MAP_SZ                                       32

#define POSTMASK_TYPHOST_INT_MAP_MSK                                 0xffffffff
#define POSTMASK_TYPHOST_INT_MAP_I_MSK                               0x00000000
#define POSTMASK_TYPHOST_INT_MAP_SFT                                 0
#define POSTMASK_TYPHOST_INT_MAP_HI                                  31
#define POSTMASK_TYPHOST_INT_MAP_SZ                                  32

#define SUMMARY_TYPHOST_INT_MAP_MSK                                  0x00000001
#define SUMMARY_TYPHOST_INT_MAP_I_MSK                                0xfffffffe
#define SUMMARY_TYPHOST_INT_MAP_SFT                                  0
#define SUMMARY_TYPHOST_INT_MAP_HI                                   0
#define SUMMARY_TYPHOST_INT_MAP_SZ                                   1

#define MASK_TYPMCU_INT_MAP_02_MSK                                   0xffffffff
#define MASK_TYPMCU_INT_MAP_02_I_MSK                                 0x00000000
#define MASK_TYPMCU_INT_MAP_02_SFT                                   0
#define MASK_TYPMCU_INT_MAP_02_HI                                    31
#define MASK_TYPMCU_INT_MAP_02_SZ                                    32

#define RAW_TYPMCU_INT_MAP_02_MSK                                    0xffffffff
#define RAW_TYPMCU_INT_MAP_02_I_MSK                                  0x00000000
#define RAW_TYPMCU_INT_MAP_02_SFT                                    0
#define RAW_TYPMCU_INT_MAP_02_HI                                     31
#define RAW_TYPMCU_INT_MAP_02_SZ                                     32

#define POSTMASK_TYPMCU_INT_MAP_02_MSK                               0xffffffff
#define POSTMASK_TYPMCU_INT_MAP_02_I_MSK                             0x00000000
#define POSTMASK_TYPMCU_INT_MAP_02_SFT                               0
#define POSTMASK_TYPMCU_INT_MAP_02_HI                                31
#define POSTMASK_TYPMCU_INT_MAP_02_SZ                                32

#define MASK_TYPMCU_INT_MAP_15_MSK                                   0xffffffff
#define MASK_TYPMCU_INT_MAP_15_I_MSK                                 0x00000000
#define MASK_TYPMCU_INT_MAP_15_SFT                                   0
#define MASK_TYPMCU_INT_MAP_15_HI                                    31
#define MASK_TYPMCU_INT_MAP_15_SZ                                    32

#define RAW_TYPMCU_INT_MAP_15_MSK                                    0xffffffff
#define RAW_TYPMCU_INT_MAP_15_I_MSK                                  0x00000000
#define RAW_TYPMCU_INT_MAP_15_SFT                                    0
#define RAW_TYPMCU_INT_MAP_15_HI                                     31
#define RAW_TYPMCU_INT_MAP_15_SZ                                     32

#define POSTMASK_TYPMCU_INT_MAP_15_MSK                               0xffffffff
#define POSTMASK_TYPMCU_INT_MAP_15_I_MSK                             0x00000000
#define POSTMASK_TYPMCU_INT_MAP_15_SFT                               0
#define POSTMASK_TYPMCU_INT_MAP_15_HI                                31
#define POSTMASK_TYPMCU_INT_MAP_15_SZ                                32

#define MASK_TYPMCU_INT_MAP_31_MSK                                   0xffffffff
#define MASK_TYPMCU_INT_MAP_31_I_MSK                                 0x00000000
#define MASK_TYPMCU_INT_MAP_31_SFT                                   0
#define MASK_TYPMCU_INT_MAP_31_HI                                    31
#define MASK_TYPMCU_INT_MAP_31_SZ                                    32

#define RAW_TYPMCU_INT_MAP_31_MSK                                    0xffffffff
#define RAW_TYPMCU_INT_MAP_31_I_MSK                                  0x00000000
#define RAW_TYPMCU_INT_MAP_31_SFT                                    0
#define RAW_TYPMCU_INT_MAP_31_HI                                     31
#define RAW_TYPMCU_INT_MAP_31_SZ                                     32

#define POSTMASK_TYPMCU_INT_MAP_31_MSK                               0xffffffff
#define POSTMASK_TYPMCU_INT_MAP_31_I_MSK                             0x00000000
#define POSTMASK_TYPMCU_INT_MAP_31_SFT                               0
#define POSTMASK_TYPMCU_INT_MAP_31_HI                                31
#define POSTMASK_TYPMCU_INT_MAP_31_SZ                                32

#define MASK_TYPMCU_INT_MAP_MSK                                      0xffffffff
#define MASK_TYPMCU_INT_MAP_I_MSK                                    0x00000000
#define MASK_TYPMCU_INT_MAP_SFT                                      0
#define MASK_TYPMCU_INT_MAP_HI                                       31
#define MASK_TYPMCU_INT_MAP_SZ                                       32

#define RAW_TYPMCU_INT_MAP_MSK                                       0xffffffff
#define RAW_TYPMCU_INT_MAP_I_MSK                                     0x00000000
#define RAW_TYPMCU_INT_MAP_SFT                                       0
#define RAW_TYPMCU_INT_MAP_HI                                        31
#define RAW_TYPMCU_INT_MAP_SZ                                        32

#define POSTMASK_TYPMCU_INT_MAP_MSK                                  0xffffffff
#define POSTMASK_TYPMCU_INT_MAP_I_MSK                                0x00000000
#define POSTMASK_TYPMCU_INT_MAP_SFT                                  0
#define POSTMASK_TYPMCU_INT_MAP_HI                                   31
#define POSTMASK_TYPMCU_INT_MAP_SZ                                   32

#define SUMMARY_TYPMCU_INT_MAP_MSK                                   0x00000001
#define SUMMARY_TYPMCU_INT_MAP_I_MSK                                 0xfffffffe
#define SUMMARY_TYPMCU_INT_MAP_SFT                                   0
#define SUMMARY_TYPMCU_INT_MAP_HI                                    0
#define SUMMARY_TYPMCU_INT_MAP_SZ                                    1

#define INT_WIFI_PHY_MSK                                             0x00800000
#define INT_WIFI_PHY_I_MSK                                           0xff7fffff
#define INT_WIFI_PHY_SFT                                             23
#define INT_WIFI_PHY_HI                                              23
#define INT_WIFI_PHY_SZ                                              1

#define INT_UART_DBG_RX_TOUT_MSK                                     0x04000000
#define INT_UART_DBG_RX_TOUT_I_MSK                                   0xfbffffff
#define INT_UART_DBG_RX_TOUT_SFT                                     26
#define INT_UART_DBG_RX_TOUT_HI                                      26
#define INT_UART_DBG_RX_TOUT_SZ                                      1

#define INT_UART_DATA_RX_TOUT_MSK                                    0x40000000
#define INT_UART_DATA_RX_TOUT_I_MSK                                  0xbfffffff
#define INT_UART_DATA_RX_TOUT_SFT                                    30
#define INT_UART_DATA_RX_TOUT_HI                                     30
#define INT_UART_DATA_RX_TOUT_SZ                                     1

#define INT_RTC_CAL_RDY_MSK                                          0x00000080
#define INT_RTC_CAL_RDY_I_MSK                                        0xffffff7f
#define INT_RTC_CAL_RDY_SFT                                          7
#define INT_RTC_CAL_RDY_HI                                           7
#define INT_RTC_CAL_RDY_SZ                                           1

#define INT_ALC_TIMEOUT_MSK                                          0x00000100
#define INT_ALC_TIMEOUT_I_MSK                                        0xfffffeff
#define INT_ALC_TIMEOUT_SFT                                          8
#define INT_ALC_TIMEOUT_HI                                           8
#define INT_ALC_TIMEOUT_SZ                                           1

#define INT_REQ_LOCK_MSK                                             0x00000200
#define INT_REQ_LOCK_I_MSK                                           0xfffffdff
#define INT_REQ_LOCK_SFT                                             9
#define INT_REQ_LOCK_HI                                              9
#define INT_REQ_LOCK_SZ                                              1

#define INT_TX_LIMIT_MSK                                             0x00000400
#define INT_TX_LIMIT_I_MSK                                           0xfffffbff
#define INT_TX_LIMIT_SFT                                             10
#define INT_TX_LIMIT_HI                                              10
#define INT_TX_LIMIT_SZ                                              1

#define INT_ID_THOLD_RX_MSK                                          0x00000800
#define INT_ID_THOLD_RX_I_MSK                                        0xfffff7ff
#define INT_ID_THOLD_RX_SFT                                          11
#define INT_ID_THOLD_RX_HI                                           11
#define INT_ID_THOLD_RX_SZ                                           1

#define INT_ID_THOLD_TX_MSK                                          0x00001000
#define INT_ID_THOLD_TX_I_MSK                                        0xffffefff
#define INT_ID_THOLD_TX_SFT                                          12
#define INT_ID_THOLD_TX_HI                                           12
#define INT_ID_THOLD_TX_SZ                                           1

#define INT_ID_DOUBLE_RLS_MSK                                        0x00002000
#define INT_ID_DOUBLE_RLS_I_MSK                                      0xffffdfff
#define INT_ID_DOUBLE_RLS_SFT                                        13
#define INT_ID_DOUBLE_RLS_HI                                         13
#define INT_ID_DOUBLE_RLS_SZ                                         1

#define INT_RX_ID_LEN_THOLD_MSK                                      0x00004000
#define INT_RX_ID_LEN_THOLD_I_MSK                                    0xffffbfff
#define INT_RX_ID_LEN_THOLD_SFT                                      14
#define INT_RX_ID_LEN_THOLD_HI                                       14
#define INT_RX_ID_LEN_THOLD_SZ                                       1

#define INT_TX_ID_LEN_THOLD_MSK                                      0x00008000
#define INT_TX_ID_LEN_THOLD_I_MSK                                    0xffff7fff
#define INT_TX_ID_LEN_THOLD_SFT                                      15
#define INT_TX_ID_LEN_THOLD_HI                                       15
#define INT_TX_ID_LEN_THOLD_SZ                                       1

#define INT_ALL_ID_LEN_THOLD_MSK                                     0x00010000
#define INT_ALL_ID_LEN_THOLD_I_MSK                                   0xfffeffff
#define INT_ALL_ID_LEN_THOLD_SFT                                     16
#define INT_ALL_ID_LEN_THOLD_HI                                      16
#define INT_ALL_ID_LEN_THOLD_SZ                                      1

#define INT_TRASH_CAN_MSK                                            0x00020000
#define INT_TRASH_CAN_I_MSK                                          0xfffdffff
#define INT_TRASH_CAN_SFT                                            17
#define INT_TRASH_CAN_HI                                             17
#define INT_TRASH_CAN_SZ                                             1

#define INT_MB_LOWTHOLD_MSK                                          0x00040000
#define INT_MB_LOWTHOLD_I_MSK                                        0xfffbffff
#define INT_MB_LOWTHOLD_SFT                                          18
#define INT_MB_LOWTHOLD_HI                                           18
#define INT_MB_LOWTHOLD_SZ                                           1

#define INT_EDCA0_LOWTHOLD_MSK                                       0x00100000
#define INT_EDCA0_LOWTHOLD_I_MSK                                     0xffefffff
#define INT_EDCA0_LOWTHOLD_SFT                                       20
#define INT_EDCA0_LOWTHOLD_HI                                        20
#define INT_EDCA0_LOWTHOLD_SZ                                        1

#define INT_EDCA1_LOWTHOLD_MSK                                       0x00200000
#define INT_EDCA1_LOWTHOLD_I_MSK                                     0xffdfffff
#define INT_EDCA1_LOWTHOLD_SFT                                       21
#define INT_EDCA1_LOWTHOLD_HI                                        21
#define INT_EDCA1_LOWTHOLD_SZ                                        1

#define INT_EDCA2_LOWTHOLD_MSK                                       0x00400000
#define INT_EDCA2_LOWTHOLD_I_MSK                                     0xffbfffff
#define INT_EDCA2_LOWTHOLD_SFT                                       22
#define INT_EDCA2_LOWTHOLD_HI                                        22
#define INT_EDCA2_LOWTHOLD_SZ                                        1

#define INT_EDCA3_LOWTHOLD_MSK                                       0x00800000
#define INT_EDCA3_LOWTHOLD_I_MSK                                     0xff7fffff
#define INT_EDCA3_LOWTHOLD_SFT                                       23
#define INT_EDCA3_LOWTHOLD_HI                                        23
#define INT_EDCA3_LOWTHOLD_SZ                                        1

#define PHY_LP_INTRUP_MSK                                            0x80000000
#define PHY_LP_INTRUP_I_MSK                                          0x7fffffff
#define PHY_LP_INTRUP_SFT                                            31
#define PHY_LP_INTRUP_HI                                             31
#define PHY_LP_INTRUP_SZ                                             1

#define INT_SDIO_WAKE_MSK                                            0x00000004
#define INT_SDIO_WAKE_I_MSK                                          0xfffffffb
#define INT_SDIO_WAKE_SFT                                            2
#define INT_SDIO_WAKE_HI                                             2
#define INT_SDIO_WAKE_SZ                                             1

#define INT_SPIMST0_MSK                                              0x00000008
#define INT_SPIMST0_I_MSK                                            0xfffffff7
#define INT_SPIMST0_SFT                                              3
#define INT_SPIMST0_HI                                               3
#define INT_SPIMST0_SZ                                               1

#define INT_FLASH_DMA_DONE_MSK                                       0x00000040
#define INT_FLASH_DMA_DONE_I_MSK                                     0xffffffbf
#define INT_FLASH_DMA_DONE_SFT                                       6
#define INT_FLASH_DMA_DONE_HI                                        6
#define INT_FLASH_DMA_DONE_SZ                                        1

#define INT_DMAC0_INT_COMBINED_MSK                                   0x00000200
#define INT_DMAC0_INT_COMBINED_I_MSK                                 0xfffffdff
#define INT_DMAC0_INT_COMBINED_SFT                                   9
#define INT_DMAC0_INT_COMBINED_HI                                    9
#define INT_DMAC0_INT_COMBINED_SZ                                    1

#define INT_DMAC1_INT_COMBINED_MSK                                   0x00000400
#define INT_DMAC1_INT_COMBINED_I_MSK                                 0xfffffbff
#define INT_DMAC1_INT_COMBINED_SFT                                   10
#define INT_DMAC1_INT_COMBINED_HI                                    10
#define INT_DMAC1_INT_COMBINED_SZ                                    1

#define INT_I2S_MSK                                                  0x00010000
#define INT_I2S_I_MSK                                                0xfffeffff
#define INT_I2S_SFT                                                  16
#define INT_I2S_HI                                                   16
#define INT_I2S_SZ                                                   1

#define INT_CPU_ALT_MSK                                              0x00040000
#define INT_CPU_ALT_I_MSK                                            0xfffbffff
#define INT_CPU_ALT_SFT                                              18
#define INT_CPU_ALT_HI                                               18
#define INT_CPU_ALT_SZ                                               1

#define INT_CPU_MSK                                                  0x00080000
#define INT_CPU_I_MSK                                                0xfff7ffff
#define INT_CPU_SFT                                                  19
#define INT_CPU_HI                                                   19
#define INT_CPU_SZ                                                   1

#define INT_US_TIMER_0_MSK                                           0x00100000
#define INT_US_TIMER_0_I_MSK                                         0xffefffff
#define INT_US_TIMER_0_SFT                                           20
#define INT_US_TIMER_0_HI                                            20
#define INT_US_TIMER_0_SZ                                            1

#define INT_US_TIMER_1_MSK                                           0x00200000
#define INT_US_TIMER_1_I_MSK                                         0xffdfffff
#define INT_US_TIMER_1_SFT                                           21
#define INT_US_TIMER_1_HI                                            21
#define INT_US_TIMER_1_SZ                                            1

#define INT_US_TIMER_2_MSK                                           0x00400000
#define INT_US_TIMER_2_I_MSK                                         0xffbfffff
#define INT_US_TIMER_2_SFT                                           22
#define INT_US_TIMER_2_HI                                            22
#define INT_US_TIMER_2_SZ                                            1

#define INT_US_TIMER_3_MSK                                           0x00800000
#define INT_US_TIMER_3_I_MSK                                         0xff7fffff
#define INT_US_TIMER_3_SFT                                           23
#define INT_US_TIMER_3_HI                                            23
#define INT_US_TIMER_3_SZ                                            1

#define INT_MS_TIMER_0_MSK                                           0x01000000
#define INT_MS_TIMER_0_I_MSK                                         0xfeffffff
#define INT_MS_TIMER_0_SFT                                           24
#define INT_MS_TIMER_0_HI                                            24
#define INT_MS_TIMER_0_SZ                                            1

#define INT_MS_TIMER_1_MSK                                           0x02000000
#define INT_MS_TIMER_1_I_MSK                                         0xfdffffff
#define INT_MS_TIMER_1_SFT                                           25
#define INT_MS_TIMER_1_HI                                            25
#define INT_MS_TIMER_1_SZ                                            1

#define INT_MS_TIMER_2_MSK                                           0x04000000
#define INT_MS_TIMER_2_I_MSK                                         0xfbffffff
#define INT_MS_TIMER_2_SFT                                           26
#define INT_MS_TIMER_2_HI                                            26
#define INT_MS_TIMER_2_SZ                                            1

#define INT_MS_TIMER_3_MSK                                           0x08000000
#define INT_MS_TIMER_3_I_MSK                                         0xf7ffffff
#define INT_MS_TIMER_3_SFT                                           27
#define INT_MS_TIMER_3_HI                                            27
#define INT_MS_TIMER_3_SZ                                            1

#define INT_I2C0_MSK                                                 0x10000000
#define INT_I2C0_I_MSK                                               0xefffffff
#define INT_I2C0_SFT                                                 28
#define INT_I2C0_HI                                                  28
#define INT_I2C0_SZ                                                  1

#define INT_HCI_MSK                                                  0x20000000
#define INT_HCI_I_MSK                                                0xdfffffff
#define INT_HCI_SFT                                                  29
#define INT_HCI_HI                                                   29
#define INT_HCI_SZ                                                   1

#define INT_CO_DMA_MSK                                               0x40000000
#define INT_CO_DMA_I_MSK                                             0xbfffffff
#define INT_CO_DMA_SFT                                               30
#define INT_CO_DMA_HI                                                30
#define INT_CO_DMA_SZ                                                1

#define MASK_TYPHOST_INT_MAP1_MSK                                    0xffffffff
#define MASK_TYPHOST_INT_MAP1_I_MSK                                  0x00000000
#define MASK_TYPHOST_INT_MAP1_SFT                                    0
#define MASK_TYPHOST_INT_MAP1_HI                                     31
#define MASK_TYPHOST_INT_MAP1_SZ                                     32

#define POSTMASK_TYPHOST_INT_MAP1_MSK                                0xffffffff
#define POSTMASK_TYPHOST_INT_MAP1_I_MSK                              0x00000000
#define POSTMASK_TYPHOST_INT_MAP1_SFT                                0
#define POSTMASK_TYPHOST_INT_MAP1_HI                                 31
#define POSTMASK_TYPHOST_INT_MAP1_SZ                                 32

#define SUMMARY_TYPHOST_INT_MAP1_MSK                                 0x00000001
#define SUMMARY_TYPHOST_INT_MAP1_I_MSK                               0xfffffffe
#define SUMMARY_TYPHOST_INT_MAP1_SFT                                 0
#define SUMMARY_TYPHOST_INT_MAP1_HI                                  0
#define SUMMARY_TYPHOST_INT_MAP1_SZ                                  1

#define INT_I2C1_MSK                                                 0x00000004
#define INT_I2C1_I_MSK                                               0xfffffffb
#define INT_I2C1_SFT                                                 2
#define INT_I2C1_HI                                                  2
#define INT_I2C1_SZ                                                  1

#define INT_SPIMST1_MSK                                              0x00000008
#define INT_SPIMST1_I_MSK                                            0xfffffff7
#define INT_SPIMST1_SFT                                              3
#define INT_SPIMST1_HI                                               3
#define INT_SPIMST1_SZ                                               1

#define INT_SPIMST2_MSK                                              0x00000010
#define INT_SPIMST2_I_MSK                                            0xffffffef
#define INT_SPIMST2_SFT                                              4
#define INT_SPIMST2_HI                                               4
#define INT_SPIMST2_SZ                                               1

#define INT_SPISLV0_MSK                                              0x00000020
#define INT_SPISLV0_I_MSK                                            0xffffffdf
#define INT_SPISLV0_SFT                                              5
#define INT_SPISLV0_HI                                               5
#define INT_SPISLV0_SZ                                               1

#define INT_SPISLV1_MSK                                              0x00000040
#define INT_SPISLV1_I_MSK                                            0xffffffbf
#define INT_SPISLV1_SFT                                              6
#define INT_SPISLV1_HI                                               6
#define INT_SPISLV1_SZ                                               1

#define INT_I2S1_MSK                                                 0x00000080
#define INT_I2S1_I_MSK                                               0xffffff7f
#define INT_I2S1_SFT                                                 7
#define INT_I2S1_HI                                                  7
#define INT_I2S1_SZ                                                  1

#define INT_UART1_DATA_RX_TOUT_MSK                                   0x40000000
#define INT_UART1_DATA_RX_TOUT_I_MSK                                 0xbfffffff
#define INT_UART1_DATA_RX_TOUT_SFT                                   30
#define INT_UART1_DATA_RX_TOUT_HI                                    30
#define INT_UART1_DATA_RX_TOUT_SZ                                    1

#define KEEP_SPISLV1_INT_MSK                                         0x00000001
#define KEEP_SPISLV1_INT_I_MSK                                       0xfffffffe
#define KEEP_SPISLV1_INT_SFT                                         0
#define KEEP_SPISLV1_INT_HI                                          0
#define KEEP_SPISLV1_INT_SZ                                          1

#define KEEP_SPISLV0_INT_MSK                                         0x00000002
#define KEEP_SPISLV0_INT_I_MSK                                       0xfffffffd
#define KEEP_SPISLV0_INT_SFT                                         1
#define KEEP_SPISLV0_INT_HI                                          1
#define KEEP_SPISLV0_INT_SZ                                          1

#define KEEP_SPIMAS2_INT_MSK                                         0x00000004
#define KEEP_SPIMAS2_INT_I_MSK                                       0xfffffffb
#define KEEP_SPIMAS2_INT_SFT                                         2
#define KEEP_SPIMAS2_INT_HI                                          2
#define KEEP_SPIMAS2_INT_SZ                                          1

#define KEEP_SPIMAS1_INT_MSK                                         0x00000008
#define KEEP_SPIMAS1_INT_I_MSK                                       0xfffffff7
#define KEEP_SPIMAS1_INT_SFT                                         3
#define KEEP_SPIMAS1_INT_HI                                          3
#define KEEP_SPIMAS1_INT_SZ                                          1

#define KEEP_SPIMAS0_INT_MSK                                         0x00000010
#define KEEP_SPIMAS0_INT_I_MSK                                       0xffffffef
#define KEEP_SPIMAS0_INT_SFT                                         4
#define KEEP_SPIMAS0_INT_HI                                          4
#define KEEP_SPIMAS0_INT_SZ                                          1

#define KEEP_I2C1_INT_MSK                                            0x00000020
#define KEEP_I2C1_INT_I_MSK                                          0xffffffdf
#define KEEP_I2C1_INT_SFT                                            5
#define KEEP_I2C1_INT_HI                                             5
#define KEEP_I2C1_INT_SZ                                             1

#define KEEP_I2C0_INT_MSK                                            0x00000040
#define KEEP_I2C0_INT_I_MSK                                          0xffffffbf
#define KEEP_I2C0_INT_SFT                                            6
#define KEEP_I2C0_INT_HI                                             6
#define KEEP_I2C0_INT_SZ                                             1

#define KEEP_I2STRX_INT_MSK                                          0x00000080
#define KEEP_I2STRX_INT_I_MSK                                        0xffffff7f
#define KEEP_I2STRX_INT_SFT                                          7
#define KEEP_I2STRX_INT_HI                                           7
#define KEEP_I2STRX_INT_SZ                                           1

#define KEEP_I2STRX1_INT_MSK                                         0x00000100
#define KEEP_I2STRX1_INT_I_MSK                                       0xfffffeff
#define KEEP_I2STRX1_INT_SFT                                         8
#define KEEP_I2STRX1_INT_HI                                          8
#define KEEP_I2STRX1_INT_SZ                                          1

#define KEEP_DMAC_INT_MSK                                            0x40000000
#define KEEP_DMAC_INT_I_MSK                                          0xbfffffff
#define KEEP_DMAC_INT_SFT                                            30
#define KEEP_DMAC_INT_HI                                             30
#define KEEP_DMAC_INT_SZ                                             1

#define KEEP_DMAC1_INT_MSK                                           0x80000000
#define KEEP_DMAC1_INT_I_MSK                                         0x7fffffff
#define KEEP_DMAC1_INT_SFT                                           31
#define KEEP_DMAC1_INT_HI                                            31
#define KEEP_DMAC1_INT_SZ                                            1

#define INT_BLE_LL_TOP0_MSK                                          0x00000001
#define INT_BLE_LL_TOP0_I_MSK                                        0xfffffffe
#define INT_BLE_LL_TOP0_SFT                                          0
#define INT_BLE_LL_TOP0_HI                                           0
#define INT_BLE_LL_TOP0_SZ                                           1

#define INT_BLE_LL_TOP1_MSK                                          0x00000002
#define INT_BLE_LL_TOP1_I_MSK                                        0xfffffffd
#define INT_BLE_LL_TOP1_SFT                                          1
#define INT_BLE_LL_TOP1_HI                                           1
#define INT_BLE_LL_TOP1_SZ                                           1

#define INT_BLE_LL_TOP2_MSK                                          0x00000004
#define INT_BLE_LL_TOP2_I_MSK                                        0xfffffffb
#define INT_BLE_LL_TOP2_SFT                                          2
#define INT_BLE_LL_TOP2_HI                                           2
#define INT_BLE_LL_TOP2_SZ                                           1

#define INT_BLE_LL_TOP3_MSK                                          0x00000008
#define INT_BLE_LL_TOP3_I_MSK                                        0xfffffff7
#define INT_BLE_LL_TOP3_SFT                                          3
#define INT_BLE_LL_TOP3_HI                                           3
#define INT_BLE_LL_TOP3_SZ                                           1

#define INT_BLE_LL_TOP4_MSK                                          0x00000010
#define INT_BLE_LL_TOP4_I_MSK                                        0xffffffef
#define INT_BLE_LL_TOP4_SFT                                          4
#define INT_BLE_LL_TOP4_HI                                           4
#define INT_BLE_LL_TOP4_SZ                                           1

#define MASK_TYPMCU_INT_MAP_04_MSK                                   0xffffffff
#define MASK_TYPMCU_INT_MAP_04_I_MSK                                 0x00000000
#define MASK_TYPMCU_INT_MAP_04_SFT                                   0
#define MASK_TYPMCU_INT_MAP_04_HI                                    31
#define MASK_TYPMCU_INT_MAP_04_SZ                                    32

#define RAW_TYPMCU_INT_MAP_04_MSK                                    0xffffffff
#define RAW_TYPMCU_INT_MAP_04_I_MSK                                  0x00000000
#define RAW_TYPMCU_INT_MAP_04_SFT                                    0
#define RAW_TYPMCU_INT_MAP_04_HI                                     31
#define RAW_TYPMCU_INT_MAP_04_SZ                                     32

#define POSTMASK_TYPMCU_INT_MAP_04_MSK                               0xffffffff
#define POSTMASK_TYPMCU_INT_MAP_04_I_MSK                             0x00000000
#define POSTMASK_TYPMCU_INT_MAP_04_SFT                               0
#define POSTMASK_TYPMCU_INT_MAP_04_HI                                31
#define POSTMASK_TYPMCU_INT_MAP_04_SZ                                32

#define MASK_TYPMCU_INT_MAP_05_MSK                                   0xffffffff
#define MASK_TYPMCU_INT_MAP_05_I_MSK                                 0x00000000
#define MASK_TYPMCU_INT_MAP_05_SFT                                   0
#define MASK_TYPMCU_INT_MAP_05_HI                                    31
#define MASK_TYPMCU_INT_MAP_05_SZ                                    32

#define RAW_TYPMCU_INT_MAP_05_MSK                                    0xffffffff
#define RAW_TYPMCU_INT_MAP_05_I_MSK                                  0x00000000
#define RAW_TYPMCU_INT_MAP_05_SFT                                    0
#define RAW_TYPMCU_INT_MAP_05_HI                                     31
#define RAW_TYPMCU_INT_MAP_05_SZ                                     32

#define POSTMASK_TYPMCU_INT_MAP_05_MSK                               0xffffffff
#define POSTMASK_TYPMCU_INT_MAP_05_I_MSK                             0x00000000
#define POSTMASK_TYPMCU_INT_MAP_05_SFT                               0
#define POSTMASK_TYPMCU_INT_MAP_05_HI                                31
#define POSTMASK_TYPMCU_INT_MAP_05_SZ                                32

#define MASK_TYPMCU_INT_MAP_11_MSK                                   0xffffffff
#define MASK_TYPMCU_INT_MAP_11_I_MSK                                 0x00000000
#define MASK_TYPMCU_INT_MAP_11_SFT                                   0
#define MASK_TYPMCU_INT_MAP_11_HI                                    31
#define MASK_TYPMCU_INT_MAP_11_SZ                                    32

#define RAW_TYPMCU_INT_MAP_11_MSK                                    0xffffffff
#define RAW_TYPMCU_INT_MAP_11_I_MSK                                  0x00000000
#define RAW_TYPMCU_INT_MAP_11_SFT                                    0
#define RAW_TYPMCU_INT_MAP_11_HI                                     31
#define RAW_TYPMCU_INT_MAP_11_SZ                                     32

#define POSTMASK_TYPMCU_INT_MAP_11_MSK                               0xffffffff
#define POSTMASK_TYPMCU_INT_MAP_11_I_MSK                             0x00000000
#define POSTMASK_TYPMCU_INT_MAP_11_SFT                               0
#define POSTMASK_TYPMCU_INT_MAP_11_HI                                31
#define POSTMASK_TYPMCU_INT_MAP_11_SZ                                32

#define BLE_SW_MSG_INT_MSK                                           0x00000001
#define BLE_SW_MSG_INT_I_MSK                                         0xfffffffe
#define BLE_SW_MSG_INT_SFT                                           0
#define BLE_SW_MSG_INT_HI                                            0
#define BLE_SW_MSG_INT_SZ                                            1

#define BLE_SW_EVT_INT_MSK                                           0x00000001
#define BLE_SW_EVT_INT_I_MSK                                         0xfffffffe
#define BLE_SW_EVT_INT_SFT                                           0
#define BLE_SW_EVT_INT_HI                                            0
#define BLE_SW_EVT_INT_SZ                                            1

#define BLE_SW_SV_INT_MSK                                            0x00000001
#define BLE_SW_SV_INT_I_MSK                                          0xfffffffe
#define BLE_SW_SV_INT_SFT                                            0
#define BLE_SW_SV_INT_HI                                             0
#define BLE_SW_SV_INT_SZ                                             1

#define MASK_TYPMCU_INT_MAP_30_MSK                                   0xffffffff
#define MASK_TYPMCU_INT_MAP_30_I_MSK                                 0x00000000
#define MASK_TYPMCU_INT_MAP_30_SFT                                   0
#define MASK_TYPMCU_INT_MAP_30_HI                                    31
#define MASK_TYPMCU_INT_MAP_30_SZ                                    32

#define RAW_TYPMCU_INT_MAP_30_MSK                                    0xffffffff
#define RAW_TYPMCU_INT_MAP_30_I_MSK                                  0x00000000
#define RAW_TYPMCU_INT_MAP_30_SFT                                    0
#define RAW_TYPMCU_INT_MAP_30_HI                                     31
#define RAW_TYPMCU_INT_MAP_30_SZ                                     32

#define POSTMASK_TYPMCU_INT_MAP_30_MSK                               0xffffffff
#define POSTMASK_TYPMCU_INT_MAP_30_I_MSK                             0x00000000
#define POSTMASK_TYPMCU_INT_MAP_30_SFT                               0
#define POSTMASK_TYPMCU_INT_MAP_30_HI                                31
#define POSTMASK_TYPMCU_INT_MAP_30_SZ                                32

#define MASK_TYPMCU_INT_MAP_30_1_MSK                                 0xffffffff
#define MASK_TYPMCU_INT_MAP_30_1_I_MSK                               0x00000000
#define MASK_TYPMCU_INT_MAP_30_1_SFT                                 0
#define MASK_TYPMCU_INT_MAP_30_1_HI                                  31
#define MASK_TYPMCU_INT_MAP_30_1_SZ                                  32

#define RAW_TYPMCU_INT_MAP_30_1_MSK                                  0xffffffff
#define RAW_TYPMCU_INT_MAP_30_1_I_MSK                                0x00000000
#define RAW_TYPMCU_INT_MAP_30_1_SFT                                  0
#define RAW_TYPMCU_INT_MAP_30_1_HI                                   31
#define RAW_TYPMCU_INT_MAP_30_1_SZ                                   32

#define POSTMASK_TYPMCU_INT_MAP_30_1_MSK                             0xffffffff
#define POSTMASK_TYPMCU_INT_MAP_30_1_I_MSK                           0x00000000
#define POSTMASK_TYPMCU_INT_MAP_30_1_SFT                             0
#define POSTMASK_TYPMCU_INT_MAP_30_1_HI                              31
#define POSTMASK_TYPMCU_INT_MAP_30_1_SZ                              32

#define INT_GPI_SUB_00_MSK                                           0x0000000f
#define INT_GPI_SUB_00_I_MSK                                         0xfffffff0
#define INT_GPI_SUB_00_SFT                                           0
#define INT_GPI_SUB_00_HI                                            3
#define INT_GPI_SUB_00_SZ                                            4

#define INT_GPI_SUB_01_MSK                                           0x000000f0
#define INT_GPI_SUB_01_I_MSK                                         0xffffff0f
#define INT_GPI_SUB_01_SFT                                           4
#define INT_GPI_SUB_01_HI                                            7
#define INT_GPI_SUB_01_SZ                                            4

#define INT_GPI_SUB_02_MSK                                           0x00000f00
#define INT_GPI_SUB_02_I_MSK                                         0xfffff0ff
#define INT_GPI_SUB_02_SFT                                           8
#define INT_GPI_SUB_02_HI                                            11
#define INT_GPI_SUB_02_SZ                                            4

#define INT_GPI_SUB_03_MSK                                           0x0000f000
#define INT_GPI_SUB_03_I_MSK                                         0xffff0fff
#define INT_GPI_SUB_03_SFT                                           12
#define INT_GPI_SUB_03_HI                                            15
#define INT_GPI_SUB_03_SZ                                            4

#define INT_GPI_SUB_04_MSK                                           0x000f0000
#define INT_GPI_SUB_04_I_MSK                                         0xfff0ffff
#define INT_GPI_SUB_04_SFT                                           16
#define INT_GPI_SUB_04_HI                                            19
#define INT_GPI_SUB_04_SZ                                            4

#define INT_GPI_SUB_05_MSK                                           0x00f00000
#define INT_GPI_SUB_05_I_MSK                                         0xff0fffff
#define INT_GPI_SUB_05_SFT                                           20
#define INT_GPI_SUB_05_HI                                            23
#define INT_GPI_SUB_05_SZ                                            4

#define INT_GPI_SUB_06_MSK                                           0x0f000000
#define INT_GPI_SUB_06_I_MSK                                         0xf0ffffff
#define INT_GPI_SUB_06_SFT                                           24
#define INT_GPI_SUB_06_HI                                            27
#define INT_GPI_SUB_06_SZ                                            4

#define INT_GPI_SUB_07_MSK                                           0xf0000000
#define INT_GPI_SUB_07_I_MSK                                         0x0fffffff
#define INT_GPI_SUB_07_SFT                                           28
#define INT_GPI_SUB_07_HI                                            31
#define INT_GPI_SUB_07_SZ                                            4

#define INT_GPI_SUB_08_MSK                                           0x0000000f
#define INT_GPI_SUB_08_I_MSK                                         0xfffffff0
#define INT_GPI_SUB_08_SFT                                           0
#define INT_GPI_SUB_08_HI                                            3
#define INT_GPI_SUB_08_SZ                                            4

#define INT_GPI_SUB_09_MSK                                           0x000000f0
#define INT_GPI_SUB_09_I_MSK                                         0xffffff0f
#define INT_GPI_SUB_09_SFT                                           4
#define INT_GPI_SUB_09_HI                                            7
#define INT_GPI_SUB_09_SZ                                            4

#define INT_GPI_SUB_10_MSK                                           0x00000f00
#define INT_GPI_SUB_10_I_MSK                                         0xfffff0ff
#define INT_GPI_SUB_10_SFT                                           8
#define INT_GPI_SUB_10_HI                                            11
#define INT_GPI_SUB_10_SZ                                            4

#define INT_GPI_SUB_11_MSK                                           0x0000f000
#define INT_GPI_SUB_11_I_MSK                                         0xffff0fff
#define INT_GPI_SUB_11_SFT                                           12
#define INT_GPI_SUB_11_HI                                            15
#define INT_GPI_SUB_11_SZ                                            4

#define INT_GPI_SUB_12_MSK                                           0x000f0000
#define INT_GPI_SUB_12_I_MSK                                         0xfff0ffff
#define INT_GPI_SUB_12_SFT                                           16
#define INT_GPI_SUB_12_HI                                            19
#define INT_GPI_SUB_12_SZ                                            4

#define INT_GPI_SUB_13_MSK                                           0x00f00000
#define INT_GPI_SUB_13_I_MSK                                         0xff0fffff
#define INT_GPI_SUB_13_SFT                                           20
#define INT_GPI_SUB_13_HI                                            23
#define INT_GPI_SUB_13_SZ                                            4

#define INT_GPI_SUB_14_MSK                                           0x0f000000
#define INT_GPI_SUB_14_I_MSK                                         0xf0ffffff
#define INT_GPI_SUB_14_SFT                                           24
#define INT_GPI_SUB_14_HI                                            27
#define INT_GPI_SUB_14_SZ                                            4

#define INT_GPI_SUB_15_MSK                                           0xf0000000
#define INT_GPI_SUB_15_I_MSK                                         0x0fffffff
#define INT_GPI_SUB_15_SFT                                           28
#define INT_GPI_SUB_15_HI                                            31
#define INT_GPI_SUB_15_SZ                                            4

#define INT_GPI_SUB_16_MSK                                           0x0000000f
#define INT_GPI_SUB_16_I_MSK                                         0xfffffff0
#define INT_GPI_SUB_16_SFT                                           0
#define INT_GPI_SUB_16_HI                                            3
#define INT_GPI_SUB_16_SZ                                            4

#define INT_GPI_SUB_17_MSK                                           0x000000f0
#define INT_GPI_SUB_17_I_MSK                                         0xffffff0f
#define INT_GPI_SUB_17_SFT                                           4
#define INT_GPI_SUB_17_HI                                            7
#define INT_GPI_SUB_17_SZ                                            4

#define INT_GPI_SUB_18_MSK                                           0x00000f00
#define INT_GPI_SUB_18_I_MSK                                         0xfffff0ff
#define INT_GPI_SUB_18_SFT                                           8
#define INT_GPI_SUB_18_HI                                            11
#define INT_GPI_SUB_18_SZ                                            4

#define INT_GPI_SUB_19_MSK                                           0x0000f000
#define INT_GPI_SUB_19_I_MSK                                         0xffff0fff
#define INT_GPI_SUB_19_SFT                                           12
#define INT_GPI_SUB_19_HI                                            15
#define INT_GPI_SUB_19_SZ                                            4

#define INT_GPI_SUB_20_MSK                                           0x000f0000
#define INT_GPI_SUB_20_I_MSK                                         0xfff0ffff
#define INT_GPI_SUB_20_SFT                                           16
#define INT_GPI_SUB_20_HI                                            19
#define INT_GPI_SUB_20_SZ                                            4

#define INT_GPI_SUB_21_MSK                                           0x00f00000
#define INT_GPI_SUB_21_I_MSK                                         0xff0fffff
#define INT_GPI_SUB_21_SFT                                           20
#define INT_GPI_SUB_21_HI                                            23
#define INT_GPI_SUB_21_SZ                                            4

#define INT_GPI_SUB_22_MSK                                           0x0f000000
#define INT_GPI_SUB_22_I_MSK                                         0xf0ffffff
#define INT_GPI_SUB_22_SFT                                           24
#define INT_GPI_SUB_22_HI                                            27
#define INT_GPI_SUB_22_SZ                                            4

#define INT_GPI_SUB_23_MSK                                           0xf0000000
#define INT_GPI_SUB_23_I_MSK                                         0x0fffffff
#define INT_GPI_SUB_23_SFT                                           28
#define INT_GPI_SUB_23_HI                                            31
#define INT_GPI_SUB_23_SZ                                            4

#define INT_GPI_SUB_24_MSK                                           0x0000000f
#define INT_GPI_SUB_24_I_MSK                                         0xfffffff0
#define INT_GPI_SUB_24_SFT                                           0
#define INT_GPI_SUB_24_HI                                            3
#define INT_GPI_SUB_24_SZ                                            4

#define INT_GPI_SUB_25_MSK                                           0x000000f0
#define INT_GPI_SUB_25_I_MSK                                         0xffffff0f
#define INT_GPI_SUB_25_SFT                                           4
#define INT_GPI_SUB_25_HI                                            7
#define INT_GPI_SUB_25_SZ                                            4

#define INT_GPI_SUB_26_MSK                                           0x00000f00
#define INT_GPI_SUB_26_I_MSK                                         0xfffff0ff
#define INT_GPI_SUB_26_SFT                                           8
#define INT_GPI_SUB_26_HI                                            11
#define INT_GPI_SUB_26_SZ                                            4

#define INT_GPI_SUB_27_MSK                                           0x0000f000
#define INT_GPI_SUB_27_I_MSK                                         0xffff0fff
#define INT_GPI_SUB_27_SFT                                           12
#define INT_GPI_SUB_27_HI                                            15
#define INT_GPI_SUB_27_SZ                                            4

#define INT_GPI_SUB_28_MSK                                           0x000f0000
#define INT_GPI_SUB_28_I_MSK                                         0xfff0ffff
#define INT_GPI_SUB_28_SFT                                           16
#define INT_GPI_SUB_28_HI                                            19
#define INT_GPI_SUB_28_SZ                                            4

#define INT_GPI_SUB_29_MSK                                           0x00f00000
#define INT_GPI_SUB_29_I_MSK                                         0xff0fffff
#define INT_GPI_SUB_29_SFT                                           20
#define INT_GPI_SUB_29_HI                                            23
#define INT_GPI_SUB_29_SZ                                            4

#define INT_GPI_SUB_30_MSK                                           0x0f000000
#define INT_GPI_SUB_30_I_MSK                                         0xf0ffffff
#define INT_GPI_SUB_30_SFT                                           24
#define INT_GPI_SUB_30_HI                                            27
#define INT_GPI_SUB_30_SZ                                            4

#define INT_GPI_SUB_31_MSK                                           0xf0000000
#define INT_GPI_SUB_31_I_MSK                                         0x0fffffff
#define INT_GPI_SUB_31_SFT                                           28
#define INT_GPI_SUB_31_HI                                            31
#define INT_GPI_SUB_31_SZ                                            4

#define INT_GPI_SUB_32_MSK                                           0x0000000f
#define INT_GPI_SUB_32_I_MSK                                         0xfffffff0
#define INT_GPI_SUB_32_SFT                                           0
#define INT_GPI_SUB_32_HI                                            3
#define INT_GPI_SUB_32_SZ                                            4

#define INT_GPI_SUB_33_MSK                                           0x000000f0
#define INT_GPI_SUB_33_I_MSK                                         0xffffff0f
#define INT_GPI_SUB_33_SFT                                           4
#define INT_GPI_SUB_33_HI                                            7
#define INT_GPI_SUB_33_SZ                                            4

#define INT_GPI_SUB_34_MSK                                           0x00000f00
#define INT_GPI_SUB_34_I_MSK                                         0xfffff0ff
#define INT_GPI_SUB_34_SFT                                           8
#define INT_GPI_SUB_34_HI                                            11
#define INT_GPI_SUB_34_SZ                                            4

#define INT_GPI_SUB_35_MSK                                           0x0000f000
#define INT_GPI_SUB_35_I_MSK                                         0xffff0fff
#define INT_GPI_SUB_35_SFT                                           12
#define INT_GPI_SUB_35_HI                                            15
#define INT_GPI_SUB_35_SZ                                            4

#define INT_GPI_SUB_36_MSK                                           0x000f0000
#define INT_GPI_SUB_36_I_MSK                                         0xfff0ffff
#define INT_GPI_SUB_36_SFT                                           16
#define INT_GPI_SUB_36_HI                                            19
#define INT_GPI_SUB_36_SZ                                            4

#define INT_GPI_SUB_37_MSK                                           0x00f00000
#define INT_GPI_SUB_37_I_MSK                                         0xff0fffff
#define INT_GPI_SUB_37_SFT                                           20
#define INT_GPI_SUB_37_HI                                            23
#define INT_GPI_SUB_37_SZ                                            4

#define INT_GPI_MODE_00_MSK                                          0x00000007
#define INT_GPI_MODE_00_I_MSK                                        0xfffffff8
#define INT_GPI_MODE_00_SFT                                          0
#define INT_GPI_MODE_00_HI                                           2
#define INT_GPI_MODE_00_SZ                                           3

#define INT_GPI_MODE_01_MSK                                          0x00000070
#define INT_GPI_MODE_01_I_MSK                                        0xffffff8f
#define INT_GPI_MODE_01_SFT                                          4
#define INT_GPI_MODE_01_HI                                           6
#define INT_GPI_MODE_01_SZ                                           3

#define INT_GPI_MODE_02_MSK                                          0x00000700
#define INT_GPI_MODE_02_I_MSK                                        0xfffff8ff
#define INT_GPI_MODE_02_SFT                                          8
#define INT_GPI_MODE_02_HI                                           10
#define INT_GPI_MODE_02_SZ                                           3

#define INT_GPI_MODE_03_MSK                                          0x00007000
#define INT_GPI_MODE_03_I_MSK                                        0xffff8fff
#define INT_GPI_MODE_03_SFT                                          12
#define INT_GPI_MODE_03_HI                                           14
#define INT_GPI_MODE_03_SZ                                           3

#define INT_GPI_MODE_04_MSK                                          0x00070000
#define INT_GPI_MODE_04_I_MSK                                        0xfff8ffff
#define INT_GPI_MODE_04_SFT                                          16
#define INT_GPI_MODE_04_HI                                           18
#define INT_GPI_MODE_04_SZ                                           3

#define INT_GPI_MODE_05_MSK                                          0x00700000
#define INT_GPI_MODE_05_I_MSK                                        0xff8fffff
#define INT_GPI_MODE_05_SFT                                          20
#define INT_GPI_MODE_05_HI                                           22
#define INT_GPI_MODE_05_SZ                                           3

#define INT_GPI_MODE_06_MSK                                          0x07000000
#define INT_GPI_MODE_06_I_MSK                                        0xf8ffffff
#define INT_GPI_MODE_06_SFT                                          24
#define INT_GPI_MODE_06_HI                                           26
#define INT_GPI_MODE_06_SZ                                           3

#define INT_GPI_MODE_07_MSK                                          0x70000000
#define INT_GPI_MODE_07_I_MSK                                        0x8fffffff
#define INT_GPI_MODE_07_SFT                                          28
#define INT_GPI_MODE_07_HI                                           30
#define INT_GPI_MODE_07_SZ                                           3

#define INT_GPI_MODE_08_MSK                                          0x00000007
#define INT_GPI_MODE_08_I_MSK                                        0xfffffff8
#define INT_GPI_MODE_08_SFT                                          0
#define INT_GPI_MODE_08_HI                                           2
#define INT_GPI_MODE_08_SZ                                           3

#define INT_GPI_MODE_09_MSK                                          0x00000070
#define INT_GPI_MODE_09_I_MSK                                        0xffffff8f
#define INT_GPI_MODE_09_SFT                                          4
#define INT_GPI_MODE_09_HI                                           6
#define INT_GPI_MODE_09_SZ                                           3

#define INT_GPI_MODE_10_MSK                                          0x00000700
#define INT_GPI_MODE_10_I_MSK                                        0xfffff8ff
#define INT_GPI_MODE_10_SFT                                          8
#define INT_GPI_MODE_10_HI                                           10
#define INT_GPI_MODE_10_SZ                                           3

#define INT_GPI_MODE_11_MSK                                          0x00007000
#define INT_GPI_MODE_11_I_MSK                                        0xffff8fff
#define INT_GPI_MODE_11_SFT                                          12
#define INT_GPI_MODE_11_HI                                           14
#define INT_GPI_MODE_11_SZ                                           3

#define INT_GPI_MODE_12_MSK                                          0x00070000
#define INT_GPI_MODE_12_I_MSK                                        0xfff8ffff
#define INT_GPI_MODE_12_SFT                                          16
#define INT_GPI_MODE_12_HI                                           18
#define INT_GPI_MODE_12_SZ                                           3

#define INT_GPI_MODE_13_MSK                                          0x00700000
#define INT_GPI_MODE_13_I_MSK                                        0xff8fffff
#define INT_GPI_MODE_13_SFT                                          20
#define INT_GPI_MODE_13_HI                                           22
#define INT_GPI_MODE_13_SZ                                           3

#define INT_GPI_MODE_14_MSK                                          0x07000000
#define INT_GPI_MODE_14_I_MSK                                        0xf8ffffff
#define INT_GPI_MODE_14_SFT                                          24
#define INT_GPI_MODE_14_HI                                           26
#define INT_GPI_MODE_14_SZ                                           3

#define INT_GPI_MODE_15_MSK                                          0x70000000
#define INT_GPI_MODE_15_I_MSK                                        0x8fffffff
#define INT_GPI_MODE_15_SFT                                          28
#define INT_GPI_MODE_15_HI                                           30
#define INT_GPI_MODE_15_SZ                                           3

#define INT_GPI_MODE_16_MSK                                          0x00000007
#define INT_GPI_MODE_16_I_MSK                                        0xfffffff8
#define INT_GPI_MODE_16_SFT                                          0
#define INT_GPI_MODE_16_HI                                           2
#define INT_GPI_MODE_16_SZ                                           3

#define INT_GPI_MODE_17_MSK                                          0x00000070
#define INT_GPI_MODE_17_I_MSK                                        0xffffff8f
#define INT_GPI_MODE_17_SFT                                          4
#define INT_GPI_MODE_17_HI                                           6
#define INT_GPI_MODE_17_SZ                                           3

#define INT_GPI_MODE_18_MSK                                          0x00000700
#define INT_GPI_MODE_18_I_MSK                                        0xfffff8ff
#define INT_GPI_MODE_18_SFT                                          8
#define INT_GPI_MODE_18_HI                                           10
#define INT_GPI_MODE_18_SZ                                           3

#define INT_GPI_MODE_19_MSK                                          0x00007000
#define INT_GPI_MODE_19_I_MSK                                        0xffff8fff
#define INT_GPI_MODE_19_SFT                                          12
#define INT_GPI_MODE_19_HI                                           14
#define INT_GPI_MODE_19_SZ                                           3

#define INT_GPI_MODE_20_MSK                                          0x00070000
#define INT_GPI_MODE_20_I_MSK                                        0xfff8ffff
#define INT_GPI_MODE_20_SFT                                          16
#define INT_GPI_MODE_20_HI                                           18
#define INT_GPI_MODE_20_SZ                                           3

#define INT_GPI_MODE_21_MSK                                          0x00700000
#define INT_GPI_MODE_21_I_MSK                                        0xff8fffff
#define INT_GPI_MODE_21_SFT                                          20
#define INT_GPI_MODE_21_HI                                           22
#define INT_GPI_MODE_21_SZ                                           3

#define INT_GPI_MODE_22_MSK                                          0x07000000
#define INT_GPI_MODE_22_I_MSK                                        0xf8ffffff
#define INT_GPI_MODE_22_SFT                                          24
#define INT_GPI_MODE_22_HI                                           26
#define INT_GPI_MODE_22_SZ                                           3

#define INT_GPI_MODE_23_MSK                                          0x70000000
#define INT_GPI_MODE_23_I_MSK                                        0x8fffffff
#define INT_GPI_MODE_23_SFT                                          28
#define INT_GPI_MODE_23_HI                                           30
#define INT_GPI_MODE_23_SZ                                           3

#define INT_GPI_MODE_24_MSK                                          0x00000007
#define INT_GPI_MODE_24_I_MSK                                        0xfffffff8
#define INT_GPI_MODE_24_SFT                                          0
#define INT_GPI_MODE_24_HI                                           2
#define INT_GPI_MODE_24_SZ                                           3

#define INT_GPI_MODE_25_MSK                                          0x00000070
#define INT_GPI_MODE_25_I_MSK                                        0xffffff8f
#define INT_GPI_MODE_25_SFT                                          4
#define INT_GPI_MODE_25_HI                                           6
#define INT_GPI_MODE_25_SZ                                           3

#define INT_GPI_MODE_26_MSK                                          0x00000700
#define INT_GPI_MODE_26_I_MSK                                        0xfffff8ff
#define INT_GPI_MODE_26_SFT                                          8
#define INT_GPI_MODE_26_HI                                           10
#define INT_GPI_MODE_26_SZ                                           3

#define INT_GPI_MODE_27_MSK                                          0x00007000
#define INT_GPI_MODE_27_I_MSK                                        0xffff8fff
#define INT_GPI_MODE_27_SFT                                          12
#define INT_GPI_MODE_27_HI                                           14
#define INT_GPI_MODE_27_SZ                                           3

#define INT_GPI_MODE_28_MSK                                          0x00070000
#define INT_GPI_MODE_28_I_MSK                                        0xfff8ffff
#define INT_GPI_MODE_28_SFT                                          16
#define INT_GPI_MODE_28_HI                                           18
#define INT_GPI_MODE_28_SZ                                           3

#define INT_GPI_MODE_29_MSK                                          0x00700000
#define INT_GPI_MODE_29_I_MSK                                        0xff8fffff
#define INT_GPI_MODE_29_SFT                                          20
#define INT_GPI_MODE_29_HI                                           22
#define INT_GPI_MODE_29_SZ                                           3

#define INT_GPI_MODE_30_MSK                                          0x07000000
#define INT_GPI_MODE_30_I_MSK                                        0xf8ffffff
#define INT_GPI_MODE_30_SFT                                          24
#define INT_GPI_MODE_30_HI                                           26
#define INT_GPI_MODE_30_SZ                                           3

#define INT_GPI_MODE_31_MSK                                          0x70000000
#define INT_GPI_MODE_31_I_MSK                                        0x8fffffff
#define INT_GPI_MODE_31_SFT                                          28
#define INT_GPI_MODE_31_HI                                           30
#define INT_GPI_MODE_31_SZ                                           3

#define INT_GPI_MODE_32_MSK                                          0x00000007
#define INT_GPI_MODE_32_I_MSK                                        0xfffffff8
#define INT_GPI_MODE_32_SFT                                          0
#define INT_GPI_MODE_32_HI                                           2
#define INT_GPI_MODE_32_SZ                                           3

#define INT_GPI_MODE_33_MSK                                          0x00000070
#define INT_GPI_MODE_33_I_MSK                                        0xffffff8f
#define INT_GPI_MODE_33_SFT                                          4
#define INT_GPI_MODE_33_HI                                           6
#define INT_GPI_MODE_33_SZ                                           3

#define INT_GPI_MODE_34_MSK                                          0x00000700
#define INT_GPI_MODE_34_I_MSK                                        0xfffff8ff
#define INT_GPI_MODE_34_SFT                                          8
#define INT_GPI_MODE_34_HI                                           10
#define INT_GPI_MODE_34_SZ                                           3

#define INT_GPI_MODE_35_MSK                                          0x00007000
#define INT_GPI_MODE_35_I_MSK                                        0xffff8fff
#define INT_GPI_MODE_35_SFT                                          12
#define INT_GPI_MODE_35_HI                                           14
#define INT_GPI_MODE_35_SZ                                           3

#define INT_GPI_MODE_36_MSK                                          0x00070000
#define INT_GPI_MODE_36_I_MSK                                        0xfff8ffff
#define INT_GPI_MODE_36_SFT                                          16
#define INT_GPI_MODE_36_HI                                           18
#define INT_GPI_MODE_36_SZ                                           3

#define INT_GPI_MODE_37_MSK                                          0x00700000
#define INT_GPI_MODE_37_I_MSK                                        0xff8fffff
#define INT_GPI_MODE_37_SFT                                          20
#define INT_GPI_MODE_37_HI                                           22
#define INT_GPI_MODE_37_SZ                                           3

#define GPO_INT_POL_MSK                                              0x80000000
#define GPO_INT_POL_I_MSK                                            0x7fffffff
#define GPO_INT_POL_SFT                                              31
#define GPO_INT_POL_HI                                               31
#define GPO_INT_POL_SZ                                               1

#define PATCH02_EN_MSK                                               0x00000001
#define PATCH02_EN_I_MSK                                             0xfffffffe
#define PATCH02_EN_SFT                                               0
#define PATCH02_EN_HI                                                0
#define PATCH02_EN_SZ                                                1

#define PATCH02_ADDR_MSK                                             0x0003fffc
#define PATCH02_ADDR_I_MSK                                           0xfffc0003
#define PATCH02_ADDR_SFT                                             2
#define PATCH02_ADDR_HI                                              17
#define PATCH02_ADDR_SZ                                              16

#define PATCH02_DATA_MSK                                             0xffffffff
#define PATCH02_DATA_I_MSK                                           0x00000000
#define PATCH02_DATA_SFT                                             0
#define PATCH02_DATA_HI                                              31
#define PATCH02_DATA_SZ                                              32

#define PATCH03_EN_MSK                                               0x00000001
#define PATCH03_EN_I_MSK                                             0xfffffffe
#define PATCH03_EN_SFT                                               0
#define PATCH03_EN_HI                                                0
#define PATCH03_EN_SZ                                                1

#define PATCH03_ADDR_MSK                                             0x0003fffc
#define PATCH03_ADDR_I_MSK                                           0xfffc0003
#define PATCH03_ADDR_SFT                                             2
#define PATCH03_ADDR_HI                                              17
#define PATCH03_ADDR_SZ                                              16

#define PATCH03_DATA_MSK                                             0xffffffff
#define PATCH03_DATA_I_MSK                                           0x00000000
#define PATCH03_DATA_SFT                                             0
#define PATCH03_DATA_HI                                              31
#define PATCH03_DATA_SZ                                              32

#define PATCH04_EN_MSK                                               0x00000001
#define PATCH04_EN_I_MSK                                             0xfffffffe
#define PATCH04_EN_SFT                                               0
#define PATCH04_EN_HI                                                0
#define PATCH04_EN_SZ                                                1

#define PATCH04_ADDR_MSK                                             0x0003fffc
#define PATCH04_ADDR_I_MSK                                           0xfffc0003
#define PATCH04_ADDR_SFT                                             2
#define PATCH04_ADDR_HI                                              17
#define PATCH04_ADDR_SZ                                              16

#define PATCH04_DATA_MSK                                             0xffffffff
#define PATCH04_DATA_I_MSK                                           0x00000000
#define PATCH04_DATA_SFT                                             0
#define PATCH04_DATA_HI                                              31
#define PATCH04_DATA_SZ                                              32

#define PATCH05_EN_MSK                                               0x00000001
#define PATCH05_EN_I_MSK                                             0xfffffffe
#define PATCH05_EN_SFT                                               0
#define PATCH05_EN_HI                                                0
#define PATCH05_EN_SZ                                                1

#define PATCH05_ADDR_MSK                                             0x0003fffc
#define PATCH05_ADDR_I_MSK                                           0xfffc0003
#define PATCH05_ADDR_SFT                                             2
#define PATCH05_ADDR_HI                                              17
#define PATCH05_ADDR_SZ                                              16

#define PATCH05_DATA_MSK                                             0xffffffff
#define PATCH05_DATA_I_MSK                                           0x00000000
#define PATCH05_DATA_SFT                                             0
#define PATCH05_DATA_HI                                              31
#define PATCH05_DATA_SZ                                              32

#define PATCH06_EN_MSK                                               0x00000001
#define PATCH06_EN_I_MSK                                             0xfffffffe
#define PATCH06_EN_SFT                                               0
#define PATCH06_EN_HI                                                0
#define PATCH06_EN_SZ                                                1

#define PATCH06_ADDR_MSK                                             0x0003fffc
#define PATCH06_ADDR_I_MSK                                           0xfffc0003
#define PATCH06_ADDR_SFT                                             2
#define PATCH06_ADDR_HI                                              17
#define PATCH06_ADDR_SZ                                              16

#define PATCH06_DATA_MSK                                             0xffffffff
#define PATCH06_DATA_I_MSK                                           0x00000000
#define PATCH06_DATA_SFT                                             0
#define PATCH06_DATA_HI                                              31
#define PATCH06_DATA_SZ                                              32

#define PATCH07_EN_MSK                                               0x00000001
#define PATCH07_EN_I_MSK                                             0xfffffffe
#define PATCH07_EN_SFT                                               0
#define PATCH07_EN_HI                                                0
#define PATCH07_EN_SZ                                                1

#define PATCH07_ADDR_MSK                                             0x0003fffc
#define PATCH07_ADDR_I_MSK                                           0xfffc0003
#define PATCH07_ADDR_SFT                                             2
#define PATCH07_ADDR_HI                                              17
#define PATCH07_ADDR_SZ                                              16

#define PATCH07_DATA_MSK                                             0xffffffff
#define PATCH07_DATA_I_MSK                                           0x00000000
#define PATCH07_DATA_SFT                                             0
#define PATCH07_DATA_HI                                              31
#define PATCH07_DATA_SZ                                              32

#define PATCH08_EN_MSK                                               0x00000001
#define PATCH08_EN_I_MSK                                             0xfffffffe
#define PATCH08_EN_SFT                                               0
#define PATCH08_EN_HI                                                0
#define PATCH08_EN_SZ                                                1

#define PATCH08_ADDR_MSK                                             0x0003fffc
#define PATCH08_ADDR_I_MSK                                           0xfffc0003
#define PATCH08_ADDR_SFT                                             2
#define PATCH08_ADDR_HI                                              17
#define PATCH08_ADDR_SZ                                              16

#define PATCH08_DATA_MSK                                             0xffffffff
#define PATCH08_DATA_I_MSK                                           0x00000000
#define PATCH08_DATA_SFT                                             0
#define PATCH08_DATA_HI                                              31
#define PATCH08_DATA_SZ                                              32

#define PATCH09_EN_MSK                                               0x00000001
#define PATCH09_EN_I_MSK                                             0xfffffffe
#define PATCH09_EN_SFT                                               0
#define PATCH09_EN_HI                                                0
#define PATCH09_EN_SZ                                                1

#define PATCH09_ADDR_MSK                                             0x0003fffc
#define PATCH09_ADDR_I_MSK                                           0xfffc0003
#define PATCH09_ADDR_SFT                                             2
#define PATCH09_ADDR_HI                                              17
#define PATCH09_ADDR_SZ                                              16

#define PATCH09_DATA_MSK                                             0xffffffff
#define PATCH09_DATA_I_MSK                                           0x00000000
#define PATCH09_DATA_SFT                                             0
#define PATCH09_DATA_HI                                              31
#define PATCH09_DATA_SZ                                              32

#define PATCH10_EN_MSK                                               0x00000001
#define PATCH10_EN_I_MSK                                             0xfffffffe
#define PATCH10_EN_SFT                                               0
#define PATCH10_EN_HI                                                0
#define PATCH10_EN_SZ                                                1

#define PATCH10_ADDR_MSK                                             0x0003fffc
#define PATCH10_ADDR_I_MSK                                           0xfffc0003
#define PATCH10_ADDR_SFT                                             2
#define PATCH10_ADDR_HI                                              17
#define PATCH10_ADDR_SZ                                              16

#define PATCH10_DATA_MSK                                             0xffffffff
#define PATCH10_DATA_I_MSK                                           0x00000000
#define PATCH10_DATA_SFT                                             0
#define PATCH10_DATA_HI                                              31
#define PATCH10_DATA_SZ                                              32

#define PATCH11_EN_MSK                                               0x00000001
#define PATCH11_EN_I_MSK                                             0xfffffffe
#define PATCH11_EN_SFT                                               0
#define PATCH11_EN_HI                                                0
#define PATCH11_EN_SZ                                                1

#define PATCH11_ADDR_MSK                                             0x0003fffc
#define PATCH11_ADDR_I_MSK                                           0xfffc0003
#define PATCH11_ADDR_SFT                                             2
#define PATCH11_ADDR_HI                                              17
#define PATCH11_ADDR_SZ                                              16

#define PATCH11_DATA_MSK                                             0xffffffff
#define PATCH11_DATA_I_MSK                                           0x00000000
#define PATCH11_DATA_SFT                                             0
#define PATCH11_DATA_HI                                              31
#define PATCH11_DATA_SZ                                              32

#define PATCH12_EN_MSK                                               0x00000001
#define PATCH12_EN_I_MSK                                             0xfffffffe
#define PATCH12_EN_SFT                                               0
#define PATCH12_EN_HI                                                0
#define PATCH12_EN_SZ                                                1

#define PATCH12_ADDR_MSK                                             0x0003fffc
#define PATCH12_ADDR_I_MSK                                           0xfffc0003
#define PATCH12_ADDR_SFT                                             2
#define PATCH12_ADDR_HI                                              17
#define PATCH12_ADDR_SZ                                              16

#define PATCH12_DATA_MSK                                             0xffffffff
#define PATCH12_DATA_I_MSK                                           0x00000000
#define PATCH12_DATA_SFT                                             0
#define PATCH12_DATA_HI                                              31
#define PATCH12_DATA_SZ                                              32

#define PATCH13_EN_MSK                                               0x00000001
#define PATCH13_EN_I_MSK                                             0xfffffffe
#define PATCH13_EN_SFT                                               0
#define PATCH13_EN_HI                                                0
#define PATCH13_EN_SZ                                                1

#define PATCH13_ADDR_MSK                                             0x0003fffc
#define PATCH13_ADDR_I_MSK                                           0xfffc0003
#define PATCH13_ADDR_SFT                                             2
#define PATCH13_ADDR_HI                                              17
#define PATCH13_ADDR_SZ                                              16

#define PATCH13_DATA_MSK                                             0xffffffff
#define PATCH13_DATA_I_MSK                                           0x00000000
#define PATCH13_DATA_SFT                                             0
#define PATCH13_DATA_HI                                              31
#define PATCH13_DATA_SZ                                              32

#define PATCH14_EN_MSK                                               0x00000001
#define PATCH14_EN_I_MSK                                             0xfffffffe
#define PATCH14_EN_SFT                                               0
#define PATCH14_EN_HI                                                0
#define PATCH14_EN_SZ                                                1

#define PATCH14_ADDR_MSK                                             0x0003fffc
#define PATCH14_ADDR_I_MSK                                           0xfffc0003
#define PATCH14_ADDR_SFT                                             2
#define PATCH14_ADDR_HI                                              17
#define PATCH14_ADDR_SZ                                              16

#define PATCH14_DATA_MSK                                             0xffffffff
#define PATCH14_DATA_I_MSK                                           0x00000000
#define PATCH14_DATA_SFT                                             0
#define PATCH14_DATA_HI                                              31
#define PATCH14_DATA_SZ                                              32

#define PATCH15_EN_MSK                                               0x00000001
#define PATCH15_EN_I_MSK                                             0xfffffffe
#define PATCH15_EN_SFT                                               0
#define PATCH15_EN_HI                                                0
#define PATCH15_EN_SZ                                                1

#define PATCH15_ADDR_MSK                                             0x0003fffc
#define PATCH15_ADDR_I_MSK                                           0xfffc0003
#define PATCH15_ADDR_SFT                                             2
#define PATCH15_ADDR_HI                                              17
#define PATCH15_ADDR_SZ                                              16

#define PATCH15_DATA_MSK                                             0xffffffff
#define PATCH15_DATA_I_MSK                                           0x00000000
#define PATCH15_DATA_SFT                                             0
#define PATCH15_DATA_HI                                              31
#define PATCH15_DATA_SZ                                              32

#define SEL_SRAM_BIST_RESULT_MSK                                     0x0000003f
#define SEL_SRAM_BIST_RESULT_I_MSK                                   0xffffffc0
#define SEL_SRAM_BIST_RESULT_SFT                                     0
#define SEL_SRAM_BIST_RESULT_HI                                      5
#define SEL_SRAM_BIST_RESULT_SZ                                      6

#define MEM_BIST_RESET_MSK                                           0xc0000000
#define MEM_BIST_RESET_I_MSK                                         0x3fffffff
#define MEM_BIST_RESET_SFT                                           30
#define MEM_BIST_RESET_HI                                            31
#define MEM_BIST_RESET_SZ                                            2

#define MEM_BIST_ERR_FINISH_MSK                                      0x0000007f
#define MEM_BIST_ERR_FINISH_I_MSK                                    0xffffff80
#define MEM_BIST_ERR_FINISH_SFT                                      0
#define MEM_BIST_ERR_FINISH_HI                                       6
#define MEM_BIST_ERR_FINISH_SZ                                       7

#define SRAM_BIST_ERR_ADDR_1_MSK                                     0xffff0000
#define SRAM_BIST_ERR_ADDR_1_I_MSK                                   0x0000ffff
#define SRAM_BIST_ERR_ADDR_1_SFT                                     16
#define SRAM_BIST_ERR_ADDR_1_HI                                      31
#define SRAM_BIST_ERR_ADDR_1_SZ                                      16

#define SRAM_BIST_ERR_ADDR_3_2_MSK                                   0xffffffff
#define SRAM_BIST_ERR_ADDR_3_2_I_MSK                                 0x00000000
#define SRAM_BIST_ERR_ADDR_3_2_SFT                                   0
#define SRAM_BIST_ERR_ADDR_3_2_HI                                    31
#define SRAM_BIST_ERR_ADDR_3_2_SZ                                    32

#define SRAM_BIST_FINISH_RESULT_MSK                                  0x0fffffff
#define SRAM_BIST_FINISH_RESULT_I_MSK                                0xf0000000
#define SRAM_BIST_FINISH_RESULT_SFT                                  0
#define SRAM_BIST_FINISH_RESULT_HI                                   27
#define SRAM_BIST_FINISH_RESULT_SZ                                   28

#define SRAM_BIST_ERROR_RESULT_MSK                                   0x0fffffff
#define SRAM_BIST_ERROR_RESULT_I_MSK                                 0xf0000000
#define SRAM_BIST_ERROR_RESULT_SFT                                   0
#define SRAM_BIST_ERROR_RESULT_HI                                    27
#define SRAM_BIST_ERROR_RESULT_SZ                                    28

#define INT_BROWNOUT_LOWBATTERY_MSK                                  0x00000001
#define INT_BROWNOUT_LOWBATTERY_I_MSK                                0xfffffffe
#define INT_BROWNOUT_LOWBATTERY_SFT                                  0
#define INT_BROWNOUT_LOWBATTERY_HI                                   0
#define INT_BROWNOUT_LOWBATTERY_SZ                                   1

#define LOWBATTERY_SAMPLE_MIN_COUNT_MSK                              0x0000000f
#define LOWBATTERY_SAMPLE_MIN_COUNT_I_MSK                            0xfffffff0
#define LOWBATTERY_SAMPLE_MIN_COUNT_SFT                              0
#define LOWBATTERY_SAMPLE_MIN_COUNT_HI                               3
#define LOWBATTERY_SAMPLE_MIN_COUNT_SZ                               4

#define I2S0_PDM_TX_MSK                                              0x00000001
#define I2S0_PDM_TX_I_MSK                                            0xfffffffe
#define I2S0_PDM_TX_SFT                                              0
#define I2S0_PDM_TX_HI                                               0
#define I2S0_PDM_TX_SZ                                               1

#define I2S0_RG_PDM_TX_EN_MSK                                        0x00000002
#define I2S0_RG_PDM_TX_EN_I_MSK                                      0xfffffffd
#define I2S0_RG_PDM_TX_EN_SFT                                        1
#define I2S0_RG_PDM_TX_EN_HI                                         1
#define I2S0_RG_PDM_TX_EN_SZ                                         1

#define I2S0_RG_PDM_TX_DAT_MSB_INV_MSK                               0x00000004
#define I2S0_RG_PDM_TX_DAT_MSB_INV_I_MSK                             0xfffffffb
#define I2S0_RG_PDM_TX_DAT_MSB_INV_SFT                               2
#define I2S0_RG_PDM_TX_DAT_MSB_INV_HI                                2
#define I2S0_RG_PDM_TX_DAT_MSB_INV_SZ                                1

#define I2S0_RG_PDM_TX_STEREO_EN_MSK                                 0x00000008
#define I2S0_RG_PDM_TX_STEREO_EN_I_MSK                               0xfffffff7
#define I2S0_RG_PDM_TX_STEREO_EN_SFT                                 3
#define I2S0_RG_PDM_TX_STEREO_EN_HI                                  3
#define I2S0_RG_PDM_TX_STEREO_EN_SZ                                  1

#define I2S0_PDM_TX_BIT_RESO_MSK                                     0x00000030
#define I2S0_PDM_TX_BIT_RESO_I_MSK                                   0xffffffcf
#define I2S0_PDM_TX_BIT_RESO_SFT                                     4
#define I2S0_PDM_TX_BIT_RESO_HI                                      5
#define I2S0_PDM_TX_BIT_RESO_SZ                                      2

#define I2S0_RG_PDM_TX_RESAMP_EN_MSK                                 0x00000040
#define I2S0_RG_PDM_TX_RESAMP_EN_I_MSK                               0xffffffbf
#define I2S0_RG_PDM_TX_RESAMP_EN_SFT                                 6
#define I2S0_RG_PDM_TX_RESAMP_EN_HI                                  6
#define I2S0_RG_PDM_TX_RESAMP_EN_SZ                                  1

#define I2S0_RG_PDM_TX_SDM_EN_MSK                                    0x00000080
#define I2S0_RG_PDM_TX_SDM_EN_I_MSK                                  0xffffff7f
#define I2S0_RG_PDM_TX_SDM_EN_SFT                                    7
#define I2S0_RG_PDM_TX_SDM_EN_HI                                     7
#define I2S0_RG_PDM_TX_SDM_EN_SZ                                     1

#define I2S0_PDM_TX_MONO_CTRL_MSK                                    0x00000300
#define I2S0_PDM_TX_MONO_CTRL_I_MSK                                  0xfffffcff
#define I2S0_PDM_TX_MONO_CTRL_SFT                                    8
#define I2S0_PDM_TX_MONO_CTRL_HI                                     9
#define I2S0_PDM_TX_MONO_CTRL_SZ                                     2

#define I2S0_RG_PDM_TX_OUT_BW_MSK                                    0x0000001f
#define I2S0_RG_PDM_TX_OUT_BW_I_MSK                                  0xffffffe0
#define I2S0_RG_PDM_TX_OUT_BW_SFT                                    0
#define I2S0_RG_PDM_TX_OUT_BW_HI                                     4
#define I2S0_RG_PDM_TX_OUT_BW_SZ                                     5

#define I2S0_RG_TX_LR_SWAP_MSK                                       0x00000100
#define I2S0_RG_TX_LR_SWAP_I_MSK                                     0xfffffeff
#define I2S0_RG_TX_LR_SWAP_SFT                                       8
#define I2S0_RG_TX_LR_SWAP_HI                                        8
#define I2S0_RG_TX_LR_SWAP_SZ                                        1

#define I2S0_RG_TX_RESAMP_K_MSK                                      0x0000003f
#define I2S0_RG_TX_RESAMP_K_I_MSK                                    0xffffffc0
#define I2S0_RG_TX_RESAMP_K_SFT                                      0
#define I2S0_RG_TX_RESAMP_K_HI                                       5
#define I2S0_RG_TX_RESAMP_K_SZ                                       6

#define I2S0_RG_TX_RESAMP_N_MSK                                      0x000007ff
#define I2S0_RG_TX_RESAMP_N_I_MSK                                    0xfffff800
#define I2S0_RG_TX_RESAMP_N_SFT                                      0
#define I2S0_RG_TX_RESAMP_N_HI                                       10
#define I2S0_RG_TX_RESAMP_N_SZ                                       11

#define I2S0_RG_TX_RESAMP_M_MSK                                      0x00000fff
#define I2S0_RG_TX_RESAMP_M_I_MSK                                    0xfffff000
#define I2S0_RG_TX_RESAMP_M_SFT                                      0
#define I2S0_RG_TX_RESAMP_M_HI                                       11
#define I2S0_RG_TX_RESAMP_M_SZ                                       12

#define I2S0_RG_TX_RESAMP_INV_M_MANT_MSK                             0x000007ff
#define I2S0_RG_TX_RESAMP_INV_M_MANT_I_MSK                           0xfffff800
#define I2S0_RG_TX_RESAMP_INV_M_MANT_SFT                             0
#define I2S0_RG_TX_RESAMP_INV_M_MANT_HI                              10
#define I2S0_RG_TX_RESAMP_INV_M_MANT_SZ                              11

#define I2S0_RG_TX_RESAMP_INV_M_EXP_MSK                              0x0000000f
#define I2S0_RG_TX_RESAMP_INV_M_EXP_I_MSK                            0xfffffff0
#define I2S0_RG_TX_RESAMP_INV_M_EXP_SFT                              0
#define I2S0_RG_TX_RESAMP_INV_M_EXP_HI                               3
#define I2S0_RG_TX_RESAMP_INV_M_EXP_SZ                               4

#define I2S0_RG_TX_AMP_OUT_SCALING_MSK                               0x000000ff
#define I2S0_RG_TX_AMP_OUT_SCALING_I_MSK                             0xffffff00
#define I2S0_RG_TX_AMP_OUT_SCALING_SFT                               0
#define I2S0_RG_TX_AMP_OUT_SCALING_HI                                7
#define I2S0_RG_TX_AMP_OUT_SCALING_SZ                                8

#define I2S0_RG_PDM_TX_SCALING_LEAKY_FACTOR_MSK                      0x00000007
#define I2S0_RG_PDM_TX_SCALING_LEAKY_FACTOR_I_MSK                    0xfffffff8
#define I2S0_RG_PDM_TX_SCALING_LEAKY_FACTOR_SFT                      0
#define I2S0_RG_PDM_TX_SCALING_LEAKY_FACTOR_HI                       2
#define I2S0_RG_PDM_TX_SCALING_LEAKY_FACTOR_SZ                       3

#define I2S0_RO_PDM_TX_CNTRO_MSK                                     0xffff0000
#define I2S0_RO_PDM_TX_CNTRO_I_MSK                                   0x0000ffff
#define I2S0_RO_PDM_TX_CNTRO_SFT                                     16
#define I2S0_RO_PDM_TX_CNTRO_HI                                      31
#define I2S0_RO_PDM_TX_CNTRO_SZ                                      16

#define I2S0_PDM_RX_MSK                                              0x00000001
#define I2S0_PDM_RX_I_MSK                                            0xfffffffe
#define I2S0_PDM_RX_SFT                                              0
#define I2S0_PDM_RX_HI                                               0
#define I2S0_PDM_RX_SZ                                               1

#define I2S0_RG_PDM_EN_MSK                                           0x00000002
#define I2S0_RG_PDM_EN_I_MSK                                         0xfffffffd
#define I2S0_RG_PDM_EN_SFT                                           1
#define I2S0_RG_PDM_EN_HI                                            1
#define I2S0_RG_PDM_EN_SZ                                            1

#define I2S0_RG_PDM_LOW_POWER_MODE_MSK                               0x00000004
#define I2S0_RG_PDM_LOW_POWER_MODE_I_MSK                             0xfffffffb
#define I2S0_RG_PDM_LOW_POWER_MODE_SFT                               2
#define I2S0_RG_PDM_LOW_POWER_MODE_HI                                2
#define I2S0_RG_PDM_LOW_POWER_MODE_SZ                                1

#define I2S0_RG_PDM_STEREO_EN_MSK                                    0x00000008
#define I2S0_RG_PDM_STEREO_EN_I_MSK                                  0xfffffff7
#define I2S0_RG_PDM_STEREO_EN_SFT                                    3
#define I2S0_RG_PDM_STEREO_EN_HI                                     3
#define I2S0_RG_PDM_STEREO_EN_SZ                                     1

#define I2S0_PDM_LOOP_BACK_MSK                                       0x00000010
#define I2S0_PDM_LOOP_BACK_I_MSK                                     0xffffffef
#define I2S0_PDM_LOOP_BACK_SFT                                       4
#define I2S0_PDM_LOOP_BACK_HI                                        4
#define I2S0_PDM_LOOP_BACK_SZ                                        1

#define I2S0_RG_PDM_RESAMP_EN_MSK                                    0x00000040
#define I2S0_RG_PDM_RESAMP_EN_I_MSK                                  0xffffffbf
#define I2S0_RG_PDM_RESAMP_EN_SFT                                    6
#define I2S0_RG_PDM_RESAMP_EN_HI                                     6
#define I2S0_RG_PDM_RESAMP_EN_SZ                                     1

#define I2S0_RG_PDM_SDM_EN_MSK                                       0x00000080
#define I2S0_RG_PDM_SDM_EN_I_MSK                                     0xffffff7f
#define I2S0_RG_PDM_SDM_EN_SFT                                       7
#define I2S0_RG_PDM_SDM_EN_HI                                        7
#define I2S0_RG_PDM_SDM_EN_SZ                                        1

#define I2S0_RG_RX_DATA_BIT_ALIGN_MSK                                0x00000100
#define I2S0_RG_RX_DATA_BIT_ALIGN_I_MSK                              0xfffffeff
#define I2S0_RG_RX_DATA_BIT_ALIGN_SFT                                8
#define I2S0_RG_RX_DATA_BIT_ALIGN_HI                                 8
#define I2S0_RG_RX_DATA_BIT_ALIGN_SZ                                 1

#define I2S0_PDM_RX_PHASE_CYCLE_MSK                                  0x000000ff
#define I2S0_PDM_RX_PHASE_CYCLE_I_MSK                                0xffffff00
#define I2S0_PDM_RX_PHASE_CYCLE_SFT                                  0
#define I2S0_PDM_RX_PHASE_CYCLE_HI                                   7
#define I2S0_PDM_RX_PHASE_CYCLE_SZ                                   8

#define I2S0_RO_PDM_RX_CNTRO_MSK                                     0xffff0000
#define I2S0_RO_PDM_RX_CNTRO_I_MSK                                   0x0000ffff
#define I2S0_RO_PDM_RX_CNTRO_SFT                                     16
#define I2S0_RO_PDM_RX_CNTRO_HI                                      31
#define I2S0_RO_PDM_RX_CNTRO_SZ                                      16

#define I2S0_RG_RX_RESAMP_K_MSK                                      0x0000003f
#define I2S0_RG_RX_RESAMP_K_I_MSK                                    0xffffffc0
#define I2S0_RG_RX_RESAMP_K_SFT                                      0
#define I2S0_RG_RX_RESAMP_K_HI                                       5
#define I2S0_RG_RX_RESAMP_K_SZ                                       6

#define I2S0_RG_RX_RESAMP_N_MSK                                      0x000007ff
#define I2S0_RG_RX_RESAMP_N_I_MSK                                    0xfffff800
#define I2S0_RG_RX_RESAMP_N_SFT                                      0
#define I2S0_RG_RX_RESAMP_N_HI                                       10
#define I2S0_RG_RX_RESAMP_N_SZ                                       11

#define I2S0_RG_RX_RESAMP_M_MSK                                      0x00000fff
#define I2S0_RG_RX_RESAMP_M_I_MSK                                    0xfffff000
#define I2S0_RG_RX_RESAMP_M_SFT                                      0
#define I2S0_RG_RX_RESAMP_M_HI                                       11
#define I2S0_RG_RX_RESAMP_M_SZ                                       12

#define I2S0_RG_RX_RESAMP_INV_M_MANT_MSK                             0x000007ff
#define I2S0_RG_RX_RESAMP_INV_M_MANT_I_MSK                           0xfffff800
#define I2S0_RG_RX_RESAMP_INV_M_MANT_SFT                             0
#define I2S0_RG_RX_RESAMP_INV_M_MANT_HI                              10
#define I2S0_RG_RX_RESAMP_INV_M_MANT_SZ                              11

#define I2S0_RG_RX_RESAMP_INV_M_EXP_MSK                              0x0000000f
#define I2S0_RG_RX_RESAMP_INV_M_EXP_I_MSK                            0xfffffff0
#define I2S0_RG_RX_RESAMP_INV_M_EXP_SFT                              0
#define I2S0_RG_RX_RESAMP_INV_M_EXP_HI                               3
#define I2S0_RG_RX_RESAMP_INV_M_EXP_SZ                               4

#define I2S0_RG_PDM_RX_FIR_LPF_DS4X_SCALE_MSK                        0x000000ff
#define I2S0_RG_PDM_RX_FIR_LPF_DS4X_SCALE_I_MSK                      0xffffff00
#define I2S0_RG_PDM_RX_FIR_LPF_DS4X_SCALE_SFT                        0
#define I2S0_RG_PDM_RX_FIR_LPF_DS4X_SCALE_HI                         7
#define I2S0_RG_PDM_RX_FIR_LPF_DS4X_SCALE_SZ                         8

#define I2S1_PDM_RX_MSK                                              0x00000001
#define I2S1_PDM_RX_I_MSK                                            0xfffffffe
#define I2S1_PDM_RX_SFT                                              0
#define I2S1_PDM_RX_HI                                               0
#define I2S1_PDM_RX_SZ                                               1

#define I2S1_RG_PDM_EN_MSK                                           0x00000002
#define I2S1_RG_PDM_EN_I_MSK                                         0xfffffffd
#define I2S1_RG_PDM_EN_SFT                                           1
#define I2S1_RG_PDM_EN_HI                                            1
#define I2S1_RG_PDM_EN_SZ                                            1

#define I2S1_RG_PDM_LOW_POWER_MODE_MSK                               0x00000004
#define I2S1_RG_PDM_LOW_POWER_MODE_I_MSK                             0xfffffffb
#define I2S1_RG_PDM_LOW_POWER_MODE_SFT                               2
#define I2S1_RG_PDM_LOW_POWER_MODE_HI                                2
#define I2S1_RG_PDM_LOW_POWER_MODE_SZ                                1

#define I2S1_RG_PDM_STEREO_EN_MSK                                    0x00000008
#define I2S1_RG_PDM_STEREO_EN_I_MSK                                  0xfffffff7
#define I2S1_RG_PDM_STEREO_EN_SFT                                    3
#define I2S1_RG_PDM_STEREO_EN_HI                                     3
#define I2S1_RG_PDM_STEREO_EN_SZ                                     1

#define I2S1_RG_PDM_RESAMP_EN_MSK                                    0x00000040
#define I2S1_RG_PDM_RESAMP_EN_I_MSK                                  0xffffffbf
#define I2S1_RG_PDM_RESAMP_EN_SFT                                    6
#define I2S1_RG_PDM_RESAMP_EN_HI                                     6
#define I2S1_RG_PDM_RESAMP_EN_SZ                                     1

#define I2S1_RG_PDM_SDM_EN_MSK                                       0x00000080
#define I2S1_RG_PDM_SDM_EN_I_MSK                                     0xffffff7f
#define I2S1_RG_PDM_SDM_EN_SFT                                       7
#define I2S1_RG_PDM_SDM_EN_HI                                        7
#define I2S1_RG_PDM_SDM_EN_SZ                                        1

#define I2S1_RG_RX_DATA_BIT_ALIGN_MSK                                0x00000100
#define I2S1_RG_RX_DATA_BIT_ALIGN_I_MSK                              0xfffffeff
#define I2S1_RG_RX_DATA_BIT_ALIGN_SFT                                8
#define I2S1_RG_RX_DATA_BIT_ALIGN_HI                                 8
#define I2S1_RG_RX_DATA_BIT_ALIGN_SZ                                 1

#define I2S1_PDM_RX_PHASE_CYCLE_MSK                                  0x000000ff
#define I2S1_PDM_RX_PHASE_CYCLE_I_MSK                                0xffffff00
#define I2S1_PDM_RX_PHASE_CYCLE_SFT                                  0
#define I2S1_PDM_RX_PHASE_CYCLE_HI                                   7
#define I2S1_PDM_RX_PHASE_CYCLE_SZ                                   8

#define I2S1_RO_PDM_RX_CNTRO_MSK                                     0xffff0000
#define I2S1_RO_PDM_RX_CNTRO_I_MSK                                   0x0000ffff
#define I2S1_RO_PDM_RX_CNTRO_SFT                                     16
#define I2S1_RO_PDM_RX_CNTRO_HI                                      31
#define I2S1_RO_PDM_RX_CNTRO_SZ                                      16

#define I2S1_RG_RX_RESAMP_K_MSK                                      0x0000003f
#define I2S1_RG_RX_RESAMP_K_I_MSK                                    0xffffffc0
#define I2S1_RG_RX_RESAMP_K_SFT                                      0
#define I2S1_RG_RX_RESAMP_K_HI                                       5
#define I2S1_RG_RX_RESAMP_K_SZ                                       6

#define I2S1_RG_RX_RESAMP_N_MSK                                      0x000007ff
#define I2S1_RG_RX_RESAMP_N_I_MSK                                    0xfffff800
#define I2S1_RG_RX_RESAMP_N_SFT                                      0
#define I2S1_RG_RX_RESAMP_N_HI                                       10
#define I2S1_RG_RX_RESAMP_N_SZ                                       11

#define I2S1_RG_RX_RESAMP_M_MSK                                      0x00000fff
#define I2S1_RG_RX_RESAMP_M_I_MSK                                    0xfffff000
#define I2S1_RG_RX_RESAMP_M_SFT                                      0
#define I2S1_RG_RX_RESAMP_M_HI                                       11
#define I2S1_RG_RX_RESAMP_M_SZ                                       12

#define I2S1_RG_RX_RESAMP_INV_M_MANT_MSK                             0x000007ff
#define I2S1_RG_RX_RESAMP_INV_M_MANT_I_MSK                           0xfffff800
#define I2S1_RG_RX_RESAMP_INV_M_MANT_SFT                             0
#define I2S1_RG_RX_RESAMP_INV_M_MANT_HI                              10
#define I2S1_RG_RX_RESAMP_INV_M_MANT_SZ                              11

#define I2S1_RG_RX_RESAMP_INV_M_EXP_MSK                              0x0000000f
#define I2S1_RG_RX_RESAMP_INV_M_EXP_I_MSK                            0xfffffff0
#define I2S1_RG_RX_RESAMP_INV_M_EXP_SFT                              0
#define I2S1_RG_RX_RESAMP_INV_M_EXP_HI                               3
#define I2S1_RG_RX_RESAMP_INV_M_EXP_SZ                               4

#define I2S1_RG_PDM_RX_FIR_LPF_DS4X_SCALE_MSK                        0x000000ff
#define I2S1_RG_PDM_RX_FIR_LPF_DS4X_SCALE_I_MSK                      0xffffff00
#define I2S1_RG_PDM_RX_FIR_LPF_DS4X_SCALE_SFT                        0
#define I2S1_RG_PDM_RX_FIR_LPF_DS4X_SCALE_HI                         7
#define I2S1_RG_PDM_RX_FIR_LPF_DS4X_SCALE_SZ                         8

#define I2S0_RG_PDM_TONE_RATE_MSK                                    0x0000ffff
#define I2S0_RG_PDM_TONE_RATE_I_MSK                                  0xffff0000
#define I2S0_RG_PDM_TONE_RATE_SFT                                    0
#define I2S0_RG_PDM_TONE_RATE_HI                                     15
#define I2S0_RG_PDM_TONE_RATE_SZ                                     16

#define I2S0_RG_PDM_TONE_GEN_EN_MSK                                  0x00010000
#define I2S0_RG_PDM_TONE_GEN_EN_I_MSK                                0xfffeffff
#define I2S0_RG_PDM_TONE_GEN_EN_SFT                                  16
#define I2S0_RG_PDM_TONE_GEN_EN_HI                                   16
#define I2S0_RG_PDM_TONE_GEN_EN_SZ                                   1

#define I2S0_RG_PDM_TONE_FS_MSK                                      0x00060000
#define I2S0_RG_PDM_TONE_FS_I_MSK                                    0xfff9ffff
#define I2S0_RG_PDM_TONE_FS_SFT                                      17
#define I2S0_RG_PDM_TONE_FS_HI                                       18
#define I2S0_RG_PDM_TONE_FS_SZ                                       2

#define I2S0_RG_PDM_SAMP_PHASE_OFFSET_MSK                            0x00300000
#define I2S0_RG_PDM_SAMP_PHASE_OFFSET_I_MSK                          0xffcfffff
#define I2S0_RG_PDM_SAMP_PHASE_OFFSET_SFT                            20
#define I2S0_RG_PDM_SAMP_PHASE_OFFSET_HI                             21
#define I2S0_RG_PDM_SAMP_PHASE_OFFSET_SZ                             2

#define I2S0_RG_PDM_MONO_CONTROL_MSK                                 0x03000000
#define I2S0_RG_PDM_MONO_CONTROL_I_MSK                               0xfcffffff
#define I2S0_RG_PDM_MONO_CONTROL_SFT                                 24
#define I2S0_RG_PDM_MONO_CONTROL_HI                                  25
#define I2S0_RG_PDM_MONO_CONTROL_SZ                                  2

#define I2S0_RG_RX_RESAMPLER_PATH_SEL_MSK                            0x10000000
#define I2S0_RG_RX_RESAMPLER_PATH_SEL_I_MSK                          0xefffffff
#define I2S0_RG_RX_RESAMPLER_PATH_SEL_SFT                            28
#define I2S0_RG_RX_RESAMPLER_PATH_SEL_HI                             28
#define I2S0_RG_RX_RESAMPLER_PATH_SEL_SZ                             1

#define I2S1_RG_PDM_TONE_RATE_MSK                                    0x0000ffff
#define I2S1_RG_PDM_TONE_RATE_I_MSK                                  0xffff0000
#define I2S1_RG_PDM_TONE_RATE_SFT                                    0
#define I2S1_RG_PDM_TONE_RATE_HI                                     15
#define I2S1_RG_PDM_TONE_RATE_SZ                                     16

#define I2S1_RG_PDM_TONE_GEN_EN_MSK                                  0x00010000
#define I2S1_RG_PDM_TONE_GEN_EN_I_MSK                                0xfffeffff
#define I2S1_RG_PDM_TONE_GEN_EN_SFT                                  16
#define I2S1_RG_PDM_TONE_GEN_EN_HI                                   16
#define I2S1_RG_PDM_TONE_GEN_EN_SZ                                   1

#define I2S1_RG_PDM_TONE_FS_MSK                                      0x00060000
#define I2S1_RG_PDM_TONE_FS_I_MSK                                    0xfff9ffff
#define I2S1_RG_PDM_TONE_FS_SFT                                      17
#define I2S1_RG_PDM_TONE_FS_HI                                       18
#define I2S1_RG_PDM_TONE_FS_SZ                                       2

#define I2S1_RG_PDM_SAMP_PHASE_OFFSET_MSK                            0x00300000
#define I2S1_RG_PDM_SAMP_PHASE_OFFSET_I_MSK                          0xffcfffff
#define I2S1_RG_PDM_SAMP_PHASE_OFFSET_SFT                            20
#define I2S1_RG_PDM_SAMP_PHASE_OFFSET_HI                             21
#define I2S1_RG_PDM_SAMP_PHASE_OFFSET_SZ                             2

#define I2S1_RG_PDM_MONO_CONTROL_MSK                                 0x03000000
#define I2S1_RG_PDM_MONO_CONTROL_I_MSK                               0xfcffffff
#define I2S1_RG_PDM_MONO_CONTROL_SFT                                 24
#define I2S1_RG_PDM_MONO_CONTROL_HI                                  25
#define I2S1_RG_PDM_MONO_CONTROL_SZ                                  2

#define I2S1_RG_RX_RESAMPLER_PATH_SEL_MSK                            0x10000000
#define I2S1_RG_RX_RESAMPLER_PATH_SEL_I_MSK                          0xefffffff
#define I2S1_RG_RX_RESAMPLER_PATH_SEL_SFT                            28
#define I2S1_RG_RX_RESAMPLER_PATH_SEL_HI                             28
#define I2S1_RG_RX_RESAMPLER_PATH_SEL_SZ                             1

#define I2S0_MASTER_MSK                                              0x00000001
#define I2S0_MASTER_I_MSK                                            0xfffffffe
#define I2S0_MASTER_SFT                                              0
#define I2S0_MASTER_HI                                               0
#define I2S0_MASTER_SZ                                               1

#define I2S0_WS_DLY_1T_MSK                                           0x00000002
#define I2S0_WS_DLY_1T_I_MSK                                         0xfffffffd
#define I2S0_WS_DLY_1T_SFT                                           1
#define I2S0_WS_DLY_1T_HI                                            1
#define I2S0_WS_DLY_1T_SZ                                            1

#define I2S0_MCLK_FRAC_MSK                                           0x0000ffff
#define I2S0_MCLK_FRAC_I_MSK                                         0xffff0000
#define I2S0_MCLK_FRAC_SFT                                           0
#define I2S0_MCLK_FRAC_HI                                            15
#define I2S0_MCLK_FRAC_SZ                                            16

#define I2S0_MCLK_INTG_MSK                                           0x03ff0000
#define I2S0_MCLK_INTG_I_MSK                                         0xfc00ffff
#define I2S0_MCLK_INTG_SFT                                           16
#define I2S0_MCLK_INTG_HI                                            25
#define I2S0_MCLK_INTG_SZ                                            10

#define I2S0_BCLK_FRAC_MSK                                           0x0000ffff
#define I2S0_BCLK_FRAC_I_MSK                                         0xffff0000
#define I2S0_BCLK_FRAC_SFT                                           0
#define I2S0_BCLK_FRAC_HI                                            15
#define I2S0_BCLK_FRAC_SZ                                            16

#define I2S0_BCLK_INTG_MSK                                           0x003f0000
#define I2S0_BCLK_INTG_I_MSK                                         0xffc0ffff
#define I2S0_BCLK_INTG_SFT                                           16
#define I2S0_BCLK_INTG_HI                                            21
#define I2S0_BCLK_INTG_SZ                                            6

#define I2S1_MASTER_MSK                                              0x00000001
#define I2S1_MASTER_I_MSK                                            0xfffffffe
#define I2S1_MASTER_SFT                                              0
#define I2S1_MASTER_HI                                               0
#define I2S1_MASTER_SZ                                               1

#define I2S1_WS_DLY_1T_MSK                                           0x00000002
#define I2S1_WS_DLY_1T_I_MSK                                         0xfffffffd
#define I2S1_WS_DLY_1T_SFT                                           1
#define I2S1_WS_DLY_1T_HI                                            1
#define I2S1_WS_DLY_1T_SZ                                            1

#define I2S1_MCLK_FRAC_MSK                                           0x0000ffff
#define I2S1_MCLK_FRAC_I_MSK                                         0xffff0000
#define I2S1_MCLK_FRAC_SFT                                           0
#define I2S1_MCLK_FRAC_HI                                            15
#define I2S1_MCLK_FRAC_SZ                                            16

#define I2S1_MCLK_INTG_MSK                                           0x03ff0000
#define I2S1_MCLK_INTG_I_MSK                                         0xfc00ffff
#define I2S1_MCLK_INTG_SFT                                           16
#define I2S1_MCLK_INTG_HI                                            25
#define I2S1_MCLK_INTG_SZ                                            10

#define I2S1_BCLK_FRAC_MSK                                           0x0000ffff
#define I2S1_BCLK_FRAC_I_MSK                                         0xffff0000
#define I2S1_BCLK_FRAC_SFT                                           0
#define I2S1_BCLK_FRAC_HI                                            15
#define I2S1_BCLK_FRAC_SZ                                            16

#define I2S1_BCLK_INTG_MSK                                           0x003f0000
#define I2S1_BCLK_INTG_I_MSK                                         0xffc0ffff
#define I2S1_BCLK_INTG_SFT                                           16
#define I2S1_BCLK_INTG_HI                                            21
#define I2S1_BCLK_INTG_SZ                                            6

#define I2S0_RG_PDM_TX_SDM_NEW_OVLD_RST_EN_MSK                       0x40000000
#define I2S0_RG_PDM_TX_SDM_NEW_OVLD_RST_EN_I_MSK                     0xbfffffff
#define I2S0_RG_PDM_TX_SDM_NEW_OVLD_RST_EN_SFT                       30
#define I2S0_RG_PDM_TX_SDM_NEW_OVLD_RST_EN_HI                        30
#define I2S0_RG_PDM_TX_SDM_NEW_OVLD_RST_EN_SZ                        1

#define I2S0_RG_PDM_TX_SDM_NEW_SEL_MSK                               0x80000000
#define I2S0_RG_PDM_TX_SDM_NEW_SEL_I_MSK                             0x7fffffff
#define I2S0_RG_PDM_TX_SDM_NEW_SEL_SFT                               31
#define I2S0_RG_PDM_TX_SDM_NEW_SEL_HI                                31
#define I2S0_RG_PDM_TX_SDM_NEW_SEL_SZ                                1

#define CTMR_EN_MSK                                                  0x000000ff
#define CTMR_EN_I_MSK                                                0xffffff00
#define CTMR_EN_SFT                                                  0
#define CTMR_EN_HI                                                   7
#define CTMR_EN_SZ                                                   8

#define TMR_PRESCALAR_MSK                                            0x00ff0000
#define TMR_PRESCALAR_I_MSK                                          0xff00ffff
#define TMR_PRESCALAR_SFT                                            16
#define TMR_PRESCALAR_HI                                             23
#define TMR_PRESCALAR_SZ                                             8

#define CTMR_SRC_0_GPI_SEL_MSK                                       0x0000003f
#define CTMR_SRC_0_GPI_SEL_I_MSK                                     0xffffffc0
#define CTMR_SRC_0_GPI_SEL_SFT                                       0
#define CTMR_SRC_0_GPI_SEL_HI                                        5
#define CTMR_SRC_0_GPI_SEL_SZ                                        6

#define CTMR_SRC_1_GPI_SEL_MSK                                       0x00003f00
#define CTMR_SRC_1_GPI_SEL_I_MSK                                     0xffffc0ff
#define CTMR_SRC_1_GPI_SEL_SFT                                       8
#define CTMR_SRC_1_GPI_SEL_HI                                        13
#define CTMR_SRC_1_GPI_SEL_SZ                                        6

#define CTMR_SRC_2_GPI_SEL_MSK                                       0x003f0000
#define CTMR_SRC_2_GPI_SEL_I_MSK                                     0xffc0ffff
#define CTMR_SRC_2_GPI_SEL_SFT                                       16
#define CTMR_SRC_2_GPI_SEL_HI                                        21
#define CTMR_SRC_2_GPI_SEL_SZ                                        6

#define CTMR_SRC_3_GPI_SEL_MSK                                       0x3f000000
#define CTMR_SRC_3_GPI_SEL_I_MSK                                     0xc0ffffff
#define CTMR_SRC_3_GPI_SEL_SFT                                       24
#define CTMR_SRC_3_GPI_SEL_HI                                        29
#define CTMR_SRC_3_GPI_SEL_SZ                                        6

#define CTMR_SRC_4_GPI_SEL_MSK                                       0x0000003f
#define CTMR_SRC_4_GPI_SEL_I_MSK                                     0xffffffc0
#define CTMR_SRC_4_GPI_SEL_SFT                                       0
#define CTMR_SRC_4_GPI_SEL_HI                                        5
#define CTMR_SRC_4_GPI_SEL_SZ                                        6

#define CTMR_SRC_5_GPI_SEL_MSK                                       0x00003f00
#define CTMR_SRC_5_GPI_SEL_I_MSK                                     0xffffc0ff
#define CTMR_SRC_5_GPI_SEL_SFT                                       8
#define CTMR_SRC_5_GPI_SEL_HI                                        13
#define CTMR_SRC_5_GPI_SEL_SZ                                        6

#define CTMR_SRC_6_GPI_SEL_MSK                                       0x003f0000
#define CTMR_SRC_6_GPI_SEL_I_MSK                                     0xffc0ffff
#define CTMR_SRC_6_GPI_SEL_SFT                                       16
#define CTMR_SRC_6_GPI_SEL_HI                                        21
#define CTMR_SRC_6_GPI_SEL_SZ                                        6

#define CTMR_SRC_7_GPI_SEL_MSK                                       0x3f000000
#define CTMR_SRC_7_GPI_SEL_I_MSK                                     0xc0ffffff
#define CTMR_SRC_7_GPI_SEL_SFT                                       24
#define CTMR_SRC_7_GPI_SEL_HI                                        29
#define CTMR_SRC_7_GPI_SEL_SZ                                        6

#define CTMR_SRC_8_GPO_SEL_MSK                                       0x0000003f
#define CTMR_SRC_8_GPO_SEL_I_MSK                                     0xffffffc0
#define CTMR_SRC_8_GPO_SEL_SFT                                       0
#define CTMR_SRC_8_GPO_SEL_HI                                        5
#define CTMR_SRC_8_GPO_SEL_SZ                                        6

#define CTMR_SRC_9_GPO_SEL_MSK                                       0x00003f00
#define CTMR_SRC_9_GPO_SEL_I_MSK                                     0xffffc0ff
#define CTMR_SRC_9_GPO_SEL_SFT                                       8
#define CTMR_SRC_9_GPO_SEL_HI                                        13
#define CTMR_SRC_9_GPO_SEL_SZ                                        6

#define CTMR_SRC_12_SW_MSK                                           0x00000001
#define CTMR_SRC_12_SW_I_MSK                                         0xfffffffe
#define CTMR_SRC_12_SW_SFT                                           0
#define CTMR_SRC_12_SW_HI                                            0
#define CTMR_SRC_12_SW_SZ                                            1

#define CTMR_SRC_13_SW_MSK                                           0x00000001
#define CTMR_SRC_13_SW_I_MSK                                         0xfffffffe
#define CTMR_SRC_13_SW_SFT                                           0
#define CTMR_SRC_13_SW_HI                                            0
#define CTMR_SRC_13_SW_SZ                                            1

#define CTMR_0_AS_TMR_MSK                                            0x00000001
#define CTMR_0_AS_TMR_I_MSK                                          0xfffffffe
#define CTMR_0_AS_TMR_SFT                                            0
#define CTMR_0_AS_TMR_HI                                             0
#define CTMR_0_AS_TMR_SZ                                             1

#define CTMR_0_SRC_EDGE_SEL_MSK                                      0x00000002
#define CTMR_0_SRC_EDGE_SEL_I_MSK                                    0xfffffffd
#define CTMR_0_SRC_EDGE_SEL_SFT                                      1
#define CTMR_0_SRC_EDGE_SEL_HI                                       1
#define CTMR_0_SRC_EDGE_SEL_SZ                                       1

#define CTMR_0_SRC_SEL_MSK                                           0x00000f00
#define CTMR_0_SRC_SEL_I_MSK                                         0xfffff0ff
#define CTMR_0_SRC_SEL_SFT                                           8
#define CTMR_0_SRC_SEL_HI                                            11
#define CTMR_0_SRC_SEL_SZ                                            4

#define CTMR_0_GATE_POLICY_SRC_0_SEL_MSK                             0x0000000f
#define CTMR_0_GATE_POLICY_SRC_0_SEL_I_MSK                           0xfffffff0
#define CTMR_0_GATE_POLICY_SRC_0_SEL_SFT                             0
#define CTMR_0_GATE_POLICY_SRC_0_SEL_HI                              3
#define CTMR_0_GATE_POLICY_SRC_0_SEL_SZ                              4

#define CTMR_0_GATE_POLICY_SRC_1_SEL_MSK                             0x000000f0
#define CTMR_0_GATE_POLICY_SRC_1_SEL_I_MSK                           0xffffff0f
#define CTMR_0_GATE_POLICY_SRC_1_SEL_SFT                             4
#define CTMR_0_GATE_POLICY_SRC_1_SEL_HI                              7
#define CTMR_0_GATE_POLICY_SRC_1_SEL_SZ                              4

#define CTMR_0_GATE_POLICY_SRC_2_SEL_MSK                             0x00000f00
#define CTMR_0_GATE_POLICY_SRC_2_SEL_I_MSK                           0xfffff0ff
#define CTMR_0_GATE_POLICY_SRC_2_SEL_SFT                             8
#define CTMR_0_GATE_POLICY_SRC_2_SEL_HI                              11
#define CTMR_0_GATE_POLICY_SRC_2_SEL_SZ                              4

#define CTMR_0_GATE_POLICY_SRC_3_SEL_MSK                             0x0000f000
#define CTMR_0_GATE_POLICY_SRC_3_SEL_I_MSK                           0xffff0fff
#define CTMR_0_GATE_POLICY_SRC_3_SEL_SFT                             12
#define CTMR_0_GATE_POLICY_SRC_3_SEL_HI                              15
#define CTMR_0_GATE_POLICY_SRC_3_SEL_SZ                              4

#define CTMR_0_GATE_POLICY_MSK                                       0xffffffff
#define CTMR_0_GATE_POLICY_I_MSK                                     0x00000000
#define CTMR_0_GATE_POLICY_SFT                                       0
#define CTMR_0_GATE_POLICY_HI                                        31
#define CTMR_0_GATE_POLICY_SZ                                        32

#define CTMR_0_GATE_SET_MSK                                          0x00000001
#define CTMR_0_GATE_SET_I_MSK                                        0xfffffffe
#define CTMR_0_GATE_SET_SFT                                          0
#define CTMR_0_GATE_SET_HI                                           0
#define CTMR_0_GATE_SET_SZ                                           1

#define CTMR_0_MSK                                                   0x0000ffff
#define CTMR_0_I_MSK                                                 0xffff0000
#define CTMR_0_SFT                                                   0
#define CTMR_0_HI                                                    15
#define CTMR_0_SZ                                                    16

#define CTMR_1_AS_TMR_MSK                                            0x00000001
#define CTMR_1_AS_TMR_I_MSK                                          0xfffffffe
#define CTMR_1_AS_TMR_SFT                                            0
#define CTMR_1_AS_TMR_HI                                             0
#define CTMR_1_AS_TMR_SZ                                             1

#define CTMR_1_SRC_EDGE_SEL_MSK                                      0x00000002
#define CTMR_1_SRC_EDGE_SEL_I_MSK                                    0xfffffffd
#define CTMR_1_SRC_EDGE_SEL_SFT                                      1
#define CTMR_1_SRC_EDGE_SEL_HI                                       1
#define CTMR_1_SRC_EDGE_SEL_SZ                                       1

#define CTMR_1_SRC_SEL_MSK                                           0x00000f00
#define CTMR_1_SRC_SEL_I_MSK                                         0xfffff0ff
#define CTMR_1_SRC_SEL_SFT                                           8
#define CTMR_1_SRC_SEL_HI                                            11
#define CTMR_1_SRC_SEL_SZ                                            4

#define CTMR_1_GATE_POLICY_SRC_0_SEL_MSK                             0x0000000f
#define CTMR_1_GATE_POLICY_SRC_0_SEL_I_MSK                           0xfffffff0
#define CTMR_1_GATE_POLICY_SRC_0_SEL_SFT                             0
#define CTMR_1_GATE_POLICY_SRC_0_SEL_HI                              3
#define CTMR_1_GATE_POLICY_SRC_0_SEL_SZ                              4

#define CTMR_1_GATE_POLICY_SRC_1_SEL_MSK                             0x000000f0
#define CTMR_1_GATE_POLICY_SRC_1_SEL_I_MSK                           0xffffff0f
#define CTMR_1_GATE_POLICY_SRC_1_SEL_SFT                             4
#define CTMR_1_GATE_POLICY_SRC_1_SEL_HI                              7
#define CTMR_1_GATE_POLICY_SRC_1_SEL_SZ                              4

#define CTMR_1_GATE_POLICY_SRC_2_SEL_MSK                             0x00000f00
#define CTMR_1_GATE_POLICY_SRC_2_SEL_I_MSK                           0xfffff0ff
#define CTMR_1_GATE_POLICY_SRC_2_SEL_SFT                             8
#define CTMR_1_GATE_POLICY_SRC_2_SEL_HI                              11
#define CTMR_1_GATE_POLICY_SRC_2_SEL_SZ                              4

#define CTMR_1_GATE_POLICY_SRC_3_SEL_MSK                             0x0000f000
#define CTMR_1_GATE_POLICY_SRC_3_SEL_I_MSK                           0xffff0fff
#define CTMR_1_GATE_POLICY_SRC_3_SEL_SFT                             12
#define CTMR_1_GATE_POLICY_SRC_3_SEL_HI                              15
#define CTMR_1_GATE_POLICY_SRC_3_SEL_SZ                              4

#define CTMR_1_GATE_POLICY_MSK                                       0xffffffff
#define CTMR_1_GATE_POLICY_I_MSK                                     0x00000000
#define CTMR_1_GATE_POLICY_SFT                                       0
#define CTMR_1_GATE_POLICY_HI                                        31
#define CTMR_1_GATE_POLICY_SZ                                        32

#define CTMR_1_GATE_SET_MSK                                          0x00000001
#define CTMR_1_GATE_SET_I_MSK                                        0xfffffffe
#define CTMR_1_GATE_SET_SFT                                          0
#define CTMR_1_GATE_SET_HI                                           0
#define CTMR_1_GATE_SET_SZ                                           1

#define CTMR_1_MSK                                                   0x0000ffff
#define CTMR_1_I_MSK                                                 0xffff0000
#define CTMR_1_SFT                                                   0
#define CTMR_1_HI                                                    15
#define CTMR_1_SZ                                                    16

#define CTMR_2_AS_TMR_MSK                                            0x00000001
#define CTMR_2_AS_TMR_I_MSK                                          0xfffffffe
#define CTMR_2_AS_TMR_SFT                                            0
#define CTMR_2_AS_TMR_HI                                             0
#define CTMR_2_AS_TMR_SZ                                             1

#define CTMR_2_SRC_EDGE_SEL_MSK                                      0x00000002
#define CTMR_2_SRC_EDGE_SEL_I_MSK                                    0xfffffffd
#define CTMR_2_SRC_EDGE_SEL_SFT                                      1
#define CTMR_2_SRC_EDGE_SEL_HI                                       1
#define CTMR_2_SRC_EDGE_SEL_SZ                                       1

#define CTMR_2_SRC_SEL_MSK                                           0x00000f00
#define CTMR_2_SRC_SEL_I_MSK                                         0xfffff0ff
#define CTMR_2_SRC_SEL_SFT                                           8
#define CTMR_2_SRC_SEL_HI                                            11
#define CTMR_2_SRC_SEL_SZ                                            4

#define CTMR_2_GATE_POLICY_SRC_0_SEL_MSK                             0x0000000f
#define CTMR_2_GATE_POLICY_SRC_0_SEL_I_MSK                           0xfffffff0
#define CTMR_2_GATE_POLICY_SRC_0_SEL_SFT                             0
#define CTMR_2_GATE_POLICY_SRC_0_SEL_HI                              3
#define CTMR_2_GATE_POLICY_SRC_0_SEL_SZ                              4

#define CTMR_2_GATE_POLICY_SRC_1_SEL_MSK                             0x000000f0
#define CTMR_2_GATE_POLICY_SRC_1_SEL_I_MSK                           0xffffff0f
#define CTMR_2_GATE_POLICY_SRC_1_SEL_SFT                             4
#define CTMR_2_GATE_POLICY_SRC_1_SEL_HI                              7
#define CTMR_2_GATE_POLICY_SRC_1_SEL_SZ                              4

#define CTMR_2_GATE_POLICY_SRC_2_SEL_MSK                             0x00000f00
#define CTMR_2_GATE_POLICY_SRC_2_SEL_I_MSK                           0xfffff0ff
#define CTMR_2_GATE_POLICY_SRC_2_SEL_SFT                             8
#define CTMR_2_GATE_POLICY_SRC_2_SEL_HI                              11
#define CTMR_2_GATE_POLICY_SRC_2_SEL_SZ                              4

#define CTMR_2_GATE_POLICY_SRC_3_SEL_MSK                             0x0000f000
#define CTMR_2_GATE_POLICY_SRC_3_SEL_I_MSK                           0xffff0fff
#define CTMR_2_GATE_POLICY_SRC_3_SEL_SFT                             12
#define CTMR_2_GATE_POLICY_SRC_3_SEL_HI                              15
#define CTMR_2_GATE_POLICY_SRC_3_SEL_SZ                              4

#define CTMR_2_GATE_POLICY_MSK                                       0xffffffff
#define CTMR_2_GATE_POLICY_I_MSK                                     0x00000000
#define CTMR_2_GATE_POLICY_SFT                                       0
#define CTMR_2_GATE_POLICY_HI                                        31
#define CTMR_2_GATE_POLICY_SZ                                        32

#define CTMR_2_GATE_SET_MSK                                          0x00000001
#define CTMR_2_GATE_SET_I_MSK                                        0xfffffffe
#define CTMR_2_GATE_SET_SFT                                          0
#define CTMR_2_GATE_SET_HI                                           0
#define CTMR_2_GATE_SET_SZ                                           1

#define CTMR_2_MSK                                                   0x0000ffff
#define CTMR_2_I_MSK                                                 0xffff0000
#define CTMR_2_SFT                                                   0
#define CTMR_2_HI                                                    15
#define CTMR_2_SZ                                                    16

#define CTMR_3_AS_TMR_MSK                                            0x00000001
#define CTMR_3_AS_TMR_I_MSK                                          0xfffffffe
#define CTMR_3_AS_TMR_SFT                                            0
#define CTMR_3_AS_TMR_HI                                             0
#define CTMR_3_AS_TMR_SZ                                             1

#define CTMR_3_SRC_EDGE_SEL_MSK                                      0x00000002
#define CTMR_3_SRC_EDGE_SEL_I_MSK                                    0xfffffffd
#define CTMR_3_SRC_EDGE_SEL_SFT                                      1
#define CTMR_3_SRC_EDGE_SEL_HI                                       1
#define CTMR_3_SRC_EDGE_SEL_SZ                                       1

#define CTMR_3_SRC_SEL_MSK                                           0x00000f00
#define CTMR_3_SRC_SEL_I_MSK                                         0xfffff0ff
#define CTMR_3_SRC_SEL_SFT                                           8
#define CTMR_3_SRC_SEL_HI                                            11
#define CTMR_3_SRC_SEL_SZ                                            4

#define CTMR_3_GATE_POLICY_SRC_0_SEL_MSK                             0x0000000f
#define CTMR_3_GATE_POLICY_SRC_0_SEL_I_MSK                           0xfffffff0
#define CTMR_3_GATE_POLICY_SRC_0_SEL_SFT                             0
#define CTMR_3_GATE_POLICY_SRC_0_SEL_HI                              3
#define CTMR_3_GATE_POLICY_SRC_0_SEL_SZ                              4

#define CTMR_3_GATE_POLICY_SRC_1_SEL_MSK                             0x000000f0
#define CTMR_3_GATE_POLICY_SRC_1_SEL_I_MSK                           0xffffff0f
#define CTMR_3_GATE_POLICY_SRC_1_SEL_SFT                             4
#define CTMR_3_GATE_POLICY_SRC_1_SEL_HI                              7
#define CTMR_3_GATE_POLICY_SRC_1_SEL_SZ                              4

#define CTMR_3_GATE_POLICY_SRC_2_SEL_MSK                             0x00000f00
#define CTMR_3_GATE_POLICY_SRC_2_SEL_I_MSK                           0xfffff0ff
#define CTMR_3_GATE_POLICY_SRC_2_SEL_SFT                             8
#define CTMR_3_GATE_POLICY_SRC_2_SEL_HI                              11
#define CTMR_3_GATE_POLICY_SRC_2_SEL_SZ                              4

#define CTMR_3_GATE_POLICY_SRC_3_SEL_MSK                             0x0000f000
#define CTMR_3_GATE_POLICY_SRC_3_SEL_I_MSK                           0xffff0fff
#define CTMR_3_GATE_POLICY_SRC_3_SEL_SFT                             12
#define CTMR_3_GATE_POLICY_SRC_3_SEL_HI                              15
#define CTMR_3_GATE_POLICY_SRC_3_SEL_SZ                              4

#define CTMR_3_GATE_POLICY_MSK                                       0xffffffff
#define CTMR_3_GATE_POLICY_I_MSK                                     0x00000000
#define CTMR_3_GATE_POLICY_SFT                                       0
#define CTMR_3_GATE_POLICY_HI                                        31
#define CTMR_3_GATE_POLICY_SZ                                        32

#define CTMR_3_GATE_SET_MSK                                          0x00000001
#define CTMR_3_GATE_SET_I_MSK                                        0xfffffffe
#define CTMR_3_GATE_SET_SFT                                          0
#define CTMR_3_GATE_SET_HI                                           0
#define CTMR_3_GATE_SET_SZ                                           1

#define CTMR_3_MSK                                                   0x0000ffff
#define CTMR_3_I_MSK                                                 0xffff0000
#define CTMR_3_SFT                                                   0
#define CTMR_3_HI                                                    15
#define CTMR_3_SZ                                                    16

#define CTMR_4_AS_TMR_MSK                                            0x00000001
#define CTMR_4_AS_TMR_I_MSK                                          0xfffffffe
#define CTMR_4_AS_TMR_SFT                                            0
#define CTMR_4_AS_TMR_HI                                             0
#define CTMR_4_AS_TMR_SZ                                             1

#define CTMR_4_SRC_EDGE_SEL_MSK                                      0x00000002
#define CTMR_4_SRC_EDGE_SEL_I_MSK                                    0xfffffffd
#define CTMR_4_SRC_EDGE_SEL_SFT                                      1
#define CTMR_4_SRC_EDGE_SEL_HI                                       1
#define CTMR_4_SRC_EDGE_SEL_SZ                                       1

#define CTMR_4_SRC_SEL_MSK                                           0x00000f00
#define CTMR_4_SRC_SEL_I_MSK                                         0xfffff0ff
#define CTMR_4_SRC_SEL_SFT                                           8
#define CTMR_4_SRC_SEL_HI                                            11
#define CTMR_4_SRC_SEL_SZ                                            4

#define CTMR_4_GATE_POLICY_SRC_0_SEL_MSK                             0x0000000f
#define CTMR_4_GATE_POLICY_SRC_0_SEL_I_MSK                           0xfffffff0
#define CTMR_4_GATE_POLICY_SRC_0_SEL_SFT                             0
#define CTMR_4_GATE_POLICY_SRC_0_SEL_HI                              3
#define CTMR_4_GATE_POLICY_SRC_0_SEL_SZ                              4

#define CTMR_4_GATE_POLICY_SRC_1_SEL_MSK                             0x000000f0
#define CTMR_4_GATE_POLICY_SRC_1_SEL_I_MSK                           0xffffff0f
#define CTMR_4_GATE_POLICY_SRC_1_SEL_SFT                             4
#define CTMR_4_GATE_POLICY_SRC_1_SEL_HI                              7
#define CTMR_4_GATE_POLICY_SRC_1_SEL_SZ                              4

#define CTMR_4_GATE_POLICY_SRC_2_SEL_MSK                             0x00000f00
#define CTMR_4_GATE_POLICY_SRC_2_SEL_I_MSK                           0xfffff0ff
#define CTMR_4_GATE_POLICY_SRC_2_SEL_SFT                             8
#define CTMR_4_GATE_POLICY_SRC_2_SEL_HI                              11
#define CTMR_4_GATE_POLICY_SRC_2_SEL_SZ                              4

#define CTMR_4_GATE_POLICY_SRC_3_SEL_MSK                             0x0000f000
#define CTMR_4_GATE_POLICY_SRC_3_SEL_I_MSK                           0xffff0fff
#define CTMR_4_GATE_POLICY_SRC_3_SEL_SFT                             12
#define CTMR_4_GATE_POLICY_SRC_3_SEL_HI                              15
#define CTMR_4_GATE_POLICY_SRC_3_SEL_SZ                              4

#define CTMR_4_GATE_POLICY_MSK                                       0xffffffff
#define CTMR_4_GATE_POLICY_I_MSK                                     0x00000000
#define CTMR_4_GATE_POLICY_SFT                                       0
#define CTMR_4_GATE_POLICY_HI                                        31
#define CTMR_4_GATE_POLICY_SZ                                        32

#define CTMR_4_GATE_SET_MSK                                          0x00000001
#define CTMR_4_GATE_SET_I_MSK                                        0xfffffffe
#define CTMR_4_GATE_SET_SFT                                          0
#define CTMR_4_GATE_SET_HI                                           0
#define CTMR_4_GATE_SET_SZ                                           1

#define CTMR_4_MSK                                                   0x0000ffff
#define CTMR_4_I_MSK                                                 0xffff0000
#define CTMR_4_SFT                                                   0
#define CTMR_4_HI                                                    15
#define CTMR_4_SZ                                                    16

#define CTMR_5_AS_TMR_MSK                                            0x00000001
#define CTMR_5_AS_TMR_I_MSK                                          0xfffffffe
#define CTMR_5_AS_TMR_SFT                                            0
#define CTMR_5_AS_TMR_HI                                             0
#define CTMR_5_AS_TMR_SZ                                             1

#define CTMR_5_SRC_EDGE_SEL_MSK                                      0x00000002
#define CTMR_5_SRC_EDGE_SEL_I_MSK                                    0xfffffffd
#define CTMR_5_SRC_EDGE_SEL_SFT                                      1
#define CTMR_5_SRC_EDGE_SEL_HI                                       1
#define CTMR_5_SRC_EDGE_SEL_SZ                                       1

#define CTMR_5_SRC_SEL_MSK                                           0x00000f00
#define CTMR_5_SRC_SEL_I_MSK                                         0xfffff0ff
#define CTMR_5_SRC_SEL_SFT                                           8
#define CTMR_5_SRC_SEL_HI                                            11
#define CTMR_5_SRC_SEL_SZ                                            4

#define CTMR_5_GATE_POLICY_SRC_0_SEL_MSK                             0x0000000f
#define CTMR_5_GATE_POLICY_SRC_0_SEL_I_MSK                           0xfffffff0
#define CTMR_5_GATE_POLICY_SRC_0_SEL_SFT                             0
#define CTMR_5_GATE_POLICY_SRC_0_SEL_HI                              3
#define CTMR_5_GATE_POLICY_SRC_0_SEL_SZ                              4

#define CTMR_5_GATE_POLICY_SRC_1_SEL_MSK                             0x000000f0
#define CTMR_5_GATE_POLICY_SRC_1_SEL_I_MSK                           0xffffff0f
#define CTMR_5_GATE_POLICY_SRC_1_SEL_SFT                             4
#define CTMR_5_GATE_POLICY_SRC_1_SEL_HI                              7
#define CTMR_5_GATE_POLICY_SRC_1_SEL_SZ                              4

#define CTMR_5_GATE_POLICY_SRC_2_SEL_MSK                             0x00000f00
#define CTMR_5_GATE_POLICY_SRC_2_SEL_I_MSK                           0xfffff0ff
#define CTMR_5_GATE_POLICY_SRC_2_SEL_SFT                             8
#define CTMR_5_GATE_POLICY_SRC_2_SEL_HI                              11
#define CTMR_5_GATE_POLICY_SRC_2_SEL_SZ                              4

#define CTMR_5_GATE_POLICY_SRC_3_SEL_MSK                             0x0000f000
#define CTMR_5_GATE_POLICY_SRC_3_SEL_I_MSK                           0xffff0fff
#define CTMR_5_GATE_POLICY_SRC_3_SEL_SFT                             12
#define CTMR_5_GATE_POLICY_SRC_3_SEL_HI                              15
#define CTMR_5_GATE_POLICY_SRC_3_SEL_SZ                              4

#define CTMR_5_GATE_POLICY_MSK                                       0xffffffff
#define CTMR_5_GATE_POLICY_I_MSK                                     0x00000000
#define CTMR_5_GATE_POLICY_SFT                                       0
#define CTMR_5_GATE_POLICY_HI                                        31
#define CTMR_5_GATE_POLICY_SZ                                        32

#define CTMR_5_GATE_SET_MSK                                          0x00000001
#define CTMR_5_GATE_SET_I_MSK                                        0xfffffffe
#define CTMR_5_GATE_SET_SFT                                          0
#define CTMR_5_GATE_SET_HI                                           0
#define CTMR_5_GATE_SET_SZ                                           1

#define CTMR_5_MSK                                                   0x0000ffff
#define CTMR_5_I_MSK                                                 0xffff0000
#define CTMR_5_SFT                                                   0
#define CTMR_5_HI                                                    15
#define CTMR_5_SZ                                                    16

#define CTMR_6_AS_TMR_MSK                                            0x00000001
#define CTMR_6_AS_TMR_I_MSK                                          0xfffffffe
#define CTMR_6_AS_TMR_SFT                                            0
#define CTMR_6_AS_TMR_HI                                             0
#define CTMR_6_AS_TMR_SZ                                             1

#define CTMR_6_SRC_EDGE_SEL_MSK                                      0x00000002
#define CTMR_6_SRC_EDGE_SEL_I_MSK                                    0xfffffffd
#define CTMR_6_SRC_EDGE_SEL_SFT                                      1
#define CTMR_6_SRC_EDGE_SEL_HI                                       1
#define CTMR_6_SRC_EDGE_SEL_SZ                                       1

#define CTMR_6_SRC_SEL_MSK                                           0x00000f00
#define CTMR_6_SRC_SEL_I_MSK                                         0xfffff0ff
#define CTMR_6_SRC_SEL_SFT                                           8
#define CTMR_6_SRC_SEL_HI                                            11
#define CTMR_6_SRC_SEL_SZ                                            4

#define CTMR_6_GATE_POLICY_SRC_0_SEL_MSK                             0x0000000f
#define CTMR_6_GATE_POLICY_SRC_0_SEL_I_MSK                           0xfffffff0
#define CTMR_6_GATE_POLICY_SRC_0_SEL_SFT                             0
#define CTMR_6_GATE_POLICY_SRC_0_SEL_HI                              3
#define CTMR_6_GATE_POLICY_SRC_0_SEL_SZ                              4

#define CTMR_6_GATE_POLICY_SRC_1_SEL_MSK                             0x000000f0
#define CTMR_6_GATE_POLICY_SRC_1_SEL_I_MSK                           0xffffff0f
#define CTMR_6_GATE_POLICY_SRC_1_SEL_SFT                             4
#define CTMR_6_GATE_POLICY_SRC_1_SEL_HI                              7
#define CTMR_6_GATE_POLICY_SRC_1_SEL_SZ                              4

#define CTMR_6_GATE_POLICY_SRC_2_SEL_MSK                             0x00000f00
#define CTMR_6_GATE_POLICY_SRC_2_SEL_I_MSK                           0xfffff0ff
#define CTMR_6_GATE_POLICY_SRC_2_SEL_SFT                             8
#define CTMR_6_GATE_POLICY_SRC_2_SEL_HI                              11
#define CTMR_6_GATE_POLICY_SRC_2_SEL_SZ                              4

#define CTMR_6_GATE_POLICY_SRC_3_SEL_MSK                             0x0000f000
#define CTMR_6_GATE_POLICY_SRC_3_SEL_I_MSK                           0xffff0fff
#define CTMR_6_GATE_POLICY_SRC_3_SEL_SFT                             12
#define CTMR_6_GATE_POLICY_SRC_3_SEL_HI                              15
#define CTMR_6_GATE_POLICY_SRC_3_SEL_SZ                              4

#define CTMR_6_GATE_POLICY_MSK                                       0xffffffff
#define CTMR_6_GATE_POLICY_I_MSK                                     0x00000000
#define CTMR_6_GATE_POLICY_SFT                                       0
#define CTMR_6_GATE_POLICY_HI                                        31
#define CTMR_6_GATE_POLICY_SZ                                        32

#define CTMR_6_GATE_SET_MSK                                          0x00000001
#define CTMR_6_GATE_SET_I_MSK                                        0xfffffffe
#define CTMR_6_GATE_SET_SFT                                          0
#define CTMR_6_GATE_SET_HI                                           0
#define CTMR_6_GATE_SET_SZ                                           1

#define CTMR_6_MSK                                                   0x0000ffff
#define CTMR_6_I_MSK                                                 0xffff0000
#define CTMR_6_SFT                                                   0
#define CTMR_6_HI                                                    15
#define CTMR_6_SZ                                                    16

#define CTMR_7_AS_TMR_MSK                                            0x00000001
#define CTMR_7_AS_TMR_I_MSK                                          0xfffffffe
#define CTMR_7_AS_TMR_SFT                                            0
#define CTMR_7_AS_TMR_HI                                             0
#define CTMR_7_AS_TMR_SZ                                             1

#define CTMR_7_SRC_EDGE_SEL_MSK                                      0x00000002
#define CTMR_7_SRC_EDGE_SEL_I_MSK                                    0xfffffffd
#define CTMR_7_SRC_EDGE_SEL_SFT                                      1
#define CTMR_7_SRC_EDGE_SEL_HI                                       1
#define CTMR_7_SRC_EDGE_SEL_SZ                                       1

#define CTMR_7_SRC_SEL_MSK                                           0x00000f00
#define CTMR_7_SRC_SEL_I_MSK                                         0xfffff0ff
#define CTMR_7_SRC_SEL_SFT                                           8
#define CTMR_7_SRC_SEL_HI                                            11
#define CTMR_7_SRC_SEL_SZ                                            4

#define CTMR_7_GATE_POLICY_SRC_0_SEL_MSK                             0x0000000f
#define CTMR_7_GATE_POLICY_SRC_0_SEL_I_MSK                           0xfffffff0
#define CTMR_7_GATE_POLICY_SRC_0_SEL_SFT                             0
#define CTMR_7_GATE_POLICY_SRC_0_SEL_HI                              3
#define CTMR_7_GATE_POLICY_SRC_0_SEL_SZ                              4

#define CTMR_7_GATE_POLICY_SRC_1_SEL_MSK                             0x000000f0
#define CTMR_7_GATE_POLICY_SRC_1_SEL_I_MSK                           0xffffff0f
#define CTMR_7_GATE_POLICY_SRC_1_SEL_SFT                             4
#define CTMR_7_GATE_POLICY_SRC_1_SEL_HI                              7
#define CTMR_7_GATE_POLICY_SRC_1_SEL_SZ                              4

#define CTMR_7_GATE_POLICY_SRC_2_SEL_MSK                             0x00000f00
#define CTMR_7_GATE_POLICY_SRC_2_SEL_I_MSK                           0xfffff0ff
#define CTMR_7_GATE_POLICY_SRC_2_SEL_SFT                             8
#define CTMR_7_GATE_POLICY_SRC_2_SEL_HI                              11
#define CTMR_7_GATE_POLICY_SRC_2_SEL_SZ                              4

#define CTMR_7_GATE_POLICY_SRC_3_SEL_MSK                             0x0000f000
#define CTMR_7_GATE_POLICY_SRC_3_SEL_I_MSK                           0xffff0fff
#define CTMR_7_GATE_POLICY_SRC_3_SEL_SFT                             12
#define CTMR_7_GATE_POLICY_SRC_3_SEL_HI                              15
#define CTMR_7_GATE_POLICY_SRC_3_SEL_SZ                              4

#define CTMR_7_GATE_POLICY_MSK                                       0xffffffff
#define CTMR_7_GATE_POLICY_I_MSK                                     0x00000000
#define CTMR_7_GATE_POLICY_SFT                                       0
#define CTMR_7_GATE_POLICY_HI                                        31
#define CTMR_7_GATE_POLICY_SZ                                        32

#define CTMR_7_GATE_SET_MSK                                          0x00000001
#define CTMR_7_GATE_SET_I_MSK                                        0xfffffffe
#define CTMR_7_GATE_SET_SFT                                          0
#define CTMR_7_GATE_SET_HI                                           0
#define CTMR_7_GATE_SET_SZ                                           1

#define CTMR_7_MSK                                                   0x0000ffff
#define CTMR_7_I_MSK                                                 0xffff0000
#define CTMR_7_SFT                                                   0
#define CTMR_7_HI                                                    15
#define CTMR_7_SZ                                                    16

#define CTMR_IRQ_MSK                                                 0x000000ff
#define CTMR_IRQ_I_MSK                                               0xffffff00
#define CTMR_IRQ_SFT                                                 0
#define CTMR_IRQ_HI                                                  7
#define CTMR_IRQ_SZ                                                  8

#define TX_ON_DEMAND_ENA_MSK                                         0x00000002
#define TX_ON_DEMAND_ENA_I_MSK                                       0xfffffffd
#define TX_ON_DEMAND_ENA_SFT                                         1
#define TX_ON_DEMAND_ENA_HI                                          1
#define TX_ON_DEMAND_ENA_SZ                                          1

#define RX_2_HOST_MSK                                                0x00000004
#define RX_2_HOST_I_MSK                                              0xfffffffb
#define RX_2_HOST_SFT                                                2
#define RX_2_HOST_HI                                                 2
#define RX_2_HOST_SZ                                                 1

#define AUTO_SEQNO_MSK                                               0x00000008
#define AUTO_SEQNO_I_MSK                                             0xfffffff7
#define AUTO_SEQNO_SFT                                               3
#define AUTO_SEQNO_HI                                                3
#define AUTO_SEQNO_SZ                                                1

#define BYPASS_TX_PARSER_ENCAP_MSK                                   0x00000010
#define BYPASS_TX_PARSER_ENCAP_I_MSK                                 0xffffffef
#define BYPASS_TX_PARSER_ENCAP_SFT                                   4
#define BYPASS_TX_PARSER_ENCAP_HI                                    4
#define BYPASS_TX_PARSER_ENCAP_SZ                                    1

#define HDR_STRIP_MSK                                                0x00000020
#define HDR_STRIP_I_MSK                                              0xffffffdf
#define HDR_STRIP_SFT                                                5
#define HDR_STRIP_HI                                                 5
#define HDR_STRIP_SZ                                                 1

#define ERP_PROTECT_MSK                                              0x000000c0
#define ERP_PROTECT_I_MSK                                            0xffffff3f
#define ERP_PROTECT_SFT                                              6
#define ERP_PROTECT_HI                                               7
#define ERP_PROTECT_SZ                                               2

#define PRO_VER_MSK                                                  0x00000300
#define PRO_VER_I_MSK                                                0xfffffcff
#define PRO_VER_SFT                                                  8
#define PRO_VER_HI                                                   9
#define PRO_VER_SZ                                                   2

#define TXQ_ID0_MSK                                                  0x00007000
#define TXQ_ID0_I_MSK                                                0xffff8fff
#define TXQ_ID0_SFT                                                  12
#define TXQ_ID0_HI                                                   14
#define TXQ_ID0_SZ                                                   3

#define TXQ_ID1_MSK                                                  0x00070000
#define TXQ_ID1_I_MSK                                                0xfff8ffff
#define TXQ_ID1_SFT                                                  16
#define TXQ_ID1_HI                                                   18
#define TXQ_ID1_SZ                                                   3

#define TX_ETHER_TRAP_EN_MSK                                         0x00100000
#define TX_ETHER_TRAP_EN_I_MSK                                       0xffefffff
#define TX_ETHER_TRAP_EN_SFT                                         20
#define TX_ETHER_TRAP_EN_HI                                          20
#define TX_ETHER_TRAP_EN_SZ                                          1

#define RX_ETHER_TRAP_EN_MSK                                         0x00200000
#define RX_ETHER_TRAP_EN_I_MSK                                       0xffdfffff
#define RX_ETHER_TRAP_EN_SFT                                         21
#define RX_ETHER_TRAP_EN_HI                                          21
#define RX_ETHER_TRAP_EN_SZ                                          1

#define RX_NULL_TRAP_EN_MSK                                          0x00400000
#define RX_NULL_TRAP_EN_I_MSK                                        0xffbfffff
#define RX_NULL_TRAP_EN_SFT                                          22
#define RX_NULL_TRAP_EN_HI                                           22
#define RX_NULL_TRAP_EN_SZ                                           1

#define TRX_DEBUG_CNT_ENA_MSK                                        0x10000000
#define TRX_DEBUG_CNT_ENA_I_MSK                                      0xefffffff
#define TRX_DEBUG_CNT_ENA_SFT                                        28
#define TRX_DEBUG_CNT_ENA_HI                                         28
#define TRX_DEBUG_CNT_ENA_SZ                                         1

#define HCI_TX_AGG_EN_MSK                                            0x00000001
#define HCI_TX_AGG_EN_I_MSK                                          0xfffffffe
#define HCI_TX_AGG_EN_SFT                                            0
#define HCI_TX_AGG_EN_HI                                             0
#define HCI_TX_AGG_EN_SZ                                             1

#define HCI_RX_EN_MSK                                                0x00000002
#define HCI_RX_EN_I_MSK                                              0xfffffffd
#define HCI_RX_EN_SFT                                                1
#define HCI_RX_EN_HI                                                 1
#define HCI_RX_EN_SZ                                                 1

#define HCI_RX_FORM_1_MSK                                            0x40000000
#define HCI_RX_FORM_1_I_MSK                                          0xbfffffff
#define HCI_RX_FORM_1_SFT                                            30
#define HCI_RX_FORM_1_HI                                             30
#define HCI_RX_FORM_1_SZ                                             1

#define HCI_RX_FORM_0_MSK                                            0x80000000
#define HCI_RX_FORM_0_I_MSK                                          0x7fffffff
#define HCI_RX_FORM_0_SFT                                            31
#define HCI_RX_FORM_0_HI                                             31
#define HCI_RX_FORM_0_SZ                                             1

#define TX_FLOW_CTRL_MSK                                             0x0000ffff
#define TX_FLOW_CTRL_I_MSK                                           0xffff0000
#define TX_FLOW_CTRL_SFT                                             0
#define TX_FLOW_CTRL_HI                                              15
#define TX_FLOW_CTRL_SZ                                              16

#define TX_FLOW_MGMT_MSK                                             0xffff0000
#define TX_FLOW_MGMT_I_MSK                                           0x0000ffff
#define TX_FLOW_MGMT_SFT                                             16
#define TX_FLOW_MGMT_HI                                              31
#define TX_FLOW_MGMT_SZ                                              16

#define TX_FLOW_DATA_MSK                                             0xffffffff
#define TX_FLOW_DATA_I_MSK                                           0x00000000
#define TX_FLOW_DATA_SFT                                             0
#define TX_FLOW_DATA_HI                                              31
#define TX_FLOW_DATA_SZ                                              32

#define SD_RX_LEN_MSK                                                0x0000ffff
#define SD_RX_LEN_I_MSK                                              0xffff0000
#define SD_RX_LEN_SFT                                                0
#define SD_RX_LEN_HI                                                 15
#define SD_RX_LEN_SZ                                                 16

#define RX_ACCU_LEN_MSK                                              0x0000ffff
#define RX_ACCU_LEN_I_MSK                                            0xffff0000
#define RX_ACCU_LEN_SFT                                              0
#define RX_ACCU_LEN_HI                                               15
#define RX_ACCU_LEN_SZ                                               16

#define HCI_RX_LEN_MSK                                               0xffff0000
#define HCI_RX_LEN_I_MSK                                             0x0000ffff
#define HCI_RX_LEN_SFT                                               16
#define HCI_RX_LEN_HI                                                31
#define HCI_RX_LEN_SZ                                                16

#define DOT11RTSTHRESHOLD_MSK                                        0xffff0000
#define DOT11RTSTHRESHOLD_I_MSK                                      0x0000ffff
#define DOT11RTSTHRESHOLD_SFT                                        16
#define DOT11RTSTHRESHOLD_HI                                         31
#define DOT11RTSTHRESHOLD_SZ                                         16

#define TX_ERR_RECOVER_MSK                                           0x00000001
#define TX_ERR_RECOVER_I_MSK                                         0xfffffffe
#define TX_ERR_RECOVER_SFT                                           0
#define TX_ERR_RECOVER_HI                                            0
#define TX_ERR_RECOVER_SZ                                            1

#define TX_ERR_FIRST_4B_EN_MSK                                       0x00000002
#define TX_ERR_FIRST_4B_EN_I_MSK                                     0xfffffffd
#define TX_ERR_FIRST_4B_EN_SFT                                       1
#define TX_ERR_FIRST_4B_EN_HI                                        1
#define TX_ERR_FIRST_4B_EN_SZ                                        1

#define RX_INT_TIMEOUT_MSK                                           0xffff0000
#define RX_INT_TIMEOUT_I_MSK                                         0x0000ffff
#define RX_INT_TIMEOUT_SFT                                           16
#define RX_INT_TIMEOUT_HI                                            31
#define RX_INT_TIMEOUT_SZ                                            16

#define TXF_ID_MSK                                                   0x0000003f
#define TXF_ID_I_MSK                                                 0xffffffc0
#define TXF_ID_SFT                                                   0
#define TXF_ID_HI                                                    5
#define TXF_ID_SZ                                                    6

#define SEQ_CTRL_MSK                                                 0x0000ffff
#define SEQ_CTRL_I_MSK                                               0xffff0000
#define SEQ_CTRL_SFT                                                 0
#define SEQ_CTRL_HI                                                  15
#define SEQ_CTRL_SZ                                                  16

#define DBG_ADDR_EN_MSK                                              0x00000001
#define DBG_ADDR_EN_I_MSK                                            0xfffffffe
#define DBG_ADDR_EN_SFT                                              0
#define DBG_ADDR_EN_HI                                               0
#define DBG_ADDR_EN_SZ                                               1

#define DBG_ADDR_FENCE_MSK                                           0x0000ff00
#define DBG_ADDR_FENCE_I_MSK                                         0xffff00ff
#define DBG_ADDR_FENCE_SFT                                           8
#define DBG_ADDR_FENCE_HI                                            15
#define DBG_ADDR_FENCE_SZ                                            8

#define TX_PBOFFSET_MSK                                              0x000000ff
#define TX_PBOFFSET_I_MSK                                            0xffffff00
#define TX_PBOFFSET_SFT                                              0
#define TX_PBOFFSET_HI                                               7
#define TX_PBOFFSET_SZ                                               8

#define TX_INFO_SIZE_MSK                                             0x0000ff00
#define TX_INFO_SIZE_I_MSK                                           0xffff00ff
#define TX_INFO_SIZE_SFT                                             8
#define TX_INFO_SIZE_HI                                              15
#define TX_INFO_SIZE_SZ                                              8

#define RX_INFO_SIZE_MSK                                             0x00ff0000
#define RX_INFO_SIZE_I_MSK                                           0xff00ffff
#define RX_INFO_SIZE_SFT                                             16
#define RX_INFO_SIZE_HI                                              23
#define RX_INFO_SIZE_SZ                                              8

#define RX_LAST_PHY_SIZE_MSK                                         0xff000000
#define RX_LAST_PHY_SIZE_I_MSK                                       0x00ffffff
#define RX_LAST_PHY_SIZE_SFT                                         24
#define RX_LAST_PHY_SIZE_HI                                          31
#define RX_LAST_PHY_SIZE_SZ                                          8

#define TX_INFO_CLEAR_SIZE_MSK                                       0x0000003f
#define TX_INFO_CLEAR_SIZE_I_MSK                                     0xffffffc0
#define TX_INFO_CLEAR_SIZE_SFT                                       0
#define TX_INFO_CLEAR_SIZE_HI                                        5
#define TX_INFO_CLEAR_SIZE_SZ                                        6

#define TX_INFO_CLEAR_ENABLE_MSK                                     0x00000100
#define TX_INFO_CLEAR_ENABLE_I_MSK                                   0xfffffeff
#define TX_INFO_CLEAR_ENABLE_SFT                                     8
#define TX_INFO_CLEAR_ENABLE_HI                                      8
#define TX_INFO_CLEAR_ENABLE_SZ                                      1

#define RX_PER_RD_LEN_MSK                                            0x0000003f
#define RX_PER_RD_LEN_I_MSK                                          0xffffffc0
#define RX_PER_RD_LEN_SFT                                            0
#define RX_PER_RD_LEN_HI                                             5
#define RX_PER_RD_LEN_SZ                                             6

#define MANUAL_HCI_ALLOC_EN_MSK                                      0x00000001
#define MANUAL_HCI_ALLOC_EN_I_MSK                                    0xfffffffe
#define MANUAL_HCI_ALLOC_EN_SFT                                      0
#define MANUAL_HCI_ALLOC_EN_HI                                       0
#define MANUAL_HCI_ALLOC_EN_SZ                                       1

#define MANUAL_HCI_ALLOC_SIZE_MSK                                    0x0000ffff
#define MANUAL_HCI_ALLOC_SIZE_I_MSK                                  0xffff0000
#define MANUAL_HCI_ALLOC_SIZE_SFT                                    0
#define MANUAL_HCI_ALLOC_SIZE_HI                                     15
#define MANUAL_HCI_ALLOC_SIZE_SZ                                     16

#define MANUAL_ALLOC_ID_MSK                                          0x0000007f
#define MANUAL_ALLOC_ID_I_MSK                                        0xffffff80
#define MANUAL_ALLOC_ID_SFT                                          0
#define MANUAL_ALLOC_ID_HI                                           6
#define MANUAL_ALLOC_ID_SZ                                           7

#define HAS_MANUAL_BUF_MSK                                           0x00000080
#define HAS_MANUAL_BUF_I_MSK                                         0xffffff7f
#define HAS_MANUAL_BUF_SFT                                           7
#define HAS_MANUAL_BUF_HI                                            7
#define HAS_MANUAL_BUF_SZ                                            1

#define DOUBLE_ALLOC_ERR_MSK                                         0x00000100
#define DOUBLE_ALLOC_ERR_I_MSK                                       0xfffffeff
#define DOUBLE_ALLOC_ERR_SFT                                         8
#define DOUBLE_ALLOC_ERR_HI                                          8
#define DOUBLE_ALLOC_ERR_SZ                                          1

#define NO_ALLOC_ERR_MSK                                             0x00000200
#define NO_ALLOC_ERR_I_MSK                                           0xfffffdff
#define NO_ALLOC_ERR_SFT                                             9
#define NO_ALLOC_ERR_HI                                              9
#define NO_ALLOC_ERR_SZ                                              1

#define TXTRAP_ETHTYPE1_MSK                                          0x0000ffff
#define TXTRAP_ETHTYPE1_I_MSK                                        0xffff0000
#define TXTRAP_ETHTYPE1_SFT                                          0
#define TXTRAP_ETHTYPE1_HI                                           15
#define TXTRAP_ETHTYPE1_SZ                                           16

#define TXTRAP_ETHTYPE0_MSK                                          0xffff0000
#define TXTRAP_ETHTYPE0_I_MSK                                        0x0000ffff
#define TXTRAP_ETHTYPE0_SFT                                          16
#define TXTRAP_ETHTYPE0_HI                                           31
#define TXTRAP_ETHTYPE0_SZ                                           16

#define RXTRAP_ETHTYPE1_MSK                                          0x0000ffff
#define RXTRAP_ETHTYPE1_I_MSK                                        0xffff0000
#define RXTRAP_ETHTYPE1_SFT                                          0
#define RXTRAP_ETHTYPE1_HI                                           15
#define RXTRAP_ETHTYPE1_SZ                                           16

#define RXTRAP_ETHTYPE0_MSK                                          0xffff0000
#define RXTRAP_ETHTYPE0_I_MSK                                        0x0000ffff
#define RXTRAP_ETHTYPE0_SFT                                          16
#define RXTRAP_ETHTYPE0_HI                                           31
#define RXTRAP_ETHTYPE0_SZ                                           16

#define TX_PKT_SEND_LEN_MSK                                          0x0000ffff
#define TX_PKT_SEND_LEN_I_MSK                                        0xffff0000
#define TX_PKT_SEND_LEN_SFT                                          0
#define TX_PKT_SEND_LEN_HI                                           15
#define TX_PKT_SEND_LEN_SZ                                           16

#define TX_SDIO_PKT_LEN_MSK                                          0xffff0000
#define TX_SDIO_PKT_LEN_I_MSK                                        0x0000ffff
#define TX_SDIO_PKT_LEN_SFT                                          16
#define TX_SDIO_PKT_LEN_HI                                           31
#define TX_SDIO_PKT_LEN_SZ                                           16

#define TX_PKT_SEND_ID_MSK                                           0x0000007f
#define TX_PKT_SEND_ID_I_MSK                                         0xffffff80
#define TX_PKT_SEND_ID_SFT                                           0
#define TX_PKT_SEND_ID_HI                                            6
#define TX_PKT_SEND_ID_SZ                                            7

#define HCI_PENDING_RX_MPDU_CNT_MSK                                  0x0000001f
#define HCI_PENDING_RX_MPDU_CNT_I_MSK                                0xffffffe0
#define HCI_PENDING_RX_MPDU_CNT_SFT                                  0
#define HCI_PENDING_RX_MPDU_CNT_HI                                   4
#define HCI_PENDING_RX_MPDU_CNT_SZ                                   5

#define HCI_RX_HALT_MSK                                              0x00000100
#define HCI_RX_HALT_I_MSK                                            0xfffffeff
#define HCI_RX_HALT_SFT                                              8
#define HCI_RX_HALT_HI                                               8
#define HCI_RX_HALT_SZ                                               1

#define HIF_LOOP_BACK_MSK                                            0x00000200
#define HIF_LOOP_BACK_I_MSK                                          0xfffffdff
#define HIF_LOOP_BACK_SFT                                            9
#define HIF_LOOP_BACK_HI                                             9
#define HIF_LOOP_BACK_SZ                                             1

#define HCI_RX_MPDU_DEQUE_MSK                                        0x80000000
#define HCI_RX_MPDU_DEQUE_I_MSK                                      0x7fffffff
#define HCI_RX_MPDU_DEQUE_SFT                                        31
#define HCI_RX_MPDU_DEQUE_HI                                         31
#define HCI_RX_MPDU_DEQUE_SZ                                         1

#define HCI_BULK_IN_HOST_SIZE_MSK                                    0x0001ffff
#define HCI_BULK_IN_HOST_SIZE_I_MSK                                  0xfffe0000
#define HCI_BULK_IN_HOST_SIZE_SFT                                    0
#define HCI_BULK_IN_HOST_SIZE_HI                                     16
#define HCI_BULK_IN_HOST_SIZE_SZ                                     17

#define HCI_BULK_IN_TIME_OUT_MSK                                     0xffffffff
#define HCI_BULK_IN_TIME_OUT_I_MSK                                   0x00000000
#define HCI_BULK_IN_TIME_OUT_SFT                                     0
#define HCI_BULK_IN_TIME_OUT_HI                                      31
#define HCI_BULK_IN_TIME_OUT_SZ                                      32

#define HCI_MONITOR_REG0_MSK                                         0xffffffff
#define HCI_MONITOR_REG0_I_MSK                                       0x00000000
#define HCI_MONITOR_REG0_SFT                                         0
#define HCI_MONITOR_REG0_HI                                          31
#define HCI_MONITOR_REG0_SZ                                          32

#define HCI_MONITOR_REG2_MSK                                         0xffffffff
#define HCI_MONITOR_REG2_I_MSK                                       0x00000000
#define HCI_MONITOR_REG2_SFT                                         0
#define HCI_MONITOR_REG2_HI                                          31
#define HCI_MONITOR_REG2_SZ                                          32

#define HCI_MONITOR_REG3_MSK                                         0xffffffff
#define HCI_MONITOR_REG3_I_MSK                                       0x00000000
#define HCI_MONITOR_REG3_SFT                                         0
#define HCI_MONITOR_REG3_HI                                          31
#define HCI_MONITOR_REG3_SZ                                          32

#define HCI_MONITOR_REG4_MSK                                         0xffffffff
#define HCI_MONITOR_REG4_I_MSK                                       0x00000000
#define HCI_MONITOR_REG4_SFT                                         0
#define HCI_MONITOR_REG4_HI                                          31
#define HCI_MONITOR_REG4_SZ                                          32

#define HCI_MONITOR_REG5_MSK                                         0xffffffff
#define HCI_MONITOR_REG5_I_MSK                                       0x00000000
#define HCI_MONITOR_REG5_SFT                                         0
#define HCI_MONITOR_REG5_HI                                          31
#define HCI_MONITOR_REG5_SZ                                          32

#define SDIO_TX_INVALID_CNT_MSK                                      0xffffffff
#define SDIO_TX_INVALID_CNT_I_MSK                                    0x00000000
#define SDIO_TX_INVALID_CNT_SFT                                      0
#define SDIO_TX_INVALID_CNT_HI                                       31
#define SDIO_TX_INVALID_CNT_SZ                                       32

#define HCI_MB_MAX_CNT_MSK                                           0x000000ff
#define HCI_MB_MAX_CNT_I_MSK                                         0xffffff00
#define HCI_MB_MAX_CNT_SFT                                           0
#define HCI_MB_MAX_CNT_HI                                            7
#define HCI_MB_MAX_CNT_SZ                                            8

#define HCI_PROC_CNT_MSK                                             0x0000ff00
#define HCI_PROC_CNT_I_MSK                                           0xffff00ff
#define HCI_PROC_CNT_SFT                                             8
#define HCI_PROC_CNT_HI                                              15
#define HCI_PROC_CNT_SZ                                              8

#define SDIO_TRANS_CNT_MSK                                           0x00ff0000
#define SDIO_TRANS_CNT_I_MSK                                         0xff00ffff
#define SDIO_TRANS_CNT_SFT                                           16
#define SDIO_TRANS_CNT_HI                                            23
#define SDIO_TRANS_CNT_SZ                                            8

#define TX_ON_DEMAND_LENGTH_MSK                                      0xffffffff
#define TX_ON_DEMAND_LENGTH_I_MSK                                    0x00000000
#define TX_ON_DEMAND_LENGTH_SFT                                      0
#define TX_ON_DEMAND_LENGTH_HI                                       31
#define TX_ON_DEMAND_LENGTH_SZ                                       32

#define HCI_TX_ALLOC_CNT_MSK                                         0xffffffff
#define HCI_TX_ALLOC_CNT_I_MSK                                       0x00000000
#define HCI_TX_ALLOC_CNT_SFT                                         0
#define HCI_TX_ALLOC_CNT_HI                                          31
#define HCI_TX_ALLOC_CNT_SZ                                          32

#define HCI_TX_ALLOC_TIME_MSK                                        0xffffffff
#define HCI_TX_ALLOC_TIME_I_MSK                                      0x00000000
#define HCI_TX_ALLOC_TIME_SFT                                        0
#define HCI_TX_ALLOC_TIME_HI                                         31
#define HCI_TX_ALLOC_TIME_SZ                                         32

#define RX_PKT_TRAP_COUNTER_MSK                                      0xffffffff
#define RX_PKT_TRAP_COUNTER_I_MSK                                    0x00000000
#define RX_PKT_TRAP_COUNTER_SFT                                      0
#define RX_PKT_TRAP_COUNTER_HI                                       31
#define RX_PKT_TRAP_COUNTER_SZ                                       32

#define TX_PKT_TRAP_COUNTER_MSK                                      0xffffffff
#define TX_PKT_TRAP_COUNTER_I_MSK                                    0x00000000
#define TX_PKT_TRAP_COUNTER_SFT                                      0
#define TX_PKT_TRAP_COUNTER_HI                                       31
#define TX_PKT_TRAP_COUNTER_SZ                                       32

#define RX_PKT_DROP_COUNTER_MSK                                      0xffffffff
#define RX_PKT_DROP_COUNTER_I_MSK                                    0x00000000
#define RX_PKT_DROP_COUNTER_SFT                                      0
#define RX_PKT_DROP_COUNTER_HI                                       31
#define RX_PKT_DROP_COUNTER_SZ                                       32

#define TX_PKT_DROP_COUNTER_MSK                                      0xffffffff
#define TX_PKT_DROP_COUNTER_I_MSK                                    0x00000000
#define TX_PKT_DROP_COUNTER_SFT                                      0
#define TX_PKT_DROP_COUNTER_HI                                       31
#define TX_PKT_DROP_COUNTER_SZ                                       32

#define HOST_EVENT_COUNTER_MSK                                       0xffffffff
#define HOST_EVENT_COUNTER_I_MSK                                     0x00000000
#define HOST_EVENT_COUNTER_SFT                                       0
#define HOST_EVENT_COUNTER_HI                                        31
#define HOST_EVENT_COUNTER_SZ                                        32

#define HOST_CMD_COUNTER_MSK                                         0xffffffff
#define HOST_CMD_COUNTER_I_MSK                                       0x00000000
#define HOST_CMD_COUNTER_SFT                                         0
#define HOST_CMD_COUNTER_HI                                          31
#define HOST_CMD_COUNTER_SZ                                          32

#define RX_PKT_COUNTER_MSK                                           0xffffffff
#define RX_PKT_COUNTER_I_MSK                                         0x00000000
#define RX_PKT_COUNTER_SFT                                           0
#define RX_PKT_COUNTER_HI                                            31
#define RX_PKT_COUNTER_SZ                                            32

#define TX_PKT_COUNTER_MSK                                           0xffffffff
#define TX_PKT_COUNTER_I_MSK                                         0x00000000
#define TX_PKT_COUNTER_SFT                                           0
#define TX_PKT_COUNTER_HI                                            31
#define TX_PKT_COUNTER_SZ                                            32

#define HOST_RX_FAIL_COUNTER_MSK                                     0xffffffff
#define HOST_RX_FAIL_COUNTER_I_MSK                                   0x00000000
#define HOST_RX_FAIL_COUNTER_SFT                                     0
#define HOST_RX_FAIL_COUNTER_HI                                      31
#define HOST_RX_FAIL_COUNTER_SZ                                      32

#define HOST_TX_FAIL_COUNTER_MSK                                     0xffffffff
#define HOST_TX_FAIL_COUNTER_I_MSK                                   0x00000000
#define HOST_TX_FAIL_COUNTER_SFT                                     0
#define HOST_TX_FAIL_COUNTER_HI                                      31
#define HOST_TX_FAIL_COUNTER_SZ                                      32

#define CORRECT_RATE_REP_LEN_MSK                                     0x00000001
#define CORRECT_RATE_REP_LEN_I_MSK                                   0xfffffffe
#define CORRECT_RATE_REP_LEN_SFT                                     0
#define CORRECT_RATE_REP_LEN_HI                                      0
#define CORRECT_RATE_REP_LEN_SZ                                      1

#define TX_PKT_SEND_TO_RX_MSK                                        0x00000001
#define TX_PKT_SEND_TO_RX_I_MSK                                      0xfffffffe
#define TX_PKT_SEND_TO_RX_SFT                                        0
#define TX_PKT_SEND_TO_RX_HI                                         0
#define TX_PKT_SEND_TO_RX_SZ                                         1

#define PEERPS_REJECT_ENABLE_MSK                                     0x00000001
#define PEERPS_REJECT_ENABLE_I_MSK                                   0xfffffffe
#define PEERPS_REJECT_ENABLE_SFT                                     0
#define PEERPS_REJECT_ENABLE_HI                                      0
#define PEERPS_REJECT_ENABLE_SZ                                      1

#define TRANS_FULL_PKT_AMPDU1P2_MSK                                  0x00000010
#define TRANS_FULL_PKT_AMPDU1P2_I_MSK                                0xffffffef
#define TRANS_FULL_PKT_AMPDU1P2_SFT                                  4
#define TRANS_FULL_PKT_AMPDU1P2_HI                                   4
#define TRANS_FULL_PKT_AMPDU1P2_SZ                                   1

#define TX_RX_TRAP_HW_ID_SELECT_ENABLE_MSK                           0x00000001
#define TX_RX_TRAP_HW_ID_SELECT_ENABLE_I_MSK                         0xfffffffe
#define TX_RX_TRAP_HW_ID_SELECT_ENABLE_SFT                           0
#define TX_RX_TRAP_HW_ID_SELECT_ENABLE_HI                            0
#define TX_RX_TRAP_HW_ID_SELECT_ENABLE_SZ                            1

#define TX_TRAP_HW_ID_MSK                                            0x000000f0
#define TX_TRAP_HW_ID_I_MSK                                          0xffffff0f
#define TX_TRAP_HW_ID_SFT                                            4
#define TX_TRAP_HW_ID_HI                                             7
#define TX_TRAP_HW_ID_SZ                                             4

#define RX_TRAP_HW_ID_MSK                                            0x00000f00
#define RX_TRAP_HW_ID_I_MSK                                          0xfffff0ff
#define RX_TRAP_HW_ID_SFT                                            8
#define RX_TRAP_HW_ID_HI                                             11
#define RX_TRAP_HW_ID_SZ                                             4

#define RX_DEBUG_HCI_EXP_0_MSK                                       0x00000001
#define RX_DEBUG_HCI_EXP_0_I_MSK                                     0xfffffffe
#define RX_DEBUG_HCI_EXP_0_SFT                                       0
#define RX_DEBUG_HCI_EXP_0_HI                                        0
#define RX_DEBUG_HCI_EXP_0_SZ                                        1

#define RX_DEBUG_HCI_EXP_0_RND_MODE_MSK                              0x00000030
#define RX_DEBUG_HCI_EXP_0_RND_MODE_I_MSK                            0xffffffcf
#define RX_DEBUG_HCI_EXP_0_RND_MODE_SFT                              4
#define RX_DEBUG_HCI_EXP_0_RND_MODE_HI                               5
#define RX_DEBUG_HCI_EXP_0_RND_MODE_SZ                               2

#define RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MIN_MSK                      0x0000ffff
#define RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MIN_I_MSK                    0xffff0000
#define RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MIN_SFT                      0
#define RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MIN_HI                       15
#define RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MIN_SZ                       16

#define RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MAX_MSK                      0xffff0000
#define RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MAX_I_MSK                    0x0000ffff
#define RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MAX_SFT                      16
#define RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MAX_HI                       31
#define RX_DEBUG_HCI_EXP_0_LENGHT_LIMIT_MAX_SZ                       16

#define RX_AGG_CNT_MSK                                               0x0000000f
#define RX_AGG_CNT_I_MSK                                             0xfffffff0
#define RX_AGG_CNT_SFT                                               0
#define RX_AGG_CNT_HI                                                3
#define RX_AGG_CNT_SZ                                                4

#define RX_AGG_METHOD_3_MSK                                          0x00000080
#define RX_AGG_METHOD_3_I_MSK                                        0xffffff7f
#define RX_AGG_METHOD_3_SFT                                          7
#define RX_AGG_METHOD_3_HI                                           7
#define RX_AGG_METHOD_3_SZ                                           1

#define RX_AGG_TIMER_RELOAD_VALUE_MSK                                0xffff0000
#define RX_AGG_TIMER_RELOAD_VALUE_I_MSK                              0x0000ffff
#define RX_AGG_TIMER_RELOAD_VALUE_SFT                                16
#define RX_AGG_TIMER_RELOAD_VALUE_HI                                 31
#define RX_AGG_TIMER_RELOAD_VALUE_SZ                                 16

#define BYPASS_REASONCODE_EN_MSK                                     0x00000001
#define BYPASS_REASONCODE_EN_I_MSK                                   0xfffffffe
#define BYPASS_REASONCODE_EN_SFT                                     0
#define BYPASS_REASONCODE_EN_HI                                      0
#define BYPASS_REASONCODE_EN_SZ                                      1

#define CO_REG_LAGACY_MSK                                            0x00000001
#define CO_REG_LAGACY_I_MSK                                          0xfffffffe
#define CO_REG_LAGACY_SFT                                            0
#define CO_REG_LAGACY_HI                                             0
#define CO_REG_LAGACY_SZ                                             1

#define EFS_TSUP_PD_PS_MSK                                           0x000000ff
#define EFS_TSUP_PD_PS_I_MSK                                         0xffffff00
#define EFS_TSUP_PD_PS_SFT                                           0
#define EFS_TSUP_PD_PS_HI                                            7
#define EFS_TSUP_PD_PS_SZ                                            8

#define EFS_TSUP_PS_MSK                                              0x00000f00
#define EFS_TSUP_PS_I_MSK                                            0xfffff0ff
#define EFS_TSUP_PS_SFT                                              8
#define EFS_TSUP_PS_HI                                               11
#define EFS_TSUP_PS_SZ                                               4

#define EFS_TSUP_PS_CS_MSK                                           0x0000f000
#define EFS_TSUP_PS_CS_I_MSK                                         0xffff0fff
#define EFS_TSUP_PS_CS_SFT                                           12
#define EFS_TSUP_PS_CS_HI                                            15
#define EFS_TSUP_PS_CS_SZ                                            4

#define EFS_TSUP_CS_MSK                                              0x00070000
#define EFS_TSUP_CS_I_MSK                                            0xfff8ffff
#define EFS_TSUP_CS_SFT                                              16
#define EFS_TSUP_CS_HI                                               18
#define EFS_TSUP_CS_SZ                                               3

#define EFS_TSUP_PG_MSK                                              0x00700000
#define EFS_TSUP_PG_I_MSK                                            0xff8fffff
#define EFS_TSUP_PG_SFT                                              20
#define EFS_TSUP_PG_HI                                               22
#define EFS_TSUP_PG_SZ                                               3

#define EFS_TSUP_A_MSK                                               0x07000000
#define EFS_TSUP_A_I_MSK                                             0xf8ffffff
#define EFS_TSUP_A_SFT                                               24
#define EFS_TSUP_A_HI                                                26
#define EFS_TSUP_A_SZ                                                3

#define EFS_THP_A_MSK                                                0x70000000
#define EFS_THP_A_I_MSK                                              0x8fffffff
#define EFS_THP_A_SFT                                                28
#define EFS_THP_A_HI                                                 30
#define EFS_THP_A_SZ                                                 3

#define EFS_TPGM_MSK                                                 0x000007ff
#define EFS_TPGM_I_MSK                                               0xfffff800
#define EFS_TPGM_SFT                                                 0
#define EFS_TPGM_HI                                                  10
#define EFS_TPGM_SZ                                                  11

#define EFS_THP_PG_MSK                                               0x00007000
#define EFS_THP_PG_I_MSK                                             0xffff8fff
#define EFS_THP_PG_SFT                                               12
#define EFS_THP_PG_HI                                                14
#define EFS_THP_PG_SZ                                                3

#define EFS_THP_CS_MSK                                               0x00070000
#define EFS_THP_CS_I_MSK                                             0xfff8ffff
#define EFS_THP_CS_SFT                                               16
#define EFS_THP_CS_HI                                                18
#define EFS_THP_CS_SZ                                                3

#define EFS_THP_PS_CS_MSK                                            0x00f00000
#define EFS_THP_PS_CS_I_MSK                                          0xff0fffff
#define EFS_THP_PS_CS_SFT                                            20
#define EFS_THP_PS_CS_HI                                             23
#define EFS_THP_PS_CS_SZ                                             4

#define EFS_TRD_MSK                                                  0x0000003f
#define EFS_TRD_I_MSK                                                0xffffffc0
#define EFS_TRD_SFT                                                  0
#define EFS_TRD_HI                                                   5
#define EFS_TRD_SZ                                                   6

#define EFS_TSUR_A_MSK                                               0x00000700
#define EFS_TSUR_A_I_MSK                                             0xfffff8ff
#define EFS_TSUR_A_SFT                                               8
#define EFS_TSUR_A_HI                                                10
#define EFS_TSUR_A_SZ                                                3

#define EFS_THR_A_MSK                                                0x00007000
#define EFS_THR_A_I_MSK                                              0xffff8fff
#define EFS_THR_A_SFT                                                12
#define EFS_THR_A_HI                                                 14
#define EFS_THR_A_SZ                                                 3

#define EFS_TSUR_LD_MSK                                              0x00070000
#define EFS_TSUR_LD_I_MSK                                            0xfff8ffff
#define EFS_TSUR_LD_SFT                                              16
#define EFS_TSUR_LD_HI                                               18
#define EFS_TSUR_LD_SZ                                               3

#define EFS_THR_LD_MSK                                               0x00700000
#define EFS_THR_LD_I_MSK                                             0xff8fffff
#define EFS_THR_LD_SFT                                               20
#define EFS_THR_LD_HI                                                22
#define EFS_THR_LD_SZ                                                3

#define EFS_PD_MODE_MSK                                              0x00000001
#define EFS_PD_MODE_I_MSK                                            0xfffffffe
#define EFS_PD_MODE_SFT                                              0
#define EFS_PD_MODE_HI                                               0
#define EFS_PD_MODE_SZ                                               1

#define EFS_EXIT_PD_MODE_MSK                                         0x00000010
#define EFS_EXIT_PD_MODE_I_MSK                                       0xffffffef
#define EFS_EXIT_PD_MODE_SFT                                         4
#define EFS_EXIT_PD_MODE_HI                                          4
#define EFS_EXIT_PD_MODE_SZ                                          1

#define EFS_STANDBY_MODE_MSK                                         0x00000100
#define EFS_STANDBY_MODE_I_MSK                                       0xfffffeff
#define EFS_STANDBY_MODE_SFT                                         8
#define EFS_STANDBY_MODE_HI                                          8
#define EFS_STANDBY_MODE_SZ                                          1

#define EFS_COLDBOOT_MODE_MSK                                        0x00000400
#define EFS_COLDBOOT_MODE_I_MSK                                      0xfffffbff
#define EFS_COLDBOOT_MODE_SFT                                        10
#define EFS_COLDBOOT_MODE_HI                                         10
#define EFS_COLDBOOT_MODE_SZ                                         1

#define EFS_APGM_MODE_MSK                                            0x00001000
#define EFS_APGM_MODE_I_MSK                                          0xffffefff
#define EFS_APGM_MODE_SFT                                            12
#define EFS_APGM_MODE_HI                                             12
#define EFS_APGM_MODE_SZ                                             1

#define EFS_ARD_MODE_MSK                                             0x00010000
#define EFS_ARD_MODE_I_MSK                                           0xfffeffff
#define EFS_ARD_MODE_SFT                                             16
#define EFS_ARD_MODE_HI                                              16
#define EFS_ARD_MODE_SZ                                              1

#define EFS_RPGM_MODE_MSK                                            0x00100000
#define EFS_RPGM_MODE_I_MSK                                          0xffefffff
#define EFS_RPGM_MODE_SFT                                            20
#define EFS_RPGM_MODE_HI                                             20
#define EFS_RPGM_MODE_SZ                                             1

#define EFS_RRD_MODE_MSK                                             0x01000000
#define EFS_RRD_MODE_I_MSK                                           0xfeffffff
#define EFS_RRD_MODE_SFT                                             24
#define EFS_RRD_MODE_HI                                              24
#define EFS_RRD_MODE_SZ                                              1

#define EFS_MR_RD_EN_MSK                                             0x00000001
#define EFS_MR_RD_EN_I_MSK                                           0xfffffffe
#define EFS_MR_RD_EN_SFT                                             0
#define EFS_MR_RD_EN_HI                                              0
#define EFS_MR_RD_EN_SZ                                              1

#define EFS_ACCESS_SEL_MSK                                           0x00000010
#define EFS_ACCESS_SEL_I_MSK                                         0xffffffef
#define EFS_ACCESS_SEL_SFT                                           4
#define EFS_ACCESS_SEL_HI                                            4
#define EFS_ACCESS_SEL_SZ                                            1

#define EFS_ARD_FLAG_MSK                                             0x00000001
#define EFS_ARD_FLAG_I_MSK                                           0xfffffffe
#define EFS_ARD_FLAG_SFT                                             0
#define EFS_ARD_FLAG_HI                                              0
#define EFS_ARD_FLAG_SZ                                              1

#define EFS_PGM_STATE_MSK                                            0x00003f00
#define EFS_PGM_STATE_I_MSK                                          0xffffc0ff
#define EFS_PGM_STATE_SFT                                            8
#define EFS_PGM_STATE_HI                                             13
#define EFS_PGM_STATE_SZ                                             6

#define EFS_RD_STATE_MSK                                             0x003f0000
#define EFS_RD_STATE_I_MSK                                           0xffc0ffff
#define EFS_RD_STATE_SFT                                             16
#define EFS_RD_STATE_HI                                              21
#define EFS_RD_STATE_SZ                                              6

#define EFS_CTRL_STATE_MSK                                           0x3f000000
#define EFS_CTRL_STATE_I_MSK                                         0xc0ffffff
#define EFS_CTRL_STATE_SFT                                           24
#define EFS_CTRL_STATE_HI                                            29
#define EFS_CTRL_STATE_SZ                                            6

#define EFS_PROG_DONE_MSK                                            0x00000001
#define EFS_PROG_DONE_I_MSK                                          0xfffffffe
#define EFS_PROG_DONE_SFT                                            0
#define EFS_PROG_DONE_HI                                             0
#define EFS_PROG_DONE_SZ                                             1

#define EFS_RD_BUF_DAT_RDY_MSK                                       0x00000001
#define EFS_RD_BUF_DAT_RDY_I_MSK                                     0xfffffffe
#define EFS_RD_BUF_DAT_RDY_SFT                                       0
#define EFS_RD_BUF_DAT_RDY_HI                                        0
#define EFS_RD_BUF_DAT_RDY_SZ                                        1

#define EFS_RIR_RD_BUF_0_MSK                                         0xffffffff
#define EFS_RIR_RD_BUF_0_I_MSK                                       0x00000000
#define EFS_RIR_RD_BUF_0_SFT                                         0
#define EFS_RIR_RD_BUF_0_HI                                          31
#define EFS_RIR_RD_BUF_0_SZ                                          32

#define EFS_RIR_RD_BUF_1_MSK                                         0xffffffff
#define EFS_RIR_RD_BUF_1_I_MSK                                       0x00000000
#define EFS_RIR_RD_BUF_1_SFT                                         0
#define EFS_RIR_RD_BUF_1_HI                                          31
#define EFS_RIR_RD_BUF_1_SZ                                          32

#define EFS_RF_RIR_MSK                                               0x0000000f
#define EFS_RF_RIR_I_MSK                                             0xfffffff0
#define EFS_RF_RIR_SFT                                               0
#define EFS_RF_RIR_HI                                                3
#define EFS_RF_RIR_SZ                                                4

#define EFS_RIR_RD_FLAG_MSK                                          0x00000010
#define EFS_RIR_RD_FLAG_I_MSK                                        0xffffffef
#define EFS_RIR_RD_FLAG_SFT                                          4
#define EFS_RIR_RD_FLAG_HI                                           4
#define EFS_RIR_RD_FLAG_SZ                                           1

#define EFS_WORD_0_MSK                                               0xffffffff
#define EFS_WORD_0_I_MSK                                             0x00000000
#define EFS_WORD_0_SFT                                               0
#define EFS_WORD_0_HI                                                31
#define EFS_WORD_0_SZ                                                32

#define EFS_WORD_1_MSK                                               0xffffffff
#define EFS_WORD_1_I_MSK                                             0x00000000
#define EFS_WORD_1_SFT                                               0
#define EFS_WORD_1_HI                                                31
#define EFS_WORD_1_SZ                                                32

#define EFS_RD_BUF_0_MSK                                             0xffffffff
#define EFS_RD_BUF_0_I_MSK                                           0x00000000
#define EFS_RD_BUF_0_SFT                                             0
#define EFS_RD_BUF_0_HI                                              31
#define EFS_RD_BUF_0_SZ                                              32

#define MRX_MCAST_TB0_31_0_MSK                                       0xffffffff
#define MRX_MCAST_TB0_31_0_I_MSK                                     0x00000000
#define MRX_MCAST_TB0_31_0_SFT                                       0
#define MRX_MCAST_TB0_31_0_HI                                        31
#define MRX_MCAST_TB0_31_0_SZ                                        32

#define MRX_MCAST_TB0_47_32_MSK                                      0x0000ffff
#define MRX_MCAST_TB0_47_32_I_MSK                                    0xffff0000
#define MRX_MCAST_TB0_47_32_SFT                                      0
#define MRX_MCAST_TB0_47_32_HI                                       15
#define MRX_MCAST_TB0_47_32_SZ                                       16

#define MRX_MCAST_MASK0_31_0_MSK                                     0xffffffff
#define MRX_MCAST_MASK0_31_0_I_MSK                                   0x00000000
#define MRX_MCAST_MASK0_31_0_SFT                                     0
#define MRX_MCAST_MASK0_31_0_HI                                      31
#define MRX_MCAST_MASK0_31_0_SZ                                      32

#define MRX_MCAST_MASK0_47_32_MSK                                    0x0000ffff
#define MRX_MCAST_MASK0_47_32_I_MSK                                  0xffff0000
#define MRX_MCAST_MASK0_47_32_SFT                                    0
#define MRX_MCAST_MASK0_47_32_HI                                     15
#define MRX_MCAST_MASK0_47_32_SZ                                     16

#define MRX_MCAST_CTRL_0_MSK                                         0x00000003
#define MRX_MCAST_CTRL_0_I_MSK                                       0xfffffffc
#define MRX_MCAST_CTRL_0_SFT                                         0
#define MRX_MCAST_CTRL_0_HI                                          1
#define MRX_MCAST_CTRL_0_SZ                                          2

#define MRX_MCAST_TB1_31_0_MSK                                       0xffffffff
#define MRX_MCAST_TB1_31_0_I_MSK                                     0x00000000
#define MRX_MCAST_TB1_31_0_SFT                                       0
#define MRX_MCAST_TB1_31_0_HI                                        31
#define MRX_MCAST_TB1_31_0_SZ                                        32

#define MRX_MCAST_TB1_47_32_MSK                                      0x0000ffff
#define MRX_MCAST_TB1_47_32_I_MSK                                    0xffff0000
#define MRX_MCAST_TB1_47_32_SFT                                      0
#define MRX_MCAST_TB1_47_32_HI                                       15
#define MRX_MCAST_TB1_47_32_SZ                                       16

#define MRX_MCAST_MASK1_31_0_MSK                                     0xffffffff
#define MRX_MCAST_MASK1_31_0_I_MSK                                   0x00000000
#define MRX_MCAST_MASK1_31_0_SFT                                     0
#define MRX_MCAST_MASK1_31_0_HI                                      31
#define MRX_MCAST_MASK1_31_0_SZ                                      32

#define MRX_MCAST_MASK1_47_32_MSK                                    0x0000ffff
#define MRX_MCAST_MASK1_47_32_I_MSK                                  0xffff0000
#define MRX_MCAST_MASK1_47_32_SFT                                    0
#define MRX_MCAST_MASK1_47_32_HI                                     15
#define MRX_MCAST_MASK1_47_32_SZ                                     16

#define MRX_MCAST_CTRL_1_MSK                                         0x00000003
#define MRX_MCAST_CTRL_1_I_MSK                                       0xfffffffc
#define MRX_MCAST_CTRL_1_SFT                                         0
#define MRX_MCAST_CTRL_1_HI                                          1
#define MRX_MCAST_CTRL_1_SZ                                          2

#define MRX_MCAST_TB2_31_0_MSK                                       0xffffffff
#define MRX_MCAST_TB2_31_0_I_MSK                                     0x00000000
#define MRX_MCAST_TB2_31_0_SFT                                       0
#define MRX_MCAST_TB2_31_0_HI                                        31
#define MRX_MCAST_TB2_31_0_SZ                                        32

#define MRX_MCAST_TB2_47_32_MSK                                      0x0000ffff
#define MRX_MCAST_TB2_47_32_I_MSK                                    0xffff0000
#define MRX_MCAST_TB2_47_32_SFT                                      0
#define MRX_MCAST_TB2_47_32_HI                                       15
#define MRX_MCAST_TB2_47_32_SZ                                       16

#define MRX_MCAST_MASK2_31_0_MSK                                     0xffffffff
#define MRX_MCAST_MASK2_31_0_I_MSK                                   0x00000000
#define MRX_MCAST_MASK2_31_0_SFT                                     0
#define MRX_MCAST_MASK2_31_0_HI                                      31
#define MRX_MCAST_MASK2_31_0_SZ                                      32

#define MRX_MCAST_MASK2_47_32_MSK                                    0x0000ffff
#define MRX_MCAST_MASK2_47_32_I_MSK                                  0xffff0000
#define MRX_MCAST_MASK2_47_32_SFT                                    0
#define MRX_MCAST_MASK2_47_32_HI                                     15
#define MRX_MCAST_MASK2_47_32_SZ                                     16

#define MRX_MCAST_CTRL_2_MSK                                         0x00000003
#define MRX_MCAST_CTRL_2_I_MSK                                       0xfffffffc
#define MRX_MCAST_CTRL_2_SFT                                         0
#define MRX_MCAST_CTRL_2_HI                                          1
#define MRX_MCAST_CTRL_2_SZ                                          2

#define MRX_MCAST_TB3_31_0_MSK                                       0xffffffff
#define MRX_MCAST_TB3_31_0_I_MSK                                     0x00000000
#define MRX_MCAST_TB3_31_0_SFT                                       0
#define MRX_MCAST_TB3_31_0_HI                                        31
#define MRX_MCAST_TB3_31_0_SZ                                        32

#define MRX_MCAST_TB3_47_32_MSK                                      0x0000ffff
#define MRX_MCAST_TB3_47_32_I_MSK                                    0xffff0000
#define MRX_MCAST_TB3_47_32_SFT                                      0
#define MRX_MCAST_TB3_47_32_HI                                       15
#define MRX_MCAST_TB3_47_32_SZ                                       16

#define MRX_MCAST_MASK3_31_0_MSK                                     0xffffffff
#define MRX_MCAST_MASK3_31_0_I_MSK                                   0x00000000
#define MRX_MCAST_MASK3_31_0_SFT                                     0
#define MRX_MCAST_MASK3_31_0_HI                                      31
#define MRX_MCAST_MASK3_31_0_SZ                                      32

#define MRX_MCAST_MASK3_47_32_MSK                                    0x0000ffff
#define MRX_MCAST_MASK3_47_32_I_MSK                                  0xffff0000
#define MRX_MCAST_MASK3_47_32_SFT                                    0
#define MRX_MCAST_MASK3_47_32_HI                                     15
#define MRX_MCAST_MASK3_47_32_SZ                                     16

#define MRX_MCAST_CTRL_3_MSK                                         0x00000003
#define MRX_MCAST_CTRL_3_I_MSK                                       0xfffffffc
#define MRX_MCAST_CTRL_3_SFT                                         0
#define MRX_MCAST_CTRL_3_HI                                          1
#define MRX_MCAST_CTRL_3_SZ                                          2

#define MRX_PHY_INFO_MSK                                             0xffffffff
#define MRX_PHY_INFO_I_MSK                                           0x00000000
#define MRX_PHY_INFO_SFT                                             0
#define MRX_PHY_INFO_HI                                              31
#define MRX_PHY_INFO_SZ                                              32

#define DBG_BA_TYPE_MSK                                              0x0000003f
#define DBG_BA_TYPE_I_MSK                                            0xffffffc0
#define DBG_BA_TYPE_SFT                                              0
#define DBG_BA_TYPE_HI                                               5
#define DBG_BA_TYPE_SZ                                               6

#define DBG_BA_SEQ_MSK                                               0x000fff00
#define DBG_BA_SEQ_I_MSK                                             0xfff000ff
#define DBG_BA_SEQ_SFT                                               8
#define DBG_BA_SEQ_HI                                                19
#define DBG_BA_SEQ_SZ                                                12

#define MRX_FLT_TB0_MSK                                              0x00007fff
#define MRX_FLT_TB0_I_MSK                                            0xffff8000
#define MRX_FLT_TB0_SFT                                              0
#define MRX_FLT_TB0_HI                                               14
#define MRX_FLT_TB0_SZ                                               15

#define MRX_FLT_TB1_MSK                                              0x00007fff
#define MRX_FLT_TB1_I_MSK                                            0xffff8000
#define MRX_FLT_TB1_SFT                                              0
#define MRX_FLT_TB1_HI                                               14
#define MRX_FLT_TB1_SZ                                               15

#define MRX_FLT_TB2_MSK                                              0x00007fff
#define MRX_FLT_TB2_I_MSK                                            0xffff8000
#define MRX_FLT_TB2_SFT                                              0
#define MRX_FLT_TB2_HI                                               14
#define MRX_FLT_TB2_SZ                                               15

#define MRX_FLT_TB3_MSK                                              0x00007fff
#define MRX_FLT_TB3_I_MSK                                            0xffff8000
#define MRX_FLT_TB3_SFT                                              0
#define MRX_FLT_TB3_HI                                               14
#define MRX_FLT_TB3_SZ                                               15

#define MRX_FLT_TB4_MSK                                              0x00007fff
#define MRX_FLT_TB4_I_MSK                                            0xffff8000
#define MRX_FLT_TB4_SFT                                              0
#define MRX_FLT_TB4_HI                                               14
#define MRX_FLT_TB4_SZ                                               15

#define MRX_FLT_TB5_MSK                                              0x00007fff
#define MRX_FLT_TB5_I_MSK                                            0xffff8000
#define MRX_FLT_TB5_SFT                                              0
#define MRX_FLT_TB5_HI                                               14
#define MRX_FLT_TB5_SZ                                               15

#define MRX_FLT_TB6_MSK                                              0x00007fff
#define MRX_FLT_TB6_I_MSK                                            0xffff8000
#define MRX_FLT_TB6_SFT                                              0
#define MRX_FLT_TB6_HI                                               14
#define MRX_FLT_TB6_SZ                                               15

#define MRX_FLT_TB7_MSK                                              0x00007fff
#define MRX_FLT_TB7_I_MSK                                            0xffff8000
#define MRX_FLT_TB7_SFT                                              0
#define MRX_FLT_TB7_HI                                               14
#define MRX_FLT_TB7_SZ                                               15

#define MRX_FLT_TB8_MSK                                              0x00007fff
#define MRX_FLT_TB8_I_MSK                                            0xffff8000
#define MRX_FLT_TB8_SFT                                              0
#define MRX_FLT_TB8_HI                                               14
#define MRX_FLT_TB8_SZ                                               15

#define MRX_FLT_TB9_MSK                                              0x00007fff
#define MRX_FLT_TB9_I_MSK                                            0xffff8000
#define MRX_FLT_TB9_SFT                                              0
#define MRX_FLT_TB9_HI                                               14
#define MRX_FLT_TB9_SZ                                               15

#define MRX_FLT_TB10_MSK                                             0x00007fff
#define MRX_FLT_TB10_I_MSK                                           0xffff8000
#define MRX_FLT_TB10_SFT                                             0
#define MRX_FLT_TB10_HI                                              14
#define MRX_FLT_TB10_SZ                                              15

#define MRX_FLT_TB11_MSK                                             0x00007fff
#define MRX_FLT_TB11_I_MSK                                           0xffff8000
#define MRX_FLT_TB11_SFT                                             0
#define MRX_FLT_TB11_HI                                              14
#define MRX_FLT_TB11_SZ                                              15

#define MRX_FLT_TB12_MSK                                             0x00007fff
#define MRX_FLT_TB12_I_MSK                                           0xffff8000
#define MRX_FLT_TB12_SFT                                             0
#define MRX_FLT_TB12_HI                                              14
#define MRX_FLT_TB12_SZ                                              15

#define MRX_FLT_TB13_MSK                                             0x00007fff
#define MRX_FLT_TB13_I_MSK                                           0xffff8000
#define MRX_FLT_TB13_SFT                                             0
#define MRX_FLT_TB13_HI                                              14
#define MRX_FLT_TB13_SZ                                              15

#define MRX_FLT_TB14_MSK                                             0x00007fff
#define MRX_FLT_TB14_I_MSK                                           0xffff8000
#define MRX_FLT_TB14_SFT                                             0
#define MRX_FLT_TB14_HI                                              14
#define MRX_FLT_TB14_SZ                                              15

#define MRX_FLT_TB15_MSK                                             0x00007fff
#define MRX_FLT_TB15_I_MSK                                           0xffff8000
#define MRX_FLT_TB15_SFT                                             0
#define MRX_FLT_TB15_HI                                              14
#define MRX_FLT_TB15_SZ                                              15

#define MRX_FLT_EN0_MSK                                              0x0000ffff
#define MRX_FLT_EN0_I_MSK                                            0xffff0000
#define MRX_FLT_EN0_SFT                                              0
#define MRX_FLT_EN0_HI                                               15
#define MRX_FLT_EN0_SZ                                               16

#define MRX_FLT_EN1_MSK                                              0x0000ffff
#define MRX_FLT_EN1_I_MSK                                            0xffff0000
#define MRX_FLT_EN1_SFT                                              0
#define MRX_FLT_EN1_HI                                               15
#define MRX_FLT_EN1_SZ                                               16

#define MRX_FLT_EN2_MSK                                              0x0000ffff
#define MRX_FLT_EN2_I_MSK                                            0xffff0000
#define MRX_FLT_EN2_SFT                                              0
#define MRX_FLT_EN2_HI                                               15
#define MRX_FLT_EN2_SZ                                               16

#define MRX_FLT_EN3_MSK                                              0x0000ffff
#define MRX_FLT_EN3_I_MSK                                            0xffff0000
#define MRX_FLT_EN3_SFT                                              0
#define MRX_FLT_EN3_HI                                               15
#define MRX_FLT_EN3_SZ                                               16

#define MRX_FLT_EN4_MSK                                              0x0000ffff
#define MRX_FLT_EN4_I_MSK                                            0xffff0000
#define MRX_FLT_EN4_SFT                                              0
#define MRX_FLT_EN4_HI                                               15
#define MRX_FLT_EN4_SZ                                               16

#define MRX_FLT_EN5_MSK                                              0x0000ffff
#define MRX_FLT_EN5_I_MSK                                            0xffff0000
#define MRX_FLT_EN5_SFT                                              0
#define MRX_FLT_EN5_HI                                               15
#define MRX_FLT_EN5_SZ                                               16

#define MRX_FLT_EN6_MSK                                              0x0000ffff
#define MRX_FLT_EN6_I_MSK                                            0xffff0000
#define MRX_FLT_EN6_SFT                                              0
#define MRX_FLT_EN6_HI                                               15
#define MRX_FLT_EN6_SZ                                               16

#define MRX_FLT_EN7_MSK                                              0x0000ffff
#define MRX_FLT_EN7_I_MSK                                            0xffff0000
#define MRX_FLT_EN7_SFT                                              0
#define MRX_FLT_EN7_HI                                               15
#define MRX_FLT_EN7_SZ                                               16

#define MRX_FLT_EN8_MSK                                              0x0000ffff
#define MRX_FLT_EN8_I_MSK                                            0xffff0000
#define MRX_FLT_EN8_SFT                                              0
#define MRX_FLT_EN8_HI                                               15
#define MRX_FLT_EN8_SZ                                               16

#define MRX_LEN_FLT_MSK                                              0x0000ffff
#define MRX_LEN_FLT_I_MSK                                            0xffff0000
#define MRX_LEN_FLT_SFT                                              0
#define MRX_LEN_FLT_HI                                               15
#define MRX_LEN_FLT_SZ                                               16

#define RX_FLOW_DATA_MSK                                             0xffffffff
#define RX_FLOW_DATA_I_MSK                                           0x00000000
#define RX_FLOW_DATA_SFT                                             0
#define RX_FLOW_DATA_HI                                              31
#define RX_FLOW_DATA_SZ                                              32

#define RX_FLOW_MNG_MSK                                              0x0000ffff
#define RX_FLOW_MNG_I_MSK                                            0xffff0000
#define RX_FLOW_MNG_SFT                                              0
#define RX_FLOW_MNG_HI                                               15
#define RX_FLOW_MNG_SZ                                               16

#define RX_FLOW_CTRL_MSK                                             0x0000ffff
#define RX_FLOW_CTRL_I_MSK                                           0xffff0000
#define RX_FLOW_CTRL_SFT                                             0
#define RX_FLOW_CTRL_HI                                              15
#define RX_FLOW_CTRL_SZ                                              16

#define MRX_STP_EN_MSK                                               0x00000001
#define MRX_STP_EN_I_MSK                                             0xfffffffe
#define MRX_STP_EN_SFT                                               0
#define MRX_STP_EN_HI                                                0
#define MRX_STP_EN_SZ                                                1

#define MRX_STP_OFST_MSK                                             0x0000ff00
#define MRX_STP_OFST_I_MSK                                           0xffff00ff
#define MRX_STP_OFST_SFT                                             8
#define MRX_STP_OFST_HI                                              15
#define MRX_STP_OFST_SZ                                              8

#define DBG_FF_FULL_MSK                                              0x0000ffff
#define DBG_FF_FULL_I_MSK                                            0xffff0000
#define DBG_FF_FULL_SFT                                              0
#define DBG_FF_FULL_HI                                               15
#define DBG_FF_FULL_SZ                                               16

#define DBG_FF_FULL_CLR_MSK                                          0x80000000
#define DBG_FF_FULL_CLR_I_MSK                                        0x7fffffff
#define DBG_FF_FULL_CLR_SFT                                          31
#define DBG_FF_FULL_CLR_HI                                           31
#define DBG_FF_FULL_CLR_SZ                                           1

#define DBG_WFF_FULL_MSK                                             0x0000ffff
#define DBG_WFF_FULL_I_MSK                                           0xffff0000
#define DBG_WFF_FULL_SFT                                             0
#define DBG_WFF_FULL_HI                                              15
#define DBG_WFF_FULL_SZ                                              16

#define DBG_WFF_FULL_CLR_MSK                                         0x80000000
#define DBG_WFF_FULL_CLR_I_MSK                                       0x7fffffff
#define DBG_WFF_FULL_CLR_SFT                                         31
#define DBG_WFF_FULL_CLR_HI                                          31
#define DBG_WFF_FULL_CLR_SZ                                          1

#define DBG_MB_FULL_MSK                                              0x0000ffff
#define DBG_MB_FULL_I_MSK                                            0xffff0000
#define DBG_MB_FULL_SFT                                              0
#define DBG_MB_FULL_HI                                               15
#define DBG_MB_FULL_SZ                                               16

#define DBG_MB_FULL_CLR_MSK                                          0x80000000
#define DBG_MB_FULL_CLR_I_MSK                                        0x7fffffff
#define DBG_MB_FULL_CLR_SFT                                          31
#define DBG_MB_FULL_CLR_HI                                           31
#define DBG_MB_FULL_CLR_SZ                                           1

#define BA_CTRL_MSK                                                  0x00000003
#define BA_CTRL_I_MSK                                                0xfffffffc
#define BA_CTRL_SFT                                                  0
#define BA_CTRL_HI                                                   1
#define BA_CTRL_SZ                                                   2

#define BA_DBG_EN_MSK                                                0x00000004
#define BA_DBG_EN_I_MSK                                              0xfffffffb
#define BA_DBG_EN_SFT                                                2
#define BA_DBG_EN_HI                                                 2
#define BA_DBG_EN_SZ                                                 1

#define BA_AGRE_EN_MSK                                               0x00000008
#define BA_AGRE_EN_I_MSK                                             0xfffffff7
#define BA_AGRE_EN_SFT                                               3
#define BA_AGRE_EN_HI                                                3
#define BA_AGRE_EN_SZ                                                1

#define RXDESC_TIMESTAMP_EN_MSK                                      0x00000010
#define RXDESC_TIMESTAMP_EN_I_MSK                                    0xffffffef
#define RXDESC_TIMESTAMP_EN_SFT                                      4
#define RXDESC_TIMESTAMP_EN_HI                                       4
#define RXDESC_TIMESTAMP_EN_SZ                                       1

#define BA_TA_31_0_MSK                                               0xffffffff
#define BA_TA_31_0_I_MSK                                             0x00000000
#define BA_TA_31_0_SFT                                               0
#define BA_TA_31_0_HI                                                31
#define BA_TA_31_0_SZ                                                32

#define BA_TA_47_32_MSK                                              0x0000ffff
#define BA_TA_47_32_I_MSK                                            0xffff0000
#define BA_TA_47_32_SFT                                              0
#define BA_TA_47_32_HI                                               15
#define BA_TA_47_32_SZ                                               16

#define BA_TID_MSK                                                   0x0000000f
#define BA_TID_I_MSK                                                 0xfffffff0
#define BA_TID_SFT                                                   0
#define BA_TID_HI                                                    3
#define BA_TID_SZ                                                    4

#define BA_ST_SEQ_MSK                                                0x00000fff
#define BA_ST_SEQ_I_MSK                                              0xfffff000
#define BA_ST_SEQ_SFT                                                0
#define BA_ST_SEQ_HI                                                 11
#define BA_ST_SEQ_SZ                                                 12

#define BA_SB0_MSK                                                   0xffffffff
#define BA_SB0_I_MSK                                                 0x00000000
#define BA_SB0_SFT                                                   0
#define BA_SB0_HI                                                    31
#define BA_SB0_SZ                                                    32

#define BA_SB1_MSK                                                   0xffffffff
#define BA_SB1_I_MSK                                                 0x00000000
#define BA_SB1_SFT                                                   0
#define BA_SB1_HI                                                    31
#define BA_SB1_SZ                                                    32

#define MRX_WD_MSK                                                   0x0001ffff
#define MRX_WD_I_MSK                                                 0xfffe0000
#define MRX_WD_SFT                                                   0
#define MRX_WD_HI                                                    16
#define MRX_WD_SZ                                                    17

#define ACK_GEN_EN_MSK                                               0x00000001
#define ACK_GEN_EN_I_MSK                                             0xfffffffe
#define ACK_GEN_EN_SFT                                               0
#define ACK_GEN_EN_HI                                                0
#define ACK_GEN_EN_SZ                                                1

#define BA_GEN_EN_MSK                                                0x00000002
#define BA_GEN_EN_I_MSK                                              0xfffffffd
#define BA_GEN_EN_SFT                                                1
#define BA_GEN_EN_HI                                                 1
#define BA_GEN_EN_SZ                                                 1

#define ACK_GEN_DUR_MSK                                              0x0000ffff
#define ACK_GEN_DUR_I_MSK                                            0xffff0000
#define ACK_GEN_DUR_SFT                                              0
#define ACK_GEN_DUR_HI                                               15
#define ACK_GEN_DUR_SZ                                               16

#define ACK_GEN_INFO_MSK                                             0x00ff0000
#define ACK_GEN_INFO_I_MSK                                           0xff00ffff
#define ACK_GEN_INFO_SFT                                             16
#define ACK_GEN_INFO_HI                                              23
#define ACK_GEN_INFO_SZ                                              8

#define ACK_GEN_RA_31_0_MSK                                          0xffffffff
#define ACK_GEN_RA_31_0_I_MSK                                        0x00000000
#define ACK_GEN_RA_31_0_SFT                                          0
#define ACK_GEN_RA_31_0_HI                                           31
#define ACK_GEN_RA_31_0_SZ                                           32

#define ACK_GEN_RA_47_32_MSK                                         0x0000ffff
#define ACK_GEN_RA_47_32_I_MSK                                       0xffff0000
#define ACK_GEN_RA_47_32_SFT                                         0
#define ACK_GEN_RA_47_32_HI                                          15
#define ACK_GEN_RA_47_32_SZ                                          16

#define MIB_LEN_FAIL_MSK                                             0x0000ffff
#define MIB_LEN_FAIL_I_MSK                                           0xffff0000
#define MIB_LEN_FAIL_SFT                                             0
#define MIB_LEN_FAIL_HI                                              15
#define MIB_LEN_FAIL_SZ                                              16

#define TRAP_HW_ID_MSK                                               0x0000000f
#define TRAP_HW_ID_I_MSK                                             0xfffffff0
#define TRAP_HW_ID_SFT                                               0
#define TRAP_HW_ID_HI                                                3
#define TRAP_HW_ID_SZ                                                4

#define ID_IN_USE_MSK                                                0x000000ff
#define ID_IN_USE_I_MSK                                              0xffffff00
#define ID_IN_USE_SFT                                                0
#define ID_IN_USE_HI                                                 7
#define ID_IN_USE_SZ                                                 8

#define MRX_ERR_MSK                                                  0xffffffff
#define MRX_ERR_I_MSK                                                0x00000000
#define MRX_ERR_SFT                                                  0
#define MRX_ERR_HI                                                   31
#define MRX_ERR_SZ                                                   32

#define DESC_PACKET_LENGTH_MSK                                       0x0000ffff
#define DESC_PACKET_LENGTH_I_MSK                                     0xffff0000
#define DESC_PACKET_LENGTH_SFT                                       0
#define DESC_PACKET_LENGTH_HI                                        15
#define DESC_PACKET_LENGTH_SZ                                        16

#define DESC_RATE_MSK                                                0x000000ff
#define DESC_RATE_I_MSK                                              0xffffff00
#define DESC_RATE_SFT                                                0
#define DESC_RATE_HI                                                 7
#define DESC_RATE_SZ                                                 8

#define DESC_L_RATE_MSK                                              0x00000700
#define DESC_L_RATE_I_MSK                                            0xfffff8ff
#define DESC_L_RATE_SFT                                              8
#define DESC_L_RATE_HI                                               10
#define DESC_L_RATE_SZ                                               3

#define DESC_L_LENGTH_MSK                                            0x00000fff
#define DESC_L_LENGTH_I_MSK                                          0xfffff000
#define DESC_L_LENGTH_SFT                                            0
#define DESC_L_LENGTH_HI                                             11
#define DESC_L_LENGTH_SZ                                             12

#define RATE_MASK_SAMPLE_MSK                                         0x000000ff
#define RATE_MASK_SAMPLE_I_MSK                                       0xffffff00
#define RATE_MASK_SAMPLE_SFT                                         0
#define RATE_MASK_SAMPLE_HI                                          7
#define RATE_MASK_SAMPLE_SZ                                          8

#define RATE_VALE_SAMPLE_MSK                                         0x0000ff00
#define RATE_VALE_SAMPLE_I_MSK                                       0xffff00ff
#define RATE_VALE_SAMPLE_SFT                                         8
#define RATE_VALE_SAMPLE_HI                                          15
#define RATE_VALE_SAMPLE_SZ                                          8

#define DESC_SAMPLED_MSK                                             0x00010000
#define DESC_SAMPLED_I_MSK                                           0xfffeffff
#define DESC_SAMPLED_SFT                                             16
#define DESC_SAMPLED_HI                                              16
#define DESC_SAMPLED_SZ                                              1

#define DESC_SAMPLE_CLEAR_MSK                                        0x00020000
#define DESC_SAMPLE_CLEAR_I_MSK                                      0xfffdffff
#define DESC_SAMPLE_CLEAR_SFT                                        17
#define DESC_SAMPLE_CLEAR_HI                                         17
#define DESC_SAMPLE_CLEAR_SZ                                         1

#define RO_PKT_REAL_TIME_MSK                                         0x007fffff
#define RO_PKT_REAL_TIME_I_MSK                                       0xff800000
#define RO_PKT_REAL_TIME_SFT                                         0
#define RO_PKT_REAL_TIME_HI                                          22
#define RO_PKT_REAL_TIME_SZ                                          23

#define RO_PKT_HDR_SUBTYPE_MSK                                       0x0000000f
#define RO_PKT_HDR_SUBTYPE_I_MSK                                     0xfffffff0
#define RO_PKT_HDR_SUBTYPE_SFT                                       0
#define RO_PKT_HDR_SUBTYPE_HI                                        3
#define RO_PKT_HDR_SUBTYPE_SZ                                        4

#define RO_PKT_HDR_TYPE_MSK                                          0x00000030
#define RO_PKT_HDR_TYPE_I_MSK                                        0xffffffcf
#define RO_PKT_HDR_TYPE_SFT                                          4
#define RO_PKT_HDR_TYPE_HI                                           5
#define RO_PKT_HDR_TYPE_SZ                                           2

#define RO_RXEND_TO_TX_GAP_CNT_MSK                                   0x0000ffff
#define RO_RXEND_TO_TX_GAP_CNT_I_MSK                                 0xffff0000
#define RO_RXEND_TO_TX_GAP_CNT_SFT                                   0
#define RO_RXEND_TO_TX_GAP_CNT_HI                                    15
#define RO_RXEND_TO_TX_GAP_CNT_SZ                                    16

#define RO_SAMPLED_RX_IFS_DELTA_US_MSK                               0x0000001f
#define RO_SAMPLED_RX_IFS_DELTA_US_I_MSK                             0xffffffe0
#define RO_SAMPLED_RX_IFS_DELTA_US_SFT                               0
#define RO_SAMPLED_RX_IFS_DELTA_US_HI                                4
#define RO_SAMPLED_RX_IFS_DELTA_US_SZ                                5

#define GRP_WSID_MSK                                                 0x0000000f
#define GRP_WSID_I_MSK                                               0xfffffff0
#define GRP_WSID_SFT                                                 0
#define GRP_WSID_HI                                                  3
#define GRP_WSID_SZ                                                  4

#define ADDR1A_SEL_MSK                                               0x00000003
#define ADDR1A_SEL_I_MSK                                             0xfffffffc
#define ADDR1A_SEL_SFT                                               0
#define ADDR1A_SEL_HI                                                1
#define ADDR1A_SEL_SZ                                                2

#define ADDR2A_SEL_MSK                                               0x0000000c
#define ADDR2A_SEL_I_MSK                                             0xfffffff3
#define ADDR2A_SEL_SFT                                               2
#define ADDR2A_SEL_HI                                                3
#define ADDR2A_SEL_SZ                                                2

#define ADDR3A_SEL_MSK                                               0x00000030
#define ADDR3A_SEL_I_MSK                                             0xffffffcf
#define ADDR3A_SEL_SFT                                               4
#define ADDR3A_SEL_HI                                                5
#define ADDR3A_SEL_SZ                                                2

#define ADDR1B_SEL_MSK                                               0x000000c0
#define ADDR1B_SEL_I_MSK                                             0xffffff3f
#define ADDR1B_SEL_SFT                                               6
#define ADDR1B_SEL_HI                                                7
#define ADDR1B_SEL_SZ                                                2

#define ADDR2B_SEL_MSK                                               0x00000300
#define ADDR2B_SEL_I_MSK                                             0xfffffcff
#define ADDR2B_SEL_SFT                                               8
#define ADDR2B_SEL_HI                                                9
#define ADDR2B_SEL_SZ                                                2

#define ADDR3B_SEL_MSK                                               0x00000c00
#define ADDR3B_SEL_I_MSK                                             0xfffff3ff
#define ADDR3B_SEL_SFT                                               10
#define ADDR3B_SEL_HI                                                11
#define ADDR3B_SEL_SZ                                                2

#define ADDR3C_SEL_MSK                                               0x00003000
#define ADDR3C_SEL_I_MSK                                             0xffffcfff
#define ADDR3C_SEL_SFT                                               12
#define ADDR3C_SEL_HI                                                13
#define ADDR3C_SEL_SZ                                                2

#define FRM_CTRL_MSK                                                 0x0000003f
#define FRM_CTRL_I_MSK                                               0xffffffc0
#define FRM_CTRL_SFT                                                 0
#define FRM_CTRL_HI                                                  5
#define FRM_CTRL_SZ                                                  6

#define SCOREBOAD_SIZE_MSK                                           0x0000007f
#define SCOREBOAD_SIZE_I_MSK                                         0xffffff80
#define SCOREBOAD_SIZE_SFT                                           0
#define SCOREBOAD_SIZE_HI                                            6
#define SCOREBOAD_SIZE_SZ                                            7

#define MASK_ABNORMAL_CRC_MSK                                        0x00000001
#define MASK_ABNORMAL_CRC_I_MSK                                      0xfffffffe
#define MASK_ABNORMAL_CRC_SFT                                        0
#define MASK_ABNORMAL_CRC_HI                                         0
#define MASK_ABNORMAL_CRC_SZ                                         1

#define PS_EN_MSK                                                    0x00000002
#define PS_EN_I_MSK                                                  0xfffffffd
#define PS_EN_SFT                                                    1
#define PS_EN_HI                                                     1
#define PS_EN_SZ                                                     1

#define MULTI_AMPDU_W_EN_MSK                                         0x00000004
#define MULTI_AMPDU_W_EN_I_MSK                                       0xfffffffb
#define MULTI_AMPDU_W_EN_SFT                                         2
#define MULTI_AMPDU_W_EN_HI                                          2
#define MULTI_AMPDU_W_EN_SZ                                          1

#define BEACON_EARLY_TERMINATE_DROP_EN_MSK                           0x00000008
#define BEACON_EARLY_TERMINATE_DROP_EN_I_MSK                         0xfffffff7
#define BEACON_EARLY_TERMINATE_DROP_EN_SFT                           3
#define BEACON_EARLY_TERMINATE_DROP_EN_HI                            3
#define BEACON_EARLY_TERMINATE_DROP_EN_SZ                            1

#define BA_H_QUEUE_EN_MSK                                            0x00000001
#define BA_H_QUEUE_EN_I_MSK                                          0xfffffffe
#define BA_H_QUEUE_EN_SFT                                            0
#define BA_H_QUEUE_EN_HI                                             0
#define BA_H_QUEUE_EN_SZ                                             1

#define EOSP_H_QUEUE_EN_MSK                                          0x00000002
#define EOSP_H_QUEUE_EN_I_MSK                                        0xfffffffd
#define EOSP_H_QUEUE_EN_SFT                                          1
#define EOSP_H_QUEUE_EN_HI                                           1
#define EOSP_H_QUEUE_EN_SZ                                           1

#define EOSP_HW_ID_MSK                                               0x0000003c
#define EOSP_HW_ID_I_MSK                                             0xffffffc3
#define EOSP_HW_ID_SFT                                               2
#define EOSP_HW_ID_HI                                                5
#define EOSP_HW_ID_SZ                                                4

#define BA_HW_ID_MSK                                                 0x000003c0
#define BA_HW_ID_I_MSK                                               0xfffffc3f
#define BA_HW_ID_SFT                                                 6
#define BA_HW_ID_HI                                                  9
#define BA_HW_ID_SZ                                                  4

#define IDX_EXTEND_MSK                                               0x00000001
#define IDX_EXTEND_I_MSK                                             0xfffffffe
#define IDX_EXTEND_SFT                                               0
#define IDX_EXTEND_HI                                                0
#define IDX_EXTEND_SZ                                                1

#define MRX_FLT_EN9_MSK                                              0x0000ffff
#define MRX_FLT_EN9_I_MSK                                            0xffff0000
#define MRX_FLT_EN9_SFT                                              0
#define MRX_FLT_EN9_HI                                               15
#define MRX_FLT_EN9_SZ                                               16

#define MRX_FLT_EN10_MSK                                             0x0000ffff
#define MRX_FLT_EN10_I_MSK                                           0xffff0000
#define MRX_FLT_EN10_SFT                                             0
#define MRX_FLT_EN10_HI                                              15
#define MRX_FLT_EN10_SZ                                              16

#define MAC_ROLE0_VALID_MSK                                          0x00000001
#define MAC_ROLE0_VALID_I_MSK                                        0xfffffffe
#define MAC_ROLE0_VALID_SFT                                          0
#define MAC_ROLE0_VALID_HI                                           0
#define MAC_ROLE0_VALID_SZ                                           1

#define MAC_ROLE1_VALID_MSK                                          0x00000002
#define MAC_ROLE1_VALID_I_MSK                                        0xfffffffd
#define MAC_ROLE1_VALID_SFT                                          1
#define MAC_ROLE1_VALID_HI                                           1
#define MAC_ROLE1_VALID_SZ                                           1

#define RO_PPDU_RX_DESC_WORD0_MSK                                    0xffffffff
#define RO_PPDU_RX_DESC_WORD0_I_MSK                                  0x00000000
#define RO_PPDU_RX_DESC_WORD0_SFT                                    0
#define RO_PPDU_RX_DESC_WORD0_HI                                     31
#define RO_PPDU_RX_DESC_WORD0_SZ                                     32

#define RO_PPDU_RX_DESC_WORD1_MSK                                    0xffffffff
#define RO_PPDU_RX_DESC_WORD1_I_MSK                                  0x00000000
#define RO_PPDU_RX_DESC_WORD1_SFT                                    0
#define RO_PPDU_RX_DESC_WORD1_HI                                     31
#define RO_PPDU_RX_DESC_WORD1_SZ                                     32

#define RO_PPDU_RX_DESC_WORD2_MSK                                    0xffffffff
#define RO_PPDU_RX_DESC_WORD2_I_MSK                                  0x00000000
#define RO_PPDU_RX_DESC_WORD2_SFT                                    0
#define RO_PPDU_RX_DESC_WORD2_HI                                     31
#define RO_PPDU_RX_DESC_WORD2_SZ                                     32

#define RO_APU2MRX_FRAME_LENGTH_MSK                                  0x0000ffff
#define RO_APU2MRX_FRAME_LENGTH_I_MSK                                0xffff0000
#define RO_APU2MRX_FRAME_LENGTH_SFT                                  0
#define RO_APU2MRX_FRAME_LENGTH_HI                                   15
#define RO_APU2MRX_FRAME_LENGTH_SZ                                   16

#define PPDU_RX_LEN_FLT_MSK                                          0x0000ffff
#define PPDU_RX_LEN_FLT_I_MSK                                        0xffff0000
#define PPDU_RX_LEN_FLT_SFT                                          0
#define PPDU_RX_LEN_FLT_HI                                           15
#define PPDU_RX_LEN_FLT_SZ                                           16

#define PPDU_RX_AMPDU_SIG_MSK                                        0x000000ff
#define PPDU_RX_AMPDU_SIG_I_MSK                                      0xffffff00
#define PPDU_RX_AMPDU_SIG_SFT                                        0
#define PPDU_RX_AMPDU_SIG_HI                                         7
#define PPDU_RX_AMPDU_SIG_SZ                                         8

#define APU_ALWAYS_RINC_IGNORE_LOCAL_WFF_FULL_MSK                    0x00000001
#define APU_ALWAYS_RINC_IGNORE_LOCAL_WFF_FULL_I_MSK                  0xfffffffe
#define APU_ALWAYS_RINC_IGNORE_LOCAL_WFF_FULL_SFT                    0
#define APU_ALWAYS_RINC_IGNORE_LOCAL_WFF_FULL_HI                     0
#define APU_ALWAYS_RINC_IGNORE_LOCAL_WFF_FULL_SZ                     1

#define MRX_WR_PHY_DES_EN_MSK                                        0x00000001
#define MRX_WR_PHY_DES_EN_I_MSK                                      0xfffffffe
#define MRX_WR_PHY_DES_EN_SFT                                        0
#define MRX_WR_PHY_DES_EN_HI                                         0
#define MRX_WR_PHY_DES_EN_SZ                                         1

#define CSR_PHY_INFO_MSK                                             0x00007fff
#define CSR_PHY_INFO_I_MSK                                           0xffff8000
#define CSR_PHY_INFO_SFT                                             0
#define CSR_PHY_INFO_HI                                              14
#define CSR_PHY_INFO_SZ                                              15

#define AMPDU_SIG_MSK                                                0x000000ff
#define AMPDU_SIG_I_MSK                                              0xffffff00
#define AMPDU_SIG_SFT                                                0
#define AMPDU_SIG_HI                                                 7
#define AMPDU_SIG_SZ                                                 8

#define MIB_AMPDU_MSK                                                0xffffffff
#define MIB_AMPDU_I_MSK                                              0x00000000
#define MIB_AMPDU_SFT                                                0
#define MIB_AMPDU_HI                                                 31
#define MIB_AMPDU_SZ                                                 32

#define LEN_FLT_MSK                                                  0x0000ffff
#define LEN_FLT_I_MSK                                                0xffff0000
#define LEN_FLT_SFT                                                  0
#define LEN_FLT_HI                                                   15
#define LEN_FLT_SZ                                                   16

#define MIB_DELIMITER_MSK                                            0x0000ffff
#define MIB_DELIMITER_I_MSK                                          0xffff0000
#define MIB_DELIMITER_SFT                                            0
#define MIB_DELIMITER_HI                                             15
#define MIB_DELIMITER_SZ                                             16

#define MTX_INT_Q0_Q_EMPTY_MSK                                       0x00010000
#define MTX_INT_Q0_Q_EMPTY_I_MSK                                     0xfffeffff
#define MTX_INT_Q0_Q_EMPTY_SFT                                       16
#define MTX_INT_Q0_Q_EMPTY_HI                                        16
#define MTX_INT_Q0_Q_EMPTY_SZ                                        1

#define MTX_INT_Q0_TXOP_RUNOUT_MSK                                   0x00020000
#define MTX_INT_Q0_TXOP_RUNOUT_I_MSK                                 0xfffdffff
#define MTX_INT_Q0_TXOP_RUNOUT_SFT                                   17
#define MTX_INT_Q0_TXOP_RUNOUT_HI                                    17
#define MTX_INT_Q0_TXOP_RUNOUT_SZ                                    1

#define MTX_INT_Q1_Q_EMPTY_MSK                                       0x00040000
#define MTX_INT_Q1_Q_EMPTY_I_MSK                                     0xfffbffff
#define MTX_INT_Q1_Q_EMPTY_SFT                                       18
#define MTX_INT_Q1_Q_EMPTY_HI                                        18
#define MTX_INT_Q1_Q_EMPTY_SZ                                        1

#define MTX_INT_Q1_TXOP_RUNOUT_MSK                                   0x00080000
#define MTX_INT_Q1_TXOP_RUNOUT_I_MSK                                 0xfff7ffff
#define MTX_INT_Q1_TXOP_RUNOUT_SFT                                   19
#define MTX_INT_Q1_TXOP_RUNOUT_HI                                    19
#define MTX_INT_Q1_TXOP_RUNOUT_SZ                                    1

#define MTX_INT_Q2_Q_EMPTY_MSK                                       0x00100000
#define MTX_INT_Q2_Q_EMPTY_I_MSK                                     0xffefffff
#define MTX_INT_Q2_Q_EMPTY_SFT                                       20
#define MTX_INT_Q2_Q_EMPTY_HI                                        20
#define MTX_INT_Q2_Q_EMPTY_SZ                                        1

#define MTX_INT_Q2_TXOP_RUNOUT_MSK                                   0x00200000
#define MTX_INT_Q2_TXOP_RUNOUT_I_MSK                                 0xffdfffff
#define MTX_INT_Q2_TXOP_RUNOUT_SFT                                   21
#define MTX_INT_Q2_TXOP_RUNOUT_HI                                    21
#define MTX_INT_Q2_TXOP_RUNOUT_SZ                                    1

#define MTX_INT_Q3_Q_EMPTY_MSK                                       0x00400000
#define MTX_INT_Q3_Q_EMPTY_I_MSK                                     0xffbfffff
#define MTX_INT_Q3_Q_EMPTY_SFT                                       22
#define MTX_INT_Q3_Q_EMPTY_HI                                        22
#define MTX_INT_Q3_Q_EMPTY_SZ                                        1

#define MTX_INT_Q3_TXOP_RUNOUT_MSK                                   0x00800000
#define MTX_INT_Q3_TXOP_RUNOUT_I_MSK                                 0xff7fffff
#define MTX_INT_Q3_TXOP_RUNOUT_SFT                                   23
#define MTX_INT_Q3_TXOP_RUNOUT_HI                                    23
#define MTX_INT_Q3_TXOP_RUNOUT_SZ                                    1

#define MTX_INT_Q4_Q_EMPTY_MSK                                       0x01000000
#define MTX_INT_Q4_Q_EMPTY_I_MSK                                     0xfeffffff
#define MTX_INT_Q4_Q_EMPTY_SFT                                       24
#define MTX_INT_Q4_Q_EMPTY_HI                                        24
#define MTX_INT_Q4_Q_EMPTY_SZ                                        1

#define MTX_INT_Q4_TXOP_RUNOUT_MSK                                   0x02000000
#define MTX_INT_Q4_TXOP_RUNOUT_I_MSK                                 0xfdffffff
#define MTX_INT_Q4_TXOP_RUNOUT_SFT                                   25
#define MTX_INT_Q4_TXOP_RUNOUT_HI                                    25
#define MTX_INT_Q4_TXOP_RUNOUT_SZ                                    1

#define MTX_INT_Q5_Q_EMPTY_MSK                                       0x04000000
#define MTX_INT_Q5_Q_EMPTY_I_MSK                                     0xfbffffff
#define MTX_INT_Q5_Q_EMPTY_SFT                                       26
#define MTX_INT_Q5_Q_EMPTY_HI                                        26
#define MTX_INT_Q5_Q_EMPTY_SZ                                        1

#define MTX_INT_Q5_TXOP_RUNOUT_MSK                                   0x08000000
#define MTX_INT_Q5_TXOP_RUNOUT_I_MSK                                 0xf7ffffff
#define MTX_INT_Q5_TXOP_RUNOUT_SFT                                   27
#define MTX_INT_Q5_TXOP_RUNOUT_HI                                    27
#define MTX_INT_Q5_TXOP_RUNOUT_SZ                                    1

#define MTX_EN_INT_Q0_Q_EMPTY_MSK                                    0x00010000
#define MTX_EN_INT_Q0_Q_EMPTY_I_MSK                                  0xfffeffff
#define MTX_EN_INT_Q0_Q_EMPTY_SFT                                    16
#define MTX_EN_INT_Q0_Q_EMPTY_HI                                     16
#define MTX_EN_INT_Q0_Q_EMPTY_SZ                                     1

#define MTX_EN_INT_Q0_TXOP_RUNOUT_MSK                                0x00020000
#define MTX_EN_INT_Q0_TXOP_RUNOUT_I_MSK                              0xfffdffff
#define MTX_EN_INT_Q0_TXOP_RUNOUT_SFT                                17
#define MTX_EN_INT_Q0_TXOP_RUNOUT_HI                                 17
#define MTX_EN_INT_Q0_TXOP_RUNOUT_SZ                                 1

#define MTX_EN_INT_Q1_Q_EMPTY_MSK                                    0x00040000
#define MTX_EN_INT_Q1_Q_EMPTY_I_MSK                                  0xfffbffff
#define MTX_EN_INT_Q1_Q_EMPTY_SFT                                    18
#define MTX_EN_INT_Q1_Q_EMPTY_HI                                     18
#define MTX_EN_INT_Q1_Q_EMPTY_SZ                                     1

#define MTX_EN_INT_Q1_TXOP_RUNOUT_MSK                                0x00080000
#define MTX_EN_INT_Q1_TXOP_RUNOUT_I_MSK                              0xfff7ffff
#define MTX_EN_INT_Q1_TXOP_RUNOUT_SFT                                19
#define MTX_EN_INT_Q1_TXOP_RUNOUT_HI                                 19
#define MTX_EN_INT_Q1_TXOP_RUNOUT_SZ                                 1

#define MTX_EN_INT_Q2_Q_EMPTY_MSK                                    0x00100000
#define MTX_EN_INT_Q2_Q_EMPTY_I_MSK                                  0xffefffff
#define MTX_EN_INT_Q2_Q_EMPTY_SFT                                    20
#define MTX_EN_INT_Q2_Q_EMPTY_HI                                     20
#define MTX_EN_INT_Q2_Q_EMPTY_SZ                                     1

#define MTX_EN_INT_Q2_TXOP_RUNOUT_MSK                                0x00200000
#define MTX_EN_INT_Q2_TXOP_RUNOUT_I_MSK                              0xffdfffff
#define MTX_EN_INT_Q2_TXOP_RUNOUT_SFT                                21
#define MTX_EN_INT_Q2_TXOP_RUNOUT_HI                                 21
#define MTX_EN_INT_Q2_TXOP_RUNOUT_SZ                                 1

#define MTX_EN_INT_Q3_Q_EMPTY_MSK                                    0x00400000
#define MTX_EN_INT_Q3_Q_EMPTY_I_MSK                                  0xffbfffff
#define MTX_EN_INT_Q3_Q_EMPTY_SFT                                    22
#define MTX_EN_INT_Q3_Q_EMPTY_HI                                     22
#define MTX_EN_INT_Q3_Q_EMPTY_SZ                                     1

#define MTX_EN_INT_Q3_TXOP_RUNOUT_MSK                                0x00800000
#define MTX_EN_INT_Q3_TXOP_RUNOUT_I_MSK                              0xff7fffff
#define MTX_EN_INT_Q3_TXOP_RUNOUT_SFT                                23
#define MTX_EN_INT_Q3_TXOP_RUNOUT_HI                                 23
#define MTX_EN_INT_Q3_TXOP_RUNOUT_SZ                                 1

#define MTX_EN_INT_Q4_Q_EMPTY_MSK                                    0x01000000
#define MTX_EN_INT_Q4_Q_EMPTY_I_MSK                                  0xfeffffff
#define MTX_EN_INT_Q4_Q_EMPTY_SFT                                    24
#define MTX_EN_INT_Q4_Q_EMPTY_HI                                     24
#define MTX_EN_INT_Q4_Q_EMPTY_SZ                                     1

#define MTX_EN_INT_Q4_TXOP_RUNOUT_MSK                                0x02000000
#define MTX_EN_INT_Q4_TXOP_RUNOUT_I_MSK                              0xfdffffff
#define MTX_EN_INT_Q4_TXOP_RUNOUT_SFT                                25
#define MTX_EN_INT_Q4_TXOP_RUNOUT_HI                                 25
#define MTX_EN_INT_Q4_TXOP_RUNOUT_SZ                                 1

#define MTX_EN_INT_Q5_Q_EMPTY_MSK                                    0x04000000
#define MTX_EN_INT_Q5_Q_EMPTY_I_MSK                                  0xfbffffff
#define MTX_EN_INT_Q5_Q_EMPTY_SFT                                    26
#define MTX_EN_INT_Q5_Q_EMPTY_HI                                     26
#define MTX_EN_INT_Q5_Q_EMPTY_SZ                                     1

#define MTX_EN_INT_Q5_TXOP_RUNOUT_MSK                                0x08000000
#define MTX_EN_INT_Q5_TXOP_RUNOUT_I_MSK                              0xf7ffffff
#define MTX_EN_INT_Q5_TXOP_RUNOUT_SFT                                27
#define MTX_EN_INT_Q5_TXOP_RUNOUT_HI                                 27
#define MTX_EN_INT_Q5_TXOP_RUNOUT_SZ                                 1

#define MTX_MTX2PHY_SLOW_MSK                                         0x00000001
#define MTX_MTX2PHY_SLOW_I_MSK                                       0xfffffffe
#define MTX_MTX2PHY_SLOW_SFT                                         0
#define MTX_MTX2PHY_SLOW_HI                                          0
#define MTX_MTX2PHY_SLOW_SZ                                          1

#define MTX_M2M_SLOW_PRD_MSK                                         0x0000000e
#define MTX_M2M_SLOW_PRD_I_MSK                                       0xfffffff1
#define MTX_M2M_SLOW_PRD_SFT                                         1
#define MTX_M2M_SLOW_PRD_HI                                          3
#define MTX_M2M_SLOW_PRD_SZ                                          3

#define MACTX_OPT_DONTFILL_RETRY_FOR_AMPDU_MSK                       0x00000010
#define MACTX_OPT_DONTFILL_RETRY_FOR_AMPDU_I_MSK                     0xffffffef
#define MACTX_OPT_DONTFILL_RETRY_FOR_AMPDU_SFT                       4
#define MACTX_OPT_DONTFILL_RETRY_FOR_AMPDU_HI                        4
#define MACTX_OPT_DONTFILL_RETRY_FOR_AMPDU_SZ                        1

#define MTX_AMPDU_CRC8_AUTO_MSK                                      0x00000020
#define MTX_AMPDU_CRC8_AUTO_I_MSK                                    0xffffffdf
#define MTX_AMPDU_CRC8_AUTO_SFT                                      5
#define MTX_AMPDU_CRC8_AUTO_HI                                       5
#define MTX_AMPDU_CRC8_AUTO_SZ                                       1

#define MTX_BLOCKTX_IGNORE_BT_BUSY_MSK                               0x00000040
#define MTX_BLOCKTX_IGNORE_BT_BUSY_I_MSK                             0xffffffbf
#define MTX_BLOCKTX_IGNORE_BT_BUSY_SFT                               6
#define MTX_BLOCKTX_IGNORE_BT_BUSY_HI                                6
#define MTX_BLOCKTX_IGNORE_BT_BUSY_SZ                                1

#define MTX_RAW_DATA_MODE_MSK                                        0x00000080
#define MTX_RAW_DATA_MODE_I_MSK                                      0xffffff7f
#define MTX_RAW_DATA_MODE_SFT                                        7
#define MTX_RAW_DATA_MODE_HI                                         7
#define MTX_RAW_DATA_MODE_SZ                                         1

#define FIX_BA_RA_ERROR_MSK                                          0x00000100
#define FIX_BA_RA_ERROR_I_MSK                                        0xfffffeff
#define FIX_BA_RA_ERROR_SFT                                          8
#define FIX_BA_RA_ERROR_HI                                           8
#define FIX_BA_RA_ERROR_SZ                                           1

#define MTX_BLOCKTX_IGNORE_TOMAC_TX_IP_MSK                           0x00000800
#define MTX_BLOCKTX_IGNORE_TOMAC_TX_IP_I_MSK                         0xfffff7ff
#define MTX_BLOCKTX_IGNORE_TOMAC_TX_IP_SFT                           11
#define MTX_BLOCKTX_IGNORE_TOMAC_TX_IP_HI                            11
#define MTX_BLOCKTX_IGNORE_TOMAC_TX_IP_SZ                            1

#define MTX_BLOCKTX_IGNORE_TOMAC_RX_EN_MSK                           0x00001000
#define MTX_BLOCKTX_IGNORE_TOMAC_RX_EN_I_MSK                         0xffffefff
#define MTX_BLOCKTX_IGNORE_TOMAC_RX_EN_SFT                           12
#define MTX_BLOCKTX_IGNORE_TOMAC_RX_EN_HI                            12
#define MTX_BLOCKTX_IGNORE_TOMAC_RX_EN_SZ                            1

#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_CS_MSK                          0x00002000
#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_CS_I_MSK                        0xffffdfff
#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_CS_SFT                          13
#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_CS_HI                           13
#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_CS_SZ                           1

#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_SECONDARY_MSK                0x00004000
#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_SECONDARY_I_MSK              0xffffbfff
#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_SECONDARY_SFT                14
#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_SECONDARY_HI                 14
#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_SECONDARY_SZ                 1

#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_PRIMARY_MSK                  0x00008000
#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_PRIMARY_I_MSK                0xffff7fff
#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_PRIMARY_SFT                  15
#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_PRIMARY_HI                   15
#define MTX_BLOCKTX_IGNORE_TOMAC_CCA_ED_PRIMARY_SZ                   1

#define MTX_HALT_Q_MB_MSK                                            0x007f0000
#define MTX_HALT_Q_MB_I_MSK                                          0xff80ffff
#define MTX_HALT_Q_MB_SFT                                            16
#define MTX_HALT_Q_MB_HI                                             22
#define MTX_HALT_Q_MB_SZ                                             7

#define MTX_IGNORE_PHYRX_IFS_DELTATIME_MSK                           0x01000000
#define MTX_IGNORE_PHYRX_IFS_DELTATIME_I_MSK                         0xfeffffff
#define MTX_IGNORE_PHYRX_IFS_DELTATIME_SFT                           24
#define MTX_IGNORE_PHYRX_IFS_DELTATIME_HI                            24
#define MTX_IGNORE_PHYRX_IFS_DELTATIME_SZ                            1

#define MTX_SELFSTA_PS_MSK                                           0x02000000
#define MTX_SELFSTA_PS_I_MSK                                         0xfdffffff
#define MTX_SELFSTA_PS_SFT                                           25
#define MTX_SELFSTA_PS_HI                                            25
#define MTX_SELFSTA_PS_SZ                                            1

#define MTX_BTCX_PS_ON_TX_MSK                                        0x0c000000
#define MTX_BTCX_PS_ON_TX_I_MSK                                      0xf3ffffff
#define MTX_BTCX_PS_ON_TX_SFT                                        26
#define MTX_BTCX_PS_ON_TX_HI                                         27
#define MTX_BTCX_PS_ON_TX_SZ                                         2

#define NO_PKT_BUF_REDUCTION_MSK                                     0x00000001
#define NO_PKT_BUF_REDUCTION_I_MSK                                   0xfffffffe
#define NO_PKT_BUF_REDUCTION_SFT                                     0
#define NO_PKT_BUF_REDUCTION_HI                                      0
#define NO_PKT_BUF_REDUCTION_SZ                                      1

#define NO_REDUCE_TXALLFAIL_PKT_MSK                                  0x00000004
#define NO_REDUCE_TXALLFAIL_PKT_I_MSK                                0xfffffffb
#define NO_REDUCE_TXALLFAIL_PKT_SFT                                  2
#define NO_REDUCE_TXALLFAIL_PKT_HI                                   2
#define NO_REDUCE_TXALLFAIL_PKT_SZ                                   1

#define NO_REDUCE_PKT_PEERPS_MPDU_MSK                                0x00000010
#define NO_REDUCE_PKT_PEERPS_MPDU_I_MSK                              0xffffffef
#define NO_REDUCE_PKT_PEERPS_MPDU_SFT                                4
#define NO_REDUCE_PKT_PEERPS_MPDU_HI                                 4
#define NO_REDUCE_PKT_PEERPS_MPDU_SZ                                 1

#define NO_REDUCE_PKT_PEERPS_AMPDUV1P2_MSK                           0x00000040
#define NO_REDUCE_PKT_PEERPS_AMPDUV1P2_I_MSK                         0xffffffbf
#define NO_REDUCE_PKT_PEERPS_AMPDUV1P2_SFT                           6
#define NO_REDUCE_PKT_PEERPS_AMPDUV1P2_HI                            6
#define NO_REDUCE_PKT_PEERPS_AMPDUV1P2_SZ                            1

#define NO_REDUCE_PKT_PEERPS_AMPDUV1P3_MSK                           0x00000080
#define NO_REDUCE_PKT_PEERPS_AMPDUV1P3_I_MSK                         0xffffff7f
#define NO_REDUCE_PKT_PEERPS_AMPDUV1P3_SFT                           7
#define NO_REDUCE_PKT_PEERPS_AMPDUV1P3_HI                            7
#define NO_REDUCE_PKT_PEERPS_AMPDUV1P3_SZ                            1

#define RO_PTC_SCHEDULE_MSK                                          0x0000000f
#define RO_PTC_SCHEDULE_I_MSK                                        0xfffffff0
#define RO_PTC_SCHEDULE_SFT                                          0
#define RO_PTC_SCHEDULE_HI                                           3
#define RO_PTC_SCHEDULE_SZ                                           4

#define RO_FSM_MTXPTC_MSK                                            0x00000070
#define RO_FSM_MTXPTC_I_MSK                                          0xffffff8f
#define RO_FSM_MTXPTC_SFT                                            4
#define RO_FSM_MTXPTC_HI                                             6
#define RO_FSM_MTXPTC_SZ                                             3

#define RO_ACT_MASK_6_0_MSK                                          0x00007f00
#define RO_ACT_MASK_6_0_I_MSK                                        0xffff80ff
#define RO_ACT_MASK_6_0_SFT                                          8
#define RO_ACT_MASK_6_0_HI                                           14
#define RO_ACT_MASK_6_0_SZ                                           7

#define RO_CAND_MASK_6_0_MSK                                         0x007f0000
#define RO_CAND_MASK_6_0_I_MSK                                       0xff80ffff
#define RO_CAND_MASK_6_0_SFT                                         16
#define RO_CAND_MASK_6_0_HI                                          22
#define RO_CAND_MASK_6_0_SZ                                          7

#define RO_WAIT_RESPONSE_PHASE_MSK                                   0x03000000
#define RO_WAIT_RESPONSE_PHASE_I_MSK                                 0xfcffffff
#define RO_WAIT_RESPONSE_PHASE_SFT                                   24
#define RO_WAIT_RESPONSE_PHASE_HI                                    25
#define RO_WAIT_RESPONSE_PHASE_SZ                                    2

#define RO_FSM_MTXHALT_MSK                                           0x30000000
#define RO_FSM_MTXHALT_I_MSK                                         0xcfffffff
#define RO_FSM_MTXHALT_SFT                                           28
#define RO_FSM_MTXHALT_HI                                            29
#define RO_FSM_MTXHALT_SZ                                            2

#define RO_FSM_MTXDMA_MSK                                            0x00000007
#define RO_FSM_MTXDMA_I_MSK                                          0xfffffff8
#define RO_FSM_MTXDMA_SFT                                            0
#define RO_FSM_MTXDMA_HI                                             2
#define RO_FSM_MTXDMA_SZ                                             3

#define RO_FSM_MTXPHYTX_MSK                                          0x00000070
#define RO_FSM_MTXPHYTX_I_MSK                                        0xffffff8f
#define RO_FSM_MTXPHYTX_SFT                                          4
#define RO_FSM_MTXPHYTX_HI                                           6
#define RO_FSM_MTXPHYTX_SZ                                           3

#define RO_MTXDMA_CMD_MSK                                            0x00007f00
#define RO_MTXDMA_CMD_I_MSK                                          0xffff80ff
#define RO_MTXDMA_CMD_SFT                                            8
#define RO_MTXDMA_CMD_HI                                             14
#define RO_MTXDMA_CMD_SZ                                             7

#define RO_TXOP_INTERVAL_MSK                                         0xffff0000
#define RO_TXOP_INTERVAL_I_MSK                                       0x0000ffff
#define RO_TXOP_INTERVAL_SFT                                         16
#define RO_TXOP_INTERVAL_HI                                          31
#define RO_TXOP_INTERVAL_SZ                                          16

#define MTX_HALT_MODE0_MSK                                           0x00000001
#define MTX_HALT_MODE0_I_MSK                                         0xfffffffe
#define MTX_HALT_MODE0_SFT                                           0
#define MTX_HALT_MODE0_HI                                            0
#define MTX_HALT_MODE0_SZ                                            1

#define BLOCK_BCN0_TXQ_MSK                                           0x00000100
#define BLOCK_BCN0_TXQ_I_MSK                                         0xfffffeff
#define BLOCK_BCN0_TXQ_SFT                                           8
#define BLOCK_BCN0_TXQ_HI                                            8
#define BLOCK_BCN0_TXQ_SZ                                            1

#define BLOCK_BCN1_TXQ_MSK                                           0x00000200
#define BLOCK_BCN1_TXQ_I_MSK                                         0xfffffdff
#define BLOCK_BCN1_TXQ_SFT                                           9
#define BLOCK_BCN1_TXQ_HI                                            9
#define BLOCK_BCN1_TXQ_SZ                                            1

#define BLOCK_BTCTS_TXQ_MSK                                          0x00000400
#define BLOCK_BTCTS_TXQ_I_MSK                                        0xfffffbff
#define BLOCK_BTCTS_TXQ_SFT                                          10
#define BLOCK_BTCTS_TXQ_HI                                           10
#define BLOCK_BTCTS_TXQ_SZ                                           1

#define BLOCK_TXQ_MSK                                                0x007f0000
#define BLOCK_TXQ_I_MSK                                              0xff80ffff
#define BLOCK_TXQ_SFT                                                16
#define BLOCK_TXQ_HI                                                 22
#define BLOCK_TXQ_SZ                                                 7

#define MTX_HALT_IGNORE_TXREQ_EN_MSK                                 0x01000000
#define MTX_HALT_IGNORE_TXREQ_EN_I_MSK                               0xfeffffff
#define MTX_HALT_IGNORE_TXREQ_EN_SFT                                 24
#define MTX_HALT_IGNORE_TXREQ_EN_HI                                  24
#define MTX_HALT_IGNORE_TXREQ_EN_SZ                                  1

#define MTX_HALT_IGNORE_RXREQ_EN_MSK                                 0x02000000
#define MTX_HALT_IGNORE_RXREQ_EN_I_MSK                               0xfdffffff
#define MTX_HALT_IGNORE_RXREQ_EN_SFT                                 25
#define MTX_HALT_IGNORE_RXREQ_EN_HI                                  25
#define MTX_HALT_IGNORE_RXREQ_EN_SZ                                  1

#define BLOCK_EXT_TXQ_MSK                                            0x1c000000
#define BLOCK_EXT_TXQ_I_MSK                                          0xe3ffffff
#define BLOCK_EXT_TXQ_SFT                                            26
#define BLOCK_EXT_TXQ_HI                                             28
#define BLOCK_EXT_TXQ_SZ                                             3

#define DBG_PHYTX_PROCEED_MSK                                        0x00000001
#define DBG_PHYTX_PROCEED_I_MSK                                      0xfffffffe
#define DBG_PHYTX_PROCEED_SFT                                        0
#define DBG_PHYTX_PROCEED_HI                                         0
#define DBG_PHYTX_PROCEED_SZ                                         1

#define MTX_MIB_CNT0_MSK                                             0x3fffffff
#define MTX_MIB_CNT0_I_MSK                                           0xc0000000
#define MTX_MIB_CNT0_SFT                                             0
#define MTX_MIB_CNT0_HI                                              29
#define MTX_MIB_CNT0_SZ                                              30

#define MTX_MIB_CNT0_FRAME_MSK                                       0x000003ff
#define MTX_MIB_CNT0_FRAME_I_MSK                                     0xfffffc00
#define MTX_MIB_CNT0_FRAME_SFT                                       0
#define MTX_MIB_CNT0_FRAME_HI                                        9
#define MTX_MIB_CNT0_FRAME_SZ                                        10

#define MTX_MIB_CNT0_ATTEMPT_MSK                                     0x000ffc00
#define MTX_MIB_CNT0_ATTEMPT_I_MSK                                   0xfff003ff
#define MTX_MIB_CNT0_ATTEMPT_SFT                                     10
#define MTX_MIB_CNT0_ATTEMPT_HI                                      19
#define MTX_MIB_CNT0_ATTEMPT_SZ                                      10

#define MTX_MIB_CNT0_SUCC_MSK                                        0x3ff00000
#define MTX_MIB_CNT0_SUCC_I_MSK                                      0xc00fffff
#define MTX_MIB_CNT0_SUCC_SFT                                        20
#define MTX_MIB_CNT0_SUCC_HI                                         29
#define MTX_MIB_CNT0_SUCC_SZ                                         10

#define MTX_MIB_EN0_MSK                                              0x40000000
#define MTX_MIB_EN0_I_MSK                                            0xbfffffff
#define MTX_MIB_EN0_SFT                                              30
#define MTX_MIB_EN0_HI                                               30
#define MTX_MIB_EN0_SZ                                               1

#define MTX_MIB_CNT1_MSK                                             0x3fffffff
#define MTX_MIB_CNT1_I_MSK                                           0xc0000000
#define MTX_MIB_CNT1_SFT                                             0
#define MTX_MIB_CNT1_HI                                              29
#define MTX_MIB_CNT1_SZ                                              30

#define MTX_MIB_CNT1_FRAME_MSK                                       0x000003ff
#define MTX_MIB_CNT1_FRAME_I_MSK                                     0xfffffc00
#define MTX_MIB_CNT1_FRAME_SFT                                       0
#define MTX_MIB_CNT1_FRAME_HI                                        9
#define MTX_MIB_CNT1_FRAME_SZ                                        10

#define MTX_MIB_CNT1_ATTEMPT_MSK                                     0x000ffc00
#define MTX_MIB_CNT1_ATTEMPT_I_MSK                                   0xfff003ff
#define MTX_MIB_CNT1_ATTEMPT_SFT                                     10
#define MTX_MIB_CNT1_ATTEMPT_HI                                      19
#define MTX_MIB_CNT1_ATTEMPT_SZ                                      10

#define MTX_MIB_CNT1_SUCC_MSK                                        0x3ff00000
#define MTX_MIB_CNT1_SUCC_I_MSK                                      0xc00fffff
#define MTX_MIB_CNT1_SUCC_SFT                                        20
#define MTX_MIB_CNT1_SUCC_HI                                         29
#define MTX_MIB_CNT1_SUCC_SZ                                         10

#define MTX_MIB_EN1_MSK                                              0x40000000
#define MTX_MIB_EN1_I_MSK                                            0xbfffffff
#define MTX_MIB_EN1_SFT                                              30
#define MTX_MIB_EN1_HI                                               30
#define MTX_MIB_EN1_SZ                                               1

#define MTX_MIB_CNT2_MSK                                             0x3fffffff
#define MTX_MIB_CNT2_I_MSK                                           0xc0000000
#define MTX_MIB_CNT2_SFT                                             0
#define MTX_MIB_CNT2_HI                                              29
#define MTX_MIB_CNT2_SZ                                              30

#define MTX_MIB_CNT2_FRAME_MSK                                       0x000003ff
#define MTX_MIB_CNT2_FRAME_I_MSK                                     0xfffffc00
#define MTX_MIB_CNT2_FRAME_SFT                                       0
#define MTX_MIB_CNT2_FRAME_HI                                        9
#define MTX_MIB_CNT2_FRAME_SZ                                        10

#define MTX_MIB_CNT2_ATTEMPT_MSK                                     0x000ffc00
#define MTX_MIB_CNT2_ATTEMPT_I_MSK                                   0xfff003ff
#define MTX_MIB_CNT2_ATTEMPT_SFT                                     10
#define MTX_MIB_CNT2_ATTEMPT_HI                                      19
#define MTX_MIB_CNT2_ATTEMPT_SZ                                      10

#define MTX_MIB_CNT2_SUCC_MSK                                        0x3ff00000
#define MTX_MIB_CNT2_SUCC_I_MSK                                      0xc00fffff
#define MTX_MIB_CNT2_SUCC_SFT                                        20
#define MTX_MIB_CNT2_SUCC_HI                                         29
#define MTX_MIB_CNT2_SUCC_SZ                                         10

#define MTX_MIB_EN2_MSK                                              0x40000000
#define MTX_MIB_EN2_I_MSK                                            0xbfffffff
#define MTX_MIB_EN2_SFT                                              30
#define MTX_MIB_EN2_HI                                               30
#define MTX_MIB_EN2_SZ                                               1

#define MTX_MIB_CNT3_MSK                                             0x3fffffff
#define MTX_MIB_CNT3_I_MSK                                           0xc0000000
#define MTX_MIB_CNT3_SFT                                             0
#define MTX_MIB_CNT3_HI                                              29
#define MTX_MIB_CNT3_SZ                                              30

#define MTX_MIB_CNT3_FRAME_MSK                                       0x000003ff
#define MTX_MIB_CNT3_FRAME_I_MSK                                     0xfffffc00
#define MTX_MIB_CNT3_FRAME_SFT                                       0
#define MTX_MIB_CNT3_FRAME_HI                                        9
#define MTX_MIB_CNT3_FRAME_SZ                                        10

#define MTX_MIB_CNT3_ATTEMPT_MSK                                     0x000ffc00
#define MTX_MIB_CNT3_ATTEMPT_I_MSK                                   0xfff003ff
#define MTX_MIB_CNT3_ATTEMPT_SFT                                     10
#define MTX_MIB_CNT3_ATTEMPT_HI                                      19
#define MTX_MIB_CNT3_ATTEMPT_SZ                                      10

#define MTX_MIB_CNT3_SUCC_MSK                                        0x3ff00000
#define MTX_MIB_CNT3_SUCC_I_MSK                                      0xc00fffff
#define MTX_MIB_CNT3_SUCC_SFT                                        20
#define MTX_MIB_CNT3_SUCC_HI                                         29
#define MTX_MIB_CNT3_SUCC_SZ                                         10

#define MTX_MIB_EN3_MSK                                              0x40000000
#define MTX_MIB_EN3_I_MSK                                            0xbfffffff
#define MTX_MIB_EN3_SFT                                              30
#define MTX_MIB_EN3_HI                                               30
#define MTX_MIB_EN3_SZ                                               1

#define MTX_MIB_CNT4_MSK                                             0x3fffffff
#define MTX_MIB_CNT4_I_MSK                                           0xc0000000
#define MTX_MIB_CNT4_SFT                                             0
#define MTX_MIB_CNT4_HI                                              29
#define MTX_MIB_CNT4_SZ                                              30

#define MTX_MIB_CNT4_FRAME_MSK                                       0x000003ff
#define MTX_MIB_CNT4_FRAME_I_MSK                                     0xfffffc00
#define MTX_MIB_CNT4_FRAME_SFT                                       0
#define MTX_MIB_CNT4_FRAME_HI                                        9
#define MTX_MIB_CNT4_FRAME_SZ                                        10

#define MTX_MIB_CNT4_ATTEMPT_MSK                                     0x000ffc00
#define MTX_MIB_CNT4_ATTEMPT_I_MSK                                   0xfff003ff
#define MTX_MIB_CNT4_ATTEMPT_SFT                                     10
#define MTX_MIB_CNT4_ATTEMPT_HI                                      19
#define MTX_MIB_CNT4_ATTEMPT_SZ                                      10

#define MTX_MIB_CNT4_SUCC_MSK                                        0x3ff00000
#define MTX_MIB_CNT4_SUCC_I_MSK                                      0xc00fffff
#define MTX_MIB_CNT4_SUCC_SFT                                        20
#define MTX_MIB_CNT4_SUCC_HI                                         29
#define MTX_MIB_CNT4_SUCC_SZ                                         10

#define MTX_MIB_EN4_MSK                                              0x40000000
#define MTX_MIB_EN4_I_MSK                                            0xbfffffff
#define MTX_MIB_EN4_SFT                                              30
#define MTX_MIB_EN4_HI                                               30
#define MTX_MIB_EN4_SZ                                               1

#define MTX_MIB_CNT5_MSK                                             0x3fffffff
#define MTX_MIB_CNT5_I_MSK                                           0xc0000000
#define MTX_MIB_CNT5_SFT                                             0
#define MTX_MIB_CNT5_HI                                              29
#define MTX_MIB_CNT5_SZ                                              30

#define MTX_MIB_CNT5_FRAME_MSK                                       0x000003ff
#define MTX_MIB_CNT5_FRAME_I_MSK                                     0xfffffc00
#define MTX_MIB_CNT5_FRAME_SFT                                       0
#define MTX_MIB_CNT5_FRAME_HI                                        9
#define MTX_MIB_CNT5_FRAME_SZ                                        10

#define MTX_MIB_CNT5_ATTEMPT_MSK                                     0x000ffc00
#define MTX_MIB_CNT5_ATTEMPT_I_MSK                                   0xfff003ff
#define MTX_MIB_CNT5_ATTEMPT_SFT                                     10
#define MTX_MIB_CNT5_ATTEMPT_HI                                      19
#define MTX_MIB_CNT5_ATTEMPT_SZ                                      10

#define MTX_MIB_CNT5_SUCC_MSK                                        0x3ff00000
#define MTX_MIB_CNT5_SUCC_I_MSK                                      0xc00fffff
#define MTX_MIB_CNT5_SUCC_SFT                                        20
#define MTX_MIB_CNT5_SUCC_HI                                         29
#define MTX_MIB_CNT5_SUCC_SZ                                         10

#define MTX_MIB_EN5_MSK                                              0x40000000
#define MTX_MIB_EN5_I_MSK                                            0xbfffffff
#define MTX_MIB_EN5_SFT                                              30
#define MTX_MIB_EN5_HI                                               30
#define MTX_MIB_EN5_SZ                                               1

#define MTX_MIB_CNT6_MSK                                             0x3fffffff
#define MTX_MIB_CNT6_I_MSK                                           0xc0000000
#define MTX_MIB_CNT6_SFT                                             0
#define MTX_MIB_CNT6_HI                                              29
#define MTX_MIB_CNT6_SZ                                              30

#define MTX_MIB_CNT6_FRAME_MSK                                       0x000003ff
#define MTX_MIB_CNT6_FRAME_I_MSK                                     0xfffffc00
#define MTX_MIB_CNT6_FRAME_SFT                                       0
#define MTX_MIB_CNT6_FRAME_HI                                        9
#define MTX_MIB_CNT6_FRAME_SZ                                        10

#define MTX_MIB_CNT6_ATTEMPT_MSK                                     0x000ffc00
#define MTX_MIB_CNT6_ATTEMPT_I_MSK                                   0xfff003ff
#define MTX_MIB_CNT6_ATTEMPT_SFT                                     10
#define MTX_MIB_CNT6_ATTEMPT_HI                                      19
#define MTX_MIB_CNT6_ATTEMPT_SZ                                      10

#define MTX_MIB_CNT6_SUCC_MSK                                        0x3ff00000
#define MTX_MIB_CNT6_SUCC_I_MSK                                      0xc00fffff
#define MTX_MIB_CNT6_SUCC_SFT                                        20
#define MTX_MIB_CNT6_SUCC_HI                                         29
#define MTX_MIB_CNT6_SUCC_SZ                                         10

#define MTX_MIB_EN6_MSK                                              0x40000000
#define MTX_MIB_EN6_I_MSK                                            0xbfffffff
#define MTX_MIB_EN6_SFT                                              30
#define MTX_MIB_EN6_HI                                               30
#define MTX_MIB_EN6_SZ                                               1

#define MTX_MIB_CNT7_MSK                                             0x3fffffff
#define MTX_MIB_CNT7_I_MSK                                           0xc0000000
#define MTX_MIB_CNT7_SFT                                             0
#define MTX_MIB_CNT7_HI                                              29
#define MTX_MIB_CNT7_SZ                                              30

#define MTX_MIB_CNT7_FRAME_MSK                                       0x000003ff
#define MTX_MIB_CNT7_FRAME_I_MSK                                     0xfffffc00
#define MTX_MIB_CNT7_FRAME_SFT                                       0
#define MTX_MIB_CNT7_FRAME_HI                                        9
#define MTX_MIB_CNT7_FRAME_SZ                                        10

#define MTX_MIB_CNT7_ATTEMPT_MSK                                     0x000ffc00
#define MTX_MIB_CNT7_ATTEMPT_I_MSK                                   0xfff003ff
#define MTX_MIB_CNT7_ATTEMPT_SFT                                     10
#define MTX_MIB_CNT7_ATTEMPT_HI                                      19
#define MTX_MIB_CNT7_ATTEMPT_SZ                                      10

#define MTX_MIB_CNT7_SUCC_MSK                                        0x3ff00000
#define MTX_MIB_CNT7_SUCC_I_MSK                                      0xc00fffff
#define MTX_MIB_CNT7_SUCC_SFT                                        20
#define MTX_MIB_CNT7_SUCC_HI                                         29
#define MTX_MIB_CNT7_SUCC_SZ                                         10

#define MTX_MIB_EN7_MSK                                              0x40000000
#define MTX_MIB_EN7_I_MSK                                            0xbfffffff
#define MTX_MIB_EN7_SFT                                              30
#define MTX_MIB_EN7_HI                                               30
#define MTX_MIB_EN7_SZ                                               1

#define MTX_MIB_CNT8_MSK                                             0x3fffffff
#define MTX_MIB_CNT8_I_MSK                                           0xc0000000
#define MTX_MIB_CNT8_SFT                                             0
#define MTX_MIB_CNT8_HI                                              29
#define MTX_MIB_CNT8_SZ                                              30

#define MTX_MIB_CNT8_FRAME_MSK                                       0x000003ff
#define MTX_MIB_CNT8_FRAME_I_MSK                                     0xfffffc00
#define MTX_MIB_CNT8_FRAME_SFT                                       0
#define MTX_MIB_CNT8_FRAME_HI                                        9
#define MTX_MIB_CNT8_FRAME_SZ                                        10

#define MTX_MIB_CNT8_ATTEMPT_MSK                                     0x000ffc00
#define MTX_MIB_CNT8_ATTEMPT_I_MSK                                   0xfff003ff
#define MTX_MIB_CNT8_ATTEMPT_SFT                                     10
#define MTX_MIB_CNT8_ATTEMPT_HI                                      19
#define MTX_MIB_CNT8_ATTEMPT_SZ                                      10

#define MTX_MIB_CNT8_SUCC_MSK                                        0x3ff00000
#define MTX_MIB_CNT8_SUCC_I_MSK                                      0xc00fffff
#define MTX_MIB_CNT8_SUCC_SFT                                        20
#define MTX_MIB_CNT8_SUCC_HI                                         29
#define MTX_MIB_CNT8_SUCC_SZ                                         10

#define MTX_MIB_EN8_MSK                                              0x40000000
#define MTX_MIB_EN8_I_MSK                                            0xbfffffff
#define MTX_MIB_EN8_SFT                                              30
#define MTX_MIB_EN8_HI                                               30
#define MTX_MIB_EN8_SZ                                               1

#define ROLE0_BEACON_HW_TX_MSK                                       0x00000001
#define ROLE0_BEACON_HW_TX_I_MSK                                     0xfffffffe
#define ROLE0_BEACON_HW_TX_SFT                                       0
#define ROLE0_BEACON_HW_TX_HI                                        0
#define ROLE0_BEACON_HW_TX_SZ                                        1

#define ROLE1_BEACON_HW_TX_MSK                                       0x00000002
#define ROLE1_BEACON_HW_TX_I_MSK                                     0xfffffffd
#define ROLE1_BEACON_HW_TX_SFT                                       1
#define ROLE1_BEACON_HW_TX_HI                                        1
#define ROLE1_BEACON_HW_TX_SZ                                        1

#define RO_HWBEACONTX_ROLE0_ONGOING_PKTIDX_MSK                       0x00000300
#define RO_HWBEACONTX_ROLE0_ONGOING_PKTIDX_I_MSK                     0xfffffcff
#define RO_HWBEACONTX_ROLE0_ONGOING_PKTIDX_SFT                       8
#define RO_HWBEACONTX_ROLE0_ONGOING_PKTIDX_HI                        9
#define RO_HWBEACONTX_ROLE0_ONGOING_PKTIDX_SZ                        2

#define RO_HWBEACONTX_ROLE1_ONGOING_PKTIDX_MSK                       0x00000c00
#define RO_HWBEACONTX_ROLE1_ONGOING_PKTIDX_I_MSK                     0xfffff3ff
#define RO_HWBEACONTX_ROLE1_ONGOING_PKTIDX_SFT                       10
#define RO_HWBEACONTX_ROLE1_ONGOING_PKTIDX_HI                        11
#define RO_HWBEACONTX_ROLE1_ONGOING_PKTIDX_SZ                        2

#define RO_HWBEACONTX_ROLE0_INUSE_PKTIDX_MSK                         0x00003000
#define RO_HWBEACONTX_ROLE0_INUSE_PKTIDX_I_MSK                       0xffffcfff
#define RO_HWBEACONTX_ROLE0_INUSE_PKTIDX_SFT                         12
#define RO_HWBEACONTX_ROLE0_INUSE_PKTIDX_HI                          13
#define RO_HWBEACONTX_ROLE0_INUSE_PKTIDX_SZ                          2

#define RO_HWBEACONTX_ROLE1_INUSE_PKTIDX_MSK                         0x0000c000
#define RO_HWBEACONTX_ROLE1_INUSE_PKTIDX_I_MSK                       0xffff3fff
#define RO_HWBEACONTX_ROLE1_INUSE_PKTIDX_SFT                         14
#define RO_HWBEACONTX_ROLE1_INUSE_PKTIDX_HI                          15
#define RO_HWBEACONTX_ROLE1_INUSE_PKTIDX_SZ                          2

#define BEACON_TX_ROLE0_DTIM_OFFSET_MSK                              0x000000ff
#define BEACON_TX_ROLE0_DTIM_OFFSET_I_MSK                            0xffffff00
#define BEACON_TX_ROLE0_DTIM_OFFSET_SFT                              0
#define BEACON_TX_ROLE0_DTIM_OFFSET_HI                               7
#define BEACON_TX_ROLE0_DTIM_OFFSET_SZ                               8

#define BEACON_TX_ROLE0_DTIM_PERIOD_MSK                              0x0000ff00
#define BEACON_TX_ROLE0_DTIM_PERIOD_I_MSK                            0xffff00ff
#define BEACON_TX_ROLE0_DTIM_PERIOD_SFT                              8
#define BEACON_TX_ROLE0_DTIM_PERIOD_HI                               15
#define BEACON_TX_ROLE0_DTIM_PERIOD_SZ                               8

#define BEACON_TX_ROLE1_DTIM_OFFSET_MSK                              0x00ff0000
#define BEACON_TX_ROLE1_DTIM_OFFSET_I_MSK                            0xff00ffff
#define BEACON_TX_ROLE1_DTIM_OFFSET_SFT                              16
#define BEACON_TX_ROLE1_DTIM_OFFSET_HI                               23
#define BEACON_TX_ROLE1_DTIM_OFFSET_SZ                               8

#define BEACON_TX_ROLE1_DTIM_PERIOD_MSK                              0xff000000
#define BEACON_TX_ROLE1_DTIM_PERIOD_I_MSK                            0x00ffffff
#define BEACON_TX_ROLE1_DTIM_PERIOD_SFT                              24
#define BEACON_TX_ROLE1_DTIM_PERIOD_HI                               31
#define BEACON_TX_ROLE1_DTIM_PERIOD_SZ                               8

#define BEACON_TX_ROLE0_PKTID0_MSK                                   0x0000007f
#define BEACON_TX_ROLE0_PKTID0_I_MSK                                 0xffffff80
#define BEACON_TX_ROLE0_PKTID0_SFT                                   0
#define BEACON_TX_ROLE0_PKTID0_HI                                    6
#define BEACON_TX_ROLE0_PKTID0_SZ                                    7

#define BEACON_TX_ROLE0_PKTID1_MSK                                   0x0000007f
#define BEACON_TX_ROLE0_PKTID1_I_MSK                                 0xffffff80
#define BEACON_TX_ROLE0_PKTID1_SFT                                   0
#define BEACON_TX_ROLE0_PKTID1_HI                                    6
#define BEACON_TX_ROLE0_PKTID1_SZ                                    7

#define BEACON_TX_ROLE1_PKTID0_MSK                                   0x0000007f
#define BEACON_TX_ROLE1_PKTID0_I_MSK                                 0xffffff80
#define BEACON_TX_ROLE1_PKTID0_SFT                                   0
#define BEACON_TX_ROLE1_PKTID0_HI                                    6
#define BEACON_TX_ROLE1_PKTID0_SZ                                    7

#define BEACON_TX_ROLE1_PKTID1_MSK                                   0x0000007f
#define BEACON_TX_ROLE1_PKTID1_I_MSK                                 0xffffff80
#define BEACON_TX_ROLE1_PKTID1_SFT                                   0
#define BEACON_TX_ROLE1_PKTID1_HI                                    6
#define BEACON_TX_ROLE1_PKTID1_SZ                                    7

#define MAC_TX_PS_UNLOCK_MSK                                         0x000001ff
#define MAC_TX_PS_UNLOCK_I_MSK                                       0xfffffe00
#define MAC_TX_PS_UNLOCK_SFT                                         0
#define MAC_TX_PS_UNLOCK_HI                                          8
#define MAC_TX_PS_UNLOCK_SZ                                          9

#define MAC_TX_PEER_PS_LOCK_EN_MSK                                   0x00004000
#define MAC_TX_PEER_PS_LOCK_EN_I_MSK                                 0xffffbfff
#define MAC_TX_PEER_PS_LOCK_EN_SFT                                   14
#define MAC_TX_PEER_PS_LOCK_EN_HI                                    14
#define MAC_TX_PEER_PS_LOCK_EN_SZ                                    1

#define MAC_TX_PEER_PS_LOCK_AUTOLOCK_EN_MSK                          0x00008000
#define MAC_TX_PEER_PS_LOCK_AUTOLOCK_EN_I_MSK                        0xffff7fff
#define MAC_TX_PEER_PS_LOCK_AUTOLOCK_EN_SFT                          15
#define MAC_TX_PEER_PS_LOCK_AUTOLOCK_EN_HI                           15
#define MAC_TX_PEER_PS_LOCK_AUTOLOCK_EN_SZ                           1

#define MAC_TX_PS_LOCK_MSK                                           0x01ff0000
#define MAC_TX_PS_LOCK_I_MSK                                         0xfe00ffff
#define MAC_TX_PS_LOCK_SFT                                           16
#define MAC_TX_PS_LOCK_HI                                            24
#define MAC_TX_PS_LOCK_SZ                                            9

#define MAC_TX_PS_LOCK_STATUS_MSK                                    0x000001ff
#define MAC_TX_PS_LOCK_STATUS_I_MSK                                  0xfffffe00
#define MAC_TX_PS_LOCK_STATUS_SFT                                    0
#define MAC_TX_PS_LOCK_STATUS_HI                                     8
#define MAC_TX_PS_LOCK_STATUS_SZ                                     9

#define MTX_RATERPT_HWID_MSK                                         0x0000000f
#define MTX_RATERPT_HWID_I_MSK                                       0xfffffff0
#define MTX_RATERPT_HWID_SFT                                         0
#define MTX_RATERPT_HWID_HI                                          3
#define MTX_RATERPT_HWID_SZ                                          4

#define CTYPE_RATE_RPT_MSK                                           0x00000070
#define CTYPE_RATE_RPT_I_MSK                                         0xffffff8f
#define CTYPE_RATE_RPT_SFT                                           4
#define CTYPE_RATE_RPT_HI                                            6
#define CTYPE_RATE_RPT_SZ                                            3

#define MTX_DBGOPT_FORCE_TXMAJOR_RATE_MSK                            0x000000ff
#define MTX_DBGOPT_FORCE_TXMAJOR_RATE_I_MSK                          0xffffff00
#define MTX_DBGOPT_FORCE_TXMAJOR_RATE_SFT                            0
#define MTX_DBGOPT_FORCE_TXMAJOR_RATE_HI                             7
#define MTX_DBGOPT_FORCE_TXMAJOR_RATE_SZ                             8

#define MTX_DBGOPT_FORCE_TXCTRL_RATE_MSK                             0x0000ff00
#define MTX_DBGOPT_FORCE_TXCTRL_RATE_I_MSK                           0xffff00ff
#define MTX_DBGOPT_FORCE_TXCTRL_RATE_SFT                             8
#define MTX_DBGOPT_FORCE_TXCTRL_RATE_HI                              15
#define MTX_DBGOPT_FORCE_TXCTRL_RATE_SZ                              8

#define MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE_MSK                         0x00030000
#define MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE_I_MSK                       0xfffcffff
#define MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE_SFT                         16
#define MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE_HI                          17
#define MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE_SZ                          2

#define MTX_DBGOPT_FORCE_TXMAJOR_RATE_EN_MSK                         0x00000001
#define MTX_DBGOPT_FORCE_TXMAJOR_RATE_EN_I_MSK                       0xfffffffe
#define MTX_DBGOPT_FORCE_TXMAJOR_RATE_EN_SFT                         0
#define MTX_DBGOPT_FORCE_TXMAJOR_RATE_EN_HI                          0
#define MTX_DBGOPT_FORCE_TXMAJOR_RATE_EN_SZ                          1

#define MTX_DBGOPT_FORCE_TXCTRL_RATE_EN_MSK                          0x00000004
#define MTX_DBGOPT_FORCE_TXCTRL_RATE_EN_I_MSK                        0xfffffffb
#define MTX_DBGOPT_FORCE_TXCTRL_RATE_EN_SFT                          2
#define MTX_DBGOPT_FORCE_TXCTRL_RATE_EN_HI                           2
#define MTX_DBGOPT_FORCE_TXCTRL_RATE_EN_SZ                           1

#define MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE_EN_MSK                      0x00000010
#define MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE_EN_I_MSK                    0xffffffef
#define MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE_EN_SFT                      4
#define MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE_EN_HI                       4
#define MTX_DBGOPT_FORCE_DO_RTS_CTS_MODE_EN_SZ                       1

#define HWBEACON_ROLE0_DTIM_COUNT_MSK                                0x000000ff
#define HWBEACON_ROLE0_DTIM_COUNT_I_MSK                              0xffffff00
#define HWBEACON_ROLE0_DTIM_COUNT_SFT                                0
#define HWBEACON_ROLE0_DTIM_COUNT_HI                                 7
#define HWBEACON_ROLE0_DTIM_COUNT_SZ                                 8

#define HWBEACON_ROLE1_DTIM_COUNT_MSK                                0x000000ff
#define HWBEACON_ROLE1_DTIM_COUNT_I_MSK                              0xffffff00
#define HWBEACON_ROLE1_DTIM_COUNT_SFT                                0
#define HWBEACON_ROLE1_DTIM_COUNT_HI                                 7
#define HWBEACON_ROLE1_DTIM_COUNT_SZ                                 8

#define RO_PHYTXIP_TIMEOUT_CNT_MSK                                   0x0000000f
#define RO_PHYTXIP_TIMEOUT_CNT_I_MSK                                 0xfffffff0
#define RO_PHYTXIP_TIMEOUT_CNT_SFT                                   0
#define RO_PHYTXIP_TIMEOUT_CNT_HI                                    3
#define RO_PHYTXIP_TIMEOUT_CNT_SZ                                    4

#define DBG_PHYTXIP_TIMEOUT_RECOVERY_MSK                             0x00000100
#define DBG_PHYTXIP_TIMEOUT_RECOVERY_I_MSK                           0xfffffeff
#define DBG_PHYTXIP_TIMEOUT_RECOVERY_SFT                             8
#define DBG_PHYTXIP_TIMEOUT_RECOVERY_HI                              8
#define DBG_PHYTXIP_TIMEOUT_RECOVERY_SZ                              1

#define DBG_MTX_IGNORE_NAV_MSK                                       0x00000001
#define DBG_MTX_IGNORE_NAV_I_MSK                                     0xfffffffe
#define DBG_MTX_IGNORE_NAV_SFT                                       0
#define DBG_MTX_IGNORE_NAV_HI                                        0
#define DBG_MTX_IGNORE_NAV_SZ                                        1

#define MTX_AIFSN_IGNORE_PHY_CCA_MSK                                 0x00000002
#define MTX_AIFSN_IGNORE_PHY_CCA_I_MSK                               0xfffffffd
#define MTX_AIFSN_IGNORE_PHY_CCA_SFT                                 1
#define MTX_AIFSN_IGNORE_PHY_CCA_HI                                  1
#define MTX_AIFSN_IGNORE_PHY_CCA_SZ                                  1

#define MTX_CCA_CHECK_ON_TXDMA_FSM_MSK                               0x00000004
#define MTX_CCA_CHECK_ON_TXDMA_FSM_I_MSK                             0xfffffffb
#define MTX_CCA_CHECK_ON_TXDMA_FSM_SFT                               2
#define MTX_CCA_CHECK_ON_TXDMA_FSM_HI                                2
#define MTX_CCA_CHECK_ON_TXDMA_FSM_SZ                                1

#define MTX_CCA_CHECK_IGNORE_ON_MTXPTC_FSM_MSK                       0x00000008
#define MTX_CCA_CHECK_IGNORE_ON_MTXPTC_FSM_I_MSK                     0xfffffff7
#define MTX_CCA_CHECK_IGNORE_ON_MTXPTC_FSM_SFT                       3
#define MTX_CCA_CHECK_IGNORE_ON_MTXPTC_FSM_HI                        3
#define MTX_CCA_CHECK_IGNORE_ON_MTXPTC_FSM_SZ                        1

#define MTX_IGNORE_RX_DONE_IN_TX_PROCESSING_MSK                      0x00000010
#define MTX_IGNORE_RX_DONE_IN_TX_PROCESSING_I_MSK                    0xffffffef
#define MTX_IGNORE_RX_DONE_IN_TX_PROCESSING_SFT                      4
#define MTX_IGNORE_RX_DONE_IN_TX_PROCESSING_HI                       4
#define MTX_IGNORE_RX_DONE_IN_TX_PROCESSING_SZ                       1

#define RO_IFSAIR1_MSK                                               0xffffffff
#define RO_IFSAIR1_I_MSK                                             0x00000000
#define RO_IFSAIR1_SFT                                               0
#define RO_IFSAIR1_HI                                                31
#define RO_IFSAIR1_SZ                                                32

#define RO_IFSAIR2_MSK                                               0xffffffff
#define RO_IFSAIR2_I_MSK                                             0x00000000
#define RO_IFSAIR2_SFT                                               0
#define RO_IFSAIR2_HI                                                31
#define RO_IFSAIR2_SZ                                                32

#define MTX_BCN_PKT_ID0_MSK                                          0x0000007f
#define MTX_BCN_PKT_ID0_I_MSK                                        0xffffff80
#define MTX_BCN_PKT_ID0_SFT                                          0
#define MTX_BCN_PKT_ID0_HI                                           6
#define MTX_BCN_PKT_ID0_SZ                                           7

#define MTX_BCN_PKT_ID1_MSK                                          0x0000007f
#define MTX_BCN_PKT_ID1_I_MSK                                        0xffffff80
#define MTX_BCN_PKT_ID1_SFT                                          0
#define MTX_BCN_PKT_ID1_HI                                           6
#define MTX_BCN_PKT_ID1_SZ                                           7

#define MTX_DTIM_OFST0_MSK                                           0x000003ff
#define MTX_DTIM_OFST0_I_MSK                                         0xfffffc00
#define MTX_DTIM_OFST0_SFT                                           0
#define MTX_DTIM_OFST0_HI                                            9
#define MTX_DTIM_OFST0_SZ                                            10

#define MTX_DTIM_OFST1_MSK                                           0x000003ff
#define MTX_DTIM_OFST1_I_MSK                                         0xfffffc00
#define MTX_DTIM_OFST1_SFT                                           0
#define MTX_DTIM_OFST1_HI                                            9
#define MTX_DTIM_OFST1_SZ                                            10

#define MTX_DTIM_NUM_MSK                                             0x000000ff
#define MTX_DTIM_NUM_I_MSK                                           0xffffff00
#define MTX_DTIM_NUM_SFT                                             0
#define MTX_DTIM_NUM_HI                                              7
#define MTX_DTIM_NUM_SZ                                              8

#define MTX_INT_DTIM_NUM_MSK                                         0x0000ff00
#define MTX_INT_DTIM_NUM_I_MSK                                       0xffff00ff
#define MTX_INT_DTIM_NUM_SFT                                         8
#define MTX_INT_DTIM_NUM_HI                                          15
#define MTX_INT_DTIM_NUM_SZ                                          8

#define MTX_INT_DTIM_MSK                                             0x00000001
#define MTX_INT_DTIM_I_MSK                                           0xfffffffe
#define MTX_INT_DTIM_SFT                                             0
#define MTX_INT_DTIM_HI                                              0
#define MTX_INT_DTIM_SZ                                              1

#define MTX_INT_BCN_MSK                                              0x00000001
#define MTX_INT_BCN_I_MSK                                            0xfffffffe
#define MTX_INT_BCN_SFT                                              0
#define MTX_INT_BCN_HI                                               0
#define MTX_INT_BCN_SZ                                               1

#define MTX_EN_INT_BCN_MSK                                           0x00000002
#define MTX_EN_INT_BCN_I_MSK                                         0xfffffffd
#define MTX_EN_INT_BCN_SFT                                           1
#define MTX_EN_INT_BCN_HI                                            1
#define MTX_EN_INT_BCN_SZ                                            1

#define MTX_EN_INT_DTIM_MSK                                          0x00000008
#define MTX_EN_INT_DTIM_I_MSK                                        0xfffffff7
#define MTX_EN_INT_DTIM_SFT                                          3
#define MTX_EN_INT_DTIM_HI                                           3
#define MTX_EN_INT_DTIM_SZ                                           1

#define MTX_BCN_TIMER_EN_MSK                                         0x00000001
#define MTX_BCN_TIMER_EN_I_MSK                                       0xfffffffe
#define MTX_BCN_TIMER_EN_SFT                                         0
#define MTX_BCN_TIMER_EN_HI                                          0
#define MTX_BCN_TIMER_EN_SZ                                          1

#define MTX_TIME_STAMP_AUTO_FILL_MSK                                 0x00000002
#define MTX_TIME_STAMP_AUTO_FILL_I_MSK                               0xfffffffd
#define MTX_TIME_STAMP_AUTO_FILL_SFT                                 1
#define MTX_TIME_STAMP_AUTO_FILL_HI                                  1
#define MTX_TIME_STAMP_AUTO_FILL_SZ                                  1

#define MTX_DTIM_CNT_AUTO_FILL_MSK                                   0x00000008
#define MTX_DTIM_CNT_AUTO_FILL_I_MSK                                 0xfffffff7
#define MTX_DTIM_CNT_AUTO_FILL_SFT                                   3
#define MTX_DTIM_CNT_AUTO_FILL_HI                                    3
#define MTX_DTIM_CNT_AUTO_FILL_SZ                                    1

#define MTX_TSF_TIMER_EN_MSK                                         0x00000020
#define MTX_TSF_TIMER_EN_I_MSK                                       0xffffffdf
#define MTX_TSF_TIMER_EN_SFT                                         5
#define MTX_TSF_TIMER_EN_HI                                          5
#define MTX_TSF_TIMER_EN_SZ                                          1

#define TXQ5_DTIM_BEACON_BURST_MNG_MSK                               0x00010000
#define TXQ5_DTIM_BEACON_BURST_MNG_I_MSK                             0xfffeffff
#define TXQ5_DTIM_BEACON_BURST_MNG_SFT                               16
#define TXQ5_DTIM_BEACON_BURST_MNG_HI                                16
#define TXQ5_DTIM_BEACON_BURST_MNG_SZ                                1

#define MTX_BCN_AUTO_SEQ_NO_MSK                                      0x00020000
#define MTX_BCN_AUTO_SEQ_NO_I_MSK                                    0xfffdffff
#define MTX_BCN_AUTO_SEQ_NO_SFT                                      17
#define MTX_BCN_AUTO_SEQ_NO_HI                                       17
#define MTX_BCN_AUTO_SEQ_NO_SZ                                       1

#define HWBEACON_SEQNUM_UPDATE_RULE_MSK                              0x00040000
#define HWBEACON_SEQNUM_UPDATE_RULE_I_MSK                            0xfffbffff
#define HWBEACON_SEQNUM_UPDATE_RULE_SFT                              18
#define HWBEACON_SEQNUM_UPDATE_RULE_HI                               18
#define HWBEACON_SEQNUM_UPDATE_RULE_SZ                               1

#define HWBEACON_DTIMCNT_UPDATE_RULE_MSK                             0x00080000
#define HWBEACON_DTIMCNT_UPDATE_RULE_I_MSK                           0xfff7ffff
#define HWBEACON_DTIMCNT_UPDATE_RULE_SFT                             19
#define HWBEACON_DTIMCNT_UPDATE_RULE_HI                              19
#define HWBEACON_DTIMCNT_UPDATE_RULE_SZ                              1

#define MTX_BCN_PKTID_CH_LOCK_MSK                                    0x00000001
#define MTX_BCN_PKTID_CH_LOCK_I_MSK                                  0xfffffffe
#define MTX_BCN_PKTID_CH_LOCK_SFT                                    0
#define MTX_BCN_PKTID_CH_LOCK_HI                                     0
#define MTX_BCN_PKTID_CH_LOCK_SZ                                     1

#define MTX_BCN_CFG_VLD_MSK                                          0x00000006
#define MTX_BCN_CFG_VLD_I_MSK                                        0xfffffff9
#define MTX_BCN_CFG_VLD_SFT                                          1
#define MTX_BCN_CFG_VLD_HI                                           2
#define MTX_BCN_CFG_VLD_SZ                                           2

#define MTX_AUTO_BCN_ONGOING_MSK                                     0x00000008
#define MTX_AUTO_BCN_ONGOING_I_MSK                                   0xfffffff7
#define MTX_AUTO_BCN_ONGOING_SFT                                     3
#define MTX_AUTO_BCN_ONGOING_HI                                      3
#define MTX_AUTO_BCN_ONGOING_SZ                                      1

#define MTX_BCN_TIMER_MSK                                            0xffff0000
#define MTX_BCN_TIMER_I_MSK                                          0x0000ffff
#define MTX_BCN_TIMER_SFT                                            16
#define MTX_BCN_TIMER_HI                                             31
#define MTX_BCN_TIMER_SZ                                             16

#define MTX_BCN_PERIOD_MSK                                           0x0000ffff
#define MTX_BCN_PERIOD_I_MSK                                         0xffff0000
#define MTX_BCN_PERIOD_SFT                                           0
#define MTX_BCN_PERIOD_HI                                            15
#define MTX_BCN_PERIOD_SZ                                            16

#define MTX_BCN_TSF_L_MSK                                            0xffffffff
#define MTX_BCN_TSF_L_I_MSK                                          0x00000000
#define MTX_BCN_TSF_L_SFT                                            0
#define MTX_BCN_TSF_L_HI                                             31
#define MTX_BCN_TSF_L_SZ                                             32

#define MTX_BCN_TSF_U_MSK                                            0xffffffff
#define MTX_BCN_TSF_U_I_MSK                                          0x00000000
#define MTX_BCN_TSF_U_SFT                                            0
#define MTX_BCN_TSF_U_HI                                             31
#define MTX_BCN_TSF_U_SZ                                             32

#define HWBEACON_ROLE0_SEQ_NUM_MSK                                   0x00000fff
#define HWBEACON_ROLE0_SEQ_NUM_I_MSK                                 0xfffff000
#define HWBEACON_ROLE0_SEQ_NUM_SFT                                   0
#define HWBEACON_ROLE0_SEQ_NUM_HI                                    11
#define HWBEACON_ROLE0_SEQ_NUM_SZ                                    12

#define TOUT_B_MSK                                                   0x000000ff
#define TOUT_B_I_MSK                                                 0xffffff00
#define TOUT_B_SFT                                                   0
#define TOUT_B_HI                                                    7
#define TOUT_B_SZ                                                    8

#define TOUT_AGN_MSK                                                 0x0000ff00
#define TOUT_AGN_I_MSK                                               0xffff00ff
#define TOUT_AGN_SFT                                                 8
#define TOUT_AGN_HI                                                  15
#define TOUT_AGN_SZ                                                  8

#define EIFS_IN_SLOT_MSK                                             0x003f0000
#define EIFS_IN_SLOT_I_MSK                                           0xffc0ffff
#define EIFS_IN_SLOT_SFT                                             16
#define EIFS_IN_SLOT_HI                                              21
#define EIFS_IN_SLOT_SZ                                              6

#define TXSIFS_SUB_MIN_MSK                                           0x0000000f
#define TXSIFS_SUB_MIN_I_MSK                                         0xfffffff0
#define TXSIFS_SUB_MIN_SFT                                           0
#define TXSIFS_SUB_MIN_HI                                            3
#define TXSIFS_SUB_MIN_SZ                                            4

#define TXSIFS_SUB_MAX_MSK                                           0x000000f0
#define TXSIFS_SUB_MAX_I_MSK                                         0xffffff0f
#define TXSIFS_SUB_MAX_SFT                                           4
#define TXSIFS_SUB_MAX_HI                                            7
#define TXSIFS_SUB_MAX_SZ                                            4

#define SLOTTIME_MSK                                                 0x00001f00
#define SLOTTIME_I_MSK                                               0xffffe0ff
#define SLOTTIME_SFT                                                 8
#define SLOTTIME_HI                                                  12
#define SLOTTIME_SZ                                                  5

#define SIFS_MSK                                                     0x001f0000
#define SIFS_I_MSK                                                   0xffe0ffff
#define SIFS_SFT                                                     16
#define SIFS_HI                                                      20
#define SIFS_SZ                                                      5

#define NAVCS_PHYCS_FALL_OFFSET_STEP_MSK                             0x0000007f
#define NAVCS_PHYCS_FALL_OFFSET_STEP_I_MSK                           0xffffff80
#define NAVCS_PHYCS_FALL_OFFSET_STEP_SFT                             0
#define NAVCS_PHYCS_FALL_OFFSET_STEP_HI                              6
#define NAVCS_PHYCS_FALL_OFFSET_STEP_SZ                              7

#define TX_IP_FALL_OFFSET_STEP_MSK                                   0x00007f00
#define TX_IP_FALL_OFFSET_STEP_I_MSK                                 0xffff80ff
#define TX_IP_FALL_OFFSET_STEP_SFT                                   8
#define TX_IP_FALL_OFFSET_STEP_HI                                    14
#define TX_IP_FALL_OFFSET_STEP_SZ                                    7

#define PHYTXSTART_NCYCLE_MSK                                        0x007f0000
#define PHYTXSTART_NCYCLE_I_MSK                                      0xff80ffff
#define PHYTXSTART_NCYCLE_SFT                                        16
#define PHYTXSTART_NCYCLE_HI                                         22
#define PHYTXSTART_NCYCLE_SZ                                         7

#define SIGEXT_MSK                                                   0x0f000000
#define SIGEXT_I_MSK                                                 0xf0ffffff
#define SIGEXT_SFT                                                   24
#define SIGEXT_HI                                                    27
#define SIGEXT_SZ                                                    4

#define MAC_CLK_FREQ_MSK                                             0x30000000
#define MAC_CLK_FREQ_I_MSK                                           0xcfffffff
#define MAC_CLK_FREQ_SFT                                             28
#define MAC_CLK_FREQ_HI                                              29
#define MAC_CLK_FREQ_SZ                                              2

#define RO_MTX_TX_EN_MSK                                             0x00100000
#define RO_MTX_TX_EN_I_MSK                                           0xffefffff
#define RO_MTX_TX_EN_SFT                                             20
#define RO_MTX_TX_EN_HI                                              20
#define RO_MTX_TX_EN_SZ                                              1

#define RO_MAC_TX_FIFO_WINC_MSK                                      0x00200000
#define RO_MAC_TX_FIFO_WINC_I_MSK                                    0xffdfffff
#define RO_MAC_TX_FIFO_WINC_SFT                                      21
#define RO_MAC_TX_FIFO_WINC_HI                                       21
#define RO_MAC_TX_FIFO_WINC_SZ                                       1

#define RO_MAC_TX_FIFO_WFULL_MX_MSK                                  0x00400000
#define RO_MAC_TX_FIFO_WFULL_MX_I_MSK                                0xffbfffff
#define RO_MAC_TX_FIFO_WFULL_MX_SFT                                  22
#define RO_MAC_TX_FIFO_WFULL_MX_HI                                   22
#define RO_MAC_TX_FIFO_WFULL_MX_SZ                                   1

#define RO_MAC_TX_FIFO_WEMPTY_MSK                                    0x00800000
#define RO_MAC_TX_FIFO_WEMPTY_I_MSK                                  0xff7fffff
#define RO_MAC_TX_FIFO_WEMPTY_SFT                                    23
#define RO_MAC_TX_FIFO_WEMPTY_HI                                     23
#define RO_MAC_TX_FIFO_WEMPTY_SZ                                     1

#define TOMAC_TX_IP_MSK                                              0x01000000
#define TOMAC_TX_IP_I_MSK                                            0xfeffffff
#define TOMAC_TX_IP_SFT                                              24
#define TOMAC_TX_IP_HI                                               24
#define TOMAC_TX_IP_SZ                                               1

#define TOMAC_ED_CCA_PRIMARY_MX_MSK                                  0x10000000
#define TOMAC_ED_CCA_PRIMARY_MX_I_MSK                                0xefffffff
#define TOMAC_ED_CCA_PRIMARY_MX_SFT                                  28
#define TOMAC_ED_CCA_PRIMARY_MX_HI                                   28
#define TOMAC_ED_CCA_PRIMARY_MX_SZ                                   1

#define TOMAC_ED_CCA_SECONDARY_MX_MSK                                0x20000000
#define TOMAC_ED_CCA_SECONDARY_MX_I_MSK                              0xdfffffff
#define TOMAC_ED_CCA_SECONDARY_MX_SFT                                29
#define TOMAC_ED_CCA_SECONDARY_MX_HI                                 29
#define TOMAC_ED_CCA_SECONDARY_MX_SZ                                 1

#define TOMAC_CS_CCA_MX_MSK                                          0x40000000
#define TOMAC_CS_CCA_MX_I_MSK                                        0xbfffffff
#define TOMAC_CS_CCA_MX_SFT                                          30
#define TOMAC_CS_CCA_MX_HI                                           30
#define TOMAC_CS_CCA_MX_SZ                                           1

#define BT_BUSY_MSK                                                  0x80000000
#define BT_BUSY_I_MSK                                                0x7fffffff
#define BT_BUSY_SFT                                                  31
#define BT_BUSY_HI                                                   31
#define BT_BUSY_SZ                                                   1

#define MTX_DBG_PHYRX_IFS_DELTATIME_MSK                              0x000007ff
#define MTX_DBG_PHYRX_IFS_DELTATIME_I_MSK                            0xfffff800
#define MTX_DBG_PHYRX_IFS_DELTATIME_SFT                              0
#define MTX_DBG_PHYRX_IFS_DELTATIME_HI                               10
#define MTX_DBG_PHYRX_IFS_DELTATIME_SZ                               11

#define BTCTS2S_VQ_AIFSN_MSK                                         0x0000000f
#define BTCTS2S_VQ_AIFSN_I_MSK                                       0xfffffff0
#define BTCTS2S_VQ_AIFSN_SFT                                         0
#define BTCTS2S_VQ_AIFSN_HI                                          3
#define BTCTS2S_VQ_AIFSN_SZ                                          4

#define BTCTS2S_VQ_ECWMIN_MSK                                        0x00000f00
#define BTCTS2S_VQ_ECWMIN_I_MSK                                      0xfffff0ff
#define BTCTS2S_VQ_ECWMIN_SFT                                        8
#define BTCTS2S_VQ_ECWMIN_HI                                         11
#define BTCTS2S_VQ_ECWMIN_SZ                                         4

#define BTCTS2S_VQ_ECWMAX_MSK                                        0x0000f000
#define BTCTS2S_VQ_ECWMAX_I_MSK                                      0xffff0fff
#define BTCTS2S_VQ_ECWMAX_SFT                                        12
#define BTCTS2S_VQ_ECWMAX_HI                                         15
#define BTCTS2S_VQ_ECWMAX_SZ                                         4

#define BTCTS2S_RATE_MSK                                             0x00ff0000
#define BTCTS2S_RATE_I_MSK                                           0xff00ffff
#define BTCTS2S_RATE_SFT                                             16
#define BTCTS2S_RATE_HI                                              23
#define BTCTS2S_RATE_SZ                                              8

#define HWBEACON_ROLE1_SEQ_NUM_MSK                                   0x00000fff
#define HWBEACON_ROLE1_SEQ_NUM_I_MSK                                 0xfffff000
#define HWBEACON_ROLE1_SEQ_NUM_SFT                                   0
#define HWBEACON_ROLE1_SEQ_NUM_HI                                    11
#define HWBEACON_ROLE1_SEQ_NUM_SZ                                    12

#define RO_ACT_MASK_MSK                                              0x000003ff
#define RO_ACT_MASK_I_MSK                                            0xfffffc00
#define RO_ACT_MASK_SFT                                              0
#define RO_ACT_MASK_HI                                               9
#define RO_ACT_MASK_SZ                                               10

#define RO_CAND_MASK_MSK                                             0x03ff0000
#define RO_CAND_MASK_I_MSK                                           0xfc00ffff
#define RO_CAND_MASK_SFT                                             16
#define RO_CAND_MASK_HI                                              25
#define RO_CAND_MASK_SZ                                              10

#define RO_IFSST0_MSK                                                0xffffffff
#define RO_IFSST0_I_MSK                                              0x00000000
#define RO_IFSST0_SFT                                                0
#define RO_IFSST0_HI                                                 31
#define RO_IFSST0_SZ                                                 32

#define RO_IFSST1_MSK                                                0xffffffff
#define RO_IFSST1_I_MSK                                              0x00000000
#define RO_IFSST1_SFT                                                0
#define RO_IFSST1_HI                                                 31
#define RO_IFSST1_SZ                                                 32

#define RO_IFSST2_MSK                                                0xffffffff
#define RO_IFSST2_I_MSK                                              0x00000000
#define RO_IFSST2_SFT                                                0
#define RO_IFSST2_HI                                                 31
#define RO_IFSST2_SZ                                                 32

#define RO_IFSST3_MSK                                                0xffffffff
#define RO_IFSST3_I_MSK                                              0x00000000
#define RO_IFSST3_SFT                                                0
#define RO_IFSST3_HI                                                 31
#define RO_IFSST3_SZ                                                 32

#define MTX_NAV_MSK                                                  0x0000ffff
#define MTX_NAV_I_MSK                                                0xffff0000
#define MTX_NAV_SFT                                                  0
#define MTX_NAV_HI                                                   15
#define MTX_NAV_SZ                                                   16

#define RO_MTX_BASE1_MSK                                             0xffffffff
#define RO_MTX_BASE1_I_MSK                                           0x00000000
#define RO_MTX_BASE1_SFT                                             0
#define RO_MTX_BASE1_HI                                              31
#define RO_MTX_BASE1_SZ                                              32

#define RO_MTX_BASE2_MSK                                             0xffffffff
#define RO_MTX_BASE2_I_MSK                                           0x00000000
#define RO_MTX_BASE2_SFT                                             0
#define RO_MTX_BASE2_HI                                              31
#define RO_MTX_BASE2_SZ                                              32

#define RO_MTX_BASE3_MSK                                             0xffffffff
#define RO_MTX_BASE3_I_MSK                                           0x00000000
#define RO_MTX_BASE3_SFT                                             0
#define RO_MTX_BASE3_HI                                              31
#define RO_MTX_BASE3_SZ                                              32

#define TXQ0_MTX_Q_RND_MODE_MSK                                      0x00000007
#define TXQ0_MTX_Q_RND_MODE_I_MSK                                    0xfffffff8
#define TXQ0_MTX_Q_RND_MODE_SFT                                      0
#define TXQ0_MTX_Q_RND_MODE_HI                                       2
#define TXQ0_MTX_Q_RND_MODE_SZ                                       3

#define TXQ0_MTX_Q_MB_NO_RLS_MSK                                     0x00000010
#define TXQ0_MTX_Q_MB_NO_RLS_I_MSK                                   0xffffffef
#define TXQ0_MTX_Q_MB_NO_RLS_SFT                                     4
#define TXQ0_MTX_Q_MB_NO_RLS_HI                                      4
#define TXQ0_MTX_Q_MB_NO_RLS_SZ                                      1

#define TXQ0_Q_RETRYBOOST_EN_MSK                                     0x40000000
#define TXQ0_Q_RETRYBOOST_EN_I_MSK                                   0xbfffffff
#define TXQ0_Q_RETRYBOOST_EN_SFT                                     30
#define TXQ0_Q_RETRYBOOST_EN_HI                                      30
#define TXQ0_Q_RETRYBOOST_EN_SZ                                      1

#define TXQ0_Q_NULLDATAFRAME_GEN_EN_MSK                              0x80000000
#define TXQ0_Q_NULLDATAFRAME_GEN_EN_I_MSK                            0x7fffffff
#define TXQ0_Q_NULLDATAFRAME_GEN_EN_SFT                              31
#define TXQ0_Q_NULLDATAFRAME_GEN_EN_HI                               31
#define TXQ0_Q_NULLDATAFRAME_GEN_EN_SZ                               1

#define TXQ0_MTX_Q_AIFSN_MSK                                         0x0000000f
#define TXQ0_MTX_Q_AIFSN_I_MSK                                       0xfffffff0
#define TXQ0_MTX_Q_AIFSN_SFT                                         0
#define TXQ0_MTX_Q_AIFSN_HI                                          3
#define TXQ0_MTX_Q_AIFSN_SZ                                          4

#define TXQ0_MTX_Q_ECWMIN_MSK                                        0x00000f00
#define TXQ0_MTX_Q_ECWMIN_I_MSK                                      0xfffff0ff
#define TXQ0_MTX_Q_ECWMIN_SFT                                        8
#define TXQ0_MTX_Q_ECWMIN_HI                                         11
#define TXQ0_MTX_Q_ECWMIN_SZ                                         4

#define TXQ0_MTX_Q_ECWMAX_MSK                                        0x0000f000
#define TXQ0_MTX_Q_ECWMAX_I_MSK                                      0xffff0fff
#define TXQ0_MTX_Q_ECWMAX_SFT                                        12
#define TXQ0_MTX_Q_ECWMAX_HI                                         15
#define TXQ0_MTX_Q_ECWMAX_SZ                                         4

#define TXQ0_MTX_Q_TXOP_LIMIT_MSK                                    0xffff0000
#define TXQ0_MTX_Q_TXOP_LIMIT_I_MSK                                  0x0000ffff
#define TXQ0_MTX_Q_TXOP_LIMIT_SFT                                    16
#define TXQ0_MTX_Q_TXOP_LIMIT_HI                                     31
#define TXQ0_MTX_Q_TXOP_LIMIT_SZ                                     16

#define TXQ0_MTX_Q_BKF_CNT_FIX_MSK                                   0x0000ffff
#define TXQ0_MTX_Q_BKF_CNT_FIX_I_MSK                                 0xffff0000
#define TXQ0_MTX_Q_BKF_CNT_FIX_SFT                                   0
#define TXQ0_MTX_Q_BKF_CNT_FIX_HI                                    15
#define TXQ0_MTX_Q_BKF_CNT_FIX_SZ                                    16

#define TXQ0_RO_FSM_TXQ_MSK                                          0x00000003
#define TXQ0_RO_FSM_TXQ_I_MSK                                        0xfffffffc
#define TXQ0_RO_FSM_TXQ_SFT                                          0
#define TXQ0_RO_FSM_TXQ_HI                                           1
#define TXQ0_RO_FSM_TXQ_SZ                                           2

#define TXQ0_RO_TRY_CNT_MSK                                          0x000000f0
#define TXQ0_RO_TRY_CNT_I_MSK                                        0xffffff0f
#define TXQ0_RO_TRY_CNT_SFT                                          4
#define TXQ0_RO_TRY_CNT_HI                                           7
#define TXQ0_RO_TRY_CNT_SZ                                           4

#define TXQ0_RO_RATESET_IDX_MSK                                      0x00000300
#define TXQ0_RO_RATESET_IDX_I_MSK                                    0xfffffcff
#define TXQ0_RO_RATESET_IDX_SFT                                      8
#define TXQ0_RO_RATESET_IDX_HI                                       9
#define TXQ0_RO_RATESET_IDX_SZ                                       2

#define TXQ0_RO_AIFS_CNT_MSK                                         0x0000f000
#define TXQ0_RO_AIFS_CNT_I_MSK                                       0xffff0fff
#define TXQ0_RO_AIFS_CNT_SFT                                         12
#define TXQ0_RO_AIFS_CNT_HI                                          15
#define TXQ0_RO_AIFS_CNT_SZ                                          4

#define TXQ0_RO_BKF_CNT_MSK                                          0xffff0000
#define TXQ0_RO_BKF_CNT_I_MSK                                        0x0000ffff
#define TXQ0_RO_BKF_CNT_SFT                                          16
#define TXQ0_RO_BKF_CNT_HI                                           31
#define TXQ0_RO_BKF_CNT_SZ                                           16

#define TXQ0_RO_PKTID_MSK                                            0x0000007f
#define TXQ0_RO_PKTID_I_MSK                                          0xffffff80
#define TXQ0_RO_PKTID_SFT                                            0
#define TXQ0_RO_PKTID_HI                                             6
#define TXQ0_RO_PKTID_SZ                                             7

#define TXQ0_RND_BKF_SEED_MSK                                        0x0000ffff
#define TXQ0_RND_BKF_SEED_I_MSK                                      0xffff0000
#define TXQ0_RND_BKF_SEED_SFT                                        0
#define TXQ0_RND_BKF_SEED_HI                                         15
#define TXQ0_RND_BKF_SEED_SZ                                         16

#define TXQ1_MTX_Q_RND_MODE_MSK                                      0x00000007
#define TXQ1_MTX_Q_RND_MODE_I_MSK                                    0xfffffff8
#define TXQ1_MTX_Q_RND_MODE_SFT                                      0
#define TXQ1_MTX_Q_RND_MODE_HI                                       2
#define TXQ1_MTX_Q_RND_MODE_SZ                                       3

#define TXQ1_MTX_Q_MB_NO_RLS_MSK                                     0x00000010
#define TXQ1_MTX_Q_MB_NO_RLS_I_MSK                                   0xffffffef
#define TXQ1_MTX_Q_MB_NO_RLS_SFT                                     4
#define TXQ1_MTX_Q_MB_NO_RLS_HI                                      4
#define TXQ1_MTX_Q_MB_NO_RLS_SZ                                      1

#define TXQ1_Q_RETRYBOOST_EN_MSK                                     0x40000000
#define TXQ1_Q_RETRYBOOST_EN_I_MSK                                   0xbfffffff
#define TXQ1_Q_RETRYBOOST_EN_SFT                                     30
#define TXQ1_Q_RETRYBOOST_EN_HI                                      30
#define TXQ1_Q_RETRYBOOST_EN_SZ                                      1

#define TXQ1_Q_NULLDATAFRAME_GEN_EN_MSK                              0x80000000
#define TXQ1_Q_NULLDATAFRAME_GEN_EN_I_MSK                            0x7fffffff
#define TXQ1_Q_NULLDATAFRAME_GEN_EN_SFT                              31
#define TXQ1_Q_NULLDATAFRAME_GEN_EN_HI                               31
#define TXQ1_Q_NULLDATAFRAME_GEN_EN_SZ                               1

#define TXQ1_MTX_Q_AIFSN_MSK                                         0x0000000f
#define TXQ1_MTX_Q_AIFSN_I_MSK                                       0xfffffff0
#define TXQ1_MTX_Q_AIFSN_SFT                                         0
#define TXQ1_MTX_Q_AIFSN_HI                                          3
#define TXQ1_MTX_Q_AIFSN_SZ                                          4

#define TXQ1_MTX_Q_ECWMIN_MSK                                        0x00000f00
#define TXQ1_MTX_Q_ECWMIN_I_MSK                                      0xfffff0ff
#define TXQ1_MTX_Q_ECWMIN_SFT                                        8
#define TXQ1_MTX_Q_ECWMIN_HI                                         11
#define TXQ1_MTX_Q_ECWMIN_SZ                                         4

#define TXQ1_MTX_Q_ECWMAX_MSK                                        0x0000f000
#define TXQ1_MTX_Q_ECWMAX_I_MSK                                      0xffff0fff
#define TXQ1_MTX_Q_ECWMAX_SFT                                        12
#define TXQ1_MTX_Q_ECWMAX_HI                                         15
#define TXQ1_MTX_Q_ECWMAX_SZ                                         4

#define TXQ1_MTX_Q_TXOP_LIMIT_MSK                                    0xffff0000
#define TXQ1_MTX_Q_TXOP_LIMIT_I_MSK                                  0x0000ffff
#define TXQ1_MTX_Q_TXOP_LIMIT_SFT                                    16
#define TXQ1_MTX_Q_TXOP_LIMIT_HI                                     31
#define TXQ1_MTX_Q_TXOP_LIMIT_SZ                                     16

#define TXQ1_MTX_Q_BKF_CNT_FIX_MSK                                   0x0000ffff
#define TXQ1_MTX_Q_BKF_CNT_FIX_I_MSK                                 0xffff0000
#define TXQ1_MTX_Q_BKF_CNT_FIX_SFT                                   0
#define TXQ1_MTX_Q_BKF_CNT_FIX_HI                                    15
#define TXQ1_MTX_Q_BKF_CNT_FIX_SZ                                    16

#define TXQ1_RO_FSM_TXQ_MSK                                          0x00000003
#define TXQ1_RO_FSM_TXQ_I_MSK                                        0xfffffffc
#define TXQ1_RO_FSM_TXQ_SFT                                          0
#define TXQ1_RO_FSM_TXQ_HI                                           1
#define TXQ1_RO_FSM_TXQ_SZ                                           2

#define TXQ1_RO_TRY_CNT_MSK                                          0x000000f0
#define TXQ1_RO_TRY_CNT_I_MSK                                        0xffffff0f
#define TXQ1_RO_TRY_CNT_SFT                                          4
#define TXQ1_RO_TRY_CNT_HI                                           7
#define TXQ1_RO_TRY_CNT_SZ                                           4

#define TXQ1_RO_RATESET_IDX_MSK                                      0x00000300
#define TXQ1_RO_RATESET_IDX_I_MSK                                    0xfffffcff
#define TXQ1_RO_RATESET_IDX_SFT                                      8
#define TXQ1_RO_RATESET_IDX_HI                                       9
#define TXQ1_RO_RATESET_IDX_SZ                                       2

#define TXQ1_RO_AIFS_CNT_MSK                                         0x0000f000
#define TXQ1_RO_AIFS_CNT_I_MSK                                       0xffff0fff
#define TXQ1_RO_AIFS_CNT_SFT                                         12
#define TXQ1_RO_AIFS_CNT_HI                                          15
#define TXQ1_RO_AIFS_CNT_SZ                                          4

#define TXQ1_RO_BKF_CNT_MSK                                          0xffff0000
#define TXQ1_RO_BKF_CNT_I_MSK                                        0x0000ffff
#define TXQ1_RO_BKF_CNT_SFT                                          16
#define TXQ1_RO_BKF_CNT_HI                                           31
#define TXQ1_RO_BKF_CNT_SZ                                           16

#define TXQ1_RO_PKTID_MSK                                            0x0000007f
#define TXQ1_RO_PKTID_I_MSK                                          0xffffff80
#define TXQ1_RO_PKTID_SFT                                            0
#define TXQ1_RO_PKTID_HI                                             6
#define TXQ1_RO_PKTID_SZ                                             7

#define TXQ1_RND_BKF_SEED_MSK                                        0x0000ffff
#define TXQ1_RND_BKF_SEED_I_MSK                                      0xffff0000
#define TXQ1_RND_BKF_SEED_SFT                                        0
#define TXQ1_RND_BKF_SEED_HI                                         15
#define TXQ1_RND_BKF_SEED_SZ                                         16

#define TXQ2_MTX_Q_RND_MODE_MSK                                      0x00000007
#define TXQ2_MTX_Q_RND_MODE_I_MSK                                    0xfffffff8
#define TXQ2_MTX_Q_RND_MODE_SFT                                      0
#define TXQ2_MTX_Q_RND_MODE_HI                                       2
#define TXQ2_MTX_Q_RND_MODE_SZ                                       3

#define TXQ2_MTX_Q_MB_NO_RLS_MSK                                     0x00000010
#define TXQ2_MTX_Q_MB_NO_RLS_I_MSK                                   0xffffffef
#define TXQ2_MTX_Q_MB_NO_RLS_SFT                                     4
#define TXQ2_MTX_Q_MB_NO_RLS_HI                                      4
#define TXQ2_MTX_Q_MB_NO_RLS_SZ                                      1

#define TXQ2_Q_RETRYBOOST_EN_MSK                                     0x40000000
#define TXQ2_Q_RETRYBOOST_EN_I_MSK                                   0xbfffffff
#define TXQ2_Q_RETRYBOOST_EN_SFT                                     30
#define TXQ2_Q_RETRYBOOST_EN_HI                                      30
#define TXQ2_Q_RETRYBOOST_EN_SZ                                      1

#define TXQ2_Q_NULLDATAFRAME_GEN_EN_MSK                              0x80000000
#define TXQ2_Q_NULLDATAFRAME_GEN_EN_I_MSK                            0x7fffffff
#define TXQ2_Q_NULLDATAFRAME_GEN_EN_SFT                              31
#define TXQ2_Q_NULLDATAFRAME_GEN_EN_HI                               31
#define TXQ2_Q_NULLDATAFRAME_GEN_EN_SZ                               1

#define TXQ2_MTX_Q_AIFSN_MSK                                         0x0000000f
#define TXQ2_MTX_Q_AIFSN_I_MSK                                       0xfffffff0
#define TXQ2_MTX_Q_AIFSN_SFT                                         0
#define TXQ2_MTX_Q_AIFSN_HI                                          3
#define TXQ2_MTX_Q_AIFSN_SZ                                          4

#define TXQ2_MTX_Q_ECWMIN_MSK                                        0x00000f00
#define TXQ2_MTX_Q_ECWMIN_I_MSK                                      0xfffff0ff
#define TXQ2_MTX_Q_ECWMIN_SFT                                        8
#define TXQ2_MTX_Q_ECWMIN_HI                                         11
#define TXQ2_MTX_Q_ECWMIN_SZ                                         4

#define TXQ2_MTX_Q_ECWMAX_MSK                                        0x0000f000
#define TXQ2_MTX_Q_ECWMAX_I_MSK                                      0xffff0fff
#define TXQ2_MTX_Q_ECWMAX_SFT                                        12
#define TXQ2_MTX_Q_ECWMAX_HI                                         15
#define TXQ2_MTX_Q_ECWMAX_SZ                                         4

#define TXQ2_MTX_Q_TXOP_LIMIT_MSK                                    0xffff0000
#define TXQ2_MTX_Q_TXOP_LIMIT_I_MSK                                  0x0000ffff
#define TXQ2_MTX_Q_TXOP_LIMIT_SFT                                    16
#define TXQ2_MTX_Q_TXOP_LIMIT_HI                                     31
#define TXQ2_MTX_Q_TXOP_LIMIT_SZ                                     16

#define TXQ2_MTX_Q_BKF_CNT_FIX_MSK                                   0x0000ffff
#define TXQ2_MTX_Q_BKF_CNT_FIX_I_MSK                                 0xffff0000
#define TXQ2_MTX_Q_BKF_CNT_FIX_SFT                                   0
#define TXQ2_MTX_Q_BKF_CNT_FIX_HI                                    15
#define TXQ2_MTX_Q_BKF_CNT_FIX_SZ                                    16

#define TXQ2_RO_FSM_TXQ_MSK                                          0x00000003
#define TXQ2_RO_FSM_TXQ_I_MSK                                        0xfffffffc
#define TXQ2_RO_FSM_TXQ_SFT                                          0
#define TXQ2_RO_FSM_TXQ_HI                                           1
#define TXQ2_RO_FSM_TXQ_SZ                                           2

#define TXQ2_RO_TRY_CNT_MSK                                          0x000000f0
#define TXQ2_RO_TRY_CNT_I_MSK                                        0xffffff0f
#define TXQ2_RO_TRY_CNT_SFT                                          4
#define TXQ2_RO_TRY_CNT_HI                                           7
#define TXQ2_RO_TRY_CNT_SZ                                           4

#define TXQ2_RO_RATESET_IDX_MSK                                      0x00000300
#define TXQ2_RO_RATESET_IDX_I_MSK                                    0xfffffcff
#define TXQ2_RO_RATESET_IDX_SFT                                      8
#define TXQ2_RO_RATESET_IDX_HI                                       9
#define TXQ2_RO_RATESET_IDX_SZ                                       2

#define TXQ2_RO_AIFS_CNT_MSK                                         0x0000f000
#define TXQ2_RO_AIFS_CNT_I_MSK                                       0xffff0fff
#define TXQ2_RO_AIFS_CNT_SFT                                         12
#define TXQ2_RO_AIFS_CNT_HI                                          15
#define TXQ2_RO_AIFS_CNT_SZ                                          4

#define TXQ2_RO_BKF_CNT_MSK                                          0xffff0000
#define TXQ2_RO_BKF_CNT_I_MSK                                        0x0000ffff
#define TXQ2_RO_BKF_CNT_SFT                                          16
#define TXQ2_RO_BKF_CNT_HI                                           31
#define TXQ2_RO_BKF_CNT_SZ                                           16

#define TXQ2_RO_PKTID_MSK                                            0x0000007f
#define TXQ2_RO_PKTID_I_MSK                                          0xffffff80
#define TXQ2_RO_PKTID_SFT                                            0
#define TXQ2_RO_PKTID_HI                                             6
#define TXQ2_RO_PKTID_SZ                                             7

#define TXQ2_RND_BKF_SEED_MSK                                        0x0000ffff
#define TXQ2_RND_BKF_SEED_I_MSK                                      0xffff0000
#define TXQ2_RND_BKF_SEED_SFT                                        0
#define TXQ2_RND_BKF_SEED_HI                                         15
#define TXQ2_RND_BKF_SEED_SZ                                         16

#define TXQ3_MTX_Q_RND_MODE_MSK                                      0x00000007
#define TXQ3_MTX_Q_RND_MODE_I_MSK                                    0xfffffff8
#define TXQ3_MTX_Q_RND_MODE_SFT                                      0
#define TXQ3_MTX_Q_RND_MODE_HI                                       2
#define TXQ3_MTX_Q_RND_MODE_SZ                                       3

#define TXQ3_MTX_Q_MB_NO_RLS_MSK                                     0x00000010
#define TXQ3_MTX_Q_MB_NO_RLS_I_MSK                                   0xffffffef
#define TXQ3_MTX_Q_MB_NO_RLS_SFT                                     4
#define TXQ3_MTX_Q_MB_NO_RLS_HI                                      4
#define TXQ3_MTX_Q_MB_NO_RLS_SZ                                      1

#define TXQ3_Q_RETRYBOOST_EN_MSK                                     0x40000000
#define TXQ3_Q_RETRYBOOST_EN_I_MSK                                   0xbfffffff
#define TXQ3_Q_RETRYBOOST_EN_SFT                                     30
#define TXQ3_Q_RETRYBOOST_EN_HI                                      30
#define TXQ3_Q_RETRYBOOST_EN_SZ                                      1

#define TXQ3_Q_NULLDATAFRAME_GEN_EN_MSK                              0x80000000
#define TXQ3_Q_NULLDATAFRAME_GEN_EN_I_MSK                            0x7fffffff
#define TXQ3_Q_NULLDATAFRAME_GEN_EN_SFT                              31
#define TXQ3_Q_NULLDATAFRAME_GEN_EN_HI                               31
#define TXQ3_Q_NULLDATAFRAME_GEN_EN_SZ                               1

#define TXQ3_MTX_Q_AIFSN_MSK                                         0x0000000f
#define TXQ3_MTX_Q_AIFSN_I_MSK                                       0xfffffff0
#define TXQ3_MTX_Q_AIFSN_SFT                                         0
#define TXQ3_MTX_Q_AIFSN_HI                                          3
#define TXQ3_MTX_Q_AIFSN_SZ                                          4

#define TXQ3_MTX_Q_ECWMIN_MSK                                        0x00000f00
#define TXQ3_MTX_Q_ECWMIN_I_MSK                                      0xfffff0ff
#define TXQ3_MTX_Q_ECWMIN_SFT                                        8
#define TXQ3_MTX_Q_ECWMIN_HI                                         11
#define TXQ3_MTX_Q_ECWMIN_SZ                                         4

#define TXQ3_MTX_Q_ECWMAX_MSK                                        0x0000f000
#define TXQ3_MTX_Q_ECWMAX_I_MSK                                      0xffff0fff
#define TXQ3_MTX_Q_ECWMAX_SFT                                        12
#define TXQ3_MTX_Q_ECWMAX_HI                                         15
#define TXQ3_MTX_Q_ECWMAX_SZ                                         4

#define TXQ3_MTX_Q_TXOP_LIMIT_MSK                                    0xffff0000
#define TXQ3_MTX_Q_TXOP_LIMIT_I_MSK                                  0x0000ffff
#define TXQ3_MTX_Q_TXOP_LIMIT_SFT                                    16
#define TXQ3_MTX_Q_TXOP_LIMIT_HI                                     31
#define TXQ3_MTX_Q_TXOP_LIMIT_SZ                                     16

#define TXQ3_MTX_Q_BKF_CNT_FIX_MSK                                   0x0000ffff
#define TXQ3_MTX_Q_BKF_CNT_FIX_I_MSK                                 0xffff0000
#define TXQ3_MTX_Q_BKF_CNT_FIX_SFT                                   0
#define TXQ3_MTX_Q_BKF_CNT_FIX_HI                                    15
#define TXQ3_MTX_Q_BKF_CNT_FIX_SZ                                    16

#define TXQ3_RO_FSM_TXQ_MSK                                          0x00000003
#define TXQ3_RO_FSM_TXQ_I_MSK                                        0xfffffffc
#define TXQ3_RO_FSM_TXQ_SFT                                          0
#define TXQ3_RO_FSM_TXQ_HI                                           1
#define TXQ3_RO_FSM_TXQ_SZ                                           2

#define TXQ3_RO_TRY_CNT_MSK                                          0x000000f0
#define TXQ3_RO_TRY_CNT_I_MSK                                        0xffffff0f
#define TXQ3_RO_TRY_CNT_SFT                                          4
#define TXQ3_RO_TRY_CNT_HI                                           7
#define TXQ3_RO_TRY_CNT_SZ                                           4

#define TXQ3_RO_RATESET_IDX_MSK                                      0x00000300
#define TXQ3_RO_RATESET_IDX_I_MSK                                    0xfffffcff
#define TXQ3_RO_RATESET_IDX_SFT                                      8
#define TXQ3_RO_RATESET_IDX_HI                                       9
#define TXQ3_RO_RATESET_IDX_SZ                                       2

#define TXQ3_RO_AIFS_CNT_MSK                                         0x0000f000
#define TXQ3_RO_AIFS_CNT_I_MSK                                       0xffff0fff
#define TXQ3_RO_AIFS_CNT_SFT                                         12
#define TXQ3_RO_AIFS_CNT_HI                                          15
#define TXQ3_RO_AIFS_CNT_SZ                                          4

#define TXQ3_RO_BKF_CNT_MSK                                          0xffff0000
#define TXQ3_RO_BKF_CNT_I_MSK                                        0x0000ffff
#define TXQ3_RO_BKF_CNT_SFT                                          16
#define TXQ3_RO_BKF_CNT_HI                                           31
#define TXQ3_RO_BKF_CNT_SZ                                           16

#define TXQ3_RO_PKTID_MSK                                            0x0000007f
#define TXQ3_RO_PKTID_I_MSK                                          0xffffff80
#define TXQ3_RO_PKTID_SFT                                            0
#define TXQ3_RO_PKTID_HI                                             6
#define TXQ3_RO_PKTID_SZ                                             7

#define TXQ3_RND_BKF_SEED_MSK                                        0x0000ffff
#define TXQ3_RND_BKF_SEED_I_MSK                                      0xffff0000
#define TXQ3_RND_BKF_SEED_SFT                                        0
#define TXQ3_RND_BKF_SEED_HI                                         15
#define TXQ3_RND_BKF_SEED_SZ                                         16

#define TXQ4_MTX_Q_RND_MODE_MSK                                      0x00000007
#define TXQ4_MTX_Q_RND_MODE_I_MSK                                    0xfffffff8
#define TXQ4_MTX_Q_RND_MODE_SFT                                      0
#define TXQ4_MTX_Q_RND_MODE_HI                                       2
#define TXQ4_MTX_Q_RND_MODE_SZ                                       3

#define TXQ4_MTX_Q_MB_NO_RLS_MSK                                     0x00000010
#define TXQ4_MTX_Q_MB_NO_RLS_I_MSK                                   0xffffffef
#define TXQ4_MTX_Q_MB_NO_RLS_SFT                                     4
#define TXQ4_MTX_Q_MB_NO_RLS_HI                                      4
#define TXQ4_MTX_Q_MB_NO_RLS_SZ                                      1

#define TXQ4_Q_RETRYBOOST_EN_MSK                                     0x40000000
#define TXQ4_Q_RETRYBOOST_EN_I_MSK                                   0xbfffffff
#define TXQ4_Q_RETRYBOOST_EN_SFT                                     30
#define TXQ4_Q_RETRYBOOST_EN_HI                                      30
#define TXQ4_Q_RETRYBOOST_EN_SZ                                      1

#define TXQ4_Q_NULLDATAFRAME_GEN_EN_MSK                              0x80000000
#define TXQ4_Q_NULLDATAFRAME_GEN_EN_I_MSK                            0x7fffffff
#define TXQ4_Q_NULLDATAFRAME_GEN_EN_SFT                              31
#define TXQ4_Q_NULLDATAFRAME_GEN_EN_HI                               31
#define TXQ4_Q_NULLDATAFRAME_GEN_EN_SZ                               1

#define TXQ4_MTX_Q_AIFSN_MSK                                         0x0000000f
#define TXQ4_MTX_Q_AIFSN_I_MSK                                       0xfffffff0
#define TXQ4_MTX_Q_AIFSN_SFT                                         0
#define TXQ4_MTX_Q_AIFSN_HI                                          3
#define TXQ4_MTX_Q_AIFSN_SZ                                          4

#define TXQ4_MTX_Q_ECWMIN_MSK                                        0x00000f00
#define TXQ4_MTX_Q_ECWMIN_I_MSK                                      0xfffff0ff
#define TXQ4_MTX_Q_ECWMIN_SFT                                        8
#define TXQ4_MTX_Q_ECWMIN_HI                                         11
#define TXQ4_MTX_Q_ECWMIN_SZ                                         4

#define TXQ4_MTX_Q_ECWMAX_MSK                                        0x0000f000
#define TXQ4_MTX_Q_ECWMAX_I_MSK                                      0xffff0fff
#define TXQ4_MTX_Q_ECWMAX_SFT                                        12
#define TXQ4_MTX_Q_ECWMAX_HI                                         15
#define TXQ4_MTX_Q_ECWMAX_SZ                                         4

#define TXQ4_MTX_Q_TXOP_LIMIT_MSK                                    0xffff0000
#define TXQ4_MTX_Q_TXOP_LIMIT_I_MSK                                  0x0000ffff
#define TXQ4_MTX_Q_TXOP_LIMIT_SFT                                    16
#define TXQ4_MTX_Q_TXOP_LIMIT_HI                                     31
#define TXQ4_MTX_Q_TXOP_LIMIT_SZ                                     16

#define TXQ4_MTX_Q_BKF_CNT_FIX_MSK                                   0x0000ffff
#define TXQ4_MTX_Q_BKF_CNT_FIX_I_MSK                                 0xffff0000
#define TXQ4_MTX_Q_BKF_CNT_FIX_SFT                                   0
#define TXQ4_MTX_Q_BKF_CNT_FIX_HI                                    15
#define TXQ4_MTX_Q_BKF_CNT_FIX_SZ                                    16

#define TXQ4_RO_FSM_TXQ_MSK                                          0x00000003
#define TXQ4_RO_FSM_TXQ_I_MSK                                        0xfffffffc
#define TXQ4_RO_FSM_TXQ_SFT                                          0
#define TXQ4_RO_FSM_TXQ_HI                                           1
#define TXQ4_RO_FSM_TXQ_SZ                                           2

#define TXQ4_RO_TRY_CNT_MSK                                          0x000000f0
#define TXQ4_RO_TRY_CNT_I_MSK                                        0xffffff0f
#define TXQ4_RO_TRY_CNT_SFT                                          4
#define TXQ4_RO_TRY_CNT_HI                                           7
#define TXQ4_RO_TRY_CNT_SZ                                           4

#define TXQ4_RO_RATESET_IDX_MSK                                      0x00000300
#define TXQ4_RO_RATESET_IDX_I_MSK                                    0xfffffcff
#define TXQ4_RO_RATESET_IDX_SFT                                      8
#define TXQ4_RO_RATESET_IDX_HI                                       9
#define TXQ4_RO_RATESET_IDX_SZ                                       2

#define TXQ4_RO_AIFS_CNT_MSK                                         0x0000f000
#define TXQ4_RO_AIFS_CNT_I_MSK                                       0xffff0fff
#define TXQ4_RO_AIFS_CNT_SFT                                         12
#define TXQ4_RO_AIFS_CNT_HI                                          15
#define TXQ4_RO_AIFS_CNT_SZ                                          4

#define TXQ4_RO_BKF_CNT_MSK                                          0xffff0000
#define TXQ4_RO_BKF_CNT_I_MSK                                        0x0000ffff
#define TXQ4_RO_BKF_CNT_SFT                                          16
#define TXQ4_RO_BKF_CNT_HI                                           31
#define TXQ4_RO_BKF_CNT_SZ                                           16

#define TXQ4_RO_PKTID_MSK                                            0x0000007f
#define TXQ4_RO_PKTID_I_MSK                                          0xffffff80
#define TXQ4_RO_PKTID_SFT                                            0
#define TXQ4_RO_PKTID_HI                                             6
#define TXQ4_RO_PKTID_SZ                                             7

#define TXQ4_RND_BKF_SEED_MSK                                        0x0000ffff
#define TXQ4_RND_BKF_SEED_I_MSK                                      0xffff0000
#define TXQ4_RND_BKF_SEED_SFT                                        0
#define TXQ4_RND_BKF_SEED_HI                                         15
#define TXQ4_RND_BKF_SEED_SZ                                         16

#define TXQ5_MTX_Q_RND_MODE_MSK                                      0x00000007
#define TXQ5_MTX_Q_RND_MODE_I_MSK                                    0xfffffff8
#define TXQ5_MTX_Q_RND_MODE_SFT                                      0
#define TXQ5_MTX_Q_RND_MODE_HI                                       2
#define TXQ5_MTX_Q_RND_MODE_SZ                                       3

#define TXQ5_MTX_Q_MB_NO_RLS_MSK                                     0x00000010
#define TXQ5_MTX_Q_MB_NO_RLS_I_MSK                                   0xffffffef
#define TXQ5_MTX_Q_MB_NO_RLS_SFT                                     4
#define TXQ5_MTX_Q_MB_NO_RLS_HI                                      4
#define TXQ5_MTX_Q_MB_NO_RLS_SZ                                      1

#define TXQ5_Q_RETRYBOOST_EN_MSK                                     0x40000000
#define TXQ5_Q_RETRYBOOST_EN_I_MSK                                   0xbfffffff
#define TXQ5_Q_RETRYBOOST_EN_SFT                                     30
#define TXQ5_Q_RETRYBOOST_EN_HI                                      30
#define TXQ5_Q_RETRYBOOST_EN_SZ                                      1

#define TXQ5_Q_NULLDATAFRAME_GEN_EN_MSK                              0x80000000
#define TXQ5_Q_NULLDATAFRAME_GEN_EN_I_MSK                            0x7fffffff
#define TXQ5_Q_NULLDATAFRAME_GEN_EN_SFT                              31
#define TXQ5_Q_NULLDATAFRAME_GEN_EN_HI                               31
#define TXQ5_Q_NULLDATAFRAME_GEN_EN_SZ                               1

#define TXQ5_MTX_Q_AIFSN_MSK                                         0x0000000f
#define TXQ5_MTX_Q_AIFSN_I_MSK                                       0xfffffff0
#define TXQ5_MTX_Q_AIFSN_SFT                                         0
#define TXQ5_MTX_Q_AIFSN_HI                                          3
#define TXQ5_MTX_Q_AIFSN_SZ                                          4

#define TXQ5_MTX_Q_ECWMIN_MSK                                        0x00000f00
#define TXQ5_MTX_Q_ECWMIN_I_MSK                                      0xfffff0ff
#define TXQ5_MTX_Q_ECWMIN_SFT                                        8
#define TXQ5_MTX_Q_ECWMIN_HI                                         11
#define TXQ5_MTX_Q_ECWMIN_SZ                                         4

#define TXQ5_MTX_Q_ECWMAX_MSK                                        0x0000f000
#define TXQ5_MTX_Q_ECWMAX_I_MSK                                      0xffff0fff
#define TXQ5_MTX_Q_ECWMAX_SFT                                        12
#define TXQ5_MTX_Q_ECWMAX_HI                                         15
#define TXQ5_MTX_Q_ECWMAX_SZ                                         4

#define TXQ5_MTX_Q_TXOP_LIMIT_MSK                                    0xffff0000
#define TXQ5_MTX_Q_TXOP_LIMIT_I_MSK                                  0x0000ffff
#define TXQ5_MTX_Q_TXOP_LIMIT_SFT                                    16
#define TXQ5_MTX_Q_TXOP_LIMIT_HI                                     31
#define TXQ5_MTX_Q_TXOP_LIMIT_SZ                                     16

#define TXQ5_MTX_Q_BKF_CNT_FIX_MSK                                   0x0000ffff
#define TXQ5_MTX_Q_BKF_CNT_FIX_I_MSK                                 0xffff0000
#define TXQ5_MTX_Q_BKF_CNT_FIX_SFT                                   0
#define TXQ5_MTX_Q_BKF_CNT_FIX_HI                                    15
#define TXQ5_MTX_Q_BKF_CNT_FIX_SZ                                    16

#define TXQ5_RO_FSM_TXQ_MSK                                          0x00000003
#define TXQ5_RO_FSM_TXQ_I_MSK                                        0xfffffffc
#define TXQ5_RO_FSM_TXQ_SFT                                          0
#define TXQ5_RO_FSM_TXQ_HI                                           1
#define TXQ5_RO_FSM_TXQ_SZ                                           2

#define TXQ5_RO_TRY_CNT_MSK                                          0x000000f0
#define TXQ5_RO_TRY_CNT_I_MSK                                        0xffffff0f
#define TXQ5_RO_TRY_CNT_SFT                                          4
#define TXQ5_RO_TRY_CNT_HI                                           7
#define TXQ5_RO_TRY_CNT_SZ                                           4

#define TXQ5_RO_RATESET_IDX_MSK                                      0x00000300
#define TXQ5_RO_RATESET_IDX_I_MSK                                    0xfffffcff
#define TXQ5_RO_RATESET_IDX_SFT                                      8
#define TXQ5_RO_RATESET_IDX_HI                                       9
#define TXQ5_RO_RATESET_IDX_SZ                                       2

#define TXQ5_RO_AIFS_CNT_MSK                                         0x0000f000
#define TXQ5_RO_AIFS_CNT_I_MSK                                       0xffff0fff
#define TXQ5_RO_AIFS_CNT_SFT                                         12
#define TXQ5_RO_AIFS_CNT_HI                                          15
#define TXQ5_RO_AIFS_CNT_SZ                                          4

#define TXQ5_RO_BKF_CNT_MSK                                          0xffff0000
#define TXQ5_RO_BKF_CNT_I_MSK                                        0x0000ffff
#define TXQ5_RO_BKF_CNT_SFT                                          16
#define TXQ5_RO_BKF_CNT_HI                                           31
#define TXQ5_RO_BKF_CNT_SZ                                           16

#define TXQ5_RO_PKTID_MSK                                            0x0000007f
#define TXQ5_RO_PKTID_I_MSK                                          0xffffff80
#define TXQ5_RO_PKTID_SFT                                            0
#define TXQ5_RO_PKTID_HI                                             6
#define TXQ5_RO_PKTID_SZ                                             7

#define TXQ5_RND_BKF_SEED_MSK                                        0x0000ffff
#define TXQ5_RND_BKF_SEED_I_MSK                                      0xffff0000
#define TXQ5_RND_BKF_SEED_SFT                                        0
#define TXQ5_RND_BKF_SEED_HI                                         15
#define TXQ5_RND_BKF_SEED_SZ                                         16

#define MTX_RESPFRM_RATE_EXCEPTION_MSK                               0x0000ffff
#define MTX_RESPFRM_RATE_EXCEPTION_I_MSK                             0xffff0000
#define MTX_RESPFRM_RATE_EXCEPTION_SFT                               0
#define MTX_RESPFRM_RATE_EXCEPTION_HI                                15
#define MTX_RESPFRM_RATE_EXCEPTION_SZ                                16

#define MTX_RESPFRM_RATE_00_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_00_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_00_SFT                                      0
#define MTX_RESPFRM_RATE_00_HI                                       15
#define MTX_RESPFRM_RATE_00_SZ                                       16

#define MTX_RESPFRM_RATE_01_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_01_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_01_SFT                                      0
#define MTX_RESPFRM_RATE_01_HI                                       15
#define MTX_RESPFRM_RATE_01_SZ                                       16

#define MTX_RESPFRM_RATE_02_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_02_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_02_SFT                                      0
#define MTX_RESPFRM_RATE_02_HI                                       15
#define MTX_RESPFRM_RATE_02_SZ                                       16

#define MTX_RESPFRM_RATE_03_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_03_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_03_SFT                                      0
#define MTX_RESPFRM_RATE_03_HI                                       15
#define MTX_RESPFRM_RATE_03_SZ                                       16

#define MTX_RESPFRM_RATE_11_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_11_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_11_SFT                                      0
#define MTX_RESPFRM_RATE_11_HI                                       15
#define MTX_RESPFRM_RATE_11_SZ                                       16

#define MTX_RESPFRM_RATE_12_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_12_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_12_SFT                                      0
#define MTX_RESPFRM_RATE_12_HI                                       15
#define MTX_RESPFRM_RATE_12_SZ                                       16

#define MTX_RESPFRM_RATE_13_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_13_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_13_SFT                                      0
#define MTX_RESPFRM_RATE_13_HI                                       15
#define MTX_RESPFRM_RATE_13_SZ                                       16

#define MTX_RESPFRM_RATE_80_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_80_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_80_SFT                                      0
#define MTX_RESPFRM_RATE_80_HI                                       15
#define MTX_RESPFRM_RATE_80_SZ                                       16

#define MTX_RESPFRM_RATE_81_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_81_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_81_SFT                                      0
#define MTX_RESPFRM_RATE_81_HI                                       15
#define MTX_RESPFRM_RATE_81_SZ                                       16

#define MTX_RESPFRM_RATE_82_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_82_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_82_SFT                                      0
#define MTX_RESPFRM_RATE_82_HI                                       15
#define MTX_RESPFRM_RATE_82_SZ                                       16

#define MTX_RESPFRM_RATE_83_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_83_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_83_SFT                                      0
#define MTX_RESPFRM_RATE_83_HI                                       15
#define MTX_RESPFRM_RATE_83_SZ                                       16

#define MTX_RESPFRM_RATE_84_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_84_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_84_SFT                                      0
#define MTX_RESPFRM_RATE_84_HI                                       15
#define MTX_RESPFRM_RATE_84_SZ                                       16

#define MTX_RESPFRM_RATE_85_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_85_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_85_SFT                                      0
#define MTX_RESPFRM_RATE_85_HI                                       15
#define MTX_RESPFRM_RATE_85_SZ                                       16

#define MTX_RESPFRM_RATE_86_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_86_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_86_SFT                                      0
#define MTX_RESPFRM_RATE_86_HI                                       15
#define MTX_RESPFRM_RATE_86_SZ                                       16

#define MTX_RESPFRM_RATE_87_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_87_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_87_SFT                                      0
#define MTX_RESPFRM_RATE_87_HI                                       15
#define MTX_RESPFRM_RATE_87_SZ                                       16

#define MTX_RESPFRM_RATE_C0_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_C0_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_C0_SFT                                      0
#define MTX_RESPFRM_RATE_C0_HI                                       15
#define MTX_RESPFRM_RATE_C0_SZ                                       16

#define MTX_RESPFRM_RATE_C1_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_C1_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_C1_SFT                                      0
#define MTX_RESPFRM_RATE_C1_HI                                       15
#define MTX_RESPFRM_RATE_C1_SZ                                       16

#define MTX_RESPFRM_RATE_C2_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_C2_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_C2_SFT                                      0
#define MTX_RESPFRM_RATE_C2_HI                                       15
#define MTX_RESPFRM_RATE_C2_SZ                                       16

#define MTX_RESPFRM_RATE_C3_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_C3_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_C3_SFT                                      0
#define MTX_RESPFRM_RATE_C3_HI                                       15
#define MTX_RESPFRM_RATE_C3_SZ                                       16

#define MTX_RESPFRM_RATE_C4_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_C4_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_C4_SFT                                      0
#define MTX_RESPFRM_RATE_C4_HI                                       15
#define MTX_RESPFRM_RATE_C4_SZ                                       16

#define MTX_RESPFRM_RATE_C5_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_C5_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_C5_SFT                                      0
#define MTX_RESPFRM_RATE_C5_HI                                       15
#define MTX_RESPFRM_RATE_C5_SZ                                       16

#define MTX_RESPFRM_RATE_C6_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_C6_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_C6_SFT                                      0
#define MTX_RESPFRM_RATE_C6_HI                                       15
#define MTX_RESPFRM_RATE_C6_SZ                                       16

#define MTX_RESPFRM_RATE_C7_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_C7_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_C7_SFT                                      0
#define MTX_RESPFRM_RATE_C7_HI                                       15
#define MTX_RESPFRM_RATE_C7_SZ                                       16

#define MTX_RESPFRM_RATE_D0_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_D0_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_D0_SFT                                      0
#define MTX_RESPFRM_RATE_D0_HI                                       15
#define MTX_RESPFRM_RATE_D0_SZ                                       16

#define MTX_RESPFRM_RATE_D1_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_D1_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_D1_SFT                                      0
#define MTX_RESPFRM_RATE_D1_HI                                       15
#define MTX_RESPFRM_RATE_D1_SZ                                       16

#define MTX_RESPFRM_RATE_D2_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_D2_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_D2_SFT                                      0
#define MTX_RESPFRM_RATE_D2_HI                                       15
#define MTX_RESPFRM_RATE_D2_SZ                                       16

#define MTX_RESPFRM_RATE_D3_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_D3_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_D3_SFT                                      0
#define MTX_RESPFRM_RATE_D3_HI                                       15
#define MTX_RESPFRM_RATE_D3_SZ                                       16

#define MTX_RESPFRM_RATE_D4_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_D4_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_D4_SFT                                      0
#define MTX_RESPFRM_RATE_D4_HI                                       15
#define MTX_RESPFRM_RATE_D4_SZ                                       16

#define MTX_RESPFRM_RATE_D5_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_D5_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_D5_SFT                                      0
#define MTX_RESPFRM_RATE_D5_HI                                       15
#define MTX_RESPFRM_RATE_D5_SZ                                       16

#define MTX_RESPFRM_RATE_D6_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_D6_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_D6_SFT                                      0
#define MTX_RESPFRM_RATE_D6_HI                                       15
#define MTX_RESPFRM_RATE_D6_SZ                                       16

#define MTX_RESPFRM_RATE_D7_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_D7_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_D7_SFT                                      0
#define MTX_RESPFRM_RATE_D7_HI                                       15
#define MTX_RESPFRM_RATE_D7_SZ                                       16

#define MTX_RESPFRM_RATE_F0_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_F0_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_F0_SFT                                      0
#define MTX_RESPFRM_RATE_F0_HI                                       15
#define MTX_RESPFRM_RATE_F0_SZ                                       16

#define MTX_RESPFRM_RATE_F1_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_F1_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_F1_SFT                                      0
#define MTX_RESPFRM_RATE_F1_HI                                       15
#define MTX_RESPFRM_RATE_F1_SZ                                       16

#define MTX_RESPFRM_RATE_F2_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_F2_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_F2_SFT                                      0
#define MTX_RESPFRM_RATE_F2_HI                                       15
#define MTX_RESPFRM_RATE_F2_SZ                                       16

#define MTX_RESPFRM_RATE_F3_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_F3_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_F3_SFT                                      0
#define MTX_RESPFRM_RATE_F3_HI                                       15
#define MTX_RESPFRM_RATE_F3_SZ                                       16

#define MTX_RESPFRM_RATE_F4_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_F4_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_F4_SFT                                      0
#define MTX_RESPFRM_RATE_F4_HI                                       15
#define MTX_RESPFRM_RATE_F4_SZ                                       16

#define MTX_RESPFRM_RATE_F5_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_F5_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_F5_SFT                                      0
#define MTX_RESPFRM_RATE_F5_HI                                       15
#define MTX_RESPFRM_RATE_F5_SZ                                       16

#define MTX_RESPFRM_RATE_F6_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_F6_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_F6_SFT                                      0
#define MTX_RESPFRM_RATE_F6_HI                                       15
#define MTX_RESPFRM_RATE_F6_SZ                                       16

#define MTX_RESPFRM_RATE_F7_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_F7_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_F7_SFT                                      0
#define MTX_RESPFRM_RATE_F7_HI                                       15
#define MTX_RESPFRM_RATE_F7_SZ                                       16

#define MTX_RESPFRM_INFO_EXCEPTION_MSK                               0x001fffff
#define MTX_RESPFRM_INFO_EXCEPTION_I_MSK                             0xffe00000
#define MTX_RESPFRM_INFO_EXCEPTION_SFT                               0
#define MTX_RESPFRM_INFO_EXCEPTION_HI                                20
#define MTX_RESPFRM_INFO_EXCEPTION_SZ                                21

#define MTX_RESPFRM_INFO_00_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_00_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_00_SFT                                      0
#define MTX_RESPFRM_INFO_00_HI                                       20
#define MTX_RESPFRM_INFO_00_SZ                                       21

#define MTX_RESPFRM_INFO_01_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_01_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_01_SFT                                      0
#define MTX_RESPFRM_INFO_01_HI                                       20
#define MTX_RESPFRM_INFO_01_SZ                                       21

#define MTX_RESPFRM_INFO_02_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_02_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_02_SFT                                      0
#define MTX_RESPFRM_INFO_02_HI                                       20
#define MTX_RESPFRM_INFO_02_SZ                                       21

#define MTX_RESPFRM_INFO_03_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_03_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_03_SFT                                      0
#define MTX_RESPFRM_INFO_03_HI                                       20
#define MTX_RESPFRM_INFO_03_SZ                                       21

#define MTX_RESPFRM_INFO_11_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_11_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_11_SFT                                      0
#define MTX_RESPFRM_INFO_11_HI                                       20
#define MTX_RESPFRM_INFO_11_SZ                                       21

#define MTX_RESPFRM_INFO_12_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_12_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_12_SFT                                      0
#define MTX_RESPFRM_INFO_12_HI                                       20
#define MTX_RESPFRM_INFO_12_SZ                                       21

#define MTX_RESPFRM_INFO_13_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_13_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_13_SFT                                      0
#define MTX_RESPFRM_INFO_13_HI                                       20
#define MTX_RESPFRM_INFO_13_SZ                                       21

#define MTX_RESPFRM_INFO_90_B0_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_90_B0_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_90_B0_SFT                                   0
#define MTX_RESPFRM_INFO_90_B0_HI                                    20
#define MTX_RESPFRM_INFO_90_B0_SZ                                    21

#define MTX_RESPFRM_INFO_91_B1_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_91_B1_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_91_B1_SFT                                   0
#define MTX_RESPFRM_INFO_91_B1_HI                                    20
#define MTX_RESPFRM_INFO_91_B1_SZ                                    21

#define MTX_RESPFRM_INFO_92_B2_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_92_B2_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_92_B2_SFT                                   0
#define MTX_RESPFRM_INFO_92_B2_HI                                    20
#define MTX_RESPFRM_INFO_92_B2_SZ                                    21

#define MTX_RESPFRM_INFO_93_B3_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_93_B3_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_93_B3_SFT                                   0
#define MTX_RESPFRM_INFO_93_B3_HI                                    20
#define MTX_RESPFRM_INFO_93_B3_SZ                                    21

#define MTX_RESPFRM_INFO_94_B4_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_94_B4_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_94_B4_SFT                                   0
#define MTX_RESPFRM_INFO_94_B4_HI                                    20
#define MTX_RESPFRM_INFO_94_B4_SZ                                    21

#define MTX_RESPFRM_INFO_95_B5_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_95_B5_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_95_B5_SFT                                   0
#define MTX_RESPFRM_INFO_95_B5_HI                                    20
#define MTX_RESPFRM_INFO_95_B5_SZ                                    21

#define MTX_RESPFRM_INFO_96_B6_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_96_B6_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_96_B6_SFT                                   0
#define MTX_RESPFRM_INFO_96_B6_HI                                    20
#define MTX_RESPFRM_INFO_96_B6_SZ                                    21

#define MTX_RESPFRM_INFO_97_B7_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_97_B7_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_97_B7_SFT                                   0
#define MTX_RESPFRM_INFO_97_B7_HI                                    20
#define MTX_RESPFRM_INFO_97_B7_SZ                                    21

#define MTX_RESPFRM_INFO_C0_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_C0_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_C0_SFT                                      0
#define MTX_RESPFRM_INFO_C0_HI                                       20
#define MTX_RESPFRM_INFO_C0_SZ                                       21

#define MTX_RESPFRM_INFO_C1_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_C1_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_C1_SFT                                      0
#define MTX_RESPFRM_INFO_C1_HI                                       20
#define MTX_RESPFRM_INFO_C1_SZ                                       21

#define MTX_RESPFRM_INFO_C2_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_C2_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_C2_SFT                                      0
#define MTX_RESPFRM_INFO_C2_HI                                       20
#define MTX_RESPFRM_INFO_C2_SZ                                       21

#define MTX_RESPFRM_INFO_C3_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_C3_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_C3_SFT                                      0
#define MTX_RESPFRM_INFO_C3_HI                                       20
#define MTX_RESPFRM_INFO_C3_SZ                                       21

#define MTX_RESPFRM_INFO_C4_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_C4_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_C4_SFT                                      0
#define MTX_RESPFRM_INFO_C4_HI                                       20
#define MTX_RESPFRM_INFO_C4_SZ                                       21

#define MTX_RESPFRM_INFO_C5_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_C5_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_C5_SFT                                      0
#define MTX_RESPFRM_INFO_C5_HI                                       20
#define MTX_RESPFRM_INFO_C5_SZ                                       21

#define MTX_RESPFRM_INFO_C6_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_C6_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_C6_SFT                                      0
#define MTX_RESPFRM_INFO_C6_HI                                       20
#define MTX_RESPFRM_INFO_C6_SZ                                       21

#define MTX_RESPFRM_INFO_C7_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_C7_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_C7_SFT                                      0
#define MTX_RESPFRM_INFO_C7_HI                                       20
#define MTX_RESPFRM_INFO_C7_SZ                                       21

#define MTX_RESPFRM_INFO_D0_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_D0_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_D0_SFT                                      0
#define MTX_RESPFRM_INFO_D0_HI                                       20
#define MTX_RESPFRM_INFO_D0_SZ                                       21

#define MTX_RESPFRM_INFO_D1_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_D1_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_D1_SFT                                      0
#define MTX_RESPFRM_INFO_D1_HI                                       20
#define MTX_RESPFRM_INFO_D1_SZ                                       21

#define MTX_RESPFRM_INFO_D2_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_D2_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_D2_SFT                                      0
#define MTX_RESPFRM_INFO_D2_HI                                       20
#define MTX_RESPFRM_INFO_D2_SZ                                       21

#define MTX_RESPFRM_INFO_D3_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_D3_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_D3_SFT                                      0
#define MTX_RESPFRM_INFO_D3_HI                                       20
#define MTX_RESPFRM_INFO_D3_SZ                                       21

#define MTX_RESPFRM_INFO_D4_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_D4_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_D4_SFT                                      0
#define MTX_RESPFRM_INFO_D4_HI                                       20
#define MTX_RESPFRM_INFO_D4_SZ                                       21

#define MTX_RESPFRM_INFO_D5_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_D5_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_D5_SFT                                      0
#define MTX_RESPFRM_INFO_D5_HI                                       20
#define MTX_RESPFRM_INFO_D5_SZ                                       21

#define MTX_RESPFRM_INFO_D6_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_D6_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_D6_SFT                                      0
#define MTX_RESPFRM_INFO_D6_HI                                       20
#define MTX_RESPFRM_INFO_D6_SZ                                       21

#define MTX_RESPFRM_INFO_D7_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_D7_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_D7_SFT                                      0
#define MTX_RESPFRM_INFO_D7_HI                                       20
#define MTX_RESPFRM_INFO_D7_SZ                                       21

#define MTX_RESPFRM_INFO_F0_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_F0_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_F0_SFT                                      0
#define MTX_RESPFRM_INFO_F0_HI                                       20
#define MTX_RESPFRM_INFO_F0_SZ                                       21

#define MTX_RESPFRM_INFO_F1_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_F1_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_F1_SFT                                      0
#define MTX_RESPFRM_INFO_F1_HI                                       20
#define MTX_RESPFRM_INFO_F1_SZ                                       21

#define MTX_RESPFRM_INFO_F2_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_F2_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_F2_SFT                                      0
#define MTX_RESPFRM_INFO_F2_HI                                       20
#define MTX_RESPFRM_INFO_F2_SZ                                       21

#define MTX_RESPFRM_INFO_F3_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_F3_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_F3_SFT                                      0
#define MTX_RESPFRM_INFO_F3_HI                                       20
#define MTX_RESPFRM_INFO_F3_SZ                                       21

#define MTX_RESPFRM_INFO_F4_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_F4_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_F4_SFT                                      0
#define MTX_RESPFRM_INFO_F4_HI                                       20
#define MTX_RESPFRM_INFO_F4_SZ                                       21

#define MTX_RESPFRM_INFO_F5_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_F5_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_F5_SFT                                      0
#define MTX_RESPFRM_INFO_F5_HI                                       20
#define MTX_RESPFRM_INFO_F5_SZ                                       21

#define MTX_RESPFRM_INFO_F6_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_F6_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_F6_SFT                                      0
#define MTX_RESPFRM_INFO_F6_HI                                       20
#define MTX_RESPFRM_INFO_F6_SZ                                       21

#define MTX_RESPFRM_INFO_F7_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_F7_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_F7_SFT                                      0
#define MTX_RESPFRM_INFO_F7_HI                                       20
#define MTX_RESPFRM_INFO_F7_SZ                                       21

#define MTX_RESPFRM_RATE_C8_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_C8_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_C8_SFT                                      0
#define MTX_RESPFRM_RATE_C8_HI                                       15
#define MTX_RESPFRM_RATE_C8_SZ                                       16

#define MTX_RESPFRM_RATE_C9_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_C9_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_C9_SFT                                      0
#define MTX_RESPFRM_RATE_C9_HI                                       15
#define MTX_RESPFRM_RATE_C9_SZ                                       16

#define MTX_RESPFRM_RATE_CA_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_CA_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_CA_SFT                                      0
#define MTX_RESPFRM_RATE_CA_HI                                       15
#define MTX_RESPFRM_RATE_CA_SZ                                       16

#define MTX_RESPFRM_RATE_CB_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_CB_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_CB_SFT                                      0
#define MTX_RESPFRM_RATE_CB_HI                                       15
#define MTX_RESPFRM_RATE_CB_SZ                                       16

#define MTX_RESPFRM_RATE_CC_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_CC_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_CC_SFT                                      0
#define MTX_RESPFRM_RATE_CC_HI                                       15
#define MTX_RESPFRM_RATE_CC_SZ                                       16

#define MTX_RESPFRM_RATE_CD_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_CD_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_CD_SFT                                      0
#define MTX_RESPFRM_RATE_CD_HI                                       15
#define MTX_RESPFRM_RATE_CD_SZ                                       16

#define MTX_RESPFRM_RATE_CE_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_CE_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_CE_SFT                                      0
#define MTX_RESPFRM_RATE_CE_HI                                       15
#define MTX_RESPFRM_RATE_CE_SZ                                       16

#define MTX_RESPFRM_RATE_CF_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_CF_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_CF_SFT                                      0
#define MTX_RESPFRM_RATE_CF_HI                                       15
#define MTX_RESPFRM_RATE_CF_SZ                                       16

#define MTX_RESPFRM_RATE_E0_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_E0_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_E0_SFT                                      0
#define MTX_RESPFRM_RATE_E0_HI                                       15
#define MTX_RESPFRM_RATE_E0_SZ                                       16

#define MTX_RESPFRM_RATE_E1_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_E1_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_E1_SFT                                      0
#define MTX_RESPFRM_RATE_E1_HI                                       15
#define MTX_RESPFRM_RATE_E1_SZ                                       16

#define MTX_RESPFRM_RATE_E2_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_E2_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_E2_SFT                                      0
#define MTX_RESPFRM_RATE_E2_HI                                       15
#define MTX_RESPFRM_RATE_E2_SZ                                       16

#define MTX_RESPFRM_RATE_E3_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_E3_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_E3_SFT                                      0
#define MTX_RESPFRM_RATE_E3_HI                                       15
#define MTX_RESPFRM_RATE_E3_SZ                                       16

#define MTX_RESPFRM_RATE_E4_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_E4_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_E4_SFT                                      0
#define MTX_RESPFRM_RATE_E4_HI                                       15
#define MTX_RESPFRM_RATE_E4_SZ                                       16

#define MTX_RESPFRM_RATE_E5_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_E5_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_E5_SFT                                      0
#define MTX_RESPFRM_RATE_E5_HI                                       15
#define MTX_RESPFRM_RATE_E5_SZ                                       16

#define MTX_RESPFRM_RATE_E6_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_E6_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_E6_SFT                                      0
#define MTX_RESPFRM_RATE_E6_HI                                       15
#define MTX_RESPFRM_RATE_E6_SZ                                       16

#define MTX_RESPFRM_RATE_E7_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_E7_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_E7_SFT                                      0
#define MTX_RESPFRM_RATE_E7_HI                                       15
#define MTX_RESPFRM_RATE_E7_SZ                                       16

#define MTX_RESPFRM_RATE_E8_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_E8_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_E8_SFT                                      0
#define MTX_RESPFRM_RATE_E8_HI                                       15
#define MTX_RESPFRM_RATE_E8_SZ                                       16

#define MTX_RESPFRM_RATE_E9_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_E9_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_E9_SFT                                      0
#define MTX_RESPFRM_RATE_E9_HI                                       15
#define MTX_RESPFRM_RATE_E9_SZ                                       16

#define MTX_RESPFRM_RATE_EA_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_EA_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_EA_SFT                                      0
#define MTX_RESPFRM_RATE_EA_HI                                       15
#define MTX_RESPFRM_RATE_EA_SZ                                       16

#define MTX_RESPFRM_RATE_EB_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_EB_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_EB_SFT                                      0
#define MTX_RESPFRM_RATE_EB_HI                                       15
#define MTX_RESPFRM_RATE_EB_SZ                                       16

#define MTX_RESPFRM_RATE_EC_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_EC_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_EC_SFT                                      0
#define MTX_RESPFRM_RATE_EC_HI                                       15
#define MTX_RESPFRM_RATE_EC_SZ                                       16

#define MTX_RESPFRM_RATE_ED_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_ED_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_ED_SFT                                      0
#define MTX_RESPFRM_RATE_ED_HI                                       15
#define MTX_RESPFRM_RATE_ED_SZ                                       16

#define MTX_RESPFRM_RATE_EE_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_EE_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_EE_SFT                                      0
#define MTX_RESPFRM_RATE_EE_HI                                       15
#define MTX_RESPFRM_RATE_EE_SZ                                       16

#define MTX_RESPFRM_RATE_EF_MSK                                      0x0000ffff
#define MTX_RESPFRM_RATE_EF_I_MSK                                    0xffff0000
#define MTX_RESPFRM_RATE_EF_SFT                                      0
#define MTX_RESPFRM_RATE_EF_HI                                       15
#define MTX_RESPFRM_RATE_EF_SZ                                       16

#define MTX_RESPFRM_INFO_10_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_10_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_10_SFT                                      0
#define MTX_RESPFRM_INFO_10_HI                                       20
#define MTX_RESPFRM_INFO_10_SZ                                       21

#define MTX_RESPFRM_INFO_20_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_20_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_20_SFT                                      0
#define MTX_RESPFRM_INFO_20_HI                                       20
#define MTX_RESPFRM_INFO_20_SZ                                       21

#define MTX_RESPFRM_INFO_21_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_21_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_21_SFT                                      0
#define MTX_RESPFRM_INFO_21_HI                                       20
#define MTX_RESPFRM_INFO_21_SZ                                       21

#define MTX_RESPFRM_INFO_22_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_22_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_22_SFT                                      0
#define MTX_RESPFRM_INFO_22_HI                                       20
#define MTX_RESPFRM_INFO_22_SZ                                       21

#define MTX_RESPFRM_INFO_23_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_23_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_23_SFT                                      0
#define MTX_RESPFRM_INFO_23_HI                                       20
#define MTX_RESPFRM_INFO_23_SZ                                       21

#define MTX_RESPFRM_INFO_30_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_30_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_30_SFT                                      0
#define MTX_RESPFRM_INFO_30_HI                                       20
#define MTX_RESPFRM_INFO_30_SZ                                       21

#define MTX_RESPFRM_INFO_31_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_31_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_31_SFT                                      0
#define MTX_RESPFRM_INFO_31_HI                                       20
#define MTX_RESPFRM_INFO_31_SZ                                       21

#define MTX_RESPFRM_INFO_32_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_32_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_32_SFT                                      0
#define MTX_RESPFRM_INFO_32_HI                                       20
#define MTX_RESPFRM_INFO_32_SZ                                       21

#define MTX_RESPFRM_INFO_33_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_33_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_33_SFT                                      0
#define MTX_RESPFRM_INFO_33_HI                                       20
#define MTX_RESPFRM_INFO_33_SZ                                       21

#define MTX_RESPFRM_INFO_80_A0_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_80_A0_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_80_A0_SFT                                   0
#define MTX_RESPFRM_INFO_80_A0_HI                                    20
#define MTX_RESPFRM_INFO_80_A0_SZ                                    21

#define MTX_RESPFRM_INFO_81_A1_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_81_A1_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_81_A1_SFT                                   0
#define MTX_RESPFRM_INFO_81_A1_HI                                    20
#define MTX_RESPFRM_INFO_81_A1_SZ                                    21

#define MTX_RESPFRM_INFO_82_A2_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_82_A2_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_82_A2_SFT                                   0
#define MTX_RESPFRM_INFO_82_A2_HI                                    20
#define MTX_RESPFRM_INFO_82_A2_SZ                                    21

#define MTX_RESPFRM_INFO_83_A3_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_83_A3_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_83_A3_SFT                                   0
#define MTX_RESPFRM_INFO_83_A3_HI                                    20
#define MTX_RESPFRM_INFO_83_A3_SZ                                    21

#define MTX_RESPFRM_INFO_84_A4_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_84_A4_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_84_A4_SFT                                   0
#define MTX_RESPFRM_INFO_84_A4_HI                                    20
#define MTX_RESPFRM_INFO_84_A4_SZ                                    21

#define MTX_RESPFRM_INFO_85_A5_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_85_A5_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_85_A5_SFT                                   0
#define MTX_RESPFRM_INFO_85_A5_HI                                    20
#define MTX_RESPFRM_INFO_85_A5_SZ                                    21

#define MTX_RESPFRM_INFO_86_A6_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_86_A6_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_86_A6_SFT                                   0
#define MTX_RESPFRM_INFO_86_A6_HI                                    20
#define MTX_RESPFRM_INFO_86_A6_SZ                                    21

#define MTX_RESPFRM_INFO_87_A7_MSK                                   0x001fffff
#define MTX_RESPFRM_INFO_87_A7_I_MSK                                 0xffe00000
#define MTX_RESPFRM_INFO_87_A7_SFT                                   0
#define MTX_RESPFRM_INFO_87_A7_HI                                    20
#define MTX_RESPFRM_INFO_87_A7_SZ                                    21

#define MTX_RESPFRM_INFO_C8_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_C8_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_C8_SFT                                      0
#define MTX_RESPFRM_INFO_C8_HI                                       20
#define MTX_RESPFRM_INFO_C8_SZ                                       21

#define MTX_RESPFRM_INFO_C9_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_C9_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_C9_SFT                                      0
#define MTX_RESPFRM_INFO_C9_HI                                       20
#define MTX_RESPFRM_INFO_C9_SZ                                       21

#define MTX_RESPFRM_INFO_CA_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_CA_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_CA_SFT                                      0
#define MTX_RESPFRM_INFO_CA_HI                                       20
#define MTX_RESPFRM_INFO_CA_SZ                                       21

#define MTX_RESPFRM_INFO_CB_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_CB_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_CB_SFT                                      0
#define MTX_RESPFRM_INFO_CB_HI                                       20
#define MTX_RESPFRM_INFO_CB_SZ                                       21

#define MTX_RESPFRM_INFO_CC_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_CC_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_CC_SFT                                      0
#define MTX_RESPFRM_INFO_CC_HI                                       20
#define MTX_RESPFRM_INFO_CC_SZ                                       21

#define MTX_RESPFRM_INFO_CD_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_CD_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_CD_SFT                                      0
#define MTX_RESPFRM_INFO_CD_HI                                       20
#define MTX_RESPFRM_INFO_CD_SZ                                       21

#define MTX_RESPFRM_INFO_CE_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_CE_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_CE_SFT                                      0
#define MTX_RESPFRM_INFO_CE_HI                                       20
#define MTX_RESPFRM_INFO_CE_SZ                                       21

#define MTX_RESPFRM_INFO_CF_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_CF_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_CF_SFT                                      0
#define MTX_RESPFRM_INFO_CF_HI                                       20
#define MTX_RESPFRM_INFO_CF_SZ                                       21

#define MTX_RESPFRM_INFO_E0_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_E0_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_E0_SFT                                      0
#define MTX_RESPFRM_INFO_E0_HI                                       20
#define MTX_RESPFRM_INFO_E0_SZ                                       21

#define MTX_RESPFRM_INFO_E1_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_E1_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_E1_SFT                                      0
#define MTX_RESPFRM_INFO_E1_HI                                       20
#define MTX_RESPFRM_INFO_E1_SZ                                       21

#define MTX_RESPFRM_INFO_E2_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_E2_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_E2_SFT                                      0
#define MTX_RESPFRM_INFO_E2_HI                                       20
#define MTX_RESPFRM_INFO_E2_SZ                                       21

#define MTX_RESPFRM_INFO_E3_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_E3_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_E3_SFT                                      0
#define MTX_RESPFRM_INFO_E3_HI                                       20
#define MTX_RESPFRM_INFO_E3_SZ                                       21

#define MTX_RESPFRM_INFO_E4_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_E4_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_E4_SFT                                      0
#define MTX_RESPFRM_INFO_E4_HI                                       20
#define MTX_RESPFRM_INFO_E4_SZ                                       21

#define MTX_RESPFRM_INFO_E5_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_E5_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_E5_SFT                                      0
#define MTX_RESPFRM_INFO_E5_HI                                       20
#define MTX_RESPFRM_INFO_E5_SZ                                       21

#define MTX_RESPFRM_INFO_E6_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_E6_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_E6_SFT                                      0
#define MTX_RESPFRM_INFO_E6_HI                                       20
#define MTX_RESPFRM_INFO_E6_SZ                                       21

#define MTX_RESPFRM_INFO_E7_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_E7_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_E7_SFT                                      0
#define MTX_RESPFRM_INFO_E7_HI                                       20
#define MTX_RESPFRM_INFO_E7_SZ                                       21

#define MTX_RESPFRM_INFO_E8_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_E8_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_E8_SFT                                      0
#define MTX_RESPFRM_INFO_E8_HI                                       20
#define MTX_RESPFRM_INFO_E8_SZ                                       21

#define MTX_RESPFRM_INFO_E9_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_E9_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_E9_SFT                                      0
#define MTX_RESPFRM_INFO_E9_HI                                       20
#define MTX_RESPFRM_INFO_E9_SZ                                       21

#define MTX_RESPFRM_INFO_EA_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_EA_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_EA_SFT                                      0
#define MTX_RESPFRM_INFO_EA_HI                                       20
#define MTX_RESPFRM_INFO_EA_SZ                                       21

#define MTX_RESPFRM_INFO_EB_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_EB_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_EB_SFT                                      0
#define MTX_RESPFRM_INFO_EB_HI                                       20
#define MTX_RESPFRM_INFO_EB_SZ                                       21

#define MTX_RESPFRM_INFO_EC_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_EC_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_EC_SFT                                      0
#define MTX_RESPFRM_INFO_EC_HI                                       20
#define MTX_RESPFRM_INFO_EC_SZ                                       21

#define MTX_RESPFRM_INFO_ED_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_ED_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_ED_SFT                                      0
#define MTX_RESPFRM_INFO_ED_HI                                       20
#define MTX_RESPFRM_INFO_ED_SZ                                       21

#define MTX_RESPFRM_INFO_EE_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_EE_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_EE_SFT                                      0
#define MTX_RESPFRM_INFO_EE_HI                                       20
#define MTX_RESPFRM_INFO_EE_SZ                                       21

#define MTX_RESPFRM_INFO_EF_MSK                                      0x001fffff
#define MTX_RESPFRM_INFO_EF_I_MSK                                    0xffe00000
#define MTX_RESPFRM_INFO_EF_SFT                                      0
#define MTX_RESPFRM_INFO_EF_HI                                       20
#define MTX_RESPFRM_INFO_EF_SZ                                       21

#define VALID0_MSK                                                   0x00000001
#define VALID0_I_MSK                                                 0xfffffffe
#define VALID0_SFT                                                   0
#define VALID0_HI                                                    0
#define VALID0_SZ                                                    1

#define PEER_QOS_EN0_MSK                                             0x00000002
#define PEER_QOS_EN0_I_MSK                                           0xfffffffd
#define PEER_QOS_EN0_SFT                                             1
#define PEER_QOS_EN0_HI                                              1
#define PEER_QOS_EN0_SZ                                              1

#define PEER_OP_MODE0_MSK                                            0x0000000c
#define PEER_OP_MODE0_I_MSK                                          0xfffffff3
#define PEER_OP_MODE0_SFT                                            2
#define PEER_OP_MODE0_HI                                             3
#define PEER_OP_MODE0_SZ                                             2

#define PEER_HT_MODE0_MSK                                            0x00000030
#define PEER_HT_MODE0_I_MSK                                          0xffffffcf
#define PEER_HT_MODE0_SFT                                            4
#define PEER_HT_MODE0_HI                                             5
#define PEER_HT_MODE0_SZ                                             2

#define PEER_MAC0_31_0_MSK                                           0xffffffff
#define PEER_MAC0_31_0_I_MSK                                         0x00000000
#define PEER_MAC0_31_0_SFT                                           0
#define PEER_MAC0_31_0_HI                                            31
#define PEER_MAC0_31_0_SZ                                            32

#define PEER_MAC0_47_32_MSK                                          0x0000ffff
#define PEER_MAC0_47_32_I_MSK                                        0xffff0000
#define PEER_MAC0_47_32_SFT                                          0
#define PEER_MAC0_47_32_HI                                           15
#define PEER_MAC0_47_32_SZ                                           16

#define TX_ACK_POLICY_0_0_MSK                                        0x00000003
#define TX_ACK_POLICY_0_0_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_0_0_SFT                                        0
#define TX_ACK_POLICY_0_0_HI                                         1
#define TX_ACK_POLICY_0_0_SZ                                         2

#define TX_SEQ_CTRL_0_0_MSK                                          0x00000fff
#define TX_SEQ_CTRL_0_0_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_0_0_SFT                                          0
#define TX_SEQ_CTRL_0_0_HI                                           11
#define TX_SEQ_CTRL_0_0_SZ                                           12

#define TX_ACK_POLICY_0_1_MSK                                        0x00000003
#define TX_ACK_POLICY_0_1_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_0_1_SFT                                        0
#define TX_ACK_POLICY_0_1_HI                                         1
#define TX_ACK_POLICY_0_1_SZ                                         2

#define TX_SEQ_CTRL_0_1_MSK                                          0x00000fff
#define TX_SEQ_CTRL_0_1_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_0_1_SFT                                          0
#define TX_SEQ_CTRL_0_1_HI                                           11
#define TX_SEQ_CTRL_0_1_SZ                                           12

#define TX_ACK_POLICY_0_2_MSK                                        0x00000003
#define TX_ACK_POLICY_0_2_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_0_2_SFT                                        0
#define TX_ACK_POLICY_0_2_HI                                         1
#define TX_ACK_POLICY_0_2_SZ                                         2

#define TX_SEQ_CTRL_0_2_MSK                                          0x00000fff
#define TX_SEQ_CTRL_0_2_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_0_2_SFT                                          0
#define TX_SEQ_CTRL_0_2_HI                                           11
#define TX_SEQ_CTRL_0_2_SZ                                           12

#define TX_ACK_POLICY_0_3_MSK                                        0x00000003
#define TX_ACK_POLICY_0_3_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_0_3_SFT                                        0
#define TX_ACK_POLICY_0_3_HI                                         1
#define TX_ACK_POLICY_0_3_SZ                                         2

#define TX_SEQ_CTRL_0_3_MSK                                          0x00000fff
#define TX_SEQ_CTRL_0_3_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_0_3_SFT                                          0
#define TX_SEQ_CTRL_0_3_HI                                           11
#define TX_SEQ_CTRL_0_3_SZ                                           12

#define TX_ACK_POLICY_0_4_MSK                                        0x00000003
#define TX_ACK_POLICY_0_4_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_0_4_SFT                                        0
#define TX_ACK_POLICY_0_4_HI                                         1
#define TX_ACK_POLICY_0_4_SZ                                         2

#define TX_SEQ_CTRL_0_4_MSK                                          0x00000fff
#define TX_SEQ_CTRL_0_4_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_0_4_SFT                                          0
#define TX_SEQ_CTRL_0_4_HI                                           11
#define TX_SEQ_CTRL_0_4_SZ                                           12

#define TX_ACK_POLICY_0_5_MSK                                        0x00000003
#define TX_ACK_POLICY_0_5_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_0_5_SFT                                        0
#define TX_ACK_POLICY_0_5_HI                                         1
#define TX_ACK_POLICY_0_5_SZ                                         2

#define TX_SEQ_CTRL_0_5_MSK                                          0x00000fff
#define TX_SEQ_CTRL_0_5_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_0_5_SFT                                          0
#define TX_SEQ_CTRL_0_5_HI                                           11
#define TX_SEQ_CTRL_0_5_SZ                                           12

#define TX_ACK_POLICY_0_6_MSK                                        0x00000003
#define TX_ACK_POLICY_0_6_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_0_6_SFT                                        0
#define TX_ACK_POLICY_0_6_HI                                         1
#define TX_ACK_POLICY_0_6_SZ                                         2

#define TX_SEQ_CTRL_0_6_MSK                                          0x00000fff
#define TX_SEQ_CTRL_0_6_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_0_6_SFT                                          0
#define TX_SEQ_CTRL_0_6_HI                                           11
#define TX_SEQ_CTRL_0_6_SZ                                           12

#define TX_ACK_POLICY_0_7_MSK                                        0x00000003
#define TX_ACK_POLICY_0_7_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_0_7_SFT                                        0
#define TX_ACK_POLICY_0_7_HI                                         1
#define TX_ACK_POLICY_0_7_SZ                                         2

#define TX_SEQ_CTRL_0_7_MSK                                          0x00000fff
#define TX_SEQ_CTRL_0_7_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_0_7_SFT                                          0
#define TX_SEQ_CTRL_0_7_HI                                           11
#define TX_SEQ_CTRL_0_7_SZ                                           12

#define VALID1_MSK                                                   0x00000001
#define VALID1_I_MSK                                                 0xfffffffe
#define VALID1_SFT                                                   0
#define VALID1_HI                                                    0
#define VALID1_SZ                                                    1

#define PEER_QOS_EN1_MSK                                             0x00000002
#define PEER_QOS_EN1_I_MSK                                           0xfffffffd
#define PEER_QOS_EN1_SFT                                             1
#define PEER_QOS_EN1_HI                                              1
#define PEER_QOS_EN1_SZ                                              1

#define PEER_OP_MODE1_MSK                                            0x0000000c
#define PEER_OP_MODE1_I_MSK                                          0xfffffff3
#define PEER_OP_MODE1_SFT                                            2
#define PEER_OP_MODE1_HI                                             3
#define PEER_OP_MODE1_SZ                                             2

#define PEER_HT_MODE1_MSK                                            0x00000030
#define PEER_HT_MODE1_I_MSK                                          0xffffffcf
#define PEER_HT_MODE1_SFT                                            4
#define PEER_HT_MODE1_HI                                             5
#define PEER_HT_MODE1_SZ                                             2

#define PEER_MAC1_31_0_MSK                                           0xffffffff
#define PEER_MAC1_31_0_I_MSK                                         0x00000000
#define PEER_MAC1_31_0_SFT                                           0
#define PEER_MAC1_31_0_HI                                            31
#define PEER_MAC1_31_0_SZ                                            32

#define PEER_MAC1_47_32_MSK                                          0x0000ffff
#define PEER_MAC1_47_32_I_MSK                                        0xffff0000
#define PEER_MAC1_47_32_SFT                                          0
#define PEER_MAC1_47_32_HI                                           15
#define PEER_MAC1_47_32_SZ                                           16

#define TX_ACK_POLICY_1_0_MSK                                        0x00000003
#define TX_ACK_POLICY_1_0_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_1_0_SFT                                        0
#define TX_ACK_POLICY_1_0_HI                                         1
#define TX_ACK_POLICY_1_0_SZ                                         2

#define TX_SEQ_CTRL_1_0_MSK                                          0x00000fff
#define TX_SEQ_CTRL_1_0_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_1_0_SFT                                          0
#define TX_SEQ_CTRL_1_0_HI                                           11
#define TX_SEQ_CTRL_1_0_SZ                                           12

#define TX_ACK_POLICY_1_1_MSK                                        0x00000003
#define TX_ACK_POLICY_1_1_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_1_1_SFT                                        0
#define TX_ACK_POLICY_1_1_HI                                         1
#define TX_ACK_POLICY_1_1_SZ                                         2

#define TX_SEQ_CTRL_1_1_MSK                                          0x00000fff
#define TX_SEQ_CTRL_1_1_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_1_1_SFT                                          0
#define TX_SEQ_CTRL_1_1_HI                                           11
#define TX_SEQ_CTRL_1_1_SZ                                           12

#define TX_ACK_POLICY_1_2_MSK                                        0x00000003
#define TX_ACK_POLICY_1_2_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_1_2_SFT                                        0
#define TX_ACK_POLICY_1_2_HI                                         1
#define TX_ACK_POLICY_1_2_SZ                                         2

#define TX_SEQ_CTRL_1_2_MSK                                          0x00000fff
#define TX_SEQ_CTRL_1_2_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_1_2_SFT                                          0
#define TX_SEQ_CTRL_1_2_HI                                           11
#define TX_SEQ_CTRL_1_2_SZ                                           12

#define TX_ACK_POLICY_1_3_MSK                                        0x00000003
#define TX_ACK_POLICY_1_3_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_1_3_SFT                                        0
#define TX_ACK_POLICY_1_3_HI                                         1
#define TX_ACK_POLICY_1_3_SZ                                         2

#define TX_SEQ_CTRL_1_3_MSK                                          0x00000fff
#define TX_SEQ_CTRL_1_3_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_1_3_SFT                                          0
#define TX_SEQ_CTRL_1_3_HI                                           11
#define TX_SEQ_CTRL_1_3_SZ                                           12

#define TX_ACK_POLICY_1_4_MSK                                        0x00000003
#define TX_ACK_POLICY_1_4_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_1_4_SFT                                        0
#define TX_ACK_POLICY_1_4_HI                                         1
#define TX_ACK_POLICY_1_4_SZ                                         2

#define TX_SEQ_CTRL_1_4_MSK                                          0x00000fff
#define TX_SEQ_CTRL_1_4_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_1_4_SFT                                          0
#define TX_SEQ_CTRL_1_4_HI                                           11
#define TX_SEQ_CTRL_1_4_SZ                                           12

#define TX_ACK_POLICY_1_5_MSK                                        0x00000003
#define TX_ACK_POLICY_1_5_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_1_5_SFT                                        0
#define TX_ACK_POLICY_1_5_HI                                         1
#define TX_ACK_POLICY_1_5_SZ                                         2

#define TX_SEQ_CTRL_1_5_MSK                                          0x00000fff
#define TX_SEQ_CTRL_1_5_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_1_5_SFT                                          0
#define TX_SEQ_CTRL_1_5_HI                                           11
#define TX_SEQ_CTRL_1_5_SZ                                           12

#define TX_ACK_POLICY_1_6_MSK                                        0x00000003
#define TX_ACK_POLICY_1_6_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_1_6_SFT                                        0
#define TX_ACK_POLICY_1_6_HI                                         1
#define TX_ACK_POLICY_1_6_SZ                                         2

#define TX_SEQ_CTRL_1_6_MSK                                          0x00000fff
#define TX_SEQ_CTRL_1_6_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_1_6_SFT                                          0
#define TX_SEQ_CTRL_1_6_HI                                           11
#define TX_SEQ_CTRL_1_6_SZ                                           12

#define TX_ACK_POLICY_1_7_MSK                                        0x00000003
#define TX_ACK_POLICY_1_7_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_1_7_SFT                                        0
#define TX_ACK_POLICY_1_7_HI                                         1
#define TX_ACK_POLICY_1_7_SZ                                         2

#define TX_SEQ_CTRL_1_7_MSK                                          0x00000fff
#define TX_SEQ_CTRL_1_7_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_1_7_SFT                                          0
#define TX_SEQ_CTRL_1_7_HI                                           11
#define TX_SEQ_CTRL_1_7_SZ                                           12

#define CH1_PRI_MSK                                                  0x00000003
#define CH1_PRI_I_MSK                                                0xfffffffc
#define CH1_PRI_SFT                                                  0
#define CH1_PRI_HI                                                   1
#define CH1_PRI_SZ                                                   2

#define CH2_PRI_MSK                                                  0x00000300
#define CH2_PRI_I_MSK                                                0xfffffcff
#define CH2_PRI_SFT                                                  8
#define CH2_PRI_HI                                                   9
#define CH2_PRI_SZ                                                   2

#define CH3_PRI_MSK                                                  0x00030000
#define CH3_PRI_I_MSK                                                0xfffcffff
#define CH3_PRI_SFT                                                  16
#define CH3_PRI_HI                                                   17
#define CH3_PRI_SZ                                                   2

#define RG_MAC_LPBK_MSK                                              0x00000001
#define RG_MAC_LPBK_I_MSK                                            0xfffffffe
#define RG_MAC_LPBK_SFT                                              0
#define RG_MAC_LPBK_HI                                               0
#define RG_MAC_LPBK_SZ                                               1

#define RG_MAC_M2M_MSK                                               0x00000002
#define RG_MAC_M2M_I_MSK                                             0xfffffffd
#define RG_MAC_M2M_SFT                                               1
#define RG_MAC_M2M_HI                                                1
#define RG_MAC_M2M_SZ                                                1

#define RG_PHY_LPBK_MSK                                              0x00000004
#define RG_PHY_LPBK_I_MSK                                            0xfffffffb
#define RG_PHY_LPBK_SFT                                              2
#define RG_PHY_LPBK_HI                                               2
#define RG_PHY_LPBK_SZ                                               1

#define RG_LPBK_RX_EN_MSK                                            0x00000008
#define RG_LPBK_RX_EN_I_MSK                                          0xfffffff7
#define RG_LPBK_RX_EN_SFT                                            3
#define RG_LPBK_RX_EN_HI                                             3
#define RG_LPBK_RX_EN_SZ                                             1

#define EXT_MAC_MODE_MSK                                             0x00000010
#define EXT_MAC_MODE_I_MSK                                           0xffffffef
#define EXT_MAC_MODE_SFT                                             4
#define EXT_MAC_MODE_HI                                              4
#define EXT_MAC_MODE_SZ                                              1

#define EXT_PHY_MODE_MSK                                             0x00000020
#define EXT_PHY_MODE_I_MSK                                           0xffffffdf
#define EXT_PHY_MODE_SFT                                             5
#define EXT_PHY_MODE_HI                                              5
#define EXT_PHY_MODE_SZ                                              1

#define HCI_SW_RST_MSK                                               0x00000001
#define HCI_SW_RST_I_MSK                                             0xfffffffe
#define HCI_SW_RST_SFT                                               0
#define HCI_SW_RST_HI                                                0
#define HCI_SW_RST_SZ                                                1

#define CO_PROC_SW_RST_MSK                                           0x00000002
#define CO_PROC_SW_RST_I_MSK                                         0xfffffffd
#define CO_PROC_SW_RST_SFT                                           1
#define CO_PROC_SW_RST_HI                                            1
#define CO_PROC_SW_RST_SZ                                            1

#define MTX_SW_RST_MSK                                               0x00000004
#define MTX_SW_RST_I_MSK                                             0xfffffffb
#define MTX_SW_RST_SFT                                               2
#define MTX_SW_RST_HI                                                2
#define MTX_SW_RST_SZ                                                1

#define MTX_MISC_SW_RST_MSK                                          0x00000008
#define MTX_MISC_SW_RST_I_MSK                                        0xfffffff7
#define MTX_MISC_SW_RST_SFT                                          3
#define MTX_MISC_SW_RST_HI                                           3
#define MTX_MISC_SW_RST_SZ                                           1

#define MTX_QUE_SW_RST_MSK                                           0x00000010
#define MTX_QUE_SW_RST_I_MSK                                         0xffffffef
#define MTX_QUE_SW_RST_SFT                                           4
#define MTX_QUE_SW_RST_HI                                            4
#define MTX_QUE_SW_RST_SZ                                            1

#define MTX_CHST_SW_RST_MSK                                          0x00000020
#define MTX_CHST_SW_RST_I_MSK                                        0xffffffdf
#define MTX_CHST_SW_RST_SFT                                          5
#define MTX_CHST_SW_RST_HI                                           5
#define MTX_CHST_SW_RST_SZ                                           1

#define MTX_BCN_SW_RST_MSK                                           0x00000040
#define MTX_BCN_SW_RST_I_MSK                                         0xffffffbf
#define MTX_BCN_SW_RST_SFT                                           6
#define MTX_BCN_SW_RST_HI                                            6
#define MTX_BCN_SW_RST_SZ                                            1

#define MRX_SW_RST_MSK                                               0x00000080
#define MRX_SW_RST_I_MSK                                             0xffffff7f
#define MRX_SW_RST_SFT                                               7
#define MRX_SW_RST_HI                                                7
#define MRX_SW_RST_SZ                                                1

#define AMPDU_SW_RST_MSK                                             0x00000100
#define AMPDU_SW_RST_I_MSK                                           0xfffffeff
#define AMPDU_SW_RST_SFT                                             8
#define AMPDU_SW_RST_HI                                              8
#define AMPDU_SW_RST_SZ                                              1

#define MMU_SW_RST_MSK                                               0x00000200
#define MMU_SW_RST_I_MSK                                             0xfffffdff
#define MMU_SW_RST_SFT                                               9
#define MMU_SW_RST_HI                                                9
#define MMU_SW_RST_SZ                                                1

#define ID_MNG_SW_RST_MSK                                            0x00000800
#define ID_MNG_SW_RST_I_MSK                                          0xfffff7ff
#define ID_MNG_SW_RST_SFT                                            11
#define ID_MNG_SW_RST_HI                                             11
#define ID_MNG_SW_RST_SZ                                             1

#define MBOX_SW_RST_MSK                                              0x00001000
#define MBOX_SW_RST_I_MSK                                            0xffffefff
#define MBOX_SW_RST_SFT                                              12
#define MBOX_SW_RST_HI                                               12
#define MBOX_SW_RST_SZ                                               1

#define SCRT_SW_RST_MSK                                              0x00002000
#define SCRT_SW_RST_I_MSK                                            0xffffdfff
#define SCRT_SW_RST_SFT                                              13
#define SCRT_SW_RST_HI                                               13
#define SCRT_SW_RST_SZ                                               1

#define MIC_SW_RST_MSK                                               0x00004000
#define MIC_SW_RST_I_MSK                                             0xffffbfff
#define MIC_SW_RST_SFT                                               14
#define MIC_SW_RST_HI                                                14
#define MIC_SW_RST_SZ                                                1

#define CO_PROC_ENG_RST_MSK                                          0x00000002
#define CO_PROC_ENG_RST_I_MSK                                        0xfffffffd
#define CO_PROC_ENG_RST_SFT                                          1
#define CO_PROC_ENG_RST_HI                                           1
#define CO_PROC_ENG_RST_SZ                                           1

#define MTX_MISC_ENG_RST_MSK                                         0x00000008
#define MTX_MISC_ENG_RST_I_MSK                                       0xfffffff7
#define MTX_MISC_ENG_RST_SFT                                         3
#define MTX_MISC_ENG_RST_HI                                          3
#define MTX_MISC_ENG_RST_SZ                                          1

#define MTX_QUE_ENG_RST_MSK                                          0x00000010
#define MTX_QUE_ENG_RST_I_MSK                                        0xffffffef
#define MTX_QUE_ENG_RST_SFT                                          4
#define MTX_QUE_ENG_RST_HI                                           4
#define MTX_QUE_ENG_RST_SZ                                           1

#define MTX_CHST_ENG_RST_MSK                                         0x00000020
#define MTX_CHST_ENG_RST_I_MSK                                       0xffffffdf
#define MTX_CHST_ENG_RST_SFT                                         5
#define MTX_CHST_ENG_RST_HI                                          5
#define MTX_CHST_ENG_RST_SZ                                          1

#define MTX_BCN_ENG_RST_MSK                                          0x00000040
#define MTX_BCN_ENG_RST_I_MSK                                        0xffffffbf
#define MTX_BCN_ENG_RST_SFT                                          6
#define MTX_BCN_ENG_RST_HI                                           6
#define MTX_BCN_ENG_RST_SZ                                           1

#define MRX_ENG_RST_MSK                                              0x00000080
#define MRX_ENG_RST_I_MSK                                            0xffffff7f
#define MRX_ENG_RST_SFT                                              7
#define MRX_ENG_RST_HI                                               7
#define MRX_ENG_RST_SZ                                               1

#define AMPDU_ENG_RST_MSK                                            0x00000100
#define AMPDU_ENG_RST_I_MSK                                          0xfffffeff
#define AMPDU_ENG_RST_SFT                                            8
#define AMPDU_ENG_RST_HI                                             8
#define AMPDU_ENG_RST_SZ                                             1

#define ID_MNG_ENG_RST_MSK                                           0x00004000
#define ID_MNG_ENG_RST_I_MSK                                         0xffffbfff
#define ID_MNG_ENG_RST_SFT                                           14
#define ID_MNG_ENG_RST_HI                                            14
#define ID_MNG_ENG_RST_SZ                                            1

#define MBOX_ENG_RST_MSK                                             0x00008000
#define MBOX_ENG_RST_I_MSK                                           0xffff7fff
#define MBOX_ENG_RST_SFT                                             15
#define MBOX_ENG_RST_HI                                              15
#define MBOX_ENG_RST_SZ                                              1

#define SCRT_ENG_RST_MSK                                             0x00010000
#define SCRT_ENG_RST_I_MSK                                           0xfffeffff
#define SCRT_ENG_RST_SFT                                             16
#define SCRT_ENG_RST_HI                                              16
#define SCRT_ENG_RST_SZ                                              1

#define MIC_ENG_RST_MSK                                              0x00020000
#define MIC_ENG_RST_I_MSK                                            0xfffdffff
#define MIC_ENG_RST_SFT                                              17
#define MIC_ENG_RST_HI                                               17
#define MIC_ENG_RST_SZ                                               1

#define CO_PROC_CSR_RST_MSK                                          0x00000002
#define CO_PROC_CSR_RST_I_MSK                                        0xfffffffd
#define CO_PROC_CSR_RST_SFT                                          1
#define CO_PROC_CSR_RST_HI                                           1
#define CO_PROC_CSR_RST_SZ                                           1

#define MTX_MISC_CSR_RST_MSK                                         0x00000008
#define MTX_MISC_CSR_RST_I_MSK                                       0xfffffff7
#define MTX_MISC_CSR_RST_SFT                                         3
#define MTX_MISC_CSR_RST_HI                                          3
#define MTX_MISC_CSR_RST_SZ                                          1

#define MTX_QUE0_CSR_RST_MSK                                         0x00000010
#define MTX_QUE0_CSR_RST_I_MSK                                       0xffffffef
#define MTX_QUE0_CSR_RST_SFT                                         4
#define MTX_QUE0_CSR_RST_HI                                          4
#define MTX_QUE0_CSR_RST_SZ                                          1

#define MTX_QUE1_CSR_RST_MSK                                         0x00000020
#define MTX_QUE1_CSR_RST_I_MSK                                       0xffffffdf
#define MTX_QUE1_CSR_RST_SFT                                         5
#define MTX_QUE1_CSR_RST_HI                                          5
#define MTX_QUE1_CSR_RST_SZ                                          1

#define MTX_QUE2_CSR_RST_MSK                                         0x00000040
#define MTX_QUE2_CSR_RST_I_MSK                                       0xffffffbf
#define MTX_QUE2_CSR_RST_SFT                                         6
#define MTX_QUE2_CSR_RST_HI                                          6
#define MTX_QUE2_CSR_RST_SZ                                          1

#define MTX_QUE3_CSR_RST_MSK                                         0x00000080
#define MTX_QUE3_CSR_RST_I_MSK                                       0xffffff7f
#define MTX_QUE3_CSR_RST_SFT                                         7
#define MTX_QUE3_CSR_RST_HI                                          7
#define MTX_QUE3_CSR_RST_SZ                                          1

#define MTX_QUE4_CSR_RST_MSK                                         0x00000100
#define MTX_QUE4_CSR_RST_I_MSK                                       0xfffffeff
#define MTX_QUE4_CSR_RST_SFT                                         8
#define MTX_QUE4_CSR_RST_HI                                          8
#define MTX_QUE4_CSR_RST_SZ                                          1

#define MTX_QUE5_CSR_RST_MSK                                         0x00000200
#define MTX_QUE5_CSR_RST_I_MSK                                       0xfffffdff
#define MTX_QUE5_CSR_RST_SFT                                         9
#define MTX_QUE5_CSR_RST_HI                                          9
#define MTX_QUE5_CSR_RST_SZ                                          1

#define MRX_CSR_RST_MSK                                              0x00000400
#define MRX_CSR_RST_I_MSK                                            0xfffffbff
#define MRX_CSR_RST_SFT                                              10
#define MRX_CSR_RST_HI                                               10
#define MRX_CSR_RST_SZ                                               1

#define AMPDU_CSR_RST_MSK                                            0x00000800
#define AMPDU_CSR_RST_I_MSK                                          0xfffff7ff
#define AMPDU_CSR_RST_SFT                                            11
#define AMPDU_CSR_RST_HI                                             11
#define AMPDU_CSR_RST_SZ                                             1

#define SCRT_CSR_RST_MSK                                             0x00002000
#define SCRT_CSR_RST_I_MSK                                           0xffffdfff
#define SCRT_CSR_RST_SFT                                             13
#define SCRT_CSR_RST_HI                                              13
#define SCRT_CSR_RST_SZ                                              1

#define ID_MNG_CSR_RST_MSK                                           0x00004000
#define ID_MNG_CSR_RST_I_MSK                                         0xffffbfff
#define ID_MNG_CSR_RST_SFT                                           14
#define ID_MNG_CSR_RST_HI                                            14
#define ID_MNG_CSR_RST_SZ                                            1

#define MBOX_CSR_RST_MSK                                             0x00008000
#define MBOX_CSR_RST_I_MSK                                           0xffff7fff
#define MBOX_CSR_RST_SFT                                             15
#define MBOX_CSR_RST_HI                                              15
#define MBOX_CSR_RST_SZ                                              1

#define HCI_CLK_EN_MSK                                               0x00000001
#define HCI_CLK_EN_I_MSK                                             0xfffffffe
#define HCI_CLK_EN_SFT                                               0
#define HCI_CLK_EN_HI                                                0
#define HCI_CLK_EN_SZ                                                1

#define CO_PROC_CLK_EN_MSK                                           0x00000002
#define CO_PROC_CLK_EN_I_MSK                                         0xfffffffd
#define CO_PROC_CLK_EN_SFT                                           1
#define CO_PROC_CLK_EN_HI                                            1
#define CO_PROC_CLK_EN_SZ                                            1

#define MTX_MISC_CLK_EN_MSK                                          0x00000008
#define MTX_MISC_CLK_EN_I_MSK                                        0xfffffff7
#define MTX_MISC_CLK_EN_SFT                                          3
#define MTX_MISC_CLK_EN_HI                                           3
#define MTX_MISC_CLK_EN_SZ                                           1

#define MTX_QUE_CLK_EN_MSK                                           0x00000010
#define MTX_QUE_CLK_EN_I_MSK                                         0xffffffef
#define MTX_QUE_CLK_EN_SFT                                           4
#define MTX_QUE_CLK_EN_HI                                            4
#define MTX_QUE_CLK_EN_SZ                                            1

#define MRX_CLK_EN_MSK                                               0x00000020
#define MRX_CLK_EN_I_MSK                                             0xffffffdf
#define MRX_CLK_EN_SFT                                               5
#define MRX_CLK_EN_HI                                                5
#define MRX_CLK_EN_SZ                                                1

#define AMPDU_CLK_EN_MSK                                             0x00000040
#define AMPDU_CLK_EN_I_MSK                                           0xffffffbf
#define AMPDU_CLK_EN_SFT                                             6
#define AMPDU_CLK_EN_HI                                              6
#define AMPDU_CLK_EN_SZ                                              1

#define MMU_CLK_EN_MSK                                               0x00000080
#define MMU_CLK_EN_I_MSK                                             0xffffff7f
#define MMU_CLK_EN_SFT                                               7
#define MMU_CLK_EN_HI                                                7
#define MMU_CLK_EN_SZ                                                1

#define ID_MNG_CLK_EN_MSK                                            0x00000200
#define ID_MNG_CLK_EN_I_MSK                                          0xfffffdff
#define ID_MNG_CLK_EN_SFT                                            9
#define ID_MNG_CLK_EN_HI                                             9
#define ID_MNG_CLK_EN_SZ                                             1

#define MBOX_CLK_EN_MSK                                              0x00000400
#define MBOX_CLK_EN_I_MSK                                            0xfffffbff
#define MBOX_CLK_EN_SFT                                              10
#define MBOX_CLK_EN_HI                                               10
#define MBOX_CLK_EN_SZ                                               1

#define SCRT_CLK_EN_MSK                                              0x00000800
#define SCRT_CLK_EN_I_MSK                                            0xfffff7ff
#define SCRT_CLK_EN_SFT                                              11
#define SCRT_CLK_EN_HI                                               11
#define SCRT_CLK_EN_SZ                                               1

#define MIC_CLK_EN_MSK                                               0x00001000
#define MIC_CLK_EN_I_MSK                                             0xffffefff
#define MIC_CLK_EN_SFT                                               12
#define MIC_CLK_EN_HI                                                12
#define MIC_CLK_EN_SZ                                                1

#define MIB_CLK_EN_MSK                                               0x00002000
#define MIB_CLK_EN_I_MSK                                             0xffffdfff
#define MIB_CLK_EN_SFT                                               13
#define MIB_CLK_EN_HI                                                13
#define MIB_CLK_EN_SZ                                                1

#define HCI_ENG_CLK_EN_MSK                                           0x00000001
#define HCI_ENG_CLK_EN_I_MSK                                         0xfffffffe
#define HCI_ENG_CLK_EN_SFT                                           0
#define HCI_ENG_CLK_EN_HI                                            0
#define HCI_ENG_CLK_EN_SZ                                            1

#define CO_PROC_ENG_CLK_EN_MSK                                       0x00000002
#define CO_PROC_ENG_CLK_EN_I_MSK                                     0xfffffffd
#define CO_PROC_ENG_CLK_EN_SFT                                       1
#define CO_PROC_ENG_CLK_EN_HI                                        1
#define CO_PROC_ENG_CLK_EN_SZ                                        1

#define MTX_MISC_ENG_CLK_EN_MSK                                      0x00000008
#define MTX_MISC_ENG_CLK_EN_I_MSK                                    0xfffffff7
#define MTX_MISC_ENG_CLK_EN_SFT                                      3
#define MTX_MISC_ENG_CLK_EN_HI                                       3
#define MTX_MISC_ENG_CLK_EN_SZ                                       1

#define MTX_QUE_ENG_CLK_EN_MSK                                       0x00000010
#define MTX_QUE_ENG_CLK_EN_I_MSK                                     0xffffffef
#define MTX_QUE_ENG_CLK_EN_SFT                                       4
#define MTX_QUE_ENG_CLK_EN_HI                                        4
#define MTX_QUE_ENG_CLK_EN_SZ                                        1

#define MRX_ENG_CLK_EN_MSK                                           0x00000020
#define MRX_ENG_CLK_EN_I_MSK                                         0xffffffdf
#define MRX_ENG_CLK_EN_SFT                                           5
#define MRX_ENG_CLK_EN_HI                                            5
#define MRX_ENG_CLK_EN_SZ                                            1

#define AMPDU_ENG_CLK_EN_MSK                                         0x00000040
#define AMPDU_ENG_CLK_EN_I_MSK                                       0xffffffbf
#define AMPDU_ENG_CLK_EN_SFT                                         6
#define AMPDU_ENG_CLK_EN_HI                                          6
#define AMPDU_ENG_CLK_EN_SZ                                          1

#define ID_MNG_ENG_CLK_EN_MSK                                        0x00001000
#define ID_MNG_ENG_CLK_EN_I_MSK                                      0xffffefff
#define ID_MNG_ENG_CLK_EN_SFT                                        12
#define ID_MNG_ENG_CLK_EN_HI                                         12
#define ID_MNG_ENG_CLK_EN_SZ                                         1

#define MBOX_ENG_CLK_EN_MSK                                          0x00002000
#define MBOX_ENG_CLK_EN_I_MSK                                        0xffffdfff
#define MBOX_ENG_CLK_EN_SFT                                          13
#define MBOX_ENG_CLK_EN_HI                                           13
#define MBOX_ENG_CLK_EN_SZ                                           1

#define SCRT_ENG_CLK_EN_MSK                                          0x00004000
#define SCRT_ENG_CLK_EN_I_MSK                                        0xffffbfff
#define SCRT_ENG_CLK_EN_SFT                                          14
#define SCRT_ENG_CLK_EN_HI                                           14
#define SCRT_ENG_CLK_EN_SZ                                           1

#define MIC_ENG_CLK_EN_MSK                                           0x00008000
#define MIC_ENG_CLK_EN_I_MSK                                         0xffff7fff
#define MIC_ENG_CLK_EN_SFT                                           15
#define MIC_ENG_CLK_EN_HI                                            15
#define MIC_ENG_CLK_EN_SZ                                            1

#define CO_PROC_CSR_CLK_EN_MSK                                       0x00000002
#define CO_PROC_CSR_CLK_EN_I_MSK                                     0xfffffffd
#define CO_PROC_CSR_CLK_EN_SFT                                       1
#define CO_PROC_CSR_CLK_EN_HI                                        1
#define CO_PROC_CSR_CLK_EN_SZ                                        1

#define MRX_CSR_CLK_EN_MSK                                           0x00000400
#define MRX_CSR_CLK_EN_I_MSK                                         0xfffffbff
#define MRX_CSR_CLK_EN_SFT                                           10
#define MRX_CSR_CLK_EN_HI                                            10
#define MRX_CSR_CLK_EN_SZ                                            1

#define AMPDU_CSR_CLK_EN_MSK                                         0x00000800
#define AMPDU_CSR_CLK_EN_I_MSK                                       0xfffff7ff
#define AMPDU_CSR_CLK_EN_SFT                                         11
#define AMPDU_CSR_CLK_EN_HI                                          11
#define AMPDU_CSR_CLK_EN_SZ                                          1

#define SCRT_CSR_CLK_EN_MSK                                          0x00002000
#define SCRT_CSR_CLK_EN_I_MSK                                        0xffffdfff
#define SCRT_CSR_CLK_EN_SFT                                          13
#define SCRT_CSR_CLK_EN_HI                                           13
#define SCRT_CSR_CLK_EN_SZ                                           1

#define ID_MNG_CSR_CLK_EN_MSK                                        0x00004000
#define ID_MNG_CSR_CLK_EN_I_MSK                                      0xffffbfff
#define ID_MNG_CSR_CLK_EN_SFT                                        14
#define ID_MNG_CSR_CLK_EN_HI                                         14
#define ID_MNG_CSR_CLK_EN_SZ                                         1

#define MBOX_CSR_CLK_EN_MSK                                          0x00008000
#define MBOX_CSR_CLK_EN_I_MSK                                        0xffff7fff
#define MBOX_CSR_CLK_EN_SFT                                          15
#define MBOX_CSR_CLK_EN_HI                                           15
#define MBOX_CSR_CLK_EN_SZ                                           1

#define OP_MODE_MSK                                                  0x00000003
#define OP_MODE_I_MSK                                                0xfffffffc
#define OP_MODE_SFT                                                  0
#define OP_MODE_HI                                                   1
#define OP_MODE_SZ                                                   2

#define HT_MODE_MSK                                                  0x0000000c
#define HT_MODE_I_MSK                                                0xfffffff3
#define HT_MODE_SFT                                                  2
#define HT_MODE_HI                                                   3
#define HT_MODE_SZ                                                   2

#define QOS_EN_MSK                                                   0x00000010
#define QOS_EN_I_MSK                                                 0xffffffef
#define QOS_EN_SFT                                                   4
#define QOS_EN_HI                                                    4
#define QOS_EN_SZ                                                    1

#define PB_OFFSET_MSK                                                0x0000ff00
#define PB_OFFSET_I_MSK                                              0xffff00ff
#define PB_OFFSET_SFT                                                8
#define PB_OFFSET_HI                                                 15
#define PB_OFFSET_SZ                                                 8

#define SNIFFER_MODE_MSK                                             0x00010000
#define SNIFFER_MODE_I_MSK                                           0xfffeffff
#define SNIFFER_MODE_SFT                                             16
#define SNIFFER_MODE_HI                                              16
#define SNIFFER_MODE_SZ                                              1

#define DUP_FLT_MSK                                                  0x00020000
#define DUP_FLT_I_MSK                                                0xfffdffff
#define DUP_FLT_SFT                                                  17
#define DUP_FLT_HI                                                   17
#define DUP_FLT_SZ                                                   1

#define TX_PKT_RSVD_MSK                                              0x001c0000
#define TX_PKT_RSVD_I_MSK                                            0xffe3ffff
#define TX_PKT_RSVD_SFT                                              18
#define TX_PKT_RSVD_HI                                               20
#define TX_PKT_RSVD_SZ                                               3

#define AMPDU_SNIFFER_MSK                                            0x00200000
#define AMPDU_SNIFFER_I_MSK                                          0xffdfffff
#define AMPDU_SNIFFER_SFT                                            21
#define AMPDU_SNIFFER_HI                                             21
#define AMPDU_SNIFFER_SZ                                             1

#define CCMP_H_SEL_MSK                                               0x00400000
#define CCMP_H_SEL_I_MSK                                             0xffbfffff
#define CCMP_H_SEL_SFT                                               22
#define CCMP_H_SEL_HI                                                22
#define CCMP_H_SEL_SZ                                                1

#define LUT_SEL_V2_MSK                                               0x00800000
#define LUT_SEL_V2_I_MSK                                             0xff7fffff
#define LUT_SEL_V2_SFT                                               23
#define LUT_SEL_V2_HI                                                23
#define LUT_SEL_V2_SZ                                                1

#define HDR_KEY_ID_APPEND_MSK                                        0x01000000
#define HDR_KEY_ID_APPEND_I_MSK                                      0xfeffffff
#define HDR_KEY_ID_APPEND_SFT                                        24
#define HDR_KEY_ID_APPEND_HI                                         24
#define HDR_KEY_ID_APPEND_SZ                                         1

#define DECRYPT_BIT_APPEND_MSK                                       0x02000000
#define DECRYPT_BIT_APPEND_I_MSK                                     0xfdffffff
#define DECRYPT_BIT_APPEND_SFT                                       25
#define DECRYPT_BIT_APPEND_HI                                        25
#define DECRYPT_BIT_APPEND_SZ                                        1

#define REASON_TRAP0_MSK                                             0xffffffff
#define REASON_TRAP0_I_MSK                                           0x00000000
#define REASON_TRAP0_SFT                                             0
#define REASON_TRAP0_HI                                              31
#define REASON_TRAP0_SZ                                              32

#define REASON_TRAP1_MSK                                             0xffffffff
#define REASON_TRAP1_I_MSK                                           0x00000000
#define REASON_TRAP1_SFT                                             0
#define REASON_TRAP1_HI                                              31
#define REASON_TRAP1_SZ                                              32

#define BSSID_31_0_MSK                                               0xffffffff
#define BSSID_31_0_I_MSK                                             0x00000000
#define BSSID_31_0_SFT                                               0
#define BSSID_31_0_HI                                                31
#define BSSID_31_0_SZ                                                32

#define BSSID_47_32_MSK                                              0x0000ffff
#define BSSID_47_32_I_MSK                                            0xffff0000
#define BSSID_47_32_SFT                                              0
#define BSSID_47_32_HI                                               15
#define BSSID_47_32_SZ                                               16

#define STA_MAC_31_0_MSK                                             0xffffffff
#define STA_MAC_31_0_I_MSK                                           0x00000000
#define STA_MAC_31_0_SFT                                             0
#define STA_MAC_31_0_HI                                              31
#define STA_MAC_31_0_SZ                                              32

#define STA_MAC_47_32_MSK                                            0x0000ffff
#define STA_MAC_47_32_I_MSK                                          0xffff0000
#define STA_MAC_47_32_SFT                                            0
#define STA_MAC_47_32_HI                                             15
#define STA_MAC_47_32_SZ                                             16

#define PAIR_SCRT_MSK                                                0x00000007
#define PAIR_SCRT_I_MSK                                              0xfffffff8
#define PAIR_SCRT_SFT                                                0
#define PAIR_SCRT_HI                                                 2
#define PAIR_SCRT_SZ                                                 3

#define GRP_SCRT_MSK                                                 0x00000038
#define GRP_SCRT_I_MSK                                               0xffffffc7
#define GRP_SCRT_SFT                                                 3
#define GRP_SCRT_HI                                                  5
#define GRP_SCRT_SZ                                                  3

#define SCRT_PKT_ID_MSK                                              0x00001fc0
#define SCRT_PKT_ID_I_MSK                                            0xffffe03f
#define SCRT_PKT_ID_SFT                                              6
#define SCRT_PKT_ID_HI                                               12
#define SCRT_PKT_ID_SZ                                               7

#define SCRT_RPLY_IGNORE_MSK                                         0x00010000
#define SCRT_RPLY_IGNORE_I_MSK                                       0xfffeffff
#define SCRT_RPLY_IGNORE_SFT                                         16
#define SCRT_RPLY_IGNORE_HI                                          16
#define SCRT_RPLY_IGNORE_SZ                                          1

#define SCRT_STATE_MSK                                               0x0000000f
#define SCRT_STATE_I_MSK                                             0xfffffff0
#define SCRT_STATE_SFT                                               0
#define SCRT_STATE_HI                                                3
#define SCRT_STATE_SZ                                                4

#define BSSID1_31_0_MSK                                              0xffffffff
#define BSSID1_31_0_I_MSK                                            0x00000000
#define BSSID1_31_0_SFT                                              0
#define BSSID1_31_0_HI                                               31
#define BSSID1_31_0_SZ                                               32

#define BSSID1_47_32_MSK                                             0x0000ffff
#define BSSID1_47_32_I_MSK                                           0xffff0000
#define BSSID1_47_32_SFT                                             0
#define BSSID1_47_32_HI                                              15
#define BSSID1_47_32_SZ                                              16

#define STA_MAC1_31_0_MSK                                            0xffffffff
#define STA_MAC1_31_0_I_MSK                                          0x00000000
#define STA_MAC1_31_0_SFT                                            0
#define STA_MAC1_31_0_HI                                             31
#define STA_MAC1_31_0_SZ                                             32

#define STA_MAC1_47_32_MSK                                           0x0000ffff
#define STA_MAC1_47_32_I_MSK                                         0xffff0000
#define STA_MAC1_47_32_SFT                                           0
#define STA_MAC1_47_32_HI                                            15
#define STA_MAC1_47_32_SZ                                            16

#define OP_MODE1_MSK                                                 0x00000003
#define OP_MODE1_I_MSK                                               0xfffffffc
#define OP_MODE1_SFT                                                 0
#define OP_MODE1_HI                                                  1
#define OP_MODE1_SZ                                                  2

#define MAC_TIMESTAMP_ENABLE_MSK                                     0x00000001
#define MAC_TIMESTAMP_ENABLE_I_MSK                                   0xfffffffe
#define MAC_TIMESTAMP_ENABLE_SFT                                     0
#define MAC_TIMESTAMP_ENABLE_HI                                      0
#define MAC_TIMESTAMP_ENABLE_SZ                                      1

#define MAC_TIMESTAMP_L_MSK                                          0xffffffff
#define MAC_TIMESTAMP_L_I_MSK                                        0x00000000
#define MAC_TIMESTAMP_L_SFT                                          0
#define MAC_TIMESTAMP_L_HI                                           31
#define MAC_TIMESTAMP_L_SZ                                           32

#define MAC_TIMESTAMP_U_MSK                                          0xffffffff
#define MAC_TIMESTAMP_U_I_MSK                                        0x00000000
#define MAC_TIMESTAMP_U_SFT                                          0
#define MAC_TIMESTAMP_U_HI                                           31
#define MAC_TIMESTAMP_U_SZ                                           32

#define ROLE0_BEACON_TBTT_TIMER_ENABLE_MSK                           0x00000001
#define ROLE0_BEACON_TBTT_TIMER_ENABLE_I_MSK                         0xfffffffe
#define ROLE0_BEACON_TBTT_TIMER_ENABLE_SFT                           0
#define ROLE0_BEACON_TBTT_TIMER_ENABLE_HI                            0
#define ROLE0_BEACON_TBTT_TIMER_ENABLE_SZ                            1

#define ROLE0_BEACON_SENDER_MSK                                      0x00000002
#define ROLE0_BEACON_SENDER_I_MSK                                    0xfffffffd
#define ROLE0_BEACON_SENDER_SFT                                      1
#define ROLE0_BEACON_SENDER_HI                                       1
#define ROLE0_BEACON_SENDER_SZ                                       1

#define ROLE0_BEACON_TBTT_IN_TU_MSK                                  0x0000ffff
#define ROLE0_BEACON_TBTT_IN_TU_I_MSK                                0xffff0000
#define ROLE0_BEACON_TBTT_IN_TU_SFT                                  0
#define ROLE0_BEACON_TBTT_IN_TU_HI                                   15
#define ROLE0_BEACON_TBTT_IN_TU_SZ                                   16

#define RO_ROLE0_BEACON_TBTT_TIMER_COUNT_MSK                         0xffff0000
#define RO_ROLE0_BEACON_TBTT_TIMER_COUNT_I_MSK                       0x0000ffff
#define RO_ROLE0_BEACON_TBTT_TIMER_COUNT_SFT                         16
#define RO_ROLE0_BEACON_TBTT_TIMER_COUNT_HI                          31
#define RO_ROLE0_BEACON_TBTT_TIMER_COUNT_SZ                          16

#define ROLE0_BEACON_TBTT_TIMER_ALIGN_MSK                            0x00000001
#define ROLE0_BEACON_TBTT_TIMER_ALIGN_I_MSK                          0xfffffffe
#define ROLE0_BEACON_TBTT_TIMER_ALIGN_SFT                            0
#define ROLE0_BEACON_TBTT_TIMER_ALIGN_HI                             0
#define ROLE0_BEACON_TBTT_TIMER_ALIGN_SZ                             1

#define ROLE1_BEACON_TBTT_TIMER_ENABLE_MSK                           0x00000001
#define ROLE1_BEACON_TBTT_TIMER_ENABLE_I_MSK                         0xfffffffe
#define ROLE1_BEACON_TBTT_TIMER_ENABLE_SFT                           0
#define ROLE1_BEACON_TBTT_TIMER_ENABLE_HI                            0
#define ROLE1_BEACON_TBTT_TIMER_ENABLE_SZ                            1

#define ROLE1_BEACON_SENDER_MSK                                      0x00000002
#define ROLE1_BEACON_SENDER_I_MSK                                    0xfffffffd
#define ROLE1_BEACON_SENDER_SFT                                      1
#define ROLE1_BEACON_SENDER_HI                                       1
#define ROLE1_BEACON_SENDER_SZ                                       1

#define ROLE1_BEACON_TBTT_IN_TU_MSK                                  0x0000ffff
#define ROLE1_BEACON_TBTT_IN_TU_I_MSK                                0xffff0000
#define ROLE1_BEACON_TBTT_IN_TU_SFT                                  0
#define ROLE1_BEACON_TBTT_IN_TU_HI                                   15
#define ROLE1_BEACON_TBTT_IN_TU_SZ                                   16

#define RO_ROLE1_BEACON_TBTT_TIMER_COUNT_MSK                         0xffff0000
#define RO_ROLE1_BEACON_TBTT_TIMER_COUNT_I_MSK                       0x0000ffff
#define RO_ROLE1_BEACON_TBTT_TIMER_COUNT_SFT                         16
#define RO_ROLE1_BEACON_TBTT_TIMER_COUNT_HI                          31
#define RO_ROLE1_BEACON_TBTT_TIMER_COUNT_SZ                          16

#define ROLE1_BEACON_TBTT_TIMER_ALIGN_MSK                            0x00000001
#define ROLE1_BEACON_TBTT_TIMER_ALIGN_I_MSK                          0xfffffffe
#define ROLE1_BEACON_TBTT_TIMER_ALIGN_SFT                            0
#define ROLE1_BEACON_TBTT_TIMER_ALIGN_HI                             0
#define ROLE1_BEACON_TBTT_TIMER_ALIGN_SZ                             1

#define WMTPVAL_WIFI_RX_IDLE_MSK                                     0x000000ff
#define WMTPVAL_WIFI_RX_IDLE_I_MSK                                   0xffffff00
#define WMTPVAL_WIFI_RX_IDLE_SFT                                     0
#define WMTPVAL_WIFI_RX_IDLE_HI                                      7
#define WMTPVAL_WIFI_RX_IDLE_SZ                                      8

#define WMTPVAL_OVERWRITE_ASRXIDLE_ENABLE_MSK                        0x80000000
#define WMTPVAL_OVERWRITE_ASRXIDLE_ENABLE_I_MSK                      0x7fffffff
#define WMTPVAL_OVERWRITE_ASRXIDLE_ENABLE_SFT                        31
#define WMTPVAL_OVERWRITE_ASRXIDLE_ENABLE_HI                         31
#define WMTPVAL_OVERWRITE_ASRXIDLE_ENABLE_SZ                         1

#define WMTPVAL_WIFI_RX_CHECKING_MSK                                 0x0000ff00
#define WMTPVAL_WIFI_RX_CHECKING_I_MSK                               0xffff00ff
#define WMTPVAL_WIFI_RX_CHECKING_SFT                                 8
#define WMTPVAL_WIFI_RX_CHECKING_HI                                  15
#define WMTPVAL_WIFI_RX_CHECKING_SZ                                  8

#define WMTPVAL_WIFI_RX_IDLE_WAIT_RESPONSE_MSK                       0x00ff0000
#define WMTPVAL_WIFI_RX_IDLE_WAIT_RESPONSE_I_MSK                     0xff00ffff
#define WMTPVAL_WIFI_RX_IDLE_WAIT_RESPONSE_SFT                       16
#define WMTPVAL_WIFI_RX_IDLE_WAIT_RESPONSE_HI                        23
#define WMTPVAL_WIFI_RX_IDLE_WAIT_RESPONSE_SZ                        8

#define WMTPVAL_WIFI_RX_IDLE_WAIT_VITAL_MSK                          0xff000000
#define WMTPVAL_WIFI_RX_IDLE_WAIT_VITAL_I_MSK                        0x00ffffff
#define WMTPVAL_WIFI_RX_IDLE_WAIT_VITAL_SFT                          24
#define WMTPVAL_WIFI_RX_IDLE_WAIT_VITAL_HI                           31
#define WMTPVAL_WIFI_RX_IDLE_WAIT_VITAL_SZ                           8

#define WMTPVAL_WIFI_RX_ELSE_MSK                                     0x000000ff
#define WMTPVAL_WIFI_RX_ELSE_I_MSK                                   0xffffff00
#define WMTPVAL_WIFI_RX_ELSE_SFT                                     0
#define WMTPVAL_WIFI_RX_ELSE_HI                                      7
#define WMTPVAL_WIFI_RX_ELSE_SZ                                      8

#define WMTPVAL_WIFI_RX_WANTED_MSK                                   0x0000ff00
#define WMTPVAL_WIFI_RX_WANTED_I_MSK                                 0xffff00ff
#define WMTPVAL_WIFI_RX_WANTED_SFT                                   8
#define WMTPVAL_WIFI_RX_WANTED_HI                                    15
#define WMTPVAL_WIFI_RX_WANTED_SZ                                    8

#define WMTPVAL_WIFI_RX_RESPONSE_MSK                                 0x00ff0000
#define WMTPVAL_WIFI_RX_RESPONSE_I_MSK                               0xff00ffff
#define WMTPVAL_WIFI_RX_RESPONSE_SFT                                 16
#define WMTPVAL_WIFI_RX_RESPONSE_HI                                  23
#define WMTPVAL_WIFI_RX_RESPONSE_SZ                                  8

#define WMTPVAL_WIFI_RX_VITAL_MSK                                    0xff000000
#define WMTPVAL_WIFI_RX_VITAL_I_MSK                                  0x00ffffff
#define WMTPVAL_WIFI_RX_VITAL_SFT                                    24
#define WMTPVAL_WIFI_RX_VITAL_HI                                     31
#define WMTPVAL_WIFI_RX_VITAL_SZ                                     8

#define WMTPVAL_WIFI_TX_NORMAL_MSK                                   0x000000ff
#define WMTPVAL_WIFI_TX_NORMAL_I_MSK                                 0xffffff00
#define WMTPVAL_WIFI_TX_NORMAL_SFT                                   0
#define WMTPVAL_WIFI_TX_NORMAL_HI                                    7
#define WMTPVAL_WIFI_TX_NORMAL_SZ                                    8

#define WMTPVAL_WIFI_TX_RESPONSE_MSK                                 0x0000ff00
#define WMTPVAL_WIFI_TX_RESPONSE_I_MSK                               0xffff00ff
#define WMTPVAL_WIFI_TX_RESPONSE_SFT                                 8
#define WMTPVAL_WIFI_TX_RESPONSE_HI                                  15
#define WMTPVAL_WIFI_TX_RESPONSE_SZ                                  8

#define WMTPVAL_WIFI_TX_VITAL_MSK                                    0x00ff0000
#define WMTPVAL_WIFI_TX_VITAL_I_MSK                                  0xff00ffff
#define WMTPVAL_WIFI_TX_VITAL_SFT                                    16
#define WMTPVAL_WIFI_TX_VITAL_HI                                     23
#define WMTPVAL_WIFI_TX_VITAL_SZ                                     8

#define BTCX_MAC_RX_EXTEND_VAL_MSK                                   0x0000ffff
#define BTCX_MAC_RX_EXTEND_VAL_I_MSK                                 0xffff0000
#define BTCX_MAC_RX_EXTEND_VAL_SFT                                   0
#define BTCX_MAC_RX_EXTEND_VAL_HI                                    15
#define BTCX_MAC_RX_EXTEND_VAL_SZ                                    16

#define BTCX_MAC_RX_EXTEND_EN_MSK                                    0x00010000
#define BTCX_MAC_RX_EXTEND_EN_I_MSK                                  0xfffeffff
#define BTCX_MAC_RX_EXTEND_EN_SFT                                    16
#define BTCX_MAC_RX_EXTEND_EN_HI                                     16
#define BTCX_MAC_RX_EXTEND_EN_SZ                                     1

#define BTCX_MAC_EDCCA_EXTEND_EN_MSK                                 0x00020000
#define BTCX_MAC_EDCCA_EXTEND_EN_I_MSK                               0xfffdffff
#define BTCX_MAC_EDCCA_EXTEND_EN_SFT                                 17
#define BTCX_MAC_EDCCA_EXTEND_EN_HI                                  17
#define BTCX_MAC_EDCCA_EXTEND_EN_SZ                                  1

#define WMTP_AUTOPROMOTE_TX_BEACON_MSK                               0x00000001
#define WMTP_AUTOPROMOTE_TX_BEACON_I_MSK                             0xfffffffe
#define WMTP_AUTOPROMOTE_TX_BEACON_SFT                               0
#define WMTP_AUTOPROMOTE_TX_BEACON_HI                                0
#define WMTP_AUTOPROMOTE_TX_BEACON_SZ                                1

#define WMTP_FORPTA_TXCTS2SELF_MSK                                   0x00000002
#define WMTP_FORPTA_TXCTS2SELF_I_MSK                                 0xfffffffd
#define WMTP_FORPTA_TXCTS2SELF_SFT                                   1
#define WMTP_FORPTA_TXCTS2SELF_HI                                    1
#define WMTP_FORPTA_TXCTS2SELF_SZ                                    1

#define WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_ENABLE_MSK               0x00000010
#define WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_ENABLE_I_MSK             0xffffffef
#define WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_ENABLE_SFT               4
#define WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_ENABLE_HI                4
#define WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_ENABLE_SZ                1

#define WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_NUM_MSK                  0x00003f00
#define WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_NUM_I_MSK                0xffffc0ff
#define WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_NUM_SFT                  8
#define WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_NUM_HI                   13
#define WMTP_ROLE0_BEACON_RX_LOSS_TOLERANCE_NUM_SZ                   6

#define WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_ENABLE_MSK               0x00100000
#define WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_ENABLE_I_MSK             0xffefffff
#define WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_ENABLE_SFT               20
#define WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_ENABLE_HI                20
#define WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_ENABLE_SZ                1

#define WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_NUM_MSK                  0x3f000000
#define WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_NUM_I_MSK                0xc0ffffff
#define WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_NUM_SFT                  24
#define WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_NUM_HI                   29
#define WMTP_ROLE1_BEACON_RX_LOSS_TOLERANCE_NUM_SZ                   6

#define WMTP_BIST_MANUAL_ENABLE_MSK                                  0x00000001
#define WMTP_BIST_MANUAL_ENABLE_I_MSK                                0xfffffffe
#define WMTP_BIST_MANUAL_ENABLE_SFT                                  0
#define WMTP_BIST_MANUAL_ENABLE_HI                                   0
#define WMTP_BIST_MANUAL_ENABLE_SZ                                   1

#define WMTP_BIST_MANUAL_WIFI_MODE_MSK                               0x000001f0
#define WMTP_BIST_MANUAL_WIFI_MODE_I_MSK                             0xfffffe0f
#define WMTP_BIST_MANUAL_WIFI_MODE_SFT                               4
#define WMTP_BIST_MANUAL_WIFI_MODE_HI                                8
#define WMTP_BIST_MANUAL_WIFI_MODE_SZ                                5

#define WMTP_FORCE_WIFI_EN_MSK                                       0x00000001
#define WMTP_FORCE_WIFI_EN_I_MSK                                     0xfffffffe
#define WMTP_FORCE_WIFI_EN_SFT                                       0
#define WMTP_FORCE_WIFI_EN_HI                                        0
#define WMTP_FORCE_WIFI_EN_SZ                                        1

#define BLE_HALT_WIFI_MODE_MSK                                       0x00000002
#define BLE_HALT_WIFI_MODE_I_MSK                                     0xfffffffd
#define BLE_HALT_WIFI_MODE_SFT                                       1
#define BLE_HALT_WIFI_MODE_HI                                        1
#define BLE_HALT_WIFI_MODE_SZ                                        1

#define MACTRXTOWMTP_WIFI_RX_IDLE_MSK                                0x00000001
#define MACTRXTOWMTP_WIFI_RX_IDLE_I_MSK                              0xfffffffe
#define MACTRXTOWMTP_WIFI_RX_IDLE_SFT                                0
#define MACTRXTOWMTP_WIFI_RX_IDLE_HI                                 0
#define MACTRXTOWMTP_WIFI_RX_IDLE_SZ                                 1

#define MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_VITAL_MSK                     0x00000002
#define MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_VITAL_I_MSK                   0xfffffffd
#define MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_VITAL_SFT                     1
#define MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_VITAL_HI                      1
#define MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_VITAL_SZ                      1

#define MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_RESPONSE_MSK                  0x00000004
#define MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_RESPONSE_I_MSK                0xfffffffb
#define MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_RESPONSE_SFT                  2
#define MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_RESPONSE_HI                   2
#define MACTRXTOWMTP_WIFI_RX_IDLE_WAIT_RESPONSE_SZ                   1

#define MACTRXTOWMTP_WIFI_RX_CHECKING_MSK                            0x00000008
#define MACTRXTOWMTP_WIFI_RX_CHECKING_I_MSK                          0xfffffff7
#define MACTRXTOWMTP_WIFI_RX_CHECKING_SFT                            3
#define MACTRXTOWMTP_WIFI_RX_CHECKING_HI                             3
#define MACTRXTOWMTP_WIFI_RX_CHECKING_SZ                             1

#define MACTRXTOWMTP_WIFI_RX_VITAL_MSK                               0x00000010
#define MACTRXTOWMTP_WIFI_RX_VITAL_I_MSK                             0xffffffef
#define MACTRXTOWMTP_WIFI_RX_VITAL_SFT                               4
#define MACTRXTOWMTP_WIFI_RX_VITAL_HI                                4
#define MACTRXTOWMTP_WIFI_RX_VITAL_SZ                                1

#define MACTRXTOWMTP_WIFI_RX_RESPONSE_MSK                            0x00000020
#define MACTRXTOWMTP_WIFI_RX_RESPONSE_I_MSK                          0xffffffdf
#define MACTRXTOWMTP_WIFI_RX_RESPONSE_SFT                            5
#define MACTRXTOWMTP_WIFI_RX_RESPONSE_HI                             5
#define MACTRXTOWMTP_WIFI_RX_RESPONSE_SZ                             1

#define MACTRXTOWMTP_WIFI_RX_WANTED_MSK                              0x00000040
#define MACTRXTOWMTP_WIFI_RX_WANTED_I_MSK                            0xffffffbf
#define MACTRXTOWMTP_WIFI_RX_WANTED_SFT                              6
#define MACTRXTOWMTP_WIFI_RX_WANTED_HI                               6
#define MACTRXTOWMTP_WIFI_RX_WANTED_SZ                               1

#define MACTRXTOWMTP_WIFI_RX_ELSE_MSK                                0x00000080
#define MACTRXTOWMTP_WIFI_RX_ELSE_I_MSK                              0xffffff7f
#define MACTRXTOWMTP_WIFI_RX_ELSE_SFT                                7
#define MACTRXTOWMTP_WIFI_RX_ELSE_HI                                 7
#define MACTRXTOWMTP_WIFI_RX_ELSE_SZ                                 1

#define MACTRXTOWMTP_WIFI_TX_VITAL_MSK                               0x00000100
#define MACTRXTOWMTP_WIFI_TX_VITAL_I_MSK                             0xfffffeff
#define MACTRXTOWMTP_WIFI_TX_VITAL_SFT                               8
#define MACTRXTOWMTP_WIFI_TX_VITAL_HI                                8
#define MACTRXTOWMTP_WIFI_TX_VITAL_SZ                                1

#define MACTRXTOWMTP_WIFI_TX_RESPONSE_MSK                            0x00000200
#define MACTRXTOWMTP_WIFI_TX_RESPONSE_I_MSK                          0xfffffdff
#define MACTRXTOWMTP_WIFI_TX_RESPONSE_SFT                            9
#define MACTRXTOWMTP_WIFI_TX_RESPONSE_HI                             9
#define MACTRXTOWMTP_WIFI_TX_RESPONSE_SZ                             1

#define MACTRXTOWMTP_WIFI_TX_NORMAL_MSK                              0x00000400
#define MACTRXTOWMTP_WIFI_TX_NORMAL_I_MSK                            0xfffffbff
#define MACTRXTOWMTP_WIFI_TX_NORMAL_SFT                              10
#define MACTRXTOWMTP_WIFI_TX_NORMAL_HI                               10
#define MACTRXTOWMTP_WIFI_TX_NORMAL_SZ                               1

#define WMTPTOPTA_WIFI_PRIORITY_MSK                                  0x000000ff
#define WMTPTOPTA_WIFI_PRIORITY_I_MSK                                0xffffff00
#define WMTPTOPTA_WIFI_PRIORITY_SFT                                  0
#define WMTPTOPTA_WIFI_PRIORITY_HI                                   7
#define WMTPTOPTA_WIFI_PRIORITY_SZ                                   8

#define PTATOWMTP_BT_BUSY_MSK                                        0x00000100
#define PTATOWMTP_BT_BUSY_I_MSK                                      0xfffffeff
#define PTATOWMTP_BT_BUSY_SFT                                        8
#define PTATOWMTP_BT_BUSY_HI                                         8
#define PTATOWMTP_BT_BUSY_SZ                                         1

#define PTATOWMTP_WIFI_GRANT_MSK                                     0x00000200
#define PTATOWMTP_WIFI_GRANT_I_MSK                                   0xfffffdff
#define PTATOWMTP_WIFI_GRANT_SFT                                     9
#define PTATOWMTP_WIFI_GRANT_HI                                      9
#define PTATOWMTP_WIFI_GRANT_SZ                                      1

#define PTATOWMTP_WIFI_RF_READY_MSK                                  0x00000400
#define PTATOWMTP_WIFI_RF_READY_I_MSK                                0xfffffbff
#define PTATOWMTP_WIFI_RF_READY_SFT                                  10
#define PTATOWMTP_WIFI_RF_READY_HI                                   10
#define PTATOWMTP_WIFI_RF_READY_SZ                                   1

#define PTATOWMTP_WIFI_RX_ABORT_INT_MSK                              0x00000800
#define PTATOWMTP_WIFI_RX_ABORT_INT_I_MSK                            0xfffff7ff
#define PTATOWMTP_WIFI_RX_ABORT_INT_SFT                              11
#define PTATOWMTP_WIFI_RX_ABORT_INT_HI                               11
#define PTATOWMTP_WIFI_RX_ABORT_INT_SZ                               1

#define PTATOWMTP_WIFI_TX_ABORT_INT_MSK                              0x00001000
#define PTATOWMTP_WIFI_TX_ABORT_INT_I_MSK                            0xffffefff
#define PTATOWMTP_WIFI_TX_ABORT_INT_SFT                              12
#define PTATOWMTP_WIFI_TX_ABORT_INT_HI                               12
#define PTATOWMTP_WIFI_TX_ABORT_INT_SZ                               1

#define WMTPTOPTA_WIFI_RX_MSK                                        0x00002000
#define WMTPTOPTA_WIFI_RX_I_MSK                                      0xffffdfff
#define WMTPTOPTA_WIFI_RX_SFT                                        13
#define WMTPTOPTA_WIFI_RX_HI                                         13
#define WMTPTOPTA_WIFI_RX_SZ                                         1

#define WMTPTOPTA_WIFI_TX_MSK                                        0x00004000
#define WMTPTOPTA_WIFI_TX_I_MSK                                      0xffffbfff
#define WMTPTOPTA_WIFI_TX_SFT                                        14
#define WMTPTOPTA_WIFI_TX_HI                                         14
#define WMTPTOPTA_WIFI_TX_SZ                                         1

#define PTATOWMTP_CURRENT_BT_END_TIME_MSK                            0x0fff0000
#define PTATOWMTP_CURRENT_BT_END_TIME_I_MSK                          0xf000ffff
#define PTATOWMTP_CURRENT_BT_END_TIME_SFT                            16
#define PTATOWMTP_CURRENT_BT_END_TIME_HI                             27
#define PTATOWMTP_CURRENT_BT_END_TIME_SZ                             12

#define SCRT_BIP_EXCEPTION_MSK                                       0x00000001
#define SCRT_BIP_EXCEPTION_I_MSK                                     0xfffffffe
#define SCRT_BIP_EXCEPTION_SFT                                       0
#define SCRT_BIP_EXCEPTION_HI                                        0
#define SCRT_BIP_EXCEPTION_SZ                                        1

#define PMF_MODE_MSK                                                 0x00000002
#define PMF_MODE_I_MSK                                               0xfffffffd
#define PMF_MODE_SFT                                                 1
#define PMF_MODE_HI                                                  1
#define PMF_MODE_SZ                                                  1

#define BT_COEXIST_EN_MSK                                            0x00000001
#define BT_COEXIST_EN_I_MSK                                          0xfffffffe
#define BT_COEXIST_EN_SFT                                            0
#define BT_COEXIST_EN_HI                                             0
#define BT_COEXIST_EN_SZ                                             1

#define BT_ONLY_MODE_MSK                                             0x00000002
#define BT_ONLY_MODE_I_MSK                                           0xfffffffd
#define BT_ONLY_MODE_SFT                                             1
#define BT_ONLY_MODE_HI                                              1
#define BT_ONLY_MODE_SZ                                              1

#define BTCX_MODE_MSK                                                0x00000070
#define BTCX_MODE_I_MSK                                              0xffffff8f
#define BTCX_MODE_SFT                                                4
#define BTCX_MODE_HI                                                 6
#define BTCX_MODE_SZ                                                 3

#define BT_PTI_BIT_NUM_MSK                                           0x00000100
#define BT_PTI_BIT_NUM_I_MSK                                         0xfffffeff
#define BT_PTI_BIT_NUM_SFT                                           8
#define BT_PTI_BIT_NUM_HI                                            8
#define BT_PTI_BIT_NUM_SZ                                            1

#define BTCX_WIFI_PAD_BIT_SEL_MSK                                    0x00001000
#define BTCX_WIFI_PAD_BIT_SEL_I_MSK                                  0xffffefff
#define BTCX_WIFI_PAD_BIT_SEL_SFT                                    12
#define BTCX_WIFI_PAD_BIT_SEL_HI                                     12
#define BTCX_WIFI_PAD_BIT_SEL_SZ                                     1

#define ANT_SW_MANUAL_EN_MSK                                         0x00000001
#define ANT_SW_MANUAL_EN_I_MSK                                       0xfffffffe
#define ANT_SW_MANUAL_EN_SFT                                         0
#define ANT_SW_MANUAL_EN_HI                                          0
#define ANT_SW_MANUAL_EN_SZ                                          1

#define MANUL_SW_WL_TX_MSK                                           0x00000002
#define MANUL_SW_WL_TX_I_MSK                                         0xfffffffd
#define MANUL_SW_WL_TX_SFT                                           1
#define MANUL_SW_WL_TX_HI                                            1
#define MANUL_SW_WL_TX_SZ                                            1

#define MANUL_SW_WL_RX_MSK                                           0x00000004
#define MANUL_SW_WL_RX_I_MSK                                         0xfffffffb
#define MANUL_SW_WL_RX_SFT                                           2
#define MANUL_SW_WL_RX_HI                                            2
#define MANUL_SW_WL_RX_SZ                                            1

#define MANUL_SW_BT_MSK                                              0x00000008
#define MANUL_SW_BT_I_MSK                                            0xfffffff7
#define MANUL_SW_BT_SFT                                              3
#define MANUL_SW_BT_HI                                               3
#define MANUL_SW_BT_SZ                                               1

#define WIFI_TX_SW_POL_MSK                                           0x00000010
#define WIFI_TX_SW_POL_I_MSK                                         0xffffffef
#define WIFI_TX_SW_POL_SFT                                           4
#define WIFI_TX_SW_POL_HI                                            4
#define WIFI_TX_SW_POL_SZ                                            1

#define WIFI_RX_SW_POL_MSK                                           0x00000020
#define WIFI_RX_SW_POL_I_MSK                                         0xffffffdf
#define WIFI_RX_SW_POL_SFT                                           5
#define WIFI_RX_SW_POL_HI                                            5
#define WIFI_RX_SW_POL_SZ                                            1

#define BT_SW_POL_MSK                                                0x00000040
#define BT_SW_POL_I_MSK                                              0xffffffbf
#define BT_SW_POL_SFT                                                6
#define BT_SW_POL_HI                                                 6
#define BT_SW_POL_SZ                                                 1

#define SWITCH_1P2T_EN_MSK                                           0x00000080
#define SWITCH_1P2T_EN_I_MSK                                         0xffffff7f
#define SWITCH_1P2T_EN_SFT                                           7
#define SWITCH_1P2T_EN_HI                                            7
#define SWITCH_1P2T_EN_SZ                                            1

#define BT_IN_PROCESS_POL_MSK                                        0x00000100
#define BT_IN_PROCESS_POL_I_MSK                                      0xfffffeff
#define BT_IN_PROCESS_POL_SFT                                        8
#define BT_IN_PROCESS_POL_HI                                         8
#define BT_IN_PROCESS_POL_SZ                                         1

#define BT_TX_POL_MSK                                                0x00000200
#define BT_TX_POL_I_MSK                                              0xfffffdff
#define BT_TX_POL_SFT                                                9
#define BT_TX_POL_HI                                                 9
#define BT_TX_POL_SZ                                                 1

#define BT_RX_POL_MSK                                                0x00000400
#define BT_RX_POL_I_MSK                                              0xfffffbff
#define BT_RX_POL_SFT                                                10
#define BT_RX_POL_HI                                                 10
#define BT_RX_POL_SZ                                                 1

#define WIFI_TX_POL_MSK                                              0x00000800
#define WIFI_TX_POL_I_MSK                                            0xfffff7ff
#define WIFI_TX_POL_SFT                                              11
#define WIFI_TX_POL_HI                                               11
#define WIFI_TX_POL_SZ                                               1

#define WIFI_RX_POL_MSK                                              0x00001000
#define WIFI_RX_POL_I_MSK                                            0xffffefff
#define WIFI_RX_POL_SFT                                              12
#define WIFI_RX_POL_HI                                               12
#define WIFI_RX_POL_SZ                                               1

#define BT_PTI0_POL_MSK                                              0x00002000
#define BT_PTI0_POL_I_MSK                                            0xffffdfff
#define BT_PTI0_POL_SFT                                              13
#define BT_PTI0_POL_HI                                               13
#define BT_PTI0_POL_SZ                                               1

#define BT_PTI1_POL_MSK                                              0x00004000
#define BT_PTI1_POL_I_MSK                                            0xffffbfff
#define BT_PTI1_POL_SFT                                              14
#define BT_PTI1_POL_HI                                               14
#define BT_PTI1_POL_SZ                                               1

#define BT_PTI2_POL_MSK                                              0x00008000
#define BT_PTI2_POL_I_MSK                                            0xffff7fff
#define BT_PTI2_POL_SFT                                              15
#define BT_PTI2_POL_HI                                               15
#define BT_PTI2_POL_SZ                                               1

#define BT_PTI3_POL_MSK                                              0x00010000
#define BT_PTI3_POL_I_MSK                                            0xfffeffff
#define BT_PTI3_POL_SFT                                              16
#define BT_PTI3_POL_HI                                               16
#define BT_PTI3_POL_SZ                                               1

#define DUAL_ANTENNA_EN_MSK                                          0x00000001
#define DUAL_ANTENNA_EN_I_MSK                                        0xfffffffe
#define DUAL_ANTENNA_EN_SFT                                          0
#define DUAL_ANTENNA_EN_HI                                           0
#define DUAL_ANTENNA_EN_SZ                                           1

#define DUAL_ANT_ABORT_SEL_MSK                                       0x000000f0
#define DUAL_ANT_ABORT_SEL_I_MSK                                     0xffffff0f
#define DUAL_ANT_ABORT_SEL_SFT                                       4
#define DUAL_ANT_ABORT_SEL_HI                                        7
#define DUAL_ANT_ABORT_SEL_SZ                                        4

#define ANT_WLAN_TX_SWITCH_MSK                                       0x00000001
#define ANT_WLAN_TX_SWITCH_I_MSK                                     0xfffffffe
#define ANT_WLAN_TX_SWITCH_SFT                                       0
#define ANT_WLAN_TX_SWITCH_HI                                        0
#define ANT_WLAN_TX_SWITCH_SZ                                        1

#define ANT_WLAN_RX_SWITCH_MSK                                       0x00000002
#define ANT_WLAN_RX_SWITCH_I_MSK                                     0xfffffffd
#define ANT_WLAN_RX_SWITCH_SFT                                       1
#define ANT_WLAN_RX_SWITCH_HI                                        1
#define ANT_WLAN_RX_SWITCH_SZ                                        1

#define ANT_BT_SWITCH_MSK                                            0x00000004
#define ANT_BT_SWITCH_I_MSK                                          0xfffffffb
#define ANT_BT_SWITCH_SFT                                            2
#define ANT_BT_SWITCH_HI                                             2
#define ANT_BT_SWITCH_SZ                                             1

#define WIFI_GRANT_MSK                                               0x00000010
#define WIFI_GRANT_I_MSK                                             0xffffffef
#define WIFI_GRANT_SFT                                               4
#define WIFI_GRANT_HI                                                4
#define WIFI_GRANT_SZ                                                1

#define BT_GRANT_MSK                                                 0x00000020
#define BT_GRANT_I_MSK                                               0xffffffdf
#define BT_GRANT_SFT                                                 5
#define BT_GRANT_HI                                                  5
#define BT_GRANT_SZ                                                  1

#define WIFI_REQ_MSK_MSK                                             0x00000003
#define WIFI_REQ_MSK_I_MSK                                           0xfffffffc
#define WIFI_REQ_MSK_SFT                                             0
#define WIFI_REQ_MSK_HI                                              1
#define WIFI_REQ_MSK_SZ                                              2

#define BT_REQ_MSK_MSK                                               0x00000030
#define BT_REQ_MSK_I_MSK                                             0xffffffcf
#define BT_REQ_MSK_SFT                                               4
#define BT_REQ_MSK_HI                                                5
#define BT_REQ_MSK_SZ                                                2

#define FORCE_USE_BT_MSK                                             0x00000300
#define FORCE_USE_BT_I_MSK                                           0xfffffcff
#define FORCE_USE_BT_SFT                                             8
#define FORCE_USE_BT_HI                                              9
#define FORCE_USE_BT_SZ                                              2

#define FORCE_USE_WIFI_MSK                                           0x00003000
#define FORCE_USE_WIFI_I_MSK                                         0xffffcfff
#define FORCE_USE_WIFI_SFT                                           12
#define FORCE_USE_WIFI_HI                                            13
#define FORCE_USE_WIFI_SZ                                            2

#define BT_WIFI_PRI_EQUAL_SEL_MSK                                    0x00010000
#define BT_WIFI_PRI_EQUAL_SEL_I_MSK                                  0xfffeffff
#define BT_WIFI_PRI_EQUAL_SEL_SFT                                    16
#define BT_WIFI_PRI_EQUAL_SEL_HI                                     16
#define BT_WIFI_PRI_EQUAL_SEL_SZ                                     1

#define PRI_CHANGE_IMM_EN_MSK                                        0x00100000
#define PRI_CHANGE_IMM_EN_I_MSK                                      0xffefffff
#define PRI_CHANGE_IMM_EN_SFT                                        20
#define PRI_CHANGE_IMM_EN_HI                                         20
#define PRI_CHANGE_IMM_EN_SZ                                         1

#define BT_PRI_WEIGHT_BASE_MSK                                       0x0000003f
#define BT_PRI_WEIGHT_BASE_I_MSK                                     0xffffffc0
#define BT_PRI_WEIGHT_BASE_SFT                                       0
#define BT_PRI_WEIGHT_BASE_HI                                        5
#define BT_PRI_WEIGHT_BASE_SZ                                        6

#define WIFI_PRI_WEIGHT_BASE_MSK                                     0x00003f00
#define WIFI_PRI_WEIGHT_BASE_I_MSK                                   0xffffc0ff
#define WIFI_PRI_WEIGHT_BASE_SFT                                     8
#define WIFI_PRI_WEIGHT_BASE_HI                                      13
#define WIFI_PRI_WEIGHT_BASE_SZ                                      6

#define EXT_BT_PRI_WEIGHT_MSK                                        0x003f0000
#define EXT_BT_PRI_WEIGHT_I_MSK                                      0xffc0ffff
#define EXT_BT_PRI_WEIGHT_SFT                                        16
#define EXT_BT_PRI_WEIGHT_HI                                         21
#define EXT_BT_PRI_WEIGHT_SZ                                         6

#define FW_BT_HIGH_PRI_WEIGHT_MSK                                    0x0000003f
#define FW_BT_HIGH_PRI_WEIGHT_I_MSK                                  0xffffffc0
#define FW_BT_HIGH_PRI_WEIGHT_SFT                                    0
#define FW_BT_HIGH_PRI_WEIGHT_HI                                     5
#define FW_BT_HIGH_PRI_WEIGHT_SZ                                     6

#define FW_WIFI_HIGH_PRI_WEIGHT_MSK                                  0x00003f00
#define FW_WIFI_HIGH_PRI_WEIGHT_I_MSK                                0xffffc0ff
#define FW_WIFI_HIGH_PRI_WEIGHT_SFT                                  8
#define FW_WIFI_HIGH_PRI_WEIGHT_HI                                   13
#define FW_WIFI_HIGH_PRI_WEIGHT_SZ                                   6

#define WIFI_PRI_WEIGHT_MSK                                          0x000000ff
#define WIFI_PRI_WEIGHT_I_MSK                                        0xffffff00
#define WIFI_PRI_WEIGHT_SFT                                          0
#define WIFI_PRI_WEIGHT_HI                                           7
#define WIFI_PRI_WEIGHT_SZ                                           8

#define BT_PRI_WEIGHT_MSK                                            0x0000ff00
#define BT_PRI_WEIGHT_I_MSK                                          0xffff00ff
#define BT_PRI_WEIGHT_SFT                                            8
#define BT_PRI_WEIGHT_HI                                             15
#define BT_PRI_WEIGHT_SZ                                             8

#define BT_3WIRE_PRI_SMP_TIME_MSK                                    0x000000ff
#define BT_3WIRE_PRI_SMP_TIME_I_MSK                                  0xffffff00
#define BT_3WIRE_PRI_SMP_TIME_SFT                                    0
#define BT_3WIRE_PRI_SMP_TIME_HI                                     7
#define BT_3WIRE_PRI_SMP_TIME_SZ                                     8

#define BT_3WIRE_STA_SMP_TIME_MSK                                    0x0000ff00
#define BT_3WIRE_STA_SMP_TIME_I_MSK                                  0xffff00ff
#define BT_3WIRE_STA_SMP_TIME_SFT                                    8
#define BT_3WIRE_STA_SMP_TIME_HI                                     15
#define BT_3WIRE_STA_SMP_TIME_SZ                                     8

#define BT_HIGH_PRI_PERIOD_SEL_MSK                                   0x00000003
#define BT_HIGH_PRI_PERIOD_SEL_I_MSK                                 0xfffffffc
#define BT_HIGH_PRI_PERIOD_SEL_SFT                                   0
#define BT_HIGH_PRI_PERIOD_SEL_HI                                    1
#define BT_HIGH_PRI_PERIOD_SEL_SZ                                    2

#define BTCX_AUTO_HIGH_DUTY_EN_MSK                                   0x00000010
#define BTCX_AUTO_HIGH_DUTY_EN_I_MSK                                 0xffffffef
#define BTCX_AUTO_HIGH_DUTY_EN_SFT                                   4
#define BTCX_AUTO_HIGH_DUTY_EN_HI                                    4
#define BTCX_AUTO_HIGH_DUTY_EN_SZ                                    1

#define BT_AUTO_HIGH_PRI_PERIOD_MSK                                  0xffffffff
#define BT_AUTO_HIGH_PRI_PERIOD_I_MSK                                0x00000000
#define BT_AUTO_HIGH_PRI_PERIOD_SFT                                  0
#define BT_AUTO_HIGH_PRI_PERIOD_HI                                   31
#define BT_AUTO_HIGH_PRI_PERIOD_SZ                                   32

#define WIFI_AUTO_HIGH_PRI_PERIOD_MSK                                0xffffffff
#define WIFI_AUTO_HIGH_PRI_PERIOD_I_MSK                              0x00000000
#define WIFI_AUTO_HIGH_PRI_PERIOD_SFT                                0
#define WIFI_AUTO_HIGH_PRI_PERIOD_HI                                 31
#define WIFI_AUTO_HIGH_PRI_PERIOD_SZ                                 32

#define BTCX_SCHEDULE_SEED1_MSK                                      0x000000ff
#define BTCX_SCHEDULE_SEED1_I_MSK                                    0xffffff00
#define BTCX_SCHEDULE_SEED1_SFT                                      0
#define BTCX_SCHEDULE_SEED1_HI                                       7
#define BTCX_SCHEDULE_SEED1_SZ                                       8

#define BTCX_SCHEDULE_SEED2_MSK                                      0x00ff0000
#define BTCX_SCHEDULE_SEED2_I_MSK                                    0xff00ffff
#define BTCX_SCHEDULE_SEED2_SFT                                      16
#define BTCX_SCHEDULE_SEED2_HI                                       23
#define BTCX_SCHEDULE_SEED2_SZ                                       8

#define BT_3WIRE_REQ_MSK                                             0x00000001
#define BT_3WIRE_REQ_I_MSK                                           0xfffffffe
#define BT_3WIRE_REQ_SFT                                             0
#define BT_3WIRE_REQ_HI                                              0
#define BT_3WIRE_REQ_SZ                                              1

#define BT_3WIRE_PRI_MSK                                             0x00000002
#define BT_3WIRE_PRI_I_MSK                                           0xfffffffd
#define BT_3WIRE_PRI_SFT                                             1
#define BT_3WIRE_PRI_HI                                              1
#define BT_3WIRE_PRI_SZ                                              1

#define BT_3WIRE_WLAN_ACT_MSK                                        0x00000004
#define BT_3WIRE_WLAN_ACT_I_MSK                                      0xfffffffb
#define BT_3WIRE_WLAN_ACT_SFT                                        2
#define BT_3WIRE_WLAN_ACT_HI                                         2
#define BT_3WIRE_WLAN_ACT_SZ                                         1

#define BT_3WIRE_TX_MSK                                              0x00000008
#define BT_3WIRE_TX_I_MSK                                            0xfffffff7
#define BT_3WIRE_TX_SFT                                              3
#define BT_3WIRE_TX_HI                                               3
#define BT_3WIRE_TX_SZ                                               1

#define BT_3WIRE_RX_MSK                                              0x00000010
#define BT_3WIRE_RX_I_MSK                                            0xffffffef
#define BT_3WIRE_RX_SFT                                              4
#define BT_3WIRE_RX_HI                                               4
#define BT_3WIRE_RX_SZ                                               1

#define BT_REQ_CNT_NOT_EQ_MSK                                        0x00000020
#define BT_REQ_CNT_NOT_EQ_I_MSK                                      0xffffffdf
#define BT_REQ_CNT_NOT_EQ_SFT                                        5
#define BT_REQ_CNT_NOT_EQ_HI                                         5
#define BT_REQ_CNT_NOT_EQ_SZ                                         1

#define WIFI_CNT_MSK                                                 0x0000ffff
#define WIFI_CNT_I_MSK                                               0xffff0000
#define WIFI_CNT_SFT                                                 0
#define WIFI_CNT_HI                                                  15
#define WIFI_CNT_SZ                                                  16

#define BT_CNT_MSK                                                   0xffff0000
#define BT_CNT_I_MSK                                                 0x0000ffff
#define BT_CNT_SFT                                                   16
#define BT_CNT_HI                                                    31
#define BT_CNT_SZ                                                    16

#define BT_TX_CNT_MSK                                                0x0000ffff
#define BT_TX_CNT_I_MSK                                              0xffff0000
#define BT_TX_CNT_SFT                                                0
#define BT_TX_CNT_HI                                                 15
#define BT_TX_CNT_SZ                                                 16

#define BT_RX_CNT_MSK                                                0xffff0000
#define BT_RX_CNT_I_MSK                                              0x0000ffff
#define BT_RX_CNT_SFT                                                16
#define BT_RX_CNT_HI                                                 31
#define BT_RX_CNT_SZ                                                 16

#define WIFI_TX_CNT_MSK                                              0x0000ffff
#define WIFI_TX_CNT_I_MSK                                            0xffff0000
#define WIFI_TX_CNT_SFT                                              0
#define WIFI_TX_CNT_HI                                               15
#define WIFI_TX_CNT_SZ                                               16

#define WIFI_RX_CNT_MSK                                              0xffff0000
#define WIFI_RX_CNT_I_MSK                                            0x0000ffff
#define WIFI_RX_CNT_SFT                                              16
#define WIFI_RX_CNT_HI                                               31
#define WIFI_RX_CNT_SZ                                               16

#define BT_BREAK_WIFI_CNT_MSK                                        0x0000ffff
#define BT_BREAK_WIFI_CNT_I_MSK                                      0xffff0000
#define BT_BREAK_WIFI_CNT_SFT                                        0
#define BT_BREAK_WIFI_CNT_HI                                         15
#define BT_BREAK_WIFI_CNT_SZ                                         16

#define WIFI_BREAK_BT_CNT_MSK                                        0xffff0000
#define WIFI_BREAK_BT_CNT_I_MSK                                      0x0000ffff
#define WIFI_BREAK_BT_CNT_SFT                                        16
#define WIFI_BREAK_BT_CNT_HI                                         31
#define WIFI_BREAK_BT_CNT_SZ                                         16

#define BTCX_TRANS_CNT_EN_MSK                                        0x00000001
#define BTCX_TRANS_CNT_EN_I_MSK                                      0xfffffffe
#define BTCX_TRANS_CNT_EN_SFT                                        0
#define BTCX_TRANS_CNT_EN_HI                                         0
#define BTCX_TRANS_CNT_EN_SZ                                         1

#define WIFI_CNT_CLR_MSK                                             0x00000010
#define WIFI_CNT_CLR_I_MSK                                           0xffffffef
#define WIFI_CNT_CLR_SFT                                             4
#define WIFI_CNT_CLR_HI                                              4
#define WIFI_CNT_CLR_SZ                                              1

#define BT_CNT_CLR_MSK                                               0x00000020
#define BT_CNT_CLR_I_MSK                                             0xffffffdf
#define BT_CNT_CLR_SFT                                               5
#define BT_CNT_CLR_HI                                                5
#define BT_CNT_CLR_SZ                                                1

#define BT_TX_CNT_CLR_MSK                                            0x00000040
#define BT_TX_CNT_CLR_I_MSK                                          0xffffffbf
#define BT_TX_CNT_CLR_SFT                                            6
#define BT_TX_CNT_CLR_HI                                             6
#define BT_TX_CNT_CLR_SZ                                             1

#define BT_RX_CNT_CLR_MSK                                            0x00000080
#define BT_RX_CNT_CLR_I_MSK                                          0xffffff7f
#define BT_RX_CNT_CLR_SFT                                            7
#define BT_RX_CNT_CLR_HI                                             7
#define BT_RX_CNT_CLR_SZ                                             1

#define WIFI_TX_CNT_CLR_MSK                                          0x00000100
#define WIFI_TX_CNT_CLR_I_MSK                                        0xfffffeff
#define WIFI_TX_CNT_CLR_SFT                                          8
#define WIFI_TX_CNT_CLR_HI                                           8
#define WIFI_TX_CNT_CLR_SZ                                           1

#define WIFI_RX_CNT_CLR_MSK                                          0x00000200
#define WIFI_RX_CNT_CLR_I_MSK                                        0xfffffdff
#define WIFI_RX_CNT_CLR_SFT                                          9
#define WIFI_RX_CNT_CLR_HI                                           9
#define WIFI_RX_CNT_CLR_SZ                                           1

#define BT_BREAK_WIFI_CNT_CLR_MSK                                    0x00000400
#define BT_BREAK_WIFI_CNT_CLR_I_MSK                                  0xfffffbff
#define BT_BREAK_WIFI_CNT_CLR_SFT                                    10
#define BT_BREAK_WIFI_CNT_CLR_HI                                     10
#define BT_BREAK_WIFI_CNT_CLR_SZ                                     1

#define WIFI_BREAK_BT_CNT_CLR_MSK                                    0x00000800
#define WIFI_BREAK_BT_CNT_CLR_I_MSK                                  0xfffff7ff
#define WIFI_BREAK_BT_CNT_CLR_SFT                                    11
#define WIFI_BREAK_BT_CNT_CLR_HI                                     11
#define WIFI_BREAK_BT_CNT_CLR_SZ                                     1

#define BT_REQ_CNT_CLR_MSK                                           0x00001000
#define BT_REQ_CNT_CLR_I_MSK                                         0xffffefff
#define BT_REQ_CNT_CLR_SFT                                           12
#define BT_REQ_CNT_CLR_HI                                            12
#define BT_REQ_CNT_CLR_SZ                                            1

#define BT_REQ_NOT_GRANT_CNT_CLR_MSK                                 0x00002000
#define BT_REQ_NOT_GRANT_CNT_CLR_I_MSK                               0xffffdfff
#define BT_REQ_NOT_GRANT_CNT_CLR_SFT                                 13
#define BT_REQ_NOT_GRANT_CNT_CLR_HI                                  13
#define BT_REQ_NOT_GRANT_CNT_CLR_SZ                                  1

#define BT_3WIRE_EXT_REQ_CNT_CLR_MSK                                 0x00004000
#define BT_3WIRE_EXT_REQ_CNT_CLR_I_MSK                               0xffffbfff
#define BT_3WIRE_EXT_REQ_CNT_CLR_SFT                                 14
#define BT_3WIRE_EXT_REQ_CNT_CLR_HI                                  14
#define BT_3WIRE_EXT_REQ_CNT_CLR_SZ                                  1

#define BT_REQ_CNT_NOT_EQ_CLR_MSK                                    0x00008000
#define BT_REQ_CNT_NOT_EQ_CLR_I_MSK                                  0xffff7fff
#define BT_REQ_CNT_NOT_EQ_CLR_SFT                                    15
#define BT_REQ_CNT_NOT_EQ_CLR_HI                                     15
#define BT_REQ_CNT_NOT_EQ_CLR_SZ                                     1

#define BTCX_BAND_SMP_CNT_EN_MSK                                     0x00000001
#define BTCX_BAND_SMP_CNT_EN_I_MSK                                   0xfffffffe
#define BTCX_BAND_SMP_CNT_EN_SFT                                     0
#define BTCX_BAND_SMP_CNT_EN_HI                                      0
#define BTCX_BAND_SMP_CNT_EN_SZ                                      1

#define BTCX_BAND_SMP_CNT_CLR_MSK                                    0x00000010
#define BTCX_BAND_SMP_CNT_CLR_I_MSK                                  0xffffffef
#define BTCX_BAND_SMP_CNT_CLR_SFT                                    4
#define BTCX_BAND_SMP_CNT_CLR_HI                                     4
#define BTCX_BAND_SMP_CNT_CLR_SZ                                     1

#define BTCX_BAND_SMP_TIME_RANGE_MSK                                 0xffffffff
#define BTCX_BAND_SMP_TIME_RANGE_I_MSK                               0x00000000
#define BTCX_BAND_SMP_TIME_RANGE_SFT                                 0
#define BTCX_BAND_SMP_TIME_RANGE_HI                                  31
#define BTCX_BAND_SMP_TIME_RANGE_SZ                                  32

#define BTCX_BAND_SMP_TICK_TIME_MSK                                  0x0000ffff
#define BTCX_BAND_SMP_TICK_TIME_I_MSK                                0xffff0000
#define BTCX_BAND_SMP_TICK_TIME_SFT                                  0
#define BTCX_BAND_SMP_TICK_TIME_HI                                   15
#define BTCX_BAND_SMP_TICK_TIME_SZ                                   16

#define CURR_BTCX_BAND_SMP_TIME_MSK                                  0xffffffff
#define CURR_BTCX_BAND_SMP_TIME_I_MSK                                0x00000000
#define CURR_BTCX_BAND_SMP_TIME_SFT                                  0
#define CURR_BTCX_BAND_SMP_TIME_HI                                   31
#define CURR_BTCX_BAND_SMP_TIME_SZ                                   32

#define BTCX_BAND_SMP_BT_CNT_MSK                                     0xffffffff
#define BTCX_BAND_SMP_BT_CNT_I_MSK                                   0x00000000
#define BTCX_BAND_SMP_BT_CNT_SFT                                     0
#define BTCX_BAND_SMP_BT_CNT_HI                                      31
#define BTCX_BAND_SMP_BT_CNT_SZ                                      32

#define BTCX_BAND_SMP_WIFI_CNT_MSK                                   0xffffffff
#define BTCX_BAND_SMP_WIFI_CNT_I_MSK                                 0x00000000
#define BTCX_BAND_SMP_WIFI_CNT_SFT                                   0
#define BTCX_BAND_SMP_WIFI_CNT_HI                                    31
#define BTCX_BAND_SMP_WIFI_CNT_SZ                                    32

#define BTCX_BAND_SMP_NO_CONN_CNT_MSK                                0xffffffff
#define BTCX_BAND_SMP_NO_CONN_CNT_I_MSK                              0x00000000
#define BTCX_BAND_SMP_NO_CONN_CNT_SFT                                0
#define BTCX_BAND_SMP_NO_CONN_CNT_HI                                 31
#define BTCX_BAND_SMP_NO_CONN_CNT_SZ                                 32

#define BT_REQ_CNT_MSK                                               0x0000ffff
#define BT_REQ_CNT_I_MSK                                             0xffff0000
#define BT_REQ_CNT_SFT                                               0
#define BT_REQ_CNT_HI                                                15
#define BT_REQ_CNT_SZ                                                16

#define BT_REQ_NOT_GRANT_CNT_MSK                                     0xffff0000
#define BT_REQ_NOT_GRANT_CNT_I_MSK                                   0x0000ffff
#define BT_REQ_NOT_GRANT_CNT_SFT                                     16
#define BT_REQ_NOT_GRANT_CNT_HI                                      31
#define BT_REQ_NOT_GRANT_CNT_SZ                                      16

#define BT_LONG_REQ_DET_EN_MSK                                       0x00000001
#define BT_LONG_REQ_DET_EN_I_MSK                                     0xfffffffe
#define BT_LONG_REQ_DET_EN_SFT                                       0
#define BT_LONG_REQ_DET_EN_HI                                        0
#define BT_LONG_REQ_DET_EN_SZ                                        1

#define BT_LONG_REQ_MASK_MSK                                         0x00000002
#define BT_LONG_REQ_MASK_I_MSK                                       0xfffffffd
#define BT_LONG_REQ_MASK_SFT                                         1
#define BT_LONG_REQ_MASK_HI                                          1
#define BT_LONG_REQ_MASK_SZ                                          1

#define BT_LONG_REQ_MASK_CLR_MSK                                     0x00000004
#define BT_LONG_REQ_MASK_CLR_I_MSK                                   0xfffffffb
#define BT_LONG_REQ_MASK_CLR_SFT                                     2
#define BT_LONG_REQ_MASK_CLR_HI                                      2
#define BT_LONG_REQ_MASK_CLR_SZ                                      1

#define BT_LONG_REQ_TIMER_MSK                                        0x00000ff0
#define BT_LONG_REQ_TIMER_I_MSK                                      0xfffff00f
#define BT_LONG_REQ_TIMER_SFT                                        4
#define BT_LONG_REQ_TIMER_HI                                         11
#define BT_LONG_REQ_TIMER_SZ                                         8

#define CURR_BT_LONG_REQ_TIME_MSK                                    0x00ff0000
#define CURR_BT_LONG_REQ_TIME_I_MSK                                  0xff00ffff
#define CURR_BT_LONG_REQ_TIME_SFT                                    16
#define CURR_BT_LONG_REQ_TIME_HI                                     23
#define CURR_BT_LONG_REQ_TIME_SZ                                     8

#define BTCX_PAD_DEBOUNCE_EN_MSK                                     0x00000001
#define BTCX_PAD_DEBOUNCE_EN_I_MSK                                   0xfffffffe
#define BTCX_PAD_DEBOUNCE_EN_SFT                                     0
#define BTCX_PAD_DEBOUNCE_EN_HI                                      0
#define BTCX_PAD_DEBOUNCE_EN_SZ                                      1

#define BTCX_PAD_DEB_LOW_THD_MSK                                     0x0000ff00
#define BTCX_PAD_DEB_LOW_THD_I_MSK                                   0xffff00ff
#define BTCX_PAD_DEB_LOW_THD_SFT                                     8
#define BTCX_PAD_DEB_LOW_THD_HI                                      15
#define BTCX_PAD_DEB_LOW_THD_SZ                                      8

#define BTCX_PAD_DEB_HIGH_THD_MSK                                    0x00ff0000
#define BTCX_PAD_DEB_HIGH_THD_I_MSK                                  0xff00ffff
#define BTCX_PAD_DEB_HIGH_THD_SFT                                    16
#define BTCX_PAD_DEB_HIGH_THD_HI                                     23
#define BTCX_PAD_DEB_HIGH_THD_SZ                                     8

#define BT_REQ_BREAK_DET_EN_MSK                                      0x00000001
#define BT_REQ_BREAK_DET_EN_I_MSK                                    0xfffffffe
#define BT_REQ_BREAK_DET_EN_SFT                                      0
#define BT_REQ_BREAK_DET_EN_HI                                       0
#define BT_REQ_BREAK_DET_EN_SZ                                       1

#define BT_3WIRE_EXT_REQ_CNT_MSK                                     0x0000ffff
#define BT_3WIRE_EXT_REQ_CNT_I_MSK                                   0xffff0000
#define BT_3WIRE_EXT_REQ_CNT_SFT                                     0
#define BT_3WIRE_EXT_REQ_CNT_HI                                      15
#define BT_3WIRE_EXT_REQ_CNT_SZ                                      16

#define G0_PKT_CLS_MIB_EN_MSK                                        0x00000004
#define G0_PKT_CLS_MIB_EN_I_MSK                                      0xfffffffb
#define G0_PKT_CLS_MIB_EN_SFT                                        2
#define G0_PKT_CLS_MIB_EN_HI                                         2
#define G0_PKT_CLS_MIB_EN_SZ                                         1

#define G0_PKT_CLS_ONGOING_MSK                                       0x00000008
#define G0_PKT_CLS_ONGOING_I_MSK                                     0xfffffff7
#define G0_PKT_CLS_ONGOING_SFT                                       3
#define G0_PKT_CLS_ONGOING_HI                                        3
#define G0_PKT_CLS_ONGOING_SZ                                        1

#define G1_PKT_CLS_MIB_EN_MSK                                        0x00000010
#define G1_PKT_CLS_MIB_EN_I_MSK                                      0xffffffef
#define G1_PKT_CLS_MIB_EN_SFT                                        4
#define G1_PKT_CLS_MIB_EN_HI                                         4
#define G1_PKT_CLS_MIB_EN_SZ                                         1

#define G1_PKT_CLS_ONGOING_MSK                                       0x00000020
#define G1_PKT_CLS_ONGOING_I_MSK                                     0xffffffdf
#define G1_PKT_CLS_ONGOING_SFT                                       5
#define G1_PKT_CLS_ONGOING_HI                                        5
#define G1_PKT_CLS_ONGOING_SZ                                        1

#define Q0_PKT_CLS_MIB_EN_MSK                                        0x00000040
#define Q0_PKT_CLS_MIB_EN_I_MSK                                      0xffffffbf
#define Q0_PKT_CLS_MIB_EN_SFT                                        6
#define Q0_PKT_CLS_MIB_EN_HI                                         6
#define Q0_PKT_CLS_MIB_EN_SZ                                         1

#define Q0_PKT_CLS_ONGOING_MSK                                       0x00000080
#define Q0_PKT_CLS_ONGOING_I_MSK                                     0xffffff7f
#define Q0_PKT_CLS_ONGOING_SFT                                       7
#define Q0_PKT_CLS_ONGOING_HI                                        7
#define Q0_PKT_CLS_ONGOING_SZ                                        1

#define Q1_PKT_CLS_MIB_EN_MSK                                        0x00000100
#define Q1_PKT_CLS_MIB_EN_I_MSK                                      0xfffffeff
#define Q1_PKT_CLS_MIB_EN_SFT                                        8
#define Q1_PKT_CLS_MIB_EN_HI                                         8
#define Q1_PKT_CLS_MIB_EN_SZ                                         1

#define Q1_PKT_CLS_ONGOING_MSK                                       0x00000200
#define Q1_PKT_CLS_ONGOING_I_MSK                                     0xfffffdff
#define Q1_PKT_CLS_ONGOING_SFT                                       9
#define Q1_PKT_CLS_ONGOING_HI                                        9
#define Q1_PKT_CLS_ONGOING_SZ                                        1

#define Q2_PKT_CLS_MIB_EN_MSK                                        0x00000400
#define Q2_PKT_CLS_MIB_EN_I_MSK                                      0xfffffbff
#define Q2_PKT_CLS_MIB_EN_SFT                                        10
#define Q2_PKT_CLS_MIB_EN_HI                                         10
#define Q2_PKT_CLS_MIB_EN_SZ                                         1

#define Q2_PKT_CLS_ONGOING_MSK                                       0x00000800
#define Q2_PKT_CLS_ONGOING_I_MSK                                     0xfffff7ff
#define Q2_PKT_CLS_ONGOING_SFT                                       11
#define Q2_PKT_CLS_ONGOING_HI                                        11
#define Q2_PKT_CLS_ONGOING_SZ                                        1

#define Q3_PKT_CLS_MIB_EN_MSK                                        0x00001000
#define Q3_PKT_CLS_MIB_EN_I_MSK                                      0xffffefff
#define Q3_PKT_CLS_MIB_EN_SFT                                        12
#define Q3_PKT_CLS_MIB_EN_HI                                         12
#define Q3_PKT_CLS_MIB_EN_SZ                                         1

#define Q3_PKT_CLS_ONGOING_MSK                                       0x00002000
#define Q3_PKT_CLS_ONGOING_I_MSK                                     0xffffdfff
#define Q3_PKT_CLS_ONGOING_SFT                                       13
#define Q3_PKT_CLS_ONGOING_HI                                        13
#define Q3_PKT_CLS_ONGOING_SZ                                        1

#define SCRT_PKT_CLS_MIB_EN_MSK                                      0x00004000
#define SCRT_PKT_CLS_MIB_EN_I_MSK                                    0xffffbfff
#define SCRT_PKT_CLS_MIB_EN_SFT                                      14
#define SCRT_PKT_CLS_MIB_EN_HI                                       14
#define SCRT_PKT_CLS_MIB_EN_SZ                                       1

#define SCRT_PKT_CLS_ONGOING_MSK                                     0x00008000
#define SCRT_PKT_CLS_ONGOING_I_MSK                                   0xffff7fff
#define SCRT_PKT_CLS_ONGOING_SFT                                     15
#define SCRT_PKT_CLS_ONGOING_HI                                      15
#define SCRT_PKT_CLS_ONGOING_SZ                                      1

#define MISC_PKT_CLS_MIB_EN_MSK                                      0x00010000
#define MISC_PKT_CLS_MIB_EN_I_MSK                                    0xfffeffff
#define MISC_PKT_CLS_MIB_EN_SFT                                      16
#define MISC_PKT_CLS_MIB_EN_HI                                       16
#define MISC_PKT_CLS_MIB_EN_SZ                                       1

#define MISC_PKT_CLS_ONGOING_MSK                                     0x00020000
#define MISC_PKT_CLS_ONGOING_I_MSK                                   0xfffdffff
#define MISC_PKT_CLS_ONGOING_SFT                                     17
#define MISC_PKT_CLS_ONGOING_HI                                      17
#define MISC_PKT_CLS_ONGOING_SZ                                      1

#define MTX_WSID0_SUCC_MSK                                           0x0000ffff
#define MTX_WSID0_SUCC_I_MSK                                         0xffff0000
#define MTX_WSID0_SUCC_SFT                                           0
#define MTX_WSID0_SUCC_HI                                            15
#define MTX_WSID0_SUCC_SZ                                            16

#define MTX_WSID0_FRM_MSK                                            0x0000ffff
#define MTX_WSID0_FRM_I_MSK                                          0xffff0000
#define MTX_WSID0_FRM_SFT                                            0
#define MTX_WSID0_FRM_HI                                             15
#define MTX_WSID0_FRM_SZ                                             16

#define MTX_WSID0_RETRY_MSK                                          0x0000ffff
#define MTX_WSID0_RETRY_I_MSK                                        0xffff0000
#define MTX_WSID0_RETRY_SFT                                          0
#define MTX_WSID0_RETRY_HI                                           15
#define MTX_WSID0_RETRY_SZ                                           16

#define MTX_WSID0_TOTAL_MSK                                          0x0000ffff
#define MTX_WSID0_TOTAL_I_MSK                                        0xffff0000
#define MTX_WSID0_TOTAL_SFT                                          0
#define MTX_WSID0_TOTAL_HI                                           15
#define MTX_WSID0_TOTAL_SZ                                           16

#define MTX_GRP_MSK                                                  0x000fffff
#define MTX_GRP_I_MSK                                                0xfff00000
#define MTX_GRP_SFT                                                  0
#define MTX_GRP_HI                                                   19
#define MTX_GRP_SZ                                                   20

#define MTX_FAIL_MSK                                                 0x0000ffff
#define MTX_FAIL_I_MSK                                               0xffff0000
#define MTX_FAIL_SFT                                                 0
#define MTX_FAIL_HI                                                  15
#define MTX_FAIL_SZ                                                  16

#define MTX_RETRY_MSK                                                0x000fffff
#define MTX_RETRY_I_MSK                                              0xfff00000
#define MTX_RETRY_SFT                                                0
#define MTX_RETRY_HI                                                 19
#define MTX_RETRY_SZ                                                 20

#define MTX_MULTI_RETRY_MSK                                          0x000fffff
#define MTX_MULTI_RETRY_I_MSK                                        0xfff00000
#define MTX_MULTI_RETRY_SFT                                          0
#define MTX_MULTI_RETRY_HI                                           19
#define MTX_MULTI_RETRY_SZ                                           20

#define MTX_RTS_SUCC_MSK                                             0x0000ffff
#define MTX_RTS_SUCC_I_MSK                                           0xffff0000
#define MTX_RTS_SUCC_SFT                                             0
#define MTX_RTS_SUCC_HI                                              15
#define MTX_RTS_SUCC_SZ                                              16

#define MTX_RTS_FAIL_MSK                                             0x0000ffff
#define MTX_RTS_FAIL_I_MSK                                           0xffff0000
#define MTX_RTS_FAIL_SFT                                             0
#define MTX_RTS_FAIL_HI                                              15
#define MTX_RTS_FAIL_SZ                                              16

#define MTX_ACK_FAIL_MSK                                             0x0000ffff
#define MTX_ACK_FAIL_I_MSK                                           0xffff0000
#define MTX_ACK_FAIL_SFT                                             0
#define MTX_ACK_FAIL_HI                                              15
#define MTX_ACK_FAIL_SZ                                              16

#define MTX_FRM_MSK                                                  0x000fffff
#define MTX_FRM_I_MSK                                                0xfff00000
#define MTX_FRM_SFT                                                  0
#define MTX_FRM_HI                                                   19
#define MTX_FRM_SZ                                                   20

#define MTX_ACK_TX_MSK                                               0x0000ffff
#define MTX_ACK_TX_I_MSK                                             0xffff0000
#define MTX_ACK_TX_SFT                                               0
#define MTX_ACK_TX_HI                                                15
#define MTX_ACK_TX_SZ                                                16

#define MTX_CTS_TX_MSK                                               0x0000ffff
#define MTX_CTS_TX_I_MSK                                             0xffff0000
#define MTX_CTS_TX_SFT                                               0
#define MTX_CTS_TX_HI                                                15
#define MTX_CTS_TX_SZ                                                16

#define MRX_DUP_MSK                                                  0x0000ffff
#define MRX_DUP_I_MSK                                                0xffff0000
#define MRX_DUP_SFT                                                  0
#define MRX_DUP_HI                                                   15
#define MRX_DUP_SZ                                                   16

#define MRX_FRG_MSK                                                  0x000fffff
#define MRX_FRG_I_MSK                                                0xfff00000
#define MRX_FRG_SFT                                                  0
#define MRX_FRG_HI                                                   19
#define MRX_FRG_SZ                                                   20

#define MRX_GRP_MSK                                                  0x000fffff
#define MRX_GRP_I_MSK                                                0xfff00000
#define MRX_GRP_SFT                                                  0
#define MRX_GRP_HI                                                   19
#define MRX_GRP_SZ                                                   20

#define MRX_FCS_ERR_MSK                                              0x0000ffff
#define MRX_FCS_ERR_I_MSK                                            0xffff0000
#define MRX_FCS_ERR_SFT                                              0
#define MRX_FCS_ERR_HI                                               15
#define MRX_FCS_ERR_SZ                                               16

#define MRX_FCS_SUC_MSK                                              0x0000ffff
#define MRX_FCS_SUC_I_MSK                                            0xffff0000
#define MRX_FCS_SUC_SFT                                              0
#define MRX_FCS_SUC_HI                                               15
#define MRX_FCS_SUC_SZ                                               16

#define MRX_MISS_MSK                                                 0x0000ffff
#define MRX_MISS_I_MSK                                               0xffff0000
#define MRX_MISS_SFT                                                 0
#define MRX_MISS_HI                                                  15
#define MRX_MISS_SZ                                                  16

#define MRX_ALC_FAIL_MSK                                             0x0000ffff
#define MRX_ALC_FAIL_I_MSK                                           0xffff0000
#define MRX_ALC_FAIL_SFT                                             0
#define MRX_ALC_FAIL_HI                                              15
#define MRX_ALC_FAIL_SZ                                              16

#define MRX_DAT_NTF_MSK                                              0x0000ffff
#define MRX_DAT_NTF_I_MSK                                            0xffff0000
#define MRX_DAT_NTF_SFT                                              0
#define MRX_DAT_NTF_HI                                               15
#define MRX_DAT_NTF_SZ                                               16

#define MRX_RTS_NTF_MSK                                              0x0000ffff
#define MRX_RTS_NTF_I_MSK                                            0xffff0000
#define MRX_RTS_NTF_SFT                                              0
#define MRX_RTS_NTF_HI                                               15
#define MRX_RTS_NTF_SZ                                               16

#define MRX_CTS_NTF_MSK                                              0x0000ffff
#define MRX_CTS_NTF_I_MSK                                            0xffff0000
#define MRX_CTS_NTF_SFT                                              0
#define MRX_CTS_NTF_HI                                               15
#define MRX_CTS_NTF_SZ                                               16

#define MRX_ACK_NTF_MSK                                              0x0000ffff
#define MRX_ACK_NTF_I_MSK                                            0xffff0000
#define MRX_ACK_NTF_SFT                                              0
#define MRX_ACK_NTF_HI                                               15
#define MRX_ACK_NTF_SZ                                               16

#define MRX_BA_NTF_MSK                                               0x0000ffff
#define MRX_BA_NTF_I_MSK                                             0xffff0000
#define MRX_BA_NTF_SFT                                               0
#define MRX_BA_NTF_HI                                                15
#define MRX_BA_NTF_SZ                                                16

#define MRX_DATA_NTF_MSK                                             0x0000ffff
#define MRX_DATA_NTF_I_MSK                                           0xffff0000
#define MRX_DATA_NTF_SFT                                             0
#define MRX_DATA_NTF_HI                                              15
#define MRX_DATA_NTF_SZ                                              16

#define MRX_MNG_NTF_MSK                                              0x0000ffff
#define MRX_MNG_NTF_I_MSK                                            0xffff0000
#define MRX_MNG_NTF_SFT                                              0
#define MRX_MNG_NTF_HI                                               15
#define MRX_MNG_NTF_SZ                                               16

#define MRX_DAT_CRC_NTF_MSK                                          0x0000ffff
#define MRX_DAT_CRC_NTF_I_MSK                                        0xffff0000
#define MRX_DAT_CRC_NTF_SFT                                          0
#define MRX_DAT_CRC_NTF_HI                                           15
#define MRX_DAT_CRC_NTF_SZ                                           16

#define MRX_BAR_NTF_MSK                                              0x0000ffff
#define MRX_BAR_NTF_I_MSK                                            0xffff0000
#define MRX_BAR_NTF_SFT                                              0
#define MRX_BAR_NTF_HI                                               15
#define MRX_BAR_NTF_SZ                                               16

#define MRX_MB_MISS_MSK                                              0x0000ffff
#define MRX_MB_MISS_I_MSK                                            0xffff0000
#define MRX_MB_MISS_SFT                                              0
#define MRX_MB_MISS_HI                                               15
#define MRX_MB_MISS_SZ                                               16

#define MRX_NIDLE_MISS_MSK                                           0x0000ffff
#define MRX_NIDLE_MISS_I_MSK                                         0xffff0000
#define MRX_NIDLE_MISS_SFT                                           0
#define MRX_NIDLE_MISS_HI                                            15
#define MRX_NIDLE_MISS_SZ                                            16

#define MRX_CSR_NTF_MSK                                              0x0000ffff
#define MRX_CSR_NTF_I_MSK                                            0xffff0000
#define MRX_CSR_NTF_SFT                                              0
#define MRX_CSR_NTF_HI                                               15
#define MRX_CSR_NTF_SZ                                               16

#define DBG_Q0_SUCC_MSK                                              0x0000ffff
#define DBG_Q0_SUCC_I_MSK                                            0xffff0000
#define DBG_Q0_SUCC_SFT                                              0
#define DBG_Q0_SUCC_HI                                               15
#define DBG_Q0_SUCC_SZ                                               16

#define DBG_Q0_FAIL_MSK                                              0x0000ffff
#define DBG_Q0_FAIL_I_MSK                                            0xffff0000
#define DBG_Q0_FAIL_SFT                                              0
#define DBG_Q0_FAIL_HI                                               15
#define DBG_Q0_FAIL_SZ                                               16

#define DBG_Q0_ACK_SUCC_MSK                                          0x0000ffff
#define DBG_Q0_ACK_SUCC_I_MSK                                        0xffff0000
#define DBG_Q0_ACK_SUCC_SFT                                          0
#define DBG_Q0_ACK_SUCC_HI                                           15
#define DBG_Q0_ACK_SUCC_SZ                                           16

#define DBG_Q0_ACK_FAIL_MSK                                          0x0000ffff
#define DBG_Q0_ACK_FAIL_I_MSK                                        0xffff0000
#define DBG_Q0_ACK_FAIL_SFT                                          0
#define DBG_Q0_ACK_FAIL_HI                                           15
#define DBG_Q0_ACK_FAIL_SZ                                           16

#define DBG_Q1_SUCC_MSK                                              0x0000ffff
#define DBG_Q1_SUCC_I_MSK                                            0xffff0000
#define DBG_Q1_SUCC_SFT                                              0
#define DBG_Q1_SUCC_HI                                               15
#define DBG_Q1_SUCC_SZ                                               16

#define DBG_Q1_FAIL_MSK                                              0x0000ffff
#define DBG_Q1_FAIL_I_MSK                                            0xffff0000
#define DBG_Q1_FAIL_SFT                                              0
#define DBG_Q1_FAIL_HI                                               15
#define DBG_Q1_FAIL_SZ                                               16

#define DBG_Q1_ACK_SUCC_MSK                                          0x0000ffff
#define DBG_Q1_ACK_SUCC_I_MSK                                        0xffff0000
#define DBG_Q1_ACK_SUCC_SFT                                          0
#define DBG_Q1_ACK_SUCC_HI                                           15
#define DBG_Q1_ACK_SUCC_SZ                                           16

#define DBG_Q1_ACK_FAIL_MSK                                          0x0000ffff
#define DBG_Q1_ACK_FAIL_I_MSK                                        0xffff0000
#define DBG_Q1_ACK_FAIL_SFT                                          0
#define DBG_Q1_ACK_FAIL_HI                                           15
#define DBG_Q1_ACK_FAIL_SZ                                           16

#define DBG_Q2_SUCC_MSK                                              0x0000ffff
#define DBG_Q2_SUCC_I_MSK                                            0xffff0000
#define DBG_Q2_SUCC_SFT                                              0
#define DBG_Q2_SUCC_HI                                               15
#define DBG_Q2_SUCC_SZ                                               16

#define DBG_Q2_FAIL_MSK                                              0x0000ffff
#define DBG_Q2_FAIL_I_MSK                                            0xffff0000
#define DBG_Q2_FAIL_SFT                                              0
#define DBG_Q2_FAIL_HI                                               15
#define DBG_Q2_FAIL_SZ                                               16

#define DBG_Q2_ACK_SUCC_MSK                                          0x0000ffff
#define DBG_Q2_ACK_SUCC_I_MSK                                        0xffff0000
#define DBG_Q2_ACK_SUCC_SFT                                          0
#define DBG_Q2_ACK_SUCC_HI                                           15
#define DBG_Q2_ACK_SUCC_SZ                                           16

#define DBG_Q2_ACK_FAIL_MSK                                          0x0000ffff
#define DBG_Q2_ACK_FAIL_I_MSK                                        0xffff0000
#define DBG_Q2_ACK_FAIL_SFT                                          0
#define DBG_Q2_ACK_FAIL_HI                                           15
#define DBG_Q2_ACK_FAIL_SZ                                           16

#define DBG_Q3_SUCC_MSK                                              0x0000ffff
#define DBG_Q3_SUCC_I_MSK                                            0xffff0000
#define DBG_Q3_SUCC_SFT                                              0
#define DBG_Q3_SUCC_HI                                               15
#define DBG_Q3_SUCC_SZ                                               16

#define DBG_Q3_FAIL_MSK                                              0x0000ffff
#define DBG_Q3_FAIL_I_MSK                                            0xffff0000
#define DBG_Q3_FAIL_SFT                                              0
#define DBG_Q3_FAIL_HI                                               15
#define DBG_Q3_FAIL_SZ                                               16

#define DBG_Q3_ACK_SUCC_MSK                                          0x0000ffff
#define DBG_Q3_ACK_SUCC_I_MSK                                        0xffff0000
#define DBG_Q3_ACK_SUCC_SFT                                          0
#define DBG_Q3_ACK_SUCC_HI                                           15
#define DBG_Q3_ACK_SUCC_SZ                                           16

#define DBG_Q3_ACK_FAIL_MSK                                          0x0000ffff
#define DBG_Q3_ACK_FAIL_I_MSK                                        0xffff0000
#define DBG_Q3_ACK_FAIL_SFT                                          0
#define DBG_Q3_ACK_FAIL_HI                                           15
#define DBG_Q3_ACK_FAIL_SZ                                           16

#define SCRT_TKIP_CERR_MSK                                           0x000fffff
#define SCRT_TKIP_CERR_I_MSK                                         0xfff00000
#define SCRT_TKIP_CERR_SFT                                           0
#define SCRT_TKIP_CERR_HI                                            19
#define SCRT_TKIP_CERR_SZ                                            20

#define SCRT_TKIP_MIC_ERR_MSK                                        0x000fffff
#define SCRT_TKIP_MIC_ERR_I_MSK                                      0xfff00000
#define SCRT_TKIP_MIC_ERR_SFT                                        0
#define SCRT_TKIP_MIC_ERR_HI                                         19
#define SCRT_TKIP_MIC_ERR_SZ                                         20

#define SCRT_TKIP_RPLY_MSK                                           0x000fffff
#define SCRT_TKIP_RPLY_I_MSK                                         0xfff00000
#define SCRT_TKIP_RPLY_SFT                                           0
#define SCRT_TKIP_RPLY_HI                                            19
#define SCRT_TKIP_RPLY_SZ                                            20

#define SCRT_CCMP_RPLY_MSK                                           0x000fffff
#define SCRT_CCMP_RPLY_I_MSK                                         0xfff00000
#define SCRT_CCMP_RPLY_SFT                                           0
#define SCRT_CCMP_RPLY_HI                                            19
#define SCRT_CCMP_RPLY_SZ                                            20

#define SCRT_CCMP_CERR_MSK                                           0x000fffff
#define SCRT_CCMP_CERR_I_MSK                                         0xfff00000
#define SCRT_CCMP_CERR_SFT                                           0
#define SCRT_CCMP_CERR_HI                                            19
#define SCRT_CCMP_CERR_SZ                                            20

#define DBG_LEN_CRC_FAIL_MSK                                         0x0000ffff
#define DBG_LEN_CRC_FAIL_I_MSK                                       0xffff0000
#define DBG_LEN_CRC_FAIL_SFT                                         0
#define DBG_LEN_CRC_FAIL_HI                                          15
#define DBG_LEN_CRC_FAIL_SZ                                          16

#define DBG_LEN_ALC_FAIL_MSK                                         0x0000ffff
#define DBG_LEN_ALC_FAIL_I_MSK                                       0xffff0000
#define DBG_LEN_ALC_FAIL_SFT                                         0
#define DBG_LEN_ALC_FAIL_HI                                          15
#define DBG_LEN_ALC_FAIL_SZ                                          16

#define DBG_AMPDU_PASS_MSK                                           0x0000ffff
#define DBG_AMPDU_PASS_I_MSK                                         0xffff0000
#define DBG_AMPDU_PASS_SFT                                           0
#define DBG_AMPDU_PASS_HI                                            15
#define DBG_AMPDU_PASS_SZ                                            16

#define DBG_AMPDU_FAIL_MSK                                           0x0000ffff
#define DBG_AMPDU_FAIL_I_MSK                                         0xffff0000
#define DBG_AMPDU_FAIL_SFT                                           0
#define DBG_AMPDU_FAIL_HI                                            15
#define DBG_AMPDU_FAIL_SZ                                            16

#define RXID_ALC_CNT_FAIL_MSK                                        0x0000ffff
#define RXID_ALC_CNT_FAIL_I_MSK                                      0xffff0000
#define RXID_ALC_CNT_FAIL_SFT                                        0
#define RXID_ALC_CNT_FAIL_HI                                         15
#define RXID_ALC_CNT_FAIL_SZ                                         16

#define RXID_ALC_LEN_FAIL_MSK                                        0x0000ffff
#define RXID_ALC_LEN_FAIL_I_MSK                                      0xffff0000
#define RXID_ALC_LEN_FAIL_SFT                                        0
#define RXID_ALC_LEN_FAIL_HI                                         15
#define RXID_ALC_LEN_FAIL_SZ                                         16

#define MIB_G1_DBG_INT_EN_MSK                                        0x00000001
#define MIB_G1_DBG_INT_EN_I_MSK                                      0xfffffffe
#define MIB_G1_DBG_INT_EN_SFT                                        0
#define MIB_G1_DBG_INT_EN_HI                                         0
#define MIB_G1_DBG_INT_EN_SZ                                         1

#define MIB_G1_DBG_INT_MSK                                           0x00000001
#define MIB_G1_DBG_INT_I_MSK                                         0xfffffffe
#define MIB_G1_DBG_INT_SFT                                           0
#define MIB_G1_DBG_INT_HI                                            0
#define MIB_G1_DBG_INT_SZ                                            1

#define MIB_G1_DBG_SEL_MSK                                           0x1fffffff
#define MIB_G1_DBG_SEL_I_MSK                                         0xe0000000
#define MIB_G1_DBG_SEL_SFT                                           0
#define MIB_G1_DBG_SEL_HI                                            28
#define MIB_G1_DBG_SEL_SZ                                            29

#define MIB_G1_DBG_TGT_VALUE_MSK                                     0x000fffff
#define MIB_G1_DBG_TGT_VALUE_I_MSK                                   0xfff00000
#define MIB_G1_DBG_TGT_VALUE_SFT                                     0
#define MIB_G1_DBG_TGT_VALUE_HI                                      19
#define MIB_G1_DBG_TGT_VALUE_SZ                                      20

#define BEACON_FILTER_EN_MSK                                         0x00000001
#define BEACON_FILTER_EN_I_MSK                                       0xfffffffe
#define BEACON_FILTER_EN_SFT                                         0
#define BEACON_FILTER_EN_HI                                          0
#define BEACON_FILTER_EN_SZ                                          1

#define MAC_DTIM_CTRL_RST_MSK                                        0x00000002
#define MAC_DTIM_CTRL_RST_I_MSK                                      0xfffffffd
#define MAC_DTIM_CTRL_RST_SFT                                        1
#define MAC_DTIM_CTRL_RST_HI                                         1
#define MAC_DTIM_CTRL_RST_SZ                                         1

#define CUR_TSF_TIMESTAMP_L_MSK                                      0xffffffff
#define CUR_TSF_TIMESTAMP_L_I_MSK                                    0x00000000
#define CUR_TSF_TIMESTAMP_L_SFT                                      0
#define CUR_TSF_TIMESTAMP_L_HI                                       31
#define CUR_TSF_TIMESTAMP_L_SZ                                       32

#define CUR_TSF_TIMESTAMP_H_MSK                                      0xffffffff
#define CUR_TSF_TIMESTAMP_H_I_MSK                                    0x00000000
#define CUR_TSF_TIMESTAMP_H_SFT                                      0
#define CUR_TSF_TIMESTAMP_H_HI                                       31
#define CUR_TSF_TIMESTAMP_H_SZ                                       32

#define TOLERANCE_MAX_MSK                                            0xffffffff
#define TOLERANCE_MAX_I_MSK                                          0x00000000
#define TOLERANCE_MAX_SFT                                            0
#define TOLERANCE_MAX_HI                                             31
#define TOLERANCE_MAX_SZ                                             32

#define TOLERANCE_MIN_MSK                                            0xffffffff
#define TOLERANCE_MIN_I_MSK                                          0x00000000
#define TOLERANCE_MIN_SFT                                            0
#define TOLERANCE_MIN_HI                                             31
#define TOLERANCE_MIN_SZ                                             32

#define SUCCESS_CNT_MSK                                              0x0000ffff
#define SUCCESS_CNT_I_MSK                                            0xffff0000
#define SUCCESS_CNT_SFT                                              0
#define SUCCESS_CNT_HI                                               15
#define SUCCESS_CNT_SZ                                               16

#define FAIL_CNT_MSK                                                 0x0000ffff
#define FAIL_CNT_I_MSK                                               0xffff0000
#define FAIL_CNT_SFT                                                 0
#define FAIL_CNT_HI                                                  15
#define FAIL_CNT_SZ                                                  16

#define FSM_STATE_MSK                                                0x00000007
#define FSM_STATE_I_MSK                                              0xfffffff8
#define FSM_STATE_SFT                                                0
#define FSM_STATE_HI                                                 2
#define FSM_STATE_SZ                                                 3

#define ANCHOR_EN_MSK                                                0x00000001
#define ANCHOR_EN_I_MSK                                              0xfffffffe
#define ANCHOR_EN_SFT                                                0
#define ANCHOR_EN_HI                                                 0
#define ANCHOR_EN_SZ                                                 1

#define AIR_PROTOCOL_EN_MSK                                          0x00000002
#define AIR_PROTOCOL_EN_I_MSK                                        0xfffffffd
#define AIR_PROTOCOL_EN_SFT                                          1
#define AIR_PROTOCOL_EN_HI                                           1
#define AIR_PROTOCOL_EN_SZ                                           1

#define AIR_EVENT_MANAGER_EN_MSK                                     0x00000004
#define AIR_EVENT_MANAGER_EN_I_MSK                                   0xfffffffb
#define AIR_EVENT_MANAGER_EN_SFT                                     2
#define AIR_EVENT_MANAGER_EN_HI                                      2
#define AIR_EVENT_MANAGER_EN_SZ                                      1

#define ACK_MANAGER_EN_MSK                                           0x00000008
#define ACK_MANAGER_EN_I_MSK                                         0xfffffff7
#define ACK_MANAGER_EN_SFT                                           3
#define ACK_MANAGER_EN_HI                                            3
#define ACK_MANAGER_EN_SZ                                            1

#define PDU_ASSEMBLE_EN_MSK                                          0x00000010
#define PDU_ASSEMBLE_EN_I_MSK                                        0xffffffef
#define PDU_ASSEMBLE_EN_SFT                                          4
#define PDU_ASSEMBLE_EN_HI                                           4
#define PDU_ASSEMBLE_EN_SZ                                           1

#define PDU_DISASSEMBLE_EN_MSK                                       0x00000020
#define PDU_DISASSEMBLE_EN_I_MSK                                     0xffffffdf
#define PDU_DISASSEMBLE_EN_SFT                                       5
#define PDU_DISASSEMBLE_EN_HI                                        5
#define PDU_DISASSEMBLE_EN_SZ                                        1

#define TX_RING_RD_MANAGER_EN_MSK                                    0x00000040
#define TX_RING_RD_MANAGER_EN_I_MSK                                  0xffffffbf
#define TX_RING_RD_MANAGER_EN_SFT                                    6
#define TX_RING_RD_MANAGER_EN_HI                                     6
#define TX_RING_RD_MANAGER_EN_SZ                                     1

#define RX_RING_WR_MANAGER_EN_MSK                                    0x00000080
#define RX_RING_WR_MANAGER_EN_I_MSK                                  0xffffff7f
#define RX_RING_WR_MANAGER_EN_SFT                                    7
#define RX_RING_WR_MANAGER_EN_HI                                     7
#define RX_RING_WR_MANAGER_EN_SZ                                     1

#define LL_DEVFILTER_ENABLE_MSK                                      0x00000100
#define LL_DEVFILTER_ENABLE_I_MSK                                    0xfffffeff
#define LL_DEVFILTER_ENABLE_SFT                                      8
#define LL_DEVFILTER_ENABLE_HI                                       8
#define LL_DEVFILTER_ENABLE_SZ                                       1

#define LL_ROLE_MSK                                                  0x0000000f
#define LL_ROLE_I_MSK                                                0xfffffff0
#define LL_ROLE_SFT                                                  0
#define LL_ROLE_HI                                                   3
#define LL_ROLE_SZ                                                   4

#define LL_STATE_MSK                                                 0x000000f0
#define LL_STATE_I_MSK                                               0xffffff0f
#define LL_STATE_SFT                                                 4
#define LL_STATE_HI                                                  7
#define LL_STATE_SZ                                                  4

#define LL_CH_TYPE_MSK                                               0x00000001
#define LL_CH_TYPE_I_MSK                                             0xfffffffe
#define LL_CH_TYPE_SFT                                               0
#define LL_CH_TYPE_HI                                                0
#define LL_CH_TYPE_SZ                                                1

#define LL_CONN_ID_MSK                                               0x000000f0
#define LL_CONN_ID_I_MSK                                             0xffffff0f
#define LL_CONN_ID_SFT                                               4
#define LL_CONN_ID_HI                                                7
#define LL_CONN_ID_SZ                                                4

#define LL_CH_MSK                                                    0x00003f00
#define LL_CH_I_MSK                                                  0xffffc0ff
#define LL_CH_SFT                                                    8
#define LL_CH_HI                                                     13
#define LL_CH_SZ                                                     6

#define LONG_PDU_EN_MSK                                              0x00000001
#define LONG_PDU_EN_I_MSK                                            0xfffffffe
#define LONG_PDU_EN_SFT                                              0
#define LONG_PDU_EN_HI                                               0
#define LONG_PDU_EN_SZ                                               1

#define TX_ADDR_VALUE_31_0_MSK                                       0xffffffff
#define TX_ADDR_VALUE_31_0_I_MSK                                     0x00000000
#define TX_ADDR_VALUE_31_0_SFT                                       0
#define TX_ADDR_VALUE_31_0_HI                                        31
#define TX_ADDR_VALUE_31_0_SZ                                        32

#define TX_ADDR_VALUE_47_32_MSK                                      0x0000ffff
#define TX_ADDR_VALUE_47_32_I_MSK                                    0xffff0000
#define TX_ADDR_VALUE_47_32_SFT                                      0
#define TX_ADDR_VALUE_47_32_HI                                       15
#define TX_ADDR_VALUE_47_32_SZ                                       16

#define TX_ADDR_TYPE_MSK                                             0x00010000
#define TX_ADDR_TYPE_I_MSK                                           0xfffeffff
#define TX_ADDR_TYPE_SFT                                             16
#define TX_ADDR_TYPE_HI                                              16
#define TX_ADDR_TYPE_SZ                                              1

#define PHY_ACC_ADDR_MSK                                             0xffffffff
#define PHY_ACC_ADDR_I_MSK                                           0x00000000
#define PHY_ACC_ADDR_SFT                                             0
#define PHY_ACC_ADDR_HI                                              31
#define PHY_ACC_ADDR_SZ                                              32

#define PHY_CRC_INIT_MSK                                             0x00ffffff
#define PHY_CRC_INIT_I_MSK                                           0xff000000
#define PHY_CRC_INIT_SFT                                             0
#define PHY_CRC_INIT_HI                                              23
#define PHY_CRC_INIT_SZ                                              24

#define PHY_DWLFSR_SEED_MSK                                          0x7f000000
#define PHY_DWLFSR_SEED_I_MSK                                        0x80ffffff
#define PHY_DWLFSR_SEED_SFT                                          24
#define PHY_DWLFSR_SEED_HI                                           30
#define PHY_DWLFSR_SEED_SZ                                           7

#define MANUAL_RF_CH_SW_EN_MSK                                       0x00000001
#define MANUAL_RF_CH_SW_EN_I_MSK                                     0xfffffffe
#define MANUAL_RF_CH_SW_EN_SFT                                       0
#define MANUAL_RF_CH_SW_EN_HI                                        0
#define MANUAL_RF_CH_SW_EN_SZ                                        1

#define MANUAL_RF_CH_SW_MSK                                          0x00000010
#define MANUAL_RF_CH_SW_I_MSK                                        0xffffffef
#define MANUAL_RF_CH_SW_SFT                                          4
#define MANUAL_RF_CH_SW_HI                                           4
#define MANUAL_RF_CH_SW_SZ                                           1

#define PHY_TX_PWR_MSK                                               0x000000ff
#define PHY_TX_PWR_I_MSK                                             0xffffff00
#define PHY_TX_PWR_SFT                                               0
#define PHY_TX_PWR_HI                                                7
#define PHY_TX_PWR_SZ                                                8

#define RX_RSSI_1ST_MSK                                              0x000000ff
#define RX_RSSI_1ST_I_MSK                                            0xffffff00
#define RX_RSSI_1ST_SFT                                              0
#define RX_RSSI_1ST_HI                                               7
#define RX_RSSI_1ST_SZ                                               8

#define RX_ACCESS_TIME_1ST_MSK                                       0x0fffff00
#define RX_ACCESS_TIME_1ST_I_MSK                                     0xf00000ff
#define RX_ACCESS_TIME_1ST_SFT                                       8
#define RX_ACCESS_TIME_1ST_HI                                        27
#define RX_ACCESS_TIME_1ST_SZ                                        20

#define RX_RSSI_1ST_FLG_MSK                                          0x40000000
#define RX_RSSI_1ST_FLG_I_MSK                                        0xbfffffff
#define RX_RSSI_1ST_FLG_SFT                                          30
#define RX_RSSI_1ST_FLG_HI                                           30
#define RX_RSSI_1ST_FLG_SZ                                           1

#define RX_ACC_TIME_1ST_FLG_MSK                                      0x80000000
#define RX_ACC_TIME_1ST_FLG_I_MSK                                    0x7fffffff
#define RX_ACC_TIME_1ST_FLG_SFT                                      31
#define RX_ACC_TIME_1ST_FLG_HI                                       31
#define RX_ACC_TIME_1ST_FLG_SZ                                       1

#define PHY_RX_ENA_MSK                                               0x00000001
#define PHY_RX_ENA_I_MSK                                             0xfffffffe
#define PHY_RX_ENA_SFT                                               0
#define PHY_RX_ENA_HI                                                0
#define PHY_RX_ENA_SZ                                                1

#define RF_RX_ENA_MSK                                                0x00000010
#define RF_RX_ENA_I_MSK                                              0xffffffef
#define RF_RX_ENA_SFT                                                4
#define RF_RX_ENA_HI                                                 4
#define RF_RX_ENA_SZ                                                 1

#define PHY_TX_ENA_MSK                                               0x00000001
#define PHY_TX_ENA_I_MSK                                             0xfffffffe
#define PHY_TX_ENA_SFT                                               0
#define PHY_TX_ENA_HI                                                0
#define PHY_TX_ENA_SZ                                                1

#define RF_TX_ENA_MSK                                                0x00000010
#define RF_TX_ENA_I_MSK                                              0xffffffef
#define RF_TX_ENA_SFT                                                4
#define RF_TX_ENA_HI                                                 4
#define RF_TX_ENA_SZ                                                 1

#define RF_PHY_AUTO_DISA_MSK                                         0x00000001
#define RF_PHY_AUTO_DISA_I_MSK                                       0xfffffffe
#define RF_PHY_AUTO_DISA_SFT                                         0
#define RF_PHY_AUTO_DISA_HI                                          0
#define RF_PHY_AUTO_DISA_SZ                                          1

#define MANUAL_TX_RING_ACKED_NOTIFY_MSK                              0x00000001
#define MANUAL_TX_RING_ACKED_NOTIFY_I_MSK                            0xfffffffe
#define MANUAL_TX_RING_ACKED_NOTIFY_SFT                              0
#define MANUAL_TX_RING_ACKED_NOTIFY_HI                               0
#define MANUAL_TX_RING_ACKED_NOTIFY_SZ                               1

#define PRESCALER_LLTIMER_MSK                                        0x000001ff
#define PRESCALER_LLTIMER_I_MSK                                      0xfffffe00
#define PRESCALER_LLTIMER_SFT                                        0
#define PRESCALER_LLTIMER_HI                                         8
#define PRESCALER_LLTIMER_SZ                                         9

#define TX_PDU_LEN_MSK                                               0x000000ff
#define TX_PDU_LEN_I_MSK                                             0xffffff00
#define TX_PDU_LEN_SFT                                               0
#define TX_PDU_LEN_HI                                                7
#define TX_PDU_LEN_SZ                                                8

#define RX_PAYLOAD_LEN_MSK                                           0x0000ff00
#define RX_PAYLOAD_LEN_I_MSK                                         0xffff00ff
#define RX_PAYLOAD_LEN_SFT                                           8
#define RX_PAYLOAD_LEN_HI                                            15
#define RX_PAYLOAD_LEN_SZ                                            8

#define LL_AHB1_REQ_SEL_MSK                                          0x00000003
#define LL_AHB1_REQ_SEL_I_MSK                                        0xfffffffc
#define LL_AHB1_REQ_SEL_SFT                                          0
#define LL_AHB1_REQ_SEL_HI                                           1
#define LL_AHB1_REQ_SEL_SZ                                           2

#define LL_AHB2_REQ_SEL_MSK                                          0x00000030
#define LL_AHB2_REQ_SEL_I_MSK                                        0xffffffcf
#define LL_AHB2_REQ_SEL_SFT                                          4
#define LL_AHB2_REQ_SEL_HI                                           5
#define LL_AHB2_REQ_SEL_SZ                                           2

#define LL_AHB3_REQ_SEL_MSK                                          0x00000300
#define LL_AHB3_REQ_SEL_I_MSK                                        0xfffffcff
#define LL_AHB3_REQ_SEL_SFT                                          8
#define LL_AHB3_REQ_SEL_HI                                           9
#define LL_AHB3_REQ_SEL_SZ                                           2

#define LL_AHB4_REQ_SEL_MSK                                          0x00003000
#define LL_AHB4_REQ_SEL_I_MSK                                        0xffffcfff
#define LL_AHB4_REQ_SEL_SFT                                          12
#define LL_AHB4_REQ_SEL_HI                                           13
#define LL_AHB4_REQ_SEL_SZ                                           2

#define LL_CLK_ASYNC_EN_MSK                                          0x00000001
#define LL_CLK_ASYNC_EN_I_MSK                                        0xfffffffe
#define LL_CLK_ASYNC_EN_SFT                                          0
#define LL_CLK_ASYNC_EN_HI                                           0
#define LL_CLK_ASYNC_EN_SZ                                           1

#define DMA_INCR4_MSK                                                0x00000001
#define DMA_INCR4_I_MSK                                              0xfffffffe
#define DMA_INCR4_SFT                                                0
#define DMA_INCR4_HI                                                 0
#define DMA_INCR4_SZ                                                 1

#define PHY_RX_END_MANUAL_SET_MSK                                    0x00000010
#define PHY_RX_END_MANUAL_SET_I_MSK                                  0xffffffef
#define PHY_RX_END_MANUAL_SET_SFT                                    4
#define PHY_RX_END_MANUAL_SET_HI                                     4
#define PHY_RX_END_MANUAL_SET_SZ                                     1

#define BLE_LL_CTRL_SW_RST_MSK                                       0x00000001
#define BLE_LL_CTRL_SW_RST_I_MSK                                     0xfffffffe
#define BLE_LL_CTRL_SW_RST_SFT                                       0
#define BLE_LL_CTRL_SW_RST_HI                                        0
#define BLE_LL_CTRL_SW_RST_SZ                                        1

#define BLE_LL_REG_SW_RST_MSK                                        0x00000002
#define BLE_LL_REG_SW_RST_I_MSK                                      0xfffffffd
#define BLE_LL_REG_SW_RST_SFT                                        1
#define BLE_LL_REG_SW_RST_HI                                         1
#define BLE_LL_REG_SW_RST_SZ                                         1

#define TX_RING_DUMY2_POLICY_SIG0_SEL_MSK                            0x0000003f
#define TX_RING_DUMY2_POLICY_SIG0_SEL_I_MSK                          0xffffffc0
#define TX_RING_DUMY2_POLICY_SIG0_SEL_SFT                            0
#define TX_RING_DUMY2_POLICY_SIG0_SEL_HI                             5
#define TX_RING_DUMY2_POLICY_SIG0_SEL_SZ                             6

#define TX_RING_DUMY2_POLICY_SIG1_SEL_MSK                            0x00000fc0
#define TX_RING_DUMY2_POLICY_SIG1_SEL_I_MSK                          0xfffff03f
#define TX_RING_DUMY2_POLICY_SIG1_SEL_SFT                            6
#define TX_RING_DUMY2_POLICY_SIG1_SEL_HI                             11
#define TX_RING_DUMY2_POLICY_SIG1_SEL_SZ                             6

#define TX_RING_DUMY2_POLICY_SIG2_SEL_MSK                            0x0003f000
#define TX_RING_DUMY2_POLICY_SIG2_SEL_I_MSK                          0xfffc0fff
#define TX_RING_DUMY2_POLICY_SIG2_SEL_SFT                            12
#define TX_RING_DUMY2_POLICY_SIG2_SEL_HI                             17
#define TX_RING_DUMY2_POLICY_SIG2_SEL_SZ                             6

#define TX_RING_DUMY2_POLICY_SIG3_SEL_MSK                            0x00fc0000
#define TX_RING_DUMY2_POLICY_SIG3_SEL_I_MSK                          0xff03ffff
#define TX_RING_DUMY2_POLICY_SIG3_SEL_SFT                            18
#define TX_RING_DUMY2_POLICY_SIG3_SEL_HI                             23
#define TX_RING_DUMY2_POLICY_SIG3_SEL_SZ                             6

#define TX_RING_DUMY2_POLICY_MANUAL_VALUE_MSK                        0x40000000
#define TX_RING_DUMY2_POLICY_MANUAL_VALUE_I_MSK                      0xbfffffff
#define TX_RING_DUMY2_POLICY_MANUAL_VALUE_SFT                        30
#define TX_RING_DUMY2_POLICY_MANUAL_VALUE_HI                         30
#define TX_RING_DUMY2_POLICY_MANUAL_VALUE_SZ                         1

#define TX_RING_DUMY2_POLICY_MANUAL_EN_MSK                           0x80000000
#define TX_RING_DUMY2_POLICY_MANUAL_EN_I_MSK                         0x7fffffff
#define TX_RING_DUMY2_POLICY_MANUAL_EN_SFT                           31
#define TX_RING_DUMY2_POLICY_MANUAL_EN_HI                            31
#define TX_RING_DUMY2_POLICY_MANUAL_EN_SZ                            1

#define TX_RING_DUMY2_POLICY_W1C_MSK                                 0x00000001
#define TX_RING_DUMY2_POLICY_W1C_I_MSK                               0xfffffffe
#define TX_RING_DUMY2_POLICY_W1C_SFT                                 0
#define TX_RING_DUMY2_POLICY_W1C_HI                                  0
#define TX_RING_DUMY2_POLICY_W1C_SZ                                  1

#define TX_RING_DUMY2_POLICY_W1S_MSK                                 0x00000002
#define TX_RING_DUMY2_POLICY_W1S_I_MSK                               0xfffffffd
#define TX_RING_DUMY2_POLICY_W1S_SFT                                 1
#define TX_RING_DUMY2_POLICY_W1S_HI                                  1
#define TX_RING_DUMY2_POLICY_W1S_SZ                                  1

#define TX_RING_DUMY2_POLICY_MSK                                     0xffffffff
#define TX_RING_DUMY2_POLICY_I_MSK                                   0x00000000
#define TX_RING_DUMY2_POLICY_SFT                                     0
#define TX_RING_DUMY2_POLICY_HI                                      31
#define TX_RING_DUMY2_POLICY_SZ                                      32

#define AEM_DUMY2_POLICY_SIG0_SEL_MSK                                0x0000003f
#define AEM_DUMY2_POLICY_SIG0_SEL_I_MSK                              0xffffffc0
#define AEM_DUMY2_POLICY_SIG0_SEL_SFT                                0
#define AEM_DUMY2_POLICY_SIG0_SEL_HI                                 5
#define AEM_DUMY2_POLICY_SIG0_SEL_SZ                                 6

#define AEM_DUMY2_POLICY_SIG1_SEL_MSK                                0x00003f00
#define AEM_DUMY2_POLICY_SIG1_SEL_I_MSK                              0xffffc0ff
#define AEM_DUMY2_POLICY_SIG1_SEL_SFT                                8
#define AEM_DUMY2_POLICY_SIG1_SEL_HI                                 13
#define AEM_DUMY2_POLICY_SIG1_SEL_SZ                                 6

#define AEM_DUMY2_POLICY_SIG2_SEL_MSK                                0x003f0000
#define AEM_DUMY2_POLICY_SIG2_SEL_I_MSK                              0xffc0ffff
#define AEM_DUMY2_POLICY_SIG2_SEL_SFT                                16
#define AEM_DUMY2_POLICY_SIG2_SEL_HI                                 21
#define AEM_DUMY2_POLICY_SIG2_SEL_SZ                                 6

#define AEM_DUMY2_POLICY_SIG3_SEL_MSK                                0x3f000000
#define AEM_DUMY2_POLICY_SIG3_SEL_I_MSK                              0xc0ffffff
#define AEM_DUMY2_POLICY_SIG3_SEL_SFT                                24
#define AEM_DUMY2_POLICY_SIG3_SEL_HI                                 29
#define AEM_DUMY2_POLICY_SIG3_SEL_SZ                                 6

#define AEM_DUMY2_POLICY_MANUAL_VALUE_MSK                            0x40000000
#define AEM_DUMY2_POLICY_MANUAL_VALUE_I_MSK                          0xbfffffff
#define AEM_DUMY2_POLICY_MANUAL_VALUE_SFT                            30
#define AEM_DUMY2_POLICY_MANUAL_VALUE_HI                             30
#define AEM_DUMY2_POLICY_MANUAL_VALUE_SZ                             1

#define AEM_DUMY2_POLICY_MANUAL_EN_MSK                               0x80000000
#define AEM_DUMY2_POLICY_MANUAL_EN_I_MSK                             0x7fffffff
#define AEM_DUMY2_POLICY_MANUAL_EN_SFT                               31
#define AEM_DUMY2_POLICY_MANUAL_EN_HI                                31
#define AEM_DUMY2_POLICY_MANUAL_EN_SZ                                1

#define AEM_DUMY2_POLICY_W1C_MSK                                     0x00000001
#define AEM_DUMY2_POLICY_W1C_I_MSK                                   0xfffffffe
#define AEM_DUMY2_POLICY_W1C_SFT                                     0
#define AEM_DUMY2_POLICY_W1C_HI                                      0
#define AEM_DUMY2_POLICY_W1C_SZ                                      1

#define AEM_DUMY2_POLICY_W1S_MSK                                     0x00000002
#define AEM_DUMY2_POLICY_W1S_I_MSK                                   0xfffffffd
#define AEM_DUMY2_POLICY_W1S_SFT                                     1
#define AEM_DUMY2_POLICY_W1S_HI                                      1
#define AEM_DUMY2_POLICY_W1S_SZ                                      1

#define AEM_DUMY2_POLICY_MSK                                         0xffffffff
#define AEM_DUMY2_POLICY_I_MSK                                       0x00000000
#define AEM_DUMY2_POLICY_SFT                                         0
#define AEM_DUMY2_POLICY_HI                                          31
#define AEM_DUMY2_POLICY_SZ                                          32

#define TX_EXT_BUF_DBG_ADDR_MSK                                      0x000000ff
#define TX_EXT_BUF_DBG_ADDR_I_MSK                                    0xffffff00
#define TX_EXT_BUF_DBG_ADDR_SFT                                      0
#define TX_EXT_BUF_DBG_ADDR_HI                                       7
#define TX_EXT_BUF_DBG_ADDR_SZ                                       8

#define TX_EXT_BUF_DBG_EN_MSK                                        0x00000100
#define TX_EXT_BUF_DBG_EN_I_MSK                                      0xfffffeff
#define TX_EXT_BUF_DBG_EN_SFT                                        8
#define TX_EXT_BUF_DBG_EN_HI                                         8
#define TX_EXT_BUF_DBG_EN_SZ                                         1

#define TX_EXT_BUF_DBG_RDATA_MSK                                     0xffffffff
#define TX_EXT_BUF_DBG_RDATA_I_MSK                                   0x00000000
#define TX_EXT_BUF_DBG_RDATA_SFT                                     0
#define TX_EXT_BUF_DBG_RDATA_HI                                      31
#define TX_EXT_BUF_DBG_RDATA_SZ                                      32

#define RX_EXT_BUF_DBG_ADDR_MSK                                      0x000000ff
#define RX_EXT_BUF_DBG_ADDR_I_MSK                                    0xffffff00
#define RX_EXT_BUF_DBG_ADDR_SFT                                      0
#define RX_EXT_BUF_DBG_ADDR_HI                                       7
#define RX_EXT_BUF_DBG_ADDR_SZ                                       8

#define RX_EXT_BUF_DBG_EN_MSK                                        0x00000100
#define RX_EXT_BUF_DBG_EN_I_MSK                                      0xfffffeff
#define RX_EXT_BUF_DBG_EN_SFT                                        8
#define RX_EXT_BUF_DBG_EN_HI                                         8
#define RX_EXT_BUF_DBG_EN_SZ                                         1

#define RX_EXT_BUF_DBG_RDATA_MSK                                     0xffffffff
#define RX_EXT_BUF_DBG_RDATA_I_MSK                                   0x00000000
#define RX_EXT_BUF_DBG_RDATA_SFT                                     0
#define RX_EXT_BUF_DBG_RDATA_HI                                      31
#define RX_EXT_BUF_DBG_RDATA_SZ                                      32

#define LL_RX_RAW_MODE_MSK                                           0x00000001
#define LL_RX_RAW_MODE_I_MSK                                         0xfffffffe
#define LL_RX_RAW_MODE_SFT                                           0
#define LL_RX_RAW_MODE_HI                                            0
#define LL_RX_RAW_MODE_SZ                                            1

#define LL_RX_RAW_MODE_PDU_LENG_MSK                                  0x0000ff00
#define LL_RX_RAW_MODE_PDU_LENG_I_MSK                                0xffff00ff
#define LL_RX_RAW_MODE_PDU_LENG_SFT                                  8
#define LL_RX_RAW_MODE_PDU_LENG_HI                                   15
#define LL_RX_RAW_MODE_PDU_LENG_SZ                                   8

#define LL_RX_CRC_BIT_CORRECT_EN_MSK                                 0x00000001
#define LL_RX_CRC_BIT_CORRECT_EN_I_MSK                               0xfffffffe
#define LL_RX_CRC_BIT_CORRECT_EN_SFT                                 0
#define LL_RX_CRC_BIT_CORRECT_EN_HI                                  0
#define LL_RX_CRC_BIT_CORRECT_EN_SZ                                  1

#define LL_PDU_DISA_FILTER_POLICY_ADV_MSK                            0x00003fff
#define LL_PDU_DISA_FILTER_POLICY_ADV_I_MSK                          0xffffc000
#define LL_PDU_DISA_FILTER_POLICY_ADV_SFT                            0
#define LL_PDU_DISA_FILTER_POLICY_ADV_HI                             13
#define LL_PDU_DISA_FILTER_POLICY_ADV_SZ                             14

#define LL_PDU_DISA_FILTER_POLICY_SCAN_MSK                           0x3fff0000
#define LL_PDU_DISA_FILTER_POLICY_SCAN_I_MSK                         0xc000ffff
#define LL_PDU_DISA_FILTER_POLICY_SCAN_SFT                           16
#define LL_PDU_DISA_FILTER_POLICY_SCAN_HI                            29
#define LL_PDU_DISA_FILTER_POLICY_SCAN_SZ                            14

#define LL_PDU_DISA_FILTER_POLICY_INIT_MSK                           0x00003fff
#define LL_PDU_DISA_FILTER_POLICY_INIT_I_MSK                         0xffffc000
#define LL_PDU_DISA_FILTER_POLICY_INIT_SFT                           0
#define LL_PDU_DISA_FILTER_POLICY_INIT_HI                            13
#define LL_PDU_DISA_FILTER_POLICY_INIT_SZ                            14

#define CFG_INTERPRET_HDR_MSK                                        0x00000001
#define CFG_INTERPRET_HDR_I_MSK                                      0xfffffffe
#define CFG_INTERPRET_HDR_SFT                                        0
#define CFG_INTERPRET_HDR_HI                                         0
#define CFG_INTERPRET_HDR_SZ                                         1

#define CFG_INTERPRET_PAYLOAD_MSK                                    0x00000002
#define CFG_INTERPRET_PAYLOAD_I_MSK                                  0xfffffffd
#define CFG_INTERPRET_PAYLOAD_SFT                                    1
#define CFG_INTERPRET_PAYLOAD_HI                                     1
#define CFG_INTERPRET_PAYLOAD_SZ                                     1

#define CFG_INTERPRET_LOG_MSK                                        0x00000004
#define CFG_INTERPRET_LOG_I_MSK                                      0xfffffffb
#define CFG_INTERPRET_LOG_SFT                                        2
#define CFG_INTERPRET_LOG_HI                                         2
#define CFG_INTERPRET_LOG_SZ                                         1

#define CFG_INTERPRET_NOTIFY_MSK                                     0x00000008
#define CFG_INTERPRET_NOTIFY_I_MSK                                   0xfffffff7
#define CFG_INTERPRET_NOTIFY_SFT                                     3
#define CFG_INTERPRET_NOTIFY_HI                                      3
#define CFG_INTERPRET_NOTIFY_SZ                                      1

#define LL_PDU_TYPE_COMPOSE_EN_MSK                                   0x00000001
#define LL_PDU_TYPE_COMPOSE_EN_I_MSK                                 0xfffffffe
#define LL_PDU_TYPE_COMPOSE_EN_SFT                                   0
#define LL_PDU_TYPE_COMPOSE_EN_HI                                    0
#define LL_PDU_TYPE_COMPOSE_EN_SZ                                    1

#define LL_PDU_TYPE_CONSTANT_EN_MSK                                  0x00000010
#define LL_PDU_TYPE_CONSTANT_EN_I_MSK                                0xffffffef
#define LL_PDU_TYPE_CONSTANT_EN_SFT                                  4
#define LL_PDU_TYPE_CONSTANT_EN_HI                                   4
#define LL_PDU_TYPE_CONSTANT_EN_SZ                                   1

#define LL_PDU_TYPE_CONSTANT_VALUE_MSK                               0x0fff0000
#define LL_PDU_TYPE_CONSTANT_VALUE_I_MSK                             0xf000ffff
#define LL_PDU_TYPE_CONSTANT_VALUE_SFT                               16
#define LL_PDU_TYPE_CONSTANT_VALUE_HI                                27
#define LL_PDU_TYPE_CONSTANT_VALUE_SZ                                12

#define LL_RX_PDU_LOG_EN_MSK                                         0x0000007f
#define LL_RX_PDU_LOG_EN_I_MSK                                       0xffffff80
#define LL_RX_PDU_LOG_EN_SFT                                         0
#define LL_RX_PDU_LOG_EN_HI                                          6
#define LL_RX_PDU_LOG_EN_SZ                                          7

#define LL_RX_HASH_VALID_MSK                                         0x000000ff
#define LL_RX_HASH_VALID_I_MSK                                       0xffffff00
#define LL_RX_HASH_VALID_SFT                                         0
#define LL_RX_HASH_VALID_HI                                          7
#define LL_RX_HASH_VALID_SZ                                          8

#define LL_RX_HASH_KEY_MASK_DAT_CH_MSK                               0x000000ff
#define LL_RX_HASH_KEY_MASK_DAT_CH_I_MSK                             0xffffff00
#define LL_RX_HASH_KEY_MASK_DAT_CH_SFT                               0
#define LL_RX_HASH_KEY_MASK_DAT_CH_HI                                7
#define LL_RX_HASH_KEY_MASK_DAT_CH_SZ                                8

#define LL_RX_HASH_KEY_MASK_ADV_CH_MSK                               0x00ff0000
#define LL_RX_HASH_KEY_MASK_ADV_CH_I_MSK                             0xff00ffff
#define LL_RX_HASH_KEY_MASK_ADV_CH_SFT                               16
#define LL_RX_HASH_KEY_MASK_ADV_CH_HI                                23
#define LL_RX_HASH_KEY_MASK_ADV_CH_SZ                                8

#define LL_RX_HASH_ENTRY0_KEY_MSK                                    0x0000ffff
#define LL_RX_HASH_ENTRY0_KEY_I_MSK                                  0xffff0000
#define LL_RX_HASH_ENTRY0_KEY_SFT                                    0
#define LL_RX_HASH_ENTRY0_KEY_HI                                     15
#define LL_RX_HASH_ENTRY0_KEY_SZ                                     16

#define LL_RX_HASH_ENTRY0_ACTION_MSK                                 0x00ff0000
#define LL_RX_HASH_ENTRY0_ACTION_I_MSK                               0xff00ffff
#define LL_RX_HASH_ENTRY0_ACTION_SFT                                 16
#define LL_RX_HASH_ENTRY0_ACTION_HI                                  23
#define LL_RX_HASH_ENTRY0_ACTION_SZ                                  8

#define LL_RX_HASH_ENTRY1_KEY_MSK                                    0x0000ffff
#define LL_RX_HASH_ENTRY1_KEY_I_MSK                                  0xffff0000
#define LL_RX_HASH_ENTRY1_KEY_SFT                                    0
#define LL_RX_HASH_ENTRY1_KEY_HI                                     15
#define LL_RX_HASH_ENTRY1_KEY_SZ                                     16

#define LL_RX_HASH_ENTRY1_ACTION_MSK                                 0x00ff0000
#define LL_RX_HASH_ENTRY1_ACTION_I_MSK                               0xff00ffff
#define LL_RX_HASH_ENTRY1_ACTION_SFT                                 16
#define LL_RX_HASH_ENTRY1_ACTION_HI                                  23
#define LL_RX_HASH_ENTRY1_ACTION_SZ                                  8

#define LL_RX_HASH_ENTRY2_KEY_MSK                                    0x0000ffff
#define LL_RX_HASH_ENTRY2_KEY_I_MSK                                  0xffff0000
#define LL_RX_HASH_ENTRY2_KEY_SFT                                    0
#define LL_RX_HASH_ENTRY2_KEY_HI                                     15
#define LL_RX_HASH_ENTRY2_KEY_SZ                                     16

#define LL_RX_HASH_ENTRY2_ACTION_MSK                                 0x00ff0000
#define LL_RX_HASH_ENTRY2_ACTION_I_MSK                               0xff00ffff
#define LL_RX_HASH_ENTRY2_ACTION_SFT                                 16
#define LL_RX_HASH_ENTRY2_ACTION_HI                                  23
#define LL_RX_HASH_ENTRY2_ACTION_SZ                                  8

#define LL_RX_HASH_ENTRY3_KEY_MSK                                    0x0000ffff
#define LL_RX_HASH_ENTRY3_KEY_I_MSK                                  0xffff0000
#define LL_RX_HASH_ENTRY3_KEY_SFT                                    0
#define LL_RX_HASH_ENTRY3_KEY_HI                                     15
#define LL_RX_HASH_ENTRY3_KEY_SZ                                     16

#define LL_RX_HASH_ENTRY3_ACTION_MSK                                 0x00ff0000
#define LL_RX_HASH_ENTRY3_ACTION_I_MSK                               0xff00ffff
#define LL_RX_HASH_ENTRY3_ACTION_SFT                                 16
#define LL_RX_HASH_ENTRY3_ACTION_HI                                  23
#define LL_RX_HASH_ENTRY3_ACTION_SZ                                  8

#define LL_RX_HASH_ENTRY4_KEY_MSK                                    0x0000ffff
#define LL_RX_HASH_ENTRY4_KEY_I_MSK                                  0xffff0000
#define LL_RX_HASH_ENTRY4_KEY_SFT                                    0
#define LL_RX_HASH_ENTRY4_KEY_HI                                     15
#define LL_RX_HASH_ENTRY4_KEY_SZ                                     16

#define LL_RX_HASH_ENTRY4_ACTION_MSK                                 0x00ff0000
#define LL_RX_HASH_ENTRY4_ACTION_I_MSK                               0xff00ffff
#define LL_RX_HASH_ENTRY4_ACTION_SFT                                 16
#define LL_RX_HASH_ENTRY4_ACTION_HI                                  23
#define LL_RX_HASH_ENTRY4_ACTION_SZ                                  8

#define LL_RX_HASH_ENTRY5_KEY_MSK                                    0x0000ffff
#define LL_RX_HASH_ENTRY5_KEY_I_MSK                                  0xffff0000
#define LL_RX_HASH_ENTRY5_KEY_SFT                                    0
#define LL_RX_HASH_ENTRY5_KEY_HI                                     15
#define LL_RX_HASH_ENTRY5_KEY_SZ                                     16

#define LL_RX_HASH_ENTRY5_ACTION_MSK                                 0x00ff0000
#define LL_RX_HASH_ENTRY5_ACTION_I_MSK                               0xff00ffff
#define LL_RX_HASH_ENTRY5_ACTION_SFT                                 16
#define LL_RX_HASH_ENTRY5_ACTION_HI                                  23
#define LL_RX_HASH_ENTRY5_ACTION_SZ                                  8

#define LL_RX_HASH_ENTRY6_KEY_MSK                                    0x0000ffff
#define LL_RX_HASH_ENTRY6_KEY_I_MSK                                  0xffff0000
#define LL_RX_HASH_ENTRY6_KEY_SFT                                    0
#define LL_RX_HASH_ENTRY6_KEY_HI                                     15
#define LL_RX_HASH_ENTRY6_KEY_SZ                                     16

#define LL_RX_HASH_ENTRY6_ACTION_MSK                                 0x00ff0000
#define LL_RX_HASH_ENTRY6_ACTION_I_MSK                               0xff00ffff
#define LL_RX_HASH_ENTRY6_ACTION_SFT                                 16
#define LL_RX_HASH_ENTRY6_ACTION_HI                                  23
#define LL_RX_HASH_ENTRY6_ACTION_SZ                                  8

#define LL_RX_HASH_ENTRY7_KEY_MSK                                    0x0000ffff
#define LL_RX_HASH_ENTRY7_KEY_I_MSK                                  0xffff0000
#define LL_RX_HASH_ENTRY7_KEY_SFT                                    0
#define LL_RX_HASH_ENTRY7_KEY_HI                                     15
#define LL_RX_HASH_ENTRY7_KEY_SZ                                     16

#define LL_RX_HASH_ENTRY7_ACTION_MSK                                 0x00ff0000
#define LL_RX_HASH_ENTRY7_ACTION_I_MSK                               0xff00ffff
#define LL_RX_HASH_ENTRY7_ACTION_SFT                                 16
#define LL_RX_HASH_ENTRY7_ACTION_HI                                  23
#define LL_RX_HASH_ENTRY7_ACTION_SZ                                  8

#define ACCUM_TX_NO_ACK_CNT_EN_MSK                                   0x00000001
#define ACCUM_TX_NO_ACK_CNT_EN_I_MSK                                 0xfffffffe
#define ACCUM_TX_NO_ACK_CNT_EN_SFT                                   0
#define ACCUM_TX_NO_ACK_CNT_EN_HI                                    0
#define ACCUM_TX_NO_ACK_CNT_EN_SZ                                    1

#define TX_NO_ACK_CNT_AUTO_CLR_EN_MSK                                0x00000010
#define TX_NO_ACK_CNT_AUTO_CLR_EN_I_MSK                              0xffffffef
#define TX_NO_ACK_CNT_AUTO_CLR_EN_SFT                                4
#define TX_NO_ACK_CNT_AUTO_CLR_EN_HI                                 4
#define TX_NO_ACK_CNT_AUTO_CLR_EN_SZ                                 1

#define ACCUM_TX_NO_ACK_CNT_INIT_VALUE_MSK                           0x0000ff00
#define ACCUM_TX_NO_ACK_CNT_INIT_VALUE_I_MSK                         0xffff00ff
#define ACCUM_TX_NO_ACK_CNT_INIT_VALUE_SFT                           8
#define ACCUM_TX_NO_ACK_CNT_INIT_VALUE_HI                            15
#define ACCUM_TX_NO_ACK_CNT_INIT_VALUE_SZ                            8

#define AEM_TX_NO_ACK_CNT_MINUEND_MSK                                0x000000ff
#define AEM_TX_NO_ACK_CNT_MINUEND_I_MSK                              0xffffff00
#define AEM_TX_NO_ACK_CNT_MINUEND_SFT                                0
#define AEM_TX_NO_ACK_CNT_MINUEND_HI                                 7
#define AEM_TX_NO_ACK_CNT_MINUEND_SZ                                 8

#define AEM_TX_NO_ACK_CNT_SUB_BIT_MASK_MSK                           0x0000ff00
#define AEM_TX_NO_ACK_CNT_SUB_BIT_MASK_I_MSK                         0xffff00ff
#define AEM_TX_NO_ACK_CNT_SUB_BIT_MASK_SFT                           8
#define AEM_TX_NO_ACK_CNT_SUB_BIT_MASK_HI                            15
#define AEM_TX_NO_ACK_CNT_SUB_BIT_MASK_SZ                            8

#define AEM_TX_NO_ACK_CNT_LESS_MSK                                   0x00010000
#define AEM_TX_NO_ACK_CNT_LESS_I_MSK                                 0xfffeffff
#define AEM_TX_NO_ACK_CNT_LESS_SFT                                   16
#define AEM_TX_NO_ACK_CNT_LESS_HI                                    16
#define AEM_TX_NO_ACK_CNT_LESS_SZ                                    1

#define AEM_TX_NO_ACK_CNT_EQUAL_MSK                                  0x00020000
#define AEM_TX_NO_ACK_CNT_EQUAL_I_MSK                                0xfffdffff
#define AEM_TX_NO_ACK_CNT_EQUAL_SFT                                  17
#define AEM_TX_NO_ACK_CNT_EQUAL_HI                                   17
#define AEM_TX_NO_ACK_CNT_EQUAL_SZ                                   1

#define AEM_TX_NO_ACK_CNT_LARGE_MSK                                  0x00040000
#define AEM_TX_NO_ACK_CNT_LARGE_I_MSK                                0xfffbffff
#define AEM_TX_NO_ACK_CNT_LARGE_SFT                                  18
#define AEM_TX_NO_ACK_CNT_LARGE_HI                                   18
#define AEM_TX_NO_ACK_CNT_LARGE_SZ                                   1

#define ACCUM_RX_CRC_ERROR_CNT_EN_MSK                                0x00000001
#define ACCUM_RX_CRC_ERROR_CNT_EN_I_MSK                              0xfffffffe
#define ACCUM_RX_CRC_ERROR_CNT_EN_SFT                                0
#define ACCUM_RX_CRC_ERROR_CNT_EN_HI                                 0
#define ACCUM_RX_CRC_ERROR_CNT_EN_SZ                                 1

#define RX_CRC_ERROR_CNT_AUTO_CLR_EN_MSK                             0x00000010
#define RX_CRC_ERROR_CNT_AUTO_CLR_EN_I_MSK                           0xffffffef
#define RX_CRC_ERROR_CNT_AUTO_CLR_EN_SFT                             4
#define RX_CRC_ERROR_CNT_AUTO_CLR_EN_HI                              4
#define RX_CRC_ERROR_CNT_AUTO_CLR_EN_SZ                              1

#define ACCUM_RX_CRC_ERROR_CNT_INIT_VALUE_MSK                        0x0000ff00
#define ACCUM_RX_CRC_ERROR_CNT_INIT_VALUE_I_MSK                      0xffff00ff
#define ACCUM_RX_CRC_ERROR_CNT_INIT_VALUE_SFT                        8
#define ACCUM_RX_CRC_ERROR_CNT_INIT_VALUE_HI                         15
#define ACCUM_RX_CRC_ERROR_CNT_INIT_VALUE_SZ                         8

#define AEM_RX_CRC_ERROR_CNT_MINUEND_MSK                             0x000000ff
#define AEM_RX_CRC_ERROR_CNT_MINUEND_I_MSK                           0xffffff00
#define AEM_RX_CRC_ERROR_CNT_MINUEND_SFT                             0
#define AEM_RX_CRC_ERROR_CNT_MINUEND_HI                              7
#define AEM_RX_CRC_ERROR_CNT_MINUEND_SZ                              8

#define AEM_RX_CRC_ERROR_CNT_SUB_BIT_MASK_MSK                        0x0000ff00
#define AEM_RX_CRC_ERROR_CNT_SUB_BIT_MASK_I_MSK                      0xffff00ff
#define AEM_RX_CRC_ERROR_CNT_SUB_BIT_MASK_SFT                        8
#define AEM_RX_CRC_ERROR_CNT_SUB_BIT_MASK_HI                         15
#define AEM_RX_CRC_ERROR_CNT_SUB_BIT_MASK_SZ                         8

#define AEM_RX_CRC_ERROR_CNT_LESS_MSK                                0x00010000
#define AEM_RX_CRC_ERROR_CNT_LESS_I_MSK                              0xfffeffff
#define AEM_RX_CRC_ERROR_CNT_LESS_SFT                                16
#define AEM_RX_CRC_ERROR_CNT_LESS_HI                                 16
#define AEM_RX_CRC_ERROR_CNT_LESS_SZ                                 1

#define AEM_RX_CRC_ERROR_CNT_EQUAL_MSK                               0x00020000
#define AEM_RX_CRC_ERROR_CNT_EQUAL_I_MSK                             0xfffdffff
#define AEM_RX_CRC_ERROR_CNT_EQUAL_SFT                               17
#define AEM_RX_CRC_ERROR_CNT_EQUAL_HI                                17
#define AEM_RX_CRC_ERROR_CNT_EQUAL_SZ                                1

#define AEM_RX_CRC_ERROR_CNT_LARGE_MSK                               0x00040000
#define AEM_RX_CRC_ERROR_CNT_LARGE_I_MSK                             0xfffbffff
#define AEM_RX_CRC_ERROR_CNT_LARGE_SFT                               18
#define AEM_RX_CRC_ERROR_CNT_LARGE_HI                                18
#define AEM_RX_CRC_ERROR_CNT_LARGE_SZ                                1

#define RX_PDU_VALID_POLICY_SIG0_SEL_MSK                             0x0000003f
#define RX_PDU_VALID_POLICY_SIG0_SEL_I_MSK                           0xffffffc0
#define RX_PDU_VALID_POLICY_SIG0_SEL_SFT                             0
#define RX_PDU_VALID_POLICY_SIG0_SEL_HI                              5
#define RX_PDU_VALID_POLICY_SIG0_SEL_SZ                              6

#define RX_PDU_VALID_POLICY_SIG1_SEL_MSK                             0x00003f00
#define RX_PDU_VALID_POLICY_SIG1_SEL_I_MSK                           0xffffc0ff
#define RX_PDU_VALID_POLICY_SIG1_SEL_SFT                             8
#define RX_PDU_VALID_POLICY_SIG1_SEL_HI                              13
#define RX_PDU_VALID_POLICY_SIG1_SEL_SZ                              6

#define RX_PDU_VALID_POLICY_SIG2_SEL_MSK                             0x003f0000
#define RX_PDU_VALID_POLICY_SIG2_SEL_I_MSK                           0xffc0ffff
#define RX_PDU_VALID_POLICY_SIG2_SEL_SFT                             16
#define RX_PDU_VALID_POLICY_SIG2_SEL_HI                              21
#define RX_PDU_VALID_POLICY_SIG2_SEL_SZ                              6

#define RX_PDU_VALID_POLICY_SIG3_SEL_MSK                             0x3f000000
#define RX_PDU_VALID_POLICY_SIG3_SEL_I_MSK                           0xc0ffffff
#define RX_PDU_VALID_POLICY_SIG3_SEL_SFT                             24
#define RX_PDU_VALID_POLICY_SIG3_SEL_HI                              29
#define RX_PDU_VALID_POLICY_SIG3_SEL_SZ                              6

#define RX_PDU_VALID_POLICY_MANUAL_VALUE_MSK                         0x40000000
#define RX_PDU_VALID_POLICY_MANUAL_VALUE_I_MSK                       0xbfffffff
#define RX_PDU_VALID_POLICY_MANUAL_VALUE_SFT                         30
#define RX_PDU_VALID_POLICY_MANUAL_VALUE_HI                          30
#define RX_PDU_VALID_POLICY_MANUAL_VALUE_SZ                          1

#define RX_PDU_VALID_POLICY_MANUAL_EN_MSK                            0x80000000
#define RX_PDU_VALID_POLICY_MANUAL_EN_I_MSK                          0x7fffffff
#define RX_PDU_VALID_POLICY_MANUAL_EN_SFT                            31
#define RX_PDU_VALID_POLICY_MANUAL_EN_HI                             31
#define RX_PDU_VALID_POLICY_MANUAL_EN_SZ                             1

#define RX_PDU_VALID_POLICY_W1C_MSK                                  0x00000001
#define RX_PDU_VALID_POLICY_W1C_I_MSK                                0xfffffffe
#define RX_PDU_VALID_POLICY_W1C_SFT                                  0
#define RX_PDU_VALID_POLICY_W1C_HI                                   0
#define RX_PDU_VALID_POLICY_W1C_SZ                                   1

#define RX_PDU_VALID_POLICY_W1S_MSK                                  0x00000002
#define RX_PDU_VALID_POLICY_W1S_I_MSK                                0xfffffffd
#define RX_PDU_VALID_POLICY_W1S_SFT                                  1
#define RX_PDU_VALID_POLICY_W1S_HI                                   1
#define RX_PDU_VALID_POLICY_W1S_SZ                                   1

#define RX_PDU_VALID_POLICY_MSK                                      0xffffffff
#define RX_PDU_VALID_POLICY_I_MSK                                    0x00000000
#define RX_PDU_VALID_POLICY_SFT                                      0
#define RX_PDU_VALID_POLICY_HI                                       31
#define RX_PDU_VALID_POLICY_SZ                                       32

#define XPDU_IRQ_POLICY_SIG0_SEL_MSK                                 0x0000003f
#define XPDU_IRQ_POLICY_SIG0_SEL_I_MSK                               0xffffffc0
#define XPDU_IRQ_POLICY_SIG0_SEL_SFT                                 0
#define XPDU_IRQ_POLICY_SIG0_SEL_HI                                  5
#define XPDU_IRQ_POLICY_SIG0_SEL_SZ                                  6

#define XPDU_IRQ_POLICY_SIG1_SEL_MSK                                 0x00003f00
#define XPDU_IRQ_POLICY_SIG1_SEL_I_MSK                               0xffffc0ff
#define XPDU_IRQ_POLICY_SIG1_SEL_SFT                                 8
#define XPDU_IRQ_POLICY_SIG1_SEL_HI                                  13
#define XPDU_IRQ_POLICY_SIG1_SEL_SZ                                  6

#define XPDU_IRQ_POLICY_SIG2_SEL_MSK                                 0x003f0000
#define XPDU_IRQ_POLICY_SIG2_SEL_I_MSK                               0xffc0ffff
#define XPDU_IRQ_POLICY_SIG2_SEL_SFT                                 16
#define XPDU_IRQ_POLICY_SIG2_SEL_HI                                  21
#define XPDU_IRQ_POLICY_SIG2_SEL_SZ                                  6

#define XPDU_IRQ_POLICY_SIG3_SEL_MSK                                 0x3f000000
#define XPDU_IRQ_POLICY_SIG3_SEL_I_MSK                               0xc0ffffff
#define XPDU_IRQ_POLICY_SIG3_SEL_SFT                                 24
#define XPDU_IRQ_POLICY_SIG3_SEL_HI                                  29
#define XPDU_IRQ_POLICY_SIG3_SEL_SZ                                  6

#define XPDU_IRQ_POLICY_MANUAL_VALUE_MSK                             0x40000000
#define XPDU_IRQ_POLICY_MANUAL_VALUE_I_MSK                           0xbfffffff
#define XPDU_IRQ_POLICY_MANUAL_VALUE_SFT                             30
#define XPDU_IRQ_POLICY_MANUAL_VALUE_HI                              30
#define XPDU_IRQ_POLICY_MANUAL_VALUE_SZ                              1

#define XPDU_IRQ_POLICY_MANUAL_EN_MSK                                0x80000000
#define XPDU_IRQ_POLICY_MANUAL_EN_I_MSK                              0x7fffffff
#define XPDU_IRQ_POLICY_MANUAL_EN_SFT                                31
#define XPDU_IRQ_POLICY_MANUAL_EN_HI                                 31
#define XPDU_IRQ_POLICY_MANUAL_EN_SZ                                 1

#define XPDU_IRQ_POLICY_W1C_MSK                                      0x00000001
#define XPDU_IRQ_POLICY_W1C_I_MSK                                    0xfffffffe
#define XPDU_IRQ_POLICY_W1C_SFT                                      0
#define XPDU_IRQ_POLICY_W1C_HI                                       0
#define XPDU_IRQ_POLICY_W1C_SZ                                       1

#define XPDU_IRQ_POLICY_W1S_MSK                                      0x00000002
#define XPDU_IRQ_POLICY_W1S_I_MSK                                    0xfffffffd
#define XPDU_IRQ_POLICY_W1S_SFT                                      1
#define XPDU_IRQ_POLICY_W1S_HI                                       1
#define XPDU_IRQ_POLICY_W1S_SZ                                       1

#define XPDU_IRQ_POLICY_MSK                                          0xffffffff
#define XPDU_IRQ_POLICY_I_MSK                                        0x00000000
#define XPDU_IRQ_POLICY_SFT                                          0
#define XPDU_IRQ_POLICY_HI                                           31
#define XPDU_IRQ_POLICY_SZ                                           32

#define DUMY_POLICY_SIG0_SEL_MSK                                     0x0000003f
#define DUMY_POLICY_SIG0_SEL_I_MSK                                   0xffffffc0
#define DUMY_POLICY_SIG0_SEL_SFT                                     0
#define DUMY_POLICY_SIG0_SEL_HI                                      5
#define DUMY_POLICY_SIG0_SEL_SZ                                      6

#define DUMY_POLICY_SIG1_SEL_MSK                                     0x00003f00
#define DUMY_POLICY_SIG1_SEL_I_MSK                                   0xffffc0ff
#define DUMY_POLICY_SIG1_SEL_SFT                                     8
#define DUMY_POLICY_SIG1_SEL_HI                                      13
#define DUMY_POLICY_SIG1_SEL_SZ                                      6

#define DUMY_POLICY_SIG2_SEL_MSK                                     0x003f0000
#define DUMY_POLICY_SIG2_SEL_I_MSK                                   0xffc0ffff
#define DUMY_POLICY_SIG2_SEL_SFT                                     16
#define DUMY_POLICY_SIG2_SEL_HI                                      21
#define DUMY_POLICY_SIG2_SEL_SZ                                      6

#define DUMY_POLICY_SIG3_SEL_MSK                                     0x3f000000
#define DUMY_POLICY_SIG3_SEL_I_MSK                                   0xc0ffffff
#define DUMY_POLICY_SIG3_SEL_SFT                                     24
#define DUMY_POLICY_SIG3_SEL_HI                                      29
#define DUMY_POLICY_SIG3_SEL_SZ                                      6

#define DUMY_POLICY_MANUAL_VALUE_MSK                                 0x40000000
#define DUMY_POLICY_MANUAL_VALUE_I_MSK                               0xbfffffff
#define DUMY_POLICY_MANUAL_VALUE_SFT                                 30
#define DUMY_POLICY_MANUAL_VALUE_HI                                  30
#define DUMY_POLICY_MANUAL_VALUE_SZ                                  1

#define DUMY_POLICY_MANUAL_EN_MSK                                    0x80000000
#define DUMY_POLICY_MANUAL_EN_I_MSK                                  0x7fffffff
#define DUMY_POLICY_MANUAL_EN_SFT                                    31
#define DUMY_POLICY_MANUAL_EN_HI                                     31
#define DUMY_POLICY_MANUAL_EN_SZ                                     1

#define DUMY_POLICY_W1C_MSK                                          0x00000001
#define DUMY_POLICY_W1C_I_MSK                                        0xfffffffe
#define DUMY_POLICY_W1C_SFT                                          0
#define DUMY_POLICY_W1C_HI                                           0
#define DUMY_POLICY_W1C_SZ                                           1

#define DUMY_POLICY_W1S_MSK                                          0x00000002
#define DUMY_POLICY_W1S_I_MSK                                        0xfffffffd
#define DUMY_POLICY_W1S_SFT                                          1
#define DUMY_POLICY_W1S_HI                                           1
#define DUMY_POLICY_W1S_SZ                                           1

#define DUMY_POLICY_MSK                                              0xffffffff
#define DUMY_POLICY_I_MSK                                            0x00000000
#define DUMY_POLICY_SFT                                              0
#define DUMY_POLICY_HI                                               31
#define DUMY_POLICY_SZ                                               32

#define NEW_DATA_MANUAL_INVALID_MSK                                  0x00000001
#define NEW_DATA_MANUAL_INVALID_I_MSK                                0xfffffffe
#define NEW_DATA_MANUAL_INVALID_SFT                                  0
#define NEW_DATA_MANUAL_INVALID_HI                                   0
#define NEW_DATA_MANUAL_INVALID_SZ                                   1

#define NEW_DATA_MANUAL_SET_MSK                                      0x00000002
#define NEW_DATA_MANUAL_SET_I_MSK                                    0xfffffffd
#define NEW_DATA_MANUAL_SET_SFT                                      1
#define NEW_DATA_MANUAL_SET_HI                                       1
#define NEW_DATA_MANUAL_SET_SZ                                       1

#define NEW_DATA_MANUAL_OVERWRITE_MSK                                0x00000004
#define NEW_DATA_MANUAL_OVERWRITE_I_MSK                              0xfffffffb
#define NEW_DATA_MANUAL_OVERWRITE_SFT                                2
#define NEW_DATA_MANUAL_OVERWRITE_HI                                 2
#define NEW_DATA_MANUAL_OVERWRITE_SZ                                 1

#define NEW_DATA_MANUAL_VALID_MSK                                    0x00000010
#define NEW_DATA_MANUAL_VALID_I_MSK                                  0xffffffef
#define NEW_DATA_MANUAL_VALID_SFT                                    4
#define NEW_DATA_MANUAL_VALID_HI                                     4
#define NEW_DATA_MANUAL_VALID_SZ                                     1

#define NEW_DATA_MANUAL_VALUE_MSK                                    0x00000100
#define NEW_DATA_MANUAL_VALUE_I_MSK                                  0xfffffeff
#define NEW_DATA_MANUAL_VALUE_SFT                                    8
#define NEW_DATA_MANUAL_VALUE_HI                                     8
#define NEW_DATA_MANUAL_VALUE_SZ                                     1

#define NEW_DATA_INFO_VALID_MSK                                      0x00010000
#define NEW_DATA_INFO_VALID_I_MSK                                    0xfffeffff
#define NEW_DATA_INFO_VALID_SFT                                      16
#define NEW_DATA_INFO_VALID_HI                                       16
#define NEW_DATA_INFO_VALID_SZ                                       1

#define NEW_DATA_INFO_VALUE_MSK                                      0x01000000
#define NEW_DATA_INFO_VALUE_I_MSK                                    0xfeffffff
#define NEW_DATA_INFO_VALUE_SFT                                      24
#define NEW_DATA_INFO_VALUE_HI                                       24
#define NEW_DATA_INFO_VALUE_SZ                                       1

#define TX_ADDR_FILTER_DECISION_MANUAL_INVALID_MSK                   0x00000001
#define TX_ADDR_FILTER_DECISION_MANUAL_INVALID_I_MSK                 0xfffffffe
#define TX_ADDR_FILTER_DECISION_MANUAL_INVALID_SFT                   0
#define TX_ADDR_FILTER_DECISION_MANUAL_INVALID_HI                    0
#define TX_ADDR_FILTER_DECISION_MANUAL_INVALID_SZ                    1

#define TX_ADDR_FILTER_DECISION_MANUAL_SET_MSK                       0x00000002
#define TX_ADDR_FILTER_DECISION_MANUAL_SET_I_MSK                     0xfffffffd
#define TX_ADDR_FILTER_DECISION_MANUAL_SET_SFT                       1
#define TX_ADDR_FILTER_DECISION_MANUAL_SET_HI                        1
#define TX_ADDR_FILTER_DECISION_MANUAL_SET_SZ                        1

#define TX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE_MSK                 0x00000004
#define TX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE_I_MSK               0xfffffffb
#define TX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE_SFT                 2
#define TX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE_HI                  2
#define TX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE_SZ                  1

#define TX_ADDR_FILTER_DECISION_MANUAL_VALID_MSK                     0x00000010
#define TX_ADDR_FILTER_DECISION_MANUAL_VALID_I_MSK                   0xffffffef
#define TX_ADDR_FILTER_DECISION_MANUAL_VALID_SFT                     4
#define TX_ADDR_FILTER_DECISION_MANUAL_VALID_HI                      4
#define TX_ADDR_FILTER_DECISION_MANUAL_VALID_SZ                      1

#define TX_ADDR_FILTER_DECISION_MANUAL_VALUE_MSK                     0x00000100
#define TX_ADDR_FILTER_DECISION_MANUAL_VALUE_I_MSK                   0xfffffeff
#define TX_ADDR_FILTER_DECISION_MANUAL_VALUE_SFT                     8
#define TX_ADDR_FILTER_DECISION_MANUAL_VALUE_HI                      8
#define TX_ADDR_FILTER_DECISION_MANUAL_VALUE_SZ                      1

#define TX_ADDR_FILTER_DECISION_INFO_VALID_MSK                       0x00010000
#define TX_ADDR_FILTER_DECISION_INFO_VALID_I_MSK                     0xfffeffff
#define TX_ADDR_FILTER_DECISION_INFO_VALID_SFT                       16
#define TX_ADDR_FILTER_DECISION_INFO_VALID_HI                        16
#define TX_ADDR_FILTER_DECISION_INFO_VALID_SZ                        1

#define TX_ADDR_FILTER_DECISION_INFO_VALUE_MSK                       0x01000000
#define TX_ADDR_FILTER_DECISION_INFO_VALUE_I_MSK                     0xfeffffff
#define TX_ADDR_FILTER_DECISION_INFO_VALUE_SFT                       24
#define TX_ADDR_FILTER_DECISION_INFO_VALUE_HI                        24
#define TX_ADDR_FILTER_DECISION_INFO_VALUE_SZ                        1

#define RX_ADDR_FILTER_DECISION_MANUAL_INVALID_MSK                   0x00000001
#define RX_ADDR_FILTER_DECISION_MANUAL_INVALID_I_MSK                 0xfffffffe
#define RX_ADDR_FILTER_DECISION_MANUAL_INVALID_SFT                   0
#define RX_ADDR_FILTER_DECISION_MANUAL_INVALID_HI                    0
#define RX_ADDR_FILTER_DECISION_MANUAL_INVALID_SZ                    1

#define RX_ADDR_FILTER_DECISION_MANUAL_SET_MSK                       0x00000002
#define RX_ADDR_FILTER_DECISION_MANUAL_SET_I_MSK                     0xfffffffd
#define RX_ADDR_FILTER_DECISION_MANUAL_SET_SFT                       1
#define RX_ADDR_FILTER_DECISION_MANUAL_SET_HI                        1
#define RX_ADDR_FILTER_DECISION_MANUAL_SET_SZ                        1

#define RX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE_MSK                 0x00000004
#define RX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE_I_MSK               0xfffffffb
#define RX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE_SFT                 2
#define RX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE_HI                  2
#define RX_ADDR_FILTER_DECISION_MANUAL_OVERWRITE_SZ                  1

#define RX_ADDR_FILTER_DECISION_MANUAL_VALID_MSK                     0x00000010
#define RX_ADDR_FILTER_DECISION_MANUAL_VALID_I_MSK                   0xffffffef
#define RX_ADDR_FILTER_DECISION_MANUAL_VALID_SFT                     4
#define RX_ADDR_FILTER_DECISION_MANUAL_VALID_HI                      4
#define RX_ADDR_FILTER_DECISION_MANUAL_VALID_SZ                      1

#define RX_ADDR_FILTER_DECISION_MANUAL_VALUE_MSK                     0x00000100
#define RX_ADDR_FILTER_DECISION_MANUAL_VALUE_I_MSK                   0xfffffeff
#define RX_ADDR_FILTER_DECISION_MANUAL_VALUE_SFT                     8
#define RX_ADDR_FILTER_DECISION_MANUAL_VALUE_HI                      8
#define RX_ADDR_FILTER_DECISION_MANUAL_VALUE_SZ                      1

#define RX_ADDR_FILTER_DECISION_INFO_VALID_MSK                       0x00010000
#define RX_ADDR_FILTER_DECISION_INFO_VALID_I_MSK                     0xfffeffff
#define RX_ADDR_FILTER_DECISION_INFO_VALID_SFT                       16
#define RX_ADDR_FILTER_DECISION_INFO_VALID_HI                        16
#define RX_ADDR_FILTER_DECISION_INFO_VALID_SZ                        1

#define RX_ADDR_FILTER_DECISION_INFO_VALUE_MSK                       0x01000000
#define RX_ADDR_FILTER_DECISION_INFO_VALUE_I_MSK                     0xfeffffff
#define RX_ADDR_FILTER_DECISION_INFO_VALUE_SFT                       24
#define RX_ADDR_FILTER_DECISION_INFO_VALUE_HI                        24
#define RX_ADDR_FILTER_DECISION_INFO_VALUE_SZ                        1

#define AS_ACK_ADV_MANUAL_INVALID_MSK                                0x00000001
#define AS_ACK_ADV_MANUAL_INVALID_I_MSK                              0xfffffffe
#define AS_ACK_ADV_MANUAL_INVALID_SFT                                0
#define AS_ACK_ADV_MANUAL_INVALID_HI                                 0
#define AS_ACK_ADV_MANUAL_INVALID_SZ                                 1

#define AS_ACK_ADV_MANUAL_SET_MSK                                    0x00000002
#define AS_ACK_ADV_MANUAL_SET_I_MSK                                  0xfffffffd
#define AS_ACK_ADV_MANUAL_SET_SFT                                    1
#define AS_ACK_ADV_MANUAL_SET_HI                                     1
#define AS_ACK_ADV_MANUAL_SET_SZ                                     1

#define AS_ACK_ADV_MANUAL_OVERWRITE_MSK                              0x00000004
#define AS_ACK_ADV_MANUAL_OVERWRITE_I_MSK                            0xfffffffb
#define AS_ACK_ADV_MANUAL_OVERWRITE_SFT                              2
#define AS_ACK_ADV_MANUAL_OVERWRITE_HI                               2
#define AS_ACK_ADV_MANUAL_OVERWRITE_SZ                               1

#define AS_ACK_ADV_MANUAL_VALID_MSK                                  0x00000010
#define AS_ACK_ADV_MANUAL_VALID_I_MSK                                0xffffffef
#define AS_ACK_ADV_MANUAL_VALID_SFT                                  4
#define AS_ACK_ADV_MANUAL_VALID_HI                                   4
#define AS_ACK_ADV_MANUAL_VALID_SZ                                   1

#define AS_ACK_ADV_MANUAL_VALUE_MSK                                  0x00000100
#define AS_ACK_ADV_MANUAL_VALUE_I_MSK                                0xfffffeff
#define AS_ACK_ADV_MANUAL_VALUE_SFT                                  8
#define AS_ACK_ADV_MANUAL_VALUE_HI                                   8
#define AS_ACK_ADV_MANUAL_VALUE_SZ                                   1

#define AS_ACK_ADV_INFO_VALID_MSK                                    0x00010000
#define AS_ACK_ADV_INFO_VALID_I_MSK                                  0xfffeffff
#define AS_ACK_ADV_INFO_VALID_SFT                                    16
#define AS_ACK_ADV_INFO_VALID_HI                                     16
#define AS_ACK_ADV_INFO_VALID_SZ                                     1

#define AS_ACK_ADV_INFO_VALUE_MSK                                    0x01000000
#define AS_ACK_ADV_INFO_VALUE_I_MSK                                  0xfeffffff
#define AS_ACK_ADV_INFO_VALUE_SFT                                    24
#define AS_ACK_ADV_INFO_VALUE_HI                                     24
#define AS_ACK_ADV_INFO_VALUE_SZ                                     1

#define AS_ACK_DATA_MANUAL_INVALID_MSK                               0x00000001
#define AS_ACK_DATA_MANUAL_INVALID_I_MSK                             0xfffffffe
#define AS_ACK_DATA_MANUAL_INVALID_SFT                               0
#define AS_ACK_DATA_MANUAL_INVALID_HI                                0
#define AS_ACK_DATA_MANUAL_INVALID_SZ                                1

#define AS_ACK_DATA_MANUAL_SET_MSK                                   0x00000002
#define AS_ACK_DATA_MANUAL_SET_I_MSK                                 0xfffffffd
#define AS_ACK_DATA_MANUAL_SET_SFT                                   1
#define AS_ACK_DATA_MANUAL_SET_HI                                    1
#define AS_ACK_DATA_MANUAL_SET_SZ                                    1

#define AS_ACK_DATA_MANUAL_OVERWRITE_MSK                             0x00000004
#define AS_ACK_DATA_MANUAL_OVERWRITE_I_MSK                           0xfffffffb
#define AS_ACK_DATA_MANUAL_OVERWRITE_SFT                             2
#define AS_ACK_DATA_MANUAL_OVERWRITE_HI                              2
#define AS_ACK_DATA_MANUAL_OVERWRITE_SZ                              1

#define AS_ACK_DATA_MANUAL_VALID_MSK                                 0x00000010
#define AS_ACK_DATA_MANUAL_VALID_I_MSK                               0xffffffef
#define AS_ACK_DATA_MANUAL_VALID_SFT                                 4
#define AS_ACK_DATA_MANUAL_VALID_HI                                  4
#define AS_ACK_DATA_MANUAL_VALID_SZ                                  1

#define AS_ACK_DATA_MANUAL_VALUE_MSK                                 0x00000100
#define AS_ACK_DATA_MANUAL_VALUE_I_MSK                               0xfffffeff
#define AS_ACK_DATA_MANUAL_VALUE_SFT                                 8
#define AS_ACK_DATA_MANUAL_VALUE_HI                                  8
#define AS_ACK_DATA_MANUAL_VALUE_SZ                                  1

#define AS_ACK_DATA_INFO_VALID_MSK                                   0x00010000
#define AS_ACK_DATA_INFO_VALID_I_MSK                                 0xfffeffff
#define AS_ACK_DATA_INFO_VALID_SFT                                   16
#define AS_ACK_DATA_INFO_VALID_HI                                    16
#define AS_ACK_DATA_INFO_VALID_SZ                                    1

#define AS_ACK_DATA_INFO_VALUE_MSK                                   0x01000000
#define AS_ACK_DATA_INFO_VALUE_I_MSK                                 0xfeffffff
#define AS_ACK_DATA_INFO_VALUE_SFT                                   24
#define AS_ACK_DATA_INFO_VALUE_HI                                    24
#define AS_ACK_DATA_INFO_VALUE_SZ                                    1

#define NON_NULL_MANUAL_INVALID_MSK                                  0x00000001
#define NON_NULL_MANUAL_INVALID_I_MSK                                0xfffffffe
#define NON_NULL_MANUAL_INVALID_SFT                                  0
#define NON_NULL_MANUAL_INVALID_HI                                   0
#define NON_NULL_MANUAL_INVALID_SZ                                   1

#define NON_NULL_MANUAL_SET_MSK                                      0x00000002
#define NON_NULL_MANUAL_SET_I_MSK                                    0xfffffffd
#define NON_NULL_MANUAL_SET_SFT                                      1
#define NON_NULL_MANUAL_SET_HI                                       1
#define NON_NULL_MANUAL_SET_SZ                                       1

#define NON_NULL_MANUAL_OVERWRITE_MSK                                0x00000004
#define NON_NULL_MANUAL_OVERWRITE_I_MSK                              0xfffffffb
#define NON_NULL_MANUAL_OVERWRITE_SFT                                2
#define NON_NULL_MANUAL_OVERWRITE_HI                                 2
#define NON_NULL_MANUAL_OVERWRITE_SZ                                 1

#define NON_NULL_MANUAL_VALID_MSK                                    0x00000010
#define NON_NULL_MANUAL_VALID_I_MSK                                  0xffffffef
#define NON_NULL_MANUAL_VALID_SFT                                    4
#define NON_NULL_MANUAL_VALID_HI                                     4
#define NON_NULL_MANUAL_VALID_SZ                                     1

#define NON_NULL_MANUAL_VALUE_MSK                                    0x00000100
#define NON_NULL_MANUAL_VALUE_I_MSK                                  0xfffffeff
#define NON_NULL_MANUAL_VALUE_SFT                                    8
#define NON_NULL_MANUAL_VALUE_HI                                     8
#define NON_NULL_MANUAL_VALUE_SZ                                     1

#define NON_NULL_INFO_VALID_MSK                                      0x00010000
#define NON_NULL_INFO_VALID_I_MSK                                    0xfffeffff
#define NON_NULL_INFO_VALID_SFT                                      16
#define NON_NULL_INFO_VALID_HI                                       16
#define NON_NULL_INFO_VALID_SZ                                       1

#define NON_NULL_INFO_VALUE_MSK                                      0x01000000
#define NON_NULL_INFO_VALUE_I_MSK                                    0xfeffffff
#define NON_NULL_INFO_VALUE_SFT                                      24
#define NON_NULL_INFO_VALUE_HI                                       24
#define NON_NULL_INFO_VALUE_SZ                                       1

#define TX_ADDR_FILTER_HIT_MANUAL_INVALID_MSK                        0x00000001
#define TX_ADDR_FILTER_HIT_MANUAL_INVALID_I_MSK                      0xfffffffe
#define TX_ADDR_FILTER_HIT_MANUAL_INVALID_SFT                        0
#define TX_ADDR_FILTER_HIT_MANUAL_INVALID_HI                         0
#define TX_ADDR_FILTER_HIT_MANUAL_INVALID_SZ                         1

#define TX_ADDR_FILTER_HIT_MANUAL_SET_MSK                            0x00000002
#define TX_ADDR_FILTER_HIT_MANUAL_SET_I_MSK                          0xfffffffd
#define TX_ADDR_FILTER_HIT_MANUAL_SET_SFT                            1
#define TX_ADDR_FILTER_HIT_MANUAL_SET_HI                             1
#define TX_ADDR_FILTER_HIT_MANUAL_SET_SZ                             1

#define TX_ADDR_FILTER_HIT_MANUAL_OVERWRITE_MSK                      0x00000004
#define TX_ADDR_FILTER_HIT_MANUAL_OVERWRITE_I_MSK                    0xfffffffb
#define TX_ADDR_FILTER_HIT_MANUAL_OVERWRITE_SFT                      2
#define TX_ADDR_FILTER_HIT_MANUAL_OVERWRITE_HI                       2
#define TX_ADDR_FILTER_HIT_MANUAL_OVERWRITE_SZ                       1

#define TX_ADDR_FILTER_HIT_MANUAL_VALID_MSK                          0x00000010
#define TX_ADDR_FILTER_HIT_MANUAL_VALID_I_MSK                        0xffffffef
#define TX_ADDR_FILTER_HIT_MANUAL_VALID_SFT                          4
#define TX_ADDR_FILTER_HIT_MANUAL_VALID_HI                           4
#define TX_ADDR_FILTER_HIT_MANUAL_VALID_SZ                           1

#define TX_ADDR_FILTER_HIT_MANUAL_VALUE_MSK                          0x00000100
#define TX_ADDR_FILTER_HIT_MANUAL_VALUE_I_MSK                        0xfffffeff
#define TX_ADDR_FILTER_HIT_MANUAL_VALUE_SFT                          8
#define TX_ADDR_FILTER_HIT_MANUAL_VALUE_HI                           8
#define TX_ADDR_FILTER_HIT_MANUAL_VALUE_SZ                           1

#define TX_ADDR_FILTER_HIT_INFO_VALID_MSK                            0x00010000
#define TX_ADDR_FILTER_HIT_INFO_VALID_I_MSK                          0xfffeffff
#define TX_ADDR_FILTER_HIT_INFO_VALID_SFT                            16
#define TX_ADDR_FILTER_HIT_INFO_VALID_HI                             16
#define TX_ADDR_FILTER_HIT_INFO_VALID_SZ                             1

#define TX_ADDR_FILTER_HIT_INFO_VALUE_MSK                            0x01000000
#define TX_ADDR_FILTER_HIT_INFO_VALUE_I_MSK                          0xfeffffff
#define TX_ADDR_FILTER_HIT_INFO_VALUE_SFT                            24
#define TX_ADDR_FILTER_HIT_INFO_VALUE_HI                             24
#define TX_ADDR_FILTER_HIT_INFO_VALUE_SZ                             1

#define RX_ADDR_FILTER_HIT_MANUAL_INVALID_MSK                        0x00000001
#define RX_ADDR_FILTER_HIT_MANUAL_INVALID_I_MSK                      0xfffffffe
#define RX_ADDR_FILTER_HIT_MANUAL_INVALID_SFT                        0
#define RX_ADDR_FILTER_HIT_MANUAL_INVALID_HI                         0
#define RX_ADDR_FILTER_HIT_MANUAL_INVALID_SZ                         1

#define RX_ADDR_FILTER_HIT_MANUAL_SET_MSK                            0x00000002
#define RX_ADDR_FILTER_HIT_MANUAL_SET_I_MSK                          0xfffffffd
#define RX_ADDR_FILTER_HIT_MANUAL_SET_SFT                            1
#define RX_ADDR_FILTER_HIT_MANUAL_SET_HI                             1
#define RX_ADDR_FILTER_HIT_MANUAL_SET_SZ                             1

#define RX_ADDR_FILTER_HIT_MANUAL_OVERWRITE_MSK                      0x00000004
#define RX_ADDR_FILTER_HIT_MANUAL_OVERWRITE_I_MSK                    0xfffffffb
#define RX_ADDR_FILTER_HIT_MANUAL_OVERWRITE_SFT                      2
#define RX_ADDR_FILTER_HIT_MANUAL_OVERWRITE_HI                       2
#define RX_ADDR_FILTER_HIT_MANUAL_OVERWRITE_SZ                       1

#define RX_ADDR_FILTER_HIT_MANUAL_VALID_MSK                          0x00000010
#define RX_ADDR_FILTER_HIT_MANUAL_VALID_I_MSK                        0xffffffef
#define RX_ADDR_FILTER_HIT_MANUAL_VALID_SFT                          4
#define RX_ADDR_FILTER_HIT_MANUAL_VALID_HI                           4
#define RX_ADDR_FILTER_HIT_MANUAL_VALID_SZ                           1

#define RX_ADDR_FILTER_HIT_MANUAL_VALUE_MSK                          0x00000100
#define RX_ADDR_FILTER_HIT_MANUAL_VALUE_I_MSK                        0xfffffeff
#define RX_ADDR_FILTER_HIT_MANUAL_VALUE_SFT                          8
#define RX_ADDR_FILTER_HIT_MANUAL_VALUE_HI                           8
#define RX_ADDR_FILTER_HIT_MANUAL_VALUE_SZ                           1

#define RX_ADDR_FILTER_HIT_INFO_VALID_MSK                            0x00010000
#define RX_ADDR_FILTER_HIT_INFO_VALID_I_MSK                          0xfffeffff
#define RX_ADDR_FILTER_HIT_INFO_VALID_SFT                            16
#define RX_ADDR_FILTER_HIT_INFO_VALID_HI                             16
#define RX_ADDR_FILTER_HIT_INFO_VALID_SZ                             1

#define RX_ADDR_FILTER_HIT_INFO_VALUE_MSK                            0x01000000
#define RX_ADDR_FILTER_HIT_INFO_VALUE_I_MSK                          0xfeffffff
#define RX_ADDR_FILTER_HIT_INFO_VALUE_SFT                            24
#define RX_ADDR_FILTER_HIT_INFO_VALUE_HI                             24
#define RX_ADDR_FILTER_HIT_INFO_VALUE_SZ                             1

#define TX_ADDR_FILTER_RESULT_MANUAL_INVALID_MSK                     0x00000001
#define TX_ADDR_FILTER_RESULT_MANUAL_INVALID_I_MSK                   0xfffffffe
#define TX_ADDR_FILTER_RESULT_MANUAL_INVALID_SFT                     0
#define TX_ADDR_FILTER_RESULT_MANUAL_INVALID_HI                      0
#define TX_ADDR_FILTER_RESULT_MANUAL_INVALID_SZ                      1

#define TX_ADDR_FILTER_RESULT_MANUAL_SET_MSK                         0x00000002
#define TX_ADDR_FILTER_RESULT_MANUAL_SET_I_MSK                       0xfffffffd
#define TX_ADDR_FILTER_RESULT_MANUAL_SET_SFT                         1
#define TX_ADDR_FILTER_RESULT_MANUAL_SET_HI                          1
#define TX_ADDR_FILTER_RESULT_MANUAL_SET_SZ                          1

#define TX_ADDR_FILTER_RESULT_MANUAL_OVERWRITE_MSK                   0x00000004
#define TX_ADDR_FILTER_RESULT_MANUAL_OVERWRITE_I_MSK                 0xfffffffb
#define TX_ADDR_FILTER_RESULT_MANUAL_OVERWRITE_SFT                   2
#define TX_ADDR_FILTER_RESULT_MANUAL_OVERWRITE_HI                    2
#define TX_ADDR_FILTER_RESULT_MANUAL_OVERWRITE_SZ                    1

#define TX_ADDR_FILTER_RESULT_MANUAL_VALID_MSK                       0x00000010
#define TX_ADDR_FILTER_RESULT_MANUAL_VALID_I_MSK                     0xffffffef
#define TX_ADDR_FILTER_RESULT_MANUAL_VALID_SFT                       4
#define TX_ADDR_FILTER_RESULT_MANUAL_VALID_HI                        4
#define TX_ADDR_FILTER_RESULT_MANUAL_VALID_SZ                        1

#define TX_ADDR_FILTER_RESULT_MANUAL_VALUE_MSK                       0x0000ff00
#define TX_ADDR_FILTER_RESULT_MANUAL_VALUE_I_MSK                     0xffff00ff
#define TX_ADDR_FILTER_RESULT_MANUAL_VALUE_SFT                       8
#define TX_ADDR_FILTER_RESULT_MANUAL_VALUE_HI                        15
#define TX_ADDR_FILTER_RESULT_MANUAL_VALUE_SZ                        8

#define TX_ADDR_FILTER_RESULT_INFO_VALID_MSK                         0x00010000
#define TX_ADDR_FILTER_RESULT_INFO_VALID_I_MSK                       0xfffeffff
#define TX_ADDR_FILTER_RESULT_INFO_VALID_SFT                         16
#define TX_ADDR_FILTER_RESULT_INFO_VALID_HI                          16
#define TX_ADDR_FILTER_RESULT_INFO_VALID_SZ                          1

#define TX_ADDR_FILTER_RESULT_INFO_VALUE_MSK                         0xff000000
#define TX_ADDR_FILTER_RESULT_INFO_VALUE_I_MSK                       0x00ffffff
#define TX_ADDR_FILTER_RESULT_INFO_VALUE_SFT                         24
#define TX_ADDR_FILTER_RESULT_INFO_VALUE_HI                          31
#define TX_ADDR_FILTER_RESULT_INFO_VALUE_SZ                          8

#define ADDR_TYPE_PEER_MANUAL_INVALID_MSK                            0x00000001
#define ADDR_TYPE_PEER_MANUAL_INVALID_I_MSK                          0xfffffffe
#define ADDR_TYPE_PEER_MANUAL_INVALID_SFT                            0
#define ADDR_TYPE_PEER_MANUAL_INVALID_HI                             0
#define ADDR_TYPE_PEER_MANUAL_INVALID_SZ                             1

#define ADDR_TYPE_PEER_MANUAL_SET_MSK                                0x00000002
#define ADDR_TYPE_PEER_MANUAL_SET_I_MSK                              0xfffffffd
#define ADDR_TYPE_PEER_MANUAL_SET_SFT                                1
#define ADDR_TYPE_PEER_MANUAL_SET_HI                                 1
#define ADDR_TYPE_PEER_MANUAL_SET_SZ                                 1

#define ADDR_TYPE_PEER_MANUAL_OVERWRITE_MSK                          0x00000004
#define ADDR_TYPE_PEER_MANUAL_OVERWRITE_I_MSK                        0xfffffffb
#define ADDR_TYPE_PEER_MANUAL_OVERWRITE_SFT                          2
#define ADDR_TYPE_PEER_MANUAL_OVERWRITE_HI                           2
#define ADDR_TYPE_PEER_MANUAL_OVERWRITE_SZ                           1

#define ADDR_TYPE_PEER_MANUAL_VALID_MSK                              0x00000010
#define ADDR_TYPE_PEER_MANUAL_VALID_I_MSK                            0xffffffef
#define ADDR_TYPE_PEER_MANUAL_VALID_SFT                              4
#define ADDR_TYPE_PEER_MANUAL_VALID_HI                               4
#define ADDR_TYPE_PEER_MANUAL_VALID_SZ                               1

#define ADDR_TYPE_PEER_INFO_VALID_MSK                                0x00010000
#define ADDR_TYPE_PEER_INFO_VALID_I_MSK                              0xfffeffff
#define ADDR_TYPE_PEER_INFO_VALID_SFT                                16
#define ADDR_TYPE_PEER_INFO_VALID_HI                                 16
#define ADDR_TYPE_PEER_INFO_VALID_SZ                                 1

#define ADDR_TYPE_PEER_MANUAL_VALUE_31_0_MSK                         0xffffffff
#define ADDR_TYPE_PEER_MANUAL_VALUE_31_0_I_MSK                       0x00000000
#define ADDR_TYPE_PEER_MANUAL_VALUE_31_0_SFT                         0
#define ADDR_TYPE_PEER_MANUAL_VALUE_31_0_HI                          31
#define ADDR_TYPE_PEER_MANUAL_VALUE_31_0_SZ                          32

#define ADDR_TYPE_PEER_MANUAL_VALUE_48_32_MSK                        0x0001ffff
#define ADDR_TYPE_PEER_MANUAL_VALUE_48_32_I_MSK                      0xfffe0000
#define ADDR_TYPE_PEER_MANUAL_VALUE_48_32_SFT                        0
#define ADDR_TYPE_PEER_MANUAL_VALUE_48_32_HI                         16
#define ADDR_TYPE_PEER_MANUAL_VALUE_48_32_SZ                         17

#define ADDR_TYPE_PEER_INFO_VALUE_31_0_MSK                           0xffffffff
#define ADDR_TYPE_PEER_INFO_VALUE_31_0_I_MSK                         0x00000000
#define ADDR_TYPE_PEER_INFO_VALUE_31_0_SFT                           0
#define ADDR_TYPE_PEER_INFO_VALUE_31_0_HI                            31
#define ADDR_TYPE_PEER_INFO_VALUE_31_0_SZ                            32

#define ADDR_TYPE_PEER_INFO_VALUE_48_32_MSK                          0x0001ffff
#define ADDR_TYPE_PEER_INFO_VALUE_48_32_I_MSK                        0xfffe0000
#define ADDR_TYPE_PEER_INFO_VALUE_48_32_SFT                          0
#define ADDR_TYPE_PEER_INFO_VALUE_48_32_HI                           16
#define ADDR_TYPE_PEER_INFO_VALUE_48_32_SZ                           17

#define DISASSEMBLER_POLICY_SRC_BUS_31_0_MSK                         0xffffffff
#define DISASSEMBLER_POLICY_SRC_BUS_31_0_I_MSK                       0x00000000
#define DISASSEMBLER_POLICY_SRC_BUS_31_0_SFT                         0
#define DISASSEMBLER_POLICY_SRC_BUS_31_0_HI                          31
#define DISASSEMBLER_POLICY_SRC_BUS_31_0_SZ                          32

#define DISASSEMBLER_POLICY_SRC_BUS_63_32_MSK                        0xffffffff
#define DISASSEMBLER_POLICY_SRC_BUS_63_32_I_MSK                      0x00000000
#define DISASSEMBLER_POLICY_SRC_BUS_63_32_SFT                        0
#define DISASSEMBLER_POLICY_SRC_BUS_63_32_HI                         31
#define DISASSEMBLER_POLICY_SRC_BUS_63_32_SZ                         32

#define RX_CRC_INFO_MSK                                              0x00ffffff
#define RX_CRC_INFO_I_MSK                                            0xff000000
#define RX_CRC_INFO_SFT                                              0
#define RX_CRC_INFO_HI                                               23
#define RX_CRC_INFO_SZ                                               24

#define RX_CRC_OK_MSK                                                0x00000001
#define RX_CRC_OK_I_MSK                                              0xfffffffe
#define RX_CRC_OK_SFT                                                0
#define RX_CRC_OK_HI                                                 0
#define RX_CRC_OK_SZ                                                 1

#define RX_CRC_ERR_BF_MSK                                            0x00000010
#define RX_CRC_ERR_BF_I_MSK                                          0xffffffef
#define RX_CRC_ERR_BF_SFT                                            4
#define RX_CRC_ERR_BF_HI                                             4
#define RX_CRC_ERR_BF_SZ                                             1

#define RX_CRC_ERR_BN_MSK                                            0x000fff00
#define RX_CRC_ERR_BN_I_MSK                                          0xfff000ff
#define RX_CRC_ERR_BN_SFT                                            8
#define RX_CRC_ERR_BN_HI                                             19
#define RX_CRC_ERR_BN_SZ                                             12

#define RX_PWR_MSK                                                   0x000000ff
#define RX_PWR_I_MSK                                                 0xffffff00
#define RX_PWR_SFT                                                   0
#define RX_PWR_HI                                                    7
#define RX_PWR_SZ                                                    8

#define RX_BUF_LOAD_MANUAL_EN_MSK                                    0x00000001
#define RX_BUF_LOAD_MANUAL_EN_I_MSK                                  0xfffffffe
#define RX_BUF_LOAD_MANUAL_EN_SFT                                    0
#define RX_BUF_LOAD_MANUAL_EN_HI                                     0
#define RX_BUF_LOAD_MANUAL_EN_SZ                                     1

#define RX_HASH_NO_HIT_MSK                                           0x00000001
#define RX_HASH_NO_HIT_I_MSK                                         0xfffffffe
#define RX_HASH_NO_HIT_SFT                                           0
#define RX_HASH_NO_HIT_HI                                            0
#define RX_HASH_NO_HIT_SZ                                            1

#define RX_HASH_HIT_NUM_MSK                                          0x000000f0
#define RX_HASH_HIT_NUM_I_MSK                                        0xffffff0f
#define RX_HASH_HIT_NUM_SFT                                          4
#define RX_HASH_HIT_NUM_HI                                           7
#define RX_HASH_HIT_NUM_SZ                                           4

#define TX_NO_ACK_CNT_MSK                                            0x000000ff
#define TX_NO_ACK_CNT_I_MSK                                          0xffffff00
#define TX_NO_ACK_CNT_SFT                                            0
#define TX_NO_ACK_CNT_HI                                             7
#define TX_NO_ACK_CNT_SZ                                             8

#define RX_CRC_ERROR_CNT_MSK                                         0x0000ff00
#define RX_CRC_ERROR_CNT_I_MSK                                       0xffff00ff
#define RX_CRC_ERROR_CNT_SFT                                         8
#define RX_CRC_ERROR_CNT_HI                                          15
#define RX_CRC_ERROR_CNT_SZ                                          8

#define RX_LONG_PDU_LEN_EXCEED_MSK                                   0x00000001
#define RX_LONG_PDU_LEN_EXCEED_I_MSK                                 0xfffffffe
#define RX_LONG_PDU_LEN_EXCEED_SFT                                   0
#define RX_LONG_PDU_LEN_EXCEED_HI                                    0
#define RX_LONG_PDU_LEN_EXCEED_SZ                                    1

#define RX_RING_DESC_BASE_ADDR_MSK                                   0xffffffff
#define RX_RING_DESC_BASE_ADDR_I_MSK                                 0x00000000
#define RX_RING_DESC_BASE_ADDR_SFT                                   0
#define RX_RING_DESC_BASE_ADDR_HI                                    31
#define RX_RING_DESC_BASE_ADDR_SZ                                    32

#define RX_RING_ENTRY_BASE_ADDR_MSK                                  0xffffffff
#define RX_RING_ENTRY_BASE_ADDR_I_MSK                                0x00000000
#define RX_RING_ENTRY_BASE_ADDR_SFT                                  0
#define RX_RING_ENTRY_BASE_ADDR_HI                                   31
#define RX_RING_ENTRY_BASE_ADDR_SZ                                   32

#define RX_RING_RD_VPTR_MSK                                          0x000000ff
#define RX_RING_RD_VPTR_I_MSK                                        0xffffff00
#define RX_RING_RD_VPTR_SFT                                          0
#define RX_RING_RD_VPTR_HI                                           7
#define RX_RING_RD_VPTR_SZ                                           8

#define RX_RING_WR_VPTR_MSK                                          0x0000ff00
#define RX_RING_WR_VPTR_I_MSK                                        0xffff00ff
#define RX_RING_WR_VPTR_SFT                                          8
#define RX_RING_WR_VPTR_HI                                           15
#define RX_RING_WR_VPTR_SZ                                           8

#define RX_RING_SIZE_MSK                                             0x000000ff
#define RX_RING_SIZE_I_MSK                                           0xffffff00
#define RX_RING_SIZE_SFT                                             0
#define RX_RING_SIZE_HI                                              7
#define RX_RING_SIZE_SZ                                              8

#define RX_LONG_PDU_BUF_ADDR_MSK                                     0xffffffff
#define RX_LONG_PDU_BUF_ADDR_I_MSK                                   0x00000000
#define RX_LONG_PDU_BUF_ADDR_SFT                                     0
#define RX_LONG_PDU_BUF_ADDR_HI                                      31
#define RX_LONG_PDU_BUF_ADDR_SZ                                      32

#define RX_LONG_PDU_MAX_LEN_MSK                                      0x000000ff
#define RX_LONG_PDU_MAX_LEN_I_MSK                                    0xffffff00
#define RX_LONG_PDU_MAX_LEN_SFT                                      0
#define RX_LONG_PDU_MAX_LEN_HI                                       7
#define RX_LONG_PDU_MAX_LEN_SZ                                       8

#define RX_RING_RX_DMA_SRC_MSK                                       0xffffffff
#define RX_RING_RX_DMA_SRC_I_MSK                                     0x00000000
#define RX_RING_RX_DMA_SRC_SFT                                       0
#define RX_RING_RX_DMA_SRC_HI                                        31
#define RX_RING_RX_DMA_SRC_SZ                                        32

#define RXQ_DMA_BADR_EN_MSK                                          0x00000001
#define RXQ_DMA_BADR_EN_I_MSK                                        0xfffffffe
#define RXQ_DMA_BADR_EN_SFT                                          0
#define RXQ_DMA_BADR_EN_HI                                           0
#define RXQ_DMA_BADR_EN_SZ                                           1

#define RXQ_DMA_DST_INC_MSK                                          0x00000002
#define RXQ_DMA_DST_INC_I_MSK                                        0xfffffffd
#define RXQ_DMA_DST_INC_SFT                                          1
#define RXQ_DMA_DST_INC_HI                                           1
#define RXQ_DMA_DST_INC_SZ                                           1

#define RXQ_DMA_SRC_INC_MSK                                          0x00000004
#define RXQ_DMA_SRC_INC_I_MSK                                        0xfffffffb
#define RXQ_DMA_SRC_INC_SFT                                          2
#define RXQ_DMA_SRC_INC_HI                                           2
#define RXQ_DMA_SRC_INC_SZ                                           1

#define RXQ_DMA_DST_SIZE_MSK                                         0x00000038
#define RXQ_DMA_DST_SIZE_I_MSK                                       0xffffffc7
#define RXQ_DMA_DST_SIZE_SFT                                         3
#define RXQ_DMA_DST_SIZE_HI                                          5
#define RXQ_DMA_DST_SIZE_SZ                                          3

#define RXQ_DMA_SRC_SIZE_MSK                                         0x000001c0
#define RXQ_DMA_SRC_SIZE_I_MSK                                       0xfffffe3f
#define RXQ_DMA_SRC_SIZE_SFT                                         6
#define RXQ_DMA_SRC_SIZE_HI                                          8
#define RXQ_DMA_SRC_SIZE_SZ                                          3

#define RX_RING_FULL_MASKINT_MSK                                     0x00000001
#define RX_RING_FULL_MASKINT_I_MSK                                   0xfffffffe
#define RX_RING_FULL_MASKINT_SFT                                     0
#define RX_RING_FULL_MASKINT_HI                                      0
#define RX_RING_FULL_MASKINT_SZ                                      1

#define RX_RING_FULL_CLRINT_MSK                                      0x00000002
#define RX_RING_FULL_CLRINT_I_MSK                                    0xfffffffd
#define RX_RING_FULL_CLRINT_SFT                                      1
#define RX_RING_FULL_CLRINT_HI                                       1
#define RX_RING_FULL_CLRINT_SZ                                       1

#define RX_RING_STORE_END_MASKINT_MSK                                0x00000004
#define RX_RING_STORE_END_MASKINT_I_MSK                              0xfffffffb
#define RX_RING_STORE_END_MASKINT_SFT                                2
#define RX_RING_STORE_END_MASKINT_HI                                 2
#define RX_RING_STORE_END_MASKINT_SZ                                 1

#define RX_RING_STORE_END_CLRINT_MSK                                 0x00000008
#define RX_RING_STORE_END_CLRINT_I_MSK                               0xfffffff7
#define RX_RING_STORE_END_CLRINT_SFT                                 3
#define RX_RING_STORE_END_CLRINT_HI                                  3
#define RX_RING_STORE_END_CLRINT_SZ                                  1

#define LL_RX_RING_STORE_END_INT_MSK                                 0x00000001
#define LL_RX_RING_STORE_END_INT_I_MSK                               0xfffffffe
#define LL_RX_RING_STORE_END_INT_SFT                                 0
#define LL_RX_RING_STORE_END_INT_HI                                  0
#define LL_RX_RING_STORE_END_INT_SZ                                  1

#define LL_RX_RING_FULL_INT_MSK                                      0x00000100
#define LL_RX_RING_FULL_INT_I_MSK                                    0xfffffeff
#define LL_RX_RING_FULL_INT_SFT                                      8
#define LL_RX_RING_FULL_INT_HI                                       8
#define LL_RX_RING_FULL_INT_SZ                                       1

#define RO_LL_RX_RING_ENTRY_CNT_MSK                                  0x000000ff
#define RO_LL_RX_RING_ENTRY_CNT_I_MSK                                0xffffff00
#define RO_LL_RX_RING_ENTRY_CNT_SFT                                  0
#define RO_LL_RX_RING_ENTRY_CNT_HI                                   7
#define RO_LL_RX_RING_ENTRY_CNT_SZ                                   8

#define RO_LL_RX_RING_WR_ENTRY_ADDR_MSK                              0xffffffff
#define RO_LL_RX_RING_WR_ENTRY_ADDR_I_MSK                            0x00000000
#define RO_LL_RX_RING_WR_ENTRY_ADDR_SFT                              0
#define RO_LL_RX_RING_WR_ENTRY_ADDR_HI                               31
#define RO_LL_RX_RING_WR_ENTRY_ADDR_SZ                               32

#define LL_DEVFILTER_WHITELIST_DEV0_ADDR_31_0_MSK                    0xffffffff
#define LL_DEVFILTER_WHITELIST_DEV0_ADDR_31_0_I_MSK                  0x00000000
#define LL_DEVFILTER_WHITELIST_DEV0_ADDR_31_0_SFT                    0
#define LL_DEVFILTER_WHITELIST_DEV0_ADDR_31_0_HI                     31
#define LL_DEVFILTER_WHITELIST_DEV0_ADDR_31_0_SZ                     32

#define LL_DEVFILTER_WHITELIST_DEV0_ADDR_47_32_MSK                   0x0000ffff
#define LL_DEVFILTER_WHITELIST_DEV0_ADDR_47_32_I_MSK                 0xffff0000
#define LL_DEVFILTER_WHITELIST_DEV0_ADDR_47_32_SFT                   0
#define LL_DEVFILTER_WHITELIST_DEV0_ADDR_47_32_HI                    15
#define LL_DEVFILTER_WHITELIST_DEV0_ADDR_47_32_SZ                    16

#define LL_DEVFILTER_WHITELIST_DEV0_TYPE_MSK                         0x00010000
#define LL_DEVFILTER_WHITELIST_DEV0_TYPE_I_MSK                       0xfffeffff
#define LL_DEVFILTER_WHITELIST_DEV0_TYPE_SFT                         16
#define LL_DEVFILTER_WHITELIST_DEV0_TYPE_HI                          16
#define LL_DEVFILTER_WHITELIST_DEV0_TYPE_SZ                          1

#define LL_DEVFILTER_WHITELIST_DEV1_ADDR_31_0_MSK                    0xffffffff
#define LL_DEVFILTER_WHITELIST_DEV1_ADDR_31_0_I_MSK                  0x00000000
#define LL_DEVFILTER_WHITELIST_DEV1_ADDR_31_0_SFT                    0
#define LL_DEVFILTER_WHITELIST_DEV1_ADDR_31_0_HI                     31
#define LL_DEVFILTER_WHITELIST_DEV1_ADDR_31_0_SZ                     32

#define LL_DEVFILTER_WHITELIST_DEV1_ADDR_47_32_MSK                   0x0000ffff
#define LL_DEVFILTER_WHITELIST_DEV1_ADDR_47_32_I_MSK                 0xffff0000
#define LL_DEVFILTER_WHITELIST_DEV1_ADDR_47_32_SFT                   0
#define LL_DEVFILTER_WHITELIST_DEV1_ADDR_47_32_HI                    15
#define LL_DEVFILTER_WHITELIST_DEV1_ADDR_47_32_SZ                    16

#define LL_DEVFILTER_WHITELIST_DEV1_TYPE_MSK                         0x00010000
#define LL_DEVFILTER_WHITELIST_DEV1_TYPE_I_MSK                       0xfffeffff
#define LL_DEVFILTER_WHITELIST_DEV1_TYPE_SFT                         16
#define LL_DEVFILTER_WHITELIST_DEV1_TYPE_HI                          16
#define LL_DEVFILTER_WHITELIST_DEV1_TYPE_SZ                          1

#define LL_DEVFILTER_WHITELIST_DEV2_ADDR_31_0_MSK                    0xffffffff
#define LL_DEVFILTER_WHITELIST_DEV2_ADDR_31_0_I_MSK                  0x00000000
#define LL_DEVFILTER_WHITELIST_DEV2_ADDR_31_0_SFT                    0
#define LL_DEVFILTER_WHITELIST_DEV2_ADDR_31_0_HI                     31
#define LL_DEVFILTER_WHITELIST_DEV2_ADDR_31_0_SZ                     32

#define LL_DEVFILTER_WHITELIST_DEV2_ADDR_47_32_MSK                   0x0000ffff
#define LL_DEVFILTER_WHITELIST_DEV2_ADDR_47_32_I_MSK                 0xffff0000
#define LL_DEVFILTER_WHITELIST_DEV2_ADDR_47_32_SFT                   0
#define LL_DEVFILTER_WHITELIST_DEV2_ADDR_47_32_HI                    15
#define LL_DEVFILTER_WHITELIST_DEV2_ADDR_47_32_SZ                    16

#define LL_DEVFILTER_WHITELIST_DEV2_TYPE_MSK                         0x00010000
#define LL_DEVFILTER_WHITELIST_DEV2_TYPE_I_MSK                       0xfffeffff
#define LL_DEVFILTER_WHITELIST_DEV2_TYPE_SFT                         16
#define LL_DEVFILTER_WHITELIST_DEV2_TYPE_HI                          16
#define LL_DEVFILTER_WHITELIST_DEV2_TYPE_SZ                          1

#define LL_DEVFILTER_WHITELIST_DEV3_ADDR_31_0_MSK                    0xffffffff
#define LL_DEVFILTER_WHITELIST_DEV3_ADDR_31_0_I_MSK                  0x00000000
#define LL_DEVFILTER_WHITELIST_DEV3_ADDR_31_0_SFT                    0
#define LL_DEVFILTER_WHITELIST_DEV3_ADDR_31_0_HI                     31
#define LL_DEVFILTER_WHITELIST_DEV3_ADDR_31_0_SZ                     32

#define LL_DEVFILTER_WHITELIST_DEV3_ADDR_47_32_MSK                   0x0000ffff
#define LL_DEVFILTER_WHITELIST_DEV3_ADDR_47_32_I_MSK                 0xffff0000
#define LL_DEVFILTER_WHITELIST_DEV3_ADDR_47_32_SFT                   0
#define LL_DEVFILTER_WHITELIST_DEV3_ADDR_47_32_HI                    15
#define LL_DEVFILTER_WHITELIST_DEV3_ADDR_47_32_SZ                    16

#define LL_DEVFILTER_WHITELIST_DEV3_TYPE_MSK                         0x00010000
#define LL_DEVFILTER_WHITELIST_DEV3_TYPE_I_MSK                       0xfffeffff
#define LL_DEVFILTER_WHITELIST_DEV3_TYPE_SFT                         16
#define LL_DEVFILTER_WHITELIST_DEV3_TYPE_HI                          16
#define LL_DEVFILTER_WHITELIST_DEV3_TYPE_SZ                          1

#define LL_DEVFILTER_WHITELIST_DEV4_ADDR_31_0_MSK                    0xffffffff
#define LL_DEVFILTER_WHITELIST_DEV4_ADDR_31_0_I_MSK                  0x00000000
#define LL_DEVFILTER_WHITELIST_DEV4_ADDR_31_0_SFT                    0
#define LL_DEVFILTER_WHITELIST_DEV4_ADDR_31_0_HI                     31
#define LL_DEVFILTER_WHITELIST_DEV4_ADDR_31_0_SZ                     32

#define LL_DEVFILTER_WHITELIST_DEV4_ADDR_47_32_MSK                   0x0000ffff
#define LL_DEVFILTER_WHITELIST_DEV4_ADDR_47_32_I_MSK                 0xffff0000
#define LL_DEVFILTER_WHITELIST_DEV4_ADDR_47_32_SFT                   0
#define LL_DEVFILTER_WHITELIST_DEV4_ADDR_47_32_HI                    15
#define LL_DEVFILTER_WHITELIST_DEV4_ADDR_47_32_SZ                    16

#define LL_DEVFILTER_WHITELIST_DEV4_TYPE_MSK                         0x00010000
#define LL_DEVFILTER_WHITELIST_DEV4_TYPE_I_MSK                       0xfffeffff
#define LL_DEVFILTER_WHITELIST_DEV4_TYPE_SFT                         16
#define LL_DEVFILTER_WHITELIST_DEV4_TYPE_HI                          16
#define LL_DEVFILTER_WHITELIST_DEV4_TYPE_SZ                          1

#define LL_DEVFILTER_WHITELIST_DEV5_ADDR_31_0_MSK                    0xffffffff
#define LL_DEVFILTER_WHITELIST_DEV5_ADDR_31_0_I_MSK                  0x00000000
#define LL_DEVFILTER_WHITELIST_DEV5_ADDR_31_0_SFT                    0
#define LL_DEVFILTER_WHITELIST_DEV5_ADDR_31_0_HI                     31
#define LL_DEVFILTER_WHITELIST_DEV5_ADDR_31_0_SZ                     32

#define LL_DEVFILTER_WHITELIST_DEV5_ADDR_47_32_MSK                   0x0000ffff
#define LL_DEVFILTER_WHITELIST_DEV5_ADDR_47_32_I_MSK                 0xffff0000
#define LL_DEVFILTER_WHITELIST_DEV5_ADDR_47_32_SFT                   0
#define LL_DEVFILTER_WHITELIST_DEV5_ADDR_47_32_HI                    15
#define LL_DEVFILTER_WHITELIST_DEV5_ADDR_47_32_SZ                    16

#define LL_DEVFILTER_WHITELIST_DEV5_TYPE_MSK                         0x00010000
#define LL_DEVFILTER_WHITELIST_DEV5_TYPE_I_MSK                       0xfffeffff
#define LL_DEVFILTER_WHITELIST_DEV5_TYPE_SFT                         16
#define LL_DEVFILTER_WHITELIST_DEV5_TYPE_HI                          16
#define LL_DEVFILTER_WHITELIST_DEV5_TYPE_SZ                          1

#define LL_DEVFILTER_WHITELIST_DEV6_ADDR_31_0_MSK                    0xffffffff
#define LL_DEVFILTER_WHITELIST_DEV6_ADDR_31_0_I_MSK                  0x00000000
#define LL_DEVFILTER_WHITELIST_DEV6_ADDR_31_0_SFT                    0
#define LL_DEVFILTER_WHITELIST_DEV6_ADDR_31_0_HI                     31
#define LL_DEVFILTER_WHITELIST_DEV6_ADDR_31_0_SZ                     32

#define LL_DEVFILTER_WHITELIST_DEV6_ADDR_47_32_MSK                   0x0000ffff
#define LL_DEVFILTER_WHITELIST_DEV6_ADDR_47_32_I_MSK                 0xffff0000
#define LL_DEVFILTER_WHITELIST_DEV6_ADDR_47_32_SFT                   0
#define LL_DEVFILTER_WHITELIST_DEV6_ADDR_47_32_HI                    15
#define LL_DEVFILTER_WHITELIST_DEV6_ADDR_47_32_SZ                    16

#define LL_DEVFILTER_WHITELIST_DEV6_TYPE_MSK                         0x00010000
#define LL_DEVFILTER_WHITELIST_DEV6_TYPE_I_MSK                       0xfffeffff
#define LL_DEVFILTER_WHITELIST_DEV6_TYPE_SFT                         16
#define LL_DEVFILTER_WHITELIST_DEV6_TYPE_HI                          16
#define LL_DEVFILTER_WHITELIST_DEV6_TYPE_SZ                          1

#define LL_DEVFILTER_WHITELIST_DEV7_ADDR_31_0_MSK                    0xffffffff
#define LL_DEVFILTER_WHITELIST_DEV7_ADDR_31_0_I_MSK                  0x00000000
#define LL_DEVFILTER_WHITELIST_DEV7_ADDR_31_0_SFT                    0
#define LL_DEVFILTER_WHITELIST_DEV7_ADDR_31_0_HI                     31
#define LL_DEVFILTER_WHITELIST_DEV7_ADDR_31_0_SZ                     32

#define LL_DEVFILTER_WHITELIST_DEV7_ADDR_47_32_MSK                   0x0000ffff
#define LL_DEVFILTER_WHITELIST_DEV7_ADDR_47_32_I_MSK                 0xffff0000
#define LL_DEVFILTER_WHITELIST_DEV7_ADDR_47_32_SFT                   0
#define LL_DEVFILTER_WHITELIST_DEV7_ADDR_47_32_HI                    15
#define LL_DEVFILTER_WHITELIST_DEV7_ADDR_47_32_SZ                    16

#define LL_DEVFILTER_WHITELIST_DEV7_TYPE_MSK                         0x00010000
#define LL_DEVFILTER_WHITELIST_DEV7_TYPE_I_MSK                       0xfffeffff
#define LL_DEVFILTER_WHITELIST_DEV7_TYPE_SFT                         16
#define LL_DEVFILTER_WHITELIST_DEV7_TYPE_HI                          16
#define LL_DEVFILTER_WHITELIST_DEV7_TYPE_SZ                          1

#define LL_DEVFILTER_WHITELIST_ENABLE_MSK                            0x000000ff
#define LL_DEVFILTER_WHITELIST_ENABLE_I_MSK                          0xffffff00
#define LL_DEVFILTER_WHITELIST_ENABLE_SFT                            0
#define LL_DEVFILTER_WHITELIST_ENABLE_HI                             7
#define LL_DEVFILTER_WHITELIST_ENABLE_SZ                             8

#define LL_DEVFILTER_WHITELIST_MASK_MSK                              0x000fffff
#define LL_DEVFILTER_WHITELIST_MASK_I_MSK                            0xfff00000
#define LL_DEVFILTER_WHITELIST_MASK_SFT                              0
#define LL_DEVFILTER_WHITELIST_MASK_HI                               19
#define LL_DEVFILTER_WHITELIST_MASK_SZ                               20

#define LL_TX_RAW_MODE_MSK                                           0x00000001
#define LL_TX_RAW_MODE_I_MSK                                         0xfffffffe
#define LL_TX_RAW_MODE_SFT                                           0
#define LL_TX_RAW_MODE_HI                                            0
#define LL_TX_RAW_MODE_SZ                                            1

#define LL_TX_RAW_MODE_PDU_LENG_MSK                                  0x0000ff00
#define LL_TX_RAW_MODE_PDU_LENG_I_MSK                                0xffff00ff
#define LL_TX_RAW_MODE_PDU_LENG_SFT                                  8
#define LL_TX_RAW_MODE_PDU_LENG_HI                                   15
#define LL_TX_RAW_MODE_PDU_LENG_SZ                                   8

#define LL_TX_ADV_HDR_TBL_VALID_MSK                                  0x000000ff
#define LL_TX_ADV_HDR_TBL_VALID_I_MSK                                0xffffff00
#define LL_TX_ADV_HDR_TBL_VALID_SFT                                  0
#define LL_TX_ADV_HDR_TBL_VALID_HI                                   7
#define LL_TX_ADV_HDR_TBL_VALID_SZ                                   8

#define LL_TX_ADV_HDR_TBL_VALUE0_MSK                                 0x000000ff
#define LL_TX_ADV_HDR_TBL_VALUE0_I_MSK                               0xffffff00
#define LL_TX_ADV_HDR_TBL_VALUE0_SFT                                 0
#define LL_TX_ADV_HDR_TBL_VALUE0_HI                                  7
#define LL_TX_ADV_HDR_TBL_VALUE0_SZ                                  8

#define LL_TX_ADV_HDR_TBL_VALUE1_MSK                                 0x0000ff00
#define LL_TX_ADV_HDR_TBL_VALUE1_I_MSK                               0xffff00ff
#define LL_TX_ADV_HDR_TBL_VALUE1_SFT                                 8
#define LL_TX_ADV_HDR_TBL_VALUE1_HI                                  15
#define LL_TX_ADV_HDR_TBL_VALUE1_SZ                                  8

#define LL_TX_ADV_HDR_TBL_VALUE2_MSK                                 0x00ff0000
#define LL_TX_ADV_HDR_TBL_VALUE2_I_MSK                               0xff00ffff
#define LL_TX_ADV_HDR_TBL_VALUE2_SFT                                 16
#define LL_TX_ADV_HDR_TBL_VALUE2_HI                                  23
#define LL_TX_ADV_HDR_TBL_VALUE2_SZ                                  8

#define LL_TX_ADV_HDR_TBL_VALUE3_MSK                                 0xff000000
#define LL_TX_ADV_HDR_TBL_VALUE3_I_MSK                               0x00ffffff
#define LL_TX_ADV_HDR_TBL_VALUE3_SFT                                 24
#define LL_TX_ADV_HDR_TBL_VALUE3_HI                                  31
#define LL_TX_ADV_HDR_TBL_VALUE3_SZ                                  8

#define LL_TX_ADV_HDR_TBL_VALUE4_MSK                                 0x000000ff
#define LL_TX_ADV_HDR_TBL_VALUE4_I_MSK                               0xffffff00
#define LL_TX_ADV_HDR_TBL_VALUE4_SFT                                 0
#define LL_TX_ADV_HDR_TBL_VALUE4_HI                                  7
#define LL_TX_ADV_HDR_TBL_VALUE4_SZ                                  8

#define LL_TX_ADV_HDR_TBL_VALUE5_MSK                                 0x0000ff00
#define LL_TX_ADV_HDR_TBL_VALUE5_I_MSK                               0xffff00ff
#define LL_TX_ADV_HDR_TBL_VALUE5_SFT                                 8
#define LL_TX_ADV_HDR_TBL_VALUE5_HI                                  15
#define LL_TX_ADV_HDR_TBL_VALUE5_SZ                                  8

#define LL_TX_ADV_HDR_TBL_VALUE6_MSK                                 0x00ff0000
#define LL_TX_ADV_HDR_TBL_VALUE6_I_MSK                               0xff00ffff
#define LL_TX_ADV_HDR_TBL_VALUE6_SFT                                 16
#define LL_TX_ADV_HDR_TBL_VALUE6_HI                                  23
#define LL_TX_ADV_HDR_TBL_VALUE6_SZ                                  8

#define LL_TX_ADV_HDR_TBL_VALUE7_MSK                                 0xff000000
#define LL_TX_ADV_HDR_TBL_VALUE7_I_MSK                               0x00ffffff
#define LL_TX_ADV_HDR_TBL_VALUE7_SFT                                 24
#define LL_TX_ADV_HDR_TBL_VALUE7_HI                                  31
#define LL_TX_ADV_HDR_TBL_VALUE7_SZ                                  8

#define CFG_ADV_HDR_BUILD_RX_ADDR_MSK                                0x00000001
#define CFG_ADV_HDR_BUILD_RX_ADDR_I_MSK                              0xfffffffe
#define CFG_ADV_HDR_BUILD_RX_ADDR_SFT                                0
#define CFG_ADV_HDR_BUILD_RX_ADDR_HI                                 0
#define CFG_ADV_HDR_BUILD_RX_ADDR_SZ                                 1

#define CFG_ADV_HDR_BUILD_TX_ADDR_MSK                                0x00000002
#define CFG_ADV_HDR_BUILD_TX_ADDR_I_MSK                              0xfffffffd
#define CFG_ADV_HDR_BUILD_TX_ADDR_SFT                                1
#define CFG_ADV_HDR_BUILD_TX_ADDR_HI                                 1
#define CFG_ADV_HDR_BUILD_TX_ADDR_SZ                                 1

#define CFG_ADV_HDR_BUILD_TYPE_MSK                                   0x00000004
#define CFG_ADV_HDR_BUILD_TYPE_I_MSK                                 0xfffffffb
#define CFG_ADV_HDR_BUILD_TYPE_SFT                                   2
#define CFG_ADV_HDR_BUILD_TYPE_HI                                    2
#define CFG_ADV_HDR_BUILD_TYPE_SZ                                    1

#define CFG_ADV_PAYLOAD_BUILD_RX_ADDR_MSK                            0x00000001
#define CFG_ADV_PAYLOAD_BUILD_RX_ADDR_I_MSK                          0xfffffffe
#define CFG_ADV_PAYLOAD_BUILD_RX_ADDR_SFT                            0
#define CFG_ADV_PAYLOAD_BUILD_RX_ADDR_HI                             0
#define CFG_ADV_PAYLOAD_BUILD_RX_ADDR_SZ                             1

#define CFG_ADV_PAYLOAD_BUILD_TX_ADDR_MSK                            0x00000002
#define CFG_ADV_PAYLOAD_BUILD_TX_ADDR_I_MSK                          0xfffffffd
#define CFG_ADV_PAYLOAD_BUILD_TX_ADDR_SFT                            1
#define CFG_ADV_PAYLOAD_BUILD_TX_ADDR_HI                             1
#define CFG_ADV_PAYLOAD_BUILD_TX_ADDR_SZ                             1

#define DATA_HDR_BUILD_MD_OV_VALUE_MSK                               0x00000001
#define DATA_HDR_BUILD_MD_OV_VALUE_I_MSK                             0xfffffffe
#define DATA_HDR_BUILD_MD_OV_VALUE_SFT                               0
#define DATA_HDR_BUILD_MD_OV_VALUE_HI                                0
#define DATA_HDR_BUILD_MD_OV_VALUE_SZ                                1

#define DATA_HDR_BUILD_MD_OV_MSK                                     0x00000002
#define DATA_HDR_BUILD_MD_OV_I_MSK                                   0xfffffffd
#define DATA_HDR_BUILD_MD_OV_SFT                                     1
#define DATA_HDR_BUILD_MD_OV_HI                                      1
#define DATA_HDR_BUILD_MD_OV_SZ                                      1

#define DATA_HDR_BUILD_MD_MSK                                        0x00000004
#define DATA_HDR_BUILD_MD_I_MSK                                      0xfffffffb
#define DATA_HDR_BUILD_MD_SFT                                        2
#define DATA_HDR_BUILD_MD_HI                                         2
#define DATA_HDR_BUILD_MD_SZ                                         1

#define DATA_HDR_BUILD_SN_OV_VALUE_MSK                               0x00000008
#define DATA_HDR_BUILD_SN_OV_VALUE_I_MSK                             0xfffffff7
#define DATA_HDR_BUILD_SN_OV_VALUE_SFT                               3
#define DATA_HDR_BUILD_SN_OV_VALUE_HI                                3
#define DATA_HDR_BUILD_SN_OV_VALUE_SZ                                1

#define DATA_HDR_BUILD_SN_OV_MSK                                     0x00000010
#define DATA_HDR_BUILD_SN_OV_I_MSK                                   0xffffffef
#define DATA_HDR_BUILD_SN_OV_SFT                                     4
#define DATA_HDR_BUILD_SN_OV_HI                                      4
#define DATA_HDR_BUILD_SN_OV_SZ                                      1

#define DATA_HDR_BUILD_SN_MSK                                        0x00000020
#define DATA_HDR_BUILD_SN_I_MSK                                      0xffffffdf
#define DATA_HDR_BUILD_SN_SFT                                        5
#define DATA_HDR_BUILD_SN_HI                                         5
#define DATA_HDR_BUILD_SN_SZ                                         1

#define DATA_HDR_BUILD_NESN_OV_VALUE_MSK                             0x00000040
#define DATA_HDR_BUILD_NESN_OV_VALUE_I_MSK                           0xffffffbf
#define DATA_HDR_BUILD_NESN_OV_VALUE_SFT                             6
#define DATA_HDR_BUILD_NESN_OV_VALUE_HI                              6
#define DATA_HDR_BUILD_NESN_OV_VALUE_SZ                              1

#define DATA_HDR_BUILD_NESN_OV_MSK                                   0x00000080
#define DATA_HDR_BUILD_NESN_OV_I_MSK                                 0xffffff7f
#define DATA_HDR_BUILD_NESN_OV_SFT                                   7
#define DATA_HDR_BUILD_NESN_OV_HI                                    7
#define DATA_HDR_BUILD_NESN_OV_SZ                                    1

#define DATA_HDR_BUILD_NESN_MSK                                      0x00000100
#define DATA_HDR_BUILD_NESN_I_MSK                                    0xfffffeff
#define DATA_HDR_BUILD_NESN_SFT                                      8
#define DATA_HDR_BUILD_NESN_HI                                       8
#define DATA_HDR_BUILD_NESN_SZ                                       1

#define DATA_HDR_BUILD_TYPE_MSK                                      0x00000200
#define DATA_HDR_BUILD_TYPE_I_MSK                                    0xfffffdff
#define DATA_HDR_BUILD_TYPE_SFT                                      9
#define DATA_HDR_BUILD_TYPE_HI                                       9
#define DATA_HDR_BUILD_TYPE_SZ                                       1

#define RG_DATA_HDR_BUILD_MSK                                        0x00010000
#define RG_DATA_HDR_BUILD_I_MSK                                      0xfffeffff
#define RG_DATA_HDR_BUILD_SFT                                        16
#define RG_DATA_HDR_BUILD_HI                                         16
#define RG_DATA_HDR_BUILD_SZ                                         1

#define TX_PDU_REQ_MANUAL_MSK                                        0x00000001
#define TX_PDU_REQ_MANUAL_I_MSK                                      0xfffffffe
#define TX_PDU_REQ_MANUAL_SFT                                        0
#define TX_PDU_REQ_MANUAL_HI                                         0
#define TX_PDU_REQ_MANUAL_SZ                                         1

#define DECISION_TX_ADV_HDR_BUILD_MANUAL_INVALID_MSK                 0x00000001
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_INVALID_I_MSK               0xfffffffe
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_INVALID_SFT                 0
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_INVALID_HI                  0
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_INVALID_SZ                  1

#define DECISION_TX_ADV_HDR_BUILD_MANUAL_SET_MSK                     0x00000002
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_SET_I_MSK                   0xfffffffd
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_SET_SFT                     1
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_SET_HI                      1
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_SET_SZ                      1

#define DECISION_TX_ADV_HDR_BUILD_MANUAL_OVERWRITE_MSK               0x00000004
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_OVERWRITE_I_MSK             0xfffffffb
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_OVERWRITE_SFT               2
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_OVERWRITE_HI                2
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_OVERWRITE_SZ                1

#define DECISION_TX_ADV_HDR_BUILD_MANUAL_VALID_MSK                   0x00000010
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_VALID_I_MSK                 0xffffffef
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_VALID_SFT                   4
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_VALID_HI                    4
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_VALID_SZ                    1

#define DECISION_TX_ADV_HDR_BUILD_MANUAL_VALUE_MSK                   0x00000100
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_VALUE_I_MSK                 0xfffffeff
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_VALUE_SFT                   8
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_VALUE_HI                    8
#define DECISION_TX_ADV_HDR_BUILD_MANUAL_VALUE_SZ                    1

#define DECISION_TX_ADV_HDR_BUILD_INFO_VALID_MSK                     0x00010000
#define DECISION_TX_ADV_HDR_BUILD_INFO_VALID_I_MSK                   0xfffeffff
#define DECISION_TX_ADV_HDR_BUILD_INFO_VALID_SFT                     16
#define DECISION_TX_ADV_HDR_BUILD_INFO_VALID_HI                      16
#define DECISION_TX_ADV_HDR_BUILD_INFO_VALID_SZ                      1

#define DECISION_TX_ADV_HDR_BUILD_INFO_VALUE_MSK                     0x01000000
#define DECISION_TX_ADV_HDR_BUILD_INFO_VALUE_I_MSK                   0xfeffffff
#define DECISION_TX_ADV_HDR_BUILD_INFO_VALUE_SFT                     24
#define DECISION_TX_ADV_HDR_BUILD_INFO_VALUE_HI                      24
#define DECISION_TX_ADV_HDR_BUILD_INFO_VALUE_SZ                      1

#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_INVALID_MSK     0x00000001
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_INVALID_I_MSK   0xfffffffe
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_INVALID_SFT     0
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_INVALID_HI      0
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_INVALID_SZ      1

#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_SET_MSK         0x00000002
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_SET_I_MSK       0xfffffffd
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_SET_SFT         1
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_SET_HI          1
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_SET_SZ          1

#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_OVERWRITE_MSK   0x00000004
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_OVERWRITE_I_MSK 0xfffffffb
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_OVERWRITE_SFT   2
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_OVERWRITE_HI    2
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_OVERWRITE_SZ    1

#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALID_MSK       0x00000010
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALID_I_MSK     0xffffffef
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALID_SFT       4
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALID_HI        4
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALID_SZ        1

#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALUE_MSK       0x00000100
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALUE_I_MSK     0xfffffeff
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALUE_SFT       8
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALUE_HI        8
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_MANUAL_VALUE_SZ        1

#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALID_MSK         0x00010000
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALID_I_MSK       0xfffeffff
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALID_SFT         16
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALID_HI          16
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALID_SZ          1

#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALUE_MSK         0x01000000
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALUE_I_MSK       0xfeffffff
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALUE_SFT         24
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALUE_HI          24
#define DECISION_TX_ADV_PAYLOAD_TX_ADDR_BUILD_INFO_VALUE_SZ          1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_INVALID_MSK     0x00000001
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_INVALID_I_MSK   0xfffffffe
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_INVALID_SFT     0
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_INVALID_HI      0
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_INVALID_SZ      1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_SET_MSK         0x00000002
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_SET_I_MSK       0xfffffffd
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_SET_SFT         1
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_SET_HI          1
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_SET_SZ          1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_OVERWRITE_MSK   0x00000004
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_OVERWRITE_I_MSK 0xfffffffb
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_OVERWRITE_SFT   2
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_OVERWRITE_HI    2
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_OVERWRITE_SZ    1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALID_MSK       0x00000010
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALID_I_MSK     0xffffffef
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALID_SFT       4
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALID_HI        4
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALID_SZ        1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALUE_MSK       0x00000100
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALUE_I_MSK     0xfffffeff
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALUE_SFT       8
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALUE_HI        8
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_MANUAL_VALUE_SZ        1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALID_MSK         0x00010000
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALID_I_MSK       0xfffeffff
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALID_SFT         16
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALID_HI          16
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALID_SZ          1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALUE_MSK         0x01000000
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALUE_I_MSK       0xfeffffff
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALUE_SFT         24
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALUE_HI          24
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_BUILD_INFO_VALUE_SZ          1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_INVALID_MSK       0x00000001
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_INVALID_I_MSK     0xfffffffe
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_INVALID_SFT       0
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_INVALID_HI        0
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_INVALID_SZ        1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_SET_MSK           0x00000002
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_SET_I_MSK         0xfffffffd
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_SET_SFT           1
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_SET_HI            1
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_SET_SZ            1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_OVERWRITE_MSK     0x00000004
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_OVERWRITE_I_MSK   0xfffffffb
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_OVERWRITE_SFT     2
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_OVERWRITE_HI      2
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_OVERWRITE_SZ      1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALID_MSK         0x00000010
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALID_I_MSK       0xffffffef
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALID_SFT         4
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALID_HI          4
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALID_SZ          1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALUE_MSK         0x00000100
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALUE_I_MSK       0xfffffeff
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALUE_SFT         8
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALUE_HI          8
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_MANUAL_VALUE_SZ          1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALID_MSK           0x00010000
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALID_I_MSK         0xfffeffff
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALID_SFT           16
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALID_HI            16
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALID_SZ            1

#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALUE_MSK           0x01000000
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALUE_I_MSK         0xfeffffff
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALUE_SFT           24
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALUE_HI            24
#define DECISION_TX_ADV_PAYLOAD_RX_ADDR_SRC_INFO_VALUE_SZ            1

#define DATA_SN_OWN_MANUAL_INVALID_MSK                               0x00000001
#define DATA_SN_OWN_MANUAL_INVALID_I_MSK                             0xfffffffe
#define DATA_SN_OWN_MANUAL_INVALID_SFT                               0
#define DATA_SN_OWN_MANUAL_INVALID_HI                                0
#define DATA_SN_OWN_MANUAL_INVALID_SZ                                1

#define DATA_SN_OWN_MANUAL_SET_MSK                                   0x00000002
#define DATA_SN_OWN_MANUAL_SET_I_MSK                                 0xfffffffd
#define DATA_SN_OWN_MANUAL_SET_SFT                                   1
#define DATA_SN_OWN_MANUAL_SET_HI                                    1
#define DATA_SN_OWN_MANUAL_SET_SZ                                    1

#define DATA_SN_OWN_MANUAL_OVERWRITE_MSK                             0x00000004
#define DATA_SN_OWN_MANUAL_OVERWRITE_I_MSK                           0xfffffffb
#define DATA_SN_OWN_MANUAL_OVERWRITE_SFT                             2
#define DATA_SN_OWN_MANUAL_OVERWRITE_HI                              2
#define DATA_SN_OWN_MANUAL_OVERWRITE_SZ                              1

#define DATA_SN_OWN_MANUAL_VALID_MSK                                 0x00000010
#define DATA_SN_OWN_MANUAL_VALID_I_MSK                               0xffffffef
#define DATA_SN_OWN_MANUAL_VALID_SFT                                 4
#define DATA_SN_OWN_MANUAL_VALID_HI                                  4
#define DATA_SN_OWN_MANUAL_VALID_SZ                                  1

#define DATA_SN_OWN_MANUAL_VALUE_MSK                                 0x00000100
#define DATA_SN_OWN_MANUAL_VALUE_I_MSK                               0xfffffeff
#define DATA_SN_OWN_MANUAL_VALUE_SFT                                 8
#define DATA_SN_OWN_MANUAL_VALUE_HI                                  8
#define DATA_SN_OWN_MANUAL_VALUE_SZ                                  1

#define DATA_SN_OWN_INFO_VALID_MSK                                   0x00010000
#define DATA_SN_OWN_INFO_VALID_I_MSK                                 0xfffeffff
#define DATA_SN_OWN_INFO_VALID_SFT                                   16
#define DATA_SN_OWN_INFO_VALID_HI                                    16
#define DATA_SN_OWN_INFO_VALID_SZ                                    1

#define DATA_SN_OWN_INFO_VALUE_MSK                                   0x01000000
#define DATA_SN_OWN_INFO_VALUE_I_MSK                                 0xfeffffff
#define DATA_SN_OWN_INFO_VALUE_SFT                                   24
#define DATA_SN_OWN_INFO_VALUE_HI                                    24
#define DATA_SN_OWN_INFO_VALUE_SZ                                    1

#define DATA_MD_OWN_MANUAL_INVALID_MSK                               0x00000001
#define DATA_MD_OWN_MANUAL_INVALID_I_MSK                             0xfffffffe
#define DATA_MD_OWN_MANUAL_INVALID_SFT                               0
#define DATA_MD_OWN_MANUAL_INVALID_HI                                0
#define DATA_MD_OWN_MANUAL_INVALID_SZ                                1

#define DATA_MD_OWN_MANUAL_SET_MSK                                   0x00000002
#define DATA_MD_OWN_MANUAL_SET_I_MSK                                 0xfffffffd
#define DATA_MD_OWN_MANUAL_SET_SFT                                   1
#define DATA_MD_OWN_MANUAL_SET_HI                                    1
#define DATA_MD_OWN_MANUAL_SET_SZ                                    1

#define DATA_MD_OWN_MANUAL_OVERWRITE_MSK                             0x00000004
#define DATA_MD_OWN_MANUAL_OVERWRITE_I_MSK                           0xfffffffb
#define DATA_MD_OWN_MANUAL_OVERWRITE_SFT                             2
#define DATA_MD_OWN_MANUAL_OVERWRITE_HI                              2
#define DATA_MD_OWN_MANUAL_OVERWRITE_SZ                              1

#define DATA_MD_OWN_MANUAL_VALID_MSK                                 0x00000010
#define DATA_MD_OWN_MANUAL_VALID_I_MSK                               0xffffffef
#define DATA_MD_OWN_MANUAL_VALID_SFT                                 4
#define DATA_MD_OWN_MANUAL_VALID_HI                                  4
#define DATA_MD_OWN_MANUAL_VALID_SZ                                  1

#define DATA_MD_OWN_MANUAL_VALUE_MSK                                 0x00000100
#define DATA_MD_OWN_MANUAL_VALUE_I_MSK                               0xfffffeff
#define DATA_MD_OWN_MANUAL_VALUE_SFT                                 8
#define DATA_MD_OWN_MANUAL_VALUE_HI                                  8
#define DATA_MD_OWN_MANUAL_VALUE_SZ                                  1

#define DATA_MD_OWN_INFO_VALID_MSK                                   0x00010000
#define DATA_MD_OWN_INFO_VALID_I_MSK                                 0xfffeffff
#define DATA_MD_OWN_INFO_VALID_SFT                                   16
#define DATA_MD_OWN_INFO_VALID_HI                                    16
#define DATA_MD_OWN_INFO_VALID_SZ                                    1

#define DATA_MD_OWN_INFO_VALUE_MSK                                   0x01000000
#define DATA_MD_OWN_INFO_VALUE_I_MSK                                 0xfeffffff
#define DATA_MD_OWN_INFO_VALUE_SFT                                   24
#define DATA_MD_OWN_INFO_VALUE_HI                                    24
#define DATA_MD_OWN_INFO_VALUE_SZ                                    1

#define TX_DUMY_POLICY_SIG0_SEL_MSK                                  0x0000003f
#define TX_DUMY_POLICY_SIG0_SEL_I_MSK                                0xffffffc0
#define TX_DUMY_POLICY_SIG0_SEL_SFT                                  0
#define TX_DUMY_POLICY_SIG0_SEL_HI                                   5
#define TX_DUMY_POLICY_SIG0_SEL_SZ                                   6

#define TX_DUMY_POLICY_SIG1_SEL_MSK                                  0x00003f00
#define TX_DUMY_POLICY_SIG1_SEL_I_MSK                                0xffffc0ff
#define TX_DUMY_POLICY_SIG1_SEL_SFT                                  8
#define TX_DUMY_POLICY_SIG1_SEL_HI                                   13
#define TX_DUMY_POLICY_SIG1_SEL_SZ                                   6

#define TX_DUMY_POLICY_SIG2_SEL_MSK                                  0x003f0000
#define TX_DUMY_POLICY_SIG2_SEL_I_MSK                                0xffc0ffff
#define TX_DUMY_POLICY_SIG2_SEL_SFT                                  16
#define TX_DUMY_POLICY_SIG2_SEL_HI                                   21
#define TX_DUMY_POLICY_SIG2_SEL_SZ                                   6

#define TX_DUMY_POLICY_SIG3_SEL_MSK                                  0x3f000000
#define TX_DUMY_POLICY_SIG3_SEL_I_MSK                                0xc0ffffff
#define TX_DUMY_POLICY_SIG3_SEL_SFT                                  24
#define TX_DUMY_POLICY_SIG3_SEL_HI                                   29
#define TX_DUMY_POLICY_SIG3_SEL_SZ                                   6

#define TX_DUMY_POLICY_MANUAL_VALUE_MSK                              0x40000000
#define TX_DUMY_POLICY_MANUAL_VALUE_I_MSK                            0xbfffffff
#define TX_DUMY_POLICY_MANUAL_VALUE_SFT                              30
#define TX_DUMY_POLICY_MANUAL_VALUE_HI                               30
#define TX_DUMY_POLICY_MANUAL_VALUE_SZ                               1

#define TX_DUMY_POLICY_MANUAL_EN_MSK                                 0x80000000
#define TX_DUMY_POLICY_MANUAL_EN_I_MSK                               0x7fffffff
#define TX_DUMY_POLICY_MANUAL_EN_SFT                                 31
#define TX_DUMY_POLICY_MANUAL_EN_HI                                  31
#define TX_DUMY_POLICY_MANUAL_EN_SZ                                  1

#define TX_DUMY_POLICY_W1C_MSK                                       0x00000001
#define TX_DUMY_POLICY_W1C_I_MSK                                     0xfffffffe
#define TX_DUMY_POLICY_W1C_SFT                                       0
#define TX_DUMY_POLICY_W1C_HI                                        0
#define TX_DUMY_POLICY_W1C_SZ                                        1

#define TX_DUMY_POLICY_W1S_MSK                                       0x00000002
#define TX_DUMY_POLICY_W1S_I_MSK                                     0xfffffffd
#define TX_DUMY_POLICY_W1S_SFT                                       1
#define TX_DUMY_POLICY_W1S_HI                                        1
#define TX_DUMY_POLICY_W1S_SZ                                        1

#define TX_DUMY_POLICY_MSK                                           0xffffffff
#define TX_DUMY_POLICY_I_MSK                                         0x00000000
#define TX_DUMY_POLICY_SFT                                           0
#define TX_DUMY_POLICY_HI                                            31
#define TX_DUMY_POLICY_SZ                                            32

#define PDU_ASSEMBLE_IRQ_POLICY_SIG0_SEL_MSK                         0x0000003f
#define PDU_ASSEMBLE_IRQ_POLICY_SIG0_SEL_I_MSK                       0xffffffc0
#define PDU_ASSEMBLE_IRQ_POLICY_SIG0_SEL_SFT                         0
#define PDU_ASSEMBLE_IRQ_POLICY_SIG0_SEL_HI                          5
#define PDU_ASSEMBLE_IRQ_POLICY_SIG0_SEL_SZ                          6

#define PDU_ASSEMBLE_IRQ_POLICY_SIG1_SEL_MSK                         0x00003f00
#define PDU_ASSEMBLE_IRQ_POLICY_SIG1_SEL_I_MSK                       0xffffc0ff
#define PDU_ASSEMBLE_IRQ_POLICY_SIG1_SEL_SFT                         8
#define PDU_ASSEMBLE_IRQ_POLICY_SIG1_SEL_HI                          13
#define PDU_ASSEMBLE_IRQ_POLICY_SIG1_SEL_SZ                          6

#define PDU_ASSEMBLE_IRQ_POLICY_SIG2_SEL_MSK                         0x003f0000
#define PDU_ASSEMBLE_IRQ_POLICY_SIG2_SEL_I_MSK                       0xffc0ffff
#define PDU_ASSEMBLE_IRQ_POLICY_SIG2_SEL_SFT                         16
#define PDU_ASSEMBLE_IRQ_POLICY_SIG2_SEL_HI                          21
#define PDU_ASSEMBLE_IRQ_POLICY_SIG2_SEL_SZ                          6

#define PDU_ASSEMBLE_IRQ_POLICY_SIG3_SEL_MSK                         0x3f000000
#define PDU_ASSEMBLE_IRQ_POLICY_SIG3_SEL_I_MSK                       0xc0ffffff
#define PDU_ASSEMBLE_IRQ_POLICY_SIG3_SEL_SFT                         24
#define PDU_ASSEMBLE_IRQ_POLICY_SIG3_SEL_HI                          29
#define PDU_ASSEMBLE_IRQ_POLICY_SIG3_SEL_SZ                          6

#define PDU_ASSEMBLE_IRQ_POLICY_MANUAL_VALUE_MSK                     0x40000000
#define PDU_ASSEMBLE_IRQ_POLICY_MANUAL_VALUE_I_MSK                   0xbfffffff
#define PDU_ASSEMBLE_IRQ_POLICY_MANUAL_VALUE_SFT                     30
#define PDU_ASSEMBLE_IRQ_POLICY_MANUAL_VALUE_HI                      30
#define PDU_ASSEMBLE_IRQ_POLICY_MANUAL_VALUE_SZ                      1

#define PDU_ASSEMBLE_IRQ_POLICY_MANUAL_EN_MSK                        0x80000000
#define PDU_ASSEMBLE_IRQ_POLICY_MANUAL_EN_I_MSK                      0x7fffffff
#define PDU_ASSEMBLE_IRQ_POLICY_MANUAL_EN_SFT                        31
#define PDU_ASSEMBLE_IRQ_POLICY_MANUAL_EN_HI                         31
#define PDU_ASSEMBLE_IRQ_POLICY_MANUAL_EN_SZ                         1

#define PDU_ASSEMBLE_IRQ_POLICY_W1C_MSK                              0x00000001
#define PDU_ASSEMBLE_IRQ_POLICY_W1C_I_MSK                            0xfffffffe
#define PDU_ASSEMBLE_IRQ_POLICY_W1C_SFT                              0
#define PDU_ASSEMBLE_IRQ_POLICY_W1C_HI                               0
#define PDU_ASSEMBLE_IRQ_POLICY_W1C_SZ                               1

#define PDU_ASSEMBLE_IRQ_POLICY_W1S_MSK                              0x00000002
#define PDU_ASSEMBLE_IRQ_POLICY_W1S_I_MSK                            0xfffffffd
#define PDU_ASSEMBLE_IRQ_POLICY_W1S_SFT                              1
#define PDU_ASSEMBLE_IRQ_POLICY_W1S_HI                               1
#define PDU_ASSEMBLE_IRQ_POLICY_W1S_SZ                               1

#define PDU_ASSEMBLE_IRQ_POLICY_MSK                                  0xffffffff
#define PDU_ASSEMBLE_IRQ_POLICY_I_MSK                                0x00000000
#define PDU_ASSEMBLE_IRQ_POLICY_SFT                                  0
#define PDU_ASSEMBLE_IRQ_POLICY_HI                                   31
#define PDU_ASSEMBLE_IRQ_POLICY_SZ                                   32

#define ASSEMBLER_POLICY_SRC_BUS_31_0_MSK                            0xffffffff
#define ASSEMBLER_POLICY_SRC_BUS_31_0_I_MSK                          0x00000000
#define ASSEMBLER_POLICY_SRC_BUS_31_0_SFT                            0
#define ASSEMBLER_POLICY_SRC_BUS_31_0_HI                             31
#define ASSEMBLER_POLICY_SRC_BUS_31_0_SZ                             32

#define ASSEMBLER_POLICY_SRC_BUS_63_32_MSK                           0xffffffff
#define ASSEMBLER_POLICY_SRC_BUS_63_32_I_MSK                         0x00000000
#define ASSEMBLER_POLICY_SRC_BUS_63_32_SFT                           0
#define ASSEMBLER_POLICY_SRC_BUS_63_32_HI                            31
#define ASSEMBLER_POLICY_SRC_BUS_63_32_SZ                            32

#define TBL_LOOKUP_NO_HIT_MSK                                        0x00000001
#define TBL_LOOKUP_NO_HIT_I_MSK                                      0xfffffffe
#define TBL_LOOKUP_NO_HIT_SFT                                        0
#define TBL_LOOKUP_NO_HIT_HI                                         0
#define TBL_LOOKUP_NO_HIT_SZ                                         1

#define TX_RING_DESC_BASE_ADDR_MSK                                   0xffffffff
#define TX_RING_DESC_BASE_ADDR_I_MSK                                 0x00000000
#define TX_RING_DESC_BASE_ADDR_SFT                                   0
#define TX_RING_DESC_BASE_ADDR_HI                                    31
#define TX_RING_DESC_BASE_ADDR_SZ                                    32

#define TX_RING_ENTRY_BASE_ADDR_MSK                                  0xffffffff
#define TX_RING_ENTRY_BASE_ADDR_I_MSK                                0x00000000
#define TX_RING_ENTRY_BASE_ADDR_SFT                                  0
#define TX_RING_ENTRY_BASE_ADDR_HI                                   31
#define TX_RING_ENTRY_BASE_ADDR_SZ                                   32

#define TX_RING_RD_VPTR_MSK                                          0x000000ff
#define TX_RING_RD_VPTR_I_MSK                                        0xffffff00
#define TX_RING_RD_VPTR_SFT                                          0
#define TX_RING_RD_VPTR_HI                                           7
#define TX_RING_RD_VPTR_SZ                                           8

#define TX_RING_WR_VPTR_MSK                                          0x0000ff00
#define TX_RING_WR_VPTR_I_MSK                                        0xffff00ff
#define TX_RING_WR_VPTR_SFT                                          8
#define TX_RING_WR_VPTR_HI                                           15
#define TX_RING_WR_VPTR_SZ                                           8

#define TX_RING_SIZE_MSK                                             0x0000007f
#define TX_RING_SIZE_I_MSK                                           0xffffff80
#define TX_RING_SIZE_SFT                                             0
#define TX_RING_SIZE_HI                                              6
#define TX_RING_SIZE_SZ                                              7

#define TX_LONG_PDU_BUF_ADDR_MSK                                     0xffffffff
#define TX_LONG_PDU_BUF_ADDR_I_MSK                                   0x00000000
#define TX_LONG_PDU_BUF_ADDR_SFT                                     0
#define TX_LONG_PDU_BUF_ADDR_HI                                      31
#define TX_LONG_PDU_BUF_ADDR_SZ                                      32

#define RG_NULL_ADDR_MSK                                             0xffffffff
#define RG_NULL_ADDR_I_MSK                                           0x00000000
#define RG_NULL_ADDR_SFT                                             0
#define RG_NULL_ADDR_HI                                              31
#define RG_NULL_ADDR_SZ                                              32

#define TX_DATA_SN_OWN_POLICY_SIG0_SEL_MSK                           0x0000003f
#define TX_DATA_SN_OWN_POLICY_SIG0_SEL_I_MSK                         0xffffffc0
#define TX_DATA_SN_OWN_POLICY_SIG0_SEL_SFT                           0
#define TX_DATA_SN_OWN_POLICY_SIG0_SEL_HI                            5
#define TX_DATA_SN_OWN_POLICY_SIG0_SEL_SZ                            6

#define TX_DATA_SN_OWN_POLICY_SIG1_SEL_MSK                           0x00003f00
#define TX_DATA_SN_OWN_POLICY_SIG1_SEL_I_MSK                         0xffffc0ff
#define TX_DATA_SN_OWN_POLICY_SIG1_SEL_SFT                           8
#define TX_DATA_SN_OWN_POLICY_SIG1_SEL_HI                            13
#define TX_DATA_SN_OWN_POLICY_SIG1_SEL_SZ                            6

#define TX_DATA_SN_OWN_POLICY_SIG2_SEL_MSK                           0x003f0000
#define TX_DATA_SN_OWN_POLICY_SIG2_SEL_I_MSK                         0xffc0ffff
#define TX_DATA_SN_OWN_POLICY_SIG2_SEL_SFT                           16
#define TX_DATA_SN_OWN_POLICY_SIG2_SEL_HI                            21
#define TX_DATA_SN_OWN_POLICY_SIG2_SEL_SZ                            6

#define TX_DATA_SN_OWN_POLICY_SIG3_SEL_MSK                           0x3f000000
#define TX_DATA_SN_OWN_POLICY_SIG3_SEL_I_MSK                         0xc0ffffff
#define TX_DATA_SN_OWN_POLICY_SIG3_SEL_SFT                           24
#define TX_DATA_SN_OWN_POLICY_SIG3_SEL_HI                            29
#define TX_DATA_SN_OWN_POLICY_SIG3_SEL_SZ                            6

#define TX_DATA_SN_OWN_POLICY_MANUAL_VALUE_MSK                       0x40000000
#define TX_DATA_SN_OWN_POLICY_MANUAL_VALUE_I_MSK                     0xbfffffff
#define TX_DATA_SN_OWN_POLICY_MANUAL_VALUE_SFT                       30
#define TX_DATA_SN_OWN_POLICY_MANUAL_VALUE_HI                        30
#define TX_DATA_SN_OWN_POLICY_MANUAL_VALUE_SZ                        1

#define TX_DATA_SN_OWN_POLICY_MANUAL_EN_MSK                          0x80000000
#define TX_DATA_SN_OWN_POLICY_MANUAL_EN_I_MSK                        0x7fffffff
#define TX_DATA_SN_OWN_POLICY_MANUAL_EN_SFT                          31
#define TX_DATA_SN_OWN_POLICY_MANUAL_EN_HI                           31
#define TX_DATA_SN_OWN_POLICY_MANUAL_EN_SZ                           1

#define TX_DATA_SN_OWN_POLICY_W1C_MSK                                0x00000001
#define TX_DATA_SN_OWN_POLICY_W1C_I_MSK                              0xfffffffe
#define TX_DATA_SN_OWN_POLICY_W1C_SFT                                0
#define TX_DATA_SN_OWN_POLICY_W1C_HI                                 0
#define TX_DATA_SN_OWN_POLICY_W1C_SZ                                 1

#define TX_DATA_SN_OWN_POLICY_W1S_MSK                                0x00000002
#define TX_DATA_SN_OWN_POLICY_W1S_I_MSK                              0xfffffffd
#define TX_DATA_SN_OWN_POLICY_W1S_SFT                                1
#define TX_DATA_SN_OWN_POLICY_W1S_HI                                 1
#define TX_DATA_SN_OWN_POLICY_W1S_SZ                                 1

#define TX_DATA_SN_OWN_POLICY_MSK                                    0xffffffff
#define TX_DATA_SN_OWN_POLICY_I_MSK                                  0x00000000
#define TX_DATA_SN_OWN_POLICY_SFT                                    0
#define TX_DATA_SN_OWN_POLICY_HI                                     31
#define TX_DATA_SN_OWN_POLICY_SZ                                     32

#define TX_DATA_MD_OWN_POLICY_SIG0_SEL_MSK                           0x0000003f
#define TX_DATA_MD_OWN_POLICY_SIG0_SEL_I_MSK                         0xffffffc0
#define TX_DATA_MD_OWN_POLICY_SIG0_SEL_SFT                           0
#define TX_DATA_MD_OWN_POLICY_SIG0_SEL_HI                            5
#define TX_DATA_MD_OWN_POLICY_SIG0_SEL_SZ                            6

#define TX_DATA_MD_OWN_POLICY_SIG1_SEL_MSK                           0x00003f00
#define TX_DATA_MD_OWN_POLICY_SIG1_SEL_I_MSK                         0xffffc0ff
#define TX_DATA_MD_OWN_POLICY_SIG1_SEL_SFT                           8
#define TX_DATA_MD_OWN_POLICY_SIG1_SEL_HI                            13
#define TX_DATA_MD_OWN_POLICY_SIG1_SEL_SZ                            6

#define TX_DATA_MD_OWN_POLICY_SIG2_SEL_MSK                           0x003f0000
#define TX_DATA_MD_OWN_POLICY_SIG2_SEL_I_MSK                         0xffc0ffff
#define TX_DATA_MD_OWN_POLICY_SIG2_SEL_SFT                           16
#define TX_DATA_MD_OWN_POLICY_SIG2_SEL_HI                            21
#define TX_DATA_MD_OWN_POLICY_SIG2_SEL_SZ                            6

#define TX_DATA_MD_OWN_POLICY_SIG3_SEL_MSK                           0x3f000000
#define TX_DATA_MD_OWN_POLICY_SIG3_SEL_I_MSK                         0xc0ffffff
#define TX_DATA_MD_OWN_POLICY_SIG3_SEL_SFT                           24
#define TX_DATA_MD_OWN_POLICY_SIG3_SEL_HI                            29
#define TX_DATA_MD_OWN_POLICY_SIG3_SEL_SZ                            6

#define TX_DATA_MD_OWN_POLICY_MANUAL_VALUE_MSK                       0x40000000
#define TX_DATA_MD_OWN_POLICY_MANUAL_VALUE_I_MSK                     0xbfffffff
#define TX_DATA_MD_OWN_POLICY_MANUAL_VALUE_SFT                       30
#define TX_DATA_MD_OWN_POLICY_MANUAL_VALUE_HI                        30
#define TX_DATA_MD_OWN_POLICY_MANUAL_VALUE_SZ                        1

#define TX_DATA_MD_OWN_POLICY_MANUAL_EN_MSK                          0x80000000
#define TX_DATA_MD_OWN_POLICY_MANUAL_EN_I_MSK                        0x7fffffff
#define TX_DATA_MD_OWN_POLICY_MANUAL_EN_SFT                          31
#define TX_DATA_MD_OWN_POLICY_MANUAL_EN_HI                           31
#define TX_DATA_MD_OWN_POLICY_MANUAL_EN_SZ                           1

#define TX_DATA_MD_OWN_POLICY_W1C_MSK                                0x00000001
#define TX_DATA_MD_OWN_POLICY_W1C_I_MSK                              0xfffffffe
#define TX_DATA_MD_OWN_POLICY_W1C_SFT                                0
#define TX_DATA_MD_OWN_POLICY_W1C_HI                                 0
#define TX_DATA_MD_OWN_POLICY_W1C_SZ                                 1

#define TX_DATA_MD_OWN_POLICY_W1S_MSK                                0x00000002
#define TX_DATA_MD_OWN_POLICY_W1S_I_MSK                              0xfffffffd
#define TX_DATA_MD_OWN_POLICY_W1S_SFT                                1
#define TX_DATA_MD_OWN_POLICY_W1S_HI                                 1
#define TX_DATA_MD_OWN_POLICY_W1S_SZ                                 1

#define TX_DATA_MD_OWN_POLICY_MSK                                    0xffffffff
#define TX_DATA_MD_OWN_POLICY_I_MSK                                  0x00000000
#define TX_DATA_MD_OWN_POLICY_SFT                                    0
#define TX_DATA_MD_OWN_POLICY_HI                                     31
#define TX_DATA_MD_OWN_POLICY_SZ                                     32

#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG0_SEL_MSK               0x0000003f
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG0_SEL_I_MSK             0xffffffc0
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG0_SEL_SFT               0
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG0_SEL_HI                5
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG0_SEL_SZ                6

#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG1_SEL_MSK               0x00003f00
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG1_SEL_I_MSK             0xffffc0ff
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG1_SEL_SFT               8
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG1_SEL_HI                13
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG1_SEL_SZ                6

#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG2_SEL_MSK               0x003f0000
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG2_SEL_I_MSK             0xffc0ffff
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG2_SEL_SFT               16
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG2_SEL_HI                21
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG2_SEL_SZ                6

#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG3_SEL_MSK               0x3f000000
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG3_SEL_I_MSK             0xc0ffffff
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG3_SEL_SFT               24
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG3_SEL_HI                29
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SIG3_SEL_SZ                6

#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_VALUE_MSK           0x40000000
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_VALUE_I_MSK         0xbfffffff
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_VALUE_SFT           30
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_VALUE_HI            30
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_VALUE_SZ            1

#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_EN_MSK              0x80000000
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_EN_I_MSK            0x7fffffff
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_EN_SFT              31
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_EN_HI               31
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MANUAL_EN_SZ               1

#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1C_MSK                    0x00000001
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1C_I_MSK                  0xfffffffe
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1C_SFT                    0
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1C_HI                     0
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1C_SZ                     1

#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1S_MSK                    0x00000002
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1S_I_MSK                  0xfffffffd
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1S_SFT                    1
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1S_HI                     1
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_W1S_SZ                     1

#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_MSK                        0xffffffff
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_I_MSK                      0x00000000
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SFT                        0
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_HI                         31
#define TX_RING_RD_VPTR_INC_NOTIFY_POLICY_SZ                         32

#define DMA_SRC_NULL_POLICY_SIG0_SEL_MSK                             0x0000003f
#define DMA_SRC_NULL_POLICY_SIG0_SEL_I_MSK                           0xffffffc0
#define DMA_SRC_NULL_POLICY_SIG0_SEL_SFT                             0
#define DMA_SRC_NULL_POLICY_SIG0_SEL_HI                              5
#define DMA_SRC_NULL_POLICY_SIG0_SEL_SZ                              6

#define DMA_SRC_NULL_POLICY_SIG1_SEL_MSK                             0x00003f00
#define DMA_SRC_NULL_POLICY_SIG1_SEL_I_MSK                           0xffffc0ff
#define DMA_SRC_NULL_POLICY_SIG1_SEL_SFT                             8
#define DMA_SRC_NULL_POLICY_SIG1_SEL_HI                              13
#define DMA_SRC_NULL_POLICY_SIG1_SEL_SZ                              6

#define DMA_SRC_NULL_POLICY_SIG2_SEL_MSK                             0x003f0000
#define DMA_SRC_NULL_POLICY_SIG2_SEL_I_MSK                           0xffc0ffff
#define DMA_SRC_NULL_POLICY_SIG2_SEL_SFT                             16
#define DMA_SRC_NULL_POLICY_SIG2_SEL_HI                              21
#define DMA_SRC_NULL_POLICY_SIG2_SEL_SZ                              6

#define DMA_SRC_NULL_POLICY_SIG3_SEL_MSK                             0x3f000000
#define DMA_SRC_NULL_POLICY_SIG3_SEL_I_MSK                           0xc0ffffff
#define DMA_SRC_NULL_POLICY_SIG3_SEL_SFT                             24
#define DMA_SRC_NULL_POLICY_SIG3_SEL_HI                              29
#define DMA_SRC_NULL_POLICY_SIG3_SEL_SZ                              6

#define DMA_SRC_NULL_POLICY_MANUAL_VALUE_MSK                         0x40000000
#define DMA_SRC_NULL_POLICY_MANUAL_VALUE_I_MSK                       0xbfffffff
#define DMA_SRC_NULL_POLICY_MANUAL_VALUE_SFT                         30
#define DMA_SRC_NULL_POLICY_MANUAL_VALUE_HI                          30
#define DMA_SRC_NULL_POLICY_MANUAL_VALUE_SZ                          1

#define DMA_SRC_NULL_POLICY_MANUAL_EN_MSK                            0x80000000
#define DMA_SRC_NULL_POLICY_MANUAL_EN_I_MSK                          0x7fffffff
#define DMA_SRC_NULL_POLICY_MANUAL_EN_SFT                            31
#define DMA_SRC_NULL_POLICY_MANUAL_EN_HI                             31
#define DMA_SRC_NULL_POLICY_MANUAL_EN_SZ                             1

#define DMA_SRC_NULL_POLICY_W1C_MSK                                  0x00000001
#define DMA_SRC_NULL_POLICY_W1C_I_MSK                                0xfffffffe
#define DMA_SRC_NULL_POLICY_W1C_SFT                                  0
#define DMA_SRC_NULL_POLICY_W1C_HI                                   0
#define DMA_SRC_NULL_POLICY_W1C_SZ                                   1

#define DMA_SRC_NULL_POLICY_W1S_MSK                                  0x00000002
#define DMA_SRC_NULL_POLICY_W1S_I_MSK                                0xfffffffd
#define DMA_SRC_NULL_POLICY_W1S_SFT                                  1
#define DMA_SRC_NULL_POLICY_W1S_HI                                   1
#define DMA_SRC_NULL_POLICY_W1S_SZ                                   1

#define DMA_SRC_NULL_POLICY_MSK                                      0xffffffff
#define DMA_SRC_NULL_POLICY_I_MSK                                    0x00000000
#define DMA_SRC_NULL_POLICY_SFT                                      0
#define DMA_SRC_NULL_POLICY_HI                                       31
#define DMA_SRC_NULL_POLICY_SZ                                       32

#define TX_RING_DUMY_POLICY_SIG0_SEL_MSK                             0x0000003f
#define TX_RING_DUMY_POLICY_SIG0_SEL_I_MSK                           0xffffffc0
#define TX_RING_DUMY_POLICY_SIG0_SEL_SFT                             0
#define TX_RING_DUMY_POLICY_SIG0_SEL_HI                              5
#define TX_RING_DUMY_POLICY_SIG0_SEL_SZ                              6

#define TX_RING_DUMY_POLICY_SIG1_SEL_MSK                             0x00000fc0
#define TX_RING_DUMY_POLICY_SIG1_SEL_I_MSK                           0xfffff03f
#define TX_RING_DUMY_POLICY_SIG1_SEL_SFT                             6
#define TX_RING_DUMY_POLICY_SIG1_SEL_HI                              11
#define TX_RING_DUMY_POLICY_SIG1_SEL_SZ                              6

#define TX_RING_DUMY_POLICY_SIG2_SEL_MSK                             0x0003f000
#define TX_RING_DUMY_POLICY_SIG2_SEL_I_MSK                           0xfffc0fff
#define TX_RING_DUMY_POLICY_SIG2_SEL_SFT                             12
#define TX_RING_DUMY_POLICY_SIG2_SEL_HI                              17
#define TX_RING_DUMY_POLICY_SIG2_SEL_SZ                              6

#define TX_RING_DUMY_POLICY_SIG3_SEL_MSK                             0x00fc0000
#define TX_RING_DUMY_POLICY_SIG3_SEL_I_MSK                           0xff03ffff
#define TX_RING_DUMY_POLICY_SIG3_SEL_SFT                             18
#define TX_RING_DUMY_POLICY_SIG3_SEL_HI                              23
#define TX_RING_DUMY_POLICY_SIG3_SEL_SZ                              6

#define TX_RING_DUMY_POLICY_MANUAL_VALUE_MSK                         0x40000000
#define TX_RING_DUMY_POLICY_MANUAL_VALUE_I_MSK                       0xbfffffff
#define TX_RING_DUMY_POLICY_MANUAL_VALUE_SFT                         30
#define TX_RING_DUMY_POLICY_MANUAL_VALUE_HI                          30
#define TX_RING_DUMY_POLICY_MANUAL_VALUE_SZ                          1

#define TX_RING_DUMY_POLICY_MANUAL_EN_MSK                            0x80000000
#define TX_RING_DUMY_POLICY_MANUAL_EN_I_MSK                          0x7fffffff
#define TX_RING_DUMY_POLICY_MANUAL_EN_SFT                            31
#define TX_RING_DUMY_POLICY_MANUAL_EN_HI                             31
#define TX_RING_DUMY_POLICY_MANUAL_EN_SZ                             1

#define TX_RING_DUMY_POLICY_W1C_MSK                                  0x00000001
#define TX_RING_DUMY_POLICY_W1C_I_MSK                                0xfffffffe
#define TX_RING_DUMY_POLICY_W1C_SFT                                  0
#define TX_RING_DUMY_POLICY_W1C_HI                                   0
#define TX_RING_DUMY_POLICY_W1C_SZ                                   1

#define TX_RING_DUMY_POLICY_W1S_MSK                                  0x00000002
#define TX_RING_DUMY_POLICY_W1S_I_MSK                                0xfffffffd
#define TX_RING_DUMY_POLICY_W1S_SFT                                  1
#define TX_RING_DUMY_POLICY_W1S_HI                                   1
#define TX_RING_DUMY_POLICY_W1S_SZ                                   1

#define TX_RING_DUMY_POLICY_MSK                                      0xffffffff
#define TX_RING_DUMY_POLICY_I_MSK                                    0x00000000
#define TX_RING_DUMY_POLICY_SFT                                      0
#define TX_RING_DUMY_POLICY_HI                                       31
#define TX_RING_DUMY_POLICY_SZ                                       32

#define PDU_LOAD_NOTIFY_POLICY_SIG0_SEL_MSK                          0x0000003f
#define PDU_LOAD_NOTIFY_POLICY_SIG0_SEL_I_MSK                        0xffffffc0
#define PDU_LOAD_NOTIFY_POLICY_SIG0_SEL_SFT                          0
#define PDU_LOAD_NOTIFY_POLICY_SIG0_SEL_HI                           5
#define PDU_LOAD_NOTIFY_POLICY_SIG0_SEL_SZ                           6

#define PDU_LOAD_NOTIFY_POLICY_SIG1_SEL_MSK                          0x00003f00
#define PDU_LOAD_NOTIFY_POLICY_SIG1_SEL_I_MSK                        0xffffc0ff
#define PDU_LOAD_NOTIFY_POLICY_SIG1_SEL_SFT                          8
#define PDU_LOAD_NOTIFY_POLICY_SIG1_SEL_HI                           13
#define PDU_LOAD_NOTIFY_POLICY_SIG1_SEL_SZ                           6

#define PDU_LOAD_NOTIFY_POLICY_SIG2_SEL_MSK                          0x003f0000
#define PDU_LOAD_NOTIFY_POLICY_SIG2_SEL_I_MSK                        0xffc0ffff
#define PDU_LOAD_NOTIFY_POLICY_SIG2_SEL_SFT                          16
#define PDU_LOAD_NOTIFY_POLICY_SIG2_SEL_HI                           21
#define PDU_LOAD_NOTIFY_POLICY_SIG2_SEL_SZ                           6

#define PDU_LOAD_NOTIFY_POLICY_SIG3_SEL_MSK                          0x3f000000
#define PDU_LOAD_NOTIFY_POLICY_SIG3_SEL_I_MSK                        0xc0ffffff
#define PDU_LOAD_NOTIFY_POLICY_SIG3_SEL_SFT                          24
#define PDU_LOAD_NOTIFY_POLICY_SIG3_SEL_HI                           29
#define PDU_LOAD_NOTIFY_POLICY_SIG3_SEL_SZ                           6

#define PDU_LOAD_NOTIFY_POLICY_MANUAL_VALUE_MSK                      0x40000000
#define PDU_LOAD_NOTIFY_POLICY_MANUAL_VALUE_I_MSK                    0xbfffffff
#define PDU_LOAD_NOTIFY_POLICY_MANUAL_VALUE_SFT                      30
#define PDU_LOAD_NOTIFY_POLICY_MANUAL_VALUE_HI                       30
#define PDU_LOAD_NOTIFY_POLICY_MANUAL_VALUE_SZ                       1

#define PDU_LOAD_NOTIFY_POLICY_MANUAL_EN_MSK                         0x80000000
#define PDU_LOAD_NOTIFY_POLICY_MANUAL_EN_I_MSK                       0x7fffffff
#define PDU_LOAD_NOTIFY_POLICY_MANUAL_EN_SFT                         31
#define PDU_LOAD_NOTIFY_POLICY_MANUAL_EN_HI                          31
#define PDU_LOAD_NOTIFY_POLICY_MANUAL_EN_SZ                          1

#define PDU_LOAD_NOTIFY_POLICY_W1C_MSK                               0x00000001
#define PDU_LOAD_NOTIFY_POLICY_W1C_I_MSK                             0xfffffffe
#define PDU_LOAD_NOTIFY_POLICY_W1C_SFT                               0
#define PDU_LOAD_NOTIFY_POLICY_W1C_HI                                0
#define PDU_LOAD_NOTIFY_POLICY_W1C_SZ                                1

#define PDU_LOAD_NOTIFY_POLICY_W1S_MSK                               0x00000002
#define PDU_LOAD_NOTIFY_POLICY_W1S_I_MSK                             0xfffffffd
#define PDU_LOAD_NOTIFY_POLICY_W1S_SFT                               1
#define PDU_LOAD_NOTIFY_POLICY_W1S_HI                                1
#define PDU_LOAD_NOTIFY_POLICY_W1S_SZ                                1

#define PDU_LOAD_NOTIFY_POLICY_MSK                                   0xffffffff
#define PDU_LOAD_NOTIFY_POLICY_I_MSK                                 0x00000000
#define PDU_LOAD_NOTIFY_POLICY_SFT                                   0
#define PDU_LOAD_NOTIFY_POLICY_HI                                    31
#define PDU_LOAD_NOTIFY_POLICY_SZ                                    32

#define NULL_LOAD_NOTIFY_POLICY_SIG0_SEL_MSK                         0x0000003f
#define NULL_LOAD_NOTIFY_POLICY_SIG0_SEL_I_MSK                       0xffffffc0
#define NULL_LOAD_NOTIFY_POLICY_SIG0_SEL_SFT                         0
#define NULL_LOAD_NOTIFY_POLICY_SIG0_SEL_HI                          5
#define NULL_LOAD_NOTIFY_POLICY_SIG0_SEL_SZ                          6

#define NULL_LOAD_NOTIFY_POLICY_SIG1_SEL_MSK                         0x00003f00
#define NULL_LOAD_NOTIFY_POLICY_SIG1_SEL_I_MSK                       0xffffc0ff
#define NULL_LOAD_NOTIFY_POLICY_SIG1_SEL_SFT                         8
#define NULL_LOAD_NOTIFY_POLICY_SIG1_SEL_HI                          13
#define NULL_LOAD_NOTIFY_POLICY_SIG1_SEL_SZ                          6

#define NULL_LOAD_NOTIFY_POLICY_SIG2_SEL_MSK                         0x003f0000
#define NULL_LOAD_NOTIFY_POLICY_SIG2_SEL_I_MSK                       0xffc0ffff
#define NULL_LOAD_NOTIFY_POLICY_SIG2_SEL_SFT                         16
#define NULL_LOAD_NOTIFY_POLICY_SIG2_SEL_HI                          21
#define NULL_LOAD_NOTIFY_POLICY_SIG2_SEL_SZ                          6

#define NULL_LOAD_NOTIFY_POLICY_SIG3_SEL_MSK                         0x3f000000
#define NULL_LOAD_NOTIFY_POLICY_SIG3_SEL_I_MSK                       0xc0ffffff
#define NULL_LOAD_NOTIFY_POLICY_SIG3_SEL_SFT                         24
#define NULL_LOAD_NOTIFY_POLICY_SIG3_SEL_HI                          29
#define NULL_LOAD_NOTIFY_POLICY_SIG3_SEL_SZ                          6

#define NULL_LOAD_NOTIFY_POLICY_MANUAL_VALUE_MSK                     0x40000000
#define NULL_LOAD_NOTIFY_POLICY_MANUAL_VALUE_I_MSK                   0xbfffffff
#define NULL_LOAD_NOTIFY_POLICY_MANUAL_VALUE_SFT                     30
#define NULL_LOAD_NOTIFY_POLICY_MANUAL_VALUE_HI                      30
#define NULL_LOAD_NOTIFY_POLICY_MANUAL_VALUE_SZ                      1

#define NULL_LOAD_NOTIFY_POLICY_MANUAL_EN_MSK                        0x80000000
#define NULL_LOAD_NOTIFY_POLICY_MANUAL_EN_I_MSK                      0x7fffffff
#define NULL_LOAD_NOTIFY_POLICY_MANUAL_EN_SFT                        31
#define NULL_LOAD_NOTIFY_POLICY_MANUAL_EN_HI                         31
#define NULL_LOAD_NOTIFY_POLICY_MANUAL_EN_SZ                         1

#define NULL_LOAD_NOTIFY_POLICY_W1C_MSK                              0x00000001
#define NULL_LOAD_NOTIFY_POLICY_W1C_I_MSK                            0xfffffffe
#define NULL_LOAD_NOTIFY_POLICY_W1C_SFT                              0
#define NULL_LOAD_NOTIFY_POLICY_W1C_HI                               0
#define NULL_LOAD_NOTIFY_POLICY_W1C_SZ                               1

#define NULL_LOAD_NOTIFY_POLICY_W1S_MSK                              0x00000002
#define NULL_LOAD_NOTIFY_POLICY_W1S_I_MSK                            0xfffffffd
#define NULL_LOAD_NOTIFY_POLICY_W1S_SFT                              1
#define NULL_LOAD_NOTIFY_POLICY_W1S_HI                               1
#define NULL_LOAD_NOTIFY_POLICY_W1S_SZ                               1

#define NULL_LOAD_NOTIFY_POLICY_MSK                                  0xffffffff
#define NULL_LOAD_NOTIFY_POLICY_I_MSK                                0x00000000
#define NULL_LOAD_NOTIFY_POLICY_SFT                                  0
#define NULL_LOAD_NOTIFY_POLICY_HI                                   31
#define NULL_LOAD_NOTIFY_POLICY_SZ                                   32

#define TX_RING_POLICY_SRC_BUS_31_0_MSK                              0xffffffff
#define TX_RING_POLICY_SRC_BUS_31_0_I_MSK                            0x00000000
#define TX_RING_POLICY_SRC_BUS_31_0_SFT                              0
#define TX_RING_POLICY_SRC_BUS_31_0_HI                               31
#define TX_RING_POLICY_SRC_BUS_31_0_SZ                               32

#define TX_RING_POLICY_SRC_BUS_63_32_MSK                             0xffffffff
#define TX_RING_POLICY_SRC_BUS_63_32_I_MSK                           0x00000000
#define TX_RING_POLICY_SRC_BUS_63_32_SFT                             0
#define TX_RING_POLICY_SRC_BUS_63_32_HI                              31
#define TX_RING_POLICY_SRC_BUS_63_32_SZ                              32

#define RG_TX_RING_ENTRY_DMA_LENGTH_MSK                              0x0000ffff
#define RG_TX_RING_ENTRY_DMA_LENGTH_I_MSK                            0xffff0000
#define RG_TX_RING_ENTRY_DMA_LENGTH_SFT                              0
#define RG_TX_RING_ENTRY_DMA_LENGTH_HI                               15
#define RG_TX_RING_ENTRY_DMA_LENGTH_SZ                               16

#define TX_RING_DMA_DST_BASE_ADDR_MSK                                0xffffffff
#define TX_RING_DMA_DST_BASE_ADDR_I_MSK                              0x00000000
#define TX_RING_DMA_DST_BASE_ADDR_SFT                                0
#define TX_RING_DMA_DST_BASE_ADDR_HI                                 31
#define TX_RING_DMA_DST_BASE_ADDR_SZ                                 32

#define TXQ_DMA_BADR_EN_MSK                                          0x00000001
#define TXQ_DMA_BADR_EN_I_MSK                                        0xfffffffe
#define TXQ_DMA_BADR_EN_SFT                                          0
#define TXQ_DMA_BADR_EN_HI                                           0
#define TXQ_DMA_BADR_EN_SZ                                           1

#define TXQ_DMA_DST_INC_MSK                                          0x00000002
#define TXQ_DMA_DST_INC_I_MSK                                        0xfffffffd
#define TXQ_DMA_DST_INC_SFT                                          1
#define TXQ_DMA_DST_INC_HI                                           1
#define TXQ_DMA_DST_INC_SZ                                           1

#define TXQ_DMA_SRC_INC_MSK                                          0x00000004
#define TXQ_DMA_SRC_INC_I_MSK                                        0xfffffffb
#define TXQ_DMA_SRC_INC_SFT                                          2
#define TXQ_DMA_SRC_INC_HI                                           2
#define TXQ_DMA_SRC_INC_SZ                                           1

#define TXQ_DMA_DST_SIZE_MSK                                         0x00000038
#define TXQ_DMA_DST_SIZE_I_MSK                                       0xffffffc7
#define TXQ_DMA_DST_SIZE_SFT                                         3
#define TXQ_DMA_DST_SIZE_HI                                          5
#define TXQ_DMA_DST_SIZE_SZ                                          3

#define TXQ_DMA_SRC_SIZE_MSK                                         0x000001c0
#define TXQ_DMA_SRC_SIZE_I_MSK                                       0xfffffe3f
#define TXQ_DMA_SRC_SIZE_SFT                                         6
#define TXQ_DMA_SRC_SIZE_HI                                          8
#define TXQ_DMA_SRC_SIZE_SZ                                          3

#define RING_LOADED_END_INT_MSK                                      0x00000001
#define RING_LOADED_END_INT_I_MSK                                    0xfffffffe
#define RING_LOADED_END_INT_SFT                                      0
#define RING_LOADED_END_INT_HI                                       0
#define RING_LOADED_END_INT_SZ                                       1

#define RING_FULL_INT_MSK                                            0x00000100
#define RING_FULL_INT_I_MSK                                          0xfffffeff
#define RING_FULL_INT_SFT                                            8
#define RING_FULL_INT_HI                                             8
#define RING_FULL_INT_SZ                                             1

#define ENTRY_CNT_MSK                                                0x000000ff
#define ENTRY_CNT_I_MSK                                              0xffffff00
#define ENTRY_CNT_SFT                                                0
#define ENTRY_CNT_HI                                                 7
#define ENTRY_CNT_SZ                                                 8

#define ENTRY_ADDR_MSK                                               0xffffffff
#define ENTRY_ADDR_I_MSK                                             0x00000000
#define ENTRY_ADDR_SFT                                               0
#define ENTRY_ADDR_HI                                                31
#define ENTRY_ADDR_SZ                                                32

#define ENTRY_TX_CNT_MSK                                             0x0000ffff
#define ENTRY_TX_CNT_I_MSK                                           0xffff0000
#define ENTRY_TX_CNT_SFT                                             0
#define ENTRY_TX_CNT_HI                                              15
#define ENTRY_TX_CNT_SZ                                              16

#define ENTRY_TX_NULL_CNT_MSK                                        0xffff0000
#define ENTRY_TX_NULL_CNT_I_MSK                                      0x0000ffff
#define ENTRY_TX_NULL_CNT_SFT                                        16
#define ENTRY_TX_NULL_CNT_HI                                         31
#define ENTRY_TX_NULL_CNT_SZ                                         16

#define TX_RING_ENTRY_OFFSET_MSK                                     0x0000ffff
#define TX_RING_ENTRY_OFFSET_I_MSK                                   0xffff0000
#define TX_RING_ENTRY_OFFSET_SFT                                     0
#define TX_RING_ENTRY_OFFSET_HI                                      15
#define TX_RING_ENTRY_OFFSET_SZ                                      16

#define RING_EMPTY_INT_MSK                                           0x00000001
#define RING_EMPTY_INT_I_MSK                                         0xfffffffe
#define RING_EMPTY_INT_SFT                                           0
#define RING_EMPTY_INT_HI                                            0
#define RING_EMPTY_INT_SZ                                            1

#define ACM_TX_ADV_HDR_TBL_VALID_MSK                                 0x000000ff
#define ACM_TX_ADV_HDR_TBL_VALID_I_MSK                               0xffffff00
#define ACM_TX_ADV_HDR_TBL_VALID_SFT                                 0
#define ACM_TX_ADV_HDR_TBL_VALID_HI                                  7
#define ACM_TX_ADV_HDR_TBL_VALID_SZ                                  8

#define ACM_TX_ADV_HDR_TBL_VALUE0_MSK                                0x000003ff
#define ACM_TX_ADV_HDR_TBL_VALUE0_I_MSK                              0xfffffc00
#define ACM_TX_ADV_HDR_TBL_VALUE0_SFT                                0
#define ACM_TX_ADV_HDR_TBL_VALUE0_HI                                 9
#define ACM_TX_ADV_HDR_TBL_VALUE0_SZ                                 10

#define ACM_TX_ADV_HDR_TBL_VALUE1_MSK                                0x03ff0000
#define ACM_TX_ADV_HDR_TBL_VALUE1_I_MSK                              0xfc00ffff
#define ACM_TX_ADV_HDR_TBL_VALUE1_SFT                                16
#define ACM_TX_ADV_HDR_TBL_VALUE1_HI                                 25
#define ACM_TX_ADV_HDR_TBL_VALUE1_SZ                                 10

#define ACM_TX_ADV_HDR_TBL_VALUE2_MSK                                0x000003ff
#define ACM_TX_ADV_HDR_TBL_VALUE2_I_MSK                              0xfffffc00
#define ACM_TX_ADV_HDR_TBL_VALUE2_SFT                                0
#define ACM_TX_ADV_HDR_TBL_VALUE2_HI                                 9
#define ACM_TX_ADV_HDR_TBL_VALUE2_SZ                                 10

#define ACM_TX_ADV_HDR_TBL_VALUE3_MSK                                0x03ff0000
#define ACM_TX_ADV_HDR_TBL_VALUE3_I_MSK                              0xfc00ffff
#define ACM_TX_ADV_HDR_TBL_VALUE3_SFT                                16
#define ACM_TX_ADV_HDR_TBL_VALUE3_HI                                 25
#define ACM_TX_ADV_HDR_TBL_VALUE3_SZ                                 10

#define ACM_TX_ADV_HDR_TBL_VALUE4_MSK                                0x000003ff
#define ACM_TX_ADV_HDR_TBL_VALUE4_I_MSK                              0xfffffc00
#define ACM_TX_ADV_HDR_TBL_VALUE4_SFT                                0
#define ACM_TX_ADV_HDR_TBL_VALUE4_HI                                 9
#define ACM_TX_ADV_HDR_TBL_VALUE4_SZ                                 10

#define ACM_TX_ADV_HDR_TBL_VALUE5_MSK                                0x03ff0000
#define ACM_TX_ADV_HDR_TBL_VALUE5_I_MSK                              0xfc00ffff
#define ACM_TX_ADV_HDR_TBL_VALUE5_SFT                                16
#define ACM_TX_ADV_HDR_TBL_VALUE5_HI                                 25
#define ACM_TX_ADV_HDR_TBL_VALUE5_SZ                                 10

#define ACM_TX_ADV_HDR_TBL_VALUE6_MSK                                0x000003ff
#define ACM_TX_ADV_HDR_TBL_VALUE6_I_MSK                              0xfffffc00
#define ACM_TX_ADV_HDR_TBL_VALUE6_SFT                                0
#define ACM_TX_ADV_HDR_TBL_VALUE6_HI                                 9
#define ACM_TX_ADV_HDR_TBL_VALUE6_SZ                                 10

#define ACM_TX_ADV_HDR_TBL_VALUE7_MSK                                0x03ff0000
#define ACM_TX_ADV_HDR_TBL_VALUE7_I_MSK                              0xfc00ffff
#define ACM_TX_ADV_HDR_TBL_VALUE7_SFT                                16
#define ACM_TX_ADV_HDR_TBL_VALUE7_HI                                 25
#define ACM_TX_ADV_HDR_TBL_VALUE7_SZ                                 10

#define AS_ACK_ADV_HDR_EXPAND_MANUAL_INVALID_MSK                     0x00000001
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_INVALID_I_MSK                   0xfffffffe
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_INVALID_SFT                     0
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_INVALID_HI                      0
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_INVALID_SZ                      1

#define AS_ACK_ADV_HDR_EXPAND_MANUAL_SET_MSK                         0x00000002
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_SET_I_MSK                       0xfffffffd
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_SET_SFT                         1
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_SET_HI                          1
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_SET_SZ                          1

#define AS_ACK_ADV_HDR_EXPAND_MANUAL_OVERWRITE_MSK                   0x00000004
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_OVERWRITE_I_MSK                 0xfffffffb
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_OVERWRITE_SFT                   2
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_OVERWRITE_HI                    2
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_OVERWRITE_SZ                    1

#define AS_ACK_ADV_HDR_EXPAND_MANUAL_VALID_MSK                       0x00000010
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_VALID_I_MSK                     0xffffffef
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_VALID_SFT                       4
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_VALID_HI                        4
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_VALID_SZ                        1

#define AS_ACK_ADV_HDR_EXPAND_MANUAL_VALUE_MSK                       0x00007f00
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_VALUE_I_MSK                     0xffff80ff
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_VALUE_SFT                       8
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_VALUE_HI                        14
#define AS_ACK_ADV_HDR_EXPAND_MANUAL_VALUE_SZ                        7

#define AS_ACK_ADV_HDR_EXPAND_INFO_VALID_MSK                         0x00010000
#define AS_ACK_ADV_HDR_EXPAND_INFO_VALID_I_MSK                       0xfffeffff
#define AS_ACK_ADV_HDR_EXPAND_INFO_VALID_SFT                         16
#define AS_ACK_ADV_HDR_EXPAND_INFO_VALID_HI                          16
#define AS_ACK_ADV_HDR_EXPAND_INFO_VALID_SZ                          1

#define AS_ACK_ADV_HDR_EXPAND_INFO_VALUE_MSK                         0x7f000000
#define AS_ACK_ADV_HDR_EXPAND_INFO_VALUE_I_MSK                       0x80ffffff
#define AS_ACK_ADV_HDR_EXPAND_INFO_VALUE_SFT                         24
#define AS_ACK_ADV_HDR_EXPAND_INFO_VALUE_HI                          30
#define AS_ACK_ADV_HDR_EXPAND_INFO_VALUE_SZ                          7

#define AS_ACK_DATA_NESN_PEER_MANUAL_INVALID_MSK                     0x00000001
#define AS_ACK_DATA_NESN_PEER_MANUAL_INVALID_I_MSK                   0xfffffffe
#define AS_ACK_DATA_NESN_PEER_MANUAL_INVALID_SFT                     0
#define AS_ACK_DATA_NESN_PEER_MANUAL_INVALID_HI                      0
#define AS_ACK_DATA_NESN_PEER_MANUAL_INVALID_SZ                      1

#define AS_ACK_DATA_NESN_PEER_MANUAL_SET_MSK                         0x00000002
#define AS_ACK_DATA_NESN_PEER_MANUAL_SET_I_MSK                       0xfffffffd
#define AS_ACK_DATA_NESN_PEER_MANUAL_SET_SFT                         1
#define AS_ACK_DATA_NESN_PEER_MANUAL_SET_HI                          1
#define AS_ACK_DATA_NESN_PEER_MANUAL_SET_SZ                          1

#define AS_ACK_DATA_NESN_PEER_MANUAL_OVERWRITE_MSK                   0x00000004
#define AS_ACK_DATA_NESN_PEER_MANUAL_OVERWRITE_I_MSK                 0xfffffffb
#define AS_ACK_DATA_NESN_PEER_MANUAL_OVERWRITE_SFT                   2
#define AS_ACK_DATA_NESN_PEER_MANUAL_OVERWRITE_HI                    2
#define AS_ACK_DATA_NESN_PEER_MANUAL_OVERWRITE_SZ                    1

#define AS_ACK_DATA_NESN_PEER_MANUAL_VALID_MSK                       0x00000010
#define AS_ACK_DATA_NESN_PEER_MANUAL_VALID_I_MSK                     0xffffffef
#define AS_ACK_DATA_NESN_PEER_MANUAL_VALID_SFT                       4
#define AS_ACK_DATA_NESN_PEER_MANUAL_VALID_HI                        4
#define AS_ACK_DATA_NESN_PEER_MANUAL_VALID_SZ                        1

#define AS_ACK_DATA_NESN_PEER_MANUAL_VALUE_MSK                       0x00000100
#define AS_ACK_DATA_NESN_PEER_MANUAL_VALUE_I_MSK                     0xfffffeff
#define AS_ACK_DATA_NESN_PEER_MANUAL_VALUE_SFT                       8
#define AS_ACK_DATA_NESN_PEER_MANUAL_VALUE_HI                        8
#define AS_ACK_DATA_NESN_PEER_MANUAL_VALUE_SZ                        1

#define AS_ACK_DATA_NESN_PEER_INFO_VALID_MSK                         0x00010000
#define AS_ACK_DATA_NESN_PEER_INFO_VALID_I_MSK                       0xfffeffff
#define AS_ACK_DATA_NESN_PEER_INFO_VALID_SFT                         16
#define AS_ACK_DATA_NESN_PEER_INFO_VALID_HI                          16
#define AS_ACK_DATA_NESN_PEER_INFO_VALID_SZ                          1

#define AS_ACK_DATA_NESN_PEER_INFO_VALUE_MSK                         0x01000000
#define AS_ACK_DATA_NESN_PEER_INFO_VALUE_I_MSK                       0xfeffffff
#define AS_ACK_DATA_NESN_PEER_INFO_VALUE_SFT                         24
#define AS_ACK_DATA_NESN_PEER_INFO_VALUE_HI                          24
#define AS_ACK_DATA_NESN_PEER_INFO_VALUE_SZ                          1

#define DATA_NESN_OWN_MANUAL_INVALID_MSK                             0x00000001
#define DATA_NESN_OWN_MANUAL_INVALID_I_MSK                           0xfffffffe
#define DATA_NESN_OWN_MANUAL_INVALID_SFT                             0
#define DATA_NESN_OWN_MANUAL_INVALID_HI                              0
#define DATA_NESN_OWN_MANUAL_INVALID_SZ                              1

#define DATA_NESN_OWN_MANUAL_SET_MSK                                 0x00000002
#define DATA_NESN_OWN_MANUAL_SET_I_MSK                               0xfffffffd
#define DATA_NESN_OWN_MANUAL_SET_SFT                                 1
#define DATA_NESN_OWN_MANUAL_SET_HI                                  1
#define DATA_NESN_OWN_MANUAL_SET_SZ                                  1

#define DATA_NESN_OWN_MANUAL_OVERWRITE_MSK                           0x00000004
#define DATA_NESN_OWN_MANUAL_OVERWRITE_I_MSK                         0xfffffffb
#define DATA_NESN_OWN_MANUAL_OVERWRITE_SFT                           2
#define DATA_NESN_OWN_MANUAL_OVERWRITE_HI                            2
#define DATA_NESN_OWN_MANUAL_OVERWRITE_SZ                            1

#define DATA_NESN_OWN_MANUAL_VALID_MSK                               0x00000010
#define DATA_NESN_OWN_MANUAL_VALID_I_MSK                             0xffffffef
#define DATA_NESN_OWN_MANUAL_VALID_SFT                               4
#define DATA_NESN_OWN_MANUAL_VALID_HI                                4
#define DATA_NESN_OWN_MANUAL_VALID_SZ                                1

#define DATA_NESN_OWN_MANUAL_VALUE_MSK                               0x00000100
#define DATA_NESN_OWN_MANUAL_VALUE_I_MSK                             0xfffffeff
#define DATA_NESN_OWN_MANUAL_VALUE_SFT                               8
#define DATA_NESN_OWN_MANUAL_VALUE_HI                                8
#define DATA_NESN_OWN_MANUAL_VALUE_SZ                                1

#define DATA_NESN_OWN_INFO_VALID_MSK                                 0x00010000
#define DATA_NESN_OWN_INFO_VALID_I_MSK                               0xfffeffff
#define DATA_NESN_OWN_INFO_VALID_SFT                                 16
#define DATA_NESN_OWN_INFO_VALID_HI                                  16
#define DATA_NESN_OWN_INFO_VALID_SZ                                  1

#define DATA_NESN_OWN_INFO_VALUE_MSK                                 0x01000000
#define DATA_NESN_OWN_INFO_VALUE_I_MSK                               0xfeffffff
#define DATA_NESN_OWN_INFO_VALUE_SFT                                 24
#define DATA_NESN_OWN_INFO_VALUE_HI                                  24
#define DATA_NESN_OWN_INFO_VALUE_SZ                                  1

#define ACM_DATA_MD_POLICY_SIG0_SEL_MSK                              0x0000003f
#define ACM_DATA_MD_POLICY_SIG0_SEL_I_MSK                            0xffffffc0
#define ACM_DATA_MD_POLICY_SIG0_SEL_SFT                              0
#define ACM_DATA_MD_POLICY_SIG0_SEL_HI                               5
#define ACM_DATA_MD_POLICY_SIG0_SEL_SZ                               6

#define ACM_DATA_MD_POLICY_SIG1_SEL_MSK                              0x00003f00
#define ACM_DATA_MD_POLICY_SIG1_SEL_I_MSK                            0xffffc0ff
#define ACM_DATA_MD_POLICY_SIG1_SEL_SFT                              8
#define ACM_DATA_MD_POLICY_SIG1_SEL_HI                               13
#define ACM_DATA_MD_POLICY_SIG1_SEL_SZ                               6

#define ACM_DATA_MD_POLICY_SIG2_SEL_MSK                              0x003f0000
#define ACM_DATA_MD_POLICY_SIG2_SEL_I_MSK                            0xffc0ffff
#define ACM_DATA_MD_POLICY_SIG2_SEL_SFT                              16
#define ACM_DATA_MD_POLICY_SIG2_SEL_HI                               21
#define ACM_DATA_MD_POLICY_SIG2_SEL_SZ                               6

#define ACM_DATA_MD_POLICY_SIG3_SEL_MSK                              0x3f000000
#define ACM_DATA_MD_POLICY_SIG3_SEL_I_MSK                            0xc0ffffff
#define ACM_DATA_MD_POLICY_SIG3_SEL_SFT                              24
#define ACM_DATA_MD_POLICY_SIG3_SEL_HI                               29
#define ACM_DATA_MD_POLICY_SIG3_SEL_SZ                               6

#define ACM_DATA_MD_POLICY_MANUAL_VALUE_MSK                          0x40000000
#define ACM_DATA_MD_POLICY_MANUAL_VALUE_I_MSK                        0xbfffffff
#define ACM_DATA_MD_POLICY_MANUAL_VALUE_SFT                          30
#define ACM_DATA_MD_POLICY_MANUAL_VALUE_HI                           30
#define ACM_DATA_MD_POLICY_MANUAL_VALUE_SZ                           1

#define ACM_DATA_MD_POLICY_MANUAL_EN_MSK                             0x80000000
#define ACM_DATA_MD_POLICY_MANUAL_EN_I_MSK                           0x7fffffff
#define ACM_DATA_MD_POLICY_MANUAL_EN_SFT                             31
#define ACM_DATA_MD_POLICY_MANUAL_EN_HI                              31
#define ACM_DATA_MD_POLICY_MANUAL_EN_SZ                              1

#define ACM_DATA_MD_POLICY_W1C_MSK                                   0x00000001
#define ACM_DATA_MD_POLICY_W1C_I_MSK                                 0xfffffffe
#define ACM_DATA_MD_POLICY_W1C_SFT                                   0
#define ACM_DATA_MD_POLICY_W1C_HI                                    0
#define ACM_DATA_MD_POLICY_W1C_SZ                                    1

#define ACM_DATA_MD_POLICY_W1S_MSK                                   0x00000002
#define ACM_DATA_MD_POLICY_W1S_I_MSK                                 0xfffffffd
#define ACM_DATA_MD_POLICY_W1S_SFT                                   1
#define ACM_DATA_MD_POLICY_W1S_HI                                    1
#define ACM_DATA_MD_POLICY_W1S_SZ                                    1

#define ACM_DATA_MD_POLICY_MSK                                       0xffffffff
#define ACM_DATA_MD_POLICY_I_MSK                                     0x00000000
#define ACM_DATA_MD_POLICY_SFT                                       0
#define ACM_DATA_MD_POLICY_HI                                        31
#define ACM_DATA_MD_POLICY_SZ                                        32

#define ACM_DUMY_POLICY_SIG0_SEL_MSK                                 0x0000003f
#define ACM_DUMY_POLICY_SIG0_SEL_I_MSK                               0xffffffc0
#define ACM_DUMY_POLICY_SIG0_SEL_SFT                                 0
#define ACM_DUMY_POLICY_SIG0_SEL_HI                                  5
#define ACM_DUMY_POLICY_SIG0_SEL_SZ                                  6

#define ACM_DUMY_POLICY_SIG1_SEL_MSK                                 0x00003f00
#define ACM_DUMY_POLICY_SIG1_SEL_I_MSK                               0xffffc0ff
#define ACM_DUMY_POLICY_SIG1_SEL_SFT                                 8
#define ACM_DUMY_POLICY_SIG1_SEL_HI                                  13
#define ACM_DUMY_POLICY_SIG1_SEL_SZ                                  6

#define ACM_DUMY_POLICY_SIG2_SEL_MSK                                 0x003f0000
#define ACM_DUMY_POLICY_SIG2_SEL_I_MSK                               0xffc0ffff
#define ACM_DUMY_POLICY_SIG2_SEL_SFT                                 16
#define ACM_DUMY_POLICY_SIG2_SEL_HI                                  21
#define ACM_DUMY_POLICY_SIG2_SEL_SZ                                  6

#define ACM_DUMY_POLICY_SIG3_SEL_MSK                                 0x3f000000
#define ACM_DUMY_POLICY_SIG3_SEL_I_MSK                               0xc0ffffff
#define ACM_DUMY_POLICY_SIG3_SEL_SFT                                 24
#define ACM_DUMY_POLICY_SIG3_SEL_HI                                  29
#define ACM_DUMY_POLICY_SIG3_SEL_SZ                                  6

#define ACM_DUMY_POLICY_MANUAL_VALUE_MSK                             0x40000000
#define ACM_DUMY_POLICY_MANUAL_VALUE_I_MSK                           0xbfffffff
#define ACM_DUMY_POLICY_MANUAL_VALUE_SFT                             30
#define ACM_DUMY_POLICY_MANUAL_VALUE_HI                              30
#define ACM_DUMY_POLICY_MANUAL_VALUE_SZ                              1

#define ACM_DUMY_POLICY_MANUAL_EN_MSK                                0x80000000
#define ACM_DUMY_POLICY_MANUAL_EN_I_MSK                              0x7fffffff
#define ACM_DUMY_POLICY_MANUAL_EN_SFT                                31
#define ACM_DUMY_POLICY_MANUAL_EN_HI                                 31
#define ACM_DUMY_POLICY_MANUAL_EN_SZ                                 1

#define ACM_DUMY_POLICY_W1C_MSK                                      0x00000001
#define ACM_DUMY_POLICY_W1C_I_MSK                                    0xfffffffe
#define ACM_DUMY_POLICY_W1C_SFT                                      0
#define ACM_DUMY_POLICY_W1C_HI                                       0
#define ACM_DUMY_POLICY_W1C_SZ                                       1

#define ACM_DUMY_POLICY_W1S_MSK                                      0x00000002
#define ACM_DUMY_POLICY_W1S_I_MSK                                    0xfffffffd
#define ACM_DUMY_POLICY_W1S_SFT                                      1
#define ACM_DUMY_POLICY_W1S_HI                                       1
#define ACM_DUMY_POLICY_W1S_SZ                                       1

#define ACM_DUMY_POLICY_MSK                                          0xffffffff
#define ACM_DUMY_POLICY_I_MSK                                        0x00000000
#define ACM_DUMY_POLICY_SFT                                          0
#define ACM_DUMY_POLICY_HI                                           31
#define ACM_DUMY_POLICY_SZ                                           32

#define ACM_POLICY_SRC_BUS_31_0_MSK                                  0xffffffff
#define ACM_POLICY_SRC_BUS_31_0_I_MSK                                0x00000000
#define ACM_POLICY_SRC_BUS_31_0_SFT                                  0
#define ACM_POLICY_SRC_BUS_31_0_HI                                   31
#define ACM_POLICY_SRC_BUS_31_0_SZ                                   32

#define ACM_POLICY_SRC_BUS_63_32_MSK                                 0xffffffff
#define ACM_POLICY_SRC_BUS_63_32_I_MSK                               0x00000000
#define ACM_POLICY_SRC_BUS_63_32_SFT                                 0
#define ACM_POLICY_SRC_BUS_63_32_HI                                  31
#define ACM_POLICY_SRC_BUS_63_32_SZ                                  32

#define ACM_TBL_LOOKUP_NO_HIT_MSK                                    0x00000001
#define ACM_TBL_LOOKUP_NO_HIT_I_MSK                                  0xfffffffe
#define ACM_TBL_LOOKUP_NO_HIT_SFT                                    0
#define ACM_TBL_LOOKUP_NO_HIT_HI                                     0
#define ACM_TBL_LOOKUP_NO_HIT_SZ                                     1

#define ACM_TBL_VALUE_MSK                                            0x03ff0000
#define ACM_TBL_VALUE_I_MSK                                          0xfc00ffff
#define ACM_TBL_VALUE_SFT                                            16
#define ACM_TBL_VALUE_HI                                             25
#define ACM_TBL_VALUE_SZ                                             10

#define AEM_ACCUM_0_ACCU_THOLD_MSK                                   0x000000ff
#define AEM_ACCUM_0_ACCU_THOLD_I_MSK                                 0xffffff00
#define AEM_ACCUM_0_ACCU_THOLD_SFT                                   0
#define AEM_ACCUM_0_ACCU_THOLD_HI                                    7
#define AEM_ACCUM_0_ACCU_THOLD_SZ                                    8

#define AEM_ACCUM_0_INIT_VALUE_MSK                                   0x0000ff00
#define AEM_ACCUM_0_INIT_VALUE_I_MSK                                 0xffff00ff
#define AEM_ACCUM_0_INIT_VALUE_SFT                                   8
#define AEM_ACCUM_0_INIT_VALUE_HI                                    15
#define AEM_ACCUM_0_INIT_VALUE_SZ                                    8

#define AEM_ACCUM_0_INC_SEL_MSK                                      0x003f0000
#define AEM_ACCUM_0_INC_SEL_I_MSK                                    0xffc0ffff
#define AEM_ACCUM_0_INC_SEL_SFT                                      16
#define AEM_ACCUM_0_INC_SEL_HI                                       21
#define AEM_ACCUM_0_INC_SEL_SZ                                       6

#define AEM_ACCUM_0_EN_MSK                                           0x01000000
#define AEM_ACCUM_0_EN_I_MSK                                         0xfeffffff
#define AEM_ACCUM_0_EN_SFT                                           24
#define AEM_ACCUM_0_EN_HI                                            24
#define AEM_ACCUM_0_EN_SZ                                            1

#define AEM_SIGNAL_ANCHOR_AT_TX_MSK                                  0x00000001
#define AEM_SIGNAL_ANCHOR_AT_TX_I_MSK                                0xfffffffe
#define AEM_SIGNAL_ANCHOR_AT_TX_SFT                                  0
#define AEM_SIGNAL_ANCHOR_AT_TX_HI                                   0
#define AEM_SIGNAL_ANCHOR_AT_TX_SZ                                   1

#define AEM_ACCUM_1_ACCU_THOLD_MSK                                   0x000000ff
#define AEM_ACCUM_1_ACCU_THOLD_I_MSK                                 0xffffff00
#define AEM_ACCUM_1_ACCU_THOLD_SFT                                   0
#define AEM_ACCUM_1_ACCU_THOLD_HI                                    7
#define AEM_ACCUM_1_ACCU_THOLD_SZ                                    8

#define AEM_ACCUM_1_INIT_VALUE_MSK                                   0x0000ff00
#define AEM_ACCUM_1_INIT_VALUE_I_MSK                                 0xffff00ff
#define AEM_ACCUM_1_INIT_VALUE_SFT                                   8
#define AEM_ACCUM_1_INIT_VALUE_HI                                    15
#define AEM_ACCUM_1_INIT_VALUE_SZ                                    8

#define AEM_ACCUM_1_INC_SEL_MSK                                      0x003f0000
#define AEM_ACCUM_1_INC_SEL_I_MSK                                    0xffc0ffff
#define AEM_ACCUM_1_INC_SEL_SFT                                      16
#define AEM_ACCUM_1_INC_SEL_HI                                       21
#define AEM_ACCUM_1_INC_SEL_SZ                                       6

#define AEM_ACCUM_1_EN_MSK                                           0x01000000
#define AEM_ACCUM_1_EN_I_MSK                                         0xfeffffff
#define AEM_ACCUM_1_EN_SFT                                           24
#define AEM_ACCUM_1_EN_HI                                            24
#define AEM_ACCUM_1_EN_SZ                                            1

#define AEM_SYNC_POLICY_SIG0_SEL_MSK                                 0x0000003f
#define AEM_SYNC_POLICY_SIG0_SEL_I_MSK                               0xffffffc0
#define AEM_SYNC_POLICY_SIG0_SEL_SFT                                 0
#define AEM_SYNC_POLICY_SIG0_SEL_HI                                  5
#define AEM_SYNC_POLICY_SIG0_SEL_SZ                                  6

#define AEM_SYNC_POLICY_SIG1_SEL_MSK                                 0x00003f00
#define AEM_SYNC_POLICY_SIG1_SEL_I_MSK                               0xffffc0ff
#define AEM_SYNC_POLICY_SIG1_SEL_SFT                                 8
#define AEM_SYNC_POLICY_SIG1_SEL_HI                                  13
#define AEM_SYNC_POLICY_SIG1_SEL_SZ                                  6

#define AEM_SYNC_POLICY_SIG2_SEL_MSK                                 0x003f0000
#define AEM_SYNC_POLICY_SIG2_SEL_I_MSK                               0xffc0ffff
#define AEM_SYNC_POLICY_SIG2_SEL_SFT                                 16
#define AEM_SYNC_POLICY_SIG2_SEL_HI                                  21
#define AEM_SYNC_POLICY_SIG2_SEL_SZ                                  6

#define AEM_SYNC_POLICY_SIG3_SEL_MSK                                 0x3f000000
#define AEM_SYNC_POLICY_SIG3_SEL_I_MSK                               0xc0ffffff
#define AEM_SYNC_POLICY_SIG3_SEL_SFT                                 24
#define AEM_SYNC_POLICY_SIG3_SEL_HI                                  29
#define AEM_SYNC_POLICY_SIG3_SEL_SZ                                  6

#define AEM_SYNC_POLICY_MANUAL_VALUE_MSK                             0x40000000
#define AEM_SYNC_POLICY_MANUAL_VALUE_I_MSK                           0xbfffffff
#define AEM_SYNC_POLICY_MANUAL_VALUE_SFT                             30
#define AEM_SYNC_POLICY_MANUAL_VALUE_HI                              30
#define AEM_SYNC_POLICY_MANUAL_VALUE_SZ                              1

#define AEM_SYNC_POLICY_MANUAL_EN_MSK                                0x80000000
#define AEM_SYNC_POLICY_MANUAL_EN_I_MSK                              0x7fffffff
#define AEM_SYNC_POLICY_MANUAL_EN_SFT                                31
#define AEM_SYNC_POLICY_MANUAL_EN_HI                                 31
#define AEM_SYNC_POLICY_MANUAL_EN_SZ                                 1

#define AEM_SYNC_POLICY_W1C_MSK                                      0x00000001
#define AEM_SYNC_POLICY_W1C_I_MSK                                    0xfffffffe
#define AEM_SYNC_POLICY_W1C_SFT                                      0
#define AEM_SYNC_POLICY_W1C_HI                                       0
#define AEM_SYNC_POLICY_W1C_SZ                                       1

#define AEM_SYNC_POLICY_W1S_MSK                                      0x00000002
#define AEM_SYNC_POLICY_W1S_I_MSK                                    0xfffffffd
#define AEM_SYNC_POLICY_W1S_SFT                                      1
#define AEM_SYNC_POLICY_W1S_HI                                       1
#define AEM_SYNC_POLICY_W1S_SZ                                       1

#define AEM_SYNC_POLICY_MSK                                          0xffffffff
#define AEM_SYNC_POLICY_I_MSK                                        0x00000000
#define AEM_SYNC_POLICY_SFT                                          0
#define AEM_SYNC_POLICY_HI                                           31
#define AEM_SYNC_POLICY_SZ                                           32

#define RF_LONG_CALI_POLICY_SIG0_SEL_MSK                             0x0000003f
#define RF_LONG_CALI_POLICY_SIG0_SEL_I_MSK                           0xffffffc0
#define RF_LONG_CALI_POLICY_SIG0_SEL_SFT                             0
#define RF_LONG_CALI_POLICY_SIG0_SEL_HI                              5
#define RF_LONG_CALI_POLICY_SIG0_SEL_SZ                              6

#define RF_LONG_CALI_POLICY_SIG1_SEL_MSK                             0x00003f00
#define RF_LONG_CALI_POLICY_SIG1_SEL_I_MSK                           0xffffc0ff
#define RF_LONG_CALI_POLICY_SIG1_SEL_SFT                             8
#define RF_LONG_CALI_POLICY_SIG1_SEL_HI                              13
#define RF_LONG_CALI_POLICY_SIG1_SEL_SZ                              6

#define RF_LONG_CALI_POLICY_SIG2_SEL_MSK                             0x003f0000
#define RF_LONG_CALI_POLICY_SIG2_SEL_I_MSK                           0xffc0ffff
#define RF_LONG_CALI_POLICY_SIG2_SEL_SFT                             16
#define RF_LONG_CALI_POLICY_SIG2_SEL_HI                              21
#define RF_LONG_CALI_POLICY_SIG2_SEL_SZ                              6

#define RF_LONG_CALI_POLICY_SIG3_SEL_MSK                             0x3f000000
#define RF_LONG_CALI_POLICY_SIG3_SEL_I_MSK                           0xc0ffffff
#define RF_LONG_CALI_POLICY_SIG3_SEL_SFT                             24
#define RF_LONG_CALI_POLICY_SIG3_SEL_HI                              29
#define RF_LONG_CALI_POLICY_SIG3_SEL_SZ                              6

#define RF_LONG_CALI_POLICY_MANUAL_VALUE_MSK                         0x40000000
#define RF_LONG_CALI_POLICY_MANUAL_VALUE_I_MSK                       0xbfffffff
#define RF_LONG_CALI_POLICY_MANUAL_VALUE_SFT                         30
#define RF_LONG_CALI_POLICY_MANUAL_VALUE_HI                          30
#define RF_LONG_CALI_POLICY_MANUAL_VALUE_SZ                          1

#define RF_LONG_CALI_POLICY_MANUAL_EN_MSK                            0x80000000
#define RF_LONG_CALI_POLICY_MANUAL_EN_I_MSK                          0x7fffffff
#define RF_LONG_CALI_POLICY_MANUAL_EN_SFT                            31
#define RF_LONG_CALI_POLICY_MANUAL_EN_HI                             31
#define RF_LONG_CALI_POLICY_MANUAL_EN_SZ                             1

#define RF_LONG_CALI_POLICY_W1C_MSK                                  0x00000001
#define RF_LONG_CALI_POLICY_W1C_I_MSK                                0xfffffffe
#define RF_LONG_CALI_POLICY_W1C_SFT                                  0
#define RF_LONG_CALI_POLICY_W1C_HI                                   0
#define RF_LONG_CALI_POLICY_W1C_SZ                                   1

#define RF_LONG_CALI_POLICY_W1S_MSK                                  0x00000002
#define RF_LONG_CALI_POLICY_W1S_I_MSK                                0xfffffffd
#define RF_LONG_CALI_POLICY_W1S_SFT                                  1
#define RF_LONG_CALI_POLICY_W1S_HI                                   1
#define RF_LONG_CALI_POLICY_W1S_SZ                                   1

#define RF_LONG_CALI_POLICY_MSK                                      0xffffffff
#define RF_LONG_CALI_POLICY_I_MSK                                    0x00000000
#define RF_LONG_CALI_POLICY_SFT                                      0
#define RF_LONG_CALI_POLICY_HI                                       31
#define RF_LONG_CALI_POLICY_SZ                                       32

#define RX_TIMEOUT_POLICY_SIG0_SEL_MSK                               0x0000003f
#define RX_TIMEOUT_POLICY_SIG0_SEL_I_MSK                             0xffffffc0
#define RX_TIMEOUT_POLICY_SIG0_SEL_SFT                               0
#define RX_TIMEOUT_POLICY_SIG0_SEL_HI                                5
#define RX_TIMEOUT_POLICY_SIG0_SEL_SZ                                6

#define RX_TIMEOUT_POLICY_SIG1_SEL_MSK                               0x00003f00
#define RX_TIMEOUT_POLICY_SIG1_SEL_I_MSK                             0xffffc0ff
#define RX_TIMEOUT_POLICY_SIG1_SEL_SFT                               8
#define RX_TIMEOUT_POLICY_SIG1_SEL_HI                                13
#define RX_TIMEOUT_POLICY_SIG1_SEL_SZ                                6

#define RX_TIMEOUT_POLICY_SIG2_SEL_MSK                               0x003f0000
#define RX_TIMEOUT_POLICY_SIG2_SEL_I_MSK                             0xffc0ffff
#define RX_TIMEOUT_POLICY_SIG2_SEL_SFT                               16
#define RX_TIMEOUT_POLICY_SIG2_SEL_HI                                21
#define RX_TIMEOUT_POLICY_SIG2_SEL_SZ                                6

#define RX_TIMEOUT_POLICY_SIG3_SEL_MSK                               0x3f000000
#define RX_TIMEOUT_POLICY_SIG3_SEL_I_MSK                             0xc0ffffff
#define RX_TIMEOUT_POLICY_SIG3_SEL_SFT                               24
#define RX_TIMEOUT_POLICY_SIG3_SEL_HI                                29
#define RX_TIMEOUT_POLICY_SIG3_SEL_SZ                                6

#define RX_TIMEOUT_POLICY_MANUAL_VALUE_MSK                           0x40000000
#define RX_TIMEOUT_POLICY_MANUAL_VALUE_I_MSK                         0xbfffffff
#define RX_TIMEOUT_POLICY_MANUAL_VALUE_SFT                           30
#define RX_TIMEOUT_POLICY_MANUAL_VALUE_HI                            30
#define RX_TIMEOUT_POLICY_MANUAL_VALUE_SZ                            1

#define RX_TIMEOUT_POLICY_MANUAL_EN_MSK                              0x80000000
#define RX_TIMEOUT_POLICY_MANUAL_EN_I_MSK                            0x7fffffff
#define RX_TIMEOUT_POLICY_MANUAL_EN_SFT                              31
#define RX_TIMEOUT_POLICY_MANUAL_EN_HI                               31
#define RX_TIMEOUT_POLICY_MANUAL_EN_SZ                               1

#define RX_TIMEOUT_POLICY_W1C_MSK                                    0x00000001
#define RX_TIMEOUT_POLICY_W1C_I_MSK                                  0xfffffffe
#define RX_TIMEOUT_POLICY_W1C_SFT                                    0
#define RX_TIMEOUT_POLICY_W1C_HI                                     0
#define RX_TIMEOUT_POLICY_W1C_SZ                                     1

#define RX_TIMEOUT_POLICY_W1S_MSK                                    0x00000002
#define RX_TIMEOUT_POLICY_W1S_I_MSK                                  0xfffffffd
#define RX_TIMEOUT_POLICY_W1S_SFT                                    1
#define RX_TIMEOUT_POLICY_W1S_HI                                     1
#define RX_TIMEOUT_POLICY_W1S_SZ                                     1

#define RX_TIMEOUT_POLICY_MSK                                        0xffffffff
#define RX_TIMEOUT_POLICY_I_MSK                                      0x00000000
#define RX_TIMEOUT_POLICY_SFT                                        0
#define RX_TIMEOUT_POLICY_HI                                         31
#define RX_TIMEOUT_POLICY_SZ                                         32

#define AIR_EVENT_IP_POLICY_SIG0_SEL_MSK                             0x0000003f
#define AIR_EVENT_IP_POLICY_SIG0_SEL_I_MSK                           0xffffffc0
#define AIR_EVENT_IP_POLICY_SIG0_SEL_SFT                             0
#define AIR_EVENT_IP_POLICY_SIG0_SEL_HI                              5
#define AIR_EVENT_IP_POLICY_SIG0_SEL_SZ                              6

#define AIR_EVENT_IP_POLICY_SIG1_SEL_MSK                             0x00003f00
#define AIR_EVENT_IP_POLICY_SIG1_SEL_I_MSK                           0xffffc0ff
#define AIR_EVENT_IP_POLICY_SIG1_SEL_SFT                             8
#define AIR_EVENT_IP_POLICY_SIG1_SEL_HI                              13
#define AIR_EVENT_IP_POLICY_SIG1_SEL_SZ                              6

#define AIR_EVENT_IP_POLICY_SIG2_SEL_MSK                             0x003f0000
#define AIR_EVENT_IP_POLICY_SIG2_SEL_I_MSK                           0xffc0ffff
#define AIR_EVENT_IP_POLICY_SIG2_SEL_SFT                             16
#define AIR_EVENT_IP_POLICY_SIG2_SEL_HI                              21
#define AIR_EVENT_IP_POLICY_SIG2_SEL_SZ                              6

#define AIR_EVENT_IP_POLICY_SIG3_SEL_MSK                             0x3f000000
#define AIR_EVENT_IP_POLICY_SIG3_SEL_I_MSK                           0xc0ffffff
#define AIR_EVENT_IP_POLICY_SIG3_SEL_SFT                             24
#define AIR_EVENT_IP_POLICY_SIG3_SEL_HI                              29
#define AIR_EVENT_IP_POLICY_SIG3_SEL_SZ                              6

#define AIR_EVENT_IP_POLICY_MANUAL_VALUE_MSK                         0x40000000
#define AIR_EVENT_IP_POLICY_MANUAL_VALUE_I_MSK                       0xbfffffff
#define AIR_EVENT_IP_POLICY_MANUAL_VALUE_SFT                         30
#define AIR_EVENT_IP_POLICY_MANUAL_VALUE_HI                          30
#define AIR_EVENT_IP_POLICY_MANUAL_VALUE_SZ                          1

#define AIR_EVENT_IP_POLICY_MANUAL_EN_MSK                            0x80000000
#define AIR_EVENT_IP_POLICY_MANUAL_EN_I_MSK                          0x7fffffff
#define AIR_EVENT_IP_POLICY_MANUAL_EN_SFT                            31
#define AIR_EVENT_IP_POLICY_MANUAL_EN_HI                             31
#define AIR_EVENT_IP_POLICY_MANUAL_EN_SZ                             1

#define AIR_EVENT_IP_POLICY_W1C_MSK                                  0x00000001
#define AIR_EVENT_IP_POLICY_W1C_I_MSK                                0xfffffffe
#define AIR_EVENT_IP_POLICY_W1C_SFT                                  0
#define AIR_EVENT_IP_POLICY_W1C_HI                                   0
#define AIR_EVENT_IP_POLICY_W1C_SZ                                   1

#define AIR_EVENT_IP_POLICY_W1S_MSK                                  0x00000002
#define AIR_EVENT_IP_POLICY_W1S_I_MSK                                0xfffffffd
#define AIR_EVENT_IP_POLICY_W1S_SFT                                  1
#define AIR_EVENT_IP_POLICY_W1S_HI                                   1
#define AIR_EVENT_IP_POLICY_W1S_SZ                                   1

#define AIR_EVENT_IP_POLICY_MSK                                      0xffffffff
#define AIR_EVENT_IP_POLICY_I_MSK                                    0x00000000
#define AIR_EVENT_IP_POLICY_SFT                                      0
#define AIR_EVENT_IP_POLICY_HI                                       31
#define AIR_EVENT_IP_POLICY_SZ                                       32

#define HARD_END_POLICY_SIG0_SEL_MSK                                 0x0000003f
#define HARD_END_POLICY_SIG0_SEL_I_MSK                               0xffffffc0
#define HARD_END_POLICY_SIG0_SEL_SFT                                 0
#define HARD_END_POLICY_SIG0_SEL_HI                                  5
#define HARD_END_POLICY_SIG0_SEL_SZ                                  6

#define HARD_END_POLICY_SIG1_SEL_MSK                                 0x00003f00
#define HARD_END_POLICY_SIG1_SEL_I_MSK                               0xffffc0ff
#define HARD_END_POLICY_SIG1_SEL_SFT                                 8
#define HARD_END_POLICY_SIG1_SEL_HI                                  13
#define HARD_END_POLICY_SIG1_SEL_SZ                                  6

#define HARD_END_POLICY_SIG2_SEL_MSK                                 0x003f0000
#define HARD_END_POLICY_SIG2_SEL_I_MSK                               0xffc0ffff
#define HARD_END_POLICY_SIG2_SEL_SFT                                 16
#define HARD_END_POLICY_SIG2_SEL_HI                                  21
#define HARD_END_POLICY_SIG2_SEL_SZ                                  6

#define HARD_END_POLICY_SIG3_SEL_MSK                                 0x3f000000
#define HARD_END_POLICY_SIG3_SEL_I_MSK                               0xc0ffffff
#define HARD_END_POLICY_SIG3_SEL_SFT                                 24
#define HARD_END_POLICY_SIG3_SEL_HI                                  29
#define HARD_END_POLICY_SIG3_SEL_SZ                                  6

#define HARD_END_POLICY_MANUAL_VALUE_MSK                             0x40000000
#define HARD_END_POLICY_MANUAL_VALUE_I_MSK                           0xbfffffff
#define HARD_END_POLICY_MANUAL_VALUE_SFT                             30
#define HARD_END_POLICY_MANUAL_VALUE_HI                              30
#define HARD_END_POLICY_MANUAL_VALUE_SZ                              1

#define HARD_END_POLICY_MANUAL_EN_MSK                                0x80000000
#define HARD_END_POLICY_MANUAL_EN_I_MSK                              0x7fffffff
#define HARD_END_POLICY_MANUAL_EN_SFT                                31
#define HARD_END_POLICY_MANUAL_EN_HI                                 31
#define HARD_END_POLICY_MANUAL_EN_SZ                                 1

#define HARD_END_POLICY_W1C_MSK                                      0x00000001
#define HARD_END_POLICY_W1C_I_MSK                                    0xfffffffe
#define HARD_END_POLICY_W1C_SFT                                      0
#define HARD_END_POLICY_W1C_HI                                       0
#define HARD_END_POLICY_W1C_SZ                                       1

#define HARD_END_POLICY_W1S_MSK                                      0x00000002
#define HARD_END_POLICY_W1S_I_MSK                                    0xfffffffd
#define HARD_END_POLICY_W1S_SFT                                      1
#define HARD_END_POLICY_W1S_HI                                       1
#define HARD_END_POLICY_W1S_SZ                                       1

#define HARD_END_POLICY_MSK                                          0xffffffff
#define HARD_END_POLICY_I_MSK                                        0x00000000
#define HARD_END_POLICY_SFT                                          0
#define HARD_END_POLICY_HI                                           31
#define HARD_END_POLICY_SZ                                           32

#define DATA_SOFT_END_POLICY_SIG0_SEL_MSK                            0x0000003f
#define DATA_SOFT_END_POLICY_SIG0_SEL_I_MSK                          0xffffffc0
#define DATA_SOFT_END_POLICY_SIG0_SEL_SFT                            0
#define DATA_SOFT_END_POLICY_SIG0_SEL_HI                             5
#define DATA_SOFT_END_POLICY_SIG0_SEL_SZ                             6

#define DATA_SOFT_END_POLICY_SIG1_SEL_MSK                            0x00003f00
#define DATA_SOFT_END_POLICY_SIG1_SEL_I_MSK                          0xffffc0ff
#define DATA_SOFT_END_POLICY_SIG1_SEL_SFT                            8
#define DATA_SOFT_END_POLICY_SIG1_SEL_HI                             13
#define DATA_SOFT_END_POLICY_SIG1_SEL_SZ                             6

#define DATA_SOFT_END_POLICY_SIG2_SEL_MSK                            0x003f0000
#define DATA_SOFT_END_POLICY_SIG2_SEL_I_MSK                          0xffc0ffff
#define DATA_SOFT_END_POLICY_SIG2_SEL_SFT                            16
#define DATA_SOFT_END_POLICY_SIG2_SEL_HI                             21
#define DATA_SOFT_END_POLICY_SIG2_SEL_SZ                             6

#define DATA_SOFT_END_POLICY_SIG3_SEL_MSK                            0x3f000000
#define DATA_SOFT_END_POLICY_SIG3_SEL_I_MSK                          0xc0ffffff
#define DATA_SOFT_END_POLICY_SIG3_SEL_SFT                            24
#define DATA_SOFT_END_POLICY_SIG3_SEL_HI                             29
#define DATA_SOFT_END_POLICY_SIG3_SEL_SZ                             6

#define DATA_SOFT_END_POLICY_MANUAL_VALUE_MSK                        0x40000000
#define DATA_SOFT_END_POLICY_MANUAL_VALUE_I_MSK                      0xbfffffff
#define DATA_SOFT_END_POLICY_MANUAL_VALUE_SFT                        30
#define DATA_SOFT_END_POLICY_MANUAL_VALUE_HI                         30
#define DATA_SOFT_END_POLICY_MANUAL_VALUE_SZ                         1

#define DATA_SOFT_END_POLICY_MANUAL_EN_MSK                           0x80000000
#define DATA_SOFT_END_POLICY_MANUAL_EN_I_MSK                         0x7fffffff
#define DATA_SOFT_END_POLICY_MANUAL_EN_SFT                           31
#define DATA_SOFT_END_POLICY_MANUAL_EN_HI                            31
#define DATA_SOFT_END_POLICY_MANUAL_EN_SZ                            1

#define DATA_SOFT_END_POLICY_W1C_MSK                                 0x00000001
#define DATA_SOFT_END_POLICY_W1C_I_MSK                               0xfffffffe
#define DATA_SOFT_END_POLICY_W1C_SFT                                 0
#define DATA_SOFT_END_POLICY_W1C_HI                                  0
#define DATA_SOFT_END_POLICY_W1C_SZ                                  1

#define DATA_SOFT_END_POLICY_W1S_MSK                                 0x00000002
#define DATA_SOFT_END_POLICY_W1S_I_MSK                               0xfffffffd
#define DATA_SOFT_END_POLICY_W1S_SFT                                 1
#define DATA_SOFT_END_POLICY_W1S_HI                                  1
#define DATA_SOFT_END_POLICY_W1S_SZ                                  1

#define DATA_SOFT_END_POLICY_MSK                                     0xffffffff
#define DATA_SOFT_END_POLICY_I_MSK                                   0x00000000
#define DATA_SOFT_END_POLICY_SFT                                     0
#define DATA_SOFT_END_POLICY_HI                                      31
#define DATA_SOFT_END_POLICY_SZ                                      32

#define TX_REQ_POLICY_SIG0_SEL_MSK                                   0x0000003f
#define TX_REQ_POLICY_SIG0_SEL_I_MSK                                 0xffffffc0
#define TX_REQ_POLICY_SIG0_SEL_SFT                                   0
#define TX_REQ_POLICY_SIG0_SEL_HI                                    5
#define TX_REQ_POLICY_SIG0_SEL_SZ                                    6

#define TX_REQ_POLICY_SIG1_SEL_MSK                                   0x00003f00
#define TX_REQ_POLICY_SIG1_SEL_I_MSK                                 0xffffc0ff
#define TX_REQ_POLICY_SIG1_SEL_SFT                                   8
#define TX_REQ_POLICY_SIG1_SEL_HI                                    13
#define TX_REQ_POLICY_SIG1_SEL_SZ                                    6

#define TX_REQ_POLICY_SIG2_SEL_MSK                                   0x003f0000
#define TX_REQ_POLICY_SIG2_SEL_I_MSK                                 0xffc0ffff
#define TX_REQ_POLICY_SIG2_SEL_SFT                                   16
#define TX_REQ_POLICY_SIG2_SEL_HI                                    21
#define TX_REQ_POLICY_SIG2_SEL_SZ                                    6

#define TX_REQ_POLICY_SIG3_SEL_MSK                                   0x3f000000
#define TX_REQ_POLICY_SIG3_SEL_I_MSK                                 0xc0ffffff
#define TX_REQ_POLICY_SIG3_SEL_SFT                                   24
#define TX_REQ_POLICY_SIG3_SEL_HI                                    29
#define TX_REQ_POLICY_SIG3_SEL_SZ                                    6

#define TX_REQ_POLICY_MANUAL_VALUE_MSK                               0x40000000
#define TX_REQ_POLICY_MANUAL_VALUE_I_MSK                             0xbfffffff
#define TX_REQ_POLICY_MANUAL_VALUE_SFT                               30
#define TX_REQ_POLICY_MANUAL_VALUE_HI                                30
#define TX_REQ_POLICY_MANUAL_VALUE_SZ                                1

#define TX_REQ_POLICY_MANUAL_EN_MSK                                  0x80000000
#define TX_REQ_POLICY_MANUAL_EN_I_MSK                                0x7fffffff
#define TX_REQ_POLICY_MANUAL_EN_SFT                                  31
#define TX_REQ_POLICY_MANUAL_EN_HI                                   31
#define TX_REQ_POLICY_MANUAL_EN_SZ                                   1

#define TX_REQ_POLICY_W1C_MSK                                        0x00000001
#define TX_REQ_POLICY_W1C_I_MSK                                      0xfffffffe
#define TX_REQ_POLICY_W1C_SFT                                        0
#define TX_REQ_POLICY_W1C_HI                                         0
#define TX_REQ_POLICY_W1C_SZ                                         1

#define TX_REQ_POLICY_W1S_MSK                                        0x00000002
#define TX_REQ_POLICY_W1S_I_MSK                                      0xfffffffd
#define TX_REQ_POLICY_W1S_SFT                                        1
#define TX_REQ_POLICY_W1S_HI                                         1
#define TX_REQ_POLICY_W1S_SZ                                         1

#define TX_REQ_POLICY_MSK                                            0xffffffff
#define TX_REQ_POLICY_I_MSK                                          0x00000000
#define TX_REQ_POLICY_SFT                                            0
#define TX_REQ_POLICY_HI                                             31
#define TX_REQ_POLICY_SZ                                             32

#define RX_REQ_POLICY_SIG0_SEL_MSK                                   0x0000003f
#define RX_REQ_POLICY_SIG0_SEL_I_MSK                                 0xffffffc0
#define RX_REQ_POLICY_SIG0_SEL_SFT                                   0
#define RX_REQ_POLICY_SIG0_SEL_HI                                    5
#define RX_REQ_POLICY_SIG0_SEL_SZ                                    6

#define RX_REQ_POLICY_SIG1_SEL_MSK                                   0x00003f00
#define RX_REQ_POLICY_SIG1_SEL_I_MSK                                 0xffffc0ff
#define RX_REQ_POLICY_SIG1_SEL_SFT                                   8
#define RX_REQ_POLICY_SIG1_SEL_HI                                    13
#define RX_REQ_POLICY_SIG1_SEL_SZ                                    6

#define RX_REQ_POLICY_SIG2_SEL_MSK                                   0x003f0000
#define RX_REQ_POLICY_SIG2_SEL_I_MSK                                 0xffc0ffff
#define RX_REQ_POLICY_SIG2_SEL_SFT                                   16
#define RX_REQ_POLICY_SIG2_SEL_HI                                    21
#define RX_REQ_POLICY_SIG2_SEL_SZ                                    6

#define RX_REQ_POLICY_SIG3_SEL_MSK                                   0x3f000000
#define RX_REQ_POLICY_SIG3_SEL_I_MSK                                 0xc0ffffff
#define RX_REQ_POLICY_SIG3_SEL_SFT                                   24
#define RX_REQ_POLICY_SIG3_SEL_HI                                    29
#define RX_REQ_POLICY_SIG3_SEL_SZ                                    6

#define RX_REQ_POLICY_MANUAL_VALUE_MSK                               0x40000000
#define RX_REQ_POLICY_MANUAL_VALUE_I_MSK                             0xbfffffff
#define RX_REQ_POLICY_MANUAL_VALUE_SFT                               30
#define RX_REQ_POLICY_MANUAL_VALUE_HI                                30
#define RX_REQ_POLICY_MANUAL_VALUE_SZ                                1

#define RX_REQ_POLICY_MANUAL_EN_MSK                                  0x80000000
#define RX_REQ_POLICY_MANUAL_EN_I_MSK                                0x7fffffff
#define RX_REQ_POLICY_MANUAL_EN_SFT                                  31
#define RX_REQ_POLICY_MANUAL_EN_HI                                   31
#define RX_REQ_POLICY_MANUAL_EN_SZ                                   1

#define RX_REQ_POLICY_W1C_MSK                                        0x00000001
#define RX_REQ_POLICY_W1C_I_MSK                                      0xfffffffe
#define RX_REQ_POLICY_W1C_SFT                                        0
#define RX_REQ_POLICY_W1C_HI                                         0
#define RX_REQ_POLICY_W1C_SZ                                         1

#define RX_REQ_POLICY_W1S_MSK                                        0x00000002
#define RX_REQ_POLICY_W1S_I_MSK                                      0xfffffffd
#define RX_REQ_POLICY_W1S_SFT                                        1
#define RX_REQ_POLICY_W1S_HI                                         1
#define RX_REQ_POLICY_W1S_SZ                                         1

#define RX_REQ_POLICY_MSK                                            0xffffffff
#define RX_REQ_POLICY_I_MSK                                          0x00000000
#define RX_REQ_POLICY_SFT                                            0
#define RX_REQ_POLICY_HI                                             31
#define RX_REQ_POLICY_SZ                                             32

#define AEM_IRQ0_POLICY_SIG0_SEL_MSK                                 0x0000003f
#define AEM_IRQ0_POLICY_SIG0_SEL_I_MSK                               0xffffffc0
#define AEM_IRQ0_POLICY_SIG0_SEL_SFT                                 0
#define AEM_IRQ0_POLICY_SIG0_SEL_HI                                  5
#define AEM_IRQ0_POLICY_SIG0_SEL_SZ                                  6

#define AEM_IRQ0_POLICY_SIG1_SEL_MSK                                 0x00003f00
#define AEM_IRQ0_POLICY_SIG1_SEL_I_MSK                               0xffffc0ff
#define AEM_IRQ0_POLICY_SIG1_SEL_SFT                                 8
#define AEM_IRQ0_POLICY_SIG1_SEL_HI                                  13
#define AEM_IRQ0_POLICY_SIG1_SEL_SZ                                  6

#define AEM_IRQ0_POLICY_SIG2_SEL_MSK                                 0x003f0000
#define AEM_IRQ0_POLICY_SIG2_SEL_I_MSK                               0xffc0ffff
#define AEM_IRQ0_POLICY_SIG2_SEL_SFT                                 16
#define AEM_IRQ0_POLICY_SIG2_SEL_HI                                  21
#define AEM_IRQ0_POLICY_SIG2_SEL_SZ                                  6

#define AEM_IRQ0_POLICY_SIG3_SEL_MSK                                 0x3f000000
#define AEM_IRQ0_POLICY_SIG3_SEL_I_MSK                               0xc0ffffff
#define AEM_IRQ0_POLICY_SIG3_SEL_SFT                                 24
#define AEM_IRQ0_POLICY_SIG3_SEL_HI                                  29
#define AEM_IRQ0_POLICY_SIG3_SEL_SZ                                  6

#define AEM_IRQ0_POLICY_MANUAL_VALUE_MSK                             0x40000000
#define AEM_IRQ0_POLICY_MANUAL_VALUE_I_MSK                           0xbfffffff
#define AEM_IRQ0_POLICY_MANUAL_VALUE_SFT                             30
#define AEM_IRQ0_POLICY_MANUAL_VALUE_HI                              30
#define AEM_IRQ0_POLICY_MANUAL_VALUE_SZ                              1

#define AEM_IRQ0_POLICY_MANUAL_EN_MSK                                0x80000000
#define AEM_IRQ0_POLICY_MANUAL_EN_I_MSK                              0x7fffffff
#define AEM_IRQ0_POLICY_MANUAL_EN_SFT                                31
#define AEM_IRQ0_POLICY_MANUAL_EN_HI                                 31
#define AEM_IRQ0_POLICY_MANUAL_EN_SZ                                 1

#define AEM_IRQ0_POLICY_W1C_MSK                                      0x00000001
#define AEM_IRQ0_POLICY_W1C_I_MSK                                    0xfffffffe
#define AEM_IRQ0_POLICY_W1C_SFT                                      0
#define AEM_IRQ0_POLICY_W1C_HI                                       0
#define AEM_IRQ0_POLICY_W1C_SZ                                       1

#define AEM_IRQ0_POLICY_W1S_MSK                                      0x00000002
#define AEM_IRQ0_POLICY_W1S_I_MSK                                    0xfffffffd
#define AEM_IRQ0_POLICY_W1S_SFT                                      1
#define AEM_IRQ0_POLICY_W1S_HI                                       1
#define AEM_IRQ0_POLICY_W1S_SZ                                       1

#define AEM_IRQ0_POLICY_MSK                                          0xffffffff
#define AEM_IRQ0_POLICY_I_MSK                                        0x00000000
#define AEM_IRQ0_POLICY_SFT                                          0
#define AEM_IRQ0_POLICY_HI                                           31
#define AEM_IRQ0_POLICY_SZ                                           32

#define AEM_IRQ1_POLICY_SIG0_SEL_MSK                                 0x0000003f
#define AEM_IRQ1_POLICY_SIG0_SEL_I_MSK                               0xffffffc0
#define AEM_IRQ1_POLICY_SIG0_SEL_SFT                                 0
#define AEM_IRQ1_POLICY_SIG0_SEL_HI                                  5
#define AEM_IRQ1_POLICY_SIG0_SEL_SZ                                  6

#define AEM_IRQ1_POLICY_SIG1_SEL_MSK                                 0x00003f00
#define AEM_IRQ1_POLICY_SIG1_SEL_I_MSK                               0xffffc0ff
#define AEM_IRQ1_POLICY_SIG1_SEL_SFT                                 8
#define AEM_IRQ1_POLICY_SIG1_SEL_HI                                  13
#define AEM_IRQ1_POLICY_SIG1_SEL_SZ                                  6

#define AEM_IRQ1_POLICY_SIG2_SEL_MSK                                 0x003f0000
#define AEM_IRQ1_POLICY_SIG2_SEL_I_MSK                               0xffc0ffff
#define AEM_IRQ1_POLICY_SIG2_SEL_SFT                                 16
#define AEM_IRQ1_POLICY_SIG2_SEL_HI                                  21
#define AEM_IRQ1_POLICY_SIG2_SEL_SZ                                  6

#define AEM_IRQ1_POLICY_SIG3_SEL_MSK                                 0x3f000000
#define AEM_IRQ1_POLICY_SIG3_SEL_I_MSK                               0xc0ffffff
#define AEM_IRQ1_POLICY_SIG3_SEL_SFT                                 24
#define AEM_IRQ1_POLICY_SIG3_SEL_HI                                  29
#define AEM_IRQ1_POLICY_SIG3_SEL_SZ                                  6

#define AEM_IRQ1_POLICY_MANUAL_VALUE_MSK                             0x40000000
#define AEM_IRQ1_POLICY_MANUAL_VALUE_I_MSK                           0xbfffffff
#define AEM_IRQ1_POLICY_MANUAL_VALUE_SFT                             30
#define AEM_IRQ1_POLICY_MANUAL_VALUE_HI                              30
#define AEM_IRQ1_POLICY_MANUAL_VALUE_SZ                              1

#define AEM_IRQ1_POLICY_MANUAL_EN_MSK                                0x80000000
#define AEM_IRQ1_POLICY_MANUAL_EN_I_MSK                              0x7fffffff
#define AEM_IRQ1_POLICY_MANUAL_EN_SFT                                31
#define AEM_IRQ1_POLICY_MANUAL_EN_HI                                 31
#define AEM_IRQ1_POLICY_MANUAL_EN_SZ                                 1

#define AEM_IRQ1_POLICY_W1C_MSK                                      0x00000001
#define AEM_IRQ1_POLICY_W1C_I_MSK                                    0xfffffffe
#define AEM_IRQ1_POLICY_W1C_SFT                                      0
#define AEM_IRQ1_POLICY_W1C_HI                                       0
#define AEM_IRQ1_POLICY_W1C_SZ                                       1

#define AEM_IRQ1_POLICY_W1S_MSK                                      0x00000002
#define AEM_IRQ1_POLICY_W1S_I_MSK                                    0xfffffffd
#define AEM_IRQ1_POLICY_W1S_SFT                                      1
#define AEM_IRQ1_POLICY_W1S_HI                                       1
#define AEM_IRQ1_POLICY_W1S_SZ                                       1

#define AEM_IRQ1_POLICY_MSK                                          0xffffffff
#define AEM_IRQ1_POLICY_I_MSK                                        0x00000000
#define AEM_IRQ1_POLICY_SFT                                          0
#define AEM_IRQ1_POLICY_HI                                           31
#define AEM_IRQ1_POLICY_SZ                                           32

#define AEM_DUMY0_POLICY_SIG0_SEL_MSK                                0x0000003f
#define AEM_DUMY0_POLICY_SIG0_SEL_I_MSK                              0xffffffc0
#define AEM_DUMY0_POLICY_SIG0_SEL_SFT                                0
#define AEM_DUMY0_POLICY_SIG0_SEL_HI                                 5
#define AEM_DUMY0_POLICY_SIG0_SEL_SZ                                 6

#define AEM_DUMY0_POLICY_SIG1_SEL_MSK                                0x00003f00
#define AEM_DUMY0_POLICY_SIG1_SEL_I_MSK                              0xffffc0ff
#define AEM_DUMY0_POLICY_SIG1_SEL_SFT                                8
#define AEM_DUMY0_POLICY_SIG1_SEL_HI                                 13
#define AEM_DUMY0_POLICY_SIG1_SEL_SZ                                 6

#define AEM_DUMY0_POLICY_SIG2_SEL_MSK                                0x003f0000
#define AEM_DUMY0_POLICY_SIG2_SEL_I_MSK                              0xffc0ffff
#define AEM_DUMY0_POLICY_SIG2_SEL_SFT                                16
#define AEM_DUMY0_POLICY_SIG2_SEL_HI                                 21
#define AEM_DUMY0_POLICY_SIG2_SEL_SZ                                 6

#define AEM_DUMY0_POLICY_SIG3_SEL_MSK                                0x3f000000
#define AEM_DUMY0_POLICY_SIG3_SEL_I_MSK                              0xc0ffffff
#define AEM_DUMY0_POLICY_SIG3_SEL_SFT                                24
#define AEM_DUMY0_POLICY_SIG3_SEL_HI                                 29
#define AEM_DUMY0_POLICY_SIG3_SEL_SZ                                 6

#define AEM_DUMY0_POLICY_MANUAL_VALUE_MSK                            0x40000000
#define AEM_DUMY0_POLICY_MANUAL_VALUE_I_MSK                          0xbfffffff
#define AEM_DUMY0_POLICY_MANUAL_VALUE_SFT                            30
#define AEM_DUMY0_POLICY_MANUAL_VALUE_HI                             30
#define AEM_DUMY0_POLICY_MANUAL_VALUE_SZ                             1

#define AEM_DUMY0_POLICY_MANUAL_EN_MSK                               0x80000000
#define AEM_DUMY0_POLICY_MANUAL_EN_I_MSK                             0x7fffffff
#define AEM_DUMY0_POLICY_MANUAL_EN_SFT                               31
#define AEM_DUMY0_POLICY_MANUAL_EN_HI                                31
#define AEM_DUMY0_POLICY_MANUAL_EN_SZ                                1

#define AEM_DUMY0_POLICY_W1C_MSK                                     0x00000001
#define AEM_DUMY0_POLICY_W1C_I_MSK                                   0xfffffffe
#define AEM_DUMY0_POLICY_W1C_SFT                                     0
#define AEM_DUMY0_POLICY_W1C_HI                                      0
#define AEM_DUMY0_POLICY_W1C_SZ                                      1

#define AEM_DUMY0_POLICY_W1S_MSK                                     0x00000002
#define AEM_DUMY0_POLICY_W1S_I_MSK                                   0xfffffffd
#define AEM_DUMY0_POLICY_W1S_SFT                                     1
#define AEM_DUMY0_POLICY_W1S_HI                                      1
#define AEM_DUMY0_POLICY_W1S_SZ                                      1

#define AEM_DUMY0_POLICY_MSK                                         0xffffffff
#define AEM_DUMY0_POLICY_I_MSK                                       0x00000000
#define AEM_DUMY0_POLICY_SFT                                         0
#define AEM_DUMY0_POLICY_HI                                          31
#define AEM_DUMY0_POLICY_SZ                                          32

#define AEM_DUMY1_POLICY_SIG0_SEL_MSK                                0x0000003f
#define AEM_DUMY1_POLICY_SIG0_SEL_I_MSK                              0xffffffc0
#define AEM_DUMY1_POLICY_SIG0_SEL_SFT                                0
#define AEM_DUMY1_POLICY_SIG0_SEL_HI                                 5
#define AEM_DUMY1_POLICY_SIG0_SEL_SZ                                 6

#define AEM_DUMY1_POLICY_SIG1_SEL_MSK                                0x00003f00
#define AEM_DUMY1_POLICY_SIG1_SEL_I_MSK                              0xffffc0ff
#define AEM_DUMY1_POLICY_SIG1_SEL_SFT                                8
#define AEM_DUMY1_POLICY_SIG1_SEL_HI                                 13
#define AEM_DUMY1_POLICY_SIG1_SEL_SZ                                 6

#define AEM_DUMY1_POLICY_SIG2_SEL_MSK                                0x003f0000
#define AEM_DUMY1_POLICY_SIG2_SEL_I_MSK                              0xffc0ffff
#define AEM_DUMY1_POLICY_SIG2_SEL_SFT                                16
#define AEM_DUMY1_POLICY_SIG2_SEL_HI                                 21
#define AEM_DUMY1_POLICY_SIG2_SEL_SZ                                 6

#define AEM_DUMY1_POLICY_SIG3_SEL_MSK                                0x3f000000
#define AEM_DUMY1_POLICY_SIG3_SEL_I_MSK                              0xc0ffffff
#define AEM_DUMY1_POLICY_SIG3_SEL_SFT                                24
#define AEM_DUMY1_POLICY_SIG3_SEL_HI                                 29
#define AEM_DUMY1_POLICY_SIG3_SEL_SZ                                 6

#define AEM_DUMY1_POLICY_MANUAL_VALUE_MSK                            0x40000000
#define AEM_DUMY1_POLICY_MANUAL_VALUE_I_MSK                          0xbfffffff
#define AEM_DUMY1_POLICY_MANUAL_VALUE_SFT                            30
#define AEM_DUMY1_POLICY_MANUAL_VALUE_HI                             30
#define AEM_DUMY1_POLICY_MANUAL_VALUE_SZ                             1

#define AEM_DUMY1_POLICY_MANUAL_EN_MSK                               0x80000000
#define AEM_DUMY1_POLICY_MANUAL_EN_I_MSK                             0x7fffffff
#define AEM_DUMY1_POLICY_MANUAL_EN_SFT                               31
#define AEM_DUMY1_POLICY_MANUAL_EN_HI                                31
#define AEM_DUMY1_POLICY_MANUAL_EN_SZ                                1

#define AEM_DUMY1_POLICY_W1C_MSK                                     0x00000001
#define AEM_DUMY1_POLICY_W1C_I_MSK                                   0xfffffffe
#define AEM_DUMY1_POLICY_W1C_SFT                                     0
#define AEM_DUMY1_POLICY_W1C_HI                                      0
#define AEM_DUMY1_POLICY_W1C_SZ                                      1

#define AEM_DUMY1_POLICY_W1S_MSK                                     0x00000002
#define AEM_DUMY1_POLICY_W1S_I_MSK                                   0xfffffffd
#define AEM_DUMY1_POLICY_W1S_SFT                                     1
#define AEM_DUMY1_POLICY_W1S_HI                                      1
#define AEM_DUMY1_POLICY_W1S_SZ                                      1

#define AEM_DUMY1_POLICY_MSK                                         0xffffffff
#define AEM_DUMY1_POLICY_I_MSK                                       0x00000000
#define AEM_DUMY1_POLICY_SFT                                         0
#define AEM_DUMY1_POLICY_HI                                          31
#define AEM_DUMY1_POLICY_SZ                                          32

#define AEM_POLICY_SRC_BUS_31_0_MSK                                  0xffffffff
#define AEM_POLICY_SRC_BUS_31_0_I_MSK                                0x00000000
#define AEM_POLICY_SRC_BUS_31_0_SFT                                  0
#define AEM_POLICY_SRC_BUS_31_0_HI                                   31
#define AEM_POLICY_SRC_BUS_31_0_SZ                                   32

#define AEM_POLICY_SRC_BUS_63_32_MSK                                 0xffffffff
#define AEM_POLICY_SRC_BUS_63_32_I_MSK                               0x00000000
#define AEM_POLICY_SRC_BUS_63_32_SFT                                 0
#define AEM_POLICY_SRC_BUS_63_32_HI                                  31
#define AEM_POLICY_SRC_BUS_63_32_SZ                                  32

#define AEM_ACCUM_0_ACC_CNT_MSK                                      0x000000ff
#define AEM_ACCUM_0_ACC_CNT_I_MSK                                    0xffffff00
#define AEM_ACCUM_0_ACC_CNT_SFT                                      0
#define AEM_ACCUM_0_ACC_CNT_HI                                       7
#define AEM_ACCUM_0_ACC_CNT_SZ                                       8

#define AEM_ACCUM_1_ACC_CNT_MSK                                      0x0000ff00
#define AEM_ACCUM_1_ACC_CNT_I_MSK                                    0xffff00ff
#define AEM_ACCUM_1_ACC_CNT_SFT                                      8
#define AEM_ACCUM_1_ACC_CNT_HI                                       15
#define AEM_ACCUM_1_ACC_CNT_SZ                                       8

#define AEM_HALF_DUPLEX_STATE_MSK                                    0x00000007
#define AEM_HALF_DUPLEX_STATE_I_MSK                                  0xfffffff8
#define AEM_HALF_DUPLEX_STATE_SFT                                    0
#define AEM_HALF_DUPLEX_STATE_HI                                     2
#define AEM_HALF_DUPLEX_STATE_SZ                                     3

#define AIRPRO_RX_ACCESS_TIMEOUT_TICK_SEL_MSK                        0x00000007
#define AIRPRO_RX_ACCESS_TIMEOUT_TICK_SEL_I_MSK                      0xfffffff8
#define AIRPRO_RX_ACCESS_TIMEOUT_TICK_SEL_SFT                        0
#define AIRPRO_RX_ACCESS_TIMEOUT_TICK_SEL_HI                         2
#define AIRPRO_RX_ACCESS_TIMEOUT_TICK_SEL_SZ                         3

#define AIRPRO_PHY_RX_EN_TICK_SEL_MSK                                0x00000070
#define AIRPRO_PHY_RX_EN_TICK_SEL_I_MSK                              0xffffff8f
#define AIRPRO_PHY_RX_EN_TICK_SEL_SFT                                4
#define AIRPRO_PHY_RX_EN_TICK_SEL_HI                                 6
#define AIRPRO_PHY_RX_EN_TICK_SEL_SZ                                 3

#define AIRPRO_RF_RX_EN_TICK_SEL_MSK                                 0x00000700
#define AIRPRO_RF_RX_EN_TICK_SEL_I_MSK                               0xfffff8ff
#define AIRPRO_RF_RX_EN_TICK_SEL_SFT                                 8
#define AIRPRO_RF_RX_EN_TICK_SEL_HI                                  10
#define AIRPRO_RF_RX_EN_TICK_SEL_SZ                                  3

#define AIRPRO_LONG_RF_RX_EN_TICK_SEL_MSK                            0x00007000
#define AIRPRO_LONG_RF_RX_EN_TICK_SEL_I_MSK                          0xffff8fff
#define AIRPRO_LONG_RF_RX_EN_TICK_SEL_SFT                            12
#define AIRPRO_LONG_RF_RX_EN_TICK_SEL_HI                             14
#define AIRPRO_LONG_RF_RX_EN_TICK_SEL_SZ                             3

#define AIRPRO_PHY_TX_EN_TICK_SEL_MSK                                0x00070000
#define AIRPRO_PHY_TX_EN_TICK_SEL_I_MSK                              0xfff8ffff
#define AIRPRO_PHY_TX_EN_TICK_SEL_SFT                                16
#define AIRPRO_PHY_TX_EN_TICK_SEL_HI                                 18
#define AIRPRO_PHY_TX_EN_TICK_SEL_SZ                                 3

#define AIRPRO_RF_TX_EN_TICK_SEL_MSK                                 0x00700000
#define AIRPRO_RF_TX_EN_TICK_SEL_I_MSK                               0xff8fffff
#define AIRPRO_RF_TX_EN_TICK_SEL_SFT                                 20
#define AIRPRO_RF_TX_EN_TICK_SEL_HI                                  22
#define AIRPRO_RF_TX_EN_TICK_SEL_SZ                                  3

#define AIRPRO_LONG_RF_TX_EN_TICK_SEL_MSK                            0x07000000
#define AIRPRO_LONG_RF_TX_EN_TICK_SEL_I_MSK                          0xf8ffffff
#define AIRPRO_LONG_RF_TX_EN_TICK_SEL_SFT                            24
#define AIRPRO_LONG_RF_TX_EN_TICK_SEL_HI                             26
#define AIRPRO_LONG_RF_TX_EN_TICK_SEL_SZ                             3

#define AIRPRO_PDU_REQ_TICK_SEL_MSK                                  0x70000000
#define AIRPRO_PDU_REQ_TICK_SEL_I_MSK                                0x8fffffff
#define AIRPRO_PDU_REQ_TICK_SEL_SFT                                  28
#define AIRPRO_PDU_REQ_TICK_SEL_HI                                   30
#define AIRPRO_PDU_REQ_TICK_SEL_SZ                                   3

#define AIRPRO_ALARM1_AS_RX_MSK                                      0x00000001
#define AIRPRO_ALARM1_AS_RX_I_MSK                                    0xfffffffe
#define AIRPRO_ALARM1_AS_RX_SFT                                      0
#define AIRPRO_ALARM1_AS_RX_HI                                       0
#define AIRPRO_ALARM1_AS_RX_SZ                                       1

#define AIRPRO_ALARM1_AS_TX_MSK                                      0x00000002
#define AIRPRO_ALARM1_AS_TX_I_MSK                                    0xfffffffd
#define AIRPRO_ALARM1_AS_TX_SFT                                      1
#define AIRPRO_ALARM1_AS_TX_HI                                       1
#define AIRPRO_ALARM1_AS_TX_SZ                                       1

#define AIRPRO_ALARM0_AS_RX_MSK                                      0x00000004
#define AIRPRO_ALARM0_AS_RX_I_MSK                                    0xfffffffb
#define AIRPRO_ALARM0_AS_RX_SFT                                      2
#define AIRPRO_ALARM0_AS_RX_HI                                       2
#define AIRPRO_ALARM0_AS_RX_SZ                                       1

#define AIRPRO_ALARM0_AS_TX_MSK                                      0x00000008
#define AIRPRO_ALARM0_AS_TX_I_MSK                                    0xfffffff7
#define AIRPRO_ALARM0_AS_TX_SFT                                      3
#define AIRPRO_ALARM0_AS_TX_HI                                       3
#define AIRPRO_ALARM0_AS_TX_SZ                                       1

#define RG_POLICY_GPI_MSK                                            0x0000000f
#define RG_POLICY_GPI_I_MSK                                          0xfffffff0
#define RG_POLICY_GPI_SFT                                            0
#define RG_POLICY_GPI_HI                                             3
#define RG_POLICY_GPI_SZ                                             4

#define RG_FOLLOWER0_OFFSET_MSK                                      0x00000fff
#define RG_FOLLOWER0_OFFSET_I_MSK                                    0xfffff000
#define RG_FOLLOWER0_OFFSET_SFT                                      0
#define RG_FOLLOWER0_OFFSET_HI                                       11
#define RG_FOLLOWER0_OFFSET_SZ                                       12

#define RG_FOLLOWER0_TRIGGER_SRC_MSK                                 0x003f0000
#define RG_FOLLOWER0_TRIGGER_SRC_I_MSK                               0xffc0ffff
#define RG_FOLLOWER0_TRIGGER_SRC_SFT                                 16
#define RG_FOLLOWER0_TRIGGER_SRC_HI                                  21
#define RG_FOLLOWER0_TRIGGER_SRC_SZ                                  6

#define RG_FOLLOWER1_OFFSET_MSK                                      0x00000fff
#define RG_FOLLOWER1_OFFSET_I_MSK                                    0xfffff000
#define RG_FOLLOWER1_OFFSET_SFT                                      0
#define RG_FOLLOWER1_OFFSET_HI                                       11
#define RG_FOLLOWER1_OFFSET_SZ                                       12

#define RG_FOLLOWER1_TRIGGER_SRC_MSK                                 0x003f0000
#define RG_FOLLOWER1_TRIGGER_SRC_I_MSK                               0xffc0ffff
#define RG_FOLLOWER1_TRIGGER_SRC_SFT                                 16
#define RG_FOLLOWER1_TRIGGER_SRC_HI                                  21
#define RG_FOLLOWER1_TRIGGER_SRC_SZ                                  6

#define RG_AIRPROTOCOL_ALARM0_EN_MSK                                 0x00000001
#define RG_AIRPROTOCOL_ALARM0_EN_I_MSK                               0xfffffffe
#define RG_AIRPROTOCOL_ALARM0_EN_SFT                                 0
#define RG_AIRPROTOCOL_ALARM0_EN_HI                                  0
#define RG_AIRPROTOCOL_ALARM0_EN_SZ                                  1

#define RG_AIRPROTOCOL_ALARM0_TIME_MSK                               0x00000fff
#define RG_AIRPROTOCOL_ALARM0_TIME_I_MSK                             0xfffff000
#define RG_AIRPROTOCOL_ALARM0_TIME_SFT                               0
#define RG_AIRPROTOCOL_ALARM0_TIME_HI                                11
#define RG_AIRPROTOCOL_ALARM0_TIME_SZ                                12

#define RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_EARLY_MSK                0x00000fff
#define RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_EARLY_I_MSK              0xfffff000
#define RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_EARLY_SFT                0
#define RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_EARLY_HI                 11
#define RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_EARLY_SZ                 12

#define RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_LATE_MSK                 0x00000fff
#define RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_LATE_I_MSK               0xfffff000
#define RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_LATE_SFT                 0
#define RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_LATE_HI                  11
#define RG_AIRPROTOCOL_ALARM0_WINDOW_OFFSET_LATE_SZ                  12

#define RG_AIRPROTOCOL_ALARM0_NOTIFY0_OFFSET_MSK                     0x00000fff
#define RG_AIRPROTOCOL_ALARM0_NOTIFY0_OFFSET_I_MSK                   0xfffff000
#define RG_AIRPROTOCOL_ALARM0_NOTIFY0_OFFSET_SFT                     0
#define RG_AIRPROTOCOL_ALARM0_NOTIFY0_OFFSET_HI                      11
#define RG_AIRPROTOCOL_ALARM0_NOTIFY0_OFFSET_SZ                      12

#define RG_AIRPROTOCOL_ALARM0_NOTIFY1_OFFSET_MSK                     0x00000fff
#define RG_AIRPROTOCOL_ALARM0_NOTIFY1_OFFSET_I_MSK                   0xfffff000
#define RG_AIRPROTOCOL_ALARM0_NOTIFY1_OFFSET_SFT                     0
#define RG_AIRPROTOCOL_ALARM0_NOTIFY1_OFFSET_HI                      11
#define RG_AIRPROTOCOL_ALARM0_NOTIFY1_OFFSET_SZ                      12

#define RG_AIRPROTOCOL_ALARM0_NOTIFY2_OFFSET_MSK                     0x00000fff
#define RG_AIRPROTOCOL_ALARM0_NOTIFY2_OFFSET_I_MSK                   0xfffff000
#define RG_AIRPROTOCOL_ALARM0_NOTIFY2_OFFSET_SFT                     0
#define RG_AIRPROTOCOL_ALARM0_NOTIFY2_OFFSET_HI                      11
#define RG_AIRPROTOCOL_ALARM0_NOTIFY2_OFFSET_SZ                      12

#define RG_AIRPROTOCOL_ALARM0_NOTIFY3_OFFSET_MSK                     0x00000fff
#define RG_AIRPROTOCOL_ALARM0_NOTIFY3_OFFSET_I_MSK                   0xfffff000
#define RG_AIRPROTOCOL_ALARM0_NOTIFY3_OFFSET_SFT                     0
#define RG_AIRPROTOCOL_ALARM0_NOTIFY3_OFFSET_HI                      11
#define RG_AIRPROTOCOL_ALARM0_NOTIFY3_OFFSET_SZ                      12

#define RG_AIRPROTOCOL_ALARM0_NOTIFY4_OFFSET_MSK                     0x00000fff
#define RG_AIRPROTOCOL_ALARM0_NOTIFY4_OFFSET_I_MSK                   0xfffff000
#define RG_AIRPROTOCOL_ALARM0_NOTIFY4_OFFSET_SFT                     0
#define RG_AIRPROTOCOL_ALARM0_NOTIFY4_OFFSET_HI                      11
#define RG_AIRPROTOCOL_ALARM0_NOTIFY4_OFFSET_SZ                      12

#define RG_AIRPROTOCOL_ALARM0_IRQ_MASK_MSK                           0x000000ff
#define RG_AIRPROTOCOL_ALARM0_IRQ_MASK_I_MSK                         0xffffff00
#define RG_AIRPROTOCOL_ALARM0_IRQ_MASK_SFT                           0
#define RG_AIRPROTOCOL_ALARM0_IRQ_MASK_HI                            7
#define RG_AIRPROTOCOL_ALARM0_IRQ_MASK_SZ                            8

#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_0_MSK                        0x00000001
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_0_I_MSK                      0xfffffffe
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_0_SFT                        0
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_0_HI                         0
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_0_SZ                         1

#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_1_MSK                        0x00000002
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_1_I_MSK                      0xfffffffd
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_1_SFT                        1
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_1_HI                         1
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_1_SZ                         1

#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_2_MSK                        0x00000004
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_2_I_MSK                      0xfffffffb
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_2_SFT                        2
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_2_HI                         2
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_2_SZ                         1

#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_3_MSK                        0x00000008
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_3_I_MSK                      0xfffffff7
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_3_SFT                        3
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_3_HI                         3
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_3_SZ                         1

#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_4_MSK                        0x00000010
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_4_I_MSK                      0xffffffef
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_4_SFT                        4
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_4_HI                         4
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_4_SZ                         1

#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_5_MSK                        0x00000020
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_5_I_MSK                      0xffffffdf
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_5_SFT                        5
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_5_HI                         5
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_5_SZ                         1

#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_6_MSK                        0x00000040
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_6_I_MSK                      0xffffffbf
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_6_SFT                        6
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_6_HI                         6
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_6_SZ                         1

#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_7_MSK                        0x00000080
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_7_I_MSK                      0xffffff7f
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_7_SFT                        7
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_7_HI                         7
#define RG_AIRPROTOCOL_ALARM0_IRQ_CLEAR_7_SZ                         1

#define AIR_PROTOCOL_ALARM0_IRQ_REASON_MSK                           0x000000ff
#define AIR_PROTOCOL_ALARM0_IRQ_REASON_I_MSK                         0xffffff00
#define AIR_PROTOCOL_ALARM0_IRQ_REASON_SFT                           0
#define AIR_PROTOCOL_ALARM0_IRQ_REASON_HI                            7
#define AIR_PROTOCOL_ALARM0_IRQ_REASON_SZ                            8

#define AIR_PROTOCOL_ALARM0_IRQ_MSK                                  0x00000100
#define AIR_PROTOCOL_ALARM0_IRQ_I_MSK                                0xfffffeff
#define AIR_PROTOCOL_ALARM0_IRQ_SFT                                  8
#define AIR_PROTOCOL_ALARM0_IRQ_HI                                   8
#define AIR_PROTOCOL_ALARM0_IRQ_SZ                                   1

#define RG_AIRPROTOCOL_ALARM1_EN_MSK                                 0x00000001
#define RG_AIRPROTOCOL_ALARM1_EN_I_MSK                               0xfffffffe
#define RG_AIRPROTOCOL_ALARM1_EN_SFT                                 0
#define RG_AIRPROTOCOL_ALARM1_EN_HI                                  0
#define RG_AIRPROTOCOL_ALARM1_EN_SZ                                  1

#define RG_AIRPROTOCOL_ALARM1_TIME_MSK                               0x00000fff
#define RG_AIRPROTOCOL_ALARM1_TIME_I_MSK                             0xfffff000
#define RG_AIRPROTOCOL_ALARM1_TIME_SFT                               0
#define RG_AIRPROTOCOL_ALARM1_TIME_HI                                11
#define RG_AIRPROTOCOL_ALARM1_TIME_SZ                                12

#define RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_EARLY_MSK                0x00000fff
#define RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_EARLY_I_MSK              0xfffff000
#define RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_EARLY_SFT                0
#define RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_EARLY_HI                 11
#define RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_EARLY_SZ                 12

#define RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_LATE_MSK                 0x00000fff
#define RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_LATE_I_MSK               0xfffff000
#define RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_LATE_SFT                 0
#define RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_LATE_HI                  11
#define RG_AIRPROTOCOL_ALARM1_WINDOW_OFFSET_LATE_SZ                  12

#define RG_AIRPROTOCOL_ALARM1_NOTIFY0_OFFSET_MSK                     0x00000fff
#define RG_AIRPROTOCOL_ALARM1_NOTIFY0_OFFSET_I_MSK                   0xfffff000
#define RG_AIRPROTOCOL_ALARM1_NOTIFY0_OFFSET_SFT                     0
#define RG_AIRPROTOCOL_ALARM1_NOTIFY0_OFFSET_HI                      11
#define RG_AIRPROTOCOL_ALARM1_NOTIFY0_OFFSET_SZ                      12

#define RG_AIRPROTOCOL_ALARM1_NOTIFY1_OFFSET_MSK                     0x00000fff
#define RG_AIRPROTOCOL_ALARM1_NOTIFY1_OFFSET_I_MSK                   0xfffff000
#define RG_AIRPROTOCOL_ALARM1_NOTIFY1_OFFSET_SFT                     0
#define RG_AIRPROTOCOL_ALARM1_NOTIFY1_OFFSET_HI                      11
#define RG_AIRPROTOCOL_ALARM1_NOTIFY1_OFFSET_SZ                      12

#define RG_AIRPROTOCOL_ALARM1_NOTIFY2_OFFSET_MSK                     0x00000fff
#define RG_AIRPROTOCOL_ALARM1_NOTIFY2_OFFSET_I_MSK                   0xfffff000
#define RG_AIRPROTOCOL_ALARM1_NOTIFY2_OFFSET_SFT                     0
#define RG_AIRPROTOCOL_ALARM1_NOTIFY2_OFFSET_HI                      11
#define RG_AIRPROTOCOL_ALARM1_NOTIFY2_OFFSET_SZ                      12

#define RG_AIRPROTOCOL_ALARM1_NOTIFY3_OFFSET_MSK                     0x00000fff
#define RG_AIRPROTOCOL_ALARM1_NOTIFY3_OFFSET_I_MSK                   0xfffff000
#define RG_AIRPROTOCOL_ALARM1_NOTIFY3_OFFSET_SFT                     0
#define RG_AIRPROTOCOL_ALARM1_NOTIFY3_OFFSET_HI                      11
#define RG_AIRPROTOCOL_ALARM1_NOTIFY3_OFFSET_SZ                      12

#define RG_AIRPROTOCOL_ALARM1_NOTIFY4_OFFSET_MSK                     0x00000fff
#define RG_AIRPROTOCOL_ALARM1_NOTIFY4_OFFSET_I_MSK                   0xfffff000
#define RG_AIRPROTOCOL_ALARM1_NOTIFY4_OFFSET_SFT                     0
#define RG_AIRPROTOCOL_ALARM1_NOTIFY4_OFFSET_HI                      11
#define RG_AIRPROTOCOL_ALARM1_NOTIFY4_OFFSET_SZ                      12

#define RG_AIRPROTOCOL_ALARM1_IRQ_MASK_MSK                           0x000000ff
#define RG_AIRPROTOCOL_ALARM1_IRQ_MASK_I_MSK                         0xffffff00
#define RG_AIRPROTOCOL_ALARM1_IRQ_MASK_SFT                           0
#define RG_AIRPROTOCOL_ALARM1_IRQ_MASK_HI                            7
#define RG_AIRPROTOCOL_ALARM1_IRQ_MASK_SZ                            8

#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_0_MSK                        0x00000001
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_0_I_MSK                      0xfffffffe
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_0_SFT                        0
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_0_HI                         0
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_0_SZ                         1

#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_1_MSK                        0x00000002
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_1_I_MSK                      0xfffffffd
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_1_SFT                        1
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_1_HI                         1
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_1_SZ                         1

#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_2_MSK                        0x00000004
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_2_I_MSK                      0xfffffffb
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_2_SFT                        2
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_2_HI                         2
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_2_SZ                         1

#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_3_MSK                        0x00000008
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_3_I_MSK                      0xfffffff7
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_3_SFT                        3
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_3_HI                         3
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_3_SZ                         1

#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_4_MSK                        0x00000010
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_4_I_MSK                      0xffffffef
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_4_SFT                        4
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_4_HI                         4
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_4_SZ                         1

#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_5_MSK                        0x00000020
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_5_I_MSK                      0xffffffdf
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_5_SFT                        5
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_5_HI                         5
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_5_SZ                         1

#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_6_MSK                        0x00000040
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_6_I_MSK                      0xffffffbf
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_6_SFT                        6
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_6_HI                         6
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_6_SZ                         1

#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_7_MSK                        0x00000080
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_7_I_MSK                      0xffffff7f
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_7_SFT                        7
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_7_HI                         7
#define RG_AIRPROTOCOL_ALARM1_IRQ_CLEAR_7_SZ                         1

#define AIR_PROTOCOL_ALARM1_IRQ_REASON_MSK                           0x000000ff
#define AIR_PROTOCOL_ALARM1_IRQ_REASON_I_MSK                         0xffffff00
#define AIR_PROTOCOL_ALARM1_IRQ_REASON_SFT                           0
#define AIR_PROTOCOL_ALARM1_IRQ_REASON_HI                            7
#define AIR_PROTOCOL_ALARM1_IRQ_REASON_SZ                            8

#define AIR_PROTOCOL_ALARM1_IRQ_MSK                                  0x00000100
#define AIR_PROTOCOL_ALARM1_IRQ_I_MSK                                0xfffffeff
#define AIR_PROTOCOL_ALARM1_IRQ_SFT                                  8
#define AIR_PROTOCOL_ALARM1_IRQ_HI                                   8
#define AIR_PROTOCOL_ALARM1_IRQ_SZ                                   1

#define ALARM0_BY_FOLLOWER0_POLICY_SEL0_MSK                          0x0000003f
#define ALARM0_BY_FOLLOWER0_POLICY_SEL0_I_MSK                        0xffffffc0
#define ALARM0_BY_FOLLOWER0_POLICY_SEL0_SFT                          0
#define ALARM0_BY_FOLLOWER0_POLICY_SEL0_HI                           5
#define ALARM0_BY_FOLLOWER0_POLICY_SEL0_SZ                           6

#define ALARM0_BY_FOLLOWER0_POLICY_SEL1_MSK                          0x00003f00
#define ALARM0_BY_FOLLOWER0_POLICY_SEL1_I_MSK                        0xffffc0ff
#define ALARM0_BY_FOLLOWER0_POLICY_SEL1_SFT                          8
#define ALARM0_BY_FOLLOWER0_POLICY_SEL1_HI                           13
#define ALARM0_BY_FOLLOWER0_POLICY_SEL1_SZ                           6

#define ALARM0_BY_FOLLOWER0_POLICY_SEL2_MSK                          0x003f0000
#define ALARM0_BY_FOLLOWER0_POLICY_SEL2_I_MSK                        0xffc0ffff
#define ALARM0_BY_FOLLOWER0_POLICY_SEL2_SFT                          16
#define ALARM0_BY_FOLLOWER0_POLICY_SEL2_HI                           21
#define ALARM0_BY_FOLLOWER0_POLICY_SEL2_SZ                           6

#define ALARM0_BY_FOLLOWER0_POLICY_SEL3_MSK                          0x3f000000
#define ALARM0_BY_FOLLOWER0_POLICY_SEL3_I_MSK                        0xc0ffffff
#define ALARM0_BY_FOLLOWER0_POLICY_SEL3_SFT                          24
#define ALARM0_BY_FOLLOWER0_POLICY_SEL3_HI                           29
#define ALARM0_BY_FOLLOWER0_POLICY_SEL3_SZ                           6

#define ALARM0_BY_FOLLOWER0_POLICY_MANUAL_VALUE_MSK                  0x40000000
#define ALARM0_BY_FOLLOWER0_POLICY_MANUAL_VALUE_I_MSK                0xbfffffff
#define ALARM0_BY_FOLLOWER0_POLICY_MANUAL_VALUE_SFT                  30
#define ALARM0_BY_FOLLOWER0_POLICY_MANUAL_VALUE_HI                   30
#define ALARM0_BY_FOLLOWER0_POLICY_MANUAL_VALUE_SZ                   1

#define ALARM0_BY_FOLLOWER0_POLICY_MANUAL_EN_MSK                     0x80000000
#define ALARM0_BY_FOLLOWER0_POLICY_MANUAL_EN_I_MSK                   0x7fffffff
#define ALARM0_BY_FOLLOWER0_POLICY_MANUAL_EN_SFT                     31
#define ALARM0_BY_FOLLOWER0_POLICY_MANUAL_EN_HI                      31
#define ALARM0_BY_FOLLOWER0_POLICY_MANUAL_EN_SZ                      1

#define ALARM0_BY_FOLLOWER0_POLICY_W1C_MSK                           0x00000001
#define ALARM0_BY_FOLLOWER0_POLICY_W1C_I_MSK                         0xfffffffe
#define ALARM0_BY_FOLLOWER0_POLICY_W1C_SFT                           0
#define ALARM0_BY_FOLLOWER0_POLICY_W1C_HI                            0
#define ALARM0_BY_FOLLOWER0_POLICY_W1C_SZ                            1

#define ALARM0_BY_FOLLOWER0_POLICY_W1S_MSK                           0x00000002
#define ALARM0_BY_FOLLOWER0_POLICY_W1S_I_MSK                         0xfffffffd
#define ALARM0_BY_FOLLOWER0_POLICY_W1S_SFT                           1
#define ALARM0_BY_FOLLOWER0_POLICY_W1S_HI                            1
#define ALARM0_BY_FOLLOWER0_POLICY_W1S_SZ                            1

#define ALARM0_BY_FOLLOWER0_POLICY_MSK                               0xffffffff
#define ALARM0_BY_FOLLOWER0_POLICY_I_MSK                             0x00000000
#define ALARM0_BY_FOLLOWER0_POLICY_SFT                               0
#define ALARM0_BY_FOLLOWER0_POLICY_HI                                31
#define ALARM0_BY_FOLLOWER0_POLICY_SZ                                32

#define ALARM1_BY_FOLLOWER1_POLICY_SEL0_MSK                          0x0000003f
#define ALARM1_BY_FOLLOWER1_POLICY_SEL0_I_MSK                        0xffffffc0
#define ALARM1_BY_FOLLOWER1_POLICY_SEL0_SFT                          0
#define ALARM1_BY_FOLLOWER1_POLICY_SEL0_HI                           5
#define ALARM1_BY_FOLLOWER1_POLICY_SEL0_SZ                           6

#define ALARM1_BY_FOLLOWER1_POLICY_SEL1_MSK                          0x00003f00
#define ALARM1_BY_FOLLOWER1_POLICY_SEL1_I_MSK                        0xffffc0ff
#define ALARM1_BY_FOLLOWER1_POLICY_SEL1_SFT                          8
#define ALARM1_BY_FOLLOWER1_POLICY_SEL1_HI                           13
#define ALARM1_BY_FOLLOWER1_POLICY_SEL1_SZ                           6

#define ALARM1_BY_FOLLOWER1_POLICY_SEL2_MSK                          0x003f0000
#define ALARM1_BY_FOLLOWER1_POLICY_SEL2_I_MSK                        0xffc0ffff
#define ALARM1_BY_FOLLOWER1_POLICY_SEL2_SFT                          16
#define ALARM1_BY_FOLLOWER1_POLICY_SEL2_HI                           21
#define ALARM1_BY_FOLLOWER1_POLICY_SEL2_SZ                           6

#define ALARM1_BY_FOLLOWER1_POLICY_SEL3_MSK                          0x3f000000
#define ALARM1_BY_FOLLOWER1_POLICY_SEL3_I_MSK                        0xc0ffffff
#define ALARM1_BY_FOLLOWER1_POLICY_SEL3_SFT                          24
#define ALARM1_BY_FOLLOWER1_POLICY_SEL3_HI                           29
#define ALARM1_BY_FOLLOWER1_POLICY_SEL3_SZ                           6

#define ALARM1_BY_FOLLOWER1_POLICY_MANUAL_VALUE_MSK                  0x40000000
#define ALARM1_BY_FOLLOWER1_POLICY_MANUAL_VALUE_I_MSK                0xbfffffff
#define ALARM1_BY_FOLLOWER1_POLICY_MANUAL_VALUE_SFT                  30
#define ALARM1_BY_FOLLOWER1_POLICY_MANUAL_VALUE_HI                   30
#define ALARM1_BY_FOLLOWER1_POLICY_MANUAL_VALUE_SZ                   1

#define ALARM1_BY_FOLLOWER1_POLICY_MANUAL_EN_MSK                     0x80000000
#define ALARM1_BY_FOLLOWER1_POLICY_MANUAL_EN_I_MSK                   0x7fffffff
#define ALARM1_BY_FOLLOWER1_POLICY_MANUAL_EN_SFT                     31
#define ALARM1_BY_FOLLOWER1_POLICY_MANUAL_EN_HI                      31
#define ALARM1_BY_FOLLOWER1_POLICY_MANUAL_EN_SZ                      1

#define ALARM1_BY_FOLLOWER1_POLICY_W1C_MSK                           0x00000001
#define ALARM1_BY_FOLLOWER1_POLICY_W1C_I_MSK                         0xfffffffe
#define ALARM1_BY_FOLLOWER1_POLICY_W1C_SFT                           0
#define ALARM1_BY_FOLLOWER1_POLICY_W1C_HI                            0
#define ALARM1_BY_FOLLOWER1_POLICY_W1C_SZ                            1

#define ALARM1_BY_FOLLOWER1_POLICY_W1S_MSK                           0x00000002
#define ALARM1_BY_FOLLOWER1_POLICY_W1S_I_MSK                         0xfffffffd
#define ALARM1_BY_FOLLOWER1_POLICY_W1S_SFT                           1
#define ALARM1_BY_FOLLOWER1_POLICY_W1S_HI                            1
#define ALARM1_BY_FOLLOWER1_POLICY_W1S_SZ                            1

#define ALARM1_BY_FOLLOWER1_POLICY_MSK                               0xffffffff
#define ALARM1_BY_FOLLOWER1_POLICY_I_MSK                             0x00000000
#define ALARM1_BY_FOLLOWER1_POLICY_SFT                               0
#define ALARM1_BY_FOLLOWER1_POLICY_HI                                31
#define ALARM1_BY_FOLLOWER1_POLICY_SZ                                32

#define FOLLOWER0_EN_POLICY_SEL0_MSK                                 0x0000003f
#define FOLLOWER0_EN_POLICY_SEL0_I_MSK                               0xffffffc0
#define FOLLOWER0_EN_POLICY_SEL0_SFT                                 0
#define FOLLOWER0_EN_POLICY_SEL0_HI                                  5
#define FOLLOWER0_EN_POLICY_SEL0_SZ                                  6

#define FOLLOWER0_EN_POLICY_SEL1_MSK                                 0x00003f00
#define FOLLOWER0_EN_POLICY_SEL1_I_MSK                               0xffffc0ff
#define FOLLOWER0_EN_POLICY_SEL1_SFT                                 8
#define FOLLOWER0_EN_POLICY_SEL1_HI                                  13
#define FOLLOWER0_EN_POLICY_SEL1_SZ                                  6

#define FOLLOWER0_EN_POLICY_SEL2_MSK                                 0x003f0000
#define FOLLOWER0_EN_POLICY_SEL2_I_MSK                               0xffc0ffff
#define FOLLOWER0_EN_POLICY_SEL2_SFT                                 16
#define FOLLOWER0_EN_POLICY_SEL2_HI                                  21
#define FOLLOWER0_EN_POLICY_SEL2_SZ                                  6

#define FOLLOWER0_EN_POLICY_SEL3_MSK                                 0x3f000000
#define FOLLOWER0_EN_POLICY_SEL3_I_MSK                               0xc0ffffff
#define FOLLOWER0_EN_POLICY_SEL3_SFT                                 24
#define FOLLOWER0_EN_POLICY_SEL3_HI                                  29
#define FOLLOWER0_EN_POLICY_SEL3_SZ                                  6

#define FOLLOWER0_EN_POLICY_MANUAL_VALUE_MSK                         0x40000000
#define FOLLOWER0_EN_POLICY_MANUAL_VALUE_I_MSK                       0xbfffffff
#define FOLLOWER0_EN_POLICY_MANUAL_VALUE_SFT                         30
#define FOLLOWER0_EN_POLICY_MANUAL_VALUE_HI                          30
#define FOLLOWER0_EN_POLICY_MANUAL_VALUE_SZ                          1

#define FOLLOWER0_EN_POLICY_MANUAL_EN_MSK                            0x80000000
#define FOLLOWER0_EN_POLICY_MANUAL_EN_I_MSK                          0x7fffffff
#define FOLLOWER0_EN_POLICY_MANUAL_EN_SFT                            31
#define FOLLOWER0_EN_POLICY_MANUAL_EN_HI                             31
#define FOLLOWER0_EN_POLICY_MANUAL_EN_SZ                             1

#define FOLLOWER0_EN_POLICY_W1C_MSK                                  0x00000001
#define FOLLOWER0_EN_POLICY_W1C_I_MSK                                0xfffffffe
#define FOLLOWER0_EN_POLICY_W1C_SFT                                  0
#define FOLLOWER0_EN_POLICY_W1C_HI                                   0
#define FOLLOWER0_EN_POLICY_W1C_SZ                                   1

#define FOLLOWER0_EN_POLICY_W1S_MSK                                  0x00000002
#define FOLLOWER0_EN_POLICY_W1S_I_MSK                                0xfffffffd
#define FOLLOWER0_EN_POLICY_W1S_SFT                                  1
#define FOLLOWER0_EN_POLICY_W1S_HI                                   1
#define FOLLOWER0_EN_POLICY_W1S_SZ                                   1

#define FOLLOWER0_EN_POLICY_MSK                                      0xffffffff
#define FOLLOWER0_EN_POLICY_I_MSK                                    0x00000000
#define FOLLOWER0_EN_POLICY_SFT                                      0
#define FOLLOWER0_EN_POLICY_HI                                       31
#define FOLLOWER0_EN_POLICY_SZ                                       32

#define FOLLOWER1_EN_POLICY_SEL0_MSK                                 0x0000003f
#define FOLLOWER1_EN_POLICY_SEL0_I_MSK                               0xffffffc0
#define FOLLOWER1_EN_POLICY_SEL0_SFT                                 0
#define FOLLOWER1_EN_POLICY_SEL0_HI                                  5
#define FOLLOWER1_EN_POLICY_SEL0_SZ                                  6

#define FOLLOWER1_EN_POLICY_SEL1_MSK                                 0x00003f00
#define FOLLOWER1_EN_POLICY_SEL1_I_MSK                               0xffffc0ff
#define FOLLOWER1_EN_POLICY_SEL1_SFT                                 8
#define FOLLOWER1_EN_POLICY_SEL1_HI                                  13
#define FOLLOWER1_EN_POLICY_SEL1_SZ                                  6

#define FOLLOWER1_EN_POLICY_SEL2_MSK                                 0x003f0000
#define FOLLOWER1_EN_POLICY_SEL2_I_MSK                               0xffc0ffff
#define FOLLOWER1_EN_POLICY_SEL2_SFT                                 16
#define FOLLOWER1_EN_POLICY_SEL2_HI                                  21
#define FOLLOWER1_EN_POLICY_SEL2_SZ                                  6

#define FOLLOWER1_EN_POLICY_SEL3_MSK                                 0x3f000000
#define FOLLOWER1_EN_POLICY_SEL3_I_MSK                               0xc0ffffff
#define FOLLOWER1_EN_POLICY_SEL3_SFT                                 24
#define FOLLOWER1_EN_POLICY_SEL3_HI                                  29
#define FOLLOWER1_EN_POLICY_SEL3_SZ                                  6

#define FOLLOWER1_EN_POLICY_MANUAL_VALUE_MSK                         0x40000000
#define FOLLOWER1_EN_POLICY_MANUAL_VALUE_I_MSK                       0xbfffffff
#define FOLLOWER1_EN_POLICY_MANUAL_VALUE_SFT                         30
#define FOLLOWER1_EN_POLICY_MANUAL_VALUE_HI                          30
#define FOLLOWER1_EN_POLICY_MANUAL_VALUE_SZ                          1

#define FOLLOWER1_EN_POLICY_MANUAL_EN_MSK                            0x80000000
#define FOLLOWER1_EN_POLICY_MANUAL_EN_I_MSK                          0x7fffffff
#define FOLLOWER1_EN_POLICY_MANUAL_EN_SFT                            31
#define FOLLOWER1_EN_POLICY_MANUAL_EN_HI                             31
#define FOLLOWER1_EN_POLICY_MANUAL_EN_SZ                             1

#define FOLLOWER1_EN_POLICY_W1C_MSK                                  0x00000001
#define FOLLOWER1_EN_POLICY_W1C_I_MSK                                0xfffffffe
#define FOLLOWER1_EN_POLICY_W1C_SFT                                  0
#define FOLLOWER1_EN_POLICY_W1C_HI                                   0
#define FOLLOWER1_EN_POLICY_W1C_SZ                                   1

#define FOLLOWER1_EN_POLICY_W1S_MSK                                  0x00000002
#define FOLLOWER1_EN_POLICY_W1S_I_MSK                                0xfffffffd
#define FOLLOWER1_EN_POLICY_W1S_SFT                                  1
#define FOLLOWER1_EN_POLICY_W1S_HI                                   1
#define FOLLOWER1_EN_POLICY_W1S_SZ                                   1

#define FOLLOWER1_EN_POLICY_MSK                                      0xffffffff
#define FOLLOWER1_EN_POLICY_I_MSK                                    0x00000000
#define FOLLOWER1_EN_POLICY_SFT                                      0
#define FOLLOWER1_EN_POLICY_HI                                       31
#define FOLLOWER1_EN_POLICY_SZ                                       32

#define RF_TX_EN_R_POLICY_SEL0_MSK                                   0x0000003f
#define RF_TX_EN_R_POLICY_SEL0_I_MSK                                 0xffffffc0
#define RF_TX_EN_R_POLICY_SEL0_SFT                                   0
#define RF_TX_EN_R_POLICY_SEL0_HI                                    5
#define RF_TX_EN_R_POLICY_SEL0_SZ                                    6

#define RF_TX_EN_R_POLICY_SEL1_MSK                                   0x00003f00
#define RF_TX_EN_R_POLICY_SEL1_I_MSK                                 0xffffc0ff
#define RF_TX_EN_R_POLICY_SEL1_SFT                                   8
#define RF_TX_EN_R_POLICY_SEL1_HI                                    13
#define RF_TX_EN_R_POLICY_SEL1_SZ                                    6

#define RF_TX_EN_R_POLICY_SEL2_MSK                                   0x003f0000
#define RF_TX_EN_R_POLICY_SEL2_I_MSK                                 0xffc0ffff
#define RF_TX_EN_R_POLICY_SEL2_SFT                                   16
#define RF_TX_EN_R_POLICY_SEL2_HI                                    21
#define RF_TX_EN_R_POLICY_SEL2_SZ                                    6

#define RF_TX_EN_R_POLICY_SEL3_MSK                                   0x3f000000
#define RF_TX_EN_R_POLICY_SEL3_I_MSK                                 0xc0ffffff
#define RF_TX_EN_R_POLICY_SEL3_SFT                                   24
#define RF_TX_EN_R_POLICY_SEL3_HI                                    29
#define RF_TX_EN_R_POLICY_SEL3_SZ                                    6

#define RF_TX_EN_R_POLICY_MANUAL_VALUE_MSK                           0x40000000
#define RF_TX_EN_R_POLICY_MANUAL_VALUE_I_MSK                         0xbfffffff
#define RF_TX_EN_R_POLICY_MANUAL_VALUE_SFT                           30
#define RF_TX_EN_R_POLICY_MANUAL_VALUE_HI                            30
#define RF_TX_EN_R_POLICY_MANUAL_VALUE_SZ                            1

#define RF_TX_EN_R_POLICY_MANUAL_EN_MSK                              0x80000000
#define RF_TX_EN_R_POLICY_MANUAL_EN_I_MSK                            0x7fffffff
#define RF_TX_EN_R_POLICY_MANUAL_EN_SFT                              31
#define RF_TX_EN_R_POLICY_MANUAL_EN_HI                               31
#define RF_TX_EN_R_POLICY_MANUAL_EN_SZ                               1

#define RF_TX_EN_R_POLICY_W1C_MSK                                    0x00000001
#define RF_TX_EN_R_POLICY_W1C_I_MSK                                  0xfffffffe
#define RF_TX_EN_R_POLICY_W1C_SFT                                    0
#define RF_TX_EN_R_POLICY_W1C_HI                                     0
#define RF_TX_EN_R_POLICY_W1C_SZ                                     1

#define RF_TX_EN_R_POLICY_W1S_MSK                                    0x00000002
#define RF_TX_EN_R_POLICY_W1S_I_MSK                                  0xfffffffd
#define RF_TX_EN_R_POLICY_W1S_SFT                                    1
#define RF_TX_EN_R_POLICY_W1S_HI                                     1
#define RF_TX_EN_R_POLICY_W1S_SZ                                     1

#define RF_TX_EN_R_POLICY_MSK                                        0xffffffff
#define RF_TX_EN_R_POLICY_I_MSK                                      0x00000000
#define RF_TX_EN_R_POLICY_SFT                                        0
#define RF_TX_EN_R_POLICY_HI                                         31
#define RF_TX_EN_R_POLICY_SZ                                         32

#define PHY_TX_EN_R_POLICY_SEL0_MSK                                  0x0000003f
#define PHY_TX_EN_R_POLICY_SEL0_I_MSK                                0xffffffc0
#define PHY_TX_EN_R_POLICY_SEL0_SFT                                  0
#define PHY_TX_EN_R_POLICY_SEL0_HI                                   5
#define PHY_TX_EN_R_POLICY_SEL0_SZ                                   6

#define PHY_TX_EN_R_POLICY_SEL1_MSK                                  0x00003f00
#define PHY_TX_EN_R_POLICY_SEL1_I_MSK                                0xffffc0ff
#define PHY_TX_EN_R_POLICY_SEL1_SFT                                  8
#define PHY_TX_EN_R_POLICY_SEL1_HI                                   13
#define PHY_TX_EN_R_POLICY_SEL1_SZ                                   6

#define PHY_TX_EN_R_POLICY_SEL2_MSK                                  0x003f0000
#define PHY_TX_EN_R_POLICY_SEL2_I_MSK                                0xffc0ffff
#define PHY_TX_EN_R_POLICY_SEL2_SFT                                  16
#define PHY_TX_EN_R_POLICY_SEL2_HI                                   21
#define PHY_TX_EN_R_POLICY_SEL2_SZ                                   6

#define PHY_TX_EN_R_POLICY_SEL3_MSK                                  0x3f000000
#define PHY_TX_EN_R_POLICY_SEL3_I_MSK                                0xc0ffffff
#define PHY_TX_EN_R_POLICY_SEL3_SFT                                  24
#define PHY_TX_EN_R_POLICY_SEL3_HI                                   29
#define PHY_TX_EN_R_POLICY_SEL3_SZ                                   6

#define PHY_TX_EN_R_POLICY_MANUAL_VALUE_MSK                          0x40000000
#define PHY_TX_EN_R_POLICY_MANUAL_VALUE_I_MSK                        0xbfffffff
#define PHY_TX_EN_R_POLICY_MANUAL_VALUE_SFT                          30
#define PHY_TX_EN_R_POLICY_MANUAL_VALUE_HI                           30
#define PHY_TX_EN_R_POLICY_MANUAL_VALUE_SZ                           1

#define PHY_TX_EN_R_POLICY_MANUAL_EN_MSK                             0x80000000
#define PHY_TX_EN_R_POLICY_MANUAL_EN_I_MSK                           0x7fffffff
#define PHY_TX_EN_R_POLICY_MANUAL_EN_SFT                             31
#define PHY_TX_EN_R_POLICY_MANUAL_EN_HI                              31
#define PHY_TX_EN_R_POLICY_MANUAL_EN_SZ                              1

#define PHY_TX_EN_R_POLICY_W1C_MSK                                   0x00000001
#define PHY_TX_EN_R_POLICY_W1C_I_MSK                                 0xfffffffe
#define PHY_TX_EN_R_POLICY_W1C_SFT                                   0
#define PHY_TX_EN_R_POLICY_W1C_HI                                    0
#define PHY_TX_EN_R_POLICY_W1C_SZ                                    1

#define PHY_TX_EN_R_POLICY_W1S_MSK                                   0x00000002
#define PHY_TX_EN_R_POLICY_W1S_I_MSK                                 0xfffffffd
#define PHY_TX_EN_R_POLICY_W1S_SFT                                   1
#define PHY_TX_EN_R_POLICY_W1S_HI                                    1
#define PHY_TX_EN_R_POLICY_W1S_SZ                                    1

#define PHY_TX_EN_R_POLICY_MSK                                       0xffffffff
#define PHY_TX_EN_R_POLICY_I_MSK                                     0x00000000
#define PHY_TX_EN_R_POLICY_SFT                                       0
#define PHY_TX_EN_R_POLICY_HI                                        31
#define PHY_TX_EN_R_POLICY_SZ                                        32

#define RF_RX_EN_R_POLICY_SEL0_MSK                                   0x0000003f
#define RF_RX_EN_R_POLICY_SEL0_I_MSK                                 0xffffffc0
#define RF_RX_EN_R_POLICY_SEL0_SFT                                   0
#define RF_RX_EN_R_POLICY_SEL0_HI                                    5
#define RF_RX_EN_R_POLICY_SEL0_SZ                                    6

#define RF_RX_EN_R_POLICY_SEL1_MSK                                   0x00003f00
#define RF_RX_EN_R_POLICY_SEL1_I_MSK                                 0xffffc0ff
#define RF_RX_EN_R_POLICY_SEL1_SFT                                   8
#define RF_RX_EN_R_POLICY_SEL1_HI                                    13
#define RF_RX_EN_R_POLICY_SEL1_SZ                                    6

#define RF_RX_EN_R_POLICY_SEL2_MSK                                   0x003f0000
#define RF_RX_EN_R_POLICY_SEL2_I_MSK                                 0xffc0ffff
#define RF_RX_EN_R_POLICY_SEL2_SFT                                   16
#define RF_RX_EN_R_POLICY_SEL2_HI                                    21
#define RF_RX_EN_R_POLICY_SEL2_SZ                                    6

#define RF_RX_EN_R_POLICY_SEL3_MSK                                   0x3f000000
#define RF_RX_EN_R_POLICY_SEL3_I_MSK                                 0xc0ffffff
#define RF_RX_EN_R_POLICY_SEL3_SFT                                   24
#define RF_RX_EN_R_POLICY_SEL3_HI                                    29
#define RF_RX_EN_R_POLICY_SEL3_SZ                                    6

#define RF_RX_EN_R_POLICY_MANUAL_VALUE_MSK                           0x40000000
#define RF_RX_EN_R_POLICY_MANUAL_VALUE_I_MSK                         0xbfffffff
#define RF_RX_EN_R_POLICY_MANUAL_VALUE_SFT                           30
#define RF_RX_EN_R_POLICY_MANUAL_VALUE_HI                            30
#define RF_RX_EN_R_POLICY_MANUAL_VALUE_SZ                            1

#define RF_RX_EN_R_POLICY_MANUAL_EN_MSK                              0x80000000
#define RF_RX_EN_R_POLICY_MANUAL_EN_I_MSK                            0x7fffffff
#define RF_RX_EN_R_POLICY_MANUAL_EN_SFT                              31
#define RF_RX_EN_R_POLICY_MANUAL_EN_HI                               31
#define RF_RX_EN_R_POLICY_MANUAL_EN_SZ                               1

#define RF_RX_EN_R_POLICY_W1C_MSK                                    0x00000001
#define RF_RX_EN_R_POLICY_W1C_I_MSK                                  0xfffffffe
#define RF_RX_EN_R_POLICY_W1C_SFT                                    0
#define RF_RX_EN_R_POLICY_W1C_HI                                     0
#define RF_RX_EN_R_POLICY_W1C_SZ                                     1

#define RF_RX_EN_R_POLICY_W1S_MSK                                    0x00000002
#define RF_RX_EN_R_POLICY_W1S_I_MSK                                  0xfffffffd
#define RF_RX_EN_R_POLICY_W1S_SFT                                    1
#define RF_RX_EN_R_POLICY_W1S_HI                                     1
#define RF_RX_EN_R_POLICY_W1S_SZ                                     1

#define RF_RX_EN_R_POLICY_MSK                                        0xffffffff
#define RF_RX_EN_R_POLICY_I_MSK                                      0x00000000
#define RF_RX_EN_R_POLICY_SFT                                        0
#define RF_RX_EN_R_POLICY_HI                                         31
#define RF_RX_EN_R_POLICY_SZ                                         32

#define PHY_RX_EN_R_POLICY_SEL0_MSK                                  0x0000003f
#define PHY_RX_EN_R_POLICY_SEL0_I_MSK                                0xffffffc0
#define PHY_RX_EN_R_POLICY_SEL0_SFT                                  0
#define PHY_RX_EN_R_POLICY_SEL0_HI                                   5
#define PHY_RX_EN_R_POLICY_SEL0_SZ                                   6

#define PHY_RX_EN_R_POLICY_SEL1_MSK                                  0x00003f00
#define PHY_RX_EN_R_POLICY_SEL1_I_MSK                                0xffffc0ff
#define PHY_RX_EN_R_POLICY_SEL1_SFT                                  8
#define PHY_RX_EN_R_POLICY_SEL1_HI                                   13
#define PHY_RX_EN_R_POLICY_SEL1_SZ                                   6

#define PHY_RX_EN_R_POLICY_SEL2_MSK                                  0x003f0000
#define PHY_RX_EN_R_POLICY_SEL2_I_MSK                                0xffc0ffff
#define PHY_RX_EN_R_POLICY_SEL2_SFT                                  16
#define PHY_RX_EN_R_POLICY_SEL2_HI                                   21
#define PHY_RX_EN_R_POLICY_SEL2_SZ                                   6

#define PHY_RX_EN_R_POLICY_SEL3_MSK                                  0x3f000000
#define PHY_RX_EN_R_POLICY_SEL3_I_MSK                                0xc0ffffff
#define PHY_RX_EN_R_POLICY_SEL3_SFT                                  24
#define PHY_RX_EN_R_POLICY_SEL3_HI                                   29
#define PHY_RX_EN_R_POLICY_SEL3_SZ                                   6

#define PHY_RX_EN_R_POLICY_MANUAL_VALUE_MSK                          0x40000000
#define PHY_RX_EN_R_POLICY_MANUAL_VALUE_I_MSK                        0xbfffffff
#define PHY_RX_EN_R_POLICY_MANUAL_VALUE_SFT                          30
#define PHY_RX_EN_R_POLICY_MANUAL_VALUE_HI                           30
#define PHY_RX_EN_R_POLICY_MANUAL_VALUE_SZ                           1

#define PHY_RX_EN_R_POLICY_MANUAL_EN_MSK                             0x80000000
#define PHY_RX_EN_R_POLICY_MANUAL_EN_I_MSK                           0x7fffffff
#define PHY_RX_EN_R_POLICY_MANUAL_EN_SFT                             31
#define PHY_RX_EN_R_POLICY_MANUAL_EN_HI                              31
#define PHY_RX_EN_R_POLICY_MANUAL_EN_SZ                              1

#define PHY_RX_EN_R_POLICY_W1C_MSK                                   0x00000001
#define PHY_RX_EN_R_POLICY_W1C_I_MSK                                 0xfffffffe
#define PHY_RX_EN_R_POLICY_W1C_SFT                                   0
#define PHY_RX_EN_R_POLICY_W1C_HI                                    0
#define PHY_RX_EN_R_POLICY_W1C_SZ                                    1

#define PHY_RX_EN_R_POLICY_W1S_MSK                                   0x00000002
#define PHY_RX_EN_R_POLICY_W1S_I_MSK                                 0xfffffffd
#define PHY_RX_EN_R_POLICY_W1S_SFT                                   1
#define PHY_RX_EN_R_POLICY_W1S_HI                                    1
#define PHY_RX_EN_R_POLICY_W1S_SZ                                    1

#define PHY_RX_EN_R_POLICY_MSK                                       0xffffffff
#define PHY_RX_EN_R_POLICY_I_MSK                                     0x00000000
#define PHY_RX_EN_R_POLICY_SFT                                       0
#define PHY_RX_EN_R_POLICY_HI                                        31
#define PHY_RX_EN_R_POLICY_SZ                                        32

#define RX_ACCESS_TIMEOUT_POLICY_SEL0_MSK                            0x0000003f
#define RX_ACCESS_TIMEOUT_POLICY_SEL0_I_MSK                          0xffffffc0
#define RX_ACCESS_TIMEOUT_POLICY_SEL0_SFT                            0
#define RX_ACCESS_TIMEOUT_POLICY_SEL0_HI                             5
#define RX_ACCESS_TIMEOUT_POLICY_SEL0_SZ                             6

#define RX_ACCESS_TIMEOUT_POLICY_SEL1_MSK                            0x00003f00
#define RX_ACCESS_TIMEOUT_POLICY_SEL1_I_MSK                          0xffffc0ff
#define RX_ACCESS_TIMEOUT_POLICY_SEL1_SFT                            8
#define RX_ACCESS_TIMEOUT_POLICY_SEL1_HI                             13
#define RX_ACCESS_TIMEOUT_POLICY_SEL1_SZ                             6

#define RX_ACCESS_TIMEOUT_POLICY_SEL2_MSK                            0x003f0000
#define RX_ACCESS_TIMEOUT_POLICY_SEL2_I_MSK                          0xffc0ffff
#define RX_ACCESS_TIMEOUT_POLICY_SEL2_SFT                            16
#define RX_ACCESS_TIMEOUT_POLICY_SEL2_HI                             21
#define RX_ACCESS_TIMEOUT_POLICY_SEL2_SZ                             6

#define RX_ACCESS_TIMEOUT_POLICY_SEL3_MSK                            0x3f000000
#define RX_ACCESS_TIMEOUT_POLICY_SEL3_I_MSK                          0xc0ffffff
#define RX_ACCESS_TIMEOUT_POLICY_SEL3_SFT                            24
#define RX_ACCESS_TIMEOUT_POLICY_SEL3_HI                             29
#define RX_ACCESS_TIMEOUT_POLICY_SEL3_SZ                             6

#define RX_ACCESS_TIMEOUT_POLICY_MANUAL_VALUE_MSK                    0x40000000
#define RX_ACCESS_TIMEOUT_POLICY_MANUAL_VALUE_I_MSK                  0xbfffffff
#define RX_ACCESS_TIMEOUT_POLICY_MANUAL_VALUE_SFT                    30
#define RX_ACCESS_TIMEOUT_POLICY_MANUAL_VALUE_HI                     30
#define RX_ACCESS_TIMEOUT_POLICY_MANUAL_VALUE_SZ                     1

#define RX_ACCESS_TIMEOUT_POLICY_MANUAL_EN_MSK                       0x80000000
#define RX_ACCESS_TIMEOUT_POLICY_MANUAL_EN_I_MSK                     0x7fffffff
#define RX_ACCESS_TIMEOUT_POLICY_MANUAL_EN_SFT                       31
#define RX_ACCESS_TIMEOUT_POLICY_MANUAL_EN_HI                        31
#define RX_ACCESS_TIMEOUT_POLICY_MANUAL_EN_SZ                        1

#define RX_ACCESS_TIMEOUT_POLICY_W1C_MSK                             0x00000001
#define RX_ACCESS_TIMEOUT_POLICY_W1C_I_MSK                           0xfffffffe
#define RX_ACCESS_TIMEOUT_POLICY_W1C_SFT                             0
#define RX_ACCESS_TIMEOUT_POLICY_W1C_HI                              0
#define RX_ACCESS_TIMEOUT_POLICY_W1C_SZ                              1

#define RX_ACCESS_TIMEOUT_POLICY_W1S_MSK                             0x00000002
#define RX_ACCESS_TIMEOUT_POLICY_W1S_I_MSK                           0xfffffffd
#define RX_ACCESS_TIMEOUT_POLICY_W1S_SFT                             1
#define RX_ACCESS_TIMEOUT_POLICY_W1S_HI                              1
#define RX_ACCESS_TIMEOUT_POLICY_W1S_SZ                              1

#define RX_ACCESS_TIMEOUT_POLICY_MSK                                 0xffffffff
#define RX_ACCESS_TIMEOUT_POLICY_I_MSK                               0x00000000
#define RX_ACCESS_TIMEOUT_POLICY_SFT                                 0
#define RX_ACCESS_TIMEOUT_POLICY_HI                                  31
#define RX_ACCESS_TIMEOUT_POLICY_SZ                                  32

#define DUMY_POLICY0_POLICY_SEL0_MSK                                 0x0000003f
#define DUMY_POLICY0_POLICY_SEL0_I_MSK                               0xffffffc0
#define DUMY_POLICY0_POLICY_SEL0_SFT                                 0
#define DUMY_POLICY0_POLICY_SEL0_HI                                  5
#define DUMY_POLICY0_POLICY_SEL0_SZ                                  6

#define DUMY_POLICY0_POLICY_SEL1_MSK                                 0x00003f00
#define DUMY_POLICY0_POLICY_SEL1_I_MSK                               0xffffc0ff
#define DUMY_POLICY0_POLICY_SEL1_SFT                                 8
#define DUMY_POLICY0_POLICY_SEL1_HI                                  13
#define DUMY_POLICY0_POLICY_SEL1_SZ                                  6

#define DUMY_POLICY0_POLICY_SEL2_MSK                                 0x003f0000
#define DUMY_POLICY0_POLICY_SEL2_I_MSK                               0xffc0ffff
#define DUMY_POLICY0_POLICY_SEL2_SFT                                 16
#define DUMY_POLICY0_POLICY_SEL2_HI                                  21
#define DUMY_POLICY0_POLICY_SEL2_SZ                                  6

#define DUMY_POLICY0_POLICY_SEL3_MSK                                 0x3f000000
#define DUMY_POLICY0_POLICY_SEL3_I_MSK                               0xc0ffffff
#define DUMY_POLICY0_POLICY_SEL3_SFT                                 24
#define DUMY_POLICY0_POLICY_SEL3_HI                                  29
#define DUMY_POLICY0_POLICY_SEL3_SZ                                  6

#define DUMY_POLICY0_MANUAL_VALUE_MSK                                0x40000000
#define DUMY_POLICY0_MANUAL_VALUE_I_MSK                              0xbfffffff
#define DUMY_POLICY0_MANUAL_VALUE_SFT                                30
#define DUMY_POLICY0_MANUAL_VALUE_HI                                 30
#define DUMY_POLICY0_MANUAL_VALUE_SZ                                 1

#define DUMY_POLICY0_MANUAL_EN_MSK                                   0x80000000
#define DUMY_POLICY0_MANUAL_EN_I_MSK                                 0x7fffffff
#define DUMY_POLICY0_MANUAL_EN_SFT                                   31
#define DUMY_POLICY0_MANUAL_EN_HI                                    31
#define DUMY_POLICY0_MANUAL_EN_SZ                                    1

#define DUMY_POLICY0_POLICY_W1C_MSK                                  0x00000001
#define DUMY_POLICY0_POLICY_W1C_I_MSK                                0xfffffffe
#define DUMY_POLICY0_POLICY_W1C_SFT                                  0
#define DUMY_POLICY0_POLICY_W1C_HI                                   0
#define DUMY_POLICY0_POLICY_W1C_SZ                                   1

#define DUMY_POLICY0_POLICY_W1S_MSK                                  0x00000002
#define DUMY_POLICY0_POLICY_W1S_I_MSK                                0xfffffffd
#define DUMY_POLICY0_POLICY_W1S_SFT                                  1
#define DUMY_POLICY0_POLICY_W1S_HI                                   1
#define DUMY_POLICY0_POLICY_W1S_SZ                                   1

#define DUMY_POLICY0_POLICY_MSK                                      0xffffffff
#define DUMY_POLICY0_POLICY_I_MSK                                    0x00000000
#define DUMY_POLICY0_POLICY_SFT                                      0
#define DUMY_POLICY0_POLICY_HI                                       31
#define DUMY_POLICY0_POLICY_SZ                                       32

#define DUMY_POLICY1_POLICY_SEL0_MSK                                 0x0000003f
#define DUMY_POLICY1_POLICY_SEL0_I_MSK                               0xffffffc0
#define DUMY_POLICY1_POLICY_SEL0_SFT                                 0
#define DUMY_POLICY1_POLICY_SEL0_HI                                  5
#define DUMY_POLICY1_POLICY_SEL0_SZ                                  6

#define DUMY_POLICY1_POLICY_SEL1_MSK                                 0x00003f00
#define DUMY_POLICY1_POLICY_SEL1_I_MSK                               0xffffc0ff
#define DUMY_POLICY1_POLICY_SEL1_SFT                                 8
#define DUMY_POLICY1_POLICY_SEL1_HI                                  13
#define DUMY_POLICY1_POLICY_SEL1_SZ                                  6

#define DUMY_POLICY1_POLICY_SEL2_MSK                                 0x003f0000
#define DUMY_POLICY1_POLICY_SEL2_I_MSK                               0xffc0ffff
#define DUMY_POLICY1_POLICY_SEL2_SFT                                 16
#define DUMY_POLICY1_POLICY_SEL2_HI                                  21
#define DUMY_POLICY1_POLICY_SEL2_SZ                                  6

#define DUMY_POLICY1_POLICY_SEL3_MSK                                 0x3f000000
#define DUMY_POLICY1_POLICY_SEL3_I_MSK                               0xc0ffffff
#define DUMY_POLICY1_POLICY_SEL3_SFT                                 24
#define DUMY_POLICY1_POLICY_SEL3_HI                                  29
#define DUMY_POLICY1_POLICY_SEL3_SZ                                  6

#define DUMY_POLICY1_MANUAL_VALUE_MSK                                0x40000000
#define DUMY_POLICY1_MANUAL_VALUE_I_MSK                              0xbfffffff
#define DUMY_POLICY1_MANUAL_VALUE_SFT                                30
#define DUMY_POLICY1_MANUAL_VALUE_HI                                 30
#define DUMY_POLICY1_MANUAL_VALUE_SZ                                 1

#define DUMY_POLICY1_MANUAL_EN_MSK                                   0x80000000
#define DUMY_POLICY1_MANUAL_EN_I_MSK                                 0x7fffffff
#define DUMY_POLICY1_MANUAL_EN_SFT                                   31
#define DUMY_POLICY1_MANUAL_EN_HI                                    31
#define DUMY_POLICY1_MANUAL_EN_SZ                                    1

#define DUMY_POLICY1_POLICY_W1C_MSK                                  0x00000001
#define DUMY_POLICY1_POLICY_W1C_I_MSK                                0xfffffffe
#define DUMY_POLICY1_POLICY_W1C_SFT                                  0
#define DUMY_POLICY1_POLICY_W1C_HI                                   0
#define DUMY_POLICY1_POLICY_W1C_SZ                                   1

#define DUMY_POLICY1_POLICY_W1S_MSK                                  0x00000002
#define DUMY_POLICY1_POLICY_W1S_I_MSK                                0xfffffffd
#define DUMY_POLICY1_POLICY_W1S_SFT                                  1
#define DUMY_POLICY1_POLICY_W1S_HI                                   1
#define DUMY_POLICY1_POLICY_W1S_SZ                                   1

#define DUMY_POLICY1_POLICY_MSK                                      0xffffffff
#define DUMY_POLICY1_POLICY_I_MSK                                    0x00000000
#define DUMY_POLICY1_POLICY_SFT                                      0
#define DUMY_POLICY1_POLICY_HI                                       31
#define DUMY_POLICY1_POLICY_SZ                                       32

#define PDU_REQ_POLICY_SEL0_MSK                                      0x0000003f
#define PDU_REQ_POLICY_SEL0_I_MSK                                    0xffffffc0
#define PDU_REQ_POLICY_SEL0_SFT                                      0
#define PDU_REQ_POLICY_SEL0_HI                                       5
#define PDU_REQ_POLICY_SEL0_SZ                                       6

#define PDU_REQ_POLICY_SEL1_MSK                                      0x00003f00
#define PDU_REQ_POLICY_SEL1_I_MSK                                    0xffffc0ff
#define PDU_REQ_POLICY_SEL1_SFT                                      8
#define PDU_REQ_POLICY_SEL1_HI                                       13
#define PDU_REQ_POLICY_SEL1_SZ                                       6

#define PDU_REQ_POLICY_SEL2_MSK                                      0x003f0000
#define PDU_REQ_POLICY_SEL2_I_MSK                                    0xffc0ffff
#define PDU_REQ_POLICY_SEL2_SFT                                      16
#define PDU_REQ_POLICY_SEL2_HI                                       21
#define PDU_REQ_POLICY_SEL2_SZ                                       6

#define PDU_REQ_POLICY_SEL3_MSK                                      0x3f000000
#define PDU_REQ_POLICY_SEL3_I_MSK                                    0xc0ffffff
#define PDU_REQ_POLICY_SEL3_SFT                                      24
#define PDU_REQ_POLICY_SEL3_HI                                       29
#define PDU_REQ_POLICY_SEL3_SZ                                       6

#define PDU_REQ_POLICY_MANUAL_VALUE_MSK                              0x40000000
#define PDU_REQ_POLICY_MANUAL_VALUE_I_MSK                            0xbfffffff
#define PDU_REQ_POLICY_MANUAL_VALUE_SFT                              30
#define PDU_REQ_POLICY_MANUAL_VALUE_HI                               30
#define PDU_REQ_POLICY_MANUAL_VALUE_SZ                               1

#define PDU_REQ_POLICY_MANUAL_EN_MSK                                 0x80000000
#define PDU_REQ_POLICY_MANUAL_EN_I_MSK                               0x7fffffff
#define PDU_REQ_POLICY_MANUAL_EN_SFT                                 31
#define PDU_REQ_POLICY_MANUAL_EN_HI                                  31
#define PDU_REQ_POLICY_MANUAL_EN_SZ                                  1

#define PDU_REQ_POLICY_W1C_MSK                                       0x00000001
#define PDU_REQ_POLICY_W1C_I_MSK                                     0xfffffffe
#define PDU_REQ_POLICY_W1C_SFT                                       0
#define PDU_REQ_POLICY_W1C_HI                                        0
#define PDU_REQ_POLICY_W1C_SZ                                        1

#define PDU_REQ_POLICY_W1S_MSK                                       0x00000002
#define PDU_REQ_POLICY_W1S_I_MSK                                     0xfffffffd
#define PDU_REQ_POLICY_W1S_SFT                                       1
#define PDU_REQ_POLICY_W1S_HI                                        1
#define PDU_REQ_POLICY_W1S_SZ                                        1

#define PDU_REQ_POLICY_MSK                                           0xffffffff
#define PDU_REQ_POLICY_I_MSK                                         0x00000000
#define PDU_REQ_POLICY_SFT                                           0
#define PDU_REQ_POLICY_HI                                            31
#define PDU_REQ_POLICY_SZ                                            32

#define AIRPRO_POLICY_SRC_BUS_31_0_MSK                               0xffffffff
#define AIRPRO_POLICY_SRC_BUS_31_0_I_MSK                             0x00000000
#define AIRPRO_POLICY_SRC_BUS_31_0_SFT                               0
#define AIRPRO_POLICY_SRC_BUS_31_0_HI                                31
#define AIRPRO_POLICY_SRC_BUS_31_0_SZ                                32

#define AIRPRO_POLICY_SRC_BUS_63_32_MSK                              0xffffffff
#define AIRPRO_POLICY_SRC_BUS_63_32_I_MSK                            0x00000000
#define AIRPRO_POLICY_SRC_BUS_63_32_SFT                              0
#define AIRPRO_POLICY_SRC_BUS_63_32_HI                               31
#define AIRPRO_POLICY_SRC_BUS_63_32_SZ                               32

#define ALARM0_BY_FOLLOWER0_POLICY_OUT_MSK                           0x00000001
#define ALARM0_BY_FOLLOWER0_POLICY_OUT_I_MSK                         0xfffffffe
#define ALARM0_BY_FOLLOWER0_POLICY_OUT_SFT                           0
#define ALARM0_BY_FOLLOWER0_POLICY_OUT_HI                            0
#define ALARM0_BY_FOLLOWER0_POLICY_OUT_SZ                            1

#define ALARM1_BY_FOLLOWER1_POLICY_OUT_MSK                           0x00000001
#define ALARM1_BY_FOLLOWER1_POLICY_OUT_I_MSK                         0xfffffffe
#define ALARM1_BY_FOLLOWER1_POLICY_OUT_SFT                           0
#define ALARM1_BY_FOLLOWER1_POLICY_OUT_HI                            0
#define ALARM1_BY_FOLLOWER1_POLICY_OUT_SZ                            1

#define FOLLOWER0_EN_POLICY_OUT_MSK                                  0x00000001
#define FOLLOWER0_EN_POLICY_OUT_I_MSK                                0xfffffffe
#define FOLLOWER0_EN_POLICY_OUT_SFT                                  0
#define FOLLOWER0_EN_POLICY_OUT_HI                                   0
#define FOLLOWER0_EN_POLICY_OUT_SZ                                   1

#define FOLLOWER1_EN_POLICY_OUT_MSK                                  0x00000001
#define FOLLOWER1_EN_POLICY_OUT_I_MSK                                0xfffffffe
#define FOLLOWER1_EN_POLICY_OUT_SFT                                  0
#define FOLLOWER1_EN_POLICY_OUT_HI                                   0
#define FOLLOWER1_EN_POLICY_OUT_SZ                                   1

#define RF_TX_EN_R_POLICY_OUT_MSK                                    0x00000001
#define RF_TX_EN_R_POLICY_OUT_I_MSK                                  0xfffffffe
#define RF_TX_EN_R_POLICY_OUT_SFT                                    0
#define RF_TX_EN_R_POLICY_OUT_HI                                     0
#define RF_TX_EN_R_POLICY_OUT_SZ                                     1

#define PHY_TX_EN_R_POLICY_OUT_MSK                                   0x00000001
#define PHY_TX_EN_R_POLICY_OUT_I_MSK                                 0xfffffffe
#define PHY_TX_EN_R_POLICY_OUT_SFT                                   0
#define PHY_TX_EN_R_POLICY_OUT_HI                                    0
#define PHY_TX_EN_R_POLICY_OUT_SZ                                    1

#define RF_RX_EN_R_POLICY_OUT_MSK                                    0x00000001
#define RF_RX_EN_R_POLICY_OUT_I_MSK                                  0xfffffffe
#define RF_RX_EN_R_POLICY_OUT_SFT                                    0
#define RF_RX_EN_R_POLICY_OUT_HI                                     0
#define RF_RX_EN_R_POLICY_OUT_SZ                                     1

#define PHY_RX_EN_R_POLICY_OUT_MSK                                   0x00000001
#define PHY_RX_EN_R_POLICY_OUT_I_MSK                                 0xfffffffe
#define PHY_RX_EN_R_POLICY_OUT_SFT                                   0
#define PHY_RX_EN_R_POLICY_OUT_HI                                    0
#define PHY_RX_EN_R_POLICY_OUT_SZ                                    1

#define RX_ACCESS_TIMEOUT_POLICY_OUT_MSK                             0x00000001
#define RX_ACCESS_TIMEOUT_POLICY_OUT_I_MSK                           0xfffffffe
#define RX_ACCESS_TIMEOUT_POLICY_OUT_SFT                             0
#define RX_ACCESS_TIMEOUT_POLICY_OUT_HI                              0
#define RX_ACCESS_TIMEOUT_POLICY_OUT_SZ                              1

#define DUMY_POLICY0_POLICY_OUT_MSK                                  0x00000001
#define DUMY_POLICY0_POLICY_OUT_I_MSK                                0xfffffffe
#define DUMY_POLICY0_POLICY_OUT_SFT                                  0
#define DUMY_POLICY0_POLICY_OUT_HI                                   0
#define DUMY_POLICY0_POLICY_OUT_SZ                                   1

#define DUMY_POLICY1_POLICY_OUT_MSK                                  0x00000001
#define DUMY_POLICY1_POLICY_OUT_I_MSK                                0xfffffffe
#define DUMY_POLICY1_POLICY_OUT_SFT                                  0
#define DUMY_POLICY1_POLICY_OUT_HI                                   0
#define DUMY_POLICY1_POLICY_OUT_SZ                                   1

#define PDU_REQ_POLICY_OUT_MSK                                       0x00000001
#define PDU_REQ_POLICY_OUT_I_MSK                                     0xfffffffe
#define PDU_REQ_POLICY_OUT_SFT                                       0
#define PDU_REQ_POLICY_OUT_HI                                        0
#define PDU_REQ_POLICY_OUT_SZ                                        1

#define AIR_PROTOCOL_FOLLOW1_ALARM_TIME_MSK                          0x00000fff
#define AIR_PROTOCOL_FOLLOW1_ALARM_TIME_I_MSK                        0xfffff000
#define AIR_PROTOCOL_FOLLOW1_ALARM_TIME_SFT                          0
#define AIR_PROTOCOL_FOLLOW1_ALARM_TIME_HI                           11
#define AIR_PROTOCOL_FOLLOW1_ALARM_TIME_SZ                           12

#define AIR_PROTOCOL_FOLLOW1_IRQ_MSK                                 0x00008000
#define AIR_PROTOCOL_FOLLOW1_IRQ_I_MSK                               0xffff7fff
#define AIR_PROTOCOL_FOLLOW1_IRQ_SFT                                 15
#define AIR_PROTOCOL_FOLLOW1_IRQ_HI                                  15
#define AIR_PROTOCOL_FOLLOW1_IRQ_SZ                                  1

#define AIR_PROTOCOL_FOLLOW0_ALARM_TIME_MSK                          0x0fff0000
#define AIR_PROTOCOL_FOLLOW0_ALARM_TIME_I_MSK                        0xf000ffff
#define AIR_PROTOCOL_FOLLOW0_ALARM_TIME_SFT                          16
#define AIR_PROTOCOL_FOLLOW0_ALARM_TIME_HI                           27
#define AIR_PROTOCOL_FOLLOW0_ALARM_TIME_SZ                           12

#define AIR_PROTOCOL_FOLLOW0_IRQ_MSK                                 0x80000000
#define AIR_PROTOCOL_FOLLOW0_IRQ_I_MSK                               0x7fffffff
#define AIR_PROTOCOL_FOLLOW0_IRQ_SFT                                 31
#define AIR_PROTOCOL_FOLLOW0_IRQ_HI                                  31
#define AIR_PROTOCOL_FOLLOW0_IRQ_SZ                                  1

#define RG_ANCHOR0_ENABLE_MSK                                        0x00000001
#define RG_ANCHOR0_ENABLE_I_MSK                                      0xfffffffe
#define RG_ANCHOR0_ENABLE_SFT                                        0
#define RG_ANCHOR0_ENABLE_HI                                         0
#define RG_ANCHOR0_ENABLE_SZ                                         1

#define RG_ANCHOR0_TIME_MSK                                          0x0fffffff
#define RG_ANCHOR0_TIME_I_MSK                                        0xf0000000
#define RG_ANCHOR0_TIME_SFT                                          0
#define RG_ANCHOR0_TIME_HI                                           27
#define RG_ANCHOR0_TIME_SZ                                           28

#define RG_ANCHOR0_WINDOW_OFFSET_EARLY_MSK                           0x000fffff
#define RG_ANCHOR0_WINDOW_OFFSET_EARLY_I_MSK                         0xfff00000
#define RG_ANCHOR0_WINDOW_OFFSET_EARLY_SFT                           0
#define RG_ANCHOR0_WINDOW_OFFSET_EARLY_HI                            19
#define RG_ANCHOR0_WINDOW_OFFSET_EARLY_SZ                            20

#define RG_ANCHOR0_WINDOW_OFFSET_LATE_MSK                            0x000fffff
#define RG_ANCHOR0_WINDOW_OFFSET_LATE_I_MSK                          0xfff00000
#define RG_ANCHOR0_WINDOW_OFFSET_LATE_SFT                            0
#define RG_ANCHOR0_WINDOW_OFFSET_LATE_HI                             19
#define RG_ANCHOR0_WINDOW_OFFSET_LATE_SZ                             20

#define RG_ANCHOR0_NOTIFY0_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR0_NOTIFY0_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR0_NOTIFY0_OFFSET_SFT                                0
#define RG_ANCHOR0_NOTIFY0_OFFSET_HI                                 19
#define RG_ANCHOR0_NOTIFY0_OFFSET_SZ                                 20

#define RG_ANCHOR0_NOTIFY1_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR0_NOTIFY1_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR0_NOTIFY1_OFFSET_SFT                                0
#define RG_ANCHOR0_NOTIFY1_OFFSET_HI                                 19
#define RG_ANCHOR0_NOTIFY1_OFFSET_SZ                                 20

#define RG_ANCHOR0_NOTIFY2_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR0_NOTIFY2_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR0_NOTIFY2_OFFSET_SFT                                0
#define RG_ANCHOR0_NOTIFY2_OFFSET_HI                                 19
#define RG_ANCHOR0_NOTIFY2_OFFSET_SZ                                 20

#define RG_ANCHOR0_NOTIFY3_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR0_NOTIFY3_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR0_NOTIFY3_OFFSET_SFT                                0
#define RG_ANCHOR0_NOTIFY3_OFFSET_HI                                 19
#define RG_ANCHOR0_NOTIFY3_OFFSET_SZ                                 20

#define RG_ANCHOR0_NOTIFY4_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR0_NOTIFY4_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR0_NOTIFY4_OFFSET_SFT                                0
#define RG_ANCHOR0_NOTIFY4_OFFSET_HI                                 19
#define RG_ANCHOR0_NOTIFY4_OFFSET_SZ                                 20

#define RG_ANCHOR0_IRQ_MASK_MSK                                      0x000000ff
#define RG_ANCHOR0_IRQ_MASK_I_MSK                                    0xffffff00
#define RG_ANCHOR0_IRQ_MASK_SFT                                      0
#define RG_ANCHOR0_IRQ_MASK_HI                                       7
#define RG_ANCHOR0_IRQ_MASK_SZ                                       8

#define RG_ANCHOR0_IRQ_CLEAR_0_MSK                                   0x00000001
#define RG_ANCHOR0_IRQ_CLEAR_0_I_MSK                                 0xfffffffe
#define RG_ANCHOR0_IRQ_CLEAR_0_SFT                                   0
#define RG_ANCHOR0_IRQ_CLEAR_0_HI                                    0
#define RG_ANCHOR0_IRQ_CLEAR_0_SZ                                    1

#define RG_ANCHOR0_IRQ_CLEAR_1_MSK                                   0x00000002
#define RG_ANCHOR0_IRQ_CLEAR_1_I_MSK                                 0xfffffffd
#define RG_ANCHOR0_IRQ_CLEAR_1_SFT                                   1
#define RG_ANCHOR0_IRQ_CLEAR_1_HI                                    1
#define RG_ANCHOR0_IRQ_CLEAR_1_SZ                                    1

#define RG_ANCHOR0_IRQ_CLEAR_2_MSK                                   0x00000004
#define RG_ANCHOR0_IRQ_CLEAR_2_I_MSK                                 0xfffffffb
#define RG_ANCHOR0_IRQ_CLEAR_2_SFT                                   2
#define RG_ANCHOR0_IRQ_CLEAR_2_HI                                    2
#define RG_ANCHOR0_IRQ_CLEAR_2_SZ                                    1

#define RG_ANCHOR0_IRQ_CLEAR_3_MSK                                   0x00000008
#define RG_ANCHOR0_IRQ_CLEAR_3_I_MSK                                 0xfffffff7
#define RG_ANCHOR0_IRQ_CLEAR_3_SFT                                   3
#define RG_ANCHOR0_IRQ_CLEAR_3_HI                                    3
#define RG_ANCHOR0_IRQ_CLEAR_3_SZ                                    1

#define RG_ANCHOR0_IRQ_CLEAR_4_MSK                                   0x00000010
#define RG_ANCHOR0_IRQ_CLEAR_4_I_MSK                                 0xffffffef
#define RG_ANCHOR0_IRQ_CLEAR_4_SFT                                   4
#define RG_ANCHOR0_IRQ_CLEAR_4_HI                                    4
#define RG_ANCHOR0_IRQ_CLEAR_4_SZ                                    1

#define RG_ANCHOR0_IRQ_CLEAR_5_MSK                                   0x00000020
#define RG_ANCHOR0_IRQ_CLEAR_5_I_MSK                                 0xffffffdf
#define RG_ANCHOR0_IRQ_CLEAR_5_SFT                                   5
#define RG_ANCHOR0_IRQ_CLEAR_5_HI                                    5
#define RG_ANCHOR0_IRQ_CLEAR_5_SZ                                    1

#define RG_ANCHOR0_IRQ_CLEAR_6_MSK                                   0x00000040
#define RG_ANCHOR0_IRQ_CLEAR_6_I_MSK                                 0xffffffbf
#define RG_ANCHOR0_IRQ_CLEAR_6_SFT                                   6
#define RG_ANCHOR0_IRQ_CLEAR_6_HI                                    6
#define RG_ANCHOR0_IRQ_CLEAR_6_SZ                                    1

#define RG_ANCHOR0_IRQ_CLEAR_7_MSK                                   0x00000080
#define RG_ANCHOR0_IRQ_CLEAR_7_I_MSK                                 0xffffff7f
#define RG_ANCHOR0_IRQ_CLEAR_7_SFT                                   7
#define RG_ANCHOR0_IRQ_CLEAR_7_HI                                    7
#define RG_ANCHOR0_IRQ_CLEAR_7_SZ                                    1

#define ANCHOR0_IRQ_REASON_MSK                                       0x000000ff
#define ANCHOR0_IRQ_REASON_I_MSK                                     0xffffff00
#define ANCHOR0_IRQ_REASON_SFT                                       0
#define ANCHOR0_IRQ_REASON_HI                                        7
#define ANCHOR0_IRQ_REASON_SZ                                        8

#define ANCHOR0_IRQ_MSK                                              0x00000100
#define ANCHOR0_IRQ_I_MSK                                            0xfffffeff
#define ANCHOR0_IRQ_SFT                                              8
#define ANCHOR0_IRQ_HI                                               8
#define ANCHOR0_IRQ_SZ                                               1

#define RG_ANCHOR1_ENABLE_MSK                                        0x00000001
#define RG_ANCHOR1_ENABLE_I_MSK                                      0xfffffffe
#define RG_ANCHOR1_ENABLE_SFT                                        0
#define RG_ANCHOR1_ENABLE_HI                                         0
#define RG_ANCHOR1_ENABLE_SZ                                         1

#define RG_ANCHOR1_TIME_MSK                                          0x0fffffff
#define RG_ANCHOR1_TIME_I_MSK                                        0xf0000000
#define RG_ANCHOR1_TIME_SFT                                          0
#define RG_ANCHOR1_TIME_HI                                           27
#define RG_ANCHOR1_TIME_SZ                                           28

#define RG_ANCHOR1_WINDOW_OFFSET_EARLY_MSK                           0x000fffff
#define RG_ANCHOR1_WINDOW_OFFSET_EARLY_I_MSK                         0xfff00000
#define RG_ANCHOR1_WINDOW_OFFSET_EARLY_SFT                           0
#define RG_ANCHOR1_WINDOW_OFFSET_EARLY_HI                            19
#define RG_ANCHOR1_WINDOW_OFFSET_EARLY_SZ                            20

#define RG_ANCHOR1_WINDOW_OFFSET_LATE_MSK                            0x000fffff
#define RG_ANCHOR1_WINDOW_OFFSET_LATE_I_MSK                          0xfff00000
#define RG_ANCHOR1_WINDOW_OFFSET_LATE_SFT                            0
#define RG_ANCHOR1_WINDOW_OFFSET_LATE_HI                             19
#define RG_ANCHOR1_WINDOW_OFFSET_LATE_SZ                             20

#define RG_ANCHOR1_NOTIFY0_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR1_NOTIFY0_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR1_NOTIFY0_OFFSET_SFT                                0
#define RG_ANCHOR1_NOTIFY0_OFFSET_HI                                 19
#define RG_ANCHOR1_NOTIFY0_OFFSET_SZ                                 20

#define RG_ANCHOR1_NOTIFY1_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR1_NOTIFY1_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR1_NOTIFY1_OFFSET_SFT                                0
#define RG_ANCHOR1_NOTIFY1_OFFSET_HI                                 19
#define RG_ANCHOR1_NOTIFY1_OFFSET_SZ                                 20

#define RG_ANCHOR1_NOTIFY2_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR1_NOTIFY2_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR1_NOTIFY2_OFFSET_SFT                                0
#define RG_ANCHOR1_NOTIFY2_OFFSET_HI                                 19
#define RG_ANCHOR1_NOTIFY2_OFFSET_SZ                                 20

#define RG_ANCHOR1_NOTIFY3_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR1_NOTIFY3_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR1_NOTIFY3_OFFSET_SFT                                0
#define RG_ANCHOR1_NOTIFY3_OFFSET_HI                                 19
#define RG_ANCHOR1_NOTIFY3_OFFSET_SZ                                 20

#define RG_ANCHOR1_NOTIFY4_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR1_NOTIFY4_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR1_NOTIFY4_OFFSET_SFT                                0
#define RG_ANCHOR1_NOTIFY4_OFFSET_HI                                 19
#define RG_ANCHOR1_NOTIFY4_OFFSET_SZ                                 20

#define RG_ANCHOR1_IRQ_MASK_MSK                                      0x000000ff
#define RG_ANCHOR1_IRQ_MASK_I_MSK                                    0xffffff00
#define RG_ANCHOR1_IRQ_MASK_SFT                                      0
#define RG_ANCHOR1_IRQ_MASK_HI                                       7
#define RG_ANCHOR1_IRQ_MASK_SZ                                       8

#define RG_ANCHOR1_IRQ_CLEAR_0_MSK                                   0x00000001
#define RG_ANCHOR1_IRQ_CLEAR_0_I_MSK                                 0xfffffffe
#define RG_ANCHOR1_IRQ_CLEAR_0_SFT                                   0
#define RG_ANCHOR1_IRQ_CLEAR_0_HI                                    0
#define RG_ANCHOR1_IRQ_CLEAR_0_SZ                                    1

#define RG_ANCHOR1_IRQ_CLEAR_1_MSK                                   0x00000002
#define RG_ANCHOR1_IRQ_CLEAR_1_I_MSK                                 0xfffffffd
#define RG_ANCHOR1_IRQ_CLEAR_1_SFT                                   1
#define RG_ANCHOR1_IRQ_CLEAR_1_HI                                    1
#define RG_ANCHOR1_IRQ_CLEAR_1_SZ                                    1

#define RG_ANCHOR1_IRQ_CLEAR_2_MSK                                   0x00000004
#define RG_ANCHOR1_IRQ_CLEAR_2_I_MSK                                 0xfffffffb
#define RG_ANCHOR1_IRQ_CLEAR_2_SFT                                   2
#define RG_ANCHOR1_IRQ_CLEAR_2_HI                                    2
#define RG_ANCHOR1_IRQ_CLEAR_2_SZ                                    1

#define RG_ANCHOR1_IRQ_CLEAR_3_MSK                                   0x00000008
#define RG_ANCHOR1_IRQ_CLEAR_3_I_MSK                                 0xfffffff7
#define RG_ANCHOR1_IRQ_CLEAR_3_SFT                                   3
#define RG_ANCHOR1_IRQ_CLEAR_3_HI                                    3
#define RG_ANCHOR1_IRQ_CLEAR_3_SZ                                    1

#define RG_ANCHOR1_IRQ_CLEAR_4_MSK                                   0x00000010
#define RG_ANCHOR1_IRQ_CLEAR_4_I_MSK                                 0xffffffef
#define RG_ANCHOR1_IRQ_CLEAR_4_SFT                                   4
#define RG_ANCHOR1_IRQ_CLEAR_4_HI                                    4
#define RG_ANCHOR1_IRQ_CLEAR_4_SZ                                    1

#define RG_ANCHOR1_IRQ_CLEAR_5_MSK                                   0x00000020
#define RG_ANCHOR1_IRQ_CLEAR_5_I_MSK                                 0xffffffdf
#define RG_ANCHOR1_IRQ_CLEAR_5_SFT                                   5
#define RG_ANCHOR1_IRQ_CLEAR_5_HI                                    5
#define RG_ANCHOR1_IRQ_CLEAR_5_SZ                                    1

#define RG_ANCHOR1_IRQ_CLEAR_6_MSK                                   0x00000040
#define RG_ANCHOR1_IRQ_CLEAR_6_I_MSK                                 0xffffffbf
#define RG_ANCHOR1_IRQ_CLEAR_6_SFT                                   6
#define RG_ANCHOR1_IRQ_CLEAR_6_HI                                    6
#define RG_ANCHOR1_IRQ_CLEAR_6_SZ                                    1

#define RG_ANCHOR1_IRQ_CLEAR_7_MSK                                   0x00000080
#define RG_ANCHOR1_IRQ_CLEAR_7_I_MSK                                 0xffffff7f
#define RG_ANCHOR1_IRQ_CLEAR_7_SFT                                   7
#define RG_ANCHOR1_IRQ_CLEAR_7_HI                                    7
#define RG_ANCHOR1_IRQ_CLEAR_7_SZ                                    1

#define ANCHOR1_IRQ_REASON_MSK                                       0x000000ff
#define ANCHOR1_IRQ_REASON_I_MSK                                     0xffffff00
#define ANCHOR1_IRQ_REASON_SFT                                       0
#define ANCHOR1_IRQ_REASON_HI                                        7
#define ANCHOR1_IRQ_REASON_SZ                                        8

#define ANCHOR1_IRQ_MSK                                              0x00000100
#define ANCHOR1_IRQ_I_MSK                                            0xfffffeff
#define ANCHOR1_IRQ_SFT                                              8
#define ANCHOR1_IRQ_HI                                               8
#define ANCHOR1_IRQ_SZ                                               1

#define RG_ANCHOR2_ENABLE_MSK                                        0x00000001
#define RG_ANCHOR2_ENABLE_I_MSK                                      0xfffffffe
#define RG_ANCHOR2_ENABLE_SFT                                        0
#define RG_ANCHOR2_ENABLE_HI                                         0
#define RG_ANCHOR2_ENABLE_SZ                                         1

#define RG_ANCHOR2_TIME_MSK                                          0x0fffffff
#define RG_ANCHOR2_TIME_I_MSK                                        0xf0000000
#define RG_ANCHOR2_TIME_SFT                                          0
#define RG_ANCHOR2_TIME_HI                                           27
#define RG_ANCHOR2_TIME_SZ                                           28

#define RG_ANCHOR2_WINDOW_OFFSET_EARLY_MSK                           0x000fffff
#define RG_ANCHOR2_WINDOW_OFFSET_EARLY_I_MSK                         0xfff00000
#define RG_ANCHOR2_WINDOW_OFFSET_EARLY_SFT                           0
#define RG_ANCHOR2_WINDOW_OFFSET_EARLY_HI                            19
#define RG_ANCHOR2_WINDOW_OFFSET_EARLY_SZ                            20

#define RG_ANCHOR2_WINDOW_OFFSET_LATE_MSK                            0x000fffff
#define RG_ANCHOR2_WINDOW_OFFSET_LATE_I_MSK                          0xfff00000
#define RG_ANCHOR2_WINDOW_OFFSET_LATE_SFT                            0
#define RG_ANCHOR2_WINDOW_OFFSET_LATE_HI                             19
#define RG_ANCHOR2_WINDOW_OFFSET_LATE_SZ                             20

#define RG_ANCHOR2_NOTIFY0_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR2_NOTIFY0_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR2_NOTIFY0_OFFSET_SFT                                0
#define RG_ANCHOR2_NOTIFY0_OFFSET_HI                                 19
#define RG_ANCHOR2_NOTIFY0_OFFSET_SZ                                 20

#define RG_ANCHOR2_NOTIFY1_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR2_NOTIFY1_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR2_NOTIFY1_OFFSET_SFT                                0
#define RG_ANCHOR2_NOTIFY1_OFFSET_HI                                 19
#define RG_ANCHOR2_NOTIFY1_OFFSET_SZ                                 20

#define RG_ANCHOR2_NOTIFY2_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR2_NOTIFY2_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR2_NOTIFY2_OFFSET_SFT                                0
#define RG_ANCHOR2_NOTIFY2_OFFSET_HI                                 19
#define RG_ANCHOR2_NOTIFY2_OFFSET_SZ                                 20

#define RG_ANCHOR2_NOTIFY3_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR2_NOTIFY3_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR2_NOTIFY3_OFFSET_SFT                                0
#define RG_ANCHOR2_NOTIFY3_OFFSET_HI                                 19
#define RG_ANCHOR2_NOTIFY3_OFFSET_SZ                                 20

#define RG_ANCHOR2_NOTIFY4_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR2_NOTIFY4_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR2_NOTIFY4_OFFSET_SFT                                0
#define RG_ANCHOR2_NOTIFY4_OFFSET_HI                                 19
#define RG_ANCHOR2_NOTIFY4_OFFSET_SZ                                 20

#define RG_ANCHOR2_IRQ_MASK_MSK                                      0x000000ff
#define RG_ANCHOR2_IRQ_MASK_I_MSK                                    0xffffff00
#define RG_ANCHOR2_IRQ_MASK_SFT                                      0
#define RG_ANCHOR2_IRQ_MASK_HI                                       7
#define RG_ANCHOR2_IRQ_MASK_SZ                                       8

#define RG_ANCHOR2_IRQ_CLEAR_0_MSK                                   0x00000001
#define RG_ANCHOR2_IRQ_CLEAR_0_I_MSK                                 0xfffffffe
#define RG_ANCHOR2_IRQ_CLEAR_0_SFT                                   0
#define RG_ANCHOR2_IRQ_CLEAR_0_HI                                    0
#define RG_ANCHOR2_IRQ_CLEAR_0_SZ                                    1

#define RG_ANCHOR2_IRQ_CLEAR_1_MSK                                   0x00000002
#define RG_ANCHOR2_IRQ_CLEAR_1_I_MSK                                 0xfffffffd
#define RG_ANCHOR2_IRQ_CLEAR_1_SFT                                   1
#define RG_ANCHOR2_IRQ_CLEAR_1_HI                                    1
#define RG_ANCHOR2_IRQ_CLEAR_1_SZ                                    1

#define RG_ANCHOR2_IRQ_CLEAR_2_MSK                                   0x00000004
#define RG_ANCHOR2_IRQ_CLEAR_2_I_MSK                                 0xfffffffb
#define RG_ANCHOR2_IRQ_CLEAR_2_SFT                                   2
#define RG_ANCHOR2_IRQ_CLEAR_2_HI                                    2
#define RG_ANCHOR2_IRQ_CLEAR_2_SZ                                    1

#define RG_ANCHOR2_IRQ_CLEAR_3_MSK                                   0x00000008
#define RG_ANCHOR2_IRQ_CLEAR_3_I_MSK                                 0xfffffff7
#define RG_ANCHOR2_IRQ_CLEAR_3_SFT                                   3
#define RG_ANCHOR2_IRQ_CLEAR_3_HI                                    3
#define RG_ANCHOR2_IRQ_CLEAR_3_SZ                                    1

#define RG_ANCHOR2_IRQ_CLEAR_4_MSK                                   0x00000010
#define RG_ANCHOR2_IRQ_CLEAR_4_I_MSK                                 0xffffffef
#define RG_ANCHOR2_IRQ_CLEAR_4_SFT                                   4
#define RG_ANCHOR2_IRQ_CLEAR_4_HI                                    4
#define RG_ANCHOR2_IRQ_CLEAR_4_SZ                                    1

#define RG_ANCHOR2_IRQ_CLEAR_5_MSK                                   0x00000020
#define RG_ANCHOR2_IRQ_CLEAR_5_I_MSK                                 0xffffffdf
#define RG_ANCHOR2_IRQ_CLEAR_5_SFT                                   5
#define RG_ANCHOR2_IRQ_CLEAR_5_HI                                    5
#define RG_ANCHOR2_IRQ_CLEAR_5_SZ                                    1

#define RG_ANCHOR2_IRQ_CLEAR_6_MSK                                   0x00000040
#define RG_ANCHOR2_IRQ_CLEAR_6_I_MSK                                 0xffffffbf
#define RG_ANCHOR2_IRQ_CLEAR_6_SFT                                   6
#define RG_ANCHOR2_IRQ_CLEAR_6_HI                                    6
#define RG_ANCHOR2_IRQ_CLEAR_6_SZ                                    1

#define RG_ANCHOR2_IRQ_CLEAR_7_MSK                                   0x00000080
#define RG_ANCHOR2_IRQ_CLEAR_7_I_MSK                                 0xffffff7f
#define RG_ANCHOR2_IRQ_CLEAR_7_SFT                                   7
#define RG_ANCHOR2_IRQ_CLEAR_7_HI                                    7
#define RG_ANCHOR2_IRQ_CLEAR_7_SZ                                    1

#define ANCHOR2_IRQ_REASON_MSK                                       0x000000ff
#define ANCHOR2_IRQ_REASON_I_MSK                                     0xffffff00
#define ANCHOR2_IRQ_REASON_SFT                                       0
#define ANCHOR2_IRQ_REASON_HI                                        7
#define ANCHOR2_IRQ_REASON_SZ                                        8

#define ANCHOR2_IRQ_MSK                                              0x00000100
#define ANCHOR2_IRQ_I_MSK                                            0xfffffeff
#define ANCHOR2_IRQ_SFT                                              8
#define ANCHOR2_IRQ_HI                                               8
#define ANCHOR2_IRQ_SZ                                               1

#define RG_ANCHOR3_ENABLE_MSK                                        0x00000001
#define RG_ANCHOR3_ENABLE_I_MSK                                      0xfffffffe
#define RG_ANCHOR3_ENABLE_SFT                                        0
#define RG_ANCHOR3_ENABLE_HI                                         0
#define RG_ANCHOR3_ENABLE_SZ                                         1

#define RG_ANCHOR3_TIME_MSK                                          0x0fffffff
#define RG_ANCHOR3_TIME_I_MSK                                        0xf0000000
#define RG_ANCHOR3_TIME_SFT                                          0
#define RG_ANCHOR3_TIME_HI                                           27
#define RG_ANCHOR3_TIME_SZ                                           28

#define RG_ANCHOR3_WINDOW_OFFSET_EARLY_MSK                           0x000fffff
#define RG_ANCHOR3_WINDOW_OFFSET_EARLY_I_MSK                         0xfff00000
#define RG_ANCHOR3_WINDOW_OFFSET_EARLY_SFT                           0
#define RG_ANCHOR3_WINDOW_OFFSET_EARLY_HI                            19
#define RG_ANCHOR3_WINDOW_OFFSET_EARLY_SZ                            20

#define RG_ANCHOR3_WINDOW_OFFSET_LATE_MSK                            0x000fffff
#define RG_ANCHOR3_WINDOW_OFFSET_LATE_I_MSK                          0xfff00000
#define RG_ANCHOR3_WINDOW_OFFSET_LATE_SFT                            0
#define RG_ANCHOR3_WINDOW_OFFSET_LATE_HI                             19
#define RG_ANCHOR3_WINDOW_OFFSET_LATE_SZ                             20

#define RG_ANCHOR3_NOTIFY0_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR3_NOTIFY0_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR3_NOTIFY0_OFFSET_SFT                                0
#define RG_ANCHOR3_NOTIFY0_OFFSET_HI                                 19
#define RG_ANCHOR3_NOTIFY0_OFFSET_SZ                                 20

#define RG_ANCHOR3_NOTIFY1_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR3_NOTIFY1_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR3_NOTIFY1_OFFSET_SFT                                0
#define RG_ANCHOR3_NOTIFY1_OFFSET_HI                                 19
#define RG_ANCHOR3_NOTIFY1_OFFSET_SZ                                 20

#define RG_ANCHOR3_NOTIFY2_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR3_NOTIFY2_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR3_NOTIFY2_OFFSET_SFT                                0
#define RG_ANCHOR3_NOTIFY2_OFFSET_HI                                 19
#define RG_ANCHOR3_NOTIFY2_OFFSET_SZ                                 20

#define RG_ANCHOR3_NOTIFY3_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR3_NOTIFY3_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR3_NOTIFY3_OFFSET_SFT                                0
#define RG_ANCHOR3_NOTIFY3_OFFSET_HI                                 19
#define RG_ANCHOR3_NOTIFY3_OFFSET_SZ                                 20

#define RG_ANCHOR3_NOTIFY4_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR3_NOTIFY4_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR3_NOTIFY4_OFFSET_SFT                                0
#define RG_ANCHOR3_NOTIFY4_OFFSET_HI                                 19
#define RG_ANCHOR3_NOTIFY4_OFFSET_SZ                                 20

#define RG_ANCHOR3_IRQ_MASK_MSK                                      0x000000ff
#define RG_ANCHOR3_IRQ_MASK_I_MSK                                    0xffffff00
#define RG_ANCHOR3_IRQ_MASK_SFT                                      0
#define RG_ANCHOR3_IRQ_MASK_HI                                       7
#define RG_ANCHOR3_IRQ_MASK_SZ                                       8

#define RG_ANCHOR3_IRQ_CLEAR_0_MSK                                   0x00000001
#define RG_ANCHOR3_IRQ_CLEAR_0_I_MSK                                 0xfffffffe
#define RG_ANCHOR3_IRQ_CLEAR_0_SFT                                   0
#define RG_ANCHOR3_IRQ_CLEAR_0_HI                                    0
#define RG_ANCHOR3_IRQ_CLEAR_0_SZ                                    1

#define RG_ANCHOR3_IRQ_CLEAR_1_MSK                                   0x00000002
#define RG_ANCHOR3_IRQ_CLEAR_1_I_MSK                                 0xfffffffd
#define RG_ANCHOR3_IRQ_CLEAR_1_SFT                                   1
#define RG_ANCHOR3_IRQ_CLEAR_1_HI                                    1
#define RG_ANCHOR3_IRQ_CLEAR_1_SZ                                    1

#define RG_ANCHOR3_IRQ_CLEAR_2_MSK                                   0x00000004
#define RG_ANCHOR3_IRQ_CLEAR_2_I_MSK                                 0xfffffffb
#define RG_ANCHOR3_IRQ_CLEAR_2_SFT                                   2
#define RG_ANCHOR3_IRQ_CLEAR_2_HI                                    2
#define RG_ANCHOR3_IRQ_CLEAR_2_SZ                                    1

#define RG_ANCHOR3_IRQ_CLEAR_3_MSK                                   0x00000008
#define RG_ANCHOR3_IRQ_CLEAR_3_I_MSK                                 0xfffffff7
#define RG_ANCHOR3_IRQ_CLEAR_3_SFT                                   3
#define RG_ANCHOR3_IRQ_CLEAR_3_HI                                    3
#define RG_ANCHOR3_IRQ_CLEAR_3_SZ                                    1

#define RG_ANCHOR3_IRQ_CLEAR_4_MSK                                   0x00000010
#define RG_ANCHOR3_IRQ_CLEAR_4_I_MSK                                 0xffffffef
#define RG_ANCHOR3_IRQ_CLEAR_4_SFT                                   4
#define RG_ANCHOR3_IRQ_CLEAR_4_HI                                    4
#define RG_ANCHOR3_IRQ_CLEAR_4_SZ                                    1

#define RG_ANCHOR3_IRQ_CLEAR_5_MSK                                   0x00000020
#define RG_ANCHOR3_IRQ_CLEAR_5_I_MSK                                 0xffffffdf
#define RG_ANCHOR3_IRQ_CLEAR_5_SFT                                   5
#define RG_ANCHOR3_IRQ_CLEAR_5_HI                                    5
#define RG_ANCHOR3_IRQ_CLEAR_5_SZ                                    1

#define RG_ANCHOR3_IRQ_CLEAR_6_MSK                                   0x00000040
#define RG_ANCHOR3_IRQ_CLEAR_6_I_MSK                                 0xffffffbf
#define RG_ANCHOR3_IRQ_CLEAR_6_SFT                                   6
#define RG_ANCHOR3_IRQ_CLEAR_6_HI                                    6
#define RG_ANCHOR3_IRQ_CLEAR_6_SZ                                    1

#define RG_ANCHOR3_IRQ_CLEAR_7_MSK                                   0x00000080
#define RG_ANCHOR3_IRQ_CLEAR_7_I_MSK                                 0xffffff7f
#define RG_ANCHOR3_IRQ_CLEAR_7_SFT                                   7
#define RG_ANCHOR3_IRQ_CLEAR_7_HI                                    7
#define RG_ANCHOR3_IRQ_CLEAR_7_SZ                                    1

#define ANCHOR3_IRQ_REASON_MSK                                       0x000000ff
#define ANCHOR3_IRQ_REASON_I_MSK                                     0xffffff00
#define ANCHOR3_IRQ_REASON_SFT                                       0
#define ANCHOR3_IRQ_REASON_HI                                        7
#define ANCHOR3_IRQ_REASON_SZ                                        8

#define ANCHOR3_IRQ_MSK                                              0x00000100
#define ANCHOR3_IRQ_I_MSK                                            0xfffffeff
#define ANCHOR3_IRQ_SFT                                              8
#define ANCHOR3_IRQ_HI                                               8
#define ANCHOR3_IRQ_SZ                                               1

#define RG_ANCHOR4_ENABLE_MSK                                        0x00000001
#define RG_ANCHOR4_ENABLE_I_MSK                                      0xfffffffe
#define RG_ANCHOR4_ENABLE_SFT                                        0
#define RG_ANCHOR4_ENABLE_HI                                         0
#define RG_ANCHOR4_ENABLE_SZ                                         1

#define RG_ANCHOR4_TIME_MSK                                          0x0fffffff
#define RG_ANCHOR4_TIME_I_MSK                                        0xf0000000
#define RG_ANCHOR4_TIME_SFT                                          0
#define RG_ANCHOR4_TIME_HI                                           27
#define RG_ANCHOR4_TIME_SZ                                           28

#define RG_ANCHOR4_WINDOW_OFFSET_EARLY_MSK                           0x000fffff
#define RG_ANCHOR4_WINDOW_OFFSET_EARLY_I_MSK                         0xfff00000
#define RG_ANCHOR4_WINDOW_OFFSET_EARLY_SFT                           0
#define RG_ANCHOR4_WINDOW_OFFSET_EARLY_HI                            19
#define RG_ANCHOR4_WINDOW_OFFSET_EARLY_SZ                            20

#define RG_ANCHOR4_WINDOW_OFFSET_LATE_MSK                            0x000fffff
#define RG_ANCHOR4_WINDOW_OFFSET_LATE_I_MSK                          0xfff00000
#define RG_ANCHOR4_WINDOW_OFFSET_LATE_SFT                            0
#define RG_ANCHOR4_WINDOW_OFFSET_LATE_HI                             19
#define RG_ANCHOR4_WINDOW_OFFSET_LATE_SZ                             20

#define RG_ANCHOR4_NOTIFY0_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR4_NOTIFY0_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR4_NOTIFY0_OFFSET_SFT                                0
#define RG_ANCHOR4_NOTIFY0_OFFSET_HI                                 19
#define RG_ANCHOR4_NOTIFY0_OFFSET_SZ                                 20

#define RG_ANCHOR4_NOTIFY1_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR4_NOTIFY1_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR4_NOTIFY1_OFFSET_SFT                                0
#define RG_ANCHOR4_NOTIFY1_OFFSET_HI                                 19
#define RG_ANCHOR4_NOTIFY1_OFFSET_SZ                                 20

#define RG_ANCHOR4_NOTIFY2_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR4_NOTIFY2_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR4_NOTIFY2_OFFSET_SFT                                0
#define RG_ANCHOR4_NOTIFY2_OFFSET_HI                                 19
#define RG_ANCHOR4_NOTIFY2_OFFSET_SZ                                 20

#define RG_ANCHOR4_NOTIFY3_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR4_NOTIFY3_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR4_NOTIFY3_OFFSET_SFT                                0
#define RG_ANCHOR4_NOTIFY3_OFFSET_HI                                 19
#define RG_ANCHOR4_NOTIFY3_OFFSET_SZ                                 20

#define RG_ANCHOR4_NOTIFY4_OFFSET_MSK                                0x000fffff
#define RG_ANCHOR4_NOTIFY4_OFFSET_I_MSK                              0xfff00000
#define RG_ANCHOR4_NOTIFY4_OFFSET_SFT                                0
#define RG_ANCHOR4_NOTIFY4_OFFSET_HI                                 19
#define RG_ANCHOR4_NOTIFY4_OFFSET_SZ                                 20

#define RG_ANCHOR4_IRQ_MASK_MSK                                      0x000000ff
#define RG_ANCHOR4_IRQ_MASK_I_MSK                                    0xffffff00
#define RG_ANCHOR4_IRQ_MASK_SFT                                      0
#define RG_ANCHOR4_IRQ_MASK_HI                                       7
#define RG_ANCHOR4_IRQ_MASK_SZ                                       8

#define RG_ANCHOR4_IRQ_CLEAR_0_MSK                                   0x00000001
#define RG_ANCHOR4_IRQ_CLEAR_0_I_MSK                                 0xfffffffe
#define RG_ANCHOR4_IRQ_CLEAR_0_SFT                                   0
#define RG_ANCHOR4_IRQ_CLEAR_0_HI                                    0
#define RG_ANCHOR4_IRQ_CLEAR_0_SZ                                    1

#define RG_ANCHOR4_IRQ_CLEAR_1_MSK                                   0x00000002
#define RG_ANCHOR4_IRQ_CLEAR_1_I_MSK                                 0xfffffffd
#define RG_ANCHOR4_IRQ_CLEAR_1_SFT                                   1
#define RG_ANCHOR4_IRQ_CLEAR_1_HI                                    1
#define RG_ANCHOR4_IRQ_CLEAR_1_SZ                                    1

#define RG_ANCHOR4_IRQ_CLEAR_2_MSK                                   0x00000004
#define RG_ANCHOR4_IRQ_CLEAR_2_I_MSK                                 0xfffffffb
#define RG_ANCHOR4_IRQ_CLEAR_2_SFT                                   2
#define RG_ANCHOR4_IRQ_CLEAR_2_HI                                    2
#define RG_ANCHOR4_IRQ_CLEAR_2_SZ                                    1

#define RG_ANCHOR4_IRQ_CLEAR_3_MSK                                   0x00000008
#define RG_ANCHOR4_IRQ_CLEAR_3_I_MSK                                 0xfffffff7
#define RG_ANCHOR4_IRQ_CLEAR_3_SFT                                   3
#define RG_ANCHOR4_IRQ_CLEAR_3_HI                                    3
#define RG_ANCHOR4_IRQ_CLEAR_3_SZ                                    1

#define RG_ANCHOR4_IRQ_CLEAR_4_MSK                                   0x00000010
#define RG_ANCHOR4_IRQ_CLEAR_4_I_MSK                                 0xffffffef
#define RG_ANCHOR4_IRQ_CLEAR_4_SFT                                   4
#define RG_ANCHOR4_IRQ_CLEAR_4_HI                                    4
#define RG_ANCHOR4_IRQ_CLEAR_4_SZ                                    1

#define RG_ANCHOR4_IRQ_CLEAR_5_MSK                                   0x00000020
#define RG_ANCHOR4_IRQ_CLEAR_5_I_MSK                                 0xffffffdf
#define RG_ANCHOR4_IRQ_CLEAR_5_SFT                                   5
#define RG_ANCHOR4_IRQ_CLEAR_5_HI                                    5
#define RG_ANCHOR4_IRQ_CLEAR_5_SZ                                    1

#define RG_ANCHOR4_IRQ_CLEAR_6_MSK                                   0x00000040
#define RG_ANCHOR4_IRQ_CLEAR_6_I_MSK                                 0xffffffbf
#define RG_ANCHOR4_IRQ_CLEAR_6_SFT                                   6
#define RG_ANCHOR4_IRQ_CLEAR_6_HI                                    6
#define RG_ANCHOR4_IRQ_CLEAR_6_SZ                                    1

#define RG_ANCHOR4_IRQ_CLEAR_7_MSK                                   0x00000080
#define RG_ANCHOR4_IRQ_CLEAR_7_I_MSK                                 0xffffff7f
#define RG_ANCHOR4_IRQ_CLEAR_7_SFT                                   7
#define RG_ANCHOR4_IRQ_CLEAR_7_HI                                    7
#define RG_ANCHOR4_IRQ_CLEAR_7_SZ                                    1

#define ANCHOR4_IRQ_REASON_MSK                                       0x000000ff
#define ANCHOR4_IRQ_REASON_I_MSK                                     0xffffff00
#define ANCHOR4_IRQ_REASON_SFT                                       0
#define ANCHOR4_IRQ_REASON_HI                                        7
#define ANCHOR4_IRQ_REASON_SZ                                        8

#define ANCHOR4_IRQ_MSK                                              0x00000100
#define ANCHOR4_IRQ_I_MSK                                            0xfffffeff
#define ANCHOR4_IRQ_SFT                                              8
#define ANCHOR4_IRQ_HI                                               8
#define ANCHOR4_IRQ_SZ                                               1

#define RG_CLOCK_ENABLE_MSK                                          0x00000001
#define RG_CLOCK_ENABLE_I_MSK                                        0xfffffffe
#define RG_CLOCK_ENABLE_SFT                                          0
#define RG_CLOCK_ENABLE_HI                                           0
#define RG_CLOCK_ENABLE_SZ                                           1

#define RG_CLOCK_TIME_MSK                                            0x0fffffff
#define RG_CLOCK_TIME_I_MSK                                          0xf0000000
#define RG_CLOCK_TIME_SFT                                            0
#define RG_CLOCK_TIME_HI                                             27
#define RG_CLOCK_TIME_SZ                                             28

#define RG_ARBIT_PRIORITY_MSK                                        0x0000001f
#define RG_ARBIT_PRIORITY_I_MSK                                      0xffffffe0
#define RG_ARBIT_PRIORITY_SFT                                        0
#define RG_ARBIT_PRIORITY_HI                                         4
#define RG_ARBIT_PRIORITY_SZ                                         5

#define ACTIVE_ANCHOR_TIME_MSK                                       0x0fffffff
#define ACTIVE_ANCHOR_TIME_I_MSK                                     0xf0000000
#define ACTIVE_ANCHOR_TIME_SFT                                       0
#define ACTIVE_ANCHOR_TIME_HI                                        27
#define ACTIVE_ANCHOR_TIME_SZ                                        28

#define ACTIVE_ANCHOR_ID_MSK                                         0x70000000
#define ACTIVE_ANCHOR_ID_I_MSK                                       0x8fffffff
#define ACTIVE_ANCHOR_ID_SFT                                         28
#define ACTIVE_ANCHOR_ID_HI                                          30
#define ACTIVE_ANCHOR_ID_SZ                                          3

#define ACTIVE_ANCHOR_VALID_MSK                                      0x80000000
#define ACTIVE_ANCHOR_VALID_I_MSK                                    0x7fffffff
#define ACTIVE_ANCHOR_VALID_SFT                                      31
#define ACTIVE_ANCHOR_VALID_HI                                       31
#define ACTIVE_ANCHOR_VALID_SZ                                       1

#define DBG_TOUCHLATE_MSK                                            0x0000001f
#define DBG_TOUCHLATE_I_MSK                                          0xffffffe0
#define DBG_TOUCHLATE_SFT                                            0
#define DBG_TOUCHLATE_HI                                             4
#define DBG_TOUCHLATE_SZ                                             5

#define DBG_TOUCHEARLY_MSK                                           0x000003e0
#define DBG_TOUCHEARLY_I_MSK                                         0xfffffc1f
#define DBG_TOUCHEARLY_SFT                                           5
#define DBG_TOUCHEARLY_HI                                            9
#define DBG_TOUCHEARLY_SZ                                            5

#define RX_PDU_TYPE_MSK                                              0x00000fff
#define RX_PDU_TYPE_I_MSK                                            0xfffff000
#define RX_PDU_TYPE_SFT                                              0
#define RX_PDU_TYPE_HI                                               11
#define RX_PDU_TYPE_SZ                                               12

#define RX_CONN_ID_MSK                                               0x0000f000
#define RX_CONN_ID_I_MSK                                             0xffff0fff
#define RX_CONN_ID_SFT                                               12
#define RX_CONN_ID_HI                                                15
#define RX_CONN_ID_SZ                                                4

#define RX_PDU_BUF_RSV0_MSK                                          0x00ff0000
#define RX_PDU_BUF_RSV0_I_MSK                                        0xff00ffff
#define RX_PDU_BUF_RSV0_SFT                                          16
#define RX_PDU_BUF_RSV0_HI                                           23
#define RX_PDU_BUF_RSV0_SZ                                           8

#define RX_PDU_BUF_RSV1_MSK                                          0xff000000
#define RX_PDU_BUF_RSV1_I_MSK                                        0x00ffffff
#define RX_PDU_BUF_RSV1_SFT                                          24
#define RX_PDU_BUF_RSV1_HI                                           31
#define RX_PDU_BUF_RSV1_SZ                                           8

#define RX_RSSI_MSK                                                  0x000000ff
#define RX_RSSI_I_MSK                                                0xffffff00
#define RX_RSSI_SFT                                                  0
#define RX_RSSI_HI                                                   7
#define RX_RSSI_SZ                                                   8

#define RX_ACCESS_TIME_MSK                                           0x0fffff00
#define RX_ACCESS_TIME_I_MSK                                         0xf00000ff
#define RX_ACCESS_TIME_SFT                                           8
#define RX_ACCESS_TIME_HI                                            27
#define RX_ACCESS_TIME_SZ                                            20

#define RX_PDU_BUF_RSV2_MSK                                          0xf0000000
#define RX_PDU_BUF_RSV2_I_MSK                                        0x0fffffff
#define RX_PDU_BUF_RSV2_SFT                                          28
#define RX_PDU_BUF_RSV2_HI                                           31
#define RX_PDU_BUF_RSV2_SZ                                           4

#define RX_CH_MSK                                                    0x0000003f
#define RX_CH_I_MSK                                                  0xffffffc0
#define RX_CH_SFT                                                    0
#define RX_CH_HI                                                     5
#define RX_CH_SZ                                                     6

#define RX_PDU_BUF_RSV3_MSK                                          0x000000c0
#define RX_PDU_BUF_RSV3_I_MSK                                        0xffffff3f
#define RX_PDU_BUF_RSV3_SFT                                          6
#define RX_PDU_BUF_RSV3_HI                                           7
#define RX_PDU_BUF_RSV3_SZ                                           2

#define RX_INFO_MSK                                                  0x0000ff00
#define RX_INFO_I_MSK                                                0xffff00ff
#define RX_INFO_SFT                                                  8
#define RX_INFO_HI                                                   15
#define RX_INFO_SZ                                                   8

#define CONN_EVENT_MSK                                               0xffff0000
#define CONN_EVENT_I_MSK                                             0x0000ffff
#define CONN_EVENT_SFT                                               16
#define CONN_EVENT_HI                                                31
#define CONN_EVENT_SZ                                                16

#define RX_PDU_HEADER_MSK                                            0x0000ffff
#define RX_PDU_HEADER_I_MSK                                          0xffff0000
#define RX_PDU_HEADER_SFT                                            0
#define RX_PDU_HEADER_HI                                             15
#define RX_PDU_HEADER_SZ                                             16

#define RX_PDU_PAYLOAD_0_MSK                                         0x00ff0000
#define RX_PDU_PAYLOAD_0_I_MSK                                       0xff00ffff
#define RX_PDU_PAYLOAD_0_SFT                                         16
#define RX_PDU_PAYLOAD_0_HI                                          23
#define RX_PDU_PAYLOAD_0_SZ                                          8

#define RX_PDU_PAYLOAD_1_MSK                                         0xff000000
#define RX_PDU_PAYLOAD_1_I_MSK                                       0x00ffffff
#define RX_PDU_PAYLOAD_1_SFT                                         24
#define RX_PDU_PAYLOAD_1_HI                                          31
#define RX_PDU_PAYLOAD_1_SZ                                          8

#define RX_PDU_PAYLOAD_2_MSK                                         0x000000ff
#define RX_PDU_PAYLOAD_2_I_MSK                                       0xffffff00
#define RX_PDU_PAYLOAD_2_SFT                                         0
#define RX_PDU_PAYLOAD_2_HI                                          7
#define RX_PDU_PAYLOAD_2_SZ                                          8

#define RX_PDU_PAYLOAD_3_MSK                                         0x0000ff00
#define RX_PDU_PAYLOAD_3_I_MSK                                       0xffff00ff
#define RX_PDU_PAYLOAD_3_SFT                                         8
#define RX_PDU_PAYLOAD_3_HI                                          15
#define RX_PDU_PAYLOAD_3_SZ                                          8

#define RX_PDU_PAYLOAD_4_MSK                                         0x00ff0000
#define RX_PDU_PAYLOAD_4_I_MSK                                       0xff00ffff
#define RX_PDU_PAYLOAD_4_SFT                                         16
#define RX_PDU_PAYLOAD_4_HI                                          23
#define RX_PDU_PAYLOAD_4_SZ                                          8

#define RX_PDU_PAYLOAD_5_MSK                                         0xff000000
#define RX_PDU_PAYLOAD_5_I_MSK                                       0x00ffffff
#define RX_PDU_PAYLOAD_5_SFT                                         24
#define RX_PDU_PAYLOAD_5_HI                                          31
#define RX_PDU_PAYLOAD_5_SZ                                          8

#define RX_PDU_PAYLOAD_6_MSK                                         0x000000ff
#define RX_PDU_PAYLOAD_6_I_MSK                                       0xffffff00
#define RX_PDU_PAYLOAD_6_SFT                                         0
#define RX_PDU_PAYLOAD_6_HI                                          7
#define RX_PDU_PAYLOAD_6_SZ                                          8

#define RX_PDU_PAYLOAD_7_MSK                                         0x0000ff00
#define RX_PDU_PAYLOAD_7_I_MSK                                       0xffff00ff
#define RX_PDU_PAYLOAD_7_SFT                                         8
#define RX_PDU_PAYLOAD_7_HI                                          15
#define RX_PDU_PAYLOAD_7_SZ                                          8

#define RX_PDU_PAYLOAD_8_MSK                                         0x00ff0000
#define RX_PDU_PAYLOAD_8_I_MSK                                       0xff00ffff
#define RX_PDU_PAYLOAD_8_SFT                                         16
#define RX_PDU_PAYLOAD_8_HI                                          23
#define RX_PDU_PAYLOAD_8_SZ                                          8

#define RX_PDU_PAYLOAD_9_MSK                                         0xff000000
#define RX_PDU_PAYLOAD_9_I_MSK                                       0x00ffffff
#define RX_PDU_PAYLOAD_9_SFT                                         24
#define RX_PDU_PAYLOAD_9_HI                                          31
#define RX_PDU_PAYLOAD_9_SZ                                          8

#define RX_PDU_PAYLOAD_10_MSK                                        0x000000ff
#define RX_PDU_PAYLOAD_10_I_MSK                                      0xffffff00
#define RX_PDU_PAYLOAD_10_SFT                                        0
#define RX_PDU_PAYLOAD_10_HI                                         7
#define RX_PDU_PAYLOAD_10_SZ                                         8

#define RX_PDU_PAYLOAD_11_MSK                                        0x0000ff00
#define RX_PDU_PAYLOAD_11_I_MSK                                      0xffff00ff
#define RX_PDU_PAYLOAD_11_SFT                                        8
#define RX_PDU_PAYLOAD_11_HI                                         15
#define RX_PDU_PAYLOAD_11_SZ                                         8

#define RX_PDU_PAYLOAD_12_MSK                                        0x00ff0000
#define RX_PDU_PAYLOAD_12_I_MSK                                      0xff00ffff
#define RX_PDU_PAYLOAD_12_SFT                                        16
#define RX_PDU_PAYLOAD_12_HI                                         23
#define RX_PDU_PAYLOAD_12_SZ                                         8

#define RX_PDU_PAYLOAD_13_MSK                                        0xff000000
#define RX_PDU_PAYLOAD_13_I_MSK                                      0x00ffffff
#define RX_PDU_PAYLOAD_13_SFT                                        24
#define RX_PDU_PAYLOAD_13_HI                                         31
#define RX_PDU_PAYLOAD_13_SZ                                         8

#define RX_PDU_PAYLOAD_14_MSK                                        0x000000ff
#define RX_PDU_PAYLOAD_14_I_MSK                                      0xffffff00
#define RX_PDU_PAYLOAD_14_SFT                                        0
#define RX_PDU_PAYLOAD_14_HI                                         7
#define RX_PDU_PAYLOAD_14_SZ                                         8

#define RX_PDU_PAYLOAD_15_MSK                                        0x0000ff00
#define RX_PDU_PAYLOAD_15_I_MSK                                      0xffff00ff
#define RX_PDU_PAYLOAD_15_SFT                                        8
#define RX_PDU_PAYLOAD_15_HI                                         15
#define RX_PDU_PAYLOAD_15_SZ                                         8

#define RX_PDU_PAYLOAD_16_MSK                                        0x00ff0000
#define RX_PDU_PAYLOAD_16_I_MSK                                      0xff00ffff
#define RX_PDU_PAYLOAD_16_SFT                                        16
#define RX_PDU_PAYLOAD_16_HI                                         23
#define RX_PDU_PAYLOAD_16_SZ                                         8

#define RX_PDU_PAYLOAD_17_MSK                                        0xff000000
#define RX_PDU_PAYLOAD_17_I_MSK                                      0x00ffffff
#define RX_PDU_PAYLOAD_17_SFT                                        24
#define RX_PDU_PAYLOAD_17_HI                                         31
#define RX_PDU_PAYLOAD_17_SZ                                         8

#define RX_PDU_PAYLOAD_18_MSK                                        0x000000ff
#define RX_PDU_PAYLOAD_18_I_MSK                                      0xffffff00
#define RX_PDU_PAYLOAD_18_SFT                                        0
#define RX_PDU_PAYLOAD_18_HI                                         7
#define RX_PDU_PAYLOAD_18_SZ                                         8

#define RX_PDU_PAYLOAD_19_MSK                                        0x0000ff00
#define RX_PDU_PAYLOAD_19_I_MSK                                      0xffff00ff
#define RX_PDU_PAYLOAD_19_SFT                                        8
#define RX_PDU_PAYLOAD_19_HI                                         15
#define RX_PDU_PAYLOAD_19_SZ                                         8

#define RX_PDU_PAYLOAD_20_MSK                                        0x00ff0000
#define RX_PDU_PAYLOAD_20_I_MSK                                      0xff00ffff
#define RX_PDU_PAYLOAD_20_SFT                                        16
#define RX_PDU_PAYLOAD_20_HI                                         23
#define RX_PDU_PAYLOAD_20_SZ                                         8

#define RX_PDU_PAYLOAD_21_MSK                                        0xff000000
#define RX_PDU_PAYLOAD_21_I_MSK                                      0x00ffffff
#define RX_PDU_PAYLOAD_21_SFT                                        24
#define RX_PDU_PAYLOAD_21_HI                                         31
#define RX_PDU_PAYLOAD_21_SZ                                         8

#define RX_PDU_PAYLOAD_22_MSK                                        0x000000ff
#define RX_PDU_PAYLOAD_22_I_MSK                                      0xffffff00
#define RX_PDU_PAYLOAD_22_SFT                                        0
#define RX_PDU_PAYLOAD_22_HI                                         7
#define RX_PDU_PAYLOAD_22_SZ                                         8

#define RX_PDU_PAYLOAD_23_MSK                                        0x0000ff00
#define RX_PDU_PAYLOAD_23_I_MSK                                      0xffff00ff
#define RX_PDU_PAYLOAD_23_SFT                                        8
#define RX_PDU_PAYLOAD_23_HI                                         15
#define RX_PDU_PAYLOAD_23_SZ                                         8

#define RX_PDU_PAYLOAD_24_MSK                                        0x00ff0000
#define RX_PDU_PAYLOAD_24_I_MSK                                      0xff00ffff
#define RX_PDU_PAYLOAD_24_SFT                                        16
#define RX_PDU_PAYLOAD_24_HI                                         23
#define RX_PDU_PAYLOAD_24_SZ                                         8

#define RX_PDU_PAYLOAD_25_MSK                                        0xff000000
#define RX_PDU_PAYLOAD_25_I_MSK                                      0x00ffffff
#define RX_PDU_PAYLOAD_25_SFT                                        24
#define RX_PDU_PAYLOAD_25_HI                                         31
#define RX_PDU_PAYLOAD_25_SZ                                         8

#define RX_PDU_PAYLOAD_26_MSK                                        0x000000ff
#define RX_PDU_PAYLOAD_26_I_MSK                                      0xffffff00
#define RX_PDU_PAYLOAD_26_SFT                                        0
#define RX_PDU_PAYLOAD_26_HI                                         7
#define RX_PDU_PAYLOAD_26_SZ                                         8

#define RX_PDU_PAYLOAD_27_MSK                                        0x0000ff00
#define RX_PDU_PAYLOAD_27_I_MSK                                      0xffff00ff
#define RX_PDU_PAYLOAD_27_SFT                                        8
#define RX_PDU_PAYLOAD_27_HI                                         15
#define RX_PDU_PAYLOAD_27_SZ                                         8

#define RX_PDU_PAYLOAD_28_MSK                                        0x00ff0000
#define RX_PDU_PAYLOAD_28_I_MSK                                      0xff00ffff
#define RX_PDU_PAYLOAD_28_SFT                                        16
#define RX_PDU_PAYLOAD_28_HI                                         23
#define RX_PDU_PAYLOAD_28_SZ                                         8

#define RX_PDU_PAYLOAD_29_MSK                                        0xff000000
#define RX_PDU_PAYLOAD_29_I_MSK                                      0x00ffffff
#define RX_PDU_PAYLOAD_29_SFT                                        24
#define RX_PDU_PAYLOAD_29_HI                                         31
#define RX_PDU_PAYLOAD_29_SZ                                         8

#define RX_PDU_PAYLOAD_30_MSK                                        0x000000ff
#define RX_PDU_PAYLOAD_30_I_MSK                                      0xffffff00
#define RX_PDU_PAYLOAD_30_SFT                                        0
#define RX_PDU_PAYLOAD_30_HI                                         7
#define RX_PDU_PAYLOAD_30_SZ                                         8

#define RX_PDU_PAYLOAD_31_MSK                                        0x0000ff00
#define RX_PDU_PAYLOAD_31_I_MSK                                      0xffff00ff
#define RX_PDU_PAYLOAD_31_SFT                                        8
#define RX_PDU_PAYLOAD_31_HI                                         15
#define RX_PDU_PAYLOAD_31_SZ                                         8

#define RX_PDU_PAYLOAD_32_MSK                                        0x00ff0000
#define RX_PDU_PAYLOAD_32_I_MSK                                      0xff00ffff
#define RX_PDU_PAYLOAD_32_SFT                                        16
#define RX_PDU_PAYLOAD_32_HI                                         23
#define RX_PDU_PAYLOAD_32_SZ                                         8

#define RX_PDU_PAYLOAD_33_MSK                                        0xff000000
#define RX_PDU_PAYLOAD_33_I_MSK                                      0x00ffffff
#define RX_PDU_PAYLOAD_33_SFT                                        24
#define RX_PDU_PAYLOAD_33_HI                                         31
#define RX_PDU_PAYLOAD_33_SZ                                         8

#define RX_PDU_PAYLOAD_34_MSK                                        0x000000ff
#define RX_PDU_PAYLOAD_34_I_MSK                                      0xffffff00
#define RX_PDU_PAYLOAD_34_SFT                                        0
#define RX_PDU_PAYLOAD_34_HI                                         7
#define RX_PDU_PAYLOAD_34_SZ                                         8

#define RX_PDU_PAYLOAD_35_MSK                                        0x0000ff00
#define RX_PDU_PAYLOAD_35_I_MSK                                      0xffff00ff
#define RX_PDU_PAYLOAD_35_SFT                                        8
#define RX_PDU_PAYLOAD_35_HI                                         15
#define RX_PDU_PAYLOAD_35_SZ                                         8

#define RX_PDU_PAYLOAD_36_MSK                                        0x00ff0000
#define RX_PDU_PAYLOAD_36_I_MSK                                      0xff00ffff
#define RX_PDU_PAYLOAD_36_SFT                                        16
#define RX_PDU_PAYLOAD_36_HI                                         23
#define RX_PDU_PAYLOAD_36_SZ                                         8

#define TX_PDU_TYPE_MSK                                              0x00000fff
#define TX_PDU_TYPE_I_MSK                                            0xfffff000
#define TX_PDU_TYPE_SFT                                              0
#define TX_PDU_TYPE_HI                                               11
#define TX_PDU_TYPE_SZ                                               12

#define TX_CONN_ID_MSK                                               0x0000f000
#define TX_CONN_ID_I_MSK                                             0xffff0fff
#define TX_CONN_ID_SFT                                               12
#define TX_CONN_ID_HI                                                15
#define TX_CONN_ID_SZ                                                4

#define TX_PDU_BUF_RSV0_MSK                                          0x00ff0000
#define TX_PDU_BUF_RSV0_I_MSK                                        0xff00ffff
#define TX_PDU_BUF_RSV0_SFT                                          16
#define TX_PDU_BUF_RSV0_HI                                           23
#define TX_PDU_BUF_RSV0_SZ                                           8

#define TX_PAYLOAD_OFFSET_MSK                                        0xff000000
#define TX_PAYLOAD_OFFSET_I_MSK                                      0x00ffffff
#define TX_PAYLOAD_OFFSET_SFT                                        24
#define TX_PAYLOAD_OFFSET_HI                                         31
#define TX_PAYLOAD_OFFSET_SZ                                         8

#define TX_PDU_BUF_RSV1_MSK                                          0xffffffff
#define TX_PDU_BUF_RSV1_I_MSK                                        0x00000000
#define TX_PDU_BUF_RSV1_SFT                                          0
#define TX_PDU_BUF_RSV1_HI                                           31
#define TX_PDU_BUF_RSV1_SZ                                           32

#define TX_PDU_BUF_RSV2_MSK                                          0xffffffff
#define TX_PDU_BUF_RSV2_I_MSK                                        0x00000000
#define TX_PDU_BUF_RSV2_SFT                                          0
#define TX_PDU_BUF_RSV2_HI                                           31
#define TX_PDU_BUF_RSV2_SZ                                           32

#define TX_PDU_HDR_MSK                                               0x0000ffff
#define TX_PDU_HDR_I_MSK                                             0xffff0000
#define TX_PDU_HDR_SFT                                               0
#define TX_PDU_HDR_HI                                                15
#define TX_PDU_HDR_SZ                                                16

#define TX_PDU_PAYLOAD_0_MSK                                         0x00ff0000
#define TX_PDU_PAYLOAD_0_I_MSK                                       0xff00ffff
#define TX_PDU_PAYLOAD_0_SFT                                         16
#define TX_PDU_PAYLOAD_0_HI                                          23
#define TX_PDU_PAYLOAD_0_SZ                                          8

#define TX_PDU_PAYLOAD_1_MSK                                         0xff000000
#define TX_PDU_PAYLOAD_1_I_MSK                                       0x00ffffff
#define TX_PDU_PAYLOAD_1_SFT                                         24
#define TX_PDU_PAYLOAD_1_HI                                          31
#define TX_PDU_PAYLOAD_1_SZ                                          8

#define TX_PDU_PAYLOAD_2_MSK                                         0x000000ff
#define TX_PDU_PAYLOAD_2_I_MSK                                       0xffffff00
#define TX_PDU_PAYLOAD_2_SFT                                         0
#define TX_PDU_PAYLOAD_2_HI                                          7
#define TX_PDU_PAYLOAD_2_SZ                                          8

#define TX_PDU_PAYLOAD_3_MSK                                         0x0000ff00
#define TX_PDU_PAYLOAD_3_I_MSK                                       0xffff00ff
#define TX_PDU_PAYLOAD_3_SFT                                         8
#define TX_PDU_PAYLOAD_3_HI                                          15
#define TX_PDU_PAYLOAD_3_SZ                                          8

#define TX_PDU_PAYLOAD_4_MSK                                         0x00ff0000
#define TX_PDU_PAYLOAD_4_I_MSK                                       0xff00ffff
#define TX_PDU_PAYLOAD_4_SFT                                         16
#define TX_PDU_PAYLOAD_4_HI                                          23
#define TX_PDU_PAYLOAD_4_SZ                                          8

#define TX_PDU_PAYLOAD_5_MSK                                         0xff000000
#define TX_PDU_PAYLOAD_5_I_MSK                                       0x00ffffff
#define TX_PDU_PAYLOAD_5_SFT                                         24
#define TX_PDU_PAYLOAD_5_HI                                          31
#define TX_PDU_PAYLOAD_5_SZ                                          8

#define TX_PDU_PAYLOAD_6_MSK                                         0x000000ff
#define TX_PDU_PAYLOAD_6_I_MSK                                       0xffffff00
#define TX_PDU_PAYLOAD_6_SFT                                         0
#define TX_PDU_PAYLOAD_6_HI                                          7
#define TX_PDU_PAYLOAD_6_SZ                                          8

#define TX_PDU_PAYLOAD_7_MSK                                         0x0000ff00
#define TX_PDU_PAYLOAD_7_I_MSK                                       0xffff00ff
#define TX_PDU_PAYLOAD_7_SFT                                         8
#define TX_PDU_PAYLOAD_7_HI                                          15
#define TX_PDU_PAYLOAD_7_SZ                                          8

#define TX_PDU_PAYLOAD_8_MSK                                         0x00ff0000
#define TX_PDU_PAYLOAD_8_I_MSK                                       0xff00ffff
#define TX_PDU_PAYLOAD_8_SFT                                         16
#define TX_PDU_PAYLOAD_8_HI                                          23
#define TX_PDU_PAYLOAD_8_SZ                                          8

#define TX_PDU_PAYLOAD_9_MSK                                         0xff000000
#define TX_PDU_PAYLOAD_9_I_MSK                                       0x00ffffff
#define TX_PDU_PAYLOAD_9_SFT                                         24
#define TX_PDU_PAYLOAD_9_HI                                          31
#define TX_PDU_PAYLOAD_9_SZ                                          8

#define TX_PDU_PAYLOAD_10_MSK                                        0x000000ff
#define TX_PDU_PAYLOAD_10_I_MSK                                      0xffffff00
#define TX_PDU_PAYLOAD_10_SFT                                        0
#define TX_PDU_PAYLOAD_10_HI                                         7
#define TX_PDU_PAYLOAD_10_SZ                                         8

#define TX_PDU_PAYLOAD_11_MSK                                        0x0000ff00
#define TX_PDU_PAYLOAD_11_I_MSK                                      0xffff00ff
#define TX_PDU_PAYLOAD_11_SFT                                        8
#define TX_PDU_PAYLOAD_11_HI                                         15
#define TX_PDU_PAYLOAD_11_SZ                                         8

#define TX_PDU_PAYLOAD_12_MSK                                        0x00ff0000
#define TX_PDU_PAYLOAD_12_I_MSK                                      0xff00ffff
#define TX_PDU_PAYLOAD_12_SFT                                        16
#define TX_PDU_PAYLOAD_12_HI                                         23
#define TX_PDU_PAYLOAD_12_SZ                                         8

#define TX_PDU_PAYLOAD_13_MSK                                        0xff000000
#define TX_PDU_PAYLOAD_13_I_MSK                                      0x00ffffff
#define TX_PDU_PAYLOAD_13_SFT                                        24
#define TX_PDU_PAYLOAD_13_HI                                         31
#define TX_PDU_PAYLOAD_13_SZ                                         8

#define TX_PDU_PAYLOAD_14_MSK                                        0x000000ff
#define TX_PDU_PAYLOAD_14_I_MSK                                      0xffffff00
#define TX_PDU_PAYLOAD_14_SFT                                        0
#define TX_PDU_PAYLOAD_14_HI                                         7
#define TX_PDU_PAYLOAD_14_SZ                                         8

#define TX_PDU_PAYLOAD_15_MSK                                        0x0000ff00
#define TX_PDU_PAYLOAD_15_I_MSK                                      0xffff00ff
#define TX_PDU_PAYLOAD_15_SFT                                        8
#define TX_PDU_PAYLOAD_15_HI                                         15
#define TX_PDU_PAYLOAD_15_SZ                                         8

#define TX_PDU_PAYLOAD_16_MSK                                        0x00ff0000
#define TX_PDU_PAYLOAD_16_I_MSK                                      0xff00ffff
#define TX_PDU_PAYLOAD_16_SFT                                        16
#define TX_PDU_PAYLOAD_16_HI                                         23
#define TX_PDU_PAYLOAD_16_SZ                                         8

#define TX_PDU_PAYLOAD_17_MSK                                        0xff000000
#define TX_PDU_PAYLOAD_17_I_MSK                                      0x00ffffff
#define TX_PDU_PAYLOAD_17_SFT                                        24
#define TX_PDU_PAYLOAD_17_HI                                         31
#define TX_PDU_PAYLOAD_17_SZ                                         8

#define TX_PDU_PAYLOAD_18_MSK                                        0x000000ff
#define TX_PDU_PAYLOAD_18_I_MSK                                      0xffffff00
#define TX_PDU_PAYLOAD_18_SFT                                        0
#define TX_PDU_PAYLOAD_18_HI                                         7
#define TX_PDU_PAYLOAD_18_SZ                                         8

#define TX_PDU_PAYLOAD_19_MSK                                        0x0000ff00
#define TX_PDU_PAYLOAD_19_I_MSK                                      0xffff00ff
#define TX_PDU_PAYLOAD_19_SFT                                        8
#define TX_PDU_PAYLOAD_19_HI                                         15
#define TX_PDU_PAYLOAD_19_SZ                                         8

#define TX_PDU_PAYLOAD_20_MSK                                        0x00ff0000
#define TX_PDU_PAYLOAD_20_I_MSK                                      0xff00ffff
#define TX_PDU_PAYLOAD_20_SFT                                        16
#define TX_PDU_PAYLOAD_20_HI                                         23
#define TX_PDU_PAYLOAD_20_SZ                                         8

#define TX_PDU_PAYLOAD_21_MSK                                        0xff000000
#define TX_PDU_PAYLOAD_21_I_MSK                                      0x00ffffff
#define TX_PDU_PAYLOAD_21_SFT                                        24
#define TX_PDU_PAYLOAD_21_HI                                         31
#define TX_PDU_PAYLOAD_21_SZ                                         8

#define TX_PDU_PAYLOAD_22_MSK                                        0x000000ff
#define TX_PDU_PAYLOAD_22_I_MSK                                      0xffffff00
#define TX_PDU_PAYLOAD_22_SFT                                        0
#define TX_PDU_PAYLOAD_22_HI                                         7
#define TX_PDU_PAYLOAD_22_SZ                                         8

#define TX_PDU_PAYLOAD_23_MSK                                        0x0000ff00
#define TX_PDU_PAYLOAD_23_I_MSK                                      0xffff00ff
#define TX_PDU_PAYLOAD_23_SFT                                        8
#define TX_PDU_PAYLOAD_23_HI                                         15
#define TX_PDU_PAYLOAD_23_SZ                                         8

#define TX_PDU_PAYLOAD_24_MSK                                        0x00ff0000
#define TX_PDU_PAYLOAD_24_I_MSK                                      0xff00ffff
#define TX_PDU_PAYLOAD_24_SFT                                        16
#define TX_PDU_PAYLOAD_24_HI                                         23
#define TX_PDU_PAYLOAD_24_SZ                                         8

#define TX_PDU_PAYLOAD_25_MSK                                        0xff000000
#define TX_PDU_PAYLOAD_25_I_MSK                                      0x00ffffff
#define TX_PDU_PAYLOAD_25_SFT                                        24
#define TX_PDU_PAYLOAD_25_HI                                         31
#define TX_PDU_PAYLOAD_25_SZ                                         8

#define TX_PDU_PAYLOAD_26_MSK                                        0x000000ff
#define TX_PDU_PAYLOAD_26_I_MSK                                      0xffffff00
#define TX_PDU_PAYLOAD_26_SFT                                        0
#define TX_PDU_PAYLOAD_26_HI                                         7
#define TX_PDU_PAYLOAD_26_SZ                                         8

#define TX_PDU_PAYLOAD_27_MSK                                        0x0000ff00
#define TX_PDU_PAYLOAD_27_I_MSK                                      0xffff00ff
#define TX_PDU_PAYLOAD_27_SFT                                        8
#define TX_PDU_PAYLOAD_27_HI                                         15
#define TX_PDU_PAYLOAD_27_SZ                                         8

#define TX_PDU_PAYLOAD_28_MSK                                        0x00ff0000
#define TX_PDU_PAYLOAD_28_I_MSK                                      0xff00ffff
#define TX_PDU_PAYLOAD_28_SFT                                        16
#define TX_PDU_PAYLOAD_28_HI                                         23
#define TX_PDU_PAYLOAD_28_SZ                                         8

#define TX_PDU_PAYLOAD_29_MSK                                        0xff000000
#define TX_PDU_PAYLOAD_29_I_MSK                                      0x00ffffff
#define TX_PDU_PAYLOAD_29_SFT                                        24
#define TX_PDU_PAYLOAD_29_HI                                         31
#define TX_PDU_PAYLOAD_29_SZ                                         8

#define TX_PDU_PAYLOAD_30_MSK                                        0x000000ff
#define TX_PDU_PAYLOAD_30_I_MSK                                      0xffffff00
#define TX_PDU_PAYLOAD_30_SFT                                        0
#define TX_PDU_PAYLOAD_30_HI                                         7
#define TX_PDU_PAYLOAD_30_SZ                                         8

#define TX_PDU_PAYLOAD_31_MSK                                        0x0000ff00
#define TX_PDU_PAYLOAD_31_I_MSK                                      0xffff00ff
#define TX_PDU_PAYLOAD_31_SFT                                        8
#define TX_PDU_PAYLOAD_31_HI                                         15
#define TX_PDU_PAYLOAD_31_SZ                                         8

#define TX_PDU_PAYLOAD_32_MSK                                        0x00ff0000
#define TX_PDU_PAYLOAD_32_I_MSK                                      0xff00ffff
#define TX_PDU_PAYLOAD_32_SFT                                        16
#define TX_PDU_PAYLOAD_32_HI                                         23
#define TX_PDU_PAYLOAD_32_SZ                                         8

#define TX_PDU_PAYLOAD_33_MSK                                        0xff000000
#define TX_PDU_PAYLOAD_33_I_MSK                                      0x00ffffff
#define TX_PDU_PAYLOAD_33_SFT                                        24
#define TX_PDU_PAYLOAD_33_HI                                         31
#define TX_PDU_PAYLOAD_33_SZ                                         8

#define TX_PDU_PAYLOAD_34_MSK                                        0x000000ff
#define TX_PDU_PAYLOAD_34_I_MSK                                      0xffffff00
#define TX_PDU_PAYLOAD_34_SFT                                        0
#define TX_PDU_PAYLOAD_34_HI                                         7
#define TX_PDU_PAYLOAD_34_SZ                                         8

#define TX_PDU_PAYLOAD_35_MSK                                        0x0000ff00
#define TX_PDU_PAYLOAD_35_I_MSK                                      0xffff00ff
#define TX_PDU_PAYLOAD_35_SFT                                        8
#define TX_PDU_PAYLOAD_35_HI                                         15
#define TX_PDU_PAYLOAD_35_SZ                                         8

#define TX_PDU_PAYLOAD_36_MSK                                        0x00ff0000
#define TX_PDU_PAYLOAD_36_I_MSK                                      0xff00ffff
#define TX_PDU_PAYLOAD_36_SFT                                        16
#define TX_PDU_PAYLOAD_36_HI                                         23
#define TX_PDU_PAYLOAD_36_SZ                                         8

#define VALID2_MSK                                                   0x00000001
#define VALID2_I_MSK                                                 0xfffffffe
#define VALID2_SFT                                                   0
#define VALID2_HI                                                    0
#define VALID2_SZ                                                    1

#define PEER_QOS_EN2_MSK                                             0x00000002
#define PEER_QOS_EN2_I_MSK                                           0xfffffffd
#define PEER_QOS_EN2_SFT                                             1
#define PEER_QOS_EN2_HI                                              1
#define PEER_QOS_EN2_SZ                                              1

#define PEER_OP_MODE2_MSK                                            0x0000000c
#define PEER_OP_MODE2_I_MSK                                          0xfffffff3
#define PEER_OP_MODE2_SFT                                            2
#define PEER_OP_MODE2_HI                                             3
#define PEER_OP_MODE2_SZ                                             2

#define PEER_HT_MODE2_MSK                                            0x00000030
#define PEER_HT_MODE2_I_MSK                                          0xffffffcf
#define PEER_HT_MODE2_SFT                                            4
#define PEER_HT_MODE2_HI                                             5
#define PEER_HT_MODE2_SZ                                             2

#define PEER_MAC2_31_0_MSK                                           0xffffffff
#define PEER_MAC2_31_0_I_MSK                                         0x00000000
#define PEER_MAC2_31_0_SFT                                           0
#define PEER_MAC2_31_0_HI                                            31
#define PEER_MAC2_31_0_SZ                                            32

#define PEER_MAC2_47_32_MSK                                          0x0000ffff
#define PEER_MAC2_47_32_I_MSK                                        0xffff0000
#define PEER_MAC2_47_32_SFT                                          0
#define PEER_MAC2_47_32_HI                                           15
#define PEER_MAC2_47_32_SZ                                           16

#define TX_ACK_POLICY_2_0_MSK                                        0x00000003
#define TX_ACK_POLICY_2_0_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_2_0_SFT                                        0
#define TX_ACK_POLICY_2_0_HI                                         1
#define TX_ACK_POLICY_2_0_SZ                                         2

#define TX_SEQ_CTRL_2_0_MSK                                          0x00000fff
#define TX_SEQ_CTRL_2_0_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_2_0_SFT                                          0
#define TX_SEQ_CTRL_2_0_HI                                           11
#define TX_SEQ_CTRL_2_0_SZ                                           12

#define TX_ACK_POLICY_2_1_MSK                                        0x00000003
#define TX_ACK_POLICY_2_1_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_2_1_SFT                                        0
#define TX_ACK_POLICY_2_1_HI                                         1
#define TX_ACK_POLICY_2_1_SZ                                         2

#define TX_SEQ_CTRL_2_1_MSK                                          0x00000fff
#define TX_SEQ_CTRL_2_1_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_2_1_SFT                                          0
#define TX_SEQ_CTRL_2_1_HI                                           11
#define TX_SEQ_CTRL_2_1_SZ                                           12

#define TX_ACK_POLICY_2_2_MSK                                        0x00000003
#define TX_ACK_POLICY_2_2_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_2_2_SFT                                        0
#define TX_ACK_POLICY_2_2_HI                                         1
#define TX_ACK_POLICY_2_2_SZ                                         2

#define TX_SEQ_CTRL_2_2_MSK                                          0x00000fff
#define TX_SEQ_CTRL_2_2_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_2_2_SFT                                          0
#define TX_SEQ_CTRL_2_2_HI                                           11
#define TX_SEQ_CTRL_2_2_SZ                                           12

#define TX_ACK_POLICY_2_3_MSK                                        0x00000003
#define TX_ACK_POLICY_2_3_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_2_3_SFT                                        0
#define TX_ACK_POLICY_2_3_HI                                         1
#define TX_ACK_POLICY_2_3_SZ                                         2

#define TX_SEQ_CTRL_2_3_MSK                                          0x00000fff
#define TX_SEQ_CTRL_2_3_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_2_3_SFT                                          0
#define TX_SEQ_CTRL_2_3_HI                                           11
#define TX_SEQ_CTRL_2_3_SZ                                           12

#define TX_ACK_POLICY_2_4_MSK                                        0x00000003
#define TX_ACK_POLICY_2_4_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_2_4_SFT                                        0
#define TX_ACK_POLICY_2_4_HI                                         1
#define TX_ACK_POLICY_2_4_SZ                                         2

#define TX_SEQ_CTRL_2_4_MSK                                          0x00000fff
#define TX_SEQ_CTRL_2_4_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_2_4_SFT                                          0
#define TX_SEQ_CTRL_2_4_HI                                           11
#define TX_SEQ_CTRL_2_4_SZ                                           12

#define TX_ACK_POLICY_2_5_MSK                                        0x00000003
#define TX_ACK_POLICY_2_5_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_2_5_SFT                                        0
#define TX_ACK_POLICY_2_5_HI                                         1
#define TX_ACK_POLICY_2_5_SZ                                         2

#define TX_SEQ_CTRL_2_5_MSK                                          0x00000fff
#define TX_SEQ_CTRL_2_5_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_2_5_SFT                                          0
#define TX_SEQ_CTRL_2_5_HI                                           11
#define TX_SEQ_CTRL_2_5_SZ                                           12

#define TX_ACK_POLICY_2_6_MSK                                        0x00000003
#define TX_ACK_POLICY_2_6_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_2_6_SFT                                        0
#define TX_ACK_POLICY_2_6_HI                                         1
#define TX_ACK_POLICY_2_6_SZ                                         2

#define TX_SEQ_CTRL_2_6_MSK                                          0x00000fff
#define TX_SEQ_CTRL_2_6_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_2_6_SFT                                          0
#define TX_SEQ_CTRL_2_6_HI                                           11
#define TX_SEQ_CTRL_2_6_SZ                                           12

#define TX_ACK_POLICY_2_7_MSK                                        0x00000003
#define TX_ACK_POLICY_2_7_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_2_7_SFT                                        0
#define TX_ACK_POLICY_2_7_HI                                         1
#define TX_ACK_POLICY_2_7_SZ                                         2

#define TX_SEQ_CTRL_2_7_MSK                                          0x00000fff
#define TX_SEQ_CTRL_2_7_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_2_7_SFT                                          0
#define TX_SEQ_CTRL_2_7_HI                                           11
#define TX_SEQ_CTRL_2_7_SZ                                           12

#define VALID3_MSK                                                   0x00000001
#define VALID3_I_MSK                                                 0xfffffffe
#define VALID3_SFT                                                   0
#define VALID3_HI                                                    0
#define VALID3_SZ                                                    1

#define PEER_QOS_EN3_MSK                                             0x00000002
#define PEER_QOS_EN3_I_MSK                                           0xfffffffd
#define PEER_QOS_EN3_SFT                                             1
#define PEER_QOS_EN3_HI                                              1
#define PEER_QOS_EN3_SZ                                              1

#define PEER_OP_MODE3_MSK                                            0x0000000c
#define PEER_OP_MODE3_I_MSK                                          0xfffffff3
#define PEER_OP_MODE3_SFT                                            2
#define PEER_OP_MODE3_HI                                             3
#define PEER_OP_MODE3_SZ                                             2

#define PEER_HT_MODE3_MSK                                            0x00000030
#define PEER_HT_MODE3_I_MSK                                          0xffffffcf
#define PEER_HT_MODE3_SFT                                            4
#define PEER_HT_MODE3_HI                                             5
#define PEER_HT_MODE3_SZ                                             2

#define PEER_MAC3_31_0_MSK                                           0xffffffff
#define PEER_MAC3_31_0_I_MSK                                         0x00000000
#define PEER_MAC3_31_0_SFT                                           0
#define PEER_MAC3_31_0_HI                                            31
#define PEER_MAC3_31_0_SZ                                            32

#define PEER_MAC3_47_32_MSK                                          0x0000ffff
#define PEER_MAC3_47_32_I_MSK                                        0xffff0000
#define PEER_MAC3_47_32_SFT                                          0
#define PEER_MAC3_47_32_HI                                           15
#define PEER_MAC3_47_32_SZ                                           16

#define TX_ACK_POLICY_3_0_MSK                                        0x00000003
#define TX_ACK_POLICY_3_0_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_3_0_SFT                                        0
#define TX_ACK_POLICY_3_0_HI                                         1
#define TX_ACK_POLICY_3_0_SZ                                         2

#define TX_SEQ_CTRL_3_0_MSK                                          0x00000fff
#define TX_SEQ_CTRL_3_0_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_3_0_SFT                                          0
#define TX_SEQ_CTRL_3_0_HI                                           11
#define TX_SEQ_CTRL_3_0_SZ                                           12

#define TX_ACK_POLICY_3_1_MSK                                        0x00000003
#define TX_ACK_POLICY_3_1_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_3_1_SFT                                        0
#define TX_ACK_POLICY_3_1_HI                                         1
#define TX_ACK_POLICY_3_1_SZ                                         2

#define TX_SEQ_CTRL_3_1_MSK                                          0x00000fff
#define TX_SEQ_CTRL_3_1_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_3_1_SFT                                          0
#define TX_SEQ_CTRL_3_1_HI                                           11
#define TX_SEQ_CTRL_3_1_SZ                                           12

#define TX_ACK_POLICY_3_2_MSK                                        0x00000003
#define TX_ACK_POLICY_3_2_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_3_2_SFT                                        0
#define TX_ACK_POLICY_3_2_HI                                         1
#define TX_ACK_POLICY_3_2_SZ                                         2

#define TX_SEQ_CTRL_3_2_MSK                                          0x00000fff
#define TX_SEQ_CTRL_3_2_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_3_2_SFT                                          0
#define TX_SEQ_CTRL_3_2_HI                                           11
#define TX_SEQ_CTRL_3_2_SZ                                           12

#define TX_ACK_POLICY_3_3_MSK                                        0x00000003
#define TX_ACK_POLICY_3_3_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_3_3_SFT                                        0
#define TX_ACK_POLICY_3_3_HI                                         1
#define TX_ACK_POLICY_3_3_SZ                                         2

#define TX_SEQ_CTRL_3_3_MSK                                          0x00000fff
#define TX_SEQ_CTRL_3_3_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_3_3_SFT                                          0
#define TX_SEQ_CTRL_3_3_HI                                           11
#define TX_SEQ_CTRL_3_3_SZ                                           12

#define TX_ACK_POLICY_3_4_MSK                                        0x00000003
#define TX_ACK_POLICY_3_4_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_3_4_SFT                                        0
#define TX_ACK_POLICY_3_4_HI                                         1
#define TX_ACK_POLICY_3_4_SZ                                         2

#define TX_SEQ_CTRL_3_4_MSK                                          0x00000fff
#define TX_SEQ_CTRL_3_4_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_3_4_SFT                                          0
#define TX_SEQ_CTRL_3_4_HI                                           11
#define TX_SEQ_CTRL_3_4_SZ                                           12

#define TX_ACK_POLICY_3_5_MSK                                        0x00000003
#define TX_ACK_POLICY_3_5_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_3_5_SFT                                        0
#define TX_ACK_POLICY_3_5_HI                                         1
#define TX_ACK_POLICY_3_5_SZ                                         2

#define TX_SEQ_CTRL_3_5_MSK                                          0x00000fff
#define TX_SEQ_CTRL_3_5_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_3_5_SFT                                          0
#define TX_SEQ_CTRL_3_5_HI                                           11
#define TX_SEQ_CTRL_3_5_SZ                                           12

#define TX_ACK_POLICY_3_6_MSK                                        0x00000003
#define TX_ACK_POLICY_3_6_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_3_6_SFT                                        0
#define TX_ACK_POLICY_3_6_HI                                         1
#define TX_ACK_POLICY_3_6_SZ                                         2

#define TX_SEQ_CTRL_3_6_MSK                                          0x00000fff
#define TX_SEQ_CTRL_3_6_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_3_6_SFT                                          0
#define TX_SEQ_CTRL_3_6_HI                                           11
#define TX_SEQ_CTRL_3_6_SZ                                           12

#define TX_ACK_POLICY_3_7_MSK                                        0x00000003
#define TX_ACK_POLICY_3_7_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_3_7_SFT                                        0
#define TX_ACK_POLICY_3_7_HI                                         1
#define TX_ACK_POLICY_3_7_SZ                                         2

#define TX_SEQ_CTRL_3_7_MSK                                          0x00000fff
#define TX_SEQ_CTRL_3_7_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_3_7_SFT                                          0
#define TX_SEQ_CTRL_3_7_HI                                           11
#define TX_SEQ_CTRL_3_7_SZ                                           12

#define VALID4_MSK                                                   0x00000001
#define VALID4_I_MSK                                                 0xfffffffe
#define VALID4_SFT                                                   0
#define VALID4_HI                                                    0
#define VALID4_SZ                                                    1

#define PEER_QOS_EN4_MSK                                             0x00000002
#define PEER_QOS_EN4_I_MSK                                           0xfffffffd
#define PEER_QOS_EN4_SFT                                             1
#define PEER_QOS_EN4_HI                                              1
#define PEER_QOS_EN4_SZ                                              1

#define PEER_OP_MODE4_MSK                                            0x0000000c
#define PEER_OP_MODE4_I_MSK                                          0xfffffff3
#define PEER_OP_MODE4_SFT                                            2
#define PEER_OP_MODE4_HI                                             3
#define PEER_OP_MODE4_SZ                                             2

#define PEER_HT_MODE4_MSK                                            0x00000030
#define PEER_HT_MODE4_I_MSK                                          0xffffffcf
#define PEER_HT_MODE4_SFT                                            4
#define PEER_HT_MODE4_HI                                             5
#define PEER_HT_MODE4_SZ                                             2

#define PEER_MAC4_31_0_MSK                                           0xffffffff
#define PEER_MAC4_31_0_I_MSK                                         0x00000000
#define PEER_MAC4_31_0_SFT                                           0
#define PEER_MAC4_31_0_HI                                            31
#define PEER_MAC4_31_0_SZ                                            32

#define PEER_MAC4_47_32_MSK                                          0x0000ffff
#define PEER_MAC4_47_32_I_MSK                                        0xffff0000
#define PEER_MAC4_47_32_SFT                                          0
#define PEER_MAC4_47_32_HI                                           15
#define PEER_MAC4_47_32_SZ                                           16

#define TX_ACK_POLICY_4_0_MSK                                        0x00000003
#define TX_ACK_POLICY_4_0_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_4_0_SFT                                        0
#define TX_ACK_POLICY_4_0_HI                                         1
#define TX_ACK_POLICY_4_0_SZ                                         2

#define TX_SEQ_CTRL_4_0_MSK                                          0x00000fff
#define TX_SEQ_CTRL_4_0_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_4_0_SFT                                          0
#define TX_SEQ_CTRL_4_0_HI                                           11
#define TX_SEQ_CTRL_4_0_SZ                                           12

#define TX_ACK_POLICY_4_1_MSK                                        0x00000003
#define TX_ACK_POLICY_4_1_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_4_1_SFT                                        0
#define TX_ACK_POLICY_4_1_HI                                         1
#define TX_ACK_POLICY_4_1_SZ                                         2

#define TX_SEQ_CTRL_4_1_MSK                                          0x00000fff
#define TX_SEQ_CTRL_4_1_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_4_1_SFT                                          0
#define TX_SEQ_CTRL_4_1_HI                                           11
#define TX_SEQ_CTRL_4_1_SZ                                           12

#define TX_ACK_POLICY_4_2_MSK                                        0x00000003
#define TX_ACK_POLICY_4_2_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_4_2_SFT                                        0
#define TX_ACK_POLICY_4_2_HI                                         1
#define TX_ACK_POLICY_4_2_SZ                                         2

#define TX_SEQ_CTRL_4_2_MSK                                          0x00000fff
#define TX_SEQ_CTRL_4_2_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_4_2_SFT                                          0
#define TX_SEQ_CTRL_4_2_HI                                           11
#define TX_SEQ_CTRL_4_2_SZ                                           12

#define TX_ACK_POLICY_4_3_MSK                                        0x00000003
#define TX_ACK_POLICY_4_3_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_4_3_SFT                                        0
#define TX_ACK_POLICY_4_3_HI                                         1
#define TX_ACK_POLICY_4_3_SZ                                         2

#define TX_SEQ_CTRL_4_3_MSK                                          0x00000fff
#define TX_SEQ_CTRL_4_3_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_4_3_SFT                                          0
#define TX_SEQ_CTRL_4_3_HI                                           11
#define TX_SEQ_CTRL_4_3_SZ                                           12

#define TX_ACK_POLICY_4_4_MSK                                        0x00000003
#define TX_ACK_POLICY_4_4_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_4_4_SFT                                        0
#define TX_ACK_POLICY_4_4_HI                                         1
#define TX_ACK_POLICY_4_4_SZ                                         2

#define TX_SEQ_CTRL_4_4_MSK                                          0x00000fff
#define TX_SEQ_CTRL_4_4_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_4_4_SFT                                          0
#define TX_SEQ_CTRL_4_4_HI                                           11
#define TX_SEQ_CTRL_4_4_SZ                                           12

#define TX_ACK_POLICY_4_5_MSK                                        0x00000003
#define TX_ACK_POLICY_4_5_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_4_5_SFT                                        0
#define TX_ACK_POLICY_4_5_HI                                         1
#define TX_ACK_POLICY_4_5_SZ                                         2

#define TX_SEQ_CTRL_4_5_MSK                                          0x00000fff
#define TX_SEQ_CTRL_4_5_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_4_5_SFT                                          0
#define TX_SEQ_CTRL_4_5_HI                                           11
#define TX_SEQ_CTRL_4_5_SZ                                           12

#define TX_ACK_POLICY_4_6_MSK                                        0x00000003
#define TX_ACK_POLICY_4_6_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_4_6_SFT                                        0
#define TX_ACK_POLICY_4_6_HI                                         1
#define TX_ACK_POLICY_4_6_SZ                                         2

#define TX_SEQ_CTRL_4_6_MSK                                          0x00000fff
#define TX_SEQ_CTRL_4_6_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_4_6_SFT                                          0
#define TX_SEQ_CTRL_4_6_HI                                           11
#define TX_SEQ_CTRL_4_6_SZ                                           12

#define TX_ACK_POLICY_4_7_MSK                                        0x00000003
#define TX_ACK_POLICY_4_7_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_4_7_SFT                                        0
#define TX_ACK_POLICY_4_7_HI                                         1
#define TX_ACK_POLICY_4_7_SZ                                         2

#define TX_SEQ_CTRL_4_7_MSK                                          0x00000fff
#define TX_SEQ_CTRL_4_7_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_4_7_SFT                                          0
#define TX_SEQ_CTRL_4_7_HI                                           11
#define TX_SEQ_CTRL_4_7_SZ                                           12

#define VALID5_MSK                                                   0x00000001
#define VALID5_I_MSK                                                 0xfffffffe
#define VALID5_SFT                                                   0
#define VALID5_HI                                                    0
#define VALID5_SZ                                                    1

#define PEER_QOS_EN5_MSK                                             0x00000002
#define PEER_QOS_EN5_I_MSK                                           0xfffffffd
#define PEER_QOS_EN5_SFT                                             1
#define PEER_QOS_EN5_HI                                              1
#define PEER_QOS_EN5_SZ                                              1

#define PEER_OP_MODE5_MSK                                            0x0000000c
#define PEER_OP_MODE5_I_MSK                                          0xfffffff3
#define PEER_OP_MODE5_SFT                                            2
#define PEER_OP_MODE5_HI                                             3
#define PEER_OP_MODE5_SZ                                             2

#define PEER_HT_MODE5_MSK                                            0x00000030
#define PEER_HT_MODE5_I_MSK                                          0xffffffcf
#define PEER_HT_MODE5_SFT                                            4
#define PEER_HT_MODE5_HI                                             5
#define PEER_HT_MODE5_SZ                                             2

#define PEER_MAC5_31_0_MSK                                           0xffffffff
#define PEER_MAC5_31_0_I_MSK                                         0x00000000
#define PEER_MAC5_31_0_SFT                                           0
#define PEER_MAC5_31_0_HI                                            31
#define PEER_MAC5_31_0_SZ                                            32

#define PEER_MAC5_47_32_MSK                                          0x0000ffff
#define PEER_MAC5_47_32_I_MSK                                        0xffff0000
#define PEER_MAC5_47_32_SFT                                          0
#define PEER_MAC5_47_32_HI                                           15
#define PEER_MAC5_47_32_SZ                                           16

#define TX_ACK_POLICY_5_0_MSK                                        0x00000003
#define TX_ACK_POLICY_5_0_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_5_0_SFT                                        0
#define TX_ACK_POLICY_5_0_HI                                         1
#define TX_ACK_POLICY_5_0_SZ                                         2

#define TX_SEQ_CTRL_5_0_MSK                                          0x00000fff
#define TX_SEQ_CTRL_5_0_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_5_0_SFT                                          0
#define TX_SEQ_CTRL_5_0_HI                                           11
#define TX_SEQ_CTRL_5_0_SZ                                           12

#define TX_ACK_POLICY_5_1_MSK                                        0x00000003
#define TX_ACK_POLICY_5_1_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_5_1_SFT                                        0
#define TX_ACK_POLICY_5_1_HI                                         1
#define TX_ACK_POLICY_5_1_SZ                                         2

#define TX_SEQ_CTRL_5_1_MSK                                          0x00000fff
#define TX_SEQ_CTRL_5_1_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_5_1_SFT                                          0
#define TX_SEQ_CTRL_5_1_HI                                           11
#define TX_SEQ_CTRL_5_1_SZ                                           12

#define TX_ACK_POLICY_5_2_MSK                                        0x00000003
#define TX_ACK_POLICY_5_2_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_5_2_SFT                                        0
#define TX_ACK_POLICY_5_2_HI                                         1
#define TX_ACK_POLICY_5_2_SZ                                         2

#define TX_SEQ_CTRL_5_2_MSK                                          0x00000fff
#define TX_SEQ_CTRL_5_2_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_5_2_SFT                                          0
#define TX_SEQ_CTRL_5_2_HI                                           11
#define TX_SEQ_CTRL_5_2_SZ                                           12

#define TX_ACK_POLICY_5_3_MSK                                        0x00000003
#define TX_ACK_POLICY_5_3_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_5_3_SFT                                        0
#define TX_ACK_POLICY_5_3_HI                                         1
#define TX_ACK_POLICY_5_3_SZ                                         2

#define TX_SEQ_CTRL_5_3_MSK                                          0x00000fff
#define TX_SEQ_CTRL_5_3_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_5_3_SFT                                          0
#define TX_SEQ_CTRL_5_3_HI                                           11
#define TX_SEQ_CTRL_5_3_SZ                                           12

#define TX_ACK_POLICY_5_4_MSK                                        0x00000003
#define TX_ACK_POLICY_5_4_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_5_4_SFT                                        0
#define TX_ACK_POLICY_5_4_HI                                         1
#define TX_ACK_POLICY_5_4_SZ                                         2

#define TX_SEQ_CTRL_5_4_MSK                                          0x00000fff
#define TX_SEQ_CTRL_5_4_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_5_4_SFT                                          0
#define TX_SEQ_CTRL_5_4_HI                                           11
#define TX_SEQ_CTRL_5_4_SZ                                           12

#define TX_ACK_POLICY_5_5_MSK                                        0x00000003
#define TX_ACK_POLICY_5_5_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_5_5_SFT                                        0
#define TX_ACK_POLICY_5_5_HI                                         1
#define TX_ACK_POLICY_5_5_SZ                                         2

#define TX_SEQ_CTRL_5_5_MSK                                          0x00000fff
#define TX_SEQ_CTRL_5_5_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_5_5_SFT                                          0
#define TX_SEQ_CTRL_5_5_HI                                           11
#define TX_SEQ_CTRL_5_5_SZ                                           12

#define TX_ACK_POLICY_5_6_MSK                                        0x00000003
#define TX_ACK_POLICY_5_6_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_5_6_SFT                                        0
#define TX_ACK_POLICY_5_6_HI                                         1
#define TX_ACK_POLICY_5_6_SZ                                         2

#define TX_SEQ_CTRL_5_6_MSK                                          0x00000fff
#define TX_SEQ_CTRL_5_6_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_5_6_SFT                                          0
#define TX_SEQ_CTRL_5_6_HI                                           11
#define TX_SEQ_CTRL_5_6_SZ                                           12

#define TX_ACK_POLICY_5_7_MSK                                        0x00000003
#define TX_ACK_POLICY_5_7_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_5_7_SFT                                        0
#define TX_ACK_POLICY_5_7_HI                                         1
#define TX_ACK_POLICY_5_7_SZ                                         2

#define TX_SEQ_CTRL_5_7_MSK                                          0x00000fff
#define TX_SEQ_CTRL_5_7_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_5_7_SFT                                          0
#define TX_SEQ_CTRL_5_7_HI                                           11
#define TX_SEQ_CTRL_5_7_SZ                                           12

#define VALID6_MSK                                                   0x00000001
#define VALID6_I_MSK                                                 0xfffffffe
#define VALID6_SFT                                                   0
#define VALID6_HI                                                    0
#define VALID6_SZ                                                    1

#define PEER_QOS_EN6_MSK                                             0x00000002
#define PEER_QOS_EN6_I_MSK                                           0xfffffffd
#define PEER_QOS_EN6_SFT                                             1
#define PEER_QOS_EN6_HI                                              1
#define PEER_QOS_EN6_SZ                                              1

#define PEER_OP_MODE6_MSK                                            0x0000000c
#define PEER_OP_MODE6_I_MSK                                          0xfffffff3
#define PEER_OP_MODE6_SFT                                            2
#define PEER_OP_MODE6_HI                                             3
#define PEER_OP_MODE6_SZ                                             2

#define PEER_HT_MODE6_MSK                                            0x00000030
#define PEER_HT_MODE6_I_MSK                                          0xffffffcf
#define PEER_HT_MODE6_SFT                                            4
#define PEER_HT_MODE6_HI                                             5
#define PEER_HT_MODE6_SZ                                             2

#define PEER_MAC6_31_0_MSK                                           0xffffffff
#define PEER_MAC6_31_0_I_MSK                                         0x00000000
#define PEER_MAC6_31_0_SFT                                           0
#define PEER_MAC6_31_0_HI                                            31
#define PEER_MAC6_31_0_SZ                                            32

#define PEER_MAC6_47_32_MSK                                          0x0000ffff
#define PEER_MAC6_47_32_I_MSK                                        0xffff0000
#define PEER_MAC6_47_32_SFT                                          0
#define PEER_MAC6_47_32_HI                                           15
#define PEER_MAC6_47_32_SZ                                           16

#define TX_ACK_POLICY_6_0_MSK                                        0x00000003
#define TX_ACK_POLICY_6_0_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_6_0_SFT                                        0
#define TX_ACK_POLICY_6_0_HI                                         1
#define TX_ACK_POLICY_6_0_SZ                                         2

#define TX_SEQ_CTRL_6_0_MSK                                          0x00000fff
#define TX_SEQ_CTRL_6_0_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_6_0_SFT                                          0
#define TX_SEQ_CTRL_6_0_HI                                           11
#define TX_SEQ_CTRL_6_0_SZ                                           12

#define TX_ACK_POLICY_6_1_MSK                                        0x00000003
#define TX_ACK_POLICY_6_1_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_6_1_SFT                                        0
#define TX_ACK_POLICY_6_1_HI                                         1
#define TX_ACK_POLICY_6_1_SZ                                         2

#define TX_SEQ_CTRL_6_1_MSK                                          0x00000fff
#define TX_SEQ_CTRL_6_1_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_6_1_SFT                                          0
#define TX_SEQ_CTRL_6_1_HI                                           11
#define TX_SEQ_CTRL_6_1_SZ                                           12

#define TX_ACK_POLICY_6_2_MSK                                        0x00000003
#define TX_ACK_POLICY_6_2_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_6_2_SFT                                        0
#define TX_ACK_POLICY_6_2_HI                                         1
#define TX_ACK_POLICY_6_2_SZ                                         2

#define TX_SEQ_CTRL_6_2_MSK                                          0x00000fff
#define TX_SEQ_CTRL_6_2_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_6_2_SFT                                          0
#define TX_SEQ_CTRL_6_2_HI                                           11
#define TX_SEQ_CTRL_6_2_SZ                                           12

#define TX_ACK_POLICY_6_3_MSK                                        0x00000003
#define TX_ACK_POLICY_6_3_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_6_3_SFT                                        0
#define TX_ACK_POLICY_6_3_HI                                         1
#define TX_ACK_POLICY_6_3_SZ                                         2

#define TX_SEQ_CTRL_6_3_MSK                                          0x00000fff
#define TX_SEQ_CTRL_6_3_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_6_3_SFT                                          0
#define TX_SEQ_CTRL_6_3_HI                                           11
#define TX_SEQ_CTRL_6_3_SZ                                           12

#define TX_ACK_POLICY_6_4_MSK                                        0x00000003
#define TX_ACK_POLICY_6_4_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_6_4_SFT                                        0
#define TX_ACK_POLICY_6_4_HI                                         1
#define TX_ACK_POLICY_6_4_SZ                                         2

#define TX_SEQ_CTRL_6_4_MSK                                          0x00000fff
#define TX_SEQ_CTRL_6_4_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_6_4_SFT                                          0
#define TX_SEQ_CTRL_6_4_HI                                           11
#define TX_SEQ_CTRL_6_4_SZ                                           12

#define TX_ACK_POLICY_6_5_MSK                                        0x00000003
#define TX_ACK_POLICY_6_5_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_6_5_SFT                                        0
#define TX_ACK_POLICY_6_5_HI                                         1
#define TX_ACK_POLICY_6_5_SZ                                         2

#define TX_SEQ_CTRL_6_5_MSK                                          0x00000fff
#define TX_SEQ_CTRL_6_5_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_6_5_SFT                                          0
#define TX_SEQ_CTRL_6_5_HI                                           11
#define TX_SEQ_CTRL_6_5_SZ                                           12

#define TX_ACK_POLICY_6_6_MSK                                        0x00000003
#define TX_ACK_POLICY_6_6_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_6_6_SFT                                        0
#define TX_ACK_POLICY_6_6_HI                                         1
#define TX_ACK_POLICY_6_6_SZ                                         2

#define TX_SEQ_CTRL_6_6_MSK                                          0x00000fff
#define TX_SEQ_CTRL_6_6_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_6_6_SFT                                          0
#define TX_SEQ_CTRL_6_6_HI                                           11
#define TX_SEQ_CTRL_6_6_SZ                                           12

#define TX_ACK_POLICY_6_7_MSK                                        0x00000003
#define TX_ACK_POLICY_6_7_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_6_7_SFT                                        0
#define TX_ACK_POLICY_6_7_HI                                         1
#define TX_ACK_POLICY_6_7_SZ                                         2

#define TX_SEQ_CTRL_6_7_MSK                                          0x00000fff
#define TX_SEQ_CTRL_6_7_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_6_7_SFT                                          0
#define TX_SEQ_CTRL_6_7_HI                                           11
#define TX_SEQ_CTRL_6_7_SZ                                           12

#define VALID7_MSK                                                   0x00000001
#define VALID7_I_MSK                                                 0xfffffffe
#define VALID7_SFT                                                   0
#define VALID7_HI                                                    0
#define VALID7_SZ                                                    1

#define PEER_QOS_EN7_MSK                                             0x00000002
#define PEER_QOS_EN7_I_MSK                                           0xfffffffd
#define PEER_QOS_EN7_SFT                                             1
#define PEER_QOS_EN7_HI                                              1
#define PEER_QOS_EN7_SZ                                              1

#define PEER_OP_MODE7_MSK                                            0x0000000c
#define PEER_OP_MODE7_I_MSK                                          0xfffffff3
#define PEER_OP_MODE7_SFT                                            2
#define PEER_OP_MODE7_HI                                             3
#define PEER_OP_MODE7_SZ                                             2

#define PEER_HT_MODE7_MSK                                            0x00000030
#define PEER_HT_MODE7_I_MSK                                          0xffffffcf
#define PEER_HT_MODE7_SFT                                            4
#define PEER_HT_MODE7_HI                                             5
#define PEER_HT_MODE7_SZ                                             2

#define PEER_MAC7_31_0_MSK                                           0xffffffff
#define PEER_MAC7_31_0_I_MSK                                         0x00000000
#define PEER_MAC7_31_0_SFT                                           0
#define PEER_MAC7_31_0_HI                                            31
#define PEER_MAC7_31_0_SZ                                            32

#define PEER_MAC7_47_32_MSK                                          0x0000ffff
#define PEER_MAC7_47_32_I_MSK                                        0xffff0000
#define PEER_MAC7_47_32_SFT                                          0
#define PEER_MAC7_47_32_HI                                           15
#define PEER_MAC7_47_32_SZ                                           16

#define TX_ACK_POLICY_7_0_MSK                                        0x00000003
#define TX_ACK_POLICY_7_0_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_7_0_SFT                                        0
#define TX_ACK_POLICY_7_0_HI                                         1
#define TX_ACK_POLICY_7_0_SZ                                         2

#define TX_SEQ_CTRL_7_0_MSK                                          0x00000fff
#define TX_SEQ_CTRL_7_0_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_7_0_SFT                                          0
#define TX_SEQ_CTRL_7_0_HI                                           11
#define TX_SEQ_CTRL_7_0_SZ                                           12

#define TX_ACK_POLICY_7_1_MSK                                        0x00000003
#define TX_ACK_POLICY_7_1_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_7_1_SFT                                        0
#define TX_ACK_POLICY_7_1_HI                                         1
#define TX_ACK_POLICY_7_1_SZ                                         2

#define TX_SEQ_CTRL_7_1_MSK                                          0x00000fff
#define TX_SEQ_CTRL_7_1_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_7_1_SFT                                          0
#define TX_SEQ_CTRL_7_1_HI                                           11
#define TX_SEQ_CTRL_7_1_SZ                                           12

#define TX_ACK_POLICY_7_2_MSK                                        0x00000003
#define TX_ACK_POLICY_7_2_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_7_2_SFT                                        0
#define TX_ACK_POLICY_7_2_HI                                         1
#define TX_ACK_POLICY_7_2_SZ                                         2

#define TX_SEQ_CTRL_7_2_MSK                                          0x00000fff
#define TX_SEQ_CTRL_7_2_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_7_2_SFT                                          0
#define TX_SEQ_CTRL_7_2_HI                                           11
#define TX_SEQ_CTRL_7_2_SZ                                           12

#define TX_ACK_POLICY_7_3_MSK                                        0x00000003
#define TX_ACK_POLICY_7_3_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_7_3_SFT                                        0
#define TX_ACK_POLICY_7_3_HI                                         1
#define TX_ACK_POLICY_7_3_SZ                                         2

#define TX_SEQ_CTRL_7_3_MSK                                          0x00000fff
#define TX_SEQ_CTRL_7_3_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_7_3_SFT                                          0
#define TX_SEQ_CTRL_7_3_HI                                           11
#define TX_SEQ_CTRL_7_3_SZ                                           12

#define TX_ACK_POLICY_7_4_MSK                                        0x00000003
#define TX_ACK_POLICY_7_4_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_7_4_SFT                                        0
#define TX_ACK_POLICY_7_4_HI                                         1
#define TX_ACK_POLICY_7_4_SZ                                         2

#define TX_SEQ_CTRL_7_4_MSK                                          0x00000fff
#define TX_SEQ_CTRL_7_4_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_7_4_SFT                                          0
#define TX_SEQ_CTRL_7_4_HI                                           11
#define TX_SEQ_CTRL_7_4_SZ                                           12

#define TX_ACK_POLICY_7_5_MSK                                        0x00000003
#define TX_ACK_POLICY_7_5_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_7_5_SFT                                        0
#define TX_ACK_POLICY_7_5_HI                                         1
#define TX_ACK_POLICY_7_5_SZ                                         2

#define TX_SEQ_CTRL_7_5_MSK                                          0x00000fff
#define TX_SEQ_CTRL_7_5_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_7_5_SFT                                          0
#define TX_SEQ_CTRL_7_5_HI                                           11
#define TX_SEQ_CTRL_7_5_SZ                                           12

#define TX_ACK_POLICY_7_6_MSK                                        0x00000003
#define TX_ACK_POLICY_7_6_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_7_6_SFT                                        0
#define TX_ACK_POLICY_7_6_HI                                         1
#define TX_ACK_POLICY_7_6_SZ                                         2

#define TX_SEQ_CTRL_7_6_MSK                                          0x00000fff
#define TX_SEQ_CTRL_7_6_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_7_6_SFT                                          0
#define TX_SEQ_CTRL_7_6_HI                                           11
#define TX_SEQ_CTRL_7_6_SZ                                           12

#define TX_ACK_POLICY_7_7_MSK                                        0x00000003
#define TX_ACK_POLICY_7_7_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_7_7_SFT                                        0
#define TX_ACK_POLICY_7_7_HI                                         1
#define TX_ACK_POLICY_7_7_SZ                                         2

#define TX_SEQ_CTRL_7_7_MSK                                          0x00000fff
#define TX_SEQ_CTRL_7_7_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_7_7_SFT                                          0
#define TX_SEQ_CTRL_7_7_HI                                           11
#define TX_SEQ_CTRL_7_7_SZ                                           12

#define VALID8_MSK                                                   0x00000001
#define VALID8_I_MSK                                                 0xfffffffe
#define VALID8_SFT                                                   0
#define VALID8_HI                                                    0
#define VALID8_SZ                                                    1

#define PEER_QOS_EN8_MSK                                             0x00000002
#define PEER_QOS_EN8_I_MSK                                           0xfffffffd
#define PEER_QOS_EN8_SFT                                             1
#define PEER_QOS_EN8_HI                                              1
#define PEER_QOS_EN8_SZ                                              1

#define PEER_OP_MODE8_MSK                                            0x0000000c
#define PEER_OP_MODE8_I_MSK                                          0xfffffff3
#define PEER_OP_MODE8_SFT                                            2
#define PEER_OP_MODE8_HI                                             3
#define PEER_OP_MODE8_SZ                                             2

#define PEER_HT_MODE8_MSK                                            0x00000030
#define PEER_HT_MODE8_I_MSK                                          0xffffffcf
#define PEER_HT_MODE8_SFT                                            4
#define PEER_HT_MODE8_HI                                             5
#define PEER_HT_MODE8_SZ                                             2

#define PEER_MAC8_31_0_MSK                                           0xffffffff
#define PEER_MAC8_31_0_I_MSK                                         0x00000000
#define PEER_MAC8_31_0_SFT                                           0
#define PEER_MAC8_31_0_HI                                            31
#define PEER_MAC8_31_0_SZ                                            32

#define PEER_MAC8_47_32_MSK                                          0x0000ffff
#define PEER_MAC8_47_32_I_MSK                                        0xffff0000
#define PEER_MAC8_47_32_SFT                                          0
#define PEER_MAC8_47_32_HI                                           15
#define PEER_MAC8_47_32_SZ                                           16

#define TX_ACK_POLICY_8_0_MSK                                        0x00000003
#define TX_ACK_POLICY_8_0_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_8_0_SFT                                        0
#define TX_ACK_POLICY_8_0_HI                                         1
#define TX_ACK_POLICY_8_0_SZ                                         2

#define TX_SEQ_CTRL_8_0_MSK                                          0x00000fff
#define TX_SEQ_CTRL_8_0_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_8_0_SFT                                          0
#define TX_SEQ_CTRL_8_0_HI                                           11
#define TX_SEQ_CTRL_8_0_SZ                                           12

#define TX_ACK_POLICY_8_1_MSK                                        0x00000003
#define TX_ACK_POLICY_8_1_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_8_1_SFT                                        0
#define TX_ACK_POLICY_8_1_HI                                         1
#define TX_ACK_POLICY_8_1_SZ                                         2

#define TX_SEQ_CTRL_8_1_MSK                                          0x00000fff
#define TX_SEQ_CTRL_8_1_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_8_1_SFT                                          0
#define TX_SEQ_CTRL_8_1_HI                                           11
#define TX_SEQ_CTRL_8_1_SZ                                           12

#define TX_ACK_POLICY_8_2_MSK                                        0x00000003
#define TX_ACK_POLICY_8_2_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_8_2_SFT                                        0
#define TX_ACK_POLICY_8_2_HI                                         1
#define TX_ACK_POLICY_8_2_SZ                                         2

#define TX_SEQ_CTRL_8_2_MSK                                          0x00000fff
#define TX_SEQ_CTRL_8_2_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_8_2_SFT                                          0
#define TX_SEQ_CTRL_8_2_HI                                           11
#define TX_SEQ_CTRL_8_2_SZ                                           12

#define TX_ACK_POLICY_8_3_MSK                                        0x00000003
#define TX_ACK_POLICY_8_3_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_8_3_SFT                                        0
#define TX_ACK_POLICY_8_3_HI                                         1
#define TX_ACK_POLICY_8_3_SZ                                         2

#define TX_SEQ_CTRL_8_3_MSK                                          0x00000fff
#define TX_SEQ_CTRL_8_3_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_8_3_SFT                                          0
#define TX_SEQ_CTRL_8_3_HI                                           11
#define TX_SEQ_CTRL_8_3_SZ                                           12

#define TX_ACK_POLICY_8_4_MSK                                        0x00000003
#define TX_ACK_POLICY_8_4_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_8_4_SFT                                        0
#define TX_ACK_POLICY_8_4_HI                                         1
#define TX_ACK_POLICY_8_4_SZ                                         2

#define TX_SEQ_CTRL_8_4_MSK                                          0x00000fff
#define TX_SEQ_CTRL_8_4_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_8_4_SFT                                          0
#define TX_SEQ_CTRL_8_4_HI                                           11
#define TX_SEQ_CTRL_8_4_SZ                                           12

#define TX_ACK_POLICY_8_5_MSK                                        0x00000003
#define TX_ACK_POLICY_8_5_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_8_5_SFT                                        0
#define TX_ACK_POLICY_8_5_HI                                         1
#define TX_ACK_POLICY_8_5_SZ                                         2

#define TX_SEQ_CTRL_8_5_MSK                                          0x00000fff
#define TX_SEQ_CTRL_8_5_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_8_5_SFT                                          0
#define TX_SEQ_CTRL_8_5_HI                                           11
#define TX_SEQ_CTRL_8_5_SZ                                           12

#define TX_ACK_POLICY_8_6_MSK                                        0x00000003
#define TX_ACK_POLICY_8_6_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_8_6_SFT                                        0
#define TX_ACK_POLICY_8_6_HI                                         1
#define TX_ACK_POLICY_8_6_SZ                                         2

#define TX_SEQ_CTRL_8_6_MSK                                          0x00000fff
#define TX_SEQ_CTRL_8_6_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_8_6_SFT                                          0
#define TX_SEQ_CTRL_8_6_HI                                           11
#define TX_SEQ_CTRL_8_6_SZ                                           12

#define TX_ACK_POLICY_8_7_MSK                                        0x00000003
#define TX_ACK_POLICY_8_7_I_MSK                                      0xfffffffc
#define TX_ACK_POLICY_8_7_SFT                                        0
#define TX_ACK_POLICY_8_7_HI                                         1
#define TX_ACK_POLICY_8_7_SZ                                         2

#define TX_SEQ_CTRL_8_7_MSK                                          0x00000fff
#define TX_SEQ_CTRL_8_7_I_MSK                                        0xfffff000
#define TX_SEQ_CTRL_8_7_SFT                                          0
#define TX_SEQ_CTRL_8_7_HI                                           11
#define TX_SEQ_CTRL_8_7_SZ                                           12

#define SHA_MSG0_MSK                                                 0xffffffff
#define SHA_MSG0_I_MSK                                               0x00000000
#define SHA_MSG0_SFT                                                 0
#define SHA_MSG0_HI                                                  31
#define SHA_MSG0_SZ                                                  32

#define SHA_MSG1_MSK                                                 0xffffffff
#define SHA_MSG1_I_MSK                                               0x00000000
#define SHA_MSG1_SFT                                                 0
#define SHA_MSG1_HI                                                  31
#define SHA_MSG1_SZ                                                  32

#define SHA_MSG2_MSK                                                 0xffffffff
#define SHA_MSG2_I_MSK                                               0x00000000
#define SHA_MSG2_SFT                                                 0
#define SHA_MSG2_HI                                                  31
#define SHA_MSG2_SZ                                                  32

#define SHA_MSG3_MSK                                                 0xffffffff
#define SHA_MSG3_I_MSK                                               0x00000000
#define SHA_MSG3_SFT                                                 0
#define SHA_MSG3_HI                                                  31
#define SHA_MSG3_SZ                                                  32

#define SHA_MSG4_MSK                                                 0xffffffff
#define SHA_MSG4_I_MSK                                               0x00000000
#define SHA_MSG4_SFT                                                 0
#define SHA_MSG4_HI                                                  31
#define SHA_MSG4_SZ                                                  32

#define SHA_MSG5_MSK                                                 0xffffffff
#define SHA_MSG5_I_MSK                                               0x00000000
#define SHA_MSG5_SFT                                                 0
#define SHA_MSG5_HI                                                  31
#define SHA_MSG5_SZ                                                  32

#define SHA_MSG6_MSK                                                 0xffffffff
#define SHA_MSG6_I_MSK                                               0x00000000
#define SHA_MSG6_SFT                                                 0
#define SHA_MSG6_HI                                                  31
#define SHA_MSG6_SZ                                                  32

#define SHA_MSG7_MSK                                                 0xffffffff
#define SHA_MSG7_I_MSK                                               0x00000000
#define SHA_MSG7_SFT                                                 0
#define SHA_MSG7_HI                                                  31
#define SHA_MSG7_SZ                                                  32

#define SHA_MSG8_MSK                                                 0xffffffff
#define SHA_MSG8_I_MSK                                               0x00000000
#define SHA_MSG8_SFT                                                 0
#define SHA_MSG8_HI                                                  31
#define SHA_MSG8_SZ                                                  32

#define SHA_MSG9_MSK                                                 0xffffffff
#define SHA_MSG9_I_MSK                                               0x00000000
#define SHA_MSG9_SFT                                                 0
#define SHA_MSG9_HI                                                  31
#define SHA_MSG9_SZ                                                  32

#define SHA_MSG10_MSK                                                0xffffffff
#define SHA_MSG10_I_MSK                                              0x00000000
#define SHA_MSG10_SFT                                                0
#define SHA_MSG10_HI                                                 31
#define SHA_MSG10_SZ                                                 32

#define SHA_MSG11_MSK                                                0xffffffff
#define SHA_MSG11_I_MSK                                              0x00000000
#define SHA_MSG11_SFT                                                0
#define SHA_MSG11_HI                                                 31
#define SHA_MSG11_SZ                                                 32

#define SHA_MSG12_MSK                                                0xffffffff
#define SHA_MSG12_I_MSK                                              0x00000000
#define SHA_MSG12_SFT                                                0
#define SHA_MSG12_HI                                                 31
#define SHA_MSG12_SZ                                                 32

#define SHA_MSG13_MSK                                                0xffffffff
#define SHA_MSG13_I_MSK                                              0x00000000
#define SHA_MSG13_SFT                                                0
#define SHA_MSG13_HI                                                 31
#define SHA_MSG13_SZ                                                 32

#define SHA_MSG14_MSK                                                0xffffffff
#define SHA_MSG14_I_MSK                                              0x00000000
#define SHA_MSG14_SFT                                                0
#define SHA_MSG14_HI                                                 31
#define SHA_MSG14_SZ                                                 32

#define SHA_MSG15_MSK                                                0xffffffff
#define SHA_MSG15_I_MSK                                              0x00000000
#define SHA_MSG15_SFT                                                0
#define SHA_MSG15_HI                                                 31
#define SHA_MSG15_SZ                                                 32

#define SHA_MSG0H_MSK                                                0xffffffff
#define SHA_MSG0H_I_MSK                                              0x00000000
#define SHA_MSG0H_SFT                                                0
#define SHA_MSG0H_HI                                                 31
#define SHA_MSG0H_SZ                                                 32

#define SHA_MSG1H_MSK                                                0xffffffff
#define SHA_MSG1H_I_MSK                                              0x00000000
#define SHA_MSG1H_SFT                                                0
#define SHA_MSG1H_HI                                                 31
#define SHA_MSG1H_SZ                                                 32

#define SHA_MSG2H_MSK                                                0xffffffff
#define SHA_MSG2H_I_MSK                                              0x00000000
#define SHA_MSG2H_SFT                                                0
#define SHA_MSG2H_HI                                                 31
#define SHA_MSG2H_SZ                                                 32

#define SHA_MSG3H_MSK                                                0xffffffff
#define SHA_MSG3H_I_MSK                                              0x00000000
#define SHA_MSG3H_SFT                                                0
#define SHA_MSG3H_HI                                                 31
#define SHA_MSG3H_SZ                                                 32

#define SHA_MSG4H_MSK                                                0xffffffff
#define SHA_MSG4H_I_MSK                                              0x00000000
#define SHA_MSG4H_SFT                                                0
#define SHA_MSG4H_HI                                                 31
#define SHA_MSG4H_SZ                                                 32

#define SHA_MSG5H_MSK                                                0xffffffff
#define SHA_MSG5H_I_MSK                                              0x00000000
#define SHA_MSG5H_SFT                                                0
#define SHA_MSG5H_HI                                                 31
#define SHA_MSG5H_SZ                                                 32

#define SHA_MSG6H_MSK                                                0xffffffff
#define SHA_MSG6H_I_MSK                                              0x00000000
#define SHA_MSG6H_SFT                                                0
#define SHA_MSG6H_HI                                                 31
#define SHA_MSG6H_SZ                                                 32

#define SHA_MSG7H_MSK                                                0xffffffff
#define SHA_MSG7H_I_MSK                                              0x00000000
#define SHA_MSG7H_SFT                                                0
#define SHA_MSG7H_HI                                                 31
#define SHA_MSG7H_SZ                                                 32

#define SHA_MSG8H_MSK                                                0xffffffff
#define SHA_MSG8H_I_MSK                                              0x00000000
#define SHA_MSG8H_SFT                                                0
#define SHA_MSG8H_HI                                                 31
#define SHA_MSG8H_SZ                                                 32

#define SHA_MSG9H_MSK                                                0xffffffff
#define SHA_MSG9H_I_MSK                                              0x00000000
#define SHA_MSG9H_SFT                                                0
#define SHA_MSG9H_HI                                                 31
#define SHA_MSG9H_SZ                                                 32

#define SHA_MSG10H_MSK                                               0xffffffff
#define SHA_MSG10H_I_MSK                                             0x00000000
#define SHA_MSG10H_SFT                                               0
#define SHA_MSG10H_HI                                                31
#define SHA_MSG10H_SZ                                                32

#define SHA_MSG11H_MSK                                               0xffffffff
#define SHA_MSG11H_I_MSK                                             0x00000000
#define SHA_MSG11H_SFT                                               0
#define SHA_MSG11H_HI                                                31
#define SHA_MSG11H_SZ                                                32

#define SHA_MSG12H_MSK                                               0xffffffff
#define SHA_MSG12H_I_MSK                                             0x00000000
#define SHA_MSG12H_SFT                                               0
#define SHA_MSG12H_HI                                                31
#define SHA_MSG12H_SZ                                                32

#define SHA_MSG13H_MSK                                               0xffffffff
#define SHA_MSG13H_I_MSK                                             0x00000000
#define SHA_MSG13H_SFT                                               0
#define SHA_MSG13H_HI                                                31
#define SHA_MSG13H_SZ                                                32

#define SHA_MSG14H_MSK                                               0xffffffff
#define SHA_MSG14H_I_MSK                                             0x00000000
#define SHA_MSG14H_SFT                                               0
#define SHA_MSG14H_HI                                                31
#define SHA_MSG14H_SZ                                                32

#define SHA_MSG15H_MSK                                               0xffffffff
#define SHA_MSG15H_I_MSK                                             0x00000000
#define SHA_MSG15H_SFT                                               0
#define SHA_MSG15H_HI                                                31
#define SHA_MSG15H_SZ                                                32

#define SHA_COEF_A_MSK                                               0xffffffff
#define SHA_COEF_A_I_MSK                                             0x00000000
#define SHA_COEF_A_SFT                                               0
#define SHA_COEF_A_HI                                                31
#define SHA_COEF_A_SZ                                                32

#define SHA_COEF_B_MSK                                               0xffffffff
#define SHA_COEF_B_I_MSK                                             0x00000000
#define SHA_COEF_B_SFT                                               0
#define SHA_COEF_B_HI                                                31
#define SHA_COEF_B_SZ                                                32

#define SHA_COEF_C_MSK                                               0xffffffff
#define SHA_COEF_C_I_MSK                                             0x00000000
#define SHA_COEF_C_SFT                                               0
#define SHA_COEF_C_HI                                                31
#define SHA_COEF_C_SZ                                                32

#define SHA_COEF_D_MSK                                               0xffffffff
#define SHA_COEF_D_I_MSK                                             0x00000000
#define SHA_COEF_D_SFT                                               0
#define SHA_COEF_D_HI                                                31
#define SHA_COEF_D_SZ                                                32

#define SHA_COEF_E_MSK                                               0xffffffff
#define SHA_COEF_E_I_MSK                                             0x00000000
#define SHA_COEF_E_SFT                                               0
#define SHA_COEF_E_HI                                                31
#define SHA_COEF_E_SZ                                                32

#define SHA_COEF_F_MSK                                               0xffffffff
#define SHA_COEF_F_I_MSK                                             0x00000000
#define SHA_COEF_F_SFT                                               0
#define SHA_COEF_F_HI                                                31
#define SHA_COEF_F_SZ                                                32

#define SHA_COEF_G_MSK                                               0xffffffff
#define SHA_COEF_G_I_MSK                                             0x00000000
#define SHA_COEF_G_SFT                                               0
#define SHA_COEF_G_HI                                                31
#define SHA_COEF_G_SZ                                                32

#define SHA_COEF_H_MSK                                               0xffffffff
#define SHA_COEF_H_I_MSK                                             0x00000000
#define SHA_COEF_H_SFT                                               0
#define SHA_COEF_H_HI                                                31
#define SHA_COEF_H_SZ                                                32

#define SHA_COEF_AH_MSK                                              0xffffffff
#define SHA_COEF_AH_I_MSK                                            0x00000000
#define SHA_COEF_AH_SFT                                              0
#define SHA_COEF_AH_HI                                               31
#define SHA_COEF_AH_SZ                                               32

#define SHA_COEF_BH_MSK                                              0xffffffff
#define SHA_COEF_BH_I_MSK                                            0x00000000
#define SHA_COEF_BH_SFT                                              0
#define SHA_COEF_BH_HI                                               31
#define SHA_COEF_BH_SZ                                               32

#define SHA_COEF_CH_MSK                                              0xffffffff
#define SHA_COEF_CH_I_MSK                                            0x00000000
#define SHA_COEF_CH_SFT                                              0
#define SHA_COEF_CH_HI                                               31
#define SHA_COEF_CH_SZ                                               32

#define SHA_COEF_DH_MSK                                              0xffffffff
#define SHA_COEF_DH_I_MSK                                            0x00000000
#define SHA_COEF_DH_SFT                                              0
#define SHA_COEF_DH_HI                                               31
#define SHA_COEF_DH_SZ                                               32

#define SHA_COEF_EH_MSK                                              0xffffffff
#define SHA_COEF_EH_I_MSK                                            0x00000000
#define SHA_COEF_EH_SFT                                              0
#define SHA_COEF_EH_HI                                               31
#define SHA_COEF_EH_SZ                                               32

#define SHA_COEF_FH_MSK                                              0xffffffff
#define SHA_COEF_FH_I_MSK                                            0x00000000
#define SHA_COEF_FH_SFT                                              0
#define SHA_COEF_FH_HI                                               31
#define SHA_COEF_FH_SZ                                               32

#define SHA_COEF_GH_MSK                                              0xffffffff
#define SHA_COEF_GH_I_MSK                                            0x00000000
#define SHA_COEF_GH_SFT                                              0
#define SHA_COEF_GH_HI                                               31
#define SHA_COEF_GH_SZ                                               32

#define SHA_COEF_HH_MSK                                              0xffffffff
#define SHA_COEF_HH_I_MSK                                            0x00000000
#define SHA_COEF_HH_SFT                                              0
#define SHA_COEF_HH_HI                                               31
#define SHA_COEF_HH_SZ                                               32

#define SHA_MODE_MSK                                                 0x00000007
#define SHA_MODE_I_MSK                                               0xfffffff8
#define SHA_MODE_SFT                                                 0
#define SHA_MODE_HI                                                  2
#define SHA_MODE_SZ                                                  3

#define FIRST_BLK_MSK                                                0x00000008
#define FIRST_BLK_I_MSK                                              0xfffffff7
#define FIRST_BLK_SFT                                                3
#define FIRST_BLK_HI                                                 3
#define FIRST_BLK_SZ                                                 1

#define SHA_BUSY_MSK                                                 0x00000010
#define SHA_BUSY_I_MSK                                               0xffffffef
#define SHA_BUSY_SFT                                                 4
#define SHA_BUSY_HI                                                  4
#define SHA_BUSY_SZ                                                  1

#define SHA_LITTLE_MSK                                               0x00000020
#define SHA_LITTLE_I_MSK                                             0xffffffdf
#define SHA_LITTLE_SFT                                               5
#define SHA_LITTLE_HI                                                5
#define SHA_LITTLE_SZ                                                1

#define SHA_START_MSK                                                0x00000001
#define SHA_START_I_MSK                                              0xfffffffe
#define SHA_START_SFT                                                0
#define SHA_START_HI                                                 0
#define SHA_START_SZ                                                 1

#define SHA_RST_MSK                                                  0x00000002
#define SHA_RST_I_MSK                                                0xfffffffd
#define SHA_RST_SFT                                                  1
#define SHA_RST_HI                                                   1
#define SHA_RST_SZ                                                   1

#define SHA_LOAD_MSK                                                 0x00000004
#define SHA_LOAD_I_MSK                                               0xfffffffb
#define SHA_LOAD_SFT                                                 2
#define SHA_LOAD_HI                                                  2
#define SHA_LOAD_SZ                                                  1

#define AES_CIPHER_EN_MSK                                            0x00000001
#define AES_CIPHER_EN_I_MSK                                          0xfffffffe
#define AES_CIPHER_EN_SFT                                            0
#define AES_CIPHER_EN_HI                                             0
#define AES_CIPHER_EN_SZ                                             1

#define KEY_MODE_MSK                                                 0x00000006
#define KEY_MODE_I_MSK                                               0xfffffff9
#define KEY_MODE_SFT                                                 1
#define KEY_MODE_HI                                                  2
#define KEY_MODE_SZ                                                  2

#define INVERSE_CIPHER_MSK                                           0x00000008
#define INVERSE_CIPHER_I_MSK                                         0xfffffff7
#define INVERSE_CIPHER_SFT                                           3
#define INVERSE_CIPHER_HI                                            3
#define INVERSE_CIPHER_SZ                                            1

#define IVCTR_AUTO_CNT_EN_MSK                                        0x00000010
#define IVCTR_AUTO_CNT_EN_I_MSK                                      0xffffffef
#define IVCTR_AUTO_CNT_EN_SFT                                        4
#define IVCTR_AUTO_CNT_EN_HI                                         4
#define IVCTR_AUTO_CNT_EN_SZ                                         1

#define PREMUX_A_SEL_MSK                                             0x00000003
#define PREMUX_A_SEL_I_MSK                                           0xfffffffc
#define PREMUX_A_SEL_SFT                                             0
#define PREMUX_A_SEL_HI                                              1
#define PREMUX_A_SEL_SZ                                              2

#define PREMUX_B_SEL_MSK                                             0x0000000c
#define PREMUX_B_SEL_I_MSK                                           0xfffffff3
#define PREMUX_B_SEL_SFT                                             2
#define PREMUX_B_SEL_HI                                              3
#define PREMUX_B_SEL_SZ                                              2

#define POSTMUX_A_SEL_MSK                                            0x00000030
#define POSTMUX_A_SEL_I_MSK                                          0xffffffcf
#define POSTMUX_A_SEL_SFT                                            4
#define POSTMUX_A_SEL_HI                                             5
#define POSTMUX_A_SEL_SZ                                             2

#define PREMUX_BYPASS_SEL_MSK                                        0x00000040
#define PREMUX_BYPASS_SEL_I_MSK                                      0xffffffbf
#define PREMUX_BYPASS_SEL_SFT                                        6
#define PREMUX_BYPASS_SEL_HI                                         6
#define PREMUX_BYPASS_SEL_SZ                                         1

#define POSTMUX_BYPASS_SEL_MSK                                       0x00000080
#define POSTMUX_BYPASS_SEL_I_MSK                                     0xffffff7f
#define POSTMUX_BYPASS_SEL_SFT                                       7
#define POSTMUX_BYPASS_SEL_HI                                        7
#define POSTMUX_BYPASS_SEL_SZ                                        1

#define MUL_MUX_SEL_MSK                                              0x00000100
#define MUL_MUX_SEL_I_MSK                                            0xfffffeff
#define MUL_MUX_SEL_SFT                                              8
#define MUL_MUX_SEL_HI                                               8
#define MUL_MUX_SEL_SZ                                               1

#define MUL_BYPASS_SEL_MSK                                           0x00000200
#define MUL_BYPASS_SEL_I_MSK                                         0xfffffdff
#define MUL_BYPASS_SEL_SFT                                           9
#define MUL_BYPASS_SEL_HI                                            9
#define MUL_BYPASS_SEL_SZ                                            1

#define AES_KICK_MSK                                                 0x00000001
#define AES_KICK_I_MSK                                               0xfffffffe
#define AES_KICK_SFT                                                 0
#define AES_KICK_HI                                                  0
#define AES_KICK_SZ                                                  1

#define AES_RESET_MSK                                                0x00000002
#define AES_RESET_I_MSK                                              0xfffffffd
#define AES_RESET_SFT                                                1
#define AES_RESET_HI                                                 1
#define AES_RESET_SZ                                                 1

#define GEN_KEY_MSK                                                  0x00000004
#define GEN_KEY_I_MSK                                                0xfffffffb
#define GEN_KEY_SFT                                                  2
#define GEN_KEY_HI                                                   2
#define GEN_KEY_SZ                                                   1

#define AES_KEY_0_MSK                                                0xffffffff
#define AES_KEY_0_I_MSK                                              0x00000000
#define AES_KEY_0_SFT                                                0
#define AES_KEY_0_HI                                                 31
#define AES_KEY_0_SZ                                                 32

#define AES_KEY_1_MSK                                                0xffffffff
#define AES_KEY_1_I_MSK                                              0x00000000
#define AES_KEY_1_SFT                                                0
#define AES_KEY_1_HI                                                 31
#define AES_KEY_1_SZ                                                 32

#define AES_KEY_2_MSK                                                0xffffffff
#define AES_KEY_2_I_MSK                                              0x00000000
#define AES_KEY_2_SFT                                                0
#define AES_KEY_2_HI                                                 31
#define AES_KEY_2_SZ                                                 32

#define AES_KEY_3_MSK                                                0xffffffff
#define AES_KEY_3_I_MSK                                              0x00000000
#define AES_KEY_3_SFT                                                0
#define AES_KEY_3_HI                                                 31
#define AES_KEY_3_SZ                                                 32

#define AES_KEY_4_MSK                                                0xffffffff
#define AES_KEY_4_I_MSK                                              0x00000000
#define AES_KEY_4_SFT                                                0
#define AES_KEY_4_HI                                                 31
#define AES_KEY_4_SZ                                                 32

#define AES_KEY_5_MSK                                                0xffffffff
#define AES_KEY_5_I_MSK                                              0x00000000
#define AES_KEY_5_SFT                                                0
#define AES_KEY_5_HI                                                 31
#define AES_KEY_5_SZ                                                 32

#define AES_KEY_6_MSK                                                0xffffffff
#define AES_KEY_6_I_MSK                                              0x00000000
#define AES_KEY_6_SFT                                                0
#define AES_KEY_6_HI                                                 31
#define AES_KEY_6_SZ                                                 32

#define AES_KEY_7_MSK                                                0xffffffff
#define AES_KEY_7_I_MSK                                              0x00000000
#define AES_KEY_7_SFT                                                0
#define AES_KEY_7_HI                                                 31
#define AES_KEY_7_SZ                                                 32

#define AES_IVCTR_0_MSK                                              0xffffffff
#define AES_IVCTR_0_I_MSK                                            0x00000000
#define AES_IVCTR_0_SFT                                              0
#define AES_IVCTR_0_HI                                               31
#define AES_IVCTR_0_SZ                                               32

#define AES_IVCTR_1_MSK                                              0xffffffff
#define AES_IVCTR_1_I_MSK                                            0x00000000
#define AES_IVCTR_1_SFT                                              0
#define AES_IVCTR_1_HI                                               31
#define AES_IVCTR_1_SZ                                               32

#define AES_IVCTR_2_MSK                                              0xffffffff
#define AES_IVCTR_2_I_MSK                                            0x00000000
#define AES_IVCTR_2_SFT                                              0
#define AES_IVCTR_2_HI                                               31
#define AES_IVCTR_2_SZ                                               32

#define AES_IVCTR_3_MSK                                              0xffffffff
#define AES_IVCTR_3_I_MSK                                            0x00000000
#define AES_IVCTR_3_SFT                                              0
#define AES_IVCTR_3_HI                                               31
#define AES_IVCTR_3_SZ                                               32

#define AES_DIN_0_MSK                                                0xffffffff
#define AES_DIN_0_I_MSK                                              0x00000000
#define AES_DIN_0_SFT                                                0
#define AES_DIN_0_HI                                                 31
#define AES_DIN_0_SZ                                                 32

#define AES_DIN_1_MSK                                                0xffffffff
#define AES_DIN_1_I_MSK                                              0x00000000
#define AES_DIN_1_SFT                                                0
#define AES_DIN_1_HI                                                 31
#define AES_DIN_1_SZ                                                 32

#define AES_DIN_2_MSK                                                0xffffffff
#define AES_DIN_2_I_MSK                                              0x00000000
#define AES_DIN_2_SFT                                                0
#define AES_DIN_2_HI                                                 31
#define AES_DIN_2_SZ                                                 32

#define AES_DIN_3_MSK                                                0xffffffff
#define AES_DIN_3_I_MSK                                              0x00000000
#define AES_DIN_3_SFT                                                0
#define AES_DIN_3_HI                                                 31
#define AES_DIN_3_SZ                                                 32

#define AES_DOUT_0_MSK                                               0xffffffff
#define AES_DOUT_0_I_MSK                                             0x00000000
#define AES_DOUT_0_SFT                                               0
#define AES_DOUT_0_HI                                                31
#define AES_DOUT_0_SZ                                                32

#define AES_DOUT_1_MSK                                               0xffffffff
#define AES_DOUT_1_I_MSK                                             0x00000000
#define AES_DOUT_1_SFT                                               0
#define AES_DOUT_1_HI                                                31
#define AES_DOUT_1_SZ                                                32

#define AES_DOUT_2_MSK                                               0xffffffff
#define AES_DOUT_2_I_MSK                                             0x00000000
#define AES_DOUT_2_SFT                                               0
#define AES_DOUT_2_HI                                                31
#define AES_DOUT_2_SZ                                                32

#define AES_DOUT_3_MSK                                               0xffffffff
#define AES_DOUT_3_I_MSK                                             0x00000000
#define AES_DOUT_3_SFT                                               0
#define AES_DOUT_3_HI                                                31
#define AES_DOUT_3_SZ                                                32

#define MUL_DIN0_0_MSK                                               0xffffffff
#define MUL_DIN0_0_I_MSK                                             0x00000000
#define MUL_DIN0_0_SFT                                               0
#define MUL_DIN0_0_HI                                                31
#define MUL_DIN0_0_SZ                                                32

#define MUL_DIN0_1_MSK                                               0xffffffff
#define MUL_DIN0_1_I_MSK                                             0x00000000
#define MUL_DIN0_1_SFT                                               0
#define MUL_DIN0_1_HI                                                31
#define MUL_DIN0_1_SZ                                                32

#define MUL_DIN0_2_MSK                                               0xffffffff
#define MUL_DIN0_2_I_MSK                                             0x00000000
#define MUL_DIN0_2_SFT                                               0
#define MUL_DIN0_2_HI                                                31
#define MUL_DIN0_2_SZ                                                32

#define MUL_DIN0_3_MSK                                               0xffffffff
#define MUL_DIN0_3_I_MSK                                             0x00000000
#define MUL_DIN0_3_SFT                                               0
#define MUL_DIN0_3_HI                                                31
#define MUL_DIN0_3_SZ                                                32

#define MUL_DIN1_0_MSK                                               0xffffffff
#define MUL_DIN1_0_I_MSK                                             0x00000000
#define MUL_DIN1_0_SFT                                               0
#define MUL_DIN1_0_HI                                                31
#define MUL_DIN1_0_SZ                                                32

#define MUL_DIN1_1_MSK                                               0xffffffff
#define MUL_DIN1_1_I_MSK                                             0x00000000
#define MUL_DIN1_1_SFT                                               0
#define MUL_DIN1_1_HI                                                31
#define MUL_DIN1_1_SZ                                                32

#define MUL_DIN1_2_MSK                                               0xffffffff
#define MUL_DIN1_2_I_MSK                                             0x00000000
#define MUL_DIN1_2_SFT                                               0
#define MUL_DIN1_2_HI                                                31
#define MUL_DIN1_2_SZ                                                32

#define MUL_DIN1_3_MSK                                               0xffffffff
#define MUL_DIN1_3_I_MSK                                             0x00000000
#define MUL_DIN1_3_SFT                                               0
#define MUL_DIN1_3_HI                                                31
#define MUL_DIN1_3_SZ                                                32

#define MUL_DOUT_0_MSK                                               0xffffffff
#define MUL_DOUT_0_I_MSK                                             0x00000000
#define MUL_DOUT_0_SFT                                               0
#define MUL_DOUT_0_HI                                                31
#define MUL_DOUT_0_SZ                                                32

#define MUL_DOUT_1_MSK                                               0xffffffff
#define MUL_DOUT_1_I_MSK                                             0x00000000
#define MUL_DOUT_1_SFT                                               0
#define MUL_DOUT_1_HI                                                31
#define MUL_DOUT_1_SZ                                                32

#define MUL_DOUT_2_MSK                                               0xffffffff
#define MUL_DOUT_2_I_MSK                                             0x00000000
#define MUL_DOUT_2_SFT                                               0
#define MUL_DOUT_2_HI                                                31
#define MUL_DOUT_2_SZ                                                32

#define MUL_DOUT_3_MSK                                               0xffffffff
#define MUL_DOUT_3_I_MSK                                             0x00000000
#define MUL_DOUT_3_SFT                                               0
#define MUL_DOUT_3_HI                                                31
#define MUL_DOUT_3_SZ                                                32

#define MUL_KICK_MSK                                                 0x00000001
#define MUL_KICK_I_MSK                                               0xfffffffe
#define MUL_KICK_SFT                                                 0
#define MUL_KICK_HI                                                  0
#define MUL_KICK_SZ                                                  1

#define MUL_RESET_MSK                                                0x00000002
#define MUL_RESET_I_MSK                                              0xfffffffd
#define MUL_RESET_SFT                                                1
#define MUL_RESET_HI                                                 1
#define MUL_RESET_SZ                                                 1

#define CUR_COP_INST_MSK                                             0xffffffff
#define CUR_COP_INST_I_MSK                                           0x00000000
#define CUR_COP_INST_SFT                                             0
#define CUR_COP_INST_HI                                              31
#define CUR_COP_INST_SZ                                              32

#define LAST_COP_INST_MSK                                            0xffffffff
#define LAST_COP_INST_I_MSK                                          0x00000000
#define LAST_COP_INST_SFT                                            0
#define LAST_COP_INST_HI                                             31
#define LAST_COP_INST_SZ                                             32

#define AES_SETKEY_CNT_MSK                                           0xffffffff
#define AES_SETKEY_CNT_I_MSK                                         0x00000000
#define AES_SETKEY_CNT_SFT                                           0
#define AES_SETKEY_CNT_HI                                            31
#define AES_SETKEY_CNT_SZ                                            32

#define COPIF_VER_CODE_MSK                                           0x000000ff
#define COPIF_VER_CODE_I_MSK                                         0xffffff00
#define COPIF_VER_CODE_SFT                                           0
#define COPIF_VER_CODE_HI                                            7
#define COPIF_VER_CODE_SZ                                            8

#define MUL_R_0_MSK                                                  0xffffffff
#define MUL_R_0_I_MSK                                                0x00000000
#define MUL_R_0_SFT                                                  0
#define MUL_R_0_HI                                                   31
#define MUL_R_0_SZ                                                   32

#define MUL_R_1_MSK                                                  0xffffffff
#define MUL_R_1_I_MSK                                                0x00000000
#define MUL_R_1_SFT                                                  0
#define MUL_R_1_HI                                                   31
#define MUL_R_1_SZ                                                   32

#define MUL_R_2_MSK                                                  0xffffffff
#define MUL_R_2_I_MSK                                                0x00000000
#define MUL_R_2_SFT                                                  0
#define MUL_R_2_HI                                                   31
#define MUL_R_2_SZ                                                   32

#define MUL_R_3_MSK                                                  0xffffffff
#define MUL_R_3_I_MSK                                                0x00000000
#define MUL_R_3_SFT                                                  0
#define MUL_R_3_HI                                                   31
#define MUL_R_3_SZ                                                   32

#define SEED_SAMPLE_BIT_CNT_MSK                                      0x0000003f
#define SEED_SAMPLE_BIT_CNT_I_MSK                                    0xffffffc0
#define SEED_SAMPLE_BIT_CNT_SFT                                      0
#define SEED_SAMPLE_BIT_CNT_HI                                       5
#define SEED_SAMPLE_BIT_CNT_SZ                                       6

#define SEED_SAMPLE_MSK                                              0x00000001
#define SEED_SAMPLE_I_MSK                                            0xfffffffe
#define SEED_SAMPLE_SFT                                              0
#define SEED_SAMPLE_HI                                               0
#define SEED_SAMPLE_SZ                                               1

#define TRNG_EN_MSK                                                  0x00000002
#define TRNG_EN_I_MSK                                                0xfffffffd
#define TRNG_EN_SFT                                                  1
#define TRNG_EN_HI                                                   1
#define TRNG_EN_SZ                                                   1

#define SAMPLED_SEED_MSK                                             0xffffffff
#define SAMPLED_SEED_I_MSK                                           0x00000000
#define SAMPLED_SEED_SFT                                             0
#define SAMPLED_SEED_HI                                              31
#define SAMPLED_SEED_SZ                                              32

#define SAMPLE_BUSY_MSK                                              0x00000001
#define SAMPLE_BUSY_I_MSK                                            0xfffffffe
#define SAMPLE_BUSY_SFT                                              0
#define SAMPLE_BUSY_HI                                               0
#define SAMPLE_BUSY_SZ                                               1

#define LFSR_MODE_MSK                                                0x00000003
#define LFSR_MODE_I_MSK                                              0xfffffffc
#define LFSR_MODE_SFT                                                0
#define LFSR_MODE_HI                                                 1
#define LFSR_MODE_SZ                                                 2

#define LFSR_EN_MSK                                                  0x00000001
#define LFSR_EN_I_MSK                                                0xfffffffe
#define LFSR_EN_SFT                                                  0
#define LFSR_EN_HI                                                   0
#define LFSR_EN_SZ                                                   1

#define LFSR_NEXT_CNT_MSK                                            0x0000ffff
#define LFSR_NEXT_CNT_I_MSK                                          0xffff0000
#define LFSR_NEXT_CNT_SFT                                            0
#define LFSR_NEXT_CNT_HI                                             15
#define LFSR_NEXT_CNT_SZ                                             16

#define LFSR_NEXT_MSK                                                0x00010000
#define LFSR_NEXT_I_MSK                                              0xfffeffff
#define LFSR_NEXT_SFT                                                16
#define LFSR_NEXT_HI                                                 16
#define LFSR_NEXT_SZ                                                 1

#define RANDOM_VALUE_MSK                                             0xffffffff
#define RANDOM_VALUE_I_MSK                                           0x00000000
#define RANDOM_VALUE_SFT                                             0
#define RANDOM_VALUE_HI                                              31
#define RANDOM_VALUE_SZ                                              32

#define WAIT_BUSY_CYCLE_CNT_MSK                                      0x000003ff
#define WAIT_BUSY_CYCLE_CNT_I_MSK                                    0xfffffc00
#define WAIT_BUSY_CYCLE_CNT_SFT                                      0
#define WAIT_BUSY_CYCLE_CNT_HI                                       9
#define WAIT_BUSY_CYCLE_CNT_SZ                                       10

#define COPIF_TIMEOUT_VALUE_MSK                                      0xffffffff
#define COPIF_TIMEOUT_VALUE_I_MSK                                    0x00000000
#define COPIF_TIMEOUT_VALUE_SFT                                      0
#define COPIF_TIMEOUT_VALUE_HI                                       31
#define COPIF_TIMEOUT_VALUE_SZ                                       32

#define COPIF_BASE_ADDR_MSK                                          0x000003ff
#define COPIF_BASE_ADDR_I_MSK                                        0xfffffc00
#define COPIF_BASE_ADDR_SFT                                          0
#define COPIF_BASE_ADDR_HI                                           9
#define COPIF_BASE_ADDR_SZ                                           10

#define COPIF_BUSY_TIMEOUT_FLAG_MSK                                  0x00000001
#define COPIF_BUSY_TIMEOUT_FLAG_I_MSK                                0xfffffffe
#define COPIF_BUSY_TIMEOUT_FLAG_SFT                                  0
#define COPIF_BUSY_TIMEOUT_FLAG_HI                                   0
#define COPIF_BUSY_TIMEOUT_FLAG_SZ                                   1

#define COPIF_UNSUPPORTED_COPIF_INST_FLAG_MSK                        0x00000002
#define COPIF_UNSUPPORTED_COPIF_INST_FLAG_I_MSK                      0xfffffffd
#define COPIF_UNSUPPORTED_COPIF_INST_FLAG_SFT                        1
#define COPIF_UNSUPPORTED_COPIF_INST_FLAG_HI                         1
#define COPIF_UNSUPPORTED_COPIF_INST_FLAG_SZ                         1

#define COPIF_ACCESS_INVALID_ADDRESS_FLAG_MSK                        0x00000004
#define COPIF_ACCESS_INVALID_ADDRESS_FLAG_I_MSK                      0xfffffffb
#define COPIF_ACCESS_INVALID_ADDRESS_FLAG_SFT                        2
#define COPIF_ACCESS_INVALID_ADDRESS_FLAG_HI                         2
#define COPIF_ACCESS_INVALID_ADDRESS_FLAG_SZ                         1

#define COPIF_TIMEOUT_NMI_INT_MSK                                    0x00000008
#define COPIF_TIMEOUT_NMI_INT_I_MSK                                  0xfffffff7
#define COPIF_TIMEOUT_NMI_INT_SFT                                    3
#define COPIF_TIMEOUT_NMI_INT_HI                                     3
#define COPIF_TIMEOUT_NMI_INT_SZ                                     1

#define CUR_ABORT_INST_MSK                                           0x00000010
#define CUR_ABORT_INST_I_MSK                                         0xffffffef
#define CUR_ABORT_INST_SFT                                           4
#define CUR_ABORT_INST_HI                                            4
#define CUR_ABORT_INST_SZ                                            1

#define COPIF_TIMEOUT_TRAP_EN_MSK                                    0x00000001
#define COPIF_TIMEOUT_TRAP_EN_I_MSK                                  0xfffffffe
#define COPIF_TIMEOUT_TRAP_EN_SFT                                    0
#define COPIF_TIMEOUT_TRAP_EN_HI                                     0
#define COPIF_TIMEOUT_TRAP_EN_SZ                                     1

#define COPIF_UNSUPPORTED_INST_TRAP_EN_MSK                           0x00000002
#define COPIF_UNSUPPORTED_INST_TRAP_EN_I_MSK                         0xfffffffd
#define COPIF_UNSUPPORTED_INST_TRAP_EN_SFT                           1
#define COPIF_UNSUPPORTED_INST_TRAP_EN_HI                            1
#define COPIF_UNSUPPORTED_INST_TRAP_EN_SZ                            1

#define COPIF_ACCESS_INVALID_ADDRESS_TRAP_EN_MSK                     0x00000004
#define COPIF_ACCESS_INVALID_ADDRESS_TRAP_EN_I_MSK                   0xfffffffb
#define COPIF_ACCESS_INVALID_ADDRESS_TRAP_EN_SFT                     2
#define COPIF_ACCESS_INVALID_ADDRESS_TRAP_EN_HI                      2
#define COPIF_ACCESS_INVALID_ADDRESS_TRAP_EN_SZ                      1

#define COPIF_TIMEOUT_NMI_INT_EN_MSK                                 0x00000008
#define COPIF_TIMEOUT_NMI_INT_EN_I_MSK                               0xfffffff7
#define COPIF_TIMEOUT_NMI_INT_EN_SFT                                 3
#define COPIF_TIMEOUT_NMI_INT_EN_HI                                  3
#define COPIF_TIMEOUT_NMI_INT_EN_SZ                                  1

#define ECCP_EN_MSK                                                  0x00000001
#define ECCP_EN_I_MSK                                                0xfffffffe
#define ECCP_EN_SFT                                                  0
#define ECCP_EN_HI                                                   0
#define ECCP_EN_SZ                                                   1

#define ECCP_RESET_MSK                                               0x00000002
#define ECCP_RESET_I_MSK                                             0xfffffffd
#define ECCP_RESET_SFT                                               1
#define ECCP_RESET_HI                                                1
#define ECCP_RESET_SZ                                                1

#define ECCP_RESTART_MSK                                             0x00000004
#define ECCP_RESTART_I_MSK                                           0xfffffffb
#define ECCP_RESTART_SFT                                             2
#define ECCP_RESTART_HI                                              2
#define ECCP_RESTART_SZ                                              1

#define ECCP_START_MSK                                               0x00000008
#define ECCP_START_I_MSK                                             0xfffffff7
#define ECCP_START_SFT                                               3
#define ECCP_START_HI                                                3
#define ECCP_START_SZ                                                1

#define ECCP_FETCH_START_ADDR_MSK                                    0x00003ff0
#define ECCP_FETCH_START_ADDR_I_MSK                                  0xffffc00f
#define ECCP_FETCH_START_ADDR_SFT                                    4
#define ECCP_FETCH_START_ADDR_HI                                     13
#define ECCP_FETCH_START_ADDR_SZ                                     10

#define ECCP_MEM_KICK_MSK                                            0x00000001
#define ECCP_MEM_KICK_I_MSK                                          0xfffffffe
#define ECCP_MEM_KICK_SFT                                            0
#define ECCP_MEM_KICK_HI                                             0
#define ECCP_MEM_KICK_SZ                                             1

#define ECCP_WR_MSK                                                  0x00000002
#define ECCP_WR_I_MSK                                                0xfffffffd
#define ECCP_WR_SFT                                                  1
#define ECCP_WR_HI                                                   1
#define ECCP_WR_SZ                                                   1

#define ECCP_ADDR_MSK                                                0x00000ffc
#define ECCP_ADDR_I_MSK                                              0xfffff003
#define ECCP_ADDR_SFT                                                2
#define ECCP_ADDR_HI                                                 11
#define ECCP_ADDR_SZ                                                 10

#define ECCP_WDATA_MSK                                               0xffffffff
#define ECCP_WDATA_I_MSK                                             0x00000000
#define ECCP_WDATA_SFT                                               0
#define ECCP_WDATA_HI                                                31
#define ECCP_WDATA_SZ                                                32

#define ECCP_RDATA_MSK                                               0xffffffff
#define ECCP_RDATA_I_MSK                                             0x00000000
#define ECCP_RDATA_SFT                                               0
#define ECCP_RDATA_HI                                                31
#define ECCP_RDATA_SZ                                                32

#define FETCH_FSM_MSK                                                0x00000007
#define FETCH_FSM_I_MSK                                              0xfffffff8
#define FETCH_FSM_SFT                                                0
#define FETCH_FSM_HI                                                 2
#define FETCH_FSM_SZ                                                 3

#define ALU_FSM_MSK                                                  0x000000f8
#define ALU_FSM_I_MSK                                                0xffffff07
#define ALU_FSM_SFT                                                  3
#define ALU_FSM_HI                                                   7
#define ALU_FSM_SZ                                                   5

#define ECCP_BUSY_MSK                                                0x00000100
#define ECCP_BUSY_I_MSK                                              0xfffffeff
#define ECCP_BUSY_SFT                                                8
#define ECCP_BUSY_HI                                                 8
#define ECCP_BUSY_SZ                                                 1

#define ECC_ROUND_MSK                                                0x000003ff
#define ECC_ROUND_I_MSK                                              0xfffffc00
#define ECC_ROUND_SFT                                                0
#define ECC_ROUND_HI                                                 9
#define ECC_ROUND_SZ                                                 10

#define ECCP_PN_0_MSK                                                0xffffffff
#define ECCP_PN_0_I_MSK                                              0x00000000
#define ECCP_PN_0_SFT                                                0
#define ECCP_PN_0_HI                                                 31
#define ECCP_PN_0_SZ                                                 32

#define ECCP_PN_1_MSK                                                0xffffffff
#define ECCP_PN_1_I_MSK                                              0x00000000
#define ECCP_PN_1_SFT                                                0
#define ECCP_PN_1_HI                                                 31
#define ECCP_PN_1_SZ                                                 32

#define ECCP_PN_2_MSK                                                0xffffffff
#define ECCP_PN_2_I_MSK                                              0x00000000
#define ECCP_PN_2_SFT                                                0
#define ECCP_PN_2_HI                                                 31
#define ECCP_PN_2_SZ                                                 32

#define ECCP_PN_3_MSK                                                0xffffffff
#define ECCP_PN_3_I_MSK                                              0x00000000
#define ECCP_PN_3_SFT                                                0
#define ECCP_PN_3_HI                                                 31
#define ECCP_PN_3_SZ                                                 32

#define ECCP_PN_4_MSK                                                0xffffffff
#define ECCP_PN_4_I_MSK                                              0x00000000
#define ECCP_PN_4_SFT                                                0
#define ECCP_PN_4_HI                                                 31
#define ECCP_PN_4_SZ                                                 32

#define ECCP_PN_5_MSK                                                0xffffffff
#define ECCP_PN_5_I_MSK                                              0x00000000
#define ECCP_PN_5_SFT                                                0
#define ECCP_PN_5_HI                                                 31
#define ECCP_PN_5_SZ                                                 32

#define ECCP_PN_6_MSK                                                0xffffffff
#define ECCP_PN_6_I_MSK                                              0x00000000
#define ECCP_PN_6_SFT                                                0
#define ECCP_PN_6_HI                                                 31
#define ECCP_PN_6_SZ                                                 32

#define ECCP_PN_7_MSK                                                0xffffffff
#define ECCP_PN_7_I_MSK                                              0x00000000
#define ECCP_PN_7_SFT                                                0
#define ECCP_PN_7_HI                                                 31
#define ECCP_PN_7_SZ                                                 32

#define ECCP_INT_MSK                                                 0x00000001
#define ECCP_INT_I_MSK                                               0xfffffffe
#define ECCP_INT_SFT                                                 0
#define ECCP_INT_HI                                                  0
#define ECCP_INT_SZ                                                  1

#define ECCP_INT_EN_MSK                                              0x00000002
#define ECCP_INT_EN_I_MSK                                            0xfffffffd
#define ECCP_INT_EN_SFT                                              1
#define ECCP_INT_EN_HI                                               1
#define ECCP_INT_EN_SZ                                               1

#define ECCP_INT_CLR_MSK                                             0x00000004
#define ECCP_INT_CLR_I_MSK                                           0xfffffffb
#define ECCP_INT_CLR_SFT                                             2
#define ECCP_INT_CLR_HI                                              2
#define ECCP_INT_CLR_SZ                                              1

#define REG_RD_RDY_CNT_MSK                                           0x000000ff
#define REG_RD_RDY_CNT_I_MSK                                         0xffffff00
#define REG_RD_RDY_CNT_SFT                                           0
#define REG_RD_RDY_CNT_HI                                            7
#define REG_RD_RDY_CNT_SZ                                            8

#define REG_WR_RDY_CNT_MSK                                           0x0000ff00
#define REG_WR_RDY_CNT_I_MSK                                         0xffff00ff
#define REG_WR_RDY_CNT_SFT                                           8
#define REG_WR_RDY_CNT_HI                                            15
#define REG_WR_RDY_CNT_SZ                                            8

#define RG_ORIONA_HW_PINSEL_MSK                                      0x00000001
#define RG_ORIONA_HW_PINSEL_I_MSK                                    0xfffffffe
#define RG_ORIONA_HW_PINSEL_SFT                                      0
#define RG_ORIONA_HW_PINSEL_HI                                       0
#define RG_ORIONA_HW_PINSEL_SZ                                       1

#define RG_ORIONA_HS_3WIRE_MANUAL_MSK                                0x00000002
#define RG_ORIONA_HS_3WIRE_MANUAL_I_MSK                              0xfffffffd
#define RG_ORIONA_HS_3WIRE_MANUAL_SFT                                1
#define RG_ORIONA_HS_3WIRE_MANUAL_HI                                 1
#define RG_ORIONA_HS_3WIRE_MANUAL_SZ                                 1

#define RG_ORIONA_MODE_MANUAL_MSK                                    0x00000008
#define RG_ORIONA_MODE_MANUAL_I_MSK                                  0xfffffff7
#define RG_ORIONA_MODE_MANUAL_SFT                                    3
#define RG_ORIONA_MODE_MANUAL_HI                                     3
#define RG_ORIONA_MODE_MANUAL_SZ                                     1

#define RG_ORIONA_MODE_MSK                                           0x00000070
#define RG_ORIONA_MODE_I_MSK                                         0xffffff8f
#define RG_ORIONA_MODE_SFT                                           4
#define RG_ORIONA_MODE_HI                                            6
#define RG_ORIONA_MODE_SZ                                            3

#define RG_ORIONA_MODUL_SCHEME_MAN_MSK                               0x00000100
#define RG_ORIONA_MODUL_SCHEME_MAN_I_MSK                             0xfffffeff
#define RG_ORIONA_MODUL_SCHEME_MAN_SFT                               8
#define RG_ORIONA_MODUL_SCHEME_MAN_HI                                8
#define RG_ORIONA_MODUL_SCHEME_MAN_SZ                                1

#define RG_ORIONA_MODUL_SCHEME_MSK                                   0x00000e00
#define RG_ORIONA_MODUL_SCHEME_I_MSK                                 0xfffff1ff
#define RG_ORIONA_MODUL_SCHEME_SFT                                   9
#define RG_ORIONA_MODUL_SCHEME_HI                                    11
#define RG_ORIONA_MODUL_SCHEME_SZ                                    3

#define RG_ORIONA_CAL_INDEX_MSK                                      0x000f0000
#define RG_ORIONA_CAL_INDEX_I_MSK                                    0xfff0ffff
#define RG_ORIONA_CAL_INDEX_SFT                                      16
#define RG_ORIONA_CAL_INDEX_HI                                       19
#define RG_ORIONA_CAL_INDEX_SZ                                       4

#define RG_ORIONA_RX_GAIN_MANUAL_MSK                                 0x00000001
#define RG_ORIONA_RX_GAIN_MANUAL_I_MSK                               0xfffffffe
#define RG_ORIONA_RX_GAIN_MANUAL_SFT                                 0
#define RG_ORIONA_RX_GAIN_MANUAL_HI                                  0
#define RG_ORIONA_RX_GAIN_MANUAL_SZ                                  1

#define RG_ORIONA_2GRX_RFGC_MSK                                      0x00000006
#define RG_ORIONA_2GRX_RFGC_I_MSK                                    0xfffffff9
#define RG_ORIONA_2GRX_RFGC_SFT                                      1
#define RG_ORIONA_2GRX_RFGC_HI                                       2
#define RG_ORIONA_2GRX_RFGC_SZ                                       2

#define RG_ORIONA_5GRX_RFGC_MSK                                      0x00000018
#define RG_ORIONA_5GRX_RFGC_I_MSK                                    0xffffffe7
#define RG_ORIONA_5GRX_RFGC_SFT                                      3
#define RG_ORIONA_5GRX_RFGC_HI                                       4
#define RG_ORIONA_5GRX_RFGC_SZ                                       2

#define RG_ORIONA_RX_PGAG_MSK                                        0x000001e0
#define RG_ORIONA_RX_PGAG_I_MSK                                      0xfffffe1f
#define RG_ORIONA_RX_PGAG_SFT                                        5
#define RG_ORIONA_RX_PGAG_HI                                         8
#define RG_ORIONA_RX_PGAG_SZ                                         4

#define RG_ORIONA_EN_RX_PADSW_MSK                                    0x08000000
#define RG_ORIONA_EN_RX_PADSW_I_MSK                                  0xf7ffffff
#define RG_ORIONA_EN_RX_PADSW_SFT                                    27
#define RG_ORIONA_EN_RX_PADSW_HI                                     27
#define RG_ORIONA_EN_RX_PADSW_SZ                                     1

#define RG_ORIONA_EN_RX_TESTNODE_MSK                                 0x10000000
#define RG_ORIONA_EN_RX_TESTNODE_I_MSK                               0xefffffff
#define RG_ORIONA_EN_RX_TESTNODE_SFT                                 28
#define RG_ORIONA_EN_RX_TESTNODE_HI                                  28
#define RG_ORIONA_EN_RX_TESTNODE_SZ                                  1

#define RG_ORIONA_EN_TXLPF_IN_PADSW_MSK                              0x20000000
#define RG_ORIONA_EN_TXLPF_IN_PADSW_I_MSK                            0xdfffffff
#define RG_ORIONA_EN_TXLPF_IN_PADSW_SFT                              29
#define RG_ORIONA_EN_TXLPF_IN_PADSW_HI                               29
#define RG_ORIONA_EN_TXLPF_IN_PADSW_SZ                               1

#define RG_ORIONA_EN_TXLPF_OUT_PADSW_MSK                             0x40000000
#define RG_ORIONA_EN_TXLPF_OUT_PADSW_I_MSK                           0xbfffffff
#define RG_ORIONA_EN_TXLPF_OUT_PADSW_SFT                             30
#define RG_ORIONA_EN_TXLPF_OUT_PADSW_HI                              30
#define RG_ORIONA_EN_TXLPF_OUT_PADSW_SZ                              1

#define RG_ORIONA_TXGAIN_PHYCTRL_MSK                                 0x00000001
#define RG_ORIONA_TXGAIN_PHYCTRL_I_MSK                               0xfffffffe
#define RG_ORIONA_TXGAIN_PHYCTRL_SFT                                 0
#define RG_ORIONA_TXGAIN_PHYCTRL_HI                                  0
#define RG_ORIONA_TXGAIN_PHYCTRL_SZ                                  1

#define RG_ORIONA_2GTX_GAIN_MANUAL_MSK                               0x00000002
#define RG_ORIONA_2GTX_GAIN_MANUAL_I_MSK                             0xfffffffd
#define RG_ORIONA_2GTX_GAIN_MANUAL_SFT                               1
#define RG_ORIONA_2GTX_GAIN_MANUAL_HI                                1
#define RG_ORIONA_2GTX_GAIN_MANUAL_SZ                                1

#define RG_ORIONA_5GTX_GAIN_MANUAL_MSK                               0x00000004
#define RG_ORIONA_5GTX_GAIN_MANUAL_I_MSK                             0xfffffffb
#define RG_ORIONA_5GTX_GAIN_MANUAL_SFT                               2
#define RG_ORIONA_5GTX_GAIN_MANUAL_HI                                2
#define RG_ORIONA_5GTX_GAIN_MANUAL_SZ                                1

#define RG_ORIONA_2GTX_GAIN_MSK                                      0x000000f0
#define RG_ORIONA_2GTX_GAIN_I_MSK                                    0xffffff0f
#define RG_ORIONA_2GTX_GAIN_SFT                                      4
#define RG_ORIONA_2GTX_GAIN_HI                                       7
#define RG_ORIONA_2GTX_GAIN_SZ                                       4

#define RG_ORIONA_5GTX_GAIN_MSK                                      0x00000f00
#define RG_ORIONA_5GTX_GAIN_I_MSK                                    0xfffff0ff
#define RG_ORIONA_5GTX_GAIN_SFT                                      8
#define RG_ORIONA_5GTX_GAIN_HI                                       11
#define RG_ORIONA_5GTX_GAIN_SZ                                       4

#define RG_ORIONA_5GTX_GAIN_F0_MSK                                   0x0000f000
#define RG_ORIONA_5GTX_GAIN_F0_I_MSK                                 0xffff0fff
#define RG_ORIONA_5GTX_GAIN_F0_SFT                                   12
#define RG_ORIONA_5GTX_GAIN_F0_HI                                    15
#define RG_ORIONA_5GTX_GAIN_F0_SZ                                    4

#define RG_ORIONA_5GTX_GAIN_F1_MSK                                   0x000f0000
#define RG_ORIONA_5GTX_GAIN_F1_I_MSK                                 0xfff0ffff
#define RG_ORIONA_5GTX_GAIN_F1_SFT                                   16
#define RG_ORIONA_5GTX_GAIN_F1_HI                                    19
#define RG_ORIONA_5GTX_GAIN_F1_SZ                                    4

#define RG_ORIONA_5GTX_GAIN_F2_MSK                                   0x00f00000
#define RG_ORIONA_5GTX_GAIN_F2_I_MSK                                 0xff0fffff
#define RG_ORIONA_5GTX_GAIN_F2_SFT                                   20
#define RG_ORIONA_5GTX_GAIN_F2_HI                                    23
#define RG_ORIONA_5GTX_GAIN_F2_SZ                                    4

#define RG_ORIONA_5GTX_GAIN_F3_MSK                                   0x0f000000
#define RG_ORIONA_5GTX_GAIN_F3_I_MSK                                 0xf0ffffff
#define RG_ORIONA_5GTX_GAIN_F3_SFT                                   24
#define RG_ORIONA_5GTX_GAIN_F3_HI                                    27
#define RG_ORIONA_5GTX_GAIN_F3_SZ                                    4

#define RG_ORIONA_2GRX_RSW_MAN_MSK                                   0x00000001
#define RG_ORIONA_2GRX_RSW_MAN_I_MSK                                 0xfffffffe
#define RG_ORIONA_2GRX_RSW_MAN_SFT                                   0
#define RG_ORIONA_2GRX_RSW_MAN_HI                                    0
#define RG_ORIONA_2GRX_RSW_MAN_SZ                                    1

#define RG_ORIONA_EN_2GRX_RSW_MSK                                    0x00000002
#define RG_ORIONA_EN_2GRX_RSW_I_MSK                                  0xfffffffd
#define RG_ORIONA_EN_2GRX_RSW_SFT                                    1
#define RG_ORIONA_EN_2GRX_RSW_HI                                     1
#define RG_ORIONA_EN_2GRX_RSW_SZ                                     1

#define RG_ORIONA_2GRX_LNA_MAN_MSK                                   0x00000004
#define RG_ORIONA_2GRX_LNA_MAN_I_MSK                                 0xfffffffb
#define RG_ORIONA_2GRX_LNA_MAN_SFT                                   2
#define RG_ORIONA_2GRX_LNA_MAN_HI                                    2
#define RG_ORIONA_2GRX_LNA_MAN_SZ                                    1

#define RG_ORIONA_EN_2GRX_LNA_MSK                                    0x00000008
#define RG_ORIONA_EN_2GRX_LNA_I_MSK                                  0xfffffff7
#define RG_ORIONA_EN_2GRX_LNA_SFT                                    3
#define RG_ORIONA_EN_2GRX_LNA_HI                                     3
#define RG_ORIONA_EN_2GRX_LNA_SZ                                     1

#define RG_ORIONA_2GRX_MIXER_MAN_MSK                                 0x00000010
#define RG_ORIONA_2GRX_MIXER_MAN_I_MSK                               0xffffffef
#define RG_ORIONA_2GRX_MIXER_MAN_SFT                                 4
#define RG_ORIONA_2GRX_MIXER_MAN_HI                                  4
#define RG_ORIONA_2GRX_MIXER_MAN_SZ                                  1

#define RG_ORIONA_EN_2GRX_MIXER_MSK                                  0x00000020
#define RG_ORIONA_EN_2GRX_MIXER_I_MSK                                0xffffffdf
#define RG_ORIONA_EN_2GRX_MIXER_SFT                                  5
#define RG_ORIONA_EN_2GRX_MIXER_HI                                   5
#define RG_ORIONA_EN_2GRX_MIXER_SZ                                   1

#define RG_ORIONA_2GRX_TZ_MAN_MSK                                    0x00000040
#define RG_ORIONA_2GRX_TZ_MAN_I_MSK                                  0xffffffbf
#define RG_ORIONA_2GRX_TZ_MAN_SFT                                    6
#define RG_ORIONA_2GRX_TZ_MAN_HI                                     6
#define RG_ORIONA_2GRX_TZ_MAN_SZ                                     1

#define RG_ORIONA_EN_2GRX_TZ_MSK                                     0x00000080
#define RG_ORIONA_EN_2GRX_TZ_I_MSK                                   0xffffff7f
#define RG_ORIONA_EN_2GRX_TZ_SFT                                     7
#define RG_ORIONA_EN_2GRX_TZ_HI                                      7
#define RG_ORIONA_EN_2GRX_TZ_SZ                                      1

#define RG_ORIONA_RX_FILTER_MAN_MSK                                  0x00000400
#define RG_ORIONA_RX_FILTER_MAN_I_MSK                                0xfffffbff
#define RG_ORIONA_RX_FILTER_MAN_SFT                                  10
#define RG_ORIONA_RX_FILTER_MAN_HI                                   10
#define RG_ORIONA_RX_FILTER_MAN_SZ                                   1

#define RG_ORIONA_EN_RX_FILTER_MSK                                   0x00000800
#define RG_ORIONA_EN_RX_FILTER_I_MSK                                 0xfffff7ff
#define RG_ORIONA_EN_RX_FILTER_SFT                                   11
#define RG_ORIONA_EN_RX_FILTER_HI                                    11
#define RG_ORIONA_EN_RX_FILTER_SZ                                    1

#define RG_ORIONA_RX_ADC_MAN_MSK                                     0x00001000
#define RG_ORIONA_RX_ADC_MAN_I_MSK                                   0xffffefff
#define RG_ORIONA_RX_ADC_MAN_SFT                                     12
#define RG_ORIONA_RX_ADC_MAN_HI                                      12
#define RG_ORIONA_RX_ADC_MAN_SZ                                      1

#define RG_ORIONA_EN_RX_ADC_MSK                                      0x00002000
#define RG_ORIONA_EN_RX_ADC_I_MSK                                    0xffffdfff
#define RG_ORIONA_EN_RX_ADC_SFT                                      13
#define RG_ORIONA_EN_RX_ADC_HI                                       13
#define RG_ORIONA_EN_RX_ADC_SZ                                       1

#define RG_ORIONA_2GTX_TSW_MAN_MSK                                   0x00010000
#define RG_ORIONA_2GTX_TSW_MAN_I_MSK                                 0xfffeffff
#define RG_ORIONA_2GTX_TSW_MAN_SFT                                   16
#define RG_ORIONA_2GTX_TSW_MAN_HI                                    16
#define RG_ORIONA_2GTX_TSW_MAN_SZ                                    1

#define RG_ORIONA_EN_2GTX_TSW_MSK                                    0x00020000
#define RG_ORIONA_EN_2GTX_TSW_I_MSK                                  0xfffdffff
#define RG_ORIONA_EN_2GTX_TSW_SFT                                    17
#define RG_ORIONA_EN_2GTX_TSW_HI                                     17
#define RG_ORIONA_EN_2GTX_TSW_SZ                                     1

#define RG_ORIONA_2GTX_PA_MAN_MSK                                    0x00040000
#define RG_ORIONA_2GTX_PA_MAN_I_MSK                                  0xfffbffff
#define RG_ORIONA_2GTX_PA_MAN_SFT                                    18
#define RG_ORIONA_2GTX_PA_MAN_HI                                     18
#define RG_ORIONA_2GTX_PA_MAN_SZ                                     1

#define RG_ORIONA_EN_2GTX_PA_MSK                                     0x00080000
#define RG_ORIONA_EN_2GTX_PA_I_MSK                                   0xfff7ffff
#define RG_ORIONA_EN_2GTX_PA_SFT                                     19
#define RG_ORIONA_EN_2GTX_PA_HI                                      19
#define RG_ORIONA_EN_2GTX_PA_SZ                                      1

#define RG_ORIONA_2GTX_BTPA_MAN_MSK                                  0x00100000
#define RG_ORIONA_2GTX_BTPA_MAN_I_MSK                                0xffefffff
#define RG_ORIONA_2GTX_BTPA_MAN_SFT                                  20
#define RG_ORIONA_2GTX_BTPA_MAN_HI                                   20
#define RG_ORIONA_2GTX_BTPA_MAN_SZ                                   1

#define RG_ORIONA_EN_2GTX_BTPA_MSK                                   0x00200000
#define RG_ORIONA_EN_2GTX_BTPA_I_MSK                                 0xffdfffff
#define RG_ORIONA_EN_2GTX_BTPA_SFT                                   21
#define RG_ORIONA_EN_2GTX_BTPA_HI                                    21
#define RG_ORIONA_EN_2GTX_BTPA_SZ                                    1

#define RG_ORIONA_2GTX_MOD_MAN_MSK                                   0x00400000
#define RG_ORIONA_2GTX_MOD_MAN_I_MSK                                 0xffbfffff
#define RG_ORIONA_2GTX_MOD_MAN_SFT                                   22
#define RG_ORIONA_2GTX_MOD_MAN_HI                                    22
#define RG_ORIONA_2GTX_MOD_MAN_SZ                                    1

#define RG_ORIONA_EN_2GTX_MOD_MSK                                    0x00800000
#define RG_ORIONA_EN_2GTX_MOD_I_MSK                                  0xff7fffff
#define RG_ORIONA_EN_2GTX_MOD_SFT                                    23
#define RG_ORIONA_EN_2GTX_MOD_HI                                     23
#define RG_ORIONA_EN_2GTX_MOD_SZ                                     1

#define RG_ORIONA_TX_FILTER_MAN_MSK                                  0x04000000
#define RG_ORIONA_TX_FILTER_MAN_I_MSK                                0xfbffffff
#define RG_ORIONA_TX_FILTER_MAN_SFT                                  26
#define RG_ORIONA_TX_FILTER_MAN_HI                                   26
#define RG_ORIONA_TX_FILTER_MAN_SZ                                   1

#define RG_ORIONA_EN_TX_FILTER_MSK                                   0x08000000
#define RG_ORIONA_EN_TX_FILTER_I_MSK                                 0xf7ffffff
#define RG_ORIONA_EN_TX_FILTER_SFT                                   27
#define RG_ORIONA_EN_TX_FILTER_HI                                    27
#define RG_ORIONA_EN_TX_FILTER_SZ                                    1

#define RG_ORIONA_TX_DAC_MAN_MSK                                     0x10000000
#define RG_ORIONA_TX_DAC_MAN_I_MSK                                   0xefffffff
#define RG_ORIONA_TX_DAC_MAN_SFT                                     28
#define RG_ORIONA_TX_DAC_MAN_HI                                      28
#define RG_ORIONA_TX_DAC_MAN_SZ                                      1

#define RG_ORIONA_EN_TX_DAC_MSK                                      0x20000000
#define RG_ORIONA_EN_TX_DAC_I_MSK                                    0xdfffffff
#define RG_ORIONA_EN_TX_DAC_SFT                                      29
#define RG_ORIONA_EN_TX_DAC_HI                                       29
#define RG_ORIONA_EN_TX_DAC_SZ                                       1

#define RG_ORIONA_5GRX_RSW_MAN_MSK                                   0x00000001
#define RG_ORIONA_5GRX_RSW_MAN_I_MSK                                 0xfffffffe
#define RG_ORIONA_5GRX_RSW_MAN_SFT                                   0
#define RG_ORIONA_5GRX_RSW_MAN_HI                                    0
#define RG_ORIONA_5GRX_RSW_MAN_SZ                                    1

#define RG_ORIONA_EN_5GRX_RSW_MSK                                    0x00000002
#define RG_ORIONA_EN_5GRX_RSW_I_MSK                                  0xfffffffd
#define RG_ORIONA_EN_5GRX_RSW_SFT                                    1
#define RG_ORIONA_EN_5GRX_RSW_HI                                     1
#define RG_ORIONA_EN_5GRX_RSW_SZ                                     1

#define RG_ORIONA_5GRX_LNA_MAN_MSK                                   0x00000004
#define RG_ORIONA_5GRX_LNA_MAN_I_MSK                                 0xfffffffb
#define RG_ORIONA_5GRX_LNA_MAN_SFT                                   2
#define RG_ORIONA_5GRX_LNA_MAN_HI                                    2
#define RG_ORIONA_5GRX_LNA_MAN_SZ                                    1

#define RG_ORIONA_EN_5GRX_LNA_MSK                                    0x00000008
#define RG_ORIONA_EN_5GRX_LNA_I_MSK                                  0xfffffff7
#define RG_ORIONA_EN_5GRX_LNA_SFT                                    3
#define RG_ORIONA_EN_5GRX_LNA_HI                                     3
#define RG_ORIONA_EN_5GRX_LNA_SZ                                     1

#define RG_ORIONA_5GRX_MIXER_MAN_MSK                                 0x00000010
#define RG_ORIONA_5GRX_MIXER_MAN_I_MSK                               0xffffffef
#define RG_ORIONA_5GRX_MIXER_MAN_SFT                                 4
#define RG_ORIONA_5GRX_MIXER_MAN_HI                                  4
#define RG_ORIONA_5GRX_MIXER_MAN_SZ                                  1

#define RG_ORIONA_EN_5GRX_MIXER_MSK                                  0x00000020
#define RG_ORIONA_EN_5GRX_MIXER_I_MSK                                0xffffffdf
#define RG_ORIONA_EN_5GRX_MIXER_SFT                                  5
#define RG_ORIONA_EN_5GRX_MIXER_HI                                   5
#define RG_ORIONA_EN_5GRX_MIXER_SZ                                   1

#define RG_ORIONA_5GRX_TZ_MAN_MSK                                    0x00000040
#define RG_ORIONA_5GRX_TZ_MAN_I_MSK                                  0xffffffbf
#define RG_ORIONA_5GRX_TZ_MAN_SFT                                    6
#define RG_ORIONA_5GRX_TZ_MAN_HI                                     6
#define RG_ORIONA_5GRX_TZ_MAN_SZ                                     1

#define RG_ORIONA_EN_5GRX_TZ_MSK                                     0x00000080
#define RG_ORIONA_EN_5GRX_TZ_I_MSK                                   0xffffff7f
#define RG_ORIONA_EN_5GRX_TZ_SFT                                     7
#define RG_ORIONA_EN_5GRX_TZ_HI                                      7
#define RG_ORIONA_EN_5GRX_TZ_SZ                                      1

#define RG_ORIONA_TXDAC_CAL_MAN_MSK                                  0x00000100
#define RG_ORIONA_TXDAC_CAL_MAN_I_MSK                                0xfffffeff
#define RG_ORIONA_TXDAC_CAL_MAN_SFT                                  8
#define RG_ORIONA_TXDAC_CAL_MAN_HI                                   8
#define RG_ORIONA_TXDAC_CAL_MAN_SZ                                   1

#define RG_ORIONA_EN_TXDAC_CAL_MSK                                   0x00000200
#define RG_ORIONA_EN_TXDAC_CAL_I_MSK                                 0xfffffdff
#define RG_ORIONA_EN_TXDAC_CAL_SFT                                   9
#define RG_ORIONA_EN_TXDAC_CAL_HI                                    9
#define RG_ORIONA_EN_TXDAC_CAL_SZ                                    1

#define RG_ORIONA_2GTX_SELF_MIXER_MAN_MSK                            0x00000400
#define RG_ORIONA_2GTX_SELF_MIXER_MAN_I_MSK                          0xfffffbff
#define RG_ORIONA_2GTX_SELF_MIXER_MAN_SFT                            10
#define RG_ORIONA_2GTX_SELF_MIXER_MAN_HI                             10
#define RG_ORIONA_2GTX_SELF_MIXER_MAN_SZ                             1

#define RG_ORIONA_EN_2GTX_SELF_MIXER_MSK                             0x00000800
#define RG_ORIONA_EN_2GTX_SELF_MIXER_I_MSK                           0xfffff7ff
#define RG_ORIONA_EN_2GTX_SELF_MIXER_SFT                             11
#define RG_ORIONA_EN_2GTX_SELF_MIXER_HI                              11
#define RG_ORIONA_EN_2GTX_SELF_MIXER_SZ                              1

#define RG_ORIONA_5GTX_SELF_MIXER_MAN_MSK                            0x00001000
#define RG_ORIONA_5GTX_SELF_MIXER_MAN_I_MSK                          0xffffefff
#define RG_ORIONA_5GTX_SELF_MIXER_MAN_SFT                            12
#define RG_ORIONA_5GTX_SELF_MIXER_MAN_HI                             12
#define RG_ORIONA_5GTX_SELF_MIXER_MAN_SZ                             1

#define RG_ORIONA_EN_5GTX_SELF_MIXER_MSK                             0x00002000
#define RG_ORIONA_EN_5GTX_SELF_MIXER_I_MSK                           0xffffdfff
#define RG_ORIONA_EN_5GTX_SELF_MIXER_SFT                             13
#define RG_ORIONA_EN_5GTX_SELF_MIXER_HI                              13
#define RG_ORIONA_EN_5GTX_SELF_MIXER_SZ                              1

#define RG_ORIONA_5GTX_TSW_MAN_MSK                                   0x00010000
#define RG_ORIONA_5GTX_TSW_MAN_I_MSK                                 0xfffeffff
#define RG_ORIONA_5GTX_TSW_MAN_SFT                                   16
#define RG_ORIONA_5GTX_TSW_MAN_HI                                    16
#define RG_ORIONA_5GTX_TSW_MAN_SZ                                    1

#define RG_ORIONA_EN_5GTX_TSW_MSK                                    0x00020000
#define RG_ORIONA_EN_5GTX_TSW_I_MSK                                  0xfffdffff
#define RG_ORIONA_EN_5GTX_TSW_SFT                                    17
#define RG_ORIONA_EN_5GTX_TSW_HI                                     17
#define RG_ORIONA_EN_5GTX_TSW_SZ                                     1

#define RG_ORIONA_5GTX_PA_MAN_MSK                                    0x00040000
#define RG_ORIONA_5GTX_PA_MAN_I_MSK                                  0xfffbffff
#define RG_ORIONA_5GTX_PA_MAN_SFT                                    18
#define RG_ORIONA_5GTX_PA_MAN_HI                                     18
#define RG_ORIONA_5GTX_PA_MAN_SZ                                     1

#define RG_ORIONA_EN_5GTX_PA_MSK                                     0x00080000
#define RG_ORIONA_EN_5GTX_PA_I_MSK                                   0xfff7ffff
#define RG_ORIONA_EN_5GTX_PA_SFT                                     19
#define RG_ORIONA_EN_5GTX_PA_HI                                      19
#define RG_ORIONA_EN_5GTX_PA_SZ                                      1

#define RG_ORIONA_5GTX_MOD_MAN_MSK                                   0x00100000
#define RG_ORIONA_5GTX_MOD_MAN_I_MSK                                 0xffefffff
#define RG_ORIONA_5GTX_MOD_MAN_SFT                                   20
#define RG_ORIONA_5GTX_MOD_MAN_HI                                    20
#define RG_ORIONA_5GTX_MOD_MAN_SZ                                    1

#define RG_ORIONA_EN_5GTX_MOD_MSK                                    0x00200000
#define RG_ORIONA_EN_5GTX_MOD_I_MSK                                  0xffdfffff
#define RG_ORIONA_EN_5GTX_MOD_SFT                                    21
#define RG_ORIONA_EN_5GTX_MOD_HI                                     21
#define RG_ORIONA_EN_5GTX_MOD_SZ                                     1

#define RG_ORIONA_2GRX_IQCAL_MAN_MSK                                 0x01000000
#define RG_ORIONA_2GRX_IQCAL_MAN_I_MSK                               0xfeffffff
#define RG_ORIONA_2GRX_IQCAL_MAN_SFT                                 24
#define RG_ORIONA_2GRX_IQCAL_MAN_HI                                  24
#define RG_ORIONA_2GRX_IQCAL_MAN_SZ                                  1

#define RG_ORIONA_EN_2GRX_IQCAL_MSK                                  0x02000000
#define RG_ORIONA_EN_2GRX_IQCAL_I_MSK                                0xfdffffff
#define RG_ORIONA_EN_2GRX_IQCAL_SFT                                  25
#define RG_ORIONA_EN_2GRX_IQCAL_HI                                   25
#define RG_ORIONA_EN_2GRX_IQCAL_SZ                                   1

#define RG_ORIONA_5GRX_IQCAL_MAN_MSK                                 0x04000000
#define RG_ORIONA_5GRX_IQCAL_MAN_I_MSK                               0xfbffffff
#define RG_ORIONA_5GRX_IQCAL_MAN_SFT                                 26
#define RG_ORIONA_5GRX_IQCAL_MAN_HI                                  26
#define RG_ORIONA_5GRX_IQCAL_MAN_SZ                                  1

#define RG_ORIONA_EN_5GRX_IQCAL_MSK                                  0x08000000
#define RG_ORIONA_EN_5GRX_IQCAL_I_MSK                                0xf7ffffff
#define RG_ORIONA_EN_5GRX_IQCAL_SFT                                  27
#define RG_ORIONA_EN_5GRX_IQCAL_HI                                   27
#define RG_ORIONA_EN_5GRX_IQCAL_SZ                                   1

#define RG_ORIONA_2GTX_DPD_MAN_MSK                                   0x10000000
#define RG_ORIONA_2GTX_DPD_MAN_I_MSK                                 0xefffffff
#define RG_ORIONA_2GTX_DPD_MAN_SFT                                   28
#define RG_ORIONA_2GTX_DPD_MAN_HI                                    28
#define RG_ORIONA_2GTX_DPD_MAN_SZ                                    1

#define RG_ORIONA_EN_2GTX_DPD_MSK                                    0x20000000
#define RG_ORIONA_EN_2GTX_DPD_I_MSK                                  0xdfffffff
#define RG_ORIONA_EN_2GTX_DPD_SFT                                    29
#define RG_ORIONA_EN_2GTX_DPD_HI                                     29
#define RG_ORIONA_EN_2GTX_DPD_SZ                                     1

#define RG_ORIONA_5GTX_DPD_MAN_MSK                                   0x40000000
#define RG_ORIONA_5GTX_DPD_MAN_I_MSK                                 0xbfffffff
#define RG_ORIONA_5GTX_DPD_MAN_SFT                                   30
#define RG_ORIONA_5GTX_DPD_MAN_HI                                    30
#define RG_ORIONA_5GTX_DPD_MAN_SZ                                    1

#define RG_ORIONA_EN_5GTX_DPD_MSK                                    0x80000000
#define RG_ORIONA_EN_5GTX_DPD_I_MSK                                  0x7fffffff
#define RG_ORIONA_EN_5GTX_DPD_SFT                                    31
#define RG_ORIONA_EN_5GTX_DPD_HI                                     31
#define RG_ORIONA_EN_5GTX_DPD_SZ                                     1

#define RG_ORIONA_2GRX_LDOFE_MAN_MSK                                 0x00000001
#define RG_ORIONA_2GRX_LDOFE_MAN_I_MSK                               0xfffffffe
#define RG_ORIONA_2GRX_LDOFE_MAN_SFT                                 0
#define RG_ORIONA_2GRX_LDOFE_MAN_HI                                  0
#define RG_ORIONA_2GRX_LDOFE_MAN_SZ                                  1

#define RG_ORIONA_EN_2GRX_LDOFE_MSK                                  0x00000002
#define RG_ORIONA_EN_2GRX_LDOFE_I_MSK                                0xfffffffd
#define RG_ORIONA_EN_2GRX_LDOFE_SFT                                  1
#define RG_ORIONA_EN_2GRX_LDOFE_HI                                   1
#define RG_ORIONA_EN_2GRX_LDOFE_SZ                                   1

#define RG_ORIONA_2GTRX_LDOIQDIV_MAN_MSK                             0x00000004
#define RG_ORIONA_2GTRX_LDOIQDIV_MAN_I_MSK                           0xfffffffb
#define RG_ORIONA_2GTRX_LDOIQDIV_MAN_SFT                             2
#define RG_ORIONA_2GTRX_LDOIQDIV_MAN_HI                              2
#define RG_ORIONA_2GTRX_LDOIQDIV_MAN_SZ                              1

#define RG_ORIONA_EN_2GTRX_LDOIQDIV_MSK                              0x00000008
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_I_MSK                            0xfffffff7
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_SFT                              3
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_HI                               3
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_SZ                               1

#define RG_ORIONA_2GTX_LDOBT_MAN_MSK                                 0x00000010
#define RG_ORIONA_2GTX_LDOBT_MAN_I_MSK                               0xffffffef
#define RG_ORIONA_2GTX_LDOBT_MAN_SFT                                 4
#define RG_ORIONA_2GTX_LDOBT_MAN_HI                                  4
#define RG_ORIONA_2GTX_LDOBT_MAN_SZ                                  1

#define RG_ORIONA_EN_2GTX_LDOBT_MSK                                  0x00000020
#define RG_ORIONA_EN_2GTX_LDOBT_I_MSK                                0xffffffdf
#define RG_ORIONA_EN_2GTX_LDOBT_SFT                                  5
#define RG_ORIONA_EN_2GTX_LDOBT_HI                                   5
#define RG_ORIONA_EN_2GTX_LDOBT_SZ                                   1

#define RG_ORIONA_5GRX_LDOFEABB_MAN_MSK                              0x00000040
#define RG_ORIONA_5GRX_LDOFEABB_MAN_I_MSK                            0xffffffbf
#define RG_ORIONA_5GRX_LDOFEABB_MAN_SFT                              6
#define RG_ORIONA_5GRX_LDOFEABB_MAN_HI                               6
#define RG_ORIONA_5GRX_LDOFEABB_MAN_SZ                               1

#define RG_ORIONA_EN_5GRX_LDOFEABB_MSK                               0x00000080
#define RG_ORIONA_EN_5GRX_LDOFEABB_I_MSK                             0xffffff7f
#define RG_ORIONA_EN_5GRX_LDOFEABB_SFT                               7
#define RG_ORIONA_EN_5GRX_LDOFEABB_HI                                7
#define RG_ORIONA_EN_5GRX_LDOFEABB_SZ                                1

#define RG_ORIONA_5GTRX_LDOIQDIV_MAN_MSK                             0x00000100
#define RG_ORIONA_5GTRX_LDOIQDIV_MAN_I_MSK                           0xfffffeff
#define RG_ORIONA_5GTRX_LDOIQDIV_MAN_SFT                             8
#define RG_ORIONA_5GTRX_LDOIQDIV_MAN_HI                              8
#define RG_ORIONA_5GTRX_LDOIQDIV_MAN_SZ                              1

#define RG_ORIONA_EN_5GTRX_LDOIQDIV_MSK                              0x00000200
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_I_MSK                            0xfffffdff
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_SFT                              9
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_HI                               9
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_SZ                               1

#define RG_ORIONA_TRX_LDOABB_MAN_MSK                                 0x00000400
#define RG_ORIONA_TRX_LDOABB_MAN_I_MSK                               0xfffffbff
#define RG_ORIONA_TRX_LDOABB_MAN_SFT                                 10
#define RG_ORIONA_TRX_LDOABB_MAN_HI                                  10
#define RG_ORIONA_TRX_LDOABB_MAN_SZ                                  1

#define RG_ORIONA_EN_TRX_LDOABB_MSK                                  0x00000800
#define RG_ORIONA_EN_TRX_LDOABB_I_MSK                                0xfffff7ff
#define RG_ORIONA_EN_TRX_LDOABB_SFT                                  11
#define RG_ORIONA_EN_TRX_LDOABB_HI                                   11
#define RG_ORIONA_EN_TRX_LDOABB_SZ                                   1

#define RG_ORIONA_TX_LDOTXLPF_MAN_MSK                                0x00001000
#define RG_ORIONA_TX_LDOTXLPF_MAN_I_MSK                              0xffffefff
#define RG_ORIONA_TX_LDOTXLPF_MAN_SFT                                12
#define RG_ORIONA_TX_LDOTXLPF_MAN_HI                                 12
#define RG_ORIONA_TX_LDOTXLPF_MAN_SZ                                 1

#define RG_ORIONA_EN_TX_LDOTXLPF_MSK                                 0x00002000
#define RG_ORIONA_EN_TX_LDOTXLPF_I_MSK                               0xffffdfff
#define RG_ORIONA_EN_TX_LDOTXLPF_SFT                                 13
#define RG_ORIONA_EN_TX_LDOTXLPF_HI                                  13
#define RG_ORIONA_EN_TX_LDOTXLPF_SZ                                  1

#define RG_ORIONA_2GRX_LDOFE_IQUP_MAN_MSK                            0x00004000
#define RG_ORIONA_2GRX_LDOFE_IQUP_MAN_I_MSK                          0xffffbfff
#define RG_ORIONA_2GRX_LDOFE_IQUP_MAN_SFT                            14
#define RG_ORIONA_2GRX_LDOFE_IQUP_MAN_HI                             14
#define RG_ORIONA_2GRX_LDOFE_IQUP_MAN_SZ                             1

#define RG_ORIONA_EN_2GRX_LDOFE_IQUP_MSK                             0x00008000
#define RG_ORIONA_EN_2GRX_LDOFE_IQUP_I_MSK                           0xffff7fff
#define RG_ORIONA_EN_2GRX_LDOFE_IQUP_SFT                             15
#define RG_ORIONA_EN_2GRX_LDOFE_IQUP_HI                              15
#define RG_ORIONA_EN_2GRX_LDOFE_IQUP_SZ                              1

#define RG_ORIONA_EN_2GRX_LDOFE_BYP_MSK                              0x00010000
#define RG_ORIONA_EN_2GRX_LDOFE_BYP_I_MSK                            0xfffeffff
#define RG_ORIONA_EN_2GRX_LDOFE_BYP_SFT                              16
#define RG_ORIONA_EN_2GRX_LDOFE_BYP_HI                               16
#define RG_ORIONA_EN_2GRX_LDOFE_BYP_SZ                               1

#define RG_ORIONA_EN_2GRX_LDOFE_FC_MSK                               0x00020000
#define RG_ORIONA_EN_2GRX_LDOFE_FC_I_MSK                             0xfffdffff
#define RG_ORIONA_EN_2GRX_LDOFE_FC_SFT                               17
#define RG_ORIONA_EN_2GRX_LDOFE_FC_HI                                17
#define RG_ORIONA_EN_2GRX_LDOFE_FC_SZ                                1

#define RG_ORIONA_EN_2GTRX_LDOIQDIV_BYP_MSK                          0x00040000
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_BYP_I_MSK                        0xfffbffff
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_BYP_SFT                          18
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_BYP_HI                           18
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_BYP_SZ                           1

#define RG_ORIONA_EN_2GTRX_LDOIQDIV_FC_MSK                           0x00080000
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_FC_I_MSK                         0xfff7ffff
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_FC_SFT                           19
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_FC_HI                            19
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_FC_SZ                            1

#define RG_ORIONA_EN_2GTRX_LDOIQDIV_IQUP_MSK                         0x00100000
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_IQUP_I_MSK                       0xffefffff
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_IQUP_SFT                         20
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_IQUP_HI                          20
#define RG_ORIONA_EN_2GTRX_LDOIQDIV_IQUP_SZ                          1

#define RG_ORIONA_EN_2GTX_LDOBT_BYP_MSK                              0x00200000
#define RG_ORIONA_EN_2GTX_LDOBT_BYP_I_MSK                            0xffdfffff
#define RG_ORIONA_EN_2GTX_LDOBT_BYP_SFT                              21
#define RG_ORIONA_EN_2GTX_LDOBT_BYP_HI                               21
#define RG_ORIONA_EN_2GTX_LDOBT_BYP_SZ                               1

#define RG_ORIONA_EN_2GTX_LDOBT_FC_MSK                               0x00400000
#define RG_ORIONA_EN_2GTX_LDOBT_FC_I_MSK                             0xffbfffff
#define RG_ORIONA_EN_2GTX_LDOBT_FC_SFT                               22
#define RG_ORIONA_EN_2GTX_LDOBT_FC_HI                                22
#define RG_ORIONA_EN_2GTX_LDOBT_FC_SZ                                1

#define RG_ORIONA_EN_2GTX_LDOBT_IQUP_MSK                             0x00800000
#define RG_ORIONA_EN_2GTX_LDOBT_IQUP_I_MSK                           0xff7fffff
#define RG_ORIONA_EN_2GTX_LDOBT_IQUP_SFT                             23
#define RG_ORIONA_EN_2GTX_LDOBT_IQUP_HI                              23
#define RG_ORIONA_EN_2GTX_LDOBT_IQUP_SZ                              1

#define RG_ORIONA_EN_TRX_LDOABB_BYP_MSK                              0x01000000
#define RG_ORIONA_EN_TRX_LDOABB_BYP_I_MSK                            0xfeffffff
#define RG_ORIONA_EN_TRX_LDOABB_BYP_SFT                              24
#define RG_ORIONA_EN_TRX_LDOABB_BYP_HI                               24
#define RG_ORIONA_EN_TRX_LDOABB_BYP_SZ                               1

#define RG_ORIONA_EN_TRX_LDOABB_FC_MSK                               0x02000000
#define RG_ORIONA_EN_TRX_LDOABB_FC_I_MSK                             0xfdffffff
#define RG_ORIONA_EN_TRX_LDOABB_FC_SFT                               25
#define RG_ORIONA_EN_TRX_LDOABB_FC_HI                                25
#define RG_ORIONA_EN_TRX_LDOABB_FC_SZ                                1

#define RG_ORIONA_EN_TRX_LDOABB_IQUP_MSK                             0x04000000
#define RG_ORIONA_EN_TRX_LDOABB_IQUP_I_MSK                           0xfbffffff
#define RG_ORIONA_EN_TRX_LDOABB_IQUP_SFT                             26
#define RG_ORIONA_EN_TRX_LDOABB_IQUP_HI                              26
#define RG_ORIONA_EN_TRX_LDOABB_IQUP_SZ                              1

#define RG_ORIONA_EN_TX_LDOTXLPF_BYP_MSK                             0x08000000
#define RG_ORIONA_EN_TX_LDOTXLPF_BYP_I_MSK                           0xf7ffffff
#define RG_ORIONA_EN_TX_LDOTXLPF_BYP_SFT                             27
#define RG_ORIONA_EN_TX_LDOTXLPF_BYP_HI                              27
#define RG_ORIONA_EN_TX_LDOTXLPF_BYP_SZ                              1

#define RG_ORIONA_EN_TX_LDOTXLPF_FC_MSK                              0x10000000
#define RG_ORIONA_EN_TX_LDOTXLPF_FC_I_MSK                            0xefffffff
#define RG_ORIONA_EN_TX_LDOTXLPF_FC_SFT                              28
#define RG_ORIONA_EN_TX_LDOTXLPF_FC_HI                               28
#define RG_ORIONA_EN_TX_LDOTXLPF_FC_SZ                               1

#define RG_ORIONA_EN_TX_LDOTXLPF_IQUP_MSK                            0x20000000
#define RG_ORIONA_EN_TX_LDOTXLPF_IQUP_I_MSK                          0xdfffffff
#define RG_ORIONA_EN_TX_LDOTXLPF_IQUP_SFT                            29
#define RG_ORIONA_EN_TX_LDOTXLPF_IQUP_HI                             29
#define RG_ORIONA_EN_TX_LDOTXLPF_IQUP_SZ                             1

#define RG_ORIONA_5GRX_LDOFEABB_IQUP_MAN_MSK                         0x40000000
#define RG_ORIONA_5GRX_LDOFEABB_IQUP_MAN_I_MSK                       0xbfffffff
#define RG_ORIONA_5GRX_LDOFEABB_IQUP_MAN_SFT                         30
#define RG_ORIONA_5GRX_LDOFEABB_IQUP_MAN_HI                          30
#define RG_ORIONA_5GRX_LDOFEABB_IQUP_MAN_SZ                          1

#define RG_ORIONA_EN_5GRX_LDOFEABB_IQUP_MSK                          0x80000000
#define RG_ORIONA_EN_5GRX_LDOFEABB_IQUP_I_MSK                        0x7fffffff
#define RG_ORIONA_EN_5GRX_LDOFEABB_IQUP_SFT                          31
#define RG_ORIONA_EN_5GRX_LDOFEABB_IQUP_HI                           31
#define RG_ORIONA_EN_5GRX_LDOFEABB_IQUP_SZ                           1

#define RG_ORIONA_EN_5GRX_LDOFEABB_BYP_MSK                           0x00000001
#define RG_ORIONA_EN_5GRX_LDOFEABB_BYP_I_MSK                         0xfffffffe
#define RG_ORIONA_EN_5GRX_LDOFEABB_BYP_SFT                           0
#define RG_ORIONA_EN_5GRX_LDOFEABB_BYP_HI                            0
#define RG_ORIONA_EN_5GRX_LDOFEABB_BYP_SZ                            1

#define RG_ORIONA_EN_5GRX_LDOFEABB_FC_MSK                            0x00000002
#define RG_ORIONA_EN_5GRX_LDOFEABB_FC_I_MSK                          0xfffffffd
#define RG_ORIONA_EN_5GRX_LDOFEABB_FC_SFT                            1
#define RG_ORIONA_EN_5GRX_LDOFEABB_FC_HI                             1
#define RG_ORIONA_EN_5GRX_LDOFEABB_FC_SZ                             1

#define RG_ORIONA_EN_5GTRX_LDOIQDIV_BYP_MSK                          0x00000004
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_BYP_I_MSK                        0xfffffffb
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_BYP_SFT                          2
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_BYP_HI                           2
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_BYP_SZ                           1

#define RG_ORIONA_EN_5GTRX_LDOIQDIV_FC_MSK                           0x00000008
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_FC_I_MSK                         0xfffffff7
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_FC_SFT                           3
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_FC_HI                            3
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_FC_SZ                            1

#define RG_ORIONA_EN_5GTRX_LDOIQDIV_IQUP_MSK                         0x00000010
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_IQUP_I_MSK                       0xffffffef
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_IQUP_SFT                         4
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_IQUP_HI                          4
#define RG_ORIONA_EN_5GTRX_LDOIQDIV_IQUP_SZ                          1

#define RG_ORIONA_2GRX_LDOFE_LEVEL_MSK                               0x000001c0
#define RG_ORIONA_2GRX_LDOFE_LEVEL_I_MSK                             0xfffffe3f
#define RG_ORIONA_2GRX_LDOFE_LEVEL_SFT                               6
#define RG_ORIONA_2GRX_LDOFE_LEVEL_HI                                8
#define RG_ORIONA_2GRX_LDOFE_LEVEL_SZ                                3

#define RG_ORIONA_2GTRX_LDOIQDIV_LEVEL_MSK                           0x00000e00
#define RG_ORIONA_2GTRX_LDOIQDIV_LEVEL_I_MSK                         0xfffff1ff
#define RG_ORIONA_2GTRX_LDOIQDIV_LEVEL_SFT                           9
#define RG_ORIONA_2GTRX_LDOIQDIV_LEVEL_HI                            11
#define RG_ORIONA_2GTRX_LDOIQDIV_LEVEL_SZ                            3

#define RG_ORIONA_2GTX_LDOBT_LEVEL_MSK                               0x0000e000
#define RG_ORIONA_2GTX_LDOBT_LEVEL_I_MSK                             0xffff1fff
#define RG_ORIONA_2GTX_LDOBT_LEVEL_SFT                               13
#define RG_ORIONA_2GTX_LDOBT_LEVEL_HI                                15
#define RG_ORIONA_2GTX_LDOBT_LEVEL_SZ                                3

#define RG_ORIONA_TX_LDOTXLPF_LEVEL_MSK                              0x000e0000
#define RG_ORIONA_TX_LDOTXLPF_LEVEL_I_MSK                            0xfff1ffff
#define RG_ORIONA_TX_LDOTXLPF_LEVEL_SFT                              17
#define RG_ORIONA_TX_LDOTXLPF_LEVEL_HI                               19
#define RG_ORIONA_TX_LDOTXLPF_LEVEL_SZ                               3

#define RG_ORIONA_TRX_LDOABB_LEVEL_MSK                               0x00e00000
#define RG_ORIONA_TRX_LDOABB_LEVEL_I_MSK                             0xff1fffff
#define RG_ORIONA_TRX_LDOABB_LEVEL_SFT                               21
#define RG_ORIONA_TRX_LDOABB_LEVEL_HI                                23
#define RG_ORIONA_TRX_LDOABB_LEVEL_SZ                                3

#define RG_ORIONA_5GRX_LDOFEABB_LEVEL_MSK                            0x0e000000
#define RG_ORIONA_5GRX_LDOFEABB_LEVEL_I_MSK                          0xf1ffffff
#define RG_ORIONA_5GRX_LDOFEABB_LEVEL_SFT                            25
#define RG_ORIONA_5GRX_LDOFEABB_LEVEL_HI                             27
#define RG_ORIONA_5GRX_LDOFEABB_LEVEL_SZ                             3

#define RG_ORIONA_5GTRX_LDOIQDIV_LEVEL_MSK                           0xe0000000
#define RG_ORIONA_5GTRX_LDOIQDIV_LEVEL_I_MSK                         0x1fffffff
#define RG_ORIONA_5GTRX_LDOIQDIV_LEVEL_SFT                           29
#define RG_ORIONA_5GTRX_LDOIQDIV_LEVEL_HI                            31
#define RG_ORIONA_5GTRX_LDOIQDIV_LEVEL_SZ                            3

#define RG_ORIONA_2GRX_LO_SEL_MAN_MSK                                0x00000001
#define RG_ORIONA_2GRX_LO_SEL_MAN_I_MSK                              0xfffffffe
#define RG_ORIONA_2GRX_LO_SEL_MAN_SFT                                0
#define RG_ORIONA_2GRX_LO_SEL_MAN_HI                                 0
#define RG_ORIONA_2GRX_LO_SEL_MAN_SZ                                 1

#define RG_ORIONA_2GRX_LO_SEL_MSK                                    0x00000002
#define RG_ORIONA_2GRX_LO_SEL_I_MSK                                  0xfffffffd
#define RG_ORIONA_2GRX_LO_SEL_SFT                                    1
#define RG_ORIONA_2GRX_LO_SEL_HI                                     1
#define RG_ORIONA_2GRX_LO_SEL_SZ                                     1

#define RG_ORIONA_2GTX_LO_SEL_MAN_MSK                                0x00000004
#define RG_ORIONA_2GTX_LO_SEL_MAN_I_MSK                              0xfffffffb
#define RG_ORIONA_2GTX_LO_SEL_MAN_SFT                                2
#define RG_ORIONA_2GTX_LO_SEL_MAN_HI                                 2
#define RG_ORIONA_2GTX_LO_SEL_MAN_SZ                                 1

#define RG_ORIONA_2GTX_LO_SEL_MSK                                    0x00000008
#define RG_ORIONA_2GTX_LO_SEL_I_MSK                                  0xfffffff7
#define RG_ORIONA_2GTX_LO_SEL_SFT                                    3
#define RG_ORIONA_2GTX_LO_SEL_HI                                     3
#define RG_ORIONA_2GTX_LO_SEL_SZ                                     1

#define RG_ORIONA_2GRX_IQDIV_INBU_MAN_MSK                            0x00000010
#define RG_ORIONA_2GRX_IQDIV_INBU_MAN_I_MSK                          0xffffffef
#define RG_ORIONA_2GRX_IQDIV_INBU_MAN_SFT                            4
#define RG_ORIONA_2GRX_IQDIV_INBU_MAN_HI                             4
#define RG_ORIONA_2GRX_IQDIV_INBU_MAN_SZ                             1

#define RG_ORIONA_EN_2GRX_IQDIV_INBU_MSK                             0x00000020
#define RG_ORIONA_EN_2GRX_IQDIV_INBU_I_MSK                           0xffffffdf
#define RG_ORIONA_EN_2GRX_IQDIV_INBU_SFT                             5
#define RG_ORIONA_EN_2GRX_IQDIV_INBU_HI                              5
#define RG_ORIONA_EN_2GRX_IQDIV_INBU_SZ                              1

#define RG_ORIONA_2GRX_IQDIV_CORE_MAN_MSK                            0x00000040
#define RG_ORIONA_2GRX_IQDIV_CORE_MAN_I_MSK                          0xffffffbf
#define RG_ORIONA_2GRX_IQDIV_CORE_MAN_SFT                            6
#define RG_ORIONA_2GRX_IQDIV_CORE_MAN_HI                             6
#define RG_ORIONA_2GRX_IQDIV_CORE_MAN_SZ                             1

#define RG_ORIONA_EN_2GRX_IQDIV_CORE_MSK                             0x00000080
#define RG_ORIONA_EN_2GRX_IQDIV_CORE_I_MSK                           0xffffff7f
#define RG_ORIONA_EN_2GRX_IQDIV_CORE_SFT                             7
#define RG_ORIONA_EN_2GRX_IQDIV_CORE_HI                              7
#define RG_ORIONA_EN_2GRX_IQDIV_CORE_SZ                              1

#define RG_ORIONA_2GRX_IQDIV_OUTBU_MAN_MSK                           0x00000100
#define RG_ORIONA_2GRX_IQDIV_OUTBU_MAN_I_MSK                         0xfffffeff
#define RG_ORIONA_2GRX_IQDIV_OUTBU_MAN_SFT                           8
#define RG_ORIONA_2GRX_IQDIV_OUTBU_MAN_HI                            8
#define RG_ORIONA_2GRX_IQDIV_OUTBU_MAN_SZ                            1

#define RG_ORIONA_EN_2GRX_IQDIV_OUTBU_MSK                            0x00000200
#define RG_ORIONA_EN_2GRX_IQDIV_OUTBU_I_MSK                          0xfffffdff
#define RG_ORIONA_EN_2GRX_IQDIV_OUTBU_SFT                            9
#define RG_ORIONA_EN_2GRX_IQDIV_OUTBU_HI                             9
#define RG_ORIONA_EN_2GRX_IQDIV_OUTBU_SZ                             1

#define RG_ORIONA_WF_2GRX_IQDIV_CORE_VSEL_MSK                        0x00000400
#define RG_ORIONA_WF_2GRX_IQDIV_CORE_VSEL_I_MSK                      0xfffffbff
#define RG_ORIONA_WF_2GRX_IQDIV_CORE_VSEL_SFT                        10
#define RG_ORIONA_WF_2GRX_IQDIV_CORE_VSEL_HI                         10
#define RG_ORIONA_WF_2GRX_IQDIV_CORE_VSEL_SZ                         1

#define RG_ORIONA_WF_2GRX_IQDIV_INBU_VSEL_MSK                        0x00000800
#define RG_ORIONA_WF_2GRX_IQDIV_INBU_VSEL_I_MSK                      0xfffff7ff
#define RG_ORIONA_WF_2GRX_IQDIV_INBU_VSEL_SFT                        11
#define RG_ORIONA_WF_2GRX_IQDIV_INBU_VSEL_HI                         11
#define RG_ORIONA_WF_2GRX_IQDIV_INBU_VSEL_SZ                         1

#define RG_ORIONA_WF_2GRX_IQDIV_OUTBU_VSEL_MSK                       0x00001000
#define RG_ORIONA_WF_2GRX_IQDIV_OUTBU_VSEL_I_MSK                     0xffffefff
#define RG_ORIONA_WF_2GRX_IQDIV_OUTBU_VSEL_SFT                       12
#define RG_ORIONA_WF_2GRX_IQDIV_OUTBU_VSEL_HI                        12
#define RG_ORIONA_WF_2GRX_IQDIV_OUTBU_VSEL_SZ                        1

#define RG_ORIONA_WF_2GTRX_DIV2_CORE_VSEL_MSK                        0x00006000
#define RG_ORIONA_WF_2GTRX_DIV2_CORE_VSEL_I_MSK                      0xffff9fff
#define RG_ORIONA_WF_2GTRX_DIV2_CORE_VSEL_SFT                        13
#define RG_ORIONA_WF_2GTRX_DIV2_CORE_VSEL_HI                         14
#define RG_ORIONA_WF_2GTRX_DIV2_CORE_VSEL_SZ                         2

#define RG_ORIONA_WF_2GTRX_DIV2_INBU_VSEL_MSK                        0x00008000
#define RG_ORIONA_WF_2GTRX_DIV2_INBU_VSEL_I_MSK                      0xffff7fff
#define RG_ORIONA_WF_2GTRX_DIV2_INBU_VSEL_SFT                        15
#define RG_ORIONA_WF_2GTRX_DIV2_INBU_VSEL_HI                         15
#define RG_ORIONA_WF_2GTRX_DIV2_INBU_VSEL_SZ                         1

#define RG_ORIONA_WF_2GTRX_DIV2_OUTBU_VSEL_MSK                       0x00010000
#define RG_ORIONA_WF_2GTRX_DIV2_OUTBU_VSEL_I_MSK                     0xfffeffff
#define RG_ORIONA_WF_2GTRX_DIV2_OUTBU_VSEL_SFT                       16
#define RG_ORIONA_WF_2GTRX_DIV2_OUTBU_VSEL_HI                        16
#define RG_ORIONA_WF_2GTRX_DIV2_OUTBU_VSEL_SZ                        1

#define RG_ORIONA_WF_2GTX_IQDIV_CORE_VSEL_MSK                        0x00020000
#define RG_ORIONA_WF_2GTX_IQDIV_CORE_VSEL_I_MSK                      0xfffdffff
#define RG_ORIONA_WF_2GTX_IQDIV_CORE_VSEL_SFT                        17
#define RG_ORIONA_WF_2GTX_IQDIV_CORE_VSEL_HI                         17
#define RG_ORIONA_WF_2GTX_IQDIV_CORE_VSEL_SZ                         1

#define RG_ORIONA_WF_2GTX_IQDIV_INBU_VSEL_MSK                        0x00040000
#define RG_ORIONA_WF_2GTX_IQDIV_INBU_VSEL_I_MSK                      0xfffbffff
#define RG_ORIONA_WF_2GTX_IQDIV_INBU_VSEL_SFT                        18
#define RG_ORIONA_WF_2GTX_IQDIV_INBU_VSEL_HI                         18
#define RG_ORIONA_WF_2GTX_IQDIV_INBU_VSEL_SZ                         1

#define RG_ORIONA_WF_2GTX_IQDIV_OUTBU_VSEL_MSK                       0x00080000
#define RG_ORIONA_WF_2GTX_IQDIV_OUTBU_VSEL_I_MSK                     0xfff7ffff
#define RG_ORIONA_WF_2GTX_IQDIV_OUTBU_VSEL_SFT                       19
#define RG_ORIONA_WF_2GTX_IQDIV_OUTBU_VSEL_HI                        19
#define RG_ORIONA_WF_2GTX_IQDIV_OUTBU_VSEL_SZ                        1

#define RG_ORIONA_2GTX_IQDIV_INBU_MAN_MSK                            0x00100000
#define RG_ORIONA_2GTX_IQDIV_INBU_MAN_I_MSK                          0xffefffff
#define RG_ORIONA_2GTX_IQDIV_INBU_MAN_SFT                            20
#define RG_ORIONA_2GTX_IQDIV_INBU_MAN_HI                             20
#define RG_ORIONA_2GTX_IQDIV_INBU_MAN_SZ                             1

#define RG_ORIONA_EN_2GTX_IQDIV_INBU_MSK                             0x00200000
#define RG_ORIONA_EN_2GTX_IQDIV_INBU_I_MSK                           0xffdfffff
#define RG_ORIONA_EN_2GTX_IQDIV_INBU_SFT                             21
#define RG_ORIONA_EN_2GTX_IQDIV_INBU_HI                              21
#define RG_ORIONA_EN_2GTX_IQDIV_INBU_SZ                              1

#define RG_ORIONA_2GTX_IQDIV_CORE_MAN_MSK                            0x00400000
#define RG_ORIONA_2GTX_IQDIV_CORE_MAN_I_MSK                          0xffbfffff
#define RG_ORIONA_2GTX_IQDIV_CORE_MAN_SFT                            22
#define RG_ORIONA_2GTX_IQDIV_CORE_MAN_HI                             22
#define RG_ORIONA_2GTX_IQDIV_CORE_MAN_SZ                             1

#define RG_ORIONA_EN_2GTX_IQDIV_CORE_MSK                             0x00800000
#define RG_ORIONA_EN_2GTX_IQDIV_CORE_I_MSK                           0xff7fffff
#define RG_ORIONA_EN_2GTX_IQDIV_CORE_SFT                             23
#define RG_ORIONA_EN_2GTX_IQDIV_CORE_HI                              23
#define RG_ORIONA_EN_2GTX_IQDIV_CORE_SZ                              1

#define RG_ORIONA_2GTX_IQDIV_OUTBU_MAN_MSK                           0x01000000
#define RG_ORIONA_2GTX_IQDIV_OUTBU_MAN_I_MSK                         0xfeffffff
#define RG_ORIONA_2GTX_IQDIV_OUTBU_MAN_SFT                           24
#define RG_ORIONA_2GTX_IQDIV_OUTBU_MAN_HI                            24
#define RG_ORIONA_2GTX_IQDIV_OUTBU_MAN_SZ                            1

#define RG_ORIONA_EN_2GTX_IQDIV_OUTBU_MSK                            0x02000000
#define RG_ORIONA_EN_2GTX_IQDIV_OUTBU_I_MSK                          0xfdffffff
#define RG_ORIONA_EN_2GTX_IQDIV_OUTBU_SFT                            25
#define RG_ORIONA_EN_2GTX_IQDIV_OUTBU_HI                             25
#define RG_ORIONA_EN_2GTX_IQDIV_OUTBU_SZ                             1

#define RG_ORIONA_BT_2GRX_IQDIV_CORE_VSEL_MSK                        0x04000000
#define RG_ORIONA_BT_2GRX_IQDIV_CORE_VSEL_I_MSK                      0xfbffffff
#define RG_ORIONA_BT_2GRX_IQDIV_CORE_VSEL_SFT                        26
#define RG_ORIONA_BT_2GRX_IQDIV_CORE_VSEL_HI                         26
#define RG_ORIONA_BT_2GRX_IQDIV_CORE_VSEL_SZ                         1

#define RG_ORIONA_BT_2GRX_IQDIV_INBU_VSEL_MSK                        0x08000000
#define RG_ORIONA_BT_2GRX_IQDIV_INBU_VSEL_I_MSK                      0xf7ffffff
#define RG_ORIONA_BT_2GRX_IQDIV_INBU_VSEL_SFT                        27
#define RG_ORIONA_BT_2GRX_IQDIV_INBU_VSEL_HI                         27
#define RG_ORIONA_BT_2GRX_IQDIV_INBU_VSEL_SZ                         1

#define RG_ORIONA_BT_2GRX_IQDIV_OUTBU_VSEL_MSK                       0x10000000
#define RG_ORIONA_BT_2GRX_IQDIV_OUTBU_VSEL_I_MSK                     0xefffffff
#define RG_ORIONA_BT_2GRX_IQDIV_OUTBU_VSEL_SFT                       28
#define RG_ORIONA_BT_2GRX_IQDIV_OUTBU_VSEL_HI                        28
#define RG_ORIONA_BT_2GRX_IQDIV_OUTBU_VSEL_SZ                        1

#define RG_ORIONA_BT_2GTX_IQDIV_CORE_VSEL_MSK                        0x20000000
#define RG_ORIONA_BT_2GTX_IQDIV_CORE_VSEL_I_MSK                      0xdfffffff
#define RG_ORIONA_BT_2GTX_IQDIV_CORE_VSEL_SFT                        29
#define RG_ORIONA_BT_2GTX_IQDIV_CORE_VSEL_HI                         29
#define RG_ORIONA_BT_2GTX_IQDIV_CORE_VSEL_SZ                         1

#define RG_ORIONA_BT_2GTX_IQDIV_INBU_VSEL_MSK                        0x40000000
#define RG_ORIONA_BT_2GTX_IQDIV_INBU_VSEL_I_MSK                      0xbfffffff
#define RG_ORIONA_BT_2GTX_IQDIV_INBU_VSEL_SFT                        30
#define RG_ORIONA_BT_2GTX_IQDIV_INBU_VSEL_HI                         30
#define RG_ORIONA_BT_2GTX_IQDIV_INBU_VSEL_SZ                         1

#define RG_ORIONA_BT_2GTX_IQDIV_OUTBU_VSEL_MSK                       0x80000000
#define RG_ORIONA_BT_2GTX_IQDIV_OUTBU_VSEL_I_MSK                     0x7fffffff
#define RG_ORIONA_BT_2GTX_IQDIV_OUTBU_VSEL_SFT                       31
#define RG_ORIONA_BT_2GTX_IQDIV_OUTBU_VSEL_HI                        31
#define RG_ORIONA_BT_2GTX_IQDIV_OUTBU_VSEL_SZ                        1

#define RG_ORIONA_EN_2GTRX_DIV2_CORE_MAN_MSK                         0x00000001
#define RG_ORIONA_EN_2GTRX_DIV2_CORE_MAN_I_MSK                       0xfffffffe
#define RG_ORIONA_EN_2GTRX_DIV2_CORE_MAN_SFT                         0
#define RG_ORIONA_EN_2GTRX_DIV2_CORE_MAN_HI                          0
#define RG_ORIONA_EN_2GTRX_DIV2_CORE_MAN_SZ                          1

#define RG_ORIONA_EN_2GTRX_DIV2_CORE_MSK                             0x00000002
#define RG_ORIONA_EN_2GTRX_DIV2_CORE_I_MSK                           0xfffffffd
#define RG_ORIONA_EN_2GTRX_DIV2_CORE_SFT                             1
#define RG_ORIONA_EN_2GTRX_DIV2_CORE_HI                              1
#define RG_ORIONA_EN_2GTRX_DIV2_CORE_SZ                              1

#define RG_ORIONA_EN_2GTRX_DIV2_INBU_MAN_MSK                         0x00000004
#define RG_ORIONA_EN_2GTRX_DIV2_INBU_MAN_I_MSK                       0xfffffffb
#define RG_ORIONA_EN_2GTRX_DIV2_INBU_MAN_SFT                         2
#define RG_ORIONA_EN_2GTRX_DIV2_INBU_MAN_HI                          2
#define RG_ORIONA_EN_2GTRX_DIV2_INBU_MAN_SZ                          1

#define RG_ORIONA_EN_2GTRX_DIV2_INBU_MSK                             0x00000008
#define RG_ORIONA_EN_2GTRX_DIV2_INBU_I_MSK                           0xfffffff7
#define RG_ORIONA_EN_2GTRX_DIV2_INBU_SFT                             3
#define RG_ORIONA_EN_2GTRX_DIV2_INBU_HI                              3
#define RG_ORIONA_EN_2GTRX_DIV2_INBU_SZ                              1

#define RG_ORIONA_EN_2GTRX_DIV2_OUTBU_MAN_MSK                        0x00000010
#define RG_ORIONA_EN_2GTRX_DIV2_OUTBU_MAN_I_MSK                      0xffffffef
#define RG_ORIONA_EN_2GTRX_DIV2_OUTBU_MAN_SFT                        4
#define RG_ORIONA_EN_2GTRX_DIV2_OUTBU_MAN_HI                         4
#define RG_ORIONA_EN_2GTRX_DIV2_OUTBU_MAN_SZ                         1

#define RG_ORIONA_EN_2GTRX_DIV2_OUTBU_MSK                            0x00000020
#define RG_ORIONA_EN_2GTRX_DIV2_OUTBU_I_MSK                          0xffffffdf
#define RG_ORIONA_EN_2GTRX_DIV2_OUTBU_SFT                            5
#define RG_ORIONA_EN_2GTRX_DIV2_OUTBU_HI                             5
#define RG_ORIONA_EN_2GTRX_DIV2_OUTBU_SZ                             1

#define RG_ORIONA_BT_2GTRX_DIV2_CORE_VSEL_MSK                        0x000000c0
#define RG_ORIONA_BT_2GTRX_DIV2_CORE_VSEL_I_MSK                      0xffffff3f
#define RG_ORIONA_BT_2GTRX_DIV2_CORE_VSEL_SFT                        6
#define RG_ORIONA_BT_2GTRX_DIV2_CORE_VSEL_HI                         7
#define RG_ORIONA_BT_2GTRX_DIV2_CORE_VSEL_SZ                         2

#define RG_ORIONA_BT_2GTRX_DIV2_INBU_VSEL_MSK                        0x00000100
#define RG_ORIONA_BT_2GTRX_DIV2_INBU_VSEL_I_MSK                      0xfffffeff
#define RG_ORIONA_BT_2GTRX_DIV2_INBU_VSEL_SFT                        8
#define RG_ORIONA_BT_2GTRX_DIV2_INBU_VSEL_HI                         8
#define RG_ORIONA_BT_2GTRX_DIV2_INBU_VSEL_SZ                         1

#define RG_ORIONA_BT_2GTRX_DIV2_OUTBU_VSEL_MSK                       0x00000200
#define RG_ORIONA_BT_2GTRX_DIV2_OUTBU_VSEL_I_MSK                     0xfffffdff
#define RG_ORIONA_BT_2GTRX_DIV2_OUTBU_VSEL_SFT                       9
#define RG_ORIONA_BT_2GTRX_DIV2_OUTBU_VSEL_HI                        9
#define RG_ORIONA_BT_2GTRX_DIV2_OUTBU_VSEL_SZ                        1

#define RG_ORIONA_EN_5GRX_IQDIV_INBU_MAN_MSK                         0x00000400
#define RG_ORIONA_EN_5GRX_IQDIV_INBU_MAN_I_MSK                       0xfffffbff
#define RG_ORIONA_EN_5GRX_IQDIV_INBU_MAN_SFT                         10
#define RG_ORIONA_EN_5GRX_IQDIV_INBU_MAN_HI                          10
#define RG_ORIONA_EN_5GRX_IQDIV_INBU_MAN_SZ                          1

#define RG_ORIONA_EN_5GRX_IQDIV_INBU_MSK                             0x00000800
#define RG_ORIONA_EN_5GRX_IQDIV_INBU_I_MSK                           0xfffff7ff
#define RG_ORIONA_EN_5GRX_IQDIV_INBU_SFT                             11
#define RG_ORIONA_EN_5GRX_IQDIV_INBU_HI                              11
#define RG_ORIONA_EN_5GRX_IQDIV_INBU_SZ                              1

#define RG_ORIONA_5GRX_IQDIV_CORE_MAN_MSK                            0x00001000
#define RG_ORIONA_5GRX_IQDIV_CORE_MAN_I_MSK                          0xffffefff
#define RG_ORIONA_5GRX_IQDIV_CORE_MAN_SFT                            12
#define RG_ORIONA_5GRX_IQDIV_CORE_MAN_HI                             12
#define RG_ORIONA_5GRX_IQDIV_CORE_MAN_SZ                             1

#define RG_ORIONA_EN_5GRX_IQDIV_CORE_MSK                             0x00002000
#define RG_ORIONA_EN_5GRX_IQDIV_CORE_I_MSK                           0xffffdfff
#define RG_ORIONA_EN_5GRX_IQDIV_CORE_SFT                             13
#define RG_ORIONA_EN_5GRX_IQDIV_CORE_HI                              13
#define RG_ORIONA_EN_5GRX_IQDIV_CORE_SZ                              1

#define RG_ORIONA_5GRX_IQDIV_OUTBU_MAN_MSK                           0x00004000
#define RG_ORIONA_5GRX_IQDIV_OUTBU_MAN_I_MSK                         0xffffbfff
#define RG_ORIONA_5GRX_IQDIV_OUTBU_MAN_SFT                           14
#define RG_ORIONA_5GRX_IQDIV_OUTBU_MAN_HI                            14
#define RG_ORIONA_5GRX_IQDIV_OUTBU_MAN_SZ                            1

#define RG_ORIONA_EN_5GRX_IQDIV_OUTBU_MSK                            0x00008000
#define RG_ORIONA_EN_5GRX_IQDIV_OUTBU_I_MSK                          0xffff7fff
#define RG_ORIONA_EN_5GRX_IQDIV_OUTBU_SFT                            15
#define RG_ORIONA_EN_5GRX_IQDIV_OUTBU_HI                             15
#define RG_ORIONA_EN_5GRX_IQDIV_OUTBU_SZ                             1

#define RG_ORIONA_5GRX_IQDIV_INBU_VSEL_MSK                           0x00010000
#define RG_ORIONA_5GRX_IQDIV_INBU_VSEL_I_MSK                         0xfffeffff
#define RG_ORIONA_5GRX_IQDIV_INBU_VSEL_SFT                           16
#define RG_ORIONA_5GRX_IQDIV_INBU_VSEL_HI                            16
#define RG_ORIONA_5GRX_IQDIV_INBU_VSEL_SZ                            1

#define RG_ORIONA_5GRX_IQDIV_CORE_VSEL_MSK                           0x00060000
#define RG_ORIONA_5GRX_IQDIV_CORE_VSEL_I_MSK                         0xfff9ffff
#define RG_ORIONA_5GRX_IQDIV_CORE_VSEL_SFT                           17
#define RG_ORIONA_5GRX_IQDIV_CORE_VSEL_HI                            18
#define RG_ORIONA_5GRX_IQDIV_CORE_VSEL_SZ                            2

#define RG_ORIONA_5GRX_IQDIV_OUTBU_VSEL_MSK                          0x00080000
#define RG_ORIONA_5GRX_IQDIV_OUTBU_VSEL_I_MSK                        0xfff7ffff
#define RG_ORIONA_5GRX_IQDIV_OUTBU_VSEL_SFT                          19
#define RG_ORIONA_5GRX_IQDIV_OUTBU_VSEL_HI                           19
#define RG_ORIONA_5GRX_IQDIV_OUTBU_VSEL_SZ                           1

#define RG_ORIONA_EN_5GTX_IQDIV_INBU_MAN_MSK                         0x00100000
#define RG_ORIONA_EN_5GTX_IQDIV_INBU_MAN_I_MSK                       0xffefffff
#define RG_ORIONA_EN_5GTX_IQDIV_INBU_MAN_SFT                         20
#define RG_ORIONA_EN_5GTX_IQDIV_INBU_MAN_HI                          20
#define RG_ORIONA_EN_5GTX_IQDIV_INBU_MAN_SZ                          1

#define RG_ORIONA_EN_5GTX_IQDIV_INBU_MSK                             0x00200000
#define RG_ORIONA_EN_5GTX_IQDIV_INBU_I_MSK                           0xffdfffff
#define RG_ORIONA_EN_5GTX_IQDIV_INBU_SFT                             21
#define RG_ORIONA_EN_5GTX_IQDIV_INBU_HI                              21
#define RG_ORIONA_EN_5GTX_IQDIV_INBU_SZ                              1

#define RG_ORIONA_5GTX_IQDIV_CORE_MAN_MSK                            0x00400000
#define RG_ORIONA_5GTX_IQDIV_CORE_MAN_I_MSK                          0xffbfffff
#define RG_ORIONA_5GTX_IQDIV_CORE_MAN_SFT                            22
#define RG_ORIONA_5GTX_IQDIV_CORE_MAN_HI                             22
#define RG_ORIONA_5GTX_IQDIV_CORE_MAN_SZ                             1

#define RG_ORIONA_EN_5GTX_IQDIV_CORE_MSK                             0x00800000
#define RG_ORIONA_EN_5GTX_IQDIV_CORE_I_MSK                           0xff7fffff
#define RG_ORIONA_EN_5GTX_IQDIV_CORE_SFT                             23
#define RG_ORIONA_EN_5GTX_IQDIV_CORE_HI                              23
#define RG_ORIONA_EN_5GTX_IQDIV_CORE_SZ                              1

#define RG_ORIONA_5GTX_IQDIV_OUTBU_MAN_MSK                           0x01000000
#define RG_ORIONA_5GTX_IQDIV_OUTBU_MAN_I_MSK                         0xfeffffff
#define RG_ORIONA_5GTX_IQDIV_OUTBU_MAN_SFT                           24
#define RG_ORIONA_5GTX_IQDIV_OUTBU_MAN_HI                            24
#define RG_ORIONA_5GTX_IQDIV_OUTBU_MAN_SZ                            1

#define RG_ORIONA_EN_5GTX_IQDIV_OUTBU_MSK                            0x02000000
#define RG_ORIONA_EN_5GTX_IQDIV_OUTBU_I_MSK                          0xfdffffff
#define RG_ORIONA_EN_5GTX_IQDIV_OUTBU_SFT                            25
#define RG_ORIONA_EN_5GTX_IQDIV_OUTBU_HI                             25
#define RG_ORIONA_EN_5GTX_IQDIV_OUTBU_SZ                             1

#define RG_ORIONA_5GTX_IQDIV_INBU_VSEL_MSK                           0x04000000
#define RG_ORIONA_5GTX_IQDIV_INBU_VSEL_I_MSK                         0xfbffffff
#define RG_ORIONA_5GTX_IQDIV_INBU_VSEL_SFT                           26
#define RG_ORIONA_5GTX_IQDIV_INBU_VSEL_HI                            26
#define RG_ORIONA_5GTX_IQDIV_INBU_VSEL_SZ                            1

#define RG_ORIONA_5GTX_IQDIV_CORE_VSEL_MSK                           0x18000000
#define RG_ORIONA_5GTX_IQDIV_CORE_VSEL_I_MSK                         0xe7ffffff
#define RG_ORIONA_5GTX_IQDIV_CORE_VSEL_SFT                           27
#define RG_ORIONA_5GTX_IQDIV_CORE_VSEL_HI                            28
#define RG_ORIONA_5GTX_IQDIV_CORE_VSEL_SZ                            2

#define RG_ORIONA_5GTX_IQDIV_OUTBU_VSEL_MSK                          0x20000000
#define RG_ORIONA_5GTX_IQDIV_OUTBU_VSEL_I_MSK                        0xdfffffff
#define RG_ORIONA_5GTX_IQDIV_OUTBU_VSEL_SFT                          29
#define RG_ORIONA_5GTX_IQDIV_OUTBU_VSEL_HI                           29
#define RG_ORIONA_5GTX_IQDIV_OUTBU_VSEL_SZ                           1

#define RG_ORIONA_2GRX_RSWDC_MSK                                     0x00000007
#define RG_ORIONA_2GRX_RSWDC_I_MSK                                   0xfffffff8
#define RG_ORIONA_2GRX_RSWDC_SFT                                     0
#define RG_ORIONA_2GRX_RSWDC_HI                                      2
#define RG_ORIONA_2GRX_RSWDC_SZ                                      3

#define RG_ORIONA_2GRX_LNA_SFDC_MSK                                  0x00000038
#define RG_ORIONA_2GRX_LNA_SFDC_I_MSK                                0xffffffc7
#define RG_ORIONA_2GRX_LNA_SFDC_SFT                                  3
#define RG_ORIONA_2GRX_LNA_SFDC_HI                                   5
#define RG_ORIONA_2GRX_LNA_SFDC_SZ                                   3

#define RG_ORIONA_2GRX_LNA_MGRATIO_MSK                               0x000000c0
#define RG_ORIONA_2GRX_LNA_MGRATIO_I_MSK                             0xffffff3f
#define RG_ORIONA_2GRX_LNA_MGRATIO_SFT                               6
#define RG_ORIONA_2GRX_LNA_MGRATIO_HI                                7
#define RG_ORIONA_2GRX_LNA_MGRATIO_SZ                                2

#define RG_ORIONA_2GRX_SCA_LOAD_MSK                                  0x00000300
#define RG_ORIONA_2GRX_SCA_LOAD_I_MSK                                0xfffffcff
#define RG_ORIONA_2GRX_SCA_LOAD_SFT                                  8
#define RG_ORIONA_2GRX_SCA_LOAD_HI                                   9
#define RG_ORIONA_2GRX_SCA_LOAD_SZ                                   2

#define RG_ORIONA_2GRX_SQDC_MSK                                      0x00001c00
#define RG_ORIONA_2GRX_SQDC_I_MSK                                    0xffffe3ff
#define RG_ORIONA_2GRX_SQDC_SFT                                      10
#define RG_ORIONA_2GRX_SQDC_HI                                       12
#define RG_ORIONA_2GRX_SQDC_SZ                                       3

#define RG_ORIONA_2GRX_TZ_CMZ_C_MSK                                  0x00006000
#define RG_ORIONA_2GRX_TZ_CMZ_C_I_MSK                                0xffff9fff
#define RG_ORIONA_2GRX_TZ_CMZ_C_SFT                                  13
#define RG_ORIONA_2GRX_TZ_CMZ_C_HI                                   14
#define RG_ORIONA_2GRX_TZ_CMZ_C_SZ                                   2

#define RG_ORIONA_2GRX_TZ_CMZ_R_MSK                                  0x00018000
#define RG_ORIONA_2GRX_TZ_CMZ_R_I_MSK                                0xfffe7fff
#define RG_ORIONA_2GRX_TZ_CMZ_R_SFT                                  15
#define RG_ORIONA_2GRX_TZ_CMZ_R_HI                                   16
#define RG_ORIONA_2GRX_TZ_CMZ_R_SZ                                   2

#define RG_ORIONA_2GRX_TZ_VCM_MSK                                    0x000e0000
#define RG_ORIONA_2GRX_TZ_VCM_I_MSK                                  0xfff1ffff
#define RG_ORIONA_2GRX_TZ_VCM_SFT                                    17
#define RG_ORIONA_2GRX_TZ_VCM_HI                                     19
#define RG_ORIONA_2GRX_TZ_VCM_SZ                                     3

#define RG_ORIONA_2GRX_TZ_OUT_TRISTATE_MSK                           0x00100000
#define RG_ORIONA_2GRX_TZ_OUT_TRISTATE_I_MSK                         0xffefffff
#define RG_ORIONA_2GRX_TZ_OUT_TRISTATE_SFT                           20
#define RG_ORIONA_2GRX_TZ_OUT_TRISTATE_HI                            20
#define RG_ORIONA_2GRX_TZ_OUT_TRISTATE_SZ                            1

#define RG_ORIONA_2GTX_DPD_DIV_MSK                                   0x01e00000
#define RG_ORIONA_2GTX_DPD_DIV_I_MSK                                 0xfe1fffff
#define RG_ORIONA_2GTX_DPD_DIV_SFT                                   21
#define RG_ORIONA_2GTX_DPD_DIV_HI                                    24
#define RG_ORIONA_2GTX_DPD_DIV_SZ                                    4

#define RG_ORIONA_2GTX_DPDGM_BIAS_MSK                                0x1e000000
#define RG_ORIONA_2GTX_DPDGM_BIAS_I_MSK                              0xe1ffffff
#define RG_ORIONA_2GTX_DPDGM_BIAS_SFT                                25
#define RG_ORIONA_2GTX_DPDGM_BIAS_HI                                 28
#define RG_ORIONA_2GTX_DPDGM_BIAS_SZ                                 4

#define RG_ORIONA_EN_2GRX_IREF_MSK                                   0x20000000
#define RG_ORIONA_EN_2GRX_IREF_I_MSK                                 0xdfffffff
#define RG_ORIONA_EN_2GRX_IREF_SFT                                   29
#define RG_ORIONA_EN_2GRX_IREF_HI                                    29
#define RG_ORIONA_EN_2GRX_IREF_SZ                                    1

#define RG_ORIONA_EN_2GTX_TSSI_MSK                                   0x00000001
#define RG_ORIONA_EN_2GTX_TSSI_I_MSK                                 0xfffffffe
#define RG_ORIONA_EN_2GTX_TSSI_SFT                                   0
#define RG_ORIONA_EN_2GTX_TSSI_HI                                    0
#define RG_ORIONA_EN_2GTX_TSSI_SZ                                    1

#define RG_ORIONA_2GTX_TSSI_DIV_MSK                                  0x0000000e
#define RG_ORIONA_2GTX_TSSI_DIV_I_MSK                                0xfffffff1
#define RG_ORIONA_2GTX_TSSI_DIV_SFT                                  1
#define RG_ORIONA_2GTX_TSSI_DIV_HI                                   3
#define RG_ORIONA_2GTX_TSSI_DIV_SZ                                   3

#define RG_ORIONA_2GTX_TSSI_BIAS_MSK                                 0x00000070
#define RG_ORIONA_2GTX_TSSI_BIAS_I_MSK                               0xffffff8f
#define RG_ORIONA_2GTX_TSSI_BIAS_SFT                                 4
#define RG_ORIONA_2GTX_TSSI_BIAS_HI                                  6
#define RG_ORIONA_2GTX_TSSI_BIAS_SZ                                  3

#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX_MSK                      0x00000080
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX_I_MSK                    0xffffff7f
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX_SFT                      7
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX_HI                       7
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX_SZ                       1

#define RG_ORIONA_EN_2GTX_TSSI_TESTNODE_MSK                          0x00000100
#define RG_ORIONA_EN_2GTX_TSSI_TESTNODE_I_MSK                        0xfffffeff
#define RG_ORIONA_EN_2GTX_TSSI_TESTNODE_SFT                          8
#define RG_ORIONA_EN_2GTX_TSSI_TESTNODE_HI                           8
#define RG_ORIONA_EN_2GTX_TSSI_TESTNODE_SZ                           1

#define RG_ORIONA_2GTX_TSSI_TEST_MSK                                 0x00000600
#define RG_ORIONA_2GTX_TSSI_TEST_I_MSK                               0xfffff9ff
#define RG_ORIONA_2GTX_TSSI_TEST_SFT                                 9
#define RG_ORIONA_2GTX_TSSI_TEST_HI                                  10
#define RG_ORIONA_2GTX_TSSI_TEST_SZ                                  2

#define RG_ORIONA_EN_5GTX_TSSI_MSK                                   0x00001000
#define RG_ORIONA_EN_5GTX_TSSI_I_MSK                                 0xffffefff
#define RG_ORIONA_EN_5GTX_TSSI_SFT                                   12
#define RG_ORIONA_EN_5GTX_TSSI_HI                                    12
#define RG_ORIONA_EN_5GTX_TSSI_SZ                                    1

#define RG_ORIONA_5GTX_TSSI_DIV_MSK                                  0x0000e000
#define RG_ORIONA_5GTX_TSSI_DIV_I_MSK                                0xffff1fff
#define RG_ORIONA_5GTX_TSSI_DIV_SFT                                  13
#define RG_ORIONA_5GTX_TSSI_DIV_HI                                   15
#define RG_ORIONA_5GTX_TSSI_DIV_SZ                                   3

#define RG_ORIONA_5GTX_TSSI_BIAS_MSK                                 0x00070000
#define RG_ORIONA_5GTX_TSSI_BIAS_I_MSK                               0xfff8ffff
#define RG_ORIONA_5GTX_TSSI_BIAS_SFT                                 16
#define RG_ORIONA_5GTX_TSSI_BIAS_HI                                  18
#define RG_ORIONA_5GTX_TSSI_BIAS_SZ                                  3

#define RG_ORIONA_RX_REC_LPFCORNER_MSK                               0x00180000
#define RG_ORIONA_RX_REC_LPFCORNER_I_MSK                             0xffe7ffff
#define RG_ORIONA_RX_REC_LPFCORNER_SFT                               19
#define RG_ORIONA_RX_REC_LPFCORNER_HI                                20
#define RG_ORIONA_RX_REC_LPFCORNER_SZ                                2

#define RG_ORIONA_EN_RX_REC_TEMP_COMP_MSK                            0x00200000
#define RG_ORIONA_EN_RX_REC_TEMP_COMP_I_MSK                          0xffdfffff
#define RG_ORIONA_EN_RX_REC_TEMP_COMP_SFT                            21
#define RG_ORIONA_EN_RX_REC_TEMP_COMP_HI                             21
#define RG_ORIONA_EN_RX_REC_TEMP_COMP_SZ                             1

#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX_MSK                      0x00400000
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX_I_MSK                    0xffbfffff
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX_SFT                      22
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX_HI                       22
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX_SZ                       1

#define RG_ORIONA_EN_5GTX_TSSI_TESTNODE_MSK                          0x00800000
#define RG_ORIONA_EN_5GTX_TSSI_TESTNODE_I_MSK                        0xff7fffff
#define RG_ORIONA_EN_5GTX_TSSI_TESTNODE_SFT                          23
#define RG_ORIONA_EN_5GTX_TSSI_TESTNODE_HI                           23
#define RG_ORIONA_EN_5GTX_TSSI_TESTNODE_SZ                           1

#define RG_ORIONA_5GTX_TSSI_TEST_MSK                                 0x03000000
#define RG_ORIONA_5GTX_TSSI_TEST_I_MSK                               0xfcffffff
#define RG_ORIONA_5GTX_TSSI_TEST_SFT                                 24
#define RG_ORIONA_5GTX_TSSI_TEST_HI                                  25
#define RG_ORIONA_5GTX_TSSI_TEST_SZ                                  2

#define RG_ORIONA_EN_RX_RSSI_TESTNODE_MSK                            0x04000000
#define RG_ORIONA_EN_RX_RSSI_TESTNODE_I_MSK                          0xfbffffff
#define RG_ORIONA_EN_RX_RSSI_TESTNODE_SFT                            26
#define RG_ORIONA_EN_RX_RSSI_TESTNODE_HI                             26
#define RG_ORIONA_EN_RX_RSSI_TESTNODE_SZ                             1

#define RG_ORIONA_RX_RSSI_TEST_MSK                                   0x18000000
#define RG_ORIONA_RX_RSSI_TEST_I_MSK                                 0xe7ffffff
#define RG_ORIONA_RX_RSSI_TEST_SFT                                   27
#define RG_ORIONA_RX_RSSI_TEST_HI                                    28
#define RG_ORIONA_RX_RSSI_TEST_SZ                                    2

#define RG_ORIONA_RX_REC_MAN_MSK                                     0x20000000
#define RG_ORIONA_RX_REC_MAN_I_MSK                                   0xdfffffff
#define RG_ORIONA_RX_REC_MAN_SFT                                     29
#define RG_ORIONA_RX_REC_MAN_HI                                      29
#define RG_ORIONA_RX_REC_MAN_SZ                                      1

#define RG_ORIONA_EN_RX_REC_MSK                                      0x40000000
#define RG_ORIONA_EN_RX_REC_I_MSK                                    0xbfffffff
#define RG_ORIONA_EN_RX_REC_SFT                                      30
#define RG_ORIONA_EN_RX_REC_HI                                       30
#define RG_ORIONA_EN_RX_REC_SZ                                       1

#define RG_ORIONA_2GWF_RX_HG_LNA_GC_MSK                              0x00000003
#define RG_ORIONA_2GWF_RX_HG_LNA_GC_I_MSK                            0xfffffffc
#define RG_ORIONA_2GWF_RX_HG_LNA_GC_SFT                              0
#define RG_ORIONA_2GWF_RX_HG_LNA_GC_HI                               1
#define RG_ORIONA_2GWF_RX_HG_LNA_GC_SZ                               2

#define RG_ORIONA_2GWF_RX_HG_LNAHGN_BIAS_MSK                         0x0000003c
#define RG_ORIONA_2GWF_RX_HG_LNAHGN_BIAS_I_MSK                       0xffffffc3
#define RG_ORIONA_2GWF_RX_HG_LNAHGN_BIAS_SFT                         2
#define RG_ORIONA_2GWF_RX_HG_LNAHGN_BIAS_HI                          5
#define RG_ORIONA_2GWF_RX_HG_LNAHGN_BIAS_SZ                          4

#define RG_ORIONA_2GWF_RX_HG_LNAHGP_BIAS_MSK                         0x000003c0
#define RG_ORIONA_2GWF_RX_HG_LNAHGP_BIAS_I_MSK                       0xfffffc3f
#define RG_ORIONA_2GWF_RX_HG_LNAHGP_BIAS_SFT                         6
#define RG_ORIONA_2GWF_RX_HG_LNAHGP_BIAS_HI                          9
#define RG_ORIONA_2GWF_RX_HG_LNAHGP_BIAS_SZ                          4

#define RG_ORIONA_2GWF_RX_HG_LNALG_BIAS_MSK                          0x00003c00
#define RG_ORIONA_2GWF_RX_HG_LNALG_BIAS_I_MSK                        0xffffc3ff
#define RG_ORIONA_2GWF_RX_HG_LNALG_BIAS_SFT                          10
#define RG_ORIONA_2GWF_RX_HG_LNALG_BIAS_HI                           13
#define RG_ORIONA_2GWF_RX_HG_LNALG_BIAS_SZ                           4

#define RG_ORIONA_2GWF_RX_HG_GM_BIAS_MSK                             0x0003c000
#define RG_ORIONA_2GWF_RX_HG_GM_BIAS_I_MSK                           0xfffc3fff
#define RG_ORIONA_2GWF_RX_HG_GM_BIAS_SFT                             14
#define RG_ORIONA_2GWF_RX_HG_GM_BIAS_HI                              17
#define RG_ORIONA_2GWF_RX_HG_GM_BIAS_SZ                              4

#define RG_ORIONA_2GWF_RX_HG_TZ_GC_MSK                               0x000c0000
#define RG_ORIONA_2GWF_RX_HG_TZ_GC_I_MSK                             0xfff3ffff
#define RG_ORIONA_2GWF_RX_HG_TZ_GC_SFT                               18
#define RG_ORIONA_2GWF_RX_HG_TZ_GC_HI                                19
#define RG_ORIONA_2GWF_RX_HG_TZ_GC_SZ                                2

#define RG_ORIONA_2GWF_RX_HG_TZ_GC_BOOST_MSK                         0x00300000
#define RG_ORIONA_2GWF_RX_HG_TZ_GC_BOOST_I_MSK                       0xffcfffff
#define RG_ORIONA_2GWF_RX_HG_TZ_GC_BOOST_SFT                         20
#define RG_ORIONA_2GWF_RX_HG_TZ_GC_BOOST_HI                          21
#define RG_ORIONA_2GWF_RX_HG_TZ_GC_BOOST_SZ                          2

#define RG_ORIONA_2GWF_RX_HG_TZ_CAP_MSK                              0x01c00000
#define RG_ORIONA_2GWF_RX_HG_TZ_CAP_I_MSK                            0xfe3fffff
#define RG_ORIONA_2GWF_RX_HG_TZ_CAP_SFT                              22
#define RG_ORIONA_2GWF_RX_HG_TZ_CAP_HI                               24
#define RG_ORIONA_2GWF_RX_HG_TZ_CAP_SZ                               3

#define RG_ORIONA_2GWF_RX_HG_TZI_MSK                                 0x0e000000
#define RG_ORIONA_2GWF_RX_HG_TZI_I_MSK                               0xf1ffffff
#define RG_ORIONA_2GWF_RX_HG_TZI_SFT                                 25
#define RG_ORIONA_2GWF_RX_HG_TZI_HI                                  27
#define RG_ORIONA_2GWF_RX_HG_TZI_SZ                                  3

#define RG_ORIONA_2GWF_RX_HG_TZ_IOS_MSK                              0x30000000
#define RG_ORIONA_2GWF_RX_HG_TZ_IOS_I_MSK                            0xcfffffff
#define RG_ORIONA_2GWF_RX_HG_TZ_IOS_SFT                              28
#define RG_ORIONA_2GWF_RX_HG_TZ_IOS_HI                               29
#define RG_ORIONA_2GWF_RX_HG_TZ_IOS_SZ                               2

#define RG_ORIONA_2GWF_RX_MG_LNA_GC_MSK                              0x00000003
#define RG_ORIONA_2GWF_RX_MG_LNA_GC_I_MSK                            0xfffffffc
#define RG_ORIONA_2GWF_RX_MG_LNA_GC_SFT                              0
#define RG_ORIONA_2GWF_RX_MG_LNA_GC_HI                               1
#define RG_ORIONA_2GWF_RX_MG_LNA_GC_SZ                               2

#define RG_ORIONA_2GWF_RX_MG_LNAHGN_BIAS_MSK                         0x0000003c
#define RG_ORIONA_2GWF_RX_MG_LNAHGN_BIAS_I_MSK                       0xffffffc3
#define RG_ORIONA_2GWF_RX_MG_LNAHGN_BIAS_SFT                         2
#define RG_ORIONA_2GWF_RX_MG_LNAHGN_BIAS_HI                          5
#define RG_ORIONA_2GWF_RX_MG_LNAHGN_BIAS_SZ                          4

#define RG_ORIONA_2GWF_RX_MG_LNAHGP_BIAS_MSK                         0x000003c0
#define RG_ORIONA_2GWF_RX_MG_LNAHGP_BIAS_I_MSK                       0xfffffc3f
#define RG_ORIONA_2GWF_RX_MG_LNAHGP_BIAS_SFT                         6
#define RG_ORIONA_2GWF_RX_MG_LNAHGP_BIAS_HI                          9
#define RG_ORIONA_2GWF_RX_MG_LNAHGP_BIAS_SZ                          4

#define RG_ORIONA_2GWF_RX_MG_LNALG_BIAS_MSK                          0x00003c00
#define RG_ORIONA_2GWF_RX_MG_LNALG_BIAS_I_MSK                        0xffffc3ff
#define RG_ORIONA_2GWF_RX_MG_LNALG_BIAS_SFT                          10
#define RG_ORIONA_2GWF_RX_MG_LNALG_BIAS_HI                           13
#define RG_ORIONA_2GWF_RX_MG_LNALG_BIAS_SZ                           4

#define RG_ORIONA_2GWF_RX_MG_GM_BIAS_MSK                             0x0003c000
#define RG_ORIONA_2GWF_RX_MG_GM_BIAS_I_MSK                           0xfffc3fff
#define RG_ORIONA_2GWF_RX_MG_GM_BIAS_SFT                             14
#define RG_ORIONA_2GWF_RX_MG_GM_BIAS_HI                              17
#define RG_ORIONA_2GWF_RX_MG_GM_BIAS_SZ                              4

#define RG_ORIONA_2GWF_RX_MG_TZ_GC_MSK                               0x000c0000
#define RG_ORIONA_2GWF_RX_MG_TZ_GC_I_MSK                             0xfff3ffff
#define RG_ORIONA_2GWF_RX_MG_TZ_GC_SFT                               18
#define RG_ORIONA_2GWF_RX_MG_TZ_GC_HI                                19
#define RG_ORIONA_2GWF_RX_MG_TZ_GC_SZ                                2

#define RG_ORIONA_2GWF_RX_MG_TZ_GC_BOOST_MSK                         0x00300000
#define RG_ORIONA_2GWF_RX_MG_TZ_GC_BOOST_I_MSK                       0xffcfffff
#define RG_ORIONA_2GWF_RX_MG_TZ_GC_BOOST_SFT                         20
#define RG_ORIONA_2GWF_RX_MG_TZ_GC_BOOST_HI                          21
#define RG_ORIONA_2GWF_RX_MG_TZ_GC_BOOST_SZ                          2

#define RG_ORIONA_2GWF_RX_MG_TZ_CAP_MSK                              0x01c00000
#define RG_ORIONA_2GWF_RX_MG_TZ_CAP_I_MSK                            0xfe3fffff
#define RG_ORIONA_2GWF_RX_MG_TZ_CAP_SFT                              22
#define RG_ORIONA_2GWF_RX_MG_TZ_CAP_HI                               24
#define RG_ORIONA_2GWF_RX_MG_TZ_CAP_SZ                               3

#define RG_ORIONA_2GWF_RX_MG_TZI_MSK                                 0x0e000000
#define RG_ORIONA_2GWF_RX_MG_TZI_I_MSK                               0xf1ffffff
#define RG_ORIONA_2GWF_RX_MG_TZI_SFT                                 25
#define RG_ORIONA_2GWF_RX_MG_TZI_HI                                  27
#define RG_ORIONA_2GWF_RX_MG_TZI_SZ                                  3

#define RG_ORIONA_2GWF_RX_MG_TZ_IOS_MSK                              0x30000000
#define RG_ORIONA_2GWF_RX_MG_TZ_IOS_I_MSK                            0xcfffffff
#define RG_ORIONA_2GWF_RX_MG_TZ_IOS_SFT                              28
#define RG_ORIONA_2GWF_RX_MG_TZ_IOS_HI                               29
#define RG_ORIONA_2GWF_RX_MG_TZ_IOS_SZ                               2

#define RG_ORIONA_2GWF_RX_LG_LNA_GC_MSK                              0x00000003
#define RG_ORIONA_2GWF_RX_LG_LNA_GC_I_MSK                            0xfffffffc
#define RG_ORIONA_2GWF_RX_LG_LNA_GC_SFT                              0
#define RG_ORIONA_2GWF_RX_LG_LNA_GC_HI                               1
#define RG_ORIONA_2GWF_RX_LG_LNA_GC_SZ                               2

#define RG_ORIONA_2GWF_RX_LG_LNAHGN_BIAS_MSK                         0x0000003c
#define RG_ORIONA_2GWF_RX_LG_LNAHGN_BIAS_I_MSK                       0xffffffc3
#define RG_ORIONA_2GWF_RX_LG_LNAHGN_BIAS_SFT                         2
#define RG_ORIONA_2GWF_RX_LG_LNAHGN_BIAS_HI                          5
#define RG_ORIONA_2GWF_RX_LG_LNAHGN_BIAS_SZ                          4

#define RG_ORIONA_2GWF_RX_LG_LNAHGP_BIAS_MSK                         0x000003c0
#define RG_ORIONA_2GWF_RX_LG_LNAHGP_BIAS_I_MSK                       0xfffffc3f
#define RG_ORIONA_2GWF_RX_LG_LNAHGP_BIAS_SFT                         6
#define RG_ORIONA_2GWF_RX_LG_LNAHGP_BIAS_HI                          9
#define RG_ORIONA_2GWF_RX_LG_LNAHGP_BIAS_SZ                          4

#define RG_ORIONA_2GWF_RX_LG_LNALG_BIAS_MSK                          0x00003c00
#define RG_ORIONA_2GWF_RX_LG_LNALG_BIAS_I_MSK                        0xffffc3ff
#define RG_ORIONA_2GWF_RX_LG_LNALG_BIAS_SFT                          10
#define RG_ORIONA_2GWF_RX_LG_LNALG_BIAS_HI                           13
#define RG_ORIONA_2GWF_RX_LG_LNALG_BIAS_SZ                           4

#define RG_ORIONA_2GWF_RX_LG_GM_BIAS_MSK                             0x0003c000
#define RG_ORIONA_2GWF_RX_LG_GM_BIAS_I_MSK                           0xfffc3fff
#define RG_ORIONA_2GWF_RX_LG_GM_BIAS_SFT                             14
#define RG_ORIONA_2GWF_RX_LG_GM_BIAS_HI                              17
#define RG_ORIONA_2GWF_RX_LG_GM_BIAS_SZ                              4

#define RG_ORIONA_2GWF_RX_LG_TZ_GC_MSK                               0x000c0000
#define RG_ORIONA_2GWF_RX_LG_TZ_GC_I_MSK                             0xfff3ffff
#define RG_ORIONA_2GWF_RX_LG_TZ_GC_SFT                               18
#define RG_ORIONA_2GWF_RX_LG_TZ_GC_HI                                19
#define RG_ORIONA_2GWF_RX_LG_TZ_GC_SZ                                2

#define RG_ORIONA_2GWF_RX_LG_TZ_GC_BOOST_MSK                         0x00300000
#define RG_ORIONA_2GWF_RX_LG_TZ_GC_BOOST_I_MSK                       0xffcfffff
#define RG_ORIONA_2GWF_RX_LG_TZ_GC_BOOST_SFT                         20
#define RG_ORIONA_2GWF_RX_LG_TZ_GC_BOOST_HI                          21
#define RG_ORIONA_2GWF_RX_LG_TZ_GC_BOOST_SZ                          2

#define RG_ORIONA_2GWF_RX_LG_TZ_CAP_MSK                              0x01c00000
#define RG_ORIONA_2GWF_RX_LG_TZ_CAP_I_MSK                            0xfe3fffff
#define RG_ORIONA_2GWF_RX_LG_TZ_CAP_SFT                              22
#define RG_ORIONA_2GWF_RX_LG_TZ_CAP_HI                               24
#define RG_ORIONA_2GWF_RX_LG_TZ_CAP_SZ                               3

#define RG_ORIONA_2GWF_RX_LG_TZI_MSK                                 0x0e000000
#define RG_ORIONA_2GWF_RX_LG_TZI_I_MSK                               0xf1ffffff
#define RG_ORIONA_2GWF_RX_LG_TZI_SFT                                 25
#define RG_ORIONA_2GWF_RX_LG_TZI_HI                                  27
#define RG_ORIONA_2GWF_RX_LG_TZI_SZ                                  3

#define RG_ORIONA_2GWF_RX_LG_TZ_IOS_MSK                              0x30000000
#define RG_ORIONA_2GWF_RX_LG_TZ_IOS_I_MSK                            0xcfffffff
#define RG_ORIONA_2GWF_RX_LG_TZ_IOS_SFT                              28
#define RG_ORIONA_2GWF_RX_LG_TZ_IOS_HI                               29
#define RG_ORIONA_2GWF_RX_LG_TZ_IOS_SZ                               2

#define RG_ORIONA_2GWF_RX_ULG_LNA_GC_MSK                             0x00000003
#define RG_ORIONA_2GWF_RX_ULG_LNA_GC_I_MSK                           0xfffffffc
#define RG_ORIONA_2GWF_RX_ULG_LNA_GC_SFT                             0
#define RG_ORIONA_2GWF_RX_ULG_LNA_GC_HI                              1
#define RG_ORIONA_2GWF_RX_ULG_LNA_GC_SZ                              2

#define RG_ORIONA_2GWF_RX_ULG_LNAHGN_BIAS_MSK                        0x0000003c
#define RG_ORIONA_2GWF_RX_ULG_LNAHGN_BIAS_I_MSK                      0xffffffc3
#define RG_ORIONA_2GWF_RX_ULG_LNAHGN_BIAS_SFT                        2
#define RG_ORIONA_2GWF_RX_ULG_LNAHGN_BIAS_HI                         5
#define RG_ORIONA_2GWF_RX_ULG_LNAHGN_BIAS_SZ                         4

#define RG_ORIONA_2GWF_RX_ULG_LNAHGP_BIAS_MSK                        0x000003c0
#define RG_ORIONA_2GWF_RX_ULG_LNAHGP_BIAS_I_MSK                      0xfffffc3f
#define RG_ORIONA_2GWF_RX_ULG_LNAHGP_BIAS_SFT                        6
#define RG_ORIONA_2GWF_RX_ULG_LNAHGP_BIAS_HI                         9
#define RG_ORIONA_2GWF_RX_ULG_LNAHGP_BIAS_SZ                         4

#define RG_ORIONA_2GWF_RX_ULG_LNALG_BIAS_MSK                         0x00003c00
#define RG_ORIONA_2GWF_RX_ULG_LNALG_BIAS_I_MSK                       0xffffc3ff
#define RG_ORIONA_2GWF_RX_ULG_LNALG_BIAS_SFT                         10
#define RG_ORIONA_2GWF_RX_ULG_LNALG_BIAS_HI                          13
#define RG_ORIONA_2GWF_RX_ULG_LNALG_BIAS_SZ                          4

#define RG_ORIONA_2GWF_RX_ULG_GM_BIAS_MSK                            0x0003c000
#define RG_ORIONA_2GWF_RX_ULG_GM_BIAS_I_MSK                          0xfffc3fff
#define RG_ORIONA_2GWF_RX_ULG_GM_BIAS_SFT                            14
#define RG_ORIONA_2GWF_RX_ULG_GM_BIAS_HI                             17
#define RG_ORIONA_2GWF_RX_ULG_GM_BIAS_SZ                             4

#define RG_ORIONA_2GWF_RX_ULG_TZ_GC_MSK                              0x000c0000
#define RG_ORIONA_2GWF_RX_ULG_TZ_GC_I_MSK                            0xfff3ffff
#define RG_ORIONA_2GWF_RX_ULG_TZ_GC_SFT                              18
#define RG_ORIONA_2GWF_RX_ULG_TZ_GC_HI                               19
#define RG_ORIONA_2GWF_RX_ULG_TZ_GC_SZ                               2

#define RG_ORIONA_2GWF_RX_ULG_TZ_GC_BOOST_MSK                        0x00300000
#define RG_ORIONA_2GWF_RX_ULG_TZ_GC_BOOST_I_MSK                      0xffcfffff
#define RG_ORIONA_2GWF_RX_ULG_TZ_GC_BOOST_SFT                        20
#define RG_ORIONA_2GWF_RX_ULG_TZ_GC_BOOST_HI                         21
#define RG_ORIONA_2GWF_RX_ULG_TZ_GC_BOOST_SZ                         2

#define RG_ORIONA_2GWF_RX_ULG_TZ_CAP_MSK                             0x01c00000
#define RG_ORIONA_2GWF_RX_ULG_TZ_CAP_I_MSK                           0xfe3fffff
#define RG_ORIONA_2GWF_RX_ULG_TZ_CAP_SFT                             22
#define RG_ORIONA_2GWF_RX_ULG_TZ_CAP_HI                              24
#define RG_ORIONA_2GWF_RX_ULG_TZ_CAP_SZ                              3

#define RG_ORIONA_2GWF_RX_ULG_TZI_MSK                                0x0e000000
#define RG_ORIONA_2GWF_RX_ULG_TZI_I_MSK                              0xf1ffffff
#define RG_ORIONA_2GWF_RX_ULG_TZI_SFT                                25
#define RG_ORIONA_2GWF_RX_ULG_TZI_HI                                 27
#define RG_ORIONA_2GWF_RX_ULG_TZI_SZ                                 3

#define RG_ORIONA_2GWF_RX_ULG_TZ_IOS_MSK                             0x30000000
#define RG_ORIONA_2GWF_RX_ULG_TZ_IOS_I_MSK                           0xcfffffff
#define RG_ORIONA_2GWF_RX_ULG_TZ_IOS_SFT                             28
#define RG_ORIONA_2GWF_RX_ULG_TZ_IOS_HI                              29
#define RG_ORIONA_2GWF_RX_ULG_TZ_IOS_SZ                              2

#define RG_ORIONA_2GBT_RX_HG_LNA_GC_MSK                              0x00000003
#define RG_ORIONA_2GBT_RX_HG_LNA_GC_I_MSK                            0xfffffffc
#define RG_ORIONA_2GBT_RX_HG_LNA_GC_SFT                              0
#define RG_ORIONA_2GBT_RX_HG_LNA_GC_HI                               1
#define RG_ORIONA_2GBT_RX_HG_LNA_GC_SZ                               2

#define RG_ORIONA_2GBT_RX_HG_LNAHGN_BIAS_MSK                         0x0000003c
#define RG_ORIONA_2GBT_RX_HG_LNAHGN_BIAS_I_MSK                       0xffffffc3
#define RG_ORIONA_2GBT_RX_HG_LNAHGN_BIAS_SFT                         2
#define RG_ORIONA_2GBT_RX_HG_LNAHGN_BIAS_HI                          5
#define RG_ORIONA_2GBT_RX_HG_LNAHGN_BIAS_SZ                          4

#define RG_ORIONA_2GBT_RX_HG_LNAHGP_BIAS_MSK                         0x000003c0
#define RG_ORIONA_2GBT_RX_HG_LNAHGP_BIAS_I_MSK                       0xfffffc3f
#define RG_ORIONA_2GBT_RX_HG_LNAHGP_BIAS_SFT                         6
#define RG_ORIONA_2GBT_RX_HG_LNAHGP_BIAS_HI                          9
#define RG_ORIONA_2GBT_RX_HG_LNAHGP_BIAS_SZ                          4

#define RG_ORIONA_2GBT_RX_HG_LNALG_BIAS_MSK                          0x00003c00
#define RG_ORIONA_2GBT_RX_HG_LNALG_BIAS_I_MSK                        0xffffc3ff
#define RG_ORIONA_2GBT_RX_HG_LNALG_BIAS_SFT                          10
#define RG_ORIONA_2GBT_RX_HG_LNALG_BIAS_HI                           13
#define RG_ORIONA_2GBT_RX_HG_LNALG_BIAS_SZ                           4

#define RG_ORIONA_2GBT_RX_HG_GM_BIAS_MSK                             0x0003c000
#define RG_ORIONA_2GBT_RX_HG_GM_BIAS_I_MSK                           0xfffc3fff
#define RG_ORIONA_2GBT_RX_HG_GM_BIAS_SFT                             14
#define RG_ORIONA_2GBT_RX_HG_GM_BIAS_HI                              17
#define RG_ORIONA_2GBT_RX_HG_GM_BIAS_SZ                              4

#define RG_ORIONA_2GBT_RX_HG_TZ_GC_MSK                               0x000c0000
#define RG_ORIONA_2GBT_RX_HG_TZ_GC_I_MSK                             0xfff3ffff
#define RG_ORIONA_2GBT_RX_HG_TZ_GC_SFT                               18
#define RG_ORIONA_2GBT_RX_HG_TZ_GC_HI                                19
#define RG_ORIONA_2GBT_RX_HG_TZ_GC_SZ                                2

#define RG_ORIONA_2GBT_RX_HG_TZ_GC_BOOST_MSK                         0x00300000
#define RG_ORIONA_2GBT_RX_HG_TZ_GC_BOOST_I_MSK                       0xffcfffff
#define RG_ORIONA_2GBT_RX_HG_TZ_GC_BOOST_SFT                         20
#define RG_ORIONA_2GBT_RX_HG_TZ_GC_BOOST_HI                          21
#define RG_ORIONA_2GBT_RX_HG_TZ_GC_BOOST_SZ                          2

#define RG_ORIONA_2GBT_RX_HG_TZ_CAP_MSK                              0x01c00000
#define RG_ORIONA_2GBT_RX_HG_TZ_CAP_I_MSK                            0xfe3fffff
#define RG_ORIONA_2GBT_RX_HG_TZ_CAP_SFT                              22
#define RG_ORIONA_2GBT_RX_HG_TZ_CAP_HI                               24
#define RG_ORIONA_2GBT_RX_HG_TZ_CAP_SZ                               3

#define RG_ORIONA_2GBT_RX_HG_TZI_MSK                                 0x0e000000
#define RG_ORIONA_2GBT_RX_HG_TZI_I_MSK                               0xf1ffffff
#define RG_ORIONA_2GBT_RX_HG_TZI_SFT                                 25
#define RG_ORIONA_2GBT_RX_HG_TZI_HI                                  27
#define RG_ORIONA_2GBT_RX_HG_TZI_SZ                                  3

#define RG_ORIONA_2GBT_RX_HG_TZ_IOS_MSK                              0x30000000
#define RG_ORIONA_2GBT_RX_HG_TZ_IOS_I_MSK                            0xcfffffff
#define RG_ORIONA_2GBT_RX_HG_TZ_IOS_SFT                              28
#define RG_ORIONA_2GBT_RX_HG_TZ_IOS_HI                               29
#define RG_ORIONA_2GBT_RX_HG_TZ_IOS_SZ                               2

#define RG_ORIONA_2GBT_RX_MG_LNA_GC_MSK                              0x00000003
#define RG_ORIONA_2GBT_RX_MG_LNA_GC_I_MSK                            0xfffffffc
#define RG_ORIONA_2GBT_RX_MG_LNA_GC_SFT                              0
#define RG_ORIONA_2GBT_RX_MG_LNA_GC_HI                               1
#define RG_ORIONA_2GBT_RX_MG_LNA_GC_SZ                               2

#define RG_ORIONA_2GBT_RX_MG_LNAHGN_BIAS_MSK                         0x0000003c
#define RG_ORIONA_2GBT_RX_MG_LNAHGN_BIAS_I_MSK                       0xffffffc3
#define RG_ORIONA_2GBT_RX_MG_LNAHGN_BIAS_SFT                         2
#define RG_ORIONA_2GBT_RX_MG_LNAHGN_BIAS_HI                          5
#define RG_ORIONA_2GBT_RX_MG_LNAHGN_BIAS_SZ                          4

#define RG_ORIONA_2GBT_RX_MG_LNAHGP_BIAS_MSK                         0x000003c0
#define RG_ORIONA_2GBT_RX_MG_LNAHGP_BIAS_I_MSK                       0xfffffc3f
#define RG_ORIONA_2GBT_RX_MG_LNAHGP_BIAS_SFT                         6
#define RG_ORIONA_2GBT_RX_MG_LNAHGP_BIAS_HI                          9
#define RG_ORIONA_2GBT_RX_MG_LNAHGP_BIAS_SZ                          4

#define RG_ORIONA_2GBT_RX_MG_LNALG_BIAS_MSK                          0x00003c00
#define RG_ORIONA_2GBT_RX_MG_LNALG_BIAS_I_MSK                        0xffffc3ff
#define RG_ORIONA_2GBT_RX_MG_LNALG_BIAS_SFT                          10
#define RG_ORIONA_2GBT_RX_MG_LNALG_BIAS_HI                           13
#define RG_ORIONA_2GBT_RX_MG_LNALG_BIAS_SZ                           4

#define RG_ORIONA_2GBT_RX_MG_GM_BIAS_MSK                             0x0003c000
#define RG_ORIONA_2GBT_RX_MG_GM_BIAS_I_MSK                           0xfffc3fff
#define RG_ORIONA_2GBT_RX_MG_GM_BIAS_SFT                             14
#define RG_ORIONA_2GBT_RX_MG_GM_BIAS_HI                              17
#define RG_ORIONA_2GBT_RX_MG_GM_BIAS_SZ                              4

#define RG_ORIONA_2GBT_RX_MG_TZ_GC_MSK                               0x000c0000
#define RG_ORIONA_2GBT_RX_MG_TZ_GC_I_MSK                             0xfff3ffff
#define RG_ORIONA_2GBT_RX_MG_TZ_GC_SFT                               18
#define RG_ORIONA_2GBT_RX_MG_TZ_GC_HI                                19
#define RG_ORIONA_2GBT_RX_MG_TZ_GC_SZ                                2

#define RG_ORIONA_2GBT_RX_MG_TZ_GC_BOOST_MSK                         0x00300000
#define RG_ORIONA_2GBT_RX_MG_TZ_GC_BOOST_I_MSK                       0xffcfffff
#define RG_ORIONA_2GBT_RX_MG_TZ_GC_BOOST_SFT                         20
#define RG_ORIONA_2GBT_RX_MG_TZ_GC_BOOST_HI                          21
#define RG_ORIONA_2GBT_RX_MG_TZ_GC_BOOST_SZ                          2

#define RG_ORIONA_2GBT_RX_MG_TZ_CAP_MSK                              0x01c00000
#define RG_ORIONA_2GBT_RX_MG_TZ_CAP_I_MSK                            0xfe3fffff
#define RG_ORIONA_2GBT_RX_MG_TZ_CAP_SFT                              22
#define RG_ORIONA_2GBT_RX_MG_TZ_CAP_HI                               24
#define RG_ORIONA_2GBT_RX_MG_TZ_CAP_SZ                               3

#define RG_ORIONA_2GBT_RX_MG_TZI_MSK                                 0x0e000000
#define RG_ORIONA_2GBT_RX_MG_TZI_I_MSK                               0xf1ffffff
#define RG_ORIONA_2GBT_RX_MG_TZI_SFT                                 25
#define RG_ORIONA_2GBT_RX_MG_TZI_HI                                  27
#define RG_ORIONA_2GBT_RX_MG_TZI_SZ                                  3

#define RG_ORIONA_2GBT_RX_MG_TZ_IOS_MSK                              0x30000000
#define RG_ORIONA_2GBT_RX_MG_TZ_IOS_I_MSK                            0xcfffffff
#define RG_ORIONA_2GBT_RX_MG_TZ_IOS_SFT                              28
#define RG_ORIONA_2GBT_RX_MG_TZ_IOS_HI                               29
#define RG_ORIONA_2GBT_RX_MG_TZ_IOS_SZ                               2

#define RG_ORIONA_2GBT_RX_LG_LNA_GC_MSK                              0x00000003
#define RG_ORIONA_2GBT_RX_LG_LNA_GC_I_MSK                            0xfffffffc
#define RG_ORIONA_2GBT_RX_LG_LNA_GC_SFT                              0
#define RG_ORIONA_2GBT_RX_LG_LNA_GC_HI                               1
#define RG_ORIONA_2GBT_RX_LG_LNA_GC_SZ                               2

#define RG_ORIONA_2GBT_RX_LG_LNAHGN_BIAS_MSK                         0x0000003c
#define RG_ORIONA_2GBT_RX_LG_LNAHGN_BIAS_I_MSK                       0xffffffc3
#define RG_ORIONA_2GBT_RX_LG_LNAHGN_BIAS_SFT                         2
#define RG_ORIONA_2GBT_RX_LG_LNAHGN_BIAS_HI                          5
#define RG_ORIONA_2GBT_RX_LG_LNAHGN_BIAS_SZ                          4

#define RG_ORIONA_2GBT_RX_LG_LNAHGP_BIAS_MSK                         0x000003c0
#define RG_ORIONA_2GBT_RX_LG_LNAHGP_BIAS_I_MSK                       0xfffffc3f
#define RG_ORIONA_2GBT_RX_LG_LNAHGP_BIAS_SFT                         6
#define RG_ORIONA_2GBT_RX_LG_LNAHGP_BIAS_HI                          9
#define RG_ORIONA_2GBT_RX_LG_LNAHGP_BIAS_SZ                          4

#define RG_ORIONA_2GBT_RX_LG_LNALG_BIAS_MSK                          0x00003c00
#define RG_ORIONA_2GBT_RX_LG_LNALG_BIAS_I_MSK                        0xffffc3ff
#define RG_ORIONA_2GBT_RX_LG_LNALG_BIAS_SFT                          10
#define RG_ORIONA_2GBT_RX_LG_LNALG_BIAS_HI                           13
#define RG_ORIONA_2GBT_RX_LG_LNALG_BIAS_SZ                           4

#define RG_ORIONA_2GBT_RX_LG_GM_BIAS_MSK                             0x0003c000
#define RG_ORIONA_2GBT_RX_LG_GM_BIAS_I_MSK                           0xfffc3fff
#define RG_ORIONA_2GBT_RX_LG_GM_BIAS_SFT                             14
#define RG_ORIONA_2GBT_RX_LG_GM_BIAS_HI                              17
#define RG_ORIONA_2GBT_RX_LG_GM_BIAS_SZ                              4

#define RG_ORIONA_2GBT_RX_LG_TZ_GC_MSK                               0x000c0000
#define RG_ORIONA_2GBT_RX_LG_TZ_GC_I_MSK                             0xfff3ffff
#define RG_ORIONA_2GBT_RX_LG_TZ_GC_SFT                               18
#define RG_ORIONA_2GBT_RX_LG_TZ_GC_HI                                19
#define RG_ORIONA_2GBT_RX_LG_TZ_GC_SZ                                2

#define RG_ORIONA_2GBT_RX_LG_TZ_GC_BOOST_MSK                         0x00300000
#define RG_ORIONA_2GBT_RX_LG_TZ_GC_BOOST_I_MSK                       0xffcfffff
#define RG_ORIONA_2GBT_RX_LG_TZ_GC_BOOST_SFT                         20
#define RG_ORIONA_2GBT_RX_LG_TZ_GC_BOOST_HI                          21
#define RG_ORIONA_2GBT_RX_LG_TZ_GC_BOOST_SZ                          2

#define RG_ORIONA_2GBT_RX_LG_TZ_CAP_MSK                              0x01c00000
#define RG_ORIONA_2GBT_RX_LG_TZ_CAP_I_MSK                            0xfe3fffff
#define RG_ORIONA_2GBT_RX_LG_TZ_CAP_SFT                              22
#define RG_ORIONA_2GBT_RX_LG_TZ_CAP_HI                               24
#define RG_ORIONA_2GBT_RX_LG_TZ_CAP_SZ                               3

#define RG_ORIONA_2GBT_RX_LG_TZI_MSK                                 0x0e000000
#define RG_ORIONA_2GBT_RX_LG_TZI_I_MSK                               0xf1ffffff
#define RG_ORIONA_2GBT_RX_LG_TZI_SFT                                 25
#define RG_ORIONA_2GBT_RX_LG_TZI_HI                                  27
#define RG_ORIONA_2GBT_RX_LG_TZI_SZ                                  3

#define RG_ORIONA_2GBT_RX_LG_TZ_IOS_MSK                              0x30000000
#define RG_ORIONA_2GBT_RX_LG_TZ_IOS_I_MSK                            0xcfffffff
#define RG_ORIONA_2GBT_RX_LG_TZ_IOS_SFT                              28
#define RG_ORIONA_2GBT_RX_LG_TZ_IOS_HI                               29
#define RG_ORIONA_2GBT_RX_LG_TZ_IOS_SZ                               2

#define RG_ORIONA_2GBT_RX_ULG_LNA_GC_MSK                             0x00000003
#define RG_ORIONA_2GBT_RX_ULG_LNA_GC_I_MSK                           0xfffffffc
#define RG_ORIONA_2GBT_RX_ULG_LNA_GC_SFT                             0
#define RG_ORIONA_2GBT_RX_ULG_LNA_GC_HI                              1
#define RG_ORIONA_2GBT_RX_ULG_LNA_GC_SZ                              2

#define RG_ORIONA_2GBT_RX_ULG_LNAHGN_BIAS_MSK                        0x0000003c
#define RG_ORIONA_2GBT_RX_ULG_LNAHGN_BIAS_I_MSK                      0xffffffc3
#define RG_ORIONA_2GBT_RX_ULG_LNAHGN_BIAS_SFT                        2
#define RG_ORIONA_2GBT_RX_ULG_LNAHGN_BIAS_HI                         5
#define RG_ORIONA_2GBT_RX_ULG_LNAHGN_BIAS_SZ                         4

#define RG_ORIONA_2GBT_RX_ULG_LNAHGP_BIAS_MSK                        0x000003c0
#define RG_ORIONA_2GBT_RX_ULG_LNAHGP_BIAS_I_MSK                      0xfffffc3f
#define RG_ORIONA_2GBT_RX_ULG_LNAHGP_BIAS_SFT                        6
#define RG_ORIONA_2GBT_RX_ULG_LNAHGP_BIAS_HI                         9
#define RG_ORIONA_2GBT_RX_ULG_LNAHGP_BIAS_SZ                         4

#define RG_ORIONA_2GBT_RX_ULG_LNALG_BIAS_MSK                         0x00003c00
#define RG_ORIONA_2GBT_RX_ULG_LNALG_BIAS_I_MSK                       0xffffc3ff
#define RG_ORIONA_2GBT_RX_ULG_LNALG_BIAS_SFT                         10
#define RG_ORIONA_2GBT_RX_ULG_LNALG_BIAS_HI                          13
#define RG_ORIONA_2GBT_RX_ULG_LNALG_BIAS_SZ                          4

#define RG_ORIONA_2GBT_RX_ULG_GM_BIAS_MSK                            0x0003c000
#define RG_ORIONA_2GBT_RX_ULG_GM_BIAS_I_MSK                          0xfffc3fff
#define RG_ORIONA_2GBT_RX_ULG_GM_BIAS_SFT                            14
#define RG_ORIONA_2GBT_RX_ULG_GM_BIAS_HI                             17
#define RG_ORIONA_2GBT_RX_ULG_GM_BIAS_SZ                             4

#define RG_ORIONA_2GBT_RX_ULG_TZ_GC_MSK                              0x000c0000
#define RG_ORIONA_2GBT_RX_ULG_TZ_GC_I_MSK                            0xfff3ffff
#define RG_ORIONA_2GBT_RX_ULG_TZ_GC_SFT                              18
#define RG_ORIONA_2GBT_RX_ULG_TZ_GC_HI                               19
#define RG_ORIONA_2GBT_RX_ULG_TZ_GC_SZ                               2

#define RG_ORIONA_2GBT_RX_ULG_TZ_GC_BOOST_MSK                        0x00300000
#define RG_ORIONA_2GBT_RX_ULG_TZ_GC_BOOST_I_MSK                      0xffcfffff
#define RG_ORIONA_2GBT_RX_ULG_TZ_GC_BOOST_SFT                        20
#define RG_ORIONA_2GBT_RX_ULG_TZ_GC_BOOST_HI                         21
#define RG_ORIONA_2GBT_RX_ULG_TZ_GC_BOOST_SZ                         2

#define RG_ORIONA_2GBT_RX_ULG_TZ_CAP_MSK                             0x01c00000
#define RG_ORIONA_2GBT_RX_ULG_TZ_CAP_I_MSK                           0xfe3fffff
#define RG_ORIONA_2GBT_RX_ULG_TZ_CAP_SFT                             22
#define RG_ORIONA_2GBT_RX_ULG_TZ_CAP_HI                              24
#define RG_ORIONA_2GBT_RX_ULG_TZ_CAP_SZ                              3

#define RG_ORIONA_2GBT_RX_ULG_TZI_MSK                                0x0e000000
#define RG_ORIONA_2GBT_RX_ULG_TZI_I_MSK                              0xf1ffffff
#define RG_ORIONA_2GBT_RX_ULG_TZI_SFT                                25
#define RG_ORIONA_2GBT_RX_ULG_TZI_HI                                 27
#define RG_ORIONA_2GBT_RX_ULG_TZI_SZ                                 3

#define RG_ORIONA_2GBT_RX_ULG_TZ_IOS_MSK                             0x30000000
#define RG_ORIONA_2GBT_RX_ULG_TZ_IOS_I_MSK                           0xcfffffff
#define RG_ORIONA_2GBT_RX_ULG_TZ_IOS_SFT                             28
#define RG_ORIONA_2GBT_RX_ULG_TZ_IOS_HI                              29
#define RG_ORIONA_2GBT_RX_ULG_TZ_IOS_SZ                              2

#define RG_ORIONA_WF_2GTX_PGA_CAPSW_MSK                              0x00000003
#define RG_ORIONA_WF_2GTX_PGA_CAPSW_I_MSK                            0xfffffffc
#define RG_ORIONA_WF_2GTX_PGA_CAPSW_SFT                              0
#define RG_ORIONA_WF_2GTX_PGA_CAPSW_HI                               1
#define RG_ORIONA_WF_2GTX_PGA_CAPSW_SZ                               2

#define RG_ORIONA_BT_2GTX_PGA_CAPSW_MSK                              0x0000000c
#define RG_ORIONA_BT_2GTX_PGA_CAPSW_I_MSK                            0xfffffff3
#define RG_ORIONA_BT_2GTX_PGA_CAPSW_SFT                              2
#define RG_ORIONA_BT_2GTX_PGA_CAPSW_HI                               3
#define RG_ORIONA_BT_2GTX_PGA_CAPSW_SZ                               2

#define RG_ORIONA_2GTX_MOD_GMBIAS_MSK                                0x000000f0
#define RG_ORIONA_2GTX_MOD_GMBIAS_I_MSK                              0xffffff0f
#define RG_ORIONA_2GTX_MOD_GMBIAS_SFT                                4
#define RG_ORIONA_2GTX_MOD_GMBIAS_HI                                 7
#define RG_ORIONA_2GTX_MOD_GMBIAS_SZ                                 4

#define RG_ORIONA_2GTX_LOBIAS_MSK                                    0x00000700
#define RG_ORIONA_2GTX_LOBIAS_I_MSK                                  0xfffff8ff
#define RG_ORIONA_2GTX_LOBIAS_SFT                                    8
#define RG_ORIONA_2GTX_LOBIAS_HI                                     10
#define RG_ORIONA_2GTX_LOBIAS_SZ                                     3

#define RG_ORIONA_2GTX_PGABIAS_MSK                                   0x00003800
#define RG_ORIONA_2GTX_PGABIAS_I_MSK                                 0xffffc7ff
#define RG_ORIONA_2GTX_PGABIAS_SFT                                   11
#define RG_ORIONA_2GTX_PGABIAS_HI                                    13
#define RG_ORIONA_2GTX_PGABIAS_SZ                                    3

#define RG_ORIONA_2GTX_BTPA_BIAS_MSK                                 0x000f0000
#define RG_ORIONA_2GTX_BTPA_BIAS_I_MSK                               0xfff0ffff
#define RG_ORIONA_2GTX_BTPA_BIAS_SFT                                 16
#define RG_ORIONA_2GTX_BTPA_BIAS_HI                                  19
#define RG_ORIONA_2GTX_BTPA_BIAS_SZ                                  4

#define RG_ORIONA_2GTX_BTPA_VCAS_MSK                                 0x00700000
#define RG_ORIONA_2GTX_BTPA_VCAS_I_MSK                               0xff8fffff
#define RG_ORIONA_2GTX_BTPA_VCAS_SFT                                 20
#define RG_ORIONA_2GTX_BTPA_VCAS_HI                                  22
#define RG_ORIONA_2GTX_BTPA_VCAS_SZ                                  3

#define RG_ORIONA_2GTX_BTPA_BIAS_2X_MSK                              0x00800000
#define RG_ORIONA_2GTX_BTPA_BIAS_2X_I_MSK                            0xff7fffff
#define RG_ORIONA_2GTX_BTPA_BIAS_2X_SFT                              23
#define RG_ORIONA_2GTX_BTPA_BIAS_2X_HI                               23
#define RG_ORIONA_2GTX_BTPA_BIAS_2X_SZ                               1

#define RG_ORIONA_2GTX_PACELL_MSK                                    0x00000007
#define RG_ORIONA_2GTX_PACELL_I_MSK                                  0xfffffff8
#define RG_ORIONA_2GTX_PACELL_SFT                                    0
#define RG_ORIONA_2GTX_PACELL_HI                                     2
#define RG_ORIONA_2GTX_PACELL_SZ                                     3

#define RG_ORIONA_2GTX_PABIAS_MSK                                    0x000000f0
#define RG_ORIONA_2GTX_PABIAS_I_MSK                                  0xffffff0f
#define RG_ORIONA_2GTX_PABIAS_SFT                                    4
#define RG_ORIONA_2GTX_PABIAS_HI                                     7
#define RG_ORIONA_2GTX_PABIAS_SZ                                     4

#define RG_ORIONA_2GTX_PA1_VCAS_MSK                                  0x00000700
#define RG_ORIONA_2GTX_PA1_VCAS_I_MSK                                0xfffff8ff
#define RG_ORIONA_2GTX_PA1_VCAS_SFT                                  8
#define RG_ORIONA_2GTX_PA1_VCAS_HI                                   10
#define RG_ORIONA_2GTX_PA1_VCAS_SZ                                   3

#define RG_ORIONA_2GTX_PA2_VCAS_MSK                                  0x00007000
#define RG_ORIONA_2GTX_PA2_VCAS_I_MSK                                0xffff8fff
#define RG_ORIONA_2GTX_PA2_VCAS_SFT                                  12
#define RG_ORIONA_2GTX_PA2_VCAS_HI                                   14
#define RG_ORIONA_2GTX_PA2_VCAS_SZ                                   3

#define RG_ORIONA_2GTX_PA3_VCAS_MSK                                  0x00070000
#define RG_ORIONA_2GTX_PA3_VCAS_I_MSK                                0xfff8ffff
#define RG_ORIONA_2GTX_PA3_VCAS_SFT                                  16
#define RG_ORIONA_2GTX_PA3_VCAS_HI                                   18
#define RG_ORIONA_2GTX_PA3_VCAS_SZ                                   3

#define RG_ORIONA_WF_2GTX_BTPASW_MSK                                 0x00100000
#define RG_ORIONA_WF_2GTX_BTPASW_I_MSK                               0xffefffff
#define RG_ORIONA_WF_2GTX_BTPASW_SFT                                 20
#define RG_ORIONA_WF_2GTX_BTPASW_HI                                  20
#define RG_ORIONA_WF_2GTX_BTPASW_SZ                                  1

#define RG_ORIONA_BT_2GTX_BTPASW_MSK                                 0x00200000
#define RG_ORIONA_BT_2GTX_BTPASW_I_MSK                               0xffdfffff
#define RG_ORIONA_BT_2GTX_BTPASW_SFT                                 21
#define RG_ORIONA_BT_2GTX_BTPASW_HI                                  21
#define RG_ORIONA_BT_2GTX_BTPASW_SZ                                  1

#define RG_ORIONA_2GTX_WFBT_PA_SEL_MSK                               0x01800000
#define RG_ORIONA_2GTX_WFBT_PA_SEL_I_MSK                             0xfe7fffff
#define RG_ORIONA_2GTX_WFBT_PA_SEL_SFT                               23
#define RG_ORIONA_2GTX_WFBT_PA_SEL_HI                                24
#define RG_ORIONA_2GTX_WFBT_PA_SEL_SZ                                2

#define RG_ORIONA_2GTX_BTPACELL_MSK                                  0x1c000000
#define RG_ORIONA_2GTX_BTPACELL_I_MSK                                0xe3ffffff
#define RG_ORIONA_2GTX_BTPACELL_SFT                                  26
#define RG_ORIONA_2GTX_BTPACELL_HI                                   28
#define RG_ORIONA_2GTX_BTPACELL_SZ                                   3

#define RG_ORIONA_2GTX_MOD_GMCELL_MSK                                0x0000000f
#define RG_ORIONA_2GTX_MOD_GMCELL_I_MSK                              0xfffffff0
#define RG_ORIONA_2GTX_MOD_GMCELL_SFT                                0
#define RG_ORIONA_2GTX_MOD_GMCELL_HI                                 3
#define RG_ORIONA_2GTX_MOD_GMCELL_SZ                                 4

#define RG_ORIONA_2GTX_MOD_PGANUM_MSK                                0x000001f0
#define RG_ORIONA_2GTX_MOD_PGANUM_I_MSK                              0xfffffe0f
#define RG_ORIONA_2GTX_MOD_PGANUM_SFT                                4
#define RG_ORIONA_2GTX_MOD_PGANUM_HI                                 8
#define RG_ORIONA_2GTX_MOD_PGANUM_SZ                                 5

#define RG_ORIONA_5GRX_RSWDC_MSK                                     0x00000007
#define RG_ORIONA_5GRX_RSWDC_I_MSK                                   0xfffffff8
#define RG_ORIONA_5GRX_RSWDC_SFT                                     0
#define RG_ORIONA_5GRX_RSWDC_HI                                      2
#define RG_ORIONA_5GRX_RSWDC_SZ                                      3

#define RG_ORIONA_5GRX_LNA_MGRATIO_MSK                               0x00000018
#define RG_ORIONA_5GRX_LNA_MGRATIO_I_MSK                             0xffffffe7
#define RG_ORIONA_5GRX_LNA_MGRATIO_SFT                               3
#define RG_ORIONA_5GRX_LNA_MGRATIO_HI                                4
#define RG_ORIONA_5GRX_LNA_MGRATIO_SZ                                2

#define RG_ORIONA_5GRX_SQDC_MSK                                      0x000000e0
#define RG_ORIONA_5GRX_SQDC_I_MSK                                    0xffffff1f
#define RG_ORIONA_5GRX_SQDC_SFT                                      5
#define RG_ORIONA_5GRX_SQDC_HI                                       7
#define RG_ORIONA_5GRX_SQDC_SZ                                       3

#define RG_ORIONA_5GRX_TZ_CMZ_C_MSK                                  0x00000300
#define RG_ORIONA_5GRX_TZ_CMZ_C_I_MSK                                0xfffffcff
#define RG_ORIONA_5GRX_TZ_CMZ_C_SFT                                  8
#define RG_ORIONA_5GRX_TZ_CMZ_C_HI                                   9
#define RG_ORIONA_5GRX_TZ_CMZ_C_SZ                                   2

#define RG_ORIONA_5GRX_TZ_CMZ_R_MSK                                  0x00000c00
#define RG_ORIONA_5GRX_TZ_CMZ_R_I_MSK                                0xfffff3ff
#define RG_ORIONA_5GRX_TZ_CMZ_R_SFT                                  10
#define RG_ORIONA_5GRX_TZ_CMZ_R_HI                                   11
#define RG_ORIONA_5GRX_TZ_CMZ_R_SZ                                   2

#define RG_ORIONA_5GRX_TZ_VCM_MSK                                    0x00007000
#define RG_ORIONA_5GRX_TZ_VCM_I_MSK                                  0xffff8fff
#define RG_ORIONA_5GRX_TZ_VCM_SFT                                    12
#define RG_ORIONA_5GRX_TZ_VCM_HI                                     14
#define RG_ORIONA_5GRX_TZ_VCM_SZ                                     3

#define RG_ORIONA_5GRX_TZI_MSK                                       0x00038000
#define RG_ORIONA_5GRX_TZI_I_MSK                                     0xfffc7fff
#define RG_ORIONA_5GRX_TZI_SFT                                       15
#define RG_ORIONA_5GRX_TZI_HI                                        17
#define RG_ORIONA_5GRX_TZI_SZ                                        3

#define RG_ORIONA_5GRX_TZ_OUT_TRISTATE_MSK                           0x00040000
#define RG_ORIONA_5GRX_TZ_OUT_TRISTATE_I_MSK                         0xfffbffff
#define RG_ORIONA_5GRX_TZ_OUT_TRISTATE_SFT                           18
#define RG_ORIONA_5GRX_TZ_OUT_TRISTATE_HI                            18
#define RG_ORIONA_5GRX_TZ_OUT_TRISTATE_SZ                            1

#define RG_ORIONA_5GTX_DPD_DIV_MSK                                   0x00780000
#define RG_ORIONA_5GTX_DPD_DIV_I_MSK                                 0xff87ffff
#define RG_ORIONA_5GTX_DPD_DIV_SFT                                   19
#define RG_ORIONA_5GTX_DPD_DIV_HI                                    22
#define RG_ORIONA_5GTX_DPD_DIV_SZ                                    4

#define RG_ORIONA_5GTX_DPDGM_BIAS_MSK                                0x07800000
#define RG_ORIONA_5GTX_DPDGM_BIAS_I_MSK                              0xf87fffff
#define RG_ORIONA_5GTX_DPDGM_BIAS_SFT                                23
#define RG_ORIONA_5GTX_DPDGM_BIAS_HI                                 26
#define RG_ORIONA_5GTX_DPDGM_BIAS_SZ                                 4

#define RG_ORIONA_EN_5GRX_IREF_MSK                                   0x08000000
#define RG_ORIONA_EN_5GRX_IREF_I_MSK                                 0xf7ffffff
#define RG_ORIONA_EN_5GRX_IREF_SFT                                   27
#define RG_ORIONA_EN_5GRX_IREF_HI                                    27
#define RG_ORIONA_EN_5GRX_IREF_SZ                                    1

#define RG_ORIONA_5GWF_RX_HG_LNA_GC_MSK                              0x00000003
#define RG_ORIONA_5GWF_RX_HG_LNA_GC_I_MSK                            0xfffffffc
#define RG_ORIONA_5GWF_RX_HG_LNA_GC_SFT                              0
#define RG_ORIONA_5GWF_RX_HG_LNA_GC_HI                               1
#define RG_ORIONA_5GWF_RX_HG_LNA_GC_SZ                               2

#define RG_ORIONA_5GWF_RX_HG_LNAHGN_BIAS_MSK                         0x0000003c
#define RG_ORIONA_5GWF_RX_HG_LNAHGN_BIAS_I_MSK                       0xffffffc3
#define RG_ORIONA_5GWF_RX_HG_LNAHGN_BIAS_SFT                         2
#define RG_ORIONA_5GWF_RX_HG_LNAHGN_BIAS_HI                          5
#define RG_ORIONA_5GWF_RX_HG_LNAHGN_BIAS_SZ                          4

#define RG_ORIONA_5GWF_RX_HG_LNAHGP_BIAS_MSK                         0x000003c0
#define RG_ORIONA_5GWF_RX_HG_LNAHGP_BIAS_I_MSK                       0xfffffc3f
#define RG_ORIONA_5GWF_RX_HG_LNAHGP_BIAS_SFT                         6
#define RG_ORIONA_5GWF_RX_HG_LNAHGP_BIAS_HI                          9
#define RG_ORIONA_5GWF_RX_HG_LNAHGP_BIAS_SZ                          4

#define RG_ORIONA_5GWF_RX_HG_LNALG_BIAS_MSK                          0x00003c00
#define RG_ORIONA_5GWF_RX_HG_LNALG_BIAS_I_MSK                        0xffffc3ff
#define RG_ORIONA_5GWF_RX_HG_LNALG_BIAS_SFT                          10
#define RG_ORIONA_5GWF_RX_HG_LNALG_BIAS_HI                           13
#define RG_ORIONA_5GWF_RX_HG_LNALG_BIAS_SZ                           4

#define RG_ORIONA_5GWF_RX_HG_GM_BIAS_MSK                             0x0003c000
#define RG_ORIONA_5GWF_RX_HG_GM_BIAS_I_MSK                           0xfffc3fff
#define RG_ORIONA_5GWF_RX_HG_GM_BIAS_SFT                             14
#define RG_ORIONA_5GWF_RX_HG_GM_BIAS_HI                              17
#define RG_ORIONA_5GWF_RX_HG_GM_BIAS_SZ                              4

#define RG_ORIONA_5GWF_RX_HG_TZ_GC_MSK                               0x000c0000
#define RG_ORIONA_5GWF_RX_HG_TZ_GC_I_MSK                             0xfff3ffff
#define RG_ORIONA_5GWF_RX_HG_TZ_GC_SFT                               18
#define RG_ORIONA_5GWF_RX_HG_TZ_GC_HI                                19
#define RG_ORIONA_5GWF_RX_HG_TZ_GC_SZ                                2

#define RG_ORIONA_5GWF_RX_HG_TZ_GC_BOOST_MSK                         0x00300000
#define RG_ORIONA_5GWF_RX_HG_TZ_GC_BOOST_I_MSK                       0xffcfffff
#define RG_ORIONA_5GWF_RX_HG_TZ_GC_BOOST_SFT                         20
#define RG_ORIONA_5GWF_RX_HG_TZ_GC_BOOST_HI                          21
#define RG_ORIONA_5GWF_RX_HG_TZ_GC_BOOST_SZ                          2

#define RG_ORIONA_5GWF_RX_HG_TZ_CAP_MSK                              0x01c00000
#define RG_ORIONA_5GWF_RX_HG_TZ_CAP_I_MSK                            0xfe3fffff
#define RG_ORIONA_5GWF_RX_HG_TZ_CAP_SFT                              22
#define RG_ORIONA_5GWF_RX_HG_TZ_CAP_HI                               24
#define RG_ORIONA_5GWF_RX_HG_TZ_CAP_SZ                               3

#define RG_ORIONA_5GWF_RX_HG_TZ_IOS_MSK                              0x06000000
#define RG_ORIONA_5GWF_RX_HG_TZ_IOS_I_MSK                            0xf9ffffff
#define RG_ORIONA_5GWF_RX_HG_TZ_IOS_SFT                              25
#define RG_ORIONA_5GWF_RX_HG_TZ_IOS_HI                               26
#define RG_ORIONA_5GWF_RX_HG_TZ_IOS_SZ                               2

#define RG_ORIONA_5GWF_RX_MG_LNA_GC_MSK                              0x00000003
#define RG_ORIONA_5GWF_RX_MG_LNA_GC_I_MSK                            0xfffffffc
#define RG_ORIONA_5GWF_RX_MG_LNA_GC_SFT                              0
#define RG_ORIONA_5GWF_RX_MG_LNA_GC_HI                               1
#define RG_ORIONA_5GWF_RX_MG_LNA_GC_SZ                               2

#define RG_ORIONA_5GWF_RX_MG_LNAHGN_BIAS_MSK                         0x0000003c
#define RG_ORIONA_5GWF_RX_MG_LNAHGN_BIAS_I_MSK                       0xffffffc3
#define RG_ORIONA_5GWF_RX_MG_LNAHGN_BIAS_SFT                         2
#define RG_ORIONA_5GWF_RX_MG_LNAHGN_BIAS_HI                          5
#define RG_ORIONA_5GWF_RX_MG_LNAHGN_BIAS_SZ                          4

#define RG_ORIONA_5GWF_RX_MG_LNAHGP_BIAS_MSK                         0x000003c0
#define RG_ORIONA_5GWF_RX_MG_LNAHGP_BIAS_I_MSK                       0xfffffc3f
#define RG_ORIONA_5GWF_RX_MG_LNAHGP_BIAS_SFT                         6
#define RG_ORIONA_5GWF_RX_MG_LNAHGP_BIAS_HI                          9
#define RG_ORIONA_5GWF_RX_MG_LNAHGP_BIAS_SZ                          4

#define RG_ORIONA_5GWF_RX_MG_LNALG_BIAS_MSK                          0x00003c00
#define RG_ORIONA_5GWF_RX_MG_LNALG_BIAS_I_MSK                        0xffffc3ff
#define RG_ORIONA_5GWF_RX_MG_LNALG_BIAS_SFT                          10
#define RG_ORIONA_5GWF_RX_MG_LNALG_BIAS_HI                           13
#define RG_ORIONA_5GWF_RX_MG_LNALG_BIAS_SZ                           4

#define RG_ORIONA_5GWF_RX_MG_GM_BIAS_MSK                             0x0003c000
#define RG_ORIONA_5GWF_RX_MG_GM_BIAS_I_MSK                           0xfffc3fff
#define RG_ORIONA_5GWF_RX_MG_GM_BIAS_SFT                             14
#define RG_ORIONA_5GWF_RX_MG_GM_BIAS_HI                              17
#define RG_ORIONA_5GWF_RX_MG_GM_BIAS_SZ                              4

#define RG_ORIONA_5GWF_RX_MG_TZ_GC_MSK                               0x000c0000
#define RG_ORIONA_5GWF_RX_MG_TZ_GC_I_MSK                             0xfff3ffff
#define RG_ORIONA_5GWF_RX_MG_TZ_GC_SFT                               18
#define RG_ORIONA_5GWF_RX_MG_TZ_GC_HI                                19
#define RG_ORIONA_5GWF_RX_MG_TZ_GC_SZ                                2

#define RG_ORIONA_5GWF_RX_MG_TZ_GC_BOOST_MSK                         0x00300000
#define RG_ORIONA_5GWF_RX_MG_TZ_GC_BOOST_I_MSK                       0xffcfffff
#define RG_ORIONA_5GWF_RX_MG_TZ_GC_BOOST_SFT                         20
#define RG_ORIONA_5GWF_RX_MG_TZ_GC_BOOST_HI                          21
#define RG_ORIONA_5GWF_RX_MG_TZ_GC_BOOST_SZ                          2

#define RG_ORIONA_5GWF_RX_MG_TZ_CAP_MSK                              0x01c00000
#define RG_ORIONA_5GWF_RX_MG_TZ_CAP_I_MSK                            0xfe3fffff
#define RG_ORIONA_5GWF_RX_MG_TZ_CAP_SFT                              22
#define RG_ORIONA_5GWF_RX_MG_TZ_CAP_HI                               24
#define RG_ORIONA_5GWF_RX_MG_TZ_CAP_SZ                               3

#define RG_ORIONA_5GWF_RX_MG_TZ_IOS_MSK                              0x06000000
#define RG_ORIONA_5GWF_RX_MG_TZ_IOS_I_MSK                            0xf9ffffff
#define RG_ORIONA_5GWF_RX_MG_TZ_IOS_SFT                              25
#define RG_ORIONA_5GWF_RX_MG_TZ_IOS_HI                               26
#define RG_ORIONA_5GWF_RX_MG_TZ_IOS_SZ                               2

#define RG_ORIONA_5GWF_RX_LG_LNA_GC_MSK                              0x00000003
#define RG_ORIONA_5GWF_RX_LG_LNA_GC_I_MSK                            0xfffffffc
#define RG_ORIONA_5GWF_RX_LG_LNA_GC_SFT                              0
#define RG_ORIONA_5GWF_RX_LG_LNA_GC_HI                               1
#define RG_ORIONA_5GWF_RX_LG_LNA_GC_SZ                               2

#define RG_ORIONA_5GWF_RX_LG_LNAHGN_BIAS_MSK                         0x0000003c
#define RG_ORIONA_5GWF_RX_LG_LNAHGN_BIAS_I_MSK                       0xffffffc3
#define RG_ORIONA_5GWF_RX_LG_LNAHGN_BIAS_SFT                         2
#define RG_ORIONA_5GWF_RX_LG_LNAHGN_BIAS_HI                          5
#define RG_ORIONA_5GWF_RX_LG_LNAHGN_BIAS_SZ                          4

#define RG_ORIONA_5GWF_RX_LG_LNAHGP_BIAS_MSK                         0x000003c0
#define RG_ORIONA_5GWF_RX_LG_LNAHGP_BIAS_I_MSK                       0xfffffc3f
#define RG_ORIONA_5GWF_RX_LG_LNAHGP_BIAS_SFT                         6
#define RG_ORIONA_5GWF_RX_LG_LNAHGP_BIAS_HI                          9
#define RG_ORIONA_5GWF_RX_LG_LNAHGP_BIAS_SZ                          4

#define RG_ORIONA_5GWF_RX_LG_LNALG_BIAS_MSK                          0x00003c00
#define RG_ORIONA_5GWF_RX_LG_LNALG_BIAS_I_MSK                        0xffffc3ff
#define RG_ORIONA_5GWF_RX_LG_LNALG_BIAS_SFT                          10
#define RG_ORIONA_5GWF_RX_LG_LNALG_BIAS_HI                           13
#define RG_ORIONA_5GWF_RX_LG_LNALG_BIAS_SZ                           4

#define RG_ORIONA_5GWF_RX_LG_GM_BIAS_MSK                             0x0003c000
#define RG_ORIONA_5GWF_RX_LG_GM_BIAS_I_MSK                           0xfffc3fff
#define RG_ORIONA_5GWF_RX_LG_GM_BIAS_SFT                             14
#define RG_ORIONA_5GWF_RX_LG_GM_BIAS_HI                              17
#define RG_ORIONA_5GWF_RX_LG_GM_BIAS_SZ                              4

#define RG_ORIONA_5GWF_RX_LG_TZ_GC_MSK                               0x000c0000
#define RG_ORIONA_5GWF_RX_LG_TZ_GC_I_MSK                             0xfff3ffff
#define RG_ORIONA_5GWF_RX_LG_TZ_GC_SFT                               18
#define RG_ORIONA_5GWF_RX_LG_TZ_GC_HI                                19
#define RG_ORIONA_5GWF_RX_LG_TZ_GC_SZ                                2

#define RG_ORIONA_5GWF_RX_LG_TZ_GC_BOOST_MSK                         0x00300000
#define RG_ORIONA_5GWF_RX_LG_TZ_GC_BOOST_I_MSK                       0xffcfffff
#define RG_ORIONA_5GWF_RX_LG_TZ_GC_BOOST_SFT                         20
#define RG_ORIONA_5GWF_RX_LG_TZ_GC_BOOST_HI                          21
#define RG_ORIONA_5GWF_RX_LG_TZ_GC_BOOST_SZ                          2

#define RG_ORIONA_5GWF_RX_LG_TZ_CAP_MSK                              0x01c00000
#define RG_ORIONA_5GWF_RX_LG_TZ_CAP_I_MSK                            0xfe3fffff
#define RG_ORIONA_5GWF_RX_LG_TZ_CAP_SFT                              22
#define RG_ORIONA_5GWF_RX_LG_TZ_CAP_HI                               24
#define RG_ORIONA_5GWF_RX_LG_TZ_CAP_SZ                               3

#define RG_ORIONA_5GWF_RX_LG_TZ_IOS_MSK                              0x06000000
#define RG_ORIONA_5GWF_RX_LG_TZ_IOS_I_MSK                            0xf9ffffff
#define RG_ORIONA_5GWF_RX_LG_TZ_IOS_SFT                              25
#define RG_ORIONA_5GWF_RX_LG_TZ_IOS_HI                               26
#define RG_ORIONA_5GWF_RX_LG_TZ_IOS_SZ                               2

#define RG_ORIONA_5GWF_RX_ULG_LNA_GC_MSK                             0x00000003
#define RG_ORIONA_5GWF_RX_ULG_LNA_GC_I_MSK                           0xfffffffc
#define RG_ORIONA_5GWF_RX_ULG_LNA_GC_SFT                             0
#define RG_ORIONA_5GWF_RX_ULG_LNA_GC_HI                              1
#define RG_ORIONA_5GWF_RX_ULG_LNA_GC_SZ                              2

#define RG_ORIONA_5GWF_RX_ULG_LNAHGN_BIAS_MSK                        0x0000003c
#define RG_ORIONA_5GWF_RX_ULG_LNAHGN_BIAS_I_MSK                      0xffffffc3
#define RG_ORIONA_5GWF_RX_ULG_LNAHGN_BIAS_SFT                        2
#define RG_ORIONA_5GWF_RX_ULG_LNAHGN_BIAS_HI                         5
#define RG_ORIONA_5GWF_RX_ULG_LNAHGN_BIAS_SZ                         4

#define RG_ORIONA_5GWF_RX_ULG_LNAHGP_BIAS_MSK                        0x000003c0
#define RG_ORIONA_5GWF_RX_ULG_LNAHGP_BIAS_I_MSK                      0xfffffc3f
#define RG_ORIONA_5GWF_RX_ULG_LNAHGP_BIAS_SFT                        6
#define RG_ORIONA_5GWF_RX_ULG_LNAHGP_BIAS_HI                         9
#define RG_ORIONA_5GWF_RX_ULG_LNAHGP_BIAS_SZ                         4

#define RG_ORIONA_5GWF_RX_ULG_LNALG_BIAS_MSK                         0x00003c00
#define RG_ORIONA_5GWF_RX_ULG_LNALG_BIAS_I_MSK                       0xffffc3ff
#define RG_ORIONA_5GWF_RX_ULG_LNALG_BIAS_SFT                         10
#define RG_ORIONA_5GWF_RX_ULG_LNALG_BIAS_HI                          13
#define RG_ORIONA_5GWF_RX_ULG_LNALG_BIAS_SZ                          4

#define RG_ORIONA_5GWF_RX_ULG_GM_BIAS_MSK                            0x0003c000
#define RG_ORIONA_5GWF_RX_ULG_GM_BIAS_I_MSK                          0xfffc3fff
#define RG_ORIONA_5GWF_RX_ULG_GM_BIAS_SFT                            14
#define RG_ORIONA_5GWF_RX_ULG_GM_BIAS_HI                             17
#define RG_ORIONA_5GWF_RX_ULG_GM_BIAS_SZ                             4

#define RG_ORIONA_5GWF_RX_ULG_TZ_GC_MSK                              0x000c0000
#define RG_ORIONA_5GWF_RX_ULG_TZ_GC_I_MSK                            0xfff3ffff
#define RG_ORIONA_5GWF_RX_ULG_TZ_GC_SFT                              18
#define RG_ORIONA_5GWF_RX_ULG_TZ_GC_HI                               19
#define RG_ORIONA_5GWF_RX_ULG_TZ_GC_SZ                               2

#define RG_ORIONA_5GWF_RX_ULG_TZ_GC_BOOST_MSK                        0x00300000
#define RG_ORIONA_5GWF_RX_ULG_TZ_GC_BOOST_I_MSK                      0xffcfffff
#define RG_ORIONA_5GWF_RX_ULG_TZ_GC_BOOST_SFT                        20
#define RG_ORIONA_5GWF_RX_ULG_TZ_GC_BOOST_HI                         21
#define RG_ORIONA_5GWF_RX_ULG_TZ_GC_BOOST_SZ                         2

#define RG_ORIONA_5GWF_RX_ULG_TZ_CAP_MSK                             0x01c00000
#define RG_ORIONA_5GWF_RX_ULG_TZ_CAP_I_MSK                           0xfe3fffff
#define RG_ORIONA_5GWF_RX_ULG_TZ_CAP_SFT                             22
#define RG_ORIONA_5GWF_RX_ULG_TZ_CAP_HI                              24
#define RG_ORIONA_5GWF_RX_ULG_TZ_CAP_SZ                              3

#define RG_ORIONA_5GWF_RX_ULG_TZ_IOS_MSK                             0x06000000
#define RG_ORIONA_5GWF_RX_ULG_TZ_IOS_I_MSK                           0xf9ffffff
#define RG_ORIONA_5GWF_RX_ULG_TZ_IOS_SFT                             25
#define RG_ORIONA_5GWF_RX_ULG_TZ_IOS_HI                              26
#define RG_ORIONA_5GWF_RX_ULG_TZ_IOS_SZ                              2

#define RG_ORIONA_5GRX_SCA_MANUAL_MSK                                0x00000001
#define RG_ORIONA_5GRX_SCA_MANUAL_I_MSK                              0xfffffffe
#define RG_ORIONA_5GRX_SCA_MANUAL_SFT                                0
#define RG_ORIONA_5GRX_SCA_MANUAL_HI                                 0
#define RG_ORIONA_5GRX_SCA_MANUAL_SZ                                 1

#define RG_ORIONA_5GRX_SCA_MA_MSK                                    0x0000000e
#define RG_ORIONA_5GRX_SCA_MA_I_MSK                                  0xfffffff1
#define RG_ORIONA_5GRX_SCA_MA_SFT                                    1
#define RG_ORIONA_5GRX_SCA_MA_HI                                     3
#define RG_ORIONA_5GRX_SCA_MA_SZ                                     3

#define RG_ORIONA_5GRX_SCA_LOAD_MSK                                  0x00000070
#define RG_ORIONA_5GRX_SCA_LOAD_I_MSK                                0xffffff8f
#define RG_ORIONA_5GRX_SCA_LOAD_SFT                                  4
#define RG_ORIONA_5GRX_SCA_LOAD_HI                                   6
#define RG_ORIONA_5GRX_SCA_LOAD_SZ                                   3

#define RG_ORIONA_5GRX_SCAMA_STEP0_MSK                               0x0000000f
#define RG_ORIONA_5GRX_SCAMA_STEP0_I_MSK                             0xfffffff0
#define RG_ORIONA_5GRX_SCAMA_STEP0_SFT                               0
#define RG_ORIONA_5GRX_SCAMA_STEP0_HI                                3
#define RG_ORIONA_5GRX_SCAMA_STEP0_SZ                                4

#define RG_ORIONA_5GRX_SCAMA_STEP1_MSK                               0x000000f0
#define RG_ORIONA_5GRX_SCAMA_STEP1_I_MSK                             0xffffff0f
#define RG_ORIONA_5GRX_SCAMA_STEP1_SFT                               4
#define RG_ORIONA_5GRX_SCAMA_STEP1_HI                                7
#define RG_ORIONA_5GRX_SCAMA_STEP1_SZ                                4

#define RG_ORIONA_5GRX_SCAMA_STEP2_MSK                               0x00000f00
#define RG_ORIONA_5GRX_SCAMA_STEP2_I_MSK                             0xfffff0ff
#define RG_ORIONA_5GRX_SCAMA_STEP2_SFT                               8
#define RG_ORIONA_5GRX_SCAMA_STEP2_HI                                11
#define RG_ORIONA_5GRX_SCAMA_STEP2_SZ                                4

#define RG_ORIONA_5GRX_SCAMA_STEP3_MSK                               0x0000f000
#define RG_ORIONA_5GRX_SCAMA_STEP3_I_MSK                             0xffff0fff
#define RG_ORIONA_5GRX_SCAMA_STEP3_SFT                               12
#define RG_ORIONA_5GRX_SCAMA_STEP3_HI                                15
#define RG_ORIONA_5GRX_SCAMA_STEP3_SZ                                4

#define RG_ORIONA_5GRX_SCAMA_STEP4_MSK                               0x000f0000
#define RG_ORIONA_5GRX_SCAMA_STEP4_I_MSK                             0xfff0ffff
#define RG_ORIONA_5GRX_SCAMA_STEP4_SFT                               16
#define RG_ORIONA_5GRX_SCAMA_STEP4_HI                                19
#define RG_ORIONA_5GRX_SCAMA_STEP4_SZ                                4

#define RG_ORIONA_5GRX_SCAMA_STEP5_MSK                               0x00f00000
#define RG_ORIONA_5GRX_SCAMA_STEP5_I_MSK                             0xff0fffff
#define RG_ORIONA_5GRX_SCAMA_STEP5_SFT                               20
#define RG_ORIONA_5GRX_SCAMA_STEP5_HI                                23
#define RG_ORIONA_5GRX_SCAMA_STEP5_SZ                                4

#define RG_ORIONA_5GRX_SCAMA_STEP6_MSK                               0x0f000000
#define RG_ORIONA_5GRX_SCAMA_STEP6_I_MSK                             0xf0ffffff
#define RG_ORIONA_5GRX_SCAMA_STEP6_SFT                               24
#define RG_ORIONA_5GRX_SCAMA_STEP6_HI                                27
#define RG_ORIONA_5GRX_SCAMA_STEP6_SZ                                4

#define RG_ORIONA_5GRX_SCALOAD_STEP0_MSK                             0x0000000f
#define RG_ORIONA_5GRX_SCALOAD_STEP0_I_MSK                           0xfffffff0
#define RG_ORIONA_5GRX_SCALOAD_STEP0_SFT                             0
#define RG_ORIONA_5GRX_SCALOAD_STEP0_HI                              3
#define RG_ORIONA_5GRX_SCALOAD_STEP0_SZ                              4

#define RG_ORIONA_5GRX_SCALOAD_STEP1_MSK                             0x000000f0
#define RG_ORIONA_5GRX_SCALOAD_STEP1_I_MSK                           0xffffff0f
#define RG_ORIONA_5GRX_SCALOAD_STEP1_SFT                             4
#define RG_ORIONA_5GRX_SCALOAD_STEP1_HI                              7
#define RG_ORIONA_5GRX_SCALOAD_STEP1_SZ                              4

#define RG_ORIONA_5GRX_SCALOAD_STEP2_MSK                             0x00000f00
#define RG_ORIONA_5GRX_SCALOAD_STEP2_I_MSK                           0xfffff0ff
#define RG_ORIONA_5GRX_SCALOAD_STEP2_SFT                             8
#define RG_ORIONA_5GRX_SCALOAD_STEP2_HI                              11
#define RG_ORIONA_5GRX_SCALOAD_STEP2_SZ                              4

#define RG_ORIONA_5GRX_SCALOAD_STEP3_MSK                             0x0000f000
#define RG_ORIONA_5GRX_SCALOAD_STEP3_I_MSK                           0xffff0fff
#define RG_ORIONA_5GRX_SCALOAD_STEP3_SFT                             12
#define RG_ORIONA_5GRX_SCALOAD_STEP3_HI                              15
#define RG_ORIONA_5GRX_SCALOAD_STEP3_SZ                              4

#define RG_ORIONA_5GRX_SCALOAD_STEP4_MSK                             0x000f0000
#define RG_ORIONA_5GRX_SCALOAD_STEP4_I_MSK                           0xfff0ffff
#define RG_ORIONA_5GRX_SCALOAD_STEP4_SFT                             16
#define RG_ORIONA_5GRX_SCALOAD_STEP4_HI                              19
#define RG_ORIONA_5GRX_SCALOAD_STEP4_SZ                              4

#define RG_ORIONA_5GRX_SCALOAD_STEP5_MSK                             0x00f00000
#define RG_ORIONA_5GRX_SCALOAD_STEP5_I_MSK                           0xff0fffff
#define RG_ORIONA_5GRX_SCALOAD_STEP5_SFT                             20
#define RG_ORIONA_5GRX_SCALOAD_STEP5_HI                              23
#define RG_ORIONA_5GRX_SCALOAD_STEP5_SZ                              4

#define RG_ORIONA_5GRX_SCALOAD_STEP6_MSK                             0x0f000000
#define RG_ORIONA_5GRX_SCALOAD_STEP6_I_MSK                           0xf0ffffff
#define RG_ORIONA_5GRX_SCALOAD_STEP6_SFT                             24
#define RG_ORIONA_5GRX_SCALOAD_STEP6_HI                              27
#define RG_ORIONA_5GRX_SCALOAD_STEP6_SZ                              4

#define RG_ORIONA_2GRX_LNA_TRI_SEL_MSK                               0x00000003
#define RG_ORIONA_2GRX_LNA_TRI_SEL_I_MSK                             0xfffffffc
#define RG_ORIONA_2GRX_LNA_TRI_SEL_SFT                               0
#define RG_ORIONA_2GRX_LNA_TRI_SEL_HI                                1
#define RG_ORIONA_2GRX_LNA_TRI_SEL_SZ                                2

#define RG_ORIONA_2GRX_LNA_SETTLE_MSK                                0x0000000c
#define RG_ORIONA_2GRX_LNA_SETTLE_I_MSK                              0xfffffff3
#define RG_ORIONA_2GRX_LNA_SETTLE_SFT                                2
#define RG_ORIONA_2GRX_LNA_SETTLE_HI                                 3
#define RG_ORIONA_2GRX_LNA_SETTLE_SZ                                 2

#define RG_ORIONA_5GRX_LNA_TRI_SEL_MSK                               0x00000030
#define RG_ORIONA_5GRX_LNA_TRI_SEL_I_MSK                             0xffffffcf
#define RG_ORIONA_5GRX_LNA_TRI_SEL_SFT                               4
#define RG_ORIONA_5GRX_LNA_TRI_SEL_HI                                5
#define RG_ORIONA_5GRX_LNA_TRI_SEL_SZ                                2

#define RG_ORIONA_5GRX_LNA_SETTLE_MSK                                0x000000c0
#define RG_ORIONA_5GRX_LNA_SETTLE_I_MSK                              0xffffff3f
#define RG_ORIONA_5GRX_LNA_SETTLE_SFT                                6
#define RG_ORIONA_5GRX_LNA_SETTLE_HI                                 7
#define RG_ORIONA_5GRX_LNA_SETTLE_SZ                                 2

#define RG_ORIONA_2GRX_LNA_FS_MAN_MSK                                0x00000100
#define RG_ORIONA_2GRX_LNA_FS_MAN_I_MSK                              0xfffffeff
#define RG_ORIONA_2GRX_LNA_FS_MAN_SFT                                8
#define RG_ORIONA_2GRX_LNA_FS_MAN_HI                                 8
#define RG_ORIONA_2GRX_LNA_FS_MAN_SZ                                 1

#define RG_ORIONA_EN_2GRX_LNA_FS_MSK                                 0x00000200
#define RG_ORIONA_EN_2GRX_LNA_FS_I_MSK                               0xfffffdff
#define RG_ORIONA_EN_2GRX_LNA_FS_SFT                                 9
#define RG_ORIONA_EN_2GRX_LNA_FS_HI                                  9
#define RG_ORIONA_EN_2GRX_LNA_FS_SZ                                  1

#define RG_ORIONA_5GRX_LNA_FS_MAN_MSK                                0x00000400
#define RG_ORIONA_5GRX_LNA_FS_MAN_I_MSK                              0xfffffbff
#define RG_ORIONA_5GRX_LNA_FS_MAN_SFT                                10
#define RG_ORIONA_5GRX_LNA_FS_MAN_HI                                 10
#define RG_ORIONA_5GRX_LNA_FS_MAN_SZ                                 1

#define RG_ORIONA_EN_5GRX_LNA_FS_MSK                                 0x00000800
#define RG_ORIONA_EN_5GRX_LNA_FS_I_MSK                               0xfffff7ff
#define RG_ORIONA_EN_5GRX_LNA_FS_SFT                                 11
#define RG_ORIONA_EN_5GRX_LNA_FS_HI                                  11
#define RG_ORIONA_EN_5GRX_LNA_FS_SZ                                  1

#define RG_ORIONA_RSSI_AVG_CONTD_MODE_MAN_MSK                        0x00200000
#define RG_ORIONA_RSSI_AVG_CONTD_MODE_MAN_I_MSK                      0xffdfffff
#define RG_ORIONA_RSSI_AVG_CONTD_MODE_MAN_SFT                        21
#define RG_ORIONA_RSSI_AVG_CONTD_MODE_MAN_HI                         21
#define RG_ORIONA_RSSI_AVG_CONTD_MODE_MAN_SZ                         1

#define RG_ORIONA_RSSI_AVG_CONTD_TRIGGER_MSK                         0x00400000
#define RG_ORIONA_RSSI_AVG_CONTD_TRIGGER_I_MSK                       0xffbfffff
#define RG_ORIONA_RSSI_AVG_CONTD_TRIGGER_SFT                         22
#define RG_ORIONA_RSSI_AVG_CONTD_TRIGGER_HI                          22
#define RG_ORIONA_RSSI_AVG_CONTD_TRIGGER_SZ                          1

#define RG_ORIONA_WF_RXRSSI_AVGDELAY_MSK                             0x01800000
#define RG_ORIONA_WF_RXRSSI_AVGDELAY_I_MSK                           0xfe7fffff
#define RG_ORIONA_WF_RXRSSI_AVGDELAY_SFT                             23
#define RG_ORIONA_WF_RXRSSI_AVGDELAY_HI                              24
#define RG_ORIONA_WF_RXRSSI_AVGDELAY_SZ                              2

#define RG_ORIONA_WF_RX_RSSI_AVGPOINT_MSK                            0x06000000
#define RG_ORIONA_WF_RX_RSSI_AVGPOINT_I_MSK                          0xf9ffffff
#define RG_ORIONA_WF_RX_RSSI_AVGPOINT_SFT                            25
#define RG_ORIONA_WF_RX_RSSI_AVGPOINT_HI                             26
#define RG_ORIONA_WF_RX_RSSI_AVGPOINT_SZ                             2

#define RG_ORIONA_BT_RX_RSSI_AVGDELAY_MSK                            0x18000000
#define RG_ORIONA_BT_RX_RSSI_AVGDELAY_I_MSK                          0xe7ffffff
#define RG_ORIONA_BT_RX_RSSI_AVGDELAY_SFT                            27
#define RG_ORIONA_BT_RX_RSSI_AVGDELAY_HI                             28
#define RG_ORIONA_BT_RX_RSSI_AVGDELAY_SZ                             2

#define RG_ORIONA_BT_RX_RSSI_AVGPOINT_MSK                            0x60000000
#define RG_ORIONA_BT_RX_RSSI_AVGPOINT_I_MSK                          0x9fffffff
#define RG_ORIONA_BT_RX_RSSI_AVGPOINT_SFT                            29
#define RG_ORIONA_BT_RX_RSSI_AVGPOINT_HI                             30
#define RG_ORIONA_BT_RX_RSSI_AVGPOINT_SZ                             2

#define RG_ORIONA_5GTX_PAPGA_MANUAL_MSK                              0x00000001
#define RG_ORIONA_5GTX_PAPGA_MANUAL_I_MSK                            0xfffffffe
#define RG_ORIONA_5GTX_PAPGA_MANUAL_SFT                              0
#define RG_ORIONA_5GTX_PAPGA_MANUAL_HI                               0
#define RG_ORIONA_5GTX_PAPGA_MANUAL_SZ                               1

#define RG_ORIONA_5GTX_PGA_CAPSW_MSK                                 0x0000000e
#define RG_ORIONA_5GTX_PGA_CAPSW_I_MSK                               0xfffffff1
#define RG_ORIONA_5GTX_PGA_CAPSW_SFT                                 1
#define RG_ORIONA_5GTX_PGA_CAPSW_HI                                  3
#define RG_ORIONA_5GTX_PGA_CAPSW_SZ                                  3

#define RG_ORIONA_5GTX_PACELL_MSK                                    0x000000e0
#define RG_ORIONA_5GTX_PACELL_I_MSK                                  0xffffff1f
#define RG_ORIONA_5GTX_PACELL_SFT                                    5
#define RG_ORIONA_5GTX_PACELL_HI                                     7
#define RG_ORIONA_5GTX_PACELL_SZ                                     3

#define RG_ORIONA_5GTX_PABIAS_CTRL_MSK                               0x00000f00
#define RG_ORIONA_5GTX_PABIAS_CTRL_I_MSK                             0xfffff0ff
#define RG_ORIONA_5GTX_PABIAS_CTRL_SFT                               8
#define RG_ORIONA_5GTX_PABIAS_CTRL_HI                                11
#define RG_ORIONA_5GTX_PABIAS_CTRL_SZ                                4

#define RG_ORIONA_5GTX_PAFB_MSK                                      0x00001000
#define RG_ORIONA_5GTX_PAFB_I_MSK                                    0xffffefff
#define RG_ORIONA_5GTX_PAFB_SFT                                      12
#define RG_ORIONA_5GTX_PAFB_HI                                       12
#define RG_ORIONA_5GTX_PAFB_SZ                                       1

#define RG_ORIONA_5GTX_PA1_VCAS_MSK                                  0x0000e000
#define RG_ORIONA_5GTX_PA1_VCAS_I_MSK                                0xffff1fff
#define RG_ORIONA_5GTX_PA1_VCAS_SFT                                  13
#define RG_ORIONA_5GTX_PA1_VCAS_HI                                   15
#define RG_ORIONA_5GTX_PA1_VCAS_SZ                                   3

#define RG_ORIONA_5GTX_PA2_VCAS_MSK                                  0x00070000
#define RG_ORIONA_5GTX_PA2_VCAS_I_MSK                                0xfff8ffff
#define RG_ORIONA_5GTX_PA2_VCAS_SFT                                  16
#define RG_ORIONA_5GTX_PA2_VCAS_HI                                   18
#define RG_ORIONA_5GTX_PA2_VCAS_SZ                                   3

#define RG_ORIONA_5GTX_PA3_VCAS_MSK                                  0x00700000
#define RG_ORIONA_5GTX_PA3_VCAS_I_MSK                                0xff8fffff
#define RG_ORIONA_5GTX_PA3_VCAS_SFT                                  20
#define RG_ORIONA_5GTX_PA3_VCAS_HI                                   22
#define RG_ORIONA_5GTX_PA3_VCAS_SZ                                   3

#define RG_ORIONA_5GTX_MOD_GMCELL_MSK                                0x0000001f
#define RG_ORIONA_5GTX_MOD_GMCELL_I_MSK                              0xffffffe0
#define RG_ORIONA_5GTX_MOD_GMCELL_SFT                                0
#define RG_ORIONA_5GTX_MOD_GMCELL_HI                                 4
#define RG_ORIONA_5GTX_MOD_GMCELL_SZ                                 5

#define RG_ORIONA_5GTX_MOD_PGANUM_MSK                                0x000001e0
#define RG_ORIONA_5GTX_MOD_PGANUM_I_MSK                              0xfffffe1f
#define RG_ORIONA_5GTX_MOD_PGANUM_SFT                                5
#define RG_ORIONA_5GTX_MOD_PGANUM_HI                                 8
#define RG_ORIONA_5GTX_MOD_PGANUM_SZ                                 4

#define RG_ORIONA_5GTX_MOD_GMBIAS_MSK                                0x00001e00
#define RG_ORIONA_5GTX_MOD_GMBIAS_I_MSK                              0xffffe1ff
#define RG_ORIONA_5GTX_MOD_GMBIAS_SFT                                9
#define RG_ORIONA_5GTX_MOD_GMBIAS_HI                                 12
#define RG_ORIONA_5GTX_MOD_GMBIAS_SZ                                 4

#define RG_ORIONA_5GTX_PGABIAS_MSK                                   0x0e000000
#define RG_ORIONA_5GTX_PGABIAS_I_MSK                                 0xf1ffffff
#define RG_ORIONA_5GTX_PGABIAS_SFT                                   25
#define RG_ORIONA_5GTX_PGABIAS_HI                                    27
#define RG_ORIONA_5GTX_PGABIAS_SZ                                    3

#define RG_ORIONA_5GTX_LOBIAS_MSK                                    0x30000000
#define RG_ORIONA_5GTX_LOBIAS_I_MSK                                  0xcfffffff
#define RG_ORIONA_5GTX_LOBIAS_SFT                                    28
#define RG_ORIONA_5GTX_LOBIAS_HI                                     29
#define RG_ORIONA_5GTX_LOBIAS_SZ                                     2

#define RG_ORIONA_5GTX_IBIAS_PTAT_MSK                                0xc0000000
#define RG_ORIONA_5GTX_IBIAS_PTAT_I_MSK                              0x3fffffff
#define RG_ORIONA_5GTX_IBIAS_PTAT_SFT                                30
#define RG_ORIONA_5GTX_IBIAS_PTAT_HI                                 31
#define RG_ORIONA_5GTX_IBIAS_PTAT_SZ                                 2

#define RG_ORIONA_5GTX_PGA_CAPSW_F0_MSK                              0x00000007
#define RG_ORIONA_5GTX_PGA_CAPSW_F0_I_MSK                            0xfffffff8
#define RG_ORIONA_5GTX_PGA_CAPSW_F0_SFT                              0
#define RG_ORIONA_5GTX_PGA_CAPSW_F0_HI                               2
#define RG_ORIONA_5GTX_PGA_CAPSW_F0_SZ                               3

#define RG_ORIONA_5GTX_PABIAS_CTRL_F0_MSK                            0x00000078
#define RG_ORIONA_5GTX_PABIAS_CTRL_F0_I_MSK                          0xffffff87
#define RG_ORIONA_5GTX_PABIAS_CTRL_F0_SFT                            3
#define RG_ORIONA_5GTX_PABIAS_CTRL_F0_HI                             6
#define RG_ORIONA_5GTX_PABIAS_CTRL_F0_SZ                             4

#define RG_ORIONA_5GTX_PA1_VCAS_F0_MSK                               0x00000380
#define RG_ORIONA_5GTX_PA1_VCAS_F0_I_MSK                             0xfffffc7f
#define RG_ORIONA_5GTX_PA1_VCAS_F0_SFT                               7
#define RG_ORIONA_5GTX_PA1_VCAS_F0_HI                                9
#define RG_ORIONA_5GTX_PA1_VCAS_F0_SZ                                3

#define RG_ORIONA_5GTX_PA2_VCAS_F0_MSK                               0x00001c00
#define RG_ORIONA_5GTX_PA2_VCAS_F0_I_MSK                             0xffffe3ff
#define RG_ORIONA_5GTX_PA2_VCAS_F0_SFT                               10
#define RG_ORIONA_5GTX_PA2_VCAS_F0_HI                                12
#define RG_ORIONA_5GTX_PA2_VCAS_F0_SZ                                3

#define RG_ORIONA_5GTX_PA3_VCAS_F0_MSK                               0x0000e000
#define RG_ORIONA_5GTX_PA3_VCAS_F0_I_MSK                             0xffff1fff
#define RG_ORIONA_5GTX_PA3_VCAS_F0_SFT                               13
#define RG_ORIONA_5GTX_PA3_VCAS_F0_HI                                15
#define RG_ORIONA_5GTX_PA3_VCAS_F0_SZ                                3

#define RG_ORIONA_5GTX_PGA_CAPSW_F1_MSK                              0x00070000
#define RG_ORIONA_5GTX_PGA_CAPSW_F1_I_MSK                            0xfff8ffff
#define RG_ORIONA_5GTX_PGA_CAPSW_F1_SFT                              16
#define RG_ORIONA_5GTX_PGA_CAPSW_F1_HI                               18
#define RG_ORIONA_5GTX_PGA_CAPSW_F1_SZ                               3

#define RG_ORIONA_5GTX_PABIAS_CTRL_F1_MSK                            0x00780000
#define RG_ORIONA_5GTX_PABIAS_CTRL_F1_I_MSK                          0xff87ffff
#define RG_ORIONA_5GTX_PABIAS_CTRL_F1_SFT                            19
#define RG_ORIONA_5GTX_PABIAS_CTRL_F1_HI                             22
#define RG_ORIONA_5GTX_PABIAS_CTRL_F1_SZ                             4

#define RG_ORIONA_5GTX_PA1_VCAS_F1_MSK                               0x03800000
#define RG_ORIONA_5GTX_PA1_VCAS_F1_I_MSK                             0xfc7fffff
#define RG_ORIONA_5GTX_PA1_VCAS_F1_SFT                               23
#define RG_ORIONA_5GTX_PA1_VCAS_F1_HI                                25
#define RG_ORIONA_5GTX_PA1_VCAS_F1_SZ                                3

#define RG_ORIONA_5GTX_PA2_VCAS_F1_MSK                               0x1c000000
#define RG_ORIONA_5GTX_PA2_VCAS_F1_I_MSK                             0xe3ffffff
#define RG_ORIONA_5GTX_PA2_VCAS_F1_SFT                               26
#define RG_ORIONA_5GTX_PA2_VCAS_F1_HI                                28
#define RG_ORIONA_5GTX_PA2_VCAS_F1_SZ                                3

#define RG_ORIONA_5GTX_PA3_VCAS_F1_MSK                               0xe0000000
#define RG_ORIONA_5GTX_PA3_VCAS_F1_I_MSK                             0x1fffffff
#define RG_ORIONA_5GTX_PA3_VCAS_F1_SFT                               29
#define RG_ORIONA_5GTX_PA3_VCAS_F1_HI                                31
#define RG_ORIONA_5GTX_PA3_VCAS_F1_SZ                                3

#define RG_ORIONA_5GTX_PGA_CAPSW_F2_MSK                              0x00000007
#define RG_ORIONA_5GTX_PGA_CAPSW_F2_I_MSK                            0xfffffff8
#define RG_ORIONA_5GTX_PGA_CAPSW_F2_SFT                              0
#define RG_ORIONA_5GTX_PGA_CAPSW_F2_HI                               2
#define RG_ORIONA_5GTX_PGA_CAPSW_F2_SZ                               3

#define RG_ORIONA_5GTX_PABIAS_CTRL_F2_MSK                            0x00000078
#define RG_ORIONA_5GTX_PABIAS_CTRL_F2_I_MSK                          0xffffff87
#define RG_ORIONA_5GTX_PABIAS_CTRL_F2_SFT                            3
#define RG_ORIONA_5GTX_PABIAS_CTRL_F2_HI                             6
#define RG_ORIONA_5GTX_PABIAS_CTRL_F2_SZ                             4

#define RG_ORIONA_5GTX_PA1_VCAS_F2_MSK                               0x00000380
#define RG_ORIONA_5GTX_PA1_VCAS_F2_I_MSK                             0xfffffc7f
#define RG_ORIONA_5GTX_PA1_VCAS_F2_SFT                               7
#define RG_ORIONA_5GTX_PA1_VCAS_F2_HI                                9
#define RG_ORIONA_5GTX_PA1_VCAS_F2_SZ                                3

#define RG_ORIONA_5GTX_PA2_VCAS_F2_MSK                               0x00001c00
#define RG_ORIONA_5GTX_PA2_VCAS_F2_I_MSK                             0xffffe3ff
#define RG_ORIONA_5GTX_PA2_VCAS_F2_SFT                               10
#define RG_ORIONA_5GTX_PA2_VCAS_F2_HI                                12
#define RG_ORIONA_5GTX_PA2_VCAS_F2_SZ                                3

#define RG_ORIONA_5GTX_PA3_VCAS_F2_MSK                               0x0000e000
#define RG_ORIONA_5GTX_PA3_VCAS_F2_I_MSK                             0xffff1fff
#define RG_ORIONA_5GTX_PA3_VCAS_F2_SFT                               13
#define RG_ORIONA_5GTX_PA3_VCAS_F2_HI                                15
#define RG_ORIONA_5GTX_PA3_VCAS_F2_SZ                                3

#define RG_ORIONA_5GTX_PGA_CAPSW_F3_MSK                              0x00070000
#define RG_ORIONA_5GTX_PGA_CAPSW_F3_I_MSK                            0xfff8ffff
#define RG_ORIONA_5GTX_PGA_CAPSW_F3_SFT                              16
#define RG_ORIONA_5GTX_PGA_CAPSW_F3_HI                               18
#define RG_ORIONA_5GTX_PGA_CAPSW_F3_SZ                               3

#define RG_ORIONA_5GTX_PABIAS_CTRL_F3_MSK                            0x00780000
#define RG_ORIONA_5GTX_PABIAS_CTRL_F3_I_MSK                          0xff87ffff
#define RG_ORIONA_5GTX_PABIAS_CTRL_F3_SFT                            19
#define RG_ORIONA_5GTX_PABIAS_CTRL_F3_HI                             22
#define RG_ORIONA_5GTX_PABIAS_CTRL_F3_SZ                             4

#define RG_ORIONA_5GTX_PA1_VCAS_F3_MSK                               0x03800000
#define RG_ORIONA_5GTX_PA1_VCAS_F3_I_MSK                             0xfc7fffff
#define RG_ORIONA_5GTX_PA1_VCAS_F3_SFT                               23
#define RG_ORIONA_5GTX_PA1_VCAS_F3_HI                                25
#define RG_ORIONA_5GTX_PA1_VCAS_F3_SZ                                3

#define RG_ORIONA_5GTX_PA2_VCAS_F3_MSK                               0x1c000000
#define RG_ORIONA_5GTX_PA2_VCAS_F3_I_MSK                             0xe3ffffff
#define RG_ORIONA_5GTX_PA2_VCAS_F3_SFT                               26
#define RG_ORIONA_5GTX_PA2_VCAS_F3_HI                                28
#define RG_ORIONA_5GTX_PA2_VCAS_F3_SZ                                3

#define RG_ORIONA_5GTX_PA3_VCAS_F3_MSK                               0xe0000000
#define RG_ORIONA_5GTX_PA3_VCAS_F3_I_MSK                             0x1fffffff
#define RG_ORIONA_5GTX_PA3_VCAS_F3_SFT                               29
#define RG_ORIONA_5GTX_PA3_VCAS_F3_HI                                31
#define RG_ORIONA_5GTX_PA3_VCAS_F3_SZ                                3

#define RG_ORIONA_5GTX_PAFB_F0_MSK                                   0x00000001
#define RG_ORIONA_5GTX_PAFB_F0_I_MSK                                 0xfffffffe
#define RG_ORIONA_5GTX_PAFB_F0_SFT                                   0
#define RG_ORIONA_5GTX_PAFB_F0_HI                                    0
#define RG_ORIONA_5GTX_PAFB_F0_SZ                                    1

#define RG_ORIONA_5GTX_PAFB_F1_MSK                                   0x00000002
#define RG_ORIONA_5GTX_PAFB_F1_I_MSK                                 0xfffffffd
#define RG_ORIONA_5GTX_PAFB_F1_SFT                                   1
#define RG_ORIONA_5GTX_PAFB_F1_HI                                    1
#define RG_ORIONA_5GTX_PAFB_F1_SZ                                    1

#define RG_ORIONA_5GTX_PAFB_F2_MSK                                   0x00000004
#define RG_ORIONA_5GTX_PAFB_F2_I_MSK                                 0xfffffffb
#define RG_ORIONA_5GTX_PAFB_F2_SFT                                   2
#define RG_ORIONA_5GTX_PAFB_F2_HI                                    2
#define RG_ORIONA_5GTX_PAFB_F2_SZ                                    1

#define RG_ORIONA_5GTX_PAFB_F3_MSK                                   0x00000008
#define RG_ORIONA_5GTX_PAFB_F3_I_MSK                                 0xfffffff7
#define RG_ORIONA_5GTX_PAFB_F3_SFT                                   3
#define RG_ORIONA_5GTX_PAFB_F3_HI                                    3
#define RG_ORIONA_5GTX_PAFB_F3_SZ                                    1

#define RG_ORIONA_SX_LDO_CP_LEVEL_MSK                                0x00000007
#define RG_ORIONA_SX_LDO_CP_LEVEL_I_MSK                              0xfffffff8
#define RG_ORIONA_SX_LDO_CP_LEVEL_SFT                                0
#define RG_ORIONA_SX_LDO_CP_LEVEL_HI                                 2
#define RG_ORIONA_SX_LDO_CP_LEVEL_SZ                                 3

#define RG_ORIONA_EN_SX_LDO_CP_BYP_MSK                               0x00000008
#define RG_ORIONA_EN_SX_LDO_CP_BYP_I_MSK                             0xfffffff7
#define RG_ORIONA_EN_SX_LDO_CP_BYP_SFT                               3
#define RG_ORIONA_EN_SX_LDO_CP_BYP_HI                                3
#define RG_ORIONA_EN_SX_LDO_CP_BYP_SZ                                1

#define RG_ORIONA_SX_LDO_DIV_LEVEL_MSK                               0x00000070
#define RG_ORIONA_SX_LDO_DIV_LEVEL_I_MSK                             0xffffff8f
#define RG_ORIONA_SX_LDO_DIV_LEVEL_SFT                               4
#define RG_ORIONA_SX_LDO_DIV_LEVEL_HI                                6
#define RG_ORIONA_SX_LDO_DIV_LEVEL_SZ                                3

#define RG_ORIONA_EN_SX_LDO_DIV_BYP_MSK                              0x00000080
#define RG_ORIONA_EN_SX_LDO_DIV_BYP_I_MSK                            0xffffff7f
#define RG_ORIONA_EN_SX_LDO_DIV_BYP_SFT                              7
#define RG_ORIONA_EN_SX_LDO_DIV_BYP_HI                               7
#define RG_ORIONA_EN_SX_LDO_DIV_BYP_SZ                               1

#define RG_ORIONA_SX_LDO_LO_LEVEL_MSK                                0x00000e00
#define RG_ORIONA_SX_LDO_LO_LEVEL_I_MSK                              0xfffff1ff
#define RG_ORIONA_SX_LDO_LO_LEVEL_SFT                                9
#define RG_ORIONA_SX_LDO_LO_LEVEL_HI                                 11
#define RG_ORIONA_SX_LDO_LO_LEVEL_SZ                                 3

#define RG_ORIONA_EN_SX_LDO_LO_BYP_MSK                               0x00001000
#define RG_ORIONA_EN_SX_LDO_LO_BYP_I_MSK                             0xffffefff
#define RG_ORIONA_EN_SX_LDO_LO_BYP_SFT                               12
#define RG_ORIONA_EN_SX_LDO_LO_BYP_HI                                12
#define RG_ORIONA_EN_SX_LDO_LO_BYP_SZ                                1

#define RG_ORIONA_SX_LDO_VO8G_LEVEL_MSK                              0x0001c000
#define RG_ORIONA_SX_LDO_VO8G_LEVEL_I_MSK                            0xfffe3fff
#define RG_ORIONA_SX_LDO_VO8G_LEVEL_SFT                              14
#define RG_ORIONA_SX_LDO_VO8G_LEVEL_HI                               16
#define RG_ORIONA_SX_LDO_VO8G_LEVEL_SZ                               3

#define RG_ORIONA_SX_LDO_BF8G_LEVEL_MSK                              0x001c0000
#define RG_ORIONA_SX_LDO_BF8G_LEVEL_I_MSK                            0xffe3ffff
#define RG_ORIONA_SX_LDO_BF8G_LEVEL_SFT                              18
#define RG_ORIONA_SX_LDO_BF8G_LEVEL_HI                               20
#define RG_ORIONA_SX_LDO_BF8G_LEVEL_SZ                               3

#define RG_ORIONA_EN_SX_LDO_BF8G_BYP_MSK                             0x00200000
#define RG_ORIONA_EN_SX_LDO_BF8G_BYP_I_MSK                           0xffdfffff
#define RG_ORIONA_EN_SX_LDO_BF8G_BYP_SFT                             21
#define RG_ORIONA_EN_SX_LDO_BF8G_BYP_HI                              21
#define RG_ORIONA_EN_SX_LDO_BF8G_BYP_SZ                              1

#define RG_ORIONA_SX_LDO_VO5G_LEVEL_MSK                              0x03800000
#define RG_ORIONA_SX_LDO_VO5G_LEVEL_I_MSK                            0xfc7fffff
#define RG_ORIONA_SX_LDO_VO5G_LEVEL_SFT                              23
#define RG_ORIONA_SX_LDO_VO5G_LEVEL_HI                               25
#define RG_ORIONA_SX_LDO_VO5G_LEVEL_SZ                               3

#define RG_ORIONA_SX_LDO_BF5G_LEVEL_MSK                              0x38000000
#define RG_ORIONA_SX_LDO_BF5G_LEVEL_I_MSK                            0xc7ffffff
#define RG_ORIONA_SX_LDO_BF5G_LEVEL_SFT                              27
#define RG_ORIONA_SX_LDO_BF5G_LEVEL_HI                               29
#define RG_ORIONA_SX_LDO_BF5G_LEVEL_SZ                               3

#define RG_ORIONA_EN_SX_LDO_BF5G_BYP_MSK                             0x40000000
#define RG_ORIONA_EN_SX_LDO_BF5G_BYP_I_MSK                           0xbfffffff
#define RG_ORIONA_EN_SX_LDO_BF5G_BYP_SFT                             30
#define RG_ORIONA_EN_SX_LDO_BF5G_BYP_HI                              30
#define RG_ORIONA_EN_SX_LDO_BF5G_BYP_SZ                              1

#define RG_ORIONA_EN_SX_MAN_MSK                                      0x00000001
#define RG_ORIONA_EN_SX_MAN_I_MSK                                    0xfffffffe
#define RG_ORIONA_EN_SX_MAN_SFT                                      0
#define RG_ORIONA_EN_SX_MAN_HI                                       0
#define RG_ORIONA_EN_SX_MAN_SZ                                       1

#define RG_ORIONA_EN_SX_MSK                                          0x00000002
#define RG_ORIONA_EN_SX_I_MSK                                        0xfffffffd
#define RG_ORIONA_EN_SX_SFT                                          1
#define RG_ORIONA_EN_SX_HI                                           1
#define RG_ORIONA_EN_SX_SZ                                           1

#define RG_ORIONA_SX_WF_LOOP_SEL_MSK                                 0x00000008
#define RG_ORIONA_SX_WF_LOOP_SEL_I_MSK                               0xfffffff7
#define RG_ORIONA_SX_WF_LOOP_SEL_SFT                                 3
#define RG_ORIONA_SX_WF_LOOP_SEL_HI                                  3
#define RG_ORIONA_SX_WF_LOOP_SEL_SZ                                  1

#define RG_ORIONA_SX_BT_LOOP_SEL_MSK                                 0x00000010
#define RG_ORIONA_SX_BT_LOOP_SEL_I_MSK                               0xffffffef
#define RG_ORIONA_SX_BT_LOOP_SEL_SFT                                 4
#define RG_ORIONA_SX_BT_LOOP_SEL_HI                                  4
#define RG_ORIONA_SX_BT_LOOP_SEL_SZ                                  1

#define RG_ORIONA_SX_LOOP_SEL_MAN_MSK                                0x00000020
#define RG_ORIONA_SX_LOOP_SEL_MAN_I_MSK                              0xffffffdf
#define RG_ORIONA_SX_LOOP_SEL_MAN_SFT                                5
#define RG_ORIONA_SX_LOOP_SEL_MAN_HI                                 5
#define RG_ORIONA_SX_LOOP_SEL_MAN_SZ                                 1

#define RG_ORIONA_SX_LOOP_SEL_MSK                                    0x00000040
#define RG_ORIONA_SX_LOOP_SEL_I_MSK                                  0xffffffbf
#define RG_ORIONA_SX_LOOP_SEL_SFT                                    6
#define RG_ORIONA_SX_LOOP_SEL_HI                                     6
#define RG_ORIONA_SX_LOOP_SEL_SZ                                     1

#define RG_ORIONA_SXLPA_SBCAL_DIS_MSK                                0x00000080
#define RG_ORIONA_SXLPA_SBCAL_DIS_I_MSK                              0xffffff7f
#define RG_ORIONA_SXLPA_SBCAL_DIS_SFT                                7
#define RG_ORIONA_SXLPA_SBCAL_DIS_HI                                 7
#define RG_ORIONA_SXLPA_SBCAL_DIS_SZ                                 1

#define RG_ORIONA_SXLPA_SBCAL_2ND_DIS_MSK                            0x00000100
#define RG_ORIONA_SXLPA_SBCAL_2ND_DIS_I_MSK                          0xfffffeff
#define RG_ORIONA_SXLPA_SBCAL_2ND_DIS_SFT                            8
#define RG_ORIONA_SXLPA_SBCAL_2ND_DIS_HI                             8
#define RG_ORIONA_SXLPA_SBCAL_2ND_DIS_SZ                             1

#define RG_ORIONA_SXLPA_SBCAL_AW_MSK                                 0x00000200
#define RG_ORIONA_SXLPA_SBCAL_AW_I_MSK                               0xfffffdff
#define RG_ORIONA_SXLPA_SBCAL_AW_SFT                                 9
#define RG_ORIONA_SXLPA_SBCAL_AW_HI                                  9
#define RG_ORIONA_SXLPA_SBCAL_AW_SZ                                  1

#define RG_ORIONA_SXLPA_VOAAC_DIS_MSK                                0x00000400
#define RG_ORIONA_SXLPA_VOAAC_DIS_I_MSK                              0xfffffbff
#define RG_ORIONA_SXLPA_VOAAC_DIS_SFT                                10
#define RG_ORIONA_SXLPA_VOAAC_DIS_HI                                 10
#define RG_ORIONA_SXLPA_VOAAC_DIS_SZ                                 1

#define RG_ORIONA_SXLPA_MIXAAC_DIS_MSK                               0x00000800
#define RG_ORIONA_SXLPA_MIXAAC_DIS_I_MSK                             0xfffff7ff
#define RG_ORIONA_SXLPA_MIXAAC_DIS_SFT                               11
#define RG_ORIONA_SXLPA_MIXAAC_DIS_HI                                11
#define RG_ORIONA_SXLPA_MIXAAC_DIS_SZ                                1

#define RG_ORIONA_SXLPA_REPAAC_DIS_MSK                               0x00001000
#define RG_ORIONA_SXLPA_REPAAC_DIS_I_MSK                             0xffffefff
#define RG_ORIONA_SXLPA_REPAAC_DIS_SFT                               12
#define RG_ORIONA_SXLPA_REPAAC_DIS_HI                                12
#define RG_ORIONA_SXLPA_REPAAC_DIS_SZ                                1

#define RG_ORIONA_SX_TTL_DIS_MSK                                     0x00002000
#define RG_ORIONA_SX_TTL_DIS_I_MSK                                   0xffffdfff
#define RG_ORIONA_SX_TTL_DIS_SFT                                     13
#define RG_ORIONA_SX_TTL_DIS_HI                                      13
#define RG_ORIONA_SX_TTL_DIS_SZ                                      1

#define RG_ORIONA_SXLPB_SBCAL_DIS_MSK                                0x00008000
#define RG_ORIONA_SXLPB_SBCAL_DIS_I_MSK                              0xffff7fff
#define RG_ORIONA_SXLPB_SBCAL_DIS_SFT                                15
#define RG_ORIONA_SXLPB_SBCAL_DIS_HI                                 15
#define RG_ORIONA_SXLPB_SBCAL_DIS_SZ                                 1

#define RG_ORIONA_SXLPB_SBCAL_2ND_DIS_MSK                            0x00010000
#define RG_ORIONA_SXLPB_SBCAL_2ND_DIS_I_MSK                          0xfffeffff
#define RG_ORIONA_SXLPB_SBCAL_2ND_DIS_SFT                            16
#define RG_ORIONA_SXLPB_SBCAL_2ND_DIS_HI                             16
#define RG_ORIONA_SXLPB_SBCAL_2ND_DIS_SZ                             1

#define RG_ORIONA_SXLPB_SBCAL_AW_MSK                                 0x00020000
#define RG_ORIONA_SXLPB_SBCAL_AW_I_MSK                               0xfffdffff
#define RG_ORIONA_SXLPB_SBCAL_AW_SFT                                 17
#define RG_ORIONA_SXLPB_SBCAL_AW_HI                                  17
#define RG_ORIONA_SXLPB_SBCAL_AW_SZ                                  1

#define RG_ORIONA_SXLPB_VOAAC_DIS_MSK                                0x00040000
#define RG_ORIONA_SXLPB_VOAAC_DIS_I_MSK                              0xfffbffff
#define RG_ORIONA_SXLPB_VOAAC_DIS_SFT                                18
#define RG_ORIONA_SXLPB_VOAAC_DIS_HI                                 18
#define RG_ORIONA_SXLPB_VOAAC_DIS_SZ                                 1

#define RG_ORIONA_SX_CAL_INIT_MSK                                    0x00700000
#define RG_ORIONA_SX_CAL_INIT_I_MSK                                  0xff8fffff
#define RG_ORIONA_SX_CAL_INIT_SFT                                    20
#define RG_ORIONA_SX_CAL_INIT_HI                                     22
#define RG_ORIONA_SX_CAL_INIT_SZ                                     3

#define RG_ORIONA_EN_SX_LDO_MAN_MSK                                  0x01000000
#define RG_ORIONA_EN_SX_LDO_MAN_I_MSK                                0xfeffffff
#define RG_ORIONA_EN_SX_LDO_MAN_SFT                                  24
#define RG_ORIONA_EN_SX_LDO_MAN_HI                                   24
#define RG_ORIONA_EN_SX_LDO_MAN_SZ                                   1

#define RG_ORIONA_EN_SX_LDO_CP_MSK                                   0x02000000
#define RG_ORIONA_EN_SX_LDO_CP_I_MSK                                 0xfdffffff
#define RG_ORIONA_EN_SX_LDO_CP_SFT                                   25
#define RG_ORIONA_EN_SX_LDO_CP_HI                                    25
#define RG_ORIONA_EN_SX_LDO_CP_SZ                                    1

#define RG_ORIONA_EN_SX_LDO_DIV_MSK                                  0x04000000
#define RG_ORIONA_EN_SX_LDO_DIV_I_MSK                                0xfbffffff
#define RG_ORIONA_EN_SX_LDO_DIV_SFT                                  26
#define RG_ORIONA_EN_SX_LDO_DIV_HI                                   26
#define RG_ORIONA_EN_SX_LDO_DIV_SZ                                   1

#define RG_ORIONA_EN_SX_LDO_VO8G_MSK                                 0x08000000
#define RG_ORIONA_EN_SX_LDO_VO8G_I_MSK                               0xf7ffffff
#define RG_ORIONA_EN_SX_LDO_VO8G_SFT                                 27
#define RG_ORIONA_EN_SX_LDO_VO8G_HI                                  27
#define RG_ORIONA_EN_SX_LDO_VO8G_SZ                                  1

#define RG_ORIONA_EN_SX_LDO_BF8G_MSK                                 0x10000000
#define RG_ORIONA_EN_SX_LDO_BF8G_I_MSK                               0xefffffff
#define RG_ORIONA_EN_SX_LDO_BF8G_SFT                                 28
#define RG_ORIONA_EN_SX_LDO_BF8G_HI                                  28
#define RG_ORIONA_EN_SX_LDO_BF8G_SZ                                  1

#define RG_ORIONA_EN_SX_LDO_LO_MSK                                   0x20000000
#define RG_ORIONA_EN_SX_LDO_LO_I_MSK                                 0xdfffffff
#define RG_ORIONA_EN_SX_LDO_LO_SFT                                   29
#define RG_ORIONA_EN_SX_LDO_LO_HI                                    29
#define RG_ORIONA_EN_SX_LDO_LO_SZ                                    1

#define RG_ORIONA_EN_SX_LDO_VO5G_MSK                                 0x40000000
#define RG_ORIONA_EN_SX_LDO_VO5G_I_MSK                               0xbfffffff
#define RG_ORIONA_EN_SX_LDO_VO5G_SFT                                 30
#define RG_ORIONA_EN_SX_LDO_VO5G_HI                                  30
#define RG_ORIONA_EN_SX_LDO_VO5G_SZ                                  1

#define RG_ORIONA_EN_SX_LDO_BF5G_MSK                                 0x80000000
#define RG_ORIONA_EN_SX_LDO_BF5G_I_MSK                               0x7fffffff
#define RG_ORIONA_EN_SX_LDO_BF5G_SFT                                 31
#define RG_ORIONA_EN_SX_LDO_BF5G_HI                                  31
#define RG_ORIONA_EN_SX_LDO_BF5G_SZ                                  1

#define RG_ORIONA_SX_PFD_RST_MAN_MSK                                 0x00000001
#define RG_ORIONA_SX_PFD_RST_MAN_I_MSK                               0xfffffffe
#define RG_ORIONA_SX_PFD_RST_MAN_SFT                                 0
#define RG_ORIONA_SX_PFD_RST_MAN_HI                                  0
#define RG_ORIONA_SX_PFD_RST_MAN_SZ                                  1

#define RG_ORIONA_SX_PFD_RST_MSK                                     0x00000002
#define RG_ORIONA_SX_PFD_RST_I_MSK                                   0xfffffffd
#define RG_ORIONA_SX_PFD_RST_SFT                                     1
#define RG_ORIONA_SX_PFD_RST_HI                                      1
#define RG_ORIONA_SX_PFD_RST_SZ                                      1

#define RG_ORIONA_EN_SX_CP_MAN_MSK                                   0x00000004
#define RG_ORIONA_EN_SX_CP_MAN_I_MSK                                 0xfffffffb
#define RG_ORIONA_EN_SX_CP_MAN_SFT                                   2
#define RG_ORIONA_EN_SX_CP_MAN_HI                                    2
#define RG_ORIONA_EN_SX_CP_MAN_SZ                                    1

#define RG_ORIONA_EN_SX_CP_MSK                                       0x00000008
#define RG_ORIONA_EN_SX_CP_I_MSK                                     0xfffffff7
#define RG_ORIONA_EN_SX_CP_SFT                                       3
#define RG_ORIONA_EN_SX_CP_HI                                        3
#define RG_ORIONA_EN_SX_CP_SZ                                        1

#define RG_ORIONA_EN_SX_LPF_UOP_MAN_MSK                              0x00000010
#define RG_ORIONA_EN_SX_LPF_UOP_MAN_I_MSK                            0xffffffef
#define RG_ORIONA_EN_SX_LPF_UOP_MAN_SFT                              4
#define RG_ORIONA_EN_SX_LPF_UOP_MAN_HI                               4
#define RG_ORIONA_EN_SX_LPF_UOP_MAN_SZ                               1

#define RG_ORIONA_EN_SX_LPF_UOP_MSK                                  0x00000020
#define RG_ORIONA_EN_SX_LPF_UOP_I_MSK                                0xffffffdf
#define RG_ORIONA_EN_SX_LPF_UOP_SFT                                  5
#define RG_ORIONA_EN_SX_LPF_UOP_HI                                   5
#define RG_ORIONA_EN_SX_LPF_UOP_SZ                                   1

#define RG_ORIONA_EN_SX_TTL_ANA_MAN_MSK                              0x00000040
#define RG_ORIONA_EN_SX_TTL_ANA_MAN_I_MSK                            0xffffffbf
#define RG_ORIONA_EN_SX_TTL_ANA_MAN_SFT                              6
#define RG_ORIONA_EN_SX_TTL_ANA_MAN_HI                               6
#define RG_ORIONA_EN_SX_TTL_ANA_MAN_SZ                               1

#define RG_ORIONA_EN_SX_TTL_ANA_MSK                                  0x00000080
#define RG_ORIONA_EN_SX_TTL_ANA_I_MSK                                0xffffff7f
#define RG_ORIONA_EN_SX_TTL_ANA_SFT                                  7
#define RG_ORIONA_EN_SX_TTL_ANA_HI                                   7
#define RG_ORIONA_EN_SX_TTL_ANA_SZ                                   1

#define RG_ORIONA_EN_SXLPA_VCO_MAN_MSK                               0x00000001
#define RG_ORIONA_EN_SXLPA_VCO_MAN_I_MSK                             0xfffffffe
#define RG_ORIONA_EN_SXLPA_VCO_MAN_SFT                               0
#define RG_ORIONA_EN_SXLPA_VCO_MAN_HI                                0
#define RG_ORIONA_EN_SXLPA_VCO_MAN_SZ                                1

#define RG_ORIONA_EN_SXLPA_VCO_MSK                                   0x00000002
#define RG_ORIONA_EN_SXLPA_VCO_I_MSK                                 0xfffffffd
#define RG_ORIONA_EN_SXLPA_VCO_SFT                                   1
#define RG_ORIONA_EN_SXLPA_VCO_HI                                    1
#define RG_ORIONA_EN_SXLPA_VCO_SZ                                    1

#define RG_ORIONA_EN_SXLPA_DIV_MAN_MSK                               0x00000004
#define RG_ORIONA_EN_SXLPA_DIV_MAN_I_MSK                             0xfffffffb
#define RG_ORIONA_EN_SXLPA_DIV_MAN_SFT                               2
#define RG_ORIONA_EN_SXLPA_DIV_MAN_HI                                2
#define RG_ORIONA_EN_SXLPA_DIV_MAN_SZ                                1

#define RG_ORIONA_EN_SXLPA_DIV_MSK                                   0x00000008
#define RG_ORIONA_EN_SXLPA_DIV_I_MSK                                 0xfffffff7
#define RG_ORIONA_EN_SXLPA_DIV_SFT                                   3
#define RG_ORIONA_EN_SXLPA_DIV_HI                                    3
#define RG_ORIONA_EN_SXLPA_DIV_SZ                                    1

#define RG_ORIONA_EN_SX_HSDIV_MAN_MSK                                0x00000010
#define RG_ORIONA_EN_SX_HSDIV_MAN_I_MSK                              0xffffffef
#define RG_ORIONA_EN_SX_HSDIV_MAN_SFT                                4
#define RG_ORIONA_EN_SX_HSDIV_MAN_HI                                 4
#define RG_ORIONA_EN_SX_HSDIV_MAN_SZ                                 1

#define RG_ORIONA_EN_SX_HSDIV_MSK                                    0x00000020
#define RG_ORIONA_EN_SX_HSDIV_I_MSK                                  0xffffffdf
#define RG_ORIONA_EN_SX_HSDIV_SFT                                    5
#define RG_ORIONA_EN_SX_HSDIV_HI                                     5
#define RG_ORIONA_EN_SX_HSDIV_SZ                                     1

#define RG_ORIONA_EN_SX_HSDIV_OBF_SX_MAN_MSK                         0x00000040
#define RG_ORIONA_EN_SX_HSDIV_OBF_SX_MAN_I_MSK                       0xffffffbf
#define RG_ORIONA_EN_SX_HSDIV_OBF_SX_MAN_SFT                         6
#define RG_ORIONA_EN_SX_HSDIV_OBF_SX_MAN_HI                          6
#define RG_ORIONA_EN_SX_HSDIV_OBF_SX_MAN_SZ                          1

#define RG_ORIONA_EN_SX_HSDIV_OBF_SX_MSK                             0x00000080
#define RG_ORIONA_EN_SX_HSDIV_OBF_SX_I_MSK                           0xffffff7f
#define RG_ORIONA_EN_SX_HSDIV_OBF_SX_SFT                             7
#define RG_ORIONA_EN_SX_HSDIV_OBF_SX_HI                              7
#define RG_ORIONA_EN_SX_HSDIV_OBF_SX_SZ                              1

#define RG_ORIONA_EN_SX_HSDIV_OBF_MX_MAN_MSK                         0x00000100
#define RG_ORIONA_EN_SX_HSDIV_OBF_MX_MAN_I_MSK                       0xfffffeff
#define RG_ORIONA_EN_SX_HSDIV_OBF_MX_MAN_SFT                         8
#define RG_ORIONA_EN_SX_HSDIV_OBF_MX_MAN_HI                          8
#define RG_ORIONA_EN_SX_HSDIV_OBF_MX_MAN_SZ                          1

#define RG_ORIONA_EN_SX_HSDIV_OBF_MX_MSK                             0x00000200
#define RG_ORIONA_EN_SX_HSDIV_OBF_MX_I_MSK                           0xfffffdff
#define RG_ORIONA_EN_SX_HSDIV_OBF_MX_SFT                             9
#define RG_ORIONA_EN_SX_HSDIV_OBF_MX_HI                              9
#define RG_ORIONA_EN_SX_HSDIV_OBF_MX_SZ                              1

#define RG_ORIONA_EN_SXMIX_INBF_MAN_MSK                              0x00000400
#define RG_ORIONA_EN_SXMIX_INBF_MAN_I_MSK                            0xfffffbff
#define RG_ORIONA_EN_SXMIX_INBF_MAN_SFT                              10
#define RG_ORIONA_EN_SXMIX_INBF_MAN_HI                               10
#define RG_ORIONA_EN_SXMIX_INBF_MAN_SZ                               1

#define RG_ORIONA_EN_SXMIX_INBF_MSK                                  0x00000800
#define RG_ORIONA_EN_SXMIX_INBF_I_MSK                                0xfffff7ff
#define RG_ORIONA_EN_SXMIX_INBF_SFT                                  11
#define RG_ORIONA_EN_SXMIX_INBF_HI                                   11
#define RG_ORIONA_EN_SXMIX_INBF_SZ                                   1

#define RG_ORIONA_EN_SX_MIX_MAN_MSK                                  0x00001000
#define RG_ORIONA_EN_SX_MIX_MAN_I_MSK                                0xffffefff
#define RG_ORIONA_EN_SX_MIX_MAN_SFT                                  12
#define RG_ORIONA_EN_SX_MIX_MAN_HI                                   12
#define RG_ORIONA_EN_SX_MIX_MAN_SZ                                   1

#define RG_ORIONA_EN_SX_MIX_MSK                                      0x00002000
#define RG_ORIONA_EN_SX_MIX_I_MSK                                    0xffffdfff
#define RG_ORIONA_EN_SX_MIX_SFT                                      13
#define RG_ORIONA_EN_SX_MIX_HI                                       13
#define RG_ORIONA_EN_SX_MIX_SZ                                       1

#define RG_ORIONA_EN_SX_REP_MAN_MSK                                  0x00004000
#define RG_ORIONA_EN_SX_REP_MAN_I_MSK                                0xffffbfff
#define RG_ORIONA_EN_SX_REP_MAN_SFT                                  14
#define RG_ORIONA_EN_SX_REP_MAN_HI                                   14
#define RG_ORIONA_EN_SX_REP_MAN_SZ                                   1

#define RG_ORIONA_EN_SX_REP_MSK                                      0x00008000
#define RG_ORIONA_EN_SX_REP_I_MSK                                    0xffff7fff
#define RG_ORIONA_EN_SX_REP_SFT                                      15
#define RG_ORIONA_EN_SX_REP_HI                                       15
#define RG_ORIONA_EN_SX_REP_SZ                                       1

#define RG_ORIONA_EN_SXLPB_VCO_MAN_MSK                               0x00020000
#define RG_ORIONA_EN_SXLPB_VCO_MAN_I_MSK                             0xfffdffff
#define RG_ORIONA_EN_SXLPB_VCO_MAN_SFT                               17
#define RG_ORIONA_EN_SXLPB_VCO_MAN_HI                                17
#define RG_ORIONA_EN_SXLPB_VCO_MAN_SZ                                1

#define RG_ORIONA_EN_SXLPB_VCO_MSK                                   0x00040000
#define RG_ORIONA_EN_SXLPB_VCO_I_MSK                                 0xfffbffff
#define RG_ORIONA_EN_SXLPB_VCO_SFT                                   18
#define RG_ORIONA_EN_SXLPB_VCO_HI                                    18
#define RG_ORIONA_EN_SXLPB_VCO_SZ                                    1

#define RG_ORIONA_EN_SXLPB_DIV_MAN_MSK                               0x00080000
#define RG_ORIONA_EN_SXLPB_DIV_MAN_I_MSK                             0xfff7ffff
#define RG_ORIONA_EN_SXLPB_DIV_MAN_SFT                               19
#define RG_ORIONA_EN_SXLPB_DIV_MAN_HI                                19
#define RG_ORIONA_EN_SXLPB_DIV_MAN_SZ                                1

#define RG_ORIONA_EN_SXLPB_DIV_MSK                                   0x00100000
#define RG_ORIONA_EN_SXLPB_DIV_I_MSK                                 0xffefffff
#define RG_ORIONA_EN_SXLPB_DIV_SFT                                   20
#define RG_ORIONA_EN_SXLPB_DIV_HI                                    20
#define RG_ORIONA_EN_SXLPB_DIV_SZ                                    1

#define RG_ORIONA_EN_SXLPB_SXBF_MAN_MSK                              0x00200000
#define RG_ORIONA_EN_SXLPB_SXBF_MAN_I_MSK                            0xffdfffff
#define RG_ORIONA_EN_SXLPB_SXBF_MAN_SFT                              21
#define RG_ORIONA_EN_SXLPB_SXBF_MAN_HI                               21
#define RG_ORIONA_EN_SXLPB_SXBF_MAN_SZ                               1

#define RG_ORIONA_EN_SXLPB_SXBF_MSK                                  0x00400000
#define RG_ORIONA_EN_SXLPB_SXBF_I_MSK                                0xffbfffff
#define RG_ORIONA_EN_SXLPB_SXBF_SFT                                  22
#define RG_ORIONA_EN_SXLPB_SXBF_HI                                   22
#define RG_ORIONA_EN_SXLPB_SXBF_SZ                                   1

#define RG_ORIONA_EN_SXLPB_TXBF_MAN_MSK                              0x00800000
#define RG_ORIONA_EN_SXLPB_TXBF_MAN_I_MSK                            0xff7fffff
#define RG_ORIONA_EN_SXLPB_TXBF_MAN_SFT                              23
#define RG_ORIONA_EN_SXLPB_TXBF_MAN_HI                               23
#define RG_ORIONA_EN_SXLPB_TXBF_MAN_SZ                               1

#define RG_ORIONA_EN_SXLPB_TXBF_MSK                                  0x01000000
#define RG_ORIONA_EN_SXLPB_TXBF_I_MSK                                0xfeffffff
#define RG_ORIONA_EN_SXLPB_TXBF_SFT                                  24
#define RG_ORIONA_EN_SXLPB_TXBF_HI                                   24
#define RG_ORIONA_EN_SXLPB_TXBF_SZ                                   1

#define RG_ORIONA_EN_SXLPB_RXBF_MAN_MSK                              0x02000000
#define RG_ORIONA_EN_SXLPB_RXBF_MAN_I_MSK                            0xfdffffff
#define RG_ORIONA_EN_SXLPB_RXBF_MAN_SFT                              25
#define RG_ORIONA_EN_SXLPB_RXBF_MAN_HI                               25
#define RG_ORIONA_EN_SXLPB_RXBF_MAN_SZ                               1

#define RG_ORIONA_EN_SXLPB_RXBF_MSK                                  0x04000000
#define RG_ORIONA_EN_SXLPB_RXBF_I_MSK                                0xfbffffff
#define RG_ORIONA_EN_SXLPB_RXBF_SFT                                  26
#define RG_ORIONA_EN_SXLPB_RXBF_HI                                   26
#define RG_ORIONA_EN_SXLPB_RXBF_SZ                                   1

#define RG_ORIONA_EN_SX_LDO_VO8G_PSW_MSK                             0x00000001
#define RG_ORIONA_EN_SX_LDO_VO8G_PSW_I_MSK                           0xfffffffe
#define RG_ORIONA_EN_SX_LDO_VO8G_PSW_SFT                             0
#define RG_ORIONA_EN_SX_LDO_VO8G_PSW_HI                              0
#define RG_ORIONA_EN_SX_LDO_VO8G_PSW_SZ                              1

#define RG_ORIONA_EN_SX_LDO_VO8G_VDD33_MSK                           0x00000002
#define RG_ORIONA_EN_SX_LDO_VO8G_VDD33_I_MSK                         0xfffffffd
#define RG_ORIONA_EN_SX_LDO_VO8G_VDD33_SFT                           1
#define RG_ORIONA_EN_SX_LDO_VO8G_VDD33_HI                            1
#define RG_ORIONA_EN_SX_LDO_VO8G_VDD33_SZ                            1

#define RG_ORIONA_SX_LDO_VO8G_RCF_MSK                                0x0000000c
#define RG_ORIONA_SX_LDO_VO8G_RCF_I_MSK                              0xfffffff3
#define RG_ORIONA_SX_LDO_VO8G_RCF_SFT                                2
#define RG_ORIONA_SX_LDO_VO8G_RCF_HI                                 3
#define RG_ORIONA_SX_LDO_VO8G_RCF_SZ                                 2

#define RG_ORIONA_EN_SX_LDO_VO5G_PSW_MSK                             0x00000010
#define RG_ORIONA_EN_SX_LDO_VO5G_PSW_I_MSK                           0xffffffef
#define RG_ORIONA_EN_SX_LDO_VO5G_PSW_SFT                             4
#define RG_ORIONA_EN_SX_LDO_VO5G_PSW_HI                              4
#define RG_ORIONA_EN_SX_LDO_VO5G_PSW_SZ                              1

#define RG_ORIONA_EN_SX_LDO_VO5G_VDD33_MSK                           0x00000020
#define RG_ORIONA_EN_SX_LDO_VO5G_VDD33_I_MSK                         0xffffffdf
#define RG_ORIONA_EN_SX_LDO_VO5G_VDD33_SFT                           5
#define RG_ORIONA_EN_SX_LDO_VO5G_VDD33_HI                            5
#define RG_ORIONA_EN_SX_LDO_VO5G_VDD33_SZ                            1

#define RG_ORIONA_SX_LDO_VO5G_RCF_MSK                                0x000000c0
#define RG_ORIONA_SX_LDO_VO5G_RCF_I_MSK                              0xffffff3f
#define RG_ORIONA_SX_LDO_VO5G_RCF_SFT                                6
#define RG_ORIONA_SX_LDO_VO5G_RCF_HI                                 7
#define RG_ORIONA_SX_LDO_VO5G_RCF_SZ                                 2

#define RG_ORIONA_SX_LDO_CP_FC_MAN_MSK                               0x00000100
#define RG_ORIONA_SX_LDO_CP_FC_MAN_I_MSK                             0xfffffeff
#define RG_ORIONA_SX_LDO_CP_FC_MAN_SFT                               8
#define RG_ORIONA_SX_LDO_CP_FC_MAN_HI                                8
#define RG_ORIONA_SX_LDO_CP_FC_MAN_SZ                                1

#define RG_ORIONA_SX_LDO_CP_FC_MSK                                   0x00000200
#define RG_ORIONA_SX_LDO_CP_FC_I_MSK                                 0xfffffdff
#define RG_ORIONA_SX_LDO_CP_FC_SFT                                   9
#define RG_ORIONA_SX_LDO_CP_FC_HI                                    9
#define RG_ORIONA_SX_LDO_CP_FC_SZ                                    1

#define RG_ORIONA_SX_LDO_DIV_FC_MAN_MSK                              0x00000400
#define RG_ORIONA_SX_LDO_DIV_FC_MAN_I_MSK                            0xfffffbff
#define RG_ORIONA_SX_LDO_DIV_FC_MAN_SFT                              10
#define RG_ORIONA_SX_LDO_DIV_FC_MAN_HI                               10
#define RG_ORIONA_SX_LDO_DIV_FC_MAN_SZ                               1

#define RG_ORIONA_SX_LDO_DIV_FC_MSK                                  0x00000800
#define RG_ORIONA_SX_LDO_DIV_FC_I_MSK                                0xfffff7ff
#define RG_ORIONA_SX_LDO_DIV_FC_SFT                                  11
#define RG_ORIONA_SX_LDO_DIV_FC_HI                                   11
#define RG_ORIONA_SX_LDO_DIV_FC_SZ                                   1

#define RG_ORIONA_SX_LDO_VO8G_FC_MAN_MSK                             0x00001000
#define RG_ORIONA_SX_LDO_VO8G_FC_MAN_I_MSK                           0xffffefff
#define RG_ORIONA_SX_LDO_VO8G_FC_MAN_SFT                             12
#define RG_ORIONA_SX_LDO_VO8G_FC_MAN_HI                              12
#define RG_ORIONA_SX_LDO_VO8G_FC_MAN_SZ                              1

#define RG_ORIONA_SX_LDO_VO8G_FC_MSK                                 0x00002000
#define RG_ORIONA_SX_LDO_VO8G_FC_I_MSK                               0xffffdfff
#define RG_ORIONA_SX_LDO_VO8G_FC_SFT                                 13
#define RG_ORIONA_SX_LDO_VO8G_FC_HI                                  13
#define RG_ORIONA_SX_LDO_VO8G_FC_SZ                                  1

#define RG_ORIONA_SX_LDO_BF8G_FC_MAN_MSK                             0x00004000
#define RG_ORIONA_SX_LDO_BF8G_FC_MAN_I_MSK                           0xffffbfff
#define RG_ORIONA_SX_LDO_BF8G_FC_MAN_SFT                             14
#define RG_ORIONA_SX_LDO_BF8G_FC_MAN_HI                              14
#define RG_ORIONA_SX_LDO_BF8G_FC_MAN_SZ                              1

#define RG_ORIONA_SX_LDO_BF8G_FC_MSK                                 0x00008000
#define RG_ORIONA_SX_LDO_BF8G_FC_I_MSK                               0xffff7fff
#define RG_ORIONA_SX_LDO_BF8G_FC_SFT                                 15
#define RG_ORIONA_SX_LDO_BF8G_FC_HI                                  15
#define RG_ORIONA_SX_LDO_BF8G_FC_SZ                                  1

#define RG_ORIONA_SX_LDO_LO_FC_MAN_MSK                               0x00010000
#define RG_ORIONA_SX_LDO_LO_FC_MAN_I_MSK                             0xfffeffff
#define RG_ORIONA_SX_LDO_LO_FC_MAN_SFT                               16
#define RG_ORIONA_SX_LDO_LO_FC_MAN_HI                                16
#define RG_ORIONA_SX_LDO_LO_FC_MAN_SZ                                1

#define RG_ORIONA_SX_LDO_LO_FC_MSK                                   0x00020000
#define RG_ORIONA_SX_LDO_LO_FC_I_MSK                                 0xfffdffff
#define RG_ORIONA_SX_LDO_LO_FC_SFT                                   17
#define RG_ORIONA_SX_LDO_LO_FC_HI                                    17
#define RG_ORIONA_SX_LDO_LO_FC_SZ                                    1

#define RG_ORIONA_SX_LDO_VO5G_FC_MAN_MSK                             0x00040000
#define RG_ORIONA_SX_LDO_VO5G_FC_MAN_I_MSK                           0xfffbffff
#define RG_ORIONA_SX_LDO_VO5G_FC_MAN_SFT                             18
#define RG_ORIONA_SX_LDO_VO5G_FC_MAN_HI                              18
#define RG_ORIONA_SX_LDO_VO5G_FC_MAN_SZ                              1

#define RG_ORIONA_SX_LDO_VO5G_FC_MSK                                 0x00080000
#define RG_ORIONA_SX_LDO_VO5G_FC_I_MSK                               0xfff7ffff
#define RG_ORIONA_SX_LDO_VO5G_FC_SFT                                 19
#define RG_ORIONA_SX_LDO_VO5G_FC_HI                                  19
#define RG_ORIONA_SX_LDO_VO5G_FC_SZ                                  1

#define RG_ORIONA_SX_LDO_BF5G_FC_MAN_MSK                             0x00100000
#define RG_ORIONA_SX_LDO_BF5G_FC_MAN_I_MSK                           0xffefffff
#define RG_ORIONA_SX_LDO_BF5G_FC_MAN_SFT                             20
#define RG_ORIONA_SX_LDO_BF5G_FC_MAN_HI                              20
#define RG_ORIONA_SX_LDO_BF5G_FC_MAN_SZ                              1

#define RG_ORIONA_SX_LDO_BF5G_FC_MSK                                 0x00200000
#define RG_ORIONA_SX_LDO_BF5G_FC_I_MSK                               0xffdfffff
#define RG_ORIONA_SX_LDO_BF5G_FC_SFT                                 21
#define RG_ORIONA_SX_LDO_BF5G_FC_HI                                  21
#define RG_ORIONA_SX_LDO_BF5G_FC_SZ                                  1

#define RG_ORIONA_SX_LDO_FCOFFT_MSK                                  0x01c00000
#define RG_ORIONA_SX_LDO_FCOFFT_I_MSK                                0xfe3fffff
#define RG_ORIONA_SX_LDO_FCOFFT_SFT                                  22
#define RG_ORIONA_SX_LDO_FCOFFT_HI                                   24
#define RG_ORIONA_SX_LDO_FCOFFT_SZ                                   3

#define RG_ORIONA_EN_SX_LDO_CP_IQUP_MSK                              0x02000000
#define RG_ORIONA_EN_SX_LDO_CP_IQUP_I_MSK                            0xfdffffff
#define RG_ORIONA_EN_SX_LDO_CP_IQUP_SFT                              25
#define RG_ORIONA_EN_SX_LDO_CP_IQUP_HI                               25
#define RG_ORIONA_EN_SX_LDO_CP_IQUP_SZ                               1

#define RG_ORIONA_EN_SX_LDO_DIV_IQUP_MSK                             0x04000000
#define RG_ORIONA_EN_SX_LDO_DIV_IQUP_I_MSK                           0xfbffffff
#define RG_ORIONA_EN_SX_LDO_DIV_IQUP_SFT                             26
#define RG_ORIONA_EN_SX_LDO_DIV_IQUP_HI                              26
#define RG_ORIONA_EN_SX_LDO_DIV_IQUP_SZ                              1

#define RG_ORIONA_EN_SX_LDO_LO_IQUP_MSK                              0x08000000
#define RG_ORIONA_EN_SX_LDO_LO_IQUP_I_MSK                            0xf7ffffff
#define RG_ORIONA_EN_SX_LDO_LO_IQUP_SFT                              27
#define RG_ORIONA_EN_SX_LDO_LO_IQUP_HI                               27
#define RG_ORIONA_EN_SX_LDO_LO_IQUP_SZ                               1

#define RG_ORIONA_EN_SX_LDO_VO8G_IQUP_MSK                            0x10000000
#define RG_ORIONA_EN_SX_LDO_VO8G_IQUP_I_MSK                          0xefffffff
#define RG_ORIONA_EN_SX_LDO_VO8G_IQUP_SFT                            28
#define RG_ORIONA_EN_SX_LDO_VO8G_IQUP_HI                             28
#define RG_ORIONA_EN_SX_LDO_VO8G_IQUP_SZ                             1

#define RG_ORIONA_EN_SX_LDO_BF8G_IQUP_MSK                            0x20000000
#define RG_ORIONA_EN_SX_LDO_BF8G_IQUP_I_MSK                          0xdfffffff
#define RG_ORIONA_EN_SX_LDO_BF8G_IQUP_SFT                            29
#define RG_ORIONA_EN_SX_LDO_BF8G_IQUP_HI                             29
#define RG_ORIONA_EN_SX_LDO_BF8G_IQUP_SZ                             1

#define RG_ORIONA_EN_SX_LDO_VO5G_IQUP_MSK                            0x40000000
#define RG_ORIONA_EN_SX_LDO_VO5G_IQUP_I_MSK                          0xbfffffff
#define RG_ORIONA_EN_SX_LDO_VO5G_IQUP_SFT                            30
#define RG_ORIONA_EN_SX_LDO_VO5G_IQUP_HI                             30
#define RG_ORIONA_EN_SX_LDO_VO5G_IQUP_SZ                             1

#define RG_ORIONA_EN_SX_LDO_BF5G_IQUP_MSK                            0x80000000
#define RG_ORIONA_EN_SX_LDO_BF5G_IQUP_I_MSK                          0x7fffffff
#define RG_ORIONA_EN_SX_LDO_BF5G_IQUP_SFT                            31
#define RG_ORIONA_EN_SX_LDO_BF5G_IQUP_HI                             31
#define RG_ORIONA_EN_SX_LDO_BF5G_IQUP_SZ                             1

#define RG_ORIONA_SXLPA_RFCTRL_F_MSK                                 0x00ffffff
#define RG_ORIONA_SXLPA_RFCTRL_F_I_MSK                               0xff000000
#define RG_ORIONA_SXLPA_RFCTRL_F_SFT                                 0
#define RG_ORIONA_SXLPA_RFCTRL_F_HI                                  23
#define RG_ORIONA_SXLPA_RFCTRL_F_SZ                                  24

#define RG_ORIONA_SXLPA_RFCTRL_CH_7_0_MSK                            0xff000000
#define RG_ORIONA_SXLPA_RFCTRL_CH_7_0_I_MSK                          0x00ffffff
#define RG_ORIONA_SXLPA_RFCTRL_CH_7_0_SFT                            24
#define RG_ORIONA_SXLPA_RFCTRL_CH_7_0_HI                             31
#define RG_ORIONA_SXLPA_RFCTRL_CH_7_0_SZ                             8

#define RG_ORIONA_SXLPB_RFCTRL_F_MSK                                 0x00ffffff
#define RG_ORIONA_SXLPB_RFCTRL_F_I_MSK                               0xff000000
#define RG_ORIONA_SXLPB_RFCTRL_F_SFT                                 0
#define RG_ORIONA_SXLPB_RFCTRL_F_HI                                  23
#define RG_ORIONA_SXLPB_RFCTRL_F_SZ                                  24

#define RG_ORIONA_SXLPB_RFCTRL_CH_7_0_MSK                            0xff000000
#define RG_ORIONA_SXLPB_RFCTRL_CH_7_0_I_MSK                          0x00ffffff
#define RG_ORIONA_SXLPB_RFCTRL_CH_7_0_SFT                            24
#define RG_ORIONA_SXLPB_RFCTRL_CH_7_0_HI                             31
#define RG_ORIONA_SXLPB_RFCTRL_CH_7_0_SZ                             8

#define RG_ORIONA_SX_RFCH_MAP_EN_MSK                                 0x00000001
#define RG_ORIONA_SX_RFCH_MAP_EN_I_MSK                               0xfffffffe
#define RG_ORIONA_SX_RFCH_MAP_EN_SFT                                 0
#define RG_ORIONA_SX_RFCH_MAP_EN_HI                                  0
#define RG_ORIONA_SX_RFCH_MAP_EN_SZ                                  1

#define RG_ORIONA_SX_XTAL_FREQ_MSK                                   0x0000003c
#define RG_ORIONA_SX_XTAL_FREQ_I_MSK                                 0xffffffc3
#define RG_ORIONA_SX_XTAL_FREQ_SFT                                   2
#define RG_ORIONA_SX_XTAL_FREQ_HI                                    5
#define RG_ORIONA_SX_XTAL_FREQ_SZ                                    4

#define RG_ORIONA_SX_FREF_DOUB_MAN_MSK                               0x00000080
#define RG_ORIONA_SX_FREF_DOUB_MAN_I_MSK                             0xffffff7f
#define RG_ORIONA_SX_FREF_DOUB_MAN_SFT                               7
#define RG_ORIONA_SX_FREF_DOUB_MAN_HI                                7
#define RG_ORIONA_SX_FREF_DOUB_MAN_SZ                                1

#define RG_ORIONA_SX_FREF_DOUB_MSK                                   0x00000100
#define RG_ORIONA_SX_FREF_DOUB_I_MSK                                 0xfffffeff
#define RG_ORIONA_SX_FREF_DOUB_SFT                                   8
#define RG_ORIONA_SX_FREF_DOUB_HI                                    8
#define RG_ORIONA_SX_FREF_DOUB_SZ                                    1

#define RG_ORIONA_SX_FREF_4TIMES_MAN_MSK                             0x00000200
#define RG_ORIONA_SX_FREF_4TIMES_MAN_I_MSK                           0xfffffdff
#define RG_ORIONA_SX_FREF_4TIMES_MAN_SFT                             9
#define RG_ORIONA_SX_FREF_4TIMES_MAN_HI                              9
#define RG_ORIONA_SX_FREF_4TIMES_MAN_SZ                              1

#define RG_ORIONA_SX_FREF_4TIMES_MSK                                 0x00000400
#define RG_ORIONA_SX_FREF_4TIMES_I_MSK                               0xfffffbff
#define RG_ORIONA_SX_FREF_4TIMES_SFT                                 10
#define RG_ORIONA_SX_FREF_4TIMES_HI                                  10
#define RG_ORIONA_SX_FREF_4TIMES_SZ                                  1

#define RG_ORIONA_SX_BTRX_SIDE_MSK                                   0x00001000
#define RG_ORIONA_SX_BTRX_SIDE_I_MSK                                 0xffffefff
#define RG_ORIONA_SX_BTRX_SIDE_SFT                                   12
#define RG_ORIONA_SX_BTRX_SIDE_HI                                    12
#define RG_ORIONA_SX_BTRX_SIDE_SZ                                    1

#define RG_ORIONA_SX_BT_FIF_OST_MSK                                  0x0007c000
#define RG_ORIONA_SX_BT_FIF_OST_I_MSK                                0xfff83fff
#define RG_ORIONA_SX_BT_FIF_OST_SFT                                  14
#define RG_ORIONA_SX_BT_FIF_OST_HI                                   18
#define RG_ORIONA_SX_BT_FIF_OST_SZ                                   5

#define RG_ORIONA_SX_BT_FIF_OST_POL_MSK                              0x00080000
#define RG_ORIONA_SX_BT_FIF_OST_POL_I_MSK                            0xfff7ffff
#define RG_ORIONA_SX_BT_FIF_OST_POL_SFT                              19
#define RG_ORIONA_SX_BT_FIF_OST_POL_HI                               19
#define RG_ORIONA_SX_BT_FIF_OST_POL_SZ                               1

#define RG_ORIONA_SX_LE2M_FIF_OST_MSK                                0x07c00000
#define RG_ORIONA_SX_LE2M_FIF_OST_I_MSK                              0xf83fffff
#define RG_ORIONA_SX_LE2M_FIF_OST_SFT                                22
#define RG_ORIONA_SX_LE2M_FIF_OST_HI                                 26
#define RG_ORIONA_SX_LE2M_FIF_OST_SZ                                 5

#define RG_ORIONA_SX_LE2M_FIF_OST_POL_MSK                            0x08000000
#define RG_ORIONA_SX_LE2M_FIF_OST_POL_I_MSK                          0xf7ffffff
#define RG_ORIONA_SX_LE2M_FIF_OST_POL_SFT                            27
#define RG_ORIONA_SX_LE2M_FIF_OST_POL_HI                             27
#define RG_ORIONA_SX_LE2M_FIF_OST_POL_SZ                             1

#define RG_ORIONA_BT_SX_CHANNEL_MSK                                  0x000000ff
#define RG_ORIONA_BT_SX_CHANNEL_I_MSK                                0xffffff00
#define RG_ORIONA_BT_SX_CHANNEL_SFT                                  0
#define RG_ORIONA_BT_SX_CHANNEL_HI                                   7
#define RG_ORIONA_BT_SX_CHANNEL_SZ                                   8

#define RG_ORIONA_LE_SX_CHANNEL_MSK                                  0x00ff0000
#define RG_ORIONA_LE_SX_CHANNEL_I_MSK                                0xff00ffff
#define RG_ORIONA_LE_SX_CHANNEL_SFT                                  16
#define RG_ORIONA_LE_SX_CHANNEL_HI                                   23
#define RG_ORIONA_LE_SX_CHANNEL_SZ                                   8

#define RG_ORIONA_SXLPA_RFCTRL_CH_10_8_MSK                           0x0e000000
#define RG_ORIONA_SXLPA_RFCTRL_CH_10_8_I_MSK                         0xf1ffffff
#define RG_ORIONA_SXLPA_RFCTRL_CH_10_8_SFT                           25
#define RG_ORIONA_SXLPA_RFCTRL_CH_10_8_HI                            27
#define RG_ORIONA_SXLPA_RFCTRL_CH_10_8_SZ                            3

#define RG_ORIONA_SXLPB_RFCTRL_CH_10_8_MSK                           0xe0000000
#define RG_ORIONA_SXLPB_RFCTRL_CH_10_8_I_MSK                         0x1fffffff
#define RG_ORIONA_SXLPB_RFCTRL_CH_10_8_SFT                           29
#define RG_ORIONA_SXLPB_RFCTRL_CH_10_8_HI                            31
#define RG_ORIONA_SXLPB_RFCTRL_CH_10_8_SZ                            3

#define RG_ORIONA_2GWF_SX_CHANNEL_MSK                                0x000000ff
#define RG_ORIONA_2GWF_SX_CHANNEL_I_MSK                              0xffffff00
#define RG_ORIONA_2GWF_SX_CHANNEL_SFT                                0
#define RG_ORIONA_2GWF_SX_CHANNEL_HI                                 7
#define RG_ORIONA_2GWF_SX_CHANNEL_SZ                                 8

#define RG_ORIONA_5GWF_SX_CHANNEL_MSK                                0x00ff0000
#define RG_ORIONA_5GWF_SX_CHANNEL_I_MSK                              0xff00ffff
#define RG_ORIONA_5GWF_SX_CHANNEL_SFT                                16
#define RG_ORIONA_5GWF_SX_CHANNEL_HI                                 23
#define RG_ORIONA_5GWF_SX_CHANNEL_SZ                                 8

#define RG_ORIONA_2GWF_SX_CP_ISEL_MSK                                0x0000000f
#define RG_ORIONA_2GWF_SX_CP_ISEL_I_MSK                              0xfffffff0
#define RG_ORIONA_2GWF_SX_CP_ISEL_SFT                                0
#define RG_ORIONA_2GWF_SX_CP_ISEL_HI                                 3
#define RG_ORIONA_2GWF_SX_CP_ISEL_SZ                                 4

#define RG_ORIONA_2GWF_SX_CP_KPDOUB_MSK                              0x00000020
#define RG_ORIONA_2GWF_SX_CP_KPDOUB_I_MSK                            0xffffffdf
#define RG_ORIONA_2GWF_SX_CP_KPDOUB_SFT                              5
#define RG_ORIONA_2GWF_SX_CP_KPDOUB_HI                               5
#define RG_ORIONA_2GWF_SX_CP_KPDOUB_SZ                               1

#define RG_ORIONA_2GWF_SX_CP_MIRROR_RATIO_MSK                        0x00000040
#define RG_ORIONA_2GWF_SX_CP_MIRROR_RATIO_I_MSK                      0xffffffbf
#define RG_ORIONA_2GWF_SX_CP_MIRROR_RATIO_SFT                        6
#define RG_ORIONA_2GWF_SX_CP_MIRROR_RATIO_HI                         6
#define RG_ORIONA_2GWF_SX_CP_MIRROR_RATIO_SZ                         1

#define RG_ORIONA_2GWF_SX_CP_OPA_ISEL_MSK                            0x00000180
#define RG_ORIONA_2GWF_SX_CP_OPA_ISEL_I_MSK                          0xfffffe7f
#define RG_ORIONA_2GWF_SX_CP_OPA_ISEL_SFT                            7
#define RG_ORIONA_2GWF_SX_CP_OPA_ISEL_HI                             8
#define RG_ORIONA_2GWF_SX_CP_OPA_ISEL_SZ                             2

#define RG_ORIONA_2GBT_SX_CP_ISEL_MSK                                0x00003c00
#define RG_ORIONA_2GBT_SX_CP_ISEL_I_MSK                              0xffffc3ff
#define RG_ORIONA_2GBT_SX_CP_ISEL_SFT                                10
#define RG_ORIONA_2GBT_SX_CP_ISEL_HI                                 13
#define RG_ORIONA_2GBT_SX_CP_ISEL_SZ                                 4

#define RG_ORIONA_2GBT_SX_CP_KPDOUB_MSK                              0x00008000
#define RG_ORIONA_2GBT_SX_CP_KPDOUB_I_MSK                            0xffff7fff
#define RG_ORIONA_2GBT_SX_CP_KPDOUB_SFT                              15
#define RG_ORIONA_2GBT_SX_CP_KPDOUB_HI                               15
#define RG_ORIONA_2GBT_SX_CP_KPDOUB_SZ                               1

#define RG_ORIONA_2GBT_SX_CP_MIRROR_RATIO_MSK                        0x00010000
#define RG_ORIONA_2GBT_SX_CP_MIRROR_RATIO_I_MSK                      0xfffeffff
#define RG_ORIONA_2GBT_SX_CP_MIRROR_RATIO_SFT                        16
#define RG_ORIONA_2GBT_SX_CP_MIRROR_RATIO_HI                         16
#define RG_ORIONA_2GBT_SX_CP_MIRROR_RATIO_SZ                         1

#define RG_ORIONA_2GBT_SX_CP_OPA_ISEL_MSK                            0x00060000
#define RG_ORIONA_2GBT_SX_CP_OPA_ISEL_I_MSK                          0xfff9ffff
#define RG_ORIONA_2GBT_SX_CP_OPA_ISEL_SFT                            17
#define RG_ORIONA_2GBT_SX_CP_OPA_ISEL_HI                             18
#define RG_ORIONA_2GBT_SX_CP_OPA_ISEL_SZ                             2

#define RG_ORIONA_5GWF_SX_CP_ISEL_MSK                                0x00f00000
#define RG_ORIONA_5GWF_SX_CP_ISEL_I_MSK                              0xff0fffff
#define RG_ORIONA_5GWF_SX_CP_ISEL_SFT                                20
#define RG_ORIONA_5GWF_SX_CP_ISEL_HI                                 23
#define RG_ORIONA_5GWF_SX_CP_ISEL_SZ                                 4

#define RG_ORIONA_5GWF_SX_CP_KPDOUB_MSK                              0x02000000
#define RG_ORIONA_5GWF_SX_CP_KPDOUB_I_MSK                            0xfdffffff
#define RG_ORIONA_5GWF_SX_CP_KPDOUB_SFT                              25
#define RG_ORIONA_5GWF_SX_CP_KPDOUB_HI                               25
#define RG_ORIONA_5GWF_SX_CP_KPDOUB_SZ                               1

#define RG_ORIONA_5GWF_SX_CP_MIRROR_RATIO_MSK                        0x04000000
#define RG_ORIONA_5GWF_SX_CP_MIRROR_RATIO_I_MSK                      0xfbffffff
#define RG_ORIONA_5GWF_SX_CP_MIRROR_RATIO_SFT                        26
#define RG_ORIONA_5GWF_SX_CP_MIRROR_RATIO_HI                         26
#define RG_ORIONA_5GWF_SX_CP_MIRROR_RATIO_SZ                         1

#define RG_ORIONA_5GWF_SX_CP_OPA_ISEL_MSK                            0x18000000
#define RG_ORIONA_5GWF_SX_CP_OPA_ISEL_I_MSK                          0xe7ffffff
#define RG_ORIONA_5GWF_SX_CP_OPA_ISEL_SFT                            27
#define RG_ORIONA_5GWF_SX_CP_OPA_ISEL_HI                             28
#define RG_ORIONA_5GWF_SX_CP_OPA_ISEL_SZ                             2

#define RG_ORIONA_SX_CP_ISEL50U_MSK                                  0x40000000
#define RG_ORIONA_SX_CP_ISEL50U_I_MSK                                0xbfffffff
#define RG_ORIONA_SX_CP_ISEL50U_SFT                                  30
#define RG_ORIONA_SX_CP_ISEL50U_HI                                   30
#define RG_ORIONA_SX_CP_ISEL50U_SZ                                   1

#define RG_ORIONA_SX_CP_IOST_POL_MSK                                 0x00000001
#define RG_ORIONA_SX_CP_IOST_POL_I_MSK                               0xfffffffe
#define RG_ORIONA_SX_CP_IOST_POL_SFT                                 0
#define RG_ORIONA_SX_CP_IOST_POL_HI                                  0
#define RG_ORIONA_SX_CP_IOST_POL_SZ                                  1

#define RG_ORIONA_2GWF_SX_CP_IOST_MSK                                0x0000000e
#define RG_ORIONA_2GWF_SX_CP_IOST_I_MSK                              0xfffffff1
#define RG_ORIONA_2GWF_SX_CP_IOST_SFT                                1
#define RG_ORIONA_2GWF_SX_CP_IOST_HI                                 3
#define RG_ORIONA_2GWF_SX_CP_IOST_SZ                                 3

#define RG_ORIONA_2GBT_SX_CP_IOST_MSK                                0x000000e0
#define RG_ORIONA_2GBT_SX_CP_IOST_I_MSK                              0xffffff1f
#define RG_ORIONA_2GBT_SX_CP_IOST_SFT                                5
#define RG_ORIONA_2GBT_SX_CP_IOST_HI                                 7
#define RG_ORIONA_2GBT_SX_CP_IOST_SZ                                 3

#define RG_ORIONA_5GWF_SX_CP_IOST_MSK                                0x00000e00
#define RG_ORIONA_5GWF_SX_CP_IOST_I_MSK                              0xfffff1ff
#define RG_ORIONA_5GWF_SX_CP_IOST_SFT                                9
#define RG_ORIONA_5GWF_SX_CP_IOST_HI                                 11
#define RG_ORIONA_5GWF_SX_CP_IOST_SZ                                 3

#define RG_ORIONA_SX_CP_IBF_VDD_MSK                                  0x00006000
#define RG_ORIONA_SX_CP_IBF_VDD_I_MSK                                0xffff9fff
#define RG_ORIONA_SX_CP_IBF_VDD_SFT                                  13
#define RG_ORIONA_SX_CP_IBF_VDD_HI                                   14
#define RG_ORIONA_SX_CP_IBF_VDD_SZ                                   2

#define RG_ORIONA_SX_PFD_VDD_MSK                                     0x000c0000
#define RG_ORIONA_SX_PFD_VDD_I_MSK                                   0xfff3ffff
#define RG_ORIONA_SX_PFD_VDD_SFT                                     18
#define RG_ORIONA_SX_PFD_VDD_HI                                      19
#define RG_ORIONA_SX_PFD_VDD_SZ                                      2

#define RG_ORIONA_SX_PFD_DIV_EDGE_MSK                                0x00100000
#define RG_ORIONA_SX_PFD_DIV_EDGE_I_MSK                              0xffefffff
#define RG_ORIONA_SX_PFD_DIV_EDGE_SFT                                20
#define RG_ORIONA_SX_PFD_DIV_EDGE_HI                                 20
#define RG_ORIONA_SX_PFD_DIV_EDGE_SZ                                 1

#define RG_ORIONA_SX_PFD_REF_EDGE_MSK                                0x00200000
#define RG_ORIONA_SX_PFD_REF_EDGE_I_MSK                              0xffdfffff
#define RG_ORIONA_SX_PFD_REF_EDGE_SFT                                21
#define RG_ORIONA_SX_PFD_REF_EDGE_HI                                 21
#define RG_ORIONA_SX_PFD_REF_EDGE_SZ                                 1

#define RG_ORIONA_SX_PFD_SEL_MSK                                     0x00800000
#define RG_ORIONA_SX_PFD_SEL_I_MSK                                   0xff7fffff
#define RG_ORIONA_SX_PFD_SEL_SFT                                     23
#define RG_ORIONA_SX_PFD_SEL_HI                                      23
#define RG_ORIONA_SX_PFD_SEL_SZ                                      1

#define RG_ORIONA_SX_PFD_SET_MSK                                     0x01000000
#define RG_ORIONA_SX_PFD_SET_I_MSK                                   0xfeffffff
#define RG_ORIONA_SX_PFD_SET_SFT                                     24
#define RG_ORIONA_SX_PFD_SET_HI                                      24
#define RG_ORIONA_SX_PFD_SET_SZ                                      1

#define RG_ORIONA_SX_PFD_SET1_MSK                                    0x02000000
#define RG_ORIONA_SX_PFD_SET1_I_MSK                                  0xfdffffff
#define RG_ORIONA_SX_PFD_SET1_SFT                                    25
#define RG_ORIONA_SX_PFD_SET1_HI                                     25
#define RG_ORIONA_SX_PFD_SET1_SZ                                     1

#define RG_ORIONA_SX_PFD_SET2_MSK                                    0x04000000
#define RG_ORIONA_SX_PFD_SET2_I_MSK                                  0xfbffffff
#define RG_ORIONA_SX_PFD_SET2_SFT                                    26
#define RG_ORIONA_SX_PFD_SET2_HI                                     26
#define RG_ORIONA_SX_PFD_SET2_SZ                                     1

#define RG_ORIONA_SX_PFD_TRUP_MSK                                    0x08000000
#define RG_ORIONA_SX_PFD_TRUP_I_MSK                                  0xf7ffffff
#define RG_ORIONA_SX_PFD_TRUP_SFT                                    27
#define RG_ORIONA_SX_PFD_TRUP_HI                                     27
#define RG_ORIONA_SX_PFD_TRUP_SZ                                     1

#define RG_ORIONA_SX_PFD_TRDN_MSK                                    0x10000000
#define RG_ORIONA_SX_PFD_TRDN_I_MSK                                  0xefffffff
#define RG_ORIONA_SX_PFD_TRDN_SFT                                    28
#define RG_ORIONA_SX_PFD_TRDN_HI                                     28
#define RG_ORIONA_SX_PFD_TRDN_SZ                                     1

#define RG_ORIONA_SX_PFD_TLSEL_MSK                                   0x20000000
#define RG_ORIONA_SX_PFD_TLSEL_I_MSK                                 0xdfffffff
#define RG_ORIONA_SX_PFD_TLSEL_SFT                                   29
#define RG_ORIONA_SX_PFD_TLSEL_HI                                    29
#define RG_ORIONA_SX_PFD_TLSEL_SZ                                    1

#define RG_ORIONA_2GWF_SX_LPF_C1_MSK                                 0x0000000f
#define RG_ORIONA_2GWF_SX_LPF_C1_I_MSK                               0xfffffff0
#define RG_ORIONA_2GWF_SX_LPF_C1_SFT                                 0
#define RG_ORIONA_2GWF_SX_LPF_C1_HI                                  3
#define RG_ORIONA_2GWF_SX_LPF_C1_SZ                                  4

#define RG_ORIONA_2GWF_SX_LPF_C2_MSK                                 0x000000f0
#define RG_ORIONA_2GWF_SX_LPF_C2_I_MSK                               0xffffff0f
#define RG_ORIONA_2GWF_SX_LPF_C2_SFT                                 4
#define RG_ORIONA_2GWF_SX_LPF_C2_HI                                  7
#define RG_ORIONA_2GWF_SX_LPF_C2_SZ                                  4

#define RG_ORIONA_2GWF_SX_LPF_C3_MSK                                 0x00000100
#define RG_ORIONA_2GWF_SX_LPF_C3_I_MSK                               0xfffffeff
#define RG_ORIONA_2GWF_SX_LPF_C3_SFT                                 8
#define RG_ORIONA_2GWF_SX_LPF_C3_HI                                  8
#define RG_ORIONA_2GWF_SX_LPF_C3_SZ                                  1

#define RG_ORIONA_2GWF_SX_LPF_R2_MSK                                 0x00001e00
#define RG_ORIONA_2GWF_SX_LPF_R2_I_MSK                               0xffffe1ff
#define RG_ORIONA_2GWF_SX_LPF_R2_SFT                                 9
#define RG_ORIONA_2GWF_SX_LPF_R2_HI                                  12
#define RG_ORIONA_2GWF_SX_LPF_R2_SZ                                  4

#define RG_ORIONA_2GWF_SX_LPF_R3_MSK                                 0x0000e000
#define RG_ORIONA_2GWF_SX_LPF_R3_I_MSK                               0xffff1fff
#define RG_ORIONA_2GWF_SX_LPF_R3_SFT                                 13
#define RG_ORIONA_2GWF_SX_LPF_R3_HI                                  15
#define RG_ORIONA_2GWF_SX_LPF_R3_SZ                                  3

#define RG_ORIONA_2GBT_SX_LPF_C1_MSK                                 0x000f0000
#define RG_ORIONA_2GBT_SX_LPF_C1_I_MSK                               0xfff0ffff
#define RG_ORIONA_2GBT_SX_LPF_C1_SFT                                 16
#define RG_ORIONA_2GBT_SX_LPF_C1_HI                                  19
#define RG_ORIONA_2GBT_SX_LPF_C1_SZ                                  4

#define RG_ORIONA_2GBT_SX_LPF_C2_MSK                                 0x00f00000
#define RG_ORIONA_2GBT_SX_LPF_C2_I_MSK                               0xff0fffff
#define RG_ORIONA_2GBT_SX_LPF_C2_SFT                                 20
#define RG_ORIONA_2GBT_SX_LPF_C2_HI                                  23
#define RG_ORIONA_2GBT_SX_LPF_C2_SZ                                  4

#define RG_ORIONA_2GBT_SX_LPF_C3_MSK                                 0x01000000
#define RG_ORIONA_2GBT_SX_LPF_C3_I_MSK                               0xfeffffff
#define RG_ORIONA_2GBT_SX_LPF_C3_SFT                                 24
#define RG_ORIONA_2GBT_SX_LPF_C3_HI                                  24
#define RG_ORIONA_2GBT_SX_LPF_C3_SZ                                  1

#define RG_ORIONA_2GBT_SX_LPF_R2_MSK                                 0x1e000000
#define RG_ORIONA_2GBT_SX_LPF_R2_I_MSK                               0xe1ffffff
#define RG_ORIONA_2GBT_SX_LPF_R2_SFT                                 25
#define RG_ORIONA_2GBT_SX_LPF_R2_HI                                  28
#define RG_ORIONA_2GBT_SX_LPF_R2_SZ                                  4

#define RG_ORIONA_2GBT_SX_LPF_R3_MSK                                 0xe0000000
#define RG_ORIONA_2GBT_SX_LPF_R3_I_MSK                               0x1fffffff
#define RG_ORIONA_2GBT_SX_LPF_R3_SFT                                 29
#define RG_ORIONA_2GBT_SX_LPF_R3_HI                                  31
#define RG_ORIONA_2GBT_SX_LPF_R3_SZ                                  3

#define RG_ORIONA_5GWF_SX_LPF_C1_MSK                                 0x0000000f
#define RG_ORIONA_5GWF_SX_LPF_C1_I_MSK                               0xfffffff0
#define RG_ORIONA_5GWF_SX_LPF_C1_SFT                                 0
#define RG_ORIONA_5GWF_SX_LPF_C1_HI                                  3
#define RG_ORIONA_5GWF_SX_LPF_C1_SZ                                  4

#define RG_ORIONA_5GWF_SX_LPF_C2_MSK                                 0x000000f0
#define RG_ORIONA_5GWF_SX_LPF_C2_I_MSK                               0xffffff0f
#define RG_ORIONA_5GWF_SX_LPF_C2_SFT                                 4
#define RG_ORIONA_5GWF_SX_LPF_C2_HI                                  7
#define RG_ORIONA_5GWF_SX_LPF_C2_SZ                                  4

#define RG_ORIONA_5GWF_SX_LPF_C3_MSK                                 0x00000100
#define RG_ORIONA_5GWF_SX_LPF_C3_I_MSK                               0xfffffeff
#define RG_ORIONA_5GWF_SX_LPF_C3_SFT                                 8
#define RG_ORIONA_5GWF_SX_LPF_C3_HI                                  8
#define RG_ORIONA_5GWF_SX_LPF_C3_SZ                                  1

#define RG_ORIONA_5GWF_SX_LPF_R2_MSK                                 0x00001e00
#define RG_ORIONA_5GWF_SX_LPF_R2_I_MSK                               0xffffe1ff
#define RG_ORIONA_5GWF_SX_LPF_R2_SFT                                 9
#define RG_ORIONA_5GWF_SX_LPF_R2_HI                                  12
#define RG_ORIONA_5GWF_SX_LPF_R2_SZ                                  4

#define RG_ORIONA_5GWF_SX_LPF_R3_MSK                                 0x0000e000
#define RG_ORIONA_5GWF_SX_LPF_R3_I_MSK                               0xffff1fff
#define RG_ORIONA_5GWF_SX_LPF_R3_SFT                                 13
#define RG_ORIONA_5GWF_SX_LPF_R3_HI                                  15
#define RG_ORIONA_5GWF_SX_LPF_R3_SZ                                  3

#define RG_ORIONA_SX_LPF_VTUNE_TEST_MSK                              0x80000000
#define RG_ORIONA_SX_LPF_VTUNE_TEST_I_MSK                            0x7fffffff
#define RG_ORIONA_SX_LPF_VTUNE_TEST_SFT                              31
#define RG_ORIONA_SX_LPF_VTUNE_TEST_HI                               31
#define RG_ORIONA_SX_LPF_VTUNE_TEST_SZ                               1

#define RG_ORIONA_SX_TTL_INIT_MSK                                    0x00000003
#define RG_ORIONA_SX_TTL_INIT_I_MSK                                  0xfffffffc
#define RG_ORIONA_SX_TTL_INIT_SFT                                    0
#define RG_ORIONA_SX_TTL_INIT_HI                                     1
#define RG_ORIONA_SX_TTL_INIT_SZ                                     2

#define RG_ORIONA_SX_TTL_FPT_MSK                                     0x0000000c
#define RG_ORIONA_SX_TTL_FPT_I_MSK                                   0xfffffff3
#define RG_ORIONA_SX_TTL_FPT_SFT                                     2
#define RG_ORIONA_SX_TTL_FPT_HI                                      3
#define RG_ORIONA_SX_TTL_FPT_SZ                                      2

#define RG_ORIONA_SX_TTL_CPT_MSK                                     0x00000030
#define RG_ORIONA_SX_TTL_CPT_I_MSK                                   0xffffffcf
#define RG_ORIONA_SX_TTL_CPT_SFT                                     4
#define RG_ORIONA_SX_TTL_CPT_HI                                      5
#define RG_ORIONA_SX_TTL_CPT_SZ                                      2

#define RG_ORIONA_SX_TTL_ACCUM_MSK                                   0x000000c0
#define RG_ORIONA_SX_TTL_ACCUM_I_MSK                                 0xffffff3f
#define RG_ORIONA_SX_TTL_ACCUM_SFT                                   6
#define RG_ORIONA_SX_TTL_ACCUM_HI                                    7
#define RG_ORIONA_SX_TTL_ACCUM_SZ                                    2

#define RG_ORIONA_SXLPA_TTL_SUB_MSK                                  0x00000300
#define RG_ORIONA_SXLPA_TTL_SUB_I_MSK                                0xfffffcff
#define RG_ORIONA_SXLPA_TTL_SUB_SFT                                  8
#define RG_ORIONA_SXLPA_TTL_SUB_HI                                   9
#define RG_ORIONA_SXLPA_TTL_SUB_SZ                                   2

#define RG_ORIONA_SXLPB_TTL_SUB_MSK                                  0x00000c00
#define RG_ORIONA_SXLPB_TTL_SUB_I_MSK                                0xfffff3ff
#define RG_ORIONA_SXLPB_TTL_SUB_SFT                                  10
#define RG_ORIONA_SXLPB_TTL_SUB_HI                                   11
#define RG_ORIONA_SXLPB_TTL_SUB_SZ                                   2

#define RG_ORIONA_SX_TTL_SUB_INV_MSK                                 0x01000000
#define RG_ORIONA_SX_TTL_SUB_INV_I_MSK                               0xfeffffff
#define RG_ORIONA_SX_TTL_SUB_INV_SFT                                 24
#define RG_ORIONA_SX_TTL_SUB_INV_HI                                  24
#define RG_ORIONA_SX_TTL_SUB_INV_SZ                                  1

#define RG_ORIONA_SX_TTL_VH_MSK                                      0x06000000
#define RG_ORIONA_SX_TTL_VH_I_MSK                                    0xf9ffffff
#define RG_ORIONA_SX_TTL_VH_SFT                                      25
#define RG_ORIONA_SX_TTL_VH_HI                                       26
#define RG_ORIONA_SX_TTL_VH_SZ                                       2

#define RG_ORIONA_SX_TTL_VL_MSK                                      0x18000000
#define RG_ORIONA_SX_TTL_VL_I_MSK                                    0xe7ffffff
#define RG_ORIONA_SX_TTL_VL_SFT                                      27
#define RG_ORIONA_SX_TTL_VL_HI                                       28
#define RG_ORIONA_SX_TTL_VL_SZ                                       2

#define RG_ORIONA_SXLPA_VCO_ISEL_MAN_MSK                             0x00000001
#define RG_ORIONA_SXLPA_VCO_ISEL_MAN_I_MSK                           0xfffffffe
#define RG_ORIONA_SXLPA_VCO_ISEL_MAN_SFT                             0
#define RG_ORIONA_SXLPA_VCO_ISEL_MAN_HI                              0
#define RG_ORIONA_SXLPA_VCO_ISEL_MAN_SZ                              1

#define RG_ORIONA_2GWF_SXLPA_VCO_ISEL_MSK                            0x0000001e
#define RG_ORIONA_2GWF_SXLPA_VCO_ISEL_I_MSK                          0xffffffe1
#define RG_ORIONA_2GWF_SXLPA_VCO_ISEL_SFT                            1
#define RG_ORIONA_2GWF_SXLPA_VCO_ISEL_HI                             4
#define RG_ORIONA_2GWF_SXLPA_VCO_ISEL_SZ                             4

#define RG_ORIONA_2GBT_SXLPA_VCO_ISEL_MSK                            0x000003c0
#define RG_ORIONA_2GBT_SXLPA_VCO_ISEL_I_MSK                          0xfffffc3f
#define RG_ORIONA_2GBT_SXLPA_VCO_ISEL_SFT                            6
#define RG_ORIONA_2GBT_SXLPA_VCO_ISEL_HI                             9
#define RG_ORIONA_2GBT_SXLPA_VCO_ISEL_SZ                             4

#define RG_ORIONA_5GWF_SXLPA_VCO_ISEL_MSK                            0x00007800
#define RG_ORIONA_5GWF_SXLPA_VCO_ISEL_I_MSK                          0xffff87ff
#define RG_ORIONA_5GWF_SXLPA_VCO_ISEL_SFT                            11
#define RG_ORIONA_5GWF_SXLPA_VCO_ISEL_HI                             14
#define RG_ORIONA_5GWF_SXLPA_VCO_ISEL_SZ                             4

#define RG_ORIONA_SXLPA_VCO_VCCBSEL_MSK                              0x00380000
#define RG_ORIONA_SXLPA_VCO_VCCBSEL_I_MSK                            0xffc7ffff
#define RG_ORIONA_SXLPA_VCO_VCCBSEL_SFT                              19
#define RG_ORIONA_SXLPA_VCO_VCCBSEL_HI                               21
#define RG_ORIONA_SXLPA_VCO_VCCBSEL_SZ                               3

#define RG_ORIONA_SXLPA_VCO_KVDOUB_MSK                               0x00400000
#define RG_ORIONA_SXLPA_VCO_KVDOUB_I_MSK                             0xffbfffff
#define RG_ORIONA_SXLPA_VCO_KVDOUB_SFT                               22
#define RG_ORIONA_SXLPA_VCO_KVDOUB_HI                                22
#define RG_ORIONA_SXLPA_VCO_KVDOUB_SZ                                1

#define RG_ORIONA_SXLPA_VCO_VARBSEL_MSK                              0x03000000
#define RG_ORIONA_SXLPA_VCO_VARBSEL_I_MSK                            0xfcffffff
#define RG_ORIONA_SXLPA_VCO_VARBSEL_SFT                              24
#define RG_ORIONA_SXLPA_VCO_VARBSEL_HI                               25
#define RG_ORIONA_SXLPA_VCO_VARBSEL_SZ                               2

#define RG_ORIONA_SXLPA_VCO_RTAIL_SHIFT_MSK                          0x04000000
#define RG_ORIONA_SXLPA_VCO_RTAIL_SHIFT_I_MSK                        0xfbffffff
#define RG_ORIONA_SXLPA_VCO_RTAIL_SHIFT_SFT                          26
#define RG_ORIONA_SXLPA_VCO_RTAIL_SHIFT_HI                           26
#define RG_ORIONA_SXLPA_VCO_RTAIL_SHIFT_SZ                           1

#define RG_ORIONA_SXLPA_VCO_CS_AWH_MSK                               0x08000000
#define RG_ORIONA_SXLPA_VCO_CS_AWH_I_MSK                             0xf7ffffff
#define RG_ORIONA_SXLPA_VCO_CS_AWH_SFT                               27
#define RG_ORIONA_SXLPA_VCO_CS_AWH_HI                                27
#define RG_ORIONA_SXLPA_VCO_CS_AWH_SZ                                1

#define RG_ORIONA_EN_SXLPA_VCOMON_MSK                                0x80000000
#define RG_ORIONA_EN_SXLPA_VCOMON_I_MSK                              0x7fffffff
#define RG_ORIONA_EN_SXLPA_VCOMON_SFT                                31
#define RG_ORIONA_EN_SXLPA_VCOMON_HI                                 31
#define RG_ORIONA_EN_SXLPA_VCOMON_SZ                                 1

#define RG_ORIONA_SXLPB_VCO_ISEL_MAN_MSK                             0x00000001
#define RG_ORIONA_SXLPB_VCO_ISEL_MAN_I_MSK                           0xfffffffe
#define RG_ORIONA_SXLPB_VCO_ISEL_MAN_SFT                             0
#define RG_ORIONA_SXLPB_VCO_ISEL_MAN_HI                              0
#define RG_ORIONA_SXLPB_VCO_ISEL_MAN_SZ                              1

#define RG_ORIONA_2GWF_SXLPB_VCO_ISEL_MSK                            0x0000001e
#define RG_ORIONA_2GWF_SXLPB_VCO_ISEL_I_MSK                          0xffffffe1
#define RG_ORIONA_2GWF_SXLPB_VCO_ISEL_SFT                            1
#define RG_ORIONA_2GWF_SXLPB_VCO_ISEL_HI                             4
#define RG_ORIONA_2GWF_SXLPB_VCO_ISEL_SZ                             4

#define RG_ORIONA_2GBT_SXLPB_VCO_ISEL_MSK                            0x000003c0
#define RG_ORIONA_2GBT_SXLPB_VCO_ISEL_I_MSK                          0xfffffc3f
#define RG_ORIONA_2GBT_SXLPB_VCO_ISEL_SFT                            6
#define RG_ORIONA_2GBT_SXLPB_VCO_ISEL_HI                             9
#define RG_ORIONA_2GBT_SXLPB_VCO_ISEL_SZ                             4

#define RG_ORIONA_SXLPB_SXBF_VSEL_MSK                                0x00001800
#define RG_ORIONA_SXLPB_SXBF_VSEL_I_MSK                              0xffffe7ff
#define RG_ORIONA_SXLPB_SXBF_VSEL_SFT                                11
#define RG_ORIONA_SXLPB_SXBF_VSEL_HI                                 12
#define RG_ORIONA_SXLPB_SXBF_VSEL_SZ                                 2

#define RG_ORIONA_SXLPB_TXBF_VSEL_MSK                                0x00006000
#define RG_ORIONA_SXLPB_TXBF_VSEL_I_MSK                              0xffff9fff
#define RG_ORIONA_SXLPB_TXBF_VSEL_SFT                                13
#define RG_ORIONA_SXLPB_TXBF_VSEL_HI                                 14
#define RG_ORIONA_SXLPB_TXBF_VSEL_SZ                                 2

#define RG_ORIONA_SXLPB_RXBF_VSEL_MSK                                0x00018000
#define RG_ORIONA_SXLPB_RXBF_VSEL_I_MSK                              0xfffe7fff
#define RG_ORIONA_SXLPB_RXBF_VSEL_SFT                                15
#define RG_ORIONA_SXLPB_RXBF_VSEL_HI                                 16
#define RG_ORIONA_SXLPB_RXBF_VSEL_SZ                                 2

#define RG_ORIONA_SXLPB_VCO_VCCBSEL_MSK                              0x00380000
#define RG_ORIONA_SXLPB_VCO_VCCBSEL_I_MSK                            0xffc7ffff
#define RG_ORIONA_SXLPB_VCO_VCCBSEL_SFT                              19
#define RG_ORIONA_SXLPB_VCO_VCCBSEL_HI                               21
#define RG_ORIONA_SXLPB_VCO_VCCBSEL_SZ                               3

#define RG_ORIONA_SXLPB_VCO_KVDOUB_MSK                               0x00400000
#define RG_ORIONA_SXLPB_VCO_KVDOUB_I_MSK                             0xffbfffff
#define RG_ORIONA_SXLPB_VCO_KVDOUB_SFT                               22
#define RG_ORIONA_SXLPB_VCO_KVDOUB_HI                                22
#define RG_ORIONA_SXLPB_VCO_KVDOUB_SZ                                1

#define RG_ORIONA_SXLPB_VCO_VARBSEL_MSK                              0x03000000
#define RG_ORIONA_SXLPB_VCO_VARBSEL_I_MSK                            0xfcffffff
#define RG_ORIONA_SXLPB_VCO_VARBSEL_SFT                              24
#define RG_ORIONA_SXLPB_VCO_VARBSEL_HI                               25
#define RG_ORIONA_SXLPB_VCO_VARBSEL_SZ                               2

#define RG_ORIONA_SXLPB_VCO_RTAIL_SHIFT_MSK                          0x04000000
#define RG_ORIONA_SXLPB_VCO_RTAIL_SHIFT_I_MSK                        0xfbffffff
#define RG_ORIONA_SXLPB_VCO_RTAIL_SHIFT_SFT                          26
#define RG_ORIONA_SXLPB_VCO_RTAIL_SHIFT_HI                           26
#define RG_ORIONA_SXLPB_VCO_RTAIL_SHIFT_SZ                           1

#define RG_ORIONA_SXLPB_VCO_CS_AWH_MSK                               0x08000000
#define RG_ORIONA_SXLPB_VCO_CS_AWH_I_MSK                             0xf7ffffff
#define RG_ORIONA_SXLPB_VCO_CS_AWH_SFT                               27
#define RG_ORIONA_SXLPB_VCO_CS_AWH_HI                                27
#define RG_ORIONA_SXLPB_VCO_CS_AWH_SZ                                1

#define RG_ORIONA_EN_SXLPB_VCOMON_MSK                                0x80000000
#define RG_ORIONA_EN_SXLPB_VCOMON_I_MSK                              0x7fffffff
#define RG_ORIONA_EN_SXLPB_VCOMON_SFT                                31
#define RG_ORIONA_EN_SXLPB_VCOMON_HI                                 31
#define RG_ORIONA_EN_SXLPB_VCOMON_SZ                                 1

#define RG_ORIONA_HSDIV_INBFSEL_MSK                                  0x00000003
#define RG_ORIONA_HSDIV_INBFSEL_I_MSK                                0xfffffffc
#define RG_ORIONA_HSDIV_INBFSEL_SFT                                  0
#define RG_ORIONA_HSDIV_INBFSEL_HI                                   1
#define RG_ORIONA_HSDIV_INBFSEL_SZ                                   2

#define RG_ORIONA_HSDIV_OBFMX_SEL_MSK                                0x00000004
#define RG_ORIONA_HSDIV_OBFMX_SEL_I_MSK                              0xfffffffb
#define RG_ORIONA_HSDIV_OBFMX_SEL_SFT                                2
#define RG_ORIONA_HSDIV_OBFMX_SEL_HI                                 2
#define RG_ORIONA_HSDIV_OBFMX_SEL_SZ                                 1

#define RG_ORIONA_HSDIV_OBFSX_SEL_MSK                                0x00000008
#define RG_ORIONA_HSDIV_OBFSX_SEL_I_MSK                              0xfffffff7
#define RG_ORIONA_HSDIV_OBFSX_SEL_SFT                                3
#define RG_ORIONA_HSDIV_OBFSX_SEL_HI                                 3
#define RG_ORIONA_HSDIV_OBFSX_SEL_SZ                                 1

#define RG_ORIONA_HSDIV_VRSEL_MSK                                    0x00000030
#define RG_ORIONA_HSDIV_VRSEL_I_MSK                                  0xffffffcf
#define RG_ORIONA_HSDIV_VRSEL_SFT                                    4
#define RG_ORIONA_HSDIV_VRSEL_HI                                     5
#define RG_ORIONA_HSDIV_VRSEL_SZ                                     2

#define RG_ORIONA_SX_HSDIV_BIAS_ISEL_MSK                             0x000000c0
#define RG_ORIONA_SX_HSDIV_BIAS_ISEL_I_MSK                           0xffffff3f
#define RG_ORIONA_SX_HSDIV_BIAS_ISEL_SFT                             6
#define RG_ORIONA_SX_HSDIV_BIAS_ISEL_HI                              7
#define RG_ORIONA_SX_HSDIV_BIAS_ISEL_SZ                              2

#define RG_ORIONA_SXMIX_INBF_SEL_MSK                                 0x00000600
#define RG_ORIONA_SXMIX_INBF_SEL_I_MSK                               0xfffff9ff
#define RG_ORIONA_SXMIX_INBF_SEL_SFT                                 9
#define RG_ORIONA_SXMIX_INBF_SEL_HI                                  10
#define RG_ORIONA_SXMIX_INBF_SEL_SZ                                  2

#define RG_ORIONA_SXMIX_GMBIAS_OP1_MSK                               0x00000800
#define RG_ORIONA_SXMIX_GMBIAS_OP1_I_MSK                             0xfffff7ff
#define RG_ORIONA_SXMIX_GMBIAS_OP1_SFT                               11
#define RG_ORIONA_SXMIX_GMBIAS_OP1_HI                                11
#define RG_ORIONA_SXMIX_GMBIAS_OP1_SZ                                1

#define RG_ORIONA_SXMIX_SWBIAS_OP1_MSK                               0x00001000
#define RG_ORIONA_SXMIX_SWBIAS_OP1_I_MSK                             0xffffefff
#define RG_ORIONA_SXMIX_SWBIAS_OP1_SFT                               12
#define RG_ORIONA_SXMIX_SWBIAS_OP1_HI                                12
#define RG_ORIONA_SXMIX_SWBIAS_OP1_SZ                                1

#define RG_ORIONA_SXMIX_IBIAS_SEL_MSK                                0x00006000
#define RG_ORIONA_SXMIX_IBIAS_SEL_I_MSK                              0xffff9fff
#define RG_ORIONA_SXMIX_IBIAS_SEL_SFT                                13
#define RG_ORIONA_SXMIX_IBIAS_SEL_HI                                 14
#define RG_ORIONA_SXMIX_IBIAS_SEL_SZ                                 2

#define RG_ORIONA_SXMIX_SWB_SEL_MSK                                  0x00018000
#define RG_ORIONA_SXMIX_SWB_SEL_I_MSK                                0xfffe7fff
#define RG_ORIONA_SXMIX_SWB_SEL_SFT                                  15
#define RG_ORIONA_SXMIX_SWB_SEL_HI                                   16
#define RG_ORIONA_SXMIX_SWB_SEL_SZ                                   2

#define RG_ORIONA_SXMIX_GMSEL_MSK                                    0x00060000
#define RG_ORIONA_SXMIX_GMSEL_I_MSK                                  0xfff9ffff
#define RG_ORIONA_SXMIX_GMSEL_SFT                                    17
#define RG_ORIONA_SXMIX_GMSEL_HI                                     18
#define RG_ORIONA_SXMIX_GMSEL_SZ                                     2

#define RG_ORIONA_SXREP_SWB_SEL_MSK                                  0x06000000
#define RG_ORIONA_SXREP_SWB_SEL_I_MSK                                0xf9ffffff
#define RG_ORIONA_SXREP_SWB_SEL_SFT                                  25
#define RG_ORIONA_SXREP_SWB_SEL_HI                                   26
#define RG_ORIONA_SXREP_SWB_SEL_SZ                                   2

#define RG_ORIONA_SXREP_CSSEL_MSK                                    0x18000000
#define RG_ORIONA_SXREP_CSSEL_I_MSK                                  0xe7ffffff
#define RG_ORIONA_SXREP_CSSEL_SFT                                    27
#define RG_ORIONA_SXREP_CSSEL_HI                                     28
#define RG_ORIONA_SXREP_CSSEL_SZ                                     2

#define RG_ORIONA_SXLPA_DIV_VDD1_MSK                                 0x00000003
#define RG_ORIONA_SXLPA_DIV_VDD1_I_MSK                               0xfffffffc
#define RG_ORIONA_SXLPA_DIV_VDD1_SFT                                 0
#define RG_ORIONA_SXLPA_DIV_VDD1_HI                                  1
#define RG_ORIONA_SXLPA_DIV_VDD1_SZ                                  2

#define RG_ORIONA_SXLPA_DIV_VDD2_MSK                                 0x0000000c
#define RG_ORIONA_SXLPA_DIV_VDD2_I_MSK                               0xfffffff3
#define RG_ORIONA_SXLPA_DIV_VDD2_SFT                                 2
#define RG_ORIONA_SXLPA_DIV_VDD2_HI                                  3
#define RG_ORIONA_SXLPA_DIV_VDD2_SZ                                  2

#define RG_ORIONA_SXLPA_DIV_VDD3_MSK                                 0x00000030
#define RG_ORIONA_SXLPA_DIV_VDD3_I_MSK                               0xffffffcf
#define RG_ORIONA_SXLPA_DIV_VDD3_SFT                                 4
#define RG_ORIONA_SXLPA_DIV_VDD3_HI                                  5
#define RG_ORIONA_SXLPA_DIV_VDD3_SZ                                  2

#define RG_ORIONA_SXLPA_DIV_SDM_EDGE_MSK                             0x00000080
#define RG_ORIONA_SXLPA_DIV_SDM_EDGE_I_MSK                           0xffffff7f
#define RG_ORIONA_SXLPA_DIV_SDM_EDGE_SFT                             7
#define RG_ORIONA_SXLPA_DIV_SDM_EDGE_HI                              7
#define RG_ORIONA_SXLPA_DIV_SDM_EDGE_SZ                              1

#define RG_ORIONA_EN_SXLPA_MOD_MSK                                   0x00000200
#define RG_ORIONA_EN_SXLPA_MOD_I_MSK                                 0xfffffdff
#define RG_ORIONA_EN_SXLPA_MOD_SFT                                   9
#define RG_ORIONA_EN_SXLPA_MOD_HI                                    9
#define RG_ORIONA_EN_SXLPA_MOD_SZ                                    1

#define RG_ORIONA_EN_SXLPA_DITHER_MSK                                0x00000400
#define RG_ORIONA_EN_SXLPA_DITHER_I_MSK                              0xfffffbff
#define RG_ORIONA_EN_SXLPA_DITHER_SFT                                10
#define RG_ORIONA_EN_SXLPA_DITHER_HI                                 10
#define RG_ORIONA_EN_SXLPA_DITHER_SZ                                 1

#define RG_ORIONA_SXLPA_MOD_ORDER_MSK                                0x00001800
#define RG_ORIONA_SXLPA_MOD_ORDER_I_MSK                              0xffffe7ff
#define RG_ORIONA_SXLPA_MOD_ORDER_SFT                                11
#define RG_ORIONA_SXLPA_MOD_ORDER_HI                                 12
#define RG_ORIONA_SXLPA_MOD_ORDER_SZ                                 2

#define RG_ORIONA_SXLPA_DITHER_WEIGHT_MSK                            0x00006000
#define RG_ORIONA_SXLPA_DITHER_WEIGHT_I_MSK                          0xffff9fff
#define RG_ORIONA_SXLPA_DITHER_WEIGHT_SFT                            13
#define RG_ORIONA_SXLPA_DITHER_WEIGHT_HI                             14
#define RG_ORIONA_SXLPA_DITHER_WEIGHT_SZ                             2

#define RG_ORIONA_SXLPB_DIV_VDD1_MSK                                 0x00030000
#define RG_ORIONA_SXLPB_DIV_VDD1_I_MSK                               0xfffcffff
#define RG_ORIONA_SXLPB_DIV_VDD1_SFT                                 16
#define RG_ORIONA_SXLPB_DIV_VDD1_HI                                  17
#define RG_ORIONA_SXLPB_DIV_VDD1_SZ                                  2

#define RG_ORIONA_SXLPB_DIV_VDD2_MSK                                 0x000c0000
#define RG_ORIONA_SXLPB_DIV_VDD2_I_MSK                               0xfff3ffff
#define RG_ORIONA_SXLPB_DIV_VDD2_SFT                                 18
#define RG_ORIONA_SXLPB_DIV_VDD2_HI                                  19
#define RG_ORIONA_SXLPB_DIV_VDD2_SZ                                  2

#define RG_ORIONA_SXLPB_DIV_VDD3_MSK                                 0x00300000
#define RG_ORIONA_SXLPB_DIV_VDD3_I_MSK                               0xffcfffff
#define RG_ORIONA_SXLPB_DIV_VDD3_SFT                                 20
#define RG_ORIONA_SXLPB_DIV_VDD3_HI                                  21
#define RG_ORIONA_SXLPB_DIV_VDD3_SZ                                  2

#define RG_ORIONA_SXLPB_DIV_SDM_EDGE_MSK                             0x00800000
#define RG_ORIONA_SXLPB_DIV_SDM_EDGE_I_MSK                           0xff7fffff
#define RG_ORIONA_SXLPB_DIV_SDM_EDGE_SFT                             23
#define RG_ORIONA_SXLPB_DIV_SDM_EDGE_HI                              23
#define RG_ORIONA_SXLPB_DIV_SDM_EDGE_SZ                              1

#define RG_ORIONA_EN_SXLPB_MOD_MSK                                   0x02000000
#define RG_ORIONA_EN_SXLPB_MOD_I_MSK                                 0xfdffffff
#define RG_ORIONA_EN_SXLPB_MOD_SFT                                   25
#define RG_ORIONA_EN_SXLPB_MOD_HI                                    25
#define RG_ORIONA_EN_SXLPB_MOD_SZ                                    1

#define RG_ORIONA_EN_SXLPB_DITHER_MSK                                0x04000000
#define RG_ORIONA_EN_SXLPB_DITHER_I_MSK                              0xfbffffff
#define RG_ORIONA_EN_SXLPB_DITHER_SFT                                26
#define RG_ORIONA_EN_SXLPB_DITHER_HI                                 26
#define RG_ORIONA_EN_SXLPB_DITHER_SZ                                 1

#define RG_ORIONA_SXLPB_MOD_ORDER_MSK                                0x18000000
#define RG_ORIONA_SXLPB_MOD_ORDER_I_MSK                              0xe7ffffff
#define RG_ORIONA_SXLPB_MOD_ORDER_SFT                                27
#define RG_ORIONA_SXLPB_MOD_ORDER_HI                                 28
#define RG_ORIONA_SXLPB_MOD_ORDER_SZ                                 2

#define RG_ORIONA_SXLPB_DITHER_WEIGHT_MSK                            0x60000000
#define RG_ORIONA_SXLPB_DITHER_WEIGHT_I_MSK                          0x9fffffff
#define RG_ORIONA_SXLPB_DITHER_WEIGHT_SFT                            29
#define RG_ORIONA_SXLPB_DITHER_WEIGHT_HI                             30
#define RG_ORIONA_SXLPB_DITHER_WEIGHT_SZ                             2

#define RG_ORIONA_SXLPA_SUB_SEL_MAN_MSK                              0x00000001
#define RG_ORIONA_SXLPA_SUB_SEL_MAN_I_MSK                            0xfffffffe
#define RG_ORIONA_SXLPA_SUB_SEL_MAN_SFT                              0
#define RG_ORIONA_SXLPA_SUB_SEL_MAN_HI                               0
#define RG_ORIONA_SXLPA_SUB_SEL_MAN_SZ                               1

#define RG_ORIONA_SXLPA_SUB_SEL_MSK                                  0x000001fe
#define RG_ORIONA_SXLPA_SUB_SEL_I_MSK                                0xfffffe01
#define RG_ORIONA_SXLPA_SUB_SEL_SFT                                  1
#define RG_ORIONA_SXLPA_SUB_SEL_HI                                   8
#define RG_ORIONA_SXLPA_SUB_SEL_SZ                                   8

#define RG_ORIONA_SXLPA_SUB_C0P5_DIS_MSK                             0x00000200
#define RG_ORIONA_SXLPA_SUB_C0P5_DIS_I_MSK                           0xfffffdff
#define RG_ORIONA_SXLPA_SUB_C0P5_DIS_SFT                             9
#define RG_ORIONA_SXLPA_SUB_C0P5_DIS_HI                              9
#define RG_ORIONA_SXLPA_SUB_C0P5_DIS_SZ                              1

#define RG_ORIONA_SXLPA_SBCAL_CT_MSK                                 0x00000c00
#define RG_ORIONA_SXLPA_SBCAL_CT_I_MSK                               0xfffff3ff
#define RG_ORIONA_SXLPA_SBCAL_CT_SFT                                 10
#define RG_ORIONA_SXLPA_SBCAL_CT_HI                                  11
#define RG_ORIONA_SXLPA_SBCAL_CT_SZ                                  2

#define RG_ORIONA_SXLPA_SBCAL_WT_MSK                                 0x00001000
#define RG_ORIONA_SXLPA_SBCAL_WT_I_MSK                               0xffffefff
#define RG_ORIONA_SXLPA_SBCAL_WT_SFT                                 12
#define RG_ORIONA_SXLPA_SBCAL_WT_HI                                  12
#define RG_ORIONA_SXLPA_SBCAL_WT_SZ                                  1

#define RG_ORIONA_SXLPA_SBCAL_DIFFMIN_MSK                            0x00002000
#define RG_ORIONA_SXLPA_SBCAL_DIFFMIN_I_MSK                          0xffffdfff
#define RG_ORIONA_SXLPA_SBCAL_DIFFMIN_SFT                            13
#define RG_ORIONA_SXLPA_SBCAL_DIFFMIN_HI                             13
#define RG_ORIONA_SXLPA_SBCAL_DIFFMIN_SZ                             1

#define RG_ORIONA_SXLPA_SBCAL_NTARG_MAN_MSK                          0x00008000
#define RG_ORIONA_SXLPA_SBCAL_NTARG_MAN_I_MSK                        0xffff7fff
#define RG_ORIONA_SXLPA_SBCAL_NTARG_MAN_SFT                          15
#define RG_ORIONA_SXLPA_SBCAL_NTARG_MAN_HI                           15
#define RG_ORIONA_SXLPA_SBCAL_NTARG_MAN_SZ                           1

#define RG_ORIONA_SXLPA_SBCAL_NTARG_MSK                              0xffff0000
#define RG_ORIONA_SXLPA_SBCAL_NTARG_I_MSK                            0x0000ffff
#define RG_ORIONA_SXLPA_SBCAL_NTARG_SFT                              16
#define RG_ORIONA_SXLPA_SBCAL_NTARG_HI                               31
#define RG_ORIONA_SXLPA_SBCAL_NTARG_SZ                               16

#define RG_ORIONA_SXLPB_SUB_SEL_MAN_MSK                              0x00000001
#define RG_ORIONA_SXLPB_SUB_SEL_MAN_I_MSK                            0xfffffffe
#define RG_ORIONA_SXLPB_SUB_SEL_MAN_SFT                              0
#define RG_ORIONA_SXLPB_SUB_SEL_MAN_HI                               0
#define RG_ORIONA_SXLPB_SUB_SEL_MAN_SZ                               1

#define RG_ORIONA_SXLPB_SUB_SEL_MSK                                  0x000001fe
#define RG_ORIONA_SXLPB_SUB_SEL_I_MSK                                0xfffffe01
#define RG_ORIONA_SXLPB_SUB_SEL_SFT                                  1
#define RG_ORIONA_SXLPB_SUB_SEL_HI                                   8
#define RG_ORIONA_SXLPB_SUB_SEL_SZ                                   8

#define RG_ORIONA_SXLPB_SUB_C0P5_DIS_MSK                             0x00000200
#define RG_ORIONA_SXLPB_SUB_C0P5_DIS_I_MSK                           0xfffffdff
#define RG_ORIONA_SXLPB_SUB_C0P5_DIS_SFT                             9
#define RG_ORIONA_SXLPB_SUB_C0P5_DIS_HI                              9
#define RG_ORIONA_SXLPB_SUB_C0P5_DIS_SZ                              1

#define RG_ORIONA_SXLPB_SBCAL_CT_MSK                                 0x00000c00
#define RG_ORIONA_SXLPB_SBCAL_CT_I_MSK                               0xfffff3ff
#define RG_ORIONA_SXLPB_SBCAL_CT_SFT                                 10
#define RG_ORIONA_SXLPB_SBCAL_CT_HI                                  11
#define RG_ORIONA_SXLPB_SBCAL_CT_SZ                                  2

#define RG_ORIONA_SXLPB_SBCAL_WT_MSK                                 0x00001000
#define RG_ORIONA_SXLPB_SBCAL_WT_I_MSK                               0xffffefff
#define RG_ORIONA_SXLPB_SBCAL_WT_SFT                                 12
#define RG_ORIONA_SXLPB_SBCAL_WT_HI                                  12
#define RG_ORIONA_SXLPB_SBCAL_WT_SZ                                  1

#define RG_ORIONA_SXLPB_SBCAL_DIFFMIN_MSK                            0x00002000
#define RG_ORIONA_SXLPB_SBCAL_DIFFMIN_I_MSK                          0xffffdfff
#define RG_ORIONA_SXLPB_SBCAL_DIFFMIN_SFT                            13
#define RG_ORIONA_SXLPB_SBCAL_DIFFMIN_HI                             13
#define RG_ORIONA_SXLPB_SBCAL_DIFFMIN_SZ                             1

#define RG_ORIONA_SXLPB_SBCAL_NTARG_MAN_MSK                          0x00008000
#define RG_ORIONA_SXLPB_SBCAL_NTARG_MAN_I_MSK                        0xffff7fff
#define RG_ORIONA_SXLPB_SBCAL_NTARG_MAN_SFT                          15
#define RG_ORIONA_SXLPB_SBCAL_NTARG_MAN_HI                           15
#define RG_ORIONA_SXLPB_SBCAL_NTARG_MAN_SZ                           1

#define RG_ORIONA_SXLPB_SBCAL_NTARG_MSK                              0xffff0000
#define RG_ORIONA_SXLPB_SBCAL_NTARG_I_MSK                            0x0000ffff
#define RG_ORIONA_SXLPB_SBCAL_NTARG_SFT                              16
#define RG_ORIONA_SXLPB_SBCAL_NTARG_HI                               31
#define RG_ORIONA_SXLPB_SBCAL_NTARG_SZ                               16

#define RG_ORIONA_SXLPB_VOAAC_TAR_WF_MSK                             0x0000000f
#define RG_ORIONA_SXLPB_VOAAC_TAR_WF_I_MSK                           0xfffffff0
#define RG_ORIONA_SXLPB_VOAAC_TAR_WF_SFT                             0
#define RG_ORIONA_SXLPB_VOAAC_TAR_WF_HI                              3
#define RG_ORIONA_SXLPB_VOAAC_TAR_WF_SZ                              4

#define RG_ORIONA_SXLPB_VOAAC_TAR_BT_MSK                             0x000000f0
#define RG_ORIONA_SXLPB_VOAAC_TAR_BT_I_MSK                           0xffffff0f
#define RG_ORIONA_SXLPB_VOAAC_TAR_BT_SFT                             4
#define RG_ORIONA_SXLPB_VOAAC_TAR_BT_HI                              7
#define RG_ORIONA_SXLPB_VOAAC_TAR_BT_SZ                              4

#define RG_ORIONA_VO5G_AAC_IOST_WF_MSK                               0x00000300
#define RG_ORIONA_VO5G_AAC_IOST_WF_I_MSK                             0xfffffcff
#define RG_ORIONA_VO5G_AAC_IOST_WF_SFT                               8
#define RG_ORIONA_VO5G_AAC_IOST_WF_HI                                9
#define RG_ORIONA_VO5G_AAC_IOST_WF_SZ                                2

#define RG_ORIONA_VO5G_AAC_IOST_BT_MSK                               0x00000c00
#define RG_ORIONA_VO5G_AAC_IOST_BT_I_MSK                             0xfffff3ff
#define RG_ORIONA_VO5G_AAC_IOST_BT_SFT                               10
#define RG_ORIONA_VO5G_AAC_IOST_BT_HI                                11
#define RG_ORIONA_VO5G_AAC_IOST_BT_SZ                                2

#define RG_ORIONA_VO5G_AAC_IMAX_MSK                                  0x0000f000
#define RG_ORIONA_VO5G_AAC_IMAX_I_MSK                                0xffff0fff
#define RG_ORIONA_VO5G_AAC_IMAX_SFT                                  12
#define RG_ORIONA_VO5G_AAC_IMAX_HI                                   15
#define RG_ORIONA_VO5G_AAC_IMAX_SZ                                   4

#define RG_ORIONA_SX_AAC_INIT_MSK                                    0x03000000
#define RG_ORIONA_SX_AAC_INIT_I_MSK                                  0xfcffffff
#define RG_ORIONA_SX_AAC_INIT_SFT                                    24
#define RG_ORIONA_SX_AAC_INIT_HI                                     25
#define RG_ORIONA_SX_AAC_INIT_SZ                                     2

#define RG_ORIONA_SX_AAC_EVA_TS_MSK                                  0x0c000000
#define RG_ORIONA_SX_AAC_EVA_TS_I_MSK                                0xf3ffffff
#define RG_ORIONA_SX_AAC_EVA_TS_SFT                                  26
#define RG_ORIONA_SX_AAC_EVA_TS_HI                                   27
#define RG_ORIONA_SX_AAC_EVA_TS_SZ                                   2

#define RG_ORIONA_SXLPA_VOAAC_TAR_MSK                                0x0000000f
#define RG_ORIONA_SXLPA_VOAAC_TAR_I_MSK                              0xfffffff0
#define RG_ORIONA_SXLPA_VOAAC_TAR_SFT                                0
#define RG_ORIONA_SXLPA_VOAAC_TAR_HI                                 3
#define RG_ORIONA_SXLPA_VOAAC_TAR_SZ                                 4

#define RG_ORIONA_VO8G_AAC_IOST_MSK                                  0x00000030
#define RG_ORIONA_VO8G_AAC_IOST_I_MSK                                0xffffffcf
#define RG_ORIONA_VO8G_AAC_IOST_SFT                                  4
#define RG_ORIONA_VO8G_AAC_IOST_HI                                   5
#define RG_ORIONA_VO8G_AAC_IOST_SZ                                   2

#define RG_ORIONA_VO8G_AAC_IMAX_MSK                                  0x000003c0
#define RG_ORIONA_VO8G_AAC_IMAX_I_MSK                                0xfffffc3f
#define RG_ORIONA_VO8G_AAC_IMAX_SFT                                  6
#define RG_ORIONA_VO8G_AAC_IMAX_HI                                   9
#define RG_ORIONA_VO8G_AAC_IMAX_SZ                                   4

#define RG_ORIONA_SX_AAC_ACCUMH_MSK                                  0x00000c00
#define RG_ORIONA_SX_AAC_ACCUMH_I_MSK                                0xfffff3ff
#define RG_ORIONA_SX_AAC_ACCUMH_SFT                                  10
#define RG_ORIONA_SX_AAC_ACCUMH_HI                                   11
#define RG_ORIONA_SX_AAC_ACCUMH_SZ                                   2

#define RG_ORIONA_SX_AAC_ACCUML_MSK                                  0x00003000
#define RG_ORIONA_SX_AAC_ACCUML_I_MSK                                0xffffcfff
#define RG_ORIONA_SX_AAC_ACCUML_SFT                                  12
#define RG_ORIONA_SX_AAC_ACCUML_HI                                   13
#define RG_ORIONA_SX_AAC_ACCUML_SZ                                   2

#define RG_ORIONA_SX_AAC_EN_MAN_MSK                                  0x00008000
#define RG_ORIONA_SX_AAC_EN_MAN_I_MSK                                0xffff7fff
#define RG_ORIONA_SX_AAC_EN_MAN_SFT                                  15
#define RG_ORIONA_SX_AAC_EN_MAN_HI                                   15
#define RG_ORIONA_SX_AAC_EN_MAN_SZ                                   1

#define RG_ORIONA_SX_AAC_EN_MSK                                      0x00010000
#define RG_ORIONA_SX_AAC_EN_I_MSK                                    0xfffeffff
#define RG_ORIONA_SX_AAC_EN_SFT                                      16
#define RG_ORIONA_SX_AAC_EN_HI                                       16
#define RG_ORIONA_SX_AAC_EN_SZ                                       1

#define RG_ORIONA_SX_AAC_EVA_MAN_MSK                                 0x00020000
#define RG_ORIONA_SX_AAC_EVA_MAN_I_MSK                               0xfffdffff
#define RG_ORIONA_SX_AAC_EVA_MAN_SFT                                 17
#define RG_ORIONA_SX_AAC_EVA_MAN_HI                                  17
#define RG_ORIONA_SX_AAC_EVA_MAN_SZ                                  1

#define RG_ORIONA_SX_AAC_EVA_MSK                                     0x00040000
#define RG_ORIONA_SX_AAC_EVA_I_MSK                                   0xfffbffff
#define RG_ORIONA_SX_AAC_EVA_SFT                                     18
#define RG_ORIONA_SX_AAC_EVA_HI                                      18
#define RG_ORIONA_SX_AAC_EVA_SZ                                      1

#define RG_ORIONA_AAC_TAR_MAN_MSK                                    0x00080000
#define RG_ORIONA_AAC_TAR_MAN_I_MSK                                  0xfff7ffff
#define RG_ORIONA_AAC_TAR_MAN_SFT                                    19
#define RG_ORIONA_AAC_TAR_MAN_HI                                     19
#define RG_ORIONA_AAC_TAR_MAN_SZ                                     1

#define RG_ORIONA_AAC_TAR_OST_MAN_MSK                                0x00100000
#define RG_ORIONA_AAC_TAR_OST_MAN_I_MSK                              0xffefffff
#define RG_ORIONA_AAC_TAR_OST_MAN_SFT                                20
#define RG_ORIONA_AAC_TAR_OST_MAN_HI                                 20
#define RG_ORIONA_AAC_TAR_OST_MAN_SZ                                 1

#define RG_ORIONA_SX_AAC_TAR_OST_MSK                                 0x00200000
#define RG_ORIONA_SX_AAC_TAR_OST_I_MSK                               0xffdfffff
#define RG_ORIONA_SX_AAC_TAR_OST_SFT                                 21
#define RG_ORIONA_SX_AAC_TAR_OST_HI                                  21
#define RG_ORIONA_SX_AAC_TAR_OST_SZ                                  1

#define RG_ORIONA_EN_VOBT_AAC_MAN_MSK                                0x00400000
#define RG_ORIONA_EN_VOBT_AAC_MAN_I_MSK                              0xffbfffff
#define RG_ORIONA_EN_VOBT_AAC_MAN_SFT                                22
#define RG_ORIONA_EN_VOBT_AAC_MAN_HI                                 22
#define RG_ORIONA_EN_VOBT_AAC_MAN_SZ                                 1

#define RG_ORIONA_EN_VOBT_AAC_MSK                                    0x00800000
#define RG_ORIONA_EN_VOBT_AAC_I_MSK                                  0xff7fffff
#define RG_ORIONA_EN_VOBT_AAC_SFT                                    23
#define RG_ORIONA_EN_VOBT_AAC_HI                                     23
#define RG_ORIONA_EN_VOBT_AAC_SZ                                     1

#define RG_ORIONA_AAC_PDSW_EN_MAN_MSK                                0x01000000
#define RG_ORIONA_AAC_PDSW_EN_MAN_I_MSK                              0xfeffffff
#define RG_ORIONA_AAC_PDSW_EN_MAN_SFT                                24
#define RG_ORIONA_AAC_PDSW_EN_MAN_HI                                 24
#define RG_ORIONA_AAC_PDSW_EN_MAN_SZ                                 1

#define RG_ORIONA_EN_AAC_VOPDSW_MSK                                  0x02000000
#define RG_ORIONA_EN_AAC_VOPDSW_I_MSK                                0xfdffffff
#define RG_ORIONA_EN_AAC_VOPDSW_SFT                                  25
#define RG_ORIONA_EN_AAC_VOPDSW_HI                                   25
#define RG_ORIONA_EN_AAC_VOPDSW_SZ                                   1

#define RG_ORIONA_EN_AAC_MXPDSW_MSK                                  0x04000000
#define RG_ORIONA_EN_AAC_MXPDSW_I_MSK                                0xfbffffff
#define RG_ORIONA_EN_AAC_MXPDSW_SFT                                  26
#define RG_ORIONA_EN_AAC_MXPDSW_HI                                   26
#define RG_ORIONA_EN_AAC_MXPDSW_SZ                                   1

#define RG_ORIONA_EN_AAC_RPPDSW_MSK                                  0x08000000
#define RG_ORIONA_EN_AAC_RPPDSW_I_MSK                                0xf7ffffff
#define RG_ORIONA_EN_AAC_RPPDSW_SFT                                  27
#define RG_ORIONA_EN_AAC_RPPDSW_HI                                   27
#define RG_ORIONA_EN_AAC_RPPDSW_SZ                                   1

#define RG_ORIONA_EN_AAC_VOBTPDSW_MSK                                0x10000000
#define RG_ORIONA_EN_AAC_VOBTPDSW_I_MSK                              0xefffffff
#define RG_ORIONA_EN_AAC_VOBTPDSW_SFT                                28
#define RG_ORIONA_EN_AAC_VOBTPDSW_HI                                 28
#define RG_ORIONA_EN_AAC_VOBTPDSW_SZ                                 1

#define RG_ORIONA_SX_AAC_TEST_EN_MSK                                 0x40000000
#define RG_ORIONA_SX_AAC_TEST_EN_I_MSK                               0xbfffffff
#define RG_ORIONA_SX_AAC_TEST_EN_SFT                                 30
#define RG_ORIONA_SX_AAC_TEST_EN_HI                                  30
#define RG_ORIONA_SX_AAC_TEST_EN_SZ                                  1

#define RG_ORIONA_SX_AAC_TEST_SEL_MSK                                0x80000000
#define RG_ORIONA_SX_AAC_TEST_SEL_I_MSK                              0x7fffffff
#define RG_ORIONA_SX_AAC_TEST_SEL_SFT                                31
#define RG_ORIONA_SX_AAC_TEST_SEL_HI                                 31
#define RG_ORIONA_SX_AAC_TEST_SEL_SZ                                 1

#define RG_ORIONA_SXLPA_MIXAAC_TAR_MSK                               0x0000000f
#define RG_ORIONA_SXLPA_MIXAAC_TAR_I_MSK                             0xfffffff0
#define RG_ORIONA_SXLPA_MIXAAC_TAR_SFT                               0
#define RG_ORIONA_SXLPA_MIXAAC_TAR_HI                                3
#define RG_ORIONA_SXLPA_MIXAAC_TAR_SZ                                4

#define RG_ORIONA_SXMIX_SCA_SEL_MAN_MSK                              0x00000020
#define RG_ORIONA_SXMIX_SCA_SEL_MAN_I_MSK                            0xffffffdf
#define RG_ORIONA_SXMIX_SCA_SEL_MAN_SFT                              5
#define RG_ORIONA_SXMIX_SCA_SEL_MAN_HI                               5
#define RG_ORIONA_SXMIX_SCA_SEL_MAN_SZ                               1

#define RG_ORIONA_SXMIX_SCA_SEL_MSK                                  0x00000fc0
#define RG_ORIONA_SXMIX_SCA_SEL_I_MSK                                0xfffff03f
#define RG_ORIONA_SXMIX_SCA_SEL_SFT                                  6
#define RG_ORIONA_SXMIX_SCA_SEL_HI                                   11
#define RG_ORIONA_SXMIX_SCA_SEL_SZ                                   6

#define RG_ORIONA_SXLPA_REPAAC_TAR_MSK                               0x0001e000
#define RG_ORIONA_SXLPA_REPAAC_TAR_I_MSK                             0xfffe1fff
#define RG_ORIONA_SXLPA_REPAAC_TAR_SFT                               13
#define RG_ORIONA_SXLPA_REPAAC_TAR_HI                                16
#define RG_ORIONA_SXLPA_REPAAC_TAR_SZ                                4

#define RG_ORIONA_SXREP_SCA_SEL_MAN_MSK                              0x00040000
#define RG_ORIONA_SXREP_SCA_SEL_MAN_I_MSK                            0xfffbffff
#define RG_ORIONA_SXREP_SCA_SEL_MAN_SFT                              18
#define RG_ORIONA_SXREP_SCA_SEL_MAN_HI                               18
#define RG_ORIONA_SXREP_SCA_SEL_MAN_SZ                               1

#define RG_ORIONA_SXREP_SCA_SEL_MSK                                  0x01f80000
#define RG_ORIONA_SXREP_SCA_SEL_I_MSK                                0xfe07ffff
#define RG_ORIONA_SXREP_SCA_SEL_SFT                                  19
#define RG_ORIONA_SXREP_SCA_SEL_HI                                   24
#define RG_ORIONA_SXREP_SCA_SEL_SZ                                   6

#define RG_ORIONA_WF_RX_ABBCTUNE_MSK                                 0x0000007f
#define RG_ORIONA_WF_RX_ABBCTUNE_I_MSK                               0xffffff80
#define RG_ORIONA_WF_RX_ABBCTUNE_SFT                                 0
#define RG_ORIONA_WF_RX_ABBCTUNE_HI                                  6
#define RG_ORIONA_WF_RX_ABBCTUNE_SZ                                  7

#define RG_ORIONA_WF_RX_ABBCFIX_MSK                                  0x00000180
#define RG_ORIONA_WF_RX_ABBCFIX_I_MSK                                0xfffffe7f
#define RG_ORIONA_WF_RX_ABBCFIX_SFT                                  7
#define RG_ORIONA_WF_RX_ABBCFIX_HI                                   8
#define RG_ORIONA_WF_RX_ABBCFIX_SZ                                   2

#define RG_ORIONA_WF_RX_ABB_AC_MODE_MSK                              0x00000200
#define RG_ORIONA_WF_RX_ABB_AC_MODE_I_MSK                            0xfffffdff
#define RG_ORIONA_WF_RX_ABB_AC_MODE_SFT                              9
#define RG_ORIONA_WF_RX_ABB_AC_MODE_HI                               9
#define RG_ORIONA_WF_RX_ABB_AC_MODE_SZ                               1

#define RG_ORIONA_WF_RX_ABB_N_MODE_MSK                               0x00000400
#define RG_ORIONA_WF_RX_ABB_N_MODE_I_MSK                             0xfffffbff
#define RG_ORIONA_WF_RX_ABB_N_MODE_SFT                               10
#define RG_ORIONA_WF_RX_ABB_N_MODE_HI                                10
#define RG_ORIONA_WF_RX_ABB_N_MODE_SZ                                1

#define RG_ORIONA_WF_RX_ABB_BT_MODE_MSK                              0x00001800
#define RG_ORIONA_WF_RX_ABB_BT_MODE_I_MSK                            0xffffe7ff
#define RG_ORIONA_WF_RX_ABB_BT_MODE_SFT                              11
#define RG_ORIONA_WF_RX_ABB_BT_MODE_HI                               12
#define RG_ORIONA_WF_RX_ABB_BT_MODE_SZ                               2

#define RG_ORIONA_WF_RX_ABB_ADDI_MSK                                 0x00006000
#define RG_ORIONA_WF_RX_ABB_ADDI_I_MSK                               0xffff9fff
#define RG_ORIONA_WF_RX_ABB_ADDI_SFT                                 13
#define RG_ORIONA_WF_RX_ABB_ADDI_HI                                  14
#define RG_ORIONA_WF_RX_ABB_ADDI_SZ                                  2

#define RG_ORIONA_WF_RX_ABB_IDIV2_MSK                                0x00008000
#define RG_ORIONA_WF_RX_ABB_IDIV2_I_MSK                              0xffff7fff
#define RG_ORIONA_WF_RX_ABB_IDIV2_SFT                                15
#define RG_ORIONA_WF_RX_ABB_IDIV2_HI                                 15
#define RG_ORIONA_WF_RX_ABB_IDIV2_SZ                                 1

#define RG_ORIONA_WF_RXADC_VREFDRB2_MSK                              0x00010000
#define RG_ORIONA_WF_RXADC_VREFDRB2_I_MSK                            0xfffeffff
#define RG_ORIONA_WF_RXADC_VREFDRB2_SFT                              16
#define RG_ORIONA_WF_RXADC_VREFDRB2_HI                               16
#define RG_ORIONA_WF_RXADC_VREFDRB2_SZ                               1

#define RG_ORIONA_WF_N_RX_ABBCTUNE_MSK                               0x0000007f
#define RG_ORIONA_WF_N_RX_ABBCTUNE_I_MSK                             0xffffff80
#define RG_ORIONA_WF_N_RX_ABBCTUNE_SFT                               0
#define RG_ORIONA_WF_N_RX_ABBCTUNE_HI                                6
#define RG_ORIONA_WF_N_RX_ABBCTUNE_SZ                                7

#define RG_ORIONA_WF_N_RX_ABBCFIX_MSK                                0x00000180
#define RG_ORIONA_WF_N_RX_ABBCFIX_I_MSK                              0xfffffe7f
#define RG_ORIONA_WF_N_RX_ABBCFIX_SFT                                7
#define RG_ORIONA_WF_N_RX_ABBCFIX_HI                                 8
#define RG_ORIONA_WF_N_RX_ABBCFIX_SZ                                 2

#define RG_ORIONA_WF_N_RX_ABB_AC_MODE_MSK                            0x00000200
#define RG_ORIONA_WF_N_RX_ABB_AC_MODE_I_MSK                          0xfffffdff
#define RG_ORIONA_WF_N_RX_ABB_AC_MODE_SFT                            9
#define RG_ORIONA_WF_N_RX_ABB_AC_MODE_HI                             9
#define RG_ORIONA_WF_N_RX_ABB_AC_MODE_SZ                             1

#define RG_ORIONA_WF_N_RX_ABB_N_MODE_MSK                             0x00000400
#define RG_ORIONA_WF_N_RX_ABB_N_MODE_I_MSK                           0xfffffbff
#define RG_ORIONA_WF_N_RX_ABB_N_MODE_SFT                             10
#define RG_ORIONA_WF_N_RX_ABB_N_MODE_HI                              10
#define RG_ORIONA_WF_N_RX_ABB_N_MODE_SZ                              1

#define RG_ORIONA_WF_N_RX_ABB_BT_MODE_MSK                            0x00001800
#define RG_ORIONA_WF_N_RX_ABB_BT_MODE_I_MSK                          0xffffe7ff
#define RG_ORIONA_WF_N_RX_ABB_BT_MODE_SFT                            11
#define RG_ORIONA_WF_N_RX_ABB_BT_MODE_HI                             12
#define RG_ORIONA_WF_N_RX_ABB_BT_MODE_SZ                             2

#define RG_ORIONA_WF_N_RX_ABB_ADDI_MSK                               0x00006000
#define RG_ORIONA_WF_N_RX_ABB_ADDI_I_MSK                             0xffff9fff
#define RG_ORIONA_WF_N_RX_ABB_ADDI_SFT                               13
#define RG_ORIONA_WF_N_RX_ABB_ADDI_HI                                14
#define RG_ORIONA_WF_N_RX_ABB_ADDI_SZ                                2

#define RG_ORIONA_WF_N_RX_ABB_IDIV2_MSK                              0x00008000
#define RG_ORIONA_WF_N_RX_ABB_IDIV2_I_MSK                            0xffff7fff
#define RG_ORIONA_WF_N_RX_ABB_IDIV2_SFT                              15
#define RG_ORIONA_WF_N_RX_ABB_IDIV2_HI                               15
#define RG_ORIONA_WF_N_RX_ABB_IDIV2_SZ                               1

#define RG_ORIONA_WF_N_RXADC_VREFDRB2_MSK                            0x00010000
#define RG_ORIONA_WF_N_RXADC_VREFDRB2_I_MSK                          0xfffeffff
#define RG_ORIONA_WF_N_RXADC_VREFDRB2_SFT                            16
#define RG_ORIONA_WF_N_RXADC_VREFDRB2_HI                             16
#define RG_ORIONA_WF_N_RXADC_VREFDRB2_SZ                             1

#define RG_ORIONA_WF_AC_RX_ABBCTUNE_MSK                              0x0000007f
#define RG_ORIONA_WF_AC_RX_ABBCTUNE_I_MSK                            0xffffff80
#define RG_ORIONA_WF_AC_RX_ABBCTUNE_SFT                              0
#define RG_ORIONA_WF_AC_RX_ABBCTUNE_HI                               6
#define RG_ORIONA_WF_AC_RX_ABBCTUNE_SZ                               7

#define RG_ORIONA_WF_AC_RX_ABBCFIX_MSK                               0x00000180
#define RG_ORIONA_WF_AC_RX_ABBCFIX_I_MSK                             0xfffffe7f
#define RG_ORIONA_WF_AC_RX_ABBCFIX_SFT                               7
#define RG_ORIONA_WF_AC_RX_ABBCFIX_HI                                8
#define RG_ORIONA_WF_AC_RX_ABBCFIX_SZ                                2

#define RG_ORIONA_WF_AC_RX_ABB_AC_MODE_MSK                           0x00000200
#define RG_ORIONA_WF_AC_RX_ABB_AC_MODE_I_MSK                         0xfffffdff
#define RG_ORIONA_WF_AC_RX_ABB_AC_MODE_SFT                           9
#define RG_ORIONA_WF_AC_RX_ABB_AC_MODE_HI                            9
#define RG_ORIONA_WF_AC_RX_ABB_AC_MODE_SZ                            1

#define RG_ORIONA_WF_AC_RX_ABB_N_MODE_MSK                            0x00000400
#define RG_ORIONA_WF_AC_RX_ABB_N_MODE_I_MSK                          0xfffffbff
#define RG_ORIONA_WF_AC_RX_ABB_N_MODE_SFT                            10
#define RG_ORIONA_WF_AC_RX_ABB_N_MODE_HI                             10
#define RG_ORIONA_WF_AC_RX_ABB_N_MODE_SZ                             1

#define RG_ORIONA_WF_AC_RX_ABB_BT_MODE_MSK                           0x00001800
#define RG_ORIONA_WF_AC_RX_ABB_BT_MODE_I_MSK                         0xffffe7ff
#define RG_ORIONA_WF_AC_RX_ABB_BT_MODE_SFT                           11
#define RG_ORIONA_WF_AC_RX_ABB_BT_MODE_HI                            12
#define RG_ORIONA_WF_AC_RX_ABB_BT_MODE_SZ                            2

#define RG_ORIONA_WF_AC_RX_ABB_ADDI_MSK                              0x00006000
#define RG_ORIONA_WF_AC_RX_ABB_ADDI_I_MSK                            0xffff9fff
#define RG_ORIONA_WF_AC_RX_ABB_ADDI_SFT                              13
#define RG_ORIONA_WF_AC_RX_ABB_ADDI_HI                               14
#define RG_ORIONA_WF_AC_RX_ABB_ADDI_SZ                               2

#define RG_ORIONA_WF_AC_RX_ABB_IDIV2_MSK                             0x00008000
#define RG_ORIONA_WF_AC_RX_ABB_IDIV2_I_MSK                           0xffff7fff
#define RG_ORIONA_WF_AC_RX_ABB_IDIV2_SFT                             15
#define RG_ORIONA_WF_AC_RX_ABB_IDIV2_HI                              15
#define RG_ORIONA_WF_AC_RX_ABB_IDIV2_SZ                              1

#define RG_ORIONA_WF_AC_RXADC_VREFDRB2_MSK                           0x00010000
#define RG_ORIONA_WF_AC_RXADC_VREFDRB2_I_MSK                         0xfffeffff
#define RG_ORIONA_WF_AC_RXADC_VREFDRB2_SFT                           16
#define RG_ORIONA_WF_AC_RXADC_VREFDRB2_HI                            16
#define RG_ORIONA_WF_AC_RXADC_VREFDRB2_SZ                            1

#define RG_ORIONA_BT1M_RX_ABBCTUNE_MSK                               0x0000007f
#define RG_ORIONA_BT1M_RX_ABBCTUNE_I_MSK                             0xffffff80
#define RG_ORIONA_BT1M_RX_ABBCTUNE_SFT                               0
#define RG_ORIONA_BT1M_RX_ABBCTUNE_HI                                6
#define RG_ORIONA_BT1M_RX_ABBCTUNE_SZ                                7

#define RG_ORIONA_BT1M_RX_ABBCFIX_MSK                                0x00000180
#define RG_ORIONA_BT1M_RX_ABBCFIX_I_MSK                              0xfffffe7f
#define RG_ORIONA_BT1M_RX_ABBCFIX_SFT                                7
#define RG_ORIONA_BT1M_RX_ABBCFIX_HI                                 8
#define RG_ORIONA_BT1M_RX_ABBCFIX_SZ                                 2

#define RG_ORIONA_BT1M_RX_ABB_AC_MODE_MSK                            0x00000200
#define RG_ORIONA_BT1M_RX_ABB_AC_MODE_I_MSK                          0xfffffdff
#define RG_ORIONA_BT1M_RX_ABB_AC_MODE_SFT                            9
#define RG_ORIONA_BT1M_RX_ABB_AC_MODE_HI                             9
#define RG_ORIONA_BT1M_RX_ABB_AC_MODE_SZ                             1

#define RG_ORIONA_BT1M_RX_ABB_N_MODE_MSK                             0x00000400
#define RG_ORIONA_BT1M_RX_ABB_N_MODE_I_MSK                           0xfffffbff
#define RG_ORIONA_BT1M_RX_ABB_N_MODE_SFT                             10
#define RG_ORIONA_BT1M_RX_ABB_N_MODE_HI                              10
#define RG_ORIONA_BT1M_RX_ABB_N_MODE_SZ                              1

#define RG_ORIONA_BT1M_RX_ABB_BT_MODE_MSK                            0x00001800
#define RG_ORIONA_BT1M_RX_ABB_BT_MODE_I_MSK                          0xffffe7ff
#define RG_ORIONA_BT1M_RX_ABB_BT_MODE_SFT                            11
#define RG_ORIONA_BT1M_RX_ABB_BT_MODE_HI                             12
#define RG_ORIONA_BT1M_RX_ABB_BT_MODE_SZ                             2

#define RG_ORIONA_BT1M_RX_ABB_ADDI_MSK                               0x00006000
#define RG_ORIONA_BT1M_RX_ABB_ADDI_I_MSK                             0xffff9fff
#define RG_ORIONA_BT1M_RX_ABB_ADDI_SFT                               13
#define RG_ORIONA_BT1M_RX_ABB_ADDI_HI                                14
#define RG_ORIONA_BT1M_RX_ABB_ADDI_SZ                                2

#define RG_ORIONA_BT1M_RX_ABB_IDIV2_MSK                              0x00008000
#define RG_ORIONA_BT1M_RX_ABB_IDIV2_I_MSK                            0xffff7fff
#define RG_ORIONA_BT1M_RX_ABB_IDIV2_SFT                              15
#define RG_ORIONA_BT1M_RX_ABB_IDIV2_HI                               15
#define RG_ORIONA_BT1M_RX_ABB_IDIV2_SZ                               1

#define RG_ORIONA_BT1M_RXADC_VREFDRB2_MSK                            0x00010000
#define RG_ORIONA_BT1M_RXADC_VREFDRB2_I_MSK                          0xfffeffff
#define RG_ORIONA_BT1M_RXADC_VREFDRB2_SFT                            16
#define RG_ORIONA_BT1M_RXADC_VREFDRB2_HI                             16
#define RG_ORIONA_BT1M_RXADC_VREFDRB2_SZ                             1

#define RG_ORIONA_BT2M_RX_ABBCTUNE_MSK                               0x0000007f
#define RG_ORIONA_BT2M_RX_ABBCTUNE_I_MSK                             0xffffff80
#define RG_ORIONA_BT2M_RX_ABBCTUNE_SFT                               0
#define RG_ORIONA_BT2M_RX_ABBCTUNE_HI                                6
#define RG_ORIONA_BT2M_RX_ABBCTUNE_SZ                                7

#define RG_ORIONA_BT2M_RX_ABBCFIX_MSK                                0x00000180
#define RG_ORIONA_BT2M_RX_ABBCFIX_I_MSK                              0xfffffe7f
#define RG_ORIONA_BT2M_RX_ABBCFIX_SFT                                7
#define RG_ORIONA_BT2M_RX_ABBCFIX_HI                                 8
#define RG_ORIONA_BT2M_RX_ABBCFIX_SZ                                 2

#define RG_ORIONA_BT2M_RX_ABB_AC_MODE_MSK                            0x00000200
#define RG_ORIONA_BT2M_RX_ABB_AC_MODE_I_MSK                          0xfffffdff
#define RG_ORIONA_BT2M_RX_ABB_AC_MODE_SFT                            9
#define RG_ORIONA_BT2M_RX_ABB_AC_MODE_HI                             9
#define RG_ORIONA_BT2M_RX_ABB_AC_MODE_SZ                             1

#define RG_ORIONA_BT2M_RX_ABB_N_MODE_MSK                             0x00000400
#define RG_ORIONA_BT2M_RX_ABB_N_MODE_I_MSK                           0xfffffbff
#define RG_ORIONA_BT2M_RX_ABB_N_MODE_SFT                             10
#define RG_ORIONA_BT2M_RX_ABB_N_MODE_HI                              10
#define RG_ORIONA_BT2M_RX_ABB_N_MODE_SZ                              1

#define RG_ORIONA_BT2M_RX_ABB_BT_MODE_MSK                            0x00001800
#define RG_ORIONA_BT2M_RX_ABB_BT_MODE_I_MSK                          0xffffe7ff
#define RG_ORIONA_BT2M_RX_ABB_BT_MODE_SFT                            11
#define RG_ORIONA_BT2M_RX_ABB_BT_MODE_HI                             12
#define RG_ORIONA_BT2M_RX_ABB_BT_MODE_SZ                             2

#define RG_ORIONA_BT2M_RX_ABB_ADDI_MSK                               0x00006000
#define RG_ORIONA_BT2M_RX_ABB_ADDI_I_MSK                             0xffff9fff
#define RG_ORIONA_BT2M_RX_ABB_ADDI_SFT                               13
#define RG_ORIONA_BT2M_RX_ABB_ADDI_HI                                14
#define RG_ORIONA_BT2M_RX_ABB_ADDI_SZ                                2

#define RG_ORIONA_BT2M_RX_ABB_IDIV2_MSK                              0x00008000
#define RG_ORIONA_BT2M_RX_ABB_IDIV2_I_MSK                            0xffff7fff
#define RG_ORIONA_BT2M_RX_ABB_IDIV2_SFT                              15
#define RG_ORIONA_BT2M_RX_ABB_IDIV2_HI                               15
#define RG_ORIONA_BT2M_RX_ABB_IDIV2_SZ                               1

#define RG_ORIONA_BT2M_RXADC_VREFDRB2_MSK                            0x00010000
#define RG_ORIONA_BT2M_RXADC_VREFDRB2_I_MSK                          0xfffeffff
#define RG_ORIONA_BT2M_RXADC_VREFDRB2_SFT                            16
#define RG_ORIONA_BT2M_RXADC_VREFDRB2_HI                             16
#define RG_ORIONA_BT2M_RXADC_VREFDRB2_SZ                             1

#define RG_ORIONA_WF_TXLPF_CTUNE_MSK                                 0x0000007f
#define RG_ORIONA_WF_TXLPF_CTUNE_I_MSK                               0xffffff80
#define RG_ORIONA_WF_TXLPF_CTUNE_SFT                                 0
#define RG_ORIONA_WF_TXLPF_CTUNE_HI                                  6
#define RG_ORIONA_WF_TXLPF_CTUNE_SZ                                  7

#define RG_ORIONA_WF_TXLPF_BT_MODE_MSK                               0x00000080
#define RG_ORIONA_WF_TXLPF_BT_MODE_I_MSK                             0xffffff7f
#define RG_ORIONA_WF_TXLPF_BT_MODE_SFT                               7
#define RG_ORIONA_WF_TXLPF_BT_MODE_HI                                7
#define RG_ORIONA_WF_TXLPF_BT_MODE_SZ                                1

#define RG_ORIONA_WF_TXLPF_R1B_MSK                                   0x00000f00
#define RG_ORIONA_WF_TXLPF_R1B_I_MSK                                 0xfffff0ff
#define RG_ORIONA_WF_TXLPF_R1B_SFT                                   8
#define RG_ORIONA_WF_TXLPF_R1B_HI                                    11
#define RG_ORIONA_WF_TXLPF_R1B_SZ                                    4

#define RG_ORIONA_BT_TXLPF_CTUNE_MSK                                 0x007f0000
#define RG_ORIONA_BT_TXLPF_CTUNE_I_MSK                               0xff80ffff
#define RG_ORIONA_BT_TXLPF_CTUNE_SFT                                 16
#define RG_ORIONA_BT_TXLPF_CTUNE_HI                                  22
#define RG_ORIONA_BT_TXLPF_CTUNE_SZ                                  7

#define RG_ORIONA_BT_TXLPF_BT_MODE_MSK                               0x00800000
#define RG_ORIONA_BT_TXLPF_BT_MODE_I_MSK                             0xff7fffff
#define RG_ORIONA_BT_TXLPF_BT_MODE_SFT                               23
#define RG_ORIONA_BT_TXLPF_BT_MODE_HI                                23
#define RG_ORIONA_BT_TXLPF_BT_MODE_SZ                                1

#define RG_ORIONA_BT_TXLPF_R1B_MSK                                   0x0f000000
#define RG_ORIONA_BT_TXLPF_R1B_I_MSK                                 0xf0ffffff
#define RG_ORIONA_BT_TXLPF_R1B_SFT                                   24
#define RG_ORIONA_BT_TXLPF_R1B_HI                                    27
#define RG_ORIONA_BT_TXLPF_R1B_SZ                                    4

#define RG_ORIONA_TRX_IDAC1DB_MSK                                    0x00000001
#define RG_ORIONA_TRX_IDAC1DB_I_MSK                                  0xfffffffe
#define RG_ORIONA_TRX_IDAC1DB_SFT                                    0
#define RG_ORIONA_TRX_IDAC1DB_HI                                     0
#define RG_ORIONA_TRX_IDAC1DB_SZ                                     1

#define RG_ORIONA_TRX_PDBIAS_MSK                                     0x00000002
#define RG_ORIONA_TRX_PDBIAS_I_MSK                                   0xfffffffd
#define RG_ORIONA_TRX_PDBIAS_SFT                                     1
#define RG_ORIONA_TRX_PDBIAS_HI                                      1
#define RG_ORIONA_TRX_PDBIAS_SZ                                      1

#define RG_ORIONA_RX_ABBOUT_TRI_STATE_MSK                            0x00000001
#define RG_ORIONA_RX_ABBOUT_TRI_STATE_I_MSK                          0xfffffffe
#define RG_ORIONA_RX_ABBOUT_TRI_STATE_SFT                            0
#define RG_ORIONA_RX_ABBOUT_TRI_STATE_HI                             0
#define RG_ORIONA_RX_ABBOUT_TRI_STATE_SZ                             1

#define RG_ORIONA_RX_EN_IDACA_COURSE_MSK                             0x00000002
#define RG_ORIONA_RX_EN_IDACA_COURSE_I_MSK                           0xfffffffd
#define RG_ORIONA_RX_EN_IDACA_COURSE_SFT                             1
#define RG_ORIONA_RX_EN_IDACA_COURSE_HI                              1
#define RG_ORIONA_RX_EN_IDACA_COURSE_SZ                              1

#define RG_ORIONA_RX_EN_LOOPA_MSK                                    0x00000004
#define RG_ORIONA_RX_EN_LOOPA_I_MSK                                  0xfffffffb
#define RG_ORIONA_RX_EN_LOOPA_SFT                                    2
#define RG_ORIONA_RX_EN_LOOPA_HI                                     2
#define RG_ORIONA_RX_EN_LOOPA_SZ                                     1

#define RG_ORIONA_RX_FILTER1ST_MSK                                   0x00000018
#define RG_ORIONA_RX_FILTER1ST_I_MSK                                 0xffffffe7
#define RG_ORIONA_RX_FILTER1ST_SFT                                   3
#define RG_ORIONA_RX_FILTER1ST_HI                                    4
#define RG_ORIONA_RX_FILTER1ST_SZ                                    2

#define RG_ORIONA_RX_FILTER2ND_MSK                                   0x00000060
#define RG_ORIONA_RX_FILTER2ND_I_MSK                                 0xffffff9f
#define RG_ORIONA_RX_FILTER2ND_SFT                                   5
#define RG_ORIONA_RX_FILTER2ND_HI                                    6
#define RG_ORIONA_RX_FILTER2ND_SZ                                    2

#define RG_ORIONA_RX_FILTER3RD_MSK                                   0x00000180
#define RG_ORIONA_RX_FILTER3RD_I_MSK                                 0xfffffe7f
#define RG_ORIONA_RX_FILTER3RD_SFT                                   7
#define RG_ORIONA_RX_FILTER3RD_HI                                    8
#define RG_ORIONA_RX_FILTER3RD_SZ                                    2

#define RG_ORIONA_RX_FILTERI_COURSE_MSK                              0x00000600
#define RG_ORIONA_RX_FILTERI_COURSE_I_MSK                            0xfffff9ff
#define RG_ORIONA_RX_FILTERI_COURSE_SFT                              9
#define RG_ORIONA_RX_FILTERI_COURSE_HI                               10
#define RG_ORIONA_RX_FILTERI_COURSE_SZ                               2

#define RG_ORIONA_RX_FILTERVCM_MSK                                   0x00003800
#define RG_ORIONA_RX_FILTERVCM_I_MSK                                 0xffffc7ff
#define RG_ORIONA_RX_FILTERVCM_SFT                                   11
#define RG_ORIONA_RX_FILTERVCM_HI                                    13
#define RG_ORIONA_RX_FILTERVCM_SZ                                    3

#define RG_ORIONA_RX_FILTER_IDAC_MSK                                 0x0000c000
#define RG_ORIONA_RX_FILTER_IDAC_I_MSK                               0xffff3fff
#define RG_ORIONA_RX_FILTER_IDAC_SFT                                 14
#define RG_ORIONA_RX_FILTER_IDAC_HI                                  15
#define RG_ORIONA_RX_FILTER_IDAC_SZ                                  2

#define RG_ORIONA_RX_OUTVCM_MSK                                      0x00070000
#define RG_ORIONA_RX_OUTVCM_I_MSK                                    0xfff8ffff
#define RG_ORIONA_RX_OUTVCM_SFT                                      16
#define RG_ORIONA_RX_OUTVCM_HI                                       18
#define RG_ORIONA_RX_OUTVCM_SZ                                       3

#define RG_ORIONA_TXLPF_ADDI_MSK                                     0x00180000
#define RG_ORIONA_TXLPF_ADDI_I_MSK                                   0xffe7ffff
#define RG_ORIONA_TXLPF_ADDI_SFT                                     19
#define RG_ORIONA_TXLPF_ADDI_HI                                      20
#define RG_ORIONA_TXLPF_ADDI_SZ                                      2

#define RG_ORIONA_TXLPF_FILTER1ST_MSK                                0x00600000
#define RG_ORIONA_TXLPF_FILTER1ST_I_MSK                              0xff9fffff
#define RG_ORIONA_TXLPF_FILTER1ST_SFT                                21
#define RG_ORIONA_TXLPF_FILTER1ST_HI                                 22
#define RG_ORIONA_TXLPF_FILTER1ST_SZ                                 2

#define RG_ORIONA_TXLPF_FILTER2ND_MSK                                0x01800000
#define RG_ORIONA_TXLPF_FILTER2ND_I_MSK                              0xfe7fffff
#define RG_ORIONA_TXLPF_FILTER2ND_SFT                                23
#define RG_ORIONA_TXLPF_FILTER2ND_HI                                 24
#define RG_ORIONA_TXLPF_FILTER2ND_SZ                                 2

#define RG_ORIONA_TXLPF_ICOURSE_MSK                                  0x06000000
#define RG_ORIONA_TXLPF_ICOURSE_I_MSK                                0xf9ffffff
#define RG_ORIONA_TXLPF_ICOURSE_SFT                                  25
#define RG_ORIONA_TXLPF_ICOURSE_HI                                   26
#define RG_ORIONA_TXLPF_ICOURSE_SZ                                   2

#define RG_ORIONA_TXLPF_MODVCM_EN_MSK                                0x08000000
#define RG_ORIONA_TXLPF_MODVCM_EN_I_MSK                              0xf7ffffff
#define RG_ORIONA_TXLPF_MODVCM_EN_SFT                                27
#define RG_ORIONA_TXLPF_MODVCM_EN_HI                                 27
#define RG_ORIONA_TXLPF_MODVCM_EN_SZ                                 1

#define RG_ORIONA_TXLPF_OSDAC_EN_MSK                                 0x10000000
#define RG_ORIONA_TXLPF_OSDAC_EN_I_MSK                               0xefffffff
#define RG_ORIONA_TXLPF_OSDAC_EN_SFT                                 28
#define RG_ORIONA_TXLPF_OSDAC_EN_HI                                  28
#define RG_ORIONA_TXLPF_OSDAC_EN_SZ                                  1

#define RG_ORIONA_TXLPF_TRI_STATE_MSK                                0x20000000
#define RG_ORIONA_TXLPF_TRI_STATE_I_MSK                              0xdfffffff
#define RG_ORIONA_TXLPF_TRI_STATE_SFT                                29
#define RG_ORIONA_TXLPF_TRI_STATE_HI                                 29
#define RG_ORIONA_TXLPF_TRI_STATE_SZ                                 1

#define RG_ORIONA_TXLPF_VCM_MSK                                      0xc0000000
#define RG_ORIONA_TXLPF_VCM_I_MSK                                    0x3fffffff
#define RG_ORIONA_TXLPF_VCM_SFT                                      30
#define RG_ORIONA_TXLPF_VCM_HI                                       31
#define RG_ORIONA_TXLPF_VCM_SZ                                       2

#define RG_ORIONA_RXADC_CKSEL_MSK                                    0x00000001
#define RG_ORIONA_RXADC_CKSEL_I_MSK                                  0xfffffffe
#define RG_ORIONA_RXADC_CKSEL_SFT                                    0
#define RG_ORIONA_RXADC_CKSEL_HI                                     0
#define RG_ORIONA_RXADC_CKSEL_SZ                                     1

#define RG_ORIONA_RXADC_PDICH_MSK                                    0x00000002
#define RG_ORIONA_RXADC_PDICH_I_MSK                                  0xfffffffd
#define RG_ORIONA_RXADC_PDICH_SFT                                    1
#define RG_ORIONA_RXADC_PDICH_HI                                     1
#define RG_ORIONA_RXADC_PDICH_SZ                                     1

#define RG_ORIONA_RXADC_PDQCH_MSK                                    0x00000004
#define RG_ORIONA_RXADC_PDQCH_I_MSK                                  0xfffffffb
#define RG_ORIONA_RXADC_PDQCH_SFT                                    2
#define RG_ORIONA_RXADC_PDQCH_HI                                     2
#define RG_ORIONA_RXADC_PDQCH_SZ                                     1

#define RG_ORIONA_RXADC_TSEL_MSK                                     0x00000018
#define RG_ORIONA_RXADC_TSEL_I_MSK                                   0xffffffe7
#define RG_ORIONA_RXADC_TSEL_SFT                                     3
#define RG_ORIONA_RXADC_TSEL_HI                                      4
#define RG_ORIONA_RXADC_TSEL_SZ                                      2

#define RG_ORIONA_RXADC_VREFSEL_MSK                                  0x00000060
#define RG_ORIONA_RXADC_VREFSEL_I_MSK                                0xffffff9f
#define RG_ORIONA_RXADC_VREFSEL_SFT                                  5
#define RG_ORIONA_RXADC_VREFSEL_HI                                   6
#define RG_ORIONA_RXADC_VREFSEL_SZ                                   2

#define RG_ORIONA_TXDAC_CKEDGE_MSK                                   0x00000080
#define RG_ORIONA_TXDAC_CKEDGE_I_MSK                                 0xffffff7f
#define RG_ORIONA_TXDAC_CKEDGE_SFT                                   7
#define RG_ORIONA_TXDAC_CKEDGE_HI                                    7
#define RG_ORIONA_TXDAC_CKEDGE_SZ                                    1

#define RG_ORIONA_TXDAC_ENICH_MSK                                    0x00000100
#define RG_ORIONA_TXDAC_ENICH_I_MSK                                  0xfffffeff
#define RG_ORIONA_TXDAC_ENICH_SFT                                    8
#define RG_ORIONA_TXDAC_ENICH_HI                                     8
#define RG_ORIONA_TXDAC_ENICH_SZ                                     1

#define RG_ORIONA_TXDAC_ENQCH_MSK                                    0x00000200
#define RG_ORIONA_TXDAC_ENQCH_I_MSK                                  0xfffffdff
#define RG_ORIONA_TXDAC_ENQCH_SFT                                    9
#define RG_ORIONA_TXDAC_ENQCH_HI                                     9
#define RG_ORIONA_TXDAC_ENQCH_SZ                                     1

#define RG_ORIONA_TXDAC_IBIAS_MSK                                    0x00000c00
#define RG_ORIONA_TXDAC_IBIAS_I_MSK                                  0xfffff3ff
#define RG_ORIONA_TXDAC_IBIAS_SFT                                    10
#define RG_ORIONA_TXDAC_IBIAS_HI                                     11
#define RG_ORIONA_TXDAC_IBIAS_SZ                                     2

#define RG_ORIONA_TXDAC_FASTBIAS_EN_MSK                              0x00001000
#define RG_ORIONA_TXDAC_FASTBIAS_EN_I_MSK                            0xffffefff
#define RG_ORIONA_TXDAC_FASTBIAS_EN_SFT                              12
#define RG_ORIONA_TXDAC_FASTBIAS_EN_HI                               12
#define RG_ORIONA_TXDAC_FASTBIAS_EN_SZ                               1

#define RG_ORIONA_TXDAC_RLON_MSK                                     0x00002000
#define RG_ORIONA_TXDAC_RLON_I_MSK                                   0xffffdfff
#define RG_ORIONA_TXDAC_RLON_SFT                                     13
#define RG_ORIONA_TXDAC_RLON_HI                                      13
#define RG_ORIONA_TXDAC_RLON_SZ                                      1

#define RG_ORIONA_TXDAC_TSEL_MSK                                     0x0001c000
#define RG_ORIONA_TXDAC_TSEL_I_MSK                                   0xfffe3fff
#define RG_ORIONA_TXDAC_TSEL_SFT                                     14
#define RG_ORIONA_TXDAC_TSEL_HI                                      16
#define RG_ORIONA_TXDAC_TSEL_SZ                                      3

#define RG_ORIONA_TXDAC_VCMO_MSK                                     0x00060000
#define RG_ORIONA_TXDAC_VCMO_I_MSK                                   0xfff9ffff
#define RG_ORIONA_TXDAC_VCMO_SFT                                     17
#define RG_ORIONA_TXDAC_VCMO_HI                                      18
#define RG_ORIONA_TXDAC_VCMO_SZ                                      2

#define RG_ORIONA_TXDAC_OUT_HIZ_MSK                                  0x00080000
#define RG_ORIONA_TXDAC_OUT_HIZ_I_MSK                                0xfff7ffff
#define RG_ORIONA_TXDAC_OUT_HIZ_SFT                                  19
#define RG_ORIONA_TXDAC_OUT_HIZ_HI                                   19
#define RG_ORIONA_TXDAC_OUT_HIZ_SZ                                   1

#define RG_ORIONA_EN_SARADC_MANUAL_MSK                               0x00000001
#define RG_ORIONA_EN_SARADC_MANUAL_I_MSK                             0xfffffffe
#define RG_ORIONA_EN_SARADC_MANUAL_SFT                               0
#define RG_ORIONA_EN_SARADC_MANUAL_HI                                0
#define RG_ORIONA_EN_SARADC_MANUAL_SZ                                1

#define RG_ORIONA_EN_SARADC_MSK                                      0x00000002
#define RG_ORIONA_EN_SARADC_I_MSK                                    0xfffffffd
#define RG_ORIONA_EN_SARADC_SFT                                      1
#define RG_ORIONA_EN_SARADC_HI                                       1
#define RG_ORIONA_EN_SARADC_SZ                                       1

#define RG_ORIONA_SARADC_VRSEL_MSK                                   0x00000018
#define RG_ORIONA_SARADC_VRSEL_I_MSK                                 0xffffffe7
#define RG_ORIONA_SARADC_VRSEL_SFT                                   3
#define RG_ORIONA_SARADC_VRSEL_HI                                    4
#define RG_ORIONA_SARADC_VRSEL_SZ                                    2

#define RG_ORIONA_SARADC_TSEL_MSK                                    0x00000300
#define RG_ORIONA_SARADC_TSEL_I_MSK                                  0xfffffcff
#define RG_ORIONA_SARADC_TSEL_SFT                                    8
#define RG_ORIONA_SARADC_TSEL_HI                                     9
#define RG_ORIONA_SARADC_TSEL_SZ                                     2

#define RG_ORIONA_SARADC_2G_TSSI_MSK                                 0x00100000
#define RG_ORIONA_SARADC_2G_TSSI_I_MSK                               0xffefffff
#define RG_ORIONA_SARADC_2G_TSSI_SFT                                 20
#define RG_ORIONA_SARADC_2G_TSSI_HI                                  20
#define RG_ORIONA_SARADC_2G_TSSI_SZ                                  1

#define RG_ORIONA_SARADC_5G_TSSI_MSK                                 0x00200000
#define RG_ORIONA_SARADC_5G_TSSI_I_MSK                               0xffdfffff
#define RG_ORIONA_SARADC_5G_TSSI_SFT                                 21
#define RG_ORIONA_SARADC_5G_TSSI_HI                                  21
#define RG_ORIONA_SARADC_5G_TSSI_SZ                                  1

#define RG_ORIONA_SARADC_2G_THERMAL_MSK                              0x00400000
#define RG_ORIONA_SARADC_2G_THERMAL_I_MSK                            0xffbfffff
#define RG_ORIONA_SARADC_2G_THERMAL_SFT                              22
#define RG_ORIONA_SARADC_2G_THERMAL_HI                               22
#define RG_ORIONA_SARADC_2G_THERMAL_SZ                               1

#define RG_ORIONA_SARADC_5G_THERMAL_MSK                              0x00800000
#define RG_ORIONA_SARADC_5G_THERMAL_I_MSK                            0xff7fffff
#define RG_ORIONA_SARADC_5G_THERMAL_SFT                              23
#define RG_ORIONA_SARADC_5G_THERMAL_HI                               23
#define RG_ORIONA_SARADC_5G_THERMAL_SZ                               1

#define RG_ORIONA_SARADC_RSSI_MANUAL_MSK                             0x01000000
#define RG_ORIONA_SARADC_RSSI_MANUAL_I_MSK                           0xfeffffff
#define RG_ORIONA_SARADC_RSSI_MANUAL_SFT                             24
#define RG_ORIONA_SARADC_RSSI_MANUAL_HI                              24
#define RG_ORIONA_SARADC_RSSI_MANUAL_SZ                              1

#define RG_ORIONA_SARADC_RSSI_MSK                                    0x02000000
#define RG_ORIONA_SARADC_RSSI_I_MSK                                  0xfdffffff
#define RG_ORIONA_SARADC_RSSI_SFT                                    25
#define RG_ORIONA_SARADC_RSSI_HI                                     25
#define RG_ORIONA_SARADC_RSSI_SZ                                     1

#define RG_ORIONA_SARADC_CLKL_MSK                                    0x08000000
#define RG_ORIONA_SARADC_CLKL_I_MSK                                  0xf7ffffff
#define RG_ORIONA_SARADC_CLKL_SFT                                    27
#define RG_ORIONA_SARADC_CLKL_HI                                     27
#define RG_ORIONA_SARADC_CLKL_SZ                                     1

#define RG_ORIONA_SARADC_CLKL_MANUAL_MSK                             0x10000000
#define RG_ORIONA_SARADC_CLKL_MANUAL_I_MSK                           0xefffffff
#define RG_ORIONA_SARADC_CLKL_MANUAL_SFT                             28
#define RG_ORIONA_SARADC_CLKL_MANUAL_HI                              28
#define RG_ORIONA_SARADC_CLKL_MANUAL_SZ                              1

#define RG_ORIONA_SARADC_CLKH_MSK                                    0x20000000
#define RG_ORIONA_SARADC_CLKH_I_MSK                                  0xdfffffff
#define RG_ORIONA_SARADC_CLKH_SFT                                    29
#define RG_ORIONA_SARADC_CLKH_HI                                     29
#define RG_ORIONA_SARADC_CLKH_SZ                                     1

#define RG_ORIONA_SARADC_CLKH_MANUAL_MSK                             0x40000000
#define RG_ORIONA_SARADC_CLKH_MANUAL_I_MSK                           0xbfffffff
#define RG_ORIONA_SARADC_CLKH_MANUAL_SFT                             30
#define RG_ORIONA_SARADC_CLKH_MANUAL_HI                              30
#define RG_ORIONA_SARADC_CLKH_MANUAL_SZ                              1

#define RG_ORIONA_WF_TXLPF_IOFFSET_MSK                               0x0000007f
#define RG_ORIONA_WF_TXLPF_IOFFSET_I_MSK                             0xffffff80
#define RG_ORIONA_WF_TXLPF_IOFFSET_SFT                               0
#define RG_ORIONA_WF_TXLPF_IOFFSET_HI                                6
#define RG_ORIONA_WF_TXLPF_IOFFSET_SZ                                7

#define RG_ORIONA_WF_TXLPF_QOFFSET_MSK                               0x00007f00
#define RG_ORIONA_WF_TXLPF_QOFFSET_I_MSK                             0xffff80ff
#define RG_ORIONA_WF_TXLPF_QOFFSET_SFT                               8
#define RG_ORIONA_WF_TXLPF_QOFFSET_HI                                14
#define RG_ORIONA_WF_TXLPF_QOFFSET_SZ                                7

#define RG_ORIONA_BT_TXLPF_IOFFSET_MSK                               0x0000007f
#define RG_ORIONA_BT_TXLPF_IOFFSET_I_MSK                             0xffffff80
#define RG_ORIONA_BT_TXLPF_IOFFSET_SFT                               0
#define RG_ORIONA_BT_TXLPF_IOFFSET_HI                                6
#define RG_ORIONA_BT_TXLPF_IOFFSET_SZ                                7

#define RG_ORIONA_BT_TXLPF_QOFFSET_MSK                               0x00007f00
#define RG_ORIONA_BT_TXLPF_QOFFSET_I_MSK                             0xffff80ff
#define RG_ORIONA_BT_TXLPF_QOFFSET_SFT                               8
#define RG_ORIONA_BT_TXLPF_QOFFSET_HI                                14
#define RG_ORIONA_BT_TXLPF_QOFFSET_SZ                                7

#define RG_ORIONA_WF_IDACI_TZ0_PGAG0_MSK                             0x0000003f
#define RG_ORIONA_WF_IDACI_TZ0_PGAG0_I_MSK                           0xffffffc0
#define RG_ORIONA_WF_IDACI_TZ0_PGAG0_SFT                             0
#define RG_ORIONA_WF_IDACI_TZ0_PGAG0_HI                              5
#define RG_ORIONA_WF_IDACI_TZ0_PGAG0_SZ                              6

#define RG_ORIONA_WF_IDACI_TZ0_PGAG1_MSK                             0x00000fc0
#define RG_ORIONA_WF_IDACI_TZ0_PGAG1_I_MSK                           0xfffff03f
#define RG_ORIONA_WF_IDACI_TZ0_PGAG1_SFT                             6
#define RG_ORIONA_WF_IDACI_TZ0_PGAG1_HI                              11
#define RG_ORIONA_WF_IDACI_TZ0_PGAG1_SZ                              6

#define RG_ORIONA_WF_IDACI_TZ0_PGAG2_MSK                             0x0003f000
#define RG_ORIONA_WF_IDACI_TZ0_PGAG2_I_MSK                           0xfffc0fff
#define RG_ORIONA_WF_IDACI_TZ0_PGAG2_SFT                             12
#define RG_ORIONA_WF_IDACI_TZ0_PGAG2_HI                              17
#define RG_ORIONA_WF_IDACI_TZ0_PGAG2_SZ                              6

#define RG_ORIONA_WF_IDACI_TZ0_PGAG3_MSK                             0x00fc0000
#define RG_ORIONA_WF_IDACI_TZ0_PGAG3_I_MSK                           0xff03ffff
#define RG_ORIONA_WF_IDACI_TZ0_PGAG3_SFT                             18
#define RG_ORIONA_WF_IDACI_TZ0_PGAG3_HI                              23
#define RG_ORIONA_WF_IDACI_TZ0_PGAG3_SZ                              6

#define RG_ORIONA_WF_IDACI_TZ0_PGAG4_MSK                             0x3f000000
#define RG_ORIONA_WF_IDACI_TZ0_PGAG4_I_MSK                           0xc0ffffff
#define RG_ORIONA_WF_IDACI_TZ0_PGAG4_SFT                             24
#define RG_ORIONA_WF_IDACI_TZ0_PGAG4_HI                              29
#define RG_ORIONA_WF_IDACI_TZ0_PGAG4_SZ                              6

#define RG_ORIONA_WF_IDACQ_TZ0_PGAG0_MSK                             0x0000003f
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG0_I_MSK                           0xffffffc0
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG0_SFT                             0
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG0_HI                              5
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG0_SZ                              6

#define RG_ORIONA_WF_IDACQ_TZ0_PGAG1_MSK                             0x00000fc0
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG1_I_MSK                           0xfffff03f
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG1_SFT                             6
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG1_HI                              11
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG1_SZ                              6

#define RG_ORIONA_WF_IDACQ_TZ0_PGAG2_MSK                             0x0003f000
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG2_I_MSK                           0xfffc0fff
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG2_SFT                             12
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG2_HI                              17
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG2_SZ                              6

#define RG_ORIONA_WF_IDACQ_TZ0_PGAG3_MSK                             0x00fc0000
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG3_I_MSK                           0xff03ffff
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG3_SFT                             18
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG3_HI                              23
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG3_SZ                              6

#define RG_ORIONA_WF_IDACQ_TZ0_PGAG4_MSK                             0x3f000000
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG4_I_MSK                           0xc0ffffff
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG4_SFT                             24
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG4_HI                              29
#define RG_ORIONA_WF_IDACQ_TZ0_PGAG4_SZ                              6

#define RG_ORIONA_WF_IDACI_TZ0_COARSE0_MSK                           0x0000003f
#define RG_ORIONA_WF_IDACI_TZ0_COARSE0_I_MSK                         0xffffffc0
#define RG_ORIONA_WF_IDACI_TZ0_COARSE0_SFT                           0
#define RG_ORIONA_WF_IDACI_TZ0_COARSE0_HI                            5
#define RG_ORIONA_WF_IDACI_TZ0_COARSE0_SZ                            6

#define RG_ORIONA_WF_IDACI_TZ0_COARSE1_MSK                           0x00000fc0
#define RG_ORIONA_WF_IDACI_TZ0_COARSE1_I_MSK                         0xfffff03f
#define RG_ORIONA_WF_IDACI_TZ0_COARSE1_SFT                           6
#define RG_ORIONA_WF_IDACI_TZ0_COARSE1_HI                            11
#define RG_ORIONA_WF_IDACI_TZ0_COARSE1_SZ                            6

#define RG_ORIONA_WF_IDACI_TZ0_COARSE2_MSK                           0x0003f000
#define RG_ORIONA_WF_IDACI_TZ0_COARSE2_I_MSK                         0xfffc0fff
#define RG_ORIONA_WF_IDACI_TZ0_COARSE2_SFT                           12
#define RG_ORIONA_WF_IDACI_TZ0_COARSE2_HI                            17
#define RG_ORIONA_WF_IDACI_TZ0_COARSE2_SZ                            6

#define RG_ORIONA_WF_IDACI_TZ0_COARSE3_MSK                           0x00fc0000
#define RG_ORIONA_WF_IDACI_TZ0_COARSE3_I_MSK                         0xff03ffff
#define RG_ORIONA_WF_IDACI_TZ0_COARSE3_SFT                           18
#define RG_ORIONA_WF_IDACI_TZ0_COARSE3_HI                            23
#define RG_ORIONA_WF_IDACI_TZ0_COARSE3_SZ                            6

#define RG_ORIONA_WF_IDACI_TZ0_COARSE4_MSK                           0x3f000000
#define RG_ORIONA_WF_IDACI_TZ0_COARSE4_I_MSK                         0xc0ffffff
#define RG_ORIONA_WF_IDACI_TZ0_COARSE4_SFT                           24
#define RG_ORIONA_WF_IDACI_TZ0_COARSE4_HI                            29
#define RG_ORIONA_WF_IDACI_TZ0_COARSE4_SZ                            6

#define RG_ORIONA_WF_IDACQ_TZ0_COARSE0_MSK                           0x0000003f
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE0_I_MSK                         0xffffffc0
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE0_SFT                           0
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE0_HI                            5
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE0_SZ                            6

#define RG_ORIONA_WF_IDACQ_TZ0_COARSE1_MSK                           0x00000fc0
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE1_I_MSK                         0xfffff03f
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE1_SFT                           6
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE1_HI                            11
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE1_SZ                            6

#define RG_ORIONA_WF_IDACQ_TZ0_COARSE2_MSK                           0x0003f000
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE2_I_MSK                         0xfffc0fff
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE2_SFT                           12
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE2_HI                            17
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE2_SZ                            6

#define RG_ORIONA_WF_IDACQ_TZ0_COARSE3_MSK                           0x00fc0000
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE3_I_MSK                         0xff03ffff
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE3_SFT                           18
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE3_HI                            23
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE3_SZ                            6

#define RG_ORIONA_WF_IDACQ_TZ0_COARSE4_MSK                           0x3f000000
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE4_I_MSK                         0xc0ffffff
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE4_SFT                           24
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE4_HI                            29
#define RG_ORIONA_WF_IDACQ_TZ0_COARSE4_SZ                            6

#define RG_ORIONA_WF_IDACI_TZ1_PGAG0_MSK                             0x0000003f
#define RG_ORIONA_WF_IDACI_TZ1_PGAG0_I_MSK                           0xffffffc0
#define RG_ORIONA_WF_IDACI_TZ1_PGAG0_SFT                             0
#define RG_ORIONA_WF_IDACI_TZ1_PGAG0_HI                              5
#define RG_ORIONA_WF_IDACI_TZ1_PGAG0_SZ                              6

#define RG_ORIONA_WF_IDACI_TZ1_PGAG1_MSK                             0x00000fc0
#define RG_ORIONA_WF_IDACI_TZ1_PGAG1_I_MSK                           0xfffff03f
#define RG_ORIONA_WF_IDACI_TZ1_PGAG1_SFT                             6
#define RG_ORIONA_WF_IDACI_TZ1_PGAG1_HI                              11
#define RG_ORIONA_WF_IDACI_TZ1_PGAG1_SZ                              6

#define RG_ORIONA_WF_IDACI_TZ1_PGAG2_MSK                             0x0003f000
#define RG_ORIONA_WF_IDACI_TZ1_PGAG2_I_MSK                           0xfffc0fff
#define RG_ORIONA_WF_IDACI_TZ1_PGAG2_SFT                             12
#define RG_ORIONA_WF_IDACI_TZ1_PGAG2_HI                              17
#define RG_ORIONA_WF_IDACI_TZ1_PGAG2_SZ                              6

#define RG_ORIONA_WF_IDACI_TZ1_PGAG3_MSK                             0x00fc0000
#define RG_ORIONA_WF_IDACI_TZ1_PGAG3_I_MSK                           0xff03ffff
#define RG_ORIONA_WF_IDACI_TZ1_PGAG3_SFT                             18
#define RG_ORIONA_WF_IDACI_TZ1_PGAG3_HI                              23
#define RG_ORIONA_WF_IDACI_TZ1_PGAG3_SZ                              6

#define RG_ORIONA_WF_IDACI_TZ1_PGAG4_MSK                             0x3f000000
#define RG_ORIONA_WF_IDACI_TZ1_PGAG4_I_MSK                           0xc0ffffff
#define RG_ORIONA_WF_IDACI_TZ1_PGAG4_SFT                             24
#define RG_ORIONA_WF_IDACI_TZ1_PGAG4_HI                              29
#define RG_ORIONA_WF_IDACI_TZ1_PGAG4_SZ                              6

#define RG_ORIONA_WF_IDACQ_TZ1_PGAG0_MSK                             0x0000003f
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG0_I_MSK                           0xffffffc0
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG0_SFT                             0
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG0_HI                              5
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG0_SZ                              6

#define RG_ORIONA_WF_IDACQ_TZ1_PGAG1_MSK                             0x00000fc0
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG1_I_MSK                           0xfffff03f
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG1_SFT                             6
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG1_HI                              11
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG1_SZ                              6

#define RG_ORIONA_WF_IDACQ_TZ1_PGAG2_MSK                             0x0003f000
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG2_I_MSK                           0xfffc0fff
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG2_SFT                             12
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG2_HI                              17
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG2_SZ                              6

#define RG_ORIONA_WF_IDACQ_TZ1_PGAG3_MSK                             0x00fc0000
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG3_I_MSK                           0xff03ffff
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG3_SFT                             18
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG3_HI                              23
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG3_SZ                              6

#define RG_ORIONA_WF_IDACQ_TZ1_PGAG4_MSK                             0x3f000000
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG4_I_MSK                           0xc0ffffff
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG4_SFT                             24
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG4_HI                              29
#define RG_ORIONA_WF_IDACQ_TZ1_PGAG4_SZ                              6

#define RG_ORIONA_WF_IDACI_TZ1_COARSE0_MSK                           0x0000003f
#define RG_ORIONA_WF_IDACI_TZ1_COARSE0_I_MSK                         0xffffffc0
#define RG_ORIONA_WF_IDACI_TZ1_COARSE0_SFT                           0
#define RG_ORIONA_WF_IDACI_TZ1_COARSE0_HI                            5
#define RG_ORIONA_WF_IDACI_TZ1_COARSE0_SZ                            6

#define RG_ORIONA_WF_IDACI_TZ1_COARSE1_MSK                           0x00000fc0
#define RG_ORIONA_WF_IDACI_TZ1_COARSE1_I_MSK                         0xfffff03f
#define RG_ORIONA_WF_IDACI_TZ1_COARSE1_SFT                           6
#define RG_ORIONA_WF_IDACI_TZ1_COARSE1_HI                            11
#define RG_ORIONA_WF_IDACI_TZ1_COARSE1_SZ                            6

#define RG_ORIONA_WF_IDACI_TZ1_COARSE2_MSK                           0x0003f000
#define RG_ORIONA_WF_IDACI_TZ1_COARSE2_I_MSK                         0xfffc0fff
#define RG_ORIONA_WF_IDACI_TZ1_COARSE2_SFT                           12
#define RG_ORIONA_WF_IDACI_TZ1_COARSE2_HI                            17
#define RG_ORIONA_WF_IDACI_TZ1_COARSE2_SZ                            6

#define RG_ORIONA_WF_IDACI_TZ1_COARSE3_MSK                           0x00fc0000
#define RG_ORIONA_WF_IDACI_TZ1_COARSE3_I_MSK                         0xff03ffff
#define RG_ORIONA_WF_IDACI_TZ1_COARSE3_SFT                           18
#define RG_ORIONA_WF_IDACI_TZ1_COARSE3_HI                            23
#define RG_ORIONA_WF_IDACI_TZ1_COARSE3_SZ                            6

#define RG_ORIONA_WF_IDACI_TZ1_COARSE4_MSK                           0x3f000000
#define RG_ORIONA_WF_IDACI_TZ1_COARSE4_I_MSK                         0xc0ffffff
#define RG_ORIONA_WF_IDACI_TZ1_COARSE4_SFT                           24
#define RG_ORIONA_WF_IDACI_TZ1_COARSE4_HI                            29
#define RG_ORIONA_WF_IDACI_TZ1_COARSE4_SZ                            6

#define RG_ORIONA_WF_IDACQ_TZ1_COARSE0_MSK                           0x0000003f
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE0_I_MSK                         0xffffffc0
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE0_SFT                           0
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE0_HI                            5
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE0_SZ                            6

#define RG_ORIONA_WF_IDACQ_TZ1_COARSE1_MSK                           0x00000fc0
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE1_I_MSK                         0xfffff03f
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE1_SFT                           6
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE1_HI                            11
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE1_SZ                            6

#define RG_ORIONA_WF_IDACQ_TZ1_COARSE2_MSK                           0x0003f000
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE2_I_MSK                         0xfffc0fff
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE2_SFT                           12
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE2_HI                            17
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE2_SZ                            6

#define RG_ORIONA_WF_IDACQ_TZ1_COARSE3_MSK                           0x00fc0000
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE3_I_MSK                         0xff03ffff
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE3_SFT                           18
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE3_HI                            23
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE3_SZ                            6

#define RG_ORIONA_WF_IDACQ_TZ1_COARSE4_MSK                           0x3f000000
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE4_I_MSK                         0xc0ffffff
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE4_SFT                           24
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE4_HI                            29
#define RG_ORIONA_WF_IDACQ_TZ1_COARSE4_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG0_SFT                           0
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG0_HI                            5
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG0_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG1_SFT                           6
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG1_HI                            11
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG1_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG2_SFT                           12
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG2_HI                            17
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG2_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG3_SFT                           18
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG3_HI                            23
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG3_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG4_SFT                           24
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG4_HI                            29
#define RG_ORIONA_BT1M_IDACI_TZ0_PGAG4_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG0_SFT                           0
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG0_HI                            5
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG0_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG1_SFT                           6
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG1_HI                            11
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG1_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG2_SFT                           12
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG2_HI                            17
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG2_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG3_SFT                           18
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG3_HI                            23
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG3_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG4_SFT                           24
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG4_HI                            29
#define RG_ORIONA_BT1M_IDACQ_TZ0_PGAG4_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE0_MSK                         0x0000000f
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE0_I_MSK                       0xfffffff0
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE0_SFT                         0
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE0_HI                          3
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE0_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE1_MSK                         0x000000f0
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE1_I_MSK                       0xffffff0f
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE1_SFT                         4
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE1_HI                          7
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE1_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE2_MSK                         0x00000f00
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE2_I_MSK                       0xfffff0ff
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE2_SFT                         8
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE2_HI                          11
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE2_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE3_MSK                         0x0000f000
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE3_I_MSK                       0xffff0fff
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE3_SFT                         12
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE3_HI                          15
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE3_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE4_MSK                         0x000f0000
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE4_I_MSK                       0xfff0ffff
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE4_SFT                         16
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE4_HI                          19
#define RG_ORIONA_BT1M_IDACI_TZ0_COARSE4_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE0_MSK                         0x0000000f
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE0_I_MSK                       0xfffffff0
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE0_SFT                         0
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE0_HI                          3
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE0_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE1_MSK                         0x000000f0
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE1_I_MSK                       0xffffff0f
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE1_SFT                         4
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE1_HI                          7
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE1_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE2_MSK                         0x00000f00
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE2_I_MSK                       0xfffff0ff
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE2_SFT                         8
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE2_HI                          11
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE2_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE3_MSK                         0x0000f000
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE3_I_MSK                       0xffff0fff
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE3_SFT                         12
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE3_HI                          15
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE3_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE4_MSK                         0x000f0000
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE4_I_MSK                       0xfff0ffff
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE4_SFT                         16
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE4_HI                          19
#define RG_ORIONA_BT1M_IDACQ_TZ0_COARSE4_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG0_SFT                           0
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG0_HI                            5
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG0_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG1_SFT                           6
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG1_HI                            11
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG1_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG2_SFT                           12
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG2_HI                            17
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG2_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG3_SFT                           18
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG3_HI                            23
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG3_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG4_SFT                           24
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG4_HI                            29
#define RG_ORIONA_BT1M_IDACI_TZ1_PGAG4_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG0_SFT                           0
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG0_HI                            5
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG0_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG1_SFT                           6
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG1_HI                            11
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG1_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG2_SFT                           12
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG2_HI                            17
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG2_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG3_SFT                           18
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG3_HI                            23
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG3_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG4_SFT                           24
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG4_HI                            29
#define RG_ORIONA_BT1M_IDACQ_TZ1_PGAG4_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE0_MSK                         0x0000000f
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE0_I_MSK                       0xfffffff0
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE0_SFT                         0
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE0_HI                          3
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE0_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE1_MSK                         0x000000f0
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE1_I_MSK                       0xffffff0f
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE1_SFT                         4
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE1_HI                          7
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE1_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE2_MSK                         0x00000f00
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE2_I_MSK                       0xfffff0ff
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE2_SFT                         8
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE2_HI                          11
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE2_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE3_MSK                         0x0000f000
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE3_I_MSK                       0xffff0fff
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE3_SFT                         12
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE3_HI                          15
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE3_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE4_MSK                         0x000f0000
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE4_I_MSK                       0xfff0ffff
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE4_SFT                         16
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE4_HI                          19
#define RG_ORIONA_BT1M_IDACI_TZ1_COARSE4_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE0_MSK                         0x0000000f
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE0_I_MSK                       0xfffffff0
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE0_SFT                         0
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE0_HI                          3
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE0_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE1_MSK                         0x000000f0
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE1_I_MSK                       0xffffff0f
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE1_SFT                         4
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE1_HI                          7
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE1_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE2_MSK                         0x00000f00
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE2_I_MSK                       0xfffff0ff
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE2_SFT                         8
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE2_HI                          11
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE2_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE3_MSK                         0x0000f000
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE3_I_MSK                       0xffff0fff
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE3_SFT                         12
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE3_HI                          15
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE3_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE4_MSK                         0x000f0000
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE4_I_MSK                       0xfff0ffff
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE4_SFT                         16
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE4_HI                          19
#define RG_ORIONA_BT1M_IDACQ_TZ1_COARSE4_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG0_SFT                           0
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG0_HI                            5
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG0_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG1_SFT                           6
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG1_HI                            11
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG1_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG2_SFT                           12
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG2_HI                            17
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG2_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG3_SFT                           18
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG3_HI                            23
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG3_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG4_SFT                           24
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG4_HI                            29
#define RG_ORIONA_BT1M_IDACI_TZ2_PGAG4_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG0_SFT                           0
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG0_HI                            5
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG0_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG1_SFT                           6
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG1_HI                            11
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG1_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG2_SFT                           12
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG2_HI                            17
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG2_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG3_SFT                           18
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG3_HI                            23
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG3_SZ                            6

#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG4_SFT                           24
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG4_HI                            29
#define RG_ORIONA_BT1M_IDACQ_TZ2_PGAG4_SZ                            6

#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE0_MSK                         0x0000000f
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE0_I_MSK                       0xfffffff0
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE0_SFT                         0
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE0_HI                          3
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE0_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE1_MSK                         0x000000f0
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE1_I_MSK                       0xffffff0f
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE1_SFT                         4
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE1_HI                          7
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE1_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE2_MSK                         0x00000f00
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE2_I_MSK                       0xfffff0ff
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE2_SFT                         8
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE2_HI                          11
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE2_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE3_MSK                         0x0000f000
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE3_I_MSK                       0xffff0fff
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE3_SFT                         12
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE3_HI                          15
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE3_SZ                          4

#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE4_MSK                         0x000f0000
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE4_I_MSK                       0xfff0ffff
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE4_SFT                         16
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE4_HI                          19
#define RG_ORIONA_BT1M_IDACI_TZ2_COARSE4_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE0_MSK                         0x0000000f
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE0_I_MSK                       0xfffffff0
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE0_SFT                         0
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE0_HI                          3
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE0_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE1_MSK                         0x000000f0
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE1_I_MSK                       0xffffff0f
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE1_SFT                         4
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE1_HI                          7
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE1_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE2_MSK                         0x00000f00
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE2_I_MSK                       0xfffff0ff
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE2_SFT                         8
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE2_HI                          11
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE2_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE3_MSK                         0x0000f000
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE3_I_MSK                       0xffff0fff
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE3_SFT                         12
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE3_HI                          15
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE3_SZ                          4

#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE4_MSK                         0x000f0000
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE4_I_MSK                       0xfff0ffff
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE4_SFT                         16
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE4_HI                          19
#define RG_ORIONA_BT1M_IDACQ_TZ2_COARSE4_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG0_SFT                           0
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG0_HI                            5
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG0_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG1_SFT                           6
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG1_HI                            11
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG1_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG2_SFT                           12
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG2_HI                            17
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG2_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG3_SFT                           18
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG3_HI                            23
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG3_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG4_SFT                           24
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG4_HI                            29
#define RG_ORIONA_BT2M_IDACI_TZ0_PGAG4_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG0_SFT                           0
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG0_HI                            5
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG0_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG1_SFT                           6
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG1_HI                            11
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG1_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG2_SFT                           12
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG2_HI                            17
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG2_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG3_SFT                           18
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG3_HI                            23
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG3_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG4_SFT                           24
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG4_HI                            29
#define RG_ORIONA_BT2M_IDACQ_TZ0_PGAG4_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE0_MSK                         0x0000000f
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE0_I_MSK                       0xfffffff0
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE0_SFT                         0
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE0_HI                          3
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE0_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE1_MSK                         0x000000f0
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE1_I_MSK                       0xffffff0f
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE1_SFT                         4
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE1_HI                          7
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE1_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE2_MSK                         0x00000f00
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE2_I_MSK                       0xfffff0ff
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE2_SFT                         8
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE2_HI                          11
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE2_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE3_MSK                         0x0000f000
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE3_I_MSK                       0xffff0fff
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE3_SFT                         12
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE3_HI                          15
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE3_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE4_MSK                         0x000f0000
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE4_I_MSK                       0xfff0ffff
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE4_SFT                         16
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE4_HI                          19
#define RG_ORIONA_BT2M_IDACI_TZ0_COARSE4_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE0_MSK                         0x0000000f
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE0_I_MSK                       0xfffffff0
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE0_SFT                         0
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE0_HI                          3
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE0_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE1_MSK                         0x000000f0
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE1_I_MSK                       0xffffff0f
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE1_SFT                         4
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE1_HI                          7
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE1_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE2_MSK                         0x00000f00
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE2_I_MSK                       0xfffff0ff
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE2_SFT                         8
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE2_HI                          11
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE2_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE3_MSK                         0x0000f000
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE3_I_MSK                       0xffff0fff
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE3_SFT                         12
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE3_HI                          15
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE3_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE4_MSK                         0x000f0000
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE4_I_MSK                       0xfff0ffff
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE4_SFT                         16
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE4_HI                          19
#define RG_ORIONA_BT2M_IDACQ_TZ0_COARSE4_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG0_SFT                           0
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG0_HI                            5
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG0_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG1_SFT                           6
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG1_HI                            11
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG1_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG2_SFT                           12
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG2_HI                            17
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG2_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG3_SFT                           18
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG3_HI                            23
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG3_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG4_SFT                           24
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG4_HI                            29
#define RG_ORIONA_BT2M_IDACI_TZ1_PGAG4_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG0_SFT                           0
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG0_HI                            5
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG0_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG1_SFT                           6
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG1_HI                            11
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG1_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG2_SFT                           12
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG2_HI                            17
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG2_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG3_SFT                           18
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG3_HI                            23
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG3_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG4_SFT                           24
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG4_HI                            29
#define RG_ORIONA_BT2M_IDACQ_TZ1_PGAG4_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE0_MSK                         0x0000000f
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE0_I_MSK                       0xfffffff0
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE0_SFT                         0
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE0_HI                          3
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE0_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE1_MSK                         0x000000f0
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE1_I_MSK                       0xffffff0f
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE1_SFT                         4
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE1_HI                          7
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE1_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE2_MSK                         0x00000f00
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE2_I_MSK                       0xfffff0ff
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE2_SFT                         8
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE2_HI                          11
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE2_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE3_MSK                         0x0000f000
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE3_I_MSK                       0xffff0fff
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE3_SFT                         12
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE3_HI                          15
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE3_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE4_MSK                         0x000f0000
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE4_I_MSK                       0xfff0ffff
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE4_SFT                         16
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE4_HI                          19
#define RG_ORIONA_BT2M_IDACI_TZ1_COARSE4_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE0_MSK                         0x0000000f
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE0_I_MSK                       0xfffffff0
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE0_SFT                         0
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE0_HI                          3
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE0_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE1_MSK                         0x000000f0
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE1_I_MSK                       0xffffff0f
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE1_SFT                         4
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE1_HI                          7
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE1_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE2_MSK                         0x00000f00
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE2_I_MSK                       0xfffff0ff
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE2_SFT                         8
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE2_HI                          11
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE2_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE3_MSK                         0x0000f000
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE3_I_MSK                       0xffff0fff
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE3_SFT                         12
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE3_HI                          15
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE3_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE4_MSK                         0x000f0000
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE4_I_MSK                       0xfff0ffff
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE4_SFT                         16
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE4_HI                          19
#define RG_ORIONA_BT2M_IDACQ_TZ1_COARSE4_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG0_SFT                           0
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG0_HI                            5
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG0_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG1_SFT                           6
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG1_HI                            11
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG1_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG2_SFT                           12
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG2_HI                            17
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG2_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG3_SFT                           18
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG3_HI                            23
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG3_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG4_SFT                           24
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG4_HI                            29
#define RG_ORIONA_BT2M_IDACI_TZ2_PGAG4_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG0_SFT                           0
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG0_HI                            5
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG0_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG1_SFT                           6
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG1_HI                            11
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG1_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG2_SFT                           12
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG2_HI                            17
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG2_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG3_SFT                           18
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG3_HI                            23
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG3_SZ                            6

#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG4_SFT                           24
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG4_HI                            29
#define RG_ORIONA_BT2M_IDACQ_TZ2_PGAG4_SZ                            6

#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE0_MSK                         0x0000000f
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE0_I_MSK                       0xfffffff0
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE0_SFT                         0
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE0_HI                          3
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE0_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE1_MSK                         0x000000f0
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE1_I_MSK                       0xffffff0f
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE1_SFT                         4
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE1_HI                          7
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE1_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE2_MSK                         0x00000f00
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE2_I_MSK                       0xfffff0ff
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE2_SFT                         8
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE2_HI                          11
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE2_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE3_MSK                         0x0000f000
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE3_I_MSK                       0xffff0fff
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE3_SFT                         12
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE3_HI                          15
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE3_SZ                          4

#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE4_MSK                         0x000f0000
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE4_I_MSK                       0xfff0ffff
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE4_SFT                         16
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE4_HI                          19
#define RG_ORIONA_BT2M_IDACI_TZ2_COARSE4_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE0_MSK                         0x0000000f
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE0_I_MSK                       0xfffffff0
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE0_SFT                         0
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE0_HI                          3
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE0_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE1_MSK                         0x000000f0
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE1_I_MSK                       0xffffff0f
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE1_SFT                         4
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE1_HI                          7
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE1_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE2_MSK                         0x00000f00
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE2_I_MSK                       0xfffff0ff
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE2_SFT                         8
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE2_HI                          11
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE2_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE3_MSK                         0x0000f000
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE3_I_MSK                       0xffff0fff
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE3_SFT                         12
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE3_HI                          15
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE3_SZ                          4

#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE4_MSK                         0x000f0000
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE4_I_MSK                       0xfff0ffff
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE4_SFT                         16
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE4_HI                          19
#define RG_ORIONA_BT2M_IDACQ_TZ2_COARSE4_SZ                          4

#define RG_ORIONA_SX_DELAY_MSK                                       0x0000000f
#define RG_ORIONA_SX_DELAY_I_MSK                                     0xfffffff0
#define RG_ORIONA_SX_DELAY_SFT                                       0
#define RG_ORIONA_SX_DELAY_HI                                        3
#define RG_ORIONA_SX_DELAY_SZ                                        4

#define RG_ORIONA_TXDAC_DELAY_MSK                                    0x000000f0
#define RG_ORIONA_TXDAC_DELAY_I_MSK                                  0xffffff0f
#define RG_ORIONA_TXDAC_DELAY_SFT                                    4
#define RG_ORIONA_TXDAC_DELAY_HI                                     7
#define RG_ORIONA_TXDAC_DELAY_SZ                                     4

#define RG_ORIONA_TXRF_DELAY_MSK                                     0x00000f00
#define RG_ORIONA_TXRF_DELAY_I_MSK                                   0xfffff0ff
#define RG_ORIONA_TXRF_DELAY_SFT                                     8
#define RG_ORIONA_TXRF_DELAY_HI                                      11
#define RG_ORIONA_TXRF_DELAY_SZ                                      4

#define RG_ORIONA_TXPA_DELAY_MSK                                     0x0000f000
#define RG_ORIONA_TXPA_DELAY_I_MSK                                   0xffff0fff
#define RG_ORIONA_TXPA_DELAY_SFT                                     12
#define RG_ORIONA_TXPA_DELAY_HI                                      15
#define RG_ORIONA_TXPA_DELAY_SZ                                      4

#define RG_ORIONA_RXRF_DELAY_MSK                                     0x000f0000
#define RG_ORIONA_RXRF_DELAY_I_MSK                                   0xfff0ffff
#define RG_ORIONA_RXRF_DELAY_SFT                                     16
#define RG_ORIONA_RXRF_DELAY_HI                                      19
#define RG_ORIONA_RXRF_DELAY_SZ                                      4

#define RG_ORIONA_TXBTPA_DELAY_MSK                                   0x00f00000
#define RG_ORIONA_TXBTPA_DELAY_I_MSK                                 0xff0fffff
#define RG_ORIONA_TXBTPA_DELAY_SFT                                   20
#define RG_ORIONA_TXBTPA_DELAY_HI                                    23
#define RG_ORIONA_TXBTPA_DELAY_SZ                                    4

#define RG_ORIONA_BT_SX_DELAY_MSK                                    0x1e000000
#define RG_ORIONA_BT_SX_DELAY_I_MSK                                  0xe1ffffff
#define RG_ORIONA_BT_SX_DELAY_SFT                                    25
#define RG_ORIONA_BT_SX_DELAY_HI                                     28
#define RG_ORIONA_BT_SX_DELAY_SZ                                     4

#define RG_ORIONA_TXDAC_T2R_DELAY_MSK                                0x0000003f
#define RG_ORIONA_TXDAC_T2R_DELAY_I_MSK                              0xffffffc0
#define RG_ORIONA_TXDAC_T2R_DELAY_SFT                                0
#define RG_ORIONA_TXDAC_T2R_DELAY_HI                                 5
#define RG_ORIONA_TXDAC_T2R_DELAY_SZ                                 6

#define RG_ORIONA_TXRF_T2R_DELAY_MSK                                 0x00003f00
#define RG_ORIONA_TXRF_T2R_DELAY_I_MSK                               0xffffc0ff
#define RG_ORIONA_TXRF_T2R_DELAY_SFT                                 8
#define RG_ORIONA_TXRF_T2R_DELAY_HI                                  13
#define RG_ORIONA_TXRF_T2R_DELAY_SZ                                  6

#define RG_ORIONA_TXPA_T2R_DELAY_MSK                                 0x003f0000
#define RG_ORIONA_TXPA_T2R_DELAY_I_MSK                               0xffc0ffff
#define RG_ORIONA_TXPA_T2R_DELAY_SFT                                 16
#define RG_ORIONA_TXPA_T2R_DELAY_HI                                  21
#define RG_ORIONA_TXPA_T2R_DELAY_SZ                                  6

#define RG_ORIONA_RXRF_T2R_DELAY_MSK                                 0x3f000000
#define RG_ORIONA_RXRF_T2R_DELAY_I_MSK                               0xc0ffffff
#define RG_ORIONA_RXRF_T2R_DELAY_SFT                                 24
#define RG_ORIONA_RXRF_T2R_DELAY_HI                                  29
#define RG_ORIONA_RXRF_T2R_DELAY_SZ                                  6

#define RG_ORIONA_TXDAC_R2T_DELAY_MSK                                0x0000003f
#define RG_ORIONA_TXDAC_R2T_DELAY_I_MSK                              0xffffffc0
#define RG_ORIONA_TXDAC_R2T_DELAY_SFT                                0
#define RG_ORIONA_TXDAC_R2T_DELAY_HI                                 5
#define RG_ORIONA_TXDAC_R2T_DELAY_SZ                                 6

#define RG_ORIONA_TXRF_R2T_DELAY_MSK                                 0x00003f00
#define RG_ORIONA_TXRF_R2T_DELAY_I_MSK                               0xffffc0ff
#define RG_ORIONA_TXRF_R2T_DELAY_SFT                                 8
#define RG_ORIONA_TXRF_R2T_DELAY_HI                                  13
#define RG_ORIONA_TXRF_R2T_DELAY_SZ                                  6

#define RG_ORIONA_TXPA_R2T_DELAY_MSK                                 0x003f0000
#define RG_ORIONA_TXPA_R2T_DELAY_I_MSK                               0xffc0ffff
#define RG_ORIONA_TXPA_R2T_DELAY_SFT                                 16
#define RG_ORIONA_TXPA_R2T_DELAY_HI                                  21
#define RG_ORIONA_TXPA_R2T_DELAY_SZ                                  6

#define RG_ORIONA_RXRF_R2T_DELAY_MSK                                 0x3f000000
#define RG_ORIONA_RXRF_R2T_DELAY_I_MSK                               0xc0ffffff
#define RG_ORIONA_RXRF_R2T_DELAY_SFT                                 24
#define RG_ORIONA_RXRF_R2T_DELAY_HI                                  29
#define RG_ORIONA_RXRF_R2T_DELAY_SZ                                  6

#define RG_ORIONA_BTTXDAC_T2R_DELAY_MSK                              0x0000003f
#define RG_ORIONA_BTTXDAC_T2R_DELAY_I_MSK                            0xffffffc0
#define RG_ORIONA_BTTXDAC_T2R_DELAY_SFT                              0
#define RG_ORIONA_BTTXDAC_T2R_DELAY_HI                               5
#define RG_ORIONA_BTTXDAC_T2R_DELAY_SZ                               6

#define RG_ORIONA_BTTXRF_T2R_DELAY_MSK                               0x00003f00
#define RG_ORIONA_BTTXRF_T2R_DELAY_I_MSK                             0xffffc0ff
#define RG_ORIONA_BTTXRF_T2R_DELAY_SFT                               8
#define RG_ORIONA_BTTXRF_T2R_DELAY_HI                                13
#define RG_ORIONA_BTTXRF_T2R_DELAY_SZ                                6

#define RG_ORIONA_BTTXPA_T2R_DELAY_MSK                               0x003f0000
#define RG_ORIONA_BTTXPA_T2R_DELAY_I_MSK                             0xffc0ffff
#define RG_ORIONA_BTTXPA_T2R_DELAY_SFT                               16
#define RG_ORIONA_BTTXPA_T2R_DELAY_HI                                21
#define RG_ORIONA_BTTXPA_T2R_DELAY_SZ                                6

#define RG_ORIONA_BTRXRF_T2R_DELAY_MSK                               0x3f000000
#define RG_ORIONA_BTRXRF_T2R_DELAY_I_MSK                             0xc0ffffff
#define RG_ORIONA_BTRXRF_T2R_DELAY_SFT                               24
#define RG_ORIONA_BTRXRF_T2R_DELAY_HI                                29
#define RG_ORIONA_BTRXRF_T2R_DELAY_SZ                                6

#define RG_ORIONA_BTTXDAC_R2T_DELAY_MSK                              0x0000003f
#define RG_ORIONA_BTTXDAC_R2T_DELAY_I_MSK                            0xffffffc0
#define RG_ORIONA_BTTXDAC_R2T_DELAY_SFT                              0
#define RG_ORIONA_BTTXDAC_R2T_DELAY_HI                               5
#define RG_ORIONA_BTTXDAC_R2T_DELAY_SZ                               6

#define RG_ORIONA_BTTXRF_R2T_DELAY_MSK                               0x00003f00
#define RG_ORIONA_BTTXRF_R2T_DELAY_I_MSK                             0xffffc0ff
#define RG_ORIONA_BTTXRF_R2T_DELAY_SFT                               8
#define RG_ORIONA_BTTXRF_R2T_DELAY_HI                                13
#define RG_ORIONA_BTTXRF_R2T_DELAY_SZ                                6

#define RG_ORIONA_BTTXPA_R2T_DELAY_MSK                               0x003f0000
#define RG_ORIONA_BTTXPA_R2T_DELAY_I_MSK                             0xffc0ffff
#define RG_ORIONA_BTTXPA_R2T_DELAY_SFT                               16
#define RG_ORIONA_BTTXPA_R2T_DELAY_HI                                21
#define RG_ORIONA_BTTXPA_R2T_DELAY_SZ                                6

#define RG_ORIONA_BTRXRF_R2T_DELAY_MSK                               0x3f000000
#define RG_ORIONA_BTRXRF_R2T_DELAY_I_MSK                             0xc0ffffff
#define RG_ORIONA_BTRXRF_R2T_DELAY_SFT                               24
#define RG_ORIONA_BTRXRF_R2T_DELAY_HI                                29
#define RG_ORIONA_BTRXRF_R2T_DELAY_SZ                                6

#define RG_ORIONA_BT_SX_T2R_DELAY_MSK                                0x0000000f
#define RG_ORIONA_BT_SX_T2R_DELAY_I_MSK                              0xfffffff0
#define RG_ORIONA_BT_SX_T2R_DELAY_SFT                                0
#define RG_ORIONA_BT_SX_T2R_DELAY_HI                                 3
#define RG_ORIONA_BT_SX_T2R_DELAY_SZ                                 4

#define RG_ORIONA_BT_SX_R2T_DELAY_MSK                                0x00000f00
#define RG_ORIONA_BT_SX_R2T_DELAY_I_MSK                              0xfffff0ff
#define RG_ORIONA_BT_SX_R2T_DELAY_SFT                                8
#define RG_ORIONA_BT_SX_R2T_DELAY_HI                                 11
#define RG_ORIONA_BT_SX_R2T_DELAY_SZ                                 4

#define RG_ORIONA_5G_SX_DELAY_MSK                                    0x0000000f
#define RG_ORIONA_5G_SX_DELAY_I_MSK                                  0xfffffff0
#define RG_ORIONA_5G_SX_DELAY_SFT                                    0
#define RG_ORIONA_5G_SX_DELAY_HI                                     3
#define RG_ORIONA_5G_SX_DELAY_SZ                                     4

#define RG_ORIONA_5G_TXDAC_DELAY_MSK                                 0x000000f0
#define RG_ORIONA_5G_TXDAC_DELAY_I_MSK                               0xffffff0f
#define RG_ORIONA_5G_TXDAC_DELAY_SFT                                 4
#define RG_ORIONA_5G_TXDAC_DELAY_HI                                  7
#define RG_ORIONA_5G_TXDAC_DELAY_SZ                                  4

#define RG_ORIONA_5G_TXRF_DELAY_MSK                                  0x00000f00
#define RG_ORIONA_5G_TXRF_DELAY_I_MSK                                0xfffff0ff
#define RG_ORIONA_5G_TXRF_DELAY_SFT                                  8
#define RG_ORIONA_5G_TXRF_DELAY_HI                                   11
#define RG_ORIONA_5G_TXRF_DELAY_SZ                                   4

#define RG_ORIONA_5G_TXPA_DELAY_MSK                                  0x0000f000
#define RG_ORIONA_5G_TXPA_DELAY_I_MSK                                0xffff0fff
#define RG_ORIONA_5G_TXPA_DELAY_SFT                                  12
#define RG_ORIONA_5G_TXPA_DELAY_HI                                   15
#define RG_ORIONA_5G_TXPA_DELAY_SZ                                   4

#define RG_ORIONA_5G_RXRF_DELAY_MSK                                  0x000f0000
#define RG_ORIONA_5G_RXRF_DELAY_I_MSK                                0xfff0ffff
#define RG_ORIONA_5G_RXRF_DELAY_SFT                                  16
#define RG_ORIONA_5G_RXRF_DELAY_HI                                   19
#define RG_ORIONA_5G_RXRF_DELAY_SZ                                   4

#define RG_ORIONA_5G_TXDAC_T2R_DELAY_MSK                             0x0000003f
#define RG_ORIONA_5G_TXDAC_T2R_DELAY_I_MSK                           0xffffffc0
#define RG_ORIONA_5G_TXDAC_T2R_DELAY_SFT                             0
#define RG_ORIONA_5G_TXDAC_T2R_DELAY_HI                              5
#define RG_ORIONA_5G_TXDAC_T2R_DELAY_SZ                              6

#define RG_ORIONA_5G_TXRF_T2R_DELAY_MSK                              0x00003f00
#define RG_ORIONA_5G_TXRF_T2R_DELAY_I_MSK                            0xffffc0ff
#define RG_ORIONA_5G_TXRF_T2R_DELAY_SFT                              8
#define RG_ORIONA_5G_TXRF_T2R_DELAY_HI                               13
#define RG_ORIONA_5G_TXRF_T2R_DELAY_SZ                               6

#define RG_ORIONA_5G_TXPA_T2R_DELAY_MSK                              0x003f0000
#define RG_ORIONA_5G_TXPA_T2R_DELAY_I_MSK                            0xffc0ffff
#define RG_ORIONA_5G_TXPA_T2R_DELAY_SFT                              16
#define RG_ORIONA_5G_TXPA_T2R_DELAY_HI                               21
#define RG_ORIONA_5G_TXPA_T2R_DELAY_SZ                               6

#define RG_ORIONA_5G_RXRF_T2R_DELAY_MSK                              0x3f000000
#define RG_ORIONA_5G_RXRF_T2R_DELAY_I_MSK                            0xc0ffffff
#define RG_ORIONA_5G_RXRF_T2R_DELAY_SFT                              24
#define RG_ORIONA_5G_RXRF_T2R_DELAY_HI                               29
#define RG_ORIONA_5G_RXRF_T2R_DELAY_SZ                               6

#define RG_ORIONA_5G_TXDAC_R2T_DELAY_MSK                             0x0000003f
#define RG_ORIONA_5G_TXDAC_R2T_DELAY_I_MSK                           0xffffffc0
#define RG_ORIONA_5G_TXDAC_R2T_DELAY_SFT                             0
#define RG_ORIONA_5G_TXDAC_R2T_DELAY_HI                              5
#define RG_ORIONA_5G_TXDAC_R2T_DELAY_SZ                              6

#define RG_ORIONA_5G_TXRF_R2T_DELAY_MSK                              0x00003f00
#define RG_ORIONA_5G_TXRF_R2T_DELAY_I_MSK                            0xffffc0ff
#define RG_ORIONA_5G_TXRF_R2T_DELAY_SFT                              8
#define RG_ORIONA_5G_TXRF_R2T_DELAY_HI                               13
#define RG_ORIONA_5G_TXRF_R2T_DELAY_SZ                               6

#define RG_ORIONA_5G_TXPA_R2T_DELAY_MSK                              0x003f0000
#define RG_ORIONA_5G_TXPA_R2T_DELAY_I_MSK                            0xffc0ffff
#define RG_ORIONA_5G_TXPA_R2T_DELAY_SFT                              16
#define RG_ORIONA_5G_TXPA_R2T_DELAY_HI                               21
#define RG_ORIONA_5G_TXPA_R2T_DELAY_SZ                               6

#define RG_ORIONA_5G_RXRF_R2T_DELAY_MSK                              0x3f000000
#define RG_ORIONA_5G_RXRF_R2T_DELAY_I_MSK                            0xc0ffffff
#define RG_ORIONA_5G_RXRF_R2T_DELAY_SFT                              24
#define RG_ORIONA_5G_RXRF_R2T_DELAY_HI                               29
#define RG_ORIONA_5G_RXRF_R2T_DELAY_SZ                               6

#define RG_ORIONA_WF_2GRX_DCCAL_DELAY_MSK                            0x00000007
#define RG_ORIONA_WF_2GRX_DCCAL_DELAY_I_MSK                          0xfffffff8
#define RG_ORIONA_WF_2GRX_DCCAL_DELAY_SFT                            0
#define RG_ORIONA_WF_2GRX_DCCAL_DELAY_HI                             2
#define RG_ORIONA_WF_2GRX_DCCAL_DELAY_SZ                             3

#define RG_ORIONA_RX_RCCAL_DELAY_MSK                                 0x00000070
#define RG_ORIONA_RX_RCCAL_DELAY_I_MSK                               0xffffff8f
#define RG_ORIONA_RX_RCCAL_DELAY_SFT                                 4
#define RG_ORIONA_RX_RCCAL_DELAY_HI                                  6
#define RG_ORIONA_RX_RCCAL_DELAY_SZ                                  3

#define RG_ORIONA_WF_2GTX_DCCAL_DELAY_MSK                            0x00000700
#define RG_ORIONA_WF_2GTX_DCCAL_DELAY_I_MSK                          0xfffff8ff
#define RG_ORIONA_WF_2GTX_DCCAL_DELAY_SFT                            8
#define RG_ORIONA_WF_2GTX_DCCAL_DELAY_HI                             10
#define RG_ORIONA_WF_2GTX_DCCAL_DELAY_SZ                             3

#define RG_ORIONA_WF_2GTX_IQCAL_DELAY_MSK                            0x00007000
#define RG_ORIONA_WF_2GTX_IQCAL_DELAY_I_MSK                          0xffff8fff
#define RG_ORIONA_WF_2GTX_IQCAL_DELAY_SFT                            12
#define RG_ORIONA_WF_2GTX_IQCAL_DELAY_HI                             14
#define RG_ORIONA_WF_2GTX_IQCAL_DELAY_SZ                             3

#define RG_ORIONA_WF_2GRX_IQCAL_DELAY_MSK                            0x00070000
#define RG_ORIONA_WF_2GRX_IQCAL_DELAY_I_MSK                          0xfff8ffff
#define RG_ORIONA_WF_2GRX_IQCAL_DELAY_SFT                            16
#define RG_ORIONA_WF_2GRX_IQCAL_DELAY_HI                             18
#define RG_ORIONA_WF_2GRX_IQCAL_DELAY_SZ                             3

#define RG_ORIONA_2G_PGAG_RCCAL_MSK                                  0x00780000
#define RG_ORIONA_2G_PGAG_RCCAL_I_MSK                                0xff87ffff
#define RG_ORIONA_2G_PGAG_RCCAL_SFT                                  19
#define RG_ORIONA_2G_PGAG_RCCAL_HI                                   22
#define RG_ORIONA_2G_PGAG_RCCAL_SZ                                   4

#define RG_ORIONA_2G_PGAG_TXCAL_MSK                                  0x0f000000
#define RG_ORIONA_2G_PGAG_TXCAL_I_MSK                                0xf0ffffff
#define RG_ORIONA_2G_PGAG_TXCAL_SFT                                  24
#define RG_ORIONA_2G_PGAG_TXCAL_HI                                   27
#define RG_ORIONA_2G_PGAG_TXCAL_SZ                                   4

#define RG_ORIONA_2G_TX_GAIN_TXCAL_MSK                               0xf0000000
#define RG_ORIONA_2G_TX_GAIN_TXCAL_I_MSK                             0x0fffffff
#define RG_ORIONA_2G_TX_GAIN_TXCAL_SFT                               28
#define RG_ORIONA_2G_TX_GAIN_TXCAL_HI                                31
#define RG_ORIONA_2G_TX_GAIN_TXCAL_SZ                                4

#define RG_ORIONA_2G_RFG_RXIQCAL_MSK                                 0x00000003
#define RG_ORIONA_2G_RFG_RXIQCAL_I_MSK                               0xfffffffc
#define RG_ORIONA_2G_RFG_RXIQCAL_SFT                                 0
#define RG_ORIONA_2G_RFG_RXIQCAL_HI                                  1
#define RG_ORIONA_2G_RFG_RXIQCAL_SZ                                  2

#define RG_ORIONA_2G_PGAG_RXIQCAL_MSK                                0x000000f0
#define RG_ORIONA_2G_PGAG_RXIQCAL_I_MSK                              0xffffff0f
#define RG_ORIONA_2G_PGAG_RXIQCAL_SFT                                4
#define RG_ORIONA_2G_PGAG_RXIQCAL_HI                                 7
#define RG_ORIONA_2G_PGAG_RXIQCAL_SZ                                 4

#define RG_ORIONA_2G_TX_GAIN_RXIQCAL_MSK                             0x00000f00
#define RG_ORIONA_2G_TX_GAIN_RXIQCAL_I_MSK                           0xfffff0ff
#define RG_ORIONA_2G_TX_GAIN_RXIQCAL_SFT                             8
#define RG_ORIONA_2G_TX_GAIN_RXIQCAL_HI                              11
#define RG_ORIONA_2G_TX_GAIN_RXIQCAL_SZ                              4

#define RG_ORIONA_2G_RFG_DPDCAL_MSK                                  0x00003000
#define RG_ORIONA_2G_RFG_DPDCAL_I_MSK                                0xffffcfff
#define RG_ORIONA_2G_RFG_DPDCAL_SFT                                  12
#define RG_ORIONA_2G_RFG_DPDCAL_HI                                   13
#define RG_ORIONA_2G_RFG_DPDCAL_SZ                                   2

#define RG_ORIONA_2G_PGAG_DPDCAL_MSK                                 0x000f0000
#define RG_ORIONA_2G_PGAG_DPDCAL_I_MSK                               0xfff0ffff
#define RG_ORIONA_2G_PGAG_DPDCAL_SFT                                 16
#define RG_ORIONA_2G_PGAG_DPDCAL_HI                                  19
#define RG_ORIONA_2G_PGAG_DPDCAL_SZ                                  4

#define RG_ORIONA_2G_TX_GAIN_DPDCAL_MSK                              0x00f00000
#define RG_ORIONA_2G_TX_GAIN_DPDCAL_I_MSK                            0xff0fffff
#define RG_ORIONA_2G_TX_GAIN_DPDCAL_SFT                              20
#define RG_ORIONA_2G_TX_GAIN_DPDCAL_HI                               23
#define RG_ORIONA_2G_TX_GAIN_DPDCAL_SZ                               4

#define RG_ORIONA_BT_RX_DCCAL_DELAY_MSK                              0x00000007
#define RG_ORIONA_BT_RX_DCCAL_DELAY_I_MSK                            0xfffffff8
#define RG_ORIONA_BT_RX_DCCAL_DELAY_SFT                              0
#define RG_ORIONA_BT_RX_DCCAL_DELAY_HI                               2
#define RG_ORIONA_BT_RX_DCCAL_DELAY_SZ                               3

#define RG_ORIONA_BT_TX_DCCAL_DELAY_MSK                              0x00000700
#define RG_ORIONA_BT_TX_DCCAL_DELAY_I_MSK                            0xfffff8ff
#define RG_ORIONA_BT_TX_DCCAL_DELAY_SFT                              8
#define RG_ORIONA_BT_TX_DCCAL_DELAY_HI                               10
#define RG_ORIONA_BT_TX_DCCAL_DELAY_SZ                               3

#define RG_ORIONA_BT_TX_IQCAL_DELAY_MSK                              0x00007000
#define RG_ORIONA_BT_TX_IQCAL_DELAY_I_MSK                            0xffff8fff
#define RG_ORIONA_BT_TX_IQCAL_DELAY_SFT                              12
#define RG_ORIONA_BT_TX_IQCAL_DELAY_HI                               14
#define RG_ORIONA_BT_TX_IQCAL_DELAY_SZ                               3

#define RG_ORIONA_BT_IQCAL_DELAY_MSK                                 0x00070000
#define RG_ORIONA_BT_IQCAL_DELAY_I_MSK                               0xfff8ffff
#define RG_ORIONA_BT_IQCAL_DELAY_SFT                                 16
#define RG_ORIONA_BT_IQCAL_DELAY_HI                                  18
#define RG_ORIONA_BT_IQCAL_DELAY_SZ                                  3

#define RG_ORIONA_BT_PGAG_TXCAL_MSK                                  0x0f000000
#define RG_ORIONA_BT_PGAG_TXCAL_I_MSK                                0xf0ffffff
#define RG_ORIONA_BT_PGAG_TXCAL_SFT                                  24
#define RG_ORIONA_BT_PGAG_TXCAL_HI                                   27
#define RG_ORIONA_BT_PGAG_TXCAL_SZ                                   4

#define RG_ORIONA_BT_TX_GAIN_TXCAL_MSK                               0xf0000000
#define RG_ORIONA_BT_TX_GAIN_TXCAL_I_MSK                             0x0fffffff
#define RG_ORIONA_BT_TX_GAIN_TXCAL_SFT                               28
#define RG_ORIONA_BT_TX_GAIN_TXCAL_HI                                31
#define RG_ORIONA_BT_TX_GAIN_TXCAL_SZ                                4

#define RG_ORIONA_BT_RFG_RXIQCAL_MSK                                 0x00000003
#define RG_ORIONA_BT_RFG_RXIQCAL_I_MSK                               0xfffffffc
#define RG_ORIONA_BT_RFG_RXIQCAL_SFT                                 0
#define RG_ORIONA_BT_RFG_RXIQCAL_HI                                  1
#define RG_ORIONA_BT_RFG_RXIQCAL_SZ                                  2

#define RG_ORIONA_BT_PGAG_RXIQCAL_MSK                                0x000000f0
#define RG_ORIONA_BT_PGAG_RXIQCAL_I_MSK                              0xffffff0f
#define RG_ORIONA_BT_PGAG_RXIQCAL_SFT                                4
#define RG_ORIONA_BT_PGAG_RXIQCAL_HI                                 7
#define RG_ORIONA_BT_PGAG_RXIQCAL_SZ                                 4

#define RG_ORIONA_BT_TX_GAIN_RXIQCAL_MSK                             0x00000f00
#define RG_ORIONA_BT_TX_GAIN_RXIQCAL_I_MSK                           0xfffff0ff
#define RG_ORIONA_BT_TX_GAIN_RXIQCAL_SFT                             8
#define RG_ORIONA_BT_TX_GAIN_RXIQCAL_HI                              11
#define RG_ORIONA_BT_TX_GAIN_RXIQCAL_SZ                              4

#define RG_ORIONA_WF_5GRX_DCCAL_DELAY_MSK                            0x00000007
#define RG_ORIONA_WF_5GRX_DCCAL_DELAY_I_MSK                          0xfffffff8
#define RG_ORIONA_WF_5GRX_DCCAL_DELAY_SFT                            0
#define RG_ORIONA_WF_5GRX_DCCAL_DELAY_HI                             2
#define RG_ORIONA_WF_5GRX_DCCAL_DELAY_SZ                             3

#define RG_ORIONA_WF_5GTX_DCCAL_DELAY_MSK                            0x00000700
#define RG_ORIONA_WF_5GTX_DCCAL_DELAY_I_MSK                          0xfffff8ff
#define RG_ORIONA_WF_5GTX_DCCAL_DELAY_SFT                            8
#define RG_ORIONA_WF_5GTX_DCCAL_DELAY_HI                             10
#define RG_ORIONA_WF_5GTX_DCCAL_DELAY_SZ                             3

#define RG_ORIONA_WF_5GTX_IQCAL_DELAY_MSK                            0x00007000
#define RG_ORIONA_WF_5GTX_IQCAL_DELAY_I_MSK                          0xffff8fff
#define RG_ORIONA_WF_5GTX_IQCAL_DELAY_SFT                            12
#define RG_ORIONA_WF_5GTX_IQCAL_DELAY_HI                             14
#define RG_ORIONA_WF_5GTX_IQCAL_DELAY_SZ                             3

#define RG_ORIONA_WF_5GRX_IQCAL_DELAY_MSK                            0x00070000
#define RG_ORIONA_WF_5GRX_IQCAL_DELAY_I_MSK                          0xfff8ffff
#define RG_ORIONA_WF_5GRX_IQCAL_DELAY_SFT                            16
#define RG_ORIONA_WF_5GRX_IQCAL_DELAY_HI                             18
#define RG_ORIONA_WF_5GRX_IQCAL_DELAY_SZ                             3

#define RG_ORIONA_5G_PGAG_TXCAL_MSK                                  0x0f000000
#define RG_ORIONA_5G_PGAG_TXCAL_I_MSK                                0xf0ffffff
#define RG_ORIONA_5G_PGAG_TXCAL_SFT                                  24
#define RG_ORIONA_5G_PGAG_TXCAL_HI                                   27
#define RG_ORIONA_5G_PGAG_TXCAL_SZ                                   4

#define RG_ORIONA_5G_TX_GAIN_TXCAL_MSK                               0xf0000000
#define RG_ORIONA_5G_TX_GAIN_TXCAL_I_MSK                             0x0fffffff
#define RG_ORIONA_5G_TX_GAIN_TXCAL_SFT                               28
#define RG_ORIONA_5G_TX_GAIN_TXCAL_HI                                31
#define RG_ORIONA_5G_TX_GAIN_TXCAL_SZ                                4

#define RG_ORIONA_5G_RFG_RXIQCAL_MSK                                 0x00000003
#define RG_ORIONA_5G_RFG_RXIQCAL_I_MSK                               0xfffffffc
#define RG_ORIONA_5G_RFG_RXIQCAL_SFT                                 0
#define RG_ORIONA_5G_RFG_RXIQCAL_HI                                  1
#define RG_ORIONA_5G_RFG_RXIQCAL_SZ                                  2

#define RG_ORIONA_5G_PGAG_RXIQCAL_MSK                                0x000000f0
#define RG_ORIONA_5G_PGAG_RXIQCAL_I_MSK                              0xffffff0f
#define RG_ORIONA_5G_PGAG_RXIQCAL_SFT                                4
#define RG_ORIONA_5G_PGAG_RXIQCAL_HI                                 7
#define RG_ORIONA_5G_PGAG_RXIQCAL_SZ                                 4

#define RG_ORIONA_5G_TX_GAIN_RXIQCAL_MSK                             0x00000f00
#define RG_ORIONA_5G_TX_GAIN_RXIQCAL_I_MSK                           0xfffff0ff
#define RG_ORIONA_5G_TX_GAIN_RXIQCAL_SFT                             8
#define RG_ORIONA_5G_TX_GAIN_RXIQCAL_HI                              11
#define RG_ORIONA_5G_TX_GAIN_RXIQCAL_SZ                              4

#define RG_ORIONA_5G_RFG_DPDCAL_MSK                                  0x00003000
#define RG_ORIONA_5G_RFG_DPDCAL_I_MSK                                0xffffcfff
#define RG_ORIONA_5G_RFG_DPDCAL_SFT                                  12
#define RG_ORIONA_5G_RFG_DPDCAL_HI                                   13
#define RG_ORIONA_5G_RFG_DPDCAL_SZ                                   2

#define RG_ORIONA_5G_PGAG_DPDCAL_MSK                                 0x000f0000
#define RG_ORIONA_5G_PGAG_DPDCAL_I_MSK                               0xfff0ffff
#define RG_ORIONA_5G_PGAG_DPDCAL_SFT                                 16
#define RG_ORIONA_5G_PGAG_DPDCAL_HI                                  19
#define RG_ORIONA_5G_PGAG_DPDCAL_SZ                                  4

#define RG_ORIONA_5G_TX_GAIN_DPDCAL_MSK                              0x00f00000
#define RG_ORIONA_5G_TX_GAIN_DPDCAL_I_MSK                            0xff0fffff
#define RG_ORIONA_5G_TX_GAIN_DPDCAL_SFT                              20
#define RG_ORIONA_5G_TX_GAIN_DPDCAL_HI                               23
#define RG_ORIONA_5G_TX_GAIN_DPDCAL_SZ                               4

#define RG_ORIONA_WF5G_TXLPF_IOFFSET_MSK                             0x0000007f
#define RG_ORIONA_WF5G_TXLPF_IOFFSET_I_MSK                           0xffffff80
#define RG_ORIONA_WF5G_TXLPF_IOFFSET_SFT                             0
#define RG_ORIONA_WF5G_TXLPF_IOFFSET_HI                              6
#define RG_ORIONA_WF5G_TXLPF_IOFFSET_SZ                              7

#define RG_ORIONA_WF5G_TXLPF_QOFFSET_MSK                             0x00007f00
#define RG_ORIONA_WF5G_TXLPF_QOFFSET_I_MSK                           0xffff80ff
#define RG_ORIONA_WF5G_TXLPF_QOFFSET_SFT                             8
#define RG_ORIONA_WF5G_TXLPF_QOFFSET_HI                              14
#define RG_ORIONA_WF5G_TXLPF_QOFFSET_SZ                              7

#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG0_SFT                           0
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG0_HI                            5
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG0_SZ                            6

#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG1_SFT                           6
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG1_HI                            11
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG1_SZ                            6

#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG2_SFT                           12
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG2_HI                            17
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG2_SZ                            6

#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG3_SFT                           18
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG3_HI                            23
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG3_SZ                            6

#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG4_SFT                           24
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG4_HI                            29
#define RG_ORIONA_WF5G_IDACI_TZ0_PGAG4_SZ                            6

#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG0_SFT                           0
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG0_HI                            5
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG0_SZ                            6

#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG1_SFT                           6
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG1_HI                            11
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG1_SZ                            6

#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG2_SFT                           12
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG2_HI                            17
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG2_SZ                            6

#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG3_SFT                           18
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG3_HI                            23
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG3_SZ                            6

#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG4_SFT                           24
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG4_HI                            29
#define RG_ORIONA_WF5G_IDACQ_TZ0_PGAG4_SZ                            6

#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE0_MSK                         0x0000003f
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE0_I_MSK                       0xffffffc0
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE0_SFT                         0
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE0_HI                          5
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE0_SZ                          6

#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE1_MSK                         0x00000fc0
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE1_I_MSK                       0xfffff03f
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE1_SFT                         6
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE1_HI                          11
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE1_SZ                          6

#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE2_MSK                         0x0003f000
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE2_I_MSK                       0xfffc0fff
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE2_SFT                         12
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE2_HI                          17
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE2_SZ                          6

#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE3_MSK                         0x00fc0000
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE3_I_MSK                       0xff03ffff
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE3_SFT                         18
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE3_HI                          23
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE3_SZ                          6

#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE4_MSK                         0x3f000000
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE4_I_MSK                       0xc0ffffff
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE4_SFT                         24
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE4_HI                          29
#define RG_ORIONA_WF5G_IDACI_TZ0_COARSE4_SZ                          6

#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE0_MSK                         0x0000003f
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE0_I_MSK                       0xffffffc0
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE0_SFT                         0
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE0_HI                          5
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE0_SZ                          6

#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE1_MSK                         0x00000fc0
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE1_I_MSK                       0xfffff03f
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE1_SFT                         6
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE1_HI                          11
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE1_SZ                          6

#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE2_MSK                         0x0003f000
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE2_I_MSK                       0xfffc0fff
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE2_SFT                         12
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE2_HI                          17
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE2_SZ                          6

#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE3_MSK                         0x00fc0000
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE3_I_MSK                       0xff03ffff
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE3_SFT                         18
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE3_HI                          23
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE3_SZ                          6

#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE4_MSK                         0x3f000000
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE4_I_MSK                       0xc0ffffff
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE4_SFT                         24
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE4_HI                          29
#define RG_ORIONA_WF5G_IDACQ_TZ0_COARSE4_SZ                          6

#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG0_SFT                           0
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG0_HI                            5
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG0_SZ                            6

#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG1_SFT                           6
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG1_HI                            11
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG1_SZ                            6

#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG2_SFT                           12
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG2_HI                            17
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG2_SZ                            6

#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG3_SFT                           18
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG3_HI                            23
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG3_SZ                            6

#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG4_SFT                           24
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG4_HI                            29
#define RG_ORIONA_WF5G_IDACI_TZ1_PGAG4_SZ                            6

#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG0_MSK                           0x0000003f
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG0_I_MSK                         0xffffffc0
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG0_SFT                           0
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG0_HI                            5
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG0_SZ                            6

#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG1_MSK                           0x00000fc0
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG1_I_MSK                         0xfffff03f
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG1_SFT                           6
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG1_HI                            11
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG1_SZ                            6

#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG2_MSK                           0x0003f000
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG2_I_MSK                         0xfffc0fff
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG2_SFT                           12
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG2_HI                            17
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG2_SZ                            6

#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG3_MSK                           0x00fc0000
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG3_I_MSK                         0xff03ffff
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG3_SFT                           18
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG3_HI                            23
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG3_SZ                            6

#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG4_MSK                           0x3f000000
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG4_I_MSK                         0xc0ffffff
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG4_SFT                           24
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG4_HI                            29
#define RG_ORIONA_WF5G_IDACQ_TZ1_PGAG4_SZ                            6

#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE0_MSK                         0x0000003f
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE0_I_MSK                       0xffffffc0
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE0_SFT                         0
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE0_HI                          5
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE0_SZ                          6

#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE1_MSK                         0x00000fc0
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE1_I_MSK                       0xfffff03f
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE1_SFT                         6
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE1_HI                          11
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE1_SZ                          6

#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE2_MSK                         0x0003f000
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE2_I_MSK                       0xfffc0fff
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE2_SFT                         12
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE2_HI                          17
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE2_SZ                          6

#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE3_MSK                         0x00fc0000
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE3_I_MSK                       0xff03ffff
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE3_SFT                         18
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE3_HI                          23
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE3_SZ                          6

#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE4_MSK                         0x3f000000
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE4_I_MSK                       0xc0ffffff
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE4_SFT                         24
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE4_HI                          29
#define RG_ORIONA_WF5G_IDACI_TZ1_COARSE4_SZ                          6

#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE0_MSK                         0x0000003f
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE0_I_MSK                       0xffffffc0
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE0_SFT                         0
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE0_HI                          5
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE0_SZ                          6

#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE1_MSK                         0x00000fc0
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE1_I_MSK                       0xfffff03f
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE1_SFT                         6
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE1_HI                          11
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE1_SZ                          6

#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE2_MSK                         0x0003f000
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE2_I_MSK                       0xfffc0fff
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE2_SFT                         12
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE2_HI                          17
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE2_SZ                          6

#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE3_MSK                         0x00fc0000
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE3_I_MSK                       0xff03ffff
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE3_SFT                         18
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE3_HI                          23
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE3_SZ                          6

#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE4_MSK                         0x3f000000
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE4_I_MSK                       0xc0ffffff
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE4_SFT                         24
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE4_HI                          29
#define RG_ORIONA_WF5G_IDACQ_TZ1_COARSE4_SZ                          6

#define DB_ORIONA_DA_SXLPA_SUB_SEL_MSK                               0x000000ff
#define DB_ORIONA_DA_SXLPA_SUB_SEL_I_MSK                             0xffffff00
#define DB_ORIONA_DA_SXLPA_SUB_SEL_SFT                               0
#define DB_ORIONA_DA_SXLPA_SUB_SEL_HI                                7
#define DB_ORIONA_DA_SXLPA_SUB_SEL_SZ                                8

#define DB_ORIONA_DA_SXLPA_VCO_ISEL_MSK                              0x00000f00
#define DB_ORIONA_DA_SXLPA_VCO_ISEL_I_MSK                            0xfffff0ff
#define DB_ORIONA_DA_SXLPA_VCO_ISEL_SFT                              8
#define DB_ORIONA_DA_SXLPA_VCO_ISEL_HI                               11
#define DB_ORIONA_DA_SXLPA_VCO_ISEL_SZ                               4

#define DB_ORIONA_DA_SXMIX_SCA_SEL_MSK                               0x0007e000
#define DB_ORIONA_DA_SXMIX_SCA_SEL_I_MSK                             0xfff81fff
#define DB_ORIONA_DA_SXMIX_SCA_SEL_SFT                               13
#define DB_ORIONA_DA_SXMIX_SCA_SEL_HI                                18
#define DB_ORIONA_DA_SXMIX_SCA_SEL_SZ                                6

#define DB_ORIONA_DA_SXMIX_GMSEL_MSK                                 0x00180000
#define DB_ORIONA_DA_SXMIX_GMSEL_I_MSK                               0xffe7ffff
#define DB_ORIONA_DA_SXMIX_GMSEL_SFT                                 19
#define DB_ORIONA_DA_SXMIX_GMSEL_HI                                  20
#define DB_ORIONA_DA_SXMIX_GMSEL_SZ                                  2

#define DB_ORIONA_DA_SXREP_SCA_SEL_MSK                               0x07e00000
#define DB_ORIONA_DA_SXREP_SCA_SEL_I_MSK                             0xf81fffff
#define DB_ORIONA_DA_SXREP_SCA_SEL_SFT                               21
#define DB_ORIONA_DA_SXREP_SCA_SEL_HI                                26
#define DB_ORIONA_DA_SXREP_SCA_SEL_SZ                                6

#define DB_ORIONA_DA_SXREP_CSSEL_MSK                                 0x18000000
#define DB_ORIONA_DA_SXREP_CSSEL_I_MSK                               0xe7ffffff
#define DB_ORIONA_DA_SXREP_CSSEL_SFT                                 27
#define DB_ORIONA_DA_SXREP_CSSEL_HI                                  28
#define DB_ORIONA_DA_SXREP_CSSEL_SZ                                  2

#define DB_ORIONA_SX_AAC_COMPOUT_MSK                                 0x20000000
#define DB_ORIONA_SX_AAC_COMPOUT_I_MSK                               0xdfffffff
#define DB_ORIONA_SX_AAC_COMPOUT_SFT                                 29
#define DB_ORIONA_SX_AAC_COMPOUT_HI                                  29
#define DB_ORIONA_SX_AAC_COMPOUT_SZ                                  1

#define DB_ORIONA_SX_TTL_VT_DET_MSK                                  0xc0000000
#define DB_ORIONA_SX_TTL_VT_DET_I_MSK                                0x3fffffff
#define DB_ORIONA_SX_TTL_VT_DET_SFT                                  30
#define DB_ORIONA_SX_TTL_VT_DET_HI                                   31
#define DB_ORIONA_SX_TTL_VT_DET_SZ                                   2

#define DB_ORIONA_SXMIX_SCA_SEL_A1_MSK                               0x0000003f
#define DB_ORIONA_SXMIX_SCA_SEL_A1_I_MSK                             0xffffffc0
#define DB_ORIONA_SXMIX_SCA_SEL_A1_SFT                               0
#define DB_ORIONA_SXMIX_SCA_SEL_A1_HI                                5
#define DB_ORIONA_SXMIX_SCA_SEL_A1_SZ                                6

#define DB_ORIONA_SXMIX_SCA_SEL_A2_MSK                               0x00001f80
#define DB_ORIONA_SXMIX_SCA_SEL_A2_I_MSK                             0xffffe07f
#define DB_ORIONA_SXMIX_SCA_SEL_A2_SFT                               7
#define DB_ORIONA_SXMIX_SCA_SEL_A2_HI                                12
#define DB_ORIONA_SXMIX_SCA_SEL_A2_SZ                                6

#define DB_ORIONA_SXREP_SCA_SEL_B1_MSK                               0x000fc000
#define DB_ORIONA_SXREP_SCA_SEL_B1_I_MSK                             0xfff03fff
#define DB_ORIONA_SXREP_SCA_SEL_B1_SFT                               14
#define DB_ORIONA_SXREP_SCA_SEL_B1_HI                                19
#define DB_ORIONA_SXREP_SCA_SEL_B1_SZ                                6

#define DB_ORIONA_SXREP_SCA_SEL_B2_MSK                               0x07e00000
#define DB_ORIONA_SXREP_SCA_SEL_B2_I_MSK                             0xf81fffff
#define DB_ORIONA_SXREP_SCA_SEL_B2_SFT                               21
#define DB_ORIONA_SXREP_SCA_SEL_B2_HI                                26
#define DB_ORIONA_SXREP_SCA_SEL_B2_SZ                                6

#define DB_ORIONA_SXLPA_SBCAL_NCOUNT_MSK                             0x0000ffff
#define DB_ORIONA_SXLPA_SBCAL_NCOUNT_I_MSK                           0xffff0000
#define DB_ORIONA_SXLPA_SBCAL_NCOUNT_SFT                             0
#define DB_ORIONA_SXLPA_SBCAL_NCOUNT_HI                              15
#define DB_ORIONA_SXLPA_SBCAL_NCOUNT_SZ                              16

#define DB_ORIONA_SXLPA_SBCAL_NTARGET_MSK                            0xffff0000
#define DB_ORIONA_SXLPA_SBCAL_NTARGET_I_MSK                          0x0000ffff
#define DB_ORIONA_SXLPA_SBCAL_NTARGET_SFT                            16
#define DB_ORIONA_SXLPA_SBCAL_NTARGET_HI                             31
#define DB_ORIONA_SXLPA_SBCAL_NTARGET_SZ                             16

#define DB_ORIONA_SXLPB_SBCAL_NCOUNT_MSK                             0x0000ffff
#define DB_ORIONA_SXLPB_SBCAL_NCOUNT_I_MSK                           0xffff0000
#define DB_ORIONA_SXLPB_SBCAL_NCOUNT_SFT                             0
#define DB_ORIONA_SXLPB_SBCAL_NCOUNT_HI                              15
#define DB_ORIONA_SXLPB_SBCAL_NCOUNT_SZ                              16

#define DB_ORIONA_SXLPB_SBCAL_NTARGET_MSK                            0xffff0000
#define DB_ORIONA_SXLPB_SBCAL_NTARGET_I_MSK                          0x0000ffff
#define DB_ORIONA_SXLPB_SBCAL_NTARGET_SFT                            16
#define DB_ORIONA_SXLPB_SBCAL_NTARGET_HI                             31
#define DB_ORIONA_SXLPB_SBCAL_NTARGET_SZ                             16

#define DB_ORIONA_DA_SXLPB_SUB_SEL_MSK                               0x000000ff
#define DB_ORIONA_DA_SXLPB_SUB_SEL_I_MSK                             0xffffff00
#define DB_ORIONA_DA_SXLPB_SUB_SEL_SFT                               0
#define DB_ORIONA_DA_SXLPB_SUB_SEL_HI                                7
#define DB_ORIONA_DA_SXLPB_SUB_SEL_SZ                                8

#define DB_ORIONA_DA_SXLPB_VCO_ISEL_MSK                              0x00000f00
#define DB_ORIONA_DA_SXLPB_VCO_ISEL_I_MSK                            0xfffff0ff
#define DB_ORIONA_DA_SXLPB_VCO_ISEL_SFT                              8
#define DB_ORIONA_DA_SXLPB_VCO_ISEL_HI                               11
#define DB_ORIONA_DA_SXLPB_VCO_ISEL_SZ                               4

#define DB_ORIONA_AD_ADC_I_OUT_MSK                                   0x000003ff
#define DB_ORIONA_AD_ADC_I_OUT_I_MSK                                 0xfffffc00
#define DB_ORIONA_AD_ADC_I_OUT_SFT                                   0
#define DB_ORIONA_AD_ADC_I_OUT_HI                                    9
#define DB_ORIONA_AD_ADC_I_OUT_SZ                                    10

#define DB_ORIONA_AD_ADC_Q_OUT_MSK                                   0x000ffc00
#define DB_ORIONA_AD_ADC_Q_OUT_I_MSK                                 0xfff003ff
#define DB_ORIONA_AD_ADC_Q_OUT_SFT                                   10
#define DB_ORIONA_AD_ADC_Q_OUT_HI                                    19
#define DB_ORIONA_AD_ADC_Q_OUT_SZ                                    10

#define DB_ORIONA_AD_SARADC_DOUT_MSK                                 0x07e00000
#define DB_ORIONA_AD_SARADC_DOUT_I_MSK                               0xf81fffff
#define DB_ORIONA_AD_SARADC_DOUT_SFT                                 21
#define DB_ORIONA_AD_SARADC_DOUT_HI                                  26
#define DB_ORIONA_AD_SARADC_DOUT_SZ                                  6

#define DB_ORIONA_AD_SARADC_DOUT_AVG_MSK                             0xf0000000
#define DB_ORIONA_AD_SARADC_DOUT_AVG_I_MSK                           0x0fffffff
#define DB_ORIONA_AD_SARADC_DOUT_AVG_SFT                             28
#define DB_ORIONA_AD_SARADC_DOUT_AVG_HI                              31
#define DB_ORIONA_AD_SARADC_DOUT_AVG_SZ                              4

#define RG_ORIONA_NFRAC_DELTA_MSK                                    0x00ffffff
#define RG_ORIONA_NFRAC_DELTA_I_MSK                                  0xff000000
#define RG_ORIONA_NFRAC_DELTA_SFT                                    0
#define RG_ORIONA_NFRAC_DELTA_HI                                     23
#define RG_ORIONA_NFRAC_DELTA_SZ                                     24

#define RG_ORIONA_RX_AGC_MSK                                         0x01000000
#define RG_ORIONA_RX_AGC_I_MSK                                       0xfeffffff
#define RG_ORIONA_RX_AGC_SFT                                         24
#define RG_ORIONA_RX_AGC_HI                                          24
#define RG_ORIONA_RX_AGC_SZ                                          1

#define RG_ORIONA_RF_CLK_SEL_MSK                                     0x80000000
#define RG_ORIONA_RF_CLK_SEL_I_MSK                                   0x7fffffff
#define RG_ORIONA_RF_CLK_SEL_SFT                                     31
#define RG_ORIONA_RF_CLK_SEL_HI                                      31
#define RG_ORIONA_RF_CLK_SEL_SZ                                      1

#define RG_ORIONA_RX_IQ_ALPHA_MSK                                    0x0000001f
#define RG_ORIONA_RX_IQ_ALPHA_I_MSK                                  0xffffffe0
#define RG_ORIONA_RX_IQ_ALPHA_SFT                                    0
#define RG_ORIONA_RX_IQ_ALPHA_HI                                     4
#define RG_ORIONA_RX_IQ_ALPHA_SZ                                     5

#define RG_ORIONA_RX_IQ_THETA_MSK                                    0x00001f00
#define RG_ORIONA_RX_IQ_THETA_I_MSK                                  0xffffe0ff
#define RG_ORIONA_RX_IQ_THETA_SFT                                    8
#define RG_ORIONA_RX_IQ_THETA_HI                                     12
#define RG_ORIONA_RX_IQ_THETA_SZ                                     5

#define RG_ORIONA_RX_IQ_MANUAL_MSK                                   0x00010000
#define RG_ORIONA_RX_IQ_MANUAL_I_MSK                                 0xfffeffff
#define RG_ORIONA_RX_IQ_MANUAL_SFT                                   16
#define RG_ORIONA_RX_IQ_MANUAL_HI                                    16
#define RG_ORIONA_RX_IQ_MANUAL_SZ                                    1

#define RG_ORIONA_RXIQ_NOSHRK_MSK                                    0x00020000
#define RG_ORIONA_RXIQ_NOSHRK_I_MSK                                  0xfffdffff
#define RG_ORIONA_RXIQ_NOSHRK_SFT                                    17
#define RG_ORIONA_RXIQ_NOSHRK_HI                                     17
#define RG_ORIONA_RXIQ_NOSHRK_SZ                                     1

#define RG_ORIONA_DAC_CLK_SEL_MSK                                    0x00000001
#define RG_ORIONA_DAC_CLK_SEL_I_MSK                                  0xfffffffe
#define RG_ORIONA_DAC_CLK_SEL_SFT                                    0
#define RG_ORIONA_DAC_CLK_SEL_HI                                     0
#define RG_ORIONA_DAC_CLK_SEL_SZ                                     1

#define RG_ORIONA_DAC_PATH_SEL_MSK                                   0x0000000c
#define RG_ORIONA_DAC_PATH_SEL_I_MSK                                 0xfffffff3
#define RG_ORIONA_DAC_PATH_SEL_SFT                                   2
#define RG_ORIONA_DAC_PATH_SEL_HI                                    3
#define RG_ORIONA_DAC_PATH_SEL_SZ                                    2

#define RG_ORIONA_DAC_CLK_INV_MSK                                    0x00000010
#define RG_ORIONA_DAC_CLK_INV_I_MSK                                  0xffffffef
#define RG_ORIONA_DAC_CLK_INV_SFT                                    4
#define RG_ORIONA_DAC_CLK_INV_HI                                     4
#define RG_ORIONA_DAC_CLK_INV_SZ                                     1

#define RG_ORIONA_BB_SIG_EN_MSK                                      0x00000020
#define RG_ORIONA_BB_SIG_EN_I_MSK                                    0xffffffdf
#define RG_ORIONA_BB_SIG_EN_SFT                                      5
#define RG_ORIONA_BB_SIG_EN_HI                                       5
#define RG_ORIONA_BB_SIG_EN_SZ                                       1

#define RG_ORIONA_TX_UP8X_MAN_EN_MSK                                 0x00000100
#define RG_ORIONA_TX_UP8X_MAN_EN_I_MSK                               0xfffffeff
#define RG_ORIONA_TX_UP8X_MAN_EN_SFT                                 8
#define RG_ORIONA_TX_UP8X_MAN_EN_HI                                  8
#define RG_ORIONA_TX_UP8X_MAN_EN_SZ                                  1

#define RG_ORIONA_DIS_DAC_OFFSET_MSK                                 0x00001000
#define RG_ORIONA_DIS_DAC_OFFSET_I_MSK                               0xffffefff
#define RG_ORIONA_DIS_DAC_OFFSET_SFT                                 12
#define RG_ORIONA_DIS_DAC_OFFSET_HI                                  12
#define RG_ORIONA_DIS_DAC_OFFSET_SZ                                  1

#define RG_ORIONA_WIFI_RX_ADC_ON_MSK                                 0x00040000
#define RG_ORIONA_WIFI_RX_ADC_ON_I_MSK                               0xfffbffff
#define RG_ORIONA_WIFI_RX_ADC_ON_SFT                                 18
#define RG_ORIONA_WIFI_RX_ADC_ON_HI                                  18
#define RG_ORIONA_WIFI_RX_ADC_ON_SZ                                  1

#define RG_ORIONA_BT_RX_ADC_ON_MSK                                   0x00080000
#define RG_ORIONA_BT_RX_ADC_ON_I_MSK                                 0xfff7ffff
#define RG_ORIONA_BT_RX_ADC_ON_SFT                                   19
#define RG_ORIONA_BT_RX_ADC_ON_HI                                    19
#define RG_ORIONA_BT_RX_ADC_ON_SZ                                    1

#define RG_ORIONA_RX_RSSIADC_TH_MSK                                  0x00f00000
#define RG_ORIONA_RX_RSSIADC_TH_I_MSK                                0xff0fffff
#define RG_ORIONA_RX_RSSIADC_TH_SFT                                  20
#define RG_ORIONA_RX_RSSIADC_TH_HI                                   23
#define RG_ORIONA_RX_RSSIADC_TH_SZ                                   4

#define RG_ORIONA_ADC_PATH_MSK                                       0x01000000
#define RG_ORIONA_ADC_PATH_I_MSK                                     0xfeffffff
#define RG_ORIONA_ADC_PATH_SFT                                       24
#define RG_ORIONA_ADC_PATH_HI                                        24
#define RG_ORIONA_ADC_PATH_SZ                                        1

#define RG_ORIONA_RSSI_EDGE_SEL_MSK                                  0x04000000
#define RG_ORIONA_RSSI_EDGE_SEL_I_MSK                                0xfbffffff
#define RG_ORIONA_RSSI_EDGE_SEL_SFT                                  26
#define RG_ORIONA_RSSI_EDGE_SEL_HI                                   26
#define RG_ORIONA_RSSI_EDGE_SEL_SZ                                   1

#define RG_ORIONA_ADC_EDGE_SEL_MSK                                   0x08000000
#define RG_ORIONA_ADC_EDGE_SEL_I_MSK                                 0xf7ffffff
#define RG_ORIONA_ADC_EDGE_SEL_SFT                                   27
#define RG_ORIONA_ADC_EDGE_SEL_HI                                    27
#define RG_ORIONA_ADC_EDGE_SEL_SZ                                    1

#define RG_ORIONA_Q_INV_MSK                                          0x10000000
#define RG_ORIONA_Q_INV_I_MSK                                        0xefffffff
#define RG_ORIONA_Q_INV_SFT                                          28
#define RG_ORIONA_Q_INV_HI                                           28
#define RG_ORIONA_Q_INV_SZ                                           1

#define RG_ORIONA_I_INV_MSK                                          0x20000000
#define RG_ORIONA_I_INV_I_MSK                                        0xdfffffff
#define RG_ORIONA_I_INV_SFT                                          29
#define RG_ORIONA_I_INV_HI                                           29
#define RG_ORIONA_I_INV_SZ                                           1

#define RG_ORIONA_IQ_SWAP_MSK                                        0x40000000
#define RG_ORIONA_IQ_SWAP_I_MSK                                      0xbfffffff
#define RG_ORIONA_IQ_SWAP_SFT                                        30
#define RG_ORIONA_IQ_SWAP_HI                                         30
#define RG_ORIONA_IQ_SWAP_SZ                                         1

#define RG_ORIONA_SIGN_SWAP_MSK                                      0x80000000
#define RG_ORIONA_SIGN_SWAP_I_MSK                                    0x7fffffff
#define RG_ORIONA_SIGN_SWAP_SFT                                      31
#define RG_ORIONA_SIGN_SWAP_HI                                       31
#define RG_ORIONA_SIGN_SWAP_SZ                                       1

#define RG_ORIONA_TX_IQ_ALPHA_MSK                                    0x0000001f
#define RG_ORIONA_TX_IQ_ALPHA_I_MSK                                  0xffffffe0
#define RG_ORIONA_TX_IQ_ALPHA_SFT                                    0
#define RG_ORIONA_TX_IQ_ALPHA_HI                                     4
#define RG_ORIONA_TX_IQ_ALPHA_SZ                                     5

#define RG_ORIONA_TX_IQ_THETA_MSK                                    0x00001f00
#define RG_ORIONA_TX_IQ_THETA_I_MSK                                  0xffffe0ff
#define RG_ORIONA_TX_IQ_THETA_SFT                                    8
#define RG_ORIONA_TX_IQ_THETA_HI                                     12
#define RG_ORIONA_TX_IQ_THETA_SZ                                     5

#define RG_ORIONA_TX_IQ_MANUAL_MSK                                   0x00010000
#define RG_ORIONA_TX_IQ_MANUAL_I_MSK                                 0xfffeffff
#define RG_ORIONA_TX_IQ_MANUAL_SFT                                   16
#define RG_ORIONA_TX_IQ_MANUAL_HI                                    16
#define RG_ORIONA_TX_IQ_MANUAL_SZ                                    1

#define RG_ORIONA_TXIQ_NOSHRK_MSK                                    0x00020000
#define RG_ORIONA_TXIQ_NOSHRK_I_MSK                                  0xfffdffff
#define RG_ORIONA_TXIQ_NOSHRK_SFT                                    17
#define RG_ORIONA_TXIQ_NOSHRK_HI                                     17
#define RG_ORIONA_TXIQ_NOSHRK_SZ                                     1

#define RG_ORIONA_TX_FREQ_OFFSET_MSK                                 0x0000ffff
#define RG_ORIONA_TX_FREQ_OFFSET_I_MSK                               0xffff0000
#define RG_ORIONA_TX_FREQ_OFFSET_SFT                                 0
#define RG_ORIONA_TX_FREQ_OFFSET_HI                                  15
#define RG_ORIONA_TX_FREQ_OFFSET_SZ                                  16

#define RG_ORIONA_TONE_SCALE_MSK                                     0x01ff0000
#define RG_ORIONA_TONE_SCALE_I_MSK                                   0xfe00ffff
#define RG_ORIONA_TONE_SCALE_SFT                                     16
#define RG_ORIONA_TONE_SCALE_HI                                      24
#define RG_ORIONA_TONE_SCALE_SZ                                      9

#define RG_ORIONA_TONE_GEN_EN_MSK                                    0x04000000
#define RG_ORIONA_TONE_GEN_EN_I_MSK                                  0xfbffffff
#define RG_ORIONA_TONE_GEN_EN_SFT                                    26
#define RG_ORIONA_TONE_GEN_EN_HI                                     26
#define RG_ORIONA_TONE_GEN_EN_SZ                                     1

#define RG_ORIONA_DAC_DC_Q_MSK                                       0x000003ff
#define RG_ORIONA_DAC_DC_Q_I_MSK                                     0xfffffc00
#define RG_ORIONA_DAC_DC_Q_SFT                                       0
#define RG_ORIONA_DAC_DC_Q_HI                                        9
#define RG_ORIONA_DAC_DC_Q_SZ                                        10

#define RG_ORIONA_DAC_DC_I_MSK                                       0x03ff0000
#define RG_ORIONA_DAC_DC_I_I_MSK                                     0xfc00ffff
#define RG_ORIONA_DAC_DC_I_SFT                                       16
#define RG_ORIONA_DAC_DC_I_HI                                        25
#define RG_ORIONA_DAC_DC_I_SZ                                        10

#define RG_ORIONA_DAC_Q_SET_MSK                                      0x000003ff
#define RG_ORIONA_DAC_Q_SET_I_MSK                                    0xfffffc00
#define RG_ORIONA_DAC_Q_SET_SFT                                      0
#define RG_ORIONA_DAC_Q_SET_HI                                       9
#define RG_ORIONA_DAC_Q_SET_SZ                                       10

#define RG_ORIONA_DAC_MAN_Q_EN_MSK                                   0x00001000
#define RG_ORIONA_DAC_MAN_Q_EN_I_MSK                                 0xffffefff
#define RG_ORIONA_DAC_MAN_Q_EN_SFT                                   12
#define RG_ORIONA_DAC_MAN_Q_EN_HI                                    12
#define RG_ORIONA_DAC_MAN_Q_EN_SZ                                    1

#define RG_ORIONA_DAC_I_SET_MSK                                      0x03ff0000
#define RG_ORIONA_DAC_I_SET_I_MSK                                    0xfc00ffff
#define RG_ORIONA_DAC_I_SET_SFT                                      16
#define RG_ORIONA_DAC_I_SET_HI                                       25
#define RG_ORIONA_DAC_I_SET_SZ                                       10

#define RG_ORIONA_DAC_MAN_I_EN_MSK                                   0x10000000
#define RG_ORIONA_DAC_MAN_I_EN_I_MSK                                 0xefffffff
#define RG_ORIONA_DAC_MAN_I_EN_SFT                                   28
#define RG_ORIONA_DAC_MAN_I_EN_HI                                    28
#define RG_ORIONA_DAC_MAN_I_EN_SZ                                    1

#define RG_ORIONA_RX_DDC_RATE_MSK                                    0x0000003f
#define RG_ORIONA_RX_DDC_RATE_I_MSK                                  0xffffffc0
#define RG_ORIONA_RX_DDC_RATE_SFT                                    0
#define RG_ORIONA_RX_DDC_RATE_HI                                     5
#define RG_ORIONA_RX_DDC_RATE_SZ                                     6

#define RG_ORIONA_RF_CAL_RX_DDC_RATE_MSK                             0x00003f00
#define RG_ORIONA_RF_CAL_RX_DDC_RATE_I_MSK                           0xffffc0ff
#define RG_ORIONA_RF_CAL_RX_DDC_RATE_SFT                             8
#define RG_ORIONA_RF_CAL_RX_DDC_RATE_HI                              13
#define RG_ORIONA_RF_CAL_RX_DDC_RATE_SZ                              6

#define RG_ORIONA_RSSI_SAMP_PHASE_MSK                                0x00000007
#define RG_ORIONA_RSSI_SAMP_PHASE_I_MSK                              0xfffffff8
#define RG_ORIONA_RSSI_SAMP_PHASE_SFT                                0
#define RG_ORIONA_RSSI_SAMP_PHASE_HI                                 2
#define RG_ORIONA_RSSI_SAMP_PHASE_SZ                                 3

#define RG_ORIONA_PKT_IFS_TIME_MSK                                   0x00003fff
#define RG_ORIONA_PKT_IFS_TIME_I_MSK                                 0xffffc000
#define RG_ORIONA_PKT_IFS_TIME_SFT                                   0
#define RG_ORIONA_PKT_IFS_TIME_HI                                    13
#define RG_ORIONA_PKT_IFS_TIME_SZ                                    14

#define RG_ORIONA_PKT_RX_ADC_LOG_START_MSK                           0x00010000
#define RG_ORIONA_PKT_RX_ADC_LOG_START_I_MSK                         0xfffeffff
#define RG_ORIONA_PKT_RX_ADC_LOG_START_SFT                           16
#define RG_ORIONA_PKT_RX_ADC_LOG_START_HI                            16
#define RG_ORIONA_PKT_RX_ADC_LOG_START_SZ                            1

#define RG_ORIONA_PKT_BY_SPI_MSK                                     0x00040000
#define RG_ORIONA_PKT_BY_SPI_I_MSK                                   0xfffbffff
#define RG_ORIONA_PKT_BY_SPI_SFT                                     18
#define RG_ORIONA_PKT_BY_SPI_HI                                      18
#define RG_ORIONA_PKT_BY_SPI_SZ                                      1

#define RG_ORIONA_PKT_TYPE_MSK                                       0x00080000
#define RG_ORIONA_PKT_TYPE_I_MSK                                     0xfff7ffff
#define RG_ORIONA_PKT_TYPE_SFT                                       19
#define RG_ORIONA_PKT_TYPE_HI                                        19
#define RG_ORIONA_PKT_TYPE_SZ                                        1

#define RG_ORIONA_PKT_FUNC_CTRL_MSK                                  0x00700000
#define RG_ORIONA_PKT_FUNC_CTRL_I_MSK                                0xff8fffff
#define RG_ORIONA_PKT_FUNC_CTRL_SFT                                  20
#define RG_ORIONA_PKT_FUNC_CTRL_HI                                   22
#define RG_ORIONA_PKT_FUNC_CTRL_SZ                                   3

#define RG_ORIONA_PKT_RX_ADC_LOG_RATE_MSK                            0x07000000
#define RG_ORIONA_PKT_RX_ADC_LOG_RATE_I_MSK                          0xf8ffffff
#define RG_ORIONA_PKT_RX_ADC_LOG_RATE_SFT                            24
#define RG_ORIONA_PKT_RX_ADC_LOG_RATE_HI                             26
#define RG_ORIONA_PKT_RX_ADC_LOG_RATE_SZ                             3

#define RG_ORIONA_BB_PATTERN_SEL_MSK                                 0x70000000
#define RG_ORIONA_BB_PATTERN_SEL_I_MSK                               0x8fffffff
#define RG_ORIONA_BB_PATTERN_SEL_SFT                                 28
#define RG_ORIONA_BB_PATTERN_SEL_HI                                  30
#define RG_ORIONA_BB_PATTERN_SEL_SZ                                  3

#define RG_ORIONA_TX_DAC_PLAY_END_ADDR_MSK                           0x0000ffff
#define RG_ORIONA_TX_DAC_PLAY_END_ADDR_I_MSK                         0xffff0000
#define RG_ORIONA_TX_DAC_PLAY_END_ADDR_SFT                           0
#define RG_ORIONA_TX_DAC_PLAY_END_ADDR_HI                            15
#define RG_ORIONA_TX_DAC_PLAY_END_ADDR_SZ                            16

#define RG_ORIONA_TX_DAC_RAMP_DOWN_MSK                               0x03ff0000
#define RG_ORIONA_TX_DAC_RAMP_DOWN_I_MSK                             0xfc00ffff
#define RG_ORIONA_TX_DAC_RAMP_DOWN_SFT                               16
#define RG_ORIONA_TX_DAC_RAMP_DOWN_HI                                25
#define RG_ORIONA_TX_DAC_RAMP_DOWN_SZ                                10

#define RG_ORIONA_PKT_TX_DAC_PLAY_START_MSK                          0x10000000
#define RG_ORIONA_PKT_TX_DAC_PLAY_START_I_MSK                        0xefffffff
#define RG_ORIONA_PKT_TX_DAC_PLAY_START_SFT                          28
#define RG_ORIONA_PKT_TX_DAC_PLAY_START_HI                           28
#define RG_ORIONA_PKT_TX_DAC_PLAY_START_SZ                           1

#define RO_ORIONA_PRE_DC_DONE_MSK                                    0x00008000
#define RO_ORIONA_PRE_DC_DONE_I_MSK                                  0xffff7fff
#define RO_ORIONA_PRE_DC_DONE_SFT                                    15
#define RO_ORIONA_PRE_DC_DONE_HI                                     15
#define RO_ORIONA_PRE_DC_DONE_SZ                                     1

#define RO_ORIONA_BT_RXIQ_DONE_MSK                                   0x00010000
#define RO_ORIONA_BT_RXIQ_DONE_I_MSK                                 0xfffeffff
#define RO_ORIONA_BT_RXIQ_DONE_SFT                                   16
#define RO_ORIONA_BT_RXIQ_DONE_HI                                    16
#define RO_ORIONA_BT_RXIQ_DONE_SZ                                    1

#define RO_ORIONA_WF5G_RXIQ_DONE_MSK                                 0x00020000
#define RO_ORIONA_WF5G_RXIQ_DONE_I_MSK                               0xfffdffff
#define RO_ORIONA_WF5G_RXIQ_DONE_SFT                                 17
#define RO_ORIONA_WF5G_RXIQ_DONE_HI                                  17
#define RO_ORIONA_WF5G_RXIQ_DONE_SZ                                  1

#define RO_ORIONA_WF2G_RXIQ_DONE_MSK                                 0x00040000
#define RO_ORIONA_WF2G_RXIQ_DONE_I_MSK                               0xfffbffff
#define RO_ORIONA_WF2G_RXIQ_DONE_SFT                                 18
#define RO_ORIONA_WF2G_RXIQ_DONE_HI                                  18
#define RO_ORIONA_WF2G_RXIQ_DONE_SZ                                  1

#define RO_ORIONA_WF5G_TXIQ_DONE_MSK                                 0x00080000
#define RO_ORIONA_WF5G_TXIQ_DONE_I_MSK                               0xfff7ffff
#define RO_ORIONA_WF5G_TXIQ_DONE_SFT                                 19
#define RO_ORIONA_WF5G_TXIQ_DONE_HI                                  19
#define RO_ORIONA_WF5G_TXIQ_DONE_SZ                                  1

#define RO_ORIONA_WF5G_TXDC_DONE_MSK                                 0x00100000
#define RO_ORIONA_WF5G_TXDC_DONE_I_MSK                               0xffefffff
#define RO_ORIONA_WF5G_TXDC_DONE_SFT                                 20
#define RO_ORIONA_WF5G_TXDC_DONE_HI                                  20
#define RO_ORIONA_WF5G_TXDC_DONE_SZ                                  1

#define RO_ORIONA_BT_TXIQ_DONE_MSK                                   0x00200000
#define RO_ORIONA_BT_TXIQ_DONE_I_MSK                                 0xffdfffff
#define RO_ORIONA_BT_TXIQ_DONE_SFT                                   21
#define RO_ORIONA_BT_TXIQ_DONE_HI                                    21
#define RO_ORIONA_BT_TXIQ_DONE_SZ                                    1

#define RO_ORIONA_BT_TXDC_DONE_MSK                                   0x00400000
#define RO_ORIONA_BT_TXDC_DONE_I_MSK                                 0xffbfffff
#define RO_ORIONA_BT_TXDC_DONE_SFT                                   22
#define RO_ORIONA_BT_TXDC_DONE_HI                                    22
#define RO_ORIONA_BT_TXDC_DONE_SZ                                    1

#define RO_ORIONA_WF2G_TXIQ_DONE_MSK                                 0x00800000
#define RO_ORIONA_WF2G_TXIQ_DONE_I_MSK                               0xff7fffff
#define RO_ORIONA_WF2G_TXIQ_DONE_SFT                                 23
#define RO_ORIONA_WF2G_TXIQ_DONE_HI                                  23
#define RO_ORIONA_WF2G_TXIQ_DONE_SZ                                  1

#define RO_ORIONA_WF2G_TXDC_DONE_MSK                                 0x01000000
#define RO_ORIONA_WF2G_TXDC_DONE_I_MSK                               0xfeffffff
#define RO_ORIONA_WF2G_TXDC_DONE_SFT                                 24
#define RO_ORIONA_WF2G_TXDC_DONE_HI                                  24
#define RO_ORIONA_WF2G_TXDC_DONE_SZ                                  1

#define RO_ORIONA_BW40_RCCAL_DONE_MSK                                0x02000000
#define RO_ORIONA_BW40_RCCAL_DONE_I_MSK                              0xfdffffff
#define RO_ORIONA_BW40_RCCAL_DONE_SFT                                25
#define RO_ORIONA_BW40_RCCAL_DONE_HI                                 25
#define RO_ORIONA_BW40_RCCAL_DONE_SZ                                 1

#define RO_ORIONA_BW80_RCCAL_DONE_MSK                                0x04000000
#define RO_ORIONA_BW80_RCCAL_DONE_I_MSK                              0xfbffffff
#define RO_ORIONA_BW80_RCCAL_DONE_SFT                                26
#define RO_ORIONA_BW80_RCCAL_DONE_HI                                 26
#define RO_ORIONA_BW80_RCCAL_DONE_SZ                                 1

#define RO_ORIONA_BW20_RCCAL_DONE_MSK                                0x08000000
#define RO_ORIONA_BW20_RCCAL_DONE_I_MSK                              0xf7ffffff
#define RO_ORIONA_BW20_RCCAL_DONE_SFT                                27
#define RO_ORIONA_BW20_RCCAL_DONE_HI                                 27
#define RO_ORIONA_BW20_RCCAL_DONE_SZ                                 1

#define RO_ORIONA_BT2M_DCCAL_DONE_MSK                                0x10000000
#define RO_ORIONA_BT2M_DCCAL_DONE_I_MSK                              0xefffffff
#define RO_ORIONA_BT2M_DCCAL_DONE_SFT                                28
#define RO_ORIONA_BT2M_DCCAL_DONE_HI                                 28
#define RO_ORIONA_BT2M_DCCAL_DONE_SZ                                 1

#define RO_ORIONA_BT1M_DCCAL_DONE_MSK                                0x20000000
#define RO_ORIONA_BT1M_DCCAL_DONE_I_MSK                              0xdfffffff
#define RO_ORIONA_BT1M_DCCAL_DONE_SFT                                29
#define RO_ORIONA_BT1M_DCCAL_DONE_HI                                 29
#define RO_ORIONA_BT1M_DCCAL_DONE_SZ                                 1

#define RO_ORIONA_WF5G_DCCAL_DONE_MSK                                0x40000000
#define RO_ORIONA_WF5G_DCCAL_DONE_I_MSK                              0xbfffffff
#define RO_ORIONA_WF5G_DCCAL_DONE_SFT                                30
#define RO_ORIONA_WF5G_DCCAL_DONE_HI                                 30
#define RO_ORIONA_WF5G_DCCAL_DONE_SZ                                 1

#define RO_ORIONA_WF2G_DCCAL_DONE_MSK                                0x80000000
#define RO_ORIONA_WF2G_DCCAL_DONE_I_MSK                              0x7fffffff
#define RO_ORIONA_WF2G_DCCAL_DONE_SFT                                31
#define RO_ORIONA_WF2G_DCCAL_DONE_HI                                 31
#define RO_ORIONA_WF2G_DCCAL_DONE_SZ                                 1

#define RG_ORIONA_PHASE_17P5M_MSK                                    0x0000ffff
#define RG_ORIONA_PHASE_17P5M_I_MSK                                  0xffff0000
#define RG_ORIONA_PHASE_17P5M_SFT                                    0
#define RG_ORIONA_PHASE_17P5M_HI                                     15
#define RG_ORIONA_PHASE_17P5M_SZ                                     16

#define RG_ORIONA_PHASE_2P5M_MSK                                     0xffff0000
#define RG_ORIONA_PHASE_2P5M_I_MSK                                   0x0000ffff
#define RG_ORIONA_PHASE_2P5M_SFT                                     16
#define RG_ORIONA_PHASE_2P5M_HI                                      31
#define RG_ORIONA_PHASE_2P5M_SZ                                      16

#define RG_ORIONA_TX_IQ_RX_RATE_MSK                                  0x0000ffff
#define RG_ORIONA_TX_IQ_RX_RATE_I_MSK                                0xffff0000
#define RG_ORIONA_TX_IQ_RX_RATE_SFT                                  0
#define RG_ORIONA_TX_IQ_RX_RATE_HI                                   15
#define RG_ORIONA_TX_IQ_RX_RATE_SZ                                   16

#define RG_ORIONA_TX_DC_RX_RATE_MSK                                  0xffff0000
#define RG_ORIONA_TX_DC_RX_RATE_I_MSK                                0x0000ffff
#define RG_ORIONA_TX_DC_RX_RATE_SFT                                  16
#define RG_ORIONA_TX_DC_RX_RATE_HI                                   31
#define RG_ORIONA_TX_DC_RX_RATE_SZ                                   16

#define RG_ORIONA_RX_IQ_RX_RATE_MSK                                  0x0000ffff
#define RG_ORIONA_RX_IQ_RX_RATE_I_MSK                                0xffff0000
#define RG_ORIONA_RX_IQ_RX_RATE_SFT                                  0
#define RG_ORIONA_RX_IQ_RX_RATE_HI                                   15
#define RG_ORIONA_RX_IQ_RX_RATE_SZ                                   16

#define RG_ORIONA_TRX_IQDC_TX_RATE_MSK                               0xffff0000
#define RG_ORIONA_TRX_IQDC_TX_RATE_I_MSK                             0x0000ffff
#define RG_ORIONA_TRX_IQDC_TX_RATE_SFT                               16
#define RG_ORIONA_TRX_IQDC_TX_RATE_HI                                31
#define RG_ORIONA_TRX_IQDC_TX_RATE_SZ                                16

#define RO_ORIONA_RX_IQ_THETA_MSK                                    0x0000001f
#define RO_ORIONA_RX_IQ_THETA_I_MSK                                  0xffffffe0
#define RO_ORIONA_RX_IQ_THETA_SFT                                    0
#define RO_ORIONA_RX_IQ_THETA_HI                                     4
#define RO_ORIONA_RX_IQ_THETA_SZ                                     5

#define RO_ORIONA_RX_IQ_ALPHA_MSK                                    0x00001f00
#define RO_ORIONA_RX_IQ_ALPHA_I_MSK                                  0xffffe0ff
#define RO_ORIONA_RX_IQ_ALPHA_SFT                                    8
#define RO_ORIONA_RX_IQ_ALPHA_HI                                     12
#define RO_ORIONA_RX_IQ_ALPHA_SZ                                     5

#define RO_ORIONA_TX_IQ_THETA_MSK                                    0x001f0000
#define RO_ORIONA_TX_IQ_THETA_I_MSK                                  0xffe0ffff
#define RO_ORIONA_TX_IQ_THETA_SFT                                    16
#define RO_ORIONA_TX_IQ_THETA_HI                                     20
#define RO_ORIONA_TX_IQ_THETA_SZ                                     5

#define RO_ORIONA_TX_IQ_ALPHA_MSK                                    0x1f000000
#define RO_ORIONA_TX_IQ_ALPHA_I_MSK                                  0xe0ffffff
#define RO_ORIONA_TX_IQ_ALPHA_SFT                                    24
#define RO_ORIONA_TX_IQ_ALPHA_HI                                     28
#define RO_ORIONA_TX_IQ_ALPHA_SZ                                     5

#define RG_ORIONA_RX_RCCAL_TARG_MSK                                  0x000003ff
#define RG_ORIONA_RX_RCCAL_TARG_I_MSK                                0xfffffc00
#define RG_ORIONA_RX_RCCAL_TARG_SFT                                  0
#define RG_ORIONA_RX_RCCAL_TARG_HI                                   9
#define RG_ORIONA_RX_RCCAL_TARG_SZ                                   10

#define RG_ORIONA_RX_DC_POLAR_INV_MSK                                0x00001000
#define RG_ORIONA_RX_DC_POLAR_INV_I_MSK                              0xffffefff
#define RG_ORIONA_RX_DC_POLAR_INV_SFT                                12
#define RG_ORIONA_RX_DC_POLAR_INV_HI                                 12
#define RG_ORIONA_RX_DC_POLAR_INV_SZ                                 1

#define RG_ORIONA_RCCAL_POLAR_INV_MSK                                0x00002000
#define RG_ORIONA_RCCAL_POLAR_INV_I_MSK                              0xffffdfff
#define RG_ORIONA_RCCAL_POLAR_INV_SFT                                13
#define RG_ORIONA_RCCAL_POLAR_INV_HI                                 13
#define RG_ORIONA_RCCAL_POLAR_INV_SZ                                 1

#define RG_ORIONA_RX_DC_RESOLUTION_MSK                               0x00004000
#define RG_ORIONA_RX_DC_RESOLUTION_I_MSK                             0xffffbfff
#define RG_ORIONA_RX_DC_RESOLUTION_SFT                               14
#define RG_ORIONA_RX_DC_RESOLUTION_HI                                14
#define RG_ORIONA_RX_DC_RESOLUTION_SZ                                1

#define RG_ORIONA_TRX_IQCAL_TIME_MSK                                 0x00300000
#define RG_ORIONA_TRX_IQCAL_TIME_I_MSK                               0xffcfffff
#define RG_ORIONA_TRX_IQCAL_TIME_SFT                                 20
#define RG_ORIONA_TRX_IQCAL_TIME_HI                                  21
#define RG_ORIONA_TRX_IQCAL_TIME_SZ                                  2

#define RO_ORIONA_SPECTRUM_PWR_39_32_MSK                             0x000000ff
#define RO_ORIONA_SPECTRUM_PWR_39_32_I_MSK                           0xffffff00
#define RO_ORIONA_SPECTRUM_PWR_39_32_SFT                             0
#define RO_ORIONA_SPECTRUM_PWR_39_32_HI                              7
#define RO_ORIONA_SPECTRUM_PWR_39_32_SZ                              8

#define RO_ORIONA_SPECTRUM_PWR_31_0_MSK                              0xffffffff
#define RO_ORIONA_SPECTRUM_PWR_31_0_I_MSK                            0x00000000
#define RO_ORIONA_SPECTRUM_PWR_31_0_SFT                              0
#define RO_ORIONA_SPECTRUM_PWR_31_0_HI                               31
#define RO_ORIONA_SPECTRUM_PWR_31_0_SZ                               32

#define RG_ORIONA_PRE_DC_CAL_DELAY_MSK                               0x00000007
#define RG_ORIONA_PRE_DC_CAL_DELAY_I_MSK                             0xfffffff8
#define RG_ORIONA_PRE_DC_CAL_DELAY_SFT                               0
#define RG_ORIONA_PRE_DC_CAL_DELAY_HI                                2
#define RG_ORIONA_PRE_DC_CAL_DELAY_SZ                                3

#define RG_ORIONA_PRE_DC_POLA_INV_MSK                                0x00000010
#define RG_ORIONA_PRE_DC_POLA_INV_I_MSK                              0xffffffef
#define RG_ORIONA_PRE_DC_POLA_INV_SFT                                4
#define RG_ORIONA_PRE_DC_POLA_INV_HI                                 4
#define RG_ORIONA_PRE_DC_POLA_INV_SZ                                 1

#define RG_ORIONA_RX_PRE_DC_RESOLUTION_MSK                           0x00000020
#define RG_ORIONA_RX_PRE_DC_RESOLUTION_I_MSK                         0xffffffdf
#define RG_ORIONA_RX_PRE_DC_RESOLUTION_SFT                           5
#define RG_ORIONA_RX_PRE_DC_RESOLUTION_HI                            5
#define RG_ORIONA_RX_PRE_DC_RESOLUTION_SZ                            1

#define RG_ORIONA_PRE_DC_AUTO_MSK                                    0x00000040
#define RG_ORIONA_PRE_DC_AUTO_I_MSK                                  0xffffffbf
#define RG_ORIONA_PRE_DC_AUTO_SFT                                    6
#define RG_ORIONA_PRE_DC_AUTO_HI                                     6
#define RG_ORIONA_PRE_DC_AUTO_SZ                                     1

#define RG_ORIONA_RCCAL_DATA_SEL_MSK                                 0x00000200
#define RG_ORIONA_RCCAL_DATA_SEL_I_MSK                               0xfffffdff
#define RG_ORIONA_RCCAL_DATA_SEL_SFT                                 9
#define RG_ORIONA_RCCAL_DATA_SEL_HI                                  9
#define RG_ORIONA_RCCAL_DATA_SEL_SZ                                  1

#define RG_ORIONA_RCCAL_TONE_RATE_EN_MSK                             0x00001000
#define RG_ORIONA_RCCAL_TONE_RATE_EN_I_MSK                           0xffffefff
#define RG_ORIONA_RCCAL_TONE_RATE_EN_SFT                             12
#define RG_ORIONA_RCCAL_TONE_RATE_EN_HI                              12
#define RG_ORIONA_RCCAL_TONE_RATE_EN_SZ                              1

#define RG_ORIONA_RCCAL_EST_T_MSK                                    0x00070000
#define RG_ORIONA_RCCAL_EST_T_I_MSK                                  0xfff8ffff
#define RG_ORIONA_RCCAL_EST_T_SFT                                    16
#define RG_ORIONA_RCCAL_EST_T_HI                                     18
#define RG_ORIONA_RCCAL_EST_T_SZ                                     3

#define RG_ORIONA_TRX_DCIQCAL_EST_T_MSK                              0x00700000
#define RG_ORIONA_TRX_DCIQCAL_EST_T_I_MSK                            0xff8fffff
#define RG_ORIONA_TRX_DCIQCAL_EST_T_SFT                              20
#define RG_ORIONA_TRX_DCIQCAL_EST_T_HI                               22
#define RG_ORIONA_TRX_DCIQCAL_EST_T_SZ                               3

#define RG_ORIONA_HS3W_TX_RF_GAIN_MSK                                0x0000007f
#define RG_ORIONA_HS3W_TX_RF_GAIN_I_MSK                              0xffffff80
#define RG_ORIONA_HS3W_TX_RF_GAIN_SFT                                0
#define RG_ORIONA_HS3W_TX_RF_GAIN_HI                                 6
#define RG_ORIONA_HS3W_TX_RF_GAIN_SZ                                 7

#define RG_ORIONA_HS3W_PGAGC_MSK                                     0x00000f00
#define RG_ORIONA_HS3W_PGAGC_I_MSK                                   0xfffff0ff
#define RG_ORIONA_HS3W_PGAGC_SFT                                     8
#define RG_ORIONA_HS3W_PGAGC_HI                                      11
#define RG_ORIONA_HS3W_PGAGC_SZ                                      4

#define RG_ORIONA_HS3W_RFGC_MSK                                      0x00003000
#define RG_ORIONA_HS3W_RFGC_I_MSK                                    0xffffcfff
#define RG_ORIONA_HS3W_RFGC_SFT                                      12
#define RG_ORIONA_HS3W_RFGC_HI                                       13
#define RG_ORIONA_HS3W_RFGC_SZ                                       2

#define RG_ORIONA_HS3W_RXAGC_MSK                                     0x00004000
#define RG_ORIONA_HS3W_RXAGC_I_MSK                                   0xffffbfff
#define RG_ORIONA_HS3W_RXAGC_SFT                                     14
#define RG_ORIONA_HS3W_RXAGC_HI                                      14
#define RG_ORIONA_HS3W_RXAGC_SZ                                      1

#define RG_ORIONA_HS3W_RF_PHY_MODE_MSK                               0x00070000
#define RG_ORIONA_HS3W_RF_PHY_MODE_I_MSK                             0xfff8ffff
#define RG_ORIONA_HS3W_RF_PHY_MODE_SFT                               16
#define RG_ORIONA_HS3W_RF_PHY_MODE_HI                                18
#define RG_ORIONA_HS3W_RF_PHY_MODE_SZ                                3

#define RG_ORIONA_HS3W_MANUAL_MSK                                    0x00100000
#define RG_ORIONA_HS3W_MANUAL_I_MSK                                  0xffefffff
#define RG_ORIONA_HS3W_MANUAL_SFT                                    20
#define RG_ORIONA_HS3W_MANUAL_HI                                     20
#define RG_ORIONA_HS3W_MANUAL_SZ                                     1

#define RG_ORIONA_HS3W_COMM_DATA_MSK                                 0x07000000
#define RG_ORIONA_HS3W_COMM_DATA_I_MSK                               0xf8ffffff
#define RG_ORIONA_HS3W_COMM_DATA_SFT                                 24
#define RG_ORIONA_HS3W_COMM_DATA_HI                                  26
#define RG_ORIONA_HS3W_COMM_DATA_SZ                                  3

#define RG_ORIONA_HS3W_START_SENT_MSK                                0x10000000
#define RG_ORIONA_HS3W_START_SENT_I_MSK                              0xefffffff
#define RG_ORIONA_HS3W_START_SENT_SFT                                28
#define RG_ORIONA_HS3W_START_SENT_HI                                 28
#define RG_ORIONA_HS3W_START_SENT_SZ                                 1

#define RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_10_8_MSK                     0x00000007
#define RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_10_8_I_MSK                   0xfffffff8
#define RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_10_8_SFT                     0
#define RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_10_8_HI                      2
#define RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_10_8_SZ                      3

#define RG_ORIONA_HS3W_SX_RFCH_MAP_EN_INT_MSK                        0x00000010
#define RG_ORIONA_HS3W_SX_RFCH_MAP_EN_INT_I_MSK                      0xffffffef
#define RG_ORIONA_HS3W_SX_RFCH_MAP_EN_INT_SFT                        4
#define RG_ORIONA_HS3W_SX_RFCH_MAP_EN_INT_HI                         4
#define RG_ORIONA_HS3W_SX_RFCH_MAP_EN_INT_SZ                         1

#define RG_ORIONA_HS3W_SX_CHANNEL_INT_MSK                            0x0007f800
#define RG_ORIONA_HS3W_SX_CHANNEL_INT_I_MSK                          0xfff807ff
#define RG_ORIONA_HS3W_SX_CHANNEL_INT_SFT                            11
#define RG_ORIONA_HS3W_SX_CHANNEL_INT_HI                             18
#define RG_ORIONA_HS3W_SX_CHANNEL_INT_SZ                             8

#define RG_ORIONA_HS3W_SX_RFCTRL_F_INT_MSK                           0x00ffffff
#define RG_ORIONA_HS3W_SX_RFCTRL_F_INT_I_MSK                         0xff000000
#define RG_ORIONA_HS3W_SX_RFCTRL_F_INT_SFT                           0
#define RG_ORIONA_HS3W_SX_RFCTRL_F_INT_HI                            23
#define RG_ORIONA_HS3W_SX_RFCTRL_F_INT_SZ                            24

#define RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_7_0_MSK                      0xff000000
#define RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_7_0_I_MSK                    0x00ffffff
#define RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_7_0_SFT                      24
#define RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_7_0_HI                       31
#define RG_ORIONA_HS3W_SX_RFCTRL_CH_INT_7_0_SZ                       8

#define RG_ORIONA_MODE_BY_HS3W_MSK                                   0x00000001
#define RG_ORIONA_MODE_BY_HS3W_I_MSK                                 0xfffffffe
#define RG_ORIONA_MODE_BY_HS3W_SFT                                   0
#define RG_ORIONA_MODE_BY_HS3W_HI                                    0
#define RG_ORIONA_MODE_BY_HS3W_SZ                                    1

#define RG_ORIONA_MODE_BY_HS5W_MSK                                   0x00000002
#define RG_ORIONA_MODE_BY_HS5W_I_MSK                                 0xfffffffd
#define RG_ORIONA_MODE_BY_HS5W_SFT                                   1
#define RG_ORIONA_MODE_BY_HS5W_HI                                    1
#define RG_ORIONA_MODE_BY_HS5W_SZ                                    1

#define RG_ORIONA_HS_5WIRE_MANUAL_MSK                                0x00000004
#define RG_ORIONA_HS_5WIRE_MANUAL_I_MSK                              0xfffffffb
#define RG_ORIONA_HS_5WIRE_MANUAL_SFT                                2
#define RG_ORIONA_HS_5WIRE_MANUAL_HI                                 2
#define RG_ORIONA_HS_5WIRE_MANUAL_SZ                                 1

#define RG_ORIONA_MODE_BY_PHY_MSK                                    0x00000010
#define RG_ORIONA_MODE_BY_PHY_I_MSK                                  0xffffffef
#define RG_ORIONA_MODE_BY_PHY_SFT                                    4
#define RG_ORIONA_MODE_BY_PHY_HI                                     4
#define RG_ORIONA_MODE_BY_PHY_SZ                                     1

#define RG_ORIONA_MODE_BY_HWPIN_MSK                                  0x00000020
#define RG_ORIONA_MODE_BY_HWPIN_I_MSK                                0xffffffdf
#define RG_ORIONA_MODE_BY_HWPIN_SFT                                  5
#define RG_ORIONA_MODE_BY_HWPIN_HI                                   5
#define RG_ORIONA_MODE_BY_HWPIN_SZ                                   1

#define RG_ORIONA_TX_GAIN_BY_HS3W_MSK                                0x00000100
#define RG_ORIONA_TX_GAIN_BY_HS3W_I_MSK                              0xfffffeff
#define RG_ORIONA_TX_GAIN_BY_HS3W_SFT                                8
#define RG_ORIONA_TX_GAIN_BY_HS3W_HI                                 8
#define RG_ORIONA_TX_GAIN_BY_HS3W_SZ                                 1

#define RG_ORIONA_RX_GAIN_BY_HS3W_MSK                                0x00000200
#define RG_ORIONA_RX_GAIN_BY_HS3W_I_MSK                              0xfffffdff
#define RG_ORIONA_RX_GAIN_BY_HS3W_SFT                                9
#define RG_ORIONA_RX_GAIN_BY_HS3W_HI                                 9
#define RG_ORIONA_RX_GAIN_BY_HS3W_SZ                                 1

#define RG_ORIONA_MODUL_SCHEME_BY_HS3W_MSK                           0x00000400
#define RG_ORIONA_MODUL_SCHEME_BY_HS3W_I_MSK                         0xfffffbff
#define RG_ORIONA_MODUL_SCHEME_BY_HS3W_SFT                           10
#define RG_ORIONA_MODUL_SCHEME_BY_HS3W_HI                            10
#define RG_ORIONA_MODUL_SCHEME_BY_HS3W_SZ                            1

#define RG_ORIONA_TX_GAIN_BY_HS5W_MSK                                0x00001000
#define RG_ORIONA_TX_GAIN_BY_HS5W_I_MSK                              0xffffefff
#define RG_ORIONA_TX_GAIN_BY_HS5W_SFT                                12
#define RG_ORIONA_TX_GAIN_BY_HS5W_HI                                 12
#define RG_ORIONA_TX_GAIN_BY_HS5W_SZ                                 1

#define RG_ORIONA_RX_GAIN_BY_HS5W_MSK                                0x00002000
#define RG_ORIONA_RX_GAIN_BY_HS5W_I_MSK                              0xffffdfff
#define RG_ORIONA_RX_GAIN_BY_HS5W_SFT                                13
#define RG_ORIONA_RX_GAIN_BY_HS5W_HI                                 13
#define RG_ORIONA_RX_GAIN_BY_HS5W_SZ                                 1

#define RG_ORIONA_MODUL_SCHEME_BY_HS5W_MSK                           0x00004000
#define RG_ORIONA_MODUL_SCHEME_BY_HS5W_I_MSK                         0xffffbfff
#define RG_ORIONA_MODUL_SCHEME_BY_HS5W_SFT                           14
#define RG_ORIONA_MODUL_SCHEME_BY_HS5W_HI                            14
#define RG_ORIONA_MODUL_SCHEME_BY_HS5W_SZ                            1

#define RG_ORIONA_RX_AGC_MANUAL_MSK                                  0x00008000
#define RG_ORIONA_RX_AGC_MANUAL_I_MSK                                0xffff7fff
#define RG_ORIONA_RX_AGC_MANUAL_SFT                                  15
#define RG_ORIONA_RX_AGC_MANUAL_HI                                   15
#define RG_ORIONA_RX_AGC_MANUAL_SZ                                   1

#define RO_ORIONA_RF_PHY_MODE_MSK                                    0x00070000
#define RO_ORIONA_RF_PHY_MODE_I_MSK                                  0xfff8ffff
#define RO_ORIONA_RF_PHY_MODE_SFT                                    16
#define RO_ORIONA_RF_PHY_MODE_HI                                     18
#define RO_ORIONA_RF_PHY_MODE_SZ                                     3

#define RO_ORIONA_MODUL_SCHEME_MSK                                   0x00700000
#define RO_ORIONA_MODUL_SCHEME_I_MSK                                 0xff8fffff
#define RO_ORIONA_MODUL_SCHEME_SFT                                   20
#define RO_ORIONA_MODUL_SCHEME_HI                                    22
#define RO_ORIONA_MODUL_SCHEME_SZ                                    3

#define RO_ORIONA_HS3W_SX_CHANNEL_MSK                                0x000000ff
#define RO_ORIONA_HS3W_SX_CHANNEL_I_MSK                              0xffffff00
#define RO_ORIONA_HS3W_SX_CHANNEL_SFT                                0
#define RO_ORIONA_HS3W_SX_CHANNEL_HI                                 7
#define RO_ORIONA_HS3W_SX_CHANNEL_SZ                                 8

#define RO_ORIONA_HS3W_SX_RFCH_MAP_EN_MSK                            0x00000100
#define RO_ORIONA_HS3W_SX_RFCH_MAP_EN_I_MSK                          0xfffffeff
#define RO_ORIONA_HS3W_SX_RFCH_MAP_EN_SFT                            8
#define RO_ORIONA_HS3W_SX_RFCH_MAP_EN_HI                             8
#define RO_ORIONA_HS3W_SX_RFCH_MAP_EN_SZ                             1

#define RO_ORIONA_GAIN_TX_MSK                                        0x000f0000
#define RO_ORIONA_GAIN_TX_I_MSK                                      0xfff0ffff
#define RO_ORIONA_GAIN_TX_SFT                                        16
#define RO_ORIONA_GAIN_TX_HI                                         19
#define RO_ORIONA_GAIN_TX_SZ                                         4

#define RO_ORIONA_RSSIADC_MSK                                        0x00f00000
#define RO_ORIONA_RSSIADC_I_MSK                                      0xff0fffff
#define RO_ORIONA_RSSIADC_SFT                                        20
#define RO_ORIONA_RSSIADC_HI                                         23
#define RO_ORIONA_RSSIADC_SZ                                         4

#define RO_ORIONA_ABBPGA_MSK                                         0x0f000000
#define RO_ORIONA_ABBPGA_I_MSK                                       0xf0ffffff
#define RO_ORIONA_ABBPGA_SFT                                         24
#define RO_ORIONA_ABBPGA_HI                                          27
#define RO_ORIONA_ABBPGA_SZ                                          4

#define RO_ORIONA_RFPGA_MSK                                          0x30000000
#define RO_ORIONA_RFPGA_I_MSK                                        0xcfffffff
#define RO_ORIONA_RFPGA_SFT                                          28
#define RO_ORIONA_RFPGA_HI                                           29
#define RO_ORIONA_RFPGA_SZ                                           2

#define RO_ORIONA_DA_RX_AGC_MSK                                      0x80000000
#define RO_ORIONA_DA_RX_AGC_I_MSK                                    0x7fffffff
#define RO_ORIONA_DA_RX_AGC_SFT                                      31
#define RO_ORIONA_DA_RX_AGC_HI                                       31
#define RO_ORIONA_DA_RX_AGC_SZ                                       1

#define RO_ORIONA_HS3W_SX_RFCTRL_CH_MSK                              0x000007ff
#define RO_ORIONA_HS3W_SX_RFCTRL_CH_I_MSK                            0xfffff800
#define RO_ORIONA_HS3W_SX_RFCTRL_CH_SFT                              0
#define RO_ORIONA_HS3W_SX_RFCTRL_CH_HI                               10
#define RO_ORIONA_HS3W_SX_RFCTRL_CH_SZ                               11

#define RO_ORIONA_HS3W_SX_RFCTRL_F_MSK                               0x00ffffff
#define RO_ORIONA_HS3W_SX_RFCTRL_F_I_MSK                             0xff000000
#define RO_ORIONA_HS3W_SX_RFCTRL_F_SFT                               0
#define RO_ORIONA_HS3W_SX_RFCTRL_F_HI                                23
#define RO_ORIONA_HS3W_SX_RFCTRL_F_SZ                                24

#define RO_ORIONA_SX_FREQ_KHZ_MSK                                    0x007fffff
#define RO_ORIONA_SX_FREQ_KHZ_I_MSK                                  0xff800000
#define RO_ORIONA_SX_FREQ_KHZ_SFT                                    0
#define RO_ORIONA_SX_FREQ_KHZ_HI                                     22
#define RO_ORIONA_SX_FREQ_KHZ_SZ                                     23

#define RO_ORIONA_RF_FREQ_MHZ_MSK                                    0x00001fff
#define RO_ORIONA_RF_FREQ_MHZ_I_MSK                                  0xffffe000
#define RO_ORIONA_RF_FREQ_MHZ_SFT                                    0
#define RO_ORIONA_RF_FREQ_MHZ_HI                                     12
#define RO_ORIONA_RF_FREQ_MHZ_SZ                                     13

#define RO_ORIONA_HS5W_SX_CHANNEL_MSK                                0x000000ff
#define RO_ORIONA_HS5W_SX_CHANNEL_I_MSK                              0xffffff00
#define RO_ORIONA_HS5W_SX_CHANNEL_SFT                                0
#define RO_ORIONA_HS5W_SX_CHANNEL_HI                                 7
#define RO_ORIONA_HS5W_SX_CHANNEL_SZ                                 8

#define RO_ORIONA_HS5W_SX_RFCH_MAP_EN_MSK                            0x00000100
#define RO_ORIONA_HS5W_SX_RFCH_MAP_EN_I_MSK                          0xfffffeff
#define RO_ORIONA_HS5W_SX_RFCH_MAP_EN_SFT                            8
#define RO_ORIONA_HS5W_SX_RFCH_MAP_EN_HI                             8
#define RO_ORIONA_HS5W_SX_RFCH_MAP_EN_SZ                             1

#define RO_ORIONA_HS5W_SX_RFCTRL_CH_MSK                              0x000007ff
#define RO_ORIONA_HS5W_SX_RFCTRL_CH_I_MSK                            0xfffff800
#define RO_ORIONA_HS5W_SX_RFCTRL_CH_SFT                              0
#define RO_ORIONA_HS5W_SX_RFCTRL_CH_HI                               10
#define RO_ORIONA_HS5W_SX_RFCTRL_CH_SZ                               11

#define RO_ORIONA_HS5W_SX_RFCTRL_F_MSK                               0x00ffffff
#define RO_ORIONA_HS5W_SX_RFCTRL_F_I_MSK                             0xff000000
#define RO_ORIONA_HS5W_SX_RFCTRL_F_SFT                               0
#define RO_ORIONA_HS5W_SX_RFCTRL_F_HI                                23
#define RO_ORIONA_HS5W_SX_RFCTRL_F_SZ                                24

#define RG_ORIONA_5G_TX_BAND_F1_MSK                                  0x00001fff
#define RG_ORIONA_5G_TX_BAND_F1_I_MSK                                0xffffe000
#define RG_ORIONA_5G_TX_BAND_F1_SFT                                  0
#define RG_ORIONA_5G_TX_BAND_F1_HI                                   12
#define RG_ORIONA_5G_TX_BAND_F1_SZ                                   13

#define RG_ORIONA_5G_TX_BAND_F0_MSK                                  0x1fff0000
#define RG_ORIONA_5G_TX_BAND_F0_I_MSK                                0xe000ffff
#define RG_ORIONA_5G_TX_BAND_F0_SFT                                  16
#define RG_ORIONA_5G_TX_BAND_F0_HI                                   28
#define RG_ORIONA_5G_TX_BAND_F0_SZ                                   13

#define RG_ORIONA_5G_TX_BAND_F2_MSK                                  0x00001fff
#define RG_ORIONA_5G_TX_BAND_F2_I_MSK                                0xffffe000
#define RG_ORIONA_5G_TX_BAND_F2_SFT                                  0
#define RG_ORIONA_5G_TX_BAND_F2_HI                                   12
#define RG_ORIONA_5G_TX_BAND_F2_SZ                                   13

#define RG_ORIONA_DPD_F0_020_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_020_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_020_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_020_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_020_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_040_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_040_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_040_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_040_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_040_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_060_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_060_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_060_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_060_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_060_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_080_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_080_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_080_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_080_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_080_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_0A0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_0A0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_0A0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_0A0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_0A0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_0C0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_0C0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_0C0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_0C0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_0C0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_0D0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_0D0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_0D0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_0D0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_0D0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_0E0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_0E0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_0E0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_0E0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_0E0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_0F0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_0F0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_0F0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_0F0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_0F0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_100_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_100_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_100_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_100_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_100_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_110_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_110_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_110_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_110_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_110_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_120_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_120_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_120_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_120_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_120_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_130_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_130_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_130_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_130_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_130_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_140_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_140_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_140_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_140_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_140_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_150_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_150_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_150_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_150_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_150_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_160_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_160_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_160_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_160_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_160_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_170_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_170_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_170_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_170_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_170_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_180_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_180_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_180_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_180_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_180_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_190_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_190_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_190_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_190_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_190_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_1A0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_1A0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_1A0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_1A0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_1A0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_1B0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_1B0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_1B0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_1B0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_1B0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_1C0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_1C0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_1C0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_1C0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_1C0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_1D0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_1D0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_1D0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_1D0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_1D0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_1E0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_1E0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_1E0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_1E0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_1E0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_1F0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F0_1F0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F0_1F0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F0_1F0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F0_1F0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_200_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F0_200_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F0_200_GAIN_SFT                                16
#define RG_ORIONA_DPD_F0_200_GAIN_HI                                 25
#define RG_ORIONA_DPD_F0_200_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F0_020_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_020_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_020_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_020_PH_HI                                   12
#define RG_ORIONA_DPD_F0_020_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_040_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_040_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_040_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_040_PH_HI                                   28
#define RG_ORIONA_DPD_F0_040_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_060_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_060_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_060_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_060_PH_HI                                   12
#define RG_ORIONA_DPD_F0_060_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_080_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_080_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_080_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_080_PH_HI                                   28
#define RG_ORIONA_DPD_F0_080_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_0A0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_0A0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_0A0_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_0A0_PH_HI                                   12
#define RG_ORIONA_DPD_F0_0A0_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_0C0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_0C0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_0C0_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_0C0_PH_HI                                   28
#define RG_ORIONA_DPD_F0_0C0_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_0D0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_0D0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_0D0_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_0D0_PH_HI                                   12
#define RG_ORIONA_DPD_F0_0D0_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_0E0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_0E0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_0E0_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_0E0_PH_HI                                   28
#define RG_ORIONA_DPD_F0_0E0_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_0F0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_0F0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_0F0_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_0F0_PH_HI                                   12
#define RG_ORIONA_DPD_F0_0F0_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_100_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_100_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_100_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_100_PH_HI                                   28
#define RG_ORIONA_DPD_F0_100_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_110_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_110_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_110_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_110_PH_HI                                   12
#define RG_ORIONA_DPD_F0_110_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_120_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_120_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_120_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_120_PH_HI                                   28
#define RG_ORIONA_DPD_F0_120_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_130_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_130_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_130_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_130_PH_HI                                   12
#define RG_ORIONA_DPD_F0_130_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_140_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_140_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_140_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_140_PH_HI                                   28
#define RG_ORIONA_DPD_F0_140_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_150_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_150_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_150_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_150_PH_HI                                   12
#define RG_ORIONA_DPD_F0_150_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_160_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_160_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_160_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_160_PH_HI                                   28
#define RG_ORIONA_DPD_F0_160_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_170_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_170_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_170_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_170_PH_HI                                   12
#define RG_ORIONA_DPD_F0_170_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_180_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_180_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_180_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_180_PH_HI                                   28
#define RG_ORIONA_DPD_F0_180_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_190_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_190_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_190_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_190_PH_HI                                   12
#define RG_ORIONA_DPD_F0_190_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_1A0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_1A0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_1A0_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_1A0_PH_HI                                   28
#define RG_ORIONA_DPD_F0_1A0_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_1B0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_1B0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_1B0_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_1B0_PH_HI                                   12
#define RG_ORIONA_DPD_F0_1B0_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_1C0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_1C0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_1C0_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_1C0_PH_HI                                   28
#define RG_ORIONA_DPD_F0_1C0_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_1D0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_1D0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_1D0_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_1D0_PH_HI                                   12
#define RG_ORIONA_DPD_F0_1D0_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_1E0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_1E0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_1E0_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_1E0_PH_HI                                   28
#define RG_ORIONA_DPD_F0_1E0_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_1F0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F0_1F0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F0_1F0_PH_SFT                                  0
#define RG_ORIONA_DPD_F0_1F0_PH_HI                                   12
#define RG_ORIONA_DPD_F0_1F0_PH_SZ                                   13

#define RG_ORIONA_DPD_F0_200_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F0_200_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F0_200_PH_SFT                                  16
#define RG_ORIONA_DPD_F0_200_PH_HI                                   28
#define RG_ORIONA_DPD_F0_200_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_020_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_020_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_020_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_020_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_020_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_040_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_040_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_040_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_040_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_040_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_060_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_060_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_060_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_060_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_060_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_080_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_080_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_080_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_080_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_080_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_0A0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_0A0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_0A0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_0A0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_0A0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_0C0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_0C0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_0C0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_0C0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_0C0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_0D0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_0D0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_0D0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_0D0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_0D0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_0E0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_0E0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_0E0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_0E0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_0E0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_0F0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_0F0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_0F0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_0F0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_0F0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_100_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_100_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_100_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_100_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_100_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_110_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_110_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_110_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_110_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_110_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_120_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_120_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_120_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_120_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_120_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_130_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_130_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_130_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_130_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_130_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_140_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_140_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_140_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_140_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_140_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_150_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_150_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_150_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_150_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_150_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_160_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_160_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_160_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_160_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_160_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_170_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_170_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_170_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_170_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_170_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_180_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_180_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_180_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_180_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_180_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_190_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_190_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_190_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_190_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_190_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_1A0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_1A0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_1A0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_1A0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_1A0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_1B0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_1B0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_1B0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_1B0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_1B0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_1C0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_1C0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_1C0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_1C0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_1C0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_1D0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_1D0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_1D0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_1D0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_1D0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_1E0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_1E0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_1E0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_1E0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_1E0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_1F0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F1_1F0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F1_1F0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F1_1F0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F1_1F0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_200_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F1_200_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F1_200_GAIN_SFT                                16
#define RG_ORIONA_DPD_F1_200_GAIN_HI                                 25
#define RG_ORIONA_DPD_F1_200_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F1_020_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_020_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_020_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_020_PH_HI                                   12
#define RG_ORIONA_DPD_F1_020_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_040_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_040_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_040_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_040_PH_HI                                   28
#define RG_ORIONA_DPD_F1_040_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_060_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_060_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_060_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_060_PH_HI                                   12
#define RG_ORIONA_DPD_F1_060_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_080_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_080_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_080_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_080_PH_HI                                   28
#define RG_ORIONA_DPD_F1_080_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_0A0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_0A0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_0A0_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_0A0_PH_HI                                   12
#define RG_ORIONA_DPD_F1_0A0_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_0C0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_0C0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_0C0_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_0C0_PH_HI                                   28
#define RG_ORIONA_DPD_F1_0C0_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_0D0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_0D0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_0D0_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_0D0_PH_HI                                   12
#define RG_ORIONA_DPD_F1_0D0_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_0E0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_0E0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_0E0_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_0E0_PH_HI                                   28
#define RG_ORIONA_DPD_F1_0E0_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_0F0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_0F0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_0F0_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_0F0_PH_HI                                   12
#define RG_ORIONA_DPD_F1_0F0_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_100_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_100_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_100_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_100_PH_HI                                   28
#define RG_ORIONA_DPD_F1_100_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_110_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_110_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_110_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_110_PH_HI                                   12
#define RG_ORIONA_DPD_F1_110_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_120_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_120_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_120_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_120_PH_HI                                   28
#define RG_ORIONA_DPD_F1_120_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_130_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_130_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_130_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_130_PH_HI                                   12
#define RG_ORIONA_DPD_F1_130_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_140_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_140_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_140_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_140_PH_HI                                   28
#define RG_ORIONA_DPD_F1_140_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_150_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_150_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_150_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_150_PH_HI                                   12
#define RG_ORIONA_DPD_F1_150_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_160_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_160_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_160_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_160_PH_HI                                   28
#define RG_ORIONA_DPD_F1_160_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_170_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_170_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_170_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_170_PH_HI                                   12
#define RG_ORIONA_DPD_F1_170_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_180_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_180_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_180_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_180_PH_HI                                   28
#define RG_ORIONA_DPD_F1_180_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_190_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_190_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_190_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_190_PH_HI                                   12
#define RG_ORIONA_DPD_F1_190_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_1A0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_1A0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_1A0_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_1A0_PH_HI                                   28
#define RG_ORIONA_DPD_F1_1A0_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_1B0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_1B0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_1B0_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_1B0_PH_HI                                   12
#define RG_ORIONA_DPD_F1_1B0_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_1C0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_1C0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_1C0_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_1C0_PH_HI                                   28
#define RG_ORIONA_DPD_F1_1C0_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_1D0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_1D0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_1D0_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_1D0_PH_HI                                   12
#define RG_ORIONA_DPD_F1_1D0_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_1E0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_1E0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_1E0_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_1E0_PH_HI                                   28
#define RG_ORIONA_DPD_F1_1E0_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_1F0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F1_1F0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F1_1F0_PH_SFT                                  0
#define RG_ORIONA_DPD_F1_1F0_PH_HI                                   12
#define RG_ORIONA_DPD_F1_1F0_PH_SZ                                   13

#define RG_ORIONA_DPD_F1_200_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F1_200_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F1_200_PH_SFT                                  16
#define RG_ORIONA_DPD_F1_200_PH_HI                                   28
#define RG_ORIONA_DPD_F1_200_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_020_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_020_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_020_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_020_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_020_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_040_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_040_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_040_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_040_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_040_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_060_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_060_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_060_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_060_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_060_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_080_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_080_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_080_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_080_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_080_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_0A0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_0A0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_0A0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_0A0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_0A0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_0C0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_0C0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_0C0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_0C0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_0C0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_0D0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_0D0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_0D0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_0D0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_0D0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_0E0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_0E0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_0E0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_0E0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_0E0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_0F0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_0F0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_0F0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_0F0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_0F0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_100_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_100_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_100_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_100_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_100_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_110_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_110_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_110_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_110_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_110_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_120_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_120_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_120_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_120_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_120_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_130_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_130_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_130_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_130_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_130_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_140_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_140_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_140_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_140_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_140_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_150_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_150_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_150_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_150_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_150_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_160_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_160_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_160_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_160_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_160_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_170_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_170_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_170_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_170_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_170_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_180_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_180_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_180_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_180_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_180_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_190_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_190_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_190_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_190_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_190_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_1A0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_1A0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_1A0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_1A0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_1A0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_1B0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_1B0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_1B0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_1B0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_1B0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_1C0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_1C0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_1C0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_1C0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_1C0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_1D0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_1D0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_1D0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_1D0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_1D0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_1E0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_1E0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_1E0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_1E0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_1E0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_1F0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F2_1F0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F2_1F0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F2_1F0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F2_1F0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_200_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F2_200_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F2_200_GAIN_SFT                                16
#define RG_ORIONA_DPD_F2_200_GAIN_HI                                 25
#define RG_ORIONA_DPD_F2_200_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F2_020_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_020_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_020_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_020_PH_HI                                   12
#define RG_ORIONA_DPD_F2_020_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_040_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_040_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_040_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_040_PH_HI                                   28
#define RG_ORIONA_DPD_F2_040_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_060_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_060_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_060_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_060_PH_HI                                   12
#define RG_ORIONA_DPD_F2_060_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_080_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_080_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_080_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_080_PH_HI                                   28
#define RG_ORIONA_DPD_F2_080_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_0A0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_0A0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_0A0_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_0A0_PH_HI                                   12
#define RG_ORIONA_DPD_F2_0A0_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_0C0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_0C0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_0C0_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_0C0_PH_HI                                   28
#define RG_ORIONA_DPD_F2_0C0_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_0D0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_0D0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_0D0_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_0D0_PH_HI                                   12
#define RG_ORIONA_DPD_F2_0D0_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_0E0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_0E0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_0E0_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_0E0_PH_HI                                   28
#define RG_ORIONA_DPD_F2_0E0_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_0F0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_0F0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_0F0_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_0F0_PH_HI                                   12
#define RG_ORIONA_DPD_F2_0F0_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_100_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_100_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_100_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_100_PH_HI                                   28
#define RG_ORIONA_DPD_F2_100_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_110_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_110_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_110_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_110_PH_HI                                   12
#define RG_ORIONA_DPD_F2_110_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_120_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_120_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_120_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_120_PH_HI                                   28
#define RG_ORIONA_DPD_F2_120_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_130_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_130_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_130_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_130_PH_HI                                   12
#define RG_ORIONA_DPD_F2_130_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_140_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_140_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_140_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_140_PH_HI                                   28
#define RG_ORIONA_DPD_F2_140_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_150_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_150_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_150_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_150_PH_HI                                   12
#define RG_ORIONA_DPD_F2_150_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_160_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_160_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_160_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_160_PH_HI                                   28
#define RG_ORIONA_DPD_F2_160_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_170_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_170_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_170_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_170_PH_HI                                   12
#define RG_ORIONA_DPD_F2_170_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_180_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_180_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_180_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_180_PH_HI                                   28
#define RG_ORIONA_DPD_F2_180_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_190_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_190_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_190_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_190_PH_HI                                   12
#define RG_ORIONA_DPD_F2_190_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_1A0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_1A0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_1A0_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_1A0_PH_HI                                   28
#define RG_ORIONA_DPD_F2_1A0_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_1B0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_1B0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_1B0_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_1B0_PH_HI                                   12
#define RG_ORIONA_DPD_F2_1B0_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_1C0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_1C0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_1C0_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_1C0_PH_HI                                   28
#define RG_ORIONA_DPD_F2_1C0_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_1D0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_1D0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_1D0_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_1D0_PH_HI                                   12
#define RG_ORIONA_DPD_F2_1D0_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_1E0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_1E0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_1E0_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_1E0_PH_HI                                   28
#define RG_ORIONA_DPD_F2_1E0_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_1F0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F2_1F0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F2_1F0_PH_SFT                                  0
#define RG_ORIONA_DPD_F2_1F0_PH_HI                                   12
#define RG_ORIONA_DPD_F2_1F0_PH_SZ                                   13

#define RG_ORIONA_DPD_F2_200_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F2_200_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F2_200_PH_SFT                                  16
#define RG_ORIONA_DPD_F2_200_PH_HI                                   28
#define RG_ORIONA_DPD_F2_200_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_020_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_020_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_020_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_020_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_020_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_040_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_040_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_040_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_040_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_040_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_060_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_060_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_060_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_060_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_060_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_080_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_080_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_080_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_080_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_080_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_0A0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_0A0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_0A0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_0A0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_0A0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_0C0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_0C0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_0C0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_0C0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_0C0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_0D0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_0D0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_0D0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_0D0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_0D0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_0E0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_0E0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_0E0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_0E0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_0E0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_0F0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_0F0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_0F0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_0F0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_0F0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_100_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_100_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_100_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_100_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_100_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_110_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_110_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_110_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_110_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_110_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_120_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_120_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_120_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_120_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_120_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_130_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_130_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_130_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_130_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_130_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_140_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_140_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_140_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_140_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_140_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_150_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_150_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_150_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_150_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_150_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_160_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_160_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_160_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_160_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_160_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_170_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_170_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_170_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_170_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_170_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_180_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_180_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_180_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_180_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_180_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_190_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_190_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_190_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_190_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_190_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_1A0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_1A0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_1A0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_1A0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_1A0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_1B0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_1B0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_1B0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_1B0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_1B0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_1C0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_1C0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_1C0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_1C0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_1C0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_1D0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_1D0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_1D0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_1D0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_1D0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_1E0_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_1E0_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_1E0_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_1E0_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_1E0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_1F0_GAIN_MSK                                0x000003ff
#define RG_ORIONA_DPD_F3_1F0_GAIN_I_MSK                              0xfffffc00
#define RG_ORIONA_DPD_F3_1F0_GAIN_SFT                                0
#define RG_ORIONA_DPD_F3_1F0_GAIN_HI                                 9
#define RG_ORIONA_DPD_F3_1F0_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_200_GAIN_MSK                                0x03ff0000
#define RG_ORIONA_DPD_F3_200_GAIN_I_MSK                              0xfc00ffff
#define RG_ORIONA_DPD_F3_200_GAIN_SFT                                16
#define RG_ORIONA_DPD_F3_200_GAIN_HI                                 25
#define RG_ORIONA_DPD_F3_200_GAIN_SZ                                 10

#define RG_ORIONA_DPD_F3_020_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_020_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_020_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_020_PH_HI                                   12
#define RG_ORIONA_DPD_F3_020_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_040_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_040_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_040_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_040_PH_HI                                   28
#define RG_ORIONA_DPD_F3_040_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_060_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_060_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_060_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_060_PH_HI                                   12
#define RG_ORIONA_DPD_F3_060_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_080_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_080_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_080_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_080_PH_HI                                   28
#define RG_ORIONA_DPD_F3_080_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_0A0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_0A0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_0A0_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_0A0_PH_HI                                   12
#define RG_ORIONA_DPD_F3_0A0_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_0C0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_0C0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_0C0_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_0C0_PH_HI                                   28
#define RG_ORIONA_DPD_F3_0C0_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_0D0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_0D0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_0D0_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_0D0_PH_HI                                   12
#define RG_ORIONA_DPD_F3_0D0_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_0E0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_0E0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_0E0_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_0E0_PH_HI                                   28
#define RG_ORIONA_DPD_F3_0E0_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_0F0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_0F0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_0F0_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_0F0_PH_HI                                   12
#define RG_ORIONA_DPD_F3_0F0_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_100_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_100_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_100_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_100_PH_HI                                   28
#define RG_ORIONA_DPD_F3_100_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_110_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_110_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_110_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_110_PH_HI                                   12
#define RG_ORIONA_DPD_F3_110_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_120_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_120_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_120_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_120_PH_HI                                   28
#define RG_ORIONA_DPD_F3_120_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_130_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_130_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_130_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_130_PH_HI                                   12
#define RG_ORIONA_DPD_F3_130_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_140_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_140_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_140_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_140_PH_HI                                   28
#define RG_ORIONA_DPD_F3_140_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_150_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_150_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_150_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_150_PH_HI                                   12
#define RG_ORIONA_DPD_F3_150_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_160_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_160_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_160_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_160_PH_HI                                   28
#define RG_ORIONA_DPD_F3_160_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_170_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_170_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_170_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_170_PH_HI                                   12
#define RG_ORIONA_DPD_F3_170_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_180_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_180_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_180_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_180_PH_HI                                   28
#define RG_ORIONA_DPD_F3_180_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_190_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_190_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_190_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_190_PH_HI                                   12
#define RG_ORIONA_DPD_F3_190_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_1A0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_1A0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_1A0_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_1A0_PH_HI                                   28
#define RG_ORIONA_DPD_F3_1A0_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_1B0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_1B0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_1B0_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_1B0_PH_HI                                   12
#define RG_ORIONA_DPD_F3_1B0_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_1C0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_1C0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_1C0_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_1C0_PH_HI                                   28
#define RG_ORIONA_DPD_F3_1C0_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_1D0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_1D0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_1D0_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_1D0_PH_HI                                   12
#define RG_ORIONA_DPD_F3_1D0_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_1E0_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_1E0_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_1E0_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_1E0_PH_HI                                   28
#define RG_ORIONA_DPD_F3_1E0_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_1F0_PH_MSK                                  0x00001fff
#define RG_ORIONA_DPD_F3_1F0_PH_I_MSK                                0xffffe000
#define RG_ORIONA_DPD_F3_1F0_PH_SFT                                  0
#define RG_ORIONA_DPD_F3_1F0_PH_HI                                   12
#define RG_ORIONA_DPD_F3_1F0_PH_SZ                                   13

#define RG_ORIONA_DPD_F3_200_PH_MSK                                  0x1fff0000
#define RG_ORIONA_DPD_F3_200_PH_I_MSK                                0xe000ffff
#define RG_ORIONA_DPD_F3_200_PH_SFT                                  16
#define RG_ORIONA_DPD_F3_200_PH_HI                                   28
#define RG_ORIONA_DPD_F3_200_PH_SZ                                   13

#define RG_ORIONA_TX_IQ_WF2G_ALPHA_MSK                               0x0000001f
#define RG_ORIONA_TX_IQ_WF2G_ALPHA_I_MSK                             0xffffffe0
#define RG_ORIONA_TX_IQ_WF2G_ALPHA_SFT                               0
#define RG_ORIONA_TX_IQ_WF2G_ALPHA_HI                                4
#define RG_ORIONA_TX_IQ_WF2G_ALPHA_SZ                                5

#define RG_ORIONA_TX_IQ_WF2G_THETA_MSK                               0x00001f00
#define RG_ORIONA_TX_IQ_WF2G_THETA_I_MSK                             0xffffe0ff
#define RG_ORIONA_TX_IQ_WF2G_THETA_SFT                               8
#define RG_ORIONA_TX_IQ_WF2G_THETA_HI                                12
#define RG_ORIONA_TX_IQ_WF2G_THETA_SZ                                5

#define RG_ORIONA_TX_IQ_BT_ALPHA_MSK                                 0x001f0000
#define RG_ORIONA_TX_IQ_BT_ALPHA_I_MSK                               0xffe0ffff
#define RG_ORIONA_TX_IQ_BT_ALPHA_SFT                                 16
#define RG_ORIONA_TX_IQ_BT_ALPHA_HI                                  20
#define RG_ORIONA_TX_IQ_BT_ALPHA_SZ                                  5

#define RG_ORIONA_TX_IQ_BT_THETA_MSK                                 0x1f000000
#define RG_ORIONA_TX_IQ_BT_THETA_I_MSK                               0xe0ffffff
#define RG_ORIONA_TX_IQ_BT_THETA_SFT                                 24
#define RG_ORIONA_TX_IQ_BT_THETA_HI                                  28
#define RG_ORIONA_TX_IQ_BT_THETA_SZ                                  5

#define RG_ORIONA_TX_IQ_WF5G_ALPHA_MSK                               0x001f0000
#define RG_ORIONA_TX_IQ_WF5G_ALPHA_I_MSK                             0xffe0ffff
#define RG_ORIONA_TX_IQ_WF5G_ALPHA_SFT                               16
#define RG_ORIONA_TX_IQ_WF5G_ALPHA_HI                                20
#define RG_ORIONA_TX_IQ_WF5G_ALPHA_SZ                                5

#define RG_ORIONA_TX_IQ_WF5G_THETA_MSK                               0x1f000000
#define RG_ORIONA_TX_IQ_WF5G_THETA_I_MSK                             0xe0ffffff
#define RG_ORIONA_TX_IQ_WF5G_THETA_SFT                               24
#define RG_ORIONA_TX_IQ_WF5G_THETA_HI                                28
#define RG_ORIONA_TX_IQ_WF5G_THETA_SZ                                5

#define RG_ORIONA_RX_IQ_WF2G_40_ALPHA_MSK                            0x0000001f
#define RG_ORIONA_RX_IQ_WF2G_40_ALPHA_I_MSK                          0xffffffe0
#define RG_ORIONA_RX_IQ_WF2G_40_ALPHA_SFT                            0
#define RG_ORIONA_RX_IQ_WF2G_40_ALPHA_HI                             4
#define RG_ORIONA_RX_IQ_WF2G_40_ALPHA_SZ                             5

#define RG_ORIONA_RX_IQ_WF2G_40_THETA_MSK                            0x00001f00
#define RG_ORIONA_RX_IQ_WF2G_40_THETA_I_MSK                          0xffffe0ff
#define RG_ORIONA_RX_IQ_WF2G_40_THETA_SFT                            8
#define RG_ORIONA_RX_IQ_WF2G_40_THETA_HI                             12
#define RG_ORIONA_RX_IQ_WF2G_40_THETA_SZ                             5

#define RG_ORIONA_RX_IQ_WF2G_20_ALPHA_MSK                            0x001f0000
#define RG_ORIONA_RX_IQ_WF2G_20_ALPHA_I_MSK                          0xffe0ffff
#define RG_ORIONA_RX_IQ_WF2G_20_ALPHA_SFT                            16
#define RG_ORIONA_RX_IQ_WF2G_20_ALPHA_HI                             20
#define RG_ORIONA_RX_IQ_WF2G_20_ALPHA_SZ                             5

#define RG_ORIONA_RX_IQ_WF2G_20_THETA_MSK                            0x1f000000
#define RG_ORIONA_RX_IQ_WF2G_20_THETA_I_MSK                          0xe0ffffff
#define RG_ORIONA_RX_IQ_WF2G_20_THETA_SFT                            24
#define RG_ORIONA_RX_IQ_WF2G_20_THETA_HI                             28
#define RG_ORIONA_RX_IQ_WF2G_20_THETA_SZ                             5

#define RG_ORIONA_RX_IQ_WF5G_F1_20_ALPHA_MSK                         0x0000001f
#define RG_ORIONA_RX_IQ_WF5G_F1_20_ALPHA_I_MSK                       0xffffffe0
#define RG_ORIONA_RX_IQ_WF5G_F1_20_ALPHA_SFT                         0
#define RG_ORIONA_RX_IQ_WF5G_F1_20_ALPHA_HI                          4
#define RG_ORIONA_RX_IQ_WF5G_F1_20_ALPHA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F1_20_THETA_MSK                         0x00001f00
#define RG_ORIONA_RX_IQ_WF5G_F1_20_THETA_I_MSK                       0xffffe0ff
#define RG_ORIONA_RX_IQ_WF5G_F1_20_THETA_SFT                         8
#define RG_ORIONA_RX_IQ_WF5G_F1_20_THETA_HI                          12
#define RG_ORIONA_RX_IQ_WF5G_F1_20_THETA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F0_20_ALPHA_MSK                         0x001f0000
#define RG_ORIONA_RX_IQ_WF5G_F0_20_ALPHA_I_MSK                       0xffe0ffff
#define RG_ORIONA_RX_IQ_WF5G_F0_20_ALPHA_SFT                         16
#define RG_ORIONA_RX_IQ_WF5G_F0_20_ALPHA_HI                          20
#define RG_ORIONA_RX_IQ_WF5G_F0_20_ALPHA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F0_20_THETA_MSK                         0x1f000000
#define RG_ORIONA_RX_IQ_WF5G_F0_20_THETA_I_MSK                       0xe0ffffff
#define RG_ORIONA_RX_IQ_WF5G_F0_20_THETA_SFT                         24
#define RG_ORIONA_RX_IQ_WF5G_F0_20_THETA_HI                          28
#define RG_ORIONA_RX_IQ_WF5G_F0_20_THETA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F3_20_ALPHA_MSK                         0x0000001f
#define RG_ORIONA_RX_IQ_WF5G_F3_20_ALPHA_I_MSK                       0xffffffe0
#define RG_ORIONA_RX_IQ_WF5G_F3_20_ALPHA_SFT                         0
#define RG_ORIONA_RX_IQ_WF5G_F3_20_ALPHA_HI                          4
#define RG_ORIONA_RX_IQ_WF5G_F3_20_ALPHA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F3_20_THETA_MSK                         0x00001f00
#define RG_ORIONA_RX_IQ_WF5G_F3_20_THETA_I_MSK                       0xffffe0ff
#define RG_ORIONA_RX_IQ_WF5G_F3_20_THETA_SFT                         8
#define RG_ORIONA_RX_IQ_WF5G_F3_20_THETA_HI                          12
#define RG_ORIONA_RX_IQ_WF5G_F3_20_THETA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F2_20_ALPHA_MSK                         0x001f0000
#define RG_ORIONA_RX_IQ_WF5G_F2_20_ALPHA_I_MSK                       0xffe0ffff
#define RG_ORIONA_RX_IQ_WF5G_F2_20_ALPHA_SFT                         16
#define RG_ORIONA_RX_IQ_WF5G_F2_20_ALPHA_HI                          20
#define RG_ORIONA_RX_IQ_WF5G_F2_20_ALPHA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F2_20_THETA_MSK                         0x1f000000
#define RG_ORIONA_RX_IQ_WF5G_F2_20_THETA_I_MSK                       0xe0ffffff
#define RG_ORIONA_RX_IQ_WF5G_F2_20_THETA_SFT                         24
#define RG_ORIONA_RX_IQ_WF5G_F2_20_THETA_HI                          28
#define RG_ORIONA_RX_IQ_WF5G_F2_20_THETA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F1_40_ALPHA_MSK                         0x0000001f
#define RG_ORIONA_RX_IQ_WF5G_F1_40_ALPHA_I_MSK                       0xffffffe0
#define RG_ORIONA_RX_IQ_WF5G_F1_40_ALPHA_SFT                         0
#define RG_ORIONA_RX_IQ_WF5G_F1_40_ALPHA_HI                          4
#define RG_ORIONA_RX_IQ_WF5G_F1_40_ALPHA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F1_40_THETA_MSK                         0x00001f00
#define RG_ORIONA_RX_IQ_WF5G_F1_40_THETA_I_MSK                       0xffffe0ff
#define RG_ORIONA_RX_IQ_WF5G_F1_40_THETA_SFT                         8
#define RG_ORIONA_RX_IQ_WF5G_F1_40_THETA_HI                          12
#define RG_ORIONA_RX_IQ_WF5G_F1_40_THETA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F0_40_ALPHA_MSK                         0x001f0000
#define RG_ORIONA_RX_IQ_WF5G_F0_40_ALPHA_I_MSK                       0xffe0ffff
#define RG_ORIONA_RX_IQ_WF5G_F0_40_ALPHA_SFT                         16
#define RG_ORIONA_RX_IQ_WF5G_F0_40_ALPHA_HI                          20
#define RG_ORIONA_RX_IQ_WF5G_F0_40_ALPHA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F0_40_THETA_MSK                         0x1f000000
#define RG_ORIONA_RX_IQ_WF5G_F0_40_THETA_I_MSK                       0xe0ffffff
#define RG_ORIONA_RX_IQ_WF5G_F0_40_THETA_SFT                         24
#define RG_ORIONA_RX_IQ_WF5G_F0_40_THETA_HI                          28
#define RG_ORIONA_RX_IQ_WF5G_F0_40_THETA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F3_40_ALPHA_MSK                         0x0000001f
#define RG_ORIONA_RX_IQ_WF5G_F3_40_ALPHA_I_MSK                       0xffffffe0
#define RG_ORIONA_RX_IQ_WF5G_F3_40_ALPHA_SFT                         0
#define RG_ORIONA_RX_IQ_WF5G_F3_40_ALPHA_HI                          4
#define RG_ORIONA_RX_IQ_WF5G_F3_40_ALPHA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F3_40_THETA_MSK                         0x00001f00
#define RG_ORIONA_RX_IQ_WF5G_F3_40_THETA_I_MSK                       0xffffe0ff
#define RG_ORIONA_RX_IQ_WF5G_F3_40_THETA_SFT                         8
#define RG_ORIONA_RX_IQ_WF5G_F3_40_THETA_HI                          12
#define RG_ORIONA_RX_IQ_WF5G_F3_40_THETA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F2_40_ALPHA_MSK                         0x001f0000
#define RG_ORIONA_RX_IQ_WF5G_F2_40_ALPHA_I_MSK                       0xffe0ffff
#define RG_ORIONA_RX_IQ_WF5G_F2_40_ALPHA_SFT                         16
#define RG_ORIONA_RX_IQ_WF5G_F2_40_ALPHA_HI                          20
#define RG_ORIONA_RX_IQ_WF5G_F2_40_ALPHA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F2_40_THETA_MSK                         0x1f000000
#define RG_ORIONA_RX_IQ_WF5G_F2_40_THETA_I_MSK                       0xe0ffffff
#define RG_ORIONA_RX_IQ_WF5G_F2_40_THETA_SFT                         24
#define RG_ORIONA_RX_IQ_WF5G_F2_40_THETA_HI                          28
#define RG_ORIONA_RX_IQ_WF5G_F2_40_THETA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F1_80_ALPHA_MSK                         0x0000001f
#define RG_ORIONA_RX_IQ_WF5G_F1_80_ALPHA_I_MSK                       0xffffffe0
#define RG_ORIONA_RX_IQ_WF5G_F1_80_ALPHA_SFT                         0
#define RG_ORIONA_RX_IQ_WF5G_F1_80_ALPHA_HI                          4
#define RG_ORIONA_RX_IQ_WF5G_F1_80_ALPHA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F1_80_THETA_MSK                         0x00001f00
#define RG_ORIONA_RX_IQ_WF5G_F1_80_THETA_I_MSK                       0xffffe0ff
#define RG_ORIONA_RX_IQ_WF5G_F1_80_THETA_SFT                         8
#define RG_ORIONA_RX_IQ_WF5G_F1_80_THETA_HI                          12
#define RG_ORIONA_RX_IQ_WF5G_F1_80_THETA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F0_80_ALPHA_MSK                         0x001f0000
#define RG_ORIONA_RX_IQ_WF5G_F0_80_ALPHA_I_MSK                       0xffe0ffff
#define RG_ORIONA_RX_IQ_WF5G_F0_80_ALPHA_SFT                         16
#define RG_ORIONA_RX_IQ_WF5G_F0_80_ALPHA_HI                          20
#define RG_ORIONA_RX_IQ_WF5G_F0_80_ALPHA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F0_80_THETA_MSK                         0x1f000000
#define RG_ORIONA_RX_IQ_WF5G_F0_80_THETA_I_MSK                       0xe0ffffff
#define RG_ORIONA_RX_IQ_WF5G_F0_80_THETA_SFT                         24
#define RG_ORIONA_RX_IQ_WF5G_F0_80_THETA_HI                          28
#define RG_ORIONA_RX_IQ_WF5G_F0_80_THETA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F3_80_ALPHA_MSK                         0x0000001f
#define RG_ORIONA_RX_IQ_WF5G_F3_80_ALPHA_I_MSK                       0xffffffe0
#define RG_ORIONA_RX_IQ_WF5G_F3_80_ALPHA_SFT                         0
#define RG_ORIONA_RX_IQ_WF5G_F3_80_ALPHA_HI                          4
#define RG_ORIONA_RX_IQ_WF5G_F3_80_ALPHA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F3_80_THETA_MSK                         0x00001f00
#define RG_ORIONA_RX_IQ_WF5G_F3_80_THETA_I_MSK                       0xffffe0ff
#define RG_ORIONA_RX_IQ_WF5G_F3_80_THETA_SFT                         8
#define RG_ORIONA_RX_IQ_WF5G_F3_80_THETA_HI                          12
#define RG_ORIONA_RX_IQ_WF5G_F3_80_THETA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F2_80_ALPHA_MSK                         0x001f0000
#define RG_ORIONA_RX_IQ_WF5G_F2_80_ALPHA_I_MSK                       0xffe0ffff
#define RG_ORIONA_RX_IQ_WF5G_F2_80_ALPHA_SFT                         16
#define RG_ORIONA_RX_IQ_WF5G_F2_80_ALPHA_HI                          20
#define RG_ORIONA_RX_IQ_WF5G_F2_80_ALPHA_SZ                          5

#define RG_ORIONA_RX_IQ_WF5G_F2_80_THETA_MSK                         0x1f000000
#define RG_ORIONA_RX_IQ_WF5G_F2_80_THETA_I_MSK                       0xe0ffffff
#define RG_ORIONA_RX_IQ_WF5G_F2_80_THETA_SFT                         24
#define RG_ORIONA_RX_IQ_WF5G_F2_80_THETA_HI                          28
#define RG_ORIONA_RX_IQ_WF5G_F2_80_THETA_SZ                          5

#define RG_ORIONA_RX_IQ_BT2M_ALPHA_MSK                               0x0000001f
#define RG_ORIONA_RX_IQ_BT2M_ALPHA_I_MSK                             0xffffffe0
#define RG_ORIONA_RX_IQ_BT2M_ALPHA_SFT                               0
#define RG_ORIONA_RX_IQ_BT2M_ALPHA_HI                                4
#define RG_ORIONA_RX_IQ_BT2M_ALPHA_SZ                                5

#define RG_ORIONA_RX_IQ_BT2M_THETA_MSK                               0x00001f00
#define RG_ORIONA_RX_IQ_BT2M_THETA_I_MSK                             0xffffe0ff
#define RG_ORIONA_RX_IQ_BT2M_THETA_SFT                               8
#define RG_ORIONA_RX_IQ_BT2M_THETA_HI                                12
#define RG_ORIONA_RX_IQ_BT2M_THETA_SZ                                5

#define RG_ORIONA_RX_IQ_BT1M_ALPHA_MSK                               0x001f0000
#define RG_ORIONA_RX_IQ_BT1M_ALPHA_I_MSK                             0xffe0ffff
#define RG_ORIONA_RX_IQ_BT1M_ALPHA_SFT                               16
#define RG_ORIONA_RX_IQ_BT1M_ALPHA_HI                                20
#define RG_ORIONA_RX_IQ_BT1M_ALPHA_SZ                                5

#define RG_ORIONA_RX_IQ_BT1M_THETA_MSK                               0x1f000000
#define RG_ORIONA_RX_IQ_BT1M_THETA_I_MSK                             0xe0ffffff
#define RG_ORIONA_RX_IQ_BT1M_THETA_SFT                               24
#define RG_ORIONA_RX_IQ_BT1M_THETA_HI                                28
#define RG_ORIONA_RX_IQ_BT1M_THETA_SZ                                5

#define RG_ORIONA_TXIQ_TAN_02_MSK                                    0x000001ff
#define RG_ORIONA_TXIQ_TAN_02_I_MSK                                  0xfffffe00
#define RG_ORIONA_TXIQ_TAN_02_SFT                                    0
#define RG_ORIONA_TXIQ_TAN_02_HI                                     8
#define RG_ORIONA_TXIQ_TAN_02_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_02_MSK                           0x00007c00
#define RG_ORIONA_TXIQ_COS_INV_FRAC_02_I_MSK                         0xffff83ff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_02_SFT                           10
#define RG_ORIONA_TXIQ_COS_INV_FRAC_02_HI                            14
#define RG_ORIONA_TXIQ_COS_INV_FRAC_02_SZ                            5

#define RG_ORIONA_TXIQ_TAN_01_MSK                                    0x01ff0000
#define RG_ORIONA_TXIQ_TAN_01_I_MSK                                  0xfe00ffff
#define RG_ORIONA_TXIQ_TAN_01_SFT                                    16
#define RG_ORIONA_TXIQ_TAN_01_HI                                     24
#define RG_ORIONA_TXIQ_TAN_01_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_01_MSK                           0x7c000000
#define RG_ORIONA_TXIQ_COS_INV_FRAC_01_I_MSK                         0x83ffffff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_01_SFT                           26
#define RG_ORIONA_TXIQ_COS_INV_FRAC_01_HI                            30
#define RG_ORIONA_TXIQ_COS_INV_FRAC_01_SZ                            5

#define RG_ORIONA_TXIQ_TAN_04_MSK                                    0x000001ff
#define RG_ORIONA_TXIQ_TAN_04_I_MSK                                  0xfffffe00
#define RG_ORIONA_TXIQ_TAN_04_SFT                                    0
#define RG_ORIONA_TXIQ_TAN_04_HI                                     8
#define RG_ORIONA_TXIQ_TAN_04_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_04_MSK                           0x00007c00
#define RG_ORIONA_TXIQ_COS_INV_FRAC_04_I_MSK                         0xffff83ff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_04_SFT                           10
#define RG_ORIONA_TXIQ_COS_INV_FRAC_04_HI                            14
#define RG_ORIONA_TXIQ_COS_INV_FRAC_04_SZ                            5

#define RG_ORIONA_TXIQ_TAN_03_MSK                                    0x01ff0000
#define RG_ORIONA_TXIQ_TAN_03_I_MSK                                  0xfe00ffff
#define RG_ORIONA_TXIQ_TAN_03_SFT                                    16
#define RG_ORIONA_TXIQ_TAN_03_HI                                     24
#define RG_ORIONA_TXIQ_TAN_03_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_03_MSK                           0x7c000000
#define RG_ORIONA_TXIQ_COS_INV_FRAC_03_I_MSK                         0x83ffffff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_03_SFT                           26
#define RG_ORIONA_TXIQ_COS_INV_FRAC_03_HI                            30
#define RG_ORIONA_TXIQ_COS_INV_FRAC_03_SZ                            5

#define RG_ORIONA_TXIQ_TAN_06_MSK                                    0x000001ff
#define RG_ORIONA_TXIQ_TAN_06_I_MSK                                  0xfffffe00
#define RG_ORIONA_TXIQ_TAN_06_SFT                                    0
#define RG_ORIONA_TXIQ_TAN_06_HI                                     8
#define RG_ORIONA_TXIQ_TAN_06_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_06_MSK                           0x00007c00
#define RG_ORIONA_TXIQ_COS_INV_FRAC_06_I_MSK                         0xffff83ff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_06_SFT                           10
#define RG_ORIONA_TXIQ_COS_INV_FRAC_06_HI                            14
#define RG_ORIONA_TXIQ_COS_INV_FRAC_06_SZ                            5

#define RG_ORIONA_TXIQ_TAN_05_MSK                                    0x01ff0000
#define RG_ORIONA_TXIQ_TAN_05_I_MSK                                  0xfe00ffff
#define RG_ORIONA_TXIQ_TAN_05_SFT                                    16
#define RG_ORIONA_TXIQ_TAN_05_HI                                     24
#define RG_ORIONA_TXIQ_TAN_05_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_05_MSK                           0x7c000000
#define RG_ORIONA_TXIQ_COS_INV_FRAC_05_I_MSK                         0x83ffffff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_05_SFT                           26
#define RG_ORIONA_TXIQ_COS_INV_FRAC_05_HI                            30
#define RG_ORIONA_TXIQ_COS_INV_FRAC_05_SZ                            5

#define RG_ORIONA_TXIQ_TAN_08_MSK                                    0x000001ff
#define RG_ORIONA_TXIQ_TAN_08_I_MSK                                  0xfffffe00
#define RG_ORIONA_TXIQ_TAN_08_SFT                                    0
#define RG_ORIONA_TXIQ_TAN_08_HI                                     8
#define RG_ORIONA_TXIQ_TAN_08_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_08_MSK                           0x00007c00
#define RG_ORIONA_TXIQ_COS_INV_FRAC_08_I_MSK                         0xffff83ff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_08_SFT                           10
#define RG_ORIONA_TXIQ_COS_INV_FRAC_08_HI                            14
#define RG_ORIONA_TXIQ_COS_INV_FRAC_08_SZ                            5

#define RG_ORIONA_TXIQ_TAN_07_MSK                                    0x01ff0000
#define RG_ORIONA_TXIQ_TAN_07_I_MSK                                  0xfe00ffff
#define RG_ORIONA_TXIQ_TAN_07_SFT                                    16
#define RG_ORIONA_TXIQ_TAN_07_HI                                     24
#define RG_ORIONA_TXIQ_TAN_07_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_07_MSK                           0x7c000000
#define RG_ORIONA_TXIQ_COS_INV_FRAC_07_I_MSK                         0x83ffffff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_07_SFT                           26
#define RG_ORIONA_TXIQ_COS_INV_FRAC_07_HI                            30
#define RG_ORIONA_TXIQ_COS_INV_FRAC_07_SZ                            5

#define RG_ORIONA_TXIQ_TAN_10_MSK                                    0x000001ff
#define RG_ORIONA_TXIQ_TAN_10_I_MSK                                  0xfffffe00
#define RG_ORIONA_TXIQ_TAN_10_SFT                                    0
#define RG_ORIONA_TXIQ_TAN_10_HI                                     8
#define RG_ORIONA_TXIQ_TAN_10_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_10_MSK                           0x00007c00
#define RG_ORIONA_TXIQ_COS_INV_FRAC_10_I_MSK                         0xffff83ff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_10_SFT                           10
#define RG_ORIONA_TXIQ_COS_INV_FRAC_10_HI                            14
#define RG_ORIONA_TXIQ_COS_INV_FRAC_10_SZ                            5

#define RG_ORIONA_TXIQ_TAN_09_MSK                                    0x01ff0000
#define RG_ORIONA_TXIQ_TAN_09_I_MSK                                  0xfe00ffff
#define RG_ORIONA_TXIQ_TAN_09_SFT                                    16
#define RG_ORIONA_TXIQ_TAN_09_HI                                     24
#define RG_ORIONA_TXIQ_TAN_09_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_09_MSK                           0x7c000000
#define RG_ORIONA_TXIQ_COS_INV_FRAC_09_I_MSK                         0x83ffffff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_09_SFT                           26
#define RG_ORIONA_TXIQ_COS_INV_FRAC_09_HI                            30
#define RG_ORIONA_TXIQ_COS_INV_FRAC_09_SZ                            5

#define RG_ORIONA_TXIQ_TAN_12_MSK                                    0x000001ff
#define RG_ORIONA_TXIQ_TAN_12_I_MSK                                  0xfffffe00
#define RG_ORIONA_TXIQ_TAN_12_SFT                                    0
#define RG_ORIONA_TXIQ_TAN_12_HI                                     8
#define RG_ORIONA_TXIQ_TAN_12_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_12_MSK                           0x00007c00
#define RG_ORIONA_TXIQ_COS_INV_FRAC_12_I_MSK                         0xffff83ff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_12_SFT                           10
#define RG_ORIONA_TXIQ_COS_INV_FRAC_12_HI                            14
#define RG_ORIONA_TXIQ_COS_INV_FRAC_12_SZ                            5

#define RG_ORIONA_TXIQ_TAN_11_MSK                                    0x01ff0000
#define RG_ORIONA_TXIQ_TAN_11_I_MSK                                  0xfe00ffff
#define RG_ORIONA_TXIQ_TAN_11_SFT                                    16
#define RG_ORIONA_TXIQ_TAN_11_HI                                     24
#define RG_ORIONA_TXIQ_TAN_11_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_11_MSK                           0x7c000000
#define RG_ORIONA_TXIQ_COS_INV_FRAC_11_I_MSK                         0x83ffffff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_11_SFT                           26
#define RG_ORIONA_TXIQ_COS_INV_FRAC_11_HI                            30
#define RG_ORIONA_TXIQ_COS_INV_FRAC_11_SZ                            5

#define RG_ORIONA_TXIQ_TAN_14_MSK                                    0x000001ff
#define RG_ORIONA_TXIQ_TAN_14_I_MSK                                  0xfffffe00
#define RG_ORIONA_TXIQ_TAN_14_SFT                                    0
#define RG_ORIONA_TXIQ_TAN_14_HI                                     8
#define RG_ORIONA_TXIQ_TAN_14_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_14_MSK                           0x00007c00
#define RG_ORIONA_TXIQ_COS_INV_FRAC_14_I_MSK                         0xffff83ff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_14_SFT                           10
#define RG_ORIONA_TXIQ_COS_INV_FRAC_14_HI                            14
#define RG_ORIONA_TXIQ_COS_INV_FRAC_14_SZ                            5

#define RG_ORIONA_TXIQ_TAN_13_MSK                                    0x01ff0000
#define RG_ORIONA_TXIQ_TAN_13_I_MSK                                  0xfe00ffff
#define RG_ORIONA_TXIQ_TAN_13_SFT                                    16
#define RG_ORIONA_TXIQ_TAN_13_HI                                     24
#define RG_ORIONA_TXIQ_TAN_13_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_13_MSK                           0x7c000000
#define RG_ORIONA_TXIQ_COS_INV_FRAC_13_I_MSK                         0x83ffffff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_13_SFT                           26
#define RG_ORIONA_TXIQ_COS_INV_FRAC_13_HI                            30
#define RG_ORIONA_TXIQ_COS_INV_FRAC_13_SZ                            5

#define RG_ORIONA_TXIQ_TAN_16_MSK                                    0x000001ff
#define RG_ORIONA_TXIQ_TAN_16_I_MSK                                  0xfffffe00
#define RG_ORIONA_TXIQ_TAN_16_SFT                                    0
#define RG_ORIONA_TXIQ_TAN_16_HI                                     8
#define RG_ORIONA_TXIQ_TAN_16_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_16_MSK                           0x00007c00
#define RG_ORIONA_TXIQ_COS_INV_FRAC_16_I_MSK                         0xffff83ff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_16_SFT                           10
#define RG_ORIONA_TXIQ_COS_INV_FRAC_16_HI                            14
#define RG_ORIONA_TXIQ_COS_INV_FRAC_16_SZ                            5

#define RG_ORIONA_TXIQ_TAN_15_MSK                                    0x01ff0000
#define RG_ORIONA_TXIQ_TAN_15_I_MSK                                  0xfe00ffff
#define RG_ORIONA_TXIQ_TAN_15_SFT                                    16
#define RG_ORIONA_TXIQ_TAN_15_HI                                     24
#define RG_ORIONA_TXIQ_TAN_15_SZ                                     9

#define RG_ORIONA_TXIQ_COS_INV_FRAC_15_MSK                           0x7c000000
#define RG_ORIONA_TXIQ_COS_INV_FRAC_15_I_MSK                         0x83ffffff
#define RG_ORIONA_TXIQ_COS_INV_FRAC_15_SFT                           26
#define RG_ORIONA_TXIQ_COS_INV_FRAC_15_HI                            30
#define RG_ORIONA_TXIQ_COS_INV_FRAC_15_SZ                            5

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M15_MSK                        0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M15_I_MSK                      0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M15_SFT                        0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M15_HI                         9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M15_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M16_MSK                        0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M16_I_MSK                      0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M16_SFT                        16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M16_HI                         25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M16_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M13_MSK                        0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M13_I_MSK                      0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M13_SFT                        0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M13_HI                         9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M13_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M14_MSK                        0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M14_I_MSK                      0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M14_SFT                        16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M14_HI                         25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M14_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M11_MSK                        0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M11_I_MSK                      0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M11_SFT                        0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M11_HI                         9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M11_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M12_MSK                        0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M12_I_MSK                      0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M12_SFT                        16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M12_HI                         25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M12_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M09_MSK                        0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M09_I_MSK                      0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M09_SFT                        0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M09_HI                         9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M09_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M10_MSK                        0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M10_I_MSK                      0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M10_SFT                        16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M10_HI                         25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M10_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M07_MSK                        0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M07_I_MSK                      0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M07_SFT                        0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M07_HI                         9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M07_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M08_MSK                        0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M08_I_MSK                      0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M08_SFT                        16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M08_HI                         25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M08_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M05_MSK                        0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M05_I_MSK                      0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M05_SFT                        0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M05_HI                         9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M05_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M06_MSK                        0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M06_I_MSK                      0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M06_SFT                        16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M06_HI                         25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M06_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M03_MSK                        0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M03_I_MSK                      0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M03_SFT                        0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M03_HI                         9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M03_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M04_MSK                        0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M04_I_MSK                      0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M04_SFT                        16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M04_HI                         25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M04_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M01_MSK                        0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M01_I_MSK                      0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M01_SFT                        0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M01_HI                         9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M01_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M02_MSK                        0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M02_I_MSK                      0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M02_SFT                        16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M02_HI                         25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_M02_SZ                         10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_02_MSK                         0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_02_I_MSK                       0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_02_SFT                         0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_02_HI                          9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_02_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_01_MSK                         0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_01_I_MSK                       0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_01_SFT                         16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_01_HI                          25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_01_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_04_MSK                         0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_04_I_MSK                       0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_04_SFT                         0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_04_HI                          9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_04_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_03_MSK                         0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_03_I_MSK                       0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_03_SFT                         16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_03_HI                          25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_03_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_06_MSK                         0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_06_I_MSK                       0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_06_SFT                         0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_06_HI                          9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_06_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_05_MSK                         0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_05_I_MSK                       0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_05_SFT                         16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_05_HI                          25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_05_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_08_MSK                         0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_08_I_MSK                       0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_08_SFT                         0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_08_HI                          9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_08_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_07_MSK                         0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_07_I_MSK                       0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_07_SFT                         16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_07_HI                          25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_07_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_10_MSK                         0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_10_I_MSK                       0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_10_SFT                         0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_10_HI                          9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_10_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_09_MSK                         0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_09_I_MSK                       0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_09_SFT                         16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_09_HI                          25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_09_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_12_MSK                         0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_12_I_MSK                       0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_12_SFT                         0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_12_HI                          9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_12_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_11_MSK                         0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_11_I_MSK                       0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_11_SFT                         16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_11_HI                          25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_11_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_14_MSK                         0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_14_I_MSK                       0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_14_SFT                         0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_14_HI                          9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_14_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_13_MSK                         0x03ff0000
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_13_I_MSK                       0xfc00ffff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_13_SFT                         16
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_13_HI                          25
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_13_SZ                          10

#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_15_MSK                         0x000003ff
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_15_I_MSK                       0xfffffc00
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_15_SFT                         0
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_15_HI                          9
#define RG_ORIONA_TXIQ_ALPHA_INV_FRAC_15_SZ                          10

#define RG_ORIONA_RXIQ_TAN_02_MSK                                    0x000001ff
#define RG_ORIONA_RXIQ_TAN_02_I_MSK                                  0xfffffe00
#define RG_ORIONA_RXIQ_TAN_02_SFT                                    0
#define RG_ORIONA_RXIQ_TAN_02_HI                                     8
#define RG_ORIONA_RXIQ_TAN_02_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_02_MSK                           0x00007c00
#define RG_ORIONA_RXIQ_COS_INV_FRAC_02_I_MSK                         0xffff83ff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_02_SFT                           10
#define RG_ORIONA_RXIQ_COS_INV_FRAC_02_HI                            14
#define RG_ORIONA_RXIQ_COS_INV_FRAC_02_SZ                            5

#define RG_ORIONA_RXIQ_TAN_01_MSK                                    0x01ff0000
#define RG_ORIONA_RXIQ_TAN_01_I_MSK                                  0xfe00ffff
#define RG_ORIONA_RXIQ_TAN_01_SFT                                    16
#define RG_ORIONA_RXIQ_TAN_01_HI                                     24
#define RG_ORIONA_RXIQ_TAN_01_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_01_MSK                           0x7c000000
#define RG_ORIONA_RXIQ_COS_INV_FRAC_01_I_MSK                         0x83ffffff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_01_SFT                           26
#define RG_ORIONA_RXIQ_COS_INV_FRAC_01_HI                            30
#define RG_ORIONA_RXIQ_COS_INV_FRAC_01_SZ                            5

#define RG_ORIONA_RXIQ_TAN_04_MSK                                    0x000001ff
#define RG_ORIONA_RXIQ_TAN_04_I_MSK                                  0xfffffe00
#define RG_ORIONA_RXIQ_TAN_04_SFT                                    0
#define RG_ORIONA_RXIQ_TAN_04_HI                                     8
#define RG_ORIONA_RXIQ_TAN_04_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_04_MSK                           0x00007c00
#define RG_ORIONA_RXIQ_COS_INV_FRAC_04_I_MSK                         0xffff83ff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_04_SFT                           10
#define RG_ORIONA_RXIQ_COS_INV_FRAC_04_HI                            14
#define RG_ORIONA_RXIQ_COS_INV_FRAC_04_SZ                            5

#define RG_ORIONA_RXIQ_TAN_03_MSK                                    0x01ff0000
#define RG_ORIONA_RXIQ_TAN_03_I_MSK                                  0xfe00ffff
#define RG_ORIONA_RXIQ_TAN_03_SFT                                    16
#define RG_ORIONA_RXIQ_TAN_03_HI                                     24
#define RG_ORIONA_RXIQ_TAN_03_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_03_MSK                           0x7c000000
#define RG_ORIONA_RXIQ_COS_INV_FRAC_03_I_MSK                         0x83ffffff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_03_SFT                           26
#define RG_ORIONA_RXIQ_COS_INV_FRAC_03_HI                            30
#define RG_ORIONA_RXIQ_COS_INV_FRAC_03_SZ                            5

#define RG_ORIONA_RXIQ_TAN_06_MSK                                    0x000001ff
#define RG_ORIONA_RXIQ_TAN_06_I_MSK                                  0xfffffe00
#define RG_ORIONA_RXIQ_TAN_06_SFT                                    0
#define RG_ORIONA_RXIQ_TAN_06_HI                                     8
#define RG_ORIONA_RXIQ_TAN_06_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_06_MSK                           0x00007c00
#define RG_ORIONA_RXIQ_COS_INV_FRAC_06_I_MSK                         0xffff83ff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_06_SFT                           10
#define RG_ORIONA_RXIQ_COS_INV_FRAC_06_HI                            14
#define RG_ORIONA_RXIQ_COS_INV_FRAC_06_SZ                            5

#define RG_ORIONA_RXIQ_TAN_05_MSK                                    0x01ff0000
#define RG_ORIONA_RXIQ_TAN_05_I_MSK                                  0xfe00ffff
#define RG_ORIONA_RXIQ_TAN_05_SFT                                    16
#define RG_ORIONA_RXIQ_TAN_05_HI                                     24
#define RG_ORIONA_RXIQ_TAN_05_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_05_MSK                           0x7c000000
#define RG_ORIONA_RXIQ_COS_INV_FRAC_05_I_MSK                         0x83ffffff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_05_SFT                           26
#define RG_ORIONA_RXIQ_COS_INV_FRAC_05_HI                            30
#define RG_ORIONA_RXIQ_COS_INV_FRAC_05_SZ                            5

#define RG_ORIONA_RXIQ_TAN_08_MSK                                    0x000001ff
#define RG_ORIONA_RXIQ_TAN_08_I_MSK                                  0xfffffe00
#define RG_ORIONA_RXIQ_TAN_08_SFT                                    0
#define RG_ORIONA_RXIQ_TAN_08_HI                                     8
#define RG_ORIONA_RXIQ_TAN_08_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_08_MSK                           0x00007c00
#define RG_ORIONA_RXIQ_COS_INV_FRAC_08_I_MSK                         0xffff83ff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_08_SFT                           10
#define RG_ORIONA_RXIQ_COS_INV_FRAC_08_HI                            14
#define RG_ORIONA_RXIQ_COS_INV_FRAC_08_SZ                            5

#define RG_ORIONA_RXIQ_TAN_07_MSK                                    0x01ff0000
#define RG_ORIONA_RXIQ_TAN_07_I_MSK                                  0xfe00ffff
#define RG_ORIONA_RXIQ_TAN_07_SFT                                    16
#define RG_ORIONA_RXIQ_TAN_07_HI                                     24
#define RG_ORIONA_RXIQ_TAN_07_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_07_MSK                           0x7c000000
#define RG_ORIONA_RXIQ_COS_INV_FRAC_07_I_MSK                         0x83ffffff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_07_SFT                           26
#define RG_ORIONA_RXIQ_COS_INV_FRAC_07_HI                            30
#define RG_ORIONA_RXIQ_COS_INV_FRAC_07_SZ                            5

#define RG_ORIONA_RXIQ_TAN_10_MSK                                    0x000001ff
#define RG_ORIONA_RXIQ_TAN_10_I_MSK                                  0xfffffe00
#define RG_ORIONA_RXIQ_TAN_10_SFT                                    0
#define RG_ORIONA_RXIQ_TAN_10_HI                                     8
#define RG_ORIONA_RXIQ_TAN_10_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_10_MSK                           0x00007c00
#define RG_ORIONA_RXIQ_COS_INV_FRAC_10_I_MSK                         0xffff83ff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_10_SFT                           10
#define RG_ORIONA_RXIQ_COS_INV_FRAC_10_HI                            14
#define RG_ORIONA_RXIQ_COS_INV_FRAC_10_SZ                            5

#define RG_ORIONA_RXIQ_TAN_09_MSK                                    0x01ff0000
#define RG_ORIONA_RXIQ_TAN_09_I_MSK                                  0xfe00ffff
#define RG_ORIONA_RXIQ_TAN_09_SFT                                    16
#define RG_ORIONA_RXIQ_TAN_09_HI                                     24
#define RG_ORIONA_RXIQ_TAN_09_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_09_MSK                           0x7c000000
#define RG_ORIONA_RXIQ_COS_INV_FRAC_09_I_MSK                         0x83ffffff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_09_SFT                           26
#define RG_ORIONA_RXIQ_COS_INV_FRAC_09_HI                            30
#define RG_ORIONA_RXIQ_COS_INV_FRAC_09_SZ                            5

#define RG_ORIONA_RXIQ_TAN_12_MSK                                    0x000001ff
#define RG_ORIONA_RXIQ_TAN_12_I_MSK                                  0xfffffe00
#define RG_ORIONA_RXIQ_TAN_12_SFT                                    0
#define RG_ORIONA_RXIQ_TAN_12_HI                                     8
#define RG_ORIONA_RXIQ_TAN_12_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_12_MSK                           0x00007c00
#define RG_ORIONA_RXIQ_COS_INV_FRAC_12_I_MSK                         0xffff83ff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_12_SFT                           10
#define RG_ORIONA_RXIQ_COS_INV_FRAC_12_HI                            14
#define RG_ORIONA_RXIQ_COS_INV_FRAC_12_SZ                            5

#define RG_ORIONA_RXIQ_TAN_11_MSK                                    0x01ff0000
#define RG_ORIONA_RXIQ_TAN_11_I_MSK                                  0xfe00ffff
#define RG_ORIONA_RXIQ_TAN_11_SFT                                    16
#define RG_ORIONA_RXIQ_TAN_11_HI                                     24
#define RG_ORIONA_RXIQ_TAN_11_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_11_MSK                           0x7c000000
#define RG_ORIONA_RXIQ_COS_INV_FRAC_11_I_MSK                         0x83ffffff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_11_SFT                           26
#define RG_ORIONA_RXIQ_COS_INV_FRAC_11_HI                            30
#define RG_ORIONA_RXIQ_COS_INV_FRAC_11_SZ                            5

#define RG_ORIONA_RXIQ_TAN_14_MSK                                    0x000001ff
#define RG_ORIONA_RXIQ_TAN_14_I_MSK                                  0xfffffe00
#define RG_ORIONA_RXIQ_TAN_14_SFT                                    0
#define RG_ORIONA_RXIQ_TAN_14_HI                                     8
#define RG_ORIONA_RXIQ_TAN_14_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_14_MSK                           0x00007c00
#define RG_ORIONA_RXIQ_COS_INV_FRAC_14_I_MSK                         0xffff83ff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_14_SFT                           10
#define RG_ORIONA_RXIQ_COS_INV_FRAC_14_HI                            14
#define RG_ORIONA_RXIQ_COS_INV_FRAC_14_SZ                            5

#define RG_ORIONA_RXIQ_TAN_13_MSK                                    0x01ff0000
#define RG_ORIONA_RXIQ_TAN_13_I_MSK                                  0xfe00ffff
#define RG_ORIONA_RXIQ_TAN_13_SFT                                    16
#define RG_ORIONA_RXIQ_TAN_13_HI                                     24
#define RG_ORIONA_RXIQ_TAN_13_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_13_MSK                           0x7c000000
#define RG_ORIONA_RXIQ_COS_INV_FRAC_13_I_MSK                         0x83ffffff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_13_SFT                           26
#define RG_ORIONA_RXIQ_COS_INV_FRAC_13_HI                            30
#define RG_ORIONA_RXIQ_COS_INV_FRAC_13_SZ                            5

#define RG_ORIONA_RXIQ_TAN_16_MSK                                    0x000001ff
#define RG_ORIONA_RXIQ_TAN_16_I_MSK                                  0xfffffe00
#define RG_ORIONA_RXIQ_TAN_16_SFT                                    0
#define RG_ORIONA_RXIQ_TAN_16_HI                                     8
#define RG_ORIONA_RXIQ_TAN_16_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_16_MSK                           0x00007c00
#define RG_ORIONA_RXIQ_COS_INV_FRAC_16_I_MSK                         0xffff83ff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_16_SFT                           10
#define RG_ORIONA_RXIQ_COS_INV_FRAC_16_HI                            14
#define RG_ORIONA_RXIQ_COS_INV_FRAC_16_SZ                            5

#define RG_ORIONA_RXIQ_TAN_15_MSK                                    0x01ff0000
#define RG_ORIONA_RXIQ_TAN_15_I_MSK                                  0xfe00ffff
#define RG_ORIONA_RXIQ_TAN_15_SFT                                    16
#define RG_ORIONA_RXIQ_TAN_15_HI                                     24
#define RG_ORIONA_RXIQ_TAN_15_SZ                                     9

#define RG_ORIONA_RXIQ_COS_INV_FRAC_15_MSK                           0x7c000000
#define RG_ORIONA_RXIQ_COS_INV_FRAC_15_I_MSK                         0x83ffffff
#define RG_ORIONA_RXIQ_COS_INV_FRAC_15_SFT                           26
#define RG_ORIONA_RXIQ_COS_INV_FRAC_15_HI                            30
#define RG_ORIONA_RXIQ_COS_INV_FRAC_15_SZ                            5

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M15_MSK                        0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M15_I_MSK                      0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M15_SFT                        0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M15_HI                         9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M15_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M16_MSK                        0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M16_I_MSK                      0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M16_SFT                        16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M16_HI                         25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M16_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M13_MSK                        0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M13_I_MSK                      0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M13_SFT                        0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M13_HI                         9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M13_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M14_MSK                        0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M14_I_MSK                      0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M14_SFT                        16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M14_HI                         25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M14_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M11_MSK                        0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M11_I_MSK                      0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M11_SFT                        0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M11_HI                         9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M11_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M12_MSK                        0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M12_I_MSK                      0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M12_SFT                        16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M12_HI                         25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M12_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M09_MSK                        0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M09_I_MSK                      0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M09_SFT                        0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M09_HI                         9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M09_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M10_MSK                        0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M10_I_MSK                      0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M10_SFT                        16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M10_HI                         25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M10_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M07_MSK                        0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M07_I_MSK                      0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M07_SFT                        0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M07_HI                         9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M07_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M08_MSK                        0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M08_I_MSK                      0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M08_SFT                        16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M08_HI                         25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M08_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M05_MSK                        0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M05_I_MSK                      0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M05_SFT                        0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M05_HI                         9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M05_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M06_MSK                        0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M06_I_MSK                      0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M06_SFT                        16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M06_HI                         25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M06_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M03_MSK                        0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M03_I_MSK                      0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M03_SFT                        0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M03_HI                         9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M03_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M04_MSK                        0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M04_I_MSK                      0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M04_SFT                        16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M04_HI                         25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M04_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M01_MSK                        0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M01_I_MSK                      0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M01_SFT                        0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M01_HI                         9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M01_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M02_MSK                        0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M02_I_MSK                      0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M02_SFT                        16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M02_HI                         25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_M02_SZ                         10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_02_MSK                         0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_02_I_MSK                       0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_02_SFT                         0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_02_HI                          9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_02_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_01_MSK                         0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_01_I_MSK                       0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_01_SFT                         16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_01_HI                          25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_01_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_04_MSK                         0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_04_I_MSK                       0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_04_SFT                         0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_04_HI                          9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_04_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_03_MSK                         0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_03_I_MSK                       0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_03_SFT                         16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_03_HI                          25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_03_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_06_MSK                         0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_06_I_MSK                       0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_06_SFT                         0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_06_HI                          9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_06_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_05_MSK                         0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_05_I_MSK                       0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_05_SFT                         16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_05_HI                          25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_05_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_08_MSK                         0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_08_I_MSK                       0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_08_SFT                         0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_08_HI                          9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_08_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_07_MSK                         0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_07_I_MSK                       0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_07_SFT                         16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_07_HI                          25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_07_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_10_MSK                         0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_10_I_MSK                       0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_10_SFT                         0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_10_HI                          9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_10_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_09_MSK                         0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_09_I_MSK                       0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_09_SFT                         16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_09_HI                          25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_09_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_12_MSK                         0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_12_I_MSK                       0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_12_SFT                         0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_12_HI                          9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_12_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_11_MSK                         0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_11_I_MSK                       0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_11_SFT                         16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_11_HI                          25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_11_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_14_MSK                         0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_14_I_MSK                       0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_14_SFT                         0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_14_HI                          9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_14_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_13_MSK                         0x03ff0000
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_13_I_MSK                       0xfc00ffff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_13_SFT                         16
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_13_HI                          25
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_13_SZ                          10

#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_15_MSK                         0x000003ff
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_15_I_MSK                       0xfffffc00
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_15_SFT                         0
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_15_HI                          9
#define RG_ORIONA_RXIQ_ALPHA_INV_FRAC_15_SZ                          10

#define RG_ORIONA_TONE_SEL_MSK                                       0x00000003
#define RG_ORIONA_TONE_SEL_I_MSK                                     0xfffffffc
#define RG_ORIONA_TONE_SEL_SFT                                       0
#define RG_ORIONA_TONE_SEL_HI                                        1
#define RG_ORIONA_TONE_SEL_SZ                                        2

#define RG_ORIONA_TONE_1_RATE_MSK                                    0xffff0000
#define RG_ORIONA_TONE_1_RATE_I_MSK                                  0x0000ffff
#define RG_ORIONA_TONE_1_RATE_SFT                                    16
#define RG_ORIONA_TONE_1_RATE_HI                                     31
#define RG_ORIONA_TONE_1_RATE_SZ                                     16

#define RG_ORIONA_SPECTRUM_EN_MSK                                    0x00000001
#define RG_ORIONA_SPECTRUM_EN_I_MSK                                  0xfffffffe
#define RG_ORIONA_SPECTRUM_EN_SFT                                    0
#define RG_ORIONA_SPECTRUM_EN_HI                                     0
#define RG_ORIONA_SPECTRUM_EN_SZ                                     1

#define RG_ORIONA_SPECTRUM_EN_MAN_MSK                                0x00000002
#define RG_ORIONA_SPECTRUM_EN_MAN_I_MSK                              0xfffffffd
#define RG_ORIONA_SPECTRUM_EN_MAN_SFT                                1
#define RG_ORIONA_SPECTRUM_EN_MAN_HI                                 1
#define RG_ORIONA_SPECTRUM_EN_MAN_SZ                                 1

#define RG_ORIONA_SPECTRUM_LEAKY_FACTOR_MSK                          0x000000f0
#define RG_ORIONA_SPECTRUM_LEAKY_FACTOR_I_MSK                        0xffffff0f
#define RG_ORIONA_SPECTRUM_LEAKY_FACTOR_SFT                          4
#define RG_ORIONA_SPECTRUM_LEAKY_FACTOR_HI                           7
#define RG_ORIONA_SPECTRUM_LEAKY_FACTOR_SZ                           4

#define RG_ORIONA_SPECTRUM_LATCH_MSK                                 0x00000100
#define RG_ORIONA_SPECTRUM_LATCH_I_MSK                               0xfffffeff
#define RG_ORIONA_SPECTRUM_LATCH_SFT                                 8
#define RG_ORIONA_SPECTRUM_LATCH_HI                                  8
#define RG_ORIONA_SPECTRUM_LATCH_SZ                                  1

#define RG_ORIONA_SPECTRUM_DATA_SEL_MSK                              0x00003000
#define RG_ORIONA_SPECTRUM_DATA_SEL_I_MSK                            0xffffcfff
#define RG_ORIONA_SPECTRUM_DATA_SEL_SFT                              12
#define RG_ORIONA_SPECTRUM_DATA_SEL_HI                               13
#define RG_ORIONA_SPECTRUM_DATA_SEL_SZ                               2

#define RG_ORIONA_SPECTRUM_TONE_SEL_MSK                              0x00004000
#define RG_ORIONA_SPECTRUM_TONE_SEL_I_MSK                            0xffffbfff
#define RG_ORIONA_SPECTRUM_TONE_SEL_SFT                              14
#define RG_ORIONA_SPECTRUM_TONE_SEL_HI                               14
#define RG_ORIONA_SPECTRUM_TONE_SEL_SZ                               1

#define RG_ORIONA_SPECTRUM_LEAKY_DIN_SEL_MSK                         0x00008000
#define RG_ORIONA_SPECTRUM_LEAKY_DIN_SEL_I_MSK                       0xffff7fff
#define RG_ORIONA_SPECTRUM_LEAKY_DIN_SEL_SFT                         15
#define RG_ORIONA_SPECTRUM_LEAKY_DIN_SEL_HI                          15
#define RG_ORIONA_SPECTRUM_LEAKY_DIN_SEL_SZ                          1

#define RG_ORIONA_SPECTRUM_RATE_MSK                                  0xffff0000
#define RG_ORIONA_SPECTRUM_RATE_I_MSK                                0x0000ffff
#define RG_ORIONA_SPECTRUM_RATE_SFT                                  16
#define RG_ORIONA_SPECTRUM_RATE_HI                                   31
#define RG_ORIONA_SPECTRUM_RATE_SZ                                   16

#define RO_ORIONA_DPD_PHI_MSK                                        0x00001fff
#define RO_ORIONA_DPD_PHI_I_MSK                                      0xffffe000
#define RO_ORIONA_DPD_PHI_SFT                                        0
#define RO_ORIONA_DPD_PHI_HI                                         12
#define RO_ORIONA_DPD_PHI_SZ                                         13

#define RO_ORIONA_DPD_AMP_MSK                                        0x01ff0000
#define RO_ORIONA_DPD_AMP_I_MSK                                      0xfe00ffff
#define RO_ORIONA_DPD_AMP_SFT                                        16
#define RO_ORIONA_DPD_AMP_HI                                         24
#define RO_ORIONA_DPD_AMP_SZ                                         9

#define RG_ORIONA_CFR_GAIN_MSK                                       0x000003ff
#define RG_ORIONA_CFR_GAIN_I_MSK                                     0xfffffc00
#define RG_ORIONA_CFR_GAIN_SFT                                       0
#define RG_ORIONA_CFR_GAIN_HI                                        9
#define RG_ORIONA_CFR_GAIN_SZ                                        10

#define RG_ORIONA_CFR_PEAK_MSK                                       0x03ff0000
#define RG_ORIONA_CFR_PEAK_I_MSK                                     0xfc00ffff
#define RG_ORIONA_CFR_PEAK_SFT                                       16
#define RG_ORIONA_CFR_PEAK_HI                                        25
#define RG_ORIONA_CFR_PEAK_SZ                                        10

#define RG_ORIONA_CFR_EN_MSK                                         0x80000000
#define RG_ORIONA_CFR_EN_I_MSK                                       0x7fffffff
#define RG_ORIONA_CFR_EN_SFT                                         31
#define RG_ORIONA_CFR_EN_HI                                          31
#define RG_ORIONA_CFR_EN_SZ                                          1

#define RG_ORIONA_RX_PADPD_DC_RM_LEAKY_FACTOR_MSK                    0x00000007
#define RG_ORIONA_RX_PADPD_DC_RM_LEAKY_FACTOR_I_MSK                  0xfffffff8
#define RG_ORIONA_RX_PADPD_DC_RM_LEAKY_FACTOR_SFT                    0
#define RG_ORIONA_RX_PADPD_DC_RM_LEAKY_FACTOR_HI                     2
#define RG_ORIONA_RX_PADPD_DC_RM_LEAKY_FACTOR_SZ                     3

#define RG_ORIONA_RX_PADPD_DC_RM_BYP_MSK                             0x00000010
#define RG_ORIONA_RX_PADPD_DC_RM_BYP_I_MSK                           0xffffffef
#define RG_ORIONA_RX_PADPD_DC_RM_BYP_SFT                             4
#define RG_ORIONA_RX_PADPD_DC_RM_BYP_HI                              4
#define RG_ORIONA_RX_PADPD_DC_RM_BYP_SZ                              1

#define RG_ORIONA_TXIQ_CLP_THD_I_MSK                                 0x000003ff
#define RG_ORIONA_TXIQ_CLP_THD_I_I_MSK                               0xfffffc00
#define RG_ORIONA_TXIQ_CLP_THD_I_SFT                                 0
#define RG_ORIONA_TXIQ_CLP_THD_I_HI                                  9
#define RG_ORIONA_TXIQ_CLP_THD_I_SZ                                  10

#define RG_ORIONA_TXIQ_CLP_THD_Q_MSK                                 0x03ff0000
#define RG_ORIONA_TXIQ_CLP_THD_Q_I_MSK                               0xfc00ffff
#define RG_ORIONA_TXIQ_CLP_THD_Q_SFT                                 16
#define RG_ORIONA_TXIQ_CLP_THD_Q_HI                                  25
#define RG_ORIONA_TXIQ_CLP_THD_Q_SZ                                  10

#define RG_ORIONA_TX_SCALE_MSK                                       0x000000ff
#define RG_ORIONA_TX_SCALE_I_MSK                                     0xffffff00
#define RG_ORIONA_TX_SCALE_SFT                                       0
#define RG_ORIONA_TX_SCALE_HI                                        7
#define RG_ORIONA_TX_SCALE_SZ                                        8

#define RG_ORIONA_TX_IQ_SWP_MSK                                      0x00010000
#define RG_ORIONA_TX_IQ_SWP_I_MSK                                    0xfffeffff
#define RG_ORIONA_TX_IQ_SWP_SFT                                      16
#define RG_ORIONA_TX_IQ_SWP_HI                                       16
#define RG_ORIONA_TX_IQ_SWP_SZ                                       1

#define RG_ORIONA_TX_BB_SCALE_MANUAL_MSK                             0x00100000
#define RG_ORIONA_TX_BB_SCALE_MANUAL_I_MSK                           0xffefffff
#define RG_ORIONA_TX_BB_SCALE_MANUAL_SFT                             20
#define RG_ORIONA_TX_BB_SCALE_MANUAL_HI                              20
#define RG_ORIONA_TX_BB_SCALE_MANUAL_SZ                              1

#define RG_ORIONA_TX_IQ_SRC_MSK                                      0x03000000
#define RG_ORIONA_TX_IQ_SRC_I_MSK                                    0xfcffffff
#define RG_ORIONA_TX_IQ_SRC_SFT                                      24
#define RG_ORIONA_TX_IQ_SRC_HI                                       25
#define RG_ORIONA_TX_IQ_SRC_SZ                                       2

#define RG_ORIONA_TX_I_DC_MSK                                        0x000003ff
#define RG_ORIONA_TX_I_DC_I_MSK                                      0xfffffc00
#define RG_ORIONA_TX_I_DC_SFT                                        0
#define RG_ORIONA_TX_I_DC_HI                                         9
#define RG_ORIONA_TX_I_DC_SZ                                         10

#define RG_ORIONA_TX_Q_DC_MSK                                        0x03ff0000
#define RG_ORIONA_TX_Q_DC_I_MSK                                      0xfc00ffff
#define RG_ORIONA_TX_Q_DC_SFT                                        16
#define RG_ORIONA_TX_Q_DC_HI                                         25
#define RG_ORIONA_TX_Q_DC_SZ                                         10

#define RG_ORIONA_TX_I_OFFSET_MSK                                    0x00ff0000
#define RG_ORIONA_TX_I_OFFSET_I_MSK                                  0xff00ffff
#define RG_ORIONA_TX_I_OFFSET_SFT                                    16
#define RG_ORIONA_TX_I_OFFSET_HI                                     23
#define RG_ORIONA_TX_I_OFFSET_SZ                                     8

#define RG_ORIONA_TX_Q_OFFSET_MSK                                    0xff000000
#define RG_ORIONA_TX_Q_OFFSET_I_MSK                                  0x00ffffff
#define RG_ORIONA_TX_Q_OFFSET_SFT                                    24
#define RG_ORIONA_TX_Q_OFFSET_HI                                     31
#define RG_ORIONA_TX_Q_OFFSET_SZ                                     8

#define RG_ORIONA_DPD_AM_EN_MSK                                      0x00000001
#define RG_ORIONA_DPD_AM_EN_I_MSK                                    0xfffffffe
#define RG_ORIONA_DPD_AM_EN_SFT                                      0
#define RG_ORIONA_DPD_AM_EN_HI                                       0
#define RG_ORIONA_DPD_AM_EN_SZ                                       1

#define RG_ORIONA_DPD_PM_EN_MSK                                      0x00000002
#define RG_ORIONA_DPD_PM_EN_I_MSK                                    0xfffffffd
#define RG_ORIONA_DPD_PM_EN_SFT                                      1
#define RG_ORIONA_DPD_PM_EN_HI                                       1
#define RG_ORIONA_DPD_PM_EN_SZ                                       1

#define RG_ORIONA_DPD_PM_AMSEL_MSK                                   0x00000004
#define RG_ORIONA_DPD_PM_AMSEL_I_MSK                                 0xfffffffb
#define RG_ORIONA_DPD_PM_AMSEL_SFT                                   2
#define RG_ORIONA_DPD_PM_AMSEL_HI                                    2
#define RG_ORIONA_DPD_PM_AMSEL_SZ                                    1

#define RG_ORIONA_DPD_020_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_020_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_020_GAIN_SFT                                   0
#define RG_ORIONA_DPD_020_GAIN_HI                                    9
#define RG_ORIONA_DPD_020_GAIN_SZ                                    10

#define RG_ORIONA_DPD_040_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_040_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_040_GAIN_SFT                                   16
#define RG_ORIONA_DPD_040_GAIN_HI                                    25
#define RG_ORIONA_DPD_040_GAIN_SZ                                    10

#define RG_ORIONA_DPD_060_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_060_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_060_GAIN_SFT                                   0
#define RG_ORIONA_DPD_060_GAIN_HI                                    9
#define RG_ORIONA_DPD_060_GAIN_SZ                                    10

#define RG_ORIONA_DPD_080_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_080_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_080_GAIN_SFT                                   16
#define RG_ORIONA_DPD_080_GAIN_HI                                    25
#define RG_ORIONA_DPD_080_GAIN_SZ                                    10

#define RG_ORIONA_DPD_0A0_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_0A0_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_0A0_GAIN_SFT                                   0
#define RG_ORIONA_DPD_0A0_GAIN_HI                                    9
#define RG_ORIONA_DPD_0A0_GAIN_SZ                                    10

#define RG_ORIONA_DPD_0C0_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_0C0_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_0C0_GAIN_SFT                                   16
#define RG_ORIONA_DPD_0C0_GAIN_HI                                    25
#define RG_ORIONA_DPD_0C0_GAIN_SZ                                    10

#define RG_ORIONA_DPD_0D0_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_0D0_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_0D0_GAIN_SFT                                   0
#define RG_ORIONA_DPD_0D0_GAIN_HI                                    9
#define RG_ORIONA_DPD_0D0_GAIN_SZ                                    10

#define RG_ORIONA_DPD_0E0_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_0E0_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_0E0_GAIN_SFT                                   16
#define RG_ORIONA_DPD_0E0_GAIN_HI                                    25
#define RG_ORIONA_DPD_0E0_GAIN_SZ                                    10

#define RG_ORIONA_DPD_0F0_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_0F0_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_0F0_GAIN_SFT                                   0
#define RG_ORIONA_DPD_0F0_GAIN_HI                                    9
#define RG_ORIONA_DPD_0F0_GAIN_SZ                                    10

#define RG_ORIONA_DPD_100_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_100_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_100_GAIN_SFT                                   16
#define RG_ORIONA_DPD_100_GAIN_HI                                    25
#define RG_ORIONA_DPD_100_GAIN_SZ                                    10

#define RG_ORIONA_DPD_110_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_110_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_110_GAIN_SFT                                   0
#define RG_ORIONA_DPD_110_GAIN_HI                                    9
#define RG_ORIONA_DPD_110_GAIN_SZ                                    10

#define RG_ORIONA_DPD_120_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_120_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_120_GAIN_SFT                                   16
#define RG_ORIONA_DPD_120_GAIN_HI                                    25
#define RG_ORIONA_DPD_120_GAIN_SZ                                    10

#define RG_ORIONA_DPD_130_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_130_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_130_GAIN_SFT                                   0
#define RG_ORIONA_DPD_130_GAIN_HI                                    9
#define RG_ORIONA_DPD_130_GAIN_SZ                                    10

#define RG_ORIONA_DPD_140_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_140_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_140_GAIN_SFT                                   16
#define RG_ORIONA_DPD_140_GAIN_HI                                    25
#define RG_ORIONA_DPD_140_GAIN_SZ                                    10

#define RG_ORIONA_DPD_150_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_150_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_150_GAIN_SFT                                   0
#define RG_ORIONA_DPD_150_GAIN_HI                                    9
#define RG_ORIONA_DPD_150_GAIN_SZ                                    10

#define RG_ORIONA_DPD_160_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_160_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_160_GAIN_SFT                                   16
#define RG_ORIONA_DPD_160_GAIN_HI                                    25
#define RG_ORIONA_DPD_160_GAIN_SZ                                    10

#define RG_ORIONA_DPD_170_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_170_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_170_GAIN_SFT                                   0
#define RG_ORIONA_DPD_170_GAIN_HI                                    9
#define RG_ORIONA_DPD_170_GAIN_SZ                                    10

#define RG_ORIONA_DPD_180_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_180_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_180_GAIN_SFT                                   16
#define RG_ORIONA_DPD_180_GAIN_HI                                    25
#define RG_ORIONA_DPD_180_GAIN_SZ                                    10

#define RG_ORIONA_DPD_190_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_190_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_190_GAIN_SFT                                   0
#define RG_ORIONA_DPD_190_GAIN_HI                                    9
#define RG_ORIONA_DPD_190_GAIN_SZ                                    10

#define RG_ORIONA_DPD_1A0_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_1A0_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_1A0_GAIN_SFT                                   16
#define RG_ORIONA_DPD_1A0_GAIN_HI                                    25
#define RG_ORIONA_DPD_1A0_GAIN_SZ                                    10

#define RG_ORIONA_DPD_1B0_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_1B0_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_1B0_GAIN_SFT                                   0
#define RG_ORIONA_DPD_1B0_GAIN_HI                                    9
#define RG_ORIONA_DPD_1B0_GAIN_SZ                                    10

#define RG_ORIONA_DPD_1C0_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_1C0_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_1C0_GAIN_SFT                                   16
#define RG_ORIONA_DPD_1C0_GAIN_HI                                    25
#define RG_ORIONA_DPD_1C0_GAIN_SZ                                    10

#define RG_ORIONA_DPD_1D0_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_1D0_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_1D0_GAIN_SFT                                   0
#define RG_ORIONA_DPD_1D0_GAIN_HI                                    9
#define RG_ORIONA_DPD_1D0_GAIN_SZ                                    10

#define RG_ORIONA_DPD_1E0_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_1E0_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_1E0_GAIN_SFT                                   16
#define RG_ORIONA_DPD_1E0_GAIN_HI                                    25
#define RG_ORIONA_DPD_1E0_GAIN_SZ                                    10

#define RG_ORIONA_DPD_1F0_GAIN_MSK                                   0x000003ff
#define RG_ORIONA_DPD_1F0_GAIN_I_MSK                                 0xfffffc00
#define RG_ORIONA_DPD_1F0_GAIN_SFT                                   0
#define RG_ORIONA_DPD_1F0_GAIN_HI                                    9
#define RG_ORIONA_DPD_1F0_GAIN_SZ                                    10

#define RG_ORIONA_DPD_200_GAIN_MSK                                   0x03ff0000
#define RG_ORIONA_DPD_200_GAIN_I_MSK                                 0xfc00ffff
#define RG_ORIONA_DPD_200_GAIN_SFT                                   16
#define RG_ORIONA_DPD_200_GAIN_HI                                    25
#define RG_ORIONA_DPD_200_GAIN_SZ                                    10

#define RG_ORIONA_DPD_020_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_020_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_020_PH_SFT                                     0
#define RG_ORIONA_DPD_020_PH_HI                                      12
#define RG_ORIONA_DPD_020_PH_SZ                                      13

#define RG_ORIONA_DPD_040_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_040_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_040_PH_SFT                                     16
#define RG_ORIONA_DPD_040_PH_HI                                      28
#define RG_ORIONA_DPD_040_PH_SZ                                      13

#define RG_ORIONA_DPD_060_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_060_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_060_PH_SFT                                     0
#define RG_ORIONA_DPD_060_PH_HI                                      12
#define RG_ORIONA_DPD_060_PH_SZ                                      13

#define RG_ORIONA_DPD_080_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_080_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_080_PH_SFT                                     16
#define RG_ORIONA_DPD_080_PH_HI                                      28
#define RG_ORIONA_DPD_080_PH_SZ                                      13

#define RG_ORIONA_DPD_0A0_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_0A0_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_0A0_PH_SFT                                     0
#define RG_ORIONA_DPD_0A0_PH_HI                                      12
#define RG_ORIONA_DPD_0A0_PH_SZ                                      13

#define RG_ORIONA_DPD_0C0_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_0C0_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_0C0_PH_SFT                                     16
#define RG_ORIONA_DPD_0C0_PH_HI                                      28
#define RG_ORIONA_DPD_0C0_PH_SZ                                      13

#define RG_ORIONA_DPD_0D0_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_0D0_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_0D0_PH_SFT                                     0
#define RG_ORIONA_DPD_0D0_PH_HI                                      12
#define RG_ORIONA_DPD_0D0_PH_SZ                                      13

#define RG_ORIONA_DPD_0E0_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_0E0_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_0E0_PH_SFT                                     16
#define RG_ORIONA_DPD_0E0_PH_HI                                      28
#define RG_ORIONA_DPD_0E0_PH_SZ                                      13

#define RG_ORIONA_DPD_0F0_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_0F0_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_0F0_PH_SFT                                     0
#define RG_ORIONA_DPD_0F0_PH_HI                                      12
#define RG_ORIONA_DPD_0F0_PH_SZ                                      13

#define RG_ORIONA_DPD_100_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_100_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_100_PH_SFT                                     16
#define RG_ORIONA_DPD_100_PH_HI                                      28
#define RG_ORIONA_DPD_100_PH_SZ                                      13

#define RG_ORIONA_DPD_110_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_110_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_110_PH_SFT                                     0
#define RG_ORIONA_DPD_110_PH_HI                                      12
#define RG_ORIONA_DPD_110_PH_SZ                                      13

#define RG_ORIONA_DPD_120_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_120_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_120_PH_SFT                                     16
#define RG_ORIONA_DPD_120_PH_HI                                      28
#define RG_ORIONA_DPD_120_PH_SZ                                      13

#define RG_ORIONA_DPD_130_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_130_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_130_PH_SFT                                     0
#define RG_ORIONA_DPD_130_PH_HI                                      12
#define RG_ORIONA_DPD_130_PH_SZ                                      13

#define RG_ORIONA_DPD_140_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_140_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_140_PH_SFT                                     16
#define RG_ORIONA_DPD_140_PH_HI                                      28
#define RG_ORIONA_DPD_140_PH_SZ                                      13

#define RG_ORIONA_DPD_150_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_150_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_150_PH_SFT                                     0
#define RG_ORIONA_DPD_150_PH_HI                                      12
#define RG_ORIONA_DPD_150_PH_SZ                                      13

#define RG_ORIONA_DPD_160_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_160_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_160_PH_SFT                                     16
#define RG_ORIONA_DPD_160_PH_HI                                      28
#define RG_ORIONA_DPD_160_PH_SZ                                      13

#define RG_ORIONA_DPD_170_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_170_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_170_PH_SFT                                     0
#define RG_ORIONA_DPD_170_PH_HI                                      12
#define RG_ORIONA_DPD_170_PH_SZ                                      13

#define RG_ORIONA_DPD_180_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_180_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_180_PH_SFT                                     16
#define RG_ORIONA_DPD_180_PH_HI                                      28
#define RG_ORIONA_DPD_180_PH_SZ                                      13

#define RG_ORIONA_DPD_190_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_190_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_190_PH_SFT                                     0
#define RG_ORIONA_DPD_190_PH_HI                                      12
#define RG_ORIONA_DPD_190_PH_SZ                                      13

#define RG_ORIONA_DPD_1A0_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_1A0_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_1A0_PH_SFT                                     16
#define RG_ORIONA_DPD_1A0_PH_HI                                      28
#define RG_ORIONA_DPD_1A0_PH_SZ                                      13

#define RG_ORIONA_DPD_1B0_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_1B0_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_1B0_PH_SFT                                     0
#define RG_ORIONA_DPD_1B0_PH_HI                                      12
#define RG_ORIONA_DPD_1B0_PH_SZ                                      13

#define RG_ORIONA_DPD_1C0_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_1C0_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_1C0_PH_SFT                                     16
#define RG_ORIONA_DPD_1C0_PH_HI                                      28
#define RG_ORIONA_DPD_1C0_PH_SZ                                      13

#define RG_ORIONA_DPD_1D0_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_1D0_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_1D0_PH_SFT                                     0
#define RG_ORIONA_DPD_1D0_PH_HI                                      12
#define RG_ORIONA_DPD_1D0_PH_SZ                                      13

#define RG_ORIONA_DPD_1E0_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_1E0_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_1E0_PH_SFT                                     16
#define RG_ORIONA_DPD_1E0_PH_HI                                      28
#define RG_ORIONA_DPD_1E0_PH_SZ                                      13

#define RG_ORIONA_DPD_1F0_PH_MSK                                     0x00001fff
#define RG_ORIONA_DPD_1F0_PH_I_MSK                                   0xffffe000
#define RG_ORIONA_DPD_1F0_PH_SFT                                     0
#define RG_ORIONA_DPD_1F0_PH_HI                                      12
#define RG_ORIONA_DPD_1F0_PH_SZ                                      13

#define RG_ORIONA_DPD_200_PH_MSK                                     0x1fff0000
#define RG_ORIONA_DPD_200_PH_I_MSK                                   0xe000ffff
#define RG_ORIONA_DPD_200_PH_SFT                                     16
#define RG_ORIONA_DPD_200_PH_HI                                      28
#define RG_ORIONA_DPD_200_PH_SZ                                      13

#define RG_ORIONA_DPD_BB_SCALE_F3_MSK                                0x000000ff
#define RG_ORIONA_DPD_BB_SCALE_F3_I_MSK                              0xffffff00
#define RG_ORIONA_DPD_BB_SCALE_F3_SFT                                0
#define RG_ORIONA_DPD_BB_SCALE_F3_HI                                 7
#define RG_ORIONA_DPD_BB_SCALE_F3_SZ                                 8

#define RG_ORIONA_DPD_BB_SCALE_F2_MSK                                0x0000ff00
#define RG_ORIONA_DPD_BB_SCALE_F2_I_MSK                              0xffff00ff
#define RG_ORIONA_DPD_BB_SCALE_F2_SFT                                8
#define RG_ORIONA_DPD_BB_SCALE_F2_HI                                 15
#define RG_ORIONA_DPD_BB_SCALE_F2_SZ                                 8

#define RG_ORIONA_DPD_BB_SCALE_F1_MSK                                0x00ff0000
#define RG_ORIONA_DPD_BB_SCALE_F1_I_MSK                              0xff00ffff
#define RG_ORIONA_DPD_BB_SCALE_F1_SFT                                16
#define RG_ORIONA_DPD_BB_SCALE_F1_HI                                 23
#define RG_ORIONA_DPD_BB_SCALE_F1_SZ                                 8

#define RG_ORIONA_DPD_BB_SCALE_F0_MSK                                0xff000000
#define RG_ORIONA_DPD_BB_SCALE_F0_I_MSK                              0x00ffffff
#define RG_ORIONA_DPD_BB_SCALE_F0_SFT                                24
#define RG_ORIONA_DPD_BB_SCALE_F0_HI                                 31
#define RG_ORIONA_DPD_BB_SCALE_F0_SZ                                 8

#define RG_ORIONA_DPD_BB_SCALE_2G_MSK                                0x000000ff
#define RG_ORIONA_DPD_BB_SCALE_2G_I_MSK                              0xffffff00
#define RG_ORIONA_DPD_BB_SCALE_2G_SFT                                0
#define RG_ORIONA_DPD_BB_SCALE_2G_HI                                 7
#define RG_ORIONA_DPD_BB_SCALE_2G_SZ                                 8

#define RG_ORIONA_TX_SCALE_11B_MSK                                   0x000000ff
#define RG_ORIONA_TX_SCALE_11B_I_MSK                                 0xffffff00
#define RG_ORIONA_TX_SCALE_11B_SFT                                   0
#define RG_ORIONA_TX_SCALE_11B_HI                                    7
#define RG_ORIONA_TX_SCALE_11B_SZ                                    8

#define RG_ORIONA_TX_SCALE_11G_MSK                                   0x00ff0000
#define RG_ORIONA_TX_SCALE_11G_I_MSK                                 0xff00ffff
#define RG_ORIONA_TX_SCALE_11G_SFT                                   16
#define RG_ORIONA_TX_SCALE_11G_HI                                    23
#define RG_ORIONA_TX_SCALE_11G_SZ                                    8

#define RG_ORIONA_FIR_COEF_D_RE_01_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_01_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_01_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_01_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_01_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_00_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_00_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_00_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_00_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_00_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_03_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_03_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_03_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_03_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_03_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_02_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_02_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_02_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_02_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_02_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_05_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_05_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_05_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_05_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_05_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_04_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_04_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_04_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_04_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_04_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_07_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_07_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_07_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_07_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_07_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_06_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_06_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_06_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_06_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_06_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_09_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_09_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_09_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_09_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_09_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_08_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_08_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_08_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_08_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_08_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_11_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_11_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_11_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_11_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_11_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_10_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_10_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_10_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_10_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_10_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_13_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_13_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_13_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_13_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_13_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_12_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_12_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_12_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_12_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_12_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_15_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_15_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_15_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_15_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_15_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_14_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_14_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_14_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_14_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_14_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_17_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_17_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_17_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_17_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_17_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_16_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_16_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_16_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_16_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_16_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_19_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_19_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_19_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_19_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_19_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_18_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_18_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_18_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_18_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_18_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_21_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_21_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_21_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_21_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_21_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_20_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_20_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_20_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_20_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_20_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_23_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_23_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_23_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_23_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_23_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_22_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_22_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_22_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_22_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_22_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_25_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_25_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_25_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_25_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_25_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_24_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_24_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_24_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_24_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_24_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_27_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_27_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_27_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_27_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_27_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_26_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_26_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_26_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_26_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_26_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_29_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_29_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_29_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_29_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_29_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_28_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_28_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_28_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_28_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_28_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_31_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_31_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_31_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_31_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_31_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_30_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_30_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_30_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_30_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_30_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_33_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_33_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_33_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_33_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_33_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_32_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_RE_32_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_RE_32_SFT                               16
#define RG_ORIONA_FIR_COEF_D_RE_32_HI                                25
#define RG_ORIONA_FIR_COEF_D_RE_32_SZ                                10

#define RG_ORIONA_FIR_COEF_D_RE_34_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_RE_34_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_RE_34_SFT                               0
#define RG_ORIONA_FIR_COEF_D_RE_34_HI                                9
#define RG_ORIONA_FIR_COEF_D_RE_34_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_01_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_01_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_01_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_01_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_01_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_00_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_00_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_00_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_00_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_00_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_03_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_03_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_03_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_03_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_03_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_02_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_02_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_02_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_02_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_02_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_05_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_05_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_05_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_05_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_05_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_04_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_04_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_04_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_04_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_04_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_07_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_07_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_07_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_07_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_07_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_06_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_06_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_06_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_06_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_06_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_09_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_09_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_09_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_09_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_09_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_08_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_08_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_08_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_08_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_08_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_11_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_11_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_11_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_11_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_11_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_10_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_10_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_10_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_10_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_10_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_13_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_13_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_13_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_13_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_13_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_12_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_12_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_12_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_12_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_12_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_15_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_15_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_15_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_15_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_15_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_14_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_14_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_14_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_14_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_14_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_17_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_17_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_17_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_17_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_17_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_16_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_16_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_16_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_16_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_16_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_19_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_19_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_19_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_19_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_19_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_18_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_18_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_18_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_18_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_18_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_21_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_21_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_21_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_21_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_21_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_20_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_20_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_20_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_20_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_20_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_23_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_23_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_23_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_23_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_23_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_22_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_22_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_22_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_22_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_22_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_25_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_25_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_25_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_25_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_25_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_24_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_24_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_24_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_24_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_24_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_27_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_27_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_27_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_27_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_27_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_26_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_26_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_26_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_26_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_26_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_29_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_29_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_29_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_29_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_29_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_28_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_28_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_28_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_28_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_28_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_31_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_31_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_31_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_31_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_31_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_30_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_30_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_30_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_30_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_30_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_33_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_33_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_33_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_33_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_33_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_32_MSK                               0x03ff0000
#define RG_ORIONA_FIR_COEF_D_IM_32_I_MSK                             0xfc00ffff
#define RG_ORIONA_FIR_COEF_D_IM_32_SFT                               16
#define RG_ORIONA_FIR_COEF_D_IM_32_HI                                25
#define RG_ORIONA_FIR_COEF_D_IM_32_SZ                                10

#define RG_ORIONA_FIR_COEF_D_IM_34_MSK                               0x000003ff
#define RG_ORIONA_FIR_COEF_D_IM_34_I_MSK                             0xfffffc00
#define RG_ORIONA_FIR_COEF_D_IM_34_SFT                               0
#define RG_ORIONA_FIR_COEF_D_IM_34_HI                                9
#define RG_ORIONA_FIR_COEF_D_IM_34_SZ                                10

#define RG_ORIONA_IQIB_BY_PASS_MSK                                   0x00000001
#define RG_ORIONA_IQIB_BY_PASS_I_MSK                                 0xfffffffe
#define RG_ORIONA_IQIB_BY_PASS_SFT                                   0
#define RG_ORIONA_IQIB_BY_PASS_HI                                    0
#define RG_ORIONA_IQIB_BY_PASS_SZ                                    1

#define RG_ORIONA_IQIB_SCALE_MSK                                     0x000000f0
#define RG_ORIONA_IQIB_SCALE_I_MSK                                   0xffffff0f
#define RG_ORIONA_IQIB_SCALE_SFT                                     4
#define RG_ORIONA_IQIB_SCALE_HI                                      7
#define RG_ORIONA_IQIB_SCALE_SZ                                      4

#define RO_ORIONA_FULL_Q_OUT_FIX_TERM_MSK                            0x07ffffff
#define RO_ORIONA_FULL_Q_OUT_FIX_TERM_I_MSK                          0xf8000000
#define RO_ORIONA_FULL_Q_OUT_FIX_TERM_SFT                            0
#define RO_ORIONA_FULL_Q_OUT_FIX_TERM_HI                             26
#define RO_ORIONA_FULL_Q_OUT_FIX_TERM_SZ                             27

#define RG_ORIONA_RESERVED_DPD_MSK                                   0xffffffff
#define RG_ORIONA_RESERVED_DPD_I_MSK                                 0x00000000
#define RG_ORIONA_RESERVED_DPD_SFT                                   0
#define RG_ORIONA_RESERVED_DPD_HI                                    31
#define RG_ORIONA_RESERVED_DPD_SZ                                    32

#define RG_ORIONA_XO_LDO_LEVEL_MSK                                   0x00000007
#define RG_ORIONA_XO_LDO_LEVEL_I_MSK                                 0xfffffff8
#define RG_ORIONA_XO_LDO_LEVEL_SFT                                   0
#define RG_ORIONA_XO_LDO_LEVEL_HI                                    2
#define RG_ORIONA_XO_LDO_LEVEL_SZ                                    3

#define RG_ORIONA_EN_LDO_XO_IQUP_MSK                                 0x00000010
#define RG_ORIONA_EN_LDO_XO_IQUP_I_MSK                               0xffffffef
#define RG_ORIONA_EN_LDO_XO_IQUP_SFT                                 4
#define RG_ORIONA_EN_LDO_XO_IQUP_HI                                  4
#define RG_ORIONA_EN_LDO_XO_IQUP_SZ                                  1

#define RG_ORIONA_EN_LDO_XO_BYP_MSK                                  0x00000020
#define RG_ORIONA_EN_LDO_XO_BYP_I_MSK                                0xffffffdf
#define RG_ORIONA_EN_LDO_XO_BYP_SFT                                  5
#define RG_ORIONA_EN_LDO_XO_BYP_HI                                   5
#define RG_ORIONA_EN_LDO_XO_BYP_SZ                                   1

#define RG_ORIONA_XO_CBANKI_7_0_MSK                                  0x0000ff00
#define RG_ORIONA_XO_CBANKI_7_0_I_MSK                                0xffff00ff
#define RG_ORIONA_XO_CBANKI_7_0_SFT                                  8
#define RG_ORIONA_XO_CBANKI_7_0_HI                                   15
#define RG_ORIONA_XO_CBANKI_7_0_SZ                                   8

#define RG_ORIONA_XO_CBANKO_7_0_MSK                                  0x00ff0000
#define RG_ORIONA_XO_CBANKO_7_0_I_MSK                                0xff00ffff
#define RG_ORIONA_XO_CBANKO_7_0_SFT                                  16
#define RG_ORIONA_XO_CBANKO_7_0_HI                                   23
#define RG_ORIONA_XO_CBANKO_7_0_SZ                                   8

#define RG_ORIONA_XO_CBANKI_8_MSK                                    0x01000000
#define RG_ORIONA_XO_CBANKI_8_I_MSK                                  0xfeffffff
#define RG_ORIONA_XO_CBANKI_8_SFT                                    24
#define RG_ORIONA_XO_CBANKI_8_HI                                     24
#define RG_ORIONA_XO_CBANKI_8_SZ                                     1

#define RG_ORIONA_XO_CBANKO_8_MSK                                    0x02000000
#define RG_ORIONA_XO_CBANKO_8_I_MSK                                  0xfdffffff
#define RG_ORIONA_XO_CBANKO_8_SFT                                    25
#define RG_ORIONA_XO_CBANKO_8_HI                                     25
#define RG_ORIONA_XO_CBANKO_8_SZ                                     1

#define RG_ORIONA_EN_FDB_MSK                                         0x04000000
#define RG_ORIONA_EN_FDB_I_MSK                                       0xfbffffff
#define RG_ORIONA_EN_FDB_SFT                                         26
#define RG_ORIONA_EN_FDB_HI                                          26
#define RG_ORIONA_EN_FDB_SZ                                          1

#define RG_ORIONA_FDB_BYPASS_MSK                                     0x08000000
#define RG_ORIONA_FDB_BYPASS_I_MSK                                   0xf7ffffff
#define RG_ORIONA_FDB_BYPASS_SFT                                     27
#define RG_ORIONA_FDB_BYPASS_HI                                      27
#define RG_ORIONA_FDB_BYPASS_SZ                                      1

#define RG_ORIONA_FDB_DUTY_LTH_MSK                                   0x30000000
#define RG_ORIONA_FDB_DUTY_LTH_I_MSK                                 0xcfffffff
#define RG_ORIONA_FDB_DUTY_LTH_SFT                                   28
#define RG_ORIONA_FDB_DUTY_LTH_HI                                    29
#define RG_ORIONA_FDB_DUTY_LTH_SZ                                    2

#define RG_ORIONA_EN_CLK_EXT_ADC_MSK                                 0x80000000
#define RG_ORIONA_EN_CLK_EXT_ADC_I_MSK                               0x7fffffff
#define RG_ORIONA_EN_CLK_EXT_ADC_SFT                                 31
#define RG_ORIONA_EN_CLK_EXT_ADC_HI                                  31
#define RG_ORIONA_EN_CLK_EXT_ADC_SZ                                  1

#define RG_ORIONA_EN_FDB_DCC_M2_MUAL_MSK                             0x00000001
#define RG_ORIONA_EN_FDB_DCC_M2_MUAL_I_MSK                           0xfffffffe
#define RG_ORIONA_EN_FDB_DCC_M2_MUAL_SFT                             0
#define RG_ORIONA_EN_FDB_DCC_M2_MUAL_HI                              0
#define RG_ORIONA_EN_FDB_DCC_M2_MUAL_SZ                              1

#define RG_ORIONA_EN_FDB_DCC_M4_MUAL_MSK                             0x00000002
#define RG_ORIONA_EN_FDB_DCC_M4_MUAL_I_MSK                           0xfffffffd
#define RG_ORIONA_EN_FDB_DCC_M4_MUAL_SFT                             1
#define RG_ORIONA_EN_FDB_DCC_M4_MUAL_HI                              1
#define RG_ORIONA_EN_FDB_DCC_M4_MUAL_SZ                              1

#define RG_ORIONA_EN_FDB_DELAYC_M2_MUAL_MSK                          0x00000004
#define RG_ORIONA_EN_FDB_DELAYC_M2_MUAL_I_MSK                        0xfffffffb
#define RG_ORIONA_EN_FDB_DELAYC_M2_MUAL_SFT                          2
#define RG_ORIONA_EN_FDB_DELAYC_M2_MUAL_HI                           2
#define RG_ORIONA_EN_FDB_DELAYC_M2_MUAL_SZ                           1

#define RG_ORIONA_EN_FDB_DELAYF_M2_MUAL_MSK                          0x00000008
#define RG_ORIONA_EN_FDB_DELAYF_M2_MUAL_I_MSK                        0xfffffff7
#define RG_ORIONA_EN_FDB_DELAYF_M2_MUAL_SFT                          3
#define RG_ORIONA_EN_FDB_DELAYF_M2_MUAL_HI                           3
#define RG_ORIONA_EN_FDB_DELAYF_M2_MUAL_SZ                           1

#define RG_ORIONA_EN_FDB_DELAYC_M4_MUAL_MSK                          0x00000010
#define RG_ORIONA_EN_FDB_DELAYC_M4_MUAL_I_MSK                        0xffffffef
#define RG_ORIONA_EN_FDB_DELAYC_M4_MUAL_SFT                          4
#define RG_ORIONA_EN_FDB_DELAYC_M4_MUAL_HI                           4
#define RG_ORIONA_EN_FDB_DELAYC_M4_MUAL_SZ                           1

#define RG_ORIONA_EN_FDB_DELAYF_M4_MUAL_MSK                          0x00000020
#define RG_ORIONA_EN_FDB_DELAYF_M4_MUAL_I_MSK                        0xffffffdf
#define RG_ORIONA_EN_FDB_DELAYF_M4_MUAL_SFT                          5
#define RG_ORIONA_EN_FDB_DELAYF_M4_MUAL_HI                           5
#define RG_ORIONA_EN_FDB_DELAYF_M4_MUAL_SZ                           1

#define RG_ORIONA_EN_FDB_PHASESWAP_MUAL_MSK                          0x00000040
#define RG_ORIONA_EN_FDB_PHASESWAP_MUAL_I_MSK                        0xffffffbf
#define RG_ORIONA_EN_FDB_PHASESWAP_MUAL_SFT                          6
#define RG_ORIONA_EN_FDB_PHASESWAP_MUAL_HI                           6
#define RG_ORIONA_EN_FDB_PHASESWAP_MUAL_SZ                           1

#define RG_ORIONA_FDB_PHASESWAP_MUAL_MSK                             0x00000080
#define RG_ORIONA_FDB_PHASESWAP_MUAL_I_MSK                           0xffffff7f
#define RG_ORIONA_FDB_PHASESWAP_MUAL_SFT                             7
#define RG_ORIONA_FDB_PHASESWAP_MUAL_HI                              7
#define RG_ORIONA_FDB_PHASESWAP_MUAL_SZ                              1

#define RG_ORIONA_FDB_CDELAY_M2_MUAL_MSK                             0x00001e00
#define RG_ORIONA_FDB_CDELAY_M2_MUAL_I_MSK                           0xffffe1ff
#define RG_ORIONA_FDB_CDELAY_M2_MUAL_SFT                             9
#define RG_ORIONA_FDB_CDELAY_M2_MUAL_HI                              12
#define RG_ORIONA_FDB_CDELAY_M2_MUAL_SZ                              4

#define RG_ORIONA_FDB_FDELAY_M2_MUAL_MSK                             0x0003e000
#define RG_ORIONA_FDB_FDELAY_M2_MUAL_I_MSK                           0xfffc1fff
#define RG_ORIONA_FDB_FDELAY_M2_MUAL_SFT                             13
#define RG_ORIONA_FDB_FDELAY_M2_MUAL_HI                              17
#define RG_ORIONA_FDB_FDELAY_M2_MUAL_SZ                              5

#define RG_ORIONA_FDB_CDELAY_M4_MUAL_MSK                             0x003c0000
#define RG_ORIONA_FDB_CDELAY_M4_MUAL_I_MSK                           0xffc3ffff
#define RG_ORIONA_FDB_CDELAY_M4_MUAL_SFT                             18
#define RG_ORIONA_FDB_CDELAY_M4_MUAL_HI                              21
#define RG_ORIONA_FDB_CDELAY_M4_MUAL_SZ                              4

#define RG_ORIONA_FDB_FDELAY_M4_MUAL_MSK                             0x07c00000
#define RG_ORIONA_FDB_FDELAY_M4_MUAL_I_MSK                           0xf83fffff
#define RG_ORIONA_FDB_FDELAY_M4_MUAL_SFT                             22
#define RG_ORIONA_FDB_FDELAY_M4_MUAL_HI                              26
#define RG_ORIONA_FDB_FDELAY_M4_MUAL_SZ                              5

#define RG_ORIONA_SEL_DPLL_CLK_MSK                                   0x20000000
#define RG_ORIONA_SEL_DPLL_CLK_I_MSK                                 0xdfffffff
#define RG_ORIONA_SEL_DPLL_CLK_SFT                                   29
#define RG_ORIONA_SEL_DPLL_CLK_HI                                    29
#define RG_ORIONA_SEL_DPLL_CLK_SZ                                    1

#define RG_ORIONA_EN_FDB_RECAL_MSK                                   0x40000000
#define RG_ORIONA_EN_FDB_RECAL_I_MSK                                 0xbfffffff
#define RG_ORIONA_EN_FDB_RECAL_SFT                                   30
#define RG_ORIONA_EN_FDB_RECAL_HI                                    30
#define RG_ORIONA_EN_FDB_RECAL_SZ                                    1

#define RG_ORIONA_LOAD_RFTABLE_RDY_MSK                               0x80000000
#define RG_ORIONA_LOAD_RFTABLE_RDY_I_MSK                             0x7fffffff
#define RG_ORIONA_LOAD_RFTABLE_RDY_SFT                               31
#define RG_ORIONA_LOAD_RFTABLE_RDY_HI                                31
#define RG_ORIONA_LOAD_RFTABLE_RDY_SZ                                1

#define RG_ORIONA_FDB_RDELAYF_MSK                                    0x00000003
#define RG_ORIONA_FDB_RDELAYF_I_MSK                                  0xfffffffc
#define RG_ORIONA_FDB_RDELAYF_SFT                                    0
#define RG_ORIONA_FDB_RDELAYF_HI                                     1
#define RG_ORIONA_FDB_RDELAYF_SZ                                     2

#define RG_ORIONA_FDB_RDELAYS_MSK                                    0x0000000c
#define RG_ORIONA_FDB_RDELAYS_I_MSK                                  0xfffffff3
#define RG_ORIONA_FDB_RDELAYS_SFT                                    2
#define RG_ORIONA_FDB_RDELAYS_HI                                     3
#define RG_ORIONA_FDB_RDELAYS_SZ                                     2

#define RG_ORIONA_FDB_RECAL_TIMMER_MSK                               0x00000030
#define RG_ORIONA_FDB_RECAL_TIMMER_I_MSK                             0xffffffcf
#define RG_ORIONA_FDB_RECAL_TIMMER_SFT                               4
#define RG_ORIONA_FDB_RECAL_TIMMER_HI                                5
#define RG_ORIONA_FDB_RECAL_TIMMER_SZ                                2

#define RG_ORIONA_XO_TIMMER_MSK                                      0x00000fc0
#define RG_ORIONA_XO_TIMMER_I_MSK                                    0xfffff03f
#define RG_ORIONA_XO_TIMMER_SFT                                      6
#define RG_ORIONA_XO_TIMMER_HI                                       11
#define RG_ORIONA_XO_TIMMER_SZ                                       6

#define RG_ORIONA_DPL_SETTLING_TIMMER_MSK                            0x0000c000
#define RG_ORIONA_DPL_SETTLING_TIMMER_I_MSK                          0xffff3fff
#define RG_ORIONA_DPL_SETTLING_TIMMER_SFT                            14
#define RG_ORIONA_DPL_SETTLING_TIMMER_HI                             15
#define RG_ORIONA_DPL_SETTLING_TIMMER_SZ                             2

#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GTX_MSK                      0x00010000
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GTX_I_MSK                    0xfffeffff
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GTX_SFT                      16
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GTX_HI                       16
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GTX_SZ                       1

#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX2_MSK                     0x00020000
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX2_I_MSK                   0xfffdffff
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX2_SFT                     17
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX2_HI                      17
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_2GRX2_SZ                      1

#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GTX_MSK                      0x00040000
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GTX_I_MSK                    0xfffbffff
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GTX_SFT                      18
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GTX_HI                       18
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GTX_SZ                       1

#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX2_MSK                     0x00080000
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX2_I_MSK                   0xfff7ffff
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX2_SFT                     19
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX2_HI                      19
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_5GRX2_SZ                      1

#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_SX_MSK                        0x00100000
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_SX_I_MSK                      0xffefffff
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_SX_SFT                        20
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_SX_HI                         20
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_SX_SZ                         1

#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_ABBAFE_MSK                    0x00200000
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_ABBAFE_I_MSK                  0xffdfffff
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_ABBAFE_SFT                    21
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_ABBAFE_HI                     21
#define RG_ORIONA_EN_ANA_DCPROBE_PADSW_ABBAFE_SZ                     1

#define RG_ORIONA_DCC_RC_ALWAYSON_MSK                                0x02000000
#define RG_ORIONA_DCC_RC_ALWAYSON_I_MSK                              0xfdffffff
#define RG_ORIONA_DCC_RC_ALWAYSON_SFT                                25
#define RG_ORIONA_DCC_RC_ALWAYSON_HI                                 25
#define RG_ORIONA_DCC_RC_ALWAYSON_SZ                                 1

#define RG_ORIONA_EN_FDB_M4BY2_EDGESEL_MSK                           0x04000000
#define RG_ORIONA_EN_FDB_M4BY2_EDGESEL_I_MSK                         0xfbffffff
#define RG_ORIONA_EN_FDB_M4BY2_EDGESEL_SFT                           26
#define RG_ORIONA_EN_FDB_M4BY2_EDGESEL_HI                            26
#define RG_ORIONA_EN_FDB_M4BY2_EDGESEL_SZ                            1

#define RG_ORIONA_EN_FDB_M4BY2_MSK                                   0x08000000
#define RG_ORIONA_EN_FDB_M4BY2_I_MSK                                 0xf7ffffff
#define RG_ORIONA_EN_FDB_M4BY2_SFT                                   27
#define RG_ORIONA_EN_FDB_M4BY2_HI                                    27
#define RG_ORIONA_EN_FDB_M4BY2_SZ                                    1

#define RG_ORIONA_FDB_CMP_DELAY_MSK                                  0x30000000
#define RG_ORIONA_FDB_CMP_DELAY_I_MSK                                0xcfffffff
#define RG_ORIONA_FDB_CMP_DELAY_SFT                                  28
#define RG_ORIONA_FDB_CMP_DELAY_HI                                   29
#define RG_ORIONA_FDB_CMP_DELAY_SZ                                   2

#define RG_ORIONA_FDB_FINETUNE_TIME_MSK                              0xc0000000
#define RG_ORIONA_FDB_FINETUNE_TIME_I_MSK                            0x3fffffff
#define RG_ORIONA_FDB_FINETUNE_TIME_SFT                              30
#define RG_ORIONA_FDB_FINETUNE_TIME_HI                               31
#define RG_ORIONA_FDB_FINETUNE_TIME_SZ                               2

#define RG_ORIONA_EN_LIQBG_BK_MAN_MSK                                0x00000001
#define RG_ORIONA_EN_LIQBG_BK_MAN_I_MSK                              0xfffffffe
#define RG_ORIONA_EN_LIQBG_BK_MAN_SFT                                0
#define RG_ORIONA_EN_LIQBG_BK_MAN_HI                                 0
#define RG_ORIONA_EN_LIQBG_BK_MAN_SZ                                 1

#define RG_ORIONA_PD_LIQDCDC_MSK                                     0x00000002
#define RG_ORIONA_PD_LIQDCDC_I_MSK                                   0xfffffffd
#define RG_ORIONA_PD_LIQDCDC_SFT                                     1
#define RG_ORIONA_PD_LIQDCDC_HI                                      1
#define RG_ORIONA_PD_LIQDCDC_SZ                                      1

#define RG_ORIONA_DCDC_MODE_MSK                                      0x0000000c
#define RG_ORIONA_DCDC_MODE_I_MSK                                    0xfffffff3
#define RG_ORIONA_DCDC_MODE_SFT                                      2
#define RG_ORIONA_DCDC_MODE_HI                                       3
#define RG_ORIONA_DCDC_MODE_SZ                                       2

#define RG_ORIONA_DCDC_HIR_LEVEL_MSK                                 0x00000070
#define RG_ORIONA_DCDC_HIR_LEVEL_I_MSK                               0xffffff8f
#define RG_ORIONA_DCDC_HIR_LEVEL_SFT                                 4
#define RG_ORIONA_DCDC_HIR_LEVEL_HI                                  6
#define RG_ORIONA_DCDC_HIR_LEVEL_SZ                                  3

#define RG_ORIONA_DCDC_LOR_LEVEL_MSK                                 0x00000780
#define RG_ORIONA_DCDC_LOR_LEVEL_I_MSK                               0xfffff87f
#define RG_ORIONA_DCDC_LOR_LEVEL_SFT                                 7
#define RG_ORIONA_DCDC_LOR_LEVEL_HI                                  10
#define RG_ORIONA_DCDC_LOR_LEVEL_SZ                                  4

#define RG_ORIONA_DCDC_PFM_SEL_VREF_MSK                              0x00000800
#define RG_ORIONA_DCDC_PFM_SEL_VREF_I_MSK                            0xfffff7ff
#define RG_ORIONA_DCDC_PFM_SEL_VREF_SFT                              11
#define RG_ORIONA_DCDC_PFM_SEL_VREF_HI                               11
#define RG_ORIONA_DCDC_PFM_SEL_VREF_SZ                               1

#define RG_ORIONA_DCDC_PFM_PCL_LV_MSK                                0x00007000
#define RG_ORIONA_DCDC_PFM_PCL_LV_I_MSK                              0xffff8fff
#define RG_ORIONA_DCDC_PFM_PCL_LV_SFT                                12
#define RG_ORIONA_DCDC_PFM_PCL_LV_HI                                 14
#define RG_ORIONA_DCDC_PFM_PCL_LV_SZ                                 3

#define RG_ORIONA_DCDC_PFM_CRG_LV_MSK                                0x00018000
#define RG_ORIONA_DCDC_PFM_CRG_LV_I_MSK                              0xfffe7fff
#define RG_ORIONA_DCDC_PFM_CRG_LV_SFT                                15
#define RG_ORIONA_DCDC_PFM_CRG_LV_HI                                 16
#define RG_ORIONA_DCDC_PFM_CRG_LV_SZ                                 2

#define RG_ORIONA_EN_DCDC_PFM_PCL_IBIAS_MSK                          0x00020000
#define RG_ORIONA_EN_DCDC_PFM_PCL_IBIAS_I_MSK                        0xfffdffff
#define RG_ORIONA_EN_DCDC_PFM_PCL_IBIAS_SFT                          17
#define RG_ORIONA_EN_DCDC_PFM_PCL_IBIAS_HI                           17
#define RG_ORIONA_EN_DCDC_PFM_PCL_IBIAS_SZ                           1

#define RG_ORIONA_EN_DCDC_PFM_CRG_IBIAS_MSK                          0x00040000
#define RG_ORIONA_EN_DCDC_PFM_CRG_IBIAS_I_MSK                        0xfffbffff
#define RG_ORIONA_EN_DCDC_PFM_CRG_IBIAS_SFT                          18
#define RG_ORIONA_EN_DCDC_PFM_CRG_IBIAS_HI                           18
#define RG_ORIONA_EN_DCDC_PFM_CRG_IBIAS_SZ                           1

#define RG_ORIONA_EN_DCDC_PFM_ZC_IBIAS_MSK                           0x00080000
#define RG_ORIONA_EN_DCDC_PFM_ZC_IBIAS_I_MSK                         0xfff7ffff
#define RG_ORIONA_EN_DCDC_PFM_ZC_IBIAS_SFT                           19
#define RG_ORIONA_EN_DCDC_PFM_ZC_IBIAS_HI                            19
#define RG_ORIONA_EN_DCDC_PFM_ZC_IBIAS_SZ                            1

#define RG_ORIONA_DCDC_PWM_SEL_VREF_MSK                              0x00100000
#define RG_ORIONA_DCDC_PWM_SEL_VREF_I_MSK                            0xffefffff
#define RG_ORIONA_DCDC_PWM_SEL_VREF_SFT                              20
#define RG_ORIONA_DCDC_PWM_SEL_VREF_HI                               20
#define RG_ORIONA_DCDC_PWM_SEL_VREF_SZ                               1

#define RG_ORIONA_DCDC_PWM_CLK_SEL_MSK                               0x00e00000
#define RG_ORIONA_DCDC_PWM_CLK_SEL_I_MSK                             0xff1fffff
#define RG_ORIONA_DCDC_PWM_CLK_SEL_SFT                               21
#define RG_ORIONA_DCDC_PWM_CLK_SEL_HI                                23
#define RG_ORIONA_DCDC_PWM_CLK_SEL_SZ                                3

#define RG_ORIONA_DCDC_PWM_OCTH_LV_MSK                               0x01000000
#define RG_ORIONA_DCDC_PWM_OCTH_LV_I_MSK                             0xfeffffff
#define RG_ORIONA_DCDC_PWM_OCTH_LV_SFT                               24
#define RG_ORIONA_DCDC_PWM_OCTH_LV_HI                                24
#define RG_ORIONA_DCDC_PWM_OCTH_LV_SZ                                1

#define RG_ORIONA_DCDC_PWM_SLOP_LV_MSK                               0x06000000
#define RG_ORIONA_DCDC_PWM_SLOP_LV_I_MSK                             0xf9ffffff
#define RG_ORIONA_DCDC_PWM_SLOP_LV_SFT                               25
#define RG_ORIONA_DCDC_PWM_SLOP_LV_HI                                26
#define RG_ORIONA_DCDC_PWM_SLOP_LV_SZ                                2

#define RG_ORIONA_DCDC_HDRLDO_SEL_VREF_MSK                           0x08000000
#define RG_ORIONA_DCDC_HDRLDO_SEL_VREF_I_MSK                         0xf7ffffff
#define RG_ORIONA_DCDC_HDRLDO_SEL_VREF_SFT                           27
#define RG_ORIONA_DCDC_HDRLDO_SEL_VREF_HI                            27
#define RG_ORIONA_DCDC_HDRLDO_SEL_VREF_SZ                            1

#define RG_ORIONA_EN_DCDC_HDRLDO_CAP_MSK                             0x10000000
#define RG_ORIONA_EN_DCDC_HDRLDO_CAP_I_MSK                           0xefffffff
#define RG_ORIONA_EN_DCDC_HDRLDO_CAP_SFT                             28
#define RG_ORIONA_EN_DCDC_HDRLDO_CAP_HI                              28
#define RG_ORIONA_EN_DCDC_HDRLDO_CAP_SZ                              1

#define RG_ORIONA_EN_DCDC_HDRLDO_VBIAS_MSK                           0x20000000
#define RG_ORIONA_EN_DCDC_HDRLDO_VBIAS_I_MSK                         0xdfffffff
#define RG_ORIONA_EN_DCDC_HDRLDO_VBIAS_SFT                           29
#define RG_ORIONA_EN_DCDC_HDRLDO_VBIAS_HI                            29
#define RG_ORIONA_EN_DCDC_HDRLDO_VBIAS_SZ                            1

#define RG_ORIONA_EN_DCDC_HDRLDO_BST_IQ_MSK                          0x40000000
#define RG_ORIONA_EN_DCDC_HDRLDO_BST_IQ_I_MSK                        0xbfffffff
#define RG_ORIONA_EN_DCDC_HDRLDO_BST_IQ_SFT                          30
#define RG_ORIONA_EN_DCDC_HDRLDO_BST_IQ_HI                           30
#define RG_ORIONA_EN_DCDC_HDRLDO_BST_IQ_SZ                           1

#define RG_ORIONA_EN_DLDO_BYP_MAN_MSK                                0x00000001
#define RG_ORIONA_EN_DLDO_BYP_MAN_I_MSK                              0xfffffffe
#define RG_ORIONA_EN_DLDO_BYP_MAN_SFT                                0
#define RG_ORIONA_EN_DLDO_BYP_MAN_HI                                 0
#define RG_ORIONA_EN_DLDO_BYP_MAN_SZ                                 1

#define RG_ORIONA_EN_DLDO_RES_MAN_MSK                                0x00000002
#define RG_ORIONA_EN_DLDO_RES_MAN_I_MSK                              0xfffffffd
#define RG_ORIONA_EN_DLDO_RES_MAN_SFT                                1
#define RG_ORIONA_EN_DLDO_RES_MAN_HI                                 1
#define RG_ORIONA_EN_DLDO_RES_MAN_SZ                                 1

#define RG_ORIONA_DLDO_LEVEL_MSK                                     0x0000001c
#define RG_ORIONA_DLDO_LEVEL_I_MSK                                   0xffffffe3
#define RG_ORIONA_DLDO_LEVEL_SFT                                     2
#define RG_ORIONA_DLDO_LEVEL_HI                                      4
#define RG_ORIONA_DLDO_LEVEL_SZ                                      3

#define RG_ORIONA_EN_DCDC_TEST_R_MSK                                 0x00000020
#define RG_ORIONA_EN_DCDC_TEST_R_I_MSK                               0xffffffdf
#define RG_ORIONA_EN_DCDC_TEST_R_SFT                                 5
#define RG_ORIONA_EN_DCDC_TEST_R_HI                                  5
#define RG_ORIONA_EN_DCDC_TEST_R_SZ                                  1

#define RG_ORIONA_DCDC_TEST_RLV_MSK                                  0x000000c0
#define RG_ORIONA_DCDC_TEST_RLV_I_MSK                                0xffffff3f
#define RG_ORIONA_DCDC_TEST_RLV_SFT                                  6
#define RG_ORIONA_DCDC_TEST_RLV_HI                                   7
#define RG_ORIONA_DCDC_TEST_RLV_SZ                                   2

#define RG_ORIONA_EN_BGBK_MAN_MSK                                    0x00000100
#define RG_ORIONA_EN_BGBK_MAN_I_MSK                                  0xfffffeff
#define RG_ORIONA_EN_BGBK_MAN_SFT                                    8
#define RG_ORIONA_EN_BGBK_MAN_HI                                     8
#define RG_ORIONA_EN_BGBK_MAN_SZ                                     1

#define RG_ORIONA_DP_XTAL_FREQ_MSK                                   0x0000000f
#define RG_ORIONA_DP_XTAL_FREQ_I_MSK                                 0xfffffff0
#define RG_ORIONA_DP_XTAL_FREQ_SFT                                   0
#define RG_ORIONA_DP_XTAL_FREQ_HI                                    3
#define RG_ORIONA_DP_XTAL_FREQ_SZ                                    4

#define RG_ORIONA_DP_FREF_DOUB_MSK                                   0x00000010
#define RG_ORIONA_DP_FREF_DOUB_I_MSK                                 0xffffffef
#define RG_ORIONA_DP_FREF_DOUB_SFT                                   4
#define RG_ORIONA_DP_FREF_DOUB_HI                                    4
#define RG_ORIONA_DP_FREF_DOUB_SZ                                    1

#define RG_ORIONA_MODUL_SCHEME_PMU_MAN_MSK                           0x00000020
#define RG_ORIONA_MODUL_SCHEME_PMU_MAN_I_MSK                         0xffffffdf
#define RG_ORIONA_MODUL_SCHEME_PMU_MAN_SFT                           5
#define RG_ORIONA_MODUL_SCHEME_PMU_MAN_HI                            5
#define RG_ORIONA_MODUL_SCHEME_PMU_MAN_SZ                            1

#define RG_ORIONA_MODUL_SCHEME_PMU_MSK                               0x000001c0
#define RG_ORIONA_MODUL_SCHEME_PMU_I_MSK                             0xfffffe3f
#define RG_ORIONA_MODUL_SCHEME_PMU_SFT                               6
#define RG_ORIONA_MODUL_SCHEME_PMU_HI                                8
#define RG_ORIONA_MODUL_SCHEME_PMU_SZ                                3

#define RG_ORIONA_DP_AUTOMAP_EN_MSK                                  0x00000400
#define RG_ORIONA_DP_AUTOMAP_EN_I_MSK                                0xfffffbff
#define RG_ORIONA_DP_AUTOMAP_EN_SFT                                  10
#define RG_ORIONA_DP_AUTOMAP_EN_HI                                   10
#define RG_ORIONA_DP_AUTOMAP_EN_SZ                                   1

#define RG_ORIONA_LF_BW_MAN_MSK                                      0x00000800
#define RG_ORIONA_LF_BW_MAN_I_MSK                                    0xfffff7ff
#define RG_ORIONA_LF_BW_MAN_SFT                                      11
#define RG_ORIONA_LF_BW_MAN_HI                                       11
#define RG_ORIONA_LF_BW_MAN_SZ                                       1

#define RG_ORIONA_CP_ISEL_MAN_MSK                                    0x00001000
#define RG_ORIONA_CP_ISEL_MAN_I_MSK                                  0xffffefff
#define RG_ORIONA_CP_ISEL_MAN_SFT                                    12
#define RG_ORIONA_CP_ISEL_MAN_HI                                     12
#define RG_ORIONA_CP_ISEL_MAN_SZ                                     1

#define RG_ORIONA_EN_BBPLL_PHY_320M_MSK                              0x00002000
#define RG_ORIONA_EN_BBPLL_PHY_320M_I_MSK                            0xffffdfff
#define RG_ORIONA_EN_BBPLL_PHY_320M_SFT                              13
#define RG_ORIONA_EN_BBPLL_PHY_320M_HI                               13
#define RG_ORIONA_EN_BBPLL_PHY_320M_SZ                               1

#define RG_ORIONA_EN_BBPLL_IOTADC_160M_MSK                           0x00004000
#define RG_ORIONA_EN_BBPLL_IOTADC_160M_I_MSK                         0xffffbfff
#define RG_ORIONA_EN_BBPLL_IOTADC_160M_SFT                           14
#define RG_ORIONA_EN_BBPLL_IOTADC_160M_HI                            14
#define RG_ORIONA_EN_BBPLL_IOTADC_160M_SZ                            1

#define RG_ORIONA_EN_BBPLL_MAC_80M_MSK                               0x00008000
#define RG_ORIONA_EN_BBPLL_MAC_80M_I_MSK                             0xffff7fff
#define RG_ORIONA_EN_BBPLL_MAC_80M_SFT                               15
#define RG_ORIONA_EN_BBPLL_MAC_80M_HI                                15
#define RG_ORIONA_EN_BBPLL_MAC_80M_SZ                                1

#define RG_ORIONA_EN_BBPLL_MAC_96M_MSK                               0x00010000
#define RG_ORIONA_EN_BBPLL_MAC_96M_I_MSK                             0xfffeffff
#define RG_ORIONA_EN_BBPLL_MAC_96M_SFT                               16
#define RG_ORIONA_EN_BBPLL_MAC_96M_HI                                16
#define RG_ORIONA_EN_BBPLL_MAC_96M_SZ                                1

#define RG_ORIONA_EN_BBPLL_MAC_120M_MSK                              0x00020000
#define RG_ORIONA_EN_BBPLL_MAC_120M_I_MSK                            0xfffdffff
#define RG_ORIONA_EN_BBPLL_MAC_120M_SFT                              17
#define RG_ORIONA_EN_BBPLL_MAC_120M_HI                               17
#define RG_ORIONA_EN_BBPLL_MAC_120M_SZ                               1

#define RG_ORIONA_EN_BBPLL_PHY_80M_MSK                               0x00040000
#define RG_ORIONA_EN_BBPLL_PHY_80M_I_MSK                             0xfffbffff
#define RG_ORIONA_EN_BBPLL_PHY_80M_SFT                               18
#define RG_ORIONA_EN_BBPLL_PHY_80M_HI                                18
#define RG_ORIONA_EN_BBPLL_PHY_80M_SZ                                1

#define RG_ORIONA_EN_BBPLL_PHY_160M_MSK                              0x00080000
#define RG_ORIONA_EN_BBPLL_PHY_160M_I_MSK                            0xfff7ffff
#define RG_ORIONA_EN_BBPLL_PHY_160M_SFT                              19
#define RG_ORIONA_EN_BBPLL_PHY_160M_HI                               19
#define RG_ORIONA_EN_BBPLL_PHY_160M_SZ                               1

#define RG_ORIONA_EN_BBPLL_MAC_160M_MSK                              0x00100000
#define RG_ORIONA_EN_BBPLL_MAC_160M_I_MSK                            0xffefffff
#define RG_ORIONA_EN_BBPLL_MAC_160M_SFT                              20
#define RG_ORIONA_EN_BBPLL_MAC_160M_HI                               20
#define RG_ORIONA_EN_BBPLL_MAC_160M_SZ                               1

#define RG_ORIONA_EN_BBPLL_PHY_480M_MSK                              0x00200000
#define RG_ORIONA_EN_BBPLL_PHY_480M_I_MSK                            0xffdfffff
#define RG_ORIONA_EN_BBPLL_PHY_480M_SFT                              21
#define RG_ORIONA_EN_BBPLL_PHY_480M_HI                               21
#define RG_ORIONA_EN_BBPLL_PHY_480M_SZ                               1

#define RG_ORIONA_BBPLL_PHY16M_CLK_MAN_MSK                           0x00400000
#define RG_ORIONA_BBPLL_PHY16M_CLK_MAN_I_MSK                         0xffbfffff
#define RG_ORIONA_BBPLL_PHY16M_CLK_MAN_SFT                           22
#define RG_ORIONA_BBPLL_PHY16M_CLK_MAN_HI                            22
#define RG_ORIONA_BBPLL_PHY16M_CLK_MAN_SZ                            1

#define RG_ORIONA_BBPLL_ADC_CLK_MAN_MSK                              0x00800000
#define RG_ORIONA_BBPLL_ADC_CLK_MAN_I_MSK                            0xff7fffff
#define RG_ORIONA_BBPLL_ADC_CLK_MAN_SFT                              23
#define RG_ORIONA_BBPLL_ADC_CLK_MAN_HI                               23
#define RG_ORIONA_BBPLL_ADC_CLK_MAN_SZ                               1

#define RG_ORIONA_BBPLL_DAC_CLK_MAN_MSK                              0x01000000
#define RG_ORIONA_BBPLL_DAC_CLK_MAN_I_MSK                            0xfeffffff
#define RG_ORIONA_BBPLL_DAC_CLK_MAN_SFT                              24
#define RG_ORIONA_BBPLL_DAC_CLK_MAN_HI                               24
#define RG_ORIONA_BBPLL_DAC_CLK_MAN_SZ                               1

#define RG_ORIONA_EN_BBPLL_PHY_16M_MSK                               0x02000000
#define RG_ORIONA_EN_BBPLL_PHY_16M_I_MSK                             0xfdffffff
#define RG_ORIONA_EN_BBPLL_PHY_16M_SFT                               25
#define RG_ORIONA_EN_BBPLL_PHY_16M_HI                                25
#define RG_ORIONA_EN_BBPLL_PHY_16M_SZ                                1

#define RG_ORIONA_EN_BBPLL_ADC_CLK_MAN_MSK                           0x04000000
#define RG_ORIONA_EN_BBPLL_ADC_CLK_MAN_I_MSK                         0xfbffffff
#define RG_ORIONA_EN_BBPLL_ADC_CLK_MAN_SFT                           26
#define RG_ORIONA_EN_BBPLL_ADC_CLK_MAN_HI                            26
#define RG_ORIONA_EN_BBPLL_ADC_CLK_MAN_SZ                            1

#define RG_ORIONA_EN_BBPLL_DAC_CLK_MAN_MSK                           0x08000000
#define RG_ORIONA_EN_BBPLL_DAC_CLK_MAN_I_MSK                         0xf7ffffff
#define RG_ORIONA_EN_BBPLL_DAC_CLK_MAN_SFT                           27
#define RG_ORIONA_EN_BBPLL_DAC_CLK_MAN_HI                            27
#define RG_ORIONA_EN_BBPLL_DAC_CLK_MAN_SZ                            1

#define RG_ORIONA_DP_LDO_LEVEL_MSK                                   0x70000000
#define RG_ORIONA_DP_LDO_LEVEL_I_MSK                                 0x8fffffff
#define RG_ORIONA_DP_LDO_LEVEL_SFT                                   28
#define RG_ORIONA_DP_LDO_LEVEL_HI                                    30
#define RG_ORIONA_DP_LDO_LEVEL_SZ                                    3

#define RG_ORIONA_EN_LDO_DP_BYP_MSK                                  0x80000000
#define RG_ORIONA_EN_LDO_DP_BYP_I_MSK                                0x7fffffff
#define RG_ORIONA_EN_LDO_DP_BYP_SFT                                  31
#define RG_ORIONA_EN_LDO_DP_BYP_HI                                   31
#define RG_ORIONA_EN_LDO_DP_BYP_SZ                                   1

#define RG_ORIONA_DP_BBPLL_PD_MSK                                    0x00000001
#define RG_ORIONA_DP_BBPLL_PD_I_MSK                                  0xfffffffe
#define RG_ORIONA_DP_BBPLL_PD_SFT                                    0
#define RG_ORIONA_DP_BBPLL_PD_HI                                     0
#define RG_ORIONA_DP_BBPLL_PD_SZ                                     1

#define RG_ORIONA_DP_BBPLL_BP_MSK                                    0x00000002
#define RG_ORIONA_DP_BBPLL_BP_I_MSK                                  0xfffffffd
#define RG_ORIONA_DP_BBPLL_BP_SFT                                    1
#define RG_ORIONA_DP_BBPLL_BP_HI                                     1
#define RG_ORIONA_DP_BBPLL_BP_SZ                                     1

#define RG_ORIONA_EN_DP_MANUAL_MSK                                   0x00000004
#define RG_ORIONA_EN_DP_MANUAL_I_MSK                                 0xfffffffb
#define RG_ORIONA_EN_DP_MANUAL_SFT                                   2
#define RG_ORIONA_EN_DP_MANUAL_HI                                    2
#define RG_ORIONA_EN_DP_MANUAL_SZ                                    1

#define RG_ORIONA_BBPLL_DAC_VHT80_CKSEL_MSK                          0x00000008
#define RG_ORIONA_BBPLL_DAC_VHT80_CKSEL_I_MSK                        0xfffffff7
#define RG_ORIONA_BBPLL_DAC_VHT80_CKSEL_SFT                          3
#define RG_ORIONA_BBPLL_DAC_VHT80_CKSEL_HI                           3
#define RG_ORIONA_BBPLL_DAC_VHT80_CKSEL_SZ                           1

#define RG_ORIONA_BBPLL_ADC_CLKSEL_MSK                               0x00000030
#define RG_ORIONA_BBPLL_ADC_CLKSEL_I_MSK                             0xffffffcf
#define RG_ORIONA_BBPLL_ADC_CLKSEL_SFT                               4
#define RG_ORIONA_BBPLL_ADC_CLKSEL_HI                                5
#define RG_ORIONA_BBPLL_ADC_CLKSEL_SZ                                2

#define RG_ORIONA_BBPLL_DAC_CLKSEL_MSK                               0x000000c0
#define RG_ORIONA_BBPLL_DAC_CLKSEL_I_MSK                             0xffffff3f
#define RG_ORIONA_BBPLL_DAC_CLKSEL_SFT                               6
#define RG_ORIONA_BBPLL_DAC_CLKSEL_HI                                7
#define RG_ORIONA_BBPLL_DAC_CLKSEL_SZ                                2

#define RG_ORIONA_EN_DPL_MOD_MSK                                     0x00000100
#define RG_ORIONA_EN_DPL_MOD_I_MSK                                   0xfffffeff
#define RG_ORIONA_EN_DPL_MOD_SFT                                     8
#define RG_ORIONA_EN_DPL_MOD_HI                                      8
#define RG_ORIONA_EN_DPL_MOD_SZ                                      1

#define RG_ORIONA_DPL_MOD_ORDER_MSK                                  0x00000600
#define RG_ORIONA_DPL_MOD_ORDER_I_MSK                                0xfffff9ff
#define RG_ORIONA_DPL_MOD_ORDER_SFT                                  9
#define RG_ORIONA_DPL_MOD_ORDER_HI                                   10
#define RG_ORIONA_DPL_MOD_ORDER_SZ                                   2

#define RG_ORIONA_BBPLL_PFD_VDD_MSK                                  0x00003000
#define RG_ORIONA_BBPLL_PFD_VDD_I_MSK                                0xffffcfff
#define RG_ORIONA_BBPLL_PFD_VDD_SFT                                  12
#define RG_ORIONA_BBPLL_PFD_VDD_HI                                   13
#define RG_ORIONA_BBPLL_PFD_VDD_SZ                                   2

#define RG_ORIONA_BBPLL_FBDIV_VDD_MSK                                0x0000c000
#define RG_ORIONA_BBPLL_FBDIV_VDD_I_MSK                              0xffff3fff
#define RG_ORIONA_BBPLL_FBDIV_VDD_SFT                                14
#define RG_ORIONA_BBPLL_FBDIV_VDD_HI                                 15
#define RG_ORIONA_BBPLL_FBDIV_VDD_SZ                                 2

#define RG_ORIONA_BBPLL_OUTDIV_VDD_MSK                               0x00030000
#define RG_ORIONA_BBPLL_OUTDIV_VDD_I_MSK                             0xfffcffff
#define RG_ORIONA_BBPLL_OUTDIV_VDD_SFT                               16
#define RG_ORIONA_BBPLL_OUTDIV_VDD_HI                                17
#define RG_ORIONA_BBPLL_OUTDIV_VDD_SZ                                2

#define RG_ORIONA_EN_BBPLL_VT_MON_MSK                                0x00080000
#define RG_ORIONA_EN_BBPLL_VT_MON_I_MSK                              0xfff7ffff
#define RG_ORIONA_EN_BBPLL_VT_MON_SFT                                19
#define RG_ORIONA_EN_BBPLL_VT_MON_HI                                 19
#define RG_ORIONA_EN_BBPLL_VT_MON_SZ                                 1

#define RG_ORIONA_BBPLL_VT_TH_HI_MSK                                 0x00300000
#define RG_ORIONA_BBPLL_VT_TH_HI_I_MSK                               0xffcfffff
#define RG_ORIONA_BBPLL_VT_TH_HI_SFT                                 20
#define RG_ORIONA_BBPLL_VT_TH_HI_HI                                  21
#define RG_ORIONA_BBPLL_VT_TH_HI_SZ                                  2

#define RG_ORIONA_BBPLL_VT_TH_LO_MSK                                 0x00c00000
#define RG_ORIONA_BBPLL_VT_TH_LO_I_MSK                               0xff3fffff
#define RG_ORIONA_BBPLL_VT_TH_LO_SFT                                 22
#define RG_ORIONA_BBPLL_VT_TH_LO_HI                                  23
#define RG_ORIONA_BBPLL_VT_TH_LO_SZ                                  2

#define RG_ORIONA_EN_LDO_DP_IQUP_MSK                                 0x04000000
#define RG_ORIONA_EN_LDO_DP_IQUP_I_MSK                               0xfbffffff
#define RG_ORIONA_EN_LDO_DP_IQUP_SFT                                 26
#define RG_ORIONA_EN_LDO_DP_IQUP_HI                                  26
#define RG_ORIONA_EN_LDO_DP_IQUP_SZ                                  1

#define RG_ORIONA_EN_BBPLL_MONITOR_MSK                               0x08000000
#define RG_ORIONA_EN_BBPLL_MONITOR_I_MSK                             0xf7ffffff
#define RG_ORIONA_EN_BBPLL_MONITOR_SFT                               27
#define RG_ORIONA_EN_BBPLL_MONITOR_HI                                27
#define RG_ORIONA_EN_BBPLL_MONITOR_SZ                                1

#define RG_ORIONA_BBPLL_MONITOR_SEL_MSK                              0x10000000
#define RG_ORIONA_BBPLL_MONITOR_SEL_I_MSK                            0xefffffff
#define RG_ORIONA_BBPLL_MONITOR_SEL_SFT                              28
#define RG_ORIONA_BBPLL_MONITOR_SEL_HI                               28
#define RG_ORIONA_BBPLL_MONITOR_SEL_SZ                               1

#define RG_ORIONA_EN_BBPLL_ADC_CLK_MSK                               0x40000000
#define RG_ORIONA_EN_BBPLL_ADC_CLK_I_MSK                             0xbfffffff
#define RG_ORIONA_EN_BBPLL_ADC_CLK_SFT                               30
#define RG_ORIONA_EN_BBPLL_ADC_CLK_HI                                30
#define RG_ORIONA_EN_BBPLL_ADC_CLK_SZ                                1

#define RG_ORIONA_EN_BBPLL_DAC_CLK_MSK                               0x80000000
#define RG_ORIONA_EN_BBPLL_DAC_CLK_I_MSK                             0x7fffffff
#define RG_ORIONA_EN_BBPLL_DAC_CLK_SFT                               31
#define RG_ORIONA_EN_BBPLL_DAC_CLK_HI                                31
#define RG_ORIONA_EN_BBPLL_DAC_CLK_SZ                                1

#define RG_ORIONA_BBPLL_CP_ICTRL_MSK                                 0x00000007
#define RG_ORIONA_BBPLL_CP_ICTRL_I_MSK                               0xfffffff8
#define RG_ORIONA_BBPLL_CP_ICTRL_SFT                                 0
#define RG_ORIONA_BBPLL_CP_ICTRL_HI                                  2
#define RG_ORIONA_BBPLL_CP_ICTRL_SZ                                  3

#define RG_ORIONA_BBPLL_CP_IOSTPOL_MSK                               0x00000010
#define RG_ORIONA_BBPLL_CP_IOSTPOL_I_MSK                             0xffffffef
#define RG_ORIONA_BBPLL_CP_IOSTPOL_SFT                               4
#define RG_ORIONA_BBPLL_CP_IOSTPOL_HI                                4
#define RG_ORIONA_BBPLL_CP_IOSTPOL_SZ                                1

#define RG_ORIONA_BBPLL_CP_IOST_MSK                                  0x00000060
#define RG_ORIONA_BBPLL_CP_IOST_I_MSK                                0xffffff9f
#define RG_ORIONA_BBPLL_CP_IOST_SFT                                  5
#define RG_ORIONA_BBPLL_CP_IOST_HI                                   6
#define RG_ORIONA_BBPLL_CP_IOST_SZ                                   2

#define RG_ORIONA_BBPLL_PFD_PFDSEL_MSK                               0x00000080
#define RG_ORIONA_BBPLL_PFD_PFDSEL_I_MSK                             0xffffff7f
#define RG_ORIONA_BBPLL_PFD_PFDSEL_SFT                               7
#define RG_ORIONA_BBPLL_PFD_PFDSEL_HI                                7
#define RG_ORIONA_BBPLL_PFD_PFDSEL_SZ                                1

#define RG_ORIONA_BBPLL_PFD_DLY_MSK                                  0x00000300
#define RG_ORIONA_BBPLL_PFD_DLY_I_MSK                                0xfffffcff
#define RG_ORIONA_BBPLL_PFD_DLY_SFT                                  8
#define RG_ORIONA_BBPLL_PFD_DLY_HI                                   9
#define RG_ORIONA_BBPLL_PFD_DLY_SZ                                   2

#define RG_ORIONA_BBPLL_LF_C1_MSK                                    0x00000c00
#define RG_ORIONA_BBPLL_LF_C1_I_MSK                                  0xfffff3ff
#define RG_ORIONA_BBPLL_LF_C1_SFT                                    10
#define RG_ORIONA_BBPLL_LF_C1_HI                                     11
#define RG_ORIONA_BBPLL_LF_C1_SZ                                     2

#define RG_ORIONA_BBPLL_LF_C2_MSK                                    0x00007000
#define RG_ORIONA_BBPLL_LF_C2_I_MSK                                  0xffff8fff
#define RG_ORIONA_BBPLL_LF_C2_SFT                                    12
#define RG_ORIONA_BBPLL_LF_C2_HI                                     14
#define RG_ORIONA_BBPLL_LF_C2_SZ                                     3

#define RG_ORIONA_BBPLL_LF_R2_MSK                                    0x00038000
#define RG_ORIONA_BBPLL_LF_R2_I_MSK                                  0xfffc7fff
#define RG_ORIONA_BBPLL_LF_R2_SFT                                    15
#define RG_ORIONA_BBPLL_LF_R2_HI                                     17
#define RG_ORIONA_BBPLL_LF_R2_SZ                                     3

#define RG_ORIONA_BBPLL_LF_C3_MSK                                    0x000c0000
#define RG_ORIONA_BBPLL_LF_C3_I_MSK                                  0xfff3ffff
#define RG_ORIONA_BBPLL_LF_C3_SFT                                    18
#define RG_ORIONA_BBPLL_LF_C3_HI                                     19
#define RG_ORIONA_BBPLL_LF_C3_SZ                                     2

#define RG_ORIONA_BBPLL_LF_R3_MSK                                    0x00300000
#define RG_ORIONA_BBPLL_LF_R3_I_MSK                                  0xffcfffff
#define RG_ORIONA_BBPLL_LF_R3_SFT                                    20
#define RG_ORIONA_BBPLL_LF_R3_HI                                     21
#define RG_ORIONA_BBPLL_LF_R3_SZ                                     2

#define RG_ORIONA_BBPLL_VCO_BANDSEL_MSK                              0x1e000000
#define RG_ORIONA_BBPLL_VCO_BANDSEL_I_MSK                            0xe1ffffff
#define RG_ORIONA_BBPLL_VCO_BANDSEL_SFT                              25
#define RG_ORIONA_BBPLL_VCO_BANDSEL_HI                               28
#define RG_ORIONA_BBPLL_VCO_BANDSEL_SZ                               4

#define RG_ORIONA_BBPLL_VCO_KVCO_MSK                                 0x60000000
#define RG_ORIONA_BBPLL_VCO_KVCO_I_MSK                               0x9fffffff
#define RG_ORIONA_BBPLL_VCO_KVCO_SFT                                 29
#define RG_ORIONA_BBPLL_VCO_KVCO_HI                                  30
#define RG_ORIONA_BBPLL_VCO_KVCO_SZ                                  2

#define RG_ORIONA_BBPLL_FBDIV_SDM_EDGE_MSK                           0x80000000
#define RG_ORIONA_BBPLL_FBDIV_SDM_EDGE_I_MSK                         0x7fffffff
#define RG_ORIONA_BBPLL_FBDIV_SDM_EDGE_SFT                           31
#define RG_ORIONA_BBPLL_FBDIV_SDM_EDGE_HI                            31
#define RG_ORIONA_BBPLL_FBDIV_SDM_EDGE_SZ                            1

#define RG_ORIONA_BBPLL_RFCTRL_F_MSK                                 0x00ffffff
#define RG_ORIONA_BBPLL_RFCTRL_F_I_MSK                               0xff000000
#define RG_ORIONA_BBPLL_RFCTRL_F_SFT                                 0
#define RG_ORIONA_BBPLL_RFCTRL_F_HI                                  23
#define RG_ORIONA_BBPLL_RFCTRL_F_SZ                                  24

#define RG_ORIONA_BBPLL_RFCTRL_CH_MSK                                0xff000000
#define RG_ORIONA_BBPLL_RFCTRL_CH_I_MSK                              0x00ffffff
#define RG_ORIONA_BBPLL_RFCTRL_CH_SFT                                24
#define RG_ORIONA_BBPLL_RFCTRL_CH_HI                                 31
#define RG_ORIONA_BBPLL_RFCTRL_CH_SZ                                 8

#define RG_ORIONA_DCDC_MODE_SLP_MSK                                  0x00000003
#define RG_ORIONA_DCDC_MODE_SLP_I_MSK                                0xfffffffc
#define RG_ORIONA_DCDC_MODE_SLP_SFT                                  0
#define RG_ORIONA_DCDC_MODE_SLP_HI                                   1
#define RG_ORIONA_DCDC_MODE_SLP_SZ                                   2

#define RG_ORIONA_XO_CBANKI_SLP_7_0_MSK                              0x0000ff00
#define RG_ORIONA_XO_CBANKI_SLP_7_0_I_MSK                            0xffff00ff
#define RG_ORIONA_XO_CBANKI_SLP_7_0_SFT                              8
#define RG_ORIONA_XO_CBANKI_SLP_7_0_HI                               15
#define RG_ORIONA_XO_CBANKI_SLP_7_0_SZ                               8

#define RG_ORIONA_XO_CBANKO_SLP_7_0_MSK                              0x00ff0000
#define RG_ORIONA_XO_CBANKO_SLP_7_0_I_MSK                            0xff00ffff
#define RG_ORIONA_XO_CBANKO_SLP_7_0_SFT                              16
#define RG_ORIONA_XO_CBANKO_SLP_7_0_HI                               23
#define RG_ORIONA_XO_CBANKO_SLP_7_0_SZ                               8

#define RG_ORIONA_XO_CBANKI_SLP_8_MSK                                0x01000000
#define RG_ORIONA_XO_CBANKI_SLP_8_I_MSK                              0xfeffffff
#define RG_ORIONA_XO_CBANKI_SLP_8_SFT                                24
#define RG_ORIONA_XO_CBANKI_SLP_8_HI                                 24
#define RG_ORIONA_XO_CBANKI_SLP_8_SZ                                 1

#define RG_ORIONA_XO_CBANKO_SLP_8_MSK                                0x02000000
#define RG_ORIONA_XO_CBANKO_SLP_8_I_MSK                              0xfdffffff
#define RG_ORIONA_XO_CBANKO_SLP_8_SFT                                25
#define RG_ORIONA_XO_CBANKO_SLP_8_HI                                 25
#define RG_ORIONA_XO_CBANKO_SLP_8_SZ                                 1

#define DB_ORIONA_FDB_CDELAY_M2_MSK                                  0x0000000f
#define DB_ORIONA_FDB_CDELAY_M2_I_MSK                                0xfffffff0
#define DB_ORIONA_FDB_CDELAY_M2_SFT                                  0
#define DB_ORIONA_FDB_CDELAY_M2_HI                                   3
#define DB_ORIONA_FDB_CDELAY_M2_SZ                                   4

#define DB_ORIONA_FDB_FDELAY_M2_MSK                                  0x000001f0
#define DB_ORIONA_FDB_FDELAY_M2_I_MSK                                0xfffffe0f
#define DB_ORIONA_FDB_FDELAY_M2_SFT                                  4
#define DB_ORIONA_FDB_FDELAY_M2_HI                                   8
#define DB_ORIONA_FDB_FDELAY_M2_SZ                                   5

#define DB_ORIONA_FDB_CDELAY_M4_MSK                                  0x00001e00
#define DB_ORIONA_FDB_CDELAY_M4_I_MSK                                0xffffe1ff
#define DB_ORIONA_FDB_CDELAY_M4_SFT                                  9
#define DB_ORIONA_FDB_CDELAY_M4_HI                                   12
#define DB_ORIONA_FDB_CDELAY_M4_SZ                                   4

#define DB_ORIONA_FDB_FDELAY_M4_MSK                                  0x0003e000
#define DB_ORIONA_FDB_FDELAY_M4_I_MSK                                0xfffc1fff
#define DB_ORIONA_FDB_FDELAY_M4_SFT                                  13
#define DB_ORIONA_FDB_FDELAY_M4_HI                                   17
#define DB_ORIONA_FDB_FDELAY_M4_SZ                                   5

#define DB_ORIONA_AD_DPL_VT_MON_Q_MSK                                0x00180000
#define DB_ORIONA_AD_DPL_VT_MON_Q_I_MSK                              0xffe7ffff
#define DB_ORIONA_AD_DPL_VT_MON_Q_SFT                                19
#define DB_ORIONA_AD_DPL_VT_MON_Q_HI                                 20
#define DB_ORIONA_AD_DPL_VT_MON_Q_SZ                                 2

#define DB_ORIONA_FDB_PHASESWAP_MSK                                  0x40000000
#define DB_ORIONA_FDB_PHASESWAP_I_MSK                                0xbfffffff
#define DB_ORIONA_FDB_PHASESWAP_SFT                                  30
#define DB_ORIONA_FDB_PHASESWAP_HI                                   30
#define DB_ORIONA_FDB_PHASESWAP_SZ                                   1

#define RO_ORIONA_XO_RDY_MSK                                         0x80000000
#define RO_ORIONA_XO_RDY_I_MSK                                       0x7fffffff
#define RO_ORIONA_XO_RDY_SFT                                         31
#define RO_ORIONA_XO_RDY_HI                                          31
#define RO_ORIONA_XO_RDY_SZ                                          1

#define RO_ORIONA_RTC_OSC_CAL_RES_RDY_MSK                            0x00000400
#define RO_ORIONA_RTC_OSC_CAL_RES_RDY_I_MSK                          0xfffffbff
#define RO_ORIONA_RTC_OSC_CAL_RES_RDY_SFT                            10
#define RO_ORIONA_RTC_OSC_CAL_RES_RDY_HI                             10
#define RO_ORIONA_RTC_OSC_CAL_RES_RDY_SZ                             1

#define RO_ORIONA_RTC_OSC_RES_SW_MSK                                 0x001ff800
#define RO_ORIONA_RTC_OSC_RES_SW_I_MSK                               0xffe007ff
#define RO_ORIONA_RTC_OSC_RES_SW_SFT                                 11
#define RO_ORIONA_RTC_OSC_RES_SW_HI                                  20
#define RO_ORIONA_RTC_OSC_RES_SW_SZ                                  10

#define RG_ORIONA_RTC_OFFSET_MSK                                     0x000000ff
#define RG_ORIONA_RTC_OFFSET_I_MSK                                   0xffffff00
#define RG_ORIONA_RTC_OFFSET_SFT                                     0
#define RG_ORIONA_RTC_OFFSET_HI                                      7
#define RG_ORIONA_RTC_OFFSET_SZ                                      8

#define RG_ORIONA_RTC_CAL_TARGET_COUNT_MSK                           0x000fff00
#define RG_ORIONA_RTC_CAL_TARGET_COUNT_I_MSK                         0xfff000ff
#define RG_ORIONA_RTC_CAL_TARGET_COUNT_SFT                           8
#define RG_ORIONA_RTC_CAL_TARGET_COUNT_HI                            19
#define RG_ORIONA_RTC_CAL_TARGET_COUNT_SZ                            12

#define RG_ORIONA_RTC_OSC_RES_SW_MANUAL_MSK                          0x3ff00000
#define RG_ORIONA_RTC_OSC_RES_SW_MANUAL_I_MSK                        0xc00fffff
#define RG_ORIONA_RTC_OSC_RES_SW_MANUAL_SFT                          20
#define RG_ORIONA_RTC_OSC_RES_SW_MANUAL_HI                           29
#define RG_ORIONA_RTC_OSC_RES_SW_MANUAL_SZ                           10

#define RG_ORIONA_RTC_CAL_MODE_MSK                                   0x40000000
#define RG_ORIONA_RTC_CAL_MODE_I_MSK                                 0xbfffffff
#define RG_ORIONA_RTC_CAL_MODE_SFT                                   30
#define RG_ORIONA_RTC_CAL_MODE_HI                                    30
#define RG_ORIONA_RTC_CAL_MODE_SZ                                    1

#define RG_ORIONA_RTC_OSC_RES_SW_MANUAL_EN_MSK                       0x00000001
#define RG_ORIONA_RTC_OSC_RES_SW_MANUAL_EN_I_MSK                     0xfffffffe
#define RG_ORIONA_RTC_OSC_RES_SW_MANUAL_EN_SFT                       0
#define RG_ORIONA_RTC_OSC_RES_SW_MANUAL_EN_HI                        0
#define RG_ORIONA_RTC_OSC_RES_SW_MANUAL_EN_SZ                        1

#define RG_ORIONA_EN_RTC_CAL_MSK                                     0x00000002
#define RG_ORIONA_EN_RTC_CAL_I_MSK                                   0xfffffffd
#define RG_ORIONA_EN_RTC_CAL_SFT                                     1
#define RG_ORIONA_EN_RTC_CAL_HI                                      1
#define RG_ORIONA_EN_RTC_CAL_SZ                                      1

#define RG_ORIONA_PMU_ENTER_SLEEP_MODE_MSK                           0x00000001
#define RG_ORIONA_PMU_ENTER_SLEEP_MODE_I_MSK                         0xfffffffe
#define RG_ORIONA_PMU_ENTER_SLEEP_MODE_SFT                           0
#define RG_ORIONA_PMU_ENTER_SLEEP_MODE_HI                            0
#define RG_ORIONA_PMU_ENTER_SLEEP_MODE_SZ                            1

#define RG_ORIONA_SLEEP_METHOD_MSK                                   0x00000002
#define RG_ORIONA_SLEEP_METHOD_I_MSK                                 0xfffffffd
#define RG_ORIONA_SLEEP_METHOD_SFT                                   1
#define RG_ORIONA_SLEEP_METHOD_HI                                    1
#define RG_ORIONA_SLEEP_METHOD_SZ                                    1

#define RG_ORIONA_INT_PMU_MASK_MSK                                   0x00000004
#define RG_ORIONA_INT_PMU_MASK_I_MSK                                 0xfffffffb
#define RG_ORIONA_INT_PMU_MASK_SFT                                   2
#define RG_ORIONA_INT_PMU_MASK_HI                                    2
#define RG_ORIONA_INT_PMU_MASK_SZ                                    1

#define RG_ORIONA_SLEEP_WAKE_CNT_MSK                                 0xffffffff
#define RG_ORIONA_SLEEP_WAKE_CNT_I_MSK                               0x00000000
#define RG_ORIONA_SLEEP_WAKE_CNT_SFT                                 0
#define RG_ORIONA_SLEEP_WAKE_CNT_HI                                  31
#define RG_ORIONA_SLEEP_WAKE_CNT_SZ                                  32

#define RG_ORIONA_SEC_CNT_VALUE_MSK                                  0x00007fff
#define RG_ORIONA_SEC_CNT_VALUE_I_MSK                                0xffff8000
#define RG_ORIONA_SEC_CNT_VALUE_SFT                                  0
#define RG_ORIONA_SEC_CNT_VALUE_HI                                   14
#define RG_ORIONA_SEC_CNT_VALUE_SZ                                   15

#define RG_ORIONA_RTC_EN_MSK                                         0x00008000
#define RG_ORIONA_RTC_EN_I_MSK                                       0xffff7fff
#define RG_ORIONA_RTC_EN_SFT                                         15
#define RG_ORIONA_RTC_EN_HI                                          15
#define RG_ORIONA_RTC_EN_SZ                                          1

#define RO_ORIONA_RTC_TICK_CNT_MSK                                   0x7fff0000
#define RO_ORIONA_RTC_TICK_CNT_I_MSK                                 0x8000ffff
#define RO_ORIONA_RTC_TICK_CNT_SFT                                   16
#define RO_ORIONA_RTC_TICK_CNT_HI                                    30
#define RO_ORIONA_RTC_TICK_CNT_SZ                                    15

#define RG_ORIONA_RTC_INT_SEC_MASK_MSK                               0x00000001
#define RG_ORIONA_RTC_INT_SEC_MASK_I_MSK                             0xfffffffe
#define RG_ORIONA_RTC_INT_SEC_MASK_SFT                               0
#define RG_ORIONA_RTC_INT_SEC_MASK_HI                                0
#define RG_ORIONA_RTC_INT_SEC_MASK_SZ                                1

#define RG_ORIONA_RTC_INT_ALARM_MASK_MSK                             0x00000002
#define RG_ORIONA_RTC_INT_ALARM_MASK_I_MSK                           0xfffffffd
#define RG_ORIONA_RTC_INT_ALARM_MASK_SFT                             1
#define RG_ORIONA_RTC_INT_ALARM_MASK_HI                              1
#define RG_ORIONA_RTC_INT_ALARM_MASK_SZ                              1

#define RO_ORIONA_PMU_WAKE_TRIG_EVENT_MSK                            0x00007000
#define RO_ORIONA_PMU_WAKE_TRIG_EVENT_I_MSK                          0xffff8fff
#define RO_ORIONA_PMU_WAKE_TRIG_EVENT_SFT                            12
#define RO_ORIONA_PMU_WAKE_TRIG_EVENT_HI                             14
#define RO_ORIONA_PMU_WAKE_TRIG_EVENT_SZ                             3

#define RO_ORIONA_RTC_INT_SEC_MSK                                    0x00010000
#define RO_ORIONA_RTC_INT_SEC_I_MSK                                  0xfffeffff
#define RO_ORIONA_RTC_INT_SEC_SFT                                    16
#define RO_ORIONA_RTC_INT_SEC_HI                                     16
#define RO_ORIONA_RTC_INT_SEC_SZ                                     1

#define RO_ORIONA_RTC_INT_ALARM_MSK                                  0x00020000
#define RO_ORIONA_RTC_INT_ALARM_I_MSK                                0xfffdffff
#define RO_ORIONA_RTC_INT_ALARM_SFT                                  17
#define RO_ORIONA_RTC_INT_ALARM_HI                                   17
#define RO_ORIONA_RTC_INT_ALARM_SZ                                   1

#define RG_ORIONA_RTC_SEC_START_CNT_MSK                              0xffffffff
#define RG_ORIONA_RTC_SEC_START_CNT_I_MSK                            0x00000000
#define RG_ORIONA_RTC_SEC_START_CNT_SFT                              0
#define RG_ORIONA_RTC_SEC_START_CNT_HI                               31
#define RG_ORIONA_RTC_SEC_START_CNT_SZ                               32

#define RG_ORIONA_RTC_SEC_ALARM_VALUE_MSK                            0xffffffff
#define RG_ORIONA_RTC_SEC_ALARM_VALUE_I_MSK                          0x00000000
#define RG_ORIONA_RTC_SEC_ALARM_VALUE_SFT                            0
#define RG_ORIONA_RTC_SEC_ALARM_VALUE_HI                             31
#define RG_ORIONA_RTC_SEC_ALARM_VALUE_SZ                             32

#define RG_ORIONA_PAD_MUX_SEL_MSK                                    0x0000000f
#define RG_ORIONA_PAD_MUX_SEL_I_MSK                                  0xfffffff0
#define RG_ORIONA_PAD_MUX_SEL_SFT                                    0
#define RG_ORIONA_PAD_MUX_SEL_HI                                     3
#define RG_ORIONA_PAD_MUX_SEL_SZ                                     4

#define RG_ORIONA_FPGA_CLK_REF_40M_EN_MSK                            0x00000001
#define RG_ORIONA_FPGA_CLK_REF_40M_EN_I_MSK                          0xfffffffe
#define RG_ORIONA_FPGA_CLK_REF_40M_EN_SFT                            0
#define RG_ORIONA_FPGA_CLK_REF_40M_EN_HI                             0
#define RG_ORIONA_FPGA_CLK_REF_40M_EN_SZ                             1

#define RG_ORIONA_CLK_RTC_SW_MSK                                     0x00000002
#define RG_ORIONA_CLK_RTC_SW_I_MSK                                   0xfffffffd
#define RG_ORIONA_CLK_RTC_SW_SFT                                     1
#define RG_ORIONA_CLK_RTC_SW_HI                                      1
#define RG_ORIONA_CLK_RTC_SW_SZ                                      1

#define RG_ORIONA_PHY_RST_N_MSK                                      0x00000010
#define RG_ORIONA_PHY_RST_N_I_MSK                                    0xffffffef
#define RG_ORIONA_PHY_RST_N_SFT                                      4
#define RG_ORIONA_PHY_RST_N_HI                                       4
#define RG_ORIONA_PHY_RST_N_SZ                                       1

#define RO_ORIONA_PMU_STATE_MSK                                      0x00000007
#define RO_ORIONA_PMU_STATE_I_MSK                                    0xfffffff8
#define RO_ORIONA_PMU_STATE_SFT                                      0
#define RO_ORIONA_PMU_STATE_HI                                       2
#define RO_ORIONA_PMU_STATE_SZ                                       3

#define RO_ORIONA_AD_VBAT_OK_MSK                                     0x00000010
#define RO_ORIONA_AD_VBAT_OK_I_MSK                                   0xffffffef
#define RO_ORIONA_AD_VBAT_OK_SFT                                     4
#define RO_ORIONA_AD_VBAT_OK_HI                                      4
#define RO_ORIONA_AD_VBAT_OK_SZ                                      1

#define RO_ORIONA_SLEEP_CNT_MSK                                      0xffffffff
#define RO_ORIONA_SLEEP_CNT_I_MSK                                    0x00000000
#define RO_ORIONA_SLEEP_CNT_SFT                                      0
#define RO_ORIONA_SLEEP_CNT_HI                                       31
#define RO_ORIONA_SLEEP_CNT_SZ                                       32

#define RG_HW_PINSEL_MSK                                             0x00000001
#define RG_HW_PINSEL_I_MSK                                           0xfffffffe
#define RG_HW_PINSEL_SFT                                             0
#define RG_HW_PINSEL_HI                                              0
#define RG_HW_PINSEL_SZ                                              1

#define RG_HS_3WIRE_MANUAL_MSK                                       0x00000002
#define RG_HS_3WIRE_MANUAL_I_MSK                                     0xfffffffd
#define RG_HS_3WIRE_MANUAL_SFT                                       1
#define RG_HS_3WIRE_MANUAL_HI                                        1
#define RG_HS_3WIRE_MANUAL_SZ                                        1

#define RG_MODE_MANUAL_MSK                                           0x00000008
#define RG_MODE_MANUAL_I_MSK                                         0xfffffff7
#define RG_MODE_MANUAL_SFT                                           3
#define RG_MODE_MANUAL_HI                                            3
#define RG_MODE_MANUAL_SZ                                            1

#define RG_MODE_MSK                                                  0x00000070
#define RG_MODE_I_MSK                                                0xffffff8f
#define RG_MODE_SFT                                                  4
#define RG_MODE_HI                                                   6
#define RG_MODE_SZ                                                   3

#define RG_MODUL_SCHEME_MAN_MSK                                      0x00000100
#define RG_MODUL_SCHEME_MAN_I_MSK                                    0xfffffeff
#define RG_MODUL_SCHEME_MAN_SFT                                      8
#define RG_MODUL_SCHEME_MAN_HI                                       8
#define RG_MODUL_SCHEME_MAN_SZ                                       1

#define RG_MODUL_SCHEME_MSK                                          0x00000e00
#define RG_MODUL_SCHEME_I_MSK                                        0xfffff1ff
#define RG_MODUL_SCHEME_SFT                                          9
#define RG_MODUL_SCHEME_HI                                           11
#define RG_MODUL_SCHEME_SZ                                           3

#define RG_CAL_INDEX_MSK                                             0x000f0000
#define RG_CAL_INDEX_I_MSK                                           0xfff0ffff
#define RG_CAL_INDEX_SFT                                             16
#define RG_CAL_INDEX_HI                                              19
#define RG_CAL_INDEX_SZ                                              4

#define RG_RX_GAIN_MANUAL_MSK                                        0x00000001
#define RG_RX_GAIN_MANUAL_I_MSK                                      0xfffffffe
#define RG_RX_GAIN_MANUAL_SFT                                        0
#define RG_RX_GAIN_MANUAL_HI                                         0
#define RG_RX_GAIN_MANUAL_SZ                                         1

#define RG_2GRX_RFGC_MSK                                             0x00000006
#define RG_2GRX_RFGC_I_MSK                                           0xfffffff9
#define RG_2GRX_RFGC_SFT                                             1
#define RG_2GRX_RFGC_HI                                              2
#define RG_2GRX_RFGC_SZ                                              2

#define RG_RX_PGAG_MSK                                               0x000001e0
#define RG_RX_PGAG_I_MSK                                             0xfffffe1f
#define RG_RX_PGAG_SFT                                               5
#define RG_RX_PGAG_HI                                                8
#define RG_RX_PGAG_SZ                                                4

#define RG_EN_RX_PADSW_MSK                                           0x08000000
#define RG_EN_RX_PADSW_I_MSK                                         0xf7ffffff
#define RG_EN_RX_PADSW_SFT                                           27
#define RG_EN_RX_PADSW_HI                                            27
#define RG_EN_RX_PADSW_SZ                                            1

#define RG_EN_RX_TESTNODE_MSK                                        0x10000000
#define RG_EN_RX_TESTNODE_I_MSK                                      0xefffffff
#define RG_EN_RX_TESTNODE_SFT                                        28
#define RG_EN_RX_TESTNODE_HI                                         28
#define RG_EN_RX_TESTNODE_SZ                                         1

#define RG_EN_TXLPF_IN_PADSW_MSK                                     0x20000000
#define RG_EN_TXLPF_IN_PADSW_I_MSK                                   0xdfffffff
#define RG_EN_TXLPF_IN_PADSW_SFT                                     29
#define RG_EN_TXLPF_IN_PADSW_HI                                      29
#define RG_EN_TXLPF_IN_PADSW_SZ                                      1

#define RG_EN_TXLPF_OUT_PADSW_MSK                                    0x40000000
#define RG_EN_TXLPF_OUT_PADSW_I_MSK                                  0xbfffffff
#define RG_EN_TXLPF_OUT_PADSW_SFT                                    30
#define RG_EN_TXLPF_OUT_PADSW_HI                                     30
#define RG_EN_TXLPF_OUT_PADSW_SZ                                     1

#define RG_TXGAIN_PHYCTRL_MSK                                        0x00000001
#define RG_TXGAIN_PHYCTRL_I_MSK                                      0xfffffffe
#define RG_TXGAIN_PHYCTRL_SFT                                        0
#define RG_TXGAIN_PHYCTRL_HI                                         0
#define RG_TXGAIN_PHYCTRL_SZ                                         1

#define RG_2GTX_GAIN_MANUAL_MSK                                      0x00000002
#define RG_2GTX_GAIN_MANUAL_I_MSK                                    0xfffffffd
#define RG_2GTX_GAIN_MANUAL_SFT                                      1
#define RG_2GTX_GAIN_MANUAL_HI                                       1
#define RG_2GTX_GAIN_MANUAL_SZ                                       1

#define RG_2GTX_GAIN_MSK                                             0x000000f0
#define RG_2GTX_GAIN_I_MSK                                           0xffffff0f
#define RG_2GTX_GAIN_SFT                                             4
#define RG_2GTX_GAIN_HI                                              7
#define RG_2GTX_GAIN_SZ                                              4

#define RG_LPTX_GAIN_MSK                                             0x00001e00
#define RG_LPTX_GAIN_I_MSK                                           0xffffe1ff
#define RG_LPTX_GAIN_SFT                                             9
#define RG_LPTX_GAIN_HI                                              12
#define RG_LPTX_GAIN_SZ                                              4

#define RG_BTTX_GAIN_MSK                                             0x0003c000
#define RG_BTTX_GAIN_I_MSK                                           0xfffc3fff
#define RG_BTTX_GAIN_SFT                                             14
#define RG_BTTX_GAIN_HI                                              17
#define RG_BTTX_GAIN_SZ                                              4

#define RG_2GTX_MODGM_MSK                                            0x00f00000
#define RG_2GTX_MODGM_I_MSK                                          0xff0fffff
#define RG_2GTX_MODGM_SFT                                            20
#define RG_2GTX_MODGM_HI                                             23
#define RG_2GTX_MODGM_SZ                                             4

#define RG_LPTX_MODGM_MSK                                            0x0f000000
#define RG_LPTX_MODGM_I_MSK                                          0xf0ffffff
#define RG_LPTX_MODGM_SFT                                            24
#define RG_LPTX_MODGM_HI                                             27
#define RG_LPTX_MODGM_SZ                                             4

#define RG_BTTX_MODGM_MSK                                            0xf0000000
#define RG_BTTX_MODGM_I_MSK                                          0x0fffffff
#define RG_BTTX_MODGM_SFT                                            28
#define RG_BTTX_MODGM_HI                                             31
#define RG_BTTX_MODGM_SZ                                             4

#define RG_2GRX_RSW_MAN_MSK                                          0x00000001
#define RG_2GRX_RSW_MAN_I_MSK                                        0xfffffffe
#define RG_2GRX_RSW_MAN_SFT                                          0
#define RG_2GRX_RSW_MAN_HI                                           0
#define RG_2GRX_RSW_MAN_SZ                                           1

#define RG_EN_2GRX_RSW_MSK                                           0x00000002
#define RG_EN_2GRX_RSW_I_MSK                                         0xfffffffd
#define RG_EN_2GRX_RSW_SFT                                           1
#define RG_EN_2GRX_RSW_HI                                            1
#define RG_EN_2GRX_RSW_SZ                                            1

#define RG_2GRX_LNA_MAN_MSK                                          0x00000004
#define RG_2GRX_LNA_MAN_I_MSK                                        0xfffffffb
#define RG_2GRX_LNA_MAN_SFT                                          2
#define RG_2GRX_LNA_MAN_HI                                           2
#define RG_2GRX_LNA_MAN_SZ                                           1

#define RG_EN_2GRX_LNA_MSK                                           0x00000008
#define RG_EN_2GRX_LNA_I_MSK                                         0xfffffff7
#define RG_EN_2GRX_LNA_SFT                                           3
#define RG_EN_2GRX_LNA_HI                                            3
#define RG_EN_2GRX_LNA_SZ                                            1

#define RG_2GRX_MIXER_MAN_MSK                                        0x00000010
#define RG_2GRX_MIXER_MAN_I_MSK                                      0xffffffef
#define RG_2GRX_MIXER_MAN_SFT                                        4
#define RG_2GRX_MIXER_MAN_HI                                         4
#define RG_2GRX_MIXER_MAN_SZ                                         1

#define RG_EN_2GRX_MIXER_MSK                                         0x00000020
#define RG_EN_2GRX_MIXER_I_MSK                                       0xffffffdf
#define RG_EN_2GRX_MIXER_SFT                                         5
#define RG_EN_2GRX_MIXER_HI                                          5
#define RG_EN_2GRX_MIXER_SZ                                          1

#define RG_2GRX_TZ_MAN_MSK                                           0x00000040
#define RG_2GRX_TZ_MAN_I_MSK                                         0xffffffbf
#define RG_2GRX_TZ_MAN_SFT                                           6
#define RG_2GRX_TZ_MAN_HI                                            6
#define RG_2GRX_TZ_MAN_SZ                                            1

#define RG_EN_2GRX_TZ_MSK                                            0x00000080
#define RG_EN_2GRX_TZ_I_MSK                                          0xffffff7f
#define RG_EN_2GRX_TZ_SFT                                            7
#define RG_EN_2GRX_TZ_HI                                             7
#define RG_EN_2GRX_TZ_SZ                                             1

#define RG_RX_FILTER_MAN_MSK                                         0x00000400
#define RG_RX_FILTER_MAN_I_MSK                                       0xfffffbff
#define RG_RX_FILTER_MAN_SFT                                         10
#define RG_RX_FILTER_MAN_HI                                          10
#define RG_RX_FILTER_MAN_SZ                                          1

#define RG_EN_RX_FILTER_MSK                                          0x00000800
#define RG_EN_RX_FILTER_I_MSK                                        0xfffff7ff
#define RG_EN_RX_FILTER_SFT                                          11
#define RG_EN_RX_FILTER_HI                                           11
#define RG_EN_RX_FILTER_SZ                                           1

#define RG_RX_ADC_MAN_MSK                                            0x00001000
#define RG_RX_ADC_MAN_I_MSK                                          0xffffefff
#define RG_RX_ADC_MAN_SFT                                            12
#define RG_RX_ADC_MAN_HI                                             12
#define RG_RX_ADC_MAN_SZ                                             1

#define RG_EN_RX_ADC_MSK                                             0x00002000
#define RG_EN_RX_ADC_I_MSK                                           0xffffdfff
#define RG_EN_RX_ADC_SFT                                             13
#define RG_EN_RX_ADC_HI                                              13
#define RG_EN_RX_ADC_SZ                                              1

#define RG_2GTX_TSW_MAN_MSK                                          0x00010000
#define RG_2GTX_TSW_MAN_I_MSK                                        0xfffeffff
#define RG_2GTX_TSW_MAN_SFT                                          16
#define RG_2GTX_TSW_MAN_HI                                           16
#define RG_2GTX_TSW_MAN_SZ                                           1

#define RG_EN_2GTX_TSW_MSK                                           0x00020000
#define RG_EN_2GTX_TSW_I_MSK                                         0xfffdffff
#define RG_EN_2GTX_TSW_SFT                                           17
#define RG_EN_2GTX_TSW_HI                                            17
#define RG_EN_2GTX_TSW_SZ                                            1

#define RG_2GTX_PA_MAN_MSK                                           0x00040000
#define RG_2GTX_PA_MAN_I_MSK                                         0xfffbffff
#define RG_2GTX_PA_MAN_SFT                                           18
#define RG_2GTX_PA_MAN_HI                                            18
#define RG_2GTX_PA_MAN_SZ                                            1

#define RG_EN_2GTX_PA_MSK                                            0x00080000
#define RG_EN_2GTX_PA_I_MSK                                          0xfff7ffff
#define RG_EN_2GTX_PA_SFT                                            19
#define RG_EN_2GTX_PA_HI                                             19
#define RG_EN_2GTX_PA_SZ                                             1

#define RG_2GTX_MOD_MAN_MSK                                          0x00400000
#define RG_2GTX_MOD_MAN_I_MSK                                        0xffbfffff
#define RG_2GTX_MOD_MAN_SFT                                          22
#define RG_2GTX_MOD_MAN_HI                                           22
#define RG_2GTX_MOD_MAN_SZ                                           1

#define RG_EN_2GTX_MOD_MSK                                           0x00800000
#define RG_EN_2GTX_MOD_I_MSK                                         0xff7fffff
#define RG_EN_2GTX_MOD_SFT                                           23
#define RG_EN_2GTX_MOD_HI                                            23
#define RG_EN_2GTX_MOD_SZ                                            1

#define RG_TX_FILTER_MAN_MSK                                         0x04000000
#define RG_TX_FILTER_MAN_I_MSK                                       0xfbffffff
#define RG_TX_FILTER_MAN_SFT                                         26
#define RG_TX_FILTER_MAN_HI                                          26
#define RG_TX_FILTER_MAN_SZ                                          1

#define RG_EN_TX_FILTER_MSK                                          0x08000000
#define RG_EN_TX_FILTER_I_MSK                                        0xf7ffffff
#define RG_EN_TX_FILTER_SFT                                          27
#define RG_EN_TX_FILTER_HI                                           27
#define RG_EN_TX_FILTER_SZ                                           1

#define RG_TX_DAC_MAN_MSK                                            0x10000000
#define RG_TX_DAC_MAN_I_MSK                                          0xefffffff
#define RG_TX_DAC_MAN_SFT                                            28
#define RG_TX_DAC_MAN_HI                                             28
#define RG_TX_DAC_MAN_SZ                                             1

#define RG_EN_TX_DAC_MSK                                             0x20000000
#define RG_EN_TX_DAC_I_MSK                                           0xdfffffff
#define RG_EN_TX_DAC_SFT                                             29
#define RG_EN_TX_DAC_HI                                              29
#define RG_EN_TX_DAC_SZ                                              1

#define RG_TXDAC_CAL_MAN_MSK                                         0x00000001
#define RG_TXDAC_CAL_MAN_I_MSK                                       0xfffffffe
#define RG_TXDAC_CAL_MAN_SFT                                         0
#define RG_TXDAC_CAL_MAN_HI                                          0
#define RG_TXDAC_CAL_MAN_SZ                                          1

#define RG_EN_TXDAC_CAL_MSK                                          0x00000002
#define RG_EN_TXDAC_CAL_I_MSK                                        0xfffffffd
#define RG_EN_TXDAC_CAL_SFT                                          1
#define RG_EN_TXDAC_CAL_HI                                           1
#define RG_EN_TXDAC_CAL_SZ                                           1

#define RG_2GTX_SELF_MIXER_MAN_MSK                                   0x00000004
#define RG_2GTX_SELF_MIXER_MAN_I_MSK                                 0xfffffffb
#define RG_2GTX_SELF_MIXER_MAN_SFT                                   2
#define RG_2GTX_SELF_MIXER_MAN_HI                                    2
#define RG_2GTX_SELF_MIXER_MAN_SZ                                    1

#define RG_EN_2GTX_SELF_MIXER_MSK                                    0x00000008
#define RG_EN_2GTX_SELF_MIXER_I_MSK                                  0xfffffff7
#define RG_EN_2GTX_SELF_MIXER_SFT                                    3
#define RG_EN_2GTX_SELF_MIXER_HI                                     3
#define RG_EN_2GTX_SELF_MIXER_SZ                                     1

#define RG_2GRX_IQCAL_MAN_MSK                                        0x00000010
#define RG_2GRX_IQCAL_MAN_I_MSK                                      0xffffffef
#define RG_2GRX_IQCAL_MAN_SFT                                        4
#define RG_2GRX_IQCAL_MAN_HI                                         4
#define RG_2GRX_IQCAL_MAN_SZ                                         1

#define RG_EN_2GRX_IQCAL_MSK                                         0x00000020
#define RG_EN_2GRX_IQCAL_I_MSK                                       0xffffffdf
#define RG_EN_2GRX_IQCAL_SFT                                         5
#define RG_EN_2GRX_IQCAL_HI                                          5
#define RG_EN_2GRX_IQCAL_SZ                                          1

#define RG_2GTX_DPD_MAN_MSK                                          0x00000040
#define RG_2GTX_DPD_MAN_I_MSK                                        0xffffffbf
#define RG_2GTX_DPD_MAN_SFT                                          6
#define RG_2GTX_DPD_MAN_HI                                           6
#define RG_2GTX_DPD_MAN_SZ                                           1

#define RG_EN_2GTX_DPD_MSK                                           0x00000080
#define RG_EN_2GTX_DPD_I_MSK                                         0xffffff7f
#define RG_EN_2GTX_DPD_SFT                                           7
#define RG_EN_2GTX_DPD_HI                                            7
#define RG_EN_2GTX_DPD_SZ                                            1

#define RG_2GTRX_COPIN_CTANK_SW_RX_MSK                               0x0000000f
#define RG_2GTRX_COPIN_CTANK_SW_RX_I_MSK                             0xfffffff0
#define RG_2GTRX_COPIN_CTANK_SW_RX_SFT                               0
#define RG_2GTRX_COPIN_CTANK_SW_RX_HI                                3
#define RG_2GTRX_COPIN_CTANK_SW_RX_SZ                                4

#define RG_2GTRX_COPIN_CTANK_SW_TX_MSK                               0x000000f0
#define RG_2GTRX_COPIN_CTANK_SW_TX_I_MSK                             0xffffff0f
#define RG_2GTRX_COPIN_CTANK_SW_TX_SFT                               4
#define RG_2GTRX_COPIN_CTANK_SW_TX_HI                                7
#define RG_2GTRX_COPIN_CTANK_SW_TX_SZ                                4

#define RG_2GTRX_COPIN_C2_SW_RX_MSK                                  0x00000f00
#define RG_2GTRX_COPIN_C2_SW_RX_I_MSK                                0xfffff0ff
#define RG_2GTRX_COPIN_C2_SW_RX_SFT                                  8
#define RG_2GTRX_COPIN_C2_SW_RX_HI                                   11
#define RG_2GTRX_COPIN_C2_SW_RX_SZ                                   4

#define RG_2GTRX_COPIN_C2_SW_TX_MSK                                  0x0000f000
#define RG_2GTRX_COPIN_C2_SW_TX_I_MSK                                0xffff0fff
#define RG_2GTRX_COPIN_C2_SW_TX_SFT                                  12
#define RG_2GTRX_COPIN_C2_SW_TX_HI                                   15
#define RG_2GTRX_COPIN_C2_SW_TX_SZ                                   4

#define RG_2GTRX_COPIN_CRX_SW_RX_MSK                                 0x000f0000
#define RG_2GTRX_COPIN_CRX_SW_RX_I_MSK                               0xfff0ffff
#define RG_2GTRX_COPIN_CRX_SW_RX_SFT                                 16
#define RG_2GTRX_COPIN_CRX_SW_RX_HI                                  19
#define RG_2GTRX_COPIN_CRX_SW_RX_SZ                                  4

#define RG_2GTRX_COPIN_CRX_SW_TX_MSK                                 0x00f00000
#define RG_2GTRX_COPIN_CRX_SW_TX_I_MSK                               0xff0fffff
#define RG_2GTRX_COPIN_CRX_SW_TX_SFT                                 20
#define RG_2GTRX_COPIN_CRX_SW_TX_HI                                  23
#define RG_2GTRX_COPIN_CRX_SW_TX_SZ                                  4

#define RG_2GRX_LDOFEABB_MAN_MSK                                     0x00000001
#define RG_2GRX_LDOFEABB_MAN_I_MSK                                   0xfffffffe
#define RG_2GRX_LDOFEABB_MAN_SFT                                     0
#define RG_2GRX_LDOFEABB_MAN_HI                                      0
#define RG_2GRX_LDOFEABB_MAN_SZ                                      1

#define RG_EN_2GRX_LDOFEABB_MSK                                      0x00000002
#define RG_EN_2GRX_LDOFEABB_I_MSK                                    0xfffffffd
#define RG_EN_2GRX_LDOFEABB_SFT                                      1
#define RG_EN_2GRX_LDOFEABB_HI                                       1
#define RG_EN_2GRX_LDOFEABB_SZ                                       1

#define RG_2GTRX_LDOIQDIV_MAN_MSK                                    0x00000004
#define RG_2GTRX_LDOIQDIV_MAN_I_MSK                                  0xfffffffb
#define RG_2GTRX_LDOIQDIV_MAN_SFT                                    2
#define RG_2GTRX_LDOIQDIV_MAN_HI                                     2
#define RG_2GTRX_LDOIQDIV_MAN_SZ                                     1

#define RG_EN_2GTRX_LDOIQDIV_MSK                                     0x00000008
#define RG_EN_2GTRX_LDOIQDIV_I_MSK                                   0xfffffff7
#define RG_EN_2GTRX_LDOIQDIV_SFT                                     3
#define RG_EN_2GTRX_LDOIQDIV_HI                                      3
#define RG_EN_2GTRX_LDOIQDIV_SZ                                      1

#define RG_TRX_LDOABB_MAN_MSK                                        0x00000010
#define RG_TRX_LDOABB_MAN_I_MSK                                      0xffffffef
#define RG_TRX_LDOABB_MAN_SFT                                        4
#define RG_TRX_LDOABB_MAN_HI                                         4
#define RG_TRX_LDOABB_MAN_SZ                                         1

#define RG_EN_TRX_LDOABB_MSK                                         0x00000020
#define RG_EN_TRX_LDOABB_I_MSK                                       0xffffffdf
#define RG_EN_TRX_LDOABB_SFT                                         5
#define RG_EN_TRX_LDOABB_HI                                          5
#define RG_EN_TRX_LDOABB_SZ                                          1

#define RG_TX_LDOTXLPF_MAN_MSK                                       0x00000040
#define RG_TX_LDOTXLPF_MAN_I_MSK                                     0xffffffbf
#define RG_TX_LDOTXLPF_MAN_SFT                                       6
#define RG_TX_LDOTXLPF_MAN_HI                                        6
#define RG_TX_LDOTXLPF_MAN_SZ                                        1

#define RG_EN_TX_LDOTXLPF_MSK                                        0x00000080
#define RG_EN_TX_LDOTXLPF_I_MSK                                      0xffffff7f
#define RG_EN_TX_LDOTXLPF_SFT                                        7
#define RG_EN_TX_LDOTXLPF_HI                                         7
#define RG_EN_TX_LDOTXLPF_SZ                                         1

#define RG_2GRX_LDOFEABB_IQUP_MAN_MSK                                0x00000100
#define RG_2GRX_LDOFEABB_IQUP_MAN_I_MSK                              0xfffffeff
#define RG_2GRX_LDOFEABB_IQUP_MAN_SFT                                8
#define RG_2GRX_LDOFEABB_IQUP_MAN_HI                                 8
#define RG_2GRX_LDOFEABB_IQUP_MAN_SZ                                 1

#define RG_EN_2GRX_LDOFEABB_IQUP_MSK                                 0x00000200
#define RG_EN_2GRX_LDOFEABB_IQUP_I_MSK                               0xfffffdff
#define RG_EN_2GRX_LDOFEABB_IQUP_SFT                                 9
#define RG_EN_2GRX_LDOFEABB_IQUP_HI                                  9
#define RG_EN_2GRX_LDOFEABB_IQUP_SZ                                  1

#define RG_EN_2GRX_LDOFEABB_BYP_MSK                                  0x00000400
#define RG_EN_2GRX_LDOFEABB_BYP_I_MSK                                0xfffffbff
#define RG_EN_2GRX_LDOFEABB_BYP_SFT                                  10
#define RG_EN_2GRX_LDOFEABB_BYP_HI                                   10
#define RG_EN_2GRX_LDOFEABB_BYP_SZ                                   1

#define RG_EN_2GRX_LDOFEABB_FC_MSK                                   0x00000800
#define RG_EN_2GRX_LDOFEABB_FC_I_MSK                                 0xfffff7ff
#define RG_EN_2GRX_LDOFEABB_FC_SFT                                   11
#define RG_EN_2GRX_LDOFEABB_FC_HI                                    11
#define RG_EN_2GRX_LDOFEABB_FC_SZ                                    1

#define RG_EN_2GTRX_LDOIQDIV_BYP_MSK                                 0x00001000
#define RG_EN_2GTRX_LDOIQDIV_BYP_I_MSK                               0xffffefff
#define RG_EN_2GTRX_LDOIQDIV_BYP_SFT                                 12
#define RG_EN_2GTRX_LDOIQDIV_BYP_HI                                  12
#define RG_EN_2GTRX_LDOIQDIV_BYP_SZ                                  1

#define RG_EN_2GTRX_LDOIQDIV_FC_MSK                                  0x00002000
#define RG_EN_2GTRX_LDOIQDIV_FC_I_MSK                                0xffffdfff
#define RG_EN_2GTRX_LDOIQDIV_FC_SFT                                  13
#define RG_EN_2GTRX_LDOIQDIV_FC_HI                                   13
#define RG_EN_2GTRX_LDOIQDIV_FC_SZ                                   1

#define RG_EN_2GTRX_LDOIQDIV_IQUP_MSK                                0x00004000
#define RG_EN_2GTRX_LDOIQDIV_IQUP_I_MSK                              0xffffbfff
#define RG_EN_2GTRX_LDOIQDIV_IQUP_SFT                                14
#define RG_EN_2GTRX_LDOIQDIV_IQUP_HI                                 14
#define RG_EN_2GTRX_LDOIQDIV_IQUP_SZ                                 1

#define RG_EN_TRX_LDOABB_BYP_MSK                                     0x00008000
#define RG_EN_TRX_LDOABB_BYP_I_MSK                                   0xffff7fff
#define RG_EN_TRX_LDOABB_BYP_SFT                                     15
#define RG_EN_TRX_LDOABB_BYP_HI                                      15
#define RG_EN_TRX_LDOABB_BYP_SZ                                      1

#define RG_EN_TRX_LDOABB_FC_MSK                                      0x00010000
#define RG_EN_TRX_LDOABB_FC_I_MSK                                    0xfffeffff
#define RG_EN_TRX_LDOABB_FC_SFT                                      16
#define RG_EN_TRX_LDOABB_FC_HI                                       16
#define RG_EN_TRX_LDOABB_FC_SZ                                       1

#define RG_EN_TRX_LDOABB_IQUP_MSK                                    0x00020000
#define RG_EN_TRX_LDOABB_IQUP_I_MSK                                  0xfffdffff
#define RG_EN_TRX_LDOABB_IQUP_SFT                                    17
#define RG_EN_TRX_LDOABB_IQUP_HI                                     17
#define RG_EN_TRX_LDOABB_IQUP_SZ                                     1

#define RG_EN_TX_LDOTXLPF_BYP_MSK                                    0x00040000
#define RG_EN_TX_LDOTXLPF_BYP_I_MSK                                  0xfffbffff
#define RG_EN_TX_LDOTXLPF_BYP_SFT                                    18
#define RG_EN_TX_LDOTXLPF_BYP_HI                                     18
#define RG_EN_TX_LDOTXLPF_BYP_SZ                                     1

#define RG_EN_TX_LDOTXLPF_FC_MSK                                     0x00080000
#define RG_EN_TX_LDOTXLPF_FC_I_MSK                                   0xfff7ffff
#define RG_EN_TX_LDOTXLPF_FC_SFT                                     19
#define RG_EN_TX_LDOTXLPF_FC_HI                                      19
#define RG_EN_TX_LDOTXLPF_FC_SZ                                      1

#define RG_EN_TX_LDOTXLPF_IQUP_MSK                                   0x00100000
#define RG_EN_TX_LDOTXLPF_IQUP_I_MSK                                 0xffefffff
#define RG_EN_TX_LDOTXLPF_IQUP_SFT                                   20
#define RG_EN_TX_LDOTXLPF_IQUP_HI                                    20
#define RG_EN_TX_LDOTXLPF_IQUP_SZ                                    1

#define RG_2GRX_LDOFEABB_LEVEL_MSK                                   0x00c00000
#define RG_2GRX_LDOFEABB_LEVEL_I_MSK                                 0xff3fffff
#define RG_2GRX_LDOFEABB_LEVEL_SFT                                   22
#define RG_2GRX_LDOFEABB_LEVEL_HI                                    23
#define RG_2GRX_LDOFEABB_LEVEL_SZ                                    2

#define RG_2GTRX_LDOIQDIV_LEVEL_MSK                                  0x03000000
#define RG_2GTRX_LDOIQDIV_LEVEL_I_MSK                                0xfcffffff
#define RG_2GTRX_LDOIQDIV_LEVEL_SFT                                  24
#define RG_2GTRX_LDOIQDIV_LEVEL_HI                                   25
#define RG_2GTRX_LDOIQDIV_LEVEL_SZ                                   2

#define RG_TX_LDOTXLPF_LEVEL_MSK                                     0x0c000000
#define RG_TX_LDOTXLPF_LEVEL_I_MSK                                   0xf3ffffff
#define RG_TX_LDOTXLPF_LEVEL_SFT                                     26
#define RG_TX_LDOTXLPF_LEVEL_HI                                      27
#define RG_TX_LDOTXLPF_LEVEL_SZ                                      2

#define RG_TRX_LDOABB_LEVEL_MSK                                      0x30000000
#define RG_TRX_LDOABB_LEVEL_I_MSK                                    0xcfffffff
#define RG_TRX_LDOABB_LEVEL_SFT                                      28
#define RG_TRX_LDOABB_LEVEL_HI                                       29
#define RG_TRX_LDOABB_LEVEL_SZ                                       2

#define RG_2GRX_IQDIV_INBU_MAN_MSK                                   0x00000001
#define RG_2GRX_IQDIV_INBU_MAN_I_MSK                                 0xfffffffe
#define RG_2GRX_IQDIV_INBU_MAN_SFT                                   0
#define RG_2GRX_IQDIV_INBU_MAN_HI                                    0
#define RG_2GRX_IQDIV_INBU_MAN_SZ                                    1

#define RG_EN_2GRX_IQDIV_INBU_MSK                                    0x00000002
#define RG_EN_2GRX_IQDIV_INBU_I_MSK                                  0xfffffffd
#define RG_EN_2GRX_IQDIV_INBU_SFT                                    1
#define RG_EN_2GRX_IQDIV_INBU_HI                                     1
#define RG_EN_2GRX_IQDIV_INBU_SZ                                     1

#define RG_2GRX_IQDIV_CORE_MAN_MSK                                   0x00000004
#define RG_2GRX_IQDIV_CORE_MAN_I_MSK                                 0xfffffffb
#define RG_2GRX_IQDIV_CORE_MAN_SFT                                   2
#define RG_2GRX_IQDIV_CORE_MAN_HI                                    2
#define RG_2GRX_IQDIV_CORE_MAN_SZ                                    1

#define RG_EN_2GRX_IQDIV_CORE_MSK                                    0x00000008
#define RG_EN_2GRX_IQDIV_CORE_I_MSK                                  0xfffffff7
#define RG_EN_2GRX_IQDIV_CORE_SFT                                    3
#define RG_EN_2GRX_IQDIV_CORE_HI                                     3
#define RG_EN_2GRX_IQDIV_CORE_SZ                                     1

#define RG_2GRX_IQDIV_OUTBU_MAN_MSK                                  0x00000010
#define RG_2GRX_IQDIV_OUTBU_MAN_I_MSK                                0xffffffef
#define RG_2GRX_IQDIV_OUTBU_MAN_SFT                                  4
#define RG_2GRX_IQDIV_OUTBU_MAN_HI                                   4
#define RG_2GRX_IQDIV_OUTBU_MAN_SZ                                   1

#define RG_EN_2GRX_IQDIV_OUTBU_MSK                                   0x00000020
#define RG_EN_2GRX_IQDIV_OUTBU_I_MSK                                 0xffffffdf
#define RG_EN_2GRX_IQDIV_OUTBU_SFT                                   5
#define RG_EN_2GRX_IQDIV_OUTBU_HI                                    5
#define RG_EN_2GRX_IQDIV_OUTBU_SZ                                    1

#define RG_WF_2GRX_IQDIV_CORE_VSEL_MSK                               0x00000040
#define RG_WF_2GRX_IQDIV_CORE_VSEL_I_MSK                             0xffffffbf
#define RG_WF_2GRX_IQDIV_CORE_VSEL_SFT                               6
#define RG_WF_2GRX_IQDIV_CORE_VSEL_HI                                6
#define RG_WF_2GRX_IQDIV_CORE_VSEL_SZ                                1

#define RG_WF_2GRX_IQDIV_INBU_VSEL_MSK                               0x00000080
#define RG_WF_2GRX_IQDIV_INBU_VSEL_I_MSK                             0xffffff7f
#define RG_WF_2GRX_IQDIV_INBU_VSEL_SFT                               7
#define RG_WF_2GRX_IQDIV_INBU_VSEL_HI                                7
#define RG_WF_2GRX_IQDIV_INBU_VSEL_SZ                                1

#define RG_WF_2GRX_IQDIV_OUTBU_VSEL_MSK                              0x00000100
#define RG_WF_2GRX_IQDIV_OUTBU_VSEL_I_MSK                            0xfffffeff
#define RG_WF_2GRX_IQDIV_OUTBU_VSEL_SFT                              8
#define RG_WF_2GRX_IQDIV_OUTBU_VSEL_HI                               8
#define RG_WF_2GRX_IQDIV_OUTBU_VSEL_SZ                               1

#define RG_WF_2GTX_IQDIV_CORE_VSEL_MSK                               0x00000200
#define RG_WF_2GTX_IQDIV_CORE_VSEL_I_MSK                             0xfffffdff
#define RG_WF_2GTX_IQDIV_CORE_VSEL_SFT                               9
#define RG_WF_2GTX_IQDIV_CORE_VSEL_HI                                9
#define RG_WF_2GTX_IQDIV_CORE_VSEL_SZ                                1

#define RG_WF_2GTX_IQDIV_INBU_VSEL_MSK                               0x00000400
#define RG_WF_2GTX_IQDIV_INBU_VSEL_I_MSK                             0xfffffbff
#define RG_WF_2GTX_IQDIV_INBU_VSEL_SFT                               10
#define RG_WF_2GTX_IQDIV_INBU_VSEL_HI                                10
#define RG_WF_2GTX_IQDIV_INBU_VSEL_SZ                                1

#define RG_WF_2GTX_IQDIV_OUTBU_VSEL_MSK                              0x00000800
#define RG_WF_2GTX_IQDIV_OUTBU_VSEL_I_MSK                            0xfffff7ff
#define RG_WF_2GTX_IQDIV_OUTBU_VSEL_SFT                              11
#define RG_WF_2GTX_IQDIV_OUTBU_VSEL_HI                               11
#define RG_WF_2GTX_IQDIV_OUTBU_VSEL_SZ                               1

#define RG_2GTX_IQDIV_INBU_MAN_MSK                                   0x00100000
#define RG_2GTX_IQDIV_INBU_MAN_I_MSK                                 0xffefffff
#define RG_2GTX_IQDIV_INBU_MAN_SFT                                   20
#define RG_2GTX_IQDIV_INBU_MAN_HI                                    20
#define RG_2GTX_IQDIV_INBU_MAN_SZ                                    1

#define RG_EN_2GTX_IQDIV_INBU_MSK                                    0x00200000
#define RG_EN_2GTX_IQDIV_INBU_I_MSK                                  0xffdfffff
#define RG_EN_2GTX_IQDIV_INBU_SFT                                    21
#define RG_EN_2GTX_IQDIV_INBU_HI                                     21
#define RG_EN_2GTX_IQDIV_INBU_SZ                                     1

#define RG_2GTX_IQDIV_CORE_MAN_MSK                                   0x00400000
#define RG_2GTX_IQDIV_CORE_MAN_I_MSK                                 0xffbfffff
#define RG_2GTX_IQDIV_CORE_MAN_SFT                                   22
#define RG_2GTX_IQDIV_CORE_MAN_HI                                    22
#define RG_2GTX_IQDIV_CORE_MAN_SZ                                    1

#define RG_EN_2GTX_IQDIV_CORE_MSK                                    0x00800000
#define RG_EN_2GTX_IQDIV_CORE_I_MSK                                  0xff7fffff
#define RG_EN_2GTX_IQDIV_CORE_SFT                                    23
#define RG_EN_2GTX_IQDIV_CORE_HI                                     23
#define RG_EN_2GTX_IQDIV_CORE_SZ                                     1

#define RG_2GTX_IQDIV_OUTBU_MAN_MSK                                  0x01000000
#define RG_2GTX_IQDIV_OUTBU_MAN_I_MSK                                0xfeffffff
#define RG_2GTX_IQDIV_OUTBU_MAN_SFT                                  24
#define RG_2GTX_IQDIV_OUTBU_MAN_HI                                   24
#define RG_2GTX_IQDIV_OUTBU_MAN_SZ                                   1

#define RG_EN_2GTX_IQDIV_OUTBU_MSK                                   0x02000000
#define RG_EN_2GTX_IQDIV_OUTBU_I_MSK                                 0xfdffffff
#define RG_EN_2GTX_IQDIV_OUTBU_SFT                                   25
#define RG_EN_2GTX_IQDIV_OUTBU_HI                                    25
#define RG_EN_2GTX_IQDIV_OUTBU_SZ                                    1

#define RG_BT_2GRX_IQDIV_CORE_VSEL_MSK                               0x04000000
#define RG_BT_2GRX_IQDIV_CORE_VSEL_I_MSK                             0xfbffffff
#define RG_BT_2GRX_IQDIV_CORE_VSEL_SFT                               26
#define RG_BT_2GRX_IQDIV_CORE_VSEL_HI                                26
#define RG_BT_2GRX_IQDIV_CORE_VSEL_SZ                                1

#define RG_BT_2GRX_IQDIV_INBU_VSEL_MSK                               0x08000000
#define RG_BT_2GRX_IQDIV_INBU_VSEL_I_MSK                             0xf7ffffff
#define RG_BT_2GRX_IQDIV_INBU_VSEL_SFT                               27
#define RG_BT_2GRX_IQDIV_INBU_VSEL_HI                                27
#define RG_BT_2GRX_IQDIV_INBU_VSEL_SZ                                1

#define RG_BT_2GRX_IQDIV_OUTBU_VSEL_MSK                              0x10000000
#define RG_BT_2GRX_IQDIV_OUTBU_VSEL_I_MSK                            0xefffffff
#define RG_BT_2GRX_IQDIV_OUTBU_VSEL_SFT                              28
#define RG_BT_2GRX_IQDIV_OUTBU_VSEL_HI                               28
#define RG_BT_2GRX_IQDIV_OUTBU_VSEL_SZ                               1

#define RG_BT_2GTX_IQDIV_CORE_VSEL_MSK                               0x20000000
#define RG_BT_2GTX_IQDIV_CORE_VSEL_I_MSK                             0xdfffffff
#define RG_BT_2GTX_IQDIV_CORE_VSEL_SFT                               29
#define RG_BT_2GTX_IQDIV_CORE_VSEL_HI                                29
#define RG_BT_2GTX_IQDIV_CORE_VSEL_SZ                                1

#define RG_BT_2GTX_IQDIV_INBU_VSEL_MSK                               0x40000000
#define RG_BT_2GTX_IQDIV_INBU_VSEL_I_MSK                             0xbfffffff
#define RG_BT_2GTX_IQDIV_INBU_VSEL_SFT                               30
#define RG_BT_2GTX_IQDIV_INBU_VSEL_HI                                30
#define RG_BT_2GTX_IQDIV_INBU_VSEL_SZ                                1

#define RG_BT_2GTX_IQDIV_OUTBU_VSEL_MSK                              0x80000000
#define RG_BT_2GTX_IQDIV_OUTBU_VSEL_I_MSK                            0x7fffffff
#define RG_BT_2GTX_IQDIV_OUTBU_VSEL_SFT                              31
#define RG_BT_2GTX_IQDIV_OUTBU_VSEL_HI                               31
#define RG_BT_2GTX_IQDIV_OUTBU_VSEL_SZ                               1

#define RG_2GRX_RSWDC_MSK                                            0x00000007
#define RG_2GRX_RSWDC_I_MSK                                          0xfffffff8
#define RG_2GRX_RSWDC_SFT                                            0
#define RG_2GRX_RSWDC_HI                                             2
#define RG_2GRX_RSWDC_SZ                                             3

#define RG_2GRX_LNA_SFDC_MSK                                         0x00000038
#define RG_2GRX_LNA_SFDC_I_MSK                                       0xffffffc7
#define RG_2GRX_LNA_SFDC_SFT                                         3
#define RG_2GRX_LNA_SFDC_HI                                          5
#define RG_2GRX_LNA_SFDC_SZ                                          3

#define RG_2GRX_LNA_MGRATIO_MSK                                      0x000000c0
#define RG_2GRX_LNA_MGRATIO_I_MSK                                    0xffffff3f
#define RG_2GRX_LNA_MGRATIO_SFT                                      6
#define RG_2GRX_LNA_MGRATIO_HI                                       7
#define RG_2GRX_LNA_MGRATIO_SZ                                       2

#define RG_2GRX_SCA_LOAD_MSK                                         0x00000300
#define RG_2GRX_SCA_LOAD_I_MSK                                       0xfffffcff
#define RG_2GRX_SCA_LOAD_SFT                                         8
#define RG_2GRX_SCA_LOAD_HI                                          9
#define RG_2GRX_SCA_LOAD_SZ                                          2

#define RG_2GRX_SQDC_MSK                                             0x00001c00
#define RG_2GRX_SQDC_I_MSK                                           0xffffe3ff
#define RG_2GRX_SQDC_SFT                                             10
#define RG_2GRX_SQDC_HI                                              12
#define RG_2GRX_SQDC_SZ                                              3

#define RG_2GRX_TZ_CMZ_C_MSK                                         0x00006000
#define RG_2GRX_TZ_CMZ_C_I_MSK                                       0xffff9fff
#define RG_2GRX_TZ_CMZ_C_SFT                                         13
#define RG_2GRX_TZ_CMZ_C_HI                                          14
#define RG_2GRX_TZ_CMZ_C_SZ                                          2

#define RG_2GRX_TZ_CMZ_R_MSK                                         0x00018000
#define RG_2GRX_TZ_CMZ_R_I_MSK                                       0xfffe7fff
#define RG_2GRX_TZ_CMZ_R_SFT                                         15
#define RG_2GRX_TZ_CMZ_R_HI                                          16
#define RG_2GRX_TZ_CMZ_R_SZ                                          2

#define RG_2GRX_TZ_VCM_MSK                                           0x000e0000
#define RG_2GRX_TZ_VCM_I_MSK                                         0xfff1ffff
#define RG_2GRX_TZ_VCM_SFT                                           17
#define RG_2GRX_TZ_VCM_HI                                            19
#define RG_2GRX_TZ_VCM_SZ                                            3

#define RG_2GRX_TZ_OUT_TRISTATE_MSK                                  0x00100000
#define RG_2GRX_TZ_OUT_TRISTATE_I_MSK                                0xffefffff
#define RG_2GRX_TZ_OUT_TRISTATE_SFT                                  20
#define RG_2GRX_TZ_OUT_TRISTATE_HI                                   20
#define RG_2GRX_TZ_OUT_TRISTATE_SZ                                   1

#define RG_2GTX_DPD_DIV_MSK                                          0x01e00000
#define RG_2GTX_DPD_DIV_I_MSK                                        0xfe1fffff
#define RG_2GTX_DPD_DIV_SFT                                          21
#define RG_2GTX_DPD_DIV_HI                                           24
#define RG_2GTX_DPD_DIV_SZ                                           4

#define RG_2GTX_DPDGM_BIAS_MSK                                       0x1e000000
#define RG_2GTX_DPDGM_BIAS_I_MSK                                     0xe1ffffff
#define RG_2GTX_DPDGM_BIAS_SFT                                       25
#define RG_2GTX_DPDGM_BIAS_HI                                        28
#define RG_2GTX_DPDGM_BIAS_SZ                                        4

#define RG_EN_2GRX_IREF_MSK                                          0x20000000
#define RG_EN_2GRX_IREF_I_MSK                                        0xdfffffff
#define RG_EN_2GRX_IREF_SFT                                          29
#define RG_EN_2GRX_IREF_HI                                           29
#define RG_EN_2GRX_IREF_SZ                                           1

#define RG_EN_2GTX_TSSI_MSK                                          0x00000001
#define RG_EN_2GTX_TSSI_I_MSK                                        0xfffffffe
#define RG_EN_2GTX_TSSI_SFT                                          0
#define RG_EN_2GTX_TSSI_HI                                           0
#define RG_EN_2GTX_TSSI_SZ                                           1

#define RG_2GTX_TSSI_DIV_MSK                                         0x0000000e
#define RG_2GTX_TSSI_DIV_I_MSK                                       0xfffffff1
#define RG_2GTX_TSSI_DIV_SFT                                         1
#define RG_2GTX_TSSI_DIV_HI                                          3
#define RG_2GTX_TSSI_DIV_SZ                                          3

#define RG_2GTX_TSSI_BIAS_MSK                                        0x00000070
#define RG_2GTX_TSSI_BIAS_I_MSK                                      0xffffff8f
#define RG_2GTX_TSSI_BIAS_SFT                                        4
#define RG_2GTX_TSSI_BIAS_HI                                         6
#define RG_2GTX_TSSI_BIAS_SZ                                         3

#define RG_EN_2GTX_TSSI_TESTNODE_MSK                                 0x00000100
#define RG_EN_2GTX_TSSI_TESTNODE_I_MSK                               0xfffffeff
#define RG_EN_2GTX_TSSI_TESTNODE_SFT                                 8
#define RG_EN_2GTX_TSSI_TESTNODE_HI                                  8
#define RG_EN_2GTX_TSSI_TESTNODE_SZ                                  1

#define RG_2GTX_TSSI_TEST_MSK                                        0x00000600
#define RG_2GTX_TSSI_TEST_I_MSK                                      0xfffff9ff
#define RG_2GTX_TSSI_TEST_SFT                                        9
#define RG_2GTX_TSSI_TEST_HI                                         10
#define RG_2GTX_TSSI_TEST_SZ                                         2

#define RG_RX_REC_LPFCORNER_MSK                                      0x00180000
#define RG_RX_REC_LPFCORNER_I_MSK                                    0xffe7ffff
#define RG_RX_REC_LPFCORNER_SFT                                      19
#define RG_RX_REC_LPFCORNER_HI                                       20
#define RG_RX_REC_LPFCORNER_SZ                                       2

#define RG_EN_RX_REC_TEMP_COMP_MSK                                   0x00200000
#define RG_EN_RX_REC_TEMP_COMP_I_MSK                                 0xffdfffff
#define RG_EN_RX_REC_TEMP_COMP_SFT                                   21
#define RG_EN_RX_REC_TEMP_COMP_HI                                    21
#define RG_EN_RX_REC_TEMP_COMP_SZ                                    1

#define RG_EN_RX_RSSI_TESTNODE_MSK                                   0x04000000
#define RG_EN_RX_RSSI_TESTNODE_I_MSK                                 0xfbffffff
#define RG_EN_RX_RSSI_TESTNODE_SFT                                   26
#define RG_EN_RX_RSSI_TESTNODE_HI                                    26
#define RG_EN_RX_RSSI_TESTNODE_SZ                                    1

#define RG_RX_RSSI_TEST_MSK                                          0x18000000
#define RG_RX_RSSI_TEST_I_MSK                                        0xe7ffffff
#define RG_RX_RSSI_TEST_SFT                                          27
#define RG_RX_RSSI_TEST_HI                                           28
#define RG_RX_RSSI_TEST_SZ                                           2

#define RG_RX_REC_MAN_MSK                                            0x20000000
#define RG_RX_REC_MAN_I_MSK                                          0xdfffffff
#define RG_RX_REC_MAN_SFT                                            29
#define RG_RX_REC_MAN_HI                                             29
#define RG_RX_REC_MAN_SZ                                             1

#define RG_EN_RX_REC_MSK                                             0x40000000
#define RG_EN_RX_REC_I_MSK                                           0xbfffffff
#define RG_EN_RX_REC_SFT                                             30
#define RG_EN_RX_REC_HI                                              30
#define RG_EN_RX_REC_SZ                                              1

#define RG_2GWF_RX_HG_LNA_GC_MSK                                     0x00000003
#define RG_2GWF_RX_HG_LNA_GC_I_MSK                                   0xfffffffc
#define RG_2GWF_RX_HG_LNA_GC_SFT                                     0
#define RG_2GWF_RX_HG_LNA_GC_HI                                      1
#define RG_2GWF_RX_HG_LNA_GC_SZ                                      2

#define RG_2GWF_RX_HG_LNAHGN_BIAS_MSK                                0x0000003c
#define RG_2GWF_RX_HG_LNAHGN_BIAS_I_MSK                              0xffffffc3
#define RG_2GWF_RX_HG_LNAHGN_BIAS_SFT                                2
#define RG_2GWF_RX_HG_LNAHGN_BIAS_HI                                 5
#define RG_2GWF_RX_HG_LNAHGN_BIAS_SZ                                 4

#define RG_2GWF_RX_HG_LNAHGP_BIAS_MSK                                0x000003c0
#define RG_2GWF_RX_HG_LNAHGP_BIAS_I_MSK                              0xfffffc3f
#define RG_2GWF_RX_HG_LNAHGP_BIAS_SFT                                6
#define RG_2GWF_RX_HG_LNAHGP_BIAS_HI                                 9
#define RG_2GWF_RX_HG_LNAHGP_BIAS_SZ                                 4

#define RG_2GWF_RX_HG_LNALG_BIAS_MSK                                 0x00003c00
#define RG_2GWF_RX_HG_LNALG_BIAS_I_MSK                               0xffffc3ff
#define RG_2GWF_RX_HG_LNALG_BIAS_SFT                                 10
#define RG_2GWF_RX_HG_LNALG_BIAS_HI                                  13
#define RG_2GWF_RX_HG_LNALG_BIAS_SZ                                  4

#define RG_2GWF_RX_HG_GM_BIAS_MSK                                    0x0003c000
#define RG_2GWF_RX_HG_GM_BIAS_I_MSK                                  0xfffc3fff
#define RG_2GWF_RX_HG_GM_BIAS_SFT                                    14
#define RG_2GWF_RX_HG_GM_BIAS_HI                                     17
#define RG_2GWF_RX_HG_GM_BIAS_SZ                                     4

#define RG_2GWF_RX_HG_TZ_GC_MSK                                      0x000c0000
#define RG_2GWF_RX_HG_TZ_GC_I_MSK                                    0xfff3ffff
#define RG_2GWF_RX_HG_TZ_GC_SFT                                      18
#define RG_2GWF_RX_HG_TZ_GC_HI                                       19
#define RG_2GWF_RX_HG_TZ_GC_SZ                                       2

#define RG_2GWF_RX_HG_TZ_GC_BOOST_MSK                                0x00300000
#define RG_2GWF_RX_HG_TZ_GC_BOOST_I_MSK                              0xffcfffff
#define RG_2GWF_RX_HG_TZ_GC_BOOST_SFT                                20
#define RG_2GWF_RX_HG_TZ_GC_BOOST_HI                                 21
#define RG_2GWF_RX_HG_TZ_GC_BOOST_SZ                                 2

#define RG_2GWF_RX_HG_TZ_CAP_MSK                                     0x01c00000
#define RG_2GWF_RX_HG_TZ_CAP_I_MSK                                   0xfe3fffff
#define RG_2GWF_RX_HG_TZ_CAP_SFT                                     22
#define RG_2GWF_RX_HG_TZ_CAP_HI                                      24
#define RG_2GWF_RX_HG_TZ_CAP_SZ                                      3

#define RG_2GWF_RX_HG_TZI_MSK                                        0x0e000000
#define RG_2GWF_RX_HG_TZI_I_MSK                                      0xf1ffffff
#define RG_2GWF_RX_HG_TZI_SFT                                        25
#define RG_2GWF_RX_HG_TZI_HI                                         27
#define RG_2GWF_RX_HG_TZI_SZ                                         3

#define RG_2GWF_RX_HG_TZ_IOS_MSK                                     0x30000000
#define RG_2GWF_RX_HG_TZ_IOS_I_MSK                                   0xcfffffff
#define RG_2GWF_RX_HG_TZ_IOS_SFT                                     28
#define RG_2GWF_RX_HG_TZ_IOS_HI                                      29
#define RG_2GWF_RX_HG_TZ_IOS_SZ                                      2

#define RG_2GWF_RX_HG_GMOPT_MSK                                      0xc0000000
#define RG_2GWF_RX_HG_GMOPT_I_MSK                                    0x3fffffff
#define RG_2GWF_RX_HG_GMOPT_SFT                                      30
#define RG_2GWF_RX_HG_GMOPT_HI                                       31
#define RG_2GWF_RX_HG_GMOPT_SZ                                       2

#define RG_2GWF_RX_MG_LNA_GC_MSK                                     0x00000003
#define RG_2GWF_RX_MG_LNA_GC_I_MSK                                   0xfffffffc
#define RG_2GWF_RX_MG_LNA_GC_SFT                                     0
#define RG_2GWF_RX_MG_LNA_GC_HI                                      1
#define RG_2GWF_RX_MG_LNA_GC_SZ                                      2

#define RG_2GWF_RX_MG_LNAHGN_BIAS_MSK                                0x0000003c
#define RG_2GWF_RX_MG_LNAHGN_BIAS_I_MSK                              0xffffffc3
#define RG_2GWF_RX_MG_LNAHGN_BIAS_SFT                                2
#define RG_2GWF_RX_MG_LNAHGN_BIAS_HI                                 5
#define RG_2GWF_RX_MG_LNAHGN_BIAS_SZ                                 4

#define RG_2GWF_RX_MG_LNAHGP_BIAS_MSK                                0x000003c0
#define RG_2GWF_RX_MG_LNAHGP_BIAS_I_MSK                              0xfffffc3f
#define RG_2GWF_RX_MG_LNAHGP_BIAS_SFT                                6
#define RG_2GWF_RX_MG_LNAHGP_BIAS_HI                                 9
#define RG_2GWF_RX_MG_LNAHGP_BIAS_SZ                                 4

#define RG_2GWF_RX_MG_LNALG_BIAS_MSK                                 0x00003c00
#define RG_2GWF_RX_MG_LNALG_BIAS_I_MSK                               0xffffc3ff
#define RG_2GWF_RX_MG_LNALG_BIAS_SFT                                 10
#define RG_2GWF_RX_MG_LNALG_BIAS_HI                                  13
#define RG_2GWF_RX_MG_LNALG_BIAS_SZ                                  4

#define RG_2GWF_RX_MG_GM_BIAS_MSK                                    0x0003c000
#define RG_2GWF_RX_MG_GM_BIAS_I_MSK                                  0xfffc3fff
#define RG_2GWF_RX_MG_GM_BIAS_SFT                                    14
#define RG_2GWF_RX_MG_GM_BIAS_HI                                     17
#define RG_2GWF_RX_MG_GM_BIAS_SZ                                     4

#define RG_2GWF_RX_MG_TZ_GC_MSK                                      0x000c0000
#define RG_2GWF_RX_MG_TZ_GC_I_MSK                                    0xfff3ffff
#define RG_2GWF_RX_MG_TZ_GC_SFT                                      18
#define RG_2GWF_RX_MG_TZ_GC_HI                                       19
#define RG_2GWF_RX_MG_TZ_GC_SZ                                       2

#define RG_2GWF_RX_MG_TZ_GC_BOOST_MSK                                0x00300000
#define RG_2GWF_RX_MG_TZ_GC_BOOST_I_MSK                              0xffcfffff
#define RG_2GWF_RX_MG_TZ_GC_BOOST_SFT                                20
#define RG_2GWF_RX_MG_TZ_GC_BOOST_HI                                 21
#define RG_2GWF_RX_MG_TZ_GC_BOOST_SZ                                 2

#define RG_2GWF_RX_MG_TZ_CAP_MSK                                     0x01c00000
#define RG_2GWF_RX_MG_TZ_CAP_I_MSK                                   0xfe3fffff
#define RG_2GWF_RX_MG_TZ_CAP_SFT                                     22
#define RG_2GWF_RX_MG_TZ_CAP_HI                                      24
#define RG_2GWF_RX_MG_TZ_CAP_SZ                                      3

#define RG_2GWF_RX_MG_TZI_MSK                                        0x0e000000
#define RG_2GWF_RX_MG_TZI_I_MSK                                      0xf1ffffff
#define RG_2GWF_RX_MG_TZI_SFT                                        25
#define RG_2GWF_RX_MG_TZI_HI                                         27
#define RG_2GWF_RX_MG_TZI_SZ                                         3

#define RG_2GWF_RX_MG_TZ_IOS_MSK                                     0x30000000
#define RG_2GWF_RX_MG_TZ_IOS_I_MSK                                   0xcfffffff
#define RG_2GWF_RX_MG_TZ_IOS_SFT                                     28
#define RG_2GWF_RX_MG_TZ_IOS_HI                                      29
#define RG_2GWF_RX_MG_TZ_IOS_SZ                                      2

#define RG_2GWF_RX_MG_GMOPT_MSK                                      0xc0000000
#define RG_2GWF_RX_MG_GMOPT_I_MSK                                    0x3fffffff
#define RG_2GWF_RX_MG_GMOPT_SFT                                      30
#define RG_2GWF_RX_MG_GMOPT_HI                                       31
#define RG_2GWF_RX_MG_GMOPT_SZ                                       2

#define RG_2GWF_RX_LG_LNA_GC_MSK                                     0x00000003
#define RG_2GWF_RX_LG_LNA_GC_I_MSK                                   0xfffffffc
#define RG_2GWF_RX_LG_LNA_GC_SFT                                     0
#define RG_2GWF_RX_LG_LNA_GC_HI                                      1
#define RG_2GWF_RX_LG_LNA_GC_SZ                                      2

#define RG_2GWF_RX_LG_LNAHGN_BIAS_MSK                                0x0000003c
#define RG_2GWF_RX_LG_LNAHGN_BIAS_I_MSK                              0xffffffc3
#define RG_2GWF_RX_LG_LNAHGN_BIAS_SFT                                2
#define RG_2GWF_RX_LG_LNAHGN_BIAS_HI                                 5
#define RG_2GWF_RX_LG_LNAHGN_BIAS_SZ                                 4

#define RG_2GWF_RX_LG_LNAHGP_BIAS_MSK                                0x000003c0
#define RG_2GWF_RX_LG_LNAHGP_BIAS_I_MSK                              0xfffffc3f
#define RG_2GWF_RX_LG_LNAHGP_BIAS_SFT                                6
#define RG_2GWF_RX_LG_LNAHGP_BIAS_HI                                 9
#define RG_2GWF_RX_LG_LNAHGP_BIAS_SZ                                 4

#define RG_2GWF_RX_LG_LNALG_BIAS_MSK                                 0x00003c00
#define RG_2GWF_RX_LG_LNALG_BIAS_I_MSK                               0xffffc3ff
#define RG_2GWF_RX_LG_LNALG_BIAS_SFT                                 10
#define RG_2GWF_RX_LG_LNALG_BIAS_HI                                  13
#define RG_2GWF_RX_LG_LNALG_BIAS_SZ                                  4

#define RG_2GWF_RX_LG_GM_BIAS_MSK                                    0x0003c000
#define RG_2GWF_RX_LG_GM_BIAS_I_MSK                                  0xfffc3fff
#define RG_2GWF_RX_LG_GM_BIAS_SFT                                    14
#define RG_2GWF_RX_LG_GM_BIAS_HI                                     17
#define RG_2GWF_RX_LG_GM_BIAS_SZ                                     4

#define RG_2GWF_RX_LG_TZ_GC_MSK                                      0x000c0000
#define RG_2GWF_RX_LG_TZ_GC_I_MSK                                    0xfff3ffff
#define RG_2GWF_RX_LG_TZ_GC_SFT                                      18
#define RG_2GWF_RX_LG_TZ_GC_HI                                       19
#define RG_2GWF_RX_LG_TZ_GC_SZ                                       2

#define RG_2GWF_RX_LG_TZ_GC_BOOST_MSK                                0x00300000
#define RG_2GWF_RX_LG_TZ_GC_BOOST_I_MSK                              0xffcfffff
#define RG_2GWF_RX_LG_TZ_GC_BOOST_SFT                                20
#define RG_2GWF_RX_LG_TZ_GC_BOOST_HI                                 21
#define RG_2GWF_RX_LG_TZ_GC_BOOST_SZ                                 2

#define RG_2GWF_RX_LG_TZ_CAP_MSK                                     0x01c00000
#define RG_2GWF_RX_LG_TZ_CAP_I_MSK                                   0xfe3fffff
#define RG_2GWF_RX_LG_TZ_CAP_SFT                                     22
#define RG_2GWF_RX_LG_TZ_CAP_HI                                      24
#define RG_2GWF_RX_LG_TZ_CAP_SZ                                      3

#define RG_2GWF_RX_LG_TZI_MSK                                        0x0e000000
#define RG_2GWF_RX_LG_TZI_I_MSK                                      0xf1ffffff
#define RG_2GWF_RX_LG_TZI_SFT                                        25
#define RG_2GWF_RX_LG_TZI_HI                                         27
#define RG_2GWF_RX_LG_TZI_SZ                                         3

#define RG_2GWF_RX_LG_TZ_IOS_MSK                                     0x30000000
#define RG_2GWF_RX_LG_TZ_IOS_I_MSK                                   0xcfffffff
#define RG_2GWF_RX_LG_TZ_IOS_SFT                                     28
#define RG_2GWF_RX_LG_TZ_IOS_HI                                      29
#define RG_2GWF_RX_LG_TZ_IOS_SZ                                      2

#define RG_2GWF_RX_LG_GMOPT_MSK                                      0xc0000000
#define RG_2GWF_RX_LG_GMOPT_I_MSK                                    0x3fffffff
#define RG_2GWF_RX_LG_GMOPT_SFT                                      30
#define RG_2GWF_RX_LG_GMOPT_HI                                       31
#define RG_2GWF_RX_LG_GMOPT_SZ                                       2

#define RG_2GWF_RX_ULG_LNA_GC_MSK                                    0x00000003
#define RG_2GWF_RX_ULG_LNA_GC_I_MSK                                  0xfffffffc
#define RG_2GWF_RX_ULG_LNA_GC_SFT                                    0
#define RG_2GWF_RX_ULG_LNA_GC_HI                                     1
#define RG_2GWF_RX_ULG_LNA_GC_SZ                                     2

#define RG_2GWF_RX_ULG_LNAHGN_BIAS_MSK                               0x0000003c
#define RG_2GWF_RX_ULG_LNAHGN_BIAS_I_MSK                             0xffffffc3
#define RG_2GWF_RX_ULG_LNAHGN_BIAS_SFT                               2
#define RG_2GWF_RX_ULG_LNAHGN_BIAS_HI                                5
#define RG_2GWF_RX_ULG_LNAHGN_BIAS_SZ                                4

#define RG_2GWF_RX_ULG_LNAHGP_BIAS_MSK                               0x000003c0
#define RG_2GWF_RX_ULG_LNAHGP_BIAS_I_MSK                             0xfffffc3f
#define RG_2GWF_RX_ULG_LNAHGP_BIAS_SFT                               6
#define RG_2GWF_RX_ULG_LNAHGP_BIAS_HI                                9
#define RG_2GWF_RX_ULG_LNAHGP_BIAS_SZ                                4

#define RG_2GWF_RX_ULG_LNALG_BIAS_MSK                                0x00003c00
#define RG_2GWF_RX_ULG_LNALG_BIAS_I_MSK                              0xffffc3ff
#define RG_2GWF_RX_ULG_LNALG_BIAS_SFT                                10
#define RG_2GWF_RX_ULG_LNALG_BIAS_HI                                 13
#define RG_2GWF_RX_ULG_LNALG_BIAS_SZ                                 4

#define RG_2GWF_RX_ULG_GM_BIAS_MSK                                   0x0003c000
#define RG_2GWF_RX_ULG_GM_BIAS_I_MSK                                 0xfffc3fff
#define RG_2GWF_RX_ULG_GM_BIAS_SFT                                   14
#define RG_2GWF_RX_ULG_GM_BIAS_HI                                    17
#define RG_2GWF_RX_ULG_GM_BIAS_SZ                                    4

#define RG_2GWF_RX_ULG_TZ_GC_MSK                                     0x000c0000
#define RG_2GWF_RX_ULG_TZ_GC_I_MSK                                   0xfff3ffff
#define RG_2GWF_RX_ULG_TZ_GC_SFT                                     18
#define RG_2GWF_RX_ULG_TZ_GC_HI                                      19
#define RG_2GWF_RX_ULG_TZ_GC_SZ                                      2

#define RG_2GWF_RX_ULG_TZ_GC_BOOST_MSK                               0x00300000
#define RG_2GWF_RX_ULG_TZ_GC_BOOST_I_MSK                             0xffcfffff
#define RG_2GWF_RX_ULG_TZ_GC_BOOST_SFT                               20
#define RG_2GWF_RX_ULG_TZ_GC_BOOST_HI                                21
#define RG_2GWF_RX_ULG_TZ_GC_BOOST_SZ                                2

#define RG_2GWF_RX_ULG_TZ_CAP_MSK                                    0x01c00000
#define RG_2GWF_RX_ULG_TZ_CAP_I_MSK                                  0xfe3fffff
#define RG_2GWF_RX_ULG_TZ_CAP_SFT                                    22
#define RG_2GWF_RX_ULG_TZ_CAP_HI                                     24
#define RG_2GWF_RX_ULG_TZ_CAP_SZ                                     3

#define RG_2GWF_RX_ULG_TZI_MSK                                       0x0e000000
#define RG_2GWF_RX_ULG_TZI_I_MSK                                     0xf1ffffff
#define RG_2GWF_RX_ULG_TZI_SFT                                       25
#define RG_2GWF_RX_ULG_TZI_HI                                        27
#define RG_2GWF_RX_ULG_TZI_SZ                                        3

#define RG_2GWF_RX_ULG_TZ_IOS_MSK                                    0x30000000
#define RG_2GWF_RX_ULG_TZ_IOS_I_MSK                                  0xcfffffff
#define RG_2GWF_RX_ULG_TZ_IOS_SFT                                    28
#define RG_2GWF_RX_ULG_TZ_IOS_HI                                     29
#define RG_2GWF_RX_ULG_TZ_IOS_SZ                                     2

#define RG_2GWF_RX_ULG_GMOPT_MSK                                     0xc0000000
#define RG_2GWF_RX_ULG_GMOPT_I_MSK                                   0x3fffffff
#define RG_2GWF_RX_ULG_GMOPT_SFT                                     30
#define RG_2GWF_RX_ULG_GMOPT_HI                                      31
#define RG_2GWF_RX_ULG_GMOPT_SZ                                      2

#define RG_2GBT_RX_HG_LNA_GC_MSK                                     0x00000003
#define RG_2GBT_RX_HG_LNA_GC_I_MSK                                   0xfffffffc
#define RG_2GBT_RX_HG_LNA_GC_SFT                                     0
#define RG_2GBT_RX_HG_LNA_GC_HI                                      1
#define RG_2GBT_RX_HG_LNA_GC_SZ                                      2

#define RG_2GBT_RX_HG_LNAHGN_BIAS_MSK                                0x0000003c
#define RG_2GBT_RX_HG_LNAHGN_BIAS_I_MSK                              0xffffffc3
#define RG_2GBT_RX_HG_LNAHGN_BIAS_SFT                                2
#define RG_2GBT_RX_HG_LNAHGN_BIAS_HI                                 5
#define RG_2GBT_RX_HG_LNAHGN_BIAS_SZ                                 4

#define RG_2GBT_RX_HG_LNAHGP_BIAS_MSK                                0x000003c0
#define RG_2GBT_RX_HG_LNAHGP_BIAS_I_MSK                              0xfffffc3f
#define RG_2GBT_RX_HG_LNAHGP_BIAS_SFT                                6
#define RG_2GBT_RX_HG_LNAHGP_BIAS_HI                                 9
#define RG_2GBT_RX_HG_LNAHGP_BIAS_SZ                                 4

#define RG_2GBT_RX_HG_LNALG_BIAS_MSK                                 0x00003c00
#define RG_2GBT_RX_HG_LNALG_BIAS_I_MSK                               0xffffc3ff
#define RG_2GBT_RX_HG_LNALG_BIAS_SFT                                 10
#define RG_2GBT_RX_HG_LNALG_BIAS_HI                                  13
#define RG_2GBT_RX_HG_LNALG_BIAS_SZ                                  4

#define RG_2GBT_RX_HG_GM_BIAS_MSK                                    0x0003c000
#define RG_2GBT_RX_HG_GM_BIAS_I_MSK                                  0xfffc3fff
#define RG_2GBT_RX_HG_GM_BIAS_SFT                                    14
#define RG_2GBT_RX_HG_GM_BIAS_HI                                     17
#define RG_2GBT_RX_HG_GM_BIAS_SZ                                     4

#define RG_2GBT_RX_HG_TZ_GC_MSK                                      0x000c0000
#define RG_2GBT_RX_HG_TZ_GC_I_MSK                                    0xfff3ffff
#define RG_2GBT_RX_HG_TZ_GC_SFT                                      18
#define RG_2GBT_RX_HG_TZ_GC_HI                                       19
#define RG_2GBT_RX_HG_TZ_GC_SZ                                       2

#define RG_2GBT_RX_HG_TZ_GC_BOOST_MSK                                0x00300000
#define RG_2GBT_RX_HG_TZ_GC_BOOST_I_MSK                              0xffcfffff
#define RG_2GBT_RX_HG_TZ_GC_BOOST_SFT                                20
#define RG_2GBT_RX_HG_TZ_GC_BOOST_HI                                 21
#define RG_2GBT_RX_HG_TZ_GC_BOOST_SZ                                 2

#define RG_2GBT_RX_HG_TZ_CAP_MSK                                     0x01c00000
#define RG_2GBT_RX_HG_TZ_CAP_I_MSK                                   0xfe3fffff
#define RG_2GBT_RX_HG_TZ_CAP_SFT                                     22
#define RG_2GBT_RX_HG_TZ_CAP_HI                                      24
#define RG_2GBT_RX_HG_TZ_CAP_SZ                                      3

#define RG_2GBT_RX_HG_TZI_MSK                                        0x0e000000
#define RG_2GBT_RX_HG_TZI_I_MSK                                      0xf1ffffff
#define RG_2GBT_RX_HG_TZI_SFT                                        25
#define RG_2GBT_RX_HG_TZI_HI                                         27
#define RG_2GBT_RX_HG_TZI_SZ                                         3

#define RG_2GBT_RX_HG_TZ_IOS_MSK                                     0x30000000
#define RG_2GBT_RX_HG_TZ_IOS_I_MSK                                   0xcfffffff
#define RG_2GBT_RX_HG_TZ_IOS_SFT                                     28
#define RG_2GBT_RX_HG_TZ_IOS_HI                                      29
#define RG_2GBT_RX_HG_TZ_IOS_SZ                                      2

#define RG_2GBT_RX_HG_GMOPT_MSK                                      0xc0000000
#define RG_2GBT_RX_HG_GMOPT_I_MSK                                    0x3fffffff
#define RG_2GBT_RX_HG_GMOPT_SFT                                      30
#define RG_2GBT_RX_HG_GMOPT_HI                                       31
#define RG_2GBT_RX_HG_GMOPT_SZ                                       2

#define RG_2GBT_RX_MG_LNA_GC_MSK                                     0x00000003
#define RG_2GBT_RX_MG_LNA_GC_I_MSK                                   0xfffffffc
#define RG_2GBT_RX_MG_LNA_GC_SFT                                     0
#define RG_2GBT_RX_MG_LNA_GC_HI                                      1
#define RG_2GBT_RX_MG_LNA_GC_SZ                                      2

#define RG_2GBT_RX_MG_LNAHGN_BIAS_MSK                                0x0000003c
#define RG_2GBT_RX_MG_LNAHGN_BIAS_I_MSK                              0xffffffc3
#define RG_2GBT_RX_MG_LNAHGN_BIAS_SFT                                2
#define RG_2GBT_RX_MG_LNAHGN_BIAS_HI                                 5
#define RG_2GBT_RX_MG_LNAHGN_BIAS_SZ                                 4

#define RG_2GBT_RX_MG_LNAHGP_BIAS_MSK                                0x000003c0
#define RG_2GBT_RX_MG_LNAHGP_BIAS_I_MSK                              0xfffffc3f
#define RG_2GBT_RX_MG_LNAHGP_BIAS_SFT                                6
#define RG_2GBT_RX_MG_LNAHGP_BIAS_HI                                 9
#define RG_2GBT_RX_MG_LNAHGP_BIAS_SZ                                 4

#define RG_2GBT_RX_MG_LNALG_BIAS_MSK                                 0x00003c00
#define RG_2GBT_RX_MG_LNALG_BIAS_I_MSK                               0xffffc3ff
#define RG_2GBT_RX_MG_LNALG_BIAS_SFT                                 10
#define RG_2GBT_RX_MG_LNALG_BIAS_HI                                  13
#define RG_2GBT_RX_MG_LNALG_BIAS_SZ                                  4

#define RG_2GBT_RX_MG_GM_BIAS_MSK                                    0x0003c000
#define RG_2GBT_RX_MG_GM_BIAS_I_MSK                                  0xfffc3fff
#define RG_2GBT_RX_MG_GM_BIAS_SFT                                    14
#define RG_2GBT_RX_MG_GM_BIAS_HI                                     17
#define RG_2GBT_RX_MG_GM_BIAS_SZ                                     4

#define RG_2GBT_RX_MG_TZ_GC_MSK                                      0x000c0000
#define RG_2GBT_RX_MG_TZ_GC_I_MSK                                    0xfff3ffff
#define RG_2GBT_RX_MG_TZ_GC_SFT                                      18
#define RG_2GBT_RX_MG_TZ_GC_HI                                       19
#define RG_2GBT_RX_MG_TZ_GC_SZ                                       2

#define RG_2GBT_RX_MG_TZ_GC_BOOST_MSK                                0x00300000
#define RG_2GBT_RX_MG_TZ_GC_BOOST_I_MSK                              0xffcfffff
#define RG_2GBT_RX_MG_TZ_GC_BOOST_SFT                                20
#define RG_2GBT_RX_MG_TZ_GC_BOOST_HI                                 21
#define RG_2GBT_RX_MG_TZ_GC_BOOST_SZ                                 2

#define RG_2GBT_RX_MG_TZ_CAP_MSK                                     0x01c00000
#define RG_2GBT_RX_MG_TZ_CAP_I_MSK                                   0xfe3fffff
#define RG_2GBT_RX_MG_TZ_CAP_SFT                                     22
#define RG_2GBT_RX_MG_TZ_CAP_HI                                      24
#define RG_2GBT_RX_MG_TZ_CAP_SZ                                      3

#define RG_2GBT_RX_MG_TZI_MSK                                        0x0e000000
#define RG_2GBT_RX_MG_TZI_I_MSK                                      0xf1ffffff
#define RG_2GBT_RX_MG_TZI_SFT                                        25
#define RG_2GBT_RX_MG_TZI_HI                                         27
#define RG_2GBT_RX_MG_TZI_SZ                                         3

#define RG_2GBT_RX_MG_TZ_IOS_MSK                                     0x30000000
#define RG_2GBT_RX_MG_TZ_IOS_I_MSK                                   0xcfffffff
#define RG_2GBT_RX_MG_TZ_IOS_SFT                                     28
#define RG_2GBT_RX_MG_TZ_IOS_HI                                      29
#define RG_2GBT_RX_MG_TZ_IOS_SZ                                      2

#define RG_2GBT_RX_MG_GMOPT_MSK                                      0xc0000000
#define RG_2GBT_RX_MG_GMOPT_I_MSK                                    0x3fffffff
#define RG_2GBT_RX_MG_GMOPT_SFT                                      30
#define RG_2GBT_RX_MG_GMOPT_HI                                       31
#define RG_2GBT_RX_MG_GMOPT_SZ                                       2

#define RG_2GBT_RX_LG_LNA_GC_MSK                                     0x00000003
#define RG_2GBT_RX_LG_LNA_GC_I_MSK                                   0xfffffffc
#define RG_2GBT_RX_LG_LNA_GC_SFT                                     0
#define RG_2GBT_RX_LG_LNA_GC_HI                                      1
#define RG_2GBT_RX_LG_LNA_GC_SZ                                      2

#define RG_2GBT_RX_LG_LNAHGN_BIAS_MSK                                0x0000003c
#define RG_2GBT_RX_LG_LNAHGN_BIAS_I_MSK                              0xffffffc3
#define RG_2GBT_RX_LG_LNAHGN_BIAS_SFT                                2
#define RG_2GBT_RX_LG_LNAHGN_BIAS_HI                                 5
#define RG_2GBT_RX_LG_LNAHGN_BIAS_SZ                                 4

#define RG_2GBT_RX_LG_LNAHGP_BIAS_MSK                                0x000003c0
#define RG_2GBT_RX_LG_LNAHGP_BIAS_I_MSK                              0xfffffc3f
#define RG_2GBT_RX_LG_LNAHGP_BIAS_SFT                                6
#define RG_2GBT_RX_LG_LNAHGP_BIAS_HI                                 9
#define RG_2GBT_RX_LG_LNAHGP_BIAS_SZ                                 4

#define RG_2GBT_RX_LG_LNALG_BIAS_MSK                                 0x00003c00
#define RG_2GBT_RX_LG_LNALG_BIAS_I_MSK                               0xffffc3ff
#define RG_2GBT_RX_LG_LNALG_BIAS_SFT                                 10
#define RG_2GBT_RX_LG_LNALG_BIAS_HI                                  13
#define RG_2GBT_RX_LG_LNALG_BIAS_SZ                                  4

#define RG_2GBT_RX_LG_GM_BIAS_MSK                                    0x0003c000
#define RG_2GBT_RX_LG_GM_BIAS_I_MSK                                  0xfffc3fff
#define RG_2GBT_RX_LG_GM_BIAS_SFT                                    14
#define RG_2GBT_RX_LG_GM_BIAS_HI                                     17
#define RG_2GBT_RX_LG_GM_BIAS_SZ                                     4

#define RG_2GBT_RX_LG_TZ_GC_MSK                                      0x000c0000
#define RG_2GBT_RX_LG_TZ_GC_I_MSK                                    0xfff3ffff
#define RG_2GBT_RX_LG_TZ_GC_SFT                                      18
#define RG_2GBT_RX_LG_TZ_GC_HI                                       19
#define RG_2GBT_RX_LG_TZ_GC_SZ                                       2

#define RG_2GBT_RX_LG_TZ_GC_BOOST_MSK                                0x00300000
#define RG_2GBT_RX_LG_TZ_GC_BOOST_I_MSK                              0xffcfffff
#define RG_2GBT_RX_LG_TZ_GC_BOOST_SFT                                20
#define RG_2GBT_RX_LG_TZ_GC_BOOST_HI                                 21
#define RG_2GBT_RX_LG_TZ_GC_BOOST_SZ                                 2

#define RG_2GBT_RX_LG_TZ_CAP_MSK                                     0x01c00000
#define RG_2GBT_RX_LG_TZ_CAP_I_MSK                                   0xfe3fffff
#define RG_2GBT_RX_LG_TZ_CAP_SFT                                     22
#define RG_2GBT_RX_LG_TZ_CAP_HI                                      24
#define RG_2GBT_RX_LG_TZ_CAP_SZ                                      3

#define RG_2GBT_RX_LG_TZI_MSK                                        0x0e000000
#define RG_2GBT_RX_LG_TZI_I_MSK                                      0xf1ffffff
#define RG_2GBT_RX_LG_TZI_SFT                                        25
#define RG_2GBT_RX_LG_TZI_HI                                         27
#define RG_2GBT_RX_LG_TZI_SZ                                         3

#define RG_2GBT_RX_LG_TZ_IOS_MSK                                     0x30000000
#define RG_2GBT_RX_LG_TZ_IOS_I_MSK                                   0xcfffffff
#define RG_2GBT_RX_LG_TZ_IOS_SFT                                     28
#define RG_2GBT_RX_LG_TZ_IOS_HI                                      29
#define RG_2GBT_RX_LG_TZ_IOS_SZ                                      2

#define RG_2GBT_RX_LG_GMOPT_MSK                                      0xc0000000
#define RG_2GBT_RX_LG_GMOPT_I_MSK                                    0x3fffffff
#define RG_2GBT_RX_LG_GMOPT_SFT                                      30
#define RG_2GBT_RX_LG_GMOPT_HI                                       31
#define RG_2GBT_RX_LG_GMOPT_SZ                                       2

#define RG_2GBT_RX_ULG_LNA_GC_MSK                                    0x00000003
#define RG_2GBT_RX_ULG_LNA_GC_I_MSK                                  0xfffffffc
#define RG_2GBT_RX_ULG_LNA_GC_SFT                                    0
#define RG_2GBT_RX_ULG_LNA_GC_HI                                     1
#define RG_2GBT_RX_ULG_LNA_GC_SZ                                     2

#define RG_2GBT_RX_ULG_LNAHGN_BIAS_MSK                               0x0000003c
#define RG_2GBT_RX_ULG_LNAHGN_BIAS_I_MSK                             0xffffffc3
#define RG_2GBT_RX_ULG_LNAHGN_BIAS_SFT                               2
#define RG_2GBT_RX_ULG_LNAHGN_BIAS_HI                                5
#define RG_2GBT_RX_ULG_LNAHGN_BIAS_SZ                                4

#define RG_2GBT_RX_ULG_LNAHGP_BIAS_MSK                               0x000003c0
#define RG_2GBT_RX_ULG_LNAHGP_BIAS_I_MSK                             0xfffffc3f
#define RG_2GBT_RX_ULG_LNAHGP_BIAS_SFT                               6
#define RG_2GBT_RX_ULG_LNAHGP_BIAS_HI                                9
#define RG_2GBT_RX_ULG_LNAHGP_BIAS_SZ                                4

#define RG_2GBT_RX_ULG_LNALG_BIAS_MSK                                0x00003c00
#define RG_2GBT_RX_ULG_LNALG_BIAS_I_MSK                              0xffffc3ff
#define RG_2GBT_RX_ULG_LNALG_BIAS_SFT                                10
#define RG_2GBT_RX_ULG_LNALG_BIAS_HI                                 13
#define RG_2GBT_RX_ULG_LNALG_BIAS_SZ                                 4

#define RG_2GBT_RX_ULG_GM_BIAS_MSK                                   0x0003c000
#define RG_2GBT_RX_ULG_GM_BIAS_I_MSK                                 0xfffc3fff
#define RG_2GBT_RX_ULG_GM_BIAS_SFT                                   14
#define RG_2GBT_RX_ULG_GM_BIAS_HI                                    17
#define RG_2GBT_RX_ULG_GM_BIAS_SZ                                    4

#define RG_2GBT_RX_ULG_TZ_GC_MSK                                     0x000c0000
#define RG_2GBT_RX_ULG_TZ_GC_I_MSK                                   0xfff3ffff
#define RG_2GBT_RX_ULG_TZ_GC_SFT                                     18
#define RG_2GBT_RX_ULG_TZ_GC_HI                                      19
#define RG_2GBT_RX_ULG_TZ_GC_SZ                                      2

#define RG_2GBT_RX_ULG_TZ_GC_BOOST_MSK                               0x00300000
#define RG_2GBT_RX_ULG_TZ_GC_BOOST_I_MSK                             0xffcfffff
#define RG_2GBT_RX_ULG_TZ_GC_BOOST_SFT                               20
#define RG_2GBT_RX_ULG_TZ_GC_BOOST_HI                                21
#define RG_2GBT_RX_ULG_TZ_GC_BOOST_SZ                                2

#define RG_2GBT_RX_ULG_TZ_CAP_MSK                                    0x01c00000
#define RG_2GBT_RX_ULG_TZ_CAP_I_MSK                                  0xfe3fffff
#define RG_2GBT_RX_ULG_TZ_CAP_SFT                                    22
#define RG_2GBT_RX_ULG_TZ_CAP_HI                                     24
#define RG_2GBT_RX_ULG_TZ_CAP_SZ                                     3

#define RG_2GBT_RX_ULG_TZI_MSK                                       0x0e000000
#define RG_2GBT_RX_ULG_TZI_I_MSK                                     0xf1ffffff
#define RG_2GBT_RX_ULG_TZI_SFT                                       25
#define RG_2GBT_RX_ULG_TZI_HI                                        27
#define RG_2GBT_RX_ULG_TZI_SZ                                        3

#define RG_2GBT_RX_ULG_TZ_IOS_MSK                                    0x30000000
#define RG_2GBT_RX_ULG_TZ_IOS_I_MSK                                  0xcfffffff
#define RG_2GBT_RX_ULG_TZ_IOS_SFT                                    28
#define RG_2GBT_RX_ULG_TZ_IOS_HI                                     29
#define RG_2GBT_RX_ULG_TZ_IOS_SZ                                     2

#define RG_2GBT_RX_ULG_GMOPT_MSK                                     0xc0000000
#define RG_2GBT_RX_ULG_GMOPT_I_MSK                                   0x3fffffff
#define RG_2GBT_RX_ULG_GMOPT_SFT                                     30
#define RG_2GBT_RX_ULG_GMOPT_HI                                      31
#define RG_2GBT_RX_ULG_GMOPT_SZ                                      2

#define RG_2GTX_PGA_CAPSW_MSK                                        0x00000007
#define RG_2GTX_PGA_CAPSW_I_MSK                                      0xfffffff8
#define RG_2GTX_PGA_CAPSW_SFT                                        0
#define RG_2GTX_PGA_CAPSW_HI                                         2
#define RG_2GTX_PGA_CAPSW_SZ                                         3

#define RG_2GTX_PABIAS_MSK                                           0x000000f0
#define RG_2GTX_PABIAS_I_MSK                                         0xffffff0f
#define RG_2GTX_PABIAS_SFT                                           4
#define RG_2GTX_PABIAS_HI                                            7
#define RG_2GTX_PABIAS_SZ                                            4

#define RG_2GTX_PA1_VCAS_MSK                                         0x00000700
#define RG_2GTX_PA1_VCAS_I_MSK                                       0xfffff8ff
#define RG_2GTX_PA1_VCAS_SFT                                         8
#define RG_2GTX_PA1_VCAS_HI                                          10
#define RG_2GTX_PA1_VCAS_SZ                                          3

#define RG_2GTX_PA2_VCAS_MSK                                         0x00003800
#define RG_2GTX_PA2_VCAS_I_MSK                                       0xffffc7ff
#define RG_2GTX_PA2_VCAS_SFT                                         11
#define RG_2GTX_PA2_VCAS_HI                                          13
#define RG_2GTX_PA2_VCAS_SZ                                          3

#define RG_2GTX_PA3_VCAS_MSK                                         0x0001c000
#define RG_2GTX_PA3_VCAS_I_MSK                                       0xfffe3fff
#define RG_2GTX_PA3_VCAS_SFT                                         14
#define RG_2GTX_PA3_VCAS_HI                                          16
#define RG_2GTX_PA3_VCAS_SZ                                          3

#define RG_2GTX_PACELL_MSK                                           0x000e0000
#define RG_2GTX_PACELL_I_MSK                                         0xfff1ffff
#define RG_2GTX_PACELL_SFT                                           17
#define RG_2GTX_PACELL_HI                                            19
#define RG_2GTX_PACELL_SZ                                            3

#define RG_2GTX_MOD_GMBIAS_MSK                                       0x01e00000
#define RG_2GTX_MOD_GMBIAS_I_MSK                                     0xfe1fffff
#define RG_2GTX_MOD_GMBIAS_SFT                                       21
#define RG_2GTX_MOD_GMBIAS_HI                                        24
#define RG_2GTX_MOD_GMBIAS_SZ                                        4

#define RG_2GTX_LOBIAS_MSK                                           0x0e000000
#define RG_2GTX_LOBIAS_I_MSK                                         0xf1ffffff
#define RG_2GTX_LOBIAS_SFT                                           25
#define RG_2GTX_LOBIAS_HI                                            27
#define RG_2GTX_LOBIAS_SZ                                            3

#define RG_2GTX_PGABIAS_MSK                                          0x70000000
#define RG_2GTX_PGABIAS_I_MSK                                        0x8fffffff
#define RG_2GTX_PGABIAS_SFT                                          28
#define RG_2GTX_PGABIAS_HI                                           30
#define RG_2GTX_PGABIAS_SZ                                           3

#define RG_LPTX_PGA_CAPSW_MSK                                        0x00000007
#define RG_LPTX_PGA_CAPSW_I_MSK                                      0xfffffff8
#define RG_LPTX_PGA_CAPSW_SFT                                        0
#define RG_LPTX_PGA_CAPSW_HI                                         2
#define RG_LPTX_PGA_CAPSW_SZ                                         3

#define RG_LPTX_PABIAS_MSK                                           0x000000f0
#define RG_LPTX_PABIAS_I_MSK                                         0xffffff0f
#define RG_LPTX_PABIAS_SFT                                           4
#define RG_LPTX_PABIAS_HI                                            7
#define RG_LPTX_PABIAS_SZ                                            4

#define RG_LPTX_PA1_VCAS_MSK                                         0x00000700
#define RG_LPTX_PA1_VCAS_I_MSK                                       0xfffff8ff
#define RG_LPTX_PA1_VCAS_SFT                                         8
#define RG_LPTX_PA1_VCAS_HI                                          10
#define RG_LPTX_PA1_VCAS_SZ                                          3

#define RG_LPTX_PA2_VCAS_MSK                                         0x00003800
#define RG_LPTX_PA2_VCAS_I_MSK                                       0xffffc7ff
#define RG_LPTX_PA2_VCAS_SFT                                         11
#define RG_LPTX_PA2_VCAS_HI                                          13
#define RG_LPTX_PA2_VCAS_SZ                                          3

#define RG_LPTX_PA3_VCAS_MSK                                         0x0001c000
#define RG_LPTX_PA3_VCAS_I_MSK                                       0xfffe3fff
#define RG_LPTX_PA3_VCAS_SFT                                         14
#define RG_LPTX_PA3_VCAS_HI                                          16
#define RG_LPTX_PA3_VCAS_SZ                                          3

#define RG_LPTX_PACELL_MSK                                           0x000e0000
#define RG_LPTX_PACELL_I_MSK                                         0xfff1ffff
#define RG_LPTX_PACELL_SFT                                           17
#define RG_LPTX_PACELL_HI                                            19
#define RG_LPTX_PACELL_SZ                                            3

#define RG_LPTX_MOD_GMBIAS_MSK                                       0x01e00000
#define RG_LPTX_MOD_GMBIAS_I_MSK                                     0xfe1fffff
#define RG_LPTX_MOD_GMBIAS_SFT                                       21
#define RG_LPTX_MOD_GMBIAS_HI                                        24
#define RG_LPTX_MOD_GMBIAS_SZ                                        4

#define RG_LPTX_LOBIAS_MSK                                           0x0e000000
#define RG_LPTX_LOBIAS_I_MSK                                         0xf1ffffff
#define RG_LPTX_LOBIAS_SFT                                           25
#define RG_LPTX_LOBIAS_HI                                            27
#define RG_LPTX_LOBIAS_SZ                                            3

#define RG_LPTX_PGABIAS_MSK                                          0x70000000
#define RG_LPTX_PGABIAS_I_MSK                                        0x8fffffff
#define RG_LPTX_PGABIAS_SFT                                          28
#define RG_LPTX_PGABIAS_HI                                           30
#define RG_LPTX_PGABIAS_SZ                                           3

#define RG_BTTX_PGA_CAPSW_MSK                                        0x00000007
#define RG_BTTX_PGA_CAPSW_I_MSK                                      0xfffffff8
#define RG_BTTX_PGA_CAPSW_SFT                                        0
#define RG_BTTX_PGA_CAPSW_HI                                         2
#define RG_BTTX_PGA_CAPSW_SZ                                         3

#define RG_BTTX_PABIAS_MSK                                           0x000000f0
#define RG_BTTX_PABIAS_I_MSK                                         0xffffff0f
#define RG_BTTX_PABIAS_SFT                                           4
#define RG_BTTX_PABIAS_HI                                            7
#define RG_BTTX_PABIAS_SZ                                            4

#define RG_BTTX_PA1_VCAS_MSK                                         0x00000700
#define RG_BTTX_PA1_VCAS_I_MSK                                       0xfffff8ff
#define RG_BTTX_PA1_VCAS_SFT                                         8
#define RG_BTTX_PA1_VCAS_HI                                          10
#define RG_BTTX_PA1_VCAS_SZ                                          3

#define RG_BTTX_PA2_VCAS_MSK                                         0x00003800
#define RG_BTTX_PA2_VCAS_I_MSK                                       0xffffc7ff
#define RG_BTTX_PA2_VCAS_SFT                                         11
#define RG_BTTX_PA2_VCAS_HI                                          13
#define RG_BTTX_PA2_VCAS_SZ                                          3

#define RG_BTTX_PA3_VCAS_MSK                                         0x0001c000
#define RG_BTTX_PA3_VCAS_I_MSK                                       0xfffe3fff
#define RG_BTTX_PA3_VCAS_SFT                                         14
#define RG_BTTX_PA3_VCAS_HI                                          16
#define RG_BTTX_PA3_VCAS_SZ                                          3

#define RG_BTTX_PACELL_MSK                                           0x000e0000
#define RG_BTTX_PACELL_I_MSK                                         0xfff1ffff
#define RG_BTTX_PACELL_SFT                                           17
#define RG_BTTX_PACELL_HI                                            19
#define RG_BTTX_PACELL_SZ                                            3

#define RG_BTTX_MOD_GMBIAS_MSK                                       0x01e00000
#define RG_BTTX_MOD_GMBIAS_I_MSK                                     0xfe1fffff
#define RG_BTTX_MOD_GMBIAS_SFT                                       21
#define RG_BTTX_MOD_GMBIAS_HI                                        24
#define RG_BTTX_MOD_GMBIAS_SZ                                        4

#define RG_BTTX_LOBIAS_MSK                                           0x0e000000
#define RG_BTTX_LOBIAS_I_MSK                                         0xf1ffffff
#define RG_BTTX_LOBIAS_SFT                                           25
#define RG_BTTX_LOBIAS_HI                                            27
#define RG_BTTX_LOBIAS_SZ                                            3

#define RG_BTTX_PGABIAS_MSK                                          0x70000000
#define RG_BTTX_PGABIAS_I_MSK                                        0x8fffffff
#define RG_BTTX_PGABIAS_SFT                                          28
#define RG_BTTX_PGABIAS_HI                                           30
#define RG_BTTX_PGABIAS_SZ                                           3

#define RG_2GTX_MOD_GMCELL_MSK                                       0x0000000f
#define RG_2GTX_MOD_GMCELL_I_MSK                                     0xfffffff0
#define RG_2GTX_MOD_GMCELL_SFT                                       0
#define RG_2GTX_MOD_GMCELL_HI                                        3
#define RG_2GTX_MOD_GMCELL_SZ                                        4

#define RG_2GTX_MOD_PGANUM_MSK                                       0x000001f0
#define RG_2GTX_MOD_PGANUM_I_MSK                                     0xfffffe0f
#define RG_2GTX_MOD_PGANUM_SFT                                       4
#define RG_2GTX_MOD_PGANUM_HI                                        8
#define RG_2GTX_MOD_PGANUM_SZ                                        5

#define RG_LPTX_MOD_GMCELL_MSK                                       0x00003c00
#define RG_LPTX_MOD_GMCELL_I_MSK                                     0xffffc3ff
#define RG_LPTX_MOD_GMCELL_SFT                                       10
#define RG_LPTX_MOD_GMCELL_HI                                        13
#define RG_LPTX_MOD_GMCELL_SZ                                        4

#define RG_LPTX_MOD_PGANUM_MSK                                       0x0007c000
#define RG_LPTX_MOD_PGANUM_I_MSK                                     0xfff83fff
#define RG_LPTX_MOD_PGANUM_SFT                                       14
#define RG_LPTX_MOD_PGANUM_HI                                        18
#define RG_LPTX_MOD_PGANUM_SZ                                        5

#define RG_BTTX_MOD_GMCELL_MSK                                       0x00f00000
#define RG_BTTX_MOD_GMCELL_I_MSK                                     0xff0fffff
#define RG_BTTX_MOD_GMCELL_SFT                                       20
#define RG_BTTX_MOD_GMCELL_HI                                        23
#define RG_BTTX_MOD_GMCELL_SZ                                        4

#define RG_BTTX_MOD_PGANUM_MSK                                       0x1f000000
#define RG_BTTX_MOD_PGANUM_I_MSK                                     0xe0ffffff
#define RG_BTTX_MOD_PGANUM_SFT                                       24
#define RG_BTTX_MOD_PGANUM_HI                                        28
#define RG_BTTX_MOD_PGANUM_SZ                                        5

#define RG_2GRX_LNA_TRI_SEL_MSK                                      0x00000003
#define RG_2GRX_LNA_TRI_SEL_I_MSK                                    0xfffffffc
#define RG_2GRX_LNA_TRI_SEL_SFT                                      0
#define RG_2GRX_LNA_TRI_SEL_HI                                       1
#define RG_2GRX_LNA_TRI_SEL_SZ                                       2

#define RG_2GRX_LNA_SETTLE_MSK                                       0x0000000c
#define RG_2GRX_LNA_SETTLE_I_MSK                                     0xfffffff3
#define RG_2GRX_LNA_SETTLE_SFT                                       2
#define RG_2GRX_LNA_SETTLE_HI                                        3
#define RG_2GRX_LNA_SETTLE_SZ                                        2

#define RG_2GRX_LNA_FS_MAN_MSK                                       0x00000100
#define RG_2GRX_LNA_FS_MAN_I_MSK                                     0xfffffeff
#define RG_2GRX_LNA_FS_MAN_SFT                                       8
#define RG_2GRX_LNA_FS_MAN_HI                                        8
#define RG_2GRX_LNA_FS_MAN_SZ                                        1

#define RG_EN_2GRX_LNA_FS_MSK                                        0x00000200
#define RG_EN_2GRX_LNA_FS_I_MSK                                      0xfffffdff
#define RG_EN_2GRX_LNA_FS_SFT                                        9
#define RG_EN_2GRX_LNA_FS_HI                                         9
#define RG_EN_2GRX_LNA_FS_SZ                                         1

#define RG_RSSI_AVG_CONTD_MODE_MAN_MSK                               0x00200000
#define RG_RSSI_AVG_CONTD_MODE_MAN_I_MSK                             0xffdfffff
#define RG_RSSI_AVG_CONTD_MODE_MAN_SFT                               21
#define RG_RSSI_AVG_CONTD_MODE_MAN_HI                                21
#define RG_RSSI_AVG_CONTD_MODE_MAN_SZ                                1

#define RG_RSSI_AVG_CONTD_TRIGGER_MSK                                0x00400000
#define RG_RSSI_AVG_CONTD_TRIGGER_I_MSK                              0xffbfffff
#define RG_RSSI_AVG_CONTD_TRIGGER_SFT                                22
#define RG_RSSI_AVG_CONTD_TRIGGER_HI                                 22
#define RG_RSSI_AVG_CONTD_TRIGGER_SZ                                 1

#define RG_WF_RXRSSI_AVGDELAY_MSK                                    0x01800000
#define RG_WF_RXRSSI_AVGDELAY_I_MSK                                  0xfe7fffff
#define RG_WF_RXRSSI_AVGDELAY_SFT                                    23
#define RG_WF_RXRSSI_AVGDELAY_HI                                     24
#define RG_WF_RXRSSI_AVGDELAY_SZ                                     2

#define RG_WF_RX_RSSI_AVGPOINT_MSK                                   0x06000000
#define RG_WF_RX_RSSI_AVGPOINT_I_MSK                                 0xf9ffffff
#define RG_WF_RX_RSSI_AVGPOINT_SFT                                   25
#define RG_WF_RX_RSSI_AVGPOINT_HI                                    26
#define RG_WF_RX_RSSI_AVGPOINT_SZ                                    2

#define RG_BT_RX_RSSI_AVGDELAY_MSK                                   0x18000000
#define RG_BT_RX_RSSI_AVGDELAY_I_MSK                                 0xe7ffffff
#define RG_BT_RX_RSSI_AVGDELAY_SFT                                   27
#define RG_BT_RX_RSSI_AVGDELAY_HI                                    28
#define RG_BT_RX_RSSI_AVGDELAY_SZ                                    2

#define RG_BT_RX_RSSI_AVGPOINT_MSK                                   0x60000000
#define RG_BT_RX_RSSI_AVGPOINT_I_MSK                                 0x9fffffff
#define RG_BT_RX_RSSI_AVGPOINT_SFT                                   29
#define RG_BT_RX_RSSI_AVGPOINT_HI                                    30
#define RG_BT_RX_RSSI_AVGPOINT_SZ                                    2

#define RG_SX_LDO_CP_LEVEL_MSK                                       0x00000003
#define RG_SX_LDO_CP_LEVEL_I_MSK                                     0xfffffffc
#define RG_SX_LDO_CP_LEVEL_SFT                                       0
#define RG_SX_LDO_CP_LEVEL_HI                                        1
#define RG_SX_LDO_CP_LEVEL_SZ                                        2

#define RG_SX_LDO_DIV_LEVEL_MSK                                      0x0000000c
#define RG_SX_LDO_DIV_LEVEL_I_MSK                                    0xfffffff3
#define RG_SX_LDO_DIV_LEVEL_SFT                                      2
#define RG_SX_LDO_DIV_LEVEL_HI                                       3
#define RG_SX_LDO_DIV_LEVEL_SZ                                       2

#define RG_SX_LDO_LO_LEVEL_MSK                                       0x00000030
#define RG_SX_LDO_LO_LEVEL_I_MSK                                     0xffffffcf
#define RG_SX_LDO_LO_LEVEL_SFT                                       4
#define RG_SX_LDO_LO_LEVEL_HI                                        5
#define RG_SX_LDO_LO_LEVEL_SZ                                        2

#define RG_SX_LDO_VO8G_LEVEL_MSK                                     0x000000c0
#define RG_SX_LDO_VO8G_LEVEL_I_MSK                                   0xffffff3f
#define RG_SX_LDO_VO8G_LEVEL_SFT                                     6
#define RG_SX_LDO_VO8G_LEVEL_HI                                      7
#define RG_SX_LDO_VO8G_LEVEL_SZ                                      2

#define RG_SX_LDO_BF8G_LEVEL_MSK                                     0x00000300
#define RG_SX_LDO_BF8G_LEVEL_I_MSK                                   0xfffffcff
#define RG_SX_LDO_BF8G_LEVEL_SFT                                     8
#define RG_SX_LDO_BF8G_LEVEL_HI                                      9
#define RG_SX_LDO_BF8G_LEVEL_SZ                                      2

#define RG_SX_LDO_CP_FC_MAN_MSK                                      0x00000400
#define RG_SX_LDO_CP_FC_MAN_I_MSK                                    0xfffffbff
#define RG_SX_LDO_CP_FC_MAN_SFT                                      10
#define RG_SX_LDO_CP_FC_MAN_HI                                       10
#define RG_SX_LDO_CP_FC_MAN_SZ                                       1

#define RG_SX_LDO_CP_FC_MSK                                          0x00000800
#define RG_SX_LDO_CP_FC_I_MSK                                        0xfffff7ff
#define RG_SX_LDO_CP_FC_SFT                                          11
#define RG_SX_LDO_CP_FC_HI                                           11
#define RG_SX_LDO_CP_FC_SZ                                           1

#define RG_SX_LDO_DIV_FC_MAN_MSK                                     0x00001000
#define RG_SX_LDO_DIV_FC_MAN_I_MSK                                   0xffffefff
#define RG_SX_LDO_DIV_FC_MAN_SFT                                     12
#define RG_SX_LDO_DIV_FC_MAN_HI                                      12
#define RG_SX_LDO_DIV_FC_MAN_SZ                                      1

#define RG_SX_LDO_DIV_FC_MSK                                         0x00002000
#define RG_SX_LDO_DIV_FC_I_MSK                                       0xffffdfff
#define RG_SX_LDO_DIV_FC_SFT                                         13
#define RG_SX_LDO_DIV_FC_HI                                          13
#define RG_SX_LDO_DIV_FC_SZ                                          1

#define RG_SX_LDO_VO8G_FC_MAN_MSK                                    0x00004000
#define RG_SX_LDO_VO8G_FC_MAN_I_MSK                                  0xffffbfff
#define RG_SX_LDO_VO8G_FC_MAN_SFT                                    14
#define RG_SX_LDO_VO8G_FC_MAN_HI                                     14
#define RG_SX_LDO_VO8G_FC_MAN_SZ                                     1

#define RG_SX_LDO_VO8G_FC_MSK                                        0x00008000
#define RG_SX_LDO_VO8G_FC_I_MSK                                      0xffff7fff
#define RG_SX_LDO_VO8G_FC_SFT                                        15
#define RG_SX_LDO_VO8G_FC_HI                                         15
#define RG_SX_LDO_VO8G_FC_SZ                                         1

#define RG_SX_LDO_BF8G_FC_MAN_MSK                                    0x00010000
#define RG_SX_LDO_BF8G_FC_MAN_I_MSK                                  0xfffeffff
#define RG_SX_LDO_BF8G_FC_MAN_SFT                                    16
#define RG_SX_LDO_BF8G_FC_MAN_HI                                     16
#define RG_SX_LDO_BF8G_FC_MAN_SZ                                     1

#define RG_SX_LDO_BF8G_FC_MSK                                        0x00020000
#define RG_SX_LDO_BF8G_FC_I_MSK                                      0xfffdffff
#define RG_SX_LDO_BF8G_FC_SFT                                        17
#define RG_SX_LDO_BF8G_FC_HI                                         17
#define RG_SX_LDO_BF8G_FC_SZ                                         1

#define RG_SX_LDO_LO_FC_MAN_MSK                                      0x00040000
#define RG_SX_LDO_LO_FC_MAN_I_MSK                                    0xfffbffff
#define RG_SX_LDO_LO_FC_MAN_SFT                                      18
#define RG_SX_LDO_LO_FC_MAN_HI                                       18
#define RG_SX_LDO_LO_FC_MAN_SZ                                       1

#define RG_SX_LDO_LO_FC_MSK                                          0x00080000
#define RG_SX_LDO_LO_FC_I_MSK                                        0xfff7ffff
#define RG_SX_LDO_LO_FC_SFT                                          19
#define RG_SX_LDO_LO_FC_HI                                           19
#define RG_SX_LDO_LO_FC_SZ                                           1

#define RG_EN_SX_LDO_CP_BYP_MSK                                      0x00100000
#define RG_EN_SX_LDO_CP_BYP_I_MSK                                    0xffefffff
#define RG_EN_SX_LDO_CP_BYP_SFT                                      20
#define RG_EN_SX_LDO_CP_BYP_HI                                       20
#define RG_EN_SX_LDO_CP_BYP_SZ                                       1

#define RG_EN_SX_LDO_DIV_BYP_MSK                                     0x00200000
#define RG_EN_SX_LDO_DIV_BYP_I_MSK                                   0xffdfffff
#define RG_EN_SX_LDO_DIV_BYP_SFT                                     21
#define RG_EN_SX_LDO_DIV_BYP_HI                                      21
#define RG_EN_SX_LDO_DIV_BYP_SZ                                      1

#define RG_EN_SX_LDO_LO_BYP_MSK                                      0x00400000
#define RG_EN_SX_LDO_LO_BYP_I_MSK                                    0xffbfffff
#define RG_EN_SX_LDO_LO_BYP_SFT                                      22
#define RG_EN_SX_LDO_LO_BYP_HI                                       22
#define RG_EN_SX_LDO_LO_BYP_SZ                                       1

#define RG_EN_SX_LDO_VO8G_BYP_MSK                                    0x00800000
#define RG_EN_SX_LDO_VO8G_BYP_I_MSK                                  0xff7fffff
#define RG_EN_SX_LDO_VO8G_BYP_SFT                                    23
#define RG_EN_SX_LDO_VO8G_BYP_HI                                     23
#define RG_EN_SX_LDO_VO8G_BYP_SZ                                     1

#define RG_EN_SX_LDO_BF8G_BYP_MSK                                    0x01000000
#define RG_EN_SX_LDO_BF8G_BYP_I_MSK                                  0xfeffffff
#define RG_EN_SX_LDO_BF8G_BYP_SFT                                    24
#define RG_EN_SX_LDO_BF8G_BYP_HI                                     24
#define RG_EN_SX_LDO_BF8G_BYP_SZ                                     1

#define RG_EN_SX_LDO_CP_IQUP_MSK                                     0x02000000
#define RG_EN_SX_LDO_CP_IQUP_I_MSK                                   0xfdffffff
#define RG_EN_SX_LDO_CP_IQUP_SFT                                     25
#define RG_EN_SX_LDO_CP_IQUP_HI                                      25
#define RG_EN_SX_LDO_CP_IQUP_SZ                                      1

#define RG_EN_SX_LDO_DIV_IQUP_MSK                                    0x04000000
#define RG_EN_SX_LDO_DIV_IQUP_I_MSK                                  0xfbffffff
#define RG_EN_SX_LDO_DIV_IQUP_SFT                                    26
#define RG_EN_SX_LDO_DIV_IQUP_HI                                     26
#define RG_EN_SX_LDO_DIV_IQUP_SZ                                     1

#define RG_EN_SX_LDO_LO_IQUP_MSK                                     0x08000000
#define RG_EN_SX_LDO_LO_IQUP_I_MSK                                   0xf7ffffff
#define RG_EN_SX_LDO_LO_IQUP_SFT                                     27
#define RG_EN_SX_LDO_LO_IQUP_HI                                      27
#define RG_EN_SX_LDO_LO_IQUP_SZ                                      1

#define RG_EN_SX_LDO_VO8G_IQUP_MSK                                   0x10000000
#define RG_EN_SX_LDO_VO8G_IQUP_I_MSK                                 0xefffffff
#define RG_EN_SX_LDO_VO8G_IQUP_SFT                                   28
#define RG_EN_SX_LDO_VO8G_IQUP_HI                                    28
#define RG_EN_SX_LDO_VO8G_IQUP_SZ                                    1

#define RG_EN_SX_LDO_BF8G_IQUP_MSK                                   0x20000000
#define RG_EN_SX_LDO_BF8G_IQUP_I_MSK                                 0xdfffffff
#define RG_EN_SX_LDO_BF8G_IQUP_SFT                                   29
#define RG_EN_SX_LDO_BF8G_IQUP_HI                                    29
#define RG_EN_SX_LDO_BF8G_IQUP_SZ                                    1

#define RG_SX_LDO_VO8G_RCF_MSK                                       0x80000000
#define RG_SX_LDO_VO8G_RCF_I_MSK                                     0x7fffffff
#define RG_SX_LDO_VO8G_RCF_SFT                                       31
#define RG_SX_LDO_VO8G_RCF_HI                                        31
#define RG_SX_LDO_VO8G_RCF_SZ                                        1

#define RG_EN_SX_MAN_MSK                                             0x00000001
#define RG_EN_SX_MAN_I_MSK                                           0xfffffffe
#define RG_EN_SX_MAN_SFT                                             0
#define RG_EN_SX_MAN_HI                                              0
#define RG_EN_SX_MAN_SZ                                              1

#define RG_EN_SX_MSK                                                 0x00000002
#define RG_EN_SX_I_MSK                                               0xfffffffd
#define RG_EN_SX_SFT                                                 1
#define RG_EN_SX_HI                                                  1
#define RG_EN_SX_SZ                                                  1

#define RG_SX_SBCAL_DIS_MSK                                          0x00000008
#define RG_SX_SBCAL_DIS_I_MSK                                        0xfffffff7
#define RG_SX_SBCAL_DIS_SFT                                          3
#define RG_SX_SBCAL_DIS_HI                                           3
#define RG_SX_SBCAL_DIS_SZ                                           1

#define RG_SX_SBCAL_2ND_DIS_MSK                                      0x00000010
#define RG_SX_SBCAL_2ND_DIS_I_MSK                                    0xffffffef
#define RG_SX_SBCAL_2ND_DIS_SFT                                      4
#define RG_SX_SBCAL_2ND_DIS_HI                                       4
#define RG_SX_SBCAL_2ND_DIS_SZ                                       1

#define RG_SX_SBCAL_AW_MSK                                           0x00000020
#define RG_SX_SBCAL_AW_I_MSK                                         0xffffffdf
#define RG_SX_SBCAL_AW_SFT                                           5
#define RG_SX_SBCAL_AW_HI                                            5
#define RG_SX_SBCAL_AW_SZ                                            1

#define RG_SX_VOAAC_DIS_MSK                                          0x00000040
#define RG_SX_VOAAC_DIS_I_MSK                                        0xffffffbf
#define RG_SX_VOAAC_DIS_SFT                                          6
#define RG_SX_VOAAC_DIS_HI                                           6
#define RG_SX_VOAAC_DIS_SZ                                           1

#define RG_SX_MIXAAC_DIS_MSK                                         0x00000080
#define RG_SX_MIXAAC_DIS_I_MSK                                       0xffffff7f
#define RG_SX_MIXAAC_DIS_SFT                                         7
#define RG_SX_MIXAAC_DIS_HI                                          7
#define RG_SX_MIXAAC_DIS_SZ                                          1

#define RG_SX_REPAAC_DIS_MSK                                         0x00000100
#define RG_SX_REPAAC_DIS_I_MSK                                       0xfffffeff
#define RG_SX_REPAAC_DIS_SFT                                         8
#define RG_SX_REPAAC_DIS_HI                                          8
#define RG_SX_REPAAC_DIS_SZ                                          1

#define RG_SX_TTL_DIS_MSK                                            0x00000200
#define RG_SX_TTL_DIS_I_MSK                                          0xfffffdff
#define RG_SX_TTL_DIS_SFT                                            9
#define RG_SX_TTL_DIS_HI                                             9
#define RG_SX_TTL_DIS_SZ                                             1

#define RG_SX_CAL_INIT_MSK                                           0x00001c00
#define RG_SX_CAL_INIT_I_MSK                                         0xffffe3ff
#define RG_SX_CAL_INIT_SFT                                           10
#define RG_SX_CAL_INIT_HI                                            12
#define RG_SX_CAL_INIT_SZ                                            3

#define RG_EN_SX_PFD_PRM_MAN_MSK                                     0x00004000
#define RG_EN_SX_PFD_PRM_MAN_I_MSK                                   0xffffbfff
#define RG_EN_SX_PFD_PRM_MAN_SFT                                     14
#define RG_EN_SX_PFD_PRM_MAN_HI                                      14
#define RG_EN_SX_PFD_PRM_MAN_SZ                                      1

#define RG_EN_SX_PFD_PRM_MSK                                         0x00008000
#define RG_EN_SX_PFD_PRM_I_MSK                                       0xffff7fff
#define RG_EN_SX_PFD_PRM_SFT                                         15
#define RG_EN_SX_PFD_PRM_HI                                          15
#define RG_EN_SX_PFD_PRM_SZ                                          1

#define RG_EN_SX_CP_IOST_HFREF_MAN_MSK                               0x00010000
#define RG_EN_SX_CP_IOST_HFREF_MAN_I_MSK                             0xfffeffff
#define RG_EN_SX_CP_IOST_HFREF_MAN_SFT                               16
#define RG_EN_SX_CP_IOST_HFREF_MAN_HI                                16
#define RG_EN_SX_CP_IOST_HFREF_MAN_SZ                                1

#define RG_EN_SX_CP_IOST_HFREF_MSK                                   0x00020000
#define RG_EN_SX_CP_IOST_HFREF_I_MSK                                 0xfffdffff
#define RG_EN_SX_CP_IOST_HFREF_SFT                                   17
#define RG_EN_SX_CP_IOST_HFREF_HI                                    17
#define RG_EN_SX_CP_IOST_HFREF_SZ                                    1

#define RG_EN_SX_LPF_SWC1_MAN_MSK                                    0x00040000
#define RG_EN_SX_LPF_SWC1_MAN_I_MSK                                  0xfffbffff
#define RG_EN_SX_LPF_SWC1_MAN_SFT                                    18
#define RG_EN_SX_LPF_SWC1_MAN_HI                                     18
#define RG_EN_SX_LPF_SWC1_MAN_SZ                                     1

#define RG_EN_SX_LPF_SWC1_MSK                                        0x00080000
#define RG_EN_SX_LPF_SWC1_I_MSK                                      0xfff7ffff
#define RG_EN_SX_LPF_SWC1_SFT                                        19
#define RG_EN_SX_LPF_SWC1_HI                                         19
#define RG_EN_SX_LPF_SWC1_SZ                                         1

#define RG_SX_LDO_FCOFFT_MSK                                         0x03800000
#define RG_SX_LDO_FCOFFT_I_MSK                                       0xfc7fffff
#define RG_SX_LDO_FCOFFT_SFT                                         23
#define RG_SX_LDO_FCOFFT_HI                                          25
#define RG_SX_LDO_FCOFFT_SZ                                          3

#define RG_EN_SX_LDO_MAN_MSK                                         0x04000000
#define RG_EN_SX_LDO_MAN_I_MSK                                       0xfbffffff
#define RG_EN_SX_LDO_MAN_SFT                                         26
#define RG_EN_SX_LDO_MAN_HI                                          26
#define RG_EN_SX_LDO_MAN_SZ                                          1

#define RG_EN_SX_LDO_CP_MSK                                          0x08000000
#define RG_EN_SX_LDO_CP_I_MSK                                        0xf7ffffff
#define RG_EN_SX_LDO_CP_SFT                                          27
#define RG_EN_SX_LDO_CP_HI                                           27
#define RG_EN_SX_LDO_CP_SZ                                           1

#define RG_EN_SX_LDO_DIV_MSK                                         0x10000000
#define RG_EN_SX_LDO_DIV_I_MSK                                       0xefffffff
#define RG_EN_SX_LDO_DIV_SFT                                         28
#define RG_EN_SX_LDO_DIV_HI                                          28
#define RG_EN_SX_LDO_DIV_SZ                                          1

#define RG_EN_SX_LDO_VO8G_MSK                                        0x20000000
#define RG_EN_SX_LDO_VO8G_I_MSK                                      0xdfffffff
#define RG_EN_SX_LDO_VO8G_SFT                                        29
#define RG_EN_SX_LDO_VO8G_HI                                         29
#define RG_EN_SX_LDO_VO8G_SZ                                         1

#define RG_EN_SX_LDO_BF8G_MSK                                        0x40000000
#define RG_EN_SX_LDO_BF8G_I_MSK                                      0xbfffffff
#define RG_EN_SX_LDO_BF8G_SFT                                        30
#define RG_EN_SX_LDO_BF8G_HI                                         30
#define RG_EN_SX_LDO_BF8G_SZ                                         1

#define RG_EN_SX_LDO_LO_MSK                                          0x80000000
#define RG_EN_SX_LDO_LO_I_MSK                                        0x7fffffff
#define RG_EN_SX_LDO_LO_SFT                                          31
#define RG_EN_SX_LDO_LO_HI                                           31
#define RG_EN_SX_LDO_LO_SZ                                           1

#define RG_SX_PFD_RST_MAN_MSK                                        0x00000001
#define RG_SX_PFD_RST_MAN_I_MSK                                      0xfffffffe
#define RG_SX_PFD_RST_MAN_SFT                                        0
#define RG_SX_PFD_RST_MAN_HI                                         0
#define RG_SX_PFD_RST_MAN_SZ                                         1

#define RG_SX_PFD_RST_MSK                                            0x00000002
#define RG_SX_PFD_RST_I_MSK                                          0xfffffffd
#define RG_SX_PFD_RST_SFT                                            1
#define RG_SX_PFD_RST_HI                                             1
#define RG_SX_PFD_RST_SZ                                             1

#define RG_EN_SX_CP_MAN_MSK                                          0x00000004
#define RG_EN_SX_CP_MAN_I_MSK                                        0xfffffffb
#define RG_EN_SX_CP_MAN_SFT                                          2
#define RG_EN_SX_CP_MAN_HI                                           2
#define RG_EN_SX_CP_MAN_SZ                                           1

#define RG_EN_SX_CP_MSK                                              0x00000008
#define RG_EN_SX_CP_I_MSK                                            0xfffffff7
#define RG_EN_SX_CP_SFT                                              3
#define RG_EN_SX_CP_HI                                               3
#define RG_EN_SX_CP_SZ                                               1

#define RG_EN_SX_LPF_UOP_MAN_MSK                                     0x00000010
#define RG_EN_SX_LPF_UOP_MAN_I_MSK                                   0xffffffef
#define RG_EN_SX_LPF_UOP_MAN_SFT                                     4
#define RG_EN_SX_LPF_UOP_MAN_HI                                      4
#define RG_EN_SX_LPF_UOP_MAN_SZ                                      1

#define RG_EN_SX_LPF_UOP_MSK                                         0x00000020
#define RG_EN_SX_LPF_UOP_I_MSK                                       0xffffffdf
#define RG_EN_SX_LPF_UOP_SFT                                         5
#define RG_EN_SX_LPF_UOP_HI                                          5
#define RG_EN_SX_LPF_UOP_SZ                                          1

#define RG_EN_SX_TTL_ANA_MAN_MSK                                     0x00000040
#define RG_EN_SX_TTL_ANA_MAN_I_MSK                                   0xffffffbf
#define RG_EN_SX_TTL_ANA_MAN_SFT                                     6
#define RG_EN_SX_TTL_ANA_MAN_HI                                      6
#define RG_EN_SX_TTL_ANA_MAN_SZ                                      1

#define RG_EN_SX_TTL_ANA_MSK                                         0x00000080
#define RG_EN_SX_TTL_ANA_I_MSK                                       0xffffff7f
#define RG_EN_SX_TTL_ANA_SFT                                         7
#define RG_EN_SX_TTL_ANA_HI                                          7
#define RG_EN_SX_TTL_ANA_SZ                                          1

#define RG_SX_PRESETTLE_TIME_MSK                                     0x00070000
#define RG_SX_PRESETTLE_TIME_I_MSK                                   0xfff8ffff
#define RG_SX_PRESETTLE_TIME_SFT                                     16
#define RG_SX_PRESETTLE_TIME_HI                                      18
#define RG_SX_PRESETTLE_TIME_SZ                                      3

#define RG_SX_SHLPF_TIME_MSK                                         0x00700000
#define RG_SX_SHLPF_TIME_I_MSK                                       0xff8fffff
#define RG_SX_SHLPF_TIME_SFT                                         20
#define RG_SX_SHLPF_TIME_HI                                          22
#define RG_SX_SHLPF_TIME_SZ                                          3

#define RG_EN_SX_VCO_MAN_MSK                                         0x00000001
#define RG_EN_SX_VCO_MAN_I_MSK                                       0xfffffffe
#define RG_EN_SX_VCO_MAN_SFT                                         0
#define RG_EN_SX_VCO_MAN_HI                                          0
#define RG_EN_SX_VCO_MAN_SZ                                          1

#define RG_EN_SX_VCO_MSK                                             0x00000002
#define RG_EN_SX_VCO_I_MSK                                           0xfffffffd
#define RG_EN_SX_VCO_SFT                                             1
#define RG_EN_SX_VCO_HI                                              1
#define RG_EN_SX_VCO_SZ                                              1

#define RG_EN_SX_DIV_MAN_MSK                                         0x00000004
#define RG_EN_SX_DIV_MAN_I_MSK                                       0xfffffffb
#define RG_EN_SX_DIV_MAN_SFT                                         2
#define RG_EN_SX_DIV_MAN_HI                                          2
#define RG_EN_SX_DIV_MAN_SZ                                          1

#define RG_EN_SX_DIV_MSK                                             0x00000008
#define RG_EN_SX_DIV_I_MSK                                           0xfffffff7
#define RG_EN_SX_DIV_SFT                                             3
#define RG_EN_SX_DIV_HI                                              3
#define RG_EN_SX_DIV_SZ                                              1

#define RG_EN_VOHSDIVBF_MAN_MSK                                      0x00000010
#define RG_EN_VOHSDIVBF_MAN_I_MSK                                    0xffffffef
#define RG_EN_VOHSDIVBF_MAN_SFT                                      4
#define RG_EN_VOHSDIVBF_MAN_HI                                       4
#define RG_EN_VOHSDIVBF_MAN_SZ                                       1

#define RG_EN_VOHSDIVBF_MSK                                          0x00000020
#define RG_EN_VOHSDIVBF_I_MSK                                        0xffffffdf
#define RG_EN_VOHSDIVBF_SFT                                          5
#define RG_EN_VOHSDIVBF_HI                                           5
#define RG_EN_VOHSDIVBF_SZ                                           1

#define RG_EN_SXBF_MAN_MSK                                           0x00000040
#define RG_EN_SXBF_MAN_I_MSK                                         0xffffffbf
#define RG_EN_SXBF_MAN_SFT                                           6
#define RG_EN_SXBF_MAN_HI                                            6
#define RG_EN_SXBF_MAN_SZ                                            1

#define RG_EN_SXBF_MSK                                               0x00000080
#define RG_EN_SXBF_I_MSK                                             0xffffff7f
#define RG_EN_SXBF_SFT                                               7
#define RG_EN_SXBF_HI                                                7
#define RG_EN_SXBF_SZ                                                1

#define RG_EN_HSDIV_FDIVBF1_MAN_MSK                                  0x00000100
#define RG_EN_HSDIV_FDIVBF1_MAN_I_MSK                                0xfffffeff
#define RG_EN_HSDIV_FDIVBF1_MAN_SFT                                  8
#define RG_EN_HSDIV_FDIVBF1_MAN_HI                                   8
#define RG_EN_HSDIV_FDIVBF1_MAN_SZ                                   1

#define RG_EN_HSDIV_FDIVBF1_MSK                                      0x00000200
#define RG_EN_HSDIV_FDIVBF1_I_MSK                                    0xfffffdff
#define RG_EN_HSDIV_FDIVBF1_SFT                                      9
#define RG_EN_HSDIV_FDIVBF1_HI                                       9
#define RG_EN_HSDIV_FDIVBF1_SZ                                       1

#define RG_EN_HSDIV_FDIVBF2_MAN_MSK                                  0x00000400
#define RG_EN_HSDIV_FDIVBF2_MAN_I_MSK                                0xfffffbff
#define RG_EN_HSDIV_FDIVBF2_MAN_SFT                                  10
#define RG_EN_HSDIV_FDIVBF2_MAN_HI                                   10
#define RG_EN_HSDIV_FDIVBF2_MAN_SZ                                   1

#define RG_EN_HSDIV_FDIVBF2_MSK                                      0x00000800
#define RG_EN_HSDIV_FDIVBF2_I_MSK                                    0xfffff7ff
#define RG_EN_HSDIV_FDIVBF2_SFT                                      11
#define RG_EN_HSDIV_FDIVBF2_HI                                       11
#define RG_EN_HSDIV_FDIVBF2_SZ                                       1

#define RG_EN_HSDIV_FDIV_MAN_MSK                                     0x00001000
#define RG_EN_HSDIV_FDIV_MAN_I_MSK                                   0xffffefff
#define RG_EN_HSDIV_FDIV_MAN_SFT                                     12
#define RG_EN_HSDIV_FDIV_MAN_HI                                      12
#define RG_EN_HSDIV_FDIV_MAN_SZ                                      1

#define RG_EN_HSDIV_FDIV_MSK                                         0x00002000
#define RG_EN_HSDIV_FDIV_I_MSK                                       0xffffdfff
#define RG_EN_HSDIV_FDIV_SFT                                         13
#define RG_EN_HSDIV_FDIV_HI                                          13
#define RG_EN_HSDIV_FDIV_SZ                                          1

#define RG_EN_HSDIV_SDIVBF1_MAN_MSK                                  0x00004000
#define RG_EN_HSDIV_SDIVBF1_MAN_I_MSK                                0xffffbfff
#define RG_EN_HSDIV_SDIVBF1_MAN_SFT                                  14
#define RG_EN_HSDIV_SDIVBF1_MAN_HI                                   14
#define RG_EN_HSDIV_SDIVBF1_MAN_SZ                                   1

#define RG_EN_HSDIV_SDIVBF1_MSK                                      0x00008000
#define RG_EN_HSDIV_SDIVBF1_I_MSK                                    0xffff7fff
#define RG_EN_HSDIV_SDIVBF1_SFT                                      15
#define RG_EN_HSDIV_SDIVBF1_HI                                       15
#define RG_EN_HSDIV_SDIVBF1_SZ                                       1

#define RG_EN_HSDIV_SDIVBF2_MAN_MSK                                  0x00010000
#define RG_EN_HSDIV_SDIVBF2_MAN_I_MSK                                0xfffeffff
#define RG_EN_HSDIV_SDIVBF2_MAN_SFT                                  16
#define RG_EN_HSDIV_SDIVBF2_MAN_HI                                   16
#define RG_EN_HSDIV_SDIVBF2_MAN_SZ                                   1

#define RG_EN_HSDIV_SDIVBF2_MSK                                      0x00020000
#define RG_EN_HSDIV_SDIVBF2_I_MSK                                    0xfffdffff
#define RG_EN_HSDIV_SDIVBF2_SFT                                      17
#define RG_EN_HSDIV_SDIVBF2_HI                                       17
#define RG_EN_HSDIV_SDIVBF2_SZ                                       1

#define RG_EN_HSDIV_SDIV_MAN_MSK                                     0x00040000
#define RG_EN_HSDIV_SDIV_MAN_I_MSK                                   0xfffbffff
#define RG_EN_HSDIV_SDIV_MAN_SFT                                     18
#define RG_EN_HSDIV_SDIV_MAN_HI                                      18
#define RG_EN_HSDIV_SDIV_MAN_SZ                                      1

#define RG_EN_HSDIV_SDIV_MSK                                         0x00080000
#define RG_EN_HSDIV_SDIV_I_MSK                                       0xfff7ffff
#define RG_EN_HSDIV_SDIV_SFT                                         19
#define RG_EN_HSDIV_SDIV_HI                                          19
#define RG_EN_HSDIV_SDIV_SZ                                          1

#define RG_EN_SX_MIX_MAN_MSK                                         0x01000000
#define RG_EN_SX_MIX_MAN_I_MSK                                       0xfeffffff
#define RG_EN_SX_MIX_MAN_SFT                                         24
#define RG_EN_SX_MIX_MAN_HI                                          24
#define RG_EN_SX_MIX_MAN_SZ                                          1

#define RG_EN_SX_MIX_MSK                                             0x02000000
#define RG_EN_SX_MIX_I_MSK                                           0xfdffffff
#define RG_EN_SX_MIX_SFT                                             25
#define RG_EN_SX_MIX_HI                                              25
#define RG_EN_SX_MIX_SZ                                              1

#define RG_EN_SX_REP_MAN_MSK                                         0x04000000
#define RG_EN_SX_REP_MAN_I_MSK                                       0xfbffffff
#define RG_EN_SX_REP_MAN_SFT                                         26
#define RG_EN_SX_REP_MAN_HI                                          26
#define RG_EN_SX_REP_MAN_SZ                                          1

#define RG_EN_SX_REP_MSK                                             0x08000000
#define RG_EN_SX_REP_I_MSK                                           0xf7ffffff
#define RG_EN_SX_REP_SFT                                             27
#define RG_EN_SX_REP_HI                                              27
#define RG_EN_SX_REP_SZ                                              1

#define RG_SX_RFCTRL_F_MSK                                           0x00ffffff
#define RG_SX_RFCTRL_F_I_MSK                                         0xff000000
#define RG_SX_RFCTRL_F_SFT                                           0
#define RG_SX_RFCTRL_F_HI                                            23
#define RG_SX_RFCTRL_F_SZ                                            24

#define RG_SX_RFCTRL_CH_7_0_MSK                                      0xff000000
#define RG_SX_RFCTRL_CH_7_0_I_MSK                                    0x00ffffff
#define RG_SX_RFCTRL_CH_7_0_SFT                                      24
#define RG_SX_RFCTRL_CH_7_0_HI                                       31
#define RG_SX_RFCTRL_CH_7_0_SZ                                       8

#define RG_SX_RFCH_MAP_EN_MSK                                        0x00000001
#define RG_SX_RFCH_MAP_EN_I_MSK                                      0xfffffffe
#define RG_SX_RFCH_MAP_EN_SFT                                        0
#define RG_SX_RFCH_MAP_EN_HI                                         0
#define RG_SX_RFCH_MAP_EN_SZ                                         1

#define RG_SX_XTAL_FREQ_MSK                                          0x0000003c
#define RG_SX_XTAL_FREQ_I_MSK                                        0xffffffc3
#define RG_SX_XTAL_FREQ_SFT                                          2
#define RG_SX_XTAL_FREQ_HI                                           5
#define RG_SX_XTAL_FREQ_SZ                                           4

#define RG_SX_FREF_DOUB_MAN_MSK                                      0x00000080
#define RG_SX_FREF_DOUB_MAN_I_MSK                                    0xffffff7f
#define RG_SX_FREF_DOUB_MAN_SFT                                      7
#define RG_SX_FREF_DOUB_MAN_HI                                       7
#define RG_SX_FREF_DOUB_MAN_SZ                                       1

#define RG_SX_FREF_DOUB_MSK                                          0x00000100
#define RG_SX_FREF_DOUB_I_MSK                                        0xfffffeff
#define RG_SX_FREF_DOUB_SFT                                          8
#define RG_SX_FREF_DOUB_HI                                           8
#define RG_SX_FREF_DOUB_SZ                                           1

#define RG_SX_FREF_4TIMES_MAN_MSK                                    0x00000200
#define RG_SX_FREF_4TIMES_MAN_I_MSK                                  0xfffffdff
#define RG_SX_FREF_4TIMES_MAN_SFT                                    9
#define RG_SX_FREF_4TIMES_MAN_HI                                     9
#define RG_SX_FREF_4TIMES_MAN_SZ                                     1

#define RG_SX_FREF_4TIMES_MSK                                        0x00000400
#define RG_SX_FREF_4TIMES_I_MSK                                      0xfffffbff
#define RG_SX_FREF_4TIMES_SFT                                        10
#define RG_SX_FREF_4TIMES_HI                                         10
#define RG_SX_FREF_4TIMES_SZ                                         1

#define RG_SX_BTRX_SIDE_MSK                                          0x00001000
#define RG_SX_BTRX_SIDE_I_MSK                                        0xffffefff
#define RG_SX_BTRX_SIDE_SFT                                          12
#define RG_SX_BTRX_SIDE_HI                                           12
#define RG_SX_BTRX_SIDE_SZ                                           1

#define RG_SX_BT_FIF_OST_MSK                                         0x0007c000
#define RG_SX_BT_FIF_OST_I_MSK                                       0xfff83fff
#define RG_SX_BT_FIF_OST_SFT                                         14
#define RG_SX_BT_FIF_OST_HI                                          18
#define RG_SX_BT_FIF_OST_SZ                                          5

#define RG_SX_BT_FIF_OST_POL_MSK                                     0x00080000
#define RG_SX_BT_FIF_OST_POL_I_MSK                                   0xfff7ffff
#define RG_SX_BT_FIF_OST_POL_SFT                                     19
#define RG_SX_BT_FIF_OST_POL_HI                                      19
#define RG_SX_BT_FIF_OST_POL_SZ                                      1

#define RG_SX_LE2M_FIF_OST_MSK                                       0x07c00000
#define RG_SX_LE2M_FIF_OST_I_MSK                                     0xf83fffff
#define RG_SX_LE2M_FIF_OST_SFT                                       22
#define RG_SX_LE2M_FIF_OST_HI                                        26
#define RG_SX_LE2M_FIF_OST_SZ                                        5

#define RG_SX_LE2M_FIF_OST_POL_MSK                                   0x08000000
#define RG_SX_LE2M_FIF_OST_POL_I_MSK                                 0xf7ffffff
#define RG_SX_LE2M_FIF_OST_POL_SFT                                   27
#define RG_SX_LE2M_FIF_OST_POL_HI                                    27
#define RG_SX_LE2M_FIF_OST_POL_SZ                                    1

#define RG_BT_SX_CHANNEL_MSK                                         0x000000ff
#define RG_BT_SX_CHANNEL_I_MSK                                       0xffffff00
#define RG_BT_SX_CHANNEL_SFT                                         0
#define RG_BT_SX_CHANNEL_HI                                          7
#define RG_BT_SX_CHANNEL_SZ                                          8

#define RG_LE_SX_CHANNEL_MSK                                         0x00ff0000
#define RG_LE_SX_CHANNEL_I_MSK                                       0xff00ffff
#define RG_LE_SX_CHANNEL_SFT                                         16
#define RG_LE_SX_CHANNEL_HI                                          23
#define RG_LE_SX_CHANNEL_SZ                                          8

#define RG_SX_RFCTRL_CH_10_8_MSK                                     0x0e000000
#define RG_SX_RFCTRL_CH_10_8_I_MSK                                   0xf1ffffff
#define RG_SX_RFCTRL_CH_10_8_SFT                                     25
#define RG_SX_RFCTRL_CH_10_8_HI                                      27
#define RG_SX_RFCTRL_CH_10_8_SZ                                      3

#define RG_2GWF_SX_CHANNEL_MSK                                       0x000000ff
#define RG_2GWF_SX_CHANNEL_I_MSK                                     0xffffff00
#define RG_2GWF_SX_CHANNEL_SFT                                       0
#define RG_2GWF_SX_CHANNEL_HI                                        7
#define RG_2GWF_SX_CHANNEL_SZ                                        8

#define RG_5GWF_SX_CHANNEL_MSK                                       0x00ff0000
#define RG_5GWF_SX_CHANNEL_I_MSK                                     0xff00ffff
#define RG_5GWF_SX_CHANNEL_SFT                                       16
#define RG_5GWF_SX_CHANNEL_HI                                        23
#define RG_5GWF_SX_CHANNEL_SZ                                        8

#define RG_2GWF_SX_CP_ISEL_MSK                                       0x0000000f
#define RG_2GWF_SX_CP_ISEL_I_MSK                                     0xfffffff0
#define RG_2GWF_SX_CP_ISEL_SFT                                       0
#define RG_2GWF_SX_CP_ISEL_HI                                        3
#define RG_2GWF_SX_CP_ISEL_SZ                                        4

#define RG_2GWF_SX_CP_KPDOUB_MSK                                     0x00000010
#define RG_2GWF_SX_CP_KPDOUB_I_MSK                                   0xffffffef
#define RG_2GWF_SX_CP_KPDOUB_SFT                                     4
#define RG_2GWF_SX_CP_KPDOUB_HI                                      4
#define RG_2GWF_SX_CP_KPDOUB_SZ                                      1

#define RG_2GBT_SX_CP_ISEL_MSK                                       0x000003c0
#define RG_2GBT_SX_CP_ISEL_I_MSK                                     0xfffffc3f
#define RG_2GBT_SX_CP_ISEL_SFT                                       6
#define RG_2GBT_SX_CP_ISEL_HI                                        9
#define RG_2GBT_SX_CP_ISEL_SZ                                        4

#define RG_2GBT_SX_CP_KPDOUB_MSK                                     0x00000400
#define RG_2GBT_SX_CP_KPDOUB_I_MSK                                   0xfffffbff
#define RG_2GBT_SX_CP_KPDOUB_SFT                                     10
#define RG_2GBT_SX_CP_KPDOUB_HI                                      10
#define RG_2GBT_SX_CP_KPDOUB_SZ                                      1

#define RG_5GWF_SX_CP_ISEL_MSK                                       0x0000f000
#define RG_5GWF_SX_CP_ISEL_I_MSK                                     0xffff0fff
#define RG_5GWF_SX_CP_ISEL_SFT                                       12
#define RG_5GWF_SX_CP_ISEL_HI                                        15
#define RG_5GWF_SX_CP_ISEL_SZ                                        4

#define RG_5GWF_SX_CP_KPDOUB_MSK                                     0x00010000
#define RG_5GWF_SX_CP_KPDOUB_I_MSK                                   0xfffeffff
#define RG_5GWF_SX_CP_KPDOUB_SFT                                     16
#define RG_5GWF_SX_CP_KPDOUB_HI                                      16
#define RG_5GWF_SX_CP_KPDOUB_SZ                                      1

#define RG_SX_CP_IOST_POL_MSK                                        0x00000001
#define RG_SX_CP_IOST_POL_I_MSK                                      0xfffffffe
#define RG_SX_CP_IOST_POL_SFT                                        0
#define RG_SX_CP_IOST_POL_HI                                         0
#define RG_SX_CP_IOST_POL_SZ                                         1

#define RG_2GWF_SX_CP_IOST_MSK                                       0x0000000e
#define RG_2GWF_SX_CP_IOST_I_MSK                                     0xfffffff1
#define RG_2GWF_SX_CP_IOST_SFT                                       1
#define RG_2GWF_SX_CP_IOST_HI                                        3
#define RG_2GWF_SX_CP_IOST_SZ                                        3

#define RG_2GBT_SX_CP_IOST_MSK                                       0x000000e0
#define RG_2GBT_SX_CP_IOST_I_MSK                                     0xffffff1f
#define RG_2GBT_SX_CP_IOST_SFT                                       5
#define RG_2GBT_SX_CP_IOST_HI                                        7
#define RG_2GBT_SX_CP_IOST_SZ                                        3

#define RG_5GWF_SX_CP_IOST_MSK                                       0x00000e00
#define RG_5GWF_SX_CP_IOST_I_MSK                                     0xfffff1ff
#define RG_5GWF_SX_CP_IOST_SFT                                       9
#define RG_5GWF_SX_CP_IOST_HI                                        11
#define RG_5GWF_SX_CP_IOST_SZ                                        3

#define RG_SX_CP_VDD_MSK                                             0x00002000
#define RG_SX_CP_VDD_I_MSK                                           0xffffdfff
#define RG_SX_CP_VDD_SFT                                             13
#define RG_SX_CP_VDD_HI                                              13
#define RG_SX_CP_VDD_SZ                                              1

#define RG_SX_CP_IOST_DMYCOMP_MSK                                    0x00004000
#define RG_SX_CP_IOST_DMYCOMP_I_MSK                                  0xffffbfff
#define RG_SX_CP_IOST_DMYCOMP_SFT                                    14
#define RG_SX_CP_IOST_DMYCOMP_HI                                     14
#define RG_SX_CP_IOST_DMYCOMP_SZ                                     1

#define RG_EN_SX_LFSW_HFREF_MSK                                      0x00008000
#define RG_EN_SX_LFSW_HFREF_I_MSK                                    0xffff7fff
#define RG_EN_SX_LFSW_HFREF_SFT                                      15
#define RG_EN_SX_LFSW_HFREF_HI                                       15
#define RG_EN_SX_LFSW_HFREF_SZ                                       1

#define RG_SX_CP_CAPSEL_MSK                                          0x00010000
#define RG_SX_CP_CAPSEL_I_MSK                                        0xfffeffff
#define RG_SX_CP_CAPSEL_SFT                                          16
#define RG_SX_CP_CAPSEL_HI                                           16
#define RG_SX_CP_CAPSEL_SZ                                           1

#define RG_SX_PFD_VDD_MSK                                            0x000c0000
#define RG_SX_PFD_VDD_I_MSK                                          0xfff3ffff
#define RG_SX_PFD_VDD_SFT                                            18
#define RG_SX_PFD_VDD_HI                                             19
#define RG_SX_PFD_VDD_SZ                                             2

#define RG_SX_PFD_DIV_EDGE_MSK                                       0x00100000
#define RG_SX_PFD_DIV_EDGE_I_MSK                                     0xffefffff
#define RG_SX_PFD_DIV_EDGE_SFT                                       20
#define RG_SX_PFD_DIV_EDGE_HI                                        20
#define RG_SX_PFD_DIV_EDGE_SZ                                        1

#define RG_SX_PFD_REF_EDGE_MSK                                       0x00200000
#define RG_SX_PFD_REF_EDGE_I_MSK                                     0xffdfffff
#define RG_SX_PFD_REF_EDGE_SFT                                       21
#define RG_SX_PFD_REF_EDGE_HI                                        21
#define RG_SX_PFD_REF_EDGE_SZ                                        1

#define RG_SX_PFD_NPFDSEL_MSK                                        0x00800000
#define RG_SX_PFD_NPFDSEL_I_MSK                                      0xff7fffff
#define RG_SX_PFD_NPFDSEL_SFT                                        23
#define RG_SX_PFD_NPFDSEL_HI                                         23
#define RG_SX_PFD_NPFDSEL_SZ                                         1

#define RG_SX_PFD_OLD_DLYSET_MSK                                     0x01000000
#define RG_SX_PFD_OLD_DLYSET_I_MSK                                   0xfeffffff
#define RG_SX_PFD_OLD_DLYSET_SFT                                     24
#define RG_SX_PFD_OLD_DLYSET_HI                                      24
#define RG_SX_PFD_OLD_DLYSET_SZ                                      1

#define RG_SX_PFD_NEW_DLYSET_MSK                                     0x06000000
#define RG_SX_PFD_NEW_DLYSET_I_MSK                                   0xf9ffffff
#define RG_SX_PFD_NEW_DLYSET_SFT                                     25
#define RG_SX_PFD_NEW_DLYSET_HI                                      26
#define RG_SX_PFD_NEW_DLYSET_SZ                                      2

#define RG_SX_PFD_TRUP_MSK                                           0x08000000
#define RG_SX_PFD_TRUP_I_MSK                                         0xf7ffffff
#define RG_SX_PFD_TRUP_SFT                                           27
#define RG_SX_PFD_TRUP_HI                                            27
#define RG_SX_PFD_TRUP_SZ                                            1

#define RG_SX_PFD_TRDN_MSK                                           0x10000000
#define RG_SX_PFD_TRDN_I_MSK                                         0xefffffff
#define RG_SX_PFD_TRDN_SFT                                           28
#define RG_SX_PFD_TRDN_HI                                            28
#define RG_SX_PFD_TRDN_SZ                                            1

#define RG_SX_PFD_TLSEL_MSK                                          0x20000000
#define RG_SX_PFD_TLSEL_I_MSK                                        0xdfffffff
#define RG_SX_PFD_TLSEL_SFT                                          29
#define RG_SX_PFD_TLSEL_HI                                           29
#define RG_SX_PFD_TLSEL_SZ                                           1

#define RG_SX_PFD_PRM_SEL_MSK                                        0x40000000
#define RG_SX_PFD_PRM_SEL_I_MSK                                      0xbfffffff
#define RG_SX_PFD_PRM_SEL_SFT                                        30
#define RG_SX_PFD_PRM_SEL_HI                                         30
#define RG_SX_PFD_PRM_SEL_SZ                                         1

#define RG_2GWF_SX_LPF_C1_MSK                                        0x0000000f
#define RG_2GWF_SX_LPF_C1_I_MSK                                      0xfffffff0
#define RG_2GWF_SX_LPF_C1_SFT                                        0
#define RG_2GWF_SX_LPF_C1_HI                                         3
#define RG_2GWF_SX_LPF_C1_SZ                                         4

#define RG_2GWF_SX_LPF_C2_MSK                                        0x000000f0
#define RG_2GWF_SX_LPF_C2_I_MSK                                      0xffffff0f
#define RG_2GWF_SX_LPF_C2_SFT                                        4
#define RG_2GWF_SX_LPF_C2_HI                                         7
#define RG_2GWF_SX_LPF_C2_SZ                                         4

#define RG_2GWF_SX_LPF_C3_MSK                                        0x00000100
#define RG_2GWF_SX_LPF_C3_I_MSK                                      0xfffffeff
#define RG_2GWF_SX_LPF_C3_SFT                                        8
#define RG_2GWF_SX_LPF_C3_HI                                         8
#define RG_2GWF_SX_LPF_C3_SZ                                         1

#define RG_2GWF_SX_LPF_R2_MSK                                        0x00001e00
#define RG_2GWF_SX_LPF_R2_I_MSK                                      0xffffe1ff
#define RG_2GWF_SX_LPF_R2_SFT                                        9
#define RG_2GWF_SX_LPF_R2_HI                                         12
#define RG_2GWF_SX_LPF_R2_SZ                                         4

#define RG_2GWF_SX_LPF_R3_MSK                                        0x0000e000
#define RG_2GWF_SX_LPF_R3_I_MSK                                      0xffff1fff
#define RG_2GWF_SX_LPF_R3_SFT                                        13
#define RG_2GWF_SX_LPF_R3_HI                                         15
#define RG_2GWF_SX_LPF_R3_SZ                                         3

#define RG_2GBT_SX_LPF_C1_MSK                                        0x000f0000
#define RG_2GBT_SX_LPF_C1_I_MSK                                      0xfff0ffff
#define RG_2GBT_SX_LPF_C1_SFT                                        16
#define RG_2GBT_SX_LPF_C1_HI                                         19
#define RG_2GBT_SX_LPF_C1_SZ                                         4

#define RG_2GBT_SX_LPF_C2_MSK                                        0x00f00000
#define RG_2GBT_SX_LPF_C2_I_MSK                                      0xff0fffff
#define RG_2GBT_SX_LPF_C2_SFT                                        20
#define RG_2GBT_SX_LPF_C2_HI                                         23
#define RG_2GBT_SX_LPF_C2_SZ                                         4

#define RG_2GBT_SX_LPF_C3_MSK                                        0x01000000
#define RG_2GBT_SX_LPF_C3_I_MSK                                      0xfeffffff
#define RG_2GBT_SX_LPF_C3_SFT                                        24
#define RG_2GBT_SX_LPF_C3_HI                                         24
#define RG_2GBT_SX_LPF_C3_SZ                                         1

#define RG_2GBT_SX_LPF_R2_MSK                                        0x1e000000
#define RG_2GBT_SX_LPF_R2_I_MSK                                      0xe1ffffff
#define RG_2GBT_SX_LPF_R2_SFT                                        25
#define RG_2GBT_SX_LPF_R2_HI                                         28
#define RG_2GBT_SX_LPF_R2_SZ                                         4

#define RG_2GBT_SX_LPF_R3_MSK                                        0xe0000000
#define RG_2GBT_SX_LPF_R3_I_MSK                                      0x1fffffff
#define RG_2GBT_SX_LPF_R3_SFT                                        29
#define RG_2GBT_SX_LPF_R3_HI                                         31
#define RG_2GBT_SX_LPF_R3_SZ                                         3

#define RG_5GWF_SX_LPF_C1_MSK                                        0x0000000f
#define RG_5GWF_SX_LPF_C1_I_MSK                                      0xfffffff0
#define RG_5GWF_SX_LPF_C1_SFT                                        0
#define RG_5GWF_SX_LPF_C1_HI                                         3
#define RG_5GWF_SX_LPF_C1_SZ                                         4

#define RG_5GWF_SX_LPF_C2_MSK                                        0x000000f0
#define RG_5GWF_SX_LPF_C2_I_MSK                                      0xffffff0f
#define RG_5GWF_SX_LPF_C2_SFT                                        4
#define RG_5GWF_SX_LPF_C2_HI                                         7
#define RG_5GWF_SX_LPF_C2_SZ                                         4

#define RG_5GWF_SX_LPF_C3_MSK                                        0x00000100
#define RG_5GWF_SX_LPF_C3_I_MSK                                      0xfffffeff
#define RG_5GWF_SX_LPF_C3_SFT                                        8
#define RG_5GWF_SX_LPF_C3_HI                                         8
#define RG_5GWF_SX_LPF_C3_SZ                                         1

#define RG_5GWF_SX_LPF_R2_MSK                                        0x00001e00
#define RG_5GWF_SX_LPF_R2_I_MSK                                      0xffffe1ff
#define RG_5GWF_SX_LPF_R2_SFT                                        9
#define RG_5GWF_SX_LPF_R2_HI                                         12
#define RG_5GWF_SX_LPF_R2_SZ                                         4

#define RG_5GWF_SX_LPF_R3_MSK                                        0x0000e000
#define RG_5GWF_SX_LPF_R3_I_MSK                                      0xffff1fff
#define RG_5GWF_SX_LPF_R3_SFT                                        13
#define RG_5GWF_SX_LPF_R3_HI                                         15
#define RG_5GWF_SX_LPF_R3_SZ                                         3

#define RG_SX_LPF_VTUNE_TEST_MSK                                     0x80000000
#define RG_SX_LPF_VTUNE_TEST_I_MSK                                   0x7fffffff
#define RG_SX_LPF_VTUNE_TEST_SFT                                     31
#define RG_SX_LPF_VTUNE_TEST_HI                                      31
#define RG_SX_LPF_VTUNE_TEST_SZ                                      1

#define RG_SX_TTL_INIT_MSK                                           0x00000003
#define RG_SX_TTL_INIT_I_MSK                                         0xfffffffc
#define RG_SX_TTL_INIT_SFT                                           0
#define RG_SX_TTL_INIT_HI                                            1
#define RG_SX_TTL_INIT_SZ                                            2

#define RG_SX_TTL_FPT_MSK                                            0x0000000c
#define RG_SX_TTL_FPT_I_MSK                                          0xfffffff3
#define RG_SX_TTL_FPT_SFT                                            2
#define RG_SX_TTL_FPT_HI                                             3
#define RG_SX_TTL_FPT_SZ                                             2

#define RG_SX_TTL_CPT_MSK                                            0x00000030
#define RG_SX_TTL_CPT_I_MSK                                          0xffffffcf
#define RG_SX_TTL_CPT_SFT                                            4
#define RG_SX_TTL_CPT_HI                                             5
#define RG_SX_TTL_CPT_SZ                                             2

#define RG_SX_TTL_ACCUM_MSK                                          0x000000c0
#define RG_SX_TTL_ACCUM_I_MSK                                        0xffffff3f
#define RG_SX_TTL_ACCUM_SFT                                          6
#define RG_SX_TTL_ACCUM_HI                                           7
#define RG_SX_TTL_ACCUM_SZ                                           2

#define RG_SX_TTL_SUB_MSK                                            0x00000300
#define RG_SX_TTL_SUB_I_MSK                                          0xfffffcff
#define RG_SX_TTL_SUB_SFT                                            8
#define RG_SX_TTL_SUB_HI                                             9
#define RG_SX_TTL_SUB_SZ                                             2

#define RG_SX_TTL_SUB_INV_MSK                                        0x01000000
#define RG_SX_TTL_SUB_INV_I_MSK                                      0xfeffffff
#define RG_SX_TTL_SUB_INV_SFT                                        24
#define RG_SX_TTL_SUB_INV_HI                                         24
#define RG_SX_TTL_SUB_INV_SZ                                         1

#define RG_SX_TTL_VH_MSK                                             0x06000000
#define RG_SX_TTL_VH_I_MSK                                           0xf9ffffff
#define RG_SX_TTL_VH_SFT                                             25
#define RG_SX_TTL_VH_HI                                              26
#define RG_SX_TTL_VH_SZ                                              2

#define RG_SX_TTL_VL_MSK                                             0x18000000
#define RG_SX_TTL_VL_I_MSK                                           0xe7ffffff
#define RG_SX_TTL_VL_SFT                                             27
#define RG_SX_TTL_VL_HI                                              28
#define RG_SX_TTL_VL_SZ                                              2

#define RG_SX_VCO_ISEL_MAN_MSK                                       0x00000001
#define RG_SX_VCO_ISEL_MAN_I_MSK                                     0xfffffffe
#define RG_SX_VCO_ISEL_MAN_SFT                                       0
#define RG_SX_VCO_ISEL_MAN_HI                                        0
#define RG_SX_VCO_ISEL_MAN_SZ                                        1

#define RG_SX_VCO_ISEL_MSK                                           0x0000001e
#define RG_SX_VCO_ISEL_I_MSK                                         0xffffffe1
#define RG_SX_VCO_ISEL_SFT                                           1
#define RG_SX_VCO_ISEL_HI                                            4
#define RG_SX_VCO_ISEL_SZ                                            4

#define RG_SX_VCO_RTAIL_SHIFT_MSK                                    0x00000020
#define RG_SX_VCO_RTAIL_SHIFT_I_MSK                                  0xffffffdf
#define RG_SX_VCO_RTAIL_SHIFT_SFT                                    5
#define RG_SX_VCO_RTAIL_SHIFT_HI                                     5
#define RG_SX_VCO_RTAIL_SHIFT_SZ                                     1

#define RG_SX_VCO_VCCBSEL_MSK                                        0x00e00000
#define RG_SX_VCO_VCCBSEL_I_MSK                                      0xff1fffff
#define RG_SX_VCO_VCCBSEL_SFT                                        21
#define RG_SX_VCO_VCCBSEL_HI                                         23
#define RG_SX_VCO_VCCBSEL_SZ                                         3

#define RG_SX_VCO_KVDOUB_MSK                                         0x01000000
#define RG_SX_VCO_KVDOUB_I_MSK                                       0xfeffffff
#define RG_SX_VCO_KVDOUB_SFT                                         24
#define RG_SX_VCO_KVDOUB_HI                                          24
#define RG_SX_VCO_KVDOUB_SZ                                          1

#define RG_SX_VCO_VARBSEL_MSK                                        0x0c000000
#define RG_SX_VCO_VARBSEL_I_MSK                                      0xf3ffffff
#define RG_SX_VCO_VARBSEL_SFT                                        26
#define RG_SX_VCO_VARBSEL_HI                                         27
#define RG_SX_VCO_VARBSEL_SZ                                         2

#define RG_SX_VCO_CS_AWH_MSK                                         0x20000000
#define RG_SX_VCO_CS_AWH_I_MSK                                       0xdfffffff
#define RG_SX_VCO_CS_AWH_SFT                                         29
#define RG_SX_VCO_CS_AWH_HI                                          29
#define RG_SX_VCO_CS_AWH_SZ                                          1

#define RG_EN_SX_VOMON_BF_MSK                                        0x80000000
#define RG_EN_SX_VOMON_BF_I_MSK                                      0x7fffffff
#define RG_EN_SX_VOMON_BF_SFT                                        31
#define RG_EN_SX_VOMON_BF_HI                                         31
#define RG_EN_SX_VOMON_BF_SZ                                         1

#define RG_VOHSDIVBF_VSEL_MSK                                        0x00000003
#define RG_VOHSDIVBF_VSEL_I_MSK                                      0xfffffffc
#define RG_VOHSDIVBF_VSEL_SFT                                        0
#define RG_VOHSDIVBF_VSEL_HI                                         1
#define RG_VOHSDIVBF_VSEL_SZ                                         2

#define RG_SXBF_VSEL_MSK                                             0x00000018
#define RG_SXBF_VSEL_I_MSK                                           0xffffffe7
#define RG_SXBF_VSEL_SFT                                             3
#define RG_SXBF_VSEL_HI                                              4
#define RG_SXBF_VSEL_SZ                                              2

#define RG_HSDIV_FDIVBF1_VSEL_MSK                                    0x00000040
#define RG_HSDIV_FDIVBF1_VSEL_I_MSK                                  0xffffffbf
#define RG_HSDIV_FDIVBF1_VSEL_SFT                                    6
#define RG_HSDIV_FDIVBF1_VSEL_HI                                     6
#define RG_HSDIV_FDIVBF1_VSEL_SZ                                     1

#define RG_HSDIV_FDIVBF2_VSEL_MSK                                    0x00000080
#define RG_HSDIV_FDIVBF2_VSEL_I_MSK                                  0xffffff7f
#define RG_HSDIV_FDIVBF2_VSEL_SFT                                    7
#define RG_HSDIV_FDIVBF2_VSEL_HI                                     7
#define RG_HSDIV_FDIVBF2_VSEL_SZ                                     1

#define RG_HSDIV_SDIVBF1_VSEL_MSK                                    0x00000200
#define RG_HSDIV_SDIVBF1_VSEL_I_MSK                                  0xfffffdff
#define RG_HSDIV_SDIVBF1_VSEL_SFT                                    9
#define RG_HSDIV_SDIVBF1_VSEL_HI                                     9
#define RG_HSDIV_SDIVBF1_VSEL_SZ                                     1

#define RG_HSDIV_SDIVBF2_VSEL_MSK                                    0x00000400
#define RG_HSDIV_SDIVBF2_VSEL_I_MSK                                  0xfffffbff
#define RG_HSDIV_SDIVBF2_VSEL_SFT                                    10
#define RG_HSDIV_SDIVBF2_VSEL_HI                                     10
#define RG_HSDIV_SDIVBF2_VSEL_SZ                                     1

#define RG_SXMIX_IBIAS_SEL_MSK                                       0x00006000
#define RG_SXMIX_IBIAS_SEL_I_MSK                                     0xffff9fff
#define RG_SXMIX_IBIAS_SEL_SFT                                       13
#define RG_SXMIX_IBIAS_SEL_HI                                        14
#define RG_SXMIX_IBIAS_SEL_SZ                                        2

#define RG_SXMIX_SWB_SEL_MSK                                         0x00018000
#define RG_SXMIX_SWB_SEL_I_MSK                                       0xfffe7fff
#define RG_SXMIX_SWB_SEL_SFT                                         15
#define RG_SXMIX_SWB_SEL_HI                                          16
#define RG_SXMIX_SWB_SEL_SZ                                          2

#define RG_SXMIX_GMSEL_MSK                                           0x00060000
#define RG_SXMIX_GMSEL_I_MSK                                         0xfff9ffff
#define RG_SXMIX_GMSEL_SFT                                           17
#define RG_SXMIX_GMSEL_HI                                            18
#define RG_SXMIX_GMSEL_SZ                                            2

#define RG_SXREP_SWB_SEL_MSK                                         0x06000000
#define RG_SXREP_SWB_SEL_I_MSK                                       0xf9ffffff
#define RG_SXREP_SWB_SEL_SFT                                         25
#define RG_SXREP_SWB_SEL_HI                                          26
#define RG_SXREP_SWB_SEL_SZ                                          2

#define RG_SXREP_CSSEL_MSK                                           0x18000000
#define RG_SXREP_CSSEL_I_MSK                                         0xe7ffffff
#define RG_SXREP_CSSEL_SFT                                           27
#define RG_SXREP_CSSEL_HI                                            28
#define RG_SXREP_CSSEL_SZ                                            2

#define RG_SX_DIV_VDD1_MSK                                           0x00000003
#define RG_SX_DIV_VDD1_I_MSK                                         0xfffffffc
#define RG_SX_DIV_VDD1_SFT                                           0
#define RG_SX_DIV_VDD1_HI                                            1
#define RG_SX_DIV_VDD1_SZ                                            2

#define RG_SX_DIV_VDD2_MSK                                           0x0000000c
#define RG_SX_DIV_VDD2_I_MSK                                         0xfffffff3
#define RG_SX_DIV_VDD2_SFT                                           2
#define RG_SX_DIV_VDD2_HI                                            3
#define RG_SX_DIV_VDD2_SZ                                            2

#define RG_SX_DIV_VDD3_MSK                                           0x00000030
#define RG_SX_DIV_VDD3_I_MSK                                         0xffffffcf
#define RG_SX_DIV_VDD3_SFT                                           4
#define RG_SX_DIV_VDD3_HI                                            5
#define RG_SX_DIV_VDD3_SZ                                            2

#define RG_SX_DIV_SDM_EDGE_MSK                                       0x00000080
#define RG_SX_DIV_SDM_EDGE_I_MSK                                     0xffffff7f
#define RG_SX_DIV_SDM_EDGE_SFT                                       7
#define RG_SX_DIV_SDM_EDGE_HI                                        7
#define RG_SX_DIV_SDM_EDGE_SZ                                        1

#define RG_EN_SX_MOD_MSK                                             0x00000200
#define RG_EN_SX_MOD_I_MSK                                           0xfffffdff
#define RG_EN_SX_MOD_SFT                                             9
#define RG_EN_SX_MOD_HI                                              9
#define RG_EN_SX_MOD_SZ                                              1

#define RG_EN_SX_DITHER_MSK                                          0x00000400
#define RG_EN_SX_DITHER_I_MSK                                        0xfffffbff
#define RG_EN_SX_DITHER_SFT                                          10
#define RG_EN_SX_DITHER_HI                                           10
#define RG_EN_SX_DITHER_SZ                                           1

#define RG_SX_MOD_ORDER_MSK                                          0x00001800
#define RG_SX_MOD_ORDER_I_MSK                                        0xffffe7ff
#define RG_SX_MOD_ORDER_SFT                                          11
#define RG_SX_MOD_ORDER_HI                                           12
#define RG_SX_MOD_ORDER_SZ                                           2

#define RG_SX_DITHER_WEIGHT_MSK                                      0x00006000
#define RG_SX_DITHER_WEIGHT_I_MSK                                    0xffff9fff
#define RG_SX_DITHER_WEIGHT_SFT                                      13
#define RG_SX_DITHER_WEIGHT_HI                                       14
#define RG_SX_DITHER_WEIGHT_SZ                                       2

#define RG_SX_SUB_SEL_MAN_MSK                                        0x00000001
#define RG_SX_SUB_SEL_MAN_I_MSK                                      0xfffffffe
#define RG_SX_SUB_SEL_MAN_SFT                                        0
#define RG_SX_SUB_SEL_MAN_HI                                         0
#define RG_SX_SUB_SEL_MAN_SZ                                         1

#define RG_SX_SUB_SEL_MSK                                            0x000001fe
#define RG_SX_SUB_SEL_I_MSK                                          0xfffffe01
#define RG_SX_SUB_SEL_SFT                                            1
#define RG_SX_SUB_SEL_HI                                             8
#define RG_SX_SUB_SEL_SZ                                             8

#define RG_SX_SUB_C0P5_DIS_MSK                                       0x00000200
#define RG_SX_SUB_C0P5_DIS_I_MSK                                     0xfffffdff
#define RG_SX_SUB_C0P5_DIS_SFT                                       9
#define RG_SX_SUB_C0P5_DIS_HI                                        9
#define RG_SX_SUB_C0P5_DIS_SZ                                        1

#define RG_SX_SBCAL_CT_MSK                                           0x00000c00
#define RG_SX_SBCAL_CT_I_MSK                                         0xfffff3ff
#define RG_SX_SBCAL_CT_SFT                                           10
#define RG_SX_SBCAL_CT_HI                                            11
#define RG_SX_SBCAL_CT_SZ                                            2

#define RG_SX_SBCAL_WT_MSK                                           0x00001000
#define RG_SX_SBCAL_WT_I_MSK                                         0xffffefff
#define RG_SX_SBCAL_WT_SFT                                           12
#define RG_SX_SBCAL_WT_HI                                            12
#define RG_SX_SBCAL_WT_SZ                                            1

#define RG_SX_SBCAL_DIFFMIN_MSK                                      0x00002000
#define RG_SX_SBCAL_DIFFMIN_I_MSK                                    0xffffdfff
#define RG_SX_SBCAL_DIFFMIN_SFT                                      13
#define RG_SX_SBCAL_DIFFMIN_HI                                       13
#define RG_SX_SBCAL_DIFFMIN_SZ                                       1

#define RG_SX_SBCAL_NTARG_MAN_MSK                                    0x00004000
#define RG_SX_SBCAL_NTARG_MAN_I_MSK                                  0xffffbfff
#define RG_SX_SBCAL_NTARG_MAN_SFT                                    14
#define RG_SX_SBCAL_NTARG_MAN_HI                                     14
#define RG_SX_SBCAL_NTARG_MAN_SZ                                     1

#define RG_SX_SBCAL_NTARG_MSK                                        0xffff8000
#define RG_SX_SBCAL_NTARG_I_MSK                                      0x00007fff
#define RG_SX_SBCAL_NTARG_SFT                                        15
#define RG_SX_SBCAL_NTARG_HI                                         31
#define RG_SX_SBCAL_NTARG_SZ                                         17

#define RG_SX_VOAAC_TAR_MSK                                          0x0000000f
#define RG_SX_VOAAC_TAR_I_MSK                                        0xfffffff0
#define RG_SX_VOAAC_TAR_SFT                                          0
#define RG_SX_VOAAC_TAR_HI                                           3
#define RG_SX_VOAAC_TAR_SZ                                           4

#define RG_SX_VOAAC_TAR_OST_MSK                                      0x00000010
#define RG_SX_VOAAC_TAR_OST_I_MSK                                    0xffffffef
#define RG_SX_VOAAC_TAR_OST_SFT                                      4
#define RG_SX_VOAAC_TAR_OST_HI                                       4
#define RG_SX_VOAAC_TAR_OST_SZ                                       1

#define RG_VO8G_AAC_IOST_MSK                                         0x00000060
#define RG_VO8G_AAC_IOST_I_MSK                                       0xffffff9f
#define RG_VO8G_AAC_IOST_SFT                                         5
#define RG_VO8G_AAC_IOST_HI                                          6
#define RG_VO8G_AAC_IOST_SZ                                          2

#define RG_VO8G_AAC_IMAX_MSK                                         0x00000780
#define RG_VO8G_AAC_IMAX_I_MSK                                       0xfffff87f
#define RG_VO8G_AAC_IMAX_SFT                                         7
#define RG_VO8G_AAC_IMAX_HI                                          10
#define RG_VO8G_AAC_IMAX_SZ                                          4

#define RG_SX_AAC_ACCUMH_MSK                                         0x00001800
#define RG_SX_AAC_ACCUMH_I_MSK                                       0xffffe7ff
#define RG_SX_AAC_ACCUMH_SFT                                         11
#define RG_SX_AAC_ACCUMH_HI                                          12
#define RG_SX_AAC_ACCUMH_SZ                                          2

#define RG_SX_AAC_ACCUML_MSK                                         0x00006000
#define RG_SX_AAC_ACCUML_I_MSK                                       0xffff9fff
#define RG_SX_AAC_ACCUML_SFT                                         13
#define RG_SX_AAC_ACCUML_HI                                          14
#define RG_SX_AAC_ACCUML_SZ                                          2

#define RG_SX_AAC_EN_MAN_MSK                                         0x00008000
#define RG_SX_AAC_EN_MAN_I_MSK                                       0xffff7fff
#define RG_SX_AAC_EN_MAN_SFT                                         15
#define RG_SX_AAC_EN_MAN_HI                                          15
#define RG_SX_AAC_EN_MAN_SZ                                          1

#define RG_SX_AAC_EN_MSK                                             0x00010000
#define RG_SX_AAC_EN_I_MSK                                           0xfffeffff
#define RG_SX_AAC_EN_SFT                                             16
#define RG_SX_AAC_EN_HI                                              16
#define RG_SX_AAC_EN_SZ                                              1

#define RG_SX_AAC_EVA_MAN_MSK                                        0x00020000
#define RG_SX_AAC_EVA_MAN_I_MSK                                      0xfffdffff
#define RG_SX_AAC_EVA_MAN_SFT                                        17
#define RG_SX_AAC_EVA_MAN_HI                                         17
#define RG_SX_AAC_EVA_MAN_SZ                                         1

#define RG_SX_AAC_EVA_MSK                                            0x00040000
#define RG_SX_AAC_EVA_I_MSK                                          0xfffbffff
#define RG_SX_AAC_EVA_SFT                                            18
#define RG_SX_AAC_EVA_HI                                             18
#define RG_SX_AAC_EVA_SZ                                             1

#define RG_AAC_TAR_MAN_MSK                                           0x00080000
#define RG_AAC_TAR_MAN_I_MSK                                         0xfff7ffff
#define RG_AAC_TAR_MAN_SFT                                           19
#define RG_AAC_TAR_MAN_HI                                            19
#define RG_AAC_TAR_MAN_SZ                                            1

#define RG_VO8G_AAC_RTAIL_SHIFT_INI_MSK                              0x00100000
#define RG_VO8G_AAC_RTAIL_SHIFT_INI_I_MSK                            0xffefffff
#define RG_VO8G_AAC_RTAIL_SHIFT_INI_SFT                              20
#define RG_VO8G_AAC_RTAIL_SHIFT_INI_HI                               20
#define RG_VO8G_AAC_RTAIL_SHIFT_INI_SZ                               1

#define RG_SX_AAC_INIT_MSK                                           0x00600000
#define RG_SX_AAC_INIT_I_MSK                                         0xff9fffff
#define RG_SX_AAC_INIT_SFT                                           21
#define RG_SX_AAC_INIT_HI                                            22
#define RG_SX_AAC_INIT_SZ                                            2

#define RG_SX_AAC_EVA_TS_MSK                                         0x01800000
#define RG_SX_AAC_EVA_TS_I_MSK                                       0xfe7fffff
#define RG_SX_AAC_EVA_TS_SFT                                         23
#define RG_SX_AAC_EVA_TS_HI                                          24
#define RG_SX_AAC_EVA_TS_SZ                                          2

#define RG_AAC_PDSW_EN_MAN_MSK                                       0x02000000
#define RG_AAC_PDSW_EN_MAN_I_MSK                                     0xfdffffff
#define RG_AAC_PDSW_EN_MAN_SFT                                       25
#define RG_AAC_PDSW_EN_MAN_HI                                        25
#define RG_AAC_PDSW_EN_MAN_SZ                                        1

#define RG_EN_AAC_VOPDSW_MSK                                         0x04000000
#define RG_EN_AAC_VOPDSW_I_MSK                                       0xfbffffff
#define RG_EN_AAC_VOPDSW_SFT                                         26
#define RG_EN_AAC_VOPDSW_HI                                          26
#define RG_EN_AAC_VOPDSW_SZ                                          1

#define RG_EN_AAC_MXPDSW_MSK                                         0x08000000
#define RG_EN_AAC_MXPDSW_I_MSK                                       0xf7ffffff
#define RG_EN_AAC_MXPDSW_SFT                                         27
#define RG_EN_AAC_MXPDSW_HI                                          27
#define RG_EN_AAC_MXPDSW_SZ                                          1

#define RG_EN_AAC_RPPDSW_MSK                                         0x10000000
#define RG_EN_AAC_RPPDSW_I_MSK                                       0xefffffff
#define RG_EN_AAC_RPPDSW_SFT                                         28
#define RG_EN_AAC_RPPDSW_HI                                          28
#define RG_EN_AAC_RPPDSW_SZ                                          1

#define RG_SX_AAC_TEST_EN_MSK                                        0x40000000
#define RG_SX_AAC_TEST_EN_I_MSK                                      0xbfffffff
#define RG_SX_AAC_TEST_EN_SFT                                        30
#define RG_SX_AAC_TEST_EN_HI                                         30
#define RG_SX_AAC_TEST_EN_SZ                                         1

#define RG_SX_AAC_TEST_SEL_MSK                                       0x80000000
#define RG_SX_AAC_TEST_SEL_I_MSK                                     0x7fffffff
#define RG_SX_AAC_TEST_SEL_SFT                                       31
#define RG_SX_AAC_TEST_SEL_HI                                        31
#define RG_SX_AAC_TEST_SEL_SZ                                        1

#define RG_SX_MIXAAC_TAR_MSK                                         0x0000000f
#define RG_SX_MIXAAC_TAR_I_MSK                                       0xfffffff0
#define RG_SX_MIXAAC_TAR_SFT                                         0
#define RG_SX_MIXAAC_TAR_HI                                          3
#define RG_SX_MIXAAC_TAR_SZ                                          4

#define RG_SX_MIXAAC_TAR_OST_MSK                                     0x00000010
#define RG_SX_MIXAAC_TAR_OST_I_MSK                                   0xffffffef
#define RG_SX_MIXAAC_TAR_OST_SFT                                     4
#define RG_SX_MIXAAC_TAR_OST_HI                                      4
#define RG_SX_MIXAAC_TAR_OST_SZ                                      1

#define RG_SXMIX_SCA_SEL_MAN_MSK                                     0x00000020
#define RG_SXMIX_SCA_SEL_MAN_I_MSK                                   0xffffffdf
#define RG_SXMIX_SCA_SEL_MAN_SFT                                     5
#define RG_SXMIX_SCA_SEL_MAN_HI                                      5
#define RG_SXMIX_SCA_SEL_MAN_SZ                                      1

#define RG_SXMIX_SCA_SEL_MSK                                         0x000007c0
#define RG_SXMIX_SCA_SEL_I_MSK                                       0xfffff83f
#define RG_SXMIX_SCA_SEL_SFT                                         6
#define RG_SXMIX_SCA_SEL_HI                                          10
#define RG_SXMIX_SCA_SEL_SZ                                          5

#define RG_SX_REPAAC_TAR_MSK                                         0x0001e000
#define RG_SX_REPAAC_TAR_I_MSK                                       0xfffe1fff
#define RG_SX_REPAAC_TAR_SFT                                         13
#define RG_SX_REPAAC_TAR_HI                                          16
#define RG_SX_REPAAC_TAR_SZ                                          4

#define RG_SX_REPAAC_TAR_OST_MSK                                     0x00020000
#define RG_SX_REPAAC_TAR_OST_I_MSK                                   0xfffdffff
#define RG_SX_REPAAC_TAR_OST_SFT                                     17
#define RG_SX_REPAAC_TAR_OST_HI                                      17
#define RG_SX_REPAAC_TAR_OST_SZ                                      1

#define RG_SXREP_SCA_SEL_MAN_MSK                                     0x00040000
#define RG_SXREP_SCA_SEL_MAN_I_MSK                                   0xfffbffff
#define RG_SXREP_SCA_SEL_MAN_SFT                                     18
#define RG_SXREP_SCA_SEL_MAN_HI                                      18
#define RG_SXREP_SCA_SEL_MAN_SZ                                      1

#define RG_SXREP_SCA_SEL_MSK                                         0x00f80000
#define RG_SXREP_SCA_SEL_I_MSK                                       0xff07ffff
#define RG_SXREP_SCA_SEL_SFT                                         19
#define RG_SXREP_SCA_SEL_HI                                          23
#define RG_SXREP_SCA_SEL_SZ                                          5

#define RG_WF_RX_ABBCTUNE_MSK                                        0x0000007f
#define RG_WF_RX_ABBCTUNE_I_MSK                                      0xffffff80
#define RG_WF_RX_ABBCTUNE_SFT                                        0
#define RG_WF_RX_ABBCTUNE_HI                                         6
#define RG_WF_RX_ABBCTUNE_SZ                                         7

#define RG_WF_RX_ABBCFIX_MSK                                         0x00000180
#define RG_WF_RX_ABBCFIX_I_MSK                                       0xfffffe7f
#define RG_WF_RX_ABBCFIX_SFT                                         7
#define RG_WF_RX_ABBCFIX_HI                                          8
#define RG_WF_RX_ABBCFIX_SZ                                          2

#define RG_WF_RX_ABB_AC_MODE_MSK                                     0x00000200
#define RG_WF_RX_ABB_AC_MODE_I_MSK                                   0xfffffdff
#define RG_WF_RX_ABB_AC_MODE_SFT                                     9
#define RG_WF_RX_ABB_AC_MODE_HI                                      9
#define RG_WF_RX_ABB_AC_MODE_SZ                                      1

#define RG_WF_RX_ABB_N_MODE_MSK                                      0x00000400
#define RG_WF_RX_ABB_N_MODE_I_MSK                                    0xfffffbff
#define RG_WF_RX_ABB_N_MODE_SFT                                      10
#define RG_WF_RX_ABB_N_MODE_HI                                       10
#define RG_WF_RX_ABB_N_MODE_SZ                                       1

#define RG_WF_RX_ABB_BT_MODE_MSK                                     0x00001800
#define RG_WF_RX_ABB_BT_MODE_I_MSK                                   0xffffe7ff
#define RG_WF_RX_ABB_BT_MODE_SFT                                     11
#define RG_WF_RX_ABB_BT_MODE_HI                                      12
#define RG_WF_RX_ABB_BT_MODE_SZ                                      2

#define RG_WF_RX_ABB_ADDI_MSK                                        0x00006000
#define RG_WF_RX_ABB_ADDI_I_MSK                                      0xffff9fff
#define RG_WF_RX_ABB_ADDI_SFT                                        13
#define RG_WF_RX_ABB_ADDI_HI                                         14
#define RG_WF_RX_ABB_ADDI_SZ                                         2

#define RG_WF_RX_ABB_IDIV2_MSK                                       0x00008000
#define RG_WF_RX_ABB_IDIV2_I_MSK                                     0xffff7fff
#define RG_WF_RX_ABB_IDIV2_SFT                                       15
#define RG_WF_RX_ABB_IDIV2_HI                                        15
#define RG_WF_RX_ABB_IDIV2_SZ                                        1

#define RG_WF_RXADC_VREFDRB2_MSK                                     0x00010000
#define RG_WF_RXADC_VREFDRB2_I_MSK                                   0xfffeffff
#define RG_WF_RXADC_VREFDRB2_SFT                                     16
#define RG_WF_RXADC_VREFDRB2_HI                                      16
#define RG_WF_RXADC_VREFDRB2_SZ                                      1

#define RG_WF_N_RX_ABBCTUNE_MSK                                      0x0000007f
#define RG_WF_N_RX_ABBCTUNE_I_MSK                                    0xffffff80
#define RG_WF_N_RX_ABBCTUNE_SFT                                      0
#define RG_WF_N_RX_ABBCTUNE_HI                                       6
#define RG_WF_N_RX_ABBCTUNE_SZ                                       7

#define RG_WF_N_RX_ABBCFIX_MSK                                       0x00000180
#define RG_WF_N_RX_ABBCFIX_I_MSK                                     0xfffffe7f
#define RG_WF_N_RX_ABBCFIX_SFT                                       7
#define RG_WF_N_RX_ABBCFIX_HI                                        8
#define RG_WF_N_RX_ABBCFIX_SZ                                        2

#define RG_WF_N_RX_ABB_AC_MODE_MSK                                   0x00000200
#define RG_WF_N_RX_ABB_AC_MODE_I_MSK                                 0xfffffdff
#define RG_WF_N_RX_ABB_AC_MODE_SFT                                   9
#define RG_WF_N_RX_ABB_AC_MODE_HI                                    9
#define RG_WF_N_RX_ABB_AC_MODE_SZ                                    1

#define RG_WF_N_RX_ABB_N_MODE_MSK                                    0x00000400
#define RG_WF_N_RX_ABB_N_MODE_I_MSK                                  0xfffffbff
#define RG_WF_N_RX_ABB_N_MODE_SFT                                    10
#define RG_WF_N_RX_ABB_N_MODE_HI                                     10
#define RG_WF_N_RX_ABB_N_MODE_SZ                                     1

#define RG_WF_N_RX_ABB_BT_MODE_MSK                                   0x00001800
#define RG_WF_N_RX_ABB_BT_MODE_I_MSK                                 0xffffe7ff
#define RG_WF_N_RX_ABB_BT_MODE_SFT                                   11
#define RG_WF_N_RX_ABB_BT_MODE_HI                                    12
#define RG_WF_N_RX_ABB_BT_MODE_SZ                                    2

#define RG_WF_N_RX_ABB_ADDI_MSK                                      0x00006000
#define RG_WF_N_RX_ABB_ADDI_I_MSK                                    0xffff9fff
#define RG_WF_N_RX_ABB_ADDI_SFT                                      13
#define RG_WF_N_RX_ABB_ADDI_HI                                       14
#define RG_WF_N_RX_ABB_ADDI_SZ                                       2

#define RG_WF_N_RX_ABB_IDIV2_MSK                                     0x00008000
#define RG_WF_N_RX_ABB_IDIV2_I_MSK                                   0xffff7fff
#define RG_WF_N_RX_ABB_IDIV2_SFT                                     15
#define RG_WF_N_RX_ABB_IDIV2_HI                                      15
#define RG_WF_N_RX_ABB_IDIV2_SZ                                      1

#define RG_WF_N_RXADC_VREFDRB2_MSK                                   0x00010000
#define RG_WF_N_RXADC_VREFDRB2_I_MSK                                 0xfffeffff
#define RG_WF_N_RXADC_VREFDRB2_SFT                                   16
#define RG_WF_N_RXADC_VREFDRB2_HI                                    16
#define RG_WF_N_RXADC_VREFDRB2_SZ                                    1

#define RG_WF_AC_RX_ABBCTUNE_MSK                                     0x0000007f
#define RG_WF_AC_RX_ABBCTUNE_I_MSK                                   0xffffff80
#define RG_WF_AC_RX_ABBCTUNE_SFT                                     0
#define RG_WF_AC_RX_ABBCTUNE_HI                                      6
#define RG_WF_AC_RX_ABBCTUNE_SZ                                      7

#define RG_WF_AC_RX_ABBCFIX_MSK                                      0x00000180
#define RG_WF_AC_RX_ABBCFIX_I_MSK                                    0xfffffe7f
#define RG_WF_AC_RX_ABBCFIX_SFT                                      7
#define RG_WF_AC_RX_ABBCFIX_HI                                       8
#define RG_WF_AC_RX_ABBCFIX_SZ                                       2

#define RG_WF_AC_RX_ABB_AC_MODE_MSK                                  0x00000200
#define RG_WF_AC_RX_ABB_AC_MODE_I_MSK                                0xfffffdff
#define RG_WF_AC_RX_ABB_AC_MODE_SFT                                  9
#define RG_WF_AC_RX_ABB_AC_MODE_HI                                   9
#define RG_WF_AC_RX_ABB_AC_MODE_SZ                                   1

#define RG_WF_AC_RX_ABB_N_MODE_MSK                                   0x00000400
#define RG_WF_AC_RX_ABB_N_MODE_I_MSK                                 0xfffffbff
#define RG_WF_AC_RX_ABB_N_MODE_SFT                                   10
#define RG_WF_AC_RX_ABB_N_MODE_HI                                    10
#define RG_WF_AC_RX_ABB_N_MODE_SZ                                    1

#define RG_WF_AC_RX_ABB_BT_MODE_MSK                                  0x00001800
#define RG_WF_AC_RX_ABB_BT_MODE_I_MSK                                0xffffe7ff
#define RG_WF_AC_RX_ABB_BT_MODE_SFT                                  11
#define RG_WF_AC_RX_ABB_BT_MODE_HI                                   12
#define RG_WF_AC_RX_ABB_BT_MODE_SZ                                   2

#define RG_WF_AC_RX_ABB_ADDI_MSK                                     0x00006000
#define RG_WF_AC_RX_ABB_ADDI_I_MSK                                   0xffff9fff
#define RG_WF_AC_RX_ABB_ADDI_SFT                                     13
#define RG_WF_AC_RX_ABB_ADDI_HI                                      14
#define RG_WF_AC_RX_ABB_ADDI_SZ                                      2

#define RG_WF_AC_RX_ABB_IDIV2_MSK                                    0x00008000
#define RG_WF_AC_RX_ABB_IDIV2_I_MSK                                  0xffff7fff
#define RG_WF_AC_RX_ABB_IDIV2_SFT                                    15
#define RG_WF_AC_RX_ABB_IDIV2_HI                                     15
#define RG_WF_AC_RX_ABB_IDIV2_SZ                                     1

#define RG_WF_AC_RXADC_VREFDRB2_MSK                                  0x00010000
#define RG_WF_AC_RXADC_VREFDRB2_I_MSK                                0xfffeffff
#define RG_WF_AC_RXADC_VREFDRB2_SFT                                  16
#define RG_WF_AC_RXADC_VREFDRB2_HI                                   16
#define RG_WF_AC_RXADC_VREFDRB2_SZ                                   1

#define RG_BT1M_RX_ABBCTUNE_MSK                                      0x0000007f
#define RG_BT1M_RX_ABBCTUNE_I_MSK                                    0xffffff80
#define RG_BT1M_RX_ABBCTUNE_SFT                                      0
#define RG_BT1M_RX_ABBCTUNE_HI                                       6
#define RG_BT1M_RX_ABBCTUNE_SZ                                       7

#define RG_BT1M_RX_ABBCFIX_MSK                                       0x00000180
#define RG_BT1M_RX_ABBCFIX_I_MSK                                     0xfffffe7f
#define RG_BT1M_RX_ABBCFIX_SFT                                       7
#define RG_BT1M_RX_ABBCFIX_HI                                        8
#define RG_BT1M_RX_ABBCFIX_SZ                                        2

#define RG_BT1M_RX_ABB_AC_MODE_MSK                                   0x00000200
#define RG_BT1M_RX_ABB_AC_MODE_I_MSK                                 0xfffffdff
#define RG_BT1M_RX_ABB_AC_MODE_SFT                                   9
#define RG_BT1M_RX_ABB_AC_MODE_HI                                    9
#define RG_BT1M_RX_ABB_AC_MODE_SZ                                    1

#define RG_BT1M_RX_ABB_N_MODE_MSK                                    0x00000400
#define RG_BT1M_RX_ABB_N_MODE_I_MSK                                  0xfffffbff
#define RG_BT1M_RX_ABB_N_MODE_SFT                                    10
#define RG_BT1M_RX_ABB_N_MODE_HI                                     10
#define RG_BT1M_RX_ABB_N_MODE_SZ                                     1

#define RG_BT1M_RX_ABB_BT_MODE_MSK                                   0x00001800
#define RG_BT1M_RX_ABB_BT_MODE_I_MSK                                 0xffffe7ff
#define RG_BT1M_RX_ABB_BT_MODE_SFT                                   11
#define RG_BT1M_RX_ABB_BT_MODE_HI                                    12
#define RG_BT1M_RX_ABB_BT_MODE_SZ                                    2

#define RG_BT1M_RX_ABB_ADDI_MSK                                      0x00006000
#define RG_BT1M_RX_ABB_ADDI_I_MSK                                    0xffff9fff
#define RG_BT1M_RX_ABB_ADDI_SFT                                      13
#define RG_BT1M_RX_ABB_ADDI_HI                                       14
#define RG_BT1M_RX_ABB_ADDI_SZ                                       2

#define RG_BT1M_RX_ABB_IDIV2_MSK                                     0x00008000
#define RG_BT1M_RX_ABB_IDIV2_I_MSK                                   0xffff7fff
#define RG_BT1M_RX_ABB_IDIV2_SFT                                     15
#define RG_BT1M_RX_ABB_IDIV2_HI                                      15
#define RG_BT1M_RX_ABB_IDIV2_SZ                                      1

#define RG_BT1M_RXADC_VREFDRB2_MSK                                   0x00010000
#define RG_BT1M_RXADC_VREFDRB2_I_MSK                                 0xfffeffff
#define RG_BT1M_RXADC_VREFDRB2_SFT                                   16
#define RG_BT1M_RXADC_VREFDRB2_HI                                    16
#define RG_BT1M_RXADC_VREFDRB2_SZ                                    1

#define RG_BT2M_RX_ABBCTUNE_MSK                                      0x0000007f
#define RG_BT2M_RX_ABBCTUNE_I_MSK                                    0xffffff80
#define RG_BT2M_RX_ABBCTUNE_SFT                                      0
#define RG_BT2M_RX_ABBCTUNE_HI                                       6
#define RG_BT2M_RX_ABBCTUNE_SZ                                       7

#define RG_BT2M_RX_ABBCFIX_MSK                                       0x00000180
#define RG_BT2M_RX_ABBCFIX_I_MSK                                     0xfffffe7f
#define RG_BT2M_RX_ABBCFIX_SFT                                       7
#define RG_BT2M_RX_ABBCFIX_HI                                        8
#define RG_BT2M_RX_ABBCFIX_SZ                                        2

#define RG_BT2M_RX_ABB_AC_MODE_MSK                                   0x00000200
#define RG_BT2M_RX_ABB_AC_MODE_I_MSK                                 0xfffffdff
#define RG_BT2M_RX_ABB_AC_MODE_SFT                                   9
#define RG_BT2M_RX_ABB_AC_MODE_HI                                    9
#define RG_BT2M_RX_ABB_AC_MODE_SZ                                    1

#define RG_BT2M_RX_ABB_N_MODE_MSK                                    0x00000400
#define RG_BT2M_RX_ABB_N_MODE_I_MSK                                  0xfffffbff
#define RG_BT2M_RX_ABB_N_MODE_SFT                                    10
#define RG_BT2M_RX_ABB_N_MODE_HI                                     10
#define RG_BT2M_RX_ABB_N_MODE_SZ                                     1

#define RG_BT2M_RX_ABB_BT_MODE_MSK                                   0x00001800
#define RG_BT2M_RX_ABB_BT_MODE_I_MSK                                 0xffffe7ff
#define RG_BT2M_RX_ABB_BT_MODE_SFT                                   11
#define RG_BT2M_RX_ABB_BT_MODE_HI                                    12
#define RG_BT2M_RX_ABB_BT_MODE_SZ                                    2

#define RG_BT2M_RX_ABB_ADDI_MSK                                      0x00006000
#define RG_BT2M_RX_ABB_ADDI_I_MSK                                    0xffff9fff
#define RG_BT2M_RX_ABB_ADDI_SFT                                      13
#define RG_BT2M_RX_ABB_ADDI_HI                                       14
#define RG_BT2M_RX_ABB_ADDI_SZ                                       2

#define RG_BT2M_RX_ABB_IDIV2_MSK                                     0x00008000
#define RG_BT2M_RX_ABB_IDIV2_I_MSK                                   0xffff7fff
#define RG_BT2M_RX_ABB_IDIV2_SFT                                     15
#define RG_BT2M_RX_ABB_IDIV2_HI                                      15
#define RG_BT2M_RX_ABB_IDIV2_SZ                                      1

#define RG_BT2M_RXADC_VREFDRB2_MSK                                   0x00010000
#define RG_BT2M_RXADC_VREFDRB2_I_MSK                                 0xfffeffff
#define RG_BT2M_RXADC_VREFDRB2_SFT                                   16
#define RG_BT2M_RXADC_VREFDRB2_HI                                    16
#define RG_BT2M_RXADC_VREFDRB2_SZ                                    1

#define RG_WF_TXLPF_CTUNE_MSK                                        0x0000007f
#define RG_WF_TXLPF_CTUNE_I_MSK                                      0xffffff80
#define RG_WF_TXLPF_CTUNE_SFT                                        0
#define RG_WF_TXLPF_CTUNE_HI                                         6
#define RG_WF_TXLPF_CTUNE_SZ                                         7

#define RG_WF_TXLPF_BT_MODE_MSK                                      0x00000080
#define RG_WF_TXLPF_BT_MODE_I_MSK                                    0xffffff7f
#define RG_WF_TXLPF_BT_MODE_SFT                                      7
#define RG_WF_TXLPF_BT_MODE_HI                                       7
#define RG_WF_TXLPF_BT_MODE_SZ                                       1

#define RG_WF_TXLPF_R1B_MSK                                          0x00000f00
#define RG_WF_TXLPF_R1B_I_MSK                                        0xfffff0ff
#define RG_WF_TXLPF_R1B_SFT                                          8
#define RG_WF_TXLPF_R1B_HI                                           11
#define RG_WF_TXLPF_R1B_SZ                                           4

#define RG_BT_TXLPF_CTUNE_MSK                                        0x007f0000
#define RG_BT_TXLPF_CTUNE_I_MSK                                      0xff80ffff
#define RG_BT_TXLPF_CTUNE_SFT                                        16
#define RG_BT_TXLPF_CTUNE_HI                                         22
#define RG_BT_TXLPF_CTUNE_SZ                                         7

#define RG_BT_TXLPF_BT_MODE_MSK                                      0x00800000
#define RG_BT_TXLPF_BT_MODE_I_MSK                                    0xff7fffff
#define RG_BT_TXLPF_BT_MODE_SFT                                      23
#define RG_BT_TXLPF_BT_MODE_HI                                       23
#define RG_BT_TXLPF_BT_MODE_SZ                                       1

#define RG_BT_TXLPF_R1B_MSK                                          0x0f000000
#define RG_BT_TXLPF_R1B_I_MSK                                        0xf0ffffff
#define RG_BT_TXLPF_R1B_SFT                                          24
#define RG_BT_TXLPF_R1B_HI                                           27
#define RG_BT_TXLPF_R1B_SZ                                           4

#define RG_TRX_IDAC1DB_MSK                                           0x00000001
#define RG_TRX_IDAC1DB_I_MSK                                         0xfffffffe
#define RG_TRX_IDAC1DB_SFT                                           0
#define RG_TRX_IDAC1DB_HI                                            0
#define RG_TRX_IDAC1DB_SZ                                            1

#define RG_TRX_PDBIAS_MSK                                            0x00000002
#define RG_TRX_PDBIAS_I_MSK                                          0xfffffffd
#define RG_TRX_PDBIAS_SFT                                            1
#define RG_TRX_PDBIAS_HI                                             1
#define RG_TRX_PDBIAS_SZ                                             1

#define RG_RX_ABBOUT_TRI_STATE_MSK                                   0x00000001
#define RG_RX_ABBOUT_TRI_STATE_I_MSK                                 0xfffffffe
#define RG_RX_ABBOUT_TRI_STATE_SFT                                   0
#define RG_RX_ABBOUT_TRI_STATE_HI                                    0
#define RG_RX_ABBOUT_TRI_STATE_SZ                                    1

#define RG_RX_EN_IDACA_COURSE_MSK                                    0x00000002
#define RG_RX_EN_IDACA_COURSE_I_MSK                                  0xfffffffd
#define RG_RX_EN_IDACA_COURSE_SFT                                    1
#define RG_RX_EN_IDACA_COURSE_HI                                     1
#define RG_RX_EN_IDACA_COURSE_SZ                                     1

#define RG_RX_EN_LOOPA_MSK                                           0x00000004
#define RG_RX_EN_LOOPA_I_MSK                                         0xfffffffb
#define RG_RX_EN_LOOPA_SFT                                           2
#define RG_RX_EN_LOOPA_HI                                            2
#define RG_RX_EN_LOOPA_SZ                                            1

#define RG_RX_FILTER1ST_MSK                                          0x00000018
#define RG_RX_FILTER1ST_I_MSK                                        0xffffffe7
#define RG_RX_FILTER1ST_SFT                                          3
#define RG_RX_FILTER1ST_HI                                           4
#define RG_RX_FILTER1ST_SZ                                           2

#define RG_RX_FILTER2ND_MSK                                          0x00000060
#define RG_RX_FILTER2ND_I_MSK                                        0xffffff9f
#define RG_RX_FILTER2ND_SFT                                          5
#define RG_RX_FILTER2ND_HI                                           6
#define RG_RX_FILTER2ND_SZ                                           2

#define RG_RX_FILTER3RD_MSK                                          0x00000180
#define RG_RX_FILTER3RD_I_MSK                                        0xfffffe7f
#define RG_RX_FILTER3RD_SFT                                          7
#define RG_RX_FILTER3RD_HI                                           8
#define RG_RX_FILTER3RD_SZ                                           2

#define RG_RX_FILTERI_COURSE_MSK                                     0x00000600
#define RG_RX_FILTERI_COURSE_I_MSK                                   0xfffff9ff
#define RG_RX_FILTERI_COURSE_SFT                                     9
#define RG_RX_FILTERI_COURSE_HI                                      10
#define RG_RX_FILTERI_COURSE_SZ                                      2

#define RG_RX_FILTERVCM_MSK                                          0x00003800
#define RG_RX_FILTERVCM_I_MSK                                        0xffffc7ff
#define RG_RX_FILTERVCM_SFT                                          11
#define RG_RX_FILTERVCM_HI                                           13
#define RG_RX_FILTERVCM_SZ                                           3

#define RG_RX_FILTER_IDAC_MSK                                        0x0000c000
#define RG_RX_FILTER_IDAC_I_MSK                                      0xffff3fff
#define RG_RX_FILTER_IDAC_SFT                                        14
#define RG_RX_FILTER_IDAC_HI                                         15
#define RG_RX_FILTER_IDAC_SZ                                         2

#define RG_RX_OUTVCM_MSK                                             0x00070000
#define RG_RX_OUTVCM_I_MSK                                           0xfff8ffff
#define RG_RX_OUTVCM_SFT                                             16
#define RG_RX_OUTVCM_HI                                              18
#define RG_RX_OUTVCM_SZ                                              3

#define RG_TXLPF_ADDI_MSK                                            0x00180000
#define RG_TXLPF_ADDI_I_MSK                                          0xffe7ffff
#define RG_TXLPF_ADDI_SFT                                            19
#define RG_TXLPF_ADDI_HI                                             20
#define RG_TXLPF_ADDI_SZ                                             2

#define RG_TXLPF_FILTER1ST_MSK                                       0x00600000
#define RG_TXLPF_FILTER1ST_I_MSK                                     0xff9fffff
#define RG_TXLPF_FILTER1ST_SFT                                       21
#define RG_TXLPF_FILTER1ST_HI                                        22
#define RG_TXLPF_FILTER1ST_SZ                                        2

#define RG_TXLPF_FILTER2ND_MSK                                       0x01800000
#define RG_TXLPF_FILTER2ND_I_MSK                                     0xfe7fffff
#define RG_TXLPF_FILTER2ND_SFT                                       23
#define RG_TXLPF_FILTER2ND_HI                                        24
#define RG_TXLPF_FILTER2ND_SZ                                        2

#define RG_TXLPF_ICOURSE_MSK                                         0x06000000
#define RG_TXLPF_ICOURSE_I_MSK                                       0xf9ffffff
#define RG_TXLPF_ICOURSE_SFT                                         25
#define RG_TXLPF_ICOURSE_HI                                          26
#define RG_TXLPF_ICOURSE_SZ                                          2

#define RG_TXLPF_MODVCM_EN_MSK                                       0x08000000
#define RG_TXLPF_MODVCM_EN_I_MSK                                     0xf7ffffff
#define RG_TXLPF_MODVCM_EN_SFT                                       27
#define RG_TXLPF_MODVCM_EN_HI                                        27
#define RG_TXLPF_MODVCM_EN_SZ                                        1

#define RG_TXLPF_OSDAC_EN_MSK                                        0x10000000
#define RG_TXLPF_OSDAC_EN_I_MSK                                      0xefffffff
#define RG_TXLPF_OSDAC_EN_SFT                                        28
#define RG_TXLPF_OSDAC_EN_HI                                         28
#define RG_TXLPF_OSDAC_EN_SZ                                         1

#define RG_TXLPF_TRI_STATE_MSK                                       0x20000000
#define RG_TXLPF_TRI_STATE_I_MSK                                     0xdfffffff
#define RG_TXLPF_TRI_STATE_SFT                                       29
#define RG_TXLPF_TRI_STATE_HI                                        29
#define RG_TXLPF_TRI_STATE_SZ                                        1

#define RG_TXLPF_VCM_MSK                                             0xc0000000
#define RG_TXLPF_VCM_I_MSK                                           0x3fffffff
#define RG_TXLPF_VCM_SFT                                             30
#define RG_TXLPF_VCM_HI                                              31
#define RG_TXLPF_VCM_SZ                                              2

#define RG_RXADC_CLKSEL_MSK                                          0x00000001
#define RG_RXADC_CLKSEL_I_MSK                                        0xfffffffe
#define RG_RXADC_CLKSEL_SFT                                          0
#define RG_RXADC_CLKSEL_HI                                           0
#define RG_RXADC_CLKSEL_SZ                                           1

#define RG_RXADC_PDICH_MSK                                           0x00000002
#define RG_RXADC_PDICH_I_MSK                                         0xfffffffd
#define RG_RXADC_PDICH_SFT                                           1
#define RG_RXADC_PDICH_HI                                            1
#define RG_RXADC_PDICH_SZ                                            1

#define RG_RXADC_PDQCH_MSK                                           0x00000004
#define RG_RXADC_PDQCH_I_MSK                                         0xfffffffb
#define RG_RXADC_PDQCH_SFT                                           2
#define RG_RXADC_PDQCH_HI                                            2
#define RG_RXADC_PDQCH_SZ                                            1

#define RG_RXADC_TSEL_MSK                                            0x00000018
#define RG_RXADC_TSEL_I_MSK                                          0xffffffe7
#define RG_RXADC_TSEL_SFT                                            3
#define RG_RXADC_TSEL_HI                                             4
#define RG_RXADC_TSEL_SZ                                             2

#define RG_RXADC_VREFSEL_MSK                                         0x00000060
#define RG_RXADC_VREFSEL_I_MSK                                       0xffffff9f
#define RG_RXADC_VREFSEL_SFT                                         5
#define RG_RXADC_VREFSEL_HI                                          6
#define RG_RXADC_VREFSEL_SZ                                          2

#define RG_TXDAC_CKEDGE_MSK                                          0x00000080
#define RG_TXDAC_CKEDGE_I_MSK                                        0xffffff7f
#define RG_TXDAC_CKEDGE_SFT                                          7
#define RG_TXDAC_CKEDGE_HI                                           7
#define RG_TXDAC_CKEDGE_SZ                                           1

#define RG_TXDAC_ENICH_MSK                                           0x00000100
#define RG_TXDAC_ENICH_I_MSK                                         0xfffffeff
#define RG_TXDAC_ENICH_SFT                                           8
#define RG_TXDAC_ENICH_HI                                            8
#define RG_TXDAC_ENICH_SZ                                            1

#define RG_TXDAC_ENQCH_MSK                                           0x00000200
#define RG_TXDAC_ENQCH_I_MSK                                         0xfffffdff
#define RG_TXDAC_ENQCH_SFT                                           9
#define RG_TXDAC_ENQCH_HI                                            9
#define RG_TXDAC_ENQCH_SZ                                            1

#define RG_TXDAC_IBIAS_MSK                                           0x00000c00
#define RG_TXDAC_IBIAS_I_MSK                                         0xfffff3ff
#define RG_TXDAC_IBIAS_SFT                                           10
#define RG_TXDAC_IBIAS_HI                                            11
#define RG_TXDAC_IBIAS_SZ                                            2

#define RG_TXDAC_FASTBIAS_EN_MSK                                     0x00001000
#define RG_TXDAC_FASTBIAS_EN_I_MSK                                   0xffffefff
#define RG_TXDAC_FASTBIAS_EN_SFT                                     12
#define RG_TXDAC_FASTBIAS_EN_HI                                      12
#define RG_TXDAC_FASTBIAS_EN_SZ                                      1

#define RG_TXDAC_RLON_MSK                                            0x00002000
#define RG_TXDAC_RLON_I_MSK                                          0xffffdfff
#define RG_TXDAC_RLON_SFT                                            13
#define RG_TXDAC_RLON_HI                                             13
#define RG_TXDAC_RLON_SZ                                             1

#define RG_TXDAC_TSEL_MSK                                            0x0001c000
#define RG_TXDAC_TSEL_I_MSK                                          0xfffe3fff
#define RG_TXDAC_TSEL_SFT                                            14
#define RG_TXDAC_TSEL_HI                                             16
#define RG_TXDAC_TSEL_SZ                                             3

#define RG_TXDAC_VCMO_MSK                                            0x00060000
#define RG_TXDAC_VCMO_I_MSK                                          0xfff9ffff
#define RG_TXDAC_VCMO_SFT                                            17
#define RG_TXDAC_VCMO_HI                                             18
#define RG_TXDAC_VCMO_SZ                                             2

#define RG_TXDAC_OUT_HIZ_MSK                                         0x00080000
#define RG_TXDAC_OUT_HIZ_I_MSK                                       0xfff7ffff
#define RG_TXDAC_OUT_HIZ_SFT                                         19
#define RG_TXDAC_OUT_HIZ_HI                                          19
#define RG_TXDAC_OUT_HIZ_SZ                                          1

#define RG_EN_SARADC_MANUAL_MSK                                      0x00000001
#define RG_EN_SARADC_MANUAL_I_MSK                                    0xfffffffe
#define RG_EN_SARADC_MANUAL_SFT                                      0
#define RG_EN_SARADC_MANUAL_HI                                       0
#define RG_EN_SARADC_MANUAL_SZ                                       1

#define RG_EN_SARADC_MSK                                             0x00000002
#define RG_EN_SARADC_I_MSK                                           0xfffffffd
#define RG_EN_SARADC_SFT                                             1
#define RG_EN_SARADC_HI                                              1
#define RG_EN_SARADC_SZ                                              1

#define RG_SARADC_VRSEL_MSK                                          0x00000018
#define RG_SARADC_VRSEL_I_MSK                                        0xffffffe7
#define RG_SARADC_VRSEL_SFT                                          3
#define RG_SARADC_VRSEL_HI                                           4
#define RG_SARADC_VRSEL_SZ                                           2

#define RG_SARADC_TSEL_MSK                                           0x00000300
#define RG_SARADC_TSEL_I_MSK                                         0xfffffcff
#define RG_SARADC_TSEL_SFT                                           8
#define RG_SARADC_TSEL_HI                                            9
#define RG_SARADC_TSEL_SZ                                            2

#define RG_SARADC_2G_TSSI_MSK                                        0x00100000
#define RG_SARADC_2G_TSSI_I_MSK                                      0xffefffff
#define RG_SARADC_2G_TSSI_SFT                                        20
#define RG_SARADC_2G_TSSI_HI                                         20
#define RG_SARADC_2G_TSSI_SZ                                         1

#define RG_SARADC_2G_THERMAL_MSK                                     0x00400000
#define RG_SARADC_2G_THERMAL_I_MSK                                   0xffbfffff
#define RG_SARADC_2G_THERMAL_SFT                                     22
#define RG_SARADC_2G_THERMAL_HI                                      22
#define RG_SARADC_2G_THERMAL_SZ                                      1

#define RG_SARADC_RSSI_MANUAL_MSK                                    0x01000000
#define RG_SARADC_RSSI_MANUAL_I_MSK                                  0xfeffffff
#define RG_SARADC_RSSI_MANUAL_SFT                                    24
#define RG_SARADC_RSSI_MANUAL_HI                                     24
#define RG_SARADC_RSSI_MANUAL_SZ                                     1

#define RG_SARADC_RSSI_MSK                                           0x02000000
#define RG_SARADC_RSSI_I_MSK                                         0xfdffffff
#define RG_SARADC_RSSI_SFT                                           25
#define RG_SARADC_RSSI_HI                                            25
#define RG_SARADC_RSSI_SZ                                            1

#define RG_SARADC_CLKL_MSK                                           0x08000000
#define RG_SARADC_CLKL_I_MSK                                         0xf7ffffff
#define RG_SARADC_CLKL_SFT                                           27
#define RG_SARADC_CLKL_HI                                            27
#define RG_SARADC_CLKL_SZ                                            1

#define RG_SARADC_CLKL_MANUAL_MSK                                    0x10000000
#define RG_SARADC_CLKL_MANUAL_I_MSK                                  0xefffffff
#define RG_SARADC_CLKL_MANUAL_SFT                                    28
#define RG_SARADC_CLKL_MANUAL_HI                                     28
#define RG_SARADC_CLKL_MANUAL_SZ                                     1

#define RG_SARADC_CLKH_MSK                                           0x20000000
#define RG_SARADC_CLKH_I_MSK                                         0xdfffffff
#define RG_SARADC_CLKH_SFT                                           29
#define RG_SARADC_CLKH_HI                                            29
#define RG_SARADC_CLKH_SZ                                            1

#define RG_SARADC_CLKH_MANUAL_MSK                                    0x40000000
#define RG_SARADC_CLKH_MANUAL_I_MSK                                  0xbfffffff
#define RG_SARADC_CLKH_MANUAL_SFT                                    30
#define RG_SARADC_CLKH_MANUAL_HI                                     30
#define RG_SARADC_CLKH_MANUAL_SZ                                     1

#define RG_WF_TXLPF_IOFFSET_MSK                                      0x0000007f
#define RG_WF_TXLPF_IOFFSET_I_MSK                                    0xffffff80
#define RG_WF_TXLPF_IOFFSET_SFT                                      0
#define RG_WF_TXLPF_IOFFSET_HI                                       6
#define RG_WF_TXLPF_IOFFSET_SZ                                       7

#define RG_WF_TXLPF_QOFFSET_MSK                                      0x00007f00
#define RG_WF_TXLPF_QOFFSET_I_MSK                                    0xffff80ff
#define RG_WF_TXLPF_QOFFSET_SFT                                      8
#define RG_WF_TXLPF_QOFFSET_HI                                       14
#define RG_WF_TXLPF_QOFFSET_SZ                                       7

#define RG_BT_TXLPF_IOFFSET_MSK                                      0x0000007f
#define RG_BT_TXLPF_IOFFSET_I_MSK                                    0xffffff80
#define RG_BT_TXLPF_IOFFSET_SFT                                      0
#define RG_BT_TXLPF_IOFFSET_HI                                       6
#define RG_BT_TXLPF_IOFFSET_SZ                                       7

#define RG_BT_TXLPF_QOFFSET_MSK                                      0x00007f00
#define RG_BT_TXLPF_QOFFSET_I_MSK                                    0xffff80ff
#define RG_BT_TXLPF_QOFFSET_SFT                                      8
#define RG_BT_TXLPF_QOFFSET_HI                                       14
#define RG_BT_TXLPF_QOFFSET_SZ                                       7

#define RG_WF_IDACI_TZ0_PGAG0_MSK                                    0x0000003f
#define RG_WF_IDACI_TZ0_PGAG0_I_MSK                                  0xffffffc0
#define RG_WF_IDACI_TZ0_PGAG0_SFT                                    0
#define RG_WF_IDACI_TZ0_PGAG0_HI                                     5
#define RG_WF_IDACI_TZ0_PGAG0_SZ                                     6

#define RG_WF_IDACI_TZ0_PGAG1_MSK                                    0x00000fc0
#define RG_WF_IDACI_TZ0_PGAG1_I_MSK                                  0xfffff03f
#define RG_WF_IDACI_TZ0_PGAG1_SFT                                    6
#define RG_WF_IDACI_TZ0_PGAG1_HI                                     11
#define RG_WF_IDACI_TZ0_PGAG1_SZ                                     6

#define RG_WF_IDACI_TZ0_PGAG2_MSK                                    0x0003f000
#define RG_WF_IDACI_TZ0_PGAG2_I_MSK                                  0xfffc0fff
#define RG_WF_IDACI_TZ0_PGAG2_SFT                                    12
#define RG_WF_IDACI_TZ0_PGAG2_HI                                     17
#define RG_WF_IDACI_TZ0_PGAG2_SZ                                     6

#define RG_WF_IDACI_TZ0_PGAG3_MSK                                    0x00fc0000
#define RG_WF_IDACI_TZ0_PGAG3_I_MSK                                  0xff03ffff
#define RG_WF_IDACI_TZ0_PGAG3_SFT                                    18
#define RG_WF_IDACI_TZ0_PGAG3_HI                                     23
#define RG_WF_IDACI_TZ0_PGAG3_SZ                                     6

#define RG_WF_IDACI_TZ0_PGAG4_MSK                                    0x3f000000
#define RG_WF_IDACI_TZ0_PGAG4_I_MSK                                  0xc0ffffff
#define RG_WF_IDACI_TZ0_PGAG4_SFT                                    24
#define RG_WF_IDACI_TZ0_PGAG4_HI                                     29
#define RG_WF_IDACI_TZ0_PGAG4_SZ                                     6

#define RG_WF_IDACQ_TZ0_PGAG0_MSK                                    0x0000003f
#define RG_WF_IDACQ_TZ0_PGAG0_I_MSK                                  0xffffffc0
#define RG_WF_IDACQ_TZ0_PGAG0_SFT                                    0
#define RG_WF_IDACQ_TZ0_PGAG0_HI                                     5
#define RG_WF_IDACQ_TZ0_PGAG0_SZ                                     6

#define RG_WF_IDACQ_TZ0_PGAG1_MSK                                    0x00000fc0
#define RG_WF_IDACQ_TZ0_PGAG1_I_MSK                                  0xfffff03f
#define RG_WF_IDACQ_TZ0_PGAG1_SFT                                    6
#define RG_WF_IDACQ_TZ0_PGAG1_HI                                     11
#define RG_WF_IDACQ_TZ0_PGAG1_SZ                                     6

#define RG_WF_IDACQ_TZ0_PGAG2_MSK                                    0x0003f000
#define RG_WF_IDACQ_TZ0_PGAG2_I_MSK                                  0xfffc0fff
#define RG_WF_IDACQ_TZ0_PGAG2_SFT                                    12
#define RG_WF_IDACQ_TZ0_PGAG2_HI                                     17
#define RG_WF_IDACQ_TZ0_PGAG2_SZ                                     6

#define RG_WF_IDACQ_TZ0_PGAG3_MSK                                    0x00fc0000
#define RG_WF_IDACQ_TZ0_PGAG3_I_MSK                                  0xff03ffff
#define RG_WF_IDACQ_TZ0_PGAG3_SFT                                    18
#define RG_WF_IDACQ_TZ0_PGAG3_HI                                     23
#define RG_WF_IDACQ_TZ0_PGAG3_SZ                                     6

#define RG_WF_IDACQ_TZ0_PGAG4_MSK                                    0x3f000000
#define RG_WF_IDACQ_TZ0_PGAG4_I_MSK                                  0xc0ffffff
#define RG_WF_IDACQ_TZ0_PGAG4_SFT                                    24
#define RG_WF_IDACQ_TZ0_PGAG4_HI                                     29
#define RG_WF_IDACQ_TZ0_PGAG4_SZ                                     6

#define RG_WF_IDACI_TZ0_COARSE0_MSK                                  0x0000003f
#define RG_WF_IDACI_TZ0_COARSE0_I_MSK                                0xffffffc0
#define RG_WF_IDACI_TZ0_COARSE0_SFT                                  0
#define RG_WF_IDACI_TZ0_COARSE0_HI                                   5
#define RG_WF_IDACI_TZ0_COARSE0_SZ                                   6

#define RG_WF_IDACI_TZ0_COARSE1_MSK                                  0x00000fc0
#define RG_WF_IDACI_TZ0_COARSE1_I_MSK                                0xfffff03f
#define RG_WF_IDACI_TZ0_COARSE1_SFT                                  6
#define RG_WF_IDACI_TZ0_COARSE1_HI                                   11
#define RG_WF_IDACI_TZ0_COARSE1_SZ                                   6

#define RG_WF_IDACI_TZ0_COARSE2_MSK                                  0x0003f000
#define RG_WF_IDACI_TZ0_COARSE2_I_MSK                                0xfffc0fff
#define RG_WF_IDACI_TZ0_COARSE2_SFT                                  12
#define RG_WF_IDACI_TZ0_COARSE2_HI                                   17
#define RG_WF_IDACI_TZ0_COARSE2_SZ                                   6

#define RG_WF_IDACI_TZ0_COARSE3_MSK                                  0x00fc0000
#define RG_WF_IDACI_TZ0_COARSE3_I_MSK                                0xff03ffff
#define RG_WF_IDACI_TZ0_COARSE3_SFT                                  18
#define RG_WF_IDACI_TZ0_COARSE3_HI                                   23
#define RG_WF_IDACI_TZ0_COARSE3_SZ                                   6

#define RG_WF_IDACI_TZ0_COARSE4_MSK                                  0x3f000000
#define RG_WF_IDACI_TZ0_COARSE4_I_MSK                                0xc0ffffff
#define RG_WF_IDACI_TZ0_COARSE4_SFT                                  24
#define RG_WF_IDACI_TZ0_COARSE4_HI                                   29
#define RG_WF_IDACI_TZ0_COARSE4_SZ                                   6

#define RG_WF_IDACQ_TZ0_COARSE0_MSK                                  0x0000003f
#define RG_WF_IDACQ_TZ0_COARSE0_I_MSK                                0xffffffc0
#define RG_WF_IDACQ_TZ0_COARSE0_SFT                                  0
#define RG_WF_IDACQ_TZ0_COARSE0_HI                                   5
#define RG_WF_IDACQ_TZ0_COARSE0_SZ                                   6

#define RG_WF_IDACQ_TZ0_COARSE1_MSK                                  0x00000fc0
#define RG_WF_IDACQ_TZ0_COARSE1_I_MSK                                0xfffff03f
#define RG_WF_IDACQ_TZ0_COARSE1_SFT                                  6
#define RG_WF_IDACQ_TZ0_COARSE1_HI                                   11
#define RG_WF_IDACQ_TZ0_COARSE1_SZ                                   6

#define RG_WF_IDACQ_TZ0_COARSE2_MSK                                  0x0003f000
#define RG_WF_IDACQ_TZ0_COARSE2_I_MSK                                0xfffc0fff
#define RG_WF_IDACQ_TZ0_COARSE2_SFT                                  12
#define RG_WF_IDACQ_TZ0_COARSE2_HI                                   17
#define RG_WF_IDACQ_TZ0_COARSE2_SZ                                   6

#define RG_WF_IDACQ_TZ0_COARSE3_MSK                                  0x00fc0000
#define RG_WF_IDACQ_TZ0_COARSE3_I_MSK                                0xff03ffff
#define RG_WF_IDACQ_TZ0_COARSE3_SFT                                  18
#define RG_WF_IDACQ_TZ0_COARSE3_HI                                   23
#define RG_WF_IDACQ_TZ0_COARSE3_SZ                                   6

#define RG_WF_IDACQ_TZ0_COARSE4_MSK                                  0x3f000000
#define RG_WF_IDACQ_TZ0_COARSE4_I_MSK                                0xc0ffffff
#define RG_WF_IDACQ_TZ0_COARSE4_SFT                                  24
#define RG_WF_IDACQ_TZ0_COARSE4_HI                                   29
#define RG_WF_IDACQ_TZ0_COARSE4_SZ                                   6

#define RG_WF_IDACI_TZ1_PGAG0_MSK                                    0x0000003f
#define RG_WF_IDACI_TZ1_PGAG0_I_MSK                                  0xffffffc0
#define RG_WF_IDACI_TZ1_PGAG0_SFT                                    0
#define RG_WF_IDACI_TZ1_PGAG0_HI                                     5
#define RG_WF_IDACI_TZ1_PGAG0_SZ                                     6

#define RG_WF_IDACI_TZ1_PGAG1_MSK                                    0x00000fc0
#define RG_WF_IDACI_TZ1_PGAG1_I_MSK                                  0xfffff03f
#define RG_WF_IDACI_TZ1_PGAG1_SFT                                    6
#define RG_WF_IDACI_TZ1_PGAG1_HI                                     11
#define RG_WF_IDACI_TZ1_PGAG1_SZ                                     6

#define RG_WF_IDACI_TZ1_PGAG2_MSK                                    0x0003f000
#define RG_WF_IDACI_TZ1_PGAG2_I_MSK                                  0xfffc0fff
#define RG_WF_IDACI_TZ1_PGAG2_SFT                                    12
#define RG_WF_IDACI_TZ1_PGAG2_HI                                     17
#define RG_WF_IDACI_TZ1_PGAG2_SZ                                     6

#define RG_WF_IDACI_TZ1_PGAG3_MSK                                    0x00fc0000
#define RG_WF_IDACI_TZ1_PGAG3_I_MSK                                  0xff03ffff
#define RG_WF_IDACI_TZ1_PGAG3_SFT                                    18
#define RG_WF_IDACI_TZ1_PGAG3_HI                                     23
#define RG_WF_IDACI_TZ1_PGAG3_SZ                                     6

#define RG_WF_IDACI_TZ1_PGAG4_MSK                                    0x3f000000
#define RG_WF_IDACI_TZ1_PGAG4_I_MSK                                  0xc0ffffff
#define RG_WF_IDACI_TZ1_PGAG4_SFT                                    24
#define RG_WF_IDACI_TZ1_PGAG4_HI                                     29
#define RG_WF_IDACI_TZ1_PGAG4_SZ                                     6

#define RG_WF_IDACQ_TZ1_PGAG0_MSK                                    0x0000003f
#define RG_WF_IDACQ_TZ1_PGAG0_I_MSK                                  0xffffffc0
#define RG_WF_IDACQ_TZ1_PGAG0_SFT                                    0
#define RG_WF_IDACQ_TZ1_PGAG0_HI                                     5
#define RG_WF_IDACQ_TZ1_PGAG0_SZ                                     6

#define RG_WF_IDACQ_TZ1_PGAG1_MSK                                    0x00000fc0
#define RG_WF_IDACQ_TZ1_PGAG1_I_MSK                                  0xfffff03f
#define RG_WF_IDACQ_TZ1_PGAG1_SFT                                    6
#define RG_WF_IDACQ_TZ1_PGAG1_HI                                     11
#define RG_WF_IDACQ_TZ1_PGAG1_SZ                                     6

#define RG_WF_IDACQ_TZ1_PGAG2_MSK                                    0x0003f000
#define RG_WF_IDACQ_TZ1_PGAG2_I_MSK                                  0xfffc0fff
#define RG_WF_IDACQ_TZ1_PGAG2_SFT                                    12
#define RG_WF_IDACQ_TZ1_PGAG2_HI                                     17
#define RG_WF_IDACQ_TZ1_PGAG2_SZ                                     6

#define RG_WF_IDACQ_TZ1_PGAG3_MSK                                    0x00fc0000
#define RG_WF_IDACQ_TZ1_PGAG3_I_MSK                                  0xff03ffff
#define RG_WF_IDACQ_TZ1_PGAG3_SFT                                    18
#define RG_WF_IDACQ_TZ1_PGAG3_HI                                     23
#define RG_WF_IDACQ_TZ1_PGAG3_SZ                                     6

#define RG_WF_IDACQ_TZ1_PGAG4_MSK                                    0x3f000000
#define RG_WF_IDACQ_TZ1_PGAG4_I_MSK                                  0xc0ffffff
#define RG_WF_IDACQ_TZ1_PGAG4_SFT                                    24
#define RG_WF_IDACQ_TZ1_PGAG4_HI                                     29
#define RG_WF_IDACQ_TZ1_PGAG4_SZ                                     6

#define RG_WF_IDACI_TZ1_COARSE0_MSK                                  0x0000003f
#define RG_WF_IDACI_TZ1_COARSE0_I_MSK                                0xffffffc0
#define RG_WF_IDACI_TZ1_COARSE0_SFT                                  0
#define RG_WF_IDACI_TZ1_COARSE0_HI                                   5
#define RG_WF_IDACI_TZ1_COARSE0_SZ                                   6

#define RG_WF_IDACI_TZ1_COARSE1_MSK                                  0x00000fc0
#define RG_WF_IDACI_TZ1_COARSE1_I_MSK                                0xfffff03f
#define RG_WF_IDACI_TZ1_COARSE1_SFT                                  6
#define RG_WF_IDACI_TZ1_COARSE1_HI                                   11
#define RG_WF_IDACI_TZ1_COARSE1_SZ                                   6

#define RG_WF_IDACI_TZ1_COARSE2_MSK                                  0x0003f000
#define RG_WF_IDACI_TZ1_COARSE2_I_MSK                                0xfffc0fff
#define RG_WF_IDACI_TZ1_COARSE2_SFT                                  12
#define RG_WF_IDACI_TZ1_COARSE2_HI                                   17
#define RG_WF_IDACI_TZ1_COARSE2_SZ                                   6

#define RG_WF_IDACI_TZ1_COARSE3_MSK                                  0x00fc0000
#define RG_WF_IDACI_TZ1_COARSE3_I_MSK                                0xff03ffff
#define RG_WF_IDACI_TZ1_COARSE3_SFT                                  18
#define RG_WF_IDACI_TZ1_COARSE3_HI                                   23
#define RG_WF_IDACI_TZ1_COARSE3_SZ                                   6

#define RG_WF_IDACI_TZ1_COARSE4_MSK                                  0x3f000000
#define RG_WF_IDACI_TZ1_COARSE4_I_MSK                                0xc0ffffff
#define RG_WF_IDACI_TZ1_COARSE4_SFT                                  24
#define RG_WF_IDACI_TZ1_COARSE4_HI                                   29
#define RG_WF_IDACI_TZ1_COARSE4_SZ                                   6

#define RG_WF_IDACQ_TZ1_COARSE0_MSK                                  0x0000003f
#define RG_WF_IDACQ_TZ1_COARSE0_I_MSK                                0xffffffc0
#define RG_WF_IDACQ_TZ1_COARSE0_SFT                                  0
#define RG_WF_IDACQ_TZ1_COARSE0_HI                                   5
#define RG_WF_IDACQ_TZ1_COARSE0_SZ                                   6

#define RG_WF_IDACQ_TZ1_COARSE1_MSK                                  0x00000fc0
#define RG_WF_IDACQ_TZ1_COARSE1_I_MSK                                0xfffff03f
#define RG_WF_IDACQ_TZ1_COARSE1_SFT                                  6
#define RG_WF_IDACQ_TZ1_COARSE1_HI                                   11
#define RG_WF_IDACQ_TZ1_COARSE1_SZ                                   6

#define RG_WF_IDACQ_TZ1_COARSE2_MSK                                  0x0003f000
#define RG_WF_IDACQ_TZ1_COARSE2_I_MSK                                0xfffc0fff
#define RG_WF_IDACQ_TZ1_COARSE2_SFT                                  12
#define RG_WF_IDACQ_TZ1_COARSE2_HI                                   17
#define RG_WF_IDACQ_TZ1_COARSE2_SZ                                   6

#define RG_WF_IDACQ_TZ1_COARSE3_MSK                                  0x00fc0000
#define RG_WF_IDACQ_TZ1_COARSE3_I_MSK                                0xff03ffff
#define RG_WF_IDACQ_TZ1_COARSE3_SFT                                  18
#define RG_WF_IDACQ_TZ1_COARSE3_HI                                   23
#define RG_WF_IDACQ_TZ1_COARSE3_SZ                                   6

#define RG_WF_IDACQ_TZ1_COARSE4_MSK                                  0x3f000000
#define RG_WF_IDACQ_TZ1_COARSE4_I_MSK                                0xc0ffffff
#define RG_WF_IDACQ_TZ1_COARSE4_SFT                                  24
#define RG_WF_IDACQ_TZ1_COARSE4_HI                                   29
#define RG_WF_IDACQ_TZ1_COARSE4_SZ                                   6

#define RG_BT1M_IDACI_TZ0_PGAG0_MSK                                  0x0000003f
#define RG_BT1M_IDACI_TZ0_PGAG0_I_MSK                                0xffffffc0
#define RG_BT1M_IDACI_TZ0_PGAG0_SFT                                  0
#define RG_BT1M_IDACI_TZ0_PGAG0_HI                                   5
#define RG_BT1M_IDACI_TZ0_PGAG0_SZ                                   6

#define RG_BT1M_IDACI_TZ0_PGAG1_MSK                                  0x00000fc0
#define RG_BT1M_IDACI_TZ0_PGAG1_I_MSK                                0xfffff03f
#define RG_BT1M_IDACI_TZ0_PGAG1_SFT                                  6
#define RG_BT1M_IDACI_TZ0_PGAG1_HI                                   11
#define RG_BT1M_IDACI_TZ0_PGAG1_SZ                                   6

#define RG_BT1M_IDACI_TZ0_PGAG2_MSK                                  0x0003f000
#define RG_BT1M_IDACI_TZ0_PGAG2_I_MSK                                0xfffc0fff
#define RG_BT1M_IDACI_TZ0_PGAG2_SFT                                  12
#define RG_BT1M_IDACI_TZ0_PGAG2_HI                                   17
#define RG_BT1M_IDACI_TZ0_PGAG2_SZ                                   6

#define RG_BT1M_IDACI_TZ0_PGAG3_MSK                                  0x00fc0000
#define RG_BT1M_IDACI_TZ0_PGAG3_I_MSK                                0xff03ffff
#define RG_BT1M_IDACI_TZ0_PGAG3_SFT                                  18
#define RG_BT1M_IDACI_TZ0_PGAG3_HI                                   23
#define RG_BT1M_IDACI_TZ0_PGAG3_SZ                                   6

#define RG_BT1M_IDACI_TZ0_PGAG4_MSK                                  0x3f000000
#define RG_BT1M_IDACI_TZ0_PGAG4_I_MSK                                0xc0ffffff
#define RG_BT1M_IDACI_TZ0_PGAG4_SFT                                  24
#define RG_BT1M_IDACI_TZ0_PGAG4_HI                                   29
#define RG_BT1M_IDACI_TZ0_PGAG4_SZ                                   6

#define RG_BT1M_IDACQ_TZ0_PGAG0_MSK                                  0x0000003f
#define RG_BT1M_IDACQ_TZ0_PGAG0_I_MSK                                0xffffffc0
#define RG_BT1M_IDACQ_TZ0_PGAG0_SFT                                  0
#define RG_BT1M_IDACQ_TZ0_PGAG0_HI                                   5
#define RG_BT1M_IDACQ_TZ0_PGAG0_SZ                                   6

#define RG_BT1M_IDACQ_TZ0_PGAG1_MSK                                  0x00000fc0
#define RG_BT1M_IDACQ_TZ0_PGAG1_I_MSK                                0xfffff03f
#define RG_BT1M_IDACQ_TZ0_PGAG1_SFT                                  6
#define RG_BT1M_IDACQ_TZ0_PGAG1_HI                                   11
#define RG_BT1M_IDACQ_TZ0_PGAG1_SZ                                   6

#define RG_BT1M_IDACQ_TZ0_PGAG2_MSK                                  0x0003f000
#define RG_BT1M_IDACQ_TZ0_PGAG2_I_MSK                                0xfffc0fff
#define RG_BT1M_IDACQ_TZ0_PGAG2_SFT                                  12
#define RG_BT1M_IDACQ_TZ0_PGAG2_HI                                   17
#define RG_BT1M_IDACQ_TZ0_PGAG2_SZ                                   6

#define RG_BT1M_IDACQ_TZ0_PGAG3_MSK                                  0x00fc0000
#define RG_BT1M_IDACQ_TZ0_PGAG3_I_MSK                                0xff03ffff
#define RG_BT1M_IDACQ_TZ0_PGAG3_SFT                                  18
#define RG_BT1M_IDACQ_TZ0_PGAG3_HI                                   23
#define RG_BT1M_IDACQ_TZ0_PGAG3_SZ                                   6

#define RG_BT1M_IDACQ_TZ0_PGAG4_MSK                                  0x3f000000
#define RG_BT1M_IDACQ_TZ0_PGAG4_I_MSK                                0xc0ffffff
#define RG_BT1M_IDACQ_TZ0_PGAG4_SFT                                  24
#define RG_BT1M_IDACQ_TZ0_PGAG4_HI                                   29
#define RG_BT1M_IDACQ_TZ0_PGAG4_SZ                                   6

#define RG_BT1M_IDACI_TZ0_COARSE0_MSK                                0x0000000f
#define RG_BT1M_IDACI_TZ0_COARSE0_I_MSK                              0xfffffff0
#define RG_BT1M_IDACI_TZ0_COARSE0_SFT                                0
#define RG_BT1M_IDACI_TZ0_COARSE0_HI                                 3
#define RG_BT1M_IDACI_TZ0_COARSE0_SZ                                 4

#define RG_BT1M_IDACI_TZ0_COARSE1_MSK                                0x000000f0
#define RG_BT1M_IDACI_TZ0_COARSE1_I_MSK                              0xffffff0f
#define RG_BT1M_IDACI_TZ0_COARSE1_SFT                                4
#define RG_BT1M_IDACI_TZ0_COARSE1_HI                                 7
#define RG_BT1M_IDACI_TZ0_COARSE1_SZ                                 4

#define RG_BT1M_IDACI_TZ0_COARSE2_MSK                                0x00000f00
#define RG_BT1M_IDACI_TZ0_COARSE2_I_MSK                              0xfffff0ff
#define RG_BT1M_IDACI_TZ0_COARSE2_SFT                                8
#define RG_BT1M_IDACI_TZ0_COARSE2_HI                                 11
#define RG_BT1M_IDACI_TZ0_COARSE2_SZ                                 4

#define RG_BT1M_IDACI_TZ0_COARSE3_MSK                                0x0000f000
#define RG_BT1M_IDACI_TZ0_COARSE3_I_MSK                              0xffff0fff
#define RG_BT1M_IDACI_TZ0_COARSE3_SFT                                12
#define RG_BT1M_IDACI_TZ0_COARSE3_HI                                 15
#define RG_BT1M_IDACI_TZ0_COARSE3_SZ                                 4

#define RG_BT1M_IDACI_TZ0_COARSE4_MSK                                0x000f0000
#define RG_BT1M_IDACI_TZ0_COARSE4_I_MSK                              0xfff0ffff
#define RG_BT1M_IDACI_TZ0_COARSE4_SFT                                16
#define RG_BT1M_IDACI_TZ0_COARSE4_HI                                 19
#define RG_BT1M_IDACI_TZ0_COARSE4_SZ                                 4

#define RG_BT1M_IDACQ_TZ0_COARSE0_MSK                                0x0000000f
#define RG_BT1M_IDACQ_TZ0_COARSE0_I_MSK                              0xfffffff0
#define RG_BT1M_IDACQ_TZ0_COARSE0_SFT                                0
#define RG_BT1M_IDACQ_TZ0_COARSE0_HI                                 3
#define RG_BT1M_IDACQ_TZ0_COARSE0_SZ                                 4

#define RG_BT1M_IDACQ_TZ0_COARSE1_MSK                                0x000000f0
#define RG_BT1M_IDACQ_TZ0_COARSE1_I_MSK                              0xffffff0f
#define RG_BT1M_IDACQ_TZ0_COARSE1_SFT                                4
#define RG_BT1M_IDACQ_TZ0_COARSE1_HI                                 7
#define RG_BT1M_IDACQ_TZ0_COARSE1_SZ                                 4

#define RG_BT1M_IDACQ_TZ0_COARSE2_MSK                                0x00000f00
#define RG_BT1M_IDACQ_TZ0_COARSE2_I_MSK                              0xfffff0ff
#define RG_BT1M_IDACQ_TZ0_COARSE2_SFT                                8
#define RG_BT1M_IDACQ_TZ0_COARSE2_HI                                 11
#define RG_BT1M_IDACQ_TZ0_COARSE2_SZ                                 4

#define RG_BT1M_IDACQ_TZ0_COARSE3_MSK                                0x0000f000
#define RG_BT1M_IDACQ_TZ0_COARSE3_I_MSK                              0xffff0fff
#define RG_BT1M_IDACQ_TZ0_COARSE3_SFT                                12
#define RG_BT1M_IDACQ_TZ0_COARSE3_HI                                 15
#define RG_BT1M_IDACQ_TZ0_COARSE3_SZ                                 4

#define RG_BT1M_IDACQ_TZ0_COARSE4_MSK                                0x000f0000
#define RG_BT1M_IDACQ_TZ0_COARSE4_I_MSK                              0xfff0ffff
#define RG_BT1M_IDACQ_TZ0_COARSE4_SFT                                16
#define RG_BT1M_IDACQ_TZ0_COARSE4_HI                                 19
#define RG_BT1M_IDACQ_TZ0_COARSE4_SZ                                 4

#define RG_BT1M_IDACI_TZ1_PGAG0_MSK                                  0x0000003f
#define RG_BT1M_IDACI_TZ1_PGAG0_I_MSK                                0xffffffc0
#define RG_BT1M_IDACI_TZ1_PGAG0_SFT                                  0
#define RG_BT1M_IDACI_TZ1_PGAG0_HI                                   5
#define RG_BT1M_IDACI_TZ1_PGAG0_SZ                                   6

#define RG_BT1M_IDACI_TZ1_PGAG1_MSK                                  0x00000fc0
#define RG_BT1M_IDACI_TZ1_PGAG1_I_MSK                                0xfffff03f
#define RG_BT1M_IDACI_TZ1_PGAG1_SFT                                  6
#define RG_BT1M_IDACI_TZ1_PGAG1_HI                                   11
#define RG_BT1M_IDACI_TZ1_PGAG1_SZ                                   6

#define RG_BT1M_IDACI_TZ1_PGAG2_MSK                                  0x0003f000
#define RG_BT1M_IDACI_TZ1_PGAG2_I_MSK                                0xfffc0fff
#define RG_BT1M_IDACI_TZ1_PGAG2_SFT                                  12
#define RG_BT1M_IDACI_TZ1_PGAG2_HI                                   17
#define RG_BT1M_IDACI_TZ1_PGAG2_SZ                                   6

#define RG_BT1M_IDACI_TZ1_PGAG3_MSK                                  0x00fc0000
#define RG_BT1M_IDACI_TZ1_PGAG3_I_MSK                                0xff03ffff
#define RG_BT1M_IDACI_TZ1_PGAG3_SFT                                  18
#define RG_BT1M_IDACI_TZ1_PGAG3_HI                                   23
#define RG_BT1M_IDACI_TZ1_PGAG3_SZ                                   6

#define RG_BT1M_IDACI_TZ1_PGAG4_MSK                                  0x3f000000
#define RG_BT1M_IDACI_TZ1_PGAG4_I_MSK                                0xc0ffffff
#define RG_BT1M_IDACI_TZ1_PGAG4_SFT                                  24
#define RG_BT1M_IDACI_TZ1_PGAG4_HI                                   29
#define RG_BT1M_IDACI_TZ1_PGAG4_SZ                                   6

#define RG_BT1M_IDACQ_TZ1_PGAG0_MSK                                  0x0000003f
#define RG_BT1M_IDACQ_TZ1_PGAG0_I_MSK                                0xffffffc0
#define RG_BT1M_IDACQ_TZ1_PGAG0_SFT                                  0
#define RG_BT1M_IDACQ_TZ1_PGAG0_HI                                   5
#define RG_BT1M_IDACQ_TZ1_PGAG0_SZ                                   6

#define RG_BT1M_IDACQ_TZ1_PGAG1_MSK                                  0x00000fc0
#define RG_BT1M_IDACQ_TZ1_PGAG1_I_MSK                                0xfffff03f
#define RG_BT1M_IDACQ_TZ1_PGAG1_SFT                                  6
#define RG_BT1M_IDACQ_TZ1_PGAG1_HI                                   11
#define RG_BT1M_IDACQ_TZ1_PGAG1_SZ                                   6

#define RG_BT1M_IDACQ_TZ1_PGAG2_MSK                                  0x0003f000
#define RG_BT1M_IDACQ_TZ1_PGAG2_I_MSK                                0xfffc0fff
#define RG_BT1M_IDACQ_TZ1_PGAG2_SFT                                  12
#define RG_BT1M_IDACQ_TZ1_PGAG2_HI                                   17
#define RG_BT1M_IDACQ_TZ1_PGAG2_SZ                                   6

#define RG_BT1M_IDACQ_TZ1_PGAG3_MSK                                  0x00fc0000
#define RG_BT1M_IDACQ_TZ1_PGAG3_I_MSK                                0xff03ffff
#define RG_BT1M_IDACQ_TZ1_PGAG3_SFT                                  18
#define RG_BT1M_IDACQ_TZ1_PGAG3_HI                                   23
#define RG_BT1M_IDACQ_TZ1_PGAG3_SZ                                   6

#define RG_BT1M_IDACQ_TZ1_PGAG4_MSK                                  0x3f000000
#define RG_BT1M_IDACQ_TZ1_PGAG4_I_MSK                                0xc0ffffff
#define RG_BT1M_IDACQ_TZ1_PGAG4_SFT                                  24
#define RG_BT1M_IDACQ_TZ1_PGAG4_HI                                   29
#define RG_BT1M_IDACQ_TZ1_PGAG4_SZ                                   6

#define RG_BT1M_IDACI_TZ1_COARSE0_MSK                                0x0000000f
#define RG_BT1M_IDACI_TZ1_COARSE0_I_MSK                              0xfffffff0
#define RG_BT1M_IDACI_TZ1_COARSE0_SFT                                0
#define RG_BT1M_IDACI_TZ1_COARSE0_HI                                 3
#define RG_BT1M_IDACI_TZ1_COARSE0_SZ                                 4

#define RG_BT1M_IDACI_TZ1_COARSE1_MSK                                0x000000f0
#define RG_BT1M_IDACI_TZ1_COARSE1_I_MSK                              0xffffff0f
#define RG_BT1M_IDACI_TZ1_COARSE1_SFT                                4
#define RG_BT1M_IDACI_TZ1_COARSE1_HI                                 7
#define RG_BT1M_IDACI_TZ1_COARSE1_SZ                                 4

#define RG_BT1M_IDACI_TZ1_COARSE2_MSK                                0x00000f00
#define RG_BT1M_IDACI_TZ1_COARSE2_I_MSK                              0xfffff0ff
#define RG_BT1M_IDACI_TZ1_COARSE2_SFT                                8
#define RG_BT1M_IDACI_TZ1_COARSE2_HI                                 11
#define RG_BT1M_IDACI_TZ1_COARSE2_SZ                                 4

#define RG_BT1M_IDACI_TZ1_COARSE3_MSK                                0x0000f000
#define RG_BT1M_IDACI_TZ1_COARSE3_I_MSK                              0xffff0fff
#define RG_BT1M_IDACI_TZ1_COARSE3_SFT                                12
#define RG_BT1M_IDACI_TZ1_COARSE3_HI                                 15
#define RG_BT1M_IDACI_TZ1_COARSE3_SZ                                 4

#define RG_BT1M_IDACI_TZ1_COARSE4_MSK                                0x000f0000
#define RG_BT1M_IDACI_TZ1_COARSE4_I_MSK                              0xfff0ffff
#define RG_BT1M_IDACI_TZ1_COARSE4_SFT                                16
#define RG_BT1M_IDACI_TZ1_COARSE4_HI                                 19
#define RG_BT1M_IDACI_TZ1_COARSE4_SZ                                 4

#define RG_BT1M_IDACQ_TZ1_COARSE0_MSK                                0x0000000f
#define RG_BT1M_IDACQ_TZ1_COARSE0_I_MSK                              0xfffffff0
#define RG_BT1M_IDACQ_TZ1_COARSE0_SFT                                0
#define RG_BT1M_IDACQ_TZ1_COARSE0_HI                                 3
#define RG_BT1M_IDACQ_TZ1_COARSE0_SZ                                 4

#define RG_BT1M_IDACQ_TZ1_COARSE1_MSK                                0x000000f0
#define RG_BT1M_IDACQ_TZ1_COARSE1_I_MSK                              0xffffff0f
#define RG_BT1M_IDACQ_TZ1_COARSE1_SFT                                4
#define RG_BT1M_IDACQ_TZ1_COARSE1_HI                                 7
#define RG_BT1M_IDACQ_TZ1_COARSE1_SZ                                 4

#define RG_BT1M_IDACQ_TZ1_COARSE2_MSK                                0x00000f00
#define RG_BT1M_IDACQ_TZ1_COARSE2_I_MSK                              0xfffff0ff
#define RG_BT1M_IDACQ_TZ1_COARSE2_SFT                                8
#define RG_BT1M_IDACQ_TZ1_COARSE2_HI                                 11
#define RG_BT1M_IDACQ_TZ1_COARSE2_SZ                                 4

#define RG_BT1M_IDACQ_TZ1_COARSE3_MSK                                0x0000f000
#define RG_BT1M_IDACQ_TZ1_COARSE3_I_MSK                              0xffff0fff
#define RG_BT1M_IDACQ_TZ1_COARSE3_SFT                                12
#define RG_BT1M_IDACQ_TZ1_COARSE3_HI                                 15
#define RG_BT1M_IDACQ_TZ1_COARSE3_SZ                                 4

#define RG_BT1M_IDACQ_TZ1_COARSE4_MSK                                0x000f0000
#define RG_BT1M_IDACQ_TZ1_COARSE4_I_MSK                              0xfff0ffff
#define RG_BT1M_IDACQ_TZ1_COARSE4_SFT                                16
#define RG_BT1M_IDACQ_TZ1_COARSE4_HI                                 19
#define RG_BT1M_IDACQ_TZ1_COARSE4_SZ                                 4

#define RG_BT2M_IDACI_TZ0_PGAG0_MSK                                  0x0000003f
#define RG_BT2M_IDACI_TZ0_PGAG0_I_MSK                                0xffffffc0
#define RG_BT2M_IDACI_TZ0_PGAG0_SFT                                  0
#define RG_BT2M_IDACI_TZ0_PGAG0_HI                                   5
#define RG_BT2M_IDACI_TZ0_PGAG0_SZ                                   6

#define RG_BT2M_IDACI_TZ0_PGAG1_MSK                                  0x00000fc0
#define RG_BT2M_IDACI_TZ0_PGAG1_I_MSK                                0xfffff03f
#define RG_BT2M_IDACI_TZ0_PGAG1_SFT                                  6
#define RG_BT2M_IDACI_TZ0_PGAG1_HI                                   11
#define RG_BT2M_IDACI_TZ0_PGAG1_SZ                                   6

#define RG_BT2M_IDACI_TZ0_PGAG2_MSK                                  0x0003f000
#define RG_BT2M_IDACI_TZ0_PGAG2_I_MSK                                0xfffc0fff
#define RG_BT2M_IDACI_TZ0_PGAG2_SFT                                  12
#define RG_BT2M_IDACI_TZ0_PGAG2_HI                                   17
#define RG_BT2M_IDACI_TZ0_PGAG2_SZ                                   6

#define RG_BT2M_IDACI_TZ0_PGAG3_MSK                                  0x00fc0000
#define RG_BT2M_IDACI_TZ0_PGAG3_I_MSK                                0xff03ffff
#define RG_BT2M_IDACI_TZ0_PGAG3_SFT                                  18
#define RG_BT2M_IDACI_TZ0_PGAG3_HI                                   23
#define RG_BT2M_IDACI_TZ0_PGAG3_SZ                                   6

#define RG_BT2M_IDACI_TZ0_PGAG4_MSK                                  0x3f000000
#define RG_BT2M_IDACI_TZ0_PGAG4_I_MSK                                0xc0ffffff
#define RG_BT2M_IDACI_TZ0_PGAG4_SFT                                  24
#define RG_BT2M_IDACI_TZ0_PGAG4_HI                                   29
#define RG_BT2M_IDACI_TZ0_PGAG4_SZ                                   6

#define RG_BT2M_IDACQ_TZ0_PGAG0_MSK                                  0x0000003f
#define RG_BT2M_IDACQ_TZ0_PGAG0_I_MSK                                0xffffffc0
#define RG_BT2M_IDACQ_TZ0_PGAG0_SFT                                  0
#define RG_BT2M_IDACQ_TZ0_PGAG0_HI                                   5
#define RG_BT2M_IDACQ_TZ0_PGAG0_SZ                                   6

#define RG_BT2M_IDACQ_TZ0_PGAG1_MSK                                  0x00000fc0
#define RG_BT2M_IDACQ_TZ0_PGAG1_I_MSK                                0xfffff03f
#define RG_BT2M_IDACQ_TZ0_PGAG1_SFT                                  6
#define RG_BT2M_IDACQ_TZ0_PGAG1_HI                                   11
#define RG_BT2M_IDACQ_TZ0_PGAG1_SZ                                   6

#define RG_BT2M_IDACQ_TZ0_PGAG2_MSK                                  0x0003f000
#define RG_BT2M_IDACQ_TZ0_PGAG2_I_MSK                                0xfffc0fff
#define RG_BT2M_IDACQ_TZ0_PGAG2_SFT                                  12
#define RG_BT2M_IDACQ_TZ0_PGAG2_HI                                   17
#define RG_BT2M_IDACQ_TZ0_PGAG2_SZ                                   6

#define RG_BT2M_IDACQ_TZ0_PGAG3_MSK                                  0x00fc0000
#define RG_BT2M_IDACQ_TZ0_PGAG3_I_MSK                                0xff03ffff
#define RG_BT2M_IDACQ_TZ0_PGAG3_SFT                                  18
#define RG_BT2M_IDACQ_TZ0_PGAG3_HI                                   23
#define RG_BT2M_IDACQ_TZ0_PGAG3_SZ                                   6

#define RG_BT2M_IDACQ_TZ0_PGAG4_MSK                                  0x3f000000
#define RG_BT2M_IDACQ_TZ0_PGAG4_I_MSK                                0xc0ffffff
#define RG_BT2M_IDACQ_TZ0_PGAG4_SFT                                  24
#define RG_BT2M_IDACQ_TZ0_PGAG4_HI                                   29
#define RG_BT2M_IDACQ_TZ0_PGAG4_SZ                                   6

#define RG_BT2M_IDACI_TZ0_COARSE0_MSK                                0x0000000f
#define RG_BT2M_IDACI_TZ0_COARSE0_I_MSK                              0xfffffff0
#define RG_BT2M_IDACI_TZ0_COARSE0_SFT                                0
#define RG_BT2M_IDACI_TZ0_COARSE0_HI                                 3
#define RG_BT2M_IDACI_TZ0_COARSE0_SZ                                 4

#define RG_BT2M_IDACI_TZ0_COARSE1_MSK                                0x000000f0
#define RG_BT2M_IDACI_TZ0_COARSE1_I_MSK                              0xffffff0f
#define RG_BT2M_IDACI_TZ0_COARSE1_SFT                                4
#define RG_BT2M_IDACI_TZ0_COARSE1_HI                                 7
#define RG_BT2M_IDACI_TZ0_COARSE1_SZ                                 4

#define RG_BT2M_IDACI_TZ0_COARSE2_MSK                                0x00000f00
#define RG_BT2M_IDACI_TZ0_COARSE2_I_MSK                              0xfffff0ff
#define RG_BT2M_IDACI_TZ0_COARSE2_SFT                                8
#define RG_BT2M_IDACI_TZ0_COARSE2_HI                                 11
#define RG_BT2M_IDACI_TZ0_COARSE2_SZ                                 4

#define RG_BT2M_IDACI_TZ0_COARSE3_MSK                                0x0000f000
#define RG_BT2M_IDACI_TZ0_COARSE3_I_MSK                              0xffff0fff
#define RG_BT2M_IDACI_TZ0_COARSE3_SFT                                12
#define RG_BT2M_IDACI_TZ0_COARSE3_HI                                 15
#define RG_BT2M_IDACI_TZ0_COARSE3_SZ                                 4

#define RG_BT2M_IDACI_TZ0_COARSE4_MSK                                0x000f0000
#define RG_BT2M_IDACI_TZ0_COARSE4_I_MSK                              0xfff0ffff
#define RG_BT2M_IDACI_TZ0_COARSE4_SFT                                16
#define RG_BT2M_IDACI_TZ0_COARSE4_HI                                 19
#define RG_BT2M_IDACI_TZ0_COARSE4_SZ                                 4

#define RG_BT2M_IDACQ_TZ0_COARSE0_MSK                                0x0000000f
#define RG_BT2M_IDACQ_TZ0_COARSE0_I_MSK                              0xfffffff0
#define RG_BT2M_IDACQ_TZ0_COARSE0_SFT                                0
#define RG_BT2M_IDACQ_TZ0_COARSE0_HI                                 3
#define RG_BT2M_IDACQ_TZ0_COARSE0_SZ                                 4

#define RG_BT2M_IDACQ_TZ0_COARSE1_MSK                                0x000000f0
#define RG_BT2M_IDACQ_TZ0_COARSE1_I_MSK                              0xffffff0f
#define RG_BT2M_IDACQ_TZ0_COARSE1_SFT                                4
#define RG_BT2M_IDACQ_TZ0_COARSE1_HI                                 7
#define RG_BT2M_IDACQ_TZ0_COARSE1_SZ                                 4

#define RG_BT2M_IDACQ_TZ0_COARSE2_MSK                                0x00000f00
#define RG_BT2M_IDACQ_TZ0_COARSE2_I_MSK                              0xfffff0ff
#define RG_BT2M_IDACQ_TZ0_COARSE2_SFT                                8
#define RG_BT2M_IDACQ_TZ0_COARSE2_HI                                 11
#define RG_BT2M_IDACQ_TZ0_COARSE2_SZ                                 4

#define RG_BT2M_IDACQ_TZ0_COARSE3_MSK                                0x0000f000
#define RG_BT2M_IDACQ_TZ0_COARSE3_I_MSK                              0xffff0fff
#define RG_BT2M_IDACQ_TZ0_COARSE3_SFT                                12
#define RG_BT2M_IDACQ_TZ0_COARSE3_HI                                 15
#define RG_BT2M_IDACQ_TZ0_COARSE3_SZ                                 4

#define RG_BT2M_IDACQ_TZ0_COARSE4_MSK                                0x000f0000
#define RG_BT2M_IDACQ_TZ0_COARSE4_I_MSK                              0xfff0ffff
#define RG_BT2M_IDACQ_TZ0_COARSE4_SFT                                16
#define RG_BT2M_IDACQ_TZ0_COARSE4_HI                                 19
#define RG_BT2M_IDACQ_TZ0_COARSE4_SZ                                 4

#define RG_BT2M_IDACI_TZ1_PGAG0_MSK                                  0x0000003f
#define RG_BT2M_IDACI_TZ1_PGAG0_I_MSK                                0xffffffc0
#define RG_BT2M_IDACI_TZ1_PGAG0_SFT                                  0
#define RG_BT2M_IDACI_TZ1_PGAG0_HI                                   5
#define RG_BT2M_IDACI_TZ1_PGAG0_SZ                                   6

#define RG_BT2M_IDACI_TZ1_PGAG1_MSK                                  0x00000fc0
#define RG_BT2M_IDACI_TZ1_PGAG1_I_MSK                                0xfffff03f
#define RG_BT2M_IDACI_TZ1_PGAG1_SFT                                  6
#define RG_BT2M_IDACI_TZ1_PGAG1_HI                                   11
#define RG_BT2M_IDACI_TZ1_PGAG1_SZ                                   6

#define RG_BT2M_IDACI_TZ1_PGAG2_MSK                                  0x0003f000
#define RG_BT2M_IDACI_TZ1_PGAG2_I_MSK                                0xfffc0fff
#define RG_BT2M_IDACI_TZ1_PGAG2_SFT                                  12
#define RG_BT2M_IDACI_TZ1_PGAG2_HI                                   17
#define RG_BT2M_IDACI_TZ1_PGAG2_SZ                                   6

#define RG_BT2M_IDACI_TZ1_PGAG3_MSK                                  0x00fc0000
#define RG_BT2M_IDACI_TZ1_PGAG3_I_MSK                                0xff03ffff
#define RG_BT2M_IDACI_TZ1_PGAG3_SFT                                  18
#define RG_BT2M_IDACI_TZ1_PGAG3_HI                                   23
#define RG_BT2M_IDACI_TZ1_PGAG3_SZ                                   6

#define RG_BT2M_IDACI_TZ1_PGAG4_MSK                                  0x3f000000
#define RG_BT2M_IDACI_TZ1_PGAG4_I_MSK                                0xc0ffffff
#define RG_BT2M_IDACI_TZ1_PGAG4_SFT                                  24
#define RG_BT2M_IDACI_TZ1_PGAG4_HI                                   29
#define RG_BT2M_IDACI_TZ1_PGAG4_SZ                                   6

#define RG_BT2M_IDACQ_TZ1_PGAG0_MSK                                  0x0000003f
#define RG_BT2M_IDACQ_TZ1_PGAG0_I_MSK                                0xffffffc0
#define RG_BT2M_IDACQ_TZ1_PGAG0_SFT                                  0
#define RG_BT2M_IDACQ_TZ1_PGAG0_HI                                   5
#define RG_BT2M_IDACQ_TZ1_PGAG0_SZ                                   6

#define RG_BT2M_IDACQ_TZ1_PGAG1_MSK                                  0x00000fc0
#define RG_BT2M_IDACQ_TZ1_PGAG1_I_MSK                                0xfffff03f
#define RG_BT2M_IDACQ_TZ1_PGAG1_SFT                                  6
#define RG_BT2M_IDACQ_TZ1_PGAG1_HI                                   11
#define RG_BT2M_IDACQ_TZ1_PGAG1_SZ                                   6

#define RG_BT2M_IDACQ_TZ1_PGAG2_MSK                                  0x0003f000
#define RG_BT2M_IDACQ_TZ1_PGAG2_I_MSK                                0xfffc0fff
#define RG_BT2M_IDACQ_TZ1_PGAG2_SFT                                  12
#define RG_BT2M_IDACQ_TZ1_PGAG2_HI                                   17
#define RG_BT2M_IDACQ_TZ1_PGAG2_SZ                                   6

#define RG_BT2M_IDACQ_TZ1_PGAG3_MSK                                  0x00fc0000
#define RG_BT2M_IDACQ_TZ1_PGAG3_I_MSK                                0xff03ffff
#define RG_BT2M_IDACQ_TZ1_PGAG3_SFT                                  18
#define RG_BT2M_IDACQ_TZ1_PGAG3_HI                                   23
#define RG_BT2M_IDACQ_TZ1_PGAG3_SZ                                   6

#define RG_BT2M_IDACQ_TZ1_PGAG4_MSK                                  0x3f000000
#define RG_BT2M_IDACQ_TZ1_PGAG4_I_MSK                                0xc0ffffff
#define RG_BT2M_IDACQ_TZ1_PGAG4_SFT                                  24
#define RG_BT2M_IDACQ_TZ1_PGAG4_HI                                   29
#define RG_BT2M_IDACQ_TZ1_PGAG4_SZ                                   6

#define RG_BT2M_IDACI_TZ1_COARSE0_MSK                                0x0000000f
#define RG_BT2M_IDACI_TZ1_COARSE0_I_MSK                              0xfffffff0
#define RG_BT2M_IDACI_TZ1_COARSE0_SFT                                0
#define RG_BT2M_IDACI_TZ1_COARSE0_HI                                 3
#define RG_BT2M_IDACI_TZ1_COARSE0_SZ                                 4

#define RG_BT2M_IDACI_TZ1_COARSE1_MSK                                0x000000f0
#define RG_BT2M_IDACI_TZ1_COARSE1_I_MSK                              0xffffff0f
#define RG_BT2M_IDACI_TZ1_COARSE1_SFT                                4
#define RG_BT2M_IDACI_TZ1_COARSE1_HI                                 7
#define RG_BT2M_IDACI_TZ1_COARSE1_SZ                                 4

#define RG_BT2M_IDACI_TZ1_COARSE2_MSK                                0x00000f00
#define RG_BT2M_IDACI_TZ1_COARSE2_I_MSK                              0xfffff0ff
#define RG_BT2M_IDACI_TZ1_COARSE2_SFT                                8
#define RG_BT2M_IDACI_TZ1_COARSE2_HI                                 11
#define RG_BT2M_IDACI_TZ1_COARSE2_SZ                                 4

#define RG_BT2M_IDACI_TZ1_COARSE3_MSK                                0x0000f000
#define RG_BT2M_IDACI_TZ1_COARSE3_I_MSK                              0xffff0fff
#define RG_BT2M_IDACI_TZ1_COARSE3_SFT                                12
#define RG_BT2M_IDACI_TZ1_COARSE3_HI                                 15
#define RG_BT2M_IDACI_TZ1_COARSE3_SZ                                 4

#define RG_BT2M_IDACI_TZ1_COARSE4_MSK                                0x000f0000
#define RG_BT2M_IDACI_TZ1_COARSE4_I_MSK                              0xfff0ffff
#define RG_BT2M_IDACI_TZ1_COARSE4_SFT                                16
#define RG_BT2M_IDACI_TZ1_COARSE4_HI                                 19
#define RG_BT2M_IDACI_TZ1_COARSE4_SZ                                 4

#define RG_BT2M_IDACQ_TZ1_COARSE0_MSK                                0x0000000f
#define RG_BT2M_IDACQ_TZ1_COARSE0_I_MSK                              0xfffffff0
#define RG_BT2M_IDACQ_TZ1_COARSE0_SFT                                0
#define RG_BT2M_IDACQ_TZ1_COARSE0_HI                                 3
#define RG_BT2M_IDACQ_TZ1_COARSE0_SZ                                 4

#define RG_BT2M_IDACQ_TZ1_COARSE1_MSK                                0x000000f0
#define RG_BT2M_IDACQ_TZ1_COARSE1_I_MSK                              0xffffff0f
#define RG_BT2M_IDACQ_TZ1_COARSE1_SFT                                4
#define RG_BT2M_IDACQ_TZ1_COARSE1_HI                                 7
#define RG_BT2M_IDACQ_TZ1_COARSE1_SZ                                 4

#define RG_BT2M_IDACQ_TZ1_COARSE2_MSK                                0x00000f00
#define RG_BT2M_IDACQ_TZ1_COARSE2_I_MSK                              0xfffff0ff
#define RG_BT2M_IDACQ_TZ1_COARSE2_SFT                                8
#define RG_BT2M_IDACQ_TZ1_COARSE2_HI                                 11
#define RG_BT2M_IDACQ_TZ1_COARSE2_SZ                                 4

#define RG_BT2M_IDACQ_TZ1_COARSE3_MSK                                0x0000f000
#define RG_BT2M_IDACQ_TZ1_COARSE3_I_MSK                              0xffff0fff
#define RG_BT2M_IDACQ_TZ1_COARSE3_SFT                                12
#define RG_BT2M_IDACQ_TZ1_COARSE3_HI                                 15
#define RG_BT2M_IDACQ_TZ1_COARSE3_SZ                                 4

#define RG_BT2M_IDACQ_TZ1_COARSE4_MSK                                0x000f0000
#define RG_BT2M_IDACQ_TZ1_COARSE4_I_MSK                              0xfff0ffff
#define RG_BT2M_IDACQ_TZ1_COARSE4_SFT                                16
#define RG_BT2M_IDACQ_TZ1_COARSE4_HI                                 19
#define RG_BT2M_IDACQ_TZ1_COARSE4_SZ                                 4

#define RG_SX_DELAY_MSK                                              0x0000000f
#define RG_SX_DELAY_I_MSK                                            0xfffffff0
#define RG_SX_DELAY_SFT                                              0
#define RG_SX_DELAY_HI                                               3
#define RG_SX_DELAY_SZ                                               4

#define RG_TXDAC_DELAY_MSK                                           0x000000f0
#define RG_TXDAC_DELAY_I_MSK                                         0xffffff0f
#define RG_TXDAC_DELAY_SFT                                           4
#define RG_TXDAC_DELAY_HI                                            7
#define RG_TXDAC_DELAY_SZ                                            4

#define RG_TXRF_DELAY_MSK                                            0x00000f00
#define RG_TXRF_DELAY_I_MSK                                          0xfffff0ff
#define RG_TXRF_DELAY_SFT                                            8
#define RG_TXRF_DELAY_HI                                             11
#define RG_TXRF_DELAY_SZ                                             4

#define RG_TXPA_DELAY_MSK                                            0x0000f000
#define RG_TXPA_DELAY_I_MSK                                          0xffff0fff
#define RG_TXPA_DELAY_SFT                                            12
#define RG_TXPA_DELAY_HI                                             15
#define RG_TXPA_DELAY_SZ                                             4

#define RG_RXRF_DELAY_MSK                                            0x000f0000
#define RG_RXRF_DELAY_I_MSK                                          0xfff0ffff
#define RG_RXRF_DELAY_SFT                                            16
#define RG_RXRF_DELAY_HI                                             19
#define RG_RXRF_DELAY_SZ                                             4

#define RG_TXBTPA_DELAY_MSK                                          0x00f00000
#define RG_TXBTPA_DELAY_I_MSK                                        0xff0fffff
#define RG_TXBTPA_DELAY_SFT                                          20
#define RG_TXBTPA_DELAY_HI                                           23
#define RG_TXBTPA_DELAY_SZ                                           4

#define RG_BT_SX_DELAY_MSK                                           0x1e000000
#define RG_BT_SX_DELAY_I_MSK                                         0xe1ffffff
#define RG_BT_SX_DELAY_SFT                                           25
#define RG_BT_SX_DELAY_HI                                            28
#define RG_BT_SX_DELAY_SZ                                            4

#define RG_TXDAC_T2R_DELAY_MSK                                       0x0000003f
#define RG_TXDAC_T2R_DELAY_I_MSK                                     0xffffffc0
#define RG_TXDAC_T2R_DELAY_SFT                                       0
#define RG_TXDAC_T2R_DELAY_HI                                        5
#define RG_TXDAC_T2R_DELAY_SZ                                        6

#define RG_TXRF_T2R_DELAY_MSK                                        0x00003f00
#define RG_TXRF_T2R_DELAY_I_MSK                                      0xffffc0ff
#define RG_TXRF_T2R_DELAY_SFT                                        8
#define RG_TXRF_T2R_DELAY_HI                                         13
#define RG_TXRF_T2R_DELAY_SZ                                         6

#define RG_TXPA_T2R_DELAY_MSK                                        0x003f0000
#define RG_TXPA_T2R_DELAY_I_MSK                                      0xffc0ffff
#define RG_TXPA_T2R_DELAY_SFT                                        16
#define RG_TXPA_T2R_DELAY_HI                                         21
#define RG_TXPA_T2R_DELAY_SZ                                         6

#define RG_RXRF_T2R_DELAY_MSK                                        0x3f000000
#define RG_RXRF_T2R_DELAY_I_MSK                                      0xc0ffffff
#define RG_RXRF_T2R_DELAY_SFT                                        24
#define RG_RXRF_T2R_DELAY_HI                                         29
#define RG_RXRF_T2R_DELAY_SZ                                         6

#define RG_TXDAC_R2T_DELAY_MSK                                       0x0000003f
#define RG_TXDAC_R2T_DELAY_I_MSK                                     0xffffffc0
#define RG_TXDAC_R2T_DELAY_SFT                                       0
#define RG_TXDAC_R2T_DELAY_HI                                        5
#define RG_TXDAC_R2T_DELAY_SZ                                        6

#define RG_TXRF_R2T_DELAY_MSK                                        0x00003f00
#define RG_TXRF_R2T_DELAY_I_MSK                                      0xffffc0ff
#define RG_TXRF_R2T_DELAY_SFT                                        8
#define RG_TXRF_R2T_DELAY_HI                                         13
#define RG_TXRF_R2T_DELAY_SZ                                         6

#define RG_TXPA_R2T_DELAY_MSK                                        0x003f0000
#define RG_TXPA_R2T_DELAY_I_MSK                                      0xffc0ffff
#define RG_TXPA_R2T_DELAY_SFT                                        16
#define RG_TXPA_R2T_DELAY_HI                                         21
#define RG_TXPA_R2T_DELAY_SZ                                         6

#define RG_RXRF_R2T_DELAY_MSK                                        0x3f000000
#define RG_RXRF_R2T_DELAY_I_MSK                                      0xc0ffffff
#define RG_RXRF_R2T_DELAY_SFT                                        24
#define RG_RXRF_R2T_DELAY_HI                                         29
#define RG_RXRF_R2T_DELAY_SZ                                         6

#define RG_BTTXDAC_T2R_DELAY_MSK                                     0x0000003f
#define RG_BTTXDAC_T2R_DELAY_I_MSK                                   0xffffffc0
#define RG_BTTXDAC_T2R_DELAY_SFT                                     0
#define RG_BTTXDAC_T2R_DELAY_HI                                      5
#define RG_BTTXDAC_T2R_DELAY_SZ                                      6

#define RG_BTTXRF_T2R_DELAY_MSK                                      0x00003f00
#define RG_BTTXRF_T2R_DELAY_I_MSK                                    0xffffc0ff
#define RG_BTTXRF_T2R_DELAY_SFT                                      8
#define RG_BTTXRF_T2R_DELAY_HI                                       13
#define RG_BTTXRF_T2R_DELAY_SZ                                       6

#define RG_BTTXPA_T2R_DELAY_MSK                                      0x003f0000
#define RG_BTTXPA_T2R_DELAY_I_MSK                                    0xffc0ffff
#define RG_BTTXPA_T2R_DELAY_SFT                                      16
#define RG_BTTXPA_T2R_DELAY_HI                                       21
#define RG_BTTXPA_T2R_DELAY_SZ                                       6

#define RG_BTRXRF_T2R_DELAY_MSK                                      0x3f000000
#define RG_BTRXRF_T2R_DELAY_I_MSK                                    0xc0ffffff
#define RG_BTRXRF_T2R_DELAY_SFT                                      24
#define RG_BTRXRF_T2R_DELAY_HI                                       29
#define RG_BTRXRF_T2R_DELAY_SZ                                       6

#define RG_BTTXDAC_R2T_DELAY_MSK                                     0x0000003f
#define RG_BTTXDAC_R2T_DELAY_I_MSK                                   0xffffffc0
#define RG_BTTXDAC_R2T_DELAY_SFT                                     0
#define RG_BTTXDAC_R2T_DELAY_HI                                      5
#define RG_BTTXDAC_R2T_DELAY_SZ                                      6

#define RG_BTTXRF_R2T_DELAY_MSK                                      0x00003f00
#define RG_BTTXRF_R2T_DELAY_I_MSK                                    0xffffc0ff
#define RG_BTTXRF_R2T_DELAY_SFT                                      8
#define RG_BTTXRF_R2T_DELAY_HI                                       13
#define RG_BTTXRF_R2T_DELAY_SZ                                       6

#define RG_BTTXPA_R2T_DELAY_MSK                                      0x003f0000
#define RG_BTTXPA_R2T_DELAY_I_MSK                                    0xffc0ffff
#define RG_BTTXPA_R2T_DELAY_SFT                                      16
#define RG_BTTXPA_R2T_DELAY_HI                                       21
#define RG_BTTXPA_R2T_DELAY_SZ                                       6

#define RG_BTRXRF_R2T_DELAY_MSK                                      0x3f000000
#define RG_BTRXRF_R2T_DELAY_I_MSK                                    0xc0ffffff
#define RG_BTRXRF_R2T_DELAY_SFT                                      24
#define RG_BTRXRF_R2T_DELAY_HI                                       29
#define RG_BTRXRF_R2T_DELAY_SZ                                       6

#define RG_BT_SX_T2R_DELAY_MSK                                       0x0000000f
#define RG_BT_SX_T2R_DELAY_I_MSK                                     0xfffffff0
#define RG_BT_SX_T2R_DELAY_SFT                                       0
#define RG_BT_SX_T2R_DELAY_HI                                        3
#define RG_BT_SX_T2R_DELAY_SZ                                        4

#define RG_BT_SX_R2T_DELAY_MSK                                       0x00000f00
#define RG_BT_SX_R2T_DELAY_I_MSK                                     0xfffff0ff
#define RG_BT_SX_R2T_DELAY_SFT                                       8
#define RG_BT_SX_R2T_DELAY_HI                                        11
#define RG_BT_SX_R2T_DELAY_SZ                                        4

#define RG_WFTX_R2T_HT40_OST_MSK                                     0x003f0000
#define RG_WFTX_R2T_HT40_OST_I_MSK                                   0xffc0ffff
#define RG_WFTX_R2T_HT40_OST_SFT                                     16
#define RG_WFTX_R2T_HT40_OST_HI                                      21
#define RG_WFTX_R2T_HT40_OST_SZ                                      6

#define RG_WF_2GRX_DCCAL_DELAY_MSK                                   0x00000007
#define RG_WF_2GRX_DCCAL_DELAY_I_MSK                                 0xfffffff8
#define RG_WF_2GRX_DCCAL_DELAY_SFT                                   0
#define RG_WF_2GRX_DCCAL_DELAY_HI                                    2
#define RG_WF_2GRX_DCCAL_DELAY_SZ                                    3

#define RG_RX_RCCAL_DELAY_MSK                                        0x00000070
#define RG_RX_RCCAL_DELAY_I_MSK                                      0xffffff8f
#define RG_RX_RCCAL_DELAY_SFT                                        4
#define RG_RX_RCCAL_DELAY_HI                                         6
#define RG_RX_RCCAL_DELAY_SZ                                         3

#define RG_WF_2GTX_DCCAL_DELAY_MSK                                   0x00000700
#define RG_WF_2GTX_DCCAL_DELAY_I_MSK                                 0xfffff8ff
#define RG_WF_2GTX_DCCAL_DELAY_SFT                                   8
#define RG_WF_2GTX_DCCAL_DELAY_HI                                    10
#define RG_WF_2GTX_DCCAL_DELAY_SZ                                    3

#define RG_WF_2GTX_IQCAL_DELAY_MSK                                   0x00007000
#define RG_WF_2GTX_IQCAL_DELAY_I_MSK                                 0xffff8fff
#define RG_WF_2GTX_IQCAL_DELAY_SFT                                   12
#define RG_WF_2GTX_IQCAL_DELAY_HI                                    14
#define RG_WF_2GTX_IQCAL_DELAY_SZ                                    3

#define RG_WF_2GRX_IQCAL_DELAY_MSK                                   0x00070000
#define RG_WF_2GRX_IQCAL_DELAY_I_MSK                                 0xfff8ffff
#define RG_WF_2GRX_IQCAL_DELAY_SFT                                   16
#define RG_WF_2GRX_IQCAL_DELAY_HI                                    18
#define RG_WF_2GRX_IQCAL_DELAY_SZ                                    3

#define RG_2G_PGAG_RCCAL_MSK                                         0x00780000
#define RG_2G_PGAG_RCCAL_I_MSK                                       0xff87ffff
#define RG_2G_PGAG_RCCAL_SFT                                         19
#define RG_2G_PGAG_RCCAL_HI                                          22
#define RG_2G_PGAG_RCCAL_SZ                                          4

#define RG_2G_PGAG_TXCAL_MSK                                         0x0f000000
#define RG_2G_PGAG_TXCAL_I_MSK                                       0xf0ffffff
#define RG_2G_PGAG_TXCAL_SFT                                         24
#define RG_2G_PGAG_TXCAL_HI                                          27
#define RG_2G_PGAG_TXCAL_SZ                                          4

#define RG_2G_TX_GAIN_TXCAL_MSK                                      0xf0000000
#define RG_2G_TX_GAIN_TXCAL_I_MSK                                    0x0fffffff
#define RG_2G_TX_GAIN_TXCAL_SFT                                      28
#define RG_2G_TX_GAIN_TXCAL_HI                                       31
#define RG_2G_TX_GAIN_TXCAL_SZ                                       4

#define RG_2G_RFG_RXIQCAL_MSK                                        0x00000003
#define RG_2G_RFG_RXIQCAL_I_MSK                                      0xfffffffc
#define RG_2G_RFG_RXIQCAL_SFT                                        0
#define RG_2G_RFG_RXIQCAL_HI                                         1
#define RG_2G_RFG_RXIQCAL_SZ                                         2

#define RG_2G_PGAG_RXIQCAL_MSK                                       0x000000f0
#define RG_2G_PGAG_RXIQCAL_I_MSK                                     0xffffff0f
#define RG_2G_PGAG_RXIQCAL_SFT                                       4
#define RG_2G_PGAG_RXIQCAL_HI                                        7
#define RG_2G_PGAG_RXIQCAL_SZ                                        4

#define RG_2G_TX_GAIN_RXIQCAL_MSK                                    0x00000f00
#define RG_2G_TX_GAIN_RXIQCAL_I_MSK                                  0xfffff0ff
#define RG_2G_TX_GAIN_RXIQCAL_SFT                                    8
#define RG_2G_TX_GAIN_RXIQCAL_HI                                     11
#define RG_2G_TX_GAIN_RXIQCAL_SZ                                     4

#define RG_2G_RFG_DPDCAL_MSK                                         0x00003000
#define RG_2G_RFG_DPDCAL_I_MSK                                       0xffffcfff
#define RG_2G_RFG_DPDCAL_SFT                                         12
#define RG_2G_RFG_DPDCAL_HI                                          13
#define RG_2G_RFG_DPDCAL_SZ                                          2

#define RG_2G_PGAG_DPDCAL_MSK                                        0x000f0000
#define RG_2G_PGAG_DPDCAL_I_MSK                                      0xfff0ffff
#define RG_2G_PGAG_DPDCAL_SFT                                        16
#define RG_2G_PGAG_DPDCAL_HI                                         19
#define RG_2G_PGAG_DPDCAL_SZ                                         4

#define RG_2G_TX_GAIN_DPDCAL_MSK                                     0x00f00000
#define RG_2G_TX_GAIN_DPDCAL_I_MSK                                   0xff0fffff
#define RG_2G_TX_GAIN_DPDCAL_SFT                                     20
#define RG_2G_TX_GAIN_DPDCAL_HI                                      23
#define RG_2G_TX_GAIN_DPDCAL_SZ                                      4

#define RG_BT_RX_DCCAL_DELAY_MSK                                     0x00000007
#define RG_BT_RX_DCCAL_DELAY_I_MSK                                   0xfffffff8
#define RG_BT_RX_DCCAL_DELAY_SFT                                     0
#define RG_BT_RX_DCCAL_DELAY_HI                                      2
#define RG_BT_RX_DCCAL_DELAY_SZ                                      3

#define RG_BT_TX_DCCAL_DELAY_MSK                                     0x00000700
#define RG_BT_TX_DCCAL_DELAY_I_MSK                                   0xfffff8ff
#define RG_BT_TX_DCCAL_DELAY_SFT                                     8
#define RG_BT_TX_DCCAL_DELAY_HI                                      10
#define RG_BT_TX_DCCAL_DELAY_SZ                                      3

#define RG_BT_TX_IQCAL_DELAY_MSK                                     0x00007000
#define RG_BT_TX_IQCAL_DELAY_I_MSK                                   0xffff8fff
#define RG_BT_TX_IQCAL_DELAY_SFT                                     12
#define RG_BT_TX_IQCAL_DELAY_HI                                      14
#define RG_BT_TX_IQCAL_DELAY_SZ                                      3

#define RG_BT_IQCAL_DELAY_MSK                                        0x00070000
#define RG_BT_IQCAL_DELAY_I_MSK                                      0xfff8ffff
#define RG_BT_IQCAL_DELAY_SFT                                        16
#define RG_BT_IQCAL_DELAY_HI                                         18
#define RG_BT_IQCAL_DELAY_SZ                                         3

#define RG_BT_PGAG_TXCAL_MSK                                         0x0f000000
#define RG_BT_PGAG_TXCAL_I_MSK                                       0xf0ffffff
#define RG_BT_PGAG_TXCAL_SFT                                         24
#define RG_BT_PGAG_TXCAL_HI                                          27
#define RG_BT_PGAG_TXCAL_SZ                                          4

#define RG_BT_TX_GAIN_TXCAL_MSK                                      0xf0000000
#define RG_BT_TX_GAIN_TXCAL_I_MSK                                    0x0fffffff
#define RG_BT_TX_GAIN_TXCAL_SFT                                      28
#define RG_BT_TX_GAIN_TXCAL_HI                                       31
#define RG_BT_TX_GAIN_TXCAL_SZ                                       4

#define RG_BT_RFG_RXIQCAL_MSK                                        0x00000003
#define RG_BT_RFG_RXIQCAL_I_MSK                                      0xfffffffc
#define RG_BT_RFG_RXIQCAL_SFT                                        0
#define RG_BT_RFG_RXIQCAL_HI                                         1
#define RG_BT_RFG_RXIQCAL_SZ                                         2

#define RG_BT_PGAG_RXIQCAL_MSK                                       0x000000f0
#define RG_BT_PGAG_RXIQCAL_I_MSK                                     0xffffff0f
#define RG_BT_PGAG_RXIQCAL_SFT                                       4
#define RG_BT_PGAG_RXIQCAL_HI                                        7
#define RG_BT_PGAG_RXIQCAL_SZ                                        4

#define RG_BT_TX_GAIN_RXIQCAL_MSK                                    0x00000f00
#define RG_BT_TX_GAIN_RXIQCAL_I_MSK                                  0xfffff0ff
#define RG_BT_TX_GAIN_RXIQCAL_SFT                                    8
#define RG_BT_TX_GAIN_RXIQCAL_HI                                     11
#define RG_BT_TX_GAIN_RXIQCAL_SZ                                     4

#define DB_DA_SX_SUB_SEL_MSK                                         0x000000ff
#define DB_DA_SX_SUB_SEL_I_MSK                                       0xffffff00
#define DB_DA_SX_SUB_SEL_SFT                                         0
#define DB_DA_SX_SUB_SEL_HI                                          7
#define DB_DA_SX_SUB_SEL_SZ                                          8

#define DB_DA_SX_VCO_ISEL_MSK                                        0x00000f00
#define DB_DA_SX_VCO_ISEL_I_MSK                                      0xfffff0ff
#define DB_DA_SX_VCO_ISEL_SFT                                        8
#define DB_DA_SX_VCO_ISEL_HI                                         11
#define DB_DA_SX_VCO_ISEL_SZ                                         4

#define DB_DA_SX_VCO_RTAIL_SHIFT_MSK                                 0x00001000
#define DB_DA_SX_VCO_RTAIL_SHIFT_I_MSK                               0xffffefff
#define DB_DA_SX_VCO_RTAIL_SHIFT_SFT                                 12
#define DB_DA_SX_VCO_RTAIL_SHIFT_HI                                  12
#define DB_DA_SX_VCO_RTAIL_SHIFT_SZ                                  1

#define DB_DA_SXMIX_SCA_SEL_MSK                                      0x0003e000
#define DB_DA_SXMIX_SCA_SEL_I_MSK                                    0xfffc1fff
#define DB_DA_SXMIX_SCA_SEL_SFT                                      13
#define DB_DA_SXMIX_SCA_SEL_HI                                       17
#define DB_DA_SXMIX_SCA_SEL_SZ                                       5

#define DB_DA_SXMIX_GMSEL_MSK                                        0x00180000
#define DB_DA_SXMIX_GMSEL_I_MSK                                      0xffe7ffff
#define DB_DA_SXMIX_GMSEL_SFT                                        19
#define DB_DA_SXMIX_GMSEL_HI                                         20
#define DB_DA_SXMIX_GMSEL_SZ                                         2

#define DB_DA_SXREP_SCA_SEL_MSK                                      0x03e00000
#define DB_DA_SXREP_SCA_SEL_I_MSK                                    0xfc1fffff
#define DB_DA_SXREP_SCA_SEL_SFT                                      21
#define DB_DA_SXREP_SCA_SEL_HI                                       25
#define DB_DA_SXREP_SCA_SEL_SZ                                       5

#define DB_DA_SXREP_CSSEL_MSK                                        0x18000000
#define DB_DA_SXREP_CSSEL_I_MSK                                      0xe7ffffff
#define DB_DA_SXREP_CSSEL_SFT                                        27
#define DB_DA_SXREP_CSSEL_HI                                         28
#define DB_DA_SXREP_CSSEL_SZ                                         2

#define DB_SX_AAC_COMPOUT_MSK                                        0x20000000
#define DB_SX_AAC_COMPOUT_I_MSK                                      0xdfffffff
#define DB_SX_AAC_COMPOUT_SFT                                        29
#define DB_SX_AAC_COMPOUT_HI                                         29
#define DB_SX_AAC_COMPOUT_SZ                                         1

#define DB_SX_TTL_VT_DET_MSK                                         0xc0000000
#define DB_SX_TTL_VT_DET_I_MSK                                       0x3fffffff
#define DB_SX_TTL_VT_DET_SFT                                         30
#define DB_SX_TTL_VT_DET_HI                                          31
#define DB_SX_TTL_VT_DET_SZ                                          2

#define DB_SXMIX_SCA_SEL_A1_MSK                                      0x0000001f
#define DB_SXMIX_SCA_SEL_A1_I_MSK                                    0xffffffe0
#define DB_SXMIX_SCA_SEL_A1_SFT                                      0
#define DB_SXMIX_SCA_SEL_A1_HI                                       4
#define DB_SXMIX_SCA_SEL_A1_SZ                                       5

#define DB_SXMIX_SCA_SEL_A2_MSK                                      0x00000f80
#define DB_SXMIX_SCA_SEL_A2_I_MSK                                    0xfffff07f
#define DB_SXMIX_SCA_SEL_A2_SFT                                      7
#define DB_SXMIX_SCA_SEL_A2_HI                                       11
#define DB_SXMIX_SCA_SEL_A2_SZ                                       5

#define DB_SXREP_SCA_SEL_B1_MSK                                      0x0007c000
#define DB_SXREP_SCA_SEL_B1_I_MSK                                    0xfff83fff
#define DB_SXREP_SCA_SEL_B1_SFT                                      14
#define DB_SXREP_SCA_SEL_B1_HI                                       18
#define DB_SXREP_SCA_SEL_B1_SZ                                       5

#define DB_SXREP_SCA_SEL_B2_MSK                                      0x03e00000
#define DB_SXREP_SCA_SEL_B2_I_MSK                                    0xfc1fffff
#define DB_SXREP_SCA_SEL_B2_SFT                                      21
#define DB_SXREP_SCA_SEL_B2_HI                                       25
#define DB_SXREP_SCA_SEL_B2_SZ                                       5

#define DB_SX_SBCAL_NCOUNT_MSK                                       0x0001ffff
#define DB_SX_SBCAL_NCOUNT_I_MSK                                     0xfffe0000
#define DB_SX_SBCAL_NCOUNT_SFT                                       0
#define DB_SX_SBCAL_NCOUNT_HI                                        16
#define DB_SX_SBCAL_NCOUNT_SZ                                        17

#define DB_SX_SBCAL_NTARGET_MSK                                      0x0001ffff
#define DB_SX_SBCAL_NTARGET_I_MSK                                    0xfffe0000
#define DB_SX_SBCAL_NTARGET_SFT                                      0
#define DB_SX_SBCAL_NTARGET_HI                                       16
#define DB_SX_SBCAL_NTARGET_SZ                                       17

#define DB_AD_ADC_I_OUT_MSK                                          0x000003ff
#define DB_AD_ADC_I_OUT_I_MSK                                        0xfffffc00
#define DB_AD_ADC_I_OUT_SFT                                          0
#define DB_AD_ADC_I_OUT_HI                                           9
#define DB_AD_ADC_I_OUT_SZ                                           10

#define DB_AD_ADC_Q_OUT_MSK                                          0x000ffc00
#define DB_AD_ADC_Q_OUT_I_MSK                                        0xfff003ff
#define DB_AD_ADC_Q_OUT_SFT                                          10
#define DB_AD_ADC_Q_OUT_HI                                           19
#define DB_AD_ADC_Q_OUT_SZ                                           10

#define DB_AD_SARADC_DOUT_MSK                                        0x07e00000
#define DB_AD_SARADC_DOUT_I_MSK                                      0xf81fffff
#define DB_AD_SARADC_DOUT_SFT                                        21
#define DB_AD_SARADC_DOUT_HI                                         26
#define DB_AD_SARADC_DOUT_SZ                                         6

#define DB_AD_SARADC_DOUT_AVG_MSK                                    0xf0000000
#define DB_AD_SARADC_DOUT_AVG_I_MSK                                  0x0fffffff
#define DB_AD_SARADC_DOUT_AVG_SFT                                    28
#define DB_AD_SARADC_DOUT_AVG_HI                                     31
#define DB_AD_SARADC_DOUT_AVG_SZ                                     4

#define RG_NFRAC_DELTA_MSK                                           0x00ffffff
#define RG_NFRAC_DELTA_I_MSK                                         0xff000000
#define RG_NFRAC_DELTA_SFT                                           0
#define RG_NFRAC_DELTA_HI                                            23
#define RG_NFRAC_DELTA_SZ                                            24

#define RG_RX_IQ_ALPHA_MSK                                           0x0000001f
#define RG_RX_IQ_ALPHA_I_MSK                                         0xffffffe0
#define RG_RX_IQ_ALPHA_SFT                                           0
#define RG_RX_IQ_ALPHA_HI                                            4
#define RG_RX_IQ_ALPHA_SZ                                            5

#define RG_RX_IQ_THETA_MSK                                           0x00001f00
#define RG_RX_IQ_THETA_I_MSK                                         0xffffe0ff
#define RG_RX_IQ_THETA_SFT                                           8
#define RG_RX_IQ_THETA_HI                                            12
#define RG_RX_IQ_THETA_SZ                                            5

#define RG_RX_IQ_MANUAL_MSK                                          0x00010000
#define RG_RX_IQ_MANUAL_I_MSK                                        0xfffeffff
#define RG_RX_IQ_MANUAL_SFT                                          16
#define RG_RX_IQ_MANUAL_HI                                           16
#define RG_RX_IQ_MANUAL_SZ                                           1

#define RG_RXIQ_NOSHRK_MSK                                           0x00020000
#define RG_RXIQ_NOSHRK_I_MSK                                         0xfffdffff
#define RG_RXIQ_NOSHRK_SFT                                           17
#define RG_RXIQ_NOSHRK_HI                                            17
#define RG_RXIQ_NOSHRK_SZ                                            1

#define RG_DAC_CLK_SEL_MSK                                           0x00000001
#define RG_DAC_CLK_SEL_I_MSK                                         0xfffffffe
#define RG_DAC_CLK_SEL_SFT                                           0
#define RG_DAC_CLK_SEL_HI                                            0
#define RG_DAC_CLK_SEL_SZ                                            1

#define RG_DAC_PATH_SEL_MSK                                          0x0000000c
#define RG_DAC_PATH_SEL_I_MSK                                        0xfffffff3
#define RG_DAC_PATH_SEL_SFT                                          2
#define RG_DAC_PATH_SEL_HI                                           3
#define RG_DAC_PATH_SEL_SZ                                           2

#define RG_DAC_CLK_INV_MSK                                           0x00000010
#define RG_DAC_CLK_INV_I_MSK                                         0xffffffef
#define RG_DAC_CLK_INV_SFT                                           4
#define RG_DAC_CLK_INV_HI                                            4
#define RG_DAC_CLK_INV_SZ                                            1

#define RG_BB_SIG_EN_MSK                                             0x00000020
#define RG_BB_SIG_EN_I_MSK                                           0xffffffdf
#define RG_BB_SIG_EN_SFT                                             5
#define RG_BB_SIG_EN_HI                                              5
#define RG_BB_SIG_EN_SZ                                              1

#define RG_TRX_ADDA_DATA_EN_MSK                                      0x00000080
#define RG_TRX_ADDA_DATA_EN_I_MSK                                    0xffffff7f
#define RG_TRX_ADDA_DATA_EN_SFT                                      7
#define RG_TRX_ADDA_DATA_EN_HI                                       7
#define RG_TRX_ADDA_DATA_EN_SZ                                       1

#define RG_TX_UP8X_MAN_EN_MSK                                        0x00000100
#define RG_TX_UP8X_MAN_EN_I_MSK                                      0xfffffeff
#define RG_TX_UP8X_MAN_EN_SFT                                        8
#define RG_TX_UP8X_MAN_EN_HI                                         8
#define RG_TX_UP8X_MAN_EN_SZ                                         1

#define RG_ADC_CLK_INV_MSK                                           0x00000800
#define RG_ADC_CLK_INV_I_MSK                                         0xfffff7ff
#define RG_ADC_CLK_INV_SFT                                           11
#define RG_ADC_CLK_INV_HI                                            11
#define RG_ADC_CLK_INV_SZ                                            1

#define RG_DIS_DAC_OFFSET_MSK                                        0x00001000
#define RG_DIS_DAC_OFFSET_I_MSK                                      0xffffefff
#define RG_DIS_DAC_OFFSET_SFT                                        12
#define RG_DIS_DAC_OFFSET_HI                                         12
#define RG_DIS_DAC_OFFSET_SZ                                         1

#define RG_RX_AGC_MSK                                                0x00004000
#define RG_RX_AGC_I_MSK                                              0xffffbfff
#define RG_RX_AGC_SFT                                                14
#define RG_RX_AGC_HI                                                 14
#define RG_RX_AGC_SZ                                                 1

#define RG_RX_AGC_MANUAL_MSK                                         0x00008000
#define RG_RX_AGC_MANUAL_I_MSK                                       0xffff7fff
#define RG_RX_AGC_MANUAL_SFT                                         15
#define RG_RX_AGC_MANUAL_HI                                          15
#define RG_RX_AGC_MANUAL_SZ                                          1

#define RG_ADC_SAMP_PHASE_40M_MSK                                    0x00030000
#define RG_ADC_SAMP_PHASE_40M_I_MSK                                  0xfffcffff
#define RG_ADC_SAMP_PHASE_40M_SFT                                    16
#define RG_ADC_SAMP_PHASE_40M_HI                                     17
#define RG_ADC_SAMP_PHASE_40M_SZ                                     2

#define RG_ADC_SAMP_PHASE_80M_MSK                                    0x00040000
#define RG_ADC_SAMP_PHASE_80M_I_MSK                                  0xfffbffff
#define RG_ADC_SAMP_PHASE_80M_SFT                                    18
#define RG_ADC_SAMP_PHASE_80M_HI                                     18
#define RG_ADC_SAMP_PHASE_80M_SZ                                     1

#define RG_RX_RSSIADC_TH_MSK                                         0x00f00000
#define RG_RX_RSSIADC_TH_I_MSK                                       0xff0fffff
#define RG_RX_RSSIADC_TH_SFT                                         20
#define RG_RX_RSSIADC_TH_HI                                          23
#define RG_RX_RSSIADC_TH_SZ                                          4

#define RG_ADC_80M_EDGE_SEL_MSK                                      0x02000000
#define RG_ADC_80M_EDGE_SEL_I_MSK                                    0xfdffffff
#define RG_ADC_80M_EDGE_SEL_SFT                                      25
#define RG_ADC_80M_EDGE_SEL_HI                                       25
#define RG_ADC_80M_EDGE_SEL_SZ                                       1

#define RG_RSSI_EDGE_SEL_MSK                                         0x04000000
#define RG_RSSI_EDGE_SEL_I_MSK                                       0xfbffffff
#define RG_RSSI_EDGE_SEL_SFT                                         26
#define RG_RSSI_EDGE_SEL_HI                                          26
#define RG_RSSI_EDGE_SEL_SZ                                          1

#define RG_ADC_EDGE_SEL_MSK                                          0x08000000
#define RG_ADC_EDGE_SEL_I_MSK                                        0xf7ffffff
#define RG_ADC_EDGE_SEL_SFT                                          27
#define RG_ADC_EDGE_SEL_HI                                           27
#define RG_ADC_EDGE_SEL_SZ                                           1

#define RG_Q_INV_MSK                                                 0x10000000
#define RG_Q_INV_I_MSK                                               0xefffffff
#define RG_Q_INV_SFT                                                 28
#define RG_Q_INV_HI                                                  28
#define RG_Q_INV_SZ                                                  1

#define RG_I_INV_MSK                                                 0x20000000
#define RG_I_INV_I_MSK                                               0xdfffffff
#define RG_I_INV_SFT                                                 29
#define RG_I_INV_HI                                                  29
#define RG_I_INV_SZ                                                  1

#define RG_IQ_SWAP_MSK                                               0x40000000
#define RG_IQ_SWAP_I_MSK                                             0xbfffffff
#define RG_IQ_SWAP_SFT                                               30
#define RG_IQ_SWAP_HI                                                30
#define RG_IQ_SWAP_SZ                                                1

#define RG_SIGN_SWAP_MSK                                             0x80000000
#define RG_SIGN_SWAP_I_MSK                                           0x7fffffff
#define RG_SIGN_SWAP_SFT                                             31
#define RG_SIGN_SWAP_HI                                              31
#define RG_SIGN_SWAP_SZ                                              1

#define RG_TX_IQ_ALPHA_MSK                                           0x0000001f
#define RG_TX_IQ_ALPHA_I_MSK                                         0xffffffe0
#define RG_TX_IQ_ALPHA_SFT                                           0
#define RG_TX_IQ_ALPHA_HI                                            4
#define RG_TX_IQ_ALPHA_SZ                                            5

#define RG_TX_IQ_THETA_MSK                                           0x00001f00
#define RG_TX_IQ_THETA_I_MSK                                         0xffffe0ff
#define RG_TX_IQ_THETA_SFT                                           8
#define RG_TX_IQ_THETA_HI                                            12
#define RG_TX_IQ_THETA_SZ                                            5

#define RG_TX_IQ_MANUAL_MSK                                          0x00010000
#define RG_TX_IQ_MANUAL_I_MSK                                        0xfffeffff
#define RG_TX_IQ_MANUAL_SFT                                          16
#define RG_TX_IQ_MANUAL_HI                                           16
#define RG_TX_IQ_MANUAL_SZ                                           1

#define RG_TXIQ_NOSHRK_MSK                                           0x00020000
#define RG_TXIQ_NOSHRK_I_MSK                                         0xfffdffff
#define RG_TXIQ_NOSHRK_SFT                                           17
#define RG_TXIQ_NOSHRK_HI                                            17
#define RG_TXIQ_NOSHRK_SZ                                            1

#define RG_TX_FREQ_OFFSET_MSK                                        0x0000ffff
#define RG_TX_FREQ_OFFSET_I_MSK                                      0xffff0000
#define RG_TX_FREQ_OFFSET_SFT                                        0
#define RG_TX_FREQ_OFFSET_HI                                         15
#define RG_TX_FREQ_OFFSET_SZ                                         16

#define RG_TONE_SCALE_MSK                                            0x01ff0000
#define RG_TONE_SCALE_I_MSK                                          0xfe00ffff
#define RG_TONE_SCALE_SFT                                            16
#define RG_TONE_SCALE_HI                                             24
#define RG_TONE_SCALE_SZ                                             9

#define RG_TONE_GEN_EN_MSK                                           0x04000000
#define RG_TONE_GEN_EN_I_MSK                                         0xfbffffff
#define RG_TONE_GEN_EN_SFT                                           26
#define RG_TONE_GEN_EN_HI                                            26
#define RG_TONE_GEN_EN_SZ                                            1

#define RG_DAC_DC_Q_MSK                                              0x000003ff
#define RG_DAC_DC_Q_I_MSK                                            0xfffffc00
#define RG_DAC_DC_Q_SFT                                              0
#define RG_DAC_DC_Q_HI                                               9
#define RG_DAC_DC_Q_SZ                                               10

#define RG_DAC_DC_I_MSK                                              0x03ff0000
#define RG_DAC_DC_I_I_MSK                                            0xfc00ffff
#define RG_DAC_DC_I_SFT                                              16
#define RG_DAC_DC_I_HI                                               25
#define RG_DAC_DC_I_SZ                                               10

#define RG_DAC_Q_SET_MSK                                             0x000003ff
#define RG_DAC_Q_SET_I_MSK                                           0xfffffc00
#define RG_DAC_Q_SET_SFT                                             0
#define RG_DAC_Q_SET_HI                                              9
#define RG_DAC_Q_SET_SZ                                              10

#define RG_DAC_MAN_Q_EN_MSK                                          0x00001000
#define RG_DAC_MAN_Q_EN_I_MSK                                        0xffffefff
#define RG_DAC_MAN_Q_EN_SFT                                          12
#define RG_DAC_MAN_Q_EN_HI                                           12
#define RG_DAC_MAN_Q_EN_SZ                                           1

#define RG_DAC_I_SET_MSK                                             0x03ff0000
#define RG_DAC_I_SET_I_MSK                                           0xfc00ffff
#define RG_DAC_I_SET_SFT                                             16
#define RG_DAC_I_SET_HI                                              25
#define RG_DAC_I_SET_SZ                                              10

#define RG_DAC_MAN_I_EN_MSK                                          0x10000000
#define RG_DAC_MAN_I_EN_I_MSK                                        0xefffffff
#define RG_DAC_MAN_I_EN_SFT                                          28
#define RG_DAC_MAN_I_EN_HI                                           28
#define RG_DAC_MAN_I_EN_SZ                                           1

#define RG_RX_DDC_RATE_MSK                                           0x0000003f
#define RG_RX_DDC_RATE_I_MSK                                         0xffffffc0
#define RG_RX_DDC_RATE_SFT                                           0
#define RG_RX_DDC_RATE_HI                                            5
#define RG_RX_DDC_RATE_SZ                                            6

#define RG_RF_CAL_RX_DDC_RATE_MSK                                    0x00003f00
#define RG_RF_CAL_RX_DDC_RATE_I_MSK                                  0xffffc0ff
#define RG_RF_CAL_RX_DDC_RATE_SFT                                    8
#define RG_RF_CAL_RX_DDC_RATE_HI                                     13
#define RG_RF_CAL_RX_DDC_RATE_SZ                                     6

#define RG_RSSI_SAMP_PHASE_MSK                                       0x00000007
#define RG_RSSI_SAMP_PHASE_I_MSK                                     0xfffffff8
#define RG_RSSI_SAMP_PHASE_SFT                                       0
#define RG_RSSI_SAMP_PHASE_HI                                        2
#define RG_RSSI_SAMP_PHASE_SZ                                        3

#define RG_SX_BT_BLE_1M_IF_MSK                                       0x00000fff
#define RG_SX_BT_BLE_1M_IF_I_MSK                                     0xfffff000
#define RG_SX_BT_BLE_1M_IF_SFT                                       0
#define RG_SX_BT_BLE_1M_IF_HI                                        11
#define RG_SX_BT_BLE_1M_IF_SZ                                        12

#define RG_SX_BLE_2M_IF_MSK                                          0x0fff0000
#define RG_SX_BLE_2M_IF_I_MSK                                        0xf000ffff
#define RG_SX_BLE_2M_IF_SFT                                          16
#define RG_SX_BLE_2M_IF_HI                                           27
#define RG_SX_BLE_2M_IF_SZ                                           12

#define RO_DPD_GEN_FINISH_MSK                                        0x00000001
#define RO_DPD_GEN_FINISH_I_MSK                                      0xfffffffe
#define RO_DPD_GEN_FINISH_SFT                                        0
#define RO_DPD_GEN_FINISH_HI                                         0
#define RO_DPD_GEN_FINISH_SZ                                         1

#define RO_PRE_DC_DONE_MSK                                           0x00008000
#define RO_PRE_DC_DONE_I_MSK                                         0xffff7fff
#define RO_PRE_DC_DONE_SFT                                           15
#define RO_PRE_DC_DONE_HI                                            15
#define RO_PRE_DC_DONE_SZ                                            1

#define RO_BT_RXIQ_DONE_MSK                                          0x00010000
#define RO_BT_RXIQ_DONE_I_MSK                                        0xfffeffff
#define RO_BT_RXIQ_DONE_SFT                                          16
#define RO_BT_RXIQ_DONE_HI                                           16
#define RO_BT_RXIQ_DONE_SZ                                           1

#define RO_WF2G_RXIQ_DONE_MSK                                        0x00040000
#define RO_WF2G_RXIQ_DONE_I_MSK                                      0xfffbffff
#define RO_WF2G_RXIQ_DONE_SFT                                        18
#define RO_WF2G_RXIQ_DONE_HI                                         18
#define RO_WF2G_RXIQ_DONE_SZ                                         1

#define RO_BT_TXIQ_DONE_MSK                                          0x00200000
#define RO_BT_TXIQ_DONE_I_MSK                                        0xffdfffff
#define RO_BT_TXIQ_DONE_SFT                                          21
#define RO_BT_TXIQ_DONE_HI                                           21
#define RO_BT_TXIQ_DONE_SZ                                           1

#define RO_BT_TXDC_DONE_MSK                                          0x00400000
#define RO_BT_TXDC_DONE_I_MSK                                        0xffbfffff
#define RO_BT_TXDC_DONE_SFT                                          22
#define RO_BT_TXDC_DONE_HI                                           22
#define RO_BT_TXDC_DONE_SZ                                           1

#define RO_WF2G_TXIQ_DONE_MSK                                        0x00800000
#define RO_WF2G_TXIQ_DONE_I_MSK                                      0xff7fffff
#define RO_WF2G_TXIQ_DONE_SFT                                        23
#define RO_WF2G_TXIQ_DONE_HI                                         23
#define RO_WF2G_TXIQ_DONE_SZ                                         1

#define RO_WF2G_TXDC_DONE_MSK                                        0x01000000
#define RO_WF2G_TXDC_DONE_I_MSK                                      0xfeffffff
#define RO_WF2G_TXDC_DONE_SFT                                        24
#define RO_WF2G_TXDC_DONE_HI                                         24
#define RO_WF2G_TXDC_DONE_SZ                                         1

#define RO_BW40_RCCAL_DONE_MSK                                       0x02000000
#define RO_BW40_RCCAL_DONE_I_MSK                                     0xfdffffff
#define RO_BW40_RCCAL_DONE_SFT                                       25
#define RO_BW40_RCCAL_DONE_HI                                        25
#define RO_BW40_RCCAL_DONE_SZ                                        1

#define RO_BW80_RCCAL_DONE_MSK                                       0x04000000
#define RO_BW80_RCCAL_DONE_I_MSK                                     0xfbffffff
#define RO_BW80_RCCAL_DONE_SFT                                       26
#define RO_BW80_RCCAL_DONE_HI                                        26
#define RO_BW80_RCCAL_DONE_SZ                                        1

#define RO_BW20_RCCAL_DONE_MSK                                       0x08000000
#define RO_BW20_RCCAL_DONE_I_MSK                                     0xf7ffffff
#define RO_BW20_RCCAL_DONE_SFT                                       27
#define RO_BW20_RCCAL_DONE_HI                                        27
#define RO_BW20_RCCAL_DONE_SZ                                        1

#define RO_BT2M_DCCAL_DONE_MSK                                       0x10000000
#define RO_BT2M_DCCAL_DONE_I_MSK                                     0xefffffff
#define RO_BT2M_DCCAL_DONE_SFT                                       28
#define RO_BT2M_DCCAL_DONE_HI                                        28
#define RO_BT2M_DCCAL_DONE_SZ                                        1

#define RO_BT1M_DCCAL_DONE_MSK                                       0x20000000
#define RO_BT1M_DCCAL_DONE_I_MSK                                     0xdfffffff
#define RO_BT1M_DCCAL_DONE_SFT                                       29
#define RO_BT1M_DCCAL_DONE_HI                                        29
#define RO_BT1M_DCCAL_DONE_SZ                                        1

#define RO_WF2G_DCCAL_DONE_MSK                                       0x80000000
#define RO_WF2G_DCCAL_DONE_I_MSK                                     0x7fffffff
#define RO_WF2G_DCCAL_DONE_SFT                                       31
#define RO_WF2G_DCCAL_DONE_HI                                        31
#define RO_WF2G_DCCAL_DONE_SZ                                        1

#define RG_PHASE_17P5M_MSK                                           0x0000ffff
#define RG_PHASE_17P5M_I_MSK                                         0xffff0000
#define RG_PHASE_17P5M_SFT                                           0
#define RG_PHASE_17P5M_HI                                            15
#define RG_PHASE_17P5M_SZ                                            16

#define RG_PHASE_2P5M_MSK                                            0xffff0000
#define RG_PHASE_2P5M_I_MSK                                          0x0000ffff
#define RG_PHASE_2P5M_SFT                                            16
#define RG_PHASE_2P5M_HI                                             31
#define RG_PHASE_2P5M_SZ                                             16

#define RG_TX_IQ_RX_RATE_MSK                                         0x0000ffff
#define RG_TX_IQ_RX_RATE_I_MSK                                       0xffff0000
#define RG_TX_IQ_RX_RATE_SFT                                         0
#define RG_TX_IQ_RX_RATE_HI                                          15
#define RG_TX_IQ_RX_RATE_SZ                                          16

#define RG_TX_DC_RX_RATE_MSK                                         0xffff0000
#define RG_TX_DC_RX_RATE_I_MSK                                       0x0000ffff
#define RG_TX_DC_RX_RATE_SFT                                         16
#define RG_TX_DC_RX_RATE_HI                                          31
#define RG_TX_DC_RX_RATE_SZ                                          16

#define RG_RX_IQ_RX_RATE_MSK                                         0x0000ffff
#define RG_RX_IQ_RX_RATE_I_MSK                                       0xffff0000
#define RG_RX_IQ_RX_RATE_SFT                                         0
#define RG_RX_IQ_RX_RATE_HI                                          15
#define RG_RX_IQ_RX_RATE_SZ                                          16

#define RG_TRX_IQDC_TX_RATE_MSK                                      0xffff0000
#define RG_TRX_IQDC_TX_RATE_I_MSK                                    0x0000ffff
#define RG_TRX_IQDC_TX_RATE_SFT                                      16
#define RG_TRX_IQDC_TX_RATE_HI                                       31
#define RG_TRX_IQDC_TX_RATE_SZ                                       16

#define RO_RX_IQ_THETA_MSK                                           0x0000001f
#define RO_RX_IQ_THETA_I_MSK                                         0xffffffe0
#define RO_RX_IQ_THETA_SFT                                           0
#define RO_RX_IQ_THETA_HI                                            4
#define RO_RX_IQ_THETA_SZ                                            5

#define RO_RX_IQ_ALPHA_MSK                                           0x00001f00
#define RO_RX_IQ_ALPHA_I_MSK                                         0xffffe0ff
#define RO_RX_IQ_ALPHA_SFT                                           8
#define RO_RX_IQ_ALPHA_HI                                            12
#define RO_RX_IQ_ALPHA_SZ                                            5

#define RO_TX_IQ_THETA_MSK                                           0x001f0000
#define RO_TX_IQ_THETA_I_MSK                                         0xffe0ffff
#define RO_TX_IQ_THETA_SFT                                           16
#define RO_TX_IQ_THETA_HI                                            20
#define RO_TX_IQ_THETA_SZ                                            5

#define RO_TX_IQ_ALPHA_MSK                                           0x1f000000
#define RO_TX_IQ_ALPHA_I_MSK                                         0xe0ffffff
#define RO_TX_IQ_ALPHA_SFT                                           24
#define RO_TX_IQ_ALPHA_HI                                            28
#define RO_TX_IQ_ALPHA_SZ                                            5

#define RG_RX_RCCAL_TARG_MSK                                         0x000003ff
#define RG_RX_RCCAL_TARG_I_MSK                                       0xfffffc00
#define RG_RX_RCCAL_TARG_SFT                                         0
#define RG_RX_RCCAL_TARG_HI                                          9
#define RG_RX_RCCAL_TARG_SZ                                          10

#define RG_RX_DC_POLAR_INV_MSK                                       0x00001000
#define RG_RX_DC_POLAR_INV_I_MSK                                     0xffffefff
#define RG_RX_DC_POLAR_INV_SFT                                       12
#define RG_RX_DC_POLAR_INV_HI                                        12
#define RG_RX_DC_POLAR_INV_SZ                                        1

#define RG_RCCAL_POLAR_INV_MSK                                       0x00002000
#define RG_RCCAL_POLAR_INV_I_MSK                                     0xffffdfff
#define RG_RCCAL_POLAR_INV_SFT                                       13
#define RG_RCCAL_POLAR_INV_HI                                        13
#define RG_RCCAL_POLAR_INV_SZ                                        1

#define RG_RX_DC_RESOLUTION_MSK                                      0x00004000
#define RG_RX_DC_RESOLUTION_I_MSK                                    0xffffbfff
#define RG_RX_DC_RESOLUTION_SFT                                      14
#define RG_RX_DC_RESOLUTION_HI                                       14
#define RG_RX_DC_RESOLUTION_SZ                                       1

#define RG_TRX_IQCAL_TIME_MSK                                        0x00300000
#define RG_TRX_IQCAL_TIME_I_MSK                                      0xffcfffff
#define RG_TRX_IQCAL_TIME_SFT                                        20
#define RG_TRX_IQCAL_TIME_HI                                         21
#define RG_TRX_IQCAL_TIME_SZ                                         2

#define RO_SPECTRUM_PWR_39_32_MSK                                    0x000000ff
#define RO_SPECTRUM_PWR_39_32_I_MSK                                  0xffffff00
#define RO_SPECTRUM_PWR_39_32_SFT                                    0
#define RO_SPECTRUM_PWR_39_32_HI                                     7
#define RO_SPECTRUM_PWR_39_32_SZ                                     8

#define RO_SPECTRUM_PWR_31_0_MSK                                     0xffffffff
#define RO_SPECTRUM_PWR_31_0_I_MSK                                   0x00000000
#define RO_SPECTRUM_PWR_31_0_SFT                                     0
#define RO_SPECTRUM_PWR_31_0_HI                                      31
#define RO_SPECTRUM_PWR_31_0_SZ                                      32

#define RG_PRE_DC_CAL_DELAY_MSK                                      0x00000007
#define RG_PRE_DC_CAL_DELAY_I_MSK                                    0xfffffff8
#define RG_PRE_DC_CAL_DELAY_SFT                                      0
#define RG_PRE_DC_CAL_DELAY_HI                                       2
#define RG_PRE_DC_CAL_DELAY_SZ                                       3

#define RG_PRE_DC_POLA_INV_MSK                                       0x00000010
#define RG_PRE_DC_POLA_INV_I_MSK                                     0xffffffef
#define RG_PRE_DC_POLA_INV_SFT                                       4
#define RG_PRE_DC_POLA_INV_HI                                        4
#define RG_PRE_DC_POLA_INV_SZ                                        1

#define RG_RX_PRE_DC_RESOLUTION_MSK                                  0x00000020
#define RG_RX_PRE_DC_RESOLUTION_I_MSK                                0xffffffdf
#define RG_RX_PRE_DC_RESOLUTION_SFT                                  5
#define RG_RX_PRE_DC_RESOLUTION_HI                                   5
#define RG_RX_PRE_DC_RESOLUTION_SZ                                   1

#define RG_PRE_DC_AUTO_MSK                                           0x00000040
#define RG_PRE_DC_AUTO_I_MSK                                         0xffffffbf
#define RG_PRE_DC_AUTO_SFT                                           6
#define RG_PRE_DC_AUTO_HI                                            6
#define RG_PRE_DC_AUTO_SZ                                            1

#define RG_RCCAL_DATA_SEL_MSK                                        0x00000200
#define RG_RCCAL_DATA_SEL_I_MSK                                      0xfffffdff
#define RG_RCCAL_DATA_SEL_SFT                                        9
#define RG_RCCAL_DATA_SEL_HI                                         9
#define RG_RCCAL_DATA_SEL_SZ                                         1

#define RG_RCCAL_TONE_RATE_EN_MSK                                    0x00001000
#define RG_RCCAL_TONE_RATE_EN_I_MSK                                  0xffffefff
#define RG_RCCAL_TONE_RATE_EN_SFT                                    12
#define RG_RCCAL_TONE_RATE_EN_HI                                     12
#define RG_RCCAL_TONE_RATE_EN_SZ                                     1

#define RG_RCCAL_EST_T_MSK                                           0x00070000
#define RG_RCCAL_EST_T_I_MSK                                         0xfff8ffff
#define RG_RCCAL_EST_T_SFT                                           16
#define RG_RCCAL_EST_T_HI                                            18
#define RG_RCCAL_EST_T_SZ                                            3

#define RG_TRX_DCIQCAL_EST_T_MSK                                     0x00700000
#define RG_TRX_DCIQCAL_EST_T_I_MSK                                   0xff8fffff
#define RG_TRX_DCIQCAL_EST_T_SFT                                     20
#define RG_TRX_DCIQCAL_EST_T_HI                                      22
#define RG_TRX_DCIQCAL_EST_T_SZ                                      3

#define RG_HS5W_TXPWRLVL_MSK                                         0x0000000f
#define RG_HS5W_TXPWRLVL_I_MSK                                       0xfffffff0
#define RG_HS5W_TXPWRLVL_SFT                                         0
#define RG_HS5W_TXPWRLVL_HI                                          3
#define RG_HS5W_TXPWRLVL_SZ                                          4

#define RG_HS5W_MODUL_SCHEME_MSK                                     0x00000070
#define RG_HS5W_MODUL_SCHEME_I_MSK                                   0xffffff8f
#define RG_HS5W_MODUL_SCHEME_SFT                                     4
#define RG_HS5W_MODUL_SCHEME_HI                                      6
#define RG_HS5W_MODUL_SCHEME_SZ                                      3

#define RG_HS5W_PGAGC_MSK                                            0x00000f00
#define RG_HS5W_PGAGC_I_MSK                                          0xfffff0ff
#define RG_HS5W_PGAGC_SFT                                            8
#define RG_HS5W_PGAGC_HI                                             11
#define RG_HS5W_PGAGC_SZ                                             4

#define RG_HS5W_RFGC_MSK                                             0x00003000
#define RG_HS5W_RFGC_I_MSK                                           0xffffcfff
#define RG_HS5W_RFGC_SFT                                             12
#define RG_HS5W_RFGC_HI                                              13
#define RG_HS5W_RFGC_SZ                                              2

#define RG_HS5W_RXAGC_MSK                                            0x00004000
#define RG_HS5W_RXAGC_I_MSK                                          0xffffbfff
#define RG_HS5W_RXAGC_SFT                                            14
#define RG_HS5W_RXAGC_HI                                             14
#define RG_HS5W_RXAGC_SZ                                             1

#define RG_HS5W_RF_PHY_MODE_MSK                                      0x00070000
#define RG_HS5W_RF_PHY_MODE_I_MSK                                    0xfff8ffff
#define RG_HS5W_RF_PHY_MODE_SFT                                      16
#define RG_HS5W_RF_PHY_MODE_HI                                       18
#define RG_HS5W_RF_PHY_MODE_SZ                                       3

#define RG_HS5W_MANUAL_MSK                                           0x00100000
#define RG_HS5W_MANUAL_I_MSK                                         0xffefffff
#define RG_HS5W_MANUAL_SFT                                           20
#define RG_HS5W_MANUAL_HI                                            20
#define RG_HS5W_MANUAL_SZ                                            1

#define RG_HS5W_COMM_DATA_MSK                                        0x07000000
#define RG_HS5W_COMM_DATA_I_MSK                                      0xf8ffffff
#define RG_HS5W_COMM_DATA_SFT                                        24
#define RG_HS5W_COMM_DATA_HI                                         26
#define RG_HS5W_COMM_DATA_SZ                                         3

#define RG_HS5W_START_SENT_MSK                                       0x10000000
#define RG_HS5W_START_SENT_I_MSK                                     0xefffffff
#define RG_HS5W_START_SENT_SFT                                       28
#define RG_HS5W_START_SENT_HI                                        28
#define RG_HS5W_START_SENT_SZ                                        1

#define RG_HS5W_SX_RFCTRL_CH_10_8_MSK                                0x00000007
#define RG_HS5W_SX_RFCTRL_CH_10_8_I_MSK                              0xfffffff8
#define RG_HS5W_SX_RFCTRL_CH_10_8_SFT                                0
#define RG_HS5W_SX_RFCTRL_CH_10_8_HI                                 2
#define RG_HS5W_SX_RFCTRL_CH_10_8_SZ                                 3

#define RG_HS5W_SX_RFCH_MAP_EN_MSK                                   0x00000010
#define RG_HS5W_SX_RFCH_MAP_EN_I_MSK                                 0xffffffef
#define RG_HS5W_SX_RFCH_MAP_EN_SFT                                   4
#define RG_HS5W_SX_RFCH_MAP_EN_HI                                    4
#define RG_HS5W_SX_RFCH_MAP_EN_SZ                                    1

#define RG_HS5W_SX_CHANNEL_MSK                                       0x0007f800
#define RG_HS5W_SX_CHANNEL_I_MSK                                     0xfff807ff
#define RG_HS5W_SX_CHANNEL_SFT                                       11
#define RG_HS5W_SX_CHANNEL_HI                                        18
#define RG_HS5W_SX_CHANNEL_SZ                                        8

#define RG_HS5W_SX_RFCTRL_F_MSK                                      0x00ffffff
#define RG_HS5W_SX_RFCTRL_F_I_MSK                                    0xff000000
#define RG_HS5W_SX_RFCTRL_F_SFT                                      0
#define RG_HS5W_SX_RFCTRL_F_HI                                       23
#define RG_HS5W_SX_RFCTRL_F_SZ                                       24

#define RG_HS5W_SX_RFCTRL_CH_7_0_MSK                                 0xff000000
#define RG_HS5W_SX_RFCTRL_CH_7_0_I_MSK                               0x00ffffff
#define RG_HS5W_SX_RFCTRL_CH_7_0_SFT                                 24
#define RG_HS5W_SX_RFCTRL_CH_7_0_HI                                  31
#define RG_HS5W_SX_RFCTRL_CH_7_0_SZ                                  8

#define RG_ORIONA_SX_TB_LOOP_SEL_MSK                                 0x00000001
#define RG_ORIONA_SX_TB_LOOP_SEL_I_MSK                               0xfffffffe
#define RG_ORIONA_SX_TB_LOOP_SEL_SFT                                 0
#define RG_ORIONA_SX_TB_LOOP_SEL_HI                                  0
#define RG_ORIONA_SX_TB_LOOP_SEL_SZ                                  1

#define RG_MODE_BY_HS5W_MSK                                          0x00000002
#define RG_MODE_BY_HS5W_I_MSK                                        0xfffffffd
#define RG_MODE_BY_HS5W_SFT                                          1
#define RG_MODE_BY_HS5W_HI                                           1
#define RG_MODE_BY_HS5W_SZ                                           1

#define RG_HS_5WIRE_MANUAL_MSK                                       0x00000004
#define RG_HS_5WIRE_MANUAL_I_MSK                                     0xfffffffb
#define RG_HS_5WIRE_MANUAL_SFT                                       2
#define RG_HS_5WIRE_MANUAL_HI                                        2
#define RG_HS_5WIRE_MANUAL_SZ                                        1

#define RG_MODE_BY_PHY_MSK                                           0x00000010
#define RG_MODE_BY_PHY_I_MSK                                         0xffffffef
#define RG_MODE_BY_PHY_SFT                                           4
#define RG_MODE_BY_PHY_HI                                            4
#define RG_MODE_BY_PHY_SZ                                            1

#define RG_MODE_BY_HWPIN_MSK                                         0x00000020
#define RG_MODE_BY_HWPIN_I_MSK                                       0xffffffdf
#define RG_MODE_BY_HWPIN_SFT                                         5
#define RG_MODE_BY_HWPIN_HI                                          5
#define RG_MODE_BY_HWPIN_SZ                                          1

#define RG_TX_GAIN_BY_HS5W_MSK                                       0x00001000
#define RG_TX_GAIN_BY_HS5W_I_MSK                                     0xffffefff
#define RG_TX_GAIN_BY_HS5W_SFT                                       12
#define RG_TX_GAIN_BY_HS5W_HI                                        12
#define RG_TX_GAIN_BY_HS5W_SZ                                        1

#define RG_RX_GAIN_BY_HS5W_MSK                                       0x00002000
#define RG_RX_GAIN_BY_HS5W_I_MSK                                     0xffffdfff
#define RG_RX_GAIN_BY_HS5W_SFT                                       13
#define RG_RX_GAIN_BY_HS5W_HI                                        13
#define RG_RX_GAIN_BY_HS5W_SZ                                        1

#define RG_MODUL_SCHEME_BY_HS5W_MSK                                  0x00004000
#define RG_MODUL_SCHEME_BY_HS5W_I_MSK                                0xffffbfff
#define RG_MODUL_SCHEME_BY_HS5W_SFT                                  14
#define RG_MODUL_SCHEME_BY_HS5W_HI                                   14
#define RG_MODUL_SCHEME_BY_HS5W_SZ                                   1

#define RO_RF_PHY_MODE_MSK                                           0x00070000
#define RO_RF_PHY_MODE_I_MSK                                         0xfff8ffff
#define RO_RF_PHY_MODE_SFT                                           16
#define RO_RF_PHY_MODE_HI                                            18
#define RO_RF_PHY_MODE_SZ                                            3

#define RO_MODUL_SCHEME_MSK                                          0x00700000
#define RO_MODUL_SCHEME_I_MSK                                        0xff8fffff
#define RO_MODUL_SCHEME_SFT                                          20
#define RO_MODUL_SCHEME_HI                                           22
#define RO_MODUL_SCHEME_SZ                                           3

#define RO_HS5W_SX_CHANNEL_MSK                                       0x000000ff
#define RO_HS5W_SX_CHANNEL_I_MSK                                     0xffffff00
#define RO_HS5W_SX_CHANNEL_SFT                                       0
#define RO_HS5W_SX_CHANNEL_HI                                        7
#define RO_HS5W_SX_CHANNEL_SZ                                        8

#define RO_HS5W_SX_RFCH_MAP_EN_MSK                                   0x00000100
#define RO_HS5W_SX_RFCH_MAP_EN_I_MSK                                 0xfffffeff
#define RO_HS5W_SX_RFCH_MAP_EN_SFT                                   8
#define RO_HS5W_SX_RFCH_MAP_EN_HI                                    8
#define RO_HS5W_SX_RFCH_MAP_EN_SZ                                    1

#define RO_GAIN_TX_MSK                                               0x000f0000
#define RO_GAIN_TX_I_MSK                                             0xfff0ffff
#define RO_GAIN_TX_SFT                                               16
#define RO_GAIN_TX_HI                                                19
#define RO_GAIN_TX_SZ                                                4

#define RO_RSSIADC_MSK                                               0x00f00000
#define RO_RSSIADC_I_MSK                                             0xff0fffff
#define RO_RSSIADC_SFT                                               20
#define RO_RSSIADC_HI                                                23
#define RO_RSSIADC_SZ                                                4

#define RO_ABBPGA_MSK                                                0x0f000000
#define RO_ABBPGA_I_MSK                                              0xf0ffffff
#define RO_ABBPGA_SFT                                                24
#define RO_ABBPGA_HI                                                 27
#define RO_ABBPGA_SZ                                                 4

#define RO_RFPGA_MSK                                                 0x30000000
#define RO_RFPGA_I_MSK                                               0xcfffffff
#define RO_RFPGA_SFT                                                 28
#define RO_RFPGA_HI                                                  29
#define RO_RFPGA_SZ                                                  2

#define RO_DA_RX_AGC_MSK                                             0x80000000
#define RO_DA_RX_AGC_I_MSK                                           0x7fffffff
#define RO_DA_RX_AGC_SFT                                             31
#define RO_DA_RX_AGC_HI                                              31
#define RO_DA_RX_AGC_SZ                                              1

#define RO_SX_FREQ_KHZ_MSK                                           0x007fffff
#define RO_SX_FREQ_KHZ_I_MSK                                         0xff800000
#define RO_SX_FREQ_KHZ_SFT                                           0
#define RO_SX_FREQ_KHZ_HI                                            22
#define RO_SX_FREQ_KHZ_SZ                                            23

#define RO_RF_FREQ_MHZ_MSK                                           0x00001fff
#define RO_RF_FREQ_MHZ_I_MSK                                         0xffffe000
#define RO_RF_FREQ_MHZ_SFT                                           0
#define RO_RF_FREQ_MHZ_HI                                            12
#define RO_RF_FREQ_MHZ_SZ                                            13

#define RO_HS5W_SX_RFCTRL_CH_MSK                                     0x000007ff
#define RO_HS5W_SX_RFCTRL_CH_I_MSK                                   0xfffff800
#define RO_HS5W_SX_RFCTRL_CH_SFT                                     0
#define RO_HS5W_SX_RFCTRL_CH_HI                                      10
#define RO_HS5W_SX_RFCTRL_CH_SZ                                      11

#define RO_HS5W_SX_RFCTRL_F_MSK                                      0x00ffffff
#define RO_HS5W_SX_RFCTRL_F_I_MSK                                    0xff000000
#define RO_HS5W_SX_RFCTRL_F_SFT                                      0
#define RO_HS5W_SX_RFCTRL_F_HI                                       23
#define RO_HS5W_SX_RFCTRL_F_SZ                                       24

#define RG_TX_IQ_WF2G_ALPHA_MSK                                      0x0000001f
#define RG_TX_IQ_WF2G_ALPHA_I_MSK                                    0xffffffe0
#define RG_TX_IQ_WF2G_ALPHA_SFT                                      0
#define RG_TX_IQ_WF2G_ALPHA_HI                                       4
#define RG_TX_IQ_WF2G_ALPHA_SZ                                       5

#define RG_TX_IQ_WF2G_THETA_MSK                                      0x00001f00
#define RG_TX_IQ_WF2G_THETA_I_MSK                                    0xffffe0ff
#define RG_TX_IQ_WF2G_THETA_SFT                                      8
#define RG_TX_IQ_WF2G_THETA_HI                                       12
#define RG_TX_IQ_WF2G_THETA_SZ                                       5

#define RG_TX_IQ_BT_ALPHA_MSK                                        0x001f0000
#define RG_TX_IQ_BT_ALPHA_I_MSK                                      0xffe0ffff
#define RG_TX_IQ_BT_ALPHA_SFT                                        16
#define RG_TX_IQ_BT_ALPHA_HI                                         20
#define RG_TX_IQ_BT_ALPHA_SZ                                         5

#define RG_TX_IQ_BT_THETA_MSK                                        0x1f000000
#define RG_TX_IQ_BT_THETA_I_MSK                                      0xe0ffffff
#define RG_TX_IQ_BT_THETA_SFT                                        24
#define RG_TX_IQ_BT_THETA_HI                                         28
#define RG_TX_IQ_BT_THETA_SZ                                         5

#define RG_RX_IQ_WF2G_40_ALPHA_MSK                                   0x0000001f
#define RG_RX_IQ_WF2G_40_ALPHA_I_MSK                                 0xffffffe0
#define RG_RX_IQ_WF2G_40_ALPHA_SFT                                   0
#define RG_RX_IQ_WF2G_40_ALPHA_HI                                    4
#define RG_RX_IQ_WF2G_40_ALPHA_SZ                                    5

#define RG_RX_IQ_WF2G_40_THETA_MSK                                   0x00001f00
#define RG_RX_IQ_WF2G_40_THETA_I_MSK                                 0xffffe0ff
#define RG_RX_IQ_WF2G_40_THETA_SFT                                   8
#define RG_RX_IQ_WF2G_40_THETA_HI                                    12
#define RG_RX_IQ_WF2G_40_THETA_SZ                                    5

#define RG_RX_IQ_WF2G_20_ALPHA_MSK                                   0x001f0000
#define RG_RX_IQ_WF2G_20_ALPHA_I_MSK                                 0xffe0ffff
#define RG_RX_IQ_WF2G_20_ALPHA_SFT                                   16
#define RG_RX_IQ_WF2G_20_ALPHA_HI                                    20
#define RG_RX_IQ_WF2G_20_ALPHA_SZ                                    5

#define RG_RX_IQ_WF2G_20_THETA_MSK                                   0x1f000000
#define RG_RX_IQ_WF2G_20_THETA_I_MSK                                 0xe0ffffff
#define RG_RX_IQ_WF2G_20_THETA_SFT                                   24
#define RG_RX_IQ_WF2G_20_THETA_HI                                    28
#define RG_RX_IQ_WF2G_20_THETA_SZ                                    5

#define RG_RX_IQ_WF2G_80_ALPHA_MSK                                   0x0000001f
#define RG_RX_IQ_WF2G_80_ALPHA_I_MSK                                 0xffffffe0
#define RG_RX_IQ_WF2G_80_ALPHA_SFT                                   0
#define RG_RX_IQ_WF2G_80_ALPHA_HI                                    4
#define RG_RX_IQ_WF2G_80_ALPHA_SZ                                    5

#define RG_RX_IQ_WF2G_80_THETA_MSK                                   0x00001f00
#define RG_RX_IQ_WF2G_80_THETA_I_MSK                                 0xffffe0ff
#define RG_RX_IQ_WF2G_80_THETA_SFT                                   8
#define RG_RX_IQ_WF2G_80_THETA_HI                                    12
#define RG_RX_IQ_WF2G_80_THETA_SZ                                    5

#define RG_RX_IQ_BT2M_ALPHA_MSK                                      0x0000001f
#define RG_RX_IQ_BT2M_ALPHA_I_MSK                                    0xffffffe0
#define RG_RX_IQ_BT2M_ALPHA_SFT                                      0
#define RG_RX_IQ_BT2M_ALPHA_HI                                       4
#define RG_RX_IQ_BT2M_ALPHA_SZ                                       5

#define RG_RX_IQ_BT2M_THETA_MSK                                      0x00001f00
#define RG_RX_IQ_BT2M_THETA_I_MSK                                    0xffffe0ff
#define RG_RX_IQ_BT2M_THETA_SFT                                      8
#define RG_RX_IQ_BT2M_THETA_HI                                       12
#define RG_RX_IQ_BT2M_THETA_SZ                                       5

#define RG_RX_IQ_BT1M_ALPHA_MSK                                      0x001f0000
#define RG_RX_IQ_BT1M_ALPHA_I_MSK                                    0xffe0ffff
#define RG_RX_IQ_BT1M_ALPHA_SFT                                      16
#define RG_RX_IQ_BT1M_ALPHA_HI                                       20
#define RG_RX_IQ_BT1M_ALPHA_SZ                                       5

#define RG_RX_IQ_BT1M_THETA_MSK                                      0x1f000000
#define RG_RX_IQ_BT1M_THETA_I_MSK                                    0xe0ffffff
#define RG_RX_IQ_BT1M_THETA_SFT                                      24
#define RG_RX_IQ_BT1M_THETA_HI                                       28
#define RG_RX_IQ_BT1M_THETA_SZ                                       5

#define RO_DPD_LEARN_PHASE_00_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_00_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_00_SFT                                    0
#define RO_DPD_LEARN_PHASE_00_HI                                     12
#define RO_DPD_LEARN_PHASE_00_SZ                                     13

#define RO_DPD_LEARN_AMP_00_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_00_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_00_SFT                                      16
#define RO_DPD_LEARN_AMP_00_HI                                       24
#define RO_DPD_LEARN_AMP_00_SZ                                       9

#define RO_DPD_LEARN_PHASE_01_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_01_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_01_SFT                                    0
#define RO_DPD_LEARN_PHASE_01_HI                                     12
#define RO_DPD_LEARN_PHASE_01_SZ                                     13

#define RO_DPD_LEARN_AMP_01_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_01_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_01_SFT                                      16
#define RO_DPD_LEARN_AMP_01_HI                                       24
#define RO_DPD_LEARN_AMP_01_SZ                                       9

#define RO_DPD_LEARN_PHASE_02_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_02_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_02_SFT                                    0
#define RO_DPD_LEARN_PHASE_02_HI                                     12
#define RO_DPD_LEARN_PHASE_02_SZ                                     13

#define RO_DPD_LEARN_AMP_02_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_02_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_02_SFT                                      16
#define RO_DPD_LEARN_AMP_02_HI                                       24
#define RO_DPD_LEARN_AMP_02_SZ                                       9

#define RO_DPD_LEARN_PHASE_03_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_03_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_03_SFT                                    0
#define RO_DPD_LEARN_PHASE_03_HI                                     12
#define RO_DPD_LEARN_PHASE_03_SZ                                     13

#define RO_DPD_LEARN_AMP_03_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_03_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_03_SFT                                      16
#define RO_DPD_LEARN_AMP_03_HI                                       24
#define RO_DPD_LEARN_AMP_03_SZ                                       9

#define RO_DPD_LEARN_PHASE_04_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_04_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_04_SFT                                    0
#define RO_DPD_LEARN_PHASE_04_HI                                     12
#define RO_DPD_LEARN_PHASE_04_SZ                                     13

#define RO_DPD_LEARN_AMP_04_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_04_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_04_SFT                                      16
#define RO_DPD_LEARN_AMP_04_HI                                       24
#define RO_DPD_LEARN_AMP_04_SZ                                       9

#define RO_DPD_LEARN_PHASE_05_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_05_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_05_SFT                                    0
#define RO_DPD_LEARN_PHASE_05_HI                                     12
#define RO_DPD_LEARN_PHASE_05_SZ                                     13

#define RO_DPD_LEARN_AMP_05_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_05_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_05_SFT                                      16
#define RO_DPD_LEARN_AMP_05_HI                                       24
#define RO_DPD_LEARN_AMP_05_SZ                                       9

#define RO_DPD_LEARN_PHASE_06_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_06_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_06_SFT                                    0
#define RO_DPD_LEARN_PHASE_06_HI                                     12
#define RO_DPD_LEARN_PHASE_06_SZ                                     13

#define RO_DPD_LEARN_AMP_06_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_06_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_06_SFT                                      16
#define RO_DPD_LEARN_AMP_06_HI                                       24
#define RO_DPD_LEARN_AMP_06_SZ                                       9

#define RO_DPD_LEARN_PHASE_07_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_07_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_07_SFT                                    0
#define RO_DPD_LEARN_PHASE_07_HI                                     12
#define RO_DPD_LEARN_PHASE_07_SZ                                     13

#define RO_DPD_LEARN_AMP_07_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_07_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_07_SFT                                      16
#define RO_DPD_LEARN_AMP_07_HI                                       24
#define RO_DPD_LEARN_AMP_07_SZ                                       9

#define RO_DPD_LEARN_PHASE_08_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_08_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_08_SFT                                    0
#define RO_DPD_LEARN_PHASE_08_HI                                     12
#define RO_DPD_LEARN_PHASE_08_SZ                                     13

#define RO_DPD_LEARN_AMP_08_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_08_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_08_SFT                                      16
#define RO_DPD_LEARN_AMP_08_HI                                       24
#define RO_DPD_LEARN_AMP_08_SZ                                       9

#define RO_DPD_LEARN_PHASE_09_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_09_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_09_SFT                                    0
#define RO_DPD_LEARN_PHASE_09_HI                                     12
#define RO_DPD_LEARN_PHASE_09_SZ                                     13

#define RO_DPD_LEARN_AMP_09_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_09_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_09_SFT                                      16
#define RO_DPD_LEARN_AMP_09_HI                                       24
#define RO_DPD_LEARN_AMP_09_SZ                                       9

#define RO_DPD_LEARN_PHASE_10_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_10_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_10_SFT                                    0
#define RO_DPD_LEARN_PHASE_10_HI                                     12
#define RO_DPD_LEARN_PHASE_10_SZ                                     13

#define RO_DPD_LEARN_AMP_10_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_10_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_10_SFT                                      16
#define RO_DPD_LEARN_AMP_10_HI                                       24
#define RO_DPD_LEARN_AMP_10_SZ                                       9

#define RO_DPD_LEARN_PHASE_11_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_11_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_11_SFT                                    0
#define RO_DPD_LEARN_PHASE_11_HI                                     12
#define RO_DPD_LEARN_PHASE_11_SZ                                     13

#define RO_DPD_LEARN_AMP_11_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_11_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_11_SFT                                      16
#define RO_DPD_LEARN_AMP_11_HI                                       24
#define RO_DPD_LEARN_AMP_11_SZ                                       9

#define RO_DPD_LEARN_PHASE_12_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_12_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_12_SFT                                    0
#define RO_DPD_LEARN_PHASE_12_HI                                     12
#define RO_DPD_LEARN_PHASE_12_SZ                                     13

#define RO_DPD_LEARN_AMP_12_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_12_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_12_SFT                                      16
#define RO_DPD_LEARN_AMP_12_HI                                       24
#define RO_DPD_LEARN_AMP_12_SZ                                       9

#define RO_DPD_LEARN_PHASE_13_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_13_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_13_SFT                                    0
#define RO_DPD_LEARN_PHASE_13_HI                                     12
#define RO_DPD_LEARN_PHASE_13_SZ                                     13

#define RO_DPD_LEARN_AMP_13_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_13_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_13_SFT                                      16
#define RO_DPD_LEARN_AMP_13_HI                                       24
#define RO_DPD_LEARN_AMP_13_SZ                                       9

#define RO_DPD_LEARN_PHASE_14_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_14_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_14_SFT                                    0
#define RO_DPD_LEARN_PHASE_14_HI                                     12
#define RO_DPD_LEARN_PHASE_14_SZ                                     13

#define RO_DPD_LEARN_AMP_14_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_14_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_14_SFT                                      16
#define RO_DPD_LEARN_AMP_14_HI                                       24
#define RO_DPD_LEARN_AMP_14_SZ                                       9

#define RO_DPD_LEARN_PHASE_15_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_15_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_15_SFT                                    0
#define RO_DPD_LEARN_PHASE_15_HI                                     12
#define RO_DPD_LEARN_PHASE_15_SZ                                     13

#define RO_DPD_LEARN_AMP_15_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_15_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_15_SFT                                      16
#define RO_DPD_LEARN_AMP_15_HI                                       24
#define RO_DPD_LEARN_AMP_15_SZ                                       9

#define RO_DPD_LEARN_PHASE_16_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_16_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_16_SFT                                    0
#define RO_DPD_LEARN_PHASE_16_HI                                     12
#define RO_DPD_LEARN_PHASE_16_SZ                                     13

#define RO_DPD_LEARN_AMP_16_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_16_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_16_SFT                                      16
#define RO_DPD_LEARN_AMP_16_HI                                       24
#define RO_DPD_LEARN_AMP_16_SZ                                       9

#define RO_DPD_LEARN_PHASE_17_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_17_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_17_SFT                                    0
#define RO_DPD_LEARN_PHASE_17_HI                                     12
#define RO_DPD_LEARN_PHASE_17_SZ                                     13

#define RO_DPD_LEARN_AMP_17_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_17_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_17_SFT                                      16
#define RO_DPD_LEARN_AMP_17_HI                                       24
#define RO_DPD_LEARN_AMP_17_SZ                                       9

#define RO_DPD_LEARN_PHASE_18_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_18_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_18_SFT                                    0
#define RO_DPD_LEARN_PHASE_18_HI                                     12
#define RO_DPD_LEARN_PHASE_18_SZ                                     13

#define RO_DPD_LEARN_AMP_18_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_18_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_18_SFT                                      16
#define RO_DPD_LEARN_AMP_18_HI                                       24
#define RO_DPD_LEARN_AMP_18_SZ                                       9

#define RO_DPD_LEARN_PHASE_19_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_19_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_19_SFT                                    0
#define RO_DPD_LEARN_PHASE_19_HI                                     12
#define RO_DPD_LEARN_PHASE_19_SZ                                     13

#define RO_DPD_LEARN_AMP_19_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_19_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_19_SFT                                      16
#define RO_DPD_LEARN_AMP_19_HI                                       24
#define RO_DPD_LEARN_AMP_19_SZ                                       9

#define RO_DPD_LEARN_PHASE_20_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_20_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_20_SFT                                    0
#define RO_DPD_LEARN_PHASE_20_HI                                     12
#define RO_DPD_LEARN_PHASE_20_SZ                                     13

#define RO_DPD_LEARN_AMP_20_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_20_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_20_SFT                                      16
#define RO_DPD_LEARN_AMP_20_HI                                       24
#define RO_DPD_LEARN_AMP_20_SZ                                       9

#define RO_DPD_LEARN_PHASE_21_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_21_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_21_SFT                                    0
#define RO_DPD_LEARN_PHASE_21_HI                                     12
#define RO_DPD_LEARN_PHASE_21_SZ                                     13

#define RO_DPD_LEARN_AMP_21_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_21_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_21_SFT                                      16
#define RO_DPD_LEARN_AMP_21_HI                                       24
#define RO_DPD_LEARN_AMP_21_SZ                                       9

#define RO_DPD_LEARN_PHASE_22_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_22_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_22_SFT                                    0
#define RO_DPD_LEARN_PHASE_22_HI                                     12
#define RO_DPD_LEARN_PHASE_22_SZ                                     13

#define RO_DPD_LEARN_AMP_22_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_22_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_22_SFT                                      16
#define RO_DPD_LEARN_AMP_22_HI                                       24
#define RO_DPD_LEARN_AMP_22_SZ                                       9

#define RO_DPD_LEARN_PHASE_23_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_23_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_23_SFT                                    0
#define RO_DPD_LEARN_PHASE_23_HI                                     12
#define RO_DPD_LEARN_PHASE_23_SZ                                     13

#define RO_DPD_LEARN_AMP_23_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_23_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_23_SFT                                      16
#define RO_DPD_LEARN_AMP_23_HI                                       24
#define RO_DPD_LEARN_AMP_23_SZ                                       9

#define RO_DPD_LEARN_PHASE_24_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_24_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_24_SFT                                    0
#define RO_DPD_LEARN_PHASE_24_HI                                     12
#define RO_DPD_LEARN_PHASE_24_SZ                                     13

#define RO_DPD_LEARN_AMP_24_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_24_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_24_SFT                                      16
#define RO_DPD_LEARN_AMP_24_HI                                       24
#define RO_DPD_LEARN_AMP_24_SZ                                       9

#define RO_DPD_LEARN_PHASE_25_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_25_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_25_SFT                                    0
#define RO_DPD_LEARN_PHASE_25_HI                                     12
#define RO_DPD_LEARN_PHASE_25_SZ                                     13

#define RO_DPD_LEARN_AMP_25_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_25_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_25_SFT                                      16
#define RO_DPD_LEARN_AMP_25_HI                                       24
#define RO_DPD_LEARN_AMP_25_SZ                                       9

#define RO_DPD_LEARN_PHASE_26_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_26_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_26_SFT                                    0
#define RO_DPD_LEARN_PHASE_26_HI                                     12
#define RO_DPD_LEARN_PHASE_26_SZ                                     13

#define RO_DPD_LEARN_AMP_26_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_26_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_26_SFT                                      16
#define RO_DPD_LEARN_AMP_26_HI                                       24
#define RO_DPD_LEARN_AMP_26_SZ                                       9

#define RO_DPD_LEARN_PHASE_27_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_27_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_27_SFT                                    0
#define RO_DPD_LEARN_PHASE_27_HI                                     12
#define RO_DPD_LEARN_PHASE_27_SZ                                     13

#define RO_DPD_LEARN_AMP_27_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_27_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_27_SFT                                      16
#define RO_DPD_LEARN_AMP_27_HI                                       24
#define RO_DPD_LEARN_AMP_27_SZ                                       9

#define RO_DPD_LEARN_PHASE_28_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_28_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_28_SFT                                    0
#define RO_DPD_LEARN_PHASE_28_HI                                     12
#define RO_DPD_LEARN_PHASE_28_SZ                                     13

#define RO_DPD_LEARN_AMP_28_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_28_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_28_SFT                                      16
#define RO_DPD_LEARN_AMP_28_HI                                       24
#define RO_DPD_LEARN_AMP_28_SZ                                       9

#define RO_DPD_LEARN_PHASE_29_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_29_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_29_SFT                                    0
#define RO_DPD_LEARN_PHASE_29_HI                                     12
#define RO_DPD_LEARN_PHASE_29_SZ                                     13

#define RO_DPD_LEARN_AMP_29_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_29_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_29_SFT                                      16
#define RO_DPD_LEARN_AMP_29_HI                                       24
#define RO_DPD_LEARN_AMP_29_SZ                                       9

#define RO_DPD_LEARN_PHASE_30_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_30_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_30_SFT                                    0
#define RO_DPD_LEARN_PHASE_30_HI                                     12
#define RO_DPD_LEARN_PHASE_30_SZ                                     13

#define RO_DPD_LEARN_AMP_30_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_30_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_30_SFT                                      16
#define RO_DPD_LEARN_AMP_30_HI                                       24
#define RO_DPD_LEARN_AMP_30_SZ                                       9

#define RO_DPD_LEARN_PHASE_31_MSK                                    0x00001fff
#define RO_DPD_LEARN_PHASE_31_I_MSK                                  0xffffe000
#define RO_DPD_LEARN_PHASE_31_SFT                                    0
#define RO_DPD_LEARN_PHASE_31_HI                                     12
#define RO_DPD_LEARN_PHASE_31_SZ                                     13

#define RO_DPD_LEARN_AMP_31_MSK                                      0x01ff0000
#define RO_DPD_LEARN_AMP_31_I_MSK                                    0xfe00ffff
#define RO_DPD_LEARN_AMP_31_SFT                                      16
#define RO_DPD_LEARN_AMP_31_HI                                       24
#define RO_DPD_LEARN_AMP_31_SZ                                       9

#define RG_SPECTRUM_AVG_SEL_MSK                                      0x00000001
#define RG_SPECTRUM_AVG_SEL_I_MSK                                    0xfffffffe
#define RG_SPECTRUM_AVG_SEL_SFT                                      0
#define RG_SPECTRUM_AVG_SEL_HI                                       0
#define RG_SPECTRUM_AVG_SEL_SZ                                       1

#define RG_SPECTRUM_FFT_FACTOR_MSK                                   0x00000070
#define RG_SPECTRUM_FFT_FACTOR_I_MSK                                 0xffffff8f
#define RG_SPECTRUM_FFT_FACTOR_SFT                                   4
#define RG_SPECTRUM_FFT_FACTOR_HI                                    6
#define RG_SPECTRUM_FFT_FACTOR_SZ                                    3

#define RG_SPECTRUM_FFT_DELAY_MSK                                    0x03ff0000
#define RG_SPECTRUM_FFT_DELAY_I_MSK                                  0xfc00ffff
#define RG_SPECTRUM_FFT_DELAY_SFT                                    16
#define RG_SPECTRUM_FFT_DELAY_HI                                     25
#define RG_SPECTRUM_FFT_DELAY_SZ                                     10

#define RG_TONE_SEL_MSK                                              0x00000003
#define RG_TONE_SEL_I_MSK                                            0xfffffffc
#define RG_TONE_SEL_SFT                                              0
#define RG_TONE_SEL_HI                                               1
#define RG_TONE_SEL_SZ                                               2

#define RG_TONE_1_RATE_MSK                                           0xffff0000
#define RG_TONE_1_RATE_I_MSK                                         0x0000ffff
#define RG_TONE_1_RATE_SFT                                           16
#define RG_TONE_1_RATE_HI                                            31
#define RG_TONE_1_RATE_SZ                                            16

#define RG_SPECTRUM_EN_MSK                                           0x00000001
#define RG_SPECTRUM_EN_I_MSK                                         0xfffffffe
#define RG_SPECTRUM_EN_SFT                                           0
#define RG_SPECTRUM_EN_HI                                            0
#define RG_SPECTRUM_EN_SZ                                            1

#define RG_SPECTRUM_EN_MAN_MSK                                       0x00000002
#define RG_SPECTRUM_EN_MAN_I_MSK                                     0xfffffffd
#define RG_SPECTRUM_EN_MAN_SFT                                       1
#define RG_SPECTRUM_EN_MAN_HI                                        1
#define RG_SPECTRUM_EN_MAN_SZ                                        1

#define RG_SPECTRUM_DOWN_SAMP_MSK                                    0x00000004
#define RG_SPECTRUM_DOWN_SAMP_I_MSK                                  0xfffffffb
#define RG_SPECTRUM_DOWN_SAMP_SFT                                    2
#define RG_SPECTRUM_DOWN_SAMP_HI                                     2
#define RG_SPECTRUM_DOWN_SAMP_SZ                                     1

#define RG_SPECTRUM_LEAKY_FACTOR_MSK                                 0x000000f0
#define RG_SPECTRUM_LEAKY_FACTOR_I_MSK                               0xffffff0f
#define RG_SPECTRUM_LEAKY_FACTOR_SFT                                 4
#define RG_SPECTRUM_LEAKY_FACTOR_HI                                  7
#define RG_SPECTRUM_LEAKY_FACTOR_SZ                                  4

#define RG_SPECTRUM_LATCH_MSK                                        0x00000100
#define RG_SPECTRUM_LATCH_I_MSK                                      0xfffffeff
#define RG_SPECTRUM_LATCH_SFT                                        8
#define RG_SPECTRUM_LATCH_HI                                         8
#define RG_SPECTRUM_LATCH_SZ                                         1

#define RG_SPECTRUM_DATA_SEL_MSK                                     0x00003000
#define RG_SPECTRUM_DATA_SEL_I_MSK                                   0xffffcfff
#define RG_SPECTRUM_DATA_SEL_SFT                                     12
#define RG_SPECTRUM_DATA_SEL_HI                                      13
#define RG_SPECTRUM_DATA_SEL_SZ                                      2

#define RG_SPECTRUM_TONE_SEL_MSK                                     0x00004000
#define RG_SPECTRUM_TONE_SEL_I_MSK                                   0xffffbfff
#define RG_SPECTRUM_TONE_SEL_SFT                                     14
#define RG_SPECTRUM_TONE_SEL_HI                                      14
#define RG_SPECTRUM_TONE_SEL_SZ                                      1

#define RG_SPECTRUM_LEAKY_DIN_SEL_MSK                                0x00008000
#define RG_SPECTRUM_LEAKY_DIN_SEL_I_MSK                              0xffff7fff
#define RG_SPECTRUM_LEAKY_DIN_SEL_SFT                                15
#define RG_SPECTRUM_LEAKY_DIN_SEL_HI                                 15
#define RG_SPECTRUM_LEAKY_DIN_SEL_SZ                                 1

#define RG_SPECTRUM_RATE_MSK                                         0xffff0000
#define RG_SPECTRUM_RATE_I_MSK                                       0x0000ffff
#define RG_SPECTRUM_RATE_SFT                                         16
#define RG_SPECTRUM_RATE_HI                                          31
#define RG_SPECTRUM_RATE_SZ                                          16

#define RO_DPD_PHI_MSK                                               0x00001fff
#define RO_DPD_PHI_I_MSK                                             0xffffe000
#define RO_DPD_PHI_SFT                                               0
#define RO_DPD_PHI_HI                                                12
#define RO_DPD_PHI_SZ                                                13

#define RO_DPD_AMP_MSK                                               0x01ff0000
#define RO_DPD_AMP_I_MSK                                             0xfe00ffff
#define RO_DPD_AMP_SFT                                               16
#define RO_DPD_AMP_HI                                                24
#define RO_DPD_AMP_SZ                                                9

#define RG_CFR_GAIN_MSK                                              0x000003ff
#define RG_CFR_GAIN_I_MSK                                            0xfffffc00
#define RG_CFR_GAIN_SFT                                              0
#define RG_CFR_GAIN_HI                                               9
#define RG_CFR_GAIN_SZ                                               10

#define RG_CFR_PEAK_MSK                                              0x03ff0000
#define RG_CFR_PEAK_I_MSK                                            0xfc00ffff
#define RG_CFR_PEAK_SFT                                              16
#define RG_CFR_PEAK_HI                                               25
#define RG_CFR_PEAK_SZ                                               10

#define RG_CFR_EN_MSK                                                0x80000000
#define RG_CFR_EN_I_MSK                                              0x7fffffff
#define RG_CFR_EN_SFT                                                31
#define RG_CFR_EN_HI                                                 31
#define RG_CFR_EN_SZ                                                 1

#define RG_TXIQ_CLP_THD_I_MSK                                        0x000003ff
#define RG_TXIQ_CLP_THD_I_I_MSK                                      0xfffffc00
#define RG_TXIQ_CLP_THD_I_SFT                                        0
#define RG_TXIQ_CLP_THD_I_HI                                         9
#define RG_TXIQ_CLP_THD_I_SZ                                         10

#define RG_TXIQ_CLP_THD_Q_MSK                                        0x03ff0000
#define RG_TXIQ_CLP_THD_Q_I_MSK                                      0xfc00ffff
#define RG_TXIQ_CLP_THD_Q_SFT                                        16
#define RG_TXIQ_CLP_THD_Q_HI                                         25
#define RG_TXIQ_CLP_THD_Q_SZ                                         10

#define RG_TX_SCALE_MSK                                              0x000000ff
#define RG_TX_SCALE_I_MSK                                            0xffffff00
#define RG_TX_SCALE_SFT                                              0
#define RG_TX_SCALE_HI                                               7
#define RG_TX_SCALE_SZ                                               8

#define RG_TX_IQ_SWP_MSK                                             0x00010000
#define RG_TX_IQ_SWP_I_MSK                                           0xfffeffff
#define RG_TX_IQ_SWP_SFT                                             16
#define RG_TX_IQ_SWP_HI                                              16
#define RG_TX_IQ_SWP_SZ                                              1

#define RG_TX_BB_SCALE_MANUAL_MSK                                    0x00100000
#define RG_TX_BB_SCALE_MANUAL_I_MSK                                  0xffefffff
#define RG_TX_BB_SCALE_MANUAL_SFT                                    20
#define RG_TX_BB_SCALE_MANUAL_HI                                     20
#define RG_TX_BB_SCALE_MANUAL_SZ                                     1

#define RG_TX_IQ_SRC_MSK                                             0x03000000
#define RG_TX_IQ_SRC_I_MSK                                           0xfcffffff
#define RG_TX_IQ_SRC_SFT                                             24
#define RG_TX_IQ_SRC_HI                                              25
#define RG_TX_IQ_SRC_SZ                                              2

#define RG_TX_I_DC_MSK                                               0x000003ff
#define RG_TX_I_DC_I_MSK                                             0xfffffc00
#define RG_TX_I_DC_SFT                                               0
#define RG_TX_I_DC_HI                                                9
#define RG_TX_I_DC_SZ                                                10

#define RG_TX_Q_DC_MSK                                               0x03ff0000
#define RG_TX_Q_DC_I_MSK                                             0xfc00ffff
#define RG_TX_Q_DC_SFT                                               16
#define RG_TX_Q_DC_HI                                                25
#define RG_TX_Q_DC_SZ                                                10

#define RG_TX_I_OFFSET_MSK                                           0x00ff0000
#define RG_TX_I_OFFSET_I_MSK                                         0xff00ffff
#define RG_TX_I_OFFSET_SFT                                           16
#define RG_TX_I_OFFSET_HI                                            23
#define RG_TX_I_OFFSET_SZ                                            8

#define RG_TX_Q_OFFSET_MSK                                           0xff000000
#define RG_TX_Q_OFFSET_I_MSK                                         0x00ffffff
#define RG_TX_Q_OFFSET_SFT                                           24
#define RG_TX_Q_OFFSET_HI                                            31
#define RG_TX_Q_OFFSET_SZ                                            8

#define RG_DPD_AM_EN_MSK                                             0x00000001
#define RG_DPD_AM_EN_I_MSK                                           0xfffffffe
#define RG_DPD_AM_EN_SFT                                             0
#define RG_DPD_AM_EN_HI                                              0
#define RG_DPD_AM_EN_SZ                                              1

#define RG_DPD_PM_EN_MSK                                             0x00000002
#define RG_DPD_PM_EN_I_MSK                                           0xfffffffd
#define RG_DPD_PM_EN_SFT                                             1
#define RG_DPD_PM_EN_HI                                              1
#define RG_DPD_PM_EN_SZ                                              1

#define RG_DPD_PM_AMSEL_MSK                                          0x00000004
#define RG_DPD_PM_AMSEL_I_MSK                                        0xfffffffb
#define RG_DPD_PM_AMSEL_SFT                                          2
#define RG_DPD_PM_AMSEL_HI                                           2
#define RG_DPD_PM_AMSEL_SZ                                           1

#define RG_DPD_020_GAIN_MSK                                          0x000003ff
#define RG_DPD_020_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_020_GAIN_SFT                                          0
#define RG_DPD_020_GAIN_HI                                           9
#define RG_DPD_020_GAIN_SZ                                           10

#define RG_DPD_040_GAIN_MSK                                          0x03ff0000
#define RG_DPD_040_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_040_GAIN_SFT                                          16
#define RG_DPD_040_GAIN_HI                                           25
#define RG_DPD_040_GAIN_SZ                                           10

#define RG_DPD_060_GAIN_MSK                                          0x000003ff
#define RG_DPD_060_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_060_GAIN_SFT                                          0
#define RG_DPD_060_GAIN_HI                                           9
#define RG_DPD_060_GAIN_SZ                                           10

#define RG_DPD_080_GAIN_MSK                                          0x03ff0000
#define RG_DPD_080_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_080_GAIN_SFT                                          16
#define RG_DPD_080_GAIN_HI                                           25
#define RG_DPD_080_GAIN_SZ                                           10

#define RG_DPD_0A0_GAIN_MSK                                          0x000003ff
#define RG_DPD_0A0_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_0A0_GAIN_SFT                                          0
#define RG_DPD_0A0_GAIN_HI                                           9
#define RG_DPD_0A0_GAIN_SZ                                           10

#define RG_DPD_0C0_GAIN_MSK                                          0x03ff0000
#define RG_DPD_0C0_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_0C0_GAIN_SFT                                          16
#define RG_DPD_0C0_GAIN_HI                                           25
#define RG_DPD_0C0_GAIN_SZ                                           10

#define RG_DPD_0D0_GAIN_MSK                                          0x000003ff
#define RG_DPD_0D0_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_0D0_GAIN_SFT                                          0
#define RG_DPD_0D0_GAIN_HI                                           9
#define RG_DPD_0D0_GAIN_SZ                                           10

#define RG_DPD_0E0_GAIN_MSK                                          0x03ff0000
#define RG_DPD_0E0_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_0E0_GAIN_SFT                                          16
#define RG_DPD_0E0_GAIN_HI                                           25
#define RG_DPD_0E0_GAIN_SZ                                           10

#define RG_DPD_0F0_GAIN_MSK                                          0x000003ff
#define RG_DPD_0F0_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_0F0_GAIN_SFT                                          0
#define RG_DPD_0F0_GAIN_HI                                           9
#define RG_DPD_0F0_GAIN_SZ                                           10

#define RG_DPD_100_GAIN_MSK                                          0x03ff0000
#define RG_DPD_100_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_100_GAIN_SFT                                          16
#define RG_DPD_100_GAIN_HI                                           25
#define RG_DPD_100_GAIN_SZ                                           10

#define RG_DPD_110_GAIN_MSK                                          0x000003ff
#define RG_DPD_110_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_110_GAIN_SFT                                          0
#define RG_DPD_110_GAIN_HI                                           9
#define RG_DPD_110_GAIN_SZ                                           10

#define RG_DPD_120_GAIN_MSK                                          0x03ff0000
#define RG_DPD_120_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_120_GAIN_SFT                                          16
#define RG_DPD_120_GAIN_HI                                           25
#define RG_DPD_120_GAIN_SZ                                           10

#define RG_DPD_130_GAIN_MSK                                          0x000003ff
#define RG_DPD_130_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_130_GAIN_SFT                                          0
#define RG_DPD_130_GAIN_HI                                           9
#define RG_DPD_130_GAIN_SZ                                           10

#define RG_DPD_140_GAIN_MSK                                          0x03ff0000
#define RG_DPD_140_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_140_GAIN_SFT                                          16
#define RG_DPD_140_GAIN_HI                                           25
#define RG_DPD_140_GAIN_SZ                                           10

#define RG_DPD_150_GAIN_MSK                                          0x000003ff
#define RG_DPD_150_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_150_GAIN_SFT                                          0
#define RG_DPD_150_GAIN_HI                                           9
#define RG_DPD_150_GAIN_SZ                                           10

#define RG_DPD_160_GAIN_MSK                                          0x03ff0000
#define RG_DPD_160_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_160_GAIN_SFT                                          16
#define RG_DPD_160_GAIN_HI                                           25
#define RG_DPD_160_GAIN_SZ                                           10

#define RG_DPD_170_GAIN_MSK                                          0x000003ff
#define RG_DPD_170_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_170_GAIN_SFT                                          0
#define RG_DPD_170_GAIN_HI                                           9
#define RG_DPD_170_GAIN_SZ                                           10

#define RG_DPD_180_GAIN_MSK                                          0x03ff0000
#define RG_DPD_180_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_180_GAIN_SFT                                          16
#define RG_DPD_180_GAIN_HI                                           25
#define RG_DPD_180_GAIN_SZ                                           10

#define RG_DPD_190_GAIN_MSK                                          0x000003ff
#define RG_DPD_190_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_190_GAIN_SFT                                          0
#define RG_DPD_190_GAIN_HI                                           9
#define RG_DPD_190_GAIN_SZ                                           10

#define RG_DPD_1A0_GAIN_MSK                                          0x03ff0000
#define RG_DPD_1A0_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_1A0_GAIN_SFT                                          16
#define RG_DPD_1A0_GAIN_HI                                           25
#define RG_DPD_1A0_GAIN_SZ                                           10

#define RG_DPD_1B0_GAIN_MSK                                          0x000003ff
#define RG_DPD_1B0_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_1B0_GAIN_SFT                                          0
#define RG_DPD_1B0_GAIN_HI                                           9
#define RG_DPD_1B0_GAIN_SZ                                           10

#define RG_DPD_1C0_GAIN_MSK                                          0x03ff0000
#define RG_DPD_1C0_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_1C0_GAIN_SFT                                          16
#define RG_DPD_1C0_GAIN_HI                                           25
#define RG_DPD_1C0_GAIN_SZ                                           10

#define RG_DPD_1D0_GAIN_MSK                                          0x000003ff
#define RG_DPD_1D0_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_1D0_GAIN_SFT                                          0
#define RG_DPD_1D0_GAIN_HI                                           9
#define RG_DPD_1D0_GAIN_SZ                                           10

#define RG_DPD_1E0_GAIN_MSK                                          0x03ff0000
#define RG_DPD_1E0_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_1E0_GAIN_SFT                                          16
#define RG_DPD_1E0_GAIN_HI                                           25
#define RG_DPD_1E0_GAIN_SZ                                           10

#define RG_DPD_1F0_GAIN_MSK                                          0x000003ff
#define RG_DPD_1F0_GAIN_I_MSK                                        0xfffffc00
#define RG_DPD_1F0_GAIN_SFT                                          0
#define RG_DPD_1F0_GAIN_HI                                           9
#define RG_DPD_1F0_GAIN_SZ                                           10

#define RG_DPD_200_GAIN_MSK                                          0x03ff0000
#define RG_DPD_200_GAIN_I_MSK                                        0xfc00ffff
#define RG_DPD_200_GAIN_SFT                                          16
#define RG_DPD_200_GAIN_HI                                           25
#define RG_DPD_200_GAIN_SZ                                           10

#define RG_DPD_BB_SCALE_2G_MSK                                       0x000000ff
#define RG_DPD_BB_SCALE_2G_I_MSK                                     0xffffff00
#define RG_DPD_BB_SCALE_2G_SFT                                       0
#define RG_DPD_BB_SCALE_2G_HI                                        7
#define RG_DPD_BB_SCALE_2G_SZ                                        8

#define RG_DPD_REF_AMP_00_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_00_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_00_SFT                                        0
#define RG_DPD_REF_AMP_00_HI                                         9
#define RG_DPD_REF_AMP_00_SZ                                         10

#define RG_DPD_REF_AMP_01_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_01_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_01_SFT                                        16
#define RG_DPD_REF_AMP_01_HI                                         25
#define RG_DPD_REF_AMP_01_SZ                                         10

#define RG_DPD_REF_AMP_02_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_02_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_02_SFT                                        0
#define RG_DPD_REF_AMP_02_HI                                         9
#define RG_DPD_REF_AMP_02_SZ                                         10

#define RG_DPD_REF_AMP_03_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_03_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_03_SFT                                        16
#define RG_DPD_REF_AMP_03_HI                                         25
#define RG_DPD_REF_AMP_03_SZ                                         10

#define RG_DPD_REF_AMP_04_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_04_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_04_SFT                                        0
#define RG_DPD_REF_AMP_04_HI                                         9
#define RG_DPD_REF_AMP_04_SZ                                         10

#define RG_DPD_REF_AMP_05_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_05_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_05_SFT                                        16
#define RG_DPD_REF_AMP_05_HI                                         25
#define RG_DPD_REF_AMP_05_SZ                                         10

#define RG_DPD_REF_AMP_06_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_06_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_06_SFT                                        0
#define RG_DPD_REF_AMP_06_HI                                         9
#define RG_DPD_REF_AMP_06_SZ                                         10

#define RG_DPD_REF_AMP_07_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_07_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_07_SFT                                        16
#define RG_DPD_REF_AMP_07_HI                                         25
#define RG_DPD_REF_AMP_07_SZ                                         10

#define RG_DPD_REF_AMP_08_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_08_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_08_SFT                                        0
#define RG_DPD_REF_AMP_08_HI                                         9
#define RG_DPD_REF_AMP_08_SZ                                         10

#define RG_DPD_REF_AMP_09_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_09_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_09_SFT                                        16
#define RG_DPD_REF_AMP_09_HI                                         25
#define RG_DPD_REF_AMP_09_SZ                                         10

#define RG_DPD_REF_AMP_10_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_10_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_10_SFT                                        0
#define RG_DPD_REF_AMP_10_HI                                         9
#define RG_DPD_REF_AMP_10_SZ                                         10

#define RG_DPD_REF_AMP_11_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_11_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_11_SFT                                        16
#define RG_DPD_REF_AMP_11_HI                                         25
#define RG_DPD_REF_AMP_11_SZ                                         10

#define RG_DPD_REF_AMP_12_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_12_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_12_SFT                                        0
#define RG_DPD_REF_AMP_12_HI                                         9
#define RG_DPD_REF_AMP_12_SZ                                         10

#define RG_DPD_REF_AMP_13_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_13_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_13_SFT                                        16
#define RG_DPD_REF_AMP_13_HI                                         25
#define RG_DPD_REF_AMP_13_SZ                                         10

#define RG_DPD_REF_AMP_14_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_14_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_14_SFT                                        0
#define RG_DPD_REF_AMP_14_HI                                         9
#define RG_DPD_REF_AMP_14_SZ                                         10

#define RG_DPD_REF_AMP_15_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_15_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_15_SFT                                        16
#define RG_DPD_REF_AMP_15_HI                                         25
#define RG_DPD_REF_AMP_15_SZ                                         10

#define RG_DPD_REF_AMP_16_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_16_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_16_SFT                                        0
#define RG_DPD_REF_AMP_16_HI                                         9
#define RG_DPD_REF_AMP_16_SZ                                         10

#define RG_DPD_REF_AMP_17_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_17_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_17_SFT                                        16
#define RG_DPD_REF_AMP_17_HI                                         25
#define RG_DPD_REF_AMP_17_SZ                                         10

#define RG_DPD_REF_AMP_18_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_18_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_18_SFT                                        0
#define RG_DPD_REF_AMP_18_HI                                         9
#define RG_DPD_REF_AMP_18_SZ                                         10

#define RG_DPD_REF_AMP_19_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_19_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_19_SFT                                        16
#define RG_DPD_REF_AMP_19_HI                                         25
#define RG_DPD_REF_AMP_19_SZ                                         10

#define RG_DPD_REF_AMP_20_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_20_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_20_SFT                                        0
#define RG_DPD_REF_AMP_20_HI                                         9
#define RG_DPD_REF_AMP_20_SZ                                         10

#define RG_DPD_REF_AMP_21_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_21_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_21_SFT                                        16
#define RG_DPD_REF_AMP_21_HI                                         25
#define RG_DPD_REF_AMP_21_SZ                                         10

#define RG_DPD_REF_AMP_22_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_22_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_22_SFT                                        0
#define RG_DPD_REF_AMP_22_HI                                         9
#define RG_DPD_REF_AMP_22_SZ                                         10

#define RG_DPD_REF_AMP_23_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_23_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_23_SFT                                        16
#define RG_DPD_REF_AMP_23_HI                                         25
#define RG_DPD_REF_AMP_23_SZ                                         10

#define RG_DPD_REF_AMP_24_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_24_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_24_SFT                                        0
#define RG_DPD_REF_AMP_24_HI                                         9
#define RG_DPD_REF_AMP_24_SZ                                         10

#define RG_DPD_REF_AMP_25_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_25_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_25_SFT                                        16
#define RG_DPD_REF_AMP_25_HI                                         25
#define RG_DPD_REF_AMP_25_SZ                                         10

#define RG_DPD_REF_AMP_26_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_26_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_26_SFT                                        0
#define RG_DPD_REF_AMP_26_HI                                         9
#define RG_DPD_REF_AMP_26_SZ                                         10

#define RG_DPD_REF_AMP_27_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_27_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_27_SFT                                        16
#define RG_DPD_REF_AMP_27_HI                                         25
#define RG_DPD_REF_AMP_27_SZ                                         10

#define RG_DPD_REF_AMP_28_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_28_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_28_SFT                                        0
#define RG_DPD_REF_AMP_28_HI                                         9
#define RG_DPD_REF_AMP_28_SZ                                         10

#define RG_DPD_REF_AMP_29_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_29_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_29_SFT                                        16
#define RG_DPD_REF_AMP_29_HI                                         25
#define RG_DPD_REF_AMP_29_SZ                                         10

#define RG_DPD_REF_AMP_30_MSK                                        0x000003ff
#define RG_DPD_REF_AMP_30_I_MSK                                      0xfffffc00
#define RG_DPD_REF_AMP_30_SFT                                        0
#define RG_DPD_REF_AMP_30_HI                                         9
#define RG_DPD_REF_AMP_30_SZ                                         10

#define RG_DPD_REF_AMP_31_MSK                                        0x03ff0000
#define RG_DPD_REF_AMP_31_I_MSK                                      0xfc00ffff
#define RG_DPD_REF_AMP_31_SFT                                        16
#define RG_DPD_REF_AMP_31_HI                                         25
#define RG_DPD_REF_AMP_31_SZ                                         10

#define RG_DPD_REF_GAIN_00_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_00_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_00_SFT                                       0
#define RG_DPD_REF_GAIN_00_HI                                        9
#define RG_DPD_REF_GAIN_00_SZ                                        10

#define RG_DPD_REF_GAIN_01_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_01_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_01_SFT                                       16
#define RG_DPD_REF_GAIN_01_HI                                        25
#define RG_DPD_REF_GAIN_01_SZ                                        10

#define RG_DPD_REF_GAIN_02_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_02_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_02_SFT                                       0
#define RG_DPD_REF_GAIN_02_HI                                        9
#define RG_DPD_REF_GAIN_02_SZ                                        10

#define RG_DPD_REF_GAIN_03_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_03_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_03_SFT                                       16
#define RG_DPD_REF_GAIN_03_HI                                        25
#define RG_DPD_REF_GAIN_03_SZ                                        10

#define RG_DPD_REF_GAIN_04_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_04_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_04_SFT                                       0
#define RG_DPD_REF_GAIN_04_HI                                        9
#define RG_DPD_REF_GAIN_04_SZ                                        10

#define RG_DPD_REF_GAIN_05_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_05_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_05_SFT                                       16
#define RG_DPD_REF_GAIN_05_HI                                        25
#define RG_DPD_REF_GAIN_05_SZ                                        10

#define RG_DPD_REF_GAIN_06_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_06_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_06_SFT                                       0
#define RG_DPD_REF_GAIN_06_HI                                        9
#define RG_DPD_REF_GAIN_06_SZ                                        10

#define RG_DPD_REF_GAIN_07_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_07_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_07_SFT                                       16
#define RG_DPD_REF_GAIN_07_HI                                        25
#define RG_DPD_REF_GAIN_07_SZ                                        10

#define RG_DPD_REF_GAIN_08_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_08_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_08_SFT                                       0
#define RG_DPD_REF_GAIN_08_HI                                        9
#define RG_DPD_REF_GAIN_08_SZ                                        10

#define RG_DPD_REF_GAIN_09_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_09_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_09_SFT                                       16
#define RG_DPD_REF_GAIN_09_HI                                        25
#define RG_DPD_REF_GAIN_09_SZ                                        10

#define RG_DPD_REF_GAIN_10_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_10_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_10_SFT                                       0
#define RG_DPD_REF_GAIN_10_HI                                        9
#define RG_DPD_REF_GAIN_10_SZ                                        10

#define RG_DPD_REF_GAIN_11_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_11_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_11_SFT                                       16
#define RG_DPD_REF_GAIN_11_HI                                        25
#define RG_DPD_REF_GAIN_11_SZ                                        10

#define RG_DPD_REF_GAIN_12_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_12_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_12_SFT                                       0
#define RG_DPD_REF_GAIN_12_HI                                        9
#define RG_DPD_REF_GAIN_12_SZ                                        10

#define RG_DPD_REF_GAIN_13_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_13_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_13_SFT                                       16
#define RG_DPD_REF_GAIN_13_HI                                        25
#define RG_DPD_REF_GAIN_13_SZ                                        10

#define RG_DPD_REF_GAIN_14_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_14_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_14_SFT                                       0
#define RG_DPD_REF_GAIN_14_HI                                        9
#define RG_DPD_REF_GAIN_14_SZ                                        10

#define RG_DPD_REF_GAIN_15_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_15_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_15_SFT                                       16
#define RG_DPD_REF_GAIN_15_HI                                        25
#define RG_DPD_REF_GAIN_15_SZ                                        10

#define RG_DPD_REF_GAIN_16_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_16_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_16_SFT                                       0
#define RG_DPD_REF_GAIN_16_HI                                        9
#define RG_DPD_REF_GAIN_16_SZ                                        10

#define RG_DPD_REF_GAIN_17_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_17_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_17_SFT                                       16
#define RG_DPD_REF_GAIN_17_HI                                        25
#define RG_DPD_REF_GAIN_17_SZ                                        10

#define RG_DPD_REF_GAIN_18_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_18_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_18_SFT                                       0
#define RG_DPD_REF_GAIN_18_HI                                        9
#define RG_DPD_REF_GAIN_18_SZ                                        10

#define RG_DPD_REF_GAIN_19_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_19_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_19_SFT                                       16
#define RG_DPD_REF_GAIN_19_HI                                        25
#define RG_DPD_REF_GAIN_19_SZ                                        10

#define RG_DPD_REF_GAIN_20_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_20_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_20_SFT                                       0
#define RG_DPD_REF_GAIN_20_HI                                        9
#define RG_DPD_REF_GAIN_20_SZ                                        10

#define RG_DPD_REF_GAIN_21_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_21_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_21_SFT                                       16
#define RG_DPD_REF_GAIN_21_HI                                        25
#define RG_DPD_REF_GAIN_21_SZ                                        10

#define RG_DPD_REF_GAIN_22_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_22_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_22_SFT                                       0
#define RG_DPD_REF_GAIN_22_HI                                        9
#define RG_DPD_REF_GAIN_22_SZ                                        10

#define RG_DPD_REF_GAIN_23_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_23_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_23_SFT                                       16
#define RG_DPD_REF_GAIN_23_HI                                        25
#define RG_DPD_REF_GAIN_23_SZ                                        10

#define RG_DPD_REF_GAIN_24_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_24_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_24_SFT                                       0
#define RG_DPD_REF_GAIN_24_HI                                        9
#define RG_DPD_REF_GAIN_24_SZ                                        10

#define RG_DPD_REF_GAIN_25_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_25_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_25_SFT                                       16
#define RG_DPD_REF_GAIN_25_HI                                        25
#define RG_DPD_REF_GAIN_25_SZ                                        10

#define RG_DPD_REF_GAIN_26_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_26_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_26_SFT                                       0
#define RG_DPD_REF_GAIN_26_HI                                        9
#define RG_DPD_REF_GAIN_26_SZ                                        10

#define RG_DPD_REF_GAIN_27_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_27_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_27_SFT                                       16
#define RG_DPD_REF_GAIN_27_HI                                        25
#define RG_DPD_REF_GAIN_27_SZ                                        10

#define RG_DPD_REF_GAIN_28_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_28_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_28_SFT                                       0
#define RG_DPD_REF_GAIN_28_HI                                        9
#define RG_DPD_REF_GAIN_28_SZ                                        10

#define RG_DPD_REF_GAIN_29_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_29_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_29_SFT                                       16
#define RG_DPD_REF_GAIN_29_HI                                        25
#define RG_DPD_REF_GAIN_29_SZ                                        10

#define RG_DPD_REF_GAIN_30_MSK                                       0x000003ff
#define RG_DPD_REF_GAIN_30_I_MSK                                     0xfffffc00
#define RG_DPD_REF_GAIN_30_SFT                                       0
#define RG_DPD_REF_GAIN_30_HI                                        9
#define RG_DPD_REF_GAIN_30_SZ                                        10

#define RG_DPD_REF_GAIN_31_MSK                                       0x03ff0000
#define RG_DPD_REF_GAIN_31_I_MSK                                     0xfc00ffff
#define RG_DPD_REF_GAIN_31_SFT                                       16
#define RG_DPD_REF_GAIN_31_HI                                        25
#define RG_DPD_REF_GAIN_31_SZ                                        10

#define RG_DPD_REF_SLOPE_00_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_00_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_00_SFT                                      0
#define RG_DPD_REF_SLOPE_00_HI                                       14
#define RG_DPD_REF_SLOPE_00_SZ                                       15

#define RG_DPD_REF_SLOPE_01_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_01_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_01_SFT                                      16
#define RG_DPD_REF_SLOPE_01_HI                                       30
#define RG_DPD_REF_SLOPE_01_SZ                                       15

#define RG_DPD_REF_SLOPE_02_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_02_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_02_SFT                                      0
#define RG_DPD_REF_SLOPE_02_HI                                       14
#define RG_DPD_REF_SLOPE_02_SZ                                       15

#define RG_DPD_REF_SLOPE_03_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_03_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_03_SFT                                      16
#define RG_DPD_REF_SLOPE_03_HI                                       30
#define RG_DPD_REF_SLOPE_03_SZ                                       15

#define RG_DPD_REF_SLOPE_04_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_04_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_04_SFT                                      0
#define RG_DPD_REF_SLOPE_04_HI                                       14
#define RG_DPD_REF_SLOPE_04_SZ                                       15

#define RG_DPD_REF_SLOPE_05_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_05_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_05_SFT                                      16
#define RG_DPD_REF_SLOPE_05_HI                                       30
#define RG_DPD_REF_SLOPE_05_SZ                                       15

#define RG_DPD_REF_SLOPE_06_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_06_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_06_SFT                                      0
#define RG_DPD_REF_SLOPE_06_HI                                       14
#define RG_DPD_REF_SLOPE_06_SZ                                       15

#define RG_DPD_REF_SLOPE_07_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_07_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_07_SFT                                      16
#define RG_DPD_REF_SLOPE_07_HI                                       30
#define RG_DPD_REF_SLOPE_07_SZ                                       15

#define RG_DPD_REF_SLOPE_08_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_08_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_08_SFT                                      0
#define RG_DPD_REF_SLOPE_08_HI                                       14
#define RG_DPD_REF_SLOPE_08_SZ                                       15

#define RG_DPD_REF_SLOPE_09_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_09_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_09_SFT                                      16
#define RG_DPD_REF_SLOPE_09_HI                                       30
#define RG_DPD_REF_SLOPE_09_SZ                                       15

#define RG_DPD_REF_SLOPE_10_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_10_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_10_SFT                                      0
#define RG_DPD_REF_SLOPE_10_HI                                       14
#define RG_DPD_REF_SLOPE_10_SZ                                       15

#define RG_DPD_REF_SLOPE_11_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_11_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_11_SFT                                      16
#define RG_DPD_REF_SLOPE_11_HI                                       30
#define RG_DPD_REF_SLOPE_11_SZ                                       15

#define RG_DPD_REF_SLOPE_12_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_12_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_12_SFT                                      0
#define RG_DPD_REF_SLOPE_12_HI                                       14
#define RG_DPD_REF_SLOPE_12_SZ                                       15

#define RG_DPD_REF_SLOPE_13_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_13_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_13_SFT                                      16
#define RG_DPD_REF_SLOPE_13_HI                                       30
#define RG_DPD_REF_SLOPE_13_SZ                                       15

#define RG_DPD_REF_SLOPE_14_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_14_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_14_SFT                                      0
#define RG_DPD_REF_SLOPE_14_HI                                       14
#define RG_DPD_REF_SLOPE_14_SZ                                       15

#define RG_DPD_REF_SLOPE_15_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_15_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_15_SFT                                      16
#define RG_DPD_REF_SLOPE_15_HI                                       30
#define RG_DPD_REF_SLOPE_15_SZ                                       15

#define RG_DPD_REF_SLOPE_16_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_16_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_16_SFT                                      0
#define RG_DPD_REF_SLOPE_16_HI                                       14
#define RG_DPD_REF_SLOPE_16_SZ                                       15

#define RG_DPD_REF_SLOPE_17_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_17_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_17_SFT                                      16
#define RG_DPD_REF_SLOPE_17_HI                                       30
#define RG_DPD_REF_SLOPE_17_SZ                                       15

#define RG_DPD_REF_SLOPE_18_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_18_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_18_SFT                                      0
#define RG_DPD_REF_SLOPE_18_HI                                       14
#define RG_DPD_REF_SLOPE_18_SZ                                       15

#define RG_DPD_REF_SLOPE_19_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_19_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_19_SFT                                      16
#define RG_DPD_REF_SLOPE_19_HI                                       30
#define RG_DPD_REF_SLOPE_19_SZ                                       15

#define RG_DPD_REF_SLOPE_20_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_20_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_20_SFT                                      0
#define RG_DPD_REF_SLOPE_20_HI                                       14
#define RG_DPD_REF_SLOPE_20_SZ                                       15

#define RG_DPD_REF_SLOPE_21_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_21_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_21_SFT                                      16
#define RG_DPD_REF_SLOPE_21_HI                                       30
#define RG_DPD_REF_SLOPE_21_SZ                                       15

#define RG_DPD_REF_SLOPE_22_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_22_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_22_SFT                                      0
#define RG_DPD_REF_SLOPE_22_HI                                       14
#define RG_DPD_REF_SLOPE_22_SZ                                       15

#define RG_DPD_REF_SLOPE_23_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_23_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_23_SFT                                      16
#define RG_DPD_REF_SLOPE_23_HI                                       30
#define RG_DPD_REF_SLOPE_23_SZ                                       15

#define RG_DPD_REF_SLOPE_24_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_24_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_24_SFT                                      0
#define RG_DPD_REF_SLOPE_24_HI                                       14
#define RG_DPD_REF_SLOPE_24_SZ                                       15

#define RG_DPD_REF_SLOPE_25_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_25_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_25_SFT                                      16
#define RG_DPD_REF_SLOPE_25_HI                                       30
#define RG_DPD_REF_SLOPE_25_SZ                                       15

#define RG_DPD_REF_SLOPE_26_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_26_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_26_SFT                                      0
#define RG_DPD_REF_SLOPE_26_HI                                       14
#define RG_DPD_REF_SLOPE_26_SZ                                       15

#define RG_DPD_REF_SLOPE_27_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_27_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_27_SFT                                      16
#define RG_DPD_REF_SLOPE_27_HI                                       30
#define RG_DPD_REF_SLOPE_27_SZ                                       15

#define RG_DPD_REF_SLOPE_28_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_28_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_28_SFT                                      0
#define RG_DPD_REF_SLOPE_28_HI                                       14
#define RG_DPD_REF_SLOPE_28_SZ                                       15

#define RG_DPD_REF_SLOPE_29_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_29_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_29_SFT                                      16
#define RG_DPD_REF_SLOPE_29_HI                                       30
#define RG_DPD_REF_SLOPE_29_SZ                                       15

#define RG_DPD_REF_SLOPE_30_MSK                                      0x00007fff
#define RG_DPD_REF_SLOPE_30_I_MSK                                    0xffff8000
#define RG_DPD_REF_SLOPE_30_SFT                                      0
#define RG_DPD_REF_SLOPE_30_HI                                       14
#define RG_DPD_REF_SLOPE_30_SZ                                       15

#define RG_DPD_REF_SLOPE_31_MSK                                      0x7fff0000
#define RG_DPD_REF_SLOPE_31_I_MSK                                    0x8000ffff
#define RG_DPD_REF_SLOPE_31_SFT                                      16
#define RG_DPD_REF_SLOPE_31_HI                                       30
#define RG_DPD_REF_SLOPE_31_SZ                                       15

#define RG_DPD_REF_PHASE_00_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_00_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_00_SFT                                      0
#define RG_DPD_REF_PHASE_00_HI                                       12
#define RG_DPD_REF_PHASE_00_SZ                                       13

#define RG_DPD_REF_PHASE_01_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_01_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_01_SFT                                      16
#define RG_DPD_REF_PHASE_01_HI                                       28
#define RG_DPD_REF_PHASE_01_SZ                                       13

#define RG_DPD_REF_PHASE_02_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_02_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_02_SFT                                      0
#define RG_DPD_REF_PHASE_02_HI                                       12
#define RG_DPD_REF_PHASE_02_SZ                                       13

#define RG_DPD_REF_PHASE_03_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_03_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_03_SFT                                      16
#define RG_DPD_REF_PHASE_03_HI                                       28
#define RG_DPD_REF_PHASE_03_SZ                                       13

#define RG_DPD_REF_PHASE_04_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_04_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_04_SFT                                      0
#define RG_DPD_REF_PHASE_04_HI                                       12
#define RG_DPD_REF_PHASE_04_SZ                                       13

#define RG_DPD_REF_PHASE_05_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_05_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_05_SFT                                      16
#define RG_DPD_REF_PHASE_05_HI                                       28
#define RG_DPD_REF_PHASE_05_SZ                                       13

#define RG_DPD_REF_PHASE_06_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_06_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_06_SFT                                      0
#define RG_DPD_REF_PHASE_06_HI                                       12
#define RG_DPD_REF_PHASE_06_SZ                                       13

#define RG_DPD_REF_PHASE_07_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_07_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_07_SFT                                      16
#define RG_DPD_REF_PHASE_07_HI                                       28
#define RG_DPD_REF_PHASE_07_SZ                                       13

#define RG_DPD_REF_PHASE_08_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_08_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_08_SFT                                      0
#define RG_DPD_REF_PHASE_08_HI                                       12
#define RG_DPD_REF_PHASE_08_SZ                                       13

#define RG_DPD_REF_PHASE_09_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_09_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_09_SFT                                      16
#define RG_DPD_REF_PHASE_09_HI                                       28
#define RG_DPD_REF_PHASE_09_SZ                                       13

#define RG_DPD_REF_PHASE_10_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_10_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_10_SFT                                      0
#define RG_DPD_REF_PHASE_10_HI                                       12
#define RG_DPD_REF_PHASE_10_SZ                                       13

#define RG_DPD_REF_PHASE_11_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_11_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_11_SFT                                      16
#define RG_DPD_REF_PHASE_11_HI                                       28
#define RG_DPD_REF_PHASE_11_SZ                                       13

#define RG_DPD_REF_PHASE_12_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_12_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_12_SFT                                      0
#define RG_DPD_REF_PHASE_12_HI                                       12
#define RG_DPD_REF_PHASE_12_SZ                                       13

#define RG_DPD_REF_PHASE_13_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_13_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_13_SFT                                      16
#define RG_DPD_REF_PHASE_13_HI                                       28
#define RG_DPD_REF_PHASE_13_SZ                                       13

#define RG_DPD_REF_PHASE_14_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_14_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_14_SFT                                      0
#define RG_DPD_REF_PHASE_14_HI                                       12
#define RG_DPD_REF_PHASE_14_SZ                                       13

#define RG_DPD_REF_PHASE_15_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_15_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_15_SFT                                      16
#define RG_DPD_REF_PHASE_15_HI                                       28
#define RG_DPD_REF_PHASE_15_SZ                                       13

#define RG_DPD_REF_PHASE_16_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_16_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_16_SFT                                      0
#define RG_DPD_REF_PHASE_16_HI                                       12
#define RG_DPD_REF_PHASE_16_SZ                                       13

#define RG_DPD_REF_PHASE_17_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_17_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_17_SFT                                      16
#define RG_DPD_REF_PHASE_17_HI                                       28
#define RG_DPD_REF_PHASE_17_SZ                                       13

#define RG_DPD_REF_PHASE_18_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_18_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_18_SFT                                      0
#define RG_DPD_REF_PHASE_18_HI                                       12
#define RG_DPD_REF_PHASE_18_SZ                                       13

#define RG_DPD_REF_PHASE_19_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_19_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_19_SFT                                      16
#define RG_DPD_REF_PHASE_19_HI                                       28
#define RG_DPD_REF_PHASE_19_SZ                                       13

#define RG_DPD_REF_PHASE_20_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_20_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_20_SFT                                      0
#define RG_DPD_REF_PHASE_20_HI                                       12
#define RG_DPD_REF_PHASE_20_SZ                                       13

#define RG_DPD_REF_PHASE_21_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_21_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_21_SFT                                      16
#define RG_DPD_REF_PHASE_21_HI                                       28
#define RG_DPD_REF_PHASE_21_SZ                                       13

#define RG_DPD_REF_PHASE_22_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_22_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_22_SFT                                      0
#define RG_DPD_REF_PHASE_22_HI                                       12
#define RG_DPD_REF_PHASE_22_SZ                                       13

#define RG_DPD_REF_PHASE_23_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_23_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_23_SFT                                      16
#define RG_DPD_REF_PHASE_23_HI                                       28
#define RG_DPD_REF_PHASE_23_SZ                                       13

#define RG_DPD_REF_PHASE_24_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_24_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_24_SFT                                      0
#define RG_DPD_REF_PHASE_24_HI                                       12
#define RG_DPD_REF_PHASE_24_SZ                                       13

#define RG_DPD_REF_PHASE_25_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_25_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_25_SFT                                      16
#define RG_DPD_REF_PHASE_25_HI                                       28
#define RG_DPD_REF_PHASE_25_SZ                                       13

#define RG_DPD_REF_PHASE_26_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_26_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_26_SFT                                      0
#define RG_DPD_REF_PHASE_26_HI                                       12
#define RG_DPD_REF_PHASE_26_SZ                                       13

#define RG_DPD_REF_PHASE_27_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_27_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_27_SFT                                      16
#define RG_DPD_REF_PHASE_27_HI                                       28
#define RG_DPD_REF_PHASE_27_SZ                                       13

#define RG_DPD_REF_PHASE_28_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_28_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_28_SFT                                      0
#define RG_DPD_REF_PHASE_28_HI                                       12
#define RG_DPD_REF_PHASE_28_SZ                                       13

#define RG_DPD_REF_PHASE_29_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_29_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_29_SFT                                      16
#define RG_DPD_REF_PHASE_29_HI                                       28
#define RG_DPD_REF_PHASE_29_SZ                                       13

#define RG_DPD_REF_PHASE_30_MSK                                      0x00001fff
#define RG_DPD_REF_PHASE_30_I_MSK                                    0xffffe000
#define RG_DPD_REF_PHASE_30_SFT                                      0
#define RG_DPD_REF_PHASE_30_HI                                       12
#define RG_DPD_REF_PHASE_30_SZ                                       13

#define RG_DPD_REF_PHASE_31_MSK                                      0x1fff0000
#define RG_DPD_REF_PHASE_31_I_MSK                                    0xe000ffff
#define RG_DPD_REF_PHASE_31_SFT                                      16
#define RG_DPD_REF_PHASE_31_HI                                       28
#define RG_DPD_REF_PHASE_31_SZ                                       13

#define RG_DPD_SPECTRUM_CLEAR_EN_MSK                                 0x00000001
#define RG_DPD_SPECTRUM_CLEAR_EN_I_MSK                               0xfffffffe
#define RG_DPD_SPECTRUM_CLEAR_EN_SFT                                 0
#define RG_DPD_SPECTRUM_CLEAR_EN_HI                                  0
#define RG_DPD_SPECTRUM_CLEAR_EN_SZ                                  1

#define RG_SPECTRUM_CORDIC_TURE_MSK                                  0x00000004
#define RG_SPECTRUM_CORDIC_TURE_I_MSK                                0xfffffffb
#define RG_SPECTRUM_CORDIC_TURE_SFT                                  2
#define RG_SPECTRUM_CORDIC_TURE_HI                                   2
#define RG_SPECTRUM_CORDIC_TURE_SZ                                   1

#define RG_TX_DPD_AM_CORDIC_TURE_EN_MSK                              0x00000010
#define RG_TX_DPD_AM_CORDIC_TURE_EN_I_MSK                            0xffffffef
#define RG_TX_DPD_AM_CORDIC_TURE_EN_SFT                              4
#define RG_TX_DPD_AM_CORDIC_TURE_EN_HI                               4
#define RG_TX_DPD_AM_CORDIC_TURE_EN_SZ                               1

#define RG_TX_DPD_TURE_HW_GEN_EN_MSK                                 0x00000020
#define RG_TX_DPD_TURE_HW_GEN_EN_I_MSK                               0xffffffdf
#define RG_TX_DPD_TURE_HW_GEN_EN_SFT                                 5
#define RG_TX_DPD_TURE_HW_GEN_EN_HI                                  5
#define RG_TX_DPD_TURE_HW_GEN_EN_SZ                                  1

#define RG_TX_DPD_TURE_EN_MSK                                        0x00000040
#define RG_TX_DPD_TURE_EN_I_MSK                                      0xffffffbf
#define RG_TX_DPD_TURE_EN_SFT                                        6
#define RG_TX_DPD_TURE_EN_HI                                         6
#define RG_TX_DPD_TURE_EN_SZ                                         1

#define RG_SPECTRUM_DDC_IN_Q_TIE_EN_MSK                              0x00000100
#define RG_SPECTRUM_DDC_IN_Q_TIE_EN_I_MSK                            0xfffffeff
#define RG_SPECTRUM_DDC_IN_Q_TIE_EN_SFT                              8
#define RG_SPECTRUM_DDC_IN_Q_TIE_EN_HI                               8
#define RG_SPECTRUM_DDC_IN_Q_TIE_EN_SZ                               1

#define RG_SPECTRUM_DDC_IN_I_TIE_EN_MSK                              0x00000200
#define RG_SPECTRUM_DDC_IN_I_TIE_EN_I_MSK                            0xfffffdff
#define RG_SPECTRUM_DDC_IN_I_TIE_EN_SFT                              9
#define RG_SPECTRUM_DDC_IN_I_TIE_EN_HI                               9
#define RG_SPECTRUM_DDC_IN_I_TIE_EN_SZ                               1

#define RG_DPD_TX_PA_AUTO_OFF_MSK                                    0x00000400
#define RG_DPD_TX_PA_AUTO_OFF_I_MSK                                  0xfffffbff
#define RG_DPD_TX_PA_AUTO_OFF_SFT                                    10
#define RG_DPD_TX_PA_AUTO_OFF_HI                                     10
#define RG_DPD_TX_PA_AUTO_OFF_SZ                                     1

#define RG_DPD_CAL_DELAY_MSK                                         0x0000ffff
#define RG_DPD_CAL_DELAY_I_MSK                                       0xffff0000
#define RG_DPD_CAL_DELAY_SFT                                         0
#define RG_DPD_CAL_DELAY_HI                                          15
#define RG_DPD_CAL_DELAY_SZ                                          16

#define RG_DPD_CAL_WAIT_MSK                                          0xffff0000
#define RG_DPD_CAL_WAIT_I_MSK                                        0x0000ffff
#define RG_DPD_CAL_WAIT_SFT                                          16
#define RG_DPD_CAL_WAIT_HI                                           31
#define RG_DPD_CAL_WAIT_SZ                                           16

#define RG_DPD_DAC_OFF_WAIT_MSK                                      0x0000ffff
#define RG_DPD_DAC_OFF_WAIT_I_MSK                                    0xffff0000
#define RG_DPD_DAC_OFF_WAIT_SFT                                      0
#define RG_DPD_DAC_OFF_WAIT_HI                                       15
#define RG_DPD_DAC_OFF_WAIT_SZ                                       16

#define RG_CDCE_REG_0_MSK                                            0xffffffff
#define RG_CDCE_REG_0_I_MSK                                          0x00000000
#define RG_CDCE_REG_0_SFT                                            0
#define RG_CDCE_REG_0_HI                                             31
#define RG_CDCE_REG_0_SZ                                             32

#define RG_CDCE_REG_1_MSK                                            0xffffffff
#define RG_CDCE_REG_1_I_MSK                                          0x00000000
#define RG_CDCE_REG_1_SFT                                            0
#define RG_CDCE_REG_1_HI                                             31
#define RG_CDCE_REG_1_SZ                                             32

#define RG_CDCE_REG_2_MSK                                            0xffffffff
#define RG_CDCE_REG_2_I_MSK                                          0x00000000
#define RG_CDCE_REG_2_SFT                                            0
#define RG_CDCE_REG_2_HI                                             31
#define RG_CDCE_REG_2_SZ                                             32

#define RG_CDCE_REG_3_MSK                                            0xffffffff
#define RG_CDCE_REG_3_I_MSK                                          0x00000000
#define RG_CDCE_REG_3_SFT                                            0
#define RG_CDCE_REG_3_HI                                             31
#define RG_CDCE_REG_3_SZ                                             32

#define RG_CDCE_REG_4_MSK                                            0xffffffff
#define RG_CDCE_REG_4_I_MSK                                          0x00000000
#define RG_CDCE_REG_4_SFT                                            0
#define RG_CDCE_REG_4_HI                                             31
#define RG_CDCE_REG_4_SZ                                             32

#define RG_CDCE_REG_5_MSK                                            0xffffffff
#define RG_CDCE_REG_5_I_MSK                                          0x00000000
#define RG_CDCE_REG_5_SFT                                            0
#define RG_CDCE_REG_5_HI                                             31
#define RG_CDCE_REG_5_SZ                                             32

#define RG_CDCE_REG_6_MSK                                            0xffffffff
#define RG_CDCE_REG_6_I_MSK                                          0x00000000
#define RG_CDCE_REG_6_SFT                                            0
#define RG_CDCE_REG_6_HI                                             31
#define RG_CDCE_REG_6_SZ                                             32

#define RG_CDCE_REG_7_MSK                                            0xffffffff
#define RG_CDCE_REG_7_I_MSK                                          0x00000000
#define RG_CDCE_REG_7_SFT                                            0
#define RG_CDCE_REG_7_HI                                             31
#define RG_CDCE_REG_7_SZ                                             32

#define RG_CDCE_REG_8_MSK                                            0xffffffff
#define RG_CDCE_REG_8_I_MSK                                          0x00000000
#define RG_CDCE_REG_8_SFT                                            0
#define RG_CDCE_REG_8_HI                                             31
#define RG_CDCE_REG_8_SZ                                             32

#define RG_CDCE_REG_9_MSK                                            0xffffffff
#define RG_CDCE_REG_9_I_MSK                                          0x00000000
#define RG_CDCE_REG_9_SFT                                            0
#define RG_CDCE_REG_9_HI                                             31
#define RG_CDCE_REG_9_SZ                                             32

#define RG_CDCE_REG_A_MSK                                            0xffffffff
#define RG_CDCE_REG_A_I_MSK                                          0x00000000
#define RG_CDCE_REG_A_SFT                                            0
#define RG_CDCE_REG_A_HI                                             31
#define RG_CDCE_REG_A_SZ                                             32

#define RG_CDCE_REG_B_MSK                                            0xffffffff
#define RG_CDCE_REG_B_I_MSK                                          0x00000000
#define RG_CDCE_REG_B_SFT                                            0
#define RG_CDCE_REG_B_HI                                             31
#define RG_CDCE_REG_B_SZ                                             32

#define RG_CDCE_REG_C_MSK                                            0xffffffff
#define RG_CDCE_REG_C_I_MSK                                          0x00000000
#define RG_CDCE_REG_C_SFT                                            0
#define RG_CDCE_REG_C_HI                                             31
#define RG_CDCE_REG_C_SZ                                             32

#define RG_CDCE_START_SEND_MSK                                       0x00000001
#define RG_CDCE_START_SEND_I_MSK                                     0xfffffffe
#define RG_CDCE_START_SEND_SFT                                       0
#define RG_CDCE_START_SEND_HI                                        0
#define RG_CDCE_START_SEND_SZ                                        1

#define TURISMOE_RFD_ID_MSK                                          0xffffffff
#define TURISMOE_RFD_ID_I_MSK                                        0x00000000
#define TURISMOE_RFD_ID_SFT                                          0
#define TURISMOE_RFD_ID_HI                                           31
#define TURISMOE_RFD_ID_SZ                                           32

#define RG_RESERVED_DPD_MSK                                          0xffffffff
#define RG_RESERVED_DPD_I_MSK                                        0x00000000
#define RG_RESERVED_DPD_SFT                                          0
#define RG_RESERVED_DPD_HI                                           31
#define RG_RESERVED_DPD_SZ                                           32

#define RG_XO_LDO_LEVEL_MSK                                          0x00000007
#define RG_XO_LDO_LEVEL_I_MSK                                        0xfffffff8
#define RG_XO_LDO_LEVEL_SFT                                          0
#define RG_XO_LDO_LEVEL_HI                                           2
#define RG_XO_LDO_LEVEL_SZ                                           3

#define RG_EN_LDO_XO_IQUP_MSK                                        0x00000010
#define RG_EN_LDO_XO_IQUP_I_MSK                                      0xffffffef
#define RG_EN_LDO_XO_IQUP_SFT                                        4
#define RG_EN_LDO_XO_IQUP_HI                                         4
#define RG_EN_LDO_XO_IQUP_SZ                                         1

#define RG_EN_LDO_XO_BYP_MSK                                         0x00000020
#define RG_EN_LDO_XO_BYP_I_MSK                                       0xffffffdf
#define RG_EN_LDO_XO_BYP_SFT                                         5
#define RG_EN_LDO_XO_BYP_HI                                          5
#define RG_EN_LDO_XO_BYP_SZ                                          1

#define RG_XO_CBANKI_7_0_MSK                                         0x0000ff00
#define RG_XO_CBANKI_7_0_I_MSK                                       0xffff00ff
#define RG_XO_CBANKI_7_0_SFT                                         8
#define RG_XO_CBANKI_7_0_HI                                          15
#define RG_XO_CBANKI_7_0_SZ                                          8

#define RG_XO_CBANKO_7_0_MSK                                         0x00ff0000
#define RG_XO_CBANKO_7_0_I_MSK                                       0xff00ffff
#define RG_XO_CBANKO_7_0_SFT                                         16
#define RG_XO_CBANKO_7_0_HI                                          23
#define RG_XO_CBANKO_7_0_SZ                                          8

#define RG_XO_CBANKI_8_MSK                                           0x01000000
#define RG_XO_CBANKI_8_I_MSK                                         0xfeffffff
#define RG_XO_CBANKI_8_SFT                                           24
#define RG_XO_CBANKI_8_HI                                            24
#define RG_XO_CBANKI_8_SZ                                            1

#define RG_XO_CBANKO_8_MSK                                           0x02000000
#define RG_XO_CBANKO_8_I_MSK                                         0xfdffffff
#define RG_XO_CBANKO_8_SFT                                           25
#define RG_XO_CBANKO_8_HI                                            25
#define RG_XO_CBANKO_8_SZ                                            1

#define RG_EN_FDB_MSK                                                0x04000000
#define RG_EN_FDB_I_MSK                                              0xfbffffff
#define RG_EN_FDB_SFT                                                26
#define RG_EN_FDB_HI                                                 26
#define RG_EN_FDB_SZ                                                 1

#define RG_FDB_BYPASS_MSK                                            0x08000000
#define RG_FDB_BYPASS_I_MSK                                          0xf7ffffff
#define RG_FDB_BYPASS_SFT                                            27
#define RG_FDB_BYPASS_HI                                             27
#define RG_FDB_BYPASS_SZ                                             1

#define RG_FDB_DUTY_LTH_MSK                                          0x30000000
#define RG_FDB_DUTY_LTH_I_MSK                                        0xcfffffff
#define RG_FDB_DUTY_LTH_SFT                                          28
#define RG_FDB_DUTY_LTH_HI                                           29
#define RG_FDB_DUTY_LTH_SZ                                           2

#define RG_EN_CLK_EXT_ADC_MSK                                        0x80000000
#define RG_EN_CLK_EXT_ADC_I_MSK                                      0x7fffffff
#define RG_EN_CLK_EXT_ADC_SFT                                        31
#define RG_EN_CLK_EXT_ADC_HI                                         31
#define RG_EN_CLK_EXT_ADC_SZ                                         1

#define RG_EN_FDB_DCC_M2_MUAL_MSK                                    0x00000001
#define RG_EN_FDB_DCC_M2_MUAL_I_MSK                                  0xfffffffe
#define RG_EN_FDB_DCC_M2_MUAL_SFT                                    0
#define RG_EN_FDB_DCC_M2_MUAL_HI                                     0
#define RG_EN_FDB_DCC_M2_MUAL_SZ                                     1

#define RG_EN_FDB_DCC_M4_MUAL_MSK                                    0x00000002
#define RG_EN_FDB_DCC_M4_MUAL_I_MSK                                  0xfffffffd
#define RG_EN_FDB_DCC_M4_MUAL_SFT                                    1
#define RG_EN_FDB_DCC_M4_MUAL_HI                                     1
#define RG_EN_FDB_DCC_M4_MUAL_SZ                                     1

#define RG_EN_FDB_DELAYC_M2_MUAL_MSK                                 0x00000004
#define RG_EN_FDB_DELAYC_M2_MUAL_I_MSK                               0xfffffffb
#define RG_EN_FDB_DELAYC_M2_MUAL_SFT                                 2
#define RG_EN_FDB_DELAYC_M2_MUAL_HI                                  2
#define RG_EN_FDB_DELAYC_M2_MUAL_SZ                                  1

#define RG_EN_FDB_DELAYF_M2_MUAL_MSK                                 0x00000008
#define RG_EN_FDB_DELAYF_M2_MUAL_I_MSK                               0xfffffff7
#define RG_EN_FDB_DELAYF_M2_MUAL_SFT                                 3
#define RG_EN_FDB_DELAYF_M2_MUAL_HI                                  3
#define RG_EN_FDB_DELAYF_M2_MUAL_SZ                                  1

#define RG_EN_FDB_DELAYC_M4_MUAL_MSK                                 0x00000010
#define RG_EN_FDB_DELAYC_M4_MUAL_I_MSK                               0xffffffef
#define RG_EN_FDB_DELAYC_M4_MUAL_SFT                                 4
#define RG_EN_FDB_DELAYC_M4_MUAL_HI                                  4
#define RG_EN_FDB_DELAYC_M4_MUAL_SZ                                  1

#define RG_EN_FDB_DELAYF_M4_MUAL_MSK                                 0x00000020
#define RG_EN_FDB_DELAYF_M4_MUAL_I_MSK                               0xffffffdf
#define RG_EN_FDB_DELAYF_M4_MUAL_SFT                                 5
#define RG_EN_FDB_DELAYF_M4_MUAL_HI                                  5
#define RG_EN_FDB_DELAYF_M4_MUAL_SZ                                  1

#define RG_EN_FDB_PHASESWAP_MUAL_MSK                                 0x00000040
#define RG_EN_FDB_PHASESWAP_MUAL_I_MSK                               0xffffffbf
#define RG_EN_FDB_PHASESWAP_MUAL_SFT                                 6
#define RG_EN_FDB_PHASESWAP_MUAL_HI                                  6
#define RG_EN_FDB_PHASESWAP_MUAL_SZ                                  1

#define RG_FDB_PHASESWAP_MUAL_MSK                                    0x00000080
#define RG_FDB_PHASESWAP_MUAL_I_MSK                                  0xffffff7f
#define RG_FDB_PHASESWAP_MUAL_SFT                                    7
#define RG_FDB_PHASESWAP_MUAL_HI                                     7
#define RG_FDB_PHASESWAP_MUAL_SZ                                     1

#define RG_FDB_CDELAY_M2_MUAL_MSK                                    0x00001e00
#define RG_FDB_CDELAY_M2_MUAL_I_MSK                                  0xffffe1ff
#define RG_FDB_CDELAY_M2_MUAL_SFT                                    9
#define RG_FDB_CDELAY_M2_MUAL_HI                                     12
#define RG_FDB_CDELAY_M2_MUAL_SZ                                     4

#define RG_FDB_FDELAY_M2_MUAL_MSK                                    0x0003e000
#define RG_FDB_FDELAY_M2_MUAL_I_MSK                                  0xfffc1fff
#define RG_FDB_FDELAY_M2_MUAL_SFT                                    13
#define RG_FDB_FDELAY_M2_MUAL_HI                                     17
#define RG_FDB_FDELAY_M2_MUAL_SZ                                     5

#define RG_FDB_CDELAY_M4_MUAL_MSK                                    0x003c0000
#define RG_FDB_CDELAY_M4_MUAL_I_MSK                                  0xffc3ffff
#define RG_FDB_CDELAY_M4_MUAL_SFT                                    18
#define RG_FDB_CDELAY_M4_MUAL_HI                                     21
#define RG_FDB_CDELAY_M4_MUAL_SZ                                     4

#define RG_FDB_FDELAY_M4_MUAL_MSK                                    0x07c00000
#define RG_FDB_FDELAY_M4_MUAL_I_MSK                                  0xf83fffff
#define RG_FDB_FDELAY_M4_MUAL_SFT                                    22
#define RG_FDB_FDELAY_M4_MUAL_HI                                     26
#define RG_FDB_FDELAY_M4_MUAL_SZ                                     5

#define RG_SEL_DPLL_CLK_MSK                                          0x20000000
#define RG_SEL_DPLL_CLK_I_MSK                                        0xdfffffff
#define RG_SEL_DPLL_CLK_SFT                                          29
#define RG_SEL_DPLL_CLK_HI                                           29
#define RG_SEL_DPLL_CLK_SZ                                           1

#define RG_EN_FDB_RECAL_MSK                                          0x40000000
#define RG_EN_FDB_RECAL_I_MSK                                        0xbfffffff
#define RG_EN_FDB_RECAL_SFT                                          30
#define RG_EN_FDB_RECAL_HI                                           30
#define RG_EN_FDB_RECAL_SZ                                           1

#define RG_LOAD_RFTABLE_RDY_MSK                                      0x80000000
#define RG_LOAD_RFTABLE_RDY_I_MSK                                    0x7fffffff
#define RG_LOAD_RFTABLE_RDY_SFT                                      31
#define RG_LOAD_RFTABLE_RDY_HI                                       31
#define RG_LOAD_RFTABLE_RDY_SZ                                       1

#define RG_FDB_RDELAYF_MSK                                           0x00000003
#define RG_FDB_RDELAYF_I_MSK                                         0xfffffffc
#define RG_FDB_RDELAYF_SFT                                           0
#define RG_FDB_RDELAYF_HI                                            1
#define RG_FDB_RDELAYF_SZ                                            2

#define RG_FDB_RDELAYS_MSK                                           0x0000000c
#define RG_FDB_RDELAYS_I_MSK                                         0xfffffff3
#define RG_FDB_RDELAYS_SFT                                           2
#define RG_FDB_RDELAYS_HI                                            3
#define RG_FDB_RDELAYS_SZ                                            2

#define RG_FDB_RECAL_TIMMER_MSK                                      0x00000030
#define RG_FDB_RECAL_TIMMER_I_MSK                                    0xffffffcf
#define RG_FDB_RECAL_TIMMER_SFT                                      4
#define RG_FDB_RECAL_TIMMER_HI                                       5
#define RG_FDB_RECAL_TIMMER_SZ                                       2

#define RG_XO_TIMMER_MSK                                             0x00000fc0
#define RG_XO_TIMMER_I_MSK                                           0xfffff03f
#define RG_XO_TIMMER_SFT                                             6
#define RG_XO_TIMMER_HI                                              11
#define RG_XO_TIMMER_SZ                                              6

#define RG_DPL_SETTLING_TIMMER_MSK                                   0x0000c000
#define RG_DPL_SETTLING_TIMMER_I_MSK                                 0xffff3fff
#define RG_DPL_SETTLING_TIMMER_SFT                                   14
#define RG_DPL_SETTLING_TIMMER_HI                                    15
#define RG_DPL_SETTLING_TIMMER_SZ                                    2

#define RG_EN_ANA_DCPROBE_PADSW_2GRX_MSK                             0x00020000
#define RG_EN_ANA_DCPROBE_PADSW_2GRX_I_MSK                           0xfffdffff
#define RG_EN_ANA_DCPROBE_PADSW_2GRX_SFT                             17
#define RG_EN_ANA_DCPROBE_PADSW_2GRX_HI                              17
#define RG_EN_ANA_DCPROBE_PADSW_2GRX_SZ                              1

#define RG_EN_ANA_DCPROBE_PADSW_SX_MSK                               0x00040000
#define RG_EN_ANA_DCPROBE_PADSW_SX_I_MSK                             0xfffbffff
#define RG_EN_ANA_DCPROBE_PADSW_SX_SFT                               18
#define RG_EN_ANA_DCPROBE_PADSW_SX_HI                                18
#define RG_EN_ANA_DCPROBE_PADSW_SX_SZ                                1

#define RG_EN_ANA_DCPROBE_PADSW_ABBAFE_MSK                           0x00080000
#define RG_EN_ANA_DCPROBE_PADSW_ABBAFE_I_MSK                         0xfff7ffff
#define RG_EN_ANA_DCPROBE_PADSW_ABBAFE_SFT                           19
#define RG_EN_ANA_DCPROBE_PADSW_ABBAFE_HI                            19
#define RG_EN_ANA_DCPROBE_PADSW_ABBAFE_SZ                            1

#define RG_XORTC_GMCU_MSK                                            0x00700000
#define RG_XORTC_GMCU_I_MSK                                          0xff8fffff
#define RG_XORTC_GMCU_SFT                                            20
#define RG_XORTC_GMCU_HI                                             22
#define RG_XORTC_GMCU_SZ                                             3

#define RG_XORTC_BFCUSEL_MSK                                         0x00800000
#define RG_XORTC_BFCUSEL_I_MSK                                       0xff7fffff
#define RG_XORTC_BFCUSEL_SFT                                         23
#define RG_XORTC_BFCUSEL_HI                                          23
#define RG_XORTC_BFCUSEL_SZ                                          1

#define RG_DCC_RC_ALWAYSON_MSK                                       0x02000000
#define RG_DCC_RC_ALWAYSON_I_MSK                                     0xfdffffff
#define RG_DCC_RC_ALWAYSON_SFT                                       25
#define RG_DCC_RC_ALWAYSON_HI                                        25
#define RG_DCC_RC_ALWAYSON_SZ                                        1

#define RG_EN_FDB_M4BY2_EDGESEL_MSK                                  0x04000000
#define RG_EN_FDB_M4BY2_EDGESEL_I_MSK                                0xfbffffff
#define RG_EN_FDB_M4BY2_EDGESEL_SFT                                  26
#define RG_EN_FDB_M4BY2_EDGESEL_HI                                   26
#define RG_EN_FDB_M4BY2_EDGESEL_SZ                                   1

#define RG_EN_FDB_M4BY2_MSK                                          0x08000000
#define RG_EN_FDB_M4BY2_I_MSK                                        0xf7ffffff
#define RG_EN_FDB_M4BY2_SFT                                          27
#define RG_EN_FDB_M4BY2_HI                                           27
#define RG_EN_FDB_M4BY2_SZ                                           1

#define RG_FDB_CMP_DELAY_MSK                                         0x30000000
#define RG_FDB_CMP_DELAY_I_MSK                                       0xcfffffff
#define RG_FDB_CMP_DELAY_SFT                                         28
#define RG_FDB_CMP_DELAY_HI                                          29
#define RG_FDB_CMP_DELAY_SZ                                          2

#define RG_FDB_FINETUNE_TIME_MSK                                     0xc0000000
#define RG_FDB_FINETUNE_TIME_I_MSK                                   0x3fffffff
#define RG_FDB_FINETUNE_TIME_SFT                                     30
#define RG_FDB_FINETUNE_TIME_HI                                      31
#define RG_FDB_FINETUNE_TIME_SZ                                      2

#define RG_DCDC_MODE_MAN_MSK                                         0x00000001
#define RG_DCDC_MODE_MAN_I_MSK                                       0xfffffffe
#define RG_DCDC_MODE_MAN_SFT                                         0
#define RG_DCDC_MODE_MAN_HI                                          0
#define RG_DCDC_MODE_MAN_SZ                                          1

#define RG_DCDC_MODE_MSK                                             0x00000006
#define RG_DCDC_MODE_I_MSK                                           0xfffffff9
#define RG_DCDC_MODE_SFT                                             1
#define RG_DCDC_MODE_HI                                              2
#define RG_DCDC_MODE_SZ                                              2

#define RG_DCDC_RLDR_NA_LV_MSK                                       0x00000038
#define RG_DCDC_RLDR_NA_LV_I_MSK                                     0xffffffc7
#define RG_DCDC_RLDR_NA_LV_SFT                                       3
#define RG_DCDC_RLDR_NA_LV_HI                                        5
#define RG_DCDC_RLDR_NA_LV_SZ                                        3

#define RG_DCDC_RLDR_UA_LV_MSK                                       0x000001c0
#define RG_DCDC_RLDR_UA_LV_I_MSK                                     0xfffffe3f
#define RG_DCDC_RLDR_UA_LV_SFT                                       6
#define RG_DCDC_RLDR_UA_LV_HI                                        8
#define RG_DCDC_RLDR_UA_LV_SZ                                        3

#define RG_EN_DCDC_RLOAD_MSK                                         0x00000200
#define RG_EN_DCDC_RLOAD_I_MSK                                       0xfffffdff
#define RG_EN_DCDC_RLOAD_SFT                                         9
#define RG_EN_DCDC_RLOAD_HI                                          9
#define RG_EN_DCDC_RLOAD_SZ                                          1

#define RG_DCDC_RLOAD_LV_MSK                                         0x00000c00
#define RG_DCDC_RLOAD_LV_I_MSK                                       0xfffff3ff
#define RG_DCDC_RLOAD_LV_SFT                                         10
#define RG_DCDC_RLOAD_LV_HI                                          11
#define RG_DCDC_RLOAD_LV_SZ                                          2

#define RG_VREF_SEL_HDRLDO_MSK                                       0x00001000
#define RG_VREF_SEL_HDRLDO_I_MSK                                     0xffffefff
#define RG_VREF_SEL_HDRLDO_SFT                                       12
#define RG_VREF_SEL_HDRLDO_HI                                        12
#define RG_VREF_SEL_HDRLDO_SZ                                        1

#define RG_VREF_SEL_PFM_MSK                                          0x00002000
#define RG_VREF_SEL_PFM_I_MSK                                        0xffffdfff
#define RG_VREF_SEL_PFM_SFT                                          13
#define RG_VREF_SEL_PFM_HI                                           13
#define RG_VREF_SEL_PFM_SZ                                           1

#define RG_VREF_SEL_PWM_MSK                                          0x00004000
#define RG_VREF_SEL_PWM_I_MSK                                        0xffffbfff
#define RG_VREF_SEL_PWM_SFT                                          14
#define RG_VREF_SEL_PWM_HI                                           14
#define RG_VREF_SEL_PWM_SZ                                           1

#define RG_VREF_SEL_DLDO_MSK                                         0x00008000
#define RG_VREF_SEL_DLDO_I_MSK                                       0xffff7fff
#define RG_VREF_SEL_DLDO_SFT                                         15
#define RG_VREF_SEL_DLDO_HI                                          15
#define RG_VREF_SEL_DLDO_SZ                                          1

#define RG_EN_DCDC_RLOAD_5MA_MAN_MSK                                 0x00010000
#define RG_EN_DCDC_RLOAD_5MA_MAN_I_MSK                               0xfffeffff
#define RG_EN_DCDC_RLOAD_5MA_MAN_SFT                                 16
#define RG_EN_DCDC_RLOAD_5MA_MAN_HI                                  16
#define RG_EN_DCDC_RLOAD_5MA_MAN_SZ                                  1

#define RG_EN_DCDC_RLOAD_5MA_MSK                                     0x00020000
#define RG_EN_DCDC_RLOAD_5MA_I_MSK                                   0xfffdffff
#define RG_EN_DCDC_RLOAD_5MA_SFT                                     17
#define RG_EN_DCDC_RLOAD_5MA_HI                                      17
#define RG_EN_DCDC_RLOAD_5MA_SZ                                      1

#define RG_EN_HDRLDO_RSW_MAN_MSK                                     0x00040000
#define RG_EN_HDRLDO_RSW_MAN_I_MSK                                   0xfffbffff
#define RG_EN_HDRLDO_RSW_MAN_SFT                                     18
#define RG_EN_HDRLDO_RSW_MAN_HI                                      18
#define RG_EN_HDRLDO_RSW_MAN_SZ                                      1

#define RG_EN_HDRLDO_RSW_MSK                                         0x00080000
#define RG_EN_HDRLDO_RSW_I_MSK                                       0xfff7ffff
#define RG_EN_HDRLDO_RSW_SFT                                         19
#define RG_EN_HDRLDO_RSW_HI                                          19
#define RG_EN_HDRLDO_RSW_SZ                                          1

#define RG_PFM_PCL_LV_MSK                                            0x00300000
#define RG_PFM_PCL_LV_I_MSK                                          0xffcfffff
#define RG_PFM_PCL_LV_SFT                                            20
#define RG_PFM_PCL_LV_HI                                             21
#define RG_PFM_PCL_LV_SZ                                             2

#define RG_PFM_CRG_LV_MSK                                            0x00c00000
#define RG_PFM_CRG_LV_I_MSK                                          0xff3fffff
#define RG_PFM_CRG_LV_SFT                                            22
#define RG_PFM_CRG_LV_HI                                             23
#define RG_PFM_CRG_LV_SZ                                             2

#define RG_PFM_VTH_LV_MSK                                            0x03000000
#define RG_PFM_VTH_LV_I_MSK                                          0xfcffffff
#define RG_PFM_VTH_LV_SFT                                            24
#define RG_PFM_VTH_LV_HI                                             25
#define RG_PFM_VTH_LV_SZ                                             2

#define RG_PFM_HYS_RST_MSK                                           0x04000000
#define RG_PFM_HYS_RST_I_MSK                                         0xfbffffff
#define RG_PFM_HYS_RST_SFT                                           26
#define RG_PFM_HYS_RST_HI                                            26
#define RG_PFM_HYS_RST_SZ                                            1

#define RG_PWM_OSC_SEL_MSK                                           0x38000000
#define RG_PWM_OSC_SEL_I_MSK                                         0xc7ffffff
#define RG_PWM_OSC_SEL_SFT                                           27
#define RG_PWM_OSC_SEL_HI                                            29
#define RG_PWM_OSC_SEL_SZ                                            3

#define RG_PWM_SLOP_SEL_MSK                                          0xc0000000
#define RG_PWM_SLOP_SEL_I_MSK                                        0x3fffffff
#define RG_PWM_SLOP_SEL_SFT                                          30
#define RG_PWM_SLOP_SEL_HI                                           31
#define RG_PWM_SLOP_SEL_SZ                                           2

#define RG_EN_DLDO_BYP_MSK                                           0x00000001
#define RG_EN_DLDO_BYP_I_MSK                                         0xfffffffe
#define RG_EN_DLDO_BYP_SFT                                           0
#define RG_EN_DLDO_BYP_HI                                            0
#define RG_EN_DLDO_BYP_SZ                                            1

#define RG_EN_DLDO_MAN_MSK                                           0x00000002
#define RG_EN_DLDO_MAN_I_MSK                                         0xfffffffd
#define RG_EN_DLDO_MAN_SFT                                           1
#define RG_EN_DLDO_MAN_HI                                            1
#define RG_EN_DLDO_MAN_SZ                                            1

#define RG_EN_DLDO_MSK                                               0x00000004
#define RG_EN_DLDO_I_MSK                                             0xfffffffb
#define RG_EN_DLDO_SFT                                               2
#define RG_EN_DLDO_HI                                                2
#define RG_EN_DLDO_SZ                                                1

#define RG_DLDO_LV_MSK                                               0x00000038
#define RG_DLDO_LV_I_MSK                                             0xffffffc7
#define RG_DLDO_LV_SFT                                               3
#define RG_DLDO_LV_HI                                                5
#define RG_DLDO_LV_SZ                                                3

#define RG_EN_DLDO_RLOAD_MSK                                         0x00000040
#define RG_EN_DLDO_RLOAD_I_MSK                                       0xffffffbf
#define RG_EN_DLDO_RLOAD_SFT                                         6
#define RG_EN_DLDO_RLOAD_HI                                          6
#define RG_EN_DLDO_RLOAD_SZ                                          1

#define RG_EN_LDO_EFUSE_MSK                                          0x00000080
#define RG_EN_LDO_EFUSE_I_MSK                                        0xffffff7f
#define RG_EN_LDO_EFUSE_SFT                                          7
#define RG_EN_LDO_EFUSE_HI                                           7
#define RG_EN_LDO_EFUSE_SZ                                           1

#define RG_EN_LDO_EFUSE_LVHI_MSK                                     0x00000100
#define RG_EN_LDO_EFUSE_LVHI_I_MSK                                   0xfffffeff
#define RG_EN_LDO_EFUSE_LVHI_SFT                                     8
#define RG_EN_LDO_EFUSE_LVHI_HI                                      8
#define RG_EN_LDO_EFUSE_LVHI_SZ                                      1

#define RG_LDO_BUCK_SEL_MSK                                          0x00000200
#define RG_LDO_BUCK_SEL_I_MSK                                        0xfffffdff
#define RG_LDO_BUCK_SEL_SFT                                          9
#define RG_LDO_BUCK_SEL_HI                                           9
#define RG_LDO_BUCK_SEL_SZ                                           1

#define RG_EN_BGBK_MAN_MSK                                           0x00000400
#define RG_EN_BGBK_MAN_I_MSK                                         0xfffffbff
#define RG_EN_BGBK_MAN_SFT                                           10
#define RG_EN_BGBK_MAN_HI                                            10
#define RG_EN_BGBK_MAN_SZ                                            1

#define RG_VDD5_5VOR3V_MSK                                           0x00000800
#define RG_VDD5_5VOR3V_I_MSK                                         0xfffff7ff
#define RG_VDD5_5VOR3V_SFT                                           11
#define RG_VDD5_5VOR3V_HI                                            11
#define RG_VDD5_5VOR3V_SZ                                            1

#define RG_HVPMU_LV_MSK                                              0x00003000
#define RG_HVPMU_LV_I_MSK                                            0xffffcfff
#define RG_HVPMU_LV_SFT                                              12
#define RG_HVPMU_LV_HI                                               13
#define RG_HVPMU_LV_SZ                                               2

#define RG_EN_HVPMU_ILOAD_MSK                                        0x00004000
#define RG_EN_HVPMU_ILOAD_I_MSK                                      0xffffbfff
#define RG_EN_HVPMU_ILOAD_SFT                                        14
#define RG_EN_HVPMU_ILOAD_HI                                         14
#define RG_EN_HVPMU_ILOAD_SZ                                         1

#define RG_PMU_MODE_MAN_MSK                                          0x00008000
#define RG_PMU_MODE_MAN_I_MSK                                        0xffff7fff
#define RG_PMU_MODE_MAN_SFT                                          15
#define RG_PMU_MODE_MAN_HI                                           15
#define RG_PMU_MODE_MAN_SZ                                           1

#define RG_PMU_MODE_MSK                                              0x00070000
#define RG_PMU_MODE_I_MSK                                            0xfff8ffff
#define RG_PMU_MODE_SFT                                              16
#define RG_PMU_MODE_HI                                               18
#define RG_PMU_MODE_SZ                                               3

#define RG_BUCK_LODRI_MSK                                            0x00080000
#define RG_BUCK_LODRI_I_MSK                                          0xfff7ffff
#define RG_BUCK_LODRI_SFT                                            19
#define RG_BUCK_LODRI_HI                                             19
#define RG_BUCK_LODRI_SZ                                             1

#define RG_DCDC_RLOAD_5MA_MSK                                        0x00100000
#define RG_DCDC_RLOAD_5MA_I_MSK                                      0xffefffff
#define RG_DCDC_RLOAD_5MA_SFT                                        20
#define RG_DCDC_RLOAD_5MA_HI                                         20
#define RG_DCDC_RLOAD_5MA_SZ                                         1

#define RG_DCDC_RLOAD_10MA_MSK                                       0x00200000
#define RG_DCDC_RLOAD_10MA_I_MSK                                     0xffdfffff
#define RG_DCDC_RLOAD_10MA_SFT                                       21
#define RG_DCDC_RLOAD_10MA_HI                                        21
#define RG_DCDC_RLOAD_10MA_SZ                                        1

#define RG_DLDO_BYP_DIS_MSK                                          0x00400000
#define RG_DLDO_BYP_DIS_I_MSK                                        0xffbfffff
#define RG_DLDO_BYP_DIS_SFT                                          22
#define RG_DLDO_BYP_DIS_HI                                           22
#define RG_DLDO_BYP_DIS_SZ                                           1

#define RG_PMU_TMUX_MSK                                              0x03800000
#define RG_PMU_TMUX_I_MSK                                            0xfc7fffff
#define RG_PMU_TMUX_SFT                                              23
#define RG_PMU_TMUX_HI                                               25
#define RG_PMU_TMUX_SZ                                               3

#define RG_PWM_OSC_DIV2_MSK                                          0x04000000
#define RG_PWM_OSC_DIV2_I_MSK                                        0xfbffffff
#define RG_PWM_OSC_DIV2_SFT                                          26
#define RG_PWM_OSC_DIV2_HI                                           26
#define RG_PWM_OSC_DIV2_SZ                                           1

#define RG_LIQPFM_MODE_SEL_MSK                                       0x08000000
#define RG_LIQPFM_MODE_SEL_I_MSK                                     0xf7ffffff
#define RG_LIQPFM_MODE_SEL_SFT                                       27
#define RG_LIQPFM_MODE_SEL_HI                                        27
#define RG_LIQPFM_MODE_SEL_SZ                                        1

#define RG_DP_XTAL_FREQ_MSK                                          0x0000000f
#define RG_DP_XTAL_FREQ_I_MSK                                        0xfffffff0
#define RG_DP_XTAL_FREQ_SFT                                          0
#define RG_DP_XTAL_FREQ_HI                                           3
#define RG_DP_XTAL_FREQ_SZ                                           4

#define RG_DP_FREF_DOUB_MSK                                          0x00000010
#define RG_DP_FREF_DOUB_I_MSK                                        0xffffffef
#define RG_DP_FREF_DOUB_SFT                                          4
#define RG_DP_FREF_DOUB_HI                                           4
#define RG_DP_FREF_DOUB_SZ                                           1

#define RG_MODUL_SCHEME_PMU_MAN_MSK                                  0x00000020
#define RG_MODUL_SCHEME_PMU_MAN_I_MSK                                0xffffffdf
#define RG_MODUL_SCHEME_PMU_MAN_SFT                                  5
#define RG_MODUL_SCHEME_PMU_MAN_HI                                   5
#define RG_MODUL_SCHEME_PMU_MAN_SZ                                   1

#define RG_MODUL_SCHEME_PMU_MSK                                      0x000001c0
#define RG_MODUL_SCHEME_PMU_I_MSK                                    0xfffffe3f
#define RG_MODUL_SCHEME_PMU_SFT                                      6
#define RG_MODUL_SCHEME_PMU_HI                                       8
#define RG_MODUL_SCHEME_PMU_SZ                                       3

#define RG_DP_AUTOMAP_EN_MSK                                         0x00000200
#define RG_DP_AUTOMAP_EN_I_MSK                                       0xfffffdff
#define RG_DP_AUTOMAP_EN_SFT                                         9
#define RG_DP_AUTOMAP_EN_HI                                          9
#define RG_DP_AUTOMAP_EN_SZ                                          1

#define RG_LF_BW_MAN_MSK                                             0x00000400
#define RG_LF_BW_MAN_I_MSK                                           0xfffffbff
#define RG_LF_BW_MAN_SFT                                             10
#define RG_LF_BW_MAN_HI                                              10
#define RG_LF_BW_MAN_SZ                                              1

#define RG_CP_ISEL_MAN_MSK                                           0x00000800
#define RG_CP_ISEL_MAN_I_MSK                                         0xfffff7ff
#define RG_CP_ISEL_MAN_SFT                                           11
#define RG_CP_ISEL_MAN_HI                                            11
#define RG_CP_ISEL_MAN_SZ                                            1

#define RG_EN_DPL_MOD_MSK                                            0x00001000
#define RG_EN_DPL_MOD_I_MSK                                          0xffffefff
#define RG_EN_DPL_MOD_SFT                                            12
#define RG_EN_DPL_MOD_HI                                             12
#define RG_EN_DPL_MOD_SZ                                             1

#define RG_DPL_MOD_ORDER_MSK                                         0x00006000
#define RG_DPL_MOD_ORDER_I_MSK                                       0xffff9fff
#define RG_DPL_MOD_ORDER_SFT                                         13
#define RG_DPL_MOD_ORDER_HI                                          14
#define RG_DPL_MOD_ORDER_SZ                                          2

#define RG_DP_LDO_LEVEL_MSK                                          0x00018000
#define RG_DP_LDO_LEVEL_I_MSK                                        0xfffe7fff
#define RG_DP_LDO_LEVEL_SFT                                          15
#define RG_DP_LDO_LEVEL_HI                                           16
#define RG_DP_LDO_LEVEL_SZ                                           2

#define RG_EN_LDO_DP_IQUP_MSK                                        0x00020000
#define RG_EN_LDO_DP_IQUP_I_MSK                                      0xfffdffff
#define RG_EN_LDO_DP_IQUP_SFT                                        17
#define RG_EN_LDO_DP_IQUP_HI                                         17
#define RG_EN_LDO_DP_IQUP_SZ                                         1

#define RG_EN_LDO_DP_BYP_MSK                                         0x00040000
#define RG_EN_LDO_DP_BYP_I_MSK                                       0xfffbffff
#define RG_EN_LDO_DP_BYP_SFT                                         18
#define RG_EN_LDO_DP_BYP_HI                                          18
#define RG_EN_LDO_DP_BYP_SZ                                          1

#define RG_EN_BBPLL_VT_MON_MSK                                       0x00080000
#define RG_EN_BBPLL_VT_MON_I_MSK                                     0xfff7ffff
#define RG_EN_BBPLL_VT_MON_SFT                                       19
#define RG_EN_BBPLL_VT_MON_HI                                        19
#define RG_EN_BBPLL_VT_MON_SZ                                        1

#define RG_BBPLL_VT_TH_HI_MSK                                        0x00300000
#define RG_BBPLL_VT_TH_HI_I_MSK                                      0xffcfffff
#define RG_BBPLL_VT_TH_HI_SFT                                        20
#define RG_BBPLL_VT_TH_HI_HI                                         21
#define RG_BBPLL_VT_TH_HI_SZ                                         2

#define RG_BBPLL_VT_TH_LO_MSK                                        0x00c00000
#define RG_BBPLL_VT_TH_LO_I_MSK                                      0xff3fffff
#define RG_BBPLL_VT_TH_LO_SFT                                        22
#define RG_BBPLL_VT_TH_LO_HI                                         23
#define RG_BBPLL_VT_TH_LO_SZ                                         2

#define RG_EN_BBPLL_VTUNE_DCPROBE_MSK                                0x01000000
#define RG_EN_BBPLL_VTUNE_DCPROBE_I_MSK                              0xfeffffff
#define RG_EN_BBPLL_VTUNE_DCPROBE_SFT                                24
#define RG_EN_BBPLL_VTUNE_DCPROBE_HI                                 24
#define RG_EN_BBPLL_VTUNE_DCPROBE_SZ                                 1

#define RG_EN_BBPLL_MONITOR_MSK                                      0x02000000
#define RG_EN_BBPLL_MONITOR_I_MSK                                    0xfdffffff
#define RG_EN_BBPLL_MONITOR_SFT                                      25
#define RG_EN_BBPLL_MONITOR_HI                                       25
#define RG_EN_BBPLL_MONITOR_SZ                                       1

#define RG_BBPLL_MONITOR_SEL_MSK                                     0x04000000
#define RG_BBPLL_MONITOR_SEL_I_MSK                                   0xfbffffff
#define RG_BBPLL_MONITOR_SEL_SFT                                     26
#define RG_BBPLL_MONITOR_SEL_HI                                      26
#define RG_BBPLL_MONITOR_SEL_SZ                                      1

#define RG_DP_BBPLL_PD_MSK                                           0x08000000
#define RG_DP_BBPLL_PD_I_MSK                                         0xf7ffffff
#define RG_DP_BBPLL_PD_SFT                                           27
#define RG_DP_BBPLL_PD_HI                                            27
#define RG_DP_BBPLL_PD_SZ                                            1

#define RG_DP_BBPLL_BP_MSK                                           0x10000000
#define RG_DP_BBPLL_BP_I_MSK                                         0xefffffff
#define RG_DP_BBPLL_BP_SFT                                           28
#define RG_DP_BBPLL_BP_HI                                            28
#define RG_DP_BBPLL_BP_SZ                                            1

#define RG_EN_DP_MANUAL_MSK                                          0x20000000
#define RG_EN_DP_MANUAL_I_MSK                                        0xdfffffff
#define RG_EN_DP_MANUAL_SFT                                          29
#define RG_EN_DP_MANUAL_HI                                           29
#define RG_EN_DP_MANUAL_SZ                                           1

#define RG_DP_LDO_FC_TIMMER_MSK                                      0xc0000000
#define RG_DP_LDO_FC_TIMMER_I_MSK                                    0x3fffffff
#define RG_DP_LDO_FC_TIMMER_SFT                                      30
#define RG_DP_LDO_FC_TIMMER_HI                                       31
#define RG_DP_LDO_FC_TIMMER_SZ                                       2

#define RG_EN_BBPLL_ADC_CLK_MAN_MSK                                  0x00000001
#define RG_EN_BBPLL_ADC_CLK_MAN_I_MSK                                0xfffffffe
#define RG_EN_BBPLL_ADC_CLK_MAN_SFT                                  0
#define RG_EN_BBPLL_ADC_CLK_MAN_HI                                   0
#define RG_EN_BBPLL_ADC_CLK_MAN_SZ                                   1

#define RG_EN_BBPLL_ADC_CLK_MSK                                      0x00000002
#define RG_EN_BBPLL_ADC_CLK_I_MSK                                    0xfffffffd
#define RG_EN_BBPLL_ADC_CLK_SFT                                      1
#define RG_EN_BBPLL_ADC_CLK_HI                                       1
#define RG_EN_BBPLL_ADC_CLK_SZ                                       1

#define RG_BBPLL_ADC_CLK_MAN_MSK                                     0x00000004
#define RG_BBPLL_ADC_CLK_MAN_I_MSK                                   0xfffffffb
#define RG_BBPLL_ADC_CLK_MAN_SFT                                     2
#define RG_BBPLL_ADC_CLK_MAN_HI                                      2
#define RG_BBPLL_ADC_CLK_MAN_SZ                                      1

#define RG_BBPLL_ADC_CLKSEL_MSK                                      0x00000018
#define RG_BBPLL_ADC_CLKSEL_I_MSK                                    0xffffffe7
#define RG_BBPLL_ADC_CLKSEL_SFT                                      3
#define RG_BBPLL_ADC_CLKSEL_HI                                       4
#define RG_BBPLL_ADC_CLKSEL_SZ                                       2

#define RG_EN_BBPLL_DAC_CLK_MAN_MSK                                  0x00000020
#define RG_EN_BBPLL_DAC_CLK_MAN_I_MSK                                0xffffffdf
#define RG_EN_BBPLL_DAC_CLK_MAN_SFT                                  5
#define RG_EN_BBPLL_DAC_CLK_MAN_HI                                   5
#define RG_EN_BBPLL_DAC_CLK_MAN_SZ                                   1

#define RG_EN_BBPLL_DAC_CLK_MSK                                      0x00000040
#define RG_EN_BBPLL_DAC_CLK_I_MSK                                    0xffffffbf
#define RG_EN_BBPLL_DAC_CLK_SFT                                      6
#define RG_EN_BBPLL_DAC_CLK_HI                                       6
#define RG_EN_BBPLL_DAC_CLK_SZ                                       1

#define RG_BBPLL_DAC_VHT80_CKSEL_MSK                                 0x00000080
#define RG_BBPLL_DAC_VHT80_CKSEL_I_MSK                               0xffffff7f
#define RG_BBPLL_DAC_VHT80_CKSEL_SFT                                 7
#define RG_BBPLL_DAC_VHT80_CKSEL_HI                                  7
#define RG_BBPLL_DAC_VHT80_CKSEL_SZ                                  1

#define RG_BBPLL_DAC_CLK_MAN_MSK                                     0x00000100
#define RG_BBPLL_DAC_CLK_MAN_I_MSK                                   0xfffffeff
#define RG_BBPLL_DAC_CLK_MAN_SFT                                     8
#define RG_BBPLL_DAC_CLK_MAN_HI                                      8
#define RG_BBPLL_DAC_CLK_MAN_SZ                                      1

#define RG_BBPLL_DAC_CLKSEL_MSK                                      0x00000600
#define RG_BBPLL_DAC_CLKSEL_I_MSK                                    0xfffff9ff
#define RG_BBPLL_DAC_CLKSEL_SFT                                      9
#define RG_BBPLL_DAC_CLKSEL_HI                                       10
#define RG_BBPLL_DAC_CLKSEL_SZ                                       2

#define RG_BBPLL_BT_DAC_32M_FORCE_MSK                                0x00000800
#define RG_BBPLL_BT_DAC_32M_FORCE_I_MSK                              0xfffff7ff
#define RG_BBPLL_BT_DAC_32M_FORCE_SFT                                11
#define RG_BBPLL_BT_DAC_32M_FORCE_HI                                 11
#define RG_BBPLL_BT_DAC_32M_FORCE_SZ                                 1

#define RG_EN_BBPLL_MAC_120M_MSK                                     0x00001000
#define RG_EN_BBPLL_MAC_120M_I_MSK                                   0xffffefff
#define RG_EN_BBPLL_MAC_120M_SFT                                     12
#define RG_EN_BBPLL_MAC_120M_HI                                      12
#define RG_EN_BBPLL_MAC_120M_SZ                                      1

#define RG_EN_BBPLL_MAC_160M_MSK                                     0x00002000
#define RG_EN_BBPLL_MAC_160M_I_MSK                                   0xffffdfff
#define RG_EN_BBPLL_MAC_160M_SFT                                     13
#define RG_EN_BBPLL_MAC_160M_HI                                      13
#define RG_EN_BBPLL_MAC_160M_SZ                                      1

#define RG_EN_BBPLL_MAC_480M_320M_MSK                                0x00004000
#define RG_EN_BBPLL_MAC_480M_320M_I_MSK                              0xffffbfff
#define RG_EN_BBPLL_MAC_480M_320M_SFT                                14
#define RG_EN_BBPLL_MAC_480M_320M_HI                                 14
#define RG_EN_BBPLL_MAC_480M_320M_SZ                                 1

#define RG_BBPLL_MAC_480M_320M_SEL_MSK                               0x00008000
#define RG_BBPLL_MAC_480M_320M_SEL_I_MSK                             0xffff7fff
#define RG_BBPLL_MAC_480M_320M_SEL_SFT                               15
#define RG_BBPLL_MAC_480M_320M_SEL_HI                                15
#define RG_BBPLL_MAC_480M_320M_SEL_SZ                                1

#define RG_EN_BBPLL_PHY_80M_MSK                                      0x00010000
#define RG_EN_BBPLL_PHY_80M_I_MSK                                    0xfffeffff
#define RG_EN_BBPLL_PHY_80M_SFT                                      16
#define RG_EN_BBPLL_PHY_80M_HI                                       16
#define RG_EN_BBPLL_PHY_80M_SZ                                       1

#define RG_EN_BBPLL_PHY_160M_MSK                                     0x00020000
#define RG_EN_BBPLL_PHY_160M_I_MSK                                   0xfffdffff
#define RG_EN_BBPLL_PHY_160M_SFT                                     17
#define RG_EN_BBPLL_PHY_160M_HI                                      17
#define RG_EN_BBPLL_PHY_160M_SZ                                      1

#define RG_EN_BBPLL_PHY_320M_MSK                                     0x00040000
#define RG_EN_BBPLL_PHY_320M_I_MSK                                   0xfffbffff
#define RG_EN_BBPLL_PHY_320M_SFT                                     18
#define RG_EN_BBPLL_PHY_320M_HI                                      18
#define RG_EN_BBPLL_PHY_320M_SZ                                      1

#define RG_EN_BBPLL_PHY_480M_MSK                                     0x00080000
#define RG_EN_BBPLL_PHY_480M_I_MSK                                   0xfff7ffff
#define RG_EN_BBPLL_PHY_480M_SFT                                     19
#define RG_EN_BBPLL_PHY_480M_HI                                      19
#define RG_EN_BBPLL_PHY_480M_SZ                                      1

#define RG_BBPLL_PHY16M_CLK_MAN_MSK                                  0x00100000
#define RG_BBPLL_PHY16M_CLK_MAN_I_MSK                                0xffefffff
#define RG_BBPLL_PHY16M_CLK_MAN_SFT                                  20
#define RG_BBPLL_PHY16M_CLK_MAN_HI                                   20
#define RG_BBPLL_PHY16M_CLK_MAN_SZ                                   1

#define RG_EN_BBPLL_PHY_16M_MSK                                      0x00200000
#define RG_EN_BBPLL_PHY_16M_I_MSK                                    0xffdfffff
#define RG_EN_BBPLL_PHY_16M_SFT                                      21
#define RG_EN_BBPLL_PHY_16M_HI                                       21
#define RG_EN_BBPLL_PHY_16M_SZ                                       1

#define RG_EN_BBPLL_IOTADC_160M_MSK                                  0x00400000
#define RG_EN_BBPLL_IOTADC_160M_I_MSK                                0xffbfffff
#define RG_EN_BBPLL_IOTADC_160M_SFT                                  22
#define RG_EN_BBPLL_IOTADC_160M_HI                                   22
#define RG_EN_BBPLL_IOTADC_160M_SZ                                   1

#define RG_EN_BBPLL_PHY_160M_VHT80_MSK                               0x00800000
#define RG_EN_BBPLL_PHY_160M_VHT80_I_MSK                             0xff7fffff
#define RG_EN_BBPLL_PHY_160M_VHT80_SFT                               23
#define RG_EN_BBPLL_PHY_160M_VHT80_HI                                23
#define RG_EN_BBPLL_PHY_160M_VHT80_SZ                                1

#define RG_EN_BBPLL_PHY_40M_MSK                                      0x01000000
#define RG_EN_BBPLL_PHY_40M_I_MSK                                    0xfeffffff
#define RG_EN_BBPLL_PHY_40M_SFT                                      24
#define RG_EN_BBPLL_PHY_40M_HI                                       24
#define RG_EN_BBPLL_PHY_40M_SZ                                       1

#define RG_EN_BBPLL_MAC_PDM_160M_MSK                                 0x02000000
#define RG_EN_BBPLL_MAC_PDM_160M_I_MSK                               0xfdffffff
#define RG_EN_BBPLL_MAC_PDM_160M_SFT                                 25
#define RG_EN_BBPLL_MAC_PDM_160M_HI                                  25
#define RG_EN_BBPLL_MAC_PDM_160M_SZ                                  1

#define RG_BBPLL_PFD_VDD_MSK                                         0x0c000000
#define RG_BBPLL_PFD_VDD_I_MSK                                       0xf3ffffff
#define RG_BBPLL_PFD_VDD_SFT                                         26
#define RG_BBPLL_PFD_VDD_HI                                          27
#define RG_BBPLL_PFD_VDD_SZ                                          2

#define RG_BBPLL_FBDIV_VDD_MSK                                       0x30000000
#define RG_BBPLL_FBDIV_VDD_I_MSK                                     0xcfffffff
#define RG_BBPLL_FBDIV_VDD_SFT                                       28
#define RG_BBPLL_FBDIV_VDD_HI                                        29
#define RG_BBPLL_FBDIV_VDD_SZ                                        2

#define RG_BBPLL_OUTDIV_VDD_MSK                                      0xc0000000
#define RG_BBPLL_OUTDIV_VDD_I_MSK                                    0x3fffffff
#define RG_BBPLL_OUTDIV_VDD_SFT                                      30
#define RG_BBPLL_OUTDIV_VDD_HI                                       31
#define RG_BBPLL_OUTDIV_VDD_SZ                                       2

#define RG_BBPLL_CP_ICTRL_MSK                                        0x00000007
#define RG_BBPLL_CP_ICTRL_I_MSK                                      0xfffffff8
#define RG_BBPLL_CP_ICTRL_SFT                                        0
#define RG_BBPLL_CP_ICTRL_HI                                         2
#define RG_BBPLL_CP_ICTRL_SZ                                         3

#define RG_BBPLL_CP_IOSTPOL_MSK                                      0x00000008
#define RG_BBPLL_CP_IOSTPOL_I_MSK                                    0xfffffff7
#define RG_BBPLL_CP_IOSTPOL_SFT                                      3
#define RG_BBPLL_CP_IOSTPOL_HI                                       3
#define RG_BBPLL_CP_IOSTPOL_SZ                                       1

#define RG_BBPLL_CP_IOST_MSK                                         0x00000030
#define RG_BBPLL_CP_IOST_I_MSK                                       0xffffffcf
#define RG_BBPLL_CP_IOST_SFT                                         4
#define RG_BBPLL_CP_IOST_HI                                          5
#define RG_BBPLL_CP_IOST_SZ                                          2

#define RG_BBPLL_PFD_PFDSEL_MSK                                      0x00000080
#define RG_BBPLL_PFD_PFDSEL_I_MSK                                    0xffffff7f
#define RG_BBPLL_PFD_PFDSEL_SFT                                      7
#define RG_BBPLL_PFD_PFDSEL_HI                                       7
#define RG_BBPLL_PFD_PFDSEL_SZ                                       1

#define RG_BBPLL_PFD_DLY_MSK                                         0x00000300
#define RG_BBPLL_PFD_DLY_I_MSK                                       0xfffffcff
#define RG_BBPLL_PFD_DLY_SFT                                         8
#define RG_BBPLL_PFD_DLY_HI                                          9
#define RG_BBPLL_PFD_DLY_SZ                                          2

#define RG_BBPLL_LF_C1_MSK                                           0x00001800
#define RG_BBPLL_LF_C1_I_MSK                                         0xffffe7ff
#define RG_BBPLL_LF_C1_SFT                                           11
#define RG_BBPLL_LF_C1_HI                                            12
#define RG_BBPLL_LF_C1_SZ                                            2

#define RG_BBPLL_LF_C2_MSK                                           0x0000e000
#define RG_BBPLL_LF_C2_I_MSK                                         0xffff1fff
#define RG_BBPLL_LF_C2_SFT                                           13
#define RG_BBPLL_LF_C2_HI                                            15
#define RG_BBPLL_LF_C2_SZ                                            3

#define RG_BBPLL_LF_R2_MSK                                           0x00070000
#define RG_BBPLL_LF_R2_I_MSK                                         0xfff8ffff
#define RG_BBPLL_LF_R2_SFT                                           16
#define RG_BBPLL_LF_R2_HI                                            18
#define RG_BBPLL_LF_R2_SZ                                            3

#define RG_BBPLL_LF_C3_MSK                                           0x00180000
#define RG_BBPLL_LF_C3_I_MSK                                         0xffe7ffff
#define RG_BBPLL_LF_C3_SFT                                           19
#define RG_BBPLL_LF_C3_HI                                            20
#define RG_BBPLL_LF_C3_SZ                                            2

#define RG_BBPLL_LF_R3_MSK                                           0x00600000
#define RG_BBPLL_LF_R3_I_MSK                                         0xff9fffff
#define RG_BBPLL_LF_R3_SFT                                           21
#define RG_BBPLL_LF_R3_HI                                            22
#define RG_BBPLL_LF_R3_SZ                                            2

#define RG_BBPLL_VCO_BANDSEL_MSK                                     0x0f000000
#define RG_BBPLL_VCO_BANDSEL_I_MSK                                   0xf0ffffff
#define RG_BBPLL_VCO_BANDSEL_SFT                                     24
#define RG_BBPLL_VCO_BANDSEL_HI                                      27
#define RG_BBPLL_VCO_BANDSEL_SZ                                      4

#define RG_BBPLL_VCO_KVCO_MSK                                        0x30000000
#define RG_BBPLL_VCO_KVCO_I_MSK                                      0xcfffffff
#define RG_BBPLL_VCO_KVCO_SFT                                        28
#define RG_BBPLL_VCO_KVCO_HI                                         29
#define RG_BBPLL_VCO_KVCO_SZ                                         2

#define RG_BBPLL_FBDIV_SDM_EDGE_MSK                                  0x80000000
#define RG_BBPLL_FBDIV_SDM_EDGE_I_MSK                                0x7fffffff
#define RG_BBPLL_FBDIV_SDM_EDGE_SFT                                  31
#define RG_BBPLL_FBDIV_SDM_EDGE_HI                                   31
#define RG_BBPLL_FBDIV_SDM_EDGE_SZ                                   1

#define RG_BBPLL_RFCTRL_F_MSK                                        0x00ffffff
#define RG_BBPLL_RFCTRL_F_I_MSK                                      0xff000000
#define RG_BBPLL_RFCTRL_F_SFT                                        0
#define RG_BBPLL_RFCTRL_F_HI                                         23
#define RG_BBPLL_RFCTRL_F_SZ                                         24

#define RG_BBPLL_RFCTRL_CH_MSK                                       0xff000000
#define RG_BBPLL_RFCTRL_CH_I_MSK                                     0x00ffffff
#define RG_BBPLL_RFCTRL_CH_SFT                                       24
#define RG_BBPLL_RFCTRL_CH_HI                                        31
#define RG_BBPLL_RFCTRL_CH_SZ                                        8

#define RG_XORTC_CBANKI_MSK                                          0x000000ff
#define RG_XORTC_CBANKI_I_MSK                                        0xffffff00
#define RG_XORTC_CBANKI_SFT                                          0
#define RG_XORTC_CBANKI_HI                                           7
#define RG_XORTC_CBANKI_SZ                                           8

#define RG_XO_CBANKI_SLP_7_0_MSK                                     0x0000ff00
#define RG_XO_CBANKI_SLP_7_0_I_MSK                                   0xffff00ff
#define RG_XO_CBANKI_SLP_7_0_SFT                                     8
#define RG_XO_CBANKI_SLP_7_0_HI                                      15
#define RG_XO_CBANKI_SLP_7_0_SZ                                      8

#define RG_XO_CBANKO_SLP_7_0_MSK                                     0x00ff0000
#define RG_XO_CBANKO_SLP_7_0_I_MSK                                   0xff00ffff
#define RG_XO_CBANKO_SLP_7_0_SFT                                     16
#define RG_XO_CBANKO_SLP_7_0_HI                                      23
#define RG_XO_CBANKO_SLP_7_0_SZ                                      8

#define RG_XO_CBANKI_SLP_8_MSK                                       0x01000000
#define RG_XO_CBANKI_SLP_8_I_MSK                                     0xfeffffff
#define RG_XO_CBANKI_SLP_8_SFT                                       24
#define RG_XO_CBANKI_SLP_8_HI                                        24
#define RG_XO_CBANKI_SLP_8_SZ                                        1

#define RG_XO_CBANKO_SLP_8_MSK                                       0x02000000
#define RG_XO_CBANKO_SLP_8_I_MSK                                     0xfdffffff
#define RG_XO_CBANKO_SLP_8_SFT                                       25
#define RG_XO_CBANKO_SLP_8_HI                                        25
#define RG_XO_CBANKO_SLP_8_SZ                                        1

#define RG_EN_XOSC_MAN_MSK                                           0x04000000
#define RG_EN_XOSC_MAN_I_MSK                                         0xfbffffff
#define RG_EN_XOSC_MAN_SFT                                           26
#define RG_EN_XOSC_MAN_HI                                            26
#define RG_EN_XOSC_MAN_SZ                                            1

#define RG_EN_XOSC_MSK                                               0x08000000
#define RG_EN_XOSC_I_MSK                                             0xf7ffffff
#define RG_EN_XOSC_SFT                                               27
#define RG_EN_XOSC_HI                                                27
#define RG_EN_XOSC_SZ                                                1

#define RG_EN_32KRTC_XTAL_MAN_MSK                                    0x10000000
#define RG_EN_32KRTC_XTAL_MAN_I_MSK                                  0xefffffff
#define RG_EN_32KRTC_XTAL_MAN_SFT                                    28
#define RG_EN_32KRTC_XTAL_MAN_HI                                     28
#define RG_EN_32KRTC_XTAL_MAN_SZ                                     1

#define RG_EN_32KRTC_XTAL_MSK                                        0x20000000
#define RG_EN_32KRTC_XTAL_I_MSK                                      0xdfffffff
#define RG_EN_32KRTC_XTAL_SFT                                        29
#define RG_EN_32KRTC_XTAL_HI                                         29
#define RG_EN_32KRTC_XTAL_SZ                                         1

#define RG_EN_32KRTC_RC_MAN_MSK                                      0x40000000
#define RG_EN_32KRTC_RC_MAN_I_MSK                                    0xbfffffff
#define RG_EN_32KRTC_RC_MAN_SFT                                      30
#define RG_EN_32KRTC_RC_MAN_HI                                       30
#define RG_EN_32KRTC_RC_MAN_SZ                                       1

#define RG_EN_32KRTC_RC_MSK                                          0x80000000
#define RG_EN_32KRTC_RC_I_MSK                                        0x7fffffff
#define RG_EN_32KRTC_RC_SFT                                          31
#define RG_EN_32KRTC_RC_HI                                           31
#define RG_EN_32KRTC_RC_SZ                                           1

#define RG_RTC_OSC_RES_SW_MSK                                        0x00000fff
#define RG_RTC_OSC_RES_SW_I_MSK                                      0xfffff000
#define RG_RTC_OSC_RES_SW_SFT                                        0
#define RG_RTC_OSC_RES_SW_HI                                         11
#define RG_RTC_OSC_RES_SW_SZ                                         12

#define RG_RTC_OSC_RES_SW_COA_MSK                                    0x00003000
#define RG_RTC_OSC_RES_SW_COA_I_MSK                                  0xffffcfff
#define RG_RTC_OSC_RES_SW_COA_SFT                                    12
#define RG_RTC_OSC_RES_SW_COA_HI                                     13
#define RG_RTC_OSC_RES_SW_COA_SZ                                     2

#define RG_RTC_OSC_RES_SW_MANUAL_MSK                                 0x00004000
#define RG_RTC_OSC_RES_SW_MANUAL_I_MSK                               0xffffbfff
#define RG_RTC_OSC_RES_SW_MANUAL_SFT                                 14
#define RG_RTC_OSC_RES_SW_MANUAL_HI                                  14
#define RG_RTC_OSC_RES_SW_MANUAL_SZ                                  1

#define RG_RTCRC_CAL_OFFSET_MSK                                      0x01ff8000
#define RG_RTCRC_CAL_OFFSET_I_MSK                                    0xfe007fff
#define RG_RTCRC_CAL_OFFSET_SFT                                      15
#define RG_RTCRC_CAL_OFFSET_HI                                       24
#define RG_RTCRC_CAL_OFFSET_SZ                                       10

#define RG_RTCRC_MONITOR_MSK                                         0x02000000
#define RG_RTCRC_MONITOR_I_MSK                                       0xfdffffff
#define RG_RTCRC_MONITOR_SFT                                         25
#define RG_RTCRC_MONITOR_HI                                          25
#define RG_RTCRC_MONITOR_SZ                                          1

#define RG_RTCRC_MONITOR_CONT_MSK                                    0x04000000
#define RG_RTCRC_MONITOR_CONT_I_MSK                                  0xfbffffff
#define RG_RTCRC_MONITOR_CONT_SFT                                    26
#define RG_RTCRC_MONITOR_CONT_HI                                     26
#define RG_RTCRC_MONITOR_CONT_SZ                                     1

#define RG_RTCRC_PHASE_LATCH_MSK                                     0x10000000
#define RG_RTCRC_PHASE_LATCH_I_MSK                                   0xefffffff
#define RG_RTCRC_PHASE_LATCH_SFT                                     28
#define RG_RTCRC_PHASE_LATCH_HI                                      28
#define RG_RTCRC_PHASE_LATCH_SZ                                      1

#define RG_RTCRC_CAL_TARGET_COUNT_MSK                                0x000fffff
#define RG_RTCRC_CAL_TARGET_COUNT_I_MSK                              0xfff00000
#define RG_RTCRC_CAL_TARGET_COUNT_SFT                                0
#define RG_RTCRC_CAL_TARGET_COUNT_HI                                 19
#define RG_RTCRC_CAL_TARGET_COUNT_SZ                                 20

#define RG_RTCRC_CAL_TARGET_COUNT_MANUAL_MSK                         0x00100000
#define RG_RTCRC_CAL_TARGET_COUNT_MANUAL_I_MSK                       0xffefffff
#define RG_RTCRC_CAL_TARGET_COUNT_MANUAL_SFT                         20
#define RG_RTCRC_CAL_TARGET_COUNT_MANUAL_HI                          20
#define RG_RTCRC_CAL_TARGET_COUNT_MANUAL_SZ                          1

#define RG_EN_RTCRC_CAL_MSK                                          0x00200000
#define RG_EN_RTCRC_CAL_I_MSK                                        0xffdfffff
#define RG_EN_RTCRC_CAL_SFT                                          21
#define RG_EN_RTCRC_CAL_HI                                           21
#define RG_EN_RTCRC_CAL_SZ                                           1

#define RG_RTC_CAL_POLARITY_MSK                                      0x00400000
#define RG_RTC_CAL_POLARITY_I_MSK                                    0xffbfffff
#define RG_RTC_CAL_POLARITY_SFT                                      22
#define RG_RTC_CAL_POLARITY_HI                                       22
#define RG_RTC_CAL_POLARITY_SZ                                       1

#define RG_RTC_RS1_MSK                                               0x00800000
#define RG_RTC_RS1_I_MSK                                             0xff7fffff
#define RG_RTC_RS1_SFT                                               23
#define RG_RTC_RS1_HI                                                23
#define RG_RTC_RS1_SZ                                                1

#define RG_RTC_RS2_MSK                                               0x01000000
#define RG_RTC_RS2_I_MSK                                             0xfeffffff
#define RG_RTC_RS2_SFT                                               24
#define RG_RTC_RS2_HI                                                24
#define RG_RTC_RS2_SZ                                                1

#define RG_RTCRC_CAL_CT_MSK                                          0x06000000
#define RG_RTCRC_CAL_CT_I_MSK                                        0xf9ffffff
#define RG_RTCRC_CAL_CT_SFT                                          25
#define RG_RTCRC_CAL_CT_HI                                           26
#define RG_RTCRC_CAL_CT_SZ                                           2

#define RG_RTCRC_CAL_WT_MSK                                          0x18000000
#define RG_RTCRC_CAL_WT_I_MSK                                        0xe7ffffff
#define RG_RTCRC_CAL_WT_SFT                                          27
#define RG_RTCRC_CAL_WT_HI                                           28
#define RG_RTCRC_CAL_WT_SZ                                           2

#define RG_RTCRC_MT_MSK                                              0xe0000000
#define RG_RTCRC_MT_I_MSK                                            0x1fffffff
#define RG_RTCRC_MT_SFT                                              29
#define RG_RTCRC_MT_HI                                               31
#define RG_RTCRC_MT_SZ                                               3

#define DB_FDB_CDELAY_M2_MSK                                         0x0000000f
#define DB_FDB_CDELAY_M2_I_MSK                                       0xfffffff0
#define DB_FDB_CDELAY_M2_SFT                                         0
#define DB_FDB_CDELAY_M2_HI                                          3
#define DB_FDB_CDELAY_M2_SZ                                          4

#define DB_FDB_FDELAY_M2_MSK                                         0x000001f0
#define DB_FDB_FDELAY_M2_I_MSK                                       0xfffffe0f
#define DB_FDB_FDELAY_M2_SFT                                         4
#define DB_FDB_FDELAY_M2_HI                                          8
#define DB_FDB_FDELAY_M2_SZ                                          5

#define DB_FDB_CDELAY_M4_MSK                                         0x00001e00
#define DB_FDB_CDELAY_M4_I_MSK                                       0xffffe1ff
#define DB_FDB_CDELAY_M4_SFT                                         9
#define DB_FDB_CDELAY_M4_HI                                          12
#define DB_FDB_CDELAY_M4_SZ                                          4

#define DB_FDB_FDELAY_M4_MSK                                         0x0003e000
#define DB_FDB_FDELAY_M4_I_MSK                                       0xfffc1fff
#define DB_FDB_FDELAY_M4_SFT                                         13
#define DB_FDB_FDELAY_M4_HI                                          17
#define DB_FDB_FDELAY_M4_SZ                                          5

#define DB_AD_DPL_VT_MON_Q_MSK                                       0x00180000
#define DB_AD_DPL_VT_MON_Q_I_MSK                                     0xffe7ffff
#define DB_AD_DPL_VT_MON_Q_SFT                                       19
#define DB_AD_DPL_VT_MON_Q_HI                                        20
#define DB_AD_DPL_VT_MON_Q_SZ                                        2

#define DB_FDB_PHASESWAP_MSK                                         0x40000000
#define DB_FDB_PHASESWAP_I_MSK                                       0xbfffffff
#define DB_FDB_PHASESWAP_SFT                                         30
#define DB_FDB_PHASESWAP_HI                                          30
#define DB_FDB_PHASESWAP_SZ                                          1

#define DB_DA_RTC_OSC_RES_SW_MSK                                     0x00000fff
#define DB_DA_RTC_OSC_RES_SW_I_MSK                                   0xfffff000
#define DB_DA_RTC_OSC_RES_SW_SFT                                     0
#define DB_DA_RTC_OSC_RES_SW_HI                                      11
#define DB_DA_RTC_OSC_RES_SW_SZ                                      12

#define DB_RTCRC_CAL_CN_MSK                                          0xfffff000
#define DB_RTCRC_CAL_CN_I_MSK                                        0x00000fff
#define DB_RTCRC_CAL_CN_SFT                                          12
#define DB_RTCRC_CAL_CN_HI                                           31
#define DB_RTCRC_CAL_CN_SZ                                           20

#define DB_RTCRC_MONITOR_CN_MSK                                      0x000fffff
#define DB_RTCRC_MONITOR_CN_I_MSK                                    0xfff00000
#define DB_RTCRC_MONITOR_CN_SFT                                      0
#define DB_RTCRC_MONITOR_CN_HI                                       19
#define DB_RTCRC_MONITOR_CN_SZ                                       20

#define RG_INT_RG_LDO_BUCK_SEL_F_MASK_MSK                            0x00000001
#define RG_INT_RG_LDO_BUCK_SEL_F_MASK_I_MSK                          0xfffffffe
#define RG_INT_RG_LDO_BUCK_SEL_F_MASK_SFT                            0
#define RG_INT_RG_LDO_BUCK_SEL_F_MASK_HI                             0
#define RG_INT_RG_LDO_BUCK_SEL_F_MASK_SZ                             1

#define RG_INT_RG_LDO_BUCK_SEL_R_MASK_MSK                            0x00000002
#define RG_INT_RG_LDO_BUCK_SEL_R_MASK_I_MSK                          0xfffffffd
#define RG_INT_RG_LDO_BUCK_SEL_R_MASK_SFT                            1
#define RG_INT_RG_LDO_BUCK_SEL_R_MASK_HI                             1
#define RG_INT_RG_LDO_BUCK_SEL_R_MASK_SZ                             1

#define RG_INT_RTC_RDY_F_MASK_MSK                                    0x00000004
#define RG_INT_RTC_RDY_F_MASK_I_MSK                                  0xfffffffb
#define RG_INT_RTC_RDY_F_MASK_SFT                                    2
#define RG_INT_RTC_RDY_F_MASK_HI                                     2
#define RG_INT_RTC_RDY_F_MASK_SZ                                     1

#define RG_INT_RTC_RDY_R_MASK_MSK                                    0x00000008
#define RG_INT_RTC_RDY_R_MASK_I_MSK                                  0xfffffff7
#define RG_INT_RTC_RDY_R_MASK_SFT                                    3
#define RG_INT_RTC_RDY_R_MASK_HI                                     3
#define RG_INT_RTC_RDY_R_MASK_SZ                                     1

#define RG_INT_XOSC_RDY_F_MASK_MSK                                   0x00000010
#define RG_INT_XOSC_RDY_F_MASK_I_MSK                                 0xffffffef
#define RG_INT_XOSC_RDY_F_MASK_SFT                                   4
#define RG_INT_XOSC_RDY_F_MASK_HI                                    4
#define RG_INT_XOSC_RDY_F_MASK_SZ                                    1

#define RG_INT_XOSC_RDY_R_MASK_MSK                                   0x00000020
#define RG_INT_XOSC_RDY_R_MASK_I_MSK                                 0xffffffdf
#define RG_INT_XOSC_RDY_R_MASK_SFT                                   5
#define RG_INT_XOSC_RDY_R_MASK_HI                                    5
#define RG_INT_XOSC_RDY_R_MASK_SZ                                    1

#define RG_INT_RTC_CAL_RDY_MASK_MSK                                  0x00000040
#define RG_INT_RTC_CAL_RDY_MASK_I_MSK                                0xffffffbf
#define RG_INT_RTC_CAL_RDY_MASK_SFT                                  6
#define RG_INT_RTC_CAL_RDY_MASK_HI                                   6
#define RG_INT_RTC_CAL_RDY_MASK_SZ                                   1

#define CLR_INT_RG_LDO_BUCK_SEL_F_MSK                                0x00010000
#define CLR_INT_RG_LDO_BUCK_SEL_F_I_MSK                              0xfffeffff
#define CLR_INT_RG_LDO_BUCK_SEL_F_SFT                                16
#define CLR_INT_RG_LDO_BUCK_SEL_F_HI                                 16
#define CLR_INT_RG_LDO_BUCK_SEL_F_SZ                                 1

#define CLR_INT_RG_LDO_BUCK_SEL_R_MSK                                0x00020000
#define CLR_INT_RG_LDO_BUCK_SEL_R_I_MSK                              0xfffdffff
#define CLR_INT_RG_LDO_BUCK_SEL_R_SFT                                17
#define CLR_INT_RG_LDO_BUCK_SEL_R_HI                                 17
#define CLR_INT_RG_LDO_BUCK_SEL_R_SZ                                 1

#define CLR_INT_RTC_RDY_F_MSK                                        0x00040000
#define CLR_INT_RTC_RDY_F_I_MSK                                      0xfffbffff
#define CLR_INT_RTC_RDY_F_SFT                                        18
#define CLR_INT_RTC_RDY_F_HI                                         18
#define CLR_INT_RTC_RDY_F_SZ                                         1

#define CLR_INT_RTC_RDY_R_MSK                                        0x00080000
#define CLR_INT_RTC_RDY_R_I_MSK                                      0xfff7ffff
#define CLR_INT_RTC_RDY_R_SFT                                        19
#define CLR_INT_RTC_RDY_R_HI                                         19
#define CLR_INT_RTC_RDY_R_SZ                                         1

#define CLR_INT_XOSC_RDY_F_MSK                                       0x00100000
#define CLR_INT_XOSC_RDY_F_I_MSK                                     0xffefffff
#define CLR_INT_XOSC_RDY_F_SFT                                       20
#define CLR_INT_XOSC_RDY_F_HI                                        20
#define CLR_INT_XOSC_RDY_F_SZ                                        1

#define CLR_INT_XOSC_RDY_R_MSK                                       0x00200000
#define CLR_INT_XOSC_RDY_R_I_MSK                                     0xffdfffff
#define CLR_INT_XOSC_RDY_R_SFT                                       21
#define CLR_INT_XOSC_RDY_R_HI                                        21
#define CLR_INT_XOSC_RDY_R_SZ                                        1

#define CLR_INT_RTC_CAL_RDY_MSK                                      0x00400000
#define CLR_INT_RTC_CAL_RDY_I_MSK                                    0xffbfffff
#define CLR_INT_RTC_CAL_RDY_SFT                                      22
#define CLR_INT_RTC_CAL_RDY_HI                                       22
#define CLR_INT_RTC_CAL_RDY_SZ                                       1

#define RO_RTC_OSC_RES_SW_MSK                                        0x00000fff
#define RO_RTC_OSC_RES_SW_I_MSK                                      0xfffff000
#define RO_RTC_OSC_RES_SW_SFT                                        0
#define RO_RTC_OSC_RES_SW_HI                                         11
#define RO_RTC_OSC_RES_SW_SZ                                         12

#define RO_RTC_OSC_CAL_RES_RDY_MSK                                   0x00001000
#define RO_RTC_OSC_CAL_RES_RDY_I_MSK                                 0xffffefff
#define RO_RTC_OSC_CAL_RES_RDY_SFT                                   12
#define RO_RTC_OSC_CAL_RES_RDY_HI                                    12
#define RO_RTC_OSC_CAL_RES_RDY_SZ                                    1

#define RG_PMU_ENTER_SLEEP_MODE_MSK                                  0x00000001
#define RG_PMU_ENTER_SLEEP_MODE_I_MSK                                0xfffffffe
#define RG_PMU_ENTER_SLEEP_MODE_SFT                                  0
#define RG_PMU_ENTER_SLEEP_MODE_HI                                   0
#define RG_PMU_ENTER_SLEEP_MODE_SZ                                   1

#define RG_SLEEP_METHOD_MSK                                          0x00000002
#define RG_SLEEP_METHOD_I_MSK                                        0xfffffffd
#define RG_SLEEP_METHOD_SFT                                          1
#define RG_SLEEP_METHOD_HI                                           1
#define RG_SLEEP_METHOD_SZ                                           1

#define RG_INT_PMU_MASK_MSK                                          0x00000004
#define RG_INT_PMU_MASK_I_MSK                                        0xfffffffb
#define RG_INT_PMU_MASK_SFT                                          2
#define RG_INT_PMU_MASK_HI                                           2
#define RG_INT_PMU_MASK_SZ                                           1

#define RG_SLEEP_WAKE_UP_TO_STB_MSK                                  0x00000008
#define RG_SLEEP_WAKE_UP_TO_STB_I_MSK                                0xfffffff7
#define RG_SLEEP_WAKE_UP_TO_STB_SFT                                  3
#define RG_SLEEP_WAKE_UP_TO_STB_HI                                   3
#define RG_SLEEP_WAKE_UP_TO_STB_SZ                                   1

#define RG_DORMANT_WAKE_UP_TO_STB_MSK                                0x00000010
#define RG_DORMANT_WAKE_UP_TO_STB_I_MSK                              0xffffffef
#define RG_DORMANT_WAKE_UP_TO_STB_SFT                                4
#define RG_DORMANT_WAKE_UP_TO_STB_HI                                 4
#define RG_DORMANT_WAKE_UP_TO_STB_SZ                                 1

#define RG_DCDC_RLOAD_5MA_TIME_MSK                                   0x00000f00
#define RG_DCDC_RLOAD_5MA_TIME_I_MSK                                 0xfffff0ff
#define RG_DCDC_RLOAD_5MA_TIME_SFT                                   8
#define RG_DCDC_RLOAD_5MA_TIME_HI                                    11
#define RG_DCDC_RLOAD_5MA_TIME_SZ                                    4

#define RG_RTC_EN_PWR_EDGE_MSK                                       0x00001000
#define RG_RTC_EN_PWR_EDGE_I_MSK                                     0xffffefff
#define RG_RTC_EN_PWR_EDGE_SFT                                       12
#define RG_RTC_EN_PWR_EDGE_HI                                        12
#define RG_RTC_EN_PWR_EDGE_SZ                                        1

#define RG_SLEEP_WAKE_CNT_MSK                                        0xffffffff
#define RG_SLEEP_WAKE_CNT_I_MSK                                      0x00000000
#define RG_SLEEP_WAKE_CNT_SFT                                        0
#define RG_SLEEP_WAKE_CNT_HI                                         31
#define RG_SLEEP_WAKE_CNT_SZ                                         32

#define RG_SEC_CNT_VALUE_MSK                                         0x00007fff
#define RG_SEC_CNT_VALUE_I_MSK                                       0xffff8000
#define RG_SEC_CNT_VALUE_SFT                                         0
#define RG_SEC_CNT_VALUE_HI                                          14
#define RG_SEC_CNT_VALUE_SZ                                          15

#define RG_RTC_EN_MSK                                                0x00008000
#define RG_RTC_EN_I_MSK                                              0xffff7fff
#define RG_RTC_EN_SFT                                                15
#define RG_RTC_EN_HI                                                 15
#define RG_RTC_EN_SZ                                                 1

#define RO_RTC_TICK_CNT_MSK                                          0x7fff0000
#define RO_RTC_TICK_CNT_I_MSK                                        0x8000ffff
#define RO_RTC_TICK_CNT_SFT                                          16
#define RO_RTC_TICK_CNT_HI                                           30
#define RO_RTC_TICK_CNT_SZ                                           15

#define RG_RTC_INT_SEC_MASK_MSK                                      0x00000001
#define RG_RTC_INT_SEC_MASK_I_MSK                                    0xfffffffe
#define RG_RTC_INT_SEC_MASK_SFT                                      0
#define RG_RTC_INT_SEC_MASK_HI                                       0
#define RG_RTC_INT_SEC_MASK_SZ                                       1

#define RG_RTC_INT_ALARM_MASK_MSK                                    0x00000002
#define RG_RTC_INT_ALARM_MASK_I_MSK                                  0xfffffffd
#define RG_RTC_INT_ALARM_MASK_SFT                                    1
#define RG_RTC_INT_ALARM_MASK_HI                                     1
#define RG_RTC_INT_ALARM_MASK_SZ                                     1

#define RO_PMU_WAKE_TRIG_EVENT_MSK                                   0x00007000
#define RO_PMU_WAKE_TRIG_EVENT_I_MSK                                 0xffff8fff
#define RO_PMU_WAKE_TRIG_EVENT_SFT                                   12
#define RO_PMU_WAKE_TRIG_EVENT_HI                                    14
#define RO_PMU_WAKE_TRIG_EVENT_SZ                                    3

#define CLR_RTC_INT_SEC_MSK                                          0x00010000
#define CLR_RTC_INT_SEC_I_MSK                                        0xfffeffff
#define CLR_RTC_INT_SEC_SFT                                          16
#define CLR_RTC_INT_SEC_HI                                           16
#define CLR_RTC_INT_SEC_SZ                                           1

#define CLR_RTC_INT_ALARM_MSK                                        0x00020000
#define CLR_RTC_INT_ALARM_I_MSK                                      0xfffdffff
#define CLR_RTC_INT_ALARM_SFT                                        17
#define CLR_RTC_INT_ALARM_HI                                         17
#define CLR_RTC_INT_ALARM_SZ                                         1

#define RG_RTC_SEC_START_CNT_MSK                                     0xffffffff
#define RG_RTC_SEC_START_CNT_I_MSK                                   0x00000000
#define RG_RTC_SEC_START_CNT_SFT                                     0
#define RG_RTC_SEC_START_CNT_HI                                      31
#define RG_RTC_SEC_START_CNT_SZ                                      32

#define RG_RTC_SEC_ALARM_VALUE_MSK                                   0xffffffff
#define RG_RTC_SEC_ALARM_VALUE_I_MSK                                 0x00000000
#define RG_RTC_SEC_ALARM_VALUE_SFT                                   0
#define RG_RTC_SEC_ALARM_VALUE_HI                                    31
#define RG_RTC_SEC_ALARM_VALUE_SZ                                    32

#define RG_PAD_MUX_SEL_MSK                                           0x0000000f
#define RG_PAD_MUX_SEL_I_MSK                                         0xfffffff0
#define RG_PAD_MUX_SEL_SFT                                           0
#define RG_PAD_MUX_SEL_HI                                            3
#define RG_PAD_MUX_SEL_SZ                                            4

#define RG_FPGA_CLK_REF_40M_EN_MSK                                   0x00000001
#define RG_FPGA_CLK_REF_40M_EN_I_MSK                                 0xfffffffe
#define RG_FPGA_CLK_REF_40M_EN_SFT                                   0
#define RG_FPGA_CLK_REF_40M_EN_HI                                    0
#define RG_FPGA_CLK_REF_40M_EN_SZ                                    1

#define RG_CLK_RTC_SW_MSK                                            0x00000002
#define RG_CLK_RTC_SW_I_MSK                                          0xfffffffd
#define RG_CLK_RTC_SW_SFT                                            1
#define RG_CLK_RTC_SW_HI                                             1
#define RG_CLK_RTC_SW_SZ                                             1

#define RG_PHY_RST_N_MSK                                             0x00000010
#define RG_PHY_RST_N_I_MSK                                           0xffffffef
#define RG_PHY_RST_N_SFT                                             4
#define RG_PHY_RST_N_HI                                              4
#define RG_PHY_RST_N_SZ                                              1

#define RG_RF_D_RST_N_MSK                                            0x00000100
#define RG_RF_D_RST_N_I_MSK                                          0xfffffeff
#define RG_RF_D_RST_N_SFT                                            8
#define RG_RF_D_RST_N_HI                                             8
#define RG_RF_D_RST_N_SZ                                             1

#define RG_BLE_PHY_RST_N_MSK                                         0x00001000
#define RG_BLE_PHY_RST_N_I_MSK                                       0xffffefff
#define RG_BLE_PHY_RST_N_SFT                                         12
#define RG_BLE_PHY_RST_N_HI                                          12
#define RG_BLE_PHY_RST_N_SZ                                          1

#define RG_RTC32K_XTAL_ON_MSK                                        0x00010000
#define RG_RTC32K_XTAL_ON_I_MSK                                      0xfffeffff
#define RG_RTC32K_XTAL_ON_SFT                                        16
#define RG_RTC32K_XTAL_ON_HI                                         16
#define RG_RTC32K_XTAL_ON_SZ                                         1

#define RG_RTC32K_EXT_ON_MSK                                         0x00020000
#define RG_RTC32K_EXT_ON_I_MSK                                       0xfffdffff
#define RG_RTC32K_EXT_ON_SFT                                         17
#define RG_RTC32K_EXT_ON_HI                                          17
#define RG_RTC32K_EXT_ON_SZ                                          1

#define RO_PMU_STATE_MSK                                             0x0000000f
#define RO_PMU_STATE_I_MSK                                           0xfffffff0
#define RO_PMU_STATE_SFT                                             0
#define RO_PMU_STATE_HI                                              3
#define RO_PMU_STATE_SZ                                              4

#define RG_DTIM_EN_MSK                                               0x80000000
#define RG_DTIM_EN_I_MSK                                             0x7fffffff
#define RG_DTIM_EN_SFT                                               31
#define RG_DTIM_EN_HI                                                31
#define RG_DTIM_EN_SZ                                                1

#define RG_DTIM_PMU_PRE_RTC_MSK                                      0x0000000f
#define RG_DTIM_PMU_PRE_RTC_I_MSK                                    0xfffffff0
#define RG_DTIM_PMU_PRE_RTC_SFT                                      0
#define RG_DTIM_PMU_PRE_RTC_HI                                       3
#define RG_DTIM_PMU_PRE_RTC_SZ                                       4

#define RG_PHY_SET_DTIM_EN_MSK                                       0x00000010
#define RG_PHY_SET_DTIM_EN_I_MSK                                     0xffffffef
#define RG_PHY_SET_DTIM_EN_SFT                                       4
#define RG_PHY_SET_DTIM_EN_HI                                        4
#define RG_PHY_SET_DTIM_EN_SZ                                        1

#define RG_DTIM_MODE_MSK                                             0x00000020
#define RG_DTIM_MODE_I_MSK                                           0xffffffdf
#define RG_DTIM_MODE_SFT                                             5
#define RG_DTIM_MODE_HI                                              5
#define RG_DTIM_MODE_SZ                                              1

#define RG_SINGLE_MODE_MSK                                           0x00000040
#define RG_SINGLE_MODE_I_MSK                                         0xffffffbf
#define RG_SINGLE_MODE_SFT                                           6
#define RG_SINGLE_MODE_HI                                            6
#define RG_SINGLE_MODE_SZ                                            1

#define RG_DTIM_MASK_RTC_MSK                                         0x00000080
#define RG_DTIM_MASK_RTC_I_MSK                                       0xffffff7f
#define RG_DTIM_MASK_RTC_SFT                                         7
#define RG_DTIM_MASK_RTC_HI                                          7
#define RG_DTIM_MASK_RTC_SZ                                          1

#define CLR_DTIM_TIMER_INT_MSK                                       0x00010000
#define CLR_DTIM_TIMER_INT_I_MSK                                     0xfffeffff
#define CLR_DTIM_TIMER_INT_SFT                                       16
#define CLR_DTIM_TIMER_INT_HI                                        16
#define CLR_DTIM_TIMER_INT_SZ                                        1

#define CLR_DTIM_PMU_INT_MSK                                         0x00020000
#define CLR_DTIM_PMU_INT_I_MSK                                       0xfffdffff
#define CLR_DTIM_PMU_INT_SFT                                         17
#define CLR_DTIM_PMU_INT_HI                                          17
#define CLR_DTIM_PMU_INT_SZ                                          1

#define RG_DTIM_TIMER_INT_MASK_MSK                                   0x40000000
#define RG_DTIM_TIMER_INT_MASK_I_MSK                                 0xbfffffff
#define RG_DTIM_TIMER_INT_MASK_SFT                                   30
#define RG_DTIM_TIMER_INT_MASK_HI                                    30
#define RG_DTIM_TIMER_INT_MASK_SZ                                    1

#define RG_DTIM_PMU_INT_MASK_MSK                                     0x80000000
#define RG_DTIM_PMU_INT_MASK_I_MSK                                   0x7fffffff
#define RG_DTIM_PMU_INT_MASK_SFT                                     31
#define RG_DTIM_PMU_INT_MASK_HI                                      31
#define RG_DTIM_PMU_INT_MASK_SZ                                      1

#define RG_RTC_MS_ALARM_VALUE_MSK                                    0xffffffff
#define RG_RTC_MS_ALARM_VALUE_I_MSK                                  0x00000000
#define RG_RTC_MS_ALARM_VALUE_SFT                                    0
#define RG_RTC_MS_ALARM_VALUE_HI                                     31
#define RG_RTC_MS_ALARM_VALUE_SZ                                     32

#define RG_40M_US_ALARM_VALUE_MSK                                    0xffffffff
#define RG_40M_US_ALARM_VALUE_I_MSK                                  0x00000000
#define RG_40M_US_ALARM_VALUE_SFT                                    0
#define RG_40M_US_ALARM_VALUE_HI                                     31
#define RG_40M_US_ALARM_VALUE_SZ                                     32

#define RO_RTC_MS_CNT_MSK                                            0xffffffff
#define RO_RTC_MS_CNT_I_MSK                                          0x00000000
#define RO_RTC_MS_CNT_SFT                                            0
#define RO_RTC_MS_CNT_HI                                             31
#define RO_RTC_MS_CNT_SZ                                             32

#define RO_40M_US_CNT_MSK                                            0xffffffff
#define RO_40M_US_CNT_I_MSK                                          0x00000000
#define RO_40M_US_CNT_SFT                                            0
#define RO_40M_US_CNT_HI                                             31
#define RO_40M_US_CNT_SZ                                             32

#define RO_RTCRC_PHASE_MONITOR_MSK                                   0x00000fff
#define RO_RTCRC_PHASE_MONITOR_I_MSK                                 0xfffff000
#define RO_RTCRC_PHASE_MONITOR_SFT                                   0
#define RO_RTCRC_PHASE_MONITOR_HI                                    11
#define RO_RTCRC_PHASE_MONITOR_SZ                                    12

#define DA_EN_CHIP_RF_V08D_MSK                                       0x00000001
#define DA_EN_CHIP_RF_V08D_I_MSK                                     0xfffffffe
#define DA_EN_CHIP_RF_V08D_SFT                                       0
#define DA_EN_CHIP_RF_V08D_HI                                        0
#define DA_EN_CHIP_RF_V08D_SZ                                        1

#define DA_EN_CHIP_LIQ_V08D_MSK                                      0x00000002
#define DA_EN_CHIP_LIQ_V08D_I_MSK                                    0xfffffffd
#define DA_EN_CHIP_LIQ_V08D_SFT                                      1
#define DA_EN_CHIP_LIQ_V08D_HI                                       1
#define DA_EN_CHIP_LIQ_V08D_SZ                                       1

#define DA_DCDC_MODE_V08D_MSK                                        0x0000000c
#define DA_DCDC_MODE_V08D_I_MSK                                      0xfffffff3
#define DA_DCDC_MODE_V08D_SFT                                        2
#define DA_DCDC_MODE_V08D_HI                                         3
#define DA_DCDC_MODE_V08D_SZ                                         2

#define DA_EN_DLDO_V08D_MSK                                          0x00000010
#define DA_EN_DLDO_V08D_I_MSK                                        0xffffffef
#define DA_EN_DLDO_V08D_SFT                                          4
#define DA_EN_DLDO_V08D_HI                                           4
#define DA_EN_DLDO_V08D_SZ                                           1

#define DA_EN_DCDC_RLOAD_5MA_V08D_MSK                                0x00000020
#define DA_EN_DCDC_RLOAD_5MA_V08D_I_MSK                              0xffffffdf
#define DA_EN_DCDC_RLOAD_5MA_V08D_SFT                                5
#define DA_EN_DCDC_RLOAD_5MA_V08D_HI                                 5
#define DA_EN_DCDC_RLOAD_5MA_V08D_SZ                                 1

#define AD_32KRTC_RC_RDY_MSK                                         0x00000040
#define AD_32KRTC_RC_RDY_I_MSK                                       0xffffffbf
#define AD_32KRTC_RC_RDY_SFT                                         6
#define AD_32KRTC_RC_RDY_HI                                          6
#define AD_32KRTC_RC_RDY_SZ                                          1

#define AD_32KRTC_XTAL_RDY_MSK                                       0x00000080
#define AD_32KRTC_XTAL_RDY_I_MSK                                     0xffffff7f
#define AD_32KRTC_XTAL_RDY_SFT                                       7
#define AD_32KRTC_XTAL_RDY_HI                                        7
#define AD_32KRTC_XTAL_RDY_SZ                                        1

#define AD_XOSC_RDY_MSK                                              0x00000100
#define AD_XOSC_RDY_I_MSK                                            0xfffffeff
#define AD_XOSC_RDY_SFT                                              8
#define AD_XOSC_RDY_HI                                               8
#define AD_XOSC_RDY_SZ                                               1

#define RO_DPLL_RDY_MSK                                              0x00001000
#define RO_DPLL_RDY_I_MSK                                            0xffffefff
#define RO_DPLL_RDY_SFT                                              12
#define RO_DPLL_RDY_HI                                               12
#define RO_DPLL_RDY_SZ                                               1

#define RO_AD_VBAT_OK_MSK                                            0x10000000
#define RO_AD_VBAT_OK_I_MSK                                          0xefffffff
#define RO_AD_VBAT_OK_SFT                                            28
#define RO_AD_VBAT_OK_HI                                             28
#define RO_AD_VBAT_OK_SZ                                             1

#define RG_RAM_00_MSK                                                0xffffffff
#define RG_RAM_00_I_MSK                                              0x00000000
#define RG_RAM_00_SFT                                                0
#define RG_RAM_00_HI                                                 31
#define RG_RAM_00_SZ                                                 32

#define RG_RAM_01_MSK                                                0xffffffff
#define RG_RAM_01_I_MSK                                              0x00000000
#define RG_RAM_01_SFT                                                0
#define RG_RAM_01_HI                                                 31
#define RG_RAM_01_SZ                                                 32

#define RG_RAM_02_MSK                                                0xffffffff
#define RG_RAM_02_I_MSK                                              0x00000000
#define RG_RAM_02_SFT                                                0
#define RG_RAM_02_HI                                                 31
#define RG_RAM_02_SZ                                                 32

#define RG_RAM_03_MSK                                                0xffffffff
#define RG_RAM_03_I_MSK                                              0x00000000
#define RG_RAM_03_SFT                                                0
#define RG_RAM_03_HI                                                 31
#define RG_RAM_03_SZ                                                 32

#define RG_RAM_04_MSK                                                0xffffffff
#define RG_RAM_04_I_MSK                                              0x00000000
#define RG_RAM_04_SFT                                                0
#define RG_RAM_04_HI                                                 31
#define RG_RAM_04_SZ                                                 32

#define RG_RAM_05_MSK                                                0xffffffff
#define RG_RAM_05_I_MSK                                              0x00000000
#define RG_RAM_05_SFT                                                0
#define RG_RAM_05_HI                                                 31
#define RG_RAM_05_SZ                                                 32

#define RG_RAM_06_MSK                                                0xffffffff
#define RG_RAM_06_I_MSK                                              0x00000000
#define RG_RAM_06_SFT                                                0
#define RG_RAM_06_HI                                                 31
#define RG_RAM_06_SZ                                                 32

#define RG_RAM_07_MSK                                                0xffffffff
#define RG_RAM_07_I_MSK                                              0x00000000
#define RG_RAM_07_SFT                                                0
#define RG_RAM_07_HI                                                 31
#define RG_RAM_07_SZ                                                 32

#define RG_RAM_08_MSK                                                0xffffffff
#define RG_RAM_08_I_MSK                                              0x00000000
#define RG_RAM_08_SFT                                                0
#define RG_RAM_08_HI                                                 31
#define RG_RAM_08_SZ                                                 32

#define RG_RAM_09_MSK                                                0xffffffff
#define RG_RAM_09_I_MSK                                              0x00000000
#define RG_RAM_09_SFT                                                0
#define RG_RAM_09_HI                                                 31
#define RG_RAM_09_SZ                                                 32

#define RG_RAM_10_MSK                                                0xffffffff
#define RG_RAM_10_I_MSK                                              0x00000000
#define RG_RAM_10_SFT                                                0
#define RG_RAM_10_HI                                                 31
#define RG_RAM_10_SZ                                                 32

#define RG_RAM_11_MSK                                                0xffffffff
#define RG_RAM_11_I_MSK                                              0x00000000
#define RG_RAM_11_SFT                                                0
#define RG_RAM_11_HI                                                 31
#define RG_RAM_11_SZ                                                 32

#define RG_RAM_12_MSK                                                0xffffffff
#define RG_RAM_12_I_MSK                                              0x00000000
#define RG_RAM_12_SFT                                                0
#define RG_RAM_12_HI                                                 31
#define RG_RAM_12_SZ                                                 32

#define RG_RAM_13_MSK                                                0xffffffff
#define RG_RAM_13_I_MSK                                              0x00000000
#define RG_RAM_13_SFT                                                0
#define RG_RAM_13_HI                                                 31
#define RG_RAM_13_SZ                                                 32

#define RG_RAM_14_MSK                                                0xffffffff
#define RG_RAM_14_I_MSK                                              0x00000000
#define RG_RAM_14_SFT                                                0
#define RG_RAM_14_HI                                                 31
#define RG_RAM_14_SZ                                                 32

#define RO_SLEEP_CNT_MSK                                             0xffffffff
#define RO_SLEEP_CNT_I_MSK                                           0x00000000
#define RO_SLEEP_CNT_SFT                                             0
#define RO_SLEEP_CNT_HI                                              31
#define RO_SLEEP_CNT_SZ                                              32

#define RG_PMDLBK_MSK                                                0x00000001
#define RG_PMDLBK_I_MSK                                              0xfffffffe
#define RG_PMDLBK_SFT                                                0
#define RG_PMDLBK_HI                                                 0
#define RG_PMDLBK_SZ                                                 1

#define RG_DAC_LBK_EDGE_SEL_MSK                                      0x00000002
#define RG_DAC_LBK_EDGE_SEL_I_MSK                                    0xfffffffd
#define RG_DAC_LBK_EDGE_SEL_SFT                                      1
#define RG_DAC_LBK_EDGE_SEL_HI                                       1
#define RG_DAC_LBK_EDGE_SEL_SZ                                       1

#define RG_TX_CCK_80_FIR_BYP_MSK                                     0x00000004
#define RG_TX_CCK_80_FIR_BYP_I_MSK                                   0xfffffffb
#define RG_TX_CCK_80_FIR_BYP_SFT                                     2
#define RG_TX_CCK_80_FIR_BYP_HI                                      2
#define RG_TX_CCK_80_FIR_BYP_SZ                                      1

#define RG_SIGN_SWAP_BB_MSK                                          0x00000010
#define RG_SIGN_SWAP_BB_I_MSK                                        0xffffffef
#define RG_SIGN_SWAP_BB_SFT                                          4
#define RG_SIGN_SWAP_BB_HI                                           4
#define RG_SIGN_SWAP_BB_SZ                                           1

#define RG_IQ_SWAP_BB_MSK                                            0x00000020
#define RG_IQ_SWAP_BB_I_MSK                                          0xffffffdf
#define RG_IQ_SWAP_BB_SFT                                            5
#define RG_IQ_SWAP_BB_HI                                             5
#define RG_IQ_SWAP_BB_SZ                                             1

#define RG_Q_INV_BB_MSK                                              0x00000040
#define RG_Q_INV_BB_I_MSK                                            0xffffffbf
#define RG_Q_INV_BB_SFT                                              6
#define RG_Q_INV_BB_HI                                               6
#define RG_Q_INV_BB_SZ                                               1

#define RG_I_INV_BB_MSK                                              0x00000080
#define RG_I_INV_BB_I_MSK                                            0xffffff7f
#define RG_I_INV_BB_SFT                                              7
#define RG_I_INV_BB_HI                                               7
#define RG_I_INV_BB_SZ                                               1

#define RG_BYPASS_ACI_MSK                                            0x00000100
#define RG_BYPASS_ACI_I_MSK                                          0xfffffeff
#define RG_BYPASS_ACI_SFT                                            8
#define RG_BYPASS_ACI_HI                                             8
#define RG_BYPASS_ACI_SZ                                             1

#define RG_LBK_ANA_PATH_MSK                                          0x00000200
#define RG_LBK_ANA_PATH_I_MSK                                        0xfffffdff
#define RG_LBK_ANA_PATH_SFT                                          9
#define RG_LBK_ANA_PATH_HI                                           9
#define RG_LBK_ANA_PATH_SZ                                           1

#define RG_LBK_DIG_SEL_MSK                                           0x00000400
#define RG_LBK_DIG_SEL_I_MSK                                         0xfffffbff
#define RG_LBK_DIG_SEL_SFT                                           10
#define RG_LBK_DIG_SEL_HI                                            10
#define RG_LBK_DIG_SEL_SZ                                            1

#define RG_RF_5G_BAND_MSK                                            0x00000800
#define RG_RF_5G_BAND_I_MSK                                          0xfffff7ff
#define RG_RF_5G_BAND_SFT                                            11
#define RG_RF_5G_BAND_HI                                             11
#define RG_RF_5G_BAND_SZ                                             1

#define RG_PRIMARY_CH_SIDE_MSK                                       0x00004000
#define RG_PRIMARY_CH_SIDE_I_MSK                                     0xffffbfff
#define RG_PRIMARY_CH_SIDE_SFT                                       14
#define RG_PRIMARY_CH_SIDE_HI                                        14
#define RG_PRIMARY_CH_SIDE_SZ                                        1

#define RG_SYSTEM_BW_MSK                                             0x00008000
#define RG_SYSTEM_BW_I_MSK                                           0xffff7fff
#define RG_SYSTEM_BW_SFT                                             15
#define RG_SYSTEM_BW_HI                                              15
#define RG_SYSTEM_BW_SZ                                              1

#define RG_11B_ACI_SEL_MSK                                           0x00010000
#define RG_11B_ACI_SEL_I_MSK                                         0xfffeffff
#define RG_11B_ACI_SEL_SFT                                           16
#define RG_11B_ACI_SEL_HI                                            16
#define RG_11B_ACI_SEL_SZ                                            1

#define RG_BB_CLK_SEL_MSK                                            0x80000000
#define RG_BB_CLK_SEL_I_MSK                                          0x7fffffff
#define RG_BB_CLK_SEL_SFT                                            31
#define RG_BB_CLK_SEL_HI                                             31
#define RG_BB_CLK_SEL_SZ                                             1

#define RG_PHY_MD_EN_MSK                                             0x00000001
#define RG_PHY_MD_EN_I_MSK                                           0xfffffffe
#define RG_PHY_MD_EN_SFT                                             0
#define RG_PHY_MD_EN_HI                                              0
#define RG_PHY_MD_EN_SZ                                              1

#define RG_PHYRX_MD_EN_MSK                                           0x00000002
#define RG_PHYRX_MD_EN_I_MSK                                         0xfffffffd
#define RG_PHYRX_MD_EN_SFT                                           1
#define RG_PHYRX_MD_EN_HI                                            1
#define RG_PHYRX_MD_EN_SZ                                            1

#define RG_PHYTX_MD_EN_MSK                                           0x00000004
#define RG_PHYTX_MD_EN_I_MSK                                         0xfffffffb
#define RG_PHYTX_MD_EN_SFT                                           2
#define RG_PHYTX_MD_EN_HI                                            2
#define RG_PHYTX_MD_EN_SZ                                            1

#define RG_PHY11GN_MD_EN_MSK                                         0x00000008
#define RG_PHY11GN_MD_EN_I_MSK                                       0xfffffff7
#define RG_PHY11GN_MD_EN_SFT                                         3
#define RG_PHY11GN_MD_EN_HI                                          3
#define RG_PHY11GN_MD_EN_SZ                                          1

#define RG_PHY11B_MD_EN_MSK                                          0x00000010
#define RG_PHY11B_MD_EN_I_MSK                                        0xffffffef
#define RG_PHY11B_MD_EN_SFT                                          4
#define RG_PHY11B_MD_EN_HI                                           4
#define RG_PHY11B_MD_EN_SZ                                           1

#define RG_PHYRXFIFO_MD_EN_MSK                                       0x00000020
#define RG_PHYRXFIFO_MD_EN_I_MSK                                     0xffffffdf
#define RG_PHYRXFIFO_MD_EN_SFT                                       5
#define RG_PHYRXFIFO_MD_EN_HI                                        5
#define RG_PHYRXFIFO_MD_EN_SZ                                        1

#define RG_PHYTXFIFO_MD_EN_MSK                                       0x00000040
#define RG_PHYTXFIFO_MD_EN_I_MSK                                     0xffffffbf
#define RG_PHYTXFIFO_MD_EN_SFT                                       6
#define RG_PHYTXFIFO_MD_EN_HI                                        6
#define RG_PHYTXFIFO_MD_EN_SZ                                        1

#define RG_PHY11BGN_MD_EN_MSK                                        0x00000100
#define RG_PHY11BGN_MD_EN_I_MSK                                      0xfffffeff
#define RG_PHY11BGN_MD_EN_SFT                                        8
#define RG_PHY11BGN_MD_EN_HI                                         8
#define RG_PHY11BGN_MD_EN_SZ                                         1

#define RG_FORCE_11GN_EN_MSK                                         0x00001000
#define RG_FORCE_11GN_EN_I_MSK                                       0xffffefff
#define RG_FORCE_11GN_EN_SFT                                         12
#define RG_FORCE_11GN_EN_HI                                          12
#define RG_FORCE_11GN_EN_SZ                                          1

#define RG_FORCE_11B_EN_MSK                                          0x00002000
#define RG_FORCE_11B_EN_I_MSK                                        0xffffdfff
#define RG_FORCE_11B_EN_SFT                                          13
#define RG_FORCE_11B_EN_HI                                           13
#define RG_FORCE_11B_EN_SZ                                           1

#define RG_11GN_CSI_CLK_EN_MSK                                       0x00004000
#define RG_11GN_CSI_CLK_EN_I_MSK                                     0xffffbfff
#define RG_11GN_CSI_CLK_EN_SFT                                       14
#define RG_11GN_CSI_CLK_EN_HI                                        14
#define RG_11GN_CSI_CLK_EN_SZ                                        1

#define RG_11B_CSI_CLK_EN_MSK                                        0x00008000
#define RG_11B_CSI_CLK_EN_I_MSK                                      0xffff7fff
#define RG_11B_CSI_CLK_EN_SFT                                        15
#define RG_11B_CSI_CLK_EN_HI                                         15
#define RG_11B_CSI_CLK_EN_SZ                                         1

#define RG_PHY_IQ_TRIG_SEL_MSK                                       0x000f0000
#define RG_PHY_IQ_TRIG_SEL_I_MSK                                     0xfff0ffff
#define RG_PHY_IQ_TRIG_SEL_SFT                                       16
#define RG_PHY_IQ_TRIG_SEL_HI                                        19
#define RG_PHY_IQ_TRIG_SEL_SZ                                        4

#define RG_PHY_IQ_LOG_RATE_MSK                                       0x00100000
#define RG_PHY_IQ_LOG_RATE_I_MSK                                     0xffefffff
#define RG_PHY_IQ_LOG_RATE_SFT                                       20
#define RG_PHY_IQ_LOG_RATE_HI                                        20
#define RG_PHY_IQ_LOG_RATE_SZ                                        1

#define SVN_VERSION_MSK                                              0xffffffff
#define SVN_VERSION_I_MSK                                            0x00000000
#define SVN_VERSION_SFT                                              0
#define SVN_VERSION_HI                                               31
#define SVN_VERSION_SZ                                               32

#define RG_LENGTH_MSK                                                0x0000ffff
#define RG_LENGTH_I_MSK                                              0xffff0000
#define RG_LENGTH_SFT                                                0
#define RG_LENGTH_HI                                                 15
#define RG_LENGTH_SZ                                                 16

#define RG_PKT_MODE_MSK                                              0x00070000
#define RG_PKT_MODE_I_MSK                                            0xfff8ffff
#define RG_PKT_MODE_SFT                                              16
#define RG_PKT_MODE_HI                                               18
#define RG_PKT_MODE_SZ                                               3

#define RG_CH_BW_MSK                                                 0x00380000
#define RG_CH_BW_I_MSK                                               0xffc7ffff
#define RG_CH_BW_SFT                                                 19
#define RG_CH_BW_HI                                                  21
#define RG_CH_BW_SZ                                                  3

#define RG_PRM_MSK                                                   0x00400000
#define RG_PRM_I_MSK                                                 0xffbfffff
#define RG_PRM_SFT                                                   22
#define RG_PRM_HI                                                    22
#define RG_PRM_SZ                                                    1

#define RG_SHORTGI_MSK                                               0x00800000
#define RG_SHORTGI_I_MSK                                             0xff7fffff
#define RG_SHORTGI_SFT                                               23
#define RG_SHORTGI_HI                                                23
#define RG_SHORTGI_SZ                                                1

#define RG_RATE_MSK                                                  0x7f000000
#define RG_RATE_I_MSK                                                0x80ffffff
#define RG_RATE_SFT                                                  24
#define RG_RATE_HI                                                   30
#define RG_RATE_SZ                                                   7

#define RG_L_LENGTH_MSK                                              0x00000fff
#define RG_L_LENGTH_I_MSK                                            0xfffff000
#define RG_L_LENGTH_SFT                                              0
#define RG_L_LENGTH_HI                                               11
#define RG_L_LENGTH_SZ                                               12

#define RG_L_RATE_MSK                                                0x00007000
#define RG_L_RATE_I_MSK                                              0xffff8fff
#define RG_L_RATE_SFT                                                12
#define RG_L_RATE_HI                                                 14
#define RG_L_RATE_SZ                                                 3

#define RG_SERVICE_MSK                                               0xffff0000
#define RG_SERVICE_I_MSK                                             0x0000ffff
#define RG_SERVICE_SFT                                               16
#define RG_SERVICE_HI                                                31
#define RG_SERVICE_SZ                                                16

#define RG_SMOOTHING_MSK                                             0x00000001
#define RG_SMOOTHING_I_MSK                                           0xfffffffe
#define RG_SMOOTHING_SFT                                             0
#define RG_SMOOTHING_HI                                              0
#define RG_SMOOTHING_SZ                                              1

#define RG_NO_SOUND_MSK                                              0x00000002
#define RG_NO_SOUND_I_MSK                                            0xfffffffd
#define RG_NO_SOUND_SFT                                              1
#define RG_NO_SOUND_HI                                               1
#define RG_NO_SOUND_SZ                                               1

#define RG_AGGREGATE_MSK                                             0x00000004
#define RG_AGGREGATE_I_MSK                                           0xfffffffb
#define RG_AGGREGATE_SFT                                             2
#define RG_AGGREGATE_HI                                              2
#define RG_AGGREGATE_SZ                                              1

#define RG_STBC_MSK                                                  0x00000018
#define RG_STBC_I_MSK                                                0xffffffe7
#define RG_STBC_SFT                                                  3
#define RG_STBC_HI                                                   4
#define RG_STBC_SZ                                                   2

#define RG_FEC_MSK                                                   0x00000020
#define RG_FEC_I_MSK                                                 0xffffffdf
#define RG_FEC_SFT                                                   5
#define RG_FEC_HI                                                    5
#define RG_FEC_SZ                                                    1

#define RG_N_ESS_MSK                                                 0x000000c0
#define RG_N_ESS_I_MSK                                               0xffffff3f
#define RG_N_ESS_SFT                                                 6
#define RG_N_ESS_HI                                                  7
#define RG_N_ESS_SZ                                                  2

#define RG_TXPWRLVL_MSK                                              0x00007f00
#define RG_TXPWRLVL_I_MSK                                            0xffff80ff
#define RG_TXPWRLVL_SFT                                              8
#define RG_TXPWRLVL_HI                                               14
#define RG_TXPWRLVL_SZ                                               7

#define RG_BB_SCALE_MSK                                              0x00ff0000
#define RG_BB_SCALE_I_MSK                                            0xff00ffff
#define RG_BB_SCALE_SFT                                              16
#define RG_BB_SCALE_HI                                               23
#define RG_BB_SCALE_SZ                                               8

#define RG_TX_START_MSK                                              0x00000001
#define RG_TX_START_I_MSK                                            0xfffffffe
#define RG_TX_START_SFT                                              0
#define RG_TX_START_HI                                               0
#define RG_TX_START_SZ                                               1

#define RG_IFS_TIME_MSK                                              0x000000fc
#define RG_IFS_TIME_I_MSK                                            0xffffff03
#define RG_IFS_TIME_SFT                                              2
#define RG_IFS_TIME_HI                                               7
#define RG_IFS_TIME_SZ                                               6

#define RG_CONTINUOUS_DATA_MSK                                       0x00000100
#define RG_CONTINUOUS_DATA_I_MSK                                     0xfffffeff
#define RG_CONTINUOUS_DATA_SFT                                       8
#define RG_CONTINUOUS_DATA_HI                                        8
#define RG_CONTINUOUS_DATA_SZ                                        1

#define RG_DATA_SEL_MSK                                              0x00000600
#define RG_DATA_SEL_I_MSK                                            0xfffff9ff
#define RG_DATA_SEL_SFT                                              9
#define RG_DATA_SEL_HI                                               10
#define RG_DATA_SEL_SZ                                               2

#define RG_TX_D_MSK                                                  0x00ff0000
#define RG_TX_D_I_MSK                                                0xff00ffff
#define RG_TX_D_SFT                                                  16
#define RG_TX_D_HI                                                   23
#define RG_TX_D_SZ                                                   8

#define RG_IFS_TIME_EXT_MSK                                          0xff000000
#define RG_IFS_TIME_EXT_I_MSK                                        0x00ffffff
#define RG_IFS_TIME_EXT_SFT                                          24
#define RG_IFS_TIME_EXT_HI                                           31
#define RG_IFS_TIME_EXT_SZ                                           8

#define RG_TX_CNT_TARGET_MSK                                         0xffffffff
#define RG_TX_CNT_TARGET_I_MSK                                       0x00000000
#define RG_TX_CNT_TARGET_SFT                                         0
#define RG_TX_CNT_TARGET_HI                                          31
#define RG_TX_CNT_TARGET_SZ                                          32

#define RG_TXD_SEL_MSK                                               0x00000c00
#define RG_TXD_SEL_I_MSK                                             0xfffff3ff
#define RG_TXD_SEL_SFT                                               10
#define RG_TXD_SEL_HI                                                11
#define RG_TXD_SEL_SZ                                                2

#define RG_TX_FREQ_OFFSET_DES_MSK                                    0x0000ffff
#define RG_TX_FREQ_OFFSET_DES_I_MSK                                  0xffff0000
#define RG_TX_FREQ_OFFSET_DES_SFT                                    0
#define RG_TX_FREQ_OFFSET_DES_HI                                     15
#define RG_TX_FREQ_OFFSET_DES_SZ                                     16

#define RG_DES_RATE_MSK                                              0x000000ff
#define RG_DES_RATE_I_MSK                                            0xffffff00
#define RG_DES_RATE_SFT                                              0
#define RG_DES_RATE_HI                                               7
#define RG_DES_RATE_SZ                                               8

#define RG_DES_MAN_EN_MSK                                            0x00000100
#define RG_DES_MAN_EN_I_MSK                                          0xfffffeff
#define RG_DES_MAN_EN_SFT                                            8
#define RG_DES_MAN_EN_HI                                             8
#define RG_DES_MAN_EN_SZ                                             1

#define RG_FORCE_NON_HT_DUP_MSK                                      0x00001000
#define RG_FORCE_NON_HT_DUP_I_MSK                                    0xffffefff
#define RG_FORCE_NON_HT_DUP_SFT                                      12
#define RG_FORCE_NON_HT_DUP_HI                                       12
#define RG_FORCE_NON_HT_DUP_SZ                                       1

#define RG_PGA_REFDB_SAT_B_MSK                                       0x0000007f
#define RG_PGA_REFDB_SAT_B_I_MSK                                     0xffffff80
#define RG_PGA_REFDB_SAT_B_SFT                                       0
#define RG_PGA_REFDB_SAT_B_HI                                        6
#define RG_PGA_REFDB_SAT_B_SZ                                        7

#define RG_PGA_REFDB_TOP_B_MSK                                       0x00007f00
#define RG_PGA_REFDB_TOP_B_I_MSK                                     0xffff80ff
#define RG_PGA_REFDB_TOP_B_SFT                                       8
#define RG_PGA_REFDB_TOP_B_HI                                        14
#define RG_PGA_REFDB_TOP_B_SZ                                        7

#define RG_PGA_REF_UND_B_MSK                                         0x03ff0000
#define RG_PGA_REF_UND_B_I_MSK                                       0xfc00ffff
#define RG_PGA_REF_UND_B_SFT                                         16
#define RG_PGA_REF_UND_B_HI                                          25
#define RG_PGA_REF_UND_B_SZ                                          10

#define RG_RF_REF_SAT_B_MSK                                          0xf0000000
#define RG_RF_REF_SAT_B_I_MSK                                        0x0fffffff
#define RG_RF_REF_SAT_B_SFT                                          28
#define RG_RF_REF_SAT_B_HI                                           31
#define RG_RF_REF_SAT_B_SZ                                           4

#define RG_PGA_REFDB_SAT_GN_MSK                                      0x0000007f
#define RG_PGA_REFDB_SAT_GN_I_MSK                                    0xffffff80
#define RG_PGA_REFDB_SAT_GN_SFT                                      0
#define RG_PGA_REFDB_SAT_GN_HI                                       6
#define RG_PGA_REFDB_SAT_GN_SZ                                       7

#define RG_PGA_REFDB_TOP_GN_MSK                                      0x00007f00
#define RG_PGA_REFDB_TOP_GN_I_MSK                                    0xffff80ff
#define RG_PGA_REFDB_TOP_GN_SFT                                      8
#define RG_PGA_REFDB_TOP_GN_HI                                       14
#define RG_PGA_REFDB_TOP_GN_SZ                                       7

#define RG_PGA_REF_UND_GN_MSK                                        0x03ff0000
#define RG_PGA_REF_UND_GN_I_MSK                                      0xfc00ffff
#define RG_PGA_REF_UND_GN_SFT                                        16
#define RG_PGA_REF_UND_GN_HI                                         25
#define RG_PGA_REF_UND_GN_SZ                                         10

#define RG_RF_REF_SAT_GN_MSK                                         0xf0000000
#define RG_RF_REF_SAT_GN_I_MSK                                       0x0fffffff
#define RG_RF_REF_SAT_GN_SFT                                         28
#define RG_RF_REF_SAT_GN_HI                                          31
#define RG_RF_REF_SAT_GN_SZ                                          4

#define RG_PGAGC_SET_MSK                                             0x0000000f
#define RG_PGAGC_SET_I_MSK                                           0xfffffff0
#define RG_PGAGC_SET_SFT                                             0
#define RG_PGAGC_SET_HI                                              3
#define RG_PGAGC_SET_SZ                                              4

#define RG_PGAGC_OW_MSK                                              0x00000010
#define RG_PGAGC_OW_I_MSK                                            0xffffffef
#define RG_PGAGC_OW_SFT                                              4
#define RG_PGAGC_OW_HI                                               4
#define RG_PGAGC_OW_SZ                                               1

#define RG_RFGC_SET_MSK                                              0x00000060
#define RG_RFGC_SET_I_MSK                                            0xffffff9f
#define RG_RFGC_SET_SFT                                              5
#define RG_RFGC_SET_HI                                               6
#define RG_RFGC_SET_SZ                                               2

#define RG_RFGC_OW_MSK                                               0x00000080
#define RG_RFGC_OW_I_MSK                                             0xffffff7f
#define RG_RFGC_OW_SFT                                               7
#define RG_RFGC_OW_HI                                                7
#define RG_RFGC_OW_SZ                                                1

#define RG_WAIT_T_RXAGC_MSK                                          0x00003f00
#define RG_WAIT_T_RXAGC_I_MSK                                        0xffffc0ff
#define RG_WAIT_T_RXAGC_SFT                                          8
#define RG_WAIT_T_RXAGC_HI                                           13
#define RG_WAIT_T_RXAGC_SZ                                           6

#define RG_RXAGC_SET_MSK                                             0x00004000
#define RG_RXAGC_SET_I_MSK                                           0xffffbfff
#define RG_RXAGC_SET_SFT                                             14
#define RG_RXAGC_SET_HI                                              14
#define RG_RXAGC_SET_SZ                                              1

#define RG_RXAGC_OW_MSK                                              0x00008000
#define RG_RXAGC_OW_I_MSK                                            0xffff7fff
#define RG_RXAGC_OW_SFT                                              15
#define RG_RXAGC_OW_HI                                               15
#define RG_RXAGC_OW_SZ                                               1

#define RG_WAIT_T_FINAL_MSK                                          0x003f0000
#define RG_WAIT_T_FINAL_I_MSK                                        0xffc0ffff
#define RG_WAIT_T_FINAL_SFT                                          16
#define RG_WAIT_T_FINAL_HI                                           21
#define RG_WAIT_T_FINAL_SZ                                           6

#define RG_WAIT_T_MSK                                                0x3f000000
#define RG_WAIT_T_I_MSK                                              0xc0ffffff
#define RG_WAIT_T_SFT                                                24
#define RG_WAIT_T_HI                                                 29
#define RG_WAIT_T_SZ                                                 6

#define RG_ULG_PGA_SAT_PGA_GAIN_MSK                                  0x0000000f
#define RG_ULG_PGA_SAT_PGA_GAIN_I_MSK                                0xfffffff0
#define RG_ULG_PGA_SAT_PGA_GAIN_SFT                                  0
#define RG_ULG_PGA_SAT_PGA_GAIN_HI                                   3
#define RG_ULG_PGA_SAT_PGA_GAIN_SZ                                   4

#define RG_LG_PGA_UND_PGA_GAIN_MSK                                   0x000000f0
#define RG_LG_PGA_UND_PGA_GAIN_I_MSK                                 0xffffff0f
#define RG_LG_PGA_UND_PGA_GAIN_SFT                                   4
#define RG_LG_PGA_UND_PGA_GAIN_HI                                    7
#define RG_LG_PGA_UND_PGA_GAIN_SZ                                    4

#define RG_LG_PGA_SAT_PGA_GAIN_MSK                                   0x00000f00
#define RG_LG_PGA_SAT_PGA_GAIN_I_MSK                                 0xfffff0ff
#define RG_LG_PGA_SAT_PGA_GAIN_SFT                                   8
#define RG_LG_PGA_SAT_PGA_GAIN_HI                                    11
#define RG_LG_PGA_SAT_PGA_GAIN_SZ                                    4

#define RG_LG_RF_SAT_PGA_GAIN_MSK                                    0x0000f000
#define RG_LG_RF_SAT_PGA_GAIN_I_MSK                                  0xffff0fff
#define RG_LG_RF_SAT_PGA_GAIN_SFT                                    12
#define RG_LG_RF_SAT_PGA_GAIN_HI                                     15
#define RG_LG_RF_SAT_PGA_GAIN_SZ                                     4

#define RG_MG_RF_SAT_PGANOREF_PGA_GAIN_MSK                           0x000f0000
#define RG_MG_RF_SAT_PGANOREF_PGA_GAIN_I_MSK                         0xfff0ffff
#define RG_MG_RF_SAT_PGANOREF_PGA_GAIN_SFT                           16
#define RG_MG_RF_SAT_PGANOREF_PGA_GAIN_HI                            19
#define RG_MG_RF_SAT_PGANOREF_PGA_GAIN_SZ                            4

#define RG_HG_PGA_SAT2_PGA_GAIN_MSK                                  0x00f00000
#define RG_HG_PGA_SAT2_PGA_GAIN_I_MSK                                0xff0fffff
#define RG_HG_PGA_SAT2_PGA_GAIN_SFT                                  20
#define RG_HG_PGA_SAT2_PGA_GAIN_HI                                   23
#define RG_HG_PGA_SAT2_PGA_GAIN_SZ                                   4

#define RG_HG_PGA_SAT1_PGA_GAIN_MSK                                  0x0f000000
#define RG_HG_PGA_SAT1_PGA_GAIN_I_MSK                                0xf0ffffff
#define RG_HG_PGA_SAT1_PGA_GAIN_SFT                                  24
#define RG_HG_PGA_SAT1_PGA_GAIN_HI                                   27
#define RG_HG_PGA_SAT1_PGA_GAIN_SZ                                   4

#define RG_HG_RF_SAT_PGA_GAIN_MSK                                    0xf0000000
#define RG_HG_RF_SAT_PGA_GAIN_I_MSK                                  0x0fffffff
#define RG_HG_RF_SAT_PGA_GAIN_SFT                                    28
#define RG_HG_RF_SAT_PGA_GAIN_HI                                     31
#define RG_HG_RF_SAT_PGA_GAIN_SZ                                     4

#define RG_MG_PGA_JB_TH_MSK                                          0x0000000f
#define RG_MG_PGA_JB_TH_I_MSK                                        0xfffffff0
#define RG_MG_PGA_JB_TH_SFT                                          0
#define RG_MG_PGA_JB_TH_HI                                           3
#define RG_MG_PGA_JB_TH_SZ                                           4

#define RG_MA_PGA_LOW_TH_CNT_LMT_MSK                                 0x001f0000
#define RG_MA_PGA_LOW_TH_CNT_LMT_I_MSK                               0xffe0ffff
#define RG_MA_PGA_LOW_TH_CNT_LMT_SFT                                 16
#define RG_MA_PGA_LOW_TH_CNT_LMT_HI                                  20
#define RG_MA_PGA_LOW_TH_CNT_LMT_SZ                                  5

#define RG_MA_PGA_HIGH_TH_CNT_LMT_MSK                                0x1f000000
#define RG_MA_PGA_HIGH_TH_CNT_LMT_I_MSK                              0xe0ffffff
#define RG_MA_PGA_HIGH_TH_CNT_LMT_SFT                                24
#define RG_MA_PGA_HIGH_TH_CNT_LMT_HI                                 28
#define RG_MA_PGA_HIGH_TH_CNT_LMT_SZ                                 5

#define RG_AGC_THRESHOLD_MSK                                         0x00003fff
#define RG_AGC_THRESHOLD_I_MSK                                       0xffffc000
#define RG_AGC_THRESHOLD_SFT                                         0
#define RG_AGC_THRESHOLD_HI                                          13
#define RG_AGC_THRESHOLD_SZ                                          14

#define RG_ACI_POINT_CNT_LMT_11B_MSK                                 0x007f0000
#define RG_ACI_POINT_CNT_LMT_11B_I_MSK                               0xff80ffff
#define RG_ACI_POINT_CNT_LMT_11B_SFT                                 16
#define RG_ACI_POINT_CNT_LMT_11B_HI                                  22
#define RG_ACI_POINT_CNT_LMT_11B_SZ                                  7

#define RG_ACI_DAGC_LEAKY_FACTOR_11B_MSK                             0x03000000
#define RG_ACI_DAGC_LEAKY_FACTOR_11B_I_MSK                           0xfcffffff
#define RG_ACI_DAGC_LEAKY_FACTOR_11B_SFT                             24
#define RG_ACI_DAGC_LEAKY_FACTOR_11B_HI                              25
#define RG_ACI_DAGC_LEAKY_FACTOR_11B_SZ                              2

#define RG_ACI_DAGC_PWR_SEL_11B_MSK                                  0x10000000
#define RG_ACI_DAGC_PWR_SEL_11B_I_MSK                                0xefffffff
#define RG_ACI_DAGC_PWR_SEL_11B_SFT                                  28
#define RG_ACI_DAGC_PWR_SEL_11B_HI                                   28
#define RG_ACI_DAGC_PWR_SEL_11B_SZ                                   1

#define RG_ACI_DAGC_TARGET_11B_MSK                                   0x0000007f
#define RG_ACI_DAGC_TARGET_11B_I_MSK                                 0xffffff80
#define RG_ACI_DAGC_TARGET_11B_SFT                                   0
#define RG_ACI_DAGC_TARGET_11B_HI                                    6
#define RG_ACI_DAGC_TARGET_11B_SZ                                    7

#define RG_ACI_GAIN_INI_11B_MSK                                      0x0000ff00
#define RG_ACI_GAIN_INI_11B_I_MSK                                    0xffff00ff
#define RG_ACI_GAIN_INI_11B_SFT                                      8
#define RG_ACI_GAIN_INI_11B_HI                                       15
#define RG_ACI_GAIN_INI_11B_SZ                                       8

#define RG_ACI_GAIN_SET_11B_MSK                                      0x00ff0000
#define RG_ACI_GAIN_SET_11B_I_MSK                                    0xff00ffff
#define RG_ACI_GAIN_SET_11B_SFT                                      16
#define RG_ACI_GAIN_SET_11B_HI                                       23
#define RG_ACI_GAIN_SET_11B_SZ                                       8

#define RG_ACI_GAIN_OW_11B_MSK                                       0x80000000
#define RG_ACI_GAIN_OW_11B_I_MSK                                     0x7fffffff
#define RG_ACI_GAIN_OW_11B_SFT                                       31
#define RG_ACI_GAIN_OW_11B_HI                                        31
#define RG_ACI_GAIN_OW_11B_SZ                                        1

#define RG_ACI_POINT_CNT_LMT_11GN_HT20_MSK                           0x000000ff
#define RG_ACI_POINT_CNT_LMT_11GN_HT20_I_MSK                         0xffffff00
#define RG_ACI_POINT_CNT_LMT_11GN_HT20_SFT                           0
#define RG_ACI_POINT_CNT_LMT_11GN_HT20_HI                            7
#define RG_ACI_POINT_CNT_LMT_11GN_HT20_SZ                            8

#define RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT20_MSK                       0x00000300
#define RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT20_I_MSK                     0xfffffcff
#define RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT20_SFT                       8
#define RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT20_HI                        9
#define RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT20_SZ                        2

#define RG_ACI_DAGC_PWR_SEL_11GN_HT20_MSK                            0x00001000
#define RG_ACI_DAGC_PWR_SEL_11GN_HT20_I_MSK                          0xffffefff
#define RG_ACI_DAGC_PWR_SEL_11GN_HT20_SFT                            12
#define RG_ACI_DAGC_PWR_SEL_11GN_HT20_HI                             12
#define RG_ACI_DAGC_PWR_SEL_11GN_HT20_SZ                             1

#define RG_ACI_DAGC_DONE_CNT_LMT_11GN_MSK                            0xff000000
#define RG_ACI_DAGC_DONE_CNT_LMT_11GN_I_MSK                          0x00ffffff
#define RG_ACI_DAGC_DONE_CNT_LMT_11GN_SFT                            24
#define RG_ACI_DAGC_DONE_CNT_LMT_11GN_HI                             31
#define RG_ACI_DAGC_DONE_CNT_LMT_11GN_SZ                             8

#define RG_ACI_DAGC_TARGET_11GN_HT20_MSK                             0x0000007f
#define RG_ACI_DAGC_TARGET_11GN_HT20_I_MSK                           0xffffff80
#define RG_ACI_DAGC_TARGET_11GN_HT20_SFT                             0
#define RG_ACI_DAGC_TARGET_11GN_HT20_HI                              6
#define RG_ACI_DAGC_TARGET_11GN_HT20_SZ                              7

#define RG_ACI_GAIN_SET_11GN_HT20_MSK                                0x01ff0000
#define RG_ACI_GAIN_SET_11GN_HT20_I_MSK                              0xfe00ffff
#define RG_ACI_GAIN_SET_11GN_HT20_SFT                                16
#define RG_ACI_GAIN_SET_11GN_HT20_HI                                 24
#define RG_ACI_GAIN_SET_11GN_HT20_SZ                                 9

#define RG_ACI_GAIN_OW_11GN_HT20_MSK                                 0x80000000
#define RG_ACI_GAIN_OW_11GN_HT20_I_MSK                               0x7fffffff
#define RG_ACI_GAIN_OW_11GN_HT20_SFT                                 31
#define RG_ACI_GAIN_OW_11GN_HT20_HI                                  31
#define RG_ACI_GAIN_OW_11GN_HT20_SZ                                  1

#define RO_CCA_PWR_MA_11GN_HT40_MSK                                  0x0000007f
#define RO_CCA_PWR_MA_11GN_HT40_I_MSK                                0xffffff80
#define RO_CCA_PWR_MA_11GN_HT40_SFT                                  0
#define RO_CCA_PWR_MA_11GN_HT40_HI                                   6
#define RO_CCA_PWR_MA_11GN_HT40_SZ                                   7

#define RO_CCA_PWR_MA_11GN_HT20_MSK                                  0x00007f00
#define RO_CCA_PWR_MA_11GN_HT20_I_MSK                                0xffff80ff
#define RO_CCA_PWR_MA_11GN_HT20_SFT                                  8
#define RO_CCA_PWR_MA_11GN_HT20_HI                                   14
#define RO_CCA_PWR_MA_11GN_HT20_SZ                                   7

#define RO_CCA_PWR_MA_11B_MSK                                        0x007f0000
#define RO_CCA_PWR_MA_11B_I_MSK                                      0xff80ffff
#define RO_CCA_PWR_MA_11B_SFT                                        16
#define RO_CCA_PWR_MA_11B_HI                                         22
#define RO_CCA_PWR_MA_11B_SZ                                         7

#define RO_ED_STATE_MSK                                              0x01000000
#define RO_ED_STATE_I_MSK                                            0xfeffffff
#define RO_ED_STATE_SFT                                              24
#define RO_ED_STATE_HI                                               24
#define RO_ED_STATE_SZ                                               1

#define RO_2ND_ED_STATE_MSK                                          0x02000000
#define RO_2ND_ED_STATE_I_MSK                                        0xfdffffff
#define RO_2ND_ED_STATE_SFT                                          25
#define RO_2ND_ED_STATE_HI                                           25
#define RO_2ND_ED_STATE_SZ                                           1

#define RO_PGA_PWR_FF1_MSK                                           0x00003fff
#define RO_PGA_PWR_FF1_I_MSK                                         0xffffc000
#define RO_PGA_PWR_FF1_SFT                                           0
#define RO_PGA_PWR_FF1_HI                                            13
#define RO_PGA_PWR_FF1_SZ                                            14

#define RO_RF_PWR_FF1_MSK                                            0x000f0000
#define RO_RF_PWR_FF1_I_MSK                                          0xfff0ffff
#define RO_RF_PWR_FF1_SFT                                            16
#define RO_RF_PWR_FF1_HI                                             19
#define RO_RF_PWR_FF1_SZ                                             4

#define RO_PGAGC_FF1_MSK                                             0x0f000000
#define RO_PGAGC_FF1_I_MSK                                           0xf0ffffff
#define RO_PGAGC_FF1_SFT                                             24
#define RO_PGAGC_FF1_HI                                              27
#define RO_PGAGC_FF1_SZ                                              4

#define RO_RFGC_FF1_MSK                                              0x30000000
#define RO_RFGC_FF1_I_MSK                                            0xcfffffff
#define RO_RFGC_FF1_SFT                                              28
#define RO_RFGC_FF1_HI                                               29
#define RO_RFGC_FF1_SZ                                               2

#define RO_PGA_PWR_FF2_MSK                                           0x00003fff
#define RO_PGA_PWR_FF2_I_MSK                                         0xffffc000
#define RO_PGA_PWR_FF2_SFT                                           0
#define RO_PGA_PWR_FF2_HI                                            13
#define RO_PGA_PWR_FF2_SZ                                            14

#define RO_RF_PWR_FF2_MSK                                            0x000f0000
#define RO_RF_PWR_FF2_I_MSK                                          0xfff0ffff
#define RO_RF_PWR_FF2_SFT                                            16
#define RO_RF_PWR_FF2_HI                                             19
#define RO_RF_PWR_FF2_SZ                                             4

#define RO_PGAGC_FF2_MSK                                             0x0f000000
#define RO_PGAGC_FF2_I_MSK                                           0xf0ffffff
#define RO_PGAGC_FF2_SFT                                             24
#define RO_PGAGC_FF2_HI                                              27
#define RO_PGAGC_FF2_SZ                                              4

#define RO_RFGC_FF2_MSK                                              0x30000000
#define RO_RFGC_FF2_I_MSK                                            0xcfffffff
#define RO_RFGC_FF2_SFT                                              28
#define RO_RFGC_FF2_HI                                               29
#define RO_RFGC_FF2_SZ                                               2

#define RO_PGA_PWR_FF3_MSK                                           0x00003fff
#define RO_PGA_PWR_FF3_I_MSK                                         0xffffc000
#define RO_PGA_PWR_FF3_SFT                                           0
#define RO_PGA_PWR_FF3_HI                                            13
#define RO_PGA_PWR_FF3_SZ                                            14

#define RO_RF_PWR_FF3_MSK                                            0x000f0000
#define RO_RF_PWR_FF3_I_MSK                                          0xfff0ffff
#define RO_RF_PWR_FF3_SFT                                            16
#define RO_RF_PWR_FF3_HI                                             19
#define RO_RF_PWR_FF3_SZ                                             4

#define RO_PGAGC_FF3_MSK                                             0x0f000000
#define RO_PGAGC_FF3_I_MSK                                           0xf0ffffff
#define RO_PGAGC_FF3_SFT                                             24
#define RO_PGAGC_FF3_HI                                              27
#define RO_PGAGC_FF3_SZ                                              4

#define RO_RFGC_FF3_MSK                                              0x30000000
#define RO_RFGC_FF3_I_MSK                                            0xcfffffff
#define RO_RFGC_FF3_SFT                                              28
#define RO_RFGC_FF3_HI                                               29
#define RO_RFGC_FF3_SZ                                               2

#define RG_5G_DC_RM_LEAKY_FACTOR_T3_MSK                              0x00000070
#define RG_5G_DC_RM_LEAKY_FACTOR_T3_I_MSK                            0xffffff8f
#define RG_5G_DC_RM_LEAKY_FACTOR_T3_SFT                              4
#define RG_5G_DC_RM_LEAKY_FACTOR_T3_HI                               6
#define RG_5G_DC_RM_LEAKY_FACTOR_T3_SZ                               3

#define RG_5G_DC_RM_LEAKY_FACTOR_T2_MSK                              0x00000700
#define RG_5G_DC_RM_LEAKY_FACTOR_T2_I_MSK                            0xfffff8ff
#define RG_5G_DC_RM_LEAKY_FACTOR_T2_SFT                              8
#define RG_5G_DC_RM_LEAKY_FACTOR_T2_HI                               10
#define RG_5G_DC_RM_LEAKY_FACTOR_T2_SZ                               3

#define RG_5G_DC_RM_LEAKY_FACTOR_T1_MSK                              0x00007000
#define RG_5G_DC_RM_LEAKY_FACTOR_T1_I_MSK                            0xffff8fff
#define RG_5G_DC_RM_LEAKY_FACTOR_T1_SFT                              12
#define RG_5G_DC_RM_LEAKY_FACTOR_T1_HI                               14
#define RG_5G_DC_RM_LEAKY_FACTOR_T1_SZ                               3

#define RG_DC_RM_BYP_MSK                                             0x00010000
#define RG_DC_RM_BYP_I_MSK                                           0xfffeffff
#define RG_DC_RM_BYP_SFT                                             16
#define RG_DC_RM_BYP_HI                                              16
#define RG_DC_RM_BYP_SZ                                              1

#define RG_DC_RM_LEAKY_FACTOR_T3_MSK                                 0x00700000
#define RG_DC_RM_LEAKY_FACTOR_T3_I_MSK                               0xff8fffff
#define RG_DC_RM_LEAKY_FACTOR_T3_SFT                                 20
#define RG_DC_RM_LEAKY_FACTOR_T3_HI                                  22
#define RG_DC_RM_LEAKY_FACTOR_T3_SZ                                  3

#define RG_DC_RM_LEAKY_FACTOR_T2_MSK                                 0x07000000
#define RG_DC_RM_LEAKY_FACTOR_T2_I_MSK                               0xf8ffffff
#define RG_DC_RM_LEAKY_FACTOR_T2_SFT                                 24
#define RG_DC_RM_LEAKY_FACTOR_T2_HI                                  26
#define RG_DC_RM_LEAKY_FACTOR_T2_SZ                                  3

#define RG_DC_RM_LEAKY_FACTOR_T1_MSK                                 0x70000000
#define RG_DC_RM_LEAKY_FACTOR_T1_I_MSK                               0x8fffffff
#define RG_DC_RM_LEAKY_FACTOR_T1_SFT                                 28
#define RG_DC_RM_LEAKY_FACTOR_T1_HI                                  30
#define RG_DC_RM_LEAKY_FACTOR_T1_SZ                                  3

#define RO_Q_DC_OUT_MSK                                              0x000003ff
#define RO_Q_DC_OUT_I_MSK                                            0xfffffc00
#define RO_Q_DC_OUT_SFT                                              0
#define RO_Q_DC_OUT_HI                                               9
#define RO_Q_DC_OUT_SZ                                               10

#define RO_I_DC_OUT_MSK                                              0x03ff0000
#define RO_I_DC_OUT_I_MSK                                            0xfc00ffff
#define RO_I_DC_OUT_SFT                                              16
#define RO_I_DC_OUT_HI                                               25
#define RO_I_DC_OUT_SZ                                               10

#define RG_TBUS_SEL_MSK                                              0x0000000f
#define RG_TBUS_SEL_I_MSK                                            0xfffffff0
#define RG_TBUS_SEL_SFT                                              0
#define RG_TBUS_SEL_HI                                               3
#define RG_TBUS_SEL_SZ                                               4

#define RG_RSSI_OFFSET_MSK                                           0x00ff0000
#define RG_RSSI_OFFSET_I_MSK                                         0xff00ffff
#define RG_RSSI_OFFSET_SFT                                           16
#define RG_RSSI_OFFSET_HI                                            23
#define RG_RSSI_OFFSET_SZ                                            8

#define RG_RSSI_INV_MSK                                              0x01000000
#define RG_RSSI_INV_I_MSK                                            0xfeffffff
#define RG_RSSI_INV_SFT                                              24
#define RG_RSSI_INV_HI                                               24
#define RG_RSSI_INV_SZ                                               1

#define RG_AGC_THRESHOLD_2ND_MSK                                     0x00003fff
#define RG_AGC_THRESHOLD_2ND_I_MSK                                   0xffffc000
#define RG_AGC_THRESHOLD_2ND_SFT                                     0
#define RG_AGC_THRESHOLD_2ND_HI                                      13
#define RG_AGC_THRESHOLD_2ND_SZ                                      14

#define RO_MRX_EN_CNT_MSK                                            0x0000ffff
#define RO_MRX_EN_CNT_I_MSK                                          0xffff0000
#define RO_MRX_EN_CNT_SFT                                            0
#define RO_MRX_EN_CNT_HI                                             15
#define RO_MRX_EN_CNT_SZ                                             16

#define RG_MRX_EN_CNT_RST_N_MSK                                      0x80000000
#define RG_MRX_EN_CNT_RST_N_I_MSK                                    0x7fffffff
#define RG_MRX_EN_CNT_RST_N_SFT                                      31
#define RG_MRX_EN_CNT_RST_N_HI                                       31
#define RG_MRX_EN_CNT_RST_N_SZ                                       1

#define RG_EDCCA_AVG_T_MSK                                           0x00000007
#define RG_EDCCA_AVG_T_I_MSK                                         0xfffffff8
#define RG_EDCCA_AVG_T_SFT                                           0
#define RG_EDCCA_AVG_T_HI                                            2
#define RG_EDCCA_AVG_T_SZ                                            3

#define RG_EDCCA_STAT_EN_MSK                                         0x00000010
#define RG_EDCCA_STAT_EN_I_MSK                                       0xffffffef
#define RG_EDCCA_STAT_EN_SFT                                         4
#define RG_EDCCA_STAT_EN_HI                                          4
#define RG_EDCCA_STAT_EN_SZ                                          1

#define RO_EDCCA_PRIMARY_PRD_MSK                                     0x0000ffff
#define RO_EDCCA_PRIMARY_PRD_I_MSK                                   0xffff0000
#define RO_EDCCA_PRIMARY_PRD_SFT                                     0
#define RO_EDCCA_PRIMARY_PRD_HI                                      15
#define RO_EDCCA_PRIMARY_PRD_SZ                                      16

#define RO_PRIMARY_EDCCA_MSK                                         0xffff0000
#define RO_PRIMARY_EDCCA_I_MSK                                       0x0000ffff
#define RO_PRIMARY_EDCCA_SFT                                         16
#define RO_PRIMARY_EDCCA_HI                                          31
#define RO_PRIMARY_EDCCA_SZ                                          16

#define RO_EDCCA_SECONDARY_PRD_MSK                                   0x0000ffff
#define RO_EDCCA_SECONDARY_PRD_I_MSK                                 0xffff0000
#define RO_EDCCA_SECONDARY_PRD_SFT                                   0
#define RO_EDCCA_SECONDARY_PRD_HI                                    15
#define RO_EDCCA_SECONDARY_PRD_SZ                                    16

#define RO_SECONDARY_EDCCA_MSK                                       0xffff0000
#define RO_SECONDARY_EDCCA_I_MSK                                     0x0000ffff
#define RO_SECONDARY_EDCCA_SFT                                       16
#define RO_SECONDARY_EDCCA_HI                                        31
#define RO_SECONDARY_EDCCA_SZ                                        16

#define RG_MTX_LEN_LOWER_TH_0_MSK                                    0x0000ffff
#define RG_MTX_LEN_LOWER_TH_0_I_MSK                                  0xffff0000
#define RG_MTX_LEN_LOWER_TH_0_SFT                                    0
#define RG_MTX_LEN_LOWER_TH_0_HI                                     15
#define RG_MTX_LEN_LOWER_TH_0_SZ                                     16

#define RG_MTX_LEN_UPPER_TH_0_MSK                                    0xffff0000
#define RG_MTX_LEN_UPPER_TH_0_I_MSK                                  0x0000ffff
#define RG_MTX_LEN_UPPER_TH_0_SFT                                    16
#define RG_MTX_LEN_UPPER_TH_0_HI                                     31
#define RG_MTX_LEN_UPPER_TH_0_SZ                                     16

#define RG_MTX_LEN_LOWER_TH_1_MSK                                    0x0000ffff
#define RG_MTX_LEN_LOWER_TH_1_I_MSK                                  0xffff0000
#define RG_MTX_LEN_LOWER_TH_1_SFT                                    0
#define RG_MTX_LEN_LOWER_TH_1_HI                                     15
#define RG_MTX_LEN_LOWER_TH_1_SZ                                     16

#define RG_MTX_LEN_UPPER_TH_1_MSK                                    0xffff0000
#define RG_MTX_LEN_UPPER_TH_1_I_MSK                                  0x0000ffff
#define RG_MTX_LEN_UPPER_TH_1_SFT                                    16
#define RG_MTX_LEN_UPPER_TH_1_HI                                     31
#define RG_MTX_LEN_UPPER_TH_1_SZ                                     16

#define RG_MRX_LEN_LOWER_TH_0_MSK                                    0x0000ffff
#define RG_MRX_LEN_LOWER_TH_0_I_MSK                                  0xffff0000
#define RG_MRX_LEN_LOWER_TH_0_SFT                                    0
#define RG_MRX_LEN_LOWER_TH_0_HI                                     15
#define RG_MRX_LEN_LOWER_TH_0_SZ                                     16

#define RG_MRX_LEN_UPPER_TH_0_MSK                                    0xffff0000
#define RG_MRX_LEN_UPPER_TH_0_I_MSK                                  0x0000ffff
#define RG_MRX_LEN_UPPER_TH_0_SFT                                    16
#define RG_MRX_LEN_UPPER_TH_0_HI                                     31
#define RG_MRX_LEN_UPPER_TH_0_SZ                                     16

#define RG_MRX_LEN_LOWER_TH_1_MSK                                    0x0000ffff
#define RG_MRX_LEN_LOWER_TH_1_I_MSK                                  0xffff0000
#define RG_MRX_LEN_LOWER_TH_1_SFT                                    0
#define RG_MRX_LEN_LOWER_TH_1_HI                                     15
#define RG_MRX_LEN_LOWER_TH_1_SZ                                     16

#define RG_MRX_LEN_UPPER_TH_1_MSK                                    0xffff0000
#define RG_MRX_LEN_UPPER_TH_1_I_MSK                                  0x0000ffff
#define RG_MRX_LEN_UPPER_TH_1_SFT                                    16
#define RG_MRX_LEN_UPPER_TH_1_HI                                     31
#define RG_MRX_LEN_UPPER_TH_1_SZ                                     16

#define RO_MTX_LEN_CNT_1_MSK                                         0x0000ffff
#define RO_MTX_LEN_CNT_1_I_MSK                                       0xffff0000
#define RO_MTX_LEN_CNT_1_SFT                                         0
#define RO_MTX_LEN_CNT_1_HI                                          15
#define RO_MTX_LEN_CNT_1_SZ                                          16

#define RO_MTX_LEN_CNT_0_MSK                                         0xffff0000
#define RO_MTX_LEN_CNT_0_I_MSK                                       0x0000ffff
#define RO_MTX_LEN_CNT_0_SFT                                         16
#define RO_MTX_LEN_CNT_0_HI                                          31
#define RO_MTX_LEN_CNT_0_SZ                                          16

#define RO_MRX_LEN_CNT_1_MSK                                         0x0000ffff
#define RO_MRX_LEN_CNT_1_I_MSK                                       0xffff0000
#define RO_MRX_LEN_CNT_1_SFT                                         0
#define RO_MRX_LEN_CNT_1_HI                                          15
#define RO_MRX_LEN_CNT_1_SZ                                          16

#define RO_MRX_LEN_CNT_0_MSK                                         0xffff0000
#define RO_MRX_LEN_CNT_0_I_MSK                                       0x0000ffff
#define RO_MRX_LEN_CNT_0_SFT                                         16
#define RO_MRX_LEN_CNT_0_HI                                          31
#define RO_MRX_LEN_CNT_0_SZ                                          16

#define RG_AGC_THRESHOLD_LG_MSK                                      0x00003fff
#define RG_AGC_THRESHOLD_LG_I_MSK                                    0xffffc000
#define RG_AGC_THRESHOLD_LG_SFT                                      0
#define RG_AGC_THRESHOLD_LG_HI                                       13
#define RG_AGC_THRESHOLD_LG_SZ                                       14

#define RG_AGC_THRESHOLD_MG_MSK                                      0x3fff0000
#define RG_AGC_THRESHOLD_MG_I_MSK                                    0xc000ffff
#define RG_AGC_THRESHOLD_MG_SFT                                      16
#define RG_AGC_THRESHOLD_MG_HI                                       29
#define RG_AGC_THRESHOLD_MG_SZ                                       14

#define RG_AGC_THRESHOLD_LG_2ND_MSK                                  0x00003fff
#define RG_AGC_THRESHOLD_LG_2ND_I_MSK                                0xffffc000
#define RG_AGC_THRESHOLD_LG_2ND_SFT                                  0
#define RG_AGC_THRESHOLD_LG_2ND_HI                                   13
#define RG_AGC_THRESHOLD_LG_2ND_SZ                                   14

#define RG_AGC_THRESHOLD_MG_2ND_MSK                                  0x3fff0000
#define RG_AGC_THRESHOLD_MG_2ND_I_MSK                                0xc000ffff
#define RG_AGC_THRESHOLD_MG_2ND_SFT                                  16
#define RG_AGC_THRESHOLD_MG_2ND_HI                                   29
#define RG_AGC_THRESHOLD_MG_2ND_SZ                                   14

#define RG_MRX_TYPE_MSK                                              0x000000ff
#define RG_MRX_TYPE_I_MSK                                            0xffffff00
#define RG_MRX_TYPE_SFT                                              0
#define RG_MRX_TYPE_HI                                               7
#define RG_MRX_TYPE_SZ                                               8

#define RG_MRX_TYPE_CNT_LMT_MSK                                      0x00001f00
#define RG_MRX_TYPE_CNT_LMT_I_MSK                                    0xffffe0ff
#define RG_MRX_TYPE_CNT_LMT_SFT                                      8
#define RG_MRX_TYPE_CNT_LMT_HI                                       12
#define RG_MRX_TYPE_CNT_LMT_SZ                                       5

#define RG_MTX_TYPE_MSK                                              0x00ff0000
#define RG_MTX_TYPE_I_MSK                                            0xff00ffff
#define RG_MTX_TYPE_SFT                                              16
#define RG_MTX_TYPE_HI                                               23
#define RG_MTX_TYPE_SZ                                               8

#define RG_MTX_TYPE_CNT_LMT_MSK                                      0x1f000000
#define RG_MTX_TYPE_CNT_LMT_I_MSK                                    0xe0ffffff
#define RG_MTX_TYPE_CNT_LMT_SFT                                      24
#define RG_MTX_TYPE_CNT_LMT_HI                                       28
#define RG_MTX_TYPE_CNT_LMT_SZ                                       5

#define RO_MRX_TYPE_CNT_MSK                                          0x0000ffff
#define RO_MRX_TYPE_CNT_I_MSK                                        0xffff0000
#define RO_MRX_TYPE_CNT_SFT                                          0
#define RO_MRX_TYPE_CNT_HI                                           15
#define RO_MRX_TYPE_CNT_SZ                                           16

#define RO_MTX_TYPE_CNT_MSK                                          0xffff0000
#define RO_MTX_TYPE_CNT_I_MSK                                        0x0000ffff
#define RO_MTX_TYPE_CNT_SFT                                          16
#define RO_MTX_TYPE_CNT_HI                                           31
#define RO_MTX_TYPE_CNT_SZ                                           16

#define RO_TX_CRC_MSK                                                0xffffffff
#define RO_TX_CRC_I_MSK                                              0x00000000
#define RO_TX_CRC_SFT                                                0
#define RO_TX_CRC_HI                                                 31
#define RO_TX_CRC_SZ                                                 32

#define RG_ACI_POINT_CNT_LMT_11GN_HT40_MSK                           0x000000ff
#define RG_ACI_POINT_CNT_LMT_11GN_HT40_I_MSK                         0xffffff00
#define RG_ACI_POINT_CNT_LMT_11GN_HT40_SFT                           0
#define RG_ACI_POINT_CNT_LMT_11GN_HT40_HI                            7
#define RG_ACI_POINT_CNT_LMT_11GN_HT40_SZ                            8

#define RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT40_MSK                       0x00000300
#define RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT40_I_MSK                     0xfffffcff
#define RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT40_SFT                       8
#define RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT40_HI                        9
#define RG_ACI_DAGC_LEAKY_FACTOR_11GN_HT40_SZ                        2

#define RG_ACI_DAGC_PWR_SEL_11GN_HT40_MSK                            0x00001000
#define RG_ACI_DAGC_PWR_SEL_11GN_HT40_I_MSK                          0xffffefff
#define RG_ACI_DAGC_PWR_SEL_11GN_HT40_SFT                            12
#define RG_ACI_DAGC_PWR_SEL_11GN_HT40_HI                             12
#define RG_ACI_DAGC_PWR_SEL_11GN_HT40_SZ                             1

#define RG_ACI_DAGC_TARGET_11GN_HT40_MSK                             0x0000007f
#define RG_ACI_DAGC_TARGET_11GN_HT40_I_MSK                           0xffffff80
#define RG_ACI_DAGC_TARGET_11GN_HT40_SFT                             0
#define RG_ACI_DAGC_TARGET_11GN_HT40_HI                              6
#define RG_ACI_DAGC_TARGET_11GN_HT40_SZ                              7

#define RG_ACI_GAIN_SET_11GN_HT40_MSK                                0x01ff0000
#define RG_ACI_GAIN_SET_11GN_HT40_I_MSK                              0xfe00ffff
#define RG_ACI_GAIN_SET_11GN_HT40_SFT                                16
#define RG_ACI_GAIN_SET_11GN_HT40_HI                                 24
#define RG_ACI_GAIN_SET_11GN_HT40_SZ                                 9

#define RG_ACI_GAIN_OW_11GN_HT40_MSK                                 0x80000000
#define RG_ACI_GAIN_OW_11GN_HT40_I_MSK                               0x7fffffff
#define RG_ACI_GAIN_OW_11GN_HT40_SFT                                 31
#define RG_ACI_GAIN_OW_11GN_HT40_HI                                  31
#define RG_ACI_GAIN_OW_11GN_HT40_SZ                                  1

#define RG_ACI_GAIN_INI_11GN_HT40_MSK                                0x000001ff
#define RG_ACI_GAIN_INI_11GN_HT40_I_MSK                              0xfffffe00
#define RG_ACI_GAIN_INI_11GN_HT40_SFT                                0
#define RG_ACI_GAIN_INI_11GN_HT40_HI                                 8
#define RG_ACI_GAIN_INI_11GN_HT40_SZ                                 9

#define RG_ACI_GAIN_INI_11GN_HT20_MSK                                0x01ff0000
#define RG_ACI_GAIN_INI_11GN_HT20_I_MSK                              0xfe00ffff
#define RG_ACI_GAIN_INI_11GN_HT20_SFT                                16
#define RG_ACI_GAIN_INI_11GN_HT20_HI                                 24
#define RG_ACI_GAIN_INI_11GN_HT20_SZ                                 9

#define RG_MAC_PKT_MODE_MSK                                          0x00000001
#define RG_MAC_PKT_MODE_I_MSK                                        0xfffffffe
#define RG_MAC_PKT_MODE_SFT                                          0
#define RG_MAC_PKT_MODE_HI                                           0
#define RG_MAC_PKT_MODE_SZ                                           1

#define RG_MAC_PKT_AGGREGATE_MSK                                     0x00000002
#define RG_MAC_PKT_AGGREGATE_I_MSK                                   0xfffffffd
#define RG_MAC_PKT_AGGREGATE_SFT                                     1
#define RG_MAC_PKT_AGGREGATE_HI                                      1
#define RG_MAC_PKT_AGGREGATE_SZ                                      1

#define RG_MAC_PKT_ADDR4_ON_MSK                                      0x00000010
#define RG_MAC_PKT_ADDR4_ON_I_MSK                                    0xffffffef
#define RG_MAC_PKT_ADDR4_ON_SFT                                      4
#define RG_MAC_PKT_ADDR4_ON_HI                                       4
#define RG_MAC_PKT_ADDR4_ON_SZ                                       1

#define RG_MAC_PKT_SEQ_ON_MSK                                        0x00000020
#define RG_MAC_PKT_SEQ_ON_I_MSK                                      0xffffffdf
#define RG_MAC_PKT_SEQ_ON_SFT                                        5
#define RG_MAC_PKT_SEQ_ON_HI                                         5
#define RG_MAC_PKT_SEQ_ON_SZ                                         1

#define RG_MAC_PKT_ADDR3_ON_MSK                                      0x00000040
#define RG_MAC_PKT_ADDR3_ON_I_MSK                                    0xffffffbf
#define RG_MAC_PKT_ADDR3_ON_SFT                                      6
#define RG_MAC_PKT_ADDR3_ON_HI                                       6
#define RG_MAC_PKT_ADDR3_ON_SZ                                       1

#define RG_MAC_PKT_ADDR2_ON_MSK                                      0x00000080
#define RG_MAC_PKT_ADDR2_ON_I_MSK                                    0xffffff7f
#define RG_MAC_PKT_ADDR2_ON_SFT                                      7
#define RG_MAC_PKT_ADDR2_ON_HI                                       7
#define RG_MAC_PKT_ADDR2_ON_SZ                                       1

#define RG_MAC_PKT_AGGREGATE_NUM_MSK                                 0x00000f00
#define RG_MAC_PKT_AGGREGATE_NUM_I_MSK                               0xfffff0ff
#define RG_MAC_PKT_AGGREGATE_NUM_SFT                                 8
#define RG_MAC_PKT_AGGREGATE_NUM_HI                                  11
#define RG_MAC_PKT_AGGREGATE_NUM_SZ                                  4

#define RG_MAC_PKT_PLD_LENGTH_MSK                                    0xffff0000
#define RG_MAC_PKT_PLD_LENGTH_I_MSK                                  0x0000ffff
#define RG_MAC_PKT_PLD_LENGTH_SFT                                    16
#define RG_MAC_PKT_PLD_LENGTH_HI                                     31
#define RG_MAC_PKT_PLD_LENGTH_SZ                                     16

#define RG_MAC_PKT_DUR_MSK                                           0x0000ffff
#define RG_MAC_PKT_DUR_I_MSK                                         0xffff0000
#define RG_MAC_PKT_DUR_SFT                                           0
#define RG_MAC_PKT_DUR_HI                                            15
#define RG_MAC_PKT_DUR_SZ                                            16

#define RG_MAC_PKT_FC_MSK                                            0xffff0000
#define RG_MAC_PKT_FC_I_MSK                                          0x0000ffff
#define RG_MAC_PKT_FC_SFT                                            16
#define RG_MAC_PKT_FC_HI                                             31
#define RG_MAC_PKT_FC_SZ                                             16

#define RG_MAC_PKT_ADDR1_31_0_MSK                                    0xffffffff
#define RG_MAC_PKT_ADDR1_31_0_I_MSK                                  0x00000000
#define RG_MAC_PKT_ADDR1_31_0_SFT                                    0
#define RG_MAC_PKT_ADDR1_31_0_HI                                     31
#define RG_MAC_PKT_ADDR1_31_0_SZ                                     32

#define RG_MAC_PKT_ADDR1_47_32_MSK                                   0x0000ffff
#define RG_MAC_PKT_ADDR1_47_32_I_MSK                                 0xffff0000
#define RG_MAC_PKT_ADDR1_47_32_SFT                                   0
#define RG_MAC_PKT_ADDR1_47_32_HI                                    15
#define RG_MAC_PKT_ADDR1_47_32_SZ                                    16

#define RG_MAC_PKT_ADDR2_31_0_MSK                                    0xffffffff
#define RG_MAC_PKT_ADDR2_31_0_I_MSK                                  0x00000000
#define RG_MAC_PKT_ADDR2_31_0_SFT                                    0
#define RG_MAC_PKT_ADDR2_31_0_HI                                     31
#define RG_MAC_PKT_ADDR2_31_0_SZ                                     32

#define RG_MAC_PKT_ADDR2_47_32_MSK                                   0x0000ffff
#define RG_MAC_PKT_ADDR2_47_32_I_MSK                                 0xffff0000
#define RG_MAC_PKT_ADDR2_47_32_SFT                                   0
#define RG_MAC_PKT_ADDR2_47_32_HI                                    15
#define RG_MAC_PKT_ADDR2_47_32_SZ                                    16

#define RG_MAC_PKT_ADDR3_31_0_MSK                                    0xffffffff
#define RG_MAC_PKT_ADDR3_31_0_I_MSK                                  0x00000000
#define RG_MAC_PKT_ADDR3_31_0_SFT                                    0
#define RG_MAC_PKT_ADDR3_31_0_HI                                     31
#define RG_MAC_PKT_ADDR3_31_0_SZ                                     32

#define RG_MAC_PKT_ADDR3_47_32_MSK                                   0x0000ffff
#define RG_MAC_PKT_ADDR3_47_32_I_MSK                                 0xffff0000
#define RG_MAC_PKT_ADDR3_47_32_SFT                                   0
#define RG_MAC_PKT_ADDR3_47_32_HI                                    15
#define RG_MAC_PKT_ADDR3_47_32_SZ                                    16

#define RG_MAC_PKT_SEQ_MSK                                           0x0000ffff
#define RG_MAC_PKT_SEQ_I_MSK                                         0xffff0000
#define RG_MAC_PKT_SEQ_SFT                                           0
#define RG_MAC_PKT_SEQ_HI                                            15
#define RG_MAC_PKT_SEQ_SZ                                            16

#define RG_MAC_PKT_ADDR4_31_0_MSK                                    0xffffffff
#define RG_MAC_PKT_ADDR4_31_0_I_MSK                                  0x00000000
#define RG_MAC_PKT_ADDR4_31_0_SFT                                    0
#define RG_MAC_PKT_ADDR4_31_0_HI                                     31
#define RG_MAC_PKT_ADDR4_31_0_SZ                                     32

#define RG_MAC_PKT_ADDR4_47_32_MSK                                   0x0000ffff
#define RG_MAC_PKT_ADDR4_47_32_I_MSK                                 0xffff0000
#define RG_MAC_PKT_ADDR4_47_32_SFT                                   0
#define RG_MAC_PKT_ADDR4_47_32_HI                                    15
#define RG_MAC_PKT_ADDR4_47_32_SZ                                    16

#define RG_RF_PWR_MAN_EN_MSK                                         0x00000100
#define RG_RF_PWR_MAN_EN_I_MSK                                       0xfffffeff
#define RG_RF_PWR_MAN_EN_SFT                                         8
#define RG_RF_PWR_MAN_EN_HI                                          8
#define RG_RF_PWR_MAN_EN_SZ                                          1

#define RG_BB_SCALE_MAN_EN_MSK                                       0x00010000
#define RG_BB_SCALE_MAN_EN_I_MSK                                     0xfffeffff
#define RG_BB_SCALE_MAN_EN_SFT                                       16
#define RG_BB_SCALE_MAN_EN_HI                                        16
#define RG_BB_SCALE_MAN_EN_SZ                                        1

#define RG_BB_SCALE_CCK_11M_MSK                                      0x000000ff
#define RG_BB_SCALE_CCK_11M_I_MSK                                    0xffffff00
#define RG_BB_SCALE_CCK_11M_SFT                                      0
#define RG_BB_SCALE_CCK_11M_HI                                       7
#define RG_BB_SCALE_CCK_11M_SZ                                       8

#define RG_BB_SCALE_CCK_5M_MSK                                       0x0000ff00
#define RG_BB_SCALE_CCK_5M_I_MSK                                     0xffff00ff
#define RG_BB_SCALE_CCK_5M_SFT                                       8
#define RG_BB_SCALE_CCK_5M_HI                                        15
#define RG_BB_SCALE_CCK_5M_SZ                                        8

#define RG_BB_SCALE_BARKER_2M_MSK                                    0x00ff0000
#define RG_BB_SCALE_BARKER_2M_I_MSK                                  0xff00ffff
#define RG_BB_SCALE_BARKER_2M_SFT                                    16
#define RG_BB_SCALE_BARKER_2M_HI                                     23
#define RG_BB_SCALE_BARKER_2M_SZ                                     8

#define RG_BB_SCALE_BARKER_1M_MSK                                    0xff000000
#define RG_BB_SCALE_BARKER_1M_I_MSK                                  0x00ffffff
#define RG_BB_SCALE_BARKER_1M_SFT                                    24
#define RG_BB_SCALE_BARKER_1M_HI                                     31
#define RG_BB_SCALE_BARKER_1M_SZ                                     8

#define RG_RF_PWR_CCK_11M_MSK                                        0x0000007f
#define RG_RF_PWR_CCK_11M_I_MSK                                      0xffffff80
#define RG_RF_PWR_CCK_11M_SFT                                        0
#define RG_RF_PWR_CCK_11M_HI                                         6
#define RG_RF_PWR_CCK_11M_SZ                                         7

#define RG_RF_PWR_CCK_5M_MSK                                         0x00007f00
#define RG_RF_PWR_CCK_5M_I_MSK                                       0xffff80ff
#define RG_RF_PWR_CCK_5M_SFT                                         8
#define RG_RF_PWR_CCK_5M_HI                                          14
#define RG_RF_PWR_CCK_5M_SZ                                          7

#define RG_RF_PWR_BARKER_2M_MSK                                      0x007f0000
#define RG_RF_PWR_BARKER_2M_I_MSK                                    0xff80ffff
#define RG_RF_PWR_BARKER_2M_SFT                                      16
#define RG_RF_PWR_BARKER_2M_HI                                       22
#define RG_RF_PWR_BARKER_2M_SZ                                       7

#define RG_RF_PWR_BARKER_1M_MSK                                      0x7f000000
#define RG_RF_PWR_BARKER_1M_I_MSK                                    0x80ffffff
#define RG_RF_PWR_BARKER_1M_SFT                                      24
#define RG_RF_PWR_BARKER_1M_HI                                       30
#define RG_RF_PWR_BARKER_1M_SZ                                       7

#define RG_BB_SCALE_LEGACY_18M_MSK                                   0x000000ff
#define RG_BB_SCALE_LEGACY_18M_I_MSK                                 0xffffff00
#define RG_BB_SCALE_LEGACY_18M_SFT                                   0
#define RG_BB_SCALE_LEGACY_18M_HI                                    7
#define RG_BB_SCALE_LEGACY_18M_SZ                                    8

#define RG_BB_SCALE_LEGACY_12M_MSK                                   0x0000ff00
#define RG_BB_SCALE_LEGACY_12M_I_MSK                                 0xffff00ff
#define RG_BB_SCALE_LEGACY_12M_SFT                                   8
#define RG_BB_SCALE_LEGACY_12M_HI                                    15
#define RG_BB_SCALE_LEGACY_12M_SZ                                    8

#define RG_BB_SCALE_LEGACY_9M_MSK                                    0x00ff0000
#define RG_BB_SCALE_LEGACY_9M_I_MSK                                  0xff00ffff
#define RG_BB_SCALE_LEGACY_9M_SFT                                    16
#define RG_BB_SCALE_LEGACY_9M_HI                                     23
#define RG_BB_SCALE_LEGACY_9M_SZ                                     8

#define RG_BB_SCALE_LEGACY_6M_MSK                                    0xff000000
#define RG_BB_SCALE_LEGACY_6M_I_MSK                                  0x00ffffff
#define RG_BB_SCALE_LEGACY_6M_SFT                                    24
#define RG_BB_SCALE_LEGACY_6M_HI                                     31
#define RG_BB_SCALE_LEGACY_6M_SZ                                     8

#define RG_BB_SCALE_LEGACY_54M_MSK                                   0x000000ff
#define RG_BB_SCALE_LEGACY_54M_I_MSK                                 0xffffff00
#define RG_BB_SCALE_LEGACY_54M_SFT                                   0
#define RG_BB_SCALE_LEGACY_54M_HI                                    7
#define RG_BB_SCALE_LEGACY_54M_SZ                                    8

#define RG_BB_SCALE_LEGACY_48M_MSK                                   0x0000ff00
#define RG_BB_SCALE_LEGACY_48M_I_MSK                                 0xffff00ff
#define RG_BB_SCALE_LEGACY_48M_SFT                                   8
#define RG_BB_SCALE_LEGACY_48M_HI                                    15
#define RG_BB_SCALE_LEGACY_48M_SZ                                    8

#define RG_BB_SCALE_LEGACY_36M_MSK                                   0x00ff0000
#define RG_BB_SCALE_LEGACY_36M_I_MSK                                 0xff00ffff
#define RG_BB_SCALE_LEGACY_36M_SFT                                   16
#define RG_BB_SCALE_LEGACY_36M_HI                                    23
#define RG_BB_SCALE_LEGACY_36M_SZ                                    8

#define RG_BB_SCALE_LEGACY_24M_MSK                                   0xff000000
#define RG_BB_SCALE_LEGACY_24M_I_MSK                                 0x00ffffff
#define RG_BB_SCALE_LEGACY_24M_SFT                                   24
#define RG_BB_SCALE_LEGACY_24M_HI                                    31
#define RG_BB_SCALE_LEGACY_24M_SZ                                    8

#define RG_BB_SCALE_HT20_MCS3_MSK                                    0x000000ff
#define RG_BB_SCALE_HT20_MCS3_I_MSK                                  0xffffff00
#define RG_BB_SCALE_HT20_MCS3_SFT                                    0
#define RG_BB_SCALE_HT20_MCS3_HI                                     7
#define RG_BB_SCALE_HT20_MCS3_SZ                                     8

#define RG_BB_SCALE_HT20_MCS2_MSK                                    0x0000ff00
#define RG_BB_SCALE_HT20_MCS2_I_MSK                                  0xffff00ff
#define RG_BB_SCALE_HT20_MCS2_SFT                                    8
#define RG_BB_SCALE_HT20_MCS2_HI                                     15
#define RG_BB_SCALE_HT20_MCS2_SZ                                     8

#define RG_BB_SCALE_HT20_MCS1_MSK                                    0x00ff0000
#define RG_BB_SCALE_HT20_MCS1_I_MSK                                  0xff00ffff
#define RG_BB_SCALE_HT20_MCS1_SFT                                    16
#define RG_BB_SCALE_HT20_MCS1_HI                                     23
#define RG_BB_SCALE_HT20_MCS1_SZ                                     8

#define RG_BB_SCALE_HT20_MCS0_MSK                                    0xff000000
#define RG_BB_SCALE_HT20_MCS0_I_MSK                                  0x00ffffff
#define RG_BB_SCALE_HT20_MCS0_SFT                                    24
#define RG_BB_SCALE_HT20_MCS0_HI                                     31
#define RG_BB_SCALE_HT20_MCS0_SZ                                     8

#define RG_BB_SCALE_HT20_MCS7_MSK                                    0x000000ff
#define RG_BB_SCALE_HT20_MCS7_I_MSK                                  0xffffff00
#define RG_BB_SCALE_HT20_MCS7_SFT                                    0
#define RG_BB_SCALE_HT20_MCS7_HI                                     7
#define RG_BB_SCALE_HT20_MCS7_SZ                                     8

#define RG_BB_SCALE_HT20_MCS6_MSK                                    0x0000ff00
#define RG_BB_SCALE_HT20_MCS6_I_MSK                                  0xffff00ff
#define RG_BB_SCALE_HT20_MCS6_SFT                                    8
#define RG_BB_SCALE_HT20_MCS6_HI                                     15
#define RG_BB_SCALE_HT20_MCS6_SZ                                     8

#define RG_BB_SCALE_HT20_MCS5_MSK                                    0x00ff0000
#define RG_BB_SCALE_HT20_MCS5_I_MSK                                  0xff00ffff
#define RG_BB_SCALE_HT20_MCS5_SFT                                    16
#define RG_BB_SCALE_HT20_MCS5_HI                                     23
#define RG_BB_SCALE_HT20_MCS5_SZ                                     8

#define RG_BB_SCALE_HT20_MCS4_MSK                                    0xff000000
#define RG_BB_SCALE_HT20_MCS4_I_MSK                                  0x00ffffff
#define RG_BB_SCALE_HT20_MCS4_SFT                                    24
#define RG_BB_SCALE_HT20_MCS4_HI                                     31
#define RG_BB_SCALE_HT20_MCS4_SZ                                     8

#define RG_BB_SCALE_HT40_MCS3_MSK                                    0x000000ff
#define RG_BB_SCALE_HT40_MCS3_I_MSK                                  0xffffff00
#define RG_BB_SCALE_HT40_MCS3_SFT                                    0
#define RG_BB_SCALE_HT40_MCS3_HI                                     7
#define RG_BB_SCALE_HT40_MCS3_SZ                                     8

#define RG_BB_SCALE_HT40_MCS2_MSK                                    0x0000ff00
#define RG_BB_SCALE_HT40_MCS2_I_MSK                                  0xffff00ff
#define RG_BB_SCALE_HT40_MCS2_SFT                                    8
#define RG_BB_SCALE_HT40_MCS2_HI                                     15
#define RG_BB_SCALE_HT40_MCS2_SZ                                     8

#define RG_BB_SCALE_HT40_MCS1_MSK                                    0x00ff0000
#define RG_BB_SCALE_HT40_MCS1_I_MSK                                  0xff00ffff
#define RG_BB_SCALE_HT40_MCS1_SFT                                    16
#define RG_BB_SCALE_HT40_MCS1_HI                                     23
#define RG_BB_SCALE_HT40_MCS1_SZ                                     8

#define RG_BB_SCALE_HT40_MCS0_MSK                                    0xff000000
#define RG_BB_SCALE_HT40_MCS0_I_MSK                                  0x00ffffff
#define RG_BB_SCALE_HT40_MCS0_SFT                                    24
#define RG_BB_SCALE_HT40_MCS0_HI                                     31
#define RG_BB_SCALE_HT40_MCS0_SZ                                     8

#define RG_BB_SCALE_HT40_MCS7_MSK                                    0x000000ff
#define RG_BB_SCALE_HT40_MCS7_I_MSK                                  0xffffff00
#define RG_BB_SCALE_HT40_MCS7_SFT                                    0
#define RG_BB_SCALE_HT40_MCS7_HI                                     7
#define RG_BB_SCALE_HT40_MCS7_SZ                                     8

#define RG_BB_SCALE_HT40_MCS6_MSK                                    0x0000ff00
#define RG_BB_SCALE_HT40_MCS6_I_MSK                                  0xffff00ff
#define RG_BB_SCALE_HT40_MCS6_SFT                                    8
#define RG_BB_SCALE_HT40_MCS6_HI                                     15
#define RG_BB_SCALE_HT40_MCS6_SZ                                     8

#define RG_BB_SCALE_HT40_MCS5_MSK                                    0x00ff0000
#define RG_BB_SCALE_HT40_MCS5_I_MSK                                  0xff00ffff
#define RG_BB_SCALE_HT40_MCS5_SFT                                    16
#define RG_BB_SCALE_HT40_MCS5_HI                                     23
#define RG_BB_SCALE_HT40_MCS5_SZ                                     8

#define RG_BB_SCALE_HT40_MCS4_MSK                                    0xff000000
#define RG_BB_SCALE_HT40_MCS4_I_MSK                                  0x00ffffff
#define RG_BB_SCALE_HT40_MCS4_SFT                                    24
#define RG_BB_SCALE_HT40_MCS4_HI                                     31
#define RG_BB_SCALE_HT40_MCS4_SZ                                     8

#define RG_RF_PWR_LEGACY_64QAM_MSK                                   0x0000007f
#define RG_RF_PWR_LEGACY_64QAM_I_MSK                                 0xffffff80
#define RG_RF_PWR_LEGACY_64QAM_SFT                                   0
#define RG_RF_PWR_LEGACY_64QAM_HI                                    6
#define RG_RF_PWR_LEGACY_64QAM_SZ                                    7

#define RG_RF_PWR_LEGACY_16QAM_MSK                                   0x00007f00
#define RG_RF_PWR_LEGACY_16QAM_I_MSK                                 0xffff80ff
#define RG_RF_PWR_LEGACY_16QAM_SFT                                   8
#define RG_RF_PWR_LEGACY_16QAM_HI                                    14
#define RG_RF_PWR_LEGACY_16QAM_SZ                                    7

#define RG_RF_PWR_LEGACY_QPSK_MSK                                    0x007f0000
#define RG_RF_PWR_LEGACY_QPSK_I_MSK                                  0xff80ffff
#define RG_RF_PWR_LEGACY_QPSK_SFT                                    16
#define RG_RF_PWR_LEGACY_QPSK_HI                                     22
#define RG_RF_PWR_LEGACY_QPSK_SZ                                     7

#define RG_RF_PWR_LEGACY_BPSK_MSK                                    0x7f000000
#define RG_RF_PWR_LEGACY_BPSK_I_MSK                                  0x80ffffff
#define RG_RF_PWR_LEGACY_BPSK_SFT                                    24
#define RG_RF_PWR_LEGACY_BPSK_HI                                     30
#define RG_RF_PWR_LEGACY_BPSK_SZ                                     7

#define RG_RF_PWR_HT20_64QAM_MSK                                     0x0000007f
#define RG_RF_PWR_HT20_64QAM_I_MSK                                   0xffffff80
#define RG_RF_PWR_HT20_64QAM_SFT                                     0
#define RG_RF_PWR_HT20_64QAM_HI                                      6
#define RG_RF_PWR_HT20_64QAM_SZ                                      7

#define RG_RF_PWR_HT20_16QAM_MSK                                     0x00007f00
#define RG_RF_PWR_HT20_16QAM_I_MSK                                   0xffff80ff
#define RG_RF_PWR_HT20_16QAM_SFT                                     8
#define RG_RF_PWR_HT20_16QAM_HI                                      14
#define RG_RF_PWR_HT20_16QAM_SZ                                      7

#define RG_RF_PWR_HT20_QPSK_MSK                                      0x007f0000
#define RG_RF_PWR_HT20_QPSK_I_MSK                                    0xff80ffff
#define RG_RF_PWR_HT20_QPSK_SFT                                      16
#define RG_RF_PWR_HT20_QPSK_HI                                       22
#define RG_RF_PWR_HT20_QPSK_SZ                                       7

#define RG_RF_PWR_HT20_BPSK_MSK                                      0x7f000000
#define RG_RF_PWR_HT20_BPSK_I_MSK                                    0x80ffffff
#define RG_RF_PWR_HT20_BPSK_SFT                                      24
#define RG_RF_PWR_HT20_BPSK_HI                                       30
#define RG_RF_PWR_HT20_BPSK_SZ                                       7

#define RG_RF_PWR_HT40_64QAM_MSK                                     0x0000007f
#define RG_RF_PWR_HT40_64QAM_I_MSK                                   0xffffff80
#define RG_RF_PWR_HT40_64QAM_SFT                                     0
#define RG_RF_PWR_HT40_64QAM_HI                                      6
#define RG_RF_PWR_HT40_64QAM_SZ                                      7

#define RG_RF_PWR_HT40_16QAM_MSK                                     0x00007f00
#define RG_RF_PWR_HT40_16QAM_I_MSK                                   0xffff80ff
#define RG_RF_PWR_HT40_16QAM_SFT                                     8
#define RG_RF_PWR_HT40_16QAM_HI                                      14
#define RG_RF_PWR_HT40_16QAM_SZ                                      7

#define RG_RF_PWR_HT40_QPSK_MSK                                      0x007f0000
#define RG_RF_PWR_HT40_QPSK_I_MSK                                    0xff80ffff
#define RG_RF_PWR_HT40_QPSK_SFT                                      16
#define RG_RF_PWR_HT40_QPSK_HI                                       22
#define RG_RF_PWR_HT40_QPSK_SZ                                       7

#define RG_RF_PWR_HT40_BPSK_MSK                                      0x7f000000
#define RG_RF_PWR_HT40_BPSK_I_MSK                                    0x80ffffff
#define RG_RF_PWR_HT40_BPSK_SFT                                      24
#define RG_RF_PWR_HT40_BPSK_HI                                       30
#define RG_RF_PWR_HT40_BPSK_SZ                                       7

#define RG_RF_PHY_SETTING_VERSION_MSK                                0xffffffff
#define RG_RF_PHY_SETTING_VERSION_I_MSK                              0x00000000
#define RG_RF_PHY_SETTING_VERSION_SFT                                0
#define RG_RF_PHY_SETTING_VERSION_HI                                 31
#define RG_RF_PHY_SETTING_VERSION_SZ                                 32

#define RG_RX_BEACON_LOSS_ON_MSK                                     0x00000001
#define RG_RX_BEACON_LOSS_ON_I_MSK                                   0xfffffffe
#define RG_RX_BEACON_LOSS_ON_SFT                                     0
#define RG_RX_BEACON_LOSS_ON_HI                                      0
#define RG_RX_BEACON_LOSS_ON_SZ                                      1

#define RG_RX_PKT_ADDR3_ON_MSK                                       0x00000002
#define RG_RX_PKT_ADDR3_ON_I_MSK                                     0xfffffffd
#define RG_RX_PKT_ADDR3_ON_SFT                                       1
#define RG_RX_PKT_ADDR3_ON_HI                                        1
#define RG_RX_PKT_ADDR3_ON_SZ                                        1

#define RG_RX_PKT_ADDR2_ON_MSK                                       0x00000004
#define RG_RX_PKT_ADDR2_ON_I_MSK                                     0xfffffffb
#define RG_RX_PKT_ADDR2_ON_SFT                                       2
#define RG_RX_PKT_ADDR2_ON_HI                                        2
#define RG_RX_PKT_ADDR2_ON_SZ                                        1

#define RG_RX_PKT_ADDR1_ON_MSK                                       0x00000008
#define RG_RX_PKT_ADDR1_ON_I_MSK                                     0xfffffff7
#define RG_RX_PKT_ADDR1_ON_SFT                                       3
#define RG_RX_PKT_ADDR1_ON_HI                                        3
#define RG_RX_PKT_ADDR1_ON_SZ                                        1

#define RG_RX_BEACON_TU_MSK                                          0x00003ff0
#define RG_RX_BEACON_TU_I_MSK                                        0xffffc00f
#define RG_RX_BEACON_TU_SFT                                          4
#define RG_RX_BEACON_TU_HI                                           13
#define RG_RX_BEACON_TU_SZ                                           10

#define RG_RX_PKT_TIMER_LMT_MSK                                      0xffff0000
#define RG_RX_PKT_TIMER_LMT_I_MSK                                    0x0000ffff
#define RG_RX_PKT_TIMER_LMT_SFT                                      16
#define RG_RX_PKT_TIMER_LMT_HI                                       31
#define RG_RX_PKT_TIMER_LMT_SZ                                       16

#define RG_RX_BEACON_LOSS_CNT_LMT_MSK                                0x000000ff
#define RG_RX_BEACON_LOSS_CNT_LMT_I_MSK                              0xffffff00
#define RG_RX_BEACON_LOSS_CNT_LMT_SFT                                0
#define RG_RX_BEACON_LOSS_CNT_LMT_HI                                 7
#define RG_RX_BEACON_LOSS_CNT_LMT_SZ                                 8

#define RG_RX_BEACON_CRC_BYPASS_MSK                                  0x00000100
#define RG_RX_BEACON_CRC_BYPASS_I_MSK                                0xfffffeff
#define RG_RX_BEACON_CRC_BYPASS_SFT                                  8
#define RG_RX_BEACON_CRC_BYPASS_HI                                   8
#define RG_RX_BEACON_CRC_BYPASS_SZ                                   1

#define RG_RX_SSID_MATCH_STAT_EN_MSK                                 0x00000200
#define RG_RX_SSID_MATCH_STAT_EN_I_MSK                               0xfffffdff
#define RG_RX_SSID_MATCH_STAT_EN_SFT                                 9
#define RG_RX_SSID_MATCH_STAT_EN_HI                                  9
#define RG_RX_SSID_MATCH_STAT_EN_SZ                                  1

#define RG_RX_MONITOR_ON_MSK                                         0x00001000
#define RG_RX_MONITOR_ON_I_MSK                                       0xffffefff
#define RG_RX_MONITOR_ON_SFT                                         12
#define RG_RX_MONITOR_ON_HI                                          12
#define RG_RX_MONITOR_ON_SZ                                          1

#define RG_RX_BEACON_INTERVAL_MSK                                    0xffff0000
#define RG_RX_BEACON_INTERVAL_I_MSK                                  0x0000ffff
#define RG_RX_BEACON_INTERVAL_SFT                                    16
#define RG_RX_BEACON_INTERVAL_HI                                     31
#define RG_RX_BEACON_INTERVAL_SZ                                     16

#define RG_RX_PKT_FC_MSK                                             0xffff0000
#define RG_RX_PKT_FC_I_MSK                                           0x0000ffff
#define RG_RX_PKT_FC_SFT                                             16
#define RG_RX_PKT_FC_HI                                              31
#define RG_RX_PKT_FC_SZ                                              16

#define RG_RX_PKT_ADDR1_31_0_MSK                                     0xffffffff
#define RG_RX_PKT_ADDR1_31_0_I_MSK                                   0x00000000
#define RG_RX_PKT_ADDR1_31_0_SFT                                     0
#define RG_RX_PKT_ADDR1_31_0_HI                                      31
#define RG_RX_PKT_ADDR1_31_0_SZ                                      32

#define RG_RX_PKT_ADDR1_47_32_MSK                                    0x0000ffff
#define RG_RX_PKT_ADDR1_47_32_I_MSK                                  0xffff0000
#define RG_RX_PKT_ADDR1_47_32_SFT                                    0
#define RG_RX_PKT_ADDR1_47_32_HI                                     15
#define RG_RX_PKT_ADDR1_47_32_SZ                                     16

#define RG_RX_PKT_ADDR2_31_0_MSK                                     0xffffffff
#define RG_RX_PKT_ADDR2_31_0_I_MSK                                   0x00000000
#define RG_RX_PKT_ADDR2_31_0_SFT                                     0
#define RG_RX_PKT_ADDR2_31_0_HI                                      31
#define RG_RX_PKT_ADDR2_31_0_SZ                                      32

#define RG_RX_PKT_ADDR2_47_32_MSK                                    0x0000ffff
#define RG_RX_PKT_ADDR2_47_32_I_MSK                                  0xffff0000
#define RG_RX_PKT_ADDR2_47_32_SFT                                    0
#define RG_RX_PKT_ADDR2_47_32_HI                                     15
#define RG_RX_PKT_ADDR2_47_32_SZ                                     16

#define RG_RX_PKT_ADDR3_31_0_MSK                                     0xffffffff
#define RG_RX_PKT_ADDR3_31_0_I_MSK                                   0x00000000
#define RG_RX_PKT_ADDR3_31_0_SFT                                     0
#define RG_RX_PKT_ADDR3_31_0_HI                                      31
#define RG_RX_PKT_ADDR3_31_0_SZ                                      32

#define RG_RX_PKT_ADDR3_47_32_MSK                                    0x0000ffff
#define RG_RX_PKT_ADDR3_47_32_I_MSK                                  0xffff0000
#define RG_RX_PKT_ADDR3_47_32_SFT                                    0
#define RG_RX_PKT_ADDR3_47_32_HI                                     15
#define RG_RX_PKT_ADDR3_47_32_SZ                                     16

#define RO_INTRP_RX_LOSS_MSK                                         0x00000001
#define RO_INTRP_RX_LOSS_I_MSK                                       0xfffffffe
#define RO_INTRP_RX_LOSS_SFT                                         0
#define RO_INTRP_RX_LOSS_HI                                          0
#define RO_INTRP_RX_LOSS_SZ                                          1

#define RO_RX_PKT_TIMER_MSK                                          0xffff0000
#define RO_RX_PKT_TIMER_I_MSK                                        0x0000ffff
#define RO_RX_PKT_TIMER_SFT                                          16
#define RO_RX_PKT_TIMER_HI                                           31
#define RO_RX_PKT_TIMER_SZ                                           16

#define RO_INTRP_RX_BEACON_LOSS_MSK                                  0x00000001
#define RO_INTRP_RX_BEACON_LOSS_I_MSK                                0xfffffffe
#define RO_INTRP_RX_BEACON_LOSS_SFT                                  0
#define RO_INTRP_RX_BEACON_LOSS_HI                                   0
#define RO_INTRP_RX_BEACON_LOSS_SZ                                   1

#define RO_RX_BEACON_LOSS_CNT_MSK                                    0x0000ff00
#define RO_RX_BEACON_LOSS_CNT_I_MSK                                  0xffff00ff
#define RO_RX_BEACON_LOSS_CNT_SFT                                    8
#define RO_RX_BEACON_LOSS_CNT_HI                                     15
#define RO_RX_BEACON_LOSS_CNT_SZ                                     8

#define RO_RX_BEACON_CNT_MSK                                         0xffff0000
#define RO_RX_BEACON_CNT_I_MSK                                       0x0000ffff
#define RO_RX_BEACON_CNT_SFT                                         16
#define RO_RX_BEACON_CNT_HI                                          31
#define RO_RX_BEACON_CNT_SZ                                          16

#define RG_RX_TIM_MAP_AID_MSK                                        0x000007ff
#define RG_RX_TIM_MAP_AID_I_MSK                                      0xfffff800
#define RG_RX_TIM_MAP_AID_SFT                                        0
#define RG_RX_TIM_MAP_AID_HI                                         10
#define RG_RX_TIM_MAP_AID_SZ                                         11

#define RG_RX_BEACON_MAC_EN_MSK                                      0x00010000
#define RG_RX_BEACON_MAC_EN_I_MSK                                    0xfffeffff
#define RG_RX_BEACON_MAC_EN_SFT                                      16
#define RG_RX_BEACON_MAC_EN_HI                                       16
#define RG_RX_BEACON_MAC_EN_SZ                                       1

#define RO_TIM_DTIM_PERIOD_MSK                                       0x000000ff
#define RO_TIM_DTIM_PERIOD_I_MSK                                     0xffffff00
#define RO_TIM_DTIM_PERIOD_SFT                                       0
#define RO_TIM_DTIM_PERIOD_HI                                        7
#define RO_TIM_DTIM_PERIOD_SZ                                        8

#define RO_TIM_DTIM_COUNT_MSK                                        0x0000ff00
#define RO_TIM_DTIM_COUNT_I_MSK                                      0xffff00ff
#define RO_TIM_DTIM_COUNT_SFT                                        8
#define RO_TIM_DTIM_COUNT_HI                                         15
#define RO_TIM_DTIM_COUNT_SZ                                         8

#define RO_TIM_LENGTH_MSK                                            0x00ff0000
#define RO_TIM_LENGTH_I_MSK                                          0xff00ffff
#define RO_TIM_LENGTH_SFT                                            16
#define RO_TIM_LENGTH_HI                                             23
#define RO_TIM_LENGTH_SZ                                             8

#define RO_TIM_ID_MSK                                                0xff000000
#define RO_TIM_ID_I_MSK                                              0x00ffffff
#define RO_TIM_ID_SFT                                                24
#define RO_TIM_ID_HI                                                 31
#define RO_TIM_ID_SZ                                                 8

#define RO_TIM_MAPPED_MSK                                            0x00000001
#define RO_TIM_MAPPED_I_MSK                                          0xfffffffe
#define RO_TIM_MAPPED_SFT                                            0
#define RO_TIM_MAPPED_HI                                             0
#define RO_TIM_MAPPED_SZ                                             1

#define RO_DTIM_DETECTED_MSK                                         0x00000010
#define RO_DTIM_DETECTED_I_MSK                                       0xffffffef
#define RO_DTIM_DETECTED_SFT                                         4
#define RO_DTIM_DETECTED_HI                                          4
#define RO_DTIM_DETECTED_SZ                                          1

#define RO_BEACON_DETECTED_MSK                                       0x00000100
#define RO_BEACON_DETECTED_I_MSK                                     0xfffffeff
#define RO_BEACON_DETECTED_SFT                                       8
#define RO_BEACON_DETECTED_HI                                        8
#define RO_BEACON_DETECTED_SZ                                        1

#define RO_TIM_BITMAP_CTRL_MSK                                       0xff000000
#define RO_TIM_BITMAP_CTRL_I_MSK                                     0x00ffffff
#define RO_TIM_BITMAP_CTRL_SFT                                       24
#define RO_TIM_BITMAP_CTRL_HI                                        31
#define RO_TIM_BITMAP_CTRL_SZ                                        8

#define RO_BEACON_CAPABILITY_MSK                                     0x0000ffff
#define RO_BEACON_CAPABILITY_I_MSK                                   0xffff0000
#define RO_BEACON_CAPABILITY_SFT                                     0
#define RO_BEACON_CAPABILITY_HI                                      15
#define RO_BEACON_CAPABILITY_SZ                                      16

#define RO_BEACON_INTERVAL_MSK                                       0xffff0000
#define RO_BEACON_INTERVAL_I_MSK                                     0x0000ffff
#define RO_BEACON_INTERVAL_SFT                                       16
#define RO_BEACON_INTERVAL_HI                                        31
#define RO_BEACON_INTERVAL_SZ                                        16

#define RG_RX_LISTEN_B_ONLY_EN_MSK                                   0x00000001
#define RG_RX_LISTEN_B_ONLY_EN_I_MSK                                 0xfffffffe
#define RG_RX_LISTEN_B_ONLY_EN_SFT                                   0
#define RG_RX_LISTEN_B_ONLY_EN_HI                                    0
#define RG_RX_LISTEN_B_ONLY_EN_SZ                                    1

#define RG_RX_LISTEN_WAKE_UP_MODE_MSK                                0x00000002
#define RG_RX_LISTEN_WAKE_UP_MODE_I_MSK                              0xfffffffd
#define RG_RX_LISTEN_WAKE_UP_MODE_SFT                                1
#define RG_RX_LISTEN_WAKE_UP_MODE_HI                                 1
#define RG_RX_LISTEN_WAKE_UP_MODE_SZ                                 1

#define RG_DTIM_EARLY_TERM_EN_MSK                                    0x00000010
#define RG_DTIM_EARLY_TERM_EN_I_MSK                                  0xffffffef
#define RG_DTIM_EARLY_TERM_EN_SFT                                    4
#define RG_DTIM_EARLY_TERM_EN_HI                                     4
#define RG_DTIM_EARLY_TERM_EN_SZ                                     1

#define RG_DTIM_BC_BYPASS_EN_MSK                                     0x00000100
#define RG_DTIM_BC_BYPASS_EN_I_MSK                                   0xfffffeff
#define RG_DTIM_BC_BYPASS_EN_SFT                                     8
#define RG_DTIM_BC_BYPASS_EN_HI                                      8
#define RG_DTIM_BC_BYPASS_EN_SZ                                      1

#define RG_DTIM_DETECTED_CNT_MSK                                     0x00ff0000
#define RG_DTIM_DETECTED_CNT_I_MSK                                   0xff00ffff
#define RG_DTIM_DETECTED_CNT_SFT                                     16
#define RG_DTIM_DETECTED_CNT_HI                                      23
#define RG_DTIM_DETECTED_CNT_SZ                                      8

#define RG_RX_FIFO_FULL_CNT_EN_MSK                                   0x00000001
#define RG_RX_FIFO_FULL_CNT_EN_I_MSK                                 0xfffffffe
#define RG_RX_FIFO_FULL_CNT_EN_SFT                                   0
#define RG_RX_FIFO_FULL_CNT_EN_HI                                    0
#define RG_RX_FIFO_FULL_CNT_EN_SZ                                    1

#define RG_TX_FIFO_EMPTY_CNT_EN_MSK                                  0x00000010
#define RG_TX_FIFO_EMPTY_CNT_EN_I_MSK                                0xffffffef
#define RG_TX_FIFO_EMPTY_CNT_EN_SFT                                  4
#define RG_TX_FIFO_EMPTY_CNT_EN_HI                                   4
#define RG_TX_FIFO_EMPTY_CNT_EN_SZ                                   1

#define RO_RX_FIFO_FULL_CNT_MSK                                      0x0000ffff
#define RO_RX_FIFO_FULL_CNT_I_MSK                                    0xffff0000
#define RO_RX_FIFO_FULL_CNT_SFT                                      0
#define RO_RX_FIFO_FULL_CNT_HI                                       15
#define RO_RX_FIFO_FULL_CNT_SZ                                       16

#define RO_TX_FIFO_EMPTY_CNT_MSK                                     0xffff0000
#define RO_TX_FIFO_EMPTY_CNT_I_MSK                                   0x0000ffff
#define RO_TX_FIFO_EMPTY_CNT_SFT                                     16
#define RO_TX_FIFO_EMPTY_CNT_HI                                      31
#define RO_TX_FIFO_EMPTY_CNT_SZ                                      16

#define RO_BEACON_TIMESTAMP_63_32_MSK                                0xffffffff
#define RO_BEACON_TIMESTAMP_63_32_I_MSK                              0x00000000
#define RO_BEACON_TIMESTAMP_63_32_SFT                                0
#define RO_BEACON_TIMESTAMP_63_32_HI                                 31
#define RO_BEACON_TIMESTAMP_63_32_SZ                                 32

#define RO_BEACON_TIMESTAMP_31_0_MSK                                 0xffffffff
#define RO_BEACON_TIMESTAMP_31_0_I_MSK                               0x00000000
#define RO_BEACON_TIMESTAMP_31_0_SFT                                 0
#define RO_BEACON_TIMESTAMP_31_0_HI                                  31
#define RO_BEACON_TIMESTAMP_31_0_SZ                                  32

#define RO_WF2G_SX_CHANNEL_MSK                                       0x000000ff
#define RO_WF2G_SX_CHANNEL_I_MSK                                     0xffffff00
#define RO_WF2G_SX_CHANNEL_SFT                                       0
#define RO_WF2G_SX_CHANNEL_HI                                        7
#define RO_WF2G_SX_CHANNEL_SZ                                        8

#define RG_BIST_EN_RX_FFT_MSK                                        0x00000001
#define RG_BIST_EN_RX_FFT_I_MSK                                      0xfffffffe
#define RG_BIST_EN_RX_FFT_SFT                                        0
#define RG_BIST_EN_RX_FFT_HI                                         0
#define RG_BIST_EN_RX_FFT_SZ                                         1

#define RG_BIST_MODE_RX_FFT_MSK                                      0x00000010
#define RG_BIST_MODE_RX_FFT_I_MSK                                    0xffffffef
#define RG_BIST_MODE_RX_FFT_SFT                                      4
#define RG_BIST_MODE_RX_FFT_HI                                       4
#define RG_BIST_MODE_RX_FFT_SZ                                       1

#define RO_BIST_DONE_RX_FFT_1_MSK                                    0x00010000
#define RO_BIST_DONE_RX_FFT_1_I_MSK                                  0xfffeffff
#define RO_BIST_DONE_RX_FFT_1_SFT                                    16
#define RO_BIST_DONE_RX_FFT_1_HI                                     16
#define RO_BIST_DONE_RX_FFT_1_SZ                                     1

#define RO_BIST_FAIL_RX_FFT_1_MSK                                    0x00020000
#define RO_BIST_FAIL_RX_FFT_1_I_MSK                                  0xfffdffff
#define RO_BIST_FAIL_RX_FFT_1_SFT                                    17
#define RO_BIST_FAIL_RX_FFT_1_HI                                     17
#define RO_BIST_FAIL_RX_FFT_1_SZ                                     1

#define RO_BIST_DONE_RX_FFT_0_MSK                                    0x00100000
#define RO_BIST_DONE_RX_FFT_0_I_MSK                                  0xffefffff
#define RO_BIST_DONE_RX_FFT_0_SFT                                    20
#define RO_BIST_DONE_RX_FFT_0_HI                                     20
#define RO_BIST_DONE_RX_FFT_0_SZ                                     1

#define RO_BIST_FAIL_RX_FFT_0_MSK                                    0x00200000
#define RO_BIST_FAIL_RX_FFT_0_I_MSK                                  0xffdfffff
#define RO_BIST_FAIL_RX_FFT_0_SFT                                    21
#define RO_BIST_FAIL_RX_FFT_0_HI                                     21
#define RO_BIST_FAIL_RX_FFT_0_SZ                                     1

#define RG_AUDIO_CLK_EN_MSK                                          0x00000001
#define RG_AUDIO_CLK_EN_I_MSK                                        0xfffffffe
#define RG_AUDIO_CLK_EN_SFT                                          0
#define RG_AUDIO_CLK_EN_HI                                           0
#define RG_AUDIO_CLK_EN_SZ                                           1

#define RG_AUDIO_CLK_SEL_MSK                                         0x00000002
#define RG_AUDIO_CLK_SEL_I_MSK                                       0xfffffffd
#define RG_AUDIO_CLK_SEL_SFT                                         1
#define RG_AUDIO_CLK_SEL_HI                                          1
#define RG_AUDIO_CLK_SEL_SZ                                          1

#define RG_PGAGC_SET_NEW_MSK                                         0x0000000f
#define RG_PGAGC_SET_NEW_I_MSK                                       0xfffffff0
#define RG_PGAGC_SET_NEW_SFT                                         0
#define RG_PGAGC_SET_NEW_HI                                          3
#define RG_PGAGC_SET_NEW_SZ                                          4

#define RG_PGAGC_OW_NEW_MSK                                          0x00000010
#define RG_PGAGC_OW_NEW_I_MSK                                        0xffffffef
#define RG_PGAGC_OW_NEW_SFT                                          4
#define RG_PGAGC_OW_NEW_HI                                           4
#define RG_PGAGC_OW_NEW_SZ                                           1

#define RG_RFGC_SET_NEW_MSK                                          0x00000300
#define RG_RFGC_SET_NEW_I_MSK                                        0xfffffcff
#define RG_RFGC_SET_NEW_SFT                                          8
#define RG_RFGC_SET_NEW_HI                                           9
#define RG_RFGC_SET_NEW_SZ                                           2

#define RG_RFGC_OW_NEW_MSK                                           0x00000400
#define RG_RFGC_OW_NEW_I_MSK                                         0xfffffbff
#define RG_RFGC_OW_NEW_SFT                                           10
#define RG_RFGC_OW_NEW_HI                                            10
#define RG_RFGC_OW_NEW_SZ                                            1

#define RG_RXAGC_SET_NEW_MSK                                         0x00001000
#define RG_RXAGC_SET_NEW_I_MSK                                       0xffffefff
#define RG_RXAGC_SET_NEW_SFT                                         12
#define RG_RXAGC_SET_NEW_HI                                          12
#define RG_RXAGC_SET_NEW_SZ                                          1

#define RG_RXAGC_OW_NEW_MSK                                          0x00002000
#define RG_RXAGC_OW_NEW_I_MSK                                        0xffffdfff
#define RG_RXAGC_OW_NEW_SFT                                          13
#define RG_RXAGC_OW_NEW_HI                                           13
#define RG_RXAGC_OW_NEW_SZ                                           1

#define RG_PGA_REFDB_SAT_NEW_MSK                                     0x007f0000
#define RG_PGA_REFDB_SAT_NEW_I_MSK                                   0xff80ffff
#define RG_PGA_REFDB_SAT_NEW_SFT                                     16
#define RG_PGA_REFDB_SAT_NEW_HI                                      22
#define RG_PGA_REFDB_SAT_NEW_SZ                                      7

#define RG_PGA_REFDB_TOP_NEW_MSK                                     0x7f000000
#define RG_PGA_REFDB_TOP_NEW_I_MSK                                   0x80ffffff
#define RG_PGA_REFDB_TOP_NEW_SFT                                     24
#define RG_PGA_REFDB_TOP_NEW_HI                                      30
#define RG_PGA_REFDB_TOP_NEW_SZ                                      7

#define RG_AGC_NEW_SEL_MSK                                           0x80000000
#define RG_AGC_NEW_SEL_I_MSK                                         0x7fffffff
#define RG_AGC_NEW_SEL_SFT                                           31
#define RG_AGC_NEW_SEL_HI                                            31
#define RG_AGC_NEW_SEL_SZ                                            1

#define RG_RSSI_INV_NEW_MSK                                          0x00000001
#define RG_RSSI_INV_NEW_I_MSK                                        0xfffffffe
#define RG_RSSI_INV_NEW_SFT                                          0
#define RG_RSSI_INV_NEW_HI                                           0
#define RG_RSSI_INV_NEW_SZ                                           1

#define RG_RSSI_OFFSET_NEW_MSK                                       0x00000ff0
#define RG_RSSI_OFFSET_NEW_I_MSK                                     0xfffff00f
#define RG_RSSI_OFFSET_NEW_SFT                                       4
#define RG_RSSI_OFFSET_NEW_HI                                        11
#define RG_RSSI_OFFSET_NEW_SZ                                        8

#define RG_LG_PGA_JB_TH_NEW_MSK                                      0x00f00000
#define RG_LG_PGA_JB_TH_NEW_I_MSK                                    0xff0fffff
#define RG_LG_PGA_JB_TH_NEW_SFT                                      20
#define RG_LG_PGA_JB_TH_NEW_HI                                       23
#define RG_LG_PGA_JB_TH_NEW_SZ                                       4

#define RG_MG_PGA_JB_TH_NEW_MSK                                      0x0f000000
#define RG_MG_PGA_JB_TH_NEW_I_MSK                                    0xf0ffffff
#define RG_MG_PGA_JB_TH_NEW_SFT                                      24
#define RG_MG_PGA_JB_TH_NEW_HI                                       27
#define RG_MG_PGA_JB_TH_NEW_SZ                                       4

#define RG_HG_PGA_JB_TH_NEW_MSK                                      0xf0000000
#define RG_HG_PGA_JB_TH_NEW_I_MSK                                    0x0fffffff
#define RG_HG_PGA_JB_TH_NEW_SFT                                      28
#define RG_HG_PGA_JB_TH_NEW_HI                                       31
#define RG_HG_PGA_JB_TH_NEW_SZ                                       4

#define RG_PRE_AGC_MG_TO_HG_RSSI_TH_NEW_MSK                          0x000007ff
#define RG_PRE_AGC_MG_TO_HG_RSSI_TH_NEW_I_MSK                        0xfffff800
#define RG_PRE_AGC_MG_TO_HG_RSSI_TH_NEW_SFT                          0
#define RG_PRE_AGC_MG_TO_HG_RSSI_TH_NEW_HI                           10
#define RG_PRE_AGC_MG_TO_HG_RSSI_TH_NEW_SZ                           11

#define RG_PRE_AGC_HG_TO_MG_RSSI_TH_NEW_MSK                          0x007ff000
#define RG_PRE_AGC_HG_TO_MG_RSSI_TH_NEW_I_MSK                        0xff800fff
#define RG_PRE_AGC_HG_TO_MG_RSSI_TH_NEW_SFT                          12
#define RG_PRE_AGC_HG_TO_MG_RSSI_TH_NEW_HI                           22
#define RG_PRE_AGC_HG_TO_MG_RSSI_TH_NEW_SZ                           11

#define RG_PRE_AGC_LG_TO_MG_RSSI_TH_NEW_MSK                          0x000007ff
#define RG_PRE_AGC_LG_TO_MG_RSSI_TH_NEW_I_MSK                        0xfffff800
#define RG_PRE_AGC_LG_TO_MG_RSSI_TH_NEW_SFT                          0
#define RG_PRE_AGC_LG_TO_MG_RSSI_TH_NEW_HI                           10
#define RG_PRE_AGC_LG_TO_MG_RSSI_TH_NEW_SZ                           11

#define RG_PRE_AGC_MG_TO_LG_RSSI_TH_NEW_MSK                          0x007ff000
#define RG_PRE_AGC_MG_TO_LG_RSSI_TH_NEW_I_MSK                        0xff800fff
#define RG_PRE_AGC_MG_TO_LG_RSSI_TH_NEW_SFT                          12
#define RG_PRE_AGC_MG_TO_LG_RSSI_TH_NEW_HI                           22
#define RG_PRE_AGC_MG_TO_LG_RSSI_TH_NEW_SZ                           11

#define RG_CNT_PRE_AGC_HG_AVG_LMT_NEW_MSK                            0x0000007f
#define RG_CNT_PRE_AGC_HG_AVG_LMT_NEW_I_MSK                          0xffffff80
#define RG_CNT_PRE_AGC_HG_AVG_LMT_NEW_SFT                            0
#define RG_CNT_PRE_AGC_HG_AVG_LMT_NEW_HI                             6
#define RG_CNT_PRE_AGC_HG_AVG_LMT_NEW_SZ                             7

#define RG_LG_PGA_SAT_PGA_GAIN_NEW_MSK                               0x00000f00
#define RG_LG_PGA_SAT_PGA_GAIN_NEW_I_MSK                             0xfffff0ff
#define RG_LG_PGA_SAT_PGA_GAIN_NEW_SFT                               8
#define RG_LG_PGA_SAT_PGA_GAIN_NEW_HI                                11
#define RG_LG_PGA_SAT_PGA_GAIN_NEW_SZ                                4

#define RG_MG_PGA_SAT_PGA_GAIN_NEW_MSK                               0x0000f000
#define RG_MG_PGA_SAT_PGA_GAIN_NEW_I_MSK                             0xffff0fff
#define RG_MG_PGA_SAT_PGA_GAIN_NEW_SFT                               12
#define RG_MG_PGA_SAT_PGA_GAIN_NEW_HI                                15
#define RG_MG_PGA_SAT_PGA_GAIN_NEW_SZ                                4

#define RG_HG_PGA_SAT_PGA_GAIN_NEW_MSK                               0x000f0000
#define RG_HG_PGA_SAT_PGA_GAIN_NEW_I_MSK                             0xfff0ffff
#define RG_HG_PGA_SAT_PGA_GAIN_NEW_SFT                               16
#define RG_HG_PGA_SAT_PGA_GAIN_NEW_HI                                19
#define RG_HG_PGA_SAT_PGA_GAIN_NEW_SZ                                4

#define RG_LG_RF_SAT_PGA_GAIN_NEW_MSK                                0x00f00000
#define RG_LG_RF_SAT_PGA_GAIN_NEW_I_MSK                              0xff0fffff
#define RG_LG_RF_SAT_PGA_GAIN_NEW_SFT                                20
#define RG_LG_RF_SAT_PGA_GAIN_NEW_HI                                 23
#define RG_LG_RF_SAT_PGA_GAIN_NEW_SZ                                 4

#define RG_MG_RF_SAT_PGA_GAIN_NEW_MSK                                0x0f000000
#define RG_MG_RF_SAT_PGA_GAIN_NEW_I_MSK                              0xf0ffffff
#define RG_MG_RF_SAT_PGA_GAIN_NEW_SFT                                24
#define RG_MG_RF_SAT_PGA_GAIN_NEW_HI                                 27
#define RG_MG_RF_SAT_PGA_GAIN_NEW_SZ                                 4

#define RG_HG_RF_SAT_PGA_GAIN_NEW_MSK                                0xf0000000
#define RG_HG_RF_SAT_PGA_GAIN_NEW_I_MSK                              0x0fffffff
#define RG_HG_RF_SAT_PGA_GAIN_NEW_SFT                                28
#define RG_HG_RF_SAT_PGA_GAIN_NEW_HI                                 31
#define RG_HG_RF_SAT_PGA_GAIN_NEW_SZ                                 4

#define RG_CNT_PRE_AGC_MG_SETTLE_LMT_NEW_MSK                         0x0000007f
#define RG_CNT_PRE_AGC_MG_SETTLE_LMT_NEW_I_MSK                       0xffffff80
#define RG_CNT_PRE_AGC_MG_SETTLE_LMT_NEW_SFT                         0
#define RG_CNT_PRE_AGC_MG_SETTLE_LMT_NEW_HI                          6
#define RG_CNT_PRE_AGC_MG_SETTLE_LMT_NEW_SZ                          7

#define RG_CNT_PRE_AGC_HG_SETTLE_LMT_NEW_MSK                         0x00007f00
#define RG_CNT_PRE_AGC_HG_SETTLE_LMT_NEW_I_MSK                       0xffff80ff
#define RG_CNT_PRE_AGC_HG_SETTLE_LMT_NEW_SFT                         8
#define RG_CNT_PRE_AGC_HG_SETTLE_LMT_NEW_HI                          14
#define RG_CNT_PRE_AGC_HG_SETTLE_LMT_NEW_SZ                          7

#define RG_CNT_PRE_AGC_LG_AVG_LMT_NEW_MSK                            0x007f0000
#define RG_CNT_PRE_AGC_LG_AVG_LMT_NEW_I_MSK                          0xff80ffff
#define RG_CNT_PRE_AGC_LG_AVG_LMT_NEW_SFT                            16
#define RG_CNT_PRE_AGC_LG_AVG_LMT_NEW_HI                             22
#define RG_CNT_PRE_AGC_LG_AVG_LMT_NEW_SZ                             7

#define RG_CNT_PRE_AGC_MG_AVG_LMT_NEW_MSK                            0x7f000000
#define RG_CNT_PRE_AGC_MG_AVG_LMT_NEW_I_MSK                          0x80ffffff
#define RG_CNT_PRE_AGC_MG_AVG_LMT_NEW_SFT                            24
#define RG_CNT_PRE_AGC_MG_AVG_LMT_NEW_HI                             30
#define RG_CNT_PRE_AGC_MG_AVG_LMT_NEW_SZ                             7

#define RG_CNT_POST_AGC_LG_AVG_LMT_NEW_MSK                           0x0000007f
#define RG_CNT_POST_AGC_LG_AVG_LMT_NEW_I_MSK                         0xffffff80
#define RG_CNT_POST_AGC_LG_AVG_LMT_NEW_SFT                           0
#define RG_CNT_POST_AGC_LG_AVG_LMT_NEW_HI                            6
#define RG_CNT_POST_AGC_LG_AVG_LMT_NEW_SZ                            7

#define RG_CNT_POST_AGC_MG_AVG_LMT_NEW_MSK                           0x00007f00
#define RG_CNT_POST_AGC_MG_AVG_LMT_NEW_I_MSK                         0xffff80ff
#define RG_CNT_POST_AGC_MG_AVG_LMT_NEW_SFT                           8
#define RG_CNT_POST_AGC_MG_AVG_LMT_NEW_HI                            14
#define RG_CNT_POST_AGC_MG_AVG_LMT_NEW_SZ                            7

#define RG_CNT_POST_AGC_HG_AVG_LMT_NEW_MSK                           0x007f0000
#define RG_CNT_POST_AGC_HG_AVG_LMT_NEW_I_MSK                         0xff80ffff
#define RG_CNT_POST_AGC_HG_AVG_LMT_NEW_SFT                           16
#define RG_CNT_POST_AGC_HG_AVG_LMT_NEW_HI                            22
#define RG_CNT_POST_AGC_HG_AVG_LMT_NEW_SZ                            7

#define RG_CNT_PRE_AGC_LG_SETTLE_LMT_NEW_MSK                         0x7f000000
#define RG_CNT_PRE_AGC_LG_SETTLE_LMT_NEW_I_MSK                       0x80ffffff
#define RG_CNT_PRE_AGC_LG_SETTLE_LMT_NEW_SFT                         24
#define RG_CNT_PRE_AGC_LG_SETTLE_LMT_NEW_HI                          30
#define RG_CNT_PRE_AGC_LG_SETTLE_LMT_NEW_SZ                          7

#define RG_POST_AGC_MG_TO_LG_RSSI_TH_NEW_MSK                         0x000007ff
#define RG_POST_AGC_MG_TO_LG_RSSI_TH_NEW_I_MSK                       0xfffff800
#define RG_POST_AGC_MG_TO_LG_RSSI_TH_NEW_SFT                         0
#define RG_POST_AGC_MG_TO_LG_RSSI_TH_NEW_HI                          10
#define RG_POST_AGC_MG_TO_LG_RSSI_TH_NEW_SZ                          11

#define RG_POST_AGC_HG_TO_MG_RSSI_TH_NEW_MSK                         0x007ff000
#define RG_POST_AGC_HG_TO_MG_RSSI_TH_NEW_I_MSK                       0xff800fff
#define RG_POST_AGC_HG_TO_MG_RSSI_TH_NEW_SFT                         12
#define RG_POST_AGC_HG_TO_MG_RSSI_TH_NEW_HI                          22
#define RG_POST_AGC_HG_TO_MG_RSSI_TH_NEW_SZ                          11

#define RG_CNT_POST_AGC_DONE_SETTLE_LMT_NEW_MSK                      0x7f000000
#define RG_CNT_POST_AGC_DONE_SETTLE_LMT_NEW_I_MSK                    0x80ffffff
#define RG_CNT_POST_AGC_DONE_SETTLE_LMT_NEW_SFT                      24
#define RG_CNT_POST_AGC_DONE_SETTLE_LMT_NEW_HI                       30
#define RG_CNT_POST_AGC_DONE_SETTLE_LMT_NEW_SZ                       7

#define RG_PRE_AGC_LG_TO_MG_PGADB_TH_NEW_MSK                         0x0000007f
#define RG_PRE_AGC_LG_TO_MG_PGADB_TH_NEW_I_MSK                       0xffffff80
#define RG_PRE_AGC_LG_TO_MG_PGADB_TH_NEW_SFT                         0
#define RG_PRE_AGC_LG_TO_MG_PGADB_TH_NEW_HI                          6
#define RG_PRE_AGC_LG_TO_MG_PGADB_TH_NEW_SZ                          7

#define RG_PRE_AGC_MG_TO_HG_PGADB_TH_NEW_MSK                         0x00007f00
#define RG_PRE_AGC_MG_TO_HG_PGADB_TH_NEW_I_MSK                       0xffff80ff
#define RG_PRE_AGC_MG_TO_HG_PGADB_TH_NEW_SFT                         8
#define RG_PRE_AGC_MG_TO_HG_PGADB_TH_NEW_HI                          14
#define RG_PRE_AGC_MG_TO_HG_PGADB_TH_NEW_SZ                          7

#define RG_POST_AGC_LG_TO_ULG_RSSI_TH_NEW_MSK                        0x07ff0000
#define RG_POST_AGC_LG_TO_ULG_RSSI_TH_NEW_I_MSK                      0xf800ffff
#define RG_POST_AGC_LG_TO_ULG_RSSI_TH_NEW_SFT                        16
#define RG_POST_AGC_LG_TO_ULG_RSSI_TH_NEW_HI                         26
#define RG_POST_AGC_LG_TO_ULG_RSSI_TH_NEW_SZ                         11

#define RG_LG_TO_ULG_COMP_NEW_MSK                                    0x00001f00
#define RG_LG_TO_ULG_COMP_NEW_I_MSK                                  0xffffe0ff
#define RG_LG_TO_ULG_COMP_NEW_SFT                                    8
#define RG_LG_TO_ULG_COMP_NEW_HI                                     12
#define RG_LG_TO_ULG_COMP_NEW_SZ                                     5

#define RG_MG_TO_LG_COMP_NEW_MSK                                     0x001f0000
#define RG_MG_TO_LG_COMP_NEW_I_MSK                                   0xffe0ffff
#define RG_MG_TO_LG_COMP_NEW_SFT                                     16
#define RG_MG_TO_LG_COMP_NEW_HI                                      20
#define RG_MG_TO_LG_COMP_NEW_SZ                                      5

#define RG_HG_TO_MG_COMP_NEW_MSK                                     0x1f000000
#define RG_HG_TO_MG_COMP_NEW_I_MSK                                   0xe0ffffff
#define RG_HG_TO_MG_COMP_NEW_SFT                                     24
#define RG_HG_TO_MG_COMP_NEW_HI                                      28
#define RG_HG_TO_MG_COMP_NEW_SZ                                      5

#define RO_RF_PWR_FF2_NEW_MSK                                        0x0000007f
#define RO_RF_PWR_FF2_NEW_I_MSK                                      0xffffff80
#define RO_RF_PWR_FF2_NEW_SFT                                        0
#define RO_RF_PWR_FF2_NEW_HI                                         6
#define RO_RF_PWR_FF2_NEW_SZ                                         7

#define RO_RF_PWR_FF3_NEW_MSK                                        0x00007f00
#define RO_RF_PWR_FF3_NEW_I_MSK                                      0xffff80ff
#define RO_RF_PWR_FF3_NEW_SFT                                        8
#define RO_RF_PWR_FF3_NEW_HI                                         14
#define RO_RF_PWR_FF3_NEW_SZ                                         7

#define RO_RF_PWR_FF4_NEW_MSK                                        0x007f0000
#define RO_RF_PWR_FF4_NEW_I_MSK                                      0xff80ffff
#define RO_RF_PWR_FF4_NEW_SFT                                        16
#define RO_RF_PWR_FF4_NEW_HI                                         22
#define RO_RF_PWR_FF4_NEW_SZ                                         7

#define RO_RF_PWR_FF5_NEW_MSK                                        0x7f000000
#define RO_RF_PWR_FF5_NEW_I_MSK                                      0x80ffffff
#define RO_RF_PWR_FF5_NEW_SFT                                        24
#define RO_RF_PWR_FF5_NEW_HI                                         30
#define RO_RF_PWR_FF5_NEW_SZ                                         7

#define RO_PGA_PWR_FF4_NEW_MSK                                       0x00000fff
#define RO_PGA_PWR_FF4_NEW_I_MSK                                     0xfffff000
#define RO_PGA_PWR_FF4_NEW_SFT                                       0
#define RO_PGA_PWR_FF4_NEW_HI                                        11
#define RO_PGA_PWR_FF4_NEW_SZ                                        12

#define RO_PGA_PWR_FF5_NEW_MSK                                       0x00fff000
#define RO_PGA_PWR_FF5_NEW_I_MSK                                     0xff000fff
#define RO_PGA_PWR_FF5_NEW_SFT                                       12
#define RO_PGA_PWR_FF5_NEW_HI                                        23
#define RO_PGA_PWR_FF5_NEW_SZ                                        12

#define RO_RF_PWR_FF1_NEW_MSK                                        0x7f000000
#define RO_RF_PWR_FF1_NEW_I_MSK                                      0x80ffffff
#define RO_RF_PWR_FF1_NEW_SFT                                        24
#define RO_RF_PWR_FF1_NEW_HI                                         30
#define RO_RF_PWR_FF1_NEW_SZ                                         7

#define RO_PGA_PWR_FF2_NEW_MSK                                       0x00000fff
#define RO_PGA_PWR_FF2_NEW_I_MSK                                     0xfffff000
#define RO_PGA_PWR_FF2_NEW_SFT                                       0
#define RO_PGA_PWR_FF2_NEW_HI                                        11
#define RO_PGA_PWR_FF2_NEW_SZ                                        12

#define RO_PGA_PWR_FF3_NEW_MSK                                       0x00fff000
#define RO_PGA_PWR_FF3_NEW_I_MSK                                     0xff000fff
#define RO_PGA_PWR_FF3_NEW_SFT                                       12
#define RO_PGA_PWR_FF3_NEW_HI                                        23
#define RO_PGA_PWR_FF3_NEW_SZ                                        12

#define RO_PGA_PWR_FF1_NEW_MSK                                       0x00000fff
#define RO_PGA_PWR_FF1_NEW_I_MSK                                     0xfffff000
#define RO_PGA_PWR_FF1_NEW_SFT                                       0
#define RO_PGA_PWR_FF1_NEW_HI                                        11
#define RO_PGA_PWR_FF1_NEW_SZ                                        12

#define RO_PGAGC_FF1_NEW_MSK                                         0x0000000f
#define RO_PGAGC_FF1_NEW_I_MSK                                       0xfffffff0
#define RO_PGAGC_FF1_NEW_SFT                                         0
#define RO_PGAGC_FF1_NEW_HI                                          3
#define RO_PGAGC_FF1_NEW_SZ                                          4

#define RO_PGAGC_FF2_NEW_MSK                                         0x000000f0
#define RO_PGAGC_FF2_NEW_I_MSK                                       0xffffff0f
#define RO_PGAGC_FF2_NEW_SFT                                         4
#define RO_PGAGC_FF2_NEW_HI                                          7
#define RO_PGAGC_FF2_NEW_SZ                                          4

#define RO_PGAGC_FF3_NEW_MSK                                         0x00000f00
#define RO_PGAGC_FF3_NEW_I_MSK                                       0xfffff0ff
#define RO_PGAGC_FF3_NEW_SFT                                         8
#define RO_PGAGC_FF3_NEW_HI                                          11
#define RO_PGAGC_FF3_NEW_SZ                                          4

#define RO_PGAGC_FF4_NEW_MSK                                         0x0000f000
#define RO_PGAGC_FF4_NEW_I_MSK                                       0xffff0fff
#define RO_PGAGC_FF4_NEW_SFT                                         12
#define RO_PGAGC_FF4_NEW_HI                                          15
#define RO_PGAGC_FF4_NEW_SZ                                          4

#define RO_PGAGC_FF5_NEW_MSK                                         0x000f0000
#define RO_PGAGC_FF5_NEW_I_MSK                                       0xfff0ffff
#define RO_PGAGC_FF5_NEW_SFT                                         16
#define RO_PGAGC_FF5_NEW_HI                                          19
#define RO_PGAGC_FF5_NEW_SZ                                          4

#define RO_RFGC_FF1_NEW_MSK                                          0x00300000
#define RO_RFGC_FF1_NEW_I_MSK                                        0xffcfffff
#define RO_RFGC_FF1_NEW_SFT                                          20
#define RO_RFGC_FF1_NEW_HI                                           21
#define RO_RFGC_FF1_NEW_SZ                                           2

#define RO_RFGC_FF2_NEW_MSK                                          0x00c00000
#define RO_RFGC_FF2_NEW_I_MSK                                        0xff3fffff
#define RO_RFGC_FF2_NEW_SFT                                          22
#define RO_RFGC_FF2_NEW_HI                                           23
#define RO_RFGC_FF2_NEW_SZ                                           2

#define RO_RFGC_FF3_NEW_MSK                                          0x03000000
#define RO_RFGC_FF3_NEW_I_MSK                                        0xfcffffff
#define RO_RFGC_FF3_NEW_SFT                                          24
#define RO_RFGC_FF3_NEW_HI                                           25
#define RO_RFGC_FF3_NEW_SZ                                           2

#define RO_RFGC_FF4_NEW_MSK                                          0x0c000000
#define RO_RFGC_FF4_NEW_I_MSK                                        0xf3ffffff
#define RO_RFGC_FF4_NEW_SFT                                          26
#define RO_RFGC_FF4_NEW_HI                                           27
#define RO_RFGC_FF4_NEW_SZ                                           2

#define RO_RFGC_FF5_NEW_MSK                                          0x30000000
#define RO_RFGC_FF5_NEW_I_MSK                                        0xcfffffff
#define RO_RFGC_FF5_NEW_SFT                                          28
#define RO_RFGC_FF5_NEW_HI                                           29
#define RO_RFGC_FF5_NEW_SZ                                           2

#define RG_CSI_MONITOR_ON_11B_MSK                                    0x00000001
#define RG_CSI_MONITOR_ON_11B_I_MSK                                  0xfffffffe
#define RG_CSI_MONITOR_ON_11B_SFT                                    0
#define RG_CSI_MONITOR_ON_11B_HI                                     0
#define RG_CSI_MONITOR_ON_11B_SZ                                     1

#define RG_CSI_PKT_ADDR3_ON_MSK                                      0x00000002
#define RG_CSI_PKT_ADDR3_ON_I_MSK                                    0xfffffffd
#define RG_CSI_PKT_ADDR3_ON_SFT                                      1
#define RG_CSI_PKT_ADDR3_ON_HI                                       1
#define RG_CSI_PKT_ADDR3_ON_SZ                                       1

#define RG_CSI_PKT_ADDR2_ON_MSK                                      0x00000004
#define RG_CSI_PKT_ADDR2_ON_I_MSK                                    0xfffffffb
#define RG_CSI_PKT_ADDR2_ON_SFT                                      2
#define RG_CSI_PKT_ADDR2_ON_HI                                       2
#define RG_CSI_PKT_ADDR2_ON_SZ                                       1

#define RG_CSI_PKT_ADDR1_ON_MSK                                      0x00000008
#define RG_CSI_PKT_ADDR1_ON_I_MSK                                    0xfffffff7
#define RG_CSI_PKT_ADDR1_ON_SFT                                      3
#define RG_CSI_PKT_ADDR1_ON_HI                                       3
#define RG_CSI_PKT_ADDR1_ON_SZ                                       1

#define RG_CSI_PKT_CRC_BYPASS_MSK                                    0x00000010
#define RG_CSI_PKT_CRC_BYPASS_I_MSK                                  0xffffffef
#define RG_CSI_PKT_CRC_BYPASS_SFT                                    4
#define RG_CSI_PKT_CRC_BYPASS_HI                                     4
#define RG_CSI_PKT_CRC_BYPASS_SZ                                     1

#define RG_CSI_TIMESTAMP_SEL_11B_MSK                                 0x00000020
#define RG_CSI_TIMESTAMP_SEL_11B_I_MSK                               0xffffffdf
#define RG_CSI_TIMESTAMP_SEL_11B_SFT                                 5
#define RG_CSI_TIMESTAMP_SEL_11B_HI                                  5
#define RG_CSI_TIMESTAMP_SEL_11B_SZ                                  1

#define RG_CSI_TIMESTAMP_SEL_11GN_MSK                                0x00000040
#define RG_CSI_TIMESTAMP_SEL_11GN_I_MSK                              0xffffffbf
#define RG_CSI_TIMESTAMP_SEL_11GN_SFT                                6
#define RG_CSI_TIMESTAMP_SEL_11GN_HI                                 6
#define RG_CSI_TIMESTAMP_SEL_11GN_SZ                                 1

#define RG_CSI_LATCH_STATE_MSK                                       0x00001f00
#define RG_CSI_LATCH_STATE_I_MSK                                     0xffffe0ff
#define RG_CSI_LATCH_STATE_SFT                                       8
#define RG_CSI_LATCH_STATE_HI                                        12
#define RG_CSI_LATCH_STATE_SZ                                        5

#define RG_CSI_TIMER_ON_11B_MSK                                      0x00010000
#define RG_CSI_TIMER_ON_11B_I_MSK                                    0xfffeffff
#define RG_CSI_TIMER_ON_11B_SFT                                      16
#define RG_CSI_TIMER_ON_11B_HI                                       16
#define RG_CSI_TIMER_ON_11B_SZ                                       1

#define RG_CSI_INFO_CLEAR_11B_MSK                                    0x00020000
#define RG_CSI_INFO_CLEAR_11B_I_MSK                                  0xfffdffff
#define RG_CSI_INFO_CLEAR_11B_SFT                                    17
#define RG_CSI_INFO_CLEAR_11B_HI                                     17
#define RG_CSI_INFO_CLEAR_11B_SZ                                     1

#define RG_CSI_TIMER_ON_11GN_MSK                                     0x00100000
#define RG_CSI_TIMER_ON_11GN_I_MSK                                   0xffefffff
#define RG_CSI_TIMER_ON_11GN_SFT                                     20
#define RG_CSI_TIMER_ON_11GN_HI                                      20
#define RG_CSI_TIMER_ON_11GN_SZ                                      1

#define RG_CSI_INFO_CLEAR_11GN_MSK                                   0x00200000
#define RG_CSI_INFO_CLEAR_11GN_I_MSK                                 0xffdfffff
#define RG_CSI_INFO_CLEAR_11GN_SFT                                   21
#define RG_CSI_INFO_CLEAR_11GN_HI                                    21
#define RG_CSI_INFO_CLEAR_11GN_SZ                                    1

#define RG_CSI_MONITOR_ON_11GN_MSK                                   0x01000000
#define RG_CSI_MONITOR_ON_11GN_I_MSK                                 0xfeffffff
#define RG_CSI_MONITOR_ON_11GN_SFT                                   24
#define RG_CSI_MONITOR_ON_11GN_HI                                    24
#define RG_CSI_MONITOR_ON_11GN_SZ                                    1

#define RG_CSI_PKT_FC_MASK_MSK                                       0x0000ffff
#define RG_CSI_PKT_FC_MASK_I_MSK                                     0xffff0000
#define RG_CSI_PKT_FC_MASK_SFT                                       0
#define RG_CSI_PKT_FC_MASK_HI                                        15
#define RG_CSI_PKT_FC_MASK_SZ                                        16

#define RG_CSI_PKT_FC_MSK                                            0xffff0000
#define RG_CSI_PKT_FC_I_MSK                                          0x0000ffff
#define RG_CSI_PKT_FC_SFT                                            16
#define RG_CSI_PKT_FC_HI                                             31
#define RG_CSI_PKT_FC_SZ                                             16

#define RG_CSI_PKT_ADDR1_31_0_MSK                                    0xffffffff
#define RG_CSI_PKT_ADDR1_31_0_I_MSK                                  0x00000000
#define RG_CSI_PKT_ADDR1_31_0_SFT                                    0
#define RG_CSI_PKT_ADDR1_31_0_HI                                     31
#define RG_CSI_PKT_ADDR1_31_0_SZ                                     32

#define RG_CSI_PKT_ADDR1_47_32_MSK                                   0x0000ffff
#define RG_CSI_PKT_ADDR1_47_32_I_MSK                                 0xffff0000
#define RG_CSI_PKT_ADDR1_47_32_SFT                                   0
#define RG_CSI_PKT_ADDR1_47_32_HI                                    15
#define RG_CSI_PKT_ADDR1_47_32_SZ                                    16

#define RG_CSI_PKT_ADDR2_31_0_MSK                                    0xffffffff
#define RG_CSI_PKT_ADDR2_31_0_I_MSK                                  0x00000000
#define RG_CSI_PKT_ADDR2_31_0_SFT                                    0
#define RG_CSI_PKT_ADDR2_31_0_HI                                     31
#define RG_CSI_PKT_ADDR2_31_0_SZ                                     32

#define RG_CSI_PKT_ADDR2_47_32_MSK                                   0x0000ffff
#define RG_CSI_PKT_ADDR2_47_32_I_MSK                                 0xffff0000
#define RG_CSI_PKT_ADDR2_47_32_SFT                                   0
#define RG_CSI_PKT_ADDR2_47_32_HI                                    15
#define RG_CSI_PKT_ADDR2_47_32_SZ                                    16

#define RG_CSI_PKT_ADDR3_31_0_MSK                                    0xffffffff
#define RG_CSI_PKT_ADDR3_31_0_I_MSK                                  0x00000000
#define RG_CSI_PKT_ADDR3_31_0_SFT                                    0
#define RG_CSI_PKT_ADDR3_31_0_HI                                     31
#define RG_CSI_PKT_ADDR3_31_0_SZ                                     32

#define RG_CSI_PKT_ADDR3_47_32_MSK                                   0x0000ffff
#define RG_CSI_PKT_ADDR3_47_32_I_MSK                                 0xffff0000
#define RG_CSI_PKT_ADDR3_47_32_SFT                                   0
#define RG_CSI_PKT_ADDR3_47_32_HI                                    15
#define RG_CSI_PKT_ADDR3_47_32_SZ                                    16

#define RO_CSI_PKT_WANTED_11GN_MSK                                   0x00000001
#define RO_CSI_PKT_WANTED_11GN_I_MSK                                 0xfffffffe
#define RO_CSI_PKT_WANTED_11GN_SFT                                   0
#define RO_CSI_PKT_WANTED_11GN_HI                                    0
#define RO_CSI_PKT_WANTED_11GN_SZ                                    1

#define RO_CSI_PKT_WANTED_11B_MSK                                    0x00000010
#define RO_CSI_PKT_WANTED_11B_I_MSK                                  0xffffffef
#define RO_CSI_PKT_WANTED_11B_SFT                                    4
#define RO_CSI_PKT_WANTED_11B_HI                                     4
#define RO_CSI_PKT_WANTED_11B_SZ                                     1

#define RO_CSI_PKT_TIMESTAMP_11B_63_32_MSK                           0xffffffff
#define RO_CSI_PKT_TIMESTAMP_11B_63_32_I_MSK                         0x00000000
#define RO_CSI_PKT_TIMESTAMP_11B_63_32_SFT                           0
#define RO_CSI_PKT_TIMESTAMP_11B_63_32_HI                            31
#define RO_CSI_PKT_TIMESTAMP_11B_63_32_SZ                            32

#define RO_CSI_PKT_TIMESTAMP_11B_31_0_MSK                            0xffffffff
#define RO_CSI_PKT_TIMESTAMP_11B_31_0_I_MSK                          0x00000000
#define RO_CSI_PKT_TIMESTAMP_11B_31_0_SFT                            0
#define RO_CSI_PKT_TIMESTAMP_11B_31_0_HI                             31
#define RO_CSI_PKT_TIMESTAMP_11B_31_0_SZ                             32

#define RO_CSI_PKT_TIMESTAMP_11GN_63_32_MSK                          0xffffffff
#define RO_CSI_PKT_TIMESTAMP_11GN_63_32_I_MSK                        0x00000000
#define RO_CSI_PKT_TIMESTAMP_11GN_63_32_SFT                          0
#define RO_CSI_PKT_TIMESTAMP_11GN_63_32_HI                           31
#define RO_CSI_PKT_TIMESTAMP_11GN_63_32_SZ                           32

#define RO_CSI_PKT_TIMESTAMP_11GN_31_0_MSK                           0xffffffff
#define RO_CSI_PKT_TIMESTAMP_11GN_31_0_I_MSK                         0x00000000
#define RO_CSI_PKT_TIMESTAMP_11GN_31_0_SFT                           0
#define RO_CSI_PKT_TIMESTAMP_11GN_31_0_HI                            31
#define RO_CSI_PKT_TIMESTAMP_11GN_31_0_SZ                            32

#define RO_CSI_RSSI_11GN_MSK                                         0x000000ff
#define RO_CSI_RSSI_11GN_I_MSK                                       0xffffff00
#define RO_CSI_RSSI_11GN_SFT                                         0
#define RO_CSI_RSSI_11GN_HI                                          7
#define RO_CSI_RSSI_11GN_SZ                                          8

#define RO_CSI_SNR_11GN_MSK                                          0x0000ff00
#define RO_CSI_SNR_11GN_I_MSK                                        0xffff00ff
#define RO_CSI_SNR_11GN_SFT                                          8
#define RO_CSI_SNR_11GN_HI                                           15
#define RO_CSI_SNR_11GN_SZ                                           8

#define RO_CSI_RSSI_11B_MSK                                          0x00ff0000
#define RO_CSI_RSSI_11B_I_MSK                                        0xff00ffff
#define RO_CSI_RSSI_11B_SFT                                          16
#define RO_CSI_RSSI_11B_HI                                           23
#define RO_CSI_RSSI_11B_SZ                                           8

#define RO_CSI_SNR_11B_MSK                                           0xff000000
#define RO_CSI_SNR_11B_I_MSK                                         0x00ffffff
#define RO_CSI_SNR_11B_SFT                                           24
#define RO_CSI_SNR_11B_HI                                            31
#define RO_CSI_SNR_11B_SZ                                            8

#define RO_CSI_ADDR1_11GN_31_0_MSK                                   0xffffffff
#define RO_CSI_ADDR1_11GN_31_0_I_MSK                                 0x00000000
#define RO_CSI_ADDR1_11GN_31_0_SFT                                   0
#define RO_CSI_ADDR1_11GN_31_0_HI                                    31
#define RO_CSI_ADDR1_11GN_31_0_SZ                                    32

#define RO_CSI_ADDR1_11GN_47_32_MSK                                  0x0000ffff
#define RO_CSI_ADDR1_11GN_47_32_I_MSK                                0xffff0000
#define RO_CSI_ADDR1_11GN_47_32_SFT                                  0
#define RO_CSI_ADDR1_11GN_47_32_HI                                   15
#define RO_CSI_ADDR1_11GN_47_32_SZ                                   16

#define RO_CSI_ADDR2_11GN_31_0_MSK                                   0xffffffff
#define RO_CSI_ADDR2_11GN_31_0_I_MSK                                 0x00000000
#define RO_CSI_ADDR2_11GN_31_0_SFT                                   0
#define RO_CSI_ADDR2_11GN_31_0_HI                                    31
#define RO_CSI_ADDR2_11GN_31_0_SZ                                    32

#define RO_CSI_ADDR2_11GN_47_32_MSK                                  0x0000ffff
#define RO_CSI_ADDR2_11GN_47_32_I_MSK                                0xffff0000
#define RO_CSI_ADDR2_11GN_47_32_SFT                                  0
#define RO_CSI_ADDR2_11GN_47_32_HI                                   15
#define RO_CSI_ADDR2_11GN_47_32_SZ                                   16

#define RO_CSI_ADDR3_11GN_31_0_MSK                                   0xffffffff
#define RO_CSI_ADDR3_11GN_31_0_I_MSK                                 0x00000000
#define RO_CSI_ADDR3_11GN_31_0_SFT                                   0
#define RO_CSI_ADDR3_11GN_31_0_HI                                    31
#define RO_CSI_ADDR3_11GN_31_0_SZ                                    32

#define RO_CSI_ADDR3_11GN_47_32_MSK                                  0x0000ffff
#define RO_CSI_ADDR3_11GN_47_32_I_MSK                                0xffff0000
#define RO_CSI_ADDR3_11GN_47_32_SFT                                  0
#define RO_CSI_ADDR3_11GN_47_32_HI                                   15
#define RO_CSI_ADDR3_11GN_47_32_SZ                                   16

#define RO_CSI_ADDR1_11B_31_0_MSK                                    0xffffffff
#define RO_CSI_ADDR1_11B_31_0_I_MSK                                  0x00000000
#define RO_CSI_ADDR1_11B_31_0_SFT                                    0
#define RO_CSI_ADDR1_11B_31_0_HI                                     31
#define RO_CSI_ADDR1_11B_31_0_SZ                                     32

#define RO_CSI_ADDR1_11B_47_32_MSK                                   0x0000ffff
#define RO_CSI_ADDR1_11B_47_32_I_MSK                                 0xffff0000
#define RO_CSI_ADDR1_11B_47_32_SFT                                   0
#define RO_CSI_ADDR1_11B_47_32_HI                                    15
#define RO_CSI_ADDR1_11B_47_32_SZ                                    16

#define RO_CSI_ADDR2_11B_31_0_MSK                                    0xffffffff
#define RO_CSI_ADDR2_11B_31_0_I_MSK                                  0x00000000
#define RO_CSI_ADDR2_11B_31_0_SFT                                    0
#define RO_CSI_ADDR2_11B_31_0_HI                                     31
#define RO_CSI_ADDR2_11B_31_0_SZ                                     32

#define RO_CSI_ADDR2_11B_47_32_MSK                                   0x0000ffff
#define RO_CSI_ADDR2_11B_47_32_I_MSK                                 0xffff0000
#define RO_CSI_ADDR2_11B_47_32_SFT                                   0
#define RO_CSI_ADDR2_11B_47_32_HI                                    15
#define RO_CSI_ADDR2_11B_47_32_SZ                                    16

#define RO_CSI_ADDR3_11B_31_0_MSK                                    0xffffffff
#define RO_CSI_ADDR3_11B_31_0_I_MSK                                  0x00000000
#define RO_CSI_ADDR3_11B_31_0_SFT                                    0
#define RO_CSI_ADDR3_11B_31_0_HI                                     31
#define RO_CSI_ADDR3_11B_31_0_SZ                                     32

#define RO_CSI_ADDR3_11B_47_32_MSK                                   0x0000ffff
#define RO_CSI_ADDR3_11B_47_32_I_MSK                                 0xffff0000
#define RO_CSI_ADDR3_11B_47_32_SFT                                   0
#define RO_CSI_ADDR3_11B_47_32_HI                                    15
#define RO_CSI_ADDR3_11B_47_32_SZ                                    16

#define RO_SSID_MATCH_ERR_CNT_MSK                                    0x0000ffff
#define RO_SSID_MATCH_ERR_CNT_I_MSK                                  0xffff0000
#define RO_SSID_MATCH_ERR_CNT_SFT                                    0
#define RO_SSID_MATCH_ERR_CNT_HI                                     15
#define RO_SSID_MATCH_ERR_CNT_SZ                                     16

#define RO_SSID_MATCH_CNT_MSK                                        0xffff0000
#define RO_SSID_MATCH_CNT_I_MSK                                      0x0000ffff
#define RO_SSID_MATCH_CNT_SFT                                        16
#define RO_SSID_MATCH_CNT_HI                                         31
#define RO_SSID_MATCH_CNT_SZ                                         16

#define RO_AGC_STATE_NEW_MSK                                         0x0007c000
#define RO_AGC_STATE_NEW_I_MSK                                       0xfff83fff
#define RO_AGC_STATE_NEW_SFT                                         14
#define RO_AGC_STATE_NEW_HI                                          18
#define RO_AGC_STATE_NEW_SZ                                          5

#define RO_RXAGC_NEW_MSK                                             0x00100000
#define RO_RXAGC_NEW_I_MSK                                           0xffefffff
#define RO_RXAGC_NEW_SFT                                             20
#define RO_RXAGC_NEW_HI                                              20
#define RO_RXAGC_NEW_SZ                                              1

#define RO_PGAGC_NEW_MSK                                             0x0f000000
#define RO_PGAGC_NEW_I_MSK                                           0xf0ffffff
#define RO_PGAGC_NEW_SFT                                             24
#define RO_PGAGC_NEW_HI                                              27
#define RO_PGAGC_NEW_SZ                                              4

#define RO_RFGC_NEW_MSK                                              0x30000000
#define RO_RFGC_NEW_I_MSK                                            0xcfffffff
#define RO_RFGC_NEW_SFT                                              28
#define RO_RFGC_NEW_HI                                               29
#define RO_RFGC_NEW_SZ                                               2

#define RO_AGC_STATE_MSK                                             0x00070000
#define RO_AGC_STATE_I_MSK                                           0xfff8ffff
#define RO_AGC_STATE_SFT                                             16
#define RO_AGC_STATE_HI                                              18
#define RO_AGC_STATE_SZ                                              3

#define RO_RXAGC_MSK                                                 0x00100000
#define RO_RXAGC_I_MSK                                               0xffefffff
#define RO_RXAGC_SFT                                                 20
#define RO_RXAGC_HI                                                  20
#define RO_RXAGC_SZ                                                  1

#define RO_PGAGC_MSK                                                 0x0f000000
#define RO_PGAGC_I_MSK                                               0xf0ffffff
#define RO_PGAGC_SFT                                                 24
#define RO_PGAGC_HI                                                  27
#define RO_PGAGC_SZ                                                  4

#define RO_RFGC_MSK                                                  0x30000000
#define RO_RFGC_I_MSK                                                0xcfffffff
#define RO_RFGC_SFT                                                  28
#define RO_RFGC_HI                                                   29
#define RO_RFGC_SZ                                                   2

#define RO_CSTATE_PKT_MSK                                            0x00000003
#define RO_CSTATE_PKT_I_MSK                                          0xfffffffc
#define RO_CSTATE_PKT_SFT                                            0
#define RO_CSTATE_PKT_HI                                             1
#define RO_CSTATE_PKT_SZ                                             2

#define RO_MRX_RX_EN_MSK                                             0x00000010
#define RO_MRX_RX_EN_I_MSK                                           0xffffffef
#define RO_MRX_RX_EN_SFT                                             4
#define RO_MRX_RX_EN_HI                                              4
#define RO_MRX_RX_EN_SZ                                              1

#define RO_CSTATE_AGC_MSK                                            0x00000300
#define RO_CSTATE_AGC_I_MSK                                          0xfffffcff
#define RO_CSTATE_AGC_SFT                                            8
#define RO_CSTATE_AGC_HI                                             9
#define RO_CSTATE_AGC_SZ                                             2

#define RO_AGC_START_80M_MSK                                         0x00001000
#define RO_AGC_START_80M_I_MSK                                       0xffffefff
#define RO_AGC_START_80M_SFT                                         12
#define RO_AGC_START_80M_HI                                          12
#define RO_AGC_START_80M_SZ                                          1

#define RO_AGC_DONE_80M_MSK                                          0x00002000
#define RO_AGC_DONE_80M_I_MSK                                        0xffffdfff
#define RO_AGC_DONE_80M_SFT                                          13
#define RO_AGC_DONE_80M_HI                                           13
#define RO_AGC_DONE_80M_SZ                                           1

#define RO_AGC_START_11GN_MSK                                        0x00004000
#define RO_AGC_START_11GN_I_MSK                                      0xffffbfff
#define RO_AGC_START_11GN_SFT                                        14
#define RO_AGC_START_11GN_HI                                         14
#define RO_AGC_START_11GN_SZ                                         1

#define RO_AGC_START_11B_MSK                                         0x00008000
#define RO_AGC_START_11B_I_MSK                                       0xffff7fff
#define RO_AGC_START_11B_SFT                                         15
#define RO_AGC_START_11B_HI                                          15
#define RO_AGC_START_11B_SZ                                          1

#define RO_CSTATE_RX_MSK                                             0x000f0000
#define RO_CSTATE_RX_I_MSK                                           0xfff0ffff
#define RO_CSTATE_RX_SFT                                             16
#define RO_CSTATE_RX_HI                                              19
#define RO_CSTATE_RX_SZ                                              4

#define RO_TX_IP_MSK                                                 0x00100000
#define RO_TX_IP_I_MSK                                               0xffefffff
#define RO_TX_IP_SFT                                                 20
#define RO_TX_IP_HI                                                  20
#define RO_TX_IP_SZ                                                  1

#define RO_CSTATE_TX_MSK                                             0x0f000000
#define RO_CSTATE_TX_I_MSK                                           0xf0ffffff
#define RO_CSTATE_TX_SFT                                             24
#define RO_CSTATE_TX_HI                                              27
#define RO_CSTATE_TX_SZ                                              4

#define RO_MAC_PHY_TRX_EN_SYNC_MSK                                   0x10000000
#define RO_MAC_PHY_TRX_EN_SYNC_I_MSK                                 0xefffffff
#define RO_MAC_PHY_TRX_EN_SYNC_SFT                                   28
#define RO_MAC_PHY_TRX_EN_SYNC_HI                                    28
#define RO_MAC_PHY_TRX_EN_SYNC_SZ                                    1

#define RO_INTERRUPT_VECTOR_MSK                                      0x0000003f
#define RO_INTERRUPT_VECTOR_I_MSK                                    0xffffffc0
#define RO_INTERRUPT_VECTOR_SFT                                      0
#define RO_INTERRUPT_VECTOR_HI                                       5
#define RO_INTERRUPT_VECTOR_SZ                                       6

#define RG_RESERVED_CMM_MSK                                          0xffffffff
#define RG_RESERVED_CMM_I_MSK                                        0x00000000
#define RG_RESERVED_CMM_SFT                                          0
#define RG_RESERVED_CMM_HI                                           31
#define RG_RESERVED_CMM_SZ                                           32

#define RG_LPF_C00_MSK                                               0x00001fff
#define RG_LPF_C00_I_MSK                                             0xffffe000
#define RG_LPF_C00_SFT                                               0
#define RG_LPF_C00_HI                                                12
#define RG_LPF_C00_SZ                                                13

#define RG_LPF_C01_MSK                                               0x00001fff
#define RG_LPF_C01_I_MSK                                             0xffffe000
#define RG_LPF_C01_SFT                                               0
#define RG_LPF_C01_HI                                                12
#define RG_LPF_C01_SZ                                                13

#define RG_LPF_C02_MSK                                               0x00001fff
#define RG_LPF_C02_I_MSK                                             0xffffe000
#define RG_LPF_C02_SFT                                               0
#define RG_LPF_C02_HI                                                12
#define RG_LPF_C02_SZ                                                13

#define RG_LPF_C03_MSK                                               0x00001fff
#define RG_LPF_C03_I_MSK                                             0xffffe000
#define RG_LPF_C03_SFT                                               0
#define RG_LPF_C03_HI                                                12
#define RG_LPF_C03_SZ                                                13

#define RG_LPF_C04_MSK                                               0x00001fff
#define RG_LPF_C04_I_MSK                                             0xffffe000
#define RG_LPF_C04_SFT                                               0
#define RG_LPF_C04_HI                                                12
#define RG_LPF_C04_SZ                                                13

#define RG_LPF_C05_MSK                                               0x00001fff
#define RG_LPF_C05_I_MSK                                             0xffffe000
#define RG_LPF_C05_SFT                                               0
#define RG_LPF_C05_HI                                                12
#define RG_LPF_C05_SZ                                                13

#define RG_LPF_C06_MSK                                               0x00001fff
#define RG_LPF_C06_I_MSK                                             0xffffe000
#define RG_LPF_C06_SFT                                               0
#define RG_LPF_C06_HI                                                12
#define RG_LPF_C06_SZ                                                13

#define RG_LPF_C07_MSK                                               0x00001fff
#define RG_LPF_C07_I_MSK                                             0xffffe000
#define RG_LPF_C07_SFT                                               0
#define RG_LPF_C07_HI                                                12
#define RG_LPF_C07_SZ                                                13

#define RG_LPF_C08_MSK                                               0x00001fff
#define RG_LPF_C08_I_MSK                                             0xffffe000
#define RG_LPF_C08_SFT                                               0
#define RG_LPF_C08_HI                                                12
#define RG_LPF_C08_SZ                                                13

#define RG_LPF_C09_MSK                                               0x00001fff
#define RG_LPF_C09_I_MSK                                             0xffffe000
#define RG_LPF_C09_SFT                                               0
#define RG_LPF_C09_HI                                                12
#define RG_LPF_C09_SZ                                                13

#define RG_LPF_C10_MSK                                               0x00001fff
#define RG_LPF_C10_I_MSK                                             0xffffe000
#define RG_LPF_C10_SFT                                               0
#define RG_LPF_C10_HI                                                12
#define RG_LPF_C10_SZ                                                13

#define RG_LPF_C11_MSK                                               0x00001fff
#define RG_LPF_C11_I_MSK                                             0xffffe000
#define RG_LPF_C11_SFT                                               0
#define RG_LPF_C11_HI                                                12
#define RG_LPF_C11_SZ                                                13

#define RG_LPF_C12_MSK                                               0x00001fff
#define RG_LPF_C12_I_MSK                                             0xffffe000
#define RG_LPF_C12_SFT                                               0
#define RG_LPF_C12_HI                                                12
#define RG_LPF_C12_SZ                                                13

#define RG_LPF_C13_MSK                                               0x00001fff
#define RG_LPF_C13_I_MSK                                             0xffffe000
#define RG_LPF_C13_SFT                                               0
#define RG_LPF_C13_HI                                                12
#define RG_LPF_C13_SZ                                                13

#define RG_LPF_C14_MSK                                               0x00001fff
#define RG_LPF_C14_I_MSK                                             0xffffe000
#define RG_LPF_C14_SFT                                               0
#define RG_LPF_C14_HI                                                12
#define RG_LPF_C14_SZ                                                13

#define RG_LPF_C15_MSK                                               0x00001fff
#define RG_LPF_C15_I_MSK                                             0xffffe000
#define RG_LPF_C15_SFT                                               0
#define RG_LPF_C15_HI                                                12
#define RG_LPF_C15_SZ                                                13

#define RG_LPF_C16_MSK                                               0x00001fff
#define RG_LPF_C16_I_MSK                                             0xffffe000
#define RG_LPF_C16_SFT                                               0
#define RG_LPF_C16_HI                                                12
#define RG_LPF_C16_SZ                                                13

#define RG_LPF_C17_MSK                                               0x00001fff
#define RG_LPF_C17_I_MSK                                             0xffffe000
#define RG_LPF_C17_SFT                                               0
#define RG_LPF_C17_HI                                                12
#define RG_LPF_C17_SZ                                                13

#define RG_LPF_C18_MSK                                               0x00001fff
#define RG_LPF_C18_I_MSK                                             0xffffe000
#define RG_LPF_C18_SFT                                               0
#define RG_LPF_C18_HI                                                12
#define RG_LPF_C18_SZ                                                13

#define RG_LPF_C19_MSK                                               0x00001fff
#define RG_LPF_C19_I_MSK                                             0xffffe000
#define RG_LPF_C19_SFT                                               0
#define RG_LPF_C19_HI                                                12
#define RG_LPF_C19_SZ                                                13

#define RG_LPF_C20_MSK                                               0x00001fff
#define RG_LPF_C20_I_MSK                                             0xffffe000
#define RG_LPF_C20_SFT                                               0
#define RG_LPF_C20_HI                                                12
#define RG_LPF_C20_SZ                                                13

#define RG_LPF_C21_MSK                                               0x00001fff
#define RG_LPF_C21_I_MSK                                             0xffffe000
#define RG_LPF_C21_SFT                                               0
#define RG_LPF_C21_HI                                                12
#define RG_LPF_C21_SZ                                                13

#define RG_LPF_C22_MSK                                               0x00001fff
#define RG_LPF_C22_I_MSK                                             0xffffe000
#define RG_LPF_C22_SFT                                               0
#define RG_LPF_C22_HI                                                12
#define RG_LPF_C22_SZ                                                13

#define RG_LPF_C23_MSK                                               0x00001fff
#define RG_LPF_C23_I_MSK                                             0xffffe000
#define RG_LPF_C23_SFT                                               0
#define RG_LPF_C23_HI                                                12
#define RG_LPF_C23_SZ                                                13

#define RG_LPF_C24_MSK                                               0x00001fff
#define RG_LPF_C24_I_MSK                                             0xffffe000
#define RG_LPF_C24_SFT                                               0
#define RG_LPF_C24_HI                                                12
#define RG_LPF_C24_SZ                                                13

#define RG_LPF_C25_MSK                                               0x00001fff
#define RG_LPF_C25_I_MSK                                             0xffffe000
#define RG_LPF_C25_SFT                                               0
#define RG_LPF_C25_HI                                                12
#define RG_LPF_C25_SZ                                                13

#define RG_LPF_C26_MSK                                               0x00001fff
#define RG_LPF_C26_I_MSK                                             0xffffe000
#define RG_LPF_C26_SFT                                               0
#define RG_LPF_C26_HI                                                12
#define RG_LPF_C26_SZ                                                13

#define RG_LPF_C27_MSK                                               0x00001fff
#define RG_LPF_C27_I_MSK                                             0xffffe000
#define RG_LPF_C27_SFT                                               0
#define RG_LPF_C27_HI                                                12
#define RG_LPF_C27_SZ                                                13

#define RG_LPF_C28_MSK                                               0x00001fff
#define RG_LPF_C28_I_MSK                                             0xffffe000
#define RG_LPF_C28_SFT                                               0
#define RG_LPF_C28_HI                                                12
#define RG_LPF_C28_SZ                                                13

#define RG_LPF_C29_MSK                                               0x00001fff
#define RG_LPF_C29_I_MSK                                             0xffffe000
#define RG_LPF_C29_SFT                                               0
#define RG_LPF_C29_HI                                                12
#define RG_LPF_C29_SZ                                                13

#define RG_LPF_C30_MSK                                               0x00001fff
#define RG_LPF_C30_I_MSK                                             0xffffe000
#define RG_LPF_C30_SFT                                               0
#define RG_LPF_C30_HI                                                12
#define RG_LPF_C30_SZ                                                13

#define RG_LPF_C31_MSK                                               0x00001fff
#define RG_LPF_C31_I_MSK                                             0xffffe000
#define RG_LPF_C31_SFT                                               0
#define RG_LPF_C31_HI                                                12
#define RG_LPF_C31_SZ                                                13

#define RG_LPF_C32_MSK                                               0x00001fff
#define RG_LPF_C32_I_MSK                                             0xffffe000
#define RG_LPF_C32_SFT                                               0
#define RG_LPF_C32_HI                                                12
#define RG_LPF_C32_SZ                                                13

#define RG_LPF_C33_MSK                                               0x00001fff
#define RG_LPF_C33_I_MSK                                             0xffffe000
#define RG_LPF_C33_SFT                                               0
#define RG_LPF_C33_HI                                                12
#define RG_LPF_C33_SZ                                                13

#define RG_LPF_C34_MSK                                               0x00001fff
#define RG_LPF_C34_I_MSK                                             0xffffe000
#define RG_LPF_C34_SFT                                               0
#define RG_LPF_C34_HI                                                12
#define RG_LPF_C34_SZ                                                13

#define RG_LPF_C35_MSK                                               0x00001fff
#define RG_LPF_C35_I_MSK                                             0xffffe000
#define RG_LPF_C35_SFT                                               0
#define RG_LPF_C35_HI                                                12
#define RG_LPF_C35_SZ                                                13

#define RG_LPF_C36_MSK                                               0x00001fff
#define RG_LPF_C36_I_MSK                                             0xffffe000
#define RG_LPF_C36_SFT                                               0
#define RG_LPF_C36_HI                                                12
#define RG_LPF_C36_SZ                                                13

#define RG_LPF_C37_MSK                                               0x00001fff
#define RG_LPF_C37_I_MSK                                             0xffffe000
#define RG_LPF_C37_SFT                                               0
#define RG_LPF_C37_HI                                                12
#define RG_LPF_C37_SZ                                                13

#define RG_LPF_C38_MSK                                               0x00001fff
#define RG_LPF_C38_I_MSK                                             0xffffe000
#define RG_LPF_C38_SFT                                               0
#define RG_LPF_C38_HI                                                12
#define RG_LPF_C38_SZ                                                13

#define RG_LPF_C39_MSK                                               0x00001fff
#define RG_LPF_C39_I_MSK                                             0xffffe000
#define RG_LPF_C39_SFT                                               0
#define RG_LPF_C39_HI                                                12
#define RG_LPF_C39_SZ                                                13

#define RG_LPF_C40_MSK                                               0x00001fff
#define RG_LPF_C40_I_MSK                                             0xffffe000
#define RG_LPF_C40_SFT                                               0
#define RG_LPF_C40_HI                                                12
#define RG_LPF_C40_SZ                                                13

#define RG_BB_RISE_TIME_11B_TX_MSK                                   0x000000ff
#define RG_BB_RISE_TIME_11B_TX_I_MSK                                 0xffffff00
#define RG_BB_RISE_TIME_11B_TX_SFT                                   0
#define RG_BB_RISE_TIME_11B_TX_HI                                    7
#define RG_BB_RISE_TIME_11B_TX_SZ                                    8

#define RG_BB_FALL_TIME_11B_TX_MSK                                   0x0000ff00
#define RG_BB_FALL_TIME_11B_TX_I_MSK                                 0xffff00ff
#define RG_BB_FALL_TIME_11B_TX_SFT                                   8
#define RG_BB_FALL_TIME_11B_TX_HI                                    15
#define RG_BB_FALL_TIME_11B_TX_SZ                                    8

#define RG_BP_SMB_MSK                                                0x00010000
#define RG_BP_SMB_I_MSK                                              0xfffeffff
#define RG_BP_SMB_SFT                                                16
#define RG_BP_SMB_HI                                                 16
#define RG_BP_SMB_SZ                                                 1

#define RO_TX_CNT_R_11B_TX_MSK                                       0xffffffff
#define RO_TX_CNT_R_11B_TX_I_MSK                                     0x00000000
#define RO_TX_CNT_R_11B_TX_SFT                                       0
#define RO_TX_CNT_R_11B_TX_HI                                        31
#define RO_TX_CNT_R_11B_TX_SZ                                        32

#define RG_DEBUG_SEL_11B_TX_MSK                                      0x0000000f
#define RG_DEBUG_SEL_11B_TX_I_MSK                                    0xfffffff0
#define RG_DEBUG_SEL_11B_TX_SFT                                      0
#define RG_DEBUG_SEL_11B_TX_HI                                       3
#define RG_DEBUG_SEL_11B_TX_SZ                                       4

#define RG_RESERVED_11B_TX_MSK                                       0xffffffff
#define RG_RESERVED_11B_TX_I_MSK                                     0x00000000
#define RG_RESERVED_11B_TX_SFT                                       0
#define RG_RESERVED_11B_TX_HI                                        31
#define RG_RESERVED_11B_TX_SZ                                        32

#define RG_POS_DES_L_EXT_11B_RX_MSK                                  0x0000000f
#define RG_POS_DES_L_EXT_11B_RX_I_MSK                                0xfffffff0
#define RG_POS_DES_L_EXT_11B_RX_SFT                                  0
#define RG_POS_DES_L_EXT_11B_RX_HI                                   3
#define RG_POS_DES_L_EXT_11B_RX_SZ                                   4

#define RG_PRE_DES_DLY_11B_RX_MSK                                    0x000000f0
#define RG_PRE_DES_DLY_11B_RX_I_MSK                                  0xffffff0f
#define RG_PRE_DES_DLY_11B_RX_SFT                                    4
#define RG_PRE_DES_DLY_11B_RX_HI                                     7
#define RG_PRE_DES_DLY_11B_RX_SZ                                     4

#define RG_CCA_RE_CHK_BIT_CNT_TH_MSK                                 0x00000f00
#define RG_CCA_RE_CHK_BIT_CNT_TH_I_MSK                               0xfffff0ff
#define RG_CCA_RE_CHK_BIT_CNT_TH_SFT                                 8
#define RG_CCA_RE_CHK_BIT_CNT_TH_HI                                  11
#define RG_CCA_RE_CHK_BIT_CNT_TH_SZ                                  4

#define RG_CNT_CCA_RE_CHK_LMT_MSK                                    0x000f0000
#define RG_CNT_CCA_RE_CHK_LMT_I_MSK                                  0xfff0ffff
#define RG_CNT_CCA_RE_CHK_LMT_SFT                                    16
#define RG_CNT_CCA_RE_CHK_LMT_HI                                     19
#define RG_CNT_CCA_RE_CHK_LMT_SZ                                     4

#define RG_BYPASS_DESCRAMBLER_MSK                                    0x20000000
#define RG_BYPASS_DESCRAMBLER_I_MSK                                  0xdfffffff
#define RG_BYPASS_DESCRAMBLER_SFT                                    29
#define RG_BYPASS_DESCRAMBLER_HI                                     29
#define RG_BYPASS_DESCRAMBLER_SZ                                     1

#define RG_CCA_BIT_CNT_TH_MSK                                        0x000000f0
#define RG_CCA_BIT_CNT_TH_I_MSK                                      0xffffff0f
#define RG_CCA_BIT_CNT_TH_SFT                                        4
#define RG_CCA_BIT_CNT_TH_HI                                         7
#define RG_CCA_BIT_CNT_TH_SZ                                         4

#define RG_CCA_SCALE_MSK                                             0x00ff0000
#define RG_CCA_SCALE_I_MSK                                           0xff00ffff
#define RG_CCA_SCALE_SFT                                             16
#define RG_CCA_SCALE_HI                                              23
#define RG_CCA_SCALE_SZ                                              8

#define RG_PEAK_IDX_CNT_SEL_MSK                                      0x30000000
#define RG_PEAK_IDX_CNT_SEL_I_MSK                                    0xcfffffff
#define RG_PEAK_IDX_CNT_SEL_SFT                                      28
#define RG_PEAK_IDX_CNT_SEL_HI                                       29
#define RG_PEAK_IDX_CNT_SEL_SZ                                       2

#define RG_TR_KI_T2_MSK                                              0x00000007
#define RG_TR_KI_T2_I_MSK                                            0xfffffff8
#define RG_TR_KI_T2_SFT                                              0
#define RG_TR_KI_T2_HI                                               2
#define RG_TR_KI_T2_SZ                                               3

#define RG_TR_KP_T2_MSK                                              0x00000070
#define RG_TR_KP_T2_I_MSK                                            0xffffff8f
#define RG_TR_KP_T2_SFT                                              4
#define RG_TR_KP_T2_HI                                               6
#define RG_TR_KP_T2_SZ                                               3

#define RG_TR_KI_T1_MSK                                              0x00000700
#define RG_TR_KI_T1_I_MSK                                            0xfffff8ff
#define RG_TR_KI_T1_SFT                                              8
#define RG_TR_KI_T1_HI                                               10
#define RG_TR_KI_T1_SZ                                               3

#define RG_TR_KP_T1_MSK                                              0x00007000
#define RG_TR_KP_T1_I_MSK                                            0xffff8fff
#define RG_TR_KP_T1_SFT                                              12
#define RG_TR_KP_T1_HI                                               14
#define RG_TR_KP_T1_SZ                                               3

#define RG_CR_KI_T3_2M_MSK                                           0x00000007
#define RG_CR_KI_T3_2M_I_MSK                                         0xfffffff8
#define RG_CR_KI_T3_2M_SFT                                           0
#define RG_CR_KI_T3_2M_HI                                            2
#define RG_CR_KI_T3_2M_SZ                                            3

#define RG_CR_KP_T3_2M_MSK                                           0x00000070
#define RG_CR_KP_T3_2M_I_MSK                                         0xffffff8f
#define RG_CR_KP_T3_2M_SFT                                           4
#define RG_CR_KP_T3_2M_HI                                            6
#define RG_CR_KP_T3_2M_SZ                                            3

#define RG_CR_KI_T3_1M_MSK                                           0x00000700
#define RG_CR_KI_T3_1M_I_MSK                                         0xfffff8ff
#define RG_CR_KI_T3_1M_SFT                                           8
#define RG_CR_KI_T3_1M_HI                                            10
#define RG_CR_KI_T3_1M_SZ                                            3

#define RG_CR_KP_T3_1M_MSK                                           0x00007000
#define RG_CR_KP_T3_1M_I_MSK                                         0xffff8fff
#define RG_CR_KP_T3_1M_SFT                                           12
#define RG_CR_KP_T3_1M_HI                                            14
#define RG_CR_KP_T3_1M_SZ                                            3

#define RG_CR_KI_T2_MSK                                              0x00070000
#define RG_CR_KI_T2_I_MSK                                            0xfff8ffff
#define RG_CR_KI_T2_SFT                                              16
#define RG_CR_KI_T2_HI                                               18
#define RG_CR_KI_T2_SZ                                               3

#define RG_CR_KP_T2_MSK                                              0x00700000
#define RG_CR_KP_T2_I_MSK                                            0xff8fffff
#define RG_CR_KP_T2_SFT                                              20
#define RG_CR_KP_T2_HI                                               22
#define RG_CR_KP_T2_SZ                                               3

#define RG_CR_KI_T1_MSK                                              0x07000000
#define RG_CR_KI_T1_I_MSK                                            0xf8ffffff
#define RG_CR_KI_T1_SFT                                              24
#define RG_CR_KI_T1_HI                                               26
#define RG_CR_KI_T1_SZ                                               3

#define RG_CR_KP_T1_MSK                                              0x70000000
#define RG_CR_KP_T1_I_MSK                                            0x8fffffff
#define RG_CR_KP_T1_SFT                                              28
#define RG_CR_KP_T1_HI                                               30
#define RG_CR_KP_T1_SZ                                               3

#define RG_CHIP_CNT_SLICER_MSK                                       0x0000001f
#define RG_CHIP_CNT_SLICER_I_MSK                                     0xffffffe0
#define RG_CHIP_CNT_SLICER_SFT                                       0
#define RG_CHIP_CNT_SLICER_HI                                        4
#define RG_CHIP_CNT_SLICER_SZ                                        5

#define RG_CE_T2_CNT_LMT_MSK                                         0xff000000
#define RG_CE_T2_CNT_LMT_I_MSK                                       0x00ffffff
#define RG_CE_T2_CNT_LMT_SFT                                         24
#define RG_CE_T2_CNT_LMT_HI                                          31
#define RG_CE_T2_CNT_LMT_SZ                                          8

#define RG_CE_MU_T1_MSK                                              0x00000007
#define RG_CE_MU_T1_I_MSK                                            0xfffffff8
#define RG_CE_MU_T1_SFT                                              0
#define RG_CE_MU_T1_HI                                               2
#define RG_CE_MU_T1_SZ                                               3

#define RG_CE_DLY_SEL_MSK                                            0x000f0000
#define RG_CE_DLY_SEL_I_MSK                                          0xfff0ffff
#define RG_CE_DLY_SEL_SFT                                            16
#define RG_CE_DLY_SEL_HI                                             19
#define RG_CE_DLY_SEL_SZ                                             4

#define RG_CE_MU_T4_MSK                                              0x00000007
#define RG_CE_MU_T4_I_MSK                                            0xfffffff8
#define RG_CE_MU_T4_SFT                                              0
#define RG_CE_MU_T4_HI                                               2
#define RG_CE_MU_T4_SZ                                               3

#define RG_CE_MU_T3_MSK                                              0x00070000
#define RG_CE_MU_T3_I_MSK                                            0xfff8ffff
#define RG_CE_MU_T3_SFT                                              16
#define RG_CE_MU_T3_HI                                               18
#define RG_CE_MU_T3_SZ                                               3

#define RG_CE_MU_T2_MSK                                              0x07000000
#define RG_CE_MU_T2_I_MSK                                            0xf8ffffff
#define RG_CE_MU_T2_SFT                                              24
#define RG_CE_MU_T2_HI                                               26
#define RG_CE_MU_T2_SZ                                               3

#define RG_EQ_MU_FB_T2_MSK                                           0x0000000f
#define RG_EQ_MU_FB_T2_I_MSK                                         0xfffffff0
#define RG_EQ_MU_FB_T2_SFT                                           0
#define RG_EQ_MU_FB_T2_HI                                            3
#define RG_EQ_MU_FB_T2_SZ                                            4

#define RG_EQ_MU_FF_T2_MSK                                           0x000000f0
#define RG_EQ_MU_FF_T2_I_MSK                                         0xffffff0f
#define RG_EQ_MU_FF_T2_SFT                                           4
#define RG_EQ_MU_FF_T2_HI                                            7
#define RG_EQ_MU_FF_T2_SZ                                            4

#define RG_EQ_MU_FB_T1_MSK                                           0x000f0000
#define RG_EQ_MU_FB_T1_I_MSK                                         0xfff0ffff
#define RG_EQ_MU_FB_T1_SFT                                           16
#define RG_EQ_MU_FB_T1_HI                                            19
#define RG_EQ_MU_FB_T1_SZ                                            4

#define RG_EQ_MU_FF_T1_MSK                                           0x00f00000
#define RG_EQ_MU_FF_T1_I_MSK                                         0xff0fffff
#define RG_EQ_MU_FF_T1_SFT                                           20
#define RG_EQ_MU_FF_T1_HI                                            23
#define RG_EQ_MU_FF_T1_SZ                                            4

#define RG_EQ_MU_FB_T4_MSK                                           0x0000000f
#define RG_EQ_MU_FB_T4_I_MSK                                         0xfffffff0
#define RG_EQ_MU_FB_T4_SFT                                           0
#define RG_EQ_MU_FB_T4_HI                                            3
#define RG_EQ_MU_FB_T4_SZ                                            4

#define RG_EQ_MU_FF_T4_MSK                                           0x000000f0
#define RG_EQ_MU_FF_T4_I_MSK                                         0xffffff0f
#define RG_EQ_MU_FF_T4_SFT                                           4
#define RG_EQ_MU_FF_T4_HI                                            7
#define RG_EQ_MU_FF_T4_SZ                                            4

#define RG_EQ_MU_FB_T3_MSK                                           0x000f0000
#define RG_EQ_MU_FB_T3_I_MSK                                         0xfff0ffff
#define RG_EQ_MU_FB_T3_SFT                                           16
#define RG_EQ_MU_FB_T3_HI                                            19
#define RG_EQ_MU_FB_T3_SZ                                            4

#define RG_EQ_MU_FF_T3_MSK                                           0x00f00000
#define RG_EQ_MU_FF_T3_I_MSK                                         0xff0fffff
#define RG_EQ_MU_FF_T3_SFT                                           20
#define RG_EQ_MU_FF_T3_HI                                            23
#define RG_EQ_MU_FF_T3_SZ                                            4

#define RG_EQ_KI_T3_MSK                                              0x00000007
#define RG_EQ_KI_T3_I_MSK                                            0xfffffff8
#define RG_EQ_KI_T3_SFT                                              0
#define RG_EQ_KI_T3_HI                                               2
#define RG_EQ_KI_T3_SZ                                               3

#define RG_EQ_KP_T3_MSK                                              0x00000070
#define RG_EQ_KP_T3_I_MSK                                            0xffffff8f
#define RG_EQ_KP_T3_SFT                                              4
#define RG_EQ_KP_T3_HI                                               6
#define RG_EQ_KP_T3_SZ                                               3

#define RG_EQ_KI_T2_MSK                                              0x00000700
#define RG_EQ_KI_T2_I_MSK                                            0xfffff8ff
#define RG_EQ_KI_T2_SFT                                              8
#define RG_EQ_KI_T2_HI                                               10
#define RG_EQ_KI_T2_SZ                                               3

#define RG_EQ_KP_T2_MSK                                              0x00007000
#define RG_EQ_KP_T2_I_MSK                                            0xffff8fff
#define RG_EQ_KP_T2_SFT                                              12
#define RG_EQ_KP_T2_HI                                               14
#define RG_EQ_KP_T2_SZ                                               3

#define RG_EQ_KI_T1_MSK                                              0x00070000
#define RG_EQ_KI_T1_I_MSK                                            0xfff8ffff
#define RG_EQ_KI_T1_SFT                                              16
#define RG_EQ_KI_T1_HI                                               18
#define RG_EQ_KI_T1_SZ                                               3

#define RG_EQ_KP_T1_MSK                                              0x00700000
#define RG_EQ_KP_T1_I_MSK                                            0xff8fffff
#define RG_EQ_KP_T1_SFT                                              20
#define RG_EQ_KP_T1_HI                                               22
#define RG_EQ_KP_T1_SZ                                               3

#define RG_TR_LPF_RATE_MSK                                           0x003fffff
#define RG_TR_LPF_RATE_I_MSK                                         0xffc00000
#define RG_TR_LPF_RATE_SFT                                           0
#define RG_TR_LPF_RATE_HI                                            21
#define RG_TR_LPF_RATE_SZ                                            22

#define RG_CE_BIT_CNT_LMT_MSK                                        0x0000007f
#define RG_CE_BIT_CNT_LMT_I_MSK                                      0xffffff80
#define RG_CE_BIT_CNT_LMT_SFT                                        0
#define RG_CE_BIT_CNT_LMT_HI                                         6
#define RG_CE_BIT_CNT_LMT_SZ                                         7

#define RG_CE_CH_MAIN_SET_MSK                                        0x00000080
#define RG_CE_CH_MAIN_SET_I_MSK                                      0xffffff7f
#define RG_CE_CH_MAIN_SET_SFT                                        7
#define RG_CE_CH_MAIN_SET_HI                                         7
#define RG_CE_CH_MAIN_SET_SZ                                         1

#define RG_TC_BIT_CNT_LMT_MSK                                        0x00007f00
#define RG_TC_BIT_CNT_LMT_I_MSK                                      0xffff80ff
#define RG_TC_BIT_CNT_LMT_SFT                                        8
#define RG_TC_BIT_CNT_LMT_HI                                         14
#define RG_TC_BIT_CNT_LMT_SZ                                         7

#define RG_CR_BIT_CNT_LMT_MSK                                        0x007f0000
#define RG_CR_BIT_CNT_LMT_I_MSK                                      0xff80ffff
#define RG_CR_BIT_CNT_LMT_SFT                                        16
#define RG_CR_BIT_CNT_LMT_HI                                         22
#define RG_CR_BIT_CNT_LMT_SZ                                         7

#define RG_TR_BIT_CNT_LMT_MSK                                        0x7f000000
#define RG_TR_BIT_CNT_LMT_I_MSK                                      0x80ffffff
#define RG_TR_BIT_CNT_LMT_SFT                                        24
#define RG_TR_BIT_CNT_LMT_HI                                         30
#define RG_TR_BIT_CNT_LMT_SZ                                         7

#define RG_EQ_MAIN_TAP_MAN_MSK                                       0x00000001
#define RG_EQ_MAIN_TAP_MAN_I_MSK                                     0xfffffffe
#define RG_EQ_MAIN_TAP_MAN_SFT                                       0
#define RG_EQ_MAIN_TAP_MAN_HI                                        0
#define RG_EQ_MAIN_TAP_MAN_SZ                                        1

#define RG_EQ_MAIN_TAP_COEF_MSK                                      0x07ff0000
#define RG_EQ_MAIN_TAP_COEF_I_MSK                                    0xf800ffff
#define RG_EQ_MAIN_TAP_COEF_SFT                                      16
#define RG_EQ_MAIN_TAP_COEF_HI                                       26
#define RG_EQ_MAIN_TAP_COEF_SZ                                       11

#define RG_CCK_TR_KI_T2_MSK                                          0x00000007
#define RG_CCK_TR_KI_T2_I_MSK                                        0xfffffff8
#define RG_CCK_TR_KI_T2_SFT                                          0
#define RG_CCK_TR_KI_T2_HI                                           2
#define RG_CCK_TR_KI_T2_SZ                                           3

#define RG_CCK_TR_KP_T2_MSK                                          0x00000070
#define RG_CCK_TR_KP_T2_I_MSK                                        0xffffff8f
#define RG_CCK_TR_KP_T2_SFT                                          4
#define RG_CCK_TR_KP_T2_HI                                           6
#define RG_CCK_TR_KP_T2_SZ                                           3

#define RG_11B_ATXSCOR_EN_MSK                                        0x00000001
#define RG_11B_ATXSCOR_EN_I_MSK                                      0xfffffffe
#define RG_11B_ATXSCOR_EN_SFT                                        0
#define RG_11B_ATXSCOR_EN_HI                                         0
#define RG_11B_ATXSCOR_EN_SZ                                         1

#define RG_11B_ATXSCOR_LENGTH_MSK                                    0x00000070
#define RG_11B_ATXSCOR_LENGTH_I_MSK                                  0xffffff8f
#define RG_11B_ATXSCOR_LENGTH_SFT                                    4
#define RG_11B_ATXSCOR_LENGTH_HI                                     6
#define RG_11B_ATXSCOR_LENGTH_SZ                                     3

#define RG_ATXSCOR_CCA_SCALE_MSK                                     0x00ff0000
#define RG_ATXSCOR_CCA_SCALE_I_MSK                                   0xff00ffff
#define RG_ATXSCOR_CCA_SCALE_SFT                                     16
#define RG_ATXSCOR_CCA_SCALE_HI                                      23
#define RG_ATXSCOR_CCA_SCALE_SZ                                      8

#define RG_SHORT_SFD_MATCH_TH_MSK                                    0x00000007
#define RG_SHORT_SFD_MATCH_TH_I_MSK                                  0xfffffff8
#define RG_SHORT_SFD_MATCH_TH_SFT                                    0
#define RG_SHORT_SFD_MATCH_TH_HI                                     2
#define RG_SHORT_SFD_MATCH_TH_SZ                                     3

#define RG_LONG_SFD_MATCH_TH_MSK                                     0x00000070
#define RG_LONG_SFD_MATCH_TH_I_MSK                                   0xffffff8f
#define RG_LONG_SFD_MATCH_TH_SFT                                     4
#define RG_LONG_SFD_MATCH_TH_HI                                      6
#define RG_LONG_SFD_MATCH_TH_SZ                                      3

#define RG_RAKE_MAIN_TAP_SEL_MSK                                     0x00000100
#define RG_RAKE_MAIN_TAP_SEL_I_MSK                                   0xfffffeff
#define RG_RAKE_MAIN_TAP_SEL_SFT                                     8
#define RG_RAKE_MAIN_TAP_SEL_HI                                      8
#define RG_RAKE_MAIN_TAP_SEL_SZ                                      1

#define RG_LOAD_BARKER_PHI_INI_MSK                                   0x00001000
#define RG_LOAD_BARKER_PHI_INI_I_MSK                                 0xffffefff
#define RG_LOAD_BARKER_PHI_INI_SFT                                   12
#define RG_LOAD_BARKER_PHI_INI_HI                                    12
#define RG_LOAD_BARKER_PHI_INI_SZ                                    1

#define RG_WDFE_CCK_EN_MSK                                           0x00000001
#define RG_WDFE_CCK_EN_I_MSK                                         0xfffffffe
#define RG_WDFE_CCK_EN_SFT                                           0
#define RG_WDFE_CCK_EN_HI                                            0
#define RG_WDFE_CCK_EN_SZ                                            1

#define RG_WDFE_BARKER_EN_MSK                                        0x00000002
#define RG_WDFE_BARKER_EN_I_MSK                                      0xfffffffd
#define RG_WDFE_BARKER_EN_SFT                                        1
#define RG_WDFE_BARKER_EN_HI                                         1
#define RG_WDFE_BARKER_EN_SZ                                         1

#define RG_WDFE_5P5M_THR_MSK                                         0x0000ff00
#define RG_WDFE_5P5M_THR_I_MSK                                       0xffff00ff
#define RG_WDFE_5P5M_THR_SFT                                         8
#define RG_WDFE_5P5M_THR_HI                                          15
#define RG_WDFE_5P5M_THR_SZ                                          8

#define RG_WDFE_11M_THR_MSK                                          0x00ff0000
#define RG_WDFE_11M_THR_I_MSK                                        0xff00ffff
#define RG_WDFE_11M_THR_SFT                                          16
#define RG_WDFE_11M_THR_HI                                           23
#define RG_WDFE_11M_THR_SZ                                           8

#define RG_WDFE_BARKER_THR_MSK                                       0xff000000
#define RG_WDFE_BARKER_THR_I_MSK                                     0x00ffffff
#define RG_WDFE_BARKER_THR_SFT                                       24
#define RG_WDFE_BARKER_THR_HI                                        31
#define RG_WDFE_BARKER_THR_SZ                                        8

#define RG_EVM_CAL_11B_LEAKY_FACTOR_MSK                              0x00000003
#define RG_EVM_CAL_11B_LEAKY_FACTOR_I_MSK                            0xfffffffc
#define RG_EVM_CAL_11B_LEAKY_FACTOR_SFT                              0
#define RG_EVM_CAL_11B_LEAKY_FACTOR_HI                               1
#define RG_EVM_CAL_11B_LEAKY_FACTOR_SZ                               2

#define RG_PWRON_DLY_TH_11B_RX_MSK                                   0x000000ff
#define RG_PWRON_DLY_TH_11B_RX_I_MSK                                 0xffffff00
#define RG_PWRON_DLY_TH_11B_RX_SFT                                   0
#define RG_PWRON_DLY_TH_11B_RX_HI                                    7
#define RG_PWRON_DLY_TH_11B_RX_SZ                                    8

#define RG_SFD_BIT_CNT_LMT_MSK                                       0x00ff0000
#define RG_SFD_BIT_CNT_LMT_I_MSK                                     0xff00ffff
#define RG_SFD_BIT_CNT_LMT_SFT                                       16
#define RG_SFD_BIT_CNT_LMT_HI                                        23
#define RG_SFD_BIT_CNT_LMT_SZ                                        8

#define RG_PWR_TH_MSK                                                0x0000ffff
#define RG_PWR_TH_I_MSK                                              0xffff0000
#define RG_PWR_TH_SFT                                                0
#define RG_PWR_TH_HI                                                 15
#define RG_PWR_TH_SZ                                                 16

#define RG_PWR_CNT_TH_MSK                                            0x001f0000
#define RG_PWR_CNT_TH_I_MSK                                          0xffe0ffff
#define RG_PWR_CNT_TH_SFT                                            16
#define RG_PWR_CNT_TH_HI                                             20
#define RG_PWR_CNT_TH_SZ                                             5

#define RG_PWR_BIT_CNT_TH_MSK                                        0x0f000000
#define RG_PWR_BIT_CNT_TH_I_MSK                                      0xf0ffffff
#define RG_PWR_BIT_CNT_TH_SFT                                        24
#define RG_PWR_BIT_CNT_TH_HI                                         27
#define RG_PWR_BIT_CNT_TH_SZ                                         4

#define RG_PSDU_TIME_OFFSET_11B_MSK                                  0x0000ffff
#define RG_PSDU_TIME_OFFSET_11B_I_MSK                                0xffff0000
#define RG_PSDU_TIME_OFFSET_11B_SFT                                  0
#define RG_PSDU_TIME_OFFSET_11B_HI                                   15
#define RG_PSDU_TIME_OFFSET_11B_SZ                                   16

#define RG_RESERVED_11B_RX_MSK                                       0xffffffff
#define RG_RESERVED_11B_RX_I_MSK                                     0x00000000
#define RG_RESERVED_11B_RX_SFT                                       0
#define RG_RESERVED_11B_RX_HI                                        31
#define RG_RESERVED_11B_RX_SZ                                        32

#define RG_11B_CSI_LATCH_MSK                                         0x00000001
#define RG_11B_CSI_LATCH_I_MSK                                       0xfffffffe
#define RG_11B_CSI_LATCH_SFT                                         0
#define RG_11B_CSI_LATCH_HI                                          0
#define RG_11B_CSI_LATCH_SZ                                          1

#define RG_11B_CSI_REPORT_EN_MSK                                     0x00000010
#define RG_11B_CSI_REPORT_EN_I_MSK                                   0xffffffef
#define RG_11B_CSI_REPORT_EN_SFT                                     4
#define RG_11B_CSI_REPORT_EN_HI                                      4
#define RG_11B_CSI_REPORT_EN_SZ                                      1

#define RO_11B_CSI_Q_MSK                                             0x00000fff
#define RO_11B_CSI_Q_I_MSK                                           0xfffff000
#define RO_11B_CSI_Q_SFT                                             0
#define RO_11B_CSI_Q_HI                                              11
#define RO_11B_CSI_Q_SZ                                              12

#define RO_11B_CSI_I_MSK                                             0x00fff000
#define RO_11B_CSI_I_I_MSK                                           0xff000fff
#define RO_11B_CSI_I_SFT                                             12
#define RO_11B_CSI_I_HI                                              23
#define RO_11B_CSI_I_SZ                                              12

#define RO_11B_CSI_TAP_IDX_MSK                                       0x1f000000
#define RO_11B_CSI_TAP_IDX_I_MSK                                     0xe0ffffff
#define RO_11B_CSI_TAP_IDX_SFT                                       24
#define RO_11B_CSI_TAP_IDX_HI                                        28
#define RO_11B_CSI_TAP_IDX_SZ                                        5

#define RG_INTRUP_RX_11B_CLEAR_MSK                                   0x00000001
#define RG_INTRUP_RX_11B_CLEAR_I_MSK                                 0xfffffffe
#define RG_INTRUP_RX_11B_CLEAR_SFT                                   0
#define RG_INTRUP_RX_11B_CLEAR_HI                                    0
#define RG_INTRUP_RX_11B_CLEAR_SZ                                    1

#define RG_INTRUP_RX_11B_MASK_MSK                                    0x00000010
#define RG_INTRUP_RX_11B_MASK_I_MSK                                  0xffffffef
#define RG_INTRUP_RX_11B_MASK_SFT                                    4
#define RG_INTRUP_RX_11B_MASK_HI                                     4
#define RG_INTRUP_RX_11B_MASK_SZ                                     1

#define RG_INTRUP_RX_11B_TRIG_MSK                                    0x00000f00
#define RG_INTRUP_RX_11B_TRIG_I_MSK                                  0xfffff0ff
#define RG_INTRUP_RX_11B_TRIG_SFT                                    8
#define RG_INTRUP_RX_11B_TRIG_HI                                     11
#define RG_INTRUP_RX_11B_TRIG_SZ                                     4

#define RO_INTRUP_RX_11B_MSK                                         0x00010000
#define RO_INTRUP_RX_11B_I_MSK                                       0xfffeffff
#define RO_INTRUP_RX_11B_SFT                                         16
#define RO_INTRUP_RX_11B_HI                                          16
#define RO_INTRUP_RX_11B_SZ                                          1

#define RO_11B_FREQ_OS_MSK                                           0x000007ff
#define RO_11B_FREQ_OS_I_MSK                                         0xfffff800
#define RO_11B_FREQ_OS_SFT                                           0
#define RO_11B_FREQ_OS_HI                                            10
#define RO_11B_FREQ_OS_SZ                                            11

#define RO_11B_SNR_MSK                                               0x0000007f
#define RO_11B_SNR_I_MSK                                             0xffffff80
#define RO_11B_SNR_SFT                                               0
#define RO_11B_SNR_HI                                                6
#define RO_11B_SNR_SZ                                                7

#define RO_11B_RCPI_MSK                                              0x007f0000
#define RO_11B_RCPI_I_MSK                                            0xff80ffff
#define RO_11B_RCPI_SFT                                              16
#define RO_11B_RCPI_HI                                               22
#define RO_11B_RCPI_SZ                                               7

#define RO_11B_CRC_CNT_MSK                                           0x0000ffff
#define RO_11B_CRC_CNT_I_MSK                                         0xffff0000
#define RO_11B_CRC_CNT_SFT                                           0
#define RO_11B_CRC_CNT_HI                                            15
#define RO_11B_CRC_CNT_SZ                                            16

#define RO_11B_SFD_CNT_MSK                                           0xffff0000
#define RO_11B_SFD_CNT_I_MSK                                         0x0000ffff
#define RO_11B_SFD_CNT_SFT                                           16
#define RO_11B_SFD_CNT_HI                                            31
#define RO_11B_SFD_CNT_SZ                                            16

#define RO_11B_PACKET_ERR_CNT_MSK                                    0x0000ffff
#define RO_11B_PACKET_ERR_CNT_I_MSK                                  0xffff0000
#define RO_11B_PACKET_ERR_CNT_SFT                                    0
#define RO_11B_PACKET_ERR_CNT_HI                                     15
#define RO_11B_PACKET_ERR_CNT_SZ                                     16

#define RO_11B_PACKET_ERR_MSK                                        0x00010000
#define RO_11B_PACKET_ERR_I_MSK                                      0xfffeffff
#define RO_11B_PACKET_ERR_SFT                                        16
#define RO_11B_PACKET_ERR_HI                                         16
#define RO_11B_PACKET_ERR_SZ                                         1

#define RO_11B_PACKET_CNT_MSK                                        0x0000ffff
#define RO_11B_PACKET_CNT_I_MSK                                      0xffff0000
#define RO_11B_PACKET_CNT_SFT                                        0
#define RO_11B_PACKET_CNT_HI                                         15
#define RO_11B_PACKET_CNT_SZ                                         16

#define RO_11B_CCA_CNT_MSK                                           0xffff0000
#define RO_11B_CCA_CNT_I_MSK                                         0x0000ffff
#define RO_11B_CCA_CNT_SFT                                           16
#define RO_11B_CCA_CNT_HI                                            31
#define RO_11B_CCA_CNT_SZ                                            16

#define RO_11B_LENGTH_FIELD_MSK                                      0x0000ffff
#define RO_11B_LENGTH_FIELD_I_MSK                                    0xffff0000
#define RO_11B_LENGTH_FIELD_SFT                                      0
#define RO_11B_LENGTH_FIELD_HI                                       15
#define RO_11B_LENGTH_FIELD_SZ                                       16

#define RO_11B_SFD_FIELD_MSK                                         0xffff0000
#define RO_11B_SFD_FIELD_I_MSK                                       0x0000ffff
#define RO_11B_SFD_FIELD_SFT                                         16
#define RO_11B_SFD_FIELD_HI                                          31
#define RO_11B_SFD_FIELD_SZ                                          16

#define RO_11B_SIGNAL_FIELD_MSK                                      0x000000ff
#define RO_11B_SIGNAL_FIELD_I_MSK                                    0xffffff00
#define RO_11B_SIGNAL_FIELD_SFT                                      0
#define RO_11B_SIGNAL_FIELD_HI                                       7
#define RO_11B_SIGNAL_FIELD_SZ                                       8

#define RO_11B_SERVICE_FIELD_MSK                                     0x0000ff00
#define RO_11B_SERVICE_FIELD_I_MSK                                   0xffff00ff
#define RO_11B_SERVICE_FIELD_SFT                                     8
#define RO_11B_SERVICE_FIELD_HI                                      15
#define RO_11B_SERVICE_FIELD_SZ                                      8

#define RO_11B_CRC_CORRECT_MSK                                       0x00010000
#define RO_11B_CRC_CORRECT_I_MSK                                     0xfffeffff
#define RO_11B_CRC_CORRECT_SFT                                       16
#define RO_11B_CRC_CORRECT_HI                                        16
#define RO_11B_CRC_CORRECT_SZ                                        1

#define RG_RATE_STAT_MSK                                             0x00070000
#define RG_RATE_STAT_I_MSK                                           0xfff8ffff
#define RG_RATE_STAT_SFT                                             16
#define RG_RATE_STAT_HI                                              18
#define RG_RATE_STAT_SZ                                              3

#define RG_PACKET_STAT_EN_11B_RX_MSK                                 0x00100000
#define RG_PACKET_STAT_EN_11B_RX_I_MSK                               0xffefffff
#define RG_PACKET_STAT_EN_11B_RX_SFT                                 20
#define RG_PACKET_STAT_EN_11B_RX_HI                                  20
#define RG_PACKET_STAT_EN_11B_RX_SZ                                  1

#define RG_BIT_REVERSE_MSK                                           0x00200000
#define RG_BIT_REVERSE_I_MSK                                         0xffdfffff
#define RG_BIT_REVERSE_SFT                                           21
#define RG_BIT_REVERSE_HI                                            21
#define RG_BIT_REVERSE_SZ                                            1

#define RG_SOFT_RST_N_11B_RX_MSK                                     0x00000001
#define RG_SOFT_RST_N_11B_RX_I_MSK                                   0xfffffffe
#define RG_SOFT_RST_N_11B_RX_SFT                                     0
#define RG_SOFT_RST_N_11B_RX_HI                                      0
#define RG_SOFT_RST_N_11B_RX_SZ                                      1

#define RG_DEBUG_SEL_11B_RX_MSK                                      0x000f0000
#define RG_DEBUG_SEL_11B_RX_I_MSK                                    0xfff0ffff
#define RG_DEBUG_SEL_11B_RX_SFT                                      16
#define RG_DEBUG_SEL_11B_RX_HI                                       19
#define RG_DEBUG_SEL_11B_RX_SZ                                       4

#define RG_BIST_EN_TX_FFT_MSK                                        0x00000001
#define RG_BIST_EN_TX_FFT_I_MSK                                      0xfffffffe
#define RG_BIST_EN_TX_FFT_SFT                                        0
#define RG_BIST_EN_TX_FFT_HI                                         0
#define RG_BIST_EN_TX_FFT_SZ                                         1

#define RG_BIST_MODE_TX_FFT_MSK                                      0x00000010
#define RG_BIST_MODE_TX_FFT_I_MSK                                    0xffffffef
#define RG_BIST_MODE_TX_FFT_SFT                                      4
#define RG_BIST_MODE_TX_FFT_HI                                       4
#define RG_BIST_MODE_TX_FFT_SZ                                       1

#define RO_BIST_DONE_TX_FFT_1_MSK                                    0x00010000
#define RO_BIST_DONE_TX_FFT_1_I_MSK                                  0xfffeffff
#define RO_BIST_DONE_TX_FFT_1_SFT                                    16
#define RO_BIST_DONE_TX_FFT_1_HI                                     16
#define RO_BIST_DONE_TX_FFT_1_SZ                                     1

#define RO_BIST_FAIL_TX_FFT_1_MSK                                    0x00020000
#define RO_BIST_FAIL_TX_FFT_1_I_MSK                                  0xfffdffff
#define RO_BIST_FAIL_TX_FFT_1_SFT                                    17
#define RO_BIST_FAIL_TX_FFT_1_HI                                     17
#define RO_BIST_FAIL_TX_FFT_1_SZ                                     1

#define RO_BIST_DONE_TX_FFT_0_MSK                                    0x00100000
#define RO_BIST_DONE_TX_FFT_0_I_MSK                                  0xffefffff
#define RO_BIST_DONE_TX_FFT_0_SFT                                    20
#define RO_BIST_DONE_TX_FFT_0_HI                                     20
#define RO_BIST_DONE_TX_FFT_0_SZ                                     1

#define RO_BIST_FAIL_TX_FFT_0_MSK                                    0x00200000
#define RO_BIST_FAIL_TX_FFT_0_I_MSK                                  0xffdfffff
#define RO_BIST_FAIL_TX_FFT_0_SFT                                    21
#define RO_BIST_FAIL_TX_FFT_0_HI                                     21
#define RO_BIST_FAIL_TX_FFT_0_SZ                                     1

#define RG_BB_RISE_TIME_11GN_TX_MSK                                  0x000000ff
#define RG_BB_RISE_TIME_11GN_TX_I_MSK                                0xffffff00
#define RG_BB_RISE_TIME_11GN_TX_SFT                                  0
#define RG_BB_RISE_TIME_11GN_TX_HI                                   7
#define RG_BB_RISE_TIME_11GN_TX_SZ                                   8

#define RG_BB_FALL_TIME_11GN_TX_MSK                                  0x0000ff00
#define RG_BB_FALL_TIME_11GN_TX_I_MSK                                0xffff00ff
#define RG_BB_FALL_TIME_11GN_TX_SFT                                  8
#define RG_BB_FALL_TIME_11GN_TX_HI                                   15
#define RG_BB_FALL_TIME_11GN_TX_SZ                                   8

#define RG_TX_CLK_OUTER_EN_MSK                                       0x00000001
#define RG_TX_CLK_OUTER_EN_I_MSK                                     0xfffffffe
#define RG_TX_CLK_OUTER_EN_SFT                                       0
#define RG_TX_CLK_OUTER_EN_HI                                        0
#define RG_TX_CLK_OUTER_EN_SZ                                        1

#define RG_SHORT_GI_EN_MSK                                           0x00000010
#define RG_SHORT_GI_EN_I_MSK                                         0xffffffef
#define RG_SHORT_GI_EN_SFT                                           4
#define RG_SHORT_GI_EN_HI                                            4
#define RG_SHORT_GI_EN_SZ                                            1

#define RG_STF_SCALE_20_MSK                                          0x000003ff
#define RG_STF_SCALE_20_I_MSK                                        0xfffffc00
#define RG_STF_SCALE_20_SFT                                          0
#define RG_STF_SCALE_20_HI                                           9
#define RG_STF_SCALE_20_SZ                                           10

#define RG_STF_SCALE_40_MSK                                          0x03ff0000
#define RG_STF_SCALE_40_I_MSK                                        0xfc00ffff
#define RG_STF_SCALE_40_SFT                                          16
#define RG_STF_SCALE_40_HI                                           25
#define RG_STF_SCALE_40_SZ                                           10

#define RG_FFT_SCALE_104_MSK                                         0x000003ff
#define RG_FFT_SCALE_104_I_MSK                                       0xfffffc00
#define RG_FFT_SCALE_104_SFT                                         0
#define RG_FFT_SCALE_104_HI                                          9
#define RG_FFT_SCALE_104_SZ                                          10

#define RG_FFT_SCALE_114_MSK                                         0x03ff0000
#define RG_FFT_SCALE_114_I_MSK                                       0xfc00ffff
#define RG_FFT_SCALE_114_SFT                                         16
#define RG_FFT_SCALE_114_HI                                          25
#define RG_FFT_SCALE_114_SZ                                          10

#define RG_FFT_SCALE_52_MSK                                          0x000003ff
#define RG_FFT_SCALE_52_I_MSK                                        0xfffffc00
#define RG_FFT_SCALE_52_SFT                                          0
#define RG_FFT_SCALE_52_HI                                           9
#define RG_FFT_SCALE_52_SZ                                           10

#define RG_FFT_SCALE_56_MSK                                          0x003ff000
#define RG_FFT_SCALE_56_I_MSK                                        0xffc00fff
#define RG_FFT_SCALE_56_SFT                                          12
#define RG_FFT_SCALE_56_HI                                           21
#define RG_FFT_SCALE_56_SZ                                           10

#define RG_SCR_INIT_SEED_MSK                                         0x7f000000
#define RG_SCR_INIT_SEED_I_MSK                                       0x80ffffff
#define RG_SCR_INIT_SEED_SFT                                         24
#define RG_SCR_INIT_SEED_HI                                          30
#define RG_SCR_INIT_SEED_SZ                                          7

#define RG_SCR_SEED_MANUANL_MSK                                      0x80000000
#define RG_SCR_SEED_MANUANL_I_MSK                                    0x7fffffff
#define RG_SCR_SEED_MANUANL_SFT                                      31
#define RG_SCR_SEED_MANUANL_HI                                       31
#define RG_SCR_SEED_MANUANL_SZ                                       1

#define RG_BW20_BAND_EDGE_SCALE_SC20_MSK                             0x000000ff
#define RG_BW20_BAND_EDGE_SCALE_SC20_I_MSK                           0xffffff00
#define RG_BW20_BAND_EDGE_SCALE_SC20_SFT                             0
#define RG_BW20_BAND_EDGE_SCALE_SC20_HI                              7
#define RG_BW20_BAND_EDGE_SCALE_SC20_SZ                              8

#define RG_BW20_BAND_EDGE_SCALE_SC19_MSK                             0x0000ff00
#define RG_BW20_BAND_EDGE_SCALE_SC19_I_MSK                           0xffff00ff
#define RG_BW20_BAND_EDGE_SCALE_SC19_SFT                             8
#define RG_BW20_BAND_EDGE_SCALE_SC19_HI                              15
#define RG_BW20_BAND_EDGE_SCALE_SC19_SZ                              8

#define RG_BW20_BAND_EDGE_SCALE_SC18_MSK                             0x00ff0000
#define RG_BW20_BAND_EDGE_SCALE_SC18_I_MSK                           0xff00ffff
#define RG_BW20_BAND_EDGE_SCALE_SC18_SFT                             16
#define RG_BW20_BAND_EDGE_SCALE_SC18_HI                              23
#define RG_BW20_BAND_EDGE_SCALE_SC18_SZ                              8

#define RG_BW20_BAND_EDGE_SCALE_SC17_MSK                             0xff000000
#define RG_BW20_BAND_EDGE_SCALE_SC17_I_MSK                           0x00ffffff
#define RG_BW20_BAND_EDGE_SCALE_SC17_SFT                             24
#define RG_BW20_BAND_EDGE_SCALE_SC17_HI                              31
#define RG_BW20_BAND_EDGE_SCALE_SC17_SZ                              8

#define RG_BW20_BAND_EDGE_SCALE_SC24_MSK                             0x000000ff
#define RG_BW20_BAND_EDGE_SCALE_SC24_I_MSK                           0xffffff00
#define RG_BW20_BAND_EDGE_SCALE_SC24_SFT                             0
#define RG_BW20_BAND_EDGE_SCALE_SC24_HI                              7
#define RG_BW20_BAND_EDGE_SCALE_SC24_SZ                              8

#define RG_BW20_BAND_EDGE_SCALE_SC23_MSK                             0x0000ff00
#define RG_BW20_BAND_EDGE_SCALE_SC23_I_MSK                           0xffff00ff
#define RG_BW20_BAND_EDGE_SCALE_SC23_SFT                             8
#define RG_BW20_BAND_EDGE_SCALE_SC23_HI                              15
#define RG_BW20_BAND_EDGE_SCALE_SC23_SZ                              8

#define RG_BW20_BAND_EDGE_SCALE_SC22_MSK                             0x00ff0000
#define RG_BW20_BAND_EDGE_SCALE_SC22_I_MSK                           0xff00ffff
#define RG_BW20_BAND_EDGE_SCALE_SC22_SFT                             16
#define RG_BW20_BAND_EDGE_SCALE_SC22_HI                              23
#define RG_BW20_BAND_EDGE_SCALE_SC22_SZ                              8

#define RG_BW20_BAND_EDGE_SCALE_SC21_MSK                             0xff000000
#define RG_BW20_BAND_EDGE_SCALE_SC21_I_MSK                           0x00ffffff
#define RG_BW20_BAND_EDGE_SCALE_SC21_SFT                             24
#define RG_BW20_BAND_EDGE_SCALE_SC21_HI                              31
#define RG_BW20_BAND_EDGE_SCALE_SC21_SZ                              8

#define RG_BW20_BAND_EDGE_SCALE_SC28_MSK                             0x000000ff
#define RG_BW20_BAND_EDGE_SCALE_SC28_I_MSK                           0xffffff00
#define RG_BW20_BAND_EDGE_SCALE_SC28_SFT                             0
#define RG_BW20_BAND_EDGE_SCALE_SC28_HI                              7
#define RG_BW20_BAND_EDGE_SCALE_SC28_SZ                              8

#define RG_BW20_BAND_EDGE_SCALE_SC27_MSK                             0x0000ff00
#define RG_BW20_BAND_EDGE_SCALE_SC27_I_MSK                           0xffff00ff
#define RG_BW20_BAND_EDGE_SCALE_SC27_SFT                             8
#define RG_BW20_BAND_EDGE_SCALE_SC27_HI                              15
#define RG_BW20_BAND_EDGE_SCALE_SC27_SZ                              8

#define RG_BW20_BAND_EDGE_SCALE_SC26_MSK                             0x00ff0000
#define RG_BW20_BAND_EDGE_SCALE_SC26_I_MSK                           0xff00ffff
#define RG_BW20_BAND_EDGE_SCALE_SC26_SFT                             16
#define RG_BW20_BAND_EDGE_SCALE_SC26_HI                              23
#define RG_BW20_BAND_EDGE_SCALE_SC26_SZ                              8

#define RG_BW20_BAND_EDGE_SCALE_SC25_MSK                             0xff000000
#define RG_BW20_BAND_EDGE_SCALE_SC25_I_MSK                           0x00ffffff
#define RG_BW20_BAND_EDGE_SCALE_SC25_SFT                             24
#define RG_BW20_BAND_EDGE_SCALE_SC25_HI                              31
#define RG_BW20_BAND_EDGE_SCALE_SC25_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC36_MSK                             0x000000ff
#define RG_BW40_BAND_EDGE_SCALE_SC36_I_MSK                           0xffffff00
#define RG_BW40_BAND_EDGE_SCALE_SC36_SFT                             0
#define RG_BW40_BAND_EDGE_SCALE_SC36_HI                              7
#define RG_BW40_BAND_EDGE_SCALE_SC36_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC35_MSK                             0x0000ff00
#define RG_BW40_BAND_EDGE_SCALE_SC35_I_MSK                           0xffff00ff
#define RG_BW40_BAND_EDGE_SCALE_SC35_SFT                             8
#define RG_BW40_BAND_EDGE_SCALE_SC35_HI                              15
#define RG_BW40_BAND_EDGE_SCALE_SC35_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC34_MSK                             0x00ff0000
#define RG_BW40_BAND_EDGE_SCALE_SC34_I_MSK                           0xff00ffff
#define RG_BW40_BAND_EDGE_SCALE_SC34_SFT                             16
#define RG_BW40_BAND_EDGE_SCALE_SC34_HI                              23
#define RG_BW40_BAND_EDGE_SCALE_SC34_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC33_MSK                             0xff000000
#define RG_BW40_BAND_EDGE_SCALE_SC33_I_MSK                           0x00ffffff
#define RG_BW40_BAND_EDGE_SCALE_SC33_SFT                             24
#define RG_BW40_BAND_EDGE_SCALE_SC33_HI                              31
#define RG_BW40_BAND_EDGE_SCALE_SC33_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC40_MSK                             0x000000ff
#define RG_BW40_BAND_EDGE_SCALE_SC40_I_MSK                           0xffffff00
#define RG_BW40_BAND_EDGE_SCALE_SC40_SFT                             0
#define RG_BW40_BAND_EDGE_SCALE_SC40_HI                              7
#define RG_BW40_BAND_EDGE_SCALE_SC40_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC39_MSK                             0x0000ff00
#define RG_BW40_BAND_EDGE_SCALE_SC39_I_MSK                           0xffff00ff
#define RG_BW40_BAND_EDGE_SCALE_SC39_SFT                             8
#define RG_BW40_BAND_EDGE_SCALE_SC39_HI                              15
#define RG_BW40_BAND_EDGE_SCALE_SC39_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC38_MSK                             0x00ff0000
#define RG_BW40_BAND_EDGE_SCALE_SC38_I_MSK                           0xff00ffff
#define RG_BW40_BAND_EDGE_SCALE_SC38_SFT                             16
#define RG_BW40_BAND_EDGE_SCALE_SC38_HI                              23
#define RG_BW40_BAND_EDGE_SCALE_SC38_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC37_MSK                             0xff000000
#define RG_BW40_BAND_EDGE_SCALE_SC37_I_MSK                           0x00ffffff
#define RG_BW40_BAND_EDGE_SCALE_SC37_SFT                             24
#define RG_BW40_BAND_EDGE_SCALE_SC37_HI                              31
#define RG_BW40_BAND_EDGE_SCALE_SC37_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC44_MSK                             0x000000ff
#define RG_BW40_BAND_EDGE_SCALE_SC44_I_MSK                           0xffffff00
#define RG_BW40_BAND_EDGE_SCALE_SC44_SFT                             0
#define RG_BW40_BAND_EDGE_SCALE_SC44_HI                              7
#define RG_BW40_BAND_EDGE_SCALE_SC44_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC43_MSK                             0x0000ff00
#define RG_BW40_BAND_EDGE_SCALE_SC43_I_MSK                           0xffff00ff
#define RG_BW40_BAND_EDGE_SCALE_SC43_SFT                             8
#define RG_BW40_BAND_EDGE_SCALE_SC43_HI                              15
#define RG_BW40_BAND_EDGE_SCALE_SC43_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC42_MSK                             0x00ff0000
#define RG_BW40_BAND_EDGE_SCALE_SC42_I_MSK                           0xff00ffff
#define RG_BW40_BAND_EDGE_SCALE_SC42_SFT                             16
#define RG_BW40_BAND_EDGE_SCALE_SC42_HI                              23
#define RG_BW40_BAND_EDGE_SCALE_SC42_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC41_MSK                             0xff000000
#define RG_BW40_BAND_EDGE_SCALE_SC41_I_MSK                           0x00ffffff
#define RG_BW40_BAND_EDGE_SCALE_SC41_SFT                             24
#define RG_BW40_BAND_EDGE_SCALE_SC41_HI                              31
#define RG_BW40_BAND_EDGE_SCALE_SC41_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC48_MSK                             0x000000ff
#define RG_BW40_BAND_EDGE_SCALE_SC48_I_MSK                           0xffffff00
#define RG_BW40_BAND_EDGE_SCALE_SC48_SFT                             0
#define RG_BW40_BAND_EDGE_SCALE_SC48_HI                              7
#define RG_BW40_BAND_EDGE_SCALE_SC48_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC47_MSK                             0x0000ff00
#define RG_BW40_BAND_EDGE_SCALE_SC47_I_MSK                           0xffff00ff
#define RG_BW40_BAND_EDGE_SCALE_SC47_SFT                             8
#define RG_BW40_BAND_EDGE_SCALE_SC47_HI                              15
#define RG_BW40_BAND_EDGE_SCALE_SC47_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC46_MSK                             0x00ff0000
#define RG_BW40_BAND_EDGE_SCALE_SC46_I_MSK                           0xff00ffff
#define RG_BW40_BAND_EDGE_SCALE_SC46_SFT                             16
#define RG_BW40_BAND_EDGE_SCALE_SC46_HI                              23
#define RG_BW40_BAND_EDGE_SCALE_SC46_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC45_MSK                             0xff000000
#define RG_BW40_BAND_EDGE_SCALE_SC45_I_MSK                           0x00ffffff
#define RG_BW40_BAND_EDGE_SCALE_SC45_SFT                             24
#define RG_BW40_BAND_EDGE_SCALE_SC45_HI                              31
#define RG_BW40_BAND_EDGE_SCALE_SC45_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC52_MSK                             0x000000ff
#define RG_BW40_BAND_EDGE_SCALE_SC52_I_MSK                           0xffffff00
#define RG_BW40_BAND_EDGE_SCALE_SC52_SFT                             0
#define RG_BW40_BAND_EDGE_SCALE_SC52_HI                              7
#define RG_BW40_BAND_EDGE_SCALE_SC52_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC51_MSK                             0x0000ff00
#define RG_BW40_BAND_EDGE_SCALE_SC51_I_MSK                           0xffff00ff
#define RG_BW40_BAND_EDGE_SCALE_SC51_SFT                             8
#define RG_BW40_BAND_EDGE_SCALE_SC51_HI                              15
#define RG_BW40_BAND_EDGE_SCALE_SC51_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC50_MSK                             0x00ff0000
#define RG_BW40_BAND_EDGE_SCALE_SC50_I_MSK                           0xff00ffff
#define RG_BW40_BAND_EDGE_SCALE_SC50_SFT                             16
#define RG_BW40_BAND_EDGE_SCALE_SC50_HI                              23
#define RG_BW40_BAND_EDGE_SCALE_SC50_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC49_MSK                             0xff000000
#define RG_BW40_BAND_EDGE_SCALE_SC49_I_MSK                           0x00ffffff
#define RG_BW40_BAND_EDGE_SCALE_SC49_SFT                             24
#define RG_BW40_BAND_EDGE_SCALE_SC49_HI                              31
#define RG_BW40_BAND_EDGE_SCALE_SC49_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC56_MSK                             0x000000ff
#define RG_BW40_BAND_EDGE_SCALE_SC56_I_MSK                           0xffffff00
#define RG_BW40_BAND_EDGE_SCALE_SC56_SFT                             0
#define RG_BW40_BAND_EDGE_SCALE_SC56_HI                              7
#define RG_BW40_BAND_EDGE_SCALE_SC56_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC55_MSK                             0x0000ff00
#define RG_BW40_BAND_EDGE_SCALE_SC55_I_MSK                           0xffff00ff
#define RG_BW40_BAND_EDGE_SCALE_SC55_SFT                             8
#define RG_BW40_BAND_EDGE_SCALE_SC55_HI                              15
#define RG_BW40_BAND_EDGE_SCALE_SC55_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC54_MSK                             0x00ff0000
#define RG_BW40_BAND_EDGE_SCALE_SC54_I_MSK                           0xff00ffff
#define RG_BW40_BAND_EDGE_SCALE_SC54_SFT                             16
#define RG_BW40_BAND_EDGE_SCALE_SC54_HI                              23
#define RG_BW40_BAND_EDGE_SCALE_SC54_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC53_MSK                             0xff000000
#define RG_BW40_BAND_EDGE_SCALE_SC53_I_MSK                           0x00ffffff
#define RG_BW40_BAND_EDGE_SCALE_SC53_SFT                             24
#define RG_BW40_BAND_EDGE_SCALE_SC53_HI                              31
#define RG_BW40_BAND_EDGE_SCALE_SC53_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC58_MSK                             0x00ff0000
#define RG_BW40_BAND_EDGE_SCALE_SC58_I_MSK                           0xff00ffff
#define RG_BW40_BAND_EDGE_SCALE_SC58_SFT                             16
#define RG_BW40_BAND_EDGE_SCALE_SC58_HI                              23
#define RG_BW40_BAND_EDGE_SCALE_SC58_SZ                              8

#define RG_BW40_BAND_EDGE_SCALE_SC57_MSK                             0xff000000
#define RG_BW40_BAND_EDGE_SCALE_SC57_I_MSK                           0x00ffffff
#define RG_BW40_BAND_EDGE_SCALE_SC57_SFT                             24
#define RG_BW40_BAND_EDGE_SCALE_SC57_HI                              31
#define RG_BW40_BAND_EDGE_SCALE_SC57_SZ                              8

#define RO_TX_CNT_R_11GN_TX_MSK                                      0xffffffff
#define RO_TX_CNT_R_11GN_TX_I_MSK                                    0x00000000
#define RO_TX_CNT_R_11GN_TX_SFT                                      0
#define RO_TX_CNT_R_11GN_TX_HI                                       31
#define RO_TX_CNT_R_11GN_TX_SZ                                       32

#define RG_DEBUG_SEL_11GN_TX_MSK                                     0x00000f00
#define RG_DEBUG_SEL_11GN_TX_I_MSK                                   0xfffff0ff
#define RG_DEBUG_SEL_11GN_TX_SFT                                     8
#define RG_DEBUG_SEL_11GN_TX_HI                                      11
#define RG_DEBUG_SEL_11GN_TX_SZ                                      4

#define RG_RESERVED_11GN_TX_MSK                                      0xffffffff
#define RG_RESERVED_11GN_TX_I_MSK                                    0x00000000
#define RG_RESERVED_11GN_TX_SFT                                      0
#define RG_RESERVED_11GN_TX_HI                                       31
#define RG_RESERVED_11GN_TX_SZ                                       32

#define RG_POS_DES_L_EXT_11GN_RX_MSK                                 0x0000000f
#define RG_POS_DES_L_EXT_11GN_RX_I_MSK                               0xfffffff0
#define RG_POS_DES_L_EXT_11GN_RX_SFT                                 0
#define RG_POS_DES_L_EXT_11GN_RX_HI                                  3
#define RG_POS_DES_L_EXT_11GN_RX_SZ                                  4

#define RG_PRE_DES_DLY_11GN_RX_MSK                                   0x000000f0
#define RG_PRE_DES_DLY_11GN_RX_I_MSK                                 0xffffff0f
#define RG_PRE_DES_DLY_11GN_RX_SFT                                   4
#define RG_PRE_DES_DLY_11GN_RX_HI                                    7
#define RG_PRE_DES_DLY_11GN_RX_SZ                                    4

#define RG_RESERVED_11GN_RX_MSK                                      0xffffffff
#define RG_RESERVED_11GN_RX_I_MSK                                    0x00000000
#define RG_RESERVED_11GN_RX_SFT                                      0
#define RG_RESERVED_11GN_RX_HI                                       31
#define RG_RESERVED_11GN_RX_SZ                                       32

#define RG_HT40_TR_LPF_KI_MSK                                        0x0000000f
#define RG_HT40_TR_LPF_KI_I_MSK                                      0xfffffff0
#define RG_HT40_TR_LPF_KI_SFT                                        0
#define RG_HT40_TR_LPF_KI_HI                                         3
#define RG_HT40_TR_LPF_KI_SZ                                         4

#define RG_HT40_TR_LPF_KP_MSK                                        0x000000f0
#define RG_HT40_TR_LPF_KP_I_MSK                                      0xffffff0f
#define RG_HT40_TR_LPF_KP_SFT                                        4
#define RG_HT40_TR_LPF_KP_HI                                         7
#define RG_HT40_TR_LPF_KP_SZ                                         4

#define RG_HT40_SYM_BOUND_CNT_MSK                                    0x00007f00
#define RG_HT40_SYM_BOUND_CNT_I_MSK                                  0xffff80ff
#define RG_HT40_SYM_BOUND_CNT_SFT                                    8
#define RG_HT40_SYM_BOUND_CNT_HI                                     14
#define RG_HT40_SYM_BOUND_CNT_SZ                                     7

#define RG_HT20_TR_LPF_KI_MSK                                        0x0000000f
#define RG_HT20_TR_LPF_KI_I_MSK                                      0xfffffff0
#define RG_HT20_TR_LPF_KI_SFT                                        0
#define RG_HT20_TR_LPF_KI_HI                                         3
#define RG_HT20_TR_LPF_KI_SZ                                         4

#define RG_HT20_TR_LPF_KP_MSK                                        0x000000f0
#define RG_HT20_TR_LPF_KP_I_MSK                                      0xffffff0f
#define RG_HT20_TR_LPF_KP_SFT                                        4
#define RG_HT20_TR_LPF_KP_HI                                         7
#define RG_HT20_TR_LPF_KP_SZ                                         4

#define RG_TR_LPF_RATE_GN_MSK                                        0x3fffff00
#define RG_TR_LPF_RATE_GN_I_MSK                                      0xc00000ff
#define RG_TR_LPF_RATE_GN_SFT                                        8
#define RG_TR_LPF_RATE_GN_HI                                         29
#define RG_TR_LPF_RATE_GN_SZ                                         22

#define RG_CR_LPF_KI_GN_MSK                                          0x00000007
#define RG_CR_LPF_KI_GN_I_MSK                                        0xfffffff8
#define RG_CR_LPF_KI_GN_SFT                                          0
#define RG_CR_LPF_KI_GN_HI                                           2
#define RG_CR_LPF_KI_GN_SZ                                           3

#define RG_HT20_SYM_BOUND_CNT_MSK                                    0x00007f00
#define RG_HT20_SYM_BOUND_CNT_I_MSK                                  0xffff80ff
#define RG_HT20_SYM_BOUND_CNT_SFT                                    8
#define RG_HT20_SYM_BOUND_CNT_HI                                     14
#define RG_HT20_SYM_BOUND_CNT_SZ                                     7

#define RG_XSCOR32_RATIO_MSK                                         0x007f0000
#define RG_XSCOR32_RATIO_I_MSK                                       0xff80ffff
#define RG_XSCOR32_RATIO_SFT                                         16
#define RG_XSCOR32_RATIO_HI                                          22
#define RG_XSCOR32_RATIO_SZ                                          7

#define RG_ATCOR64_CNT_LMT_MSK                                       0x7f000000
#define RG_ATCOR64_CNT_LMT_I_MSK                                     0x80ffffff
#define RG_ATCOR64_CNT_LMT_SFT                                       24
#define RG_ATCOR64_CNT_LMT_HI                                        30
#define RG_ATCOR64_CNT_LMT_SZ                                        7

#define RG_ATCOR16_CNT_LMT2_MSK                                      0x00007f00
#define RG_ATCOR16_CNT_LMT2_I_MSK                                    0xffff80ff
#define RG_ATCOR16_CNT_LMT2_SFT                                      8
#define RG_ATCOR16_CNT_LMT2_HI                                       14
#define RG_ATCOR16_CNT_LMT2_SZ                                       7

#define RG_ATCOR16_CNT_LMT1_MSK                                      0x007f0000
#define RG_ATCOR16_CNT_LMT1_I_MSK                                    0xff80ffff
#define RG_ATCOR16_CNT_LMT1_SFT                                      16
#define RG_ATCOR16_CNT_LMT1_HI                                       22
#define RG_ATCOR16_CNT_LMT1_SZ                                       7

#define RG_ATCOR16_RATIO_SB_MSK                                      0x7f000000
#define RG_ATCOR16_RATIO_SB_I_MSK                                    0x80ffffff
#define RG_ATCOR16_RATIO_SB_SFT                                      24
#define RG_ATCOR16_RATIO_SB_HI                                       30
#define RG_ATCOR16_RATIO_SB_SZ                                       7

#define RG_XSCOR64_CNT_LMT2_MSK                                      0x007f0000
#define RG_XSCOR64_CNT_LMT2_I_MSK                                    0xff80ffff
#define RG_XSCOR64_CNT_LMT2_SFT                                      16
#define RG_XSCOR64_CNT_LMT2_HI                                       22
#define RG_XSCOR64_CNT_LMT2_SZ                                       7

#define RG_XSCOR64_CNT_LMT1_MSK                                      0x7f000000
#define RG_XSCOR64_CNT_LMT1_I_MSK                                    0x80ffffff
#define RG_XSCOR64_CNT_LMT1_SFT                                      24
#define RG_XSCOR64_CNT_LMT1_HI                                       30
#define RG_XSCOR64_CNT_LMT1_SZ                                       7

#define RG_VITERBI_AB_SWAP_MSK                                       0x00010000
#define RG_VITERBI_AB_SWAP_I_MSK                                     0xfffeffff
#define RG_VITERBI_AB_SWAP_SFT                                       16
#define RG_VITERBI_AB_SWAP_HI                                        16
#define RG_VITERBI_AB_SWAP_SZ                                        1

#define RG_ATCOR16_CNT_TH_MSK                                        0x0f000000
#define RG_ATCOR16_CNT_TH_I_MSK                                      0xf0ffffff
#define RG_ATCOR16_CNT_TH_SFT                                        24
#define RG_ATCOR16_CNT_TH_HI                                         27
#define RG_ATCOR16_CNT_TH_SZ                                         4

#define RG_NORMSQUARE_LOW_SNR_7_MSK                                  0x000000ff
#define RG_NORMSQUARE_LOW_SNR_7_I_MSK                                0xffffff00
#define RG_NORMSQUARE_LOW_SNR_7_SFT                                  0
#define RG_NORMSQUARE_LOW_SNR_7_HI                                   7
#define RG_NORMSQUARE_LOW_SNR_7_SZ                                   8

#define RG_NORMSQUARE_LOW_SNR_6_MSK                                  0x0000ff00
#define RG_NORMSQUARE_LOW_SNR_6_I_MSK                                0xffff00ff
#define RG_NORMSQUARE_LOW_SNR_6_SFT                                  8
#define RG_NORMSQUARE_LOW_SNR_6_HI                                   15
#define RG_NORMSQUARE_LOW_SNR_6_SZ                                   8

#define RG_NORMSQUARE_LOW_SNR_5_MSK                                  0x00ff0000
#define RG_NORMSQUARE_LOW_SNR_5_I_MSK                                0xff00ffff
#define RG_NORMSQUARE_LOW_SNR_5_SFT                                  16
#define RG_NORMSQUARE_LOW_SNR_5_HI                                   23
#define RG_NORMSQUARE_LOW_SNR_5_SZ                                   8

#define RG_NORMSQUARE_LOW_SNR_4_MSK                                  0xff000000
#define RG_NORMSQUARE_LOW_SNR_4_I_MSK                                0x00ffffff
#define RG_NORMSQUARE_LOW_SNR_4_SFT                                  24
#define RG_NORMSQUARE_LOW_SNR_4_HI                                   31
#define RG_NORMSQUARE_LOW_SNR_4_SZ                                   8

#define RG_NORMSQUARE_LOW_SNR_8_MSK                                  0xff000000
#define RG_NORMSQUARE_LOW_SNR_8_I_MSK                                0x00ffffff
#define RG_NORMSQUARE_LOW_SNR_8_SFT                                  24
#define RG_NORMSQUARE_LOW_SNR_8_HI                                   31
#define RG_NORMSQUARE_LOW_SNR_8_SZ                                   8

#define RG_NORMSQUARE_SNR_3_MSK                                      0x000000ff
#define RG_NORMSQUARE_SNR_3_I_MSK                                    0xffffff00
#define RG_NORMSQUARE_SNR_3_SFT                                      0
#define RG_NORMSQUARE_SNR_3_HI                                       7
#define RG_NORMSQUARE_SNR_3_SZ                                       8

#define RG_NORMSQUARE_SNR_2_MSK                                      0x0000ff00
#define RG_NORMSQUARE_SNR_2_I_MSK                                    0xffff00ff
#define RG_NORMSQUARE_SNR_2_SFT                                      8
#define RG_NORMSQUARE_SNR_2_HI                                       15
#define RG_NORMSQUARE_SNR_2_SZ                                       8

#define RG_NORMSQUARE_SNR_1_MSK                                      0x00ff0000
#define RG_NORMSQUARE_SNR_1_I_MSK                                    0xff00ffff
#define RG_NORMSQUARE_SNR_1_SFT                                      16
#define RG_NORMSQUARE_SNR_1_HI                                       23
#define RG_NORMSQUARE_SNR_1_SZ                                       8

#define RG_NORMSQUARE_SNR_0_MSK                                      0xff000000
#define RG_NORMSQUARE_SNR_0_I_MSK                                    0x00ffffff
#define RG_NORMSQUARE_SNR_0_SFT                                      24
#define RG_NORMSQUARE_SNR_0_HI                                       31
#define RG_NORMSQUARE_SNR_0_SZ                                       8

#define RG_NORMSQUARE_SNR_7_MSK                                      0x000000ff
#define RG_NORMSQUARE_SNR_7_I_MSK                                    0xffffff00
#define RG_NORMSQUARE_SNR_7_SFT                                      0
#define RG_NORMSQUARE_SNR_7_HI                                       7
#define RG_NORMSQUARE_SNR_7_SZ                                       8

#define RG_NORMSQUARE_SNR_6_MSK                                      0x0000ff00
#define RG_NORMSQUARE_SNR_6_I_MSK                                    0xffff00ff
#define RG_NORMSQUARE_SNR_6_SFT                                      8
#define RG_NORMSQUARE_SNR_6_HI                                       15
#define RG_NORMSQUARE_SNR_6_SZ                                       8

#define RG_NORMSQUARE_SNR_5_MSK                                      0x00ff0000
#define RG_NORMSQUARE_SNR_5_I_MSK                                    0xff00ffff
#define RG_NORMSQUARE_SNR_5_SFT                                      16
#define RG_NORMSQUARE_SNR_5_HI                                       23
#define RG_NORMSQUARE_SNR_5_SZ                                       8

#define RG_NORMSQUARE_SNR_4_MSK                                      0xff000000
#define RG_NORMSQUARE_SNR_4_I_MSK                                    0x00ffffff
#define RG_NORMSQUARE_SNR_4_SFT                                      24
#define RG_NORMSQUARE_SNR_4_HI                                       31
#define RG_NORMSQUARE_SNR_4_SZ                                       8

#define RG_NORMSQUARE_SNR_8_MSK                                      0xff000000
#define RG_NORMSQUARE_SNR_8_I_MSK                                    0x00ffffff
#define RG_NORMSQUARE_SNR_8_SFT                                      24
#define RG_NORMSQUARE_SNR_8_HI                                       31
#define RG_NORMSQUARE_SNR_8_SZ                                       8

#define RG_SNR_TH_64QAM_MSK                                          0x0000007f
#define RG_SNR_TH_64QAM_I_MSK                                        0xffffff80
#define RG_SNR_TH_64QAM_SFT                                          0
#define RG_SNR_TH_64QAM_HI                                           6
#define RG_SNR_TH_64QAM_SZ                                           7

#define RG_SNR_TH_16QAM_MSK                                          0x00007f00
#define RG_SNR_TH_16QAM_I_MSK                                        0xffff80ff
#define RG_SNR_TH_16QAM_SFT                                          8
#define RG_SNR_TH_16QAM_HI                                           14
#define RG_SNR_TH_16QAM_SZ                                           7

#define RG_BW20_RX_FFT_SCALE_MSK                                     0x000003ff
#define RG_BW20_RX_FFT_SCALE_I_MSK                                   0xfffffc00
#define RG_BW20_RX_FFT_SCALE_SFT                                     0
#define RG_BW20_RX_FFT_SCALE_HI                                      9
#define RG_BW20_RX_FFT_SCALE_SZ                                      10

#define RG_HT20_MF_RX_FFT_SCALE_MSK                                  0x03ff0000
#define RG_HT20_MF_RX_FFT_SCALE_I_MSK                                0xfc00ffff
#define RG_HT20_MF_RX_FFT_SCALE_SFT                                  16
#define RG_HT20_MF_RX_FFT_SCALE_HI                                   25
#define RG_HT20_MF_RX_FFT_SCALE_SZ                                   10

#define RG_BW40_RX_FFT_SCALE_MSK                                     0x000003ff
#define RG_BW40_RX_FFT_SCALE_I_MSK                                   0xfffffc00
#define RG_BW40_RX_FFT_SCALE_SFT                                     0
#define RG_BW40_RX_FFT_SCALE_HI                                      9
#define RG_BW40_RX_FFT_SCALE_SZ                                      10

#define RG_HT40_MF_RX_FFT_SCALE_MSK                                  0x03ff0000
#define RG_HT40_MF_RX_FFT_SCALE_I_MSK                                0xfc00ffff
#define RG_HT40_MF_RX_FFT_SCALE_SFT                                  16
#define RG_HT40_MF_RX_FFT_SCALE_HI                                   25
#define RG_HT40_MF_RX_FFT_SCALE_SZ                                   10

#define RG_ERASE_SC_NUM3_MSK                                         0x0000007f
#define RG_ERASE_SC_NUM3_I_MSK                                       0xffffff80
#define RG_ERASE_SC_NUM3_SFT                                         0
#define RG_ERASE_SC_NUM3_HI                                          6
#define RG_ERASE_SC_NUM3_SZ                                          7

#define RG_SC_CTRL3_MSK                                              0x00000080
#define RG_SC_CTRL3_I_MSK                                            0xffffff7f
#define RG_SC_CTRL3_SFT                                              7
#define RG_SC_CTRL3_HI                                               7
#define RG_SC_CTRL3_SZ                                               1

#define RG_ERASE_SC_NUM2_MSK                                         0x00007f00
#define RG_ERASE_SC_NUM2_I_MSK                                       0xffff80ff
#define RG_ERASE_SC_NUM2_SFT                                         8
#define RG_ERASE_SC_NUM2_HI                                          14
#define RG_ERASE_SC_NUM2_SZ                                          7

#define RG_SC_CTRL2_MSK                                              0x00008000
#define RG_SC_CTRL2_I_MSK                                            0xffff7fff
#define RG_SC_CTRL2_SFT                                              15
#define RG_SC_CTRL2_HI                                               15
#define RG_SC_CTRL2_SZ                                               1

#define RG_ERASE_SC_NUM1_MSK                                         0x007f0000
#define RG_ERASE_SC_NUM1_I_MSK                                       0xff80ffff
#define RG_ERASE_SC_NUM1_SFT                                         16
#define RG_ERASE_SC_NUM1_HI                                          22
#define RG_ERASE_SC_NUM1_SZ                                          7

#define RG_SC_CTRL1_MSK                                              0x00800000
#define RG_SC_CTRL1_I_MSK                                            0xff7fffff
#define RG_SC_CTRL1_SFT                                              23
#define RG_SC_CTRL1_HI                                               23
#define RG_SC_CTRL1_SZ                                               1

#define RG_ERASE_SC_NUM0_MSK                                         0x7f000000
#define RG_ERASE_SC_NUM0_I_MSK                                       0x80ffffff
#define RG_ERASE_SC_NUM0_SFT                                         24
#define RG_ERASE_SC_NUM0_HI                                          30
#define RG_ERASE_SC_NUM0_SZ                                          7

#define RG_SC_CTRL0_MSK                                              0x80000000
#define RG_SC_CTRL0_I_MSK                                            0x7fffffff
#define RG_SC_CTRL0_SFT                                              31
#define RG_SC_CTRL0_HI                                               31
#define RG_SC_CTRL0_SZ                                               1

#define RG_ERASE_SC_NUM7_MSK                                         0x0000007f
#define RG_ERASE_SC_NUM7_I_MSK                                       0xffffff80
#define RG_ERASE_SC_NUM7_SFT                                         0
#define RG_ERASE_SC_NUM7_HI                                          6
#define RG_ERASE_SC_NUM7_SZ                                          7

#define RG_SC_CTRL7_MSK                                              0x00000080
#define RG_SC_CTRL7_I_MSK                                            0xffffff7f
#define RG_SC_CTRL7_SFT                                              7
#define RG_SC_CTRL7_HI                                               7
#define RG_SC_CTRL7_SZ                                               1

#define RG_ERASE_SC_NUM6_MSK                                         0x00007f00
#define RG_ERASE_SC_NUM6_I_MSK                                       0xffff80ff
#define RG_ERASE_SC_NUM6_SFT                                         8
#define RG_ERASE_SC_NUM6_HI                                          14
#define RG_ERASE_SC_NUM6_SZ                                          7

#define RG_SC_CTRL6_MSK                                              0x00008000
#define RG_SC_CTRL6_I_MSK                                            0xffff7fff
#define RG_SC_CTRL6_SFT                                              15
#define RG_SC_CTRL6_HI                                               15
#define RG_SC_CTRL6_SZ                                               1

#define RG_ERASE_SC_NUM5_MSK                                         0x007f0000
#define RG_ERASE_SC_NUM5_I_MSK                                       0xff80ffff
#define RG_ERASE_SC_NUM5_SFT                                         16
#define RG_ERASE_SC_NUM5_HI                                          22
#define RG_ERASE_SC_NUM5_SZ                                          7

#define RG_SC_CTRL5_MSK                                              0x00800000
#define RG_SC_CTRL5_I_MSK                                            0xff7fffff
#define RG_SC_CTRL5_SFT                                              23
#define RG_SC_CTRL5_HI                                               23
#define RG_SC_CTRL5_SZ                                               1

#define RG_ERASE_SC_NUM4_MSK                                         0x7f000000
#define RG_ERASE_SC_NUM4_I_MSK                                       0x80ffffff
#define RG_ERASE_SC_NUM4_SFT                                         24
#define RG_ERASE_SC_NUM4_HI                                          30
#define RG_ERASE_SC_NUM4_SZ                                          7

#define RG_SC_CTRL4_MSK                                              0x80000000
#define RG_SC_CTRL4_I_MSK                                            0x7fffffff
#define RG_SC_CTRL4_SFT                                              31
#define RG_SC_CTRL4_HI                                               31
#define RG_SC_CTRL4_SZ                                               1

#define RG_BIST_EN_CSI_MSK                                           0x00000001
#define RG_BIST_EN_CSI_I_MSK                                         0xfffffffe
#define RG_BIST_EN_CSI_SFT                                           0
#define RG_BIST_EN_CSI_HI                                            0
#define RG_BIST_EN_CSI_SZ                                            1

#define RG_BIST_MODE_CSI_MSK                                         0x00000010
#define RG_BIST_MODE_CSI_I_MSK                                       0xffffffef
#define RG_BIST_MODE_CSI_SFT                                         4
#define RG_BIST_MODE_CSI_HI                                          4
#define RG_BIST_MODE_CSI_SZ                                          1

#define RO_BIST_DONE_CSI_MSK                                         0x00010000
#define RO_BIST_DONE_CSI_I_MSK                                       0xfffeffff
#define RO_BIST_DONE_CSI_SFT                                         16
#define RO_BIST_DONE_CSI_HI                                          16
#define RO_BIST_DONE_CSI_SZ                                          1

#define RO_BIST_FAIL_CSI_MSK                                         0x00020000
#define RO_BIST_FAIL_CSI_I_MSK                                       0xfffdffff
#define RO_BIST_FAIL_CSI_SFT                                         17
#define RO_BIST_FAIL_CSI_HI                                          17
#define RO_BIST_FAIL_CSI_SZ                                          1

#define RG_BIST_EN_CCFO_MSK                                          0x00000001
#define RG_BIST_EN_CCFO_I_MSK                                        0xfffffffe
#define RG_BIST_EN_CCFO_SFT                                          0
#define RG_BIST_EN_CCFO_HI                                           0
#define RG_BIST_EN_CCFO_SZ                                           1

#define RG_BIST_MODE_CCFO_MSK                                        0x00000010
#define RG_BIST_MODE_CCFO_I_MSK                                      0xffffffef
#define RG_BIST_MODE_CCFO_SFT                                        4
#define RG_BIST_MODE_CCFO_HI                                         4
#define RG_BIST_MODE_CCFO_SZ                                         1

#define RO_BIST_DONE_CCFO_1_MSK                                      0x00010000
#define RO_BIST_DONE_CCFO_1_I_MSK                                    0xfffeffff
#define RO_BIST_DONE_CCFO_1_SFT                                      16
#define RO_BIST_DONE_CCFO_1_HI                                       16
#define RO_BIST_DONE_CCFO_1_SZ                                       1

#define RO_BIST_FAIL_CCFO_1_MSK                                      0x00020000
#define RO_BIST_FAIL_CCFO_1_I_MSK                                    0xfffdffff
#define RO_BIST_FAIL_CCFO_1_SFT                                      17
#define RO_BIST_FAIL_CCFO_1_HI                                       17
#define RO_BIST_FAIL_CCFO_1_SZ                                       1

#define RO_BIST_DONE_CCFO_0_MSK                                      0x00100000
#define RO_BIST_DONE_CCFO_0_I_MSK                                    0xffefffff
#define RO_BIST_DONE_CCFO_0_SFT                                      20
#define RO_BIST_DONE_CCFO_0_HI                                       20
#define RO_BIST_DONE_CCFO_0_SZ                                       1

#define RO_BIST_FAIL_CCFO_0_MSK                                      0x00200000
#define RO_BIST_FAIL_CCFO_0_I_MSK                                    0xffdfffff
#define RO_BIST_FAIL_CCFO_0_SFT                                      21
#define RO_BIST_FAIL_CCFO_0_HI                                       21
#define RO_BIST_FAIL_CCFO_0_SZ                                       1

#define RG_BIST_EN_VTB_MSK                                           0x00000001
#define RG_BIST_EN_VTB_I_MSK                                         0xfffffffe
#define RG_BIST_EN_VTB_SFT                                           0
#define RG_BIST_EN_VTB_HI                                            0
#define RG_BIST_EN_VTB_SZ                                            1

#define RG_BIST_MODE_VTB_MSK                                         0x00000010
#define RG_BIST_MODE_VTB_I_MSK                                       0xffffffef
#define RG_BIST_MODE_VTB_SFT                                         4
#define RG_BIST_MODE_VTB_HI                                          4
#define RG_BIST_MODE_VTB_SZ                                          1

#define RO_BIST_DONE_VTB_4_MSK                                       0x00001000
#define RO_BIST_DONE_VTB_4_I_MSK                                     0xffffefff
#define RO_BIST_DONE_VTB_4_SFT                                       12
#define RO_BIST_DONE_VTB_4_HI                                        12
#define RO_BIST_DONE_VTB_4_SZ                                        1

#define RO_BIST_FAIL_VTB_4_MSK                                       0x00002000
#define RO_BIST_FAIL_VTB_4_I_MSK                                     0xffffdfff
#define RO_BIST_FAIL_VTB_4_SFT                                       13
#define RO_BIST_FAIL_VTB_4_HI                                        13
#define RO_BIST_FAIL_VTB_4_SZ                                        1

#define RO_BIST_DONE_VTB_3_MSK                                       0x00010000
#define RO_BIST_DONE_VTB_3_I_MSK                                     0xfffeffff
#define RO_BIST_DONE_VTB_3_SFT                                       16
#define RO_BIST_DONE_VTB_3_HI                                        16
#define RO_BIST_DONE_VTB_3_SZ                                        1

#define RO_BIST_FAIL_VTB_3_MSK                                       0x00020000
#define RO_BIST_FAIL_VTB_3_I_MSK                                     0xfffdffff
#define RO_BIST_FAIL_VTB_3_SFT                                       17
#define RO_BIST_FAIL_VTB_3_HI                                        17
#define RO_BIST_FAIL_VTB_3_SZ                                        1

#define RO_BIST_DONE_VTB_2_MSK                                       0x00100000
#define RO_BIST_DONE_VTB_2_I_MSK                                     0xffefffff
#define RO_BIST_DONE_VTB_2_SFT                                       20
#define RO_BIST_DONE_VTB_2_HI                                        20
#define RO_BIST_DONE_VTB_2_SZ                                        1

#define RO_BIST_FAIL_VTB_2_MSK                                       0x00200000
#define RO_BIST_FAIL_VTB_2_I_MSK                                     0xffdfffff
#define RO_BIST_FAIL_VTB_2_SFT                                       21
#define RO_BIST_FAIL_VTB_2_HI                                        21
#define RO_BIST_FAIL_VTB_2_SZ                                        1

#define RO_BIST_DONE_VTB_1_MSK                                       0x01000000
#define RO_BIST_DONE_VTB_1_I_MSK                                     0xfeffffff
#define RO_BIST_DONE_VTB_1_SFT                                       24
#define RO_BIST_DONE_VTB_1_HI                                        24
#define RO_BIST_DONE_VTB_1_SZ                                        1

#define RO_BIST_FAIL_VTB_1_MSK                                       0x02000000
#define RO_BIST_FAIL_VTB_1_I_MSK                                     0xfdffffff
#define RO_BIST_FAIL_VTB_1_SFT                                       25
#define RO_BIST_FAIL_VTB_1_HI                                        25
#define RO_BIST_FAIL_VTB_1_SZ                                        1

#define RO_BIST_DONE_VTB_0_MSK                                       0x10000000
#define RO_BIST_DONE_VTB_0_I_MSK                                     0xefffffff
#define RO_BIST_DONE_VTB_0_SFT                                       28
#define RO_BIST_DONE_VTB_0_HI                                        28
#define RO_BIST_DONE_VTB_0_SZ                                        1

#define RO_BIST_FAIL_VTB_0_MSK                                       0x20000000
#define RO_BIST_FAIL_VTB_0_I_MSK                                     0xdfffffff
#define RO_BIST_FAIL_VTB_0_SFT                                       29
#define RO_BIST_FAIL_VTB_0_HI                                        29
#define RO_BIST_FAIL_VTB_0_SZ                                        1

#define RG_SDMP_BIT_NUM_MSK                                          0x00000003
#define RG_SDMP_BIT_NUM_I_MSK                                        0xfffffffc
#define RG_SDMP_BIT_NUM_SFT                                          0
#define RG_SDMP_BIT_NUM_HI                                           1
#define RG_SDMP_BIT_NUM_SZ                                           2

#define RG_ATXSCOR_RATIO2_MSK                                        0x0000007f
#define RG_ATXSCOR_RATIO2_I_MSK                                      0xffffff80
#define RG_ATXSCOR_RATIO2_SFT                                        0
#define RG_ATXSCOR_RATIO2_HI                                         6
#define RG_ATXSCOR_RATIO2_SZ                                         7

#define RG_ATXSCOR_RATIO1_MSK                                        0x00007f00
#define RG_ATXSCOR_RATIO1_I_MSK                                      0xffff80ff
#define RG_ATXSCOR_RATIO1_SFT                                        8
#define RG_ATXSCOR_RATIO1_HI                                         14
#define RG_ATXSCOR_RATIO1_SZ                                         7

#define RG_ATXSCOR_EN_MSK                                            0x00030000
#define RG_ATXSCOR_EN_I_MSK                                          0xfffcffff
#define RG_ATXSCOR_EN_SFT                                            16
#define RG_ATXSCOR_EN_HI                                             17
#define RG_ATXSCOR_EN_SZ                                             2

#define RG_ATXSCOR16_CNT_MSK                                         0x00f00000
#define RG_ATXSCOR16_CNT_I_MSK                                       0xff0fffff
#define RG_ATXSCOR16_CNT_SFT                                         20
#define RG_ATXSCOR16_CNT_HI                                          23
#define RG_ATXSCOR16_CNT_SZ                                          4

#define RG_ATXSCOR16_SHORT_CNT2_MSK                                  0x07000000
#define RG_ATXSCOR16_SHORT_CNT2_I_MSK                                0xf8ffffff
#define RG_ATXSCOR16_SHORT_CNT2_SFT                                  24
#define RG_ATXSCOR16_SHORT_CNT2_HI                                   26
#define RG_ATXSCOR16_SHORT_CNT2_SZ                                   3

#define RG_ATXSCOR16_SHORT_CNT_MSK                                   0x70000000
#define RG_ATXSCOR16_SHORT_CNT_I_MSK                                 0x8fffffff
#define RG_ATXSCOR16_SHORT_CNT_SFT                                   28
#define RG_ATXSCOR16_SHORT_CNT_HI                                    30
#define RG_ATXSCOR16_SHORT_CNT_SZ                                    3

#define RG_11GN_ATXSCOR_LENGTH_MSK                                   0x0000000f
#define RG_11GN_ATXSCOR_LENGTH_I_MSK                                 0xfffffff0
#define RG_11GN_ATXSCOR_LENGTH_SFT                                   0
#define RG_11GN_ATXSCOR_LENGTH_HI                                    3
#define RG_11GN_ATXSCOR_LENGTH_SZ                                    4

#define RG_11GN_ATXSCOR_SEL_MSK                                      0x00000010
#define RG_11GN_ATXSCOR_SEL_I_MSK                                    0xffffffef
#define RG_11GN_ATXSCOR_SEL_SFT                                      4
#define RG_11GN_ATXSCOR_SEL_HI                                       4
#define RG_11GN_ATXSCOR_SEL_SZ                                       1

#define RG_COR_DAGC_BYP_MSK                                          0x00000100
#define RG_COR_DAGC_BYP_I_MSK                                        0xfffffeff
#define RG_COR_DAGC_BYP_SFT                                          8
#define RG_COR_DAGC_BYP_HI                                           8
#define RG_COR_DAGC_BYP_SZ                                           1

#define RG_PWRON_DLY_TH_11GN_RX_MSK                                  0x000000ff
#define RG_PWRON_DLY_TH_11GN_RX_I_MSK                                0xffffff00
#define RG_PWRON_DLY_TH_11GN_RX_SFT                                  0
#define RG_PWRON_DLY_TH_11GN_RX_HI                                   7
#define RG_PWRON_DLY_TH_11GN_RX_SZ                                   8

#define RG_SB_START_CNT_MSK                                          0x00007f00
#define RG_SB_START_CNT_I_MSK                                        0xffff80ff
#define RG_SB_START_CNT_SFT                                          8
#define RG_SB_START_CNT_HI                                           14
#define RG_SB_START_CNT_SZ                                           7

#define RG_CCA_POW_CNT_TH_MSK                                        0x000000f0
#define RG_CCA_POW_CNT_TH_I_MSK                                      0xffffff0f
#define RG_CCA_POW_CNT_TH_SFT                                        4
#define RG_CCA_POW_CNT_TH_HI                                         7
#define RG_CCA_POW_CNT_TH_SZ                                         4

#define RG_CCA_POW_SHORT_CNT_LMT_MSK                                 0x00000700
#define RG_CCA_POW_SHORT_CNT_LMT_I_MSK                               0xfffff8ff
#define RG_CCA_POW_SHORT_CNT_LMT_SFT                                 8
#define RG_CCA_POW_SHORT_CNT_LMT_HI                                  10
#define RG_CCA_POW_SHORT_CNT_LMT_SZ                                  3

#define RG_CCA_POW_TH_MSK                                            0xffff0000
#define RG_CCA_POW_TH_I_MSK                                          0x0000ffff
#define RG_CCA_POW_TH_SFT                                            16
#define RG_CCA_POW_TH_HI                                             31
#define RG_CCA_POW_TH_SZ                                             16

#define RG_XSCOR16_SHORT_CNT_LMT_MSK                                 0x00000007
#define RG_XSCOR16_SHORT_CNT_LMT_I_MSK                               0xfffffff8
#define RG_XSCOR16_SHORT_CNT_LMT_SFT                                 0
#define RG_XSCOR16_SHORT_CNT_LMT_HI                                  2
#define RG_XSCOR16_SHORT_CNT_LMT_SZ                                  3

#define RG_XSCOR16_RATIO_MSK                                         0x00007f00
#define RG_XSCOR16_RATIO_I_MSK                                       0xffff80ff
#define RG_XSCOR16_RATIO_SFT                                         8
#define RG_XSCOR16_RATIO_HI                                          14
#define RG_XSCOR16_RATIO_SZ                                          7

#define RG_ATCOR16_SHORT_CNT_LMT_MSK                                 0x00070000
#define RG_ATCOR16_SHORT_CNT_LMT_I_MSK                               0xfff8ffff
#define RG_ATCOR16_SHORT_CNT_LMT_SFT                                 16
#define RG_ATCOR16_SHORT_CNT_LMT_HI                                  18
#define RG_ATCOR16_SHORT_CNT_LMT_SZ                                  3

#define RG_ATCOR16_RATIO_CCD_MSK                                     0x7f000000
#define RG_ATCOR16_RATIO_CCD_I_MSK                                   0x80ffffff
#define RG_ATCOR16_RATIO_CCD_SFT                                     24
#define RG_ATCOR16_RATIO_CCD_HI                                      30
#define RG_ATCOR16_RATIO_CCD_SZ                                      7

#define RG_ATCOR64_ACC_LMT_MSK                                       0x0000007f
#define RG_ATCOR64_ACC_LMT_I_MSK                                     0xffffff80
#define RG_ATCOR64_ACC_LMT_SFT                                       0
#define RG_ATCOR64_ACC_LMT_HI                                        6
#define RG_ATCOR64_ACC_LMT_SZ                                        7

#define RG_ATCOR64_FREQ_START_MSK                                    0x00007f00
#define RG_ATCOR64_FREQ_START_I_MSK                                  0xffff80ff
#define RG_ATCOR64_FREQ_START_SFT                                    8
#define RG_ATCOR64_FREQ_START_HI                                     14
#define RG_ATCOR64_FREQ_START_SZ                                     7

#define RG_ATCOR16_SHORT_CNT_LMT2_MSK                                0x00070000
#define RG_ATCOR16_SHORT_CNT_LMT2_I_MSK                              0xfff8ffff
#define RG_ATCOR16_SHORT_CNT_LMT2_SFT                                16
#define RG_ATCOR16_SHORT_CNT_LMT2_HI                                 18
#define RG_ATCOR16_SHORT_CNT_LMT2_SZ                                 3

#define RG_CCFO_CNT_LMT_MSK                                          0x0000007f
#define RG_CCFO_CNT_LMT_I_MSK                                        0xffffff80
#define RG_CCFO_CNT_LMT_SFT                                          0
#define RG_CCFO_CNT_LMT_HI                                           6
#define RG_CCFO_CNT_LMT_SZ                                           7

#define RG_BYPASS_COARSE_FREQ_MSK                                    0x00000100
#define RG_BYPASS_COARSE_FREQ_I_MSK                                  0xfffffeff
#define RG_BYPASS_COARSE_FREQ_SFT                                    8
#define RG_BYPASS_COARSE_FREQ_HI                                     8
#define RG_BYPASS_COARSE_FREQ_SZ                                     1

#define RG_COARSE_FREQ_LOAD_MSK                                      0x00001000
#define RG_COARSE_FREQ_LOAD_I_MSK                                    0xffffefff
#define RG_COARSE_FREQ_LOAD_SFT                                      12
#define RG_COARSE_FREQ_LOAD_HI                                       12
#define RG_COARSE_FREQ_LOAD_SZ                                       1

#define RG_5G_CCFO_CNT_LMT_MSK                                       0x0000007f
#define RG_5G_CCFO_CNT_LMT_I_MSK                                     0xffffff80
#define RG_5G_CCFO_CNT_LMT_SFT                                       0
#define RG_5G_CCFO_CNT_LMT_HI                                        6
#define RG_5G_CCFO_CNT_LMT_SZ                                        7

#define RG_5G_BYPASS_COARSE_FREQ_MSK                                 0x00000100
#define RG_5G_BYPASS_COARSE_FREQ_I_MSK                               0xfffffeff
#define RG_5G_BYPASS_COARSE_FREQ_SFT                                 8
#define RG_5G_BYPASS_COARSE_FREQ_HI                                  8
#define RG_5G_BYPASS_COARSE_FREQ_SZ                                  1

#define RG_ACS_INI_PM_ALL0_MSK                                       0x00000001
#define RG_ACS_INI_PM_ALL0_I_MSK                                     0xfffffffe
#define RG_ACS_INI_PM_ALL0_SFT                                       0
#define RG_ACS_INI_PM_ALL0_HI                                        0
#define RG_ACS_INI_PM_ALL0_SZ                                        1

#define RG_VITERBI_TB_BITS_MSK                                       0xff000000
#define RG_VITERBI_TB_BITS_I_MSK                                     0x00ffffff
#define RG_VITERBI_TB_BITS_SFT                                       24
#define RG_VITERBI_TB_BITS_HI                                        31
#define RG_VITERBI_TB_BITS_SZ                                        8

#define RG_VITERBI_TB_BEST_STATE_EN_MSK                              0x00000001
#define RG_VITERBI_TB_BEST_STATE_EN_I_MSK                            0xfffffffe
#define RG_VITERBI_TB_BEST_STATE_EN_SFT                              0
#define RG_VITERBI_TB_BEST_STATE_EN_HI                               0
#define RG_VITERBI_TB_BEST_STATE_EN_SZ                               1

#define RG_VITERBI_TB_PATH_MERGE_EN_MSK                              0x00000010
#define RG_VITERBI_TB_PATH_MERGE_EN_I_MSK                            0xffffffef
#define RG_VITERBI_TB_PATH_MERGE_EN_SFT                              4
#define RG_VITERBI_TB_PATH_MERGE_EN_HI                               4
#define RG_VITERBI_TB_PATH_MERGE_EN_SZ                               1

#define RG_CR_CNT_UPDATE_SGI_MSK                                     0x000001ff
#define RG_CR_CNT_UPDATE_SGI_I_MSK                                   0xfffffe00
#define RG_CR_CNT_UPDATE_SGI_SFT                                     0
#define RG_CR_CNT_UPDATE_SGI_HI                                      8
#define RG_CR_CNT_UPDATE_SGI_SZ                                      9

#define RG_TR_CNT_UPDATE_SGI_MSK                                     0x01ff0000
#define RG_TR_CNT_UPDATE_SGI_I_MSK                                   0xfe00ffff
#define RG_TR_CNT_UPDATE_SGI_SFT                                     16
#define RG_TR_CNT_UPDATE_SGI_HI                                      24
#define RG_TR_CNT_UPDATE_SGI_SZ                                      9

#define RG_CR_CNT_UPDATE_MSK                                         0x000001ff
#define RG_CR_CNT_UPDATE_I_MSK                                       0xfffffe00
#define RG_CR_CNT_UPDATE_SFT                                         0
#define RG_CR_CNT_UPDATE_HI                                          8
#define RG_CR_CNT_UPDATE_SZ                                          9

#define RG_TR_CNT_UPDATE_MSK                                         0x01ff0000
#define RG_TR_CNT_UPDATE_I_MSK                                       0xfe00ffff
#define RG_TR_CNT_UPDATE_SFT                                         16
#define RG_TR_CNT_UPDATE_HI                                          24
#define RG_TR_CNT_UPDATE_SZ                                          9

#define RG_BYPASS_CPE_MA_64QAM_MSK                                   0x00000001
#define RG_BYPASS_CPE_MA_64QAM_I_MSK                                 0xfffffffe
#define RG_BYPASS_CPE_MA_64QAM_SFT                                   0
#define RG_BYPASS_CPE_MA_64QAM_HI                                    0
#define RG_BYPASS_CPE_MA_64QAM_SZ                                    1

#define RG_BYPASS_CPE_MA_16QAM_MSK                                   0x00000002
#define RG_BYPASS_CPE_MA_16QAM_I_MSK                                 0xfffffffd
#define RG_BYPASS_CPE_MA_16QAM_SFT                                   1
#define RG_BYPASS_CPE_MA_16QAM_HI                                    1
#define RG_BYPASS_CPE_MA_16QAM_SZ                                    1

#define RG_BYPASS_CPE_MA_QPSK_MSK                                    0x00000004
#define RG_BYPASS_CPE_MA_QPSK_I_MSK                                  0xfffffffb
#define RG_BYPASS_CPE_MA_QPSK_SFT                                    2
#define RG_BYPASS_CPE_MA_QPSK_HI                                     2
#define RG_BYPASS_CPE_MA_QPSK_SZ                                     1

#define RG_BYPASS_CPE_MA_BPSK_MSK                                    0x00000008
#define RG_BYPASS_CPE_MA_BPSK_I_MSK                                  0xfffffff7
#define RG_BYPASS_CPE_MA_BPSK_SFT                                    3
#define RG_BYPASS_CPE_MA_BPSK_HI                                     3
#define RG_BYPASS_CPE_MA_BPSK_SZ                                     1

#define RG_CPE_SEL_64QAM_MSK                                         0x00010000
#define RG_CPE_SEL_64QAM_I_MSK                                       0xfffeffff
#define RG_CPE_SEL_64QAM_SFT                                         16
#define RG_CPE_SEL_64QAM_HI                                          16
#define RG_CPE_SEL_64QAM_SZ                                          1

#define RG_CPE_SEL_16QAM_MSK                                         0x00020000
#define RG_CPE_SEL_16QAM_I_MSK                                       0xfffdffff
#define RG_CPE_SEL_16QAM_SFT                                         17
#define RG_CPE_SEL_16QAM_HI                                          17
#define RG_CPE_SEL_16QAM_SZ                                          1

#define RG_CPE_SEL_QPSK_MSK                                          0x00040000
#define RG_CPE_SEL_QPSK_I_MSK                                        0xfffbffff
#define RG_CPE_SEL_QPSK_SFT                                          18
#define RG_CPE_SEL_QPSK_HI                                           18
#define RG_CPE_SEL_QPSK_SZ                                           1

#define RG_CPE_SEL_BPSK_MSK                                          0x00080000
#define RG_CPE_SEL_BPSK_I_MSK                                        0xfff7ffff
#define RG_CPE_SEL_BPSK_SFT                                          19
#define RG_CPE_SEL_BPSK_HI                                           19
#define RG_CPE_SEL_BPSK_SZ                                           1

#define RG_CHEST_DD_FACTOR_MSK                                       0x07000000
#define RG_CHEST_DD_FACTOR_I_MSK                                     0xf8ffffff
#define RG_CHEST_DD_FACTOR_SFT                                       24
#define RG_CHEST_DD_FACTOR_HI                                        26
#define RG_CHEST_DD_FACTOR_SZ                                        3

#define RG_CH_UPDATE_MSK                                             0x80000000
#define RG_CH_UPDATE_I_MSK                                           0x7fffffff
#define RG_CH_UPDATE_SFT                                             31
#define RG_CH_UPDATE_HI                                              31
#define RG_CH_UPDATE_SZ                                              1

#define RG_FMT_DET_VHT_TH_MSK                                        0x000000ff
#define RG_FMT_DET_VHT_TH_I_MSK                                      0xffffff00
#define RG_FMT_DET_VHT_TH_SFT                                        0
#define RG_FMT_DET_VHT_TH_HI                                         7
#define RG_FMT_DET_VHT_TH_SZ                                         8

#define RG_FMT_VHT_EN_MSK                                            0x00000100
#define RG_FMT_VHT_EN_I_MSK                                          0xfffffeff
#define RG_FMT_VHT_EN_SFT                                            8
#define RG_FMT_VHT_EN_HI                                             8
#define RG_FMT_VHT_EN_SZ                                             1

#define RG_FMT_DET_MM_TH_MSK                                         0x000000ff
#define RG_FMT_DET_MM_TH_I_MSK                                       0xffffff00
#define RG_FMT_DET_MM_TH_SFT                                         0
#define RG_FMT_DET_MM_TH_HI                                          7
#define RG_FMT_DET_MM_TH_SZ                                          8

#define RG_FMT_DET_GF_TH_MSK                                         0x0000ff00
#define RG_FMT_DET_GF_TH_I_MSK                                       0xffff00ff
#define RG_FMT_DET_GF_TH_SFT                                         8
#define RG_FMT_DET_GF_TH_HI                                          15
#define RG_FMT_DET_GF_TH_SZ                                          8

#define RG_DO_NOT_CHECK_L_RATE_MSK                                   0x01000000
#define RG_DO_NOT_CHECK_L_RATE_I_MSK                                 0xfeffffff
#define RG_DO_NOT_CHECK_L_RATE_SFT                                   24
#define RG_DO_NOT_CHECK_L_RATE_HI                                    24
#define RG_DO_NOT_CHECK_L_RATE_SZ                                    1

#define RG_NEW_PILOT_AVG_MSK                                         0x00000001
#define RG_NEW_PILOT_AVG_I_MSK                                       0xfffffffe
#define RG_NEW_PILOT_AVG_SFT                                         0
#define RG_NEW_PILOT_AVG_HI                                          0
#define RG_NEW_PILOT_AVG_SZ                                          1

#define RG_L_LENGTH_MAX_MSK                                          0x0fff0000
#define RG_L_LENGTH_MAX_I_MSK                                        0xf000ffff
#define RG_L_LENGTH_MAX_SFT                                          16
#define RG_L_LENGTH_MAX_HI                                           27
#define RG_L_LENGTH_MAX_SZ                                           12

#define RG_ATCOR16_CCA_GAIN_MSK                                      0x30000000
#define RG_ATCOR16_CCA_GAIN_I_MSK                                    0xcfffffff
#define RG_ATCOR16_CCA_GAIN_SFT                                      28
#define RG_ATCOR16_CCA_GAIN_HI                                       29
#define RG_ATCOR16_CCA_GAIN_SZ                                       2

#define RG_PSDU_TIME_OFFSET_GF_MSK                                   0x0000ffff
#define RG_PSDU_TIME_OFFSET_GF_I_MSK                                 0xffff0000
#define RG_PSDU_TIME_OFFSET_GF_SFT                                   0
#define RG_PSDU_TIME_OFFSET_GF_HI                                    15
#define RG_PSDU_TIME_OFFSET_GF_SZ                                    16

#define RG_PSDU_TIME_OFFSET_MF_MSK                                   0xffff0000
#define RG_PSDU_TIME_OFFSET_MF_I_MSK                                 0x0000ffff
#define RG_PSDU_TIME_OFFSET_MF_SFT                                   16
#define RG_PSDU_TIME_OFFSET_MF_HI                                    31
#define RG_PSDU_TIME_OFFSET_MF_SZ                                    16

#define RG_PSDU_TIME_OFFSET_LEGACY_MSK                               0x0000ffff
#define RG_PSDU_TIME_OFFSET_LEGACY_I_MSK                             0xffff0000
#define RG_PSDU_TIME_OFFSET_LEGACY_SFT                               0
#define RG_PSDU_TIME_OFFSET_LEGACY_HI                                15
#define RG_PSDU_TIME_OFFSET_LEGACY_SZ                                16

#define RG_PSDU_TIME_OFFSET_VHT_MSK                                  0xffff0000
#define RG_PSDU_TIME_OFFSET_VHT_I_MSK                                0x0000ffff
#define RG_PSDU_TIME_OFFSET_VHT_SFT                                  16
#define RG_PSDU_TIME_OFFSET_VHT_HI                                   31
#define RG_PSDU_TIME_OFFSET_VHT_SZ                                   16

#define RG_PILOT_EQ_AVG_MSK                                          0x00000001
#define RG_PILOT_EQ_AVG_I_MSK                                        0xfffffffe
#define RG_PILOT_EQ_AVG_SFT                                          0
#define RG_PILOT_EQ_AVG_HI                                           0
#define RG_PILOT_EQ_AVG_SZ                                           1

#define RG_DISTANCE_PILOT_CNT_HT20_MSK                               0x00000070
#define RG_DISTANCE_PILOT_CNT_HT20_I_MSK                             0xffffff8f
#define RG_DISTANCE_PILOT_CNT_HT20_SFT                               4
#define RG_DISTANCE_PILOT_CNT_HT20_HI                                6
#define RG_DISTANCE_PILOT_CNT_HT20_SZ                                3

#define RG_DISTANCE_PILOT_CNT_HT40_MSK                               0x00000700
#define RG_DISTANCE_PILOT_CNT_HT40_I_MSK                             0xfffff8ff
#define RG_DISTANCE_PILOT_CNT_HT40_SFT                               8
#define RG_DISTANCE_PILOT_CNT_HT40_HI                                10
#define RG_DISTANCE_PILOT_CNT_HT40_SZ                                3

#define RG_NEW_LPE_HT20_MSK                                          0x00010000
#define RG_NEW_LPE_HT20_I_MSK                                        0xfffeffff
#define RG_NEW_LPE_HT20_SFT                                          16
#define RG_NEW_LPE_HT20_HI                                           16
#define RG_NEW_LPE_HT20_SZ                                           1

#define RG_NEW_LPE_HT40_MSK                                          0x00100000
#define RG_NEW_LPE_HT40_I_MSK                                        0xffefffff
#define RG_NEW_LPE_HT40_SFT                                          20
#define RG_NEW_LPE_HT40_HI                                           20
#define RG_NEW_LPE_HT40_SZ                                           1

#define RG_DISTANCE_RATIO_QPSK_HT20_MSK                              0x00000fff
#define RG_DISTANCE_RATIO_QPSK_HT20_I_MSK                            0xfffff000
#define RG_DISTANCE_RATIO_QPSK_HT20_SFT                              0
#define RG_DISTANCE_RATIO_QPSK_HT20_HI                               11
#define RG_DISTANCE_RATIO_QPSK_HT20_SZ                               12

#define RG_DISTANCE_RATIO_BPSK_HT20_MSK                              0x0fff0000
#define RG_DISTANCE_RATIO_BPSK_HT20_I_MSK                            0xf000ffff
#define RG_DISTANCE_RATIO_BPSK_HT20_SFT                              16
#define RG_DISTANCE_RATIO_BPSK_HT20_HI                               27
#define RG_DISTANCE_RATIO_BPSK_HT20_SZ                               12

#define RG_DISTANCE_RATIO_64QAM_HT20_MSK                             0x00000fff
#define RG_DISTANCE_RATIO_64QAM_HT20_I_MSK                           0xfffff000
#define RG_DISTANCE_RATIO_64QAM_HT20_SFT                             0
#define RG_DISTANCE_RATIO_64QAM_HT20_HI                              11
#define RG_DISTANCE_RATIO_64QAM_HT20_SZ                              12

#define RG_DISTANCE_RATIO_16QAM_HT20_MSK                             0x0fff0000
#define RG_DISTANCE_RATIO_16QAM_HT20_I_MSK                           0xf000ffff
#define RG_DISTANCE_RATIO_16QAM_HT20_SFT                             16
#define RG_DISTANCE_RATIO_16QAM_HT20_HI                              27
#define RG_DISTANCE_RATIO_16QAM_HT20_SZ                              12

#define RG_DISTANCE_RATIO_QPSK_HT40_MSK                              0x00000fff
#define RG_DISTANCE_RATIO_QPSK_HT40_I_MSK                            0xfffff000
#define RG_DISTANCE_RATIO_QPSK_HT40_SFT                              0
#define RG_DISTANCE_RATIO_QPSK_HT40_HI                               11
#define RG_DISTANCE_RATIO_QPSK_HT40_SZ                               12

#define RG_DISTANCE_RATIO_BPSK_HT40_MSK                              0x0fff0000
#define RG_DISTANCE_RATIO_BPSK_HT40_I_MSK                            0xf000ffff
#define RG_DISTANCE_RATIO_BPSK_HT40_SFT                              16
#define RG_DISTANCE_RATIO_BPSK_HT40_HI                               27
#define RG_DISTANCE_RATIO_BPSK_HT40_SZ                               12

#define RG_DISTANCE_RATIO_64QAM_HT40_MSK                             0x00000fff
#define RG_DISTANCE_RATIO_64QAM_HT40_I_MSK                           0xfffff000
#define RG_DISTANCE_RATIO_64QAM_HT40_SFT                             0
#define RG_DISTANCE_RATIO_64QAM_HT40_HI                              11
#define RG_DISTANCE_RATIO_64QAM_HT40_SZ                              12

#define RG_DISTANCE_RATIO_16QAM_HT40_MSK                             0x0fff0000
#define RG_DISTANCE_RATIO_16QAM_HT40_I_MSK                           0xf000ffff
#define RG_DISTANCE_RATIO_16QAM_HT40_SFT                             16
#define RG_DISTANCE_RATIO_16QAM_HT40_HI                              27
#define RG_DISTANCE_RATIO_16QAM_HT40_SZ                              12

#define RG_SMOOTH_EN_MSK                                             0x00000001
#define RG_SMOOTH_EN_I_MSK                                           0xfffffffe
#define RG_SMOOTH_EN_SFT                                             0
#define RG_SMOOTH_EN_HI                                              0
#define RG_SMOOTH_EN_SZ                                              1

#define RG_SMOOTH_LEGACY_TH_MSK                                      0x0000ff00
#define RG_SMOOTH_LEGACY_TH_I_MSK                                    0xffff00ff
#define RG_SMOOTH_LEGACY_TH_SFT                                      8
#define RG_SMOOTH_LEGACY_TH_HI                                       15
#define RG_SMOOTH_LEGACY_TH_SZ                                       8

#define RG_SMOOTH_64QAM_HT20_TH_MSK                                  0x000000ff
#define RG_SMOOTH_64QAM_HT20_TH_I_MSK                                0xffffff00
#define RG_SMOOTH_64QAM_HT20_TH_SFT                                  0
#define RG_SMOOTH_64QAM_HT20_TH_HI                                   7
#define RG_SMOOTH_64QAM_HT20_TH_SZ                                   8

#define RG_SMOOTH_16QAM_HT20_TH_MSK                                  0x0000ff00
#define RG_SMOOTH_16QAM_HT20_TH_I_MSK                                0xffff00ff
#define RG_SMOOTH_16QAM_HT20_TH_SFT                                  8
#define RG_SMOOTH_16QAM_HT20_TH_HI                                   15
#define RG_SMOOTH_16QAM_HT20_TH_SZ                                   8

#define RG_SMOOTH_QPSK_HT20_TH_MSK                                   0x00ff0000
#define RG_SMOOTH_QPSK_HT20_TH_I_MSK                                 0xff00ffff
#define RG_SMOOTH_QPSK_HT20_TH_SFT                                   16
#define RG_SMOOTH_QPSK_HT20_TH_HI                                    23
#define RG_SMOOTH_QPSK_HT20_TH_SZ                                    8

#define RG_SMOOTH_BPSK_HT20_TH_MSK                                   0xff000000
#define RG_SMOOTH_BPSK_HT20_TH_I_MSK                                 0x00ffffff
#define RG_SMOOTH_BPSK_HT20_TH_SFT                                   24
#define RG_SMOOTH_BPSK_HT20_TH_HI                                    31
#define RG_SMOOTH_BPSK_HT20_TH_SZ                                    8

#define RG_SMOOTH_64QAM_HT40_TH_MSK                                  0x000000ff
#define RG_SMOOTH_64QAM_HT40_TH_I_MSK                                0xffffff00
#define RG_SMOOTH_64QAM_HT40_TH_SFT                                  0
#define RG_SMOOTH_64QAM_HT40_TH_HI                                   7
#define RG_SMOOTH_64QAM_HT40_TH_SZ                                   8

#define RG_SMOOTH_16QAM_HT40_TH_MSK                                  0x0000ff00
#define RG_SMOOTH_16QAM_HT40_TH_I_MSK                                0xffff00ff
#define RG_SMOOTH_16QAM_HT40_TH_SFT                                  8
#define RG_SMOOTH_16QAM_HT40_TH_HI                                   15
#define RG_SMOOTH_16QAM_HT40_TH_SZ                                   8

#define RG_SMOOTH_QPSK_HT40_TH_MSK                                   0x00ff0000
#define RG_SMOOTH_QPSK_HT40_TH_I_MSK                                 0xff00ffff
#define RG_SMOOTH_QPSK_HT40_TH_SFT                                   16
#define RG_SMOOTH_QPSK_HT40_TH_HI                                    23
#define RG_SMOOTH_QPSK_HT40_TH_SZ                                    8

#define RG_SMOOTH_BPSK_HT40_TH_MSK                                   0xff000000
#define RG_SMOOTH_BPSK_HT40_TH_I_MSK                                 0x00ffffff
#define RG_SMOOTH_BPSK_HT40_TH_SFT                                   24
#define RG_SMOOTH_BPSK_HT40_TH_HI                                    31
#define RG_SMOOTH_BPSK_HT40_TH_SZ                                    8

#define RG_SMOOTH_COEF_HT40_B_MSK                                    0x0000000f
#define RG_SMOOTH_COEF_HT40_B_I_MSK                                  0xfffffff0
#define RG_SMOOTH_COEF_HT40_B_SFT                                    0
#define RG_SMOOTH_COEF_HT40_B_HI                                     3
#define RG_SMOOTH_COEF_HT40_B_SZ                                     4

#define RG_SMOOTH_COEF_HT40_A_MSK                                    0x000000f0
#define RG_SMOOTH_COEF_HT40_A_I_MSK                                  0xffffff0f
#define RG_SMOOTH_COEF_HT40_A_SFT                                    4
#define RG_SMOOTH_COEF_HT40_A_HI                                     7
#define RG_SMOOTH_COEF_HT40_A_SZ                                     4

#define RG_SMOOTH_COEF_HT20_B_MSK                                    0x00000f00
#define RG_SMOOTH_COEF_HT20_B_I_MSK                                  0xfffff0ff
#define RG_SMOOTH_COEF_HT20_B_SFT                                    8
#define RG_SMOOTH_COEF_HT20_B_HI                                     11
#define RG_SMOOTH_COEF_HT20_B_SZ                                     4

#define RG_SMOOTH_COEF_HT20_A_MSK                                    0x0000f000
#define RG_SMOOTH_COEF_HT20_A_I_MSK                                  0xffff0fff
#define RG_SMOOTH_COEF_HT20_A_SFT                                    12
#define RG_SMOOTH_COEF_HT20_A_HI                                     15
#define RG_SMOOTH_COEF_HT20_A_SZ                                     4

#define RG_SMOOTH_COEF_LEGACY_B_MSK                                  0x000f0000
#define RG_SMOOTH_COEF_LEGACY_B_I_MSK                                0xfff0ffff
#define RG_SMOOTH_COEF_LEGACY_B_SFT                                  16
#define RG_SMOOTH_COEF_LEGACY_B_HI                                   19
#define RG_SMOOTH_COEF_LEGACY_B_SZ                                   4

#define RG_SMOOTH_COEF_LEGACY_A_MSK                                  0x00f00000
#define RG_SMOOTH_COEF_LEGACY_A_I_MSK                                0xff0fffff
#define RG_SMOOTH_COEF_LEGACY_A_SFT                                  20
#define RG_SMOOTH_COEF_LEGACY_A_HI                                   23
#define RG_SMOOTH_COEF_LEGACY_A_SZ                                   4

#define RO_11AC_VHT_SIGNALA_FIELD_47_24_MSK                          0x00ffffff
#define RO_11AC_VHT_SIGNALA_FIELD_47_24_I_MSK                        0xff000000
#define RO_11AC_VHT_SIGNALA_FIELD_47_24_SFT                          0
#define RO_11AC_VHT_SIGNALA_FIELD_47_24_HI                           23
#define RO_11AC_VHT_SIGNALA_FIELD_47_24_SZ                           24

#define RO_11AC_VHT_SIGNALA_FIELD_23_0_MSK                           0x00ffffff
#define RO_11AC_VHT_SIGNALA_FIELD_23_0_I_MSK                         0xff000000
#define RO_11AC_VHT_SIGNALA_FIELD_23_0_SFT                           0
#define RO_11AC_VHT_SIGNALA_FIELD_23_0_HI                            23
#define RO_11AC_VHT_SIGNALA_FIELD_23_0_SZ                            24

#define RO_11AC_VHT_SIGNALB_FIELD_MSK                                0x1fffffff
#define RO_11AC_VHT_SIGNALB_FIELD_I_MSK                              0xe0000000
#define RO_11AC_VHT_SIGNALB_FIELD_SFT                                0
#define RO_11AC_VHT_SIGNALB_FIELD_HI                                 28
#define RO_11AC_VHT_SIGNALB_FIELD_SZ                                 29

#define RG_11GN_CSI_LATCH_MSK                                        0x00000001
#define RG_11GN_CSI_LATCH_I_MSK                                      0xfffffffe
#define RG_11GN_CSI_LATCH_SFT                                        0
#define RG_11GN_CSI_LATCH_HI                                         0
#define RG_11GN_CSI_LATCH_SZ                                         1

#define RG_11GN_CSI_REPORT_EN_MSK                                    0x00000010
#define RG_11GN_CSI_REPORT_EN_I_MSK                                  0xffffffef
#define RG_11GN_CSI_REPORT_EN_SFT                                    4
#define RG_11GN_CSI_REPORT_EN_HI                                     4
#define RG_11GN_CSI_REPORT_EN_SZ                                     1

#define RO_CSI_Q_MSK                                                 0x000007ff
#define RO_CSI_Q_I_MSK                                               0xfffff800
#define RO_CSI_Q_SFT                                                 0
#define RO_CSI_Q_HI                                                  10
#define RO_CSI_Q_SZ                                                  11

#define RO_CSI_I_MSK                                                 0x007ff000
#define RO_CSI_I_I_MSK                                               0xff800fff
#define RO_CSI_I_SFT                                                 12
#define RO_CSI_I_HI                                                  22
#define RO_CSI_I_SZ                                                  11

#define RO_SC_IDX_MSK                                                0x7f000000
#define RO_SC_IDX_I_MSK                                              0x80ffffff
#define RO_SC_IDX_SFT                                                24
#define RO_SC_IDX_HI                                                 30
#define RO_SC_IDX_SZ                                                 7

#define RO_CSI_CBW_MSK                                               0x80000000
#define RO_CSI_CBW_I_MSK                                             0x7fffffff
#define RO_CSI_CBW_SFT                                               31
#define RO_CSI_CBW_HI                                                31
#define RO_CSI_CBW_SZ                                                1

#define RG_INTRUP_RX_11GN_CLEAR_MSK                                  0x00000001
#define RG_INTRUP_RX_11GN_CLEAR_I_MSK                                0xfffffffe
#define RG_INTRUP_RX_11GN_CLEAR_SFT                                  0
#define RG_INTRUP_RX_11GN_CLEAR_HI                                   0
#define RG_INTRUP_RX_11GN_CLEAR_SZ                                   1

#define RG_INTRUP_RX_11GN_MASK_MSK                                   0x00000010
#define RG_INTRUP_RX_11GN_MASK_I_MSK                                 0xffffffef
#define RG_INTRUP_RX_11GN_MASK_SFT                                   4
#define RG_INTRUP_RX_11GN_MASK_HI                                    4
#define RG_INTRUP_RX_11GN_MASK_SZ                                    1

#define RG_INTRUP_RX_11GN_TRIG_MSK                                   0x00000f00
#define RG_INTRUP_RX_11GN_TRIG_I_MSK                                 0xfffff0ff
#define RG_INTRUP_RX_11GN_TRIG_SFT                                   8
#define RG_INTRUP_RX_11GN_TRIG_HI                                    11
#define RG_INTRUP_RX_11GN_TRIG_SZ                                    4

#define RG_INTRUP_RX_11GN_TRIG2_MSK                                  0x0000f000
#define RG_INTRUP_RX_11GN_TRIG2_I_MSK                                0xffff0fff
#define RG_INTRUP_RX_11GN_TRIG2_SFT                                  12
#define RG_INTRUP_RX_11GN_TRIG2_HI                                   15
#define RG_INTRUP_RX_11GN_TRIG2_SZ                                   4

#define RO_INTRUP_RX_11GN_MSK                                        0x00010000
#define RO_INTRUP_RX_11GN_I_MSK                                      0xfffeffff
#define RO_INTRUP_RX_11GN_SFT                                        16
#define RO_INTRUP_RX_11GN_HI                                         16
#define RO_INTRUP_RX_11GN_SZ                                         1

#define RO_VHT_PACKET_CNT_MSK                                        0x0000ffff
#define RO_VHT_PACKET_CNT_I_MSK                                      0xffff0000
#define RO_VHT_PACKET_CNT_SFT                                        0
#define RO_VHT_PACKET_CNT_HI                                         15
#define RO_VHT_PACKET_CNT_SZ                                         16

#define RO_STBC_PACKET_CNT_MSK                                       0x0000ffff
#define RO_STBC_PACKET_CNT_I_MSK                                     0xffff0000
#define RO_STBC_PACKET_CNT_SFT                                       0
#define RO_STBC_PACKET_CNT_HI                                        15
#define RO_STBC_PACKET_CNT_SZ                                        16

#define RO_STBC_PACKET_ERR_CNT_MSK                                   0xffff0000
#define RO_STBC_PACKET_ERR_CNT_I_MSK                                 0x0000ffff
#define RO_STBC_PACKET_ERR_CNT_SFT                                   16
#define RO_STBC_PACKET_ERR_CNT_HI                                    31
#define RO_STBC_PACKET_ERR_CNT_SZ                                    16

#define RO_11GN_SNR_MSK                                              0x0000007f
#define RO_11GN_SNR_I_MSK                                            0xffffff80
#define RO_11GN_SNR_SFT                                              0
#define RO_11GN_SNR_HI                                               6
#define RO_11GN_SNR_SZ                                               7

#define RO_11GN_NOISE_PWR_MSK                                        0x00007f00
#define RO_11GN_NOISE_PWR_I_MSK                                      0xffff80ff
#define RO_11GN_NOISE_PWR_SFT                                        8
#define RO_11GN_NOISE_PWR_HI                                         14
#define RO_11GN_NOISE_PWR_SZ                                         7

#define RO_11GN_RCPI_MSK                                             0x007f0000
#define RO_11GN_RCPI_I_MSK                                           0xff80ffff
#define RO_11GN_RCPI_SFT                                             16
#define RO_11GN_RCPI_HI                                              22
#define RO_11GN_RCPI_SZ                                              7

#define RO_11GN_SIGNAL_PWR_MSK                                       0x7f000000
#define RO_11GN_SIGNAL_PWR_I_MSK                                     0x80ffffff
#define RO_11GN_SIGNAL_PWR_SFT                                       24
#define RO_11GN_SIGNAL_PWR_HI                                        30
#define RO_11GN_SIGNAL_PWR_SZ                                        7

#define RO_11GN_FREQ_OS_LTS_MSK                                      0x00007fff
#define RO_11GN_FREQ_OS_LTS_I_MSK                                    0xffff8000
#define RO_11GN_FREQ_OS_LTS_SFT                                      0
#define RO_11GN_FREQ_OS_LTS_HI                                       14
#define RO_11GN_FREQ_OS_LTS_SZ                                       15

#define RO_PKT_FORMAT_MSK                                            0x00070000
#define RO_PKT_FORMAT_I_MSK                                          0xfff8ffff
#define RO_PKT_FORMAT_SFT                                            16
#define RO_PKT_FORMAT_HI                                             18
#define RO_PKT_FORMAT_SZ                                             3

#define RO_11GN_HT_SIGNAL_FIELD_47_24_MSK                            0x00ffffff
#define RO_11GN_HT_SIGNAL_FIELD_47_24_I_MSK                          0xff000000
#define RO_11GN_HT_SIGNAL_FIELD_47_24_SFT                            0
#define RO_11GN_HT_SIGNAL_FIELD_47_24_HI                             23
#define RO_11GN_HT_SIGNAL_FIELD_47_24_SZ                             24

#define RO_11GN_HT_SIGNAL_FIELD_23_0_MSK                             0x00ffffff
#define RO_11GN_HT_SIGNAL_FIELD_23_0_I_MSK                           0xff000000
#define RO_11GN_HT_SIGNAL_FIELD_23_0_SFT                             0
#define RO_11GN_HT_SIGNAL_FIELD_23_0_HI                              23
#define RO_11GN_HT_SIGNAL_FIELD_23_0_SZ                              24

#define RO_11GN_PACKET_ERR_CNT_MSK                                   0x0000ffff
#define RO_11GN_PACKET_ERR_CNT_I_MSK                                 0xffff0000
#define RO_11GN_PACKET_ERR_CNT_SFT                                   0
#define RO_11GN_PACKET_ERR_CNT_HI                                    15
#define RO_11GN_PACKET_ERR_CNT_SZ                                    16

#define RO_11GN_SERVICE_FIELD_MSK                                    0xffff0000
#define RO_11GN_SERVICE_FIELD_I_MSK                                  0x0000ffff
#define RO_11GN_SERVICE_FIELD_SFT                                    16
#define RO_11GN_SERVICE_FIELD_HI                                     31
#define RO_11GN_SERVICE_FIELD_SZ                                     16

#define RO_11GN_PACKET_CNT_MSK                                       0x0000ffff
#define RO_11GN_PACKET_CNT_I_MSK                                     0xffff0000
#define RO_11GN_PACKET_CNT_SFT                                       0
#define RO_11GN_PACKET_CNT_HI                                        15
#define RO_11GN_PACKET_CNT_SZ                                        16

#define RO_11GN_CCA_CNT_MSK                                          0xffff0000
#define RO_11GN_CCA_CNT_I_MSK                                        0x0000ffff
#define RO_11GN_CCA_CNT_SFT                                          16
#define RO_11GN_CCA_CNT_HI                                           31
#define RO_11GN_CCA_CNT_SZ                                           16

#define RO_11GN_L_SIGNAL_FIELD_MSK                                   0x00ffffff
#define RO_11GN_L_SIGNAL_FIELD_I_MSK                                 0xff000000
#define RO_11GN_L_SIGNAL_FIELD_SFT                                   0
#define RO_11GN_L_SIGNAL_FIELD_HI                                    23
#define RO_11GN_L_SIGNAL_FIELD_SZ                                    24

#define RO_AMPDU_PACKET_CNT_MSK                                      0x0000ffff
#define RO_AMPDU_PACKET_CNT_I_MSK                                    0xffff0000
#define RO_AMPDU_PACKET_CNT_SFT                                      0
#define RO_AMPDU_PACKET_CNT_HI                                       15
#define RO_AMPDU_PACKET_CNT_SZ                                       16

#define RO_AMPDU_PACKET_ERR_CNT_MSK                                  0xffff0000
#define RO_AMPDU_PACKET_ERR_CNT_I_MSK                                0x0000ffff
#define RO_AMPDU_PACKET_ERR_CNT_SFT                                  16
#define RO_AMPDU_PACKET_ERR_CNT_HI                                   31
#define RO_AMPDU_PACKET_ERR_CNT_SZ                                   16

#define RG_DAGC_CNT_TH_MSK                                           0x00000003
#define RG_DAGC_CNT_TH_I_MSK                                         0xfffffffc
#define RG_DAGC_CNT_TH_SFT                                           0
#define RG_DAGC_CNT_TH_HI                                            1
#define RG_DAGC_CNT_TH_SZ                                            2

#define RG_RATE_MCS_STAT_MSK                                         0x0000ff00
#define RG_RATE_MCS_STAT_I_MSK                                       0xffff00ff
#define RG_RATE_MCS_STAT_SFT                                         8
#define RG_RATE_MCS_STAT_HI                                          15
#define RG_RATE_MCS_STAT_SZ                                          8

#define RG_PACKET_STAT_EN_11GN_RX_MSK                                0x00100000
#define RG_PACKET_STAT_EN_11GN_RX_I_MSK                              0xffefffff
#define RG_PACKET_STAT_EN_11GN_RX_SFT                                20
#define RG_PACKET_STAT_EN_11GN_RX_HI                                 20
#define RG_PACKET_STAT_EN_11GN_RX_SZ                                 1

#define RG_SIGNAL_FIELD_CLEAR_11GN_MSK                               0x01000000
#define RG_SIGNAL_FIELD_CLEAR_11GN_I_MSK                             0xfeffffff
#define RG_SIGNAL_FIELD_CLEAR_11GN_SFT                               24
#define RG_SIGNAL_FIELD_CLEAR_11GN_HI                                24
#define RG_SIGNAL_FIELD_CLEAR_11GN_SZ                                1

#define RG_SOFT_RST_N_11GN_RX_MSK                                    0x00000001
#define RG_SOFT_RST_N_11GN_RX_I_MSK                                  0xfffffffe
#define RG_SOFT_RST_N_11GN_RX_SFT                                    0
#define RG_SOFT_RST_N_11GN_RX_HI                                     0
#define RG_SOFT_RST_N_11GN_RX_SZ                                     1

#define RG_STBC_EN_MSK                                               0x00000004
#define RG_STBC_EN_I_MSK                                             0xfffffffb
#define RG_STBC_EN_SFT                                               2
#define RG_STBC_EN_HI                                                2
#define RG_STBC_EN_SZ                                                1

#define RG_INI_PHASE_MSK                                             0x00000030
#define RG_INI_PHASE_I_MSK                                           0xffffffcf
#define RG_INI_PHASE_SFT                                             4
#define RG_INI_PHASE_HI                                              5
#define RG_INI_PHASE_SZ                                              2

#define RG_DEBUG_SEL_11GN_RX_MSK                                     0x0000f000
#define RG_DEBUG_SEL_11GN_RX_I_MSK                                   0xffff0fff
#define RG_DEBUG_SEL_11GN_RX_SFT                                     12
#define RG_DEBUG_SEL_11GN_RX_HI                                      15
#define RG_DEBUG_SEL_11GN_RX_SZ                                      4

#define RG_POST_CLK_EN_MSK                                           0x00010000
#define RG_POST_CLK_EN_I_MSK                                         0xfffeffff
#define RG_POST_CLK_EN_SFT                                           16
#define RG_POST_CLK_EN_HI                                            16
#define RG_POST_CLK_EN_SZ                                            1

#define RGW_TX_MD_EN_MSK                                             0x00000001
#define RGW_TX_MD_EN_I_MSK                                           0xfffffffe
#define RGW_TX_MD_EN_SFT                                             0
#define RGW_TX_MD_EN_HI                                              0
#define RGW_TX_MD_EN_SZ                                              1

#define RGW_RX_MD_EN_MSK                                             0x00000002
#define RGW_RX_MD_EN_I_MSK                                           0xfffffffd
#define RGW_RX_MD_EN_SFT                                             1
#define RGW_RX_MD_EN_HI                                              1
#define RGW_RX_MD_EN_SZ                                              1

#define RGW_PHY_MD_EN_MSK                                            0x00000008
#define RGW_PHY_MD_EN_I_MSK                                          0xfffffff7
#define RGW_PHY_MD_EN_SFT                                            3
#define RGW_PHY_MD_EN_HI                                             3
#define RGW_PHY_MD_EN_SZ                                             1

#define RGW_TBUS_64M_CK_EN_MSK                                       0x00000100
#define RGW_TBUS_64M_CK_EN_I_MSK                                     0xfffffeff
#define RGW_TBUS_64M_CK_EN_SFT                                       8
#define RGW_TBUS_64M_CK_EN_HI                                        8
#define RGW_TBUS_64M_CK_EN_SZ                                        1

#define RGW_TX_GATE_OFF_MSK                                          0x00010000
#define RGW_TX_GATE_OFF_I_MSK                                        0xfffeffff
#define RGW_TX_GATE_OFF_SFT                                          16
#define RGW_TX_GATE_OFF_HI                                           16
#define RGW_TX_GATE_OFF_SZ                                           1

#define RGW_RX_GATE_OFF_MSK                                          0x00020000
#define RGW_RX_GATE_OFF_I_MSK                                        0xfffdffff
#define RGW_RX_GATE_OFF_SFT                                          17
#define RGW_RX_GATE_OFF_HI                                           17
#define RGW_RX_GATE_OFF_SZ                                           1

#define RGW_RF_GATE_OFF_MSK                                          0x00040000
#define RGW_RF_GATE_OFF_I_MSK                                        0xfffbffff
#define RGW_RF_GATE_OFF_SFT                                          18
#define RGW_RF_GATE_OFF_HI                                           18
#define RGW_RF_GATE_OFF_SZ                                           1

#define RGW_BB_CLK_SEL_MSK                                           0x80000000
#define RGW_BB_CLK_SEL_I_MSK                                         0x7fffffff
#define RGW_BB_CLK_SEL_SFT                                           31
#define RGW_BB_CLK_SEL_HI                                            31
#define RGW_BB_CLK_SEL_SZ                                            1

#define RGW_BB_RX_ENA_AUTO_MSK                                       0x00000008
#define RGW_BB_RX_ENA_AUTO_I_MSK                                     0xfffffff7
#define RGW_BB_RX_ENA_AUTO_SFT                                       3
#define RGW_BB_RX_ENA_AUTO_HI                                        3
#define RGW_BB_RX_ENA_AUTO_SZ                                        1

#define RGW_IQ_EDGE_MSK                                              0x00010000
#define RGW_IQ_EDGE_I_MSK                                            0xfffeffff
#define RGW_IQ_EDGE_SFT                                              16
#define RGW_IQ_EDGE_HI                                               16
#define RGW_IQ_EDGE_SZ                                               1

#define RGW_DAC_IQ_EDGE_MSK                                          0x00020000
#define RGW_DAC_IQ_EDGE_I_MSK                                        0xfffdffff
#define RGW_DAC_IQ_EDGE_SFT                                          17
#define RGW_DAC_IQ_EDGE_HI                                           17
#define RGW_DAC_IQ_EDGE_SZ                                           1

#define RGW_RX_CIC_OFF_MSK                                           0x00100000
#define RGW_RX_CIC_OFF_I_MSK                                         0xffefffff
#define RGW_RX_CIC_OFF_SFT                                           20
#define RGW_RX_CIC_OFF_HI                                            20
#define RGW_RX_CIC_OFF_SZ                                            1

#define RGW_RX_CIC_S4_SW_MSK                                         0x00400000
#define RGW_RX_CIC_S4_SW_I_MSK                                       0xffbfffff
#define RGW_RX_CIC_S4_SW_SFT                                         22
#define RGW_RX_CIC_S4_SW_HI                                          22
#define RGW_RX_CIC_S4_SW_SZ                                          1

#define RGW_RX_CIC_S3_SW_MSK                                         0x00800000
#define RGW_RX_CIC_S3_SW_I_MSK                                       0xff7fffff
#define RGW_RX_CIC_S3_SW_SFT                                         23
#define RGW_RX_CIC_S3_SW_HI                                          23
#define RGW_RX_CIC_S3_SW_SZ                                          1

#define RGW_BLE_DC_RM_LEAKY_FACTOR_MSK                               0x07000000
#define RGW_BLE_DC_RM_LEAKY_FACTOR_I_MSK                             0xf8ffffff
#define RGW_BLE_DC_RM_LEAKY_FACTOR_SFT                               24
#define RGW_BLE_DC_RM_LEAKY_FACTOR_HI                                26
#define RGW_BLE_DC_RM_LEAKY_FACTOR_SZ                                3

#define RGW_BLE_DC_RM_BYP_MSK                                        0x10000000
#define RGW_BLE_DC_RM_BYP_I_MSK                                      0xefffffff
#define RGW_BLE_DC_RM_BYP_SFT                                        28
#define RGW_BLE_DC_RM_BYP_HI                                         28
#define RGW_BLE_DC_RM_BYP_SZ                                         1

#define RGW_BLE_RX_AGC_HP_BYP_MSK                                    0x40000000
#define RGW_BLE_RX_AGC_HP_BYP_I_MSK                                  0xbfffffff
#define RGW_BLE_RX_AGC_HP_BYP_SFT                                    30
#define RGW_BLE_RX_AGC_HP_BYP_HI                                     30
#define RGW_BLE_RX_AGC_HP_BYP_SZ                                     1

#define RGW_TX_START_MSK                                             0x00000001
#define RGW_TX_START_I_MSK                                           0xfffffffe
#define RGW_TX_START_SFT                                             0
#define RGW_TX_START_HI                                              0
#define RGW_TX_START_SZ                                              1

#define RGW_TX_CNT_RST_MSK                                           0x00000002
#define RGW_TX_CNT_RST_I_MSK                                         0xfffffffd
#define RGW_TX_CNT_RST_SFT                                           1
#define RGW_TX_CNT_RST_HI                                            1
#define RGW_TX_CNT_RST_SZ                                            1

#define RGW_TX_PKT_CNT_MSK                                           0xffff0000
#define RGW_TX_PKT_CNT_I_MSK                                         0x0000ffff
#define RGW_TX_PKT_CNT_SFT                                           16
#define RGW_TX_PKT_CNT_HI                                            31
#define RGW_TX_PKT_CNT_SZ                                            16

#define RGW_TX_PKT_TYPE_MSK                                          0x00000f00
#define RGW_TX_PKT_TYPE_I_MSK                                        0xfffff0ff
#define RGW_TX_PKT_TYPE_SFT                                          8
#define RGW_TX_PKT_TYPE_HI                                           11
#define RGW_TX_PKT_TYPE_SZ                                           4

#define RGW_TX_PKT_INTERVAL_MSK                                      0x03ff0000
#define RGW_TX_PKT_INTERVAL_I_MSK                                    0xfc00ffff
#define RGW_TX_PKT_INTERVAL_SFT                                      16
#define RGW_TX_PKT_INTERVAL_HI                                       25
#define RGW_TX_PKT_INTERVAL_SZ                                       10

#define RGW_TX_PKT_PRBS_RSTART_MSK                                   0x40000000
#define RGW_TX_PKT_PRBS_RSTART_I_MSK                                 0xbfffffff
#define RGW_TX_PKT_PRBS_RSTART_SFT                                   30
#define RGW_TX_PKT_PRBS_RSTART_HI                                    30
#define RGW_TX_PKT_PRBS_RSTART_SZ                                    1

#define RGW_TX_PKT_CONT_MSK                                          0x80000000
#define RGW_TX_PKT_CONT_I_MSK                                        0x7fffffff
#define RGW_TX_PKT_CONT_SFT                                          31
#define RGW_TX_PKT_CONT_HI                                           31
#define RGW_TX_PKT_CONT_SZ                                           1

#define RGW_TX_D_SRC_MSK                                             0x00000001
#define RGW_TX_D_SRC_I_MSK                                           0xfffffffe
#define RGW_TX_D_SRC_SFT                                             0
#define RGW_TX_D_SRC_HI                                              0
#define RGW_TX_D_SRC_SZ                                              1

#define RGW_TX_BIT_INV_MSK                                           0x00000004
#define RGW_TX_BIT_INV_I_MSK                                         0xfffffffb
#define RGW_TX_BIT_INV_SFT                                           2
#define RGW_TX_BIT_INV_HI                                            2
#define RGW_TX_BIT_INV_SZ                                            1

#define RGW_BB_TX_ENA_AUTO_MSK                                       0x00000008
#define RGW_BB_TX_ENA_AUTO_I_MSK                                     0xfffffff7
#define RGW_BB_TX_ENA_AUTO_SFT                                       3
#define RGW_BB_TX_ENA_AUTO_HI                                        3
#define RGW_BB_TX_ENA_AUTO_SZ                                        1

#define RGW_TX_TAIL_LMT_MSK                                          0x000000f0
#define RGW_TX_TAIL_LMT_I_MSK                                        0xffffff0f
#define RGW_TX_TAIL_LMT_SFT                                          4
#define RGW_TX_TAIL_LMT_HI                                           7
#define RGW_TX_TAIL_LMT_SZ                                           4

#define RGW_MOD_TAIL_LMT_MSK                                         0x00000f00
#define RGW_MOD_TAIL_LMT_I_MSK                                       0xfffff0ff
#define RGW_MOD_TAIL_LMT_SFT                                         8
#define RGW_MOD_TAIL_LMT_HI                                          11
#define RGW_MOD_TAIL_LMT_SZ                                          4

#define RGW_TX_PREAMBLE_FLIP_MSK                                     0x00001000
#define RGW_TX_PREAMBLE_FLIP_I_MSK                                   0xffffefff
#define RGW_TX_PREAMBLE_FLIP_SFT                                     12
#define RGW_TX_PREAMBLE_FLIP_HI                                      12
#define RGW_TX_PREAMBLE_FLIP_SZ                                      1

#define RGW_TX_CRC_CORRUPT_MSK                                       0x00004000
#define RGW_TX_CRC_CORRUPT_I_MSK                                     0xffffbfff
#define RGW_TX_CRC_CORRUPT_SFT                                       14
#define RGW_TX_CRC_CORRUPT_HI                                        14
#define RGW_TX_CRC_CORRUPT_SZ                                        1

#define RGW_TX_RF_GAIN_MSK                                           0x000f0000
#define RGW_TX_RF_GAIN_I_MSK                                         0xfff0ffff
#define RGW_TX_RF_GAIN_SFT                                           16
#define RGW_TX_RF_GAIN_HI                                            19
#define RGW_TX_RF_GAIN_SZ                                            4

#define RGW_TX_PWR_OV_MSK                                            0x04000000
#define RGW_TX_PWR_OV_I_MSK                                          0xfbffffff
#define RGW_TX_PWR_OV_SFT                                            26
#define RGW_TX_PWR_OV_HI                                             26
#define RGW_TX_PWR_OV_SZ                                             1

#define RGW_TX_PLD_LEN_OV_MSK                                        0x08000000
#define RGW_TX_PLD_LEN_OV_I_MSK                                      0xf7ffffff
#define RGW_TX_PLD_LEN_OV_SFT                                        27
#define RGW_TX_PLD_LEN_OV_HI                                         27
#define RGW_TX_PLD_LEN_OV_SZ                                         1

#define RGW_TX_CRC_INIT_OV_MSK                                       0x10000000
#define RGW_TX_CRC_INIT_OV_I_MSK                                     0xefffffff
#define RGW_TX_CRC_INIT_OV_SFT                                       28
#define RGW_TX_CRC_INIT_OV_HI                                        28
#define RGW_TX_CRC_INIT_OV_SZ                                        1

#define RGW_TX_ACC_ADDR_OV_MSK                                       0x20000000
#define RGW_TX_ACC_ADDR_OV_I_MSK                                     0xdfffffff
#define RGW_TX_ACC_ADDR_OV_SFT                                       29
#define RGW_TX_ACC_ADDR_OV_HI                                        29
#define RGW_TX_ACC_ADDR_OV_SZ                                        1

#define RGW_TX_DWLFSR_SEED_OV_MSK                                    0x40000000
#define RGW_TX_DWLFSR_SEED_OV_I_MSK                                  0xbfffffff
#define RGW_TX_DWLFSR_SEED_OV_SFT                                    30
#define RGW_TX_DWLFSR_SEED_OV_HI                                     30
#define RGW_TX_DWLFSR_SEED_OV_SZ                                     1

#define RGW_TX_HEADER_OV_MSK                                         0x80000000
#define RGW_TX_HEADER_OV_I_MSK                                       0x7fffffff
#define RGW_TX_HEADER_OV_SFT                                         31
#define RGW_TX_HEADER_OV_HI                                          31
#define RGW_TX_HEADER_OV_SZ                                          1

#define RGW_TX_ACC_ADDR_MSK                                          0xffffffff
#define RGW_TX_ACC_ADDR_I_MSK                                        0x00000000
#define RGW_TX_ACC_ADDR_SFT                                          0
#define RGW_TX_ACC_ADDR_HI                                           31
#define RGW_TX_ACC_ADDR_SZ                                           32

#define RGW_TX_DWLFSR_SEED_MSK                                       0x0000007f
#define RGW_TX_DWLFSR_SEED_I_MSK                                     0xffffff80
#define RGW_TX_DWLFSR_SEED_SFT                                       0
#define RGW_TX_DWLFSR_SEED_HI                                        6
#define RGW_TX_DWLFSR_SEED_SZ                                        7

#define RGW_TX_CRC_INIT_MSK                                          0x00ffffff
#define RGW_TX_CRC_INIT_I_MSK                                        0xff000000
#define RGW_TX_CRC_INIT_SFT                                          0
#define RGW_TX_CRC_INIT_HI                                           23
#define RGW_TX_CRC_INIT_SZ                                           24

#define RGW_TX_HEADER_MSK                                            0x0000ffff
#define RGW_TX_HEADER_I_MSK                                          0xffff0000
#define RGW_TX_HEADER_SFT                                            0
#define RGW_TX_HEADER_HI                                             15
#define RGW_TX_HEADER_SZ                                             16

#define RGW_TX_PRBL_NUM_MSK                                          0x0000000f
#define RGW_TX_PRBL_NUM_I_MSK                                        0xfffffff0
#define RGW_TX_PRBL_NUM_SFT                                          0
#define RGW_TX_PRBL_NUM_HI                                           3
#define RGW_TX_PRBL_NUM_SZ                                           4

#define RGW_TX_PLD_LEN_MSK                                           0x000000ff
#define RGW_TX_PLD_LEN_I_MSK                                         0xffffff00
#define RGW_TX_PLD_LEN_SFT                                           0
#define RGW_TX_PLD_LEN_HI                                            7
#define RGW_TX_PLD_LEN_SZ                                            8

#define RGW_TX_PWR_MSK                                               0x0000ff00
#define RGW_TX_PWR_I_MSK                                             0xffff00ff
#define RGW_TX_PWR_SFT                                               8
#define RGW_TX_PWR_HI                                                15
#define RGW_TX_PWR_SZ                                                8

#define RGW_GFSK_DEV_GAIN_MSK                                        0x01ff0000
#define RGW_GFSK_DEV_GAIN_I_MSK                                      0xfe00ffff
#define RGW_GFSK_DEV_GAIN_SFT                                        16
#define RGW_GFSK_DEV_GAIN_HI                                         24
#define RGW_GFSK_DEV_GAIN_SZ                                         9

#define RGW_DDC_FM_MSK                                               0x000fffff
#define RGW_DDC_FM_I_MSK                                             0xfff00000
#define RGW_DDC_FM_SFT                                               0
#define RGW_DDC_FM_HI                                                19
#define RGW_DDC_FM_SZ                                                20

#define RGW_RX_PREAMBLE_SAMPLE_REUPDATE_MSK                          0x00004000
#define RGW_RX_PREAMBLE_SAMPLE_REUPDATE_I_MSK                        0xffffbfff
#define RGW_RX_PREAMBLE_SAMPLE_REUPDATE_SFT                          14
#define RGW_RX_PREAMBLE_SAMPLE_REUPDATE_HI                           14
#define RGW_RX_PREAMBLE_SAMPLE_REUPDATE_SZ                           1

#define RGW_ACC_DET_FLAG_SLICE_PHASE_MSK                             0x00070000
#define RGW_ACC_DET_FLAG_SLICE_PHASE_I_MSK                           0xfff8ffff
#define RGW_ACC_DET_FLAG_SLICE_PHASE_SFT                             16
#define RGW_ACC_DET_FLAG_SLICE_PHASE_HI                              18
#define RGW_ACC_DET_FLAG_SLICE_PHASE_SZ                              3

#define RGW_DET_FLAG_SLICE_PHASE_MSK                                 0x00700000
#define RGW_DET_FLAG_SLICE_PHASE_I_MSK                               0xff8fffff
#define RGW_DET_FLAG_SLICE_PHASE_SFT                                 20
#define RGW_DET_FLAG_SLICE_PHASE_HI                                  22
#define RGW_DET_FLAG_SLICE_PHASE_SZ                                  3

#define RGW_DET_FLAG_ACC_SLICE_PHASE_MSK                             0x07000000
#define RGW_DET_FLAG_ACC_SLICE_PHASE_I_MSK                           0xf8ffffff
#define RGW_DET_FLAG_ACC_SLICE_PHASE_SFT                             24
#define RGW_DET_FLAG_ACC_SLICE_PHASE_HI                              26
#define RGW_DET_FLAG_ACC_SLICE_PHASE_SZ                              3

#define RGW_TX_PKT_PHY_EN_DLY_MSK                                    0x000003ff
#define RGW_TX_PKT_PHY_EN_DLY_I_MSK                                  0xfffffc00
#define RGW_TX_PKT_PHY_EN_DLY_SFT                                    0
#define RGW_TX_PKT_PHY_EN_DLY_HI                                     9
#define RGW_TX_PKT_PHY_EN_DLY_SZ                                     10

#define RGW_TX_PKT_RF_TX_ALWAYS_ON_MSK                               0x00001000
#define RGW_TX_PKT_RF_TX_ALWAYS_ON_I_MSK                             0xffffefff
#define RGW_TX_PKT_RF_TX_ALWAYS_ON_SFT                               12
#define RGW_TX_PKT_RF_TX_ALWAYS_ON_HI                                12
#define RGW_TX_PKT_RF_TX_ALWAYS_ON_SZ                                1

#define RGW_CNT_PWRON_DLY_TH_MSK                                     0x0000001f
#define RGW_CNT_PWRON_DLY_TH_I_MSK                                   0xffffffe0
#define RGW_CNT_PWRON_DLY_TH_SFT                                     0
#define RGW_CNT_PWRON_DLY_TH_HI                                      4
#define RGW_CNT_PWRON_DLY_TH_SZ                                      5

#define RGW_CNT_ADDR_MH_TH_MSK                                       0x0000003f
#define RGW_CNT_ADDR_MH_TH_I_MSK                                     0xffffffc0
#define RGW_CNT_ADDR_MH_TH_SFT                                       0
#define RGW_CNT_ADDR_MH_TH_HI                                        5
#define RGW_CNT_ADDR_MH_TH_SZ                                        6

#define RGW_AGC_HG_THR_MSK                                           0x00000f00
#define RGW_AGC_HG_THR_I_MSK                                         0xfffff0ff
#define RGW_AGC_HG_THR_SFT                                           8
#define RGW_AGC_HG_THR_HI                                            11
#define RGW_AGC_HG_THR_SZ                                            4

#define RGW_AGC_LG_THR_MSK                                           0x0000f000
#define RGW_AGC_LG_THR_I_MSK                                         0xffff0fff
#define RGW_AGC_LG_THR_SFT                                           12
#define RGW_AGC_LG_THR_HI                                            15
#define RGW_AGC_LG_THR_SZ                                            4

#define RGW_LGLNA_SET_MSK                                            0x00030000
#define RGW_LGLNA_SET_I_MSK                                          0xfffcffff
#define RGW_LGLNA_SET_SFT                                            16
#define RGW_LGLNA_SET_HI                                             17
#define RGW_LGLNA_SET_SZ                                             2

#define RGW_HGLNA_SET_MSK                                            0x000c0000
#define RGW_HGLNA_SET_I_MSK                                          0xfff3ffff
#define RGW_HGLNA_SET_SFT                                            18
#define RGW_HGLNA_SET_HI                                             19
#define RGW_HGLNA_SET_SZ                                             2

#define RGW_LNA_GAIN_MSK                                             0x40000000
#define RGW_LNA_GAIN_I_MSK                                           0xbfffffff
#define RGW_LNA_GAIN_SFT                                             30
#define RGW_LNA_GAIN_HI                                              30
#define RGW_LNA_GAIN_SZ                                              1

#define RGW_AGC_OW_MSK                                               0x80000000
#define RGW_AGC_OW_I_MSK                                             0x7fffffff
#define RGW_AGC_OW_SFT                                               31
#define RGW_AGC_OW_HI                                                31
#define RGW_AGC_OW_SZ                                                1

#define RO_PKT_CNT_MSK                                               0x0000ffff
#define RO_PKT_CNT_I_MSK                                             0xffff0000
#define RO_PKT_CNT_SFT                                               0
#define RO_PKT_CNT_HI                                                15
#define RO_PKT_CNT_SZ                                                16

#define RO_PKT_ERR_CNT_MSK                                           0x0000ffff
#define RO_PKT_ERR_CNT_I_MSK                                         0xffff0000
#define RO_PKT_ERR_CNT_SFT                                           0
#define RO_PKT_ERR_CNT_HI                                            15
#define RO_PKT_ERR_CNT_SZ                                            16

#define RGW_PACKET_STAT_EN_MSK                                       0x00000001
#define RGW_PACKET_STAT_EN_I_MSK                                     0xfffffffe
#define RGW_PACKET_STAT_EN_SFT                                       0
#define RGW_PACKET_STAT_EN_HI                                        0
#define RGW_PACKET_STAT_EN_SZ                                        1

#define RGW_RX_EN_MAN_MSK                                            0x00000002
#define RGW_RX_EN_MAN_I_MSK                                          0xfffffffd
#define RGW_RX_EN_MAN_SFT                                            1
#define RGW_RX_EN_MAN_HI                                             1
#define RGW_RX_EN_MAN_SZ                                             1

#define RGW_TX_EN_MAN_MSK                                            0x00000004
#define RGW_TX_EN_MAN_I_MSK                                          0xfffffffb
#define RGW_TX_EN_MAN_SFT                                            2
#define RGW_TX_EN_MAN_HI                                             2
#define RGW_TX_EN_MAN_SZ                                             1

#define RGW_RF_RX_EN_MAN_MSK                                         0x00000008
#define RGW_RF_RX_EN_MAN_I_MSK                                       0xfffffff7
#define RGW_RF_RX_EN_MAN_SFT                                         3
#define RGW_RF_RX_EN_MAN_HI                                          3
#define RGW_RF_RX_EN_MAN_SZ                                          1

#define RGW_RF_TX_CH_SW_MAN_MSK                                      0x00000010
#define RGW_RF_TX_CH_SW_MAN_I_MSK                                    0xffffffef
#define RGW_RF_TX_CH_SW_MAN_SFT                                      4
#define RGW_RF_TX_CH_SW_MAN_HI                                       4
#define RGW_RF_TX_CH_SW_MAN_SZ                                       1

#define RGW_RF_RX_CH_SW_MAN_MSK                                      0x00000020
#define RGW_RF_RX_CH_SW_MAN_I_MSK                                    0xffffffdf
#define RGW_RF_RX_CH_SW_MAN_SFT                                      5
#define RGW_RF_RX_CH_SW_MAN_HI                                       5
#define RGW_RF_RX_CH_SW_MAN_SZ                                       1

#define RGW_RF_TX_EN_BY_TX_EN_MSK                                    0x00000100
#define RGW_RF_TX_EN_BY_TX_EN_I_MSK                                  0xfffffeff
#define RGW_RF_TX_EN_BY_TX_EN_SFT                                    8
#define RGW_RF_TX_EN_BY_TX_EN_HI                                     8
#define RGW_RF_TX_EN_BY_TX_EN_SZ                                     1

#define RGW_RF_RX_EN_BY_RX_EN_MSK                                    0x00000200
#define RGW_RF_RX_EN_BY_RX_EN_I_MSK                                  0xfffffdff
#define RGW_RF_RX_EN_BY_RX_EN_SFT                                    9
#define RGW_RF_RX_EN_BY_RX_EN_HI                                     9
#define RGW_RF_RX_EN_BY_RX_EN_SZ                                     1

#define RGW_RX_BER_EN_MSK                                            0x80000000
#define RGW_RX_BER_EN_I_MSK                                          0x7fffffff
#define RGW_RX_BER_EN_SFT                                            31
#define RGW_RX_BER_EN_HI                                             31
#define RGW_RX_BER_EN_SZ                                             1

#define RGW_CRC_BFLIP_TH_MSK                                         0x000000ff
#define RGW_CRC_BFLIP_TH_I_MSK                                       0xffffff00
#define RGW_CRC_BFLIP_TH_SFT                                         0
#define RGW_CRC_BFLIP_TH_HI                                          7
#define RGW_CRC_BFLIP_TH_SZ                                          8

#define RGW_TCU_DC_AVG_FACTOR_MSK                                    0x00000f00
#define RGW_TCU_DC_AVG_FACTOR_I_MSK                                  0xfffff0ff
#define RGW_TCU_DC_AVG_FACTOR_SFT                                    8
#define RGW_TCU_DC_AVG_FACTOR_HI                                     11
#define RGW_TCU_DC_AVG_FACTOR_SZ                                     4

#define RGW_RX_PREAMBLE_FLIP_MSK                                     0x00001000
#define RGW_RX_PREAMBLE_FLIP_I_MSK                                   0xffffefff
#define RGW_RX_PREAMBLE_FLIP_SFT                                     12
#define RGW_RX_PREAMBLE_FLIP_HI                                      12
#define RGW_RX_PREAMBLE_FLIP_SZ                                      1

#define RGW_RX_PREAMBLE_BIT_NO_MSK                                   0x00002000
#define RGW_RX_PREAMBLE_BIT_NO_I_MSK                                 0xffffdfff
#define RGW_RX_PREAMBLE_BIT_NO_SFT                                   13
#define RGW_RX_PREAMBLE_BIT_NO_HI                                    13
#define RGW_RX_PREAMBLE_BIT_NO_SZ                                    1

#define RGW_PT_OFFSET_TH_MSK                                         0x07000000
#define RGW_PT_OFFSET_TH_I_MSK                                       0xf8ffffff
#define RGW_PT_OFFSET_TH_SFT                                         24
#define RGW_PT_OFFSET_TH_HI                                          26
#define RGW_PT_OFFSET_TH_SZ                                          3

#define RGW_PT_OFFSET_EN_MSK                                         0x08000000
#define RGW_PT_OFFSET_EN_I_MSK                                       0xf7ffffff
#define RGW_PT_OFFSET_EN_SFT                                         27
#define RGW_PT_OFFSET_EN_HI                                          27
#define RGW_PT_OFFSET_EN_SZ                                          1

#define RGW_BER_PKT_TYPE_MSK                                         0xf0000000
#define RGW_BER_PKT_TYPE_I_MSK                                       0x0fffffff
#define RGW_BER_PKT_TYPE_SFT                                         28
#define RGW_BER_PKT_TYPE_HI                                          31
#define RGW_BER_PKT_TYPE_SZ                                          4

#define RGW_FM_DEMOD_SW_LMT_MSK                                      0x000f0000
#define RGW_FM_DEMOD_SW_LMT_I_MSK                                    0xfff0ffff
#define RGW_FM_DEMOD_SW_LMT_SFT                                      16
#define RGW_FM_DEMOD_SW_LMT_HI                                       19
#define RGW_FM_DEMOD_SW_LMT_SZ                                       4

#define RGW_FM_DEMOD_INV_MSK                                         0x00100000
#define RGW_FM_DEMOD_INV_I_MSK                                       0xffefffff
#define RGW_FM_DEMOD_INV_SFT                                         20
#define RGW_FM_DEMOD_INV_HI                                          20
#define RGW_FM_DEMOD_INV_SZ                                          1

#define RGW_RX_TAIL_LMT_MSK                                          0x03e00000
#define RGW_RX_TAIL_LMT_I_MSK                                        0xfc1fffff
#define RGW_RX_TAIL_LMT_SFT                                          21
#define RGW_RX_TAIL_LMT_HI                                           25
#define RGW_RX_TAIL_LMT_SZ                                           5

#define RGW_ADDR_COR_TO_LMT_MSK                                      0x7c000000
#define RGW_ADDR_COR_TO_LMT_I_MSK                                    0x83ffffff
#define RGW_ADDR_COR_TO_LMT_SFT                                      26
#define RGW_ADDR_COR_TO_LMT_HI                                       30
#define RGW_ADDR_COR_TO_LMT_SZ                                       5

#define RGW_RX_ACC_TIMER_INIT_MSK                                    0x000fffff
#define RGW_RX_ACC_TIMER_INIT_I_MSK                                  0xfff00000
#define RGW_RX_ACC_TIMER_INIT_SFT                                    0
#define RGW_RX_ACC_TIMER_INIT_HI                                     19
#define RGW_RX_ACC_TIMER_INIT_SZ                                     20

#define RGW_RX_ACC_ADDR_MSK                                          0xffffffff
#define RGW_RX_ACC_ADDR_I_MSK                                        0x00000000
#define RGW_RX_ACC_ADDR_SFT                                          0
#define RGW_RX_ACC_ADDR_HI                                           31
#define RGW_RX_ACC_ADDR_SZ                                           32

#define RGW_RX_CHNL_TYPE_MSK                                         0x00000001
#define RGW_RX_CHNL_TYPE_I_MSK                                       0xfffffffe
#define RGW_RX_CHNL_TYPE_SFT                                         0
#define RGW_RX_CHNL_TYPE_HI                                          0
#define RGW_RX_CHNL_TYPE_SZ                                          1

#define RGW_RX_CRC_INIT_MSK                                          0x00ffffff
#define RGW_RX_CRC_INIT_I_MSK                                        0xff000000
#define RGW_RX_CRC_INIT_SFT                                          0
#define RGW_RX_CRC_INIT_HI                                           23
#define RGW_RX_CRC_INIT_SZ                                           24

#define RGW_RX_DWLFSR_SEED_MSK                                       0x0000007f
#define RGW_RX_DWLFSR_SEED_I_MSK                                     0xffffff80
#define RGW_RX_DWLFSR_SEED_SFT                                       0
#define RGW_RX_DWLFSR_SEED_HI                                        6
#define RGW_RX_DWLFSR_SEED_SZ                                        7

#define RGW_RX_DWLFSR_SEED_OV_MSK                                    0x00000001
#define RGW_RX_DWLFSR_SEED_OV_I_MSK                                  0xfffffffe
#define RGW_RX_DWLFSR_SEED_OV_SFT                                    0
#define RGW_RX_DWLFSR_SEED_OV_HI                                     0
#define RGW_RX_DWLFSR_SEED_OV_SZ                                     1

#define RGW_RX_CRC_INIT_OV_MSK                                       0x00000002
#define RGW_RX_CRC_INIT_OV_I_MSK                                     0xfffffffd
#define RGW_RX_CRC_INIT_OV_SFT                                       1
#define RGW_RX_CRC_INIT_OV_HI                                        1
#define RGW_RX_CRC_INIT_OV_SZ                                        1

#define RGW_RX_CHNL_TYPE_OV_MSK                                      0x00000004
#define RGW_RX_CHNL_TYPE_OV_I_MSK                                    0xfffffffb
#define RGW_RX_CHNL_TYPE_OV_SFT                                      2
#define RGW_RX_CHNL_TYPE_OV_HI                                       2
#define RGW_RX_CHNL_TYPE_OV_SZ                                       1

#define RGW_RX_ACC_ADDR_OV_MSK                                       0x00000008
#define RGW_RX_ACC_ADDR_OV_I_MSK                                     0xfffffff7
#define RGW_RX_ACC_ADDR_OV_SFT                                       3
#define RGW_RX_ACC_ADDR_OV_HI                                        3
#define RGW_RX_ACC_ADDR_OV_SZ                                        1

#define RGW_RX_EN_OV_MSK                                             0x00000010
#define RGW_RX_EN_OV_I_MSK                                           0xffffffef
#define RGW_RX_EN_OV_SFT                                             4
#define RGW_RX_EN_OV_HI                                              4
#define RGW_RX_EN_OV_SZ                                              1

#define RGW_RF_RX_EN_OV_MSK                                          0x00000020
#define RGW_RF_RX_EN_OV_I_MSK                                        0xffffffdf
#define RGW_RF_RX_EN_OV_SFT                                          5
#define RGW_RF_RX_EN_OV_HI                                           5
#define RGW_RF_RX_EN_OV_SZ                                           1

#define RGW_RF_RX_CH_SW_OV_MSK                                       0x00000040
#define RGW_RF_RX_CH_SW_OV_I_MSK                                     0xffffffbf
#define RGW_RF_RX_CH_SW_OV_SFT                                       6
#define RGW_RF_RX_CH_SW_OV_HI                                        6
#define RGW_RF_RX_CH_SW_OV_SZ                                        1

#define RO_HEADER_MSK                                                0xffff0000
#define RO_HEADER_I_MSK                                              0x0000ffff
#define RO_HEADER_SFT                                                16
#define RO_HEADER_HI                                                 31
#define RO_HEADER_SZ                                                 16

#define RGW_ADDR_COR_TH_MSK                                          0x00000007
#define RGW_ADDR_COR_TH_I_MSK                                        0xfffffff8
#define RGW_ADDR_COR_TH_SFT                                          0
#define RGW_ADDR_COR_TH_HI                                           2
#define RGW_ADDR_COR_TH_SZ                                           3

#define RGW_ADDR_COR_DET_MAX_MSK                                     0x000000f0
#define RGW_ADDR_COR_DET_MAX_I_MSK                                   0xffffff0f
#define RGW_ADDR_COR_DET_MAX_SFT                                     4
#define RGW_ADDR_COR_DET_MAX_HI                                      7
#define RGW_ADDR_COR_DET_MAX_SZ                                      4

#define RGW_ADDR_COR_MAX_MSK                                         0x00000f00
#define RGW_ADDR_COR_MAX_I_MSK                                       0xfffff0ff
#define RGW_ADDR_COR_MAX_SFT                                         8
#define RGW_ADDR_COR_MAX_HI                                          11
#define RGW_ADDR_COR_MAX_SZ                                          4

#define RGW_ACC_COR_IN_TH_MSK                                        0x000ff000
#define RGW_ACC_COR_IN_TH_I_MSK                                      0xfff00fff
#define RGW_ACC_COR_IN_TH_SFT                                        12
#define RGW_ACC_COR_IN_TH_HI                                         19
#define RGW_ACC_COR_IN_TH_SZ                                         8

#define RGW_ACC_COR_BITS_MSK                                         0x03f00000
#define RGW_ACC_COR_BITS_I_MSK                                       0xfc0fffff
#define RGW_ACC_COR_BITS_SFT                                         20
#define RGW_ACC_COR_BITS_HI                                          25
#define RGW_ACC_COR_BITS_SZ                                          6

#define RGW_ADDR_COR_TH_4_MSK                                        0xe0000000
#define RGW_ADDR_COR_TH_4_I_MSK                                      0x1fffffff
#define RGW_ADDR_COR_TH_4_SFT                                        29
#define RGW_ADDR_COR_TH_4_HI                                         31
#define RGW_ADDR_COR_TH_4_SZ                                         3

#define RO_TX_MOD_CNT_MSK                                            0x0000007f
#define RO_TX_MOD_CNT_I_MSK                                          0xffffff80
#define RO_TX_MOD_CNT_SFT                                            0
#define RO_TX_MOD_CNT_HI                                             6
#define RO_TX_MOD_CNT_SZ                                             7

#define RGW_TX_MOD_CNT_EN_MSK                                        0x00008000
#define RGW_TX_MOD_CNT_EN_I_MSK                                      0xffff7fff
#define RGW_TX_MOD_CNT_EN_SFT                                        15
#define RGW_TX_MOD_CNT_EN_HI                                         15
#define RGW_TX_MOD_CNT_EN_SZ                                         1

#define RO_TX_ASM_CNT_MSK                                            0x007f0000
#define RO_TX_ASM_CNT_I_MSK                                          0xff80ffff
#define RO_TX_ASM_CNT_SFT                                            16
#define RO_TX_ASM_CNT_HI                                             22
#define RO_TX_ASM_CNT_SZ                                             7

#define RGW_TX_ASM_CNT_EN_MSK                                        0x80000000
#define RGW_TX_ASM_CNT_EN_I_MSK                                      0x7fffffff
#define RGW_TX_ASM_CNT_EN_SFT                                        31
#define RGW_TX_ASM_CNT_EN_HI                                         31
#define RGW_TX_ASM_CNT_EN_SZ                                         1

#define RO_RX_BER_CNT_MSK                                            0xffffffff
#define RO_RX_BER_CNT_I_MSK                                          0x00000000
#define RO_RX_BER_CNT_SFT                                            0
#define RO_RX_BER_CNT_HI                                             31
#define RO_RX_BER_CNT_SZ                                             32

#define RGW_TBUS_SEL_MSK                                             0x00000007
#define RGW_TBUS_SEL_I_MSK                                           0xfffffff8
#define RGW_TBUS_SEL_SFT                                             0
#define RGW_TBUS_SEL_HI                                              2
#define RGW_TBUS_SEL_SZ                                              3

#define RO_BLE_RX_RSSI_MSK                                           0x0000007f
#define RO_BLE_RX_RSSI_I_MSK                                         0xffffff80
#define RO_BLE_RX_RSSI_SFT                                           0
#define RO_BLE_RX_RSSI_HI                                            6
#define RO_BLE_RX_RSSI_SZ                                            7

#define RGW_RX_SPACE_CNT_LMT_MSK                                     0x0000ffff
#define RGW_RX_SPACE_CNT_LMT_I_MSK                                   0xffff0000
#define RGW_RX_SPACE_CNT_LMT_SFT                                     0
#define RGW_RX_SPACE_CNT_LMT_HI                                      15
#define RGW_RX_SPACE_CNT_LMT_SZ                                      16

#define RO_RX_LOST_CNT_MSK                                           0x000f0000
#define RO_RX_LOST_CNT_I_MSK                                         0xfff0ffff
#define RO_RX_LOST_CNT_SFT                                           16
#define RO_RX_LOST_CNT_HI                                            19
#define RO_RX_LOST_CNT_SZ                                            4

#define RGW_SPACE_CNT_EN_MSK                                         0x80000000
#define RGW_SPACE_CNT_EN_I_MSK                                       0x7fffffff
#define RGW_SPACE_CNT_EN_SFT                                         31
#define RGW_SPACE_CNT_EN_HI                                          31
#define RGW_SPACE_CNT_EN_SZ                                          1

#define RO_RX_SPACE_CNT_MSK                                          0xffff0000
#define RO_RX_SPACE_CNT_I_MSK                                        0x0000ffff
#define RO_RX_SPACE_CNT_SFT                                          16
#define RO_RX_SPACE_CNT_HI                                           31
#define RO_RX_SPACE_CNT_SZ                                           16

#define RGW_FM_DEMOD_DC_INIT_MSK                                     0x000003ff
#define RGW_FM_DEMOD_DC_INIT_I_MSK                                   0xfffffc00
#define RGW_FM_DEMOD_DC_INIT_SFT                                     0
#define RGW_FM_DEMOD_DC_INIT_HI                                      9
#define RGW_FM_DEMOD_DC_INIT_SZ                                      10

#define RGW_ROT_DC_INIT_MSK                                          0x003ff000
#define RGW_ROT_DC_INIT_I_MSK                                        0xffc00fff
#define RGW_ROT_DC_INIT_SFT                                          12
#define RGW_ROT_DC_INIT_HI                                           21
#define RGW_ROT_DC_INIT_SZ                                           10

#define RO_PREAMBLE_DC_EST_MSK                                       0x000003ff
#define RO_PREAMBLE_DC_EST_I_MSK                                     0xfffffc00
#define RO_PREAMBLE_DC_EST_SFT                                       0
#define RO_PREAMBLE_DC_EST_HI                                        9
#define RO_PREAMBLE_DC_EST_SZ                                        10

#define RO_ROT_DC_EST_MSK                                            0x003ff000
#define RO_ROT_DC_EST_I_MSK                                          0xffc00fff
#define RO_ROT_DC_EST_SFT                                            12
#define RO_ROT_DC_EST_HI                                             21
#define RO_ROT_DC_EST_SZ                                             10

#define RGW_ROT_DC_RO_EN_MSK                                         0x20000000
#define RGW_ROT_DC_RO_EN_I_MSK                                       0xdfffffff
#define RGW_ROT_DC_RO_EN_SFT                                         29
#define RGW_ROT_DC_RO_EN_HI                                          29
#define RGW_ROT_DC_RO_EN_SZ                                          1

#define RGW_PREAMBLE_DC_RO_SEL_MSK                                   0x40000000
#define RGW_PREAMBLE_DC_RO_SEL_I_MSK                                 0xbfffffff
#define RGW_PREAMBLE_DC_RO_SEL_SFT                                   30
#define RGW_PREAMBLE_DC_RO_SEL_HI                                    30
#define RGW_PREAMBLE_DC_RO_SEL_SZ                                    1

#define RGW_PREAMBLE_DC_RO_EN_MSK                                    0x80000000
#define RGW_PREAMBLE_DC_RO_EN_I_MSK                                  0x7fffffff
#define RGW_PREAMBLE_DC_RO_EN_SFT                                    31
#define RGW_PREAMBLE_DC_RO_EN_HI                                     31
#define RGW_PREAMBLE_DC_RO_EN_SZ                                     1

#define RGW_DET_FLAG_EN_MSK                                          0x00000001
#define RGW_DET_FLAG_EN_I_MSK                                        0xfffffffe
#define RGW_DET_FLAG_EN_SFT                                          0
#define RGW_DET_FLAG_EN_HI                                           0
#define RGW_DET_FLAG_EN_SZ                                           1

#define RGW_CNT_SWITCH_INIT_1M_MSK                                   0x1f000000
#define RGW_CNT_SWITCH_INIT_1M_I_MSK                                 0xe0ffffff
#define RGW_CNT_SWITCH_INIT_1M_SFT                                   24
#define RGW_CNT_SWITCH_INIT_1M_HI                                    28
#define RGW_CNT_SWITCH_INIT_1M_SZ                                    5

#define RGW_PRBL_METRIC_TH_LO_1M_MSK                                 0xff000000
#define RGW_PRBL_METRIC_TH_LO_1M_I_MSK                               0x00ffffff
#define RGW_PRBL_METRIC_TH_LO_1M_SFT                                 24
#define RGW_PRBL_METRIC_TH_LO_1M_HI                                  31
#define RGW_PRBL_METRIC_TH_LO_1M_SZ                                  8

#define RGW_PRBL_METRIC_TH_HI_1M_MSK                                 0xff000000
#define RGW_PRBL_METRIC_TH_HI_1M_I_MSK                               0x00ffffff
#define RGW_PRBL_METRIC_TH_HI_1M_SFT                                 24
#define RGW_PRBL_METRIC_TH_HI_1M_HI                                  31
#define RGW_PRBL_METRIC_TH_HI_1M_SZ                                  8

#define RGW_TCU_DC_UP_CNT_LMT_MSK                                    0x00000007
#define RGW_TCU_DC_UP_CNT_LMT_I_MSK                                  0xfffffff8
#define RGW_TCU_DC_UP_CNT_LMT_SFT                                    0
#define RGW_TCU_DC_UP_CNT_LMT_HI                                     2
#define RGW_TCU_DC_UP_CNT_LMT_SZ                                     3

#define RGW_FORCE_ERR_BIT_MSK                                        0x000007ff
#define RGW_FORCE_ERR_BIT_I_MSK                                      0xfffff800
#define RGW_FORCE_ERR_BIT_SFT                                        0
#define RGW_FORCE_ERR_BIT_HI                                         10
#define RGW_FORCE_ERR_BIT_SZ                                         11

#define RGW_ACC_DET_EN_MSK                                           0x00000001
#define RGW_ACC_DET_EN_I_MSK                                         0xfffffffe
#define RGW_ACC_DET_EN_SFT                                           0
#define RGW_ACC_DET_EN_HI                                            0
#define RGW_ACC_DET_EN_SZ                                            1

#define RGW_ACC_DET_EN_AUTO_MSK                                      0x00000002
#define RGW_ACC_DET_EN_AUTO_I_MSK                                    0xfffffffd
#define RGW_ACC_DET_EN_AUTO_SFT                                      1
#define RGW_ACC_DET_EN_AUTO_HI                                       1
#define RGW_ACC_DET_EN_AUTO_SZ                                       1

#define RGW_ACC_DET_SLICE_TO_MSK                                     0x001f0000
#define RGW_ACC_DET_SLICE_TO_I_MSK                                   0xffe0ffff
#define RGW_ACC_DET_SLICE_TO_SFT                                     16
#define RGW_ACC_DET_SLICE_TO_HI                                      20
#define RGW_ACC_DET_SLICE_TO_SZ                                      5

#define RGW_ACC_BND_BIT_MSK                                          0x00800000
#define RGW_ACC_BND_BIT_I_MSK                                        0xff7fffff
#define RGW_ACC_BND_BIT_SFT                                          23
#define RGW_ACC_BND_BIT_HI                                           23
#define RGW_ACC_BND_BIT_SZ                                           1

#define RGW_ACC_BND_IDX_MSK                                          0x3f000000
#define RGW_ACC_BND_IDX_I_MSK                                        0xc0ffffff
#define RGW_ACC_BND_IDX_SFT                                          24
#define RGW_ACC_BND_IDX_HI                                           29
#define RGW_ACC_BND_IDX_SZ                                           6

#define RGW_ACC_BND_MOD_MSK                                          0x40000000
#define RGW_ACC_BND_MOD_I_MSK                                        0xbfffffff
#define RGW_ACC_BND_MOD_SFT                                          30
#define RGW_ACC_BND_MOD_HI                                           30
#define RGW_ACC_BND_MOD_SZ                                           1

#define RGW_ACC_CHK_EN_MSK                                           0x80000000
#define RGW_ACC_CHK_EN_I_MSK                                         0x7fffffff
#define RGW_ACC_CHK_EN_SFT                                           31
#define RGW_ACC_CHK_EN_HI                                            31
#define RGW_ACC_CHK_EN_SZ                                            1

#define RO_RX_CSTATE_MSK                                             0x0000000f
#define RO_RX_CSTATE_I_MSK                                           0xfffffff0
#define RO_RX_CSTATE_SFT                                             0
#define RO_RX_CSTATE_HI                                              3
#define RO_RX_CSTATE_SZ                                              4

#define RO_TX_CSTATE_MSK                                             0x00000070
#define RO_TX_CSTATE_I_MSK                                           0xffffff8f
#define RO_TX_CSTATE_SFT                                             4
#define RO_TX_CSTATE_HI                                              6
#define RO_TX_CSTATE_SZ                                              3

#define RGW_RX_CSTATE_RO_EN_MSK                                      0x40000000
#define RGW_RX_CSTATE_RO_EN_I_MSK                                    0xbfffffff
#define RGW_RX_CSTATE_RO_EN_SFT                                      30
#define RGW_RX_CSTATE_RO_EN_HI                                       30
#define RGW_RX_CSTATE_RO_EN_SZ                                       1

#define RGW_TX_CSTATE_RO_EN_MSK                                      0x80000000
#define RGW_TX_CSTATE_RO_EN_I_MSK                                    0x7fffffff
#define RGW_TX_CSTATE_RO_EN_SFT                                      31
#define RGW_TX_CSTATE_RO_EN_HI                                       31
#define RGW_TX_CSTATE_RO_EN_SZ                                       1

#define RO_RF_TX_ENA_CNT_MSK                                         0x0000007f
#define RO_RF_TX_ENA_CNT_I_MSK                                       0xffffff80
#define RO_RF_TX_ENA_CNT_SFT                                         0
#define RO_RF_TX_ENA_CNT_HI                                          6
#define RO_RF_TX_ENA_CNT_SZ                                          7

#define RGW_RF_TX_ENA_CNT_EN_MSK                                     0x00000080
#define RGW_RF_TX_ENA_CNT_EN_I_MSK                                   0xffffff7f
#define RGW_RF_TX_ENA_CNT_EN_SFT                                     7
#define RGW_RF_TX_ENA_CNT_EN_HI                                      7
#define RGW_RF_TX_ENA_CNT_EN_SZ                                      1

#define RO_PHY_TX_ENA_CNT_MSK                                        0x00007f00
#define RO_PHY_TX_ENA_CNT_I_MSK                                      0xffff80ff
#define RO_PHY_TX_ENA_CNT_SFT                                        8
#define RO_PHY_TX_ENA_CNT_HI                                         14
#define RO_PHY_TX_ENA_CNT_SZ                                         7

#define RGW_PHY_TX_ENA_CNT_EN_MSK                                    0x00008000
#define RGW_PHY_TX_ENA_CNT_EN_I_MSK                                  0xffff7fff
#define RGW_PHY_TX_ENA_CNT_EN_SFT                                    15
#define RGW_PHY_TX_ENA_CNT_EN_HI                                     15
#define RGW_PHY_TX_ENA_CNT_EN_SZ                                     1

#define RO_RF_RX_ENA_CNT_MSK                                         0x007f0000
#define RO_RF_RX_ENA_CNT_I_MSK                                       0xff80ffff
#define RO_RF_RX_ENA_CNT_SFT                                         16
#define RO_RF_RX_ENA_CNT_HI                                          22
#define RO_RF_RX_ENA_CNT_SZ                                          7

#define RGW_RF_RX_ENA_CNT_EN_MSK                                     0x00800000
#define RGW_RF_RX_ENA_CNT_EN_I_MSK                                   0xff7fffff
#define RGW_RF_RX_ENA_CNT_EN_SFT                                     23
#define RGW_RF_RX_ENA_CNT_EN_HI                                      23
#define RGW_RF_RX_ENA_CNT_EN_SZ                                      1

#define RO_PHY_RX_ENA_CNT_MSK                                        0x7f000000
#define RO_PHY_RX_ENA_CNT_I_MSK                                      0x80ffffff
#define RO_PHY_RX_ENA_CNT_SFT                                        24
#define RO_PHY_RX_ENA_CNT_HI                                         30
#define RO_PHY_RX_ENA_CNT_SZ                                         7

#define RGW_PHY_RX_ENA_CNT_EN_MSK                                    0x80000000
#define RGW_PHY_RX_ENA_CNT_EN_I_MSK                                  0x7fffffff
#define RGW_PHY_RX_ENA_CNT_EN_SFT                                    31
#define RGW_PHY_RX_ENA_CNT_EN_HI                                     31
#define RGW_PHY_RX_ENA_CNT_EN_SZ                                     1

#define RO_PHY_RX_D_LATCHED_MSK                                      0x0000ffff
#define RO_PHY_RX_D_LATCHED_I_MSK                                    0xffff0000
#define RO_PHY_RX_D_LATCHED_SFT                                      0
#define RO_PHY_RX_D_LATCHED_HI                                       15
#define RO_PHY_RX_D_LATCHED_SZ                                       16

#define RGW_PHY_RX_D_LATCH_BYTE_MSK                                  0x01ff0000
#define RGW_PHY_RX_D_LATCH_BYTE_I_MSK                                0xfe00ffff
#define RGW_PHY_RX_D_LATCH_BYTE_SFT                                  16
#define RGW_PHY_RX_D_LATCH_BYTE_HI                                   24
#define RGW_PHY_RX_D_LATCH_BYTE_SZ                                   9

#define RGW_PHY_RX_D_LATCH_EN_MSK                                    0x80000000
#define RGW_PHY_RX_D_LATCH_EN_I_MSK                                  0x7fffffff
#define RGW_PHY_RX_D_LATCH_EN_SFT                                    31
#define RGW_PHY_RX_D_LATCH_EN_HI                                     31
#define RGW_PHY_RX_D_LATCH_EN_SZ                                     1

#define RO_PHY_STCNT_OUT_1_MSK                                       0x0000ffff
#define RO_PHY_STCNT_OUT_1_I_MSK                                     0xffff0000
#define RO_PHY_STCNT_OUT_1_SFT                                       0
#define RO_PHY_STCNT_OUT_1_HI                                        15
#define RO_PHY_STCNT_OUT_1_SZ                                        16

#define RGW_PHY_STCNT_SEL_1_MSK                                      0x001f0000
#define RGW_PHY_STCNT_SEL_1_I_MSK                                    0xffe0ffff
#define RGW_PHY_STCNT_SEL_1_SFT                                      16
#define RGW_PHY_STCNT_SEL_1_HI                                       20
#define RGW_PHY_STCNT_SEL_1_SZ                                       5

#define RGW_PHY_STCNT_STOP_1_MSK                                     0x20000000
#define RGW_PHY_STCNT_STOP_1_I_MSK                                   0xdfffffff
#define RGW_PHY_STCNT_STOP_1_SFT                                     29
#define RGW_PHY_STCNT_STOP_1_HI                                      29
#define RGW_PHY_STCNT_STOP_1_SZ                                      1

#define RGW_PHY_STCNT_EN_1_MSK                                       0x40000000
#define RGW_PHY_STCNT_EN_1_I_MSK                                     0xbfffffff
#define RGW_PHY_STCNT_EN_1_SFT                                       30
#define RGW_PHY_STCNT_EN_1_HI                                        30
#define RGW_PHY_STCNT_EN_1_SZ                                        1

#define RGW_PHY_STCNT_ALL_EN_MSK                                     0x80000000
#define RGW_PHY_STCNT_ALL_EN_I_MSK                                   0x7fffffff
#define RGW_PHY_STCNT_ALL_EN_SFT                                     31
#define RGW_PHY_STCNT_ALL_EN_HI                                      31
#define RGW_PHY_STCNT_ALL_EN_SZ                                      1

#define RO_PHY_STCNT_OUT_2_MSK                                       0x0000ffff
#define RO_PHY_STCNT_OUT_2_I_MSK                                     0xffff0000
#define RO_PHY_STCNT_OUT_2_SFT                                       0
#define RO_PHY_STCNT_OUT_2_HI                                        15
#define RO_PHY_STCNT_OUT_2_SZ                                        16

#define RGW_PHY_STCNT_SEL_2_MSK                                      0x001f0000
#define RGW_PHY_STCNT_SEL_2_I_MSK                                    0xffe0ffff
#define RGW_PHY_STCNT_SEL_2_SFT                                      16
#define RGW_PHY_STCNT_SEL_2_HI                                       20
#define RGW_PHY_STCNT_SEL_2_SZ                                       5

#define RGW_PHY_STCNT_STOP_2_MSK                                     0x20000000
#define RGW_PHY_STCNT_STOP_2_I_MSK                                   0xdfffffff
#define RGW_PHY_STCNT_STOP_2_SFT                                     29
#define RGW_PHY_STCNT_STOP_2_HI                                      29
#define RGW_PHY_STCNT_STOP_2_SZ                                      1

#define RGW_PHY_STCNT_EN_2_MSK                                       0x40000000
#define RGW_PHY_STCNT_EN_2_I_MSK                                     0xbfffffff
#define RGW_PHY_STCNT_EN_2_SFT                                       30
#define RGW_PHY_STCNT_EN_2_HI                                        30
#define RGW_PHY_STCNT_EN_2_SZ                                        1

#define RO_PHY_STCNT_OUT_3_MSK                                       0x0000ffff
#define RO_PHY_STCNT_OUT_3_I_MSK                                     0xffff0000
#define RO_PHY_STCNT_OUT_3_SFT                                       0
#define RO_PHY_STCNT_OUT_3_HI                                        15
#define RO_PHY_STCNT_OUT_3_SZ                                        16

#define RGW_PHY_STCNT_SEL_3_MSK                                      0x001f0000
#define RGW_PHY_STCNT_SEL_3_I_MSK                                    0xffe0ffff
#define RGW_PHY_STCNT_SEL_3_SFT                                      16
#define RGW_PHY_STCNT_SEL_3_HI                                       20
#define RGW_PHY_STCNT_SEL_3_SZ                                       5

#define RGW_PHY_STCNT_STOP_3_MSK                                     0x20000000
#define RGW_PHY_STCNT_STOP_3_I_MSK                                   0xdfffffff
#define RGW_PHY_STCNT_STOP_3_SFT                                     29
#define RGW_PHY_STCNT_STOP_3_HI                                      29
#define RGW_PHY_STCNT_STOP_3_SZ                                      1

#define RGW_PHY_STCNT_EN_3_MSK                                       0x40000000
#define RGW_PHY_STCNT_EN_3_I_MSK                                     0xbfffffff
#define RGW_PHY_STCNT_EN_3_SFT                                       30
#define RGW_PHY_STCNT_EN_3_HI                                        30
#define RGW_PHY_STCNT_EN_3_SZ                                        1

#define RO_PHY_STCNT_OUT_4_MSK                                       0x0000ffff
#define RO_PHY_STCNT_OUT_4_I_MSK                                     0xffff0000
#define RO_PHY_STCNT_OUT_4_SFT                                       0
#define RO_PHY_STCNT_OUT_4_HI                                        15
#define RO_PHY_STCNT_OUT_4_SZ                                        16

#define RGW_PHY_STCNT_SEL_4_MSK                                      0x001f0000
#define RGW_PHY_STCNT_SEL_4_I_MSK                                    0xffe0ffff
#define RGW_PHY_STCNT_SEL_4_SFT                                      16
#define RGW_PHY_STCNT_SEL_4_HI                                       20
#define RGW_PHY_STCNT_SEL_4_SZ                                       5

#define RGW_PHY_STCNT_STOP_4_MSK                                     0x20000000
#define RGW_PHY_STCNT_STOP_4_I_MSK                                   0xdfffffff
#define RGW_PHY_STCNT_STOP_4_SFT                                     29
#define RGW_PHY_STCNT_STOP_4_HI                                      29
#define RGW_PHY_STCNT_STOP_4_SZ                                      1

#define RGW_PHY_STCNT_EN_4_MSK                                       0x40000000
#define RGW_PHY_STCNT_EN_4_I_MSK                                     0xbfffffff
#define RGW_PHY_STCNT_EN_4_SFT                                       30
#define RGW_PHY_STCNT_EN_4_HI                                        30
#define RGW_PHY_STCNT_EN_4_SZ                                        1

#define RO_P2RF_TX_ENA_MSK                                           0x00000001
#define RO_P2RF_TX_ENA_I_MSK                                         0xfffffffe
#define RO_P2RF_TX_ENA_SFT                                           0
#define RO_P2RF_TX_ENA_HI                                            0
#define RO_P2RF_TX_ENA_SZ                                            1

#define RO_PHY_RX_STRT_MSK                                           0x00000002
#define RO_PHY_RX_STRT_I_MSK                                         0xfffffffd
#define RO_PHY_RX_STRT_SFT                                           1
#define RO_PHY_RX_STRT_HI                                            1
#define RO_PHY_RX_STRT_SZ                                            1

#define RO_PHY_TX_STRT_MSK                                           0x00000004
#define RO_PHY_TX_STRT_I_MSK                                         0xfffffffb
#define RO_PHY_TX_STRT_SFT                                           2
#define RO_PHY_TX_STRT_HI                                            2
#define RO_PHY_TX_STRT_SZ                                            1

#define RO_P2RF_RX_ENA_MSK                                           0x00000008
#define RO_P2RF_RX_ENA_I_MSK                                         0xfffffff7
#define RO_P2RF_RX_ENA_SFT                                           3
#define RO_P2RF_RX_ENA_HI                                            3
#define RO_P2RF_RX_ENA_SZ                                            1

#define RO_P2RF_TX_CH_SW_MSK                                         0x00000010
#define RO_P2RF_TX_CH_SW_I_MSK                                       0xffffffef
#define RO_P2RF_TX_CH_SW_SFT                                         4
#define RO_P2RF_TX_CH_SW_HI                                          4
#define RO_P2RF_TX_CH_SW_SZ                                          1

#define RO_P2RF_RX_CH_SW_MSK                                         0x00000020
#define RO_P2RF_RX_CH_SW_I_MSK                                       0xffffffdf
#define RO_P2RF_RX_CH_SW_SFT                                         5
#define RO_P2RF_RX_CH_SW_HI                                          5
#define RO_P2RF_RX_CH_SW_SZ                                          1

#define RO_PHY_RX_DEV_MSK                                            0x000000ff
#define RO_PHY_RX_DEV_I_MSK                                          0xffffff00
#define RO_PHY_RX_DEV_SFT                                            0
#define RO_PHY_RX_DEV_HI                                             7
#define RO_PHY_RX_DEV_SZ                                             8

#define RGW_PHY_RX_DEV_BIT_NO_MSK                                    0x0007ff00
#define RGW_PHY_RX_DEV_BIT_NO_I_MSK                                  0xfff800ff
#define RGW_PHY_RX_DEV_BIT_NO_SFT                                    8
#define RGW_PHY_RX_DEV_BIT_NO_HI                                     18
#define RGW_PHY_RX_DEV_BIT_NO_SZ                                     11

#define RGW_PHY_RX_DEV_ST_MSK                                        0x0f000000
#define RGW_PHY_RX_DEV_ST_I_MSK                                      0xf0ffffff
#define RGW_PHY_RX_DEV_ST_SFT                                        24
#define RGW_PHY_RX_DEV_ST_HI                                         27
#define RGW_PHY_RX_DEV_ST_SZ                                         4

#define RGW_PHY_RX_DEV_RO_EN_MSK                                     0x80000000
#define RGW_PHY_RX_DEV_RO_EN_I_MSK                                   0x7fffffff
#define RGW_PHY_RX_DEV_RO_EN_SFT                                     31
#define RGW_PHY_RX_DEV_RO_EN_HI                                      31
#define RGW_PHY_RX_DEV_RO_EN_SZ                                      1

#define RO_PHY_RX_FMD_BUF_MSK                                        0x000003ff
#define RO_PHY_RX_FMD_BUF_I_MSK                                      0xfffffc00
#define RO_PHY_RX_FMD_BUF_SFT                                        0
#define RO_PHY_RX_FMD_BUF_HI                                         9
#define RO_PHY_RX_FMD_BUF_SZ                                         10

#define RO_PHY_RX_FMD_BUF_ADDR_MSK                                   0x0000fc00
#define RO_PHY_RX_FMD_BUF_ADDR_I_MSK                                 0xffff03ff
#define RO_PHY_RX_FMD_BUF_ADDR_SFT                                   10
#define RO_PHY_RX_FMD_BUF_ADDR_HI                                    15
#define RO_PHY_RX_FMD_BUF_ADDR_SZ                                    6

#define RGW_PHY_RX_FMD_BUF_ADDR_MSK                                  0x003f0000
#define RGW_PHY_RX_FMD_BUF_ADDR_I_MSK                                0xffc0ffff
#define RGW_PHY_RX_FMD_BUF_ADDR_SFT                                  16
#define RGW_PHY_RX_FMD_BUF_ADDR_HI                                   21
#define RGW_PHY_RX_FMD_BUF_ADDR_SZ                                   6

#define RGW_PHY_RX_FMD_BUF_STOP_PT_MSK                               0x07000000
#define RGW_PHY_RX_FMD_BUF_STOP_PT_I_MSK                             0xf8ffffff
#define RGW_PHY_RX_FMD_BUF_STOP_PT_SFT                               24
#define RGW_PHY_RX_FMD_BUF_STOP_PT_HI                                26
#define RGW_PHY_RX_FMD_BUF_STOP_PT_SZ                                3

#define RGW_PHY_RX_FMD_BUF_STOP_MAN_MSK                              0x08000000
#define RGW_PHY_RX_FMD_BUF_STOP_MAN_I_MSK                            0xf7ffffff
#define RGW_PHY_RX_FMD_BUF_STOP_MAN_SFT                              27
#define RGW_PHY_RX_FMD_BUF_STOP_MAN_HI                               27
#define RGW_PHY_RX_FMD_BUF_STOP_MAN_SZ                               1

#define RGW_PHY_RX_FMD_BUF_ADDR_AUTO_MSK                             0x10000000
#define RGW_PHY_RX_FMD_BUF_ADDR_AUTO_I_MSK                           0xefffffff
#define RGW_PHY_RX_FMD_BUF_ADDR_AUTO_SFT                             28
#define RGW_PHY_RX_FMD_BUF_ADDR_AUTO_HI                              28
#define RGW_PHY_RX_FMD_BUF_ADDR_AUTO_SZ                              1

#define RGW_PHY_RX_FMD_BUF_SRC_SEL_MSK                               0x20000000
#define RGW_PHY_RX_FMD_BUF_SRC_SEL_I_MSK                             0xdfffffff
#define RGW_PHY_RX_FMD_BUF_SRC_SEL_SFT                               29
#define RGW_PHY_RX_FMD_BUF_SRC_SEL_HI                                29
#define RGW_PHY_RX_FMD_BUF_SRC_SEL_SZ                                1

#define RO_PHY_RX_FMD_BUF_DONE_MSK                                   0x40000000
#define RO_PHY_RX_FMD_BUF_DONE_I_MSK                                 0xbfffffff
#define RO_PHY_RX_FMD_BUF_DONE_SFT                                   30
#define RO_PHY_RX_FMD_BUF_DONE_HI                                    30
#define RO_PHY_RX_FMD_BUF_DONE_SZ                                    1

#define RGW_PHY_RX_FMD_BUF_EN_MSK                                    0x80000000
#define RGW_PHY_RX_FMD_BUF_EN_I_MSK                                  0x7fffffff
#define RGW_PHY_RX_FMD_BUF_EN_SFT                                    31
#define RGW_PHY_RX_FMD_BUF_EN_HI                                     31
#define RGW_PHY_RX_FMD_BUF_EN_SZ                                     1

#define RGW_PHY_RX_FMD_BUF_PSDU_BIT_NO_MSK                           0x000003ff
#define RGW_PHY_RX_FMD_BUF_PSDU_BIT_NO_I_MSK                         0xfffffc00
#define RGW_PHY_RX_FMD_BUF_PSDU_BIT_NO_SFT                           0
#define RGW_PHY_RX_FMD_BUF_PSDU_BIT_NO_HI                            9
#define RGW_PHY_RX_FMD_BUF_PSDU_BIT_NO_SZ                            10

#define RGW_PHY_RX_FMD_BUF_LTCH_CNT_LMT_MSK                          0xffff0000
#define RGW_PHY_RX_FMD_BUF_LTCH_CNT_LMT_I_MSK                        0x0000ffff
#define RGW_PHY_RX_FMD_BUF_LTCH_CNT_LMT_SFT                          16
#define RGW_PHY_RX_FMD_BUF_LTCH_CNT_LMT_HI                           31
#define RGW_PHY_RX_FMD_BUF_LTCH_CNT_LMT_SZ                           16

#define RGW_PHY_TMR_END_SEL_1_MSK                                    0x000f0000
#define RGW_PHY_TMR_END_SEL_1_I_MSK                                  0xfff0ffff
#define RGW_PHY_TMR_END_SEL_1_SFT                                    16
#define RGW_PHY_TMR_END_SEL_1_HI                                     19
#define RGW_PHY_TMR_END_SEL_1_SZ                                     4

#define RGW_PHY_TMR_END_EDGE_1_MSK                                   0x00100000
#define RGW_PHY_TMR_END_EDGE_1_I_MSK                                 0xffefffff
#define RGW_PHY_TMR_END_EDGE_1_SFT                                   20
#define RGW_PHY_TMR_END_EDGE_1_HI                                    20
#define RGW_PHY_TMR_END_EDGE_1_SZ                                    1

#define RGW_PHY_TMR_BGN_SEL_1_MSK                                    0x0f000000
#define RGW_PHY_TMR_BGN_SEL_1_I_MSK                                  0xf0ffffff
#define RGW_PHY_TMR_BGN_SEL_1_SFT                                    24
#define RGW_PHY_TMR_BGN_SEL_1_HI                                     27
#define RGW_PHY_TMR_BGN_SEL_1_SZ                                     4

#define RGW_PHY_TMR_BGN_EDGE_1_MSK                                   0x10000000
#define RGW_PHY_TMR_BGN_EDGE_1_I_MSK                                 0xefffffff
#define RGW_PHY_TMR_BGN_EDGE_1_SFT                                   28
#define RGW_PHY_TMR_BGN_EDGE_1_HI                                    28
#define RGW_PHY_TMR_BGN_EDGE_1_SZ                                    1

#define RGW_PHY_TMR_CONT_1_MSK                                       0x20000000
#define RGW_PHY_TMR_CONT_1_I_MSK                                     0xdfffffff
#define RGW_PHY_TMR_CONT_1_SFT                                       29
#define RGW_PHY_TMR_CONT_1_HI                                        29
#define RGW_PHY_TMR_CONT_1_SZ                                        1

#define RGW_PHY_TMR_TRIG_1_MSK                                       0x40000000
#define RGW_PHY_TMR_TRIG_1_I_MSK                                     0xbfffffff
#define RGW_PHY_TMR_TRIG_1_SFT                                       30
#define RGW_PHY_TMR_TRIG_1_HI                                        30
#define RGW_PHY_TMR_TRIG_1_SZ                                        1

#define RGW_PHY_TMR_EN_MSK                                           0x80000000
#define RGW_PHY_TMR_EN_I_MSK                                         0x7fffffff
#define RGW_PHY_TMR_EN_SFT                                           31
#define RGW_PHY_TMR_EN_HI                                            31
#define RGW_PHY_TMR_EN_SZ                                            1

#define RO_PHY_TMR_OUT_1_MSK                                         0x0000ffff
#define RO_PHY_TMR_OUT_1_I_MSK                                       0xffff0000
#define RO_PHY_TMR_OUT_1_SFT                                         0
#define RO_PHY_TMR_OUT_1_HI                                          15
#define RO_PHY_TMR_OUT_1_SZ                                          16

#define RO_PHY_TMR_DONE_1_MSK                                        0x00010000
#define RO_PHY_TMR_DONE_1_I_MSK                                      0xfffeffff
#define RO_PHY_TMR_DONE_1_SFT                                        16
#define RO_PHY_TMR_DONE_1_HI                                         16
#define RO_PHY_TMR_DONE_1_SZ                                         1

#define RGW_PHY_TMR_END_SEL_2_MSK                                    0x000f0000
#define RGW_PHY_TMR_END_SEL_2_I_MSK                                  0xfff0ffff
#define RGW_PHY_TMR_END_SEL_2_SFT                                    16
#define RGW_PHY_TMR_END_SEL_2_HI                                     19
#define RGW_PHY_TMR_END_SEL_2_SZ                                     4

#define RGW_PHY_TMR_END_EDGE_2_MSK                                   0x00100000
#define RGW_PHY_TMR_END_EDGE_2_I_MSK                                 0xffefffff
#define RGW_PHY_TMR_END_EDGE_2_SFT                                   20
#define RGW_PHY_TMR_END_EDGE_2_HI                                    20
#define RGW_PHY_TMR_END_EDGE_2_SZ                                    1

#define RGW_PHY_TMR_BGN_SEL_2_MSK                                    0x0f000000
#define RGW_PHY_TMR_BGN_SEL_2_I_MSK                                  0xf0ffffff
#define RGW_PHY_TMR_BGN_SEL_2_SFT                                    24
#define RGW_PHY_TMR_BGN_SEL_2_HI                                     27
#define RGW_PHY_TMR_BGN_SEL_2_SZ                                     4

#define RGW_PHY_TMR_BGN_EDGE_2_MSK                                   0x10000000
#define RGW_PHY_TMR_BGN_EDGE_2_I_MSK                                 0xefffffff
#define RGW_PHY_TMR_BGN_EDGE_2_SFT                                   28
#define RGW_PHY_TMR_BGN_EDGE_2_HI                                    28
#define RGW_PHY_TMR_BGN_EDGE_2_SZ                                    1

#define RGW_PHY_TMR_CONT_2_MSK                                       0x20000000
#define RGW_PHY_TMR_CONT_2_I_MSK                                     0xdfffffff
#define RGW_PHY_TMR_CONT_2_SFT                                       29
#define RGW_PHY_TMR_CONT_2_HI                                        29
#define RGW_PHY_TMR_CONT_2_SZ                                        1

#define RGW_PHY_TMR_TRIG_2_MSK                                       0x40000000
#define RGW_PHY_TMR_TRIG_2_I_MSK                                     0xbfffffff
#define RGW_PHY_TMR_TRIG_2_SFT                                       30
#define RGW_PHY_TMR_TRIG_2_HI                                        30
#define RGW_PHY_TMR_TRIG_2_SZ                                        1

#define RO_PHY_TMR_OUT_2_MSK                                         0x0000ffff
#define RO_PHY_TMR_OUT_2_I_MSK                                       0xffff0000
#define RO_PHY_TMR_OUT_2_SFT                                         0
#define RO_PHY_TMR_OUT_2_HI                                          15
#define RO_PHY_TMR_OUT_2_SZ                                          16

#define RO_PHY_TMR_DONE_2_MSK                                        0x00010000
#define RO_PHY_TMR_DONE_2_I_MSK                                      0xfffeffff
#define RO_PHY_TMR_DONE_2_SFT                                        16
#define RO_PHY_TMR_DONE_2_HI                                         16
#define RO_PHY_TMR_DONE_2_SZ                                         1

#define RGW_BLE_PGA_REFDB_SAT_MSK                                    0x0000007f
#define RGW_BLE_PGA_REFDB_SAT_I_MSK                                  0xffffff80
#define RGW_BLE_PGA_REFDB_SAT_SFT                                    0
#define RGW_BLE_PGA_REFDB_SAT_HI                                     6
#define RGW_BLE_PGA_REFDB_SAT_SZ                                     7

#define RGW_BLE_PGA_REFDB_TOP_MSK                                    0x00007f00
#define RGW_BLE_PGA_REFDB_TOP_I_MSK                                  0xffff80ff
#define RGW_BLE_PGA_REFDB_TOP_SFT                                    8
#define RGW_BLE_PGA_REFDB_TOP_HI                                     14
#define RGW_BLE_PGA_REFDB_TOP_SZ                                     7

#define RGW_BLE_PGA_REF_UND_MSK                                      0x03ff0000
#define RGW_BLE_PGA_REF_UND_I_MSK                                    0xfc00ffff
#define RGW_BLE_PGA_REF_UND_SFT                                      16
#define RGW_BLE_PGA_REF_UND_HI                                       25
#define RGW_BLE_PGA_REF_UND_SZ                                       10

#define RGW_BLE_RF_REF_SAT_MSK                                       0xf0000000
#define RGW_BLE_RF_REF_SAT_I_MSK                                     0x0fffffff
#define RGW_BLE_RF_REF_SAT_SFT                                       28
#define RGW_BLE_RF_REF_SAT_HI                                        31
#define RGW_BLE_RF_REF_SAT_SZ                                        4

#define RGW_BLE_PGAGC_SET_MSK                                        0x0000000f
#define RGW_BLE_PGAGC_SET_I_MSK                                      0xfffffff0
#define RGW_BLE_PGAGC_SET_SFT                                        0
#define RGW_BLE_PGAGC_SET_HI                                         3
#define RGW_BLE_PGAGC_SET_SZ                                         4

#define RGW_BLE_PGAGC_OW_MSK                                         0x00000010
#define RGW_BLE_PGAGC_OW_I_MSK                                       0xffffffef
#define RGW_BLE_PGAGC_OW_SFT                                         4
#define RGW_BLE_PGAGC_OW_HI                                          4
#define RGW_BLE_PGAGC_OW_SZ                                          1

#define RGW_BLE_RFGC_SET_MSK                                         0x00000060
#define RGW_BLE_RFGC_SET_I_MSK                                       0xffffff9f
#define RGW_BLE_RFGC_SET_SFT                                         5
#define RGW_BLE_RFGC_SET_HI                                          6
#define RGW_BLE_RFGC_SET_SZ                                          2

#define RGW_BLE_RFGC_OW_MSK                                          0x00000080
#define RGW_BLE_RFGC_OW_I_MSK                                        0xffffff7f
#define RGW_BLE_RFGC_OW_SFT                                          7
#define RGW_BLE_RFGC_OW_HI                                           7
#define RGW_BLE_RFGC_OW_SZ                                           1

#define RGW_BLE_WAIT_T_RXAGC_MSK                                     0x00003f00
#define RGW_BLE_WAIT_T_RXAGC_I_MSK                                   0xffffc0ff
#define RGW_BLE_WAIT_T_RXAGC_SFT                                     8
#define RGW_BLE_WAIT_T_RXAGC_HI                                      13
#define RGW_BLE_WAIT_T_RXAGC_SZ                                      6

#define RGW_BLE_RXAGC_SET_MSK                                        0x00004000
#define RGW_BLE_RXAGC_SET_I_MSK                                      0xffffbfff
#define RGW_BLE_RXAGC_SET_SFT                                        14
#define RGW_BLE_RXAGC_SET_HI                                         14
#define RGW_BLE_RXAGC_SET_SZ                                         1

#define RGW_BLE_RXAGC_OW_MSK                                         0x00008000
#define RGW_BLE_RXAGC_OW_I_MSK                                       0xffff7fff
#define RGW_BLE_RXAGC_OW_SFT                                         15
#define RGW_BLE_RXAGC_OW_HI                                          15
#define RGW_BLE_RXAGC_OW_SZ                                          1

#define RGW_BLE_WAIT_T_FINAL_MSK                                     0x003f0000
#define RGW_BLE_WAIT_T_FINAL_I_MSK                                   0xffc0ffff
#define RGW_BLE_WAIT_T_FINAL_SFT                                     16
#define RGW_BLE_WAIT_T_FINAL_HI                                      21
#define RGW_BLE_WAIT_T_FINAL_SZ                                      6

#define RGW_BLE_WAIT_T_MSK                                           0x3f000000
#define RGW_BLE_WAIT_T_I_MSK                                         0xc0ffffff
#define RGW_BLE_WAIT_T_SFT                                           24
#define RGW_BLE_WAIT_T_HI                                            29
#define RGW_BLE_WAIT_T_SZ                                            6

#define RGW_BLE_ULG_PGA_SAT_PGA_GAIN_MSK                             0x0000000f
#define RGW_BLE_ULG_PGA_SAT_PGA_GAIN_I_MSK                           0xfffffff0
#define RGW_BLE_ULG_PGA_SAT_PGA_GAIN_SFT                             0
#define RGW_BLE_ULG_PGA_SAT_PGA_GAIN_HI                              3
#define RGW_BLE_ULG_PGA_SAT_PGA_GAIN_SZ                              4

#define RGW_BLE_LG_PGA_UND_PGA_GAIN_MSK                              0x000000f0
#define RGW_BLE_LG_PGA_UND_PGA_GAIN_I_MSK                            0xffffff0f
#define RGW_BLE_LG_PGA_UND_PGA_GAIN_SFT                              4
#define RGW_BLE_LG_PGA_UND_PGA_GAIN_HI                               7
#define RGW_BLE_LG_PGA_UND_PGA_GAIN_SZ                               4

#define RGW_BLE_LG_PGA_SAT_PGA_GAIN_MSK                              0x00000f00
#define RGW_BLE_LG_PGA_SAT_PGA_GAIN_I_MSK                            0xfffff0ff
#define RGW_BLE_LG_PGA_SAT_PGA_GAIN_SFT                              8
#define RGW_BLE_LG_PGA_SAT_PGA_GAIN_HI                               11
#define RGW_BLE_LG_PGA_SAT_PGA_GAIN_SZ                               4

#define RGW_BLE_LG_RF_SAT_PGA_GAIN_MSK                               0x0000f000
#define RGW_BLE_LG_RF_SAT_PGA_GAIN_I_MSK                             0xffff0fff
#define RGW_BLE_LG_RF_SAT_PGA_GAIN_SFT                               12
#define RGW_BLE_LG_RF_SAT_PGA_GAIN_HI                                15
#define RGW_BLE_LG_RF_SAT_PGA_GAIN_SZ                                4

#define RGW_BLE_MG_RF_SAT_PGANOREF_PGA_GAIN_MSK                      0x000f0000
#define RGW_BLE_MG_RF_SAT_PGANOREF_PGA_GAIN_I_MSK                    0xfff0ffff
#define RGW_BLE_MG_RF_SAT_PGANOREF_PGA_GAIN_SFT                      16
#define RGW_BLE_MG_RF_SAT_PGANOREF_PGA_GAIN_HI                       19
#define RGW_BLE_MG_RF_SAT_PGANOREF_PGA_GAIN_SZ                       4

#define RGW_BLE_HG_PGA_SAT2_PGA_GAIN_MSK                             0x00f00000
#define RGW_BLE_HG_PGA_SAT2_PGA_GAIN_I_MSK                           0xff0fffff
#define RGW_BLE_HG_PGA_SAT2_PGA_GAIN_SFT                             20
#define RGW_BLE_HG_PGA_SAT2_PGA_GAIN_HI                              23
#define RGW_BLE_HG_PGA_SAT2_PGA_GAIN_SZ                              4

#define RGW_BLE_HG_PGA_SAT1_PGA_GAIN_MSK                             0x0f000000
#define RGW_BLE_HG_PGA_SAT1_PGA_GAIN_I_MSK                           0xf0ffffff
#define RGW_BLE_HG_PGA_SAT1_PGA_GAIN_SFT                             24
#define RGW_BLE_HG_PGA_SAT1_PGA_GAIN_HI                              27
#define RGW_BLE_HG_PGA_SAT1_PGA_GAIN_SZ                              4

#define RGW_BLE_HG_RF_SAT_PGA_GAIN_MSK                               0xf0000000
#define RGW_BLE_HG_RF_SAT_PGA_GAIN_I_MSK                             0x0fffffff
#define RGW_BLE_HG_RF_SAT_PGA_GAIN_SFT                               28
#define RGW_BLE_HG_RF_SAT_PGA_GAIN_HI                                31
#define RGW_BLE_HG_RF_SAT_PGA_GAIN_SZ                                4

#define RGW_BLE_MG_PGA_JB_TH_MSK                                     0x0000000f
#define RGW_BLE_MG_PGA_JB_TH_I_MSK                                   0xfffffff0
#define RGW_BLE_MG_PGA_JB_TH_SFT                                     0
#define RGW_BLE_MG_PGA_JB_TH_HI                                      3
#define RGW_BLE_MG_PGA_JB_TH_SZ                                      4

#define RGW_BLE_MA_PGA_LOW_TH_CNT_LMT_MSK                            0x001f0000
#define RGW_BLE_MA_PGA_LOW_TH_CNT_LMT_I_MSK                          0xffe0ffff
#define RGW_BLE_MA_PGA_LOW_TH_CNT_LMT_SFT                            16
#define RGW_BLE_MA_PGA_LOW_TH_CNT_LMT_HI                             20
#define RGW_BLE_MA_PGA_LOW_TH_CNT_LMT_SZ                             5

#define RGW_BLE_MA_PGA_HIGH_TH_CNT_LMT_MSK                           0x1f000000
#define RGW_BLE_MA_PGA_HIGH_TH_CNT_LMT_I_MSK                         0xe0ffffff
#define RGW_BLE_MA_PGA_HIGH_TH_CNT_LMT_SFT                           24
#define RGW_BLE_MA_PGA_HIGH_TH_CNT_LMT_HI                            28
#define RGW_BLE_MA_PGA_HIGH_TH_CNT_LMT_SZ                            5

#define RGW_BLE_RSSI_OFFSET_MSK                                      0x00ff0000
#define RGW_BLE_RSSI_OFFSET_I_MSK                                    0xff00ffff
#define RGW_BLE_RSSI_OFFSET_SFT                                      16
#define RGW_BLE_RSSI_OFFSET_HI                                       23
#define RGW_BLE_RSSI_OFFSET_SZ                                       8

#define RGW_BLE_RSSI_INV_MSK                                         0x01000000
#define RGW_BLE_RSSI_INV_I_MSK                                       0xfeffffff
#define RGW_BLE_RSSI_INV_SFT                                         24
#define RGW_BLE_RSSI_INV_HI                                          24
#define RGW_BLE_RSSI_INV_SZ                                          1

#define RGW_BLE_RX_RF_MODE_MSK                                       0x00000007
#define RGW_BLE_RX_RF_MODE_I_MSK                                     0xfffffff8
#define RGW_BLE_RX_RF_MODE_SFT                                       0
#define RGW_BLE_RX_RF_MODE_HI                                        2
#define RGW_BLE_RX_RF_MODE_SZ                                        3

#define RGW_BLE_TX_RF_MODE_MSK                                       0x00000070
#define RGW_BLE_TX_RF_MODE_I_MSK                                     0xffffff8f
#define RGW_BLE_TX_RF_MODE_SFT                                       4
#define RGW_BLE_TX_RF_MODE_HI                                        6
#define RGW_BLE_TX_RF_MODE_SZ                                        3

#define RO_BLE_PGAGC_FF3_MSK                                         0x0000000f
#define RO_BLE_PGAGC_FF3_I_MSK                                       0xfffffff0
#define RO_BLE_PGAGC_FF3_SFT                                         0
#define RO_BLE_PGAGC_FF3_HI                                          3
#define RO_BLE_PGAGC_FF3_SZ                                          4

#define RO_BLE_RFGC_FF3_MSK                                          0x00000030
#define RO_BLE_RFGC_FF3_I_MSK                                        0xffffffcf
#define RO_BLE_RFGC_FF3_SFT                                          4
#define RO_BLE_RFGC_FF3_HI                                           5
#define RO_BLE_RFGC_FF3_SZ                                           2

#define RO_BLE_PGAGC_FF2_MSK                                         0x00000f00
#define RO_BLE_PGAGC_FF2_I_MSK                                       0xfffff0ff
#define RO_BLE_PGAGC_FF2_SFT                                         8
#define RO_BLE_PGAGC_FF2_HI                                          11
#define RO_BLE_PGAGC_FF2_SZ                                          4

#define RO_BLE_RFGC_FF2_MSK                                          0x00003000
#define RO_BLE_RFGC_FF2_I_MSK                                        0xffffcfff
#define RO_BLE_RFGC_FF2_SFT                                          12
#define RO_BLE_RFGC_FF2_HI                                           13
#define RO_BLE_RFGC_FF2_SZ                                           2

#define RO_BLE_PGAGC_FF1_MSK                                         0x000f0000
#define RO_BLE_PGAGC_FF1_I_MSK                                       0xfff0ffff
#define RO_BLE_PGAGC_FF1_SFT                                         16
#define RO_BLE_PGAGC_FF1_HI                                          19
#define RO_BLE_PGAGC_FF1_SZ                                          4

#define RO_BLE_RFGC_FF1_MSK                                          0x00300000
#define RO_BLE_RFGC_FF1_I_MSK                                        0xffcfffff
#define RO_BLE_RFGC_FF1_SFT                                          20
#define RO_BLE_RFGC_FF1_HI                                           21
#define RO_BLE_RFGC_FF1_SZ                                           2

#define RO_BLE_AGC_STATE_MSK                                         0x70000000
#define RO_BLE_AGC_STATE_I_MSK                                       0x8fffffff
#define RO_BLE_AGC_STATE_SFT                                         28
#define RO_BLE_AGC_STATE_HI                                          30
#define RO_BLE_AGC_STATE_SZ                                          3

#define RO_BLE_PGA_PWR_FF1_MSK                                       0x00003fff
#define RO_BLE_PGA_PWR_FF1_I_MSK                                     0xffffc000
#define RO_BLE_PGA_PWR_FF1_SFT                                       0
#define RO_BLE_PGA_PWR_FF1_HI                                        13
#define RO_BLE_PGA_PWR_FF1_SZ                                        14

#define RO_BLE_RF_PWR_FF1_MSK                                        0x000f0000
#define RO_BLE_RF_PWR_FF1_I_MSK                                      0xfff0ffff
#define RO_BLE_RF_PWR_FF1_SFT                                        16
#define RO_BLE_RF_PWR_FF1_HI                                         19
#define RO_BLE_RF_PWR_FF1_SZ                                         4

#define RO_BLE_PGA_PWR_FF2_MSK                                       0x00003fff
#define RO_BLE_PGA_PWR_FF2_I_MSK                                     0xffffc000
#define RO_BLE_PGA_PWR_FF2_SFT                                       0
#define RO_BLE_PGA_PWR_FF2_HI                                        13
#define RO_BLE_PGA_PWR_FF2_SZ                                        14

#define RO_BLE_RF_PWR_FF2_MSK                                        0x000f0000
#define RO_BLE_RF_PWR_FF2_I_MSK                                      0xfff0ffff
#define RO_BLE_RF_PWR_FF2_SFT                                        16
#define RO_BLE_RF_PWR_FF2_HI                                         19
#define RO_BLE_RF_PWR_FF2_SZ                                         4

#define RO_BLE_PGA_PWR_FF3_MSK                                       0x00003fff
#define RO_BLE_PGA_PWR_FF3_I_MSK                                     0xffffc000
#define RO_BLE_PGA_PWR_FF3_SFT                                       0
#define RO_BLE_PGA_PWR_FF3_HI                                        13
#define RO_BLE_PGA_PWR_FF3_SZ                                        14

#define RO_BLE_RF_PWR_FF3_MSK                                        0x000f0000
#define RO_BLE_RF_PWR_FF3_I_MSK                                      0xfff0ffff
#define RO_BLE_RF_PWR_FF3_SFT                                        16
#define RO_BLE_RF_PWR_FF3_HI                                         19
#define RO_BLE_RF_PWR_FF3_SZ                                         4

#define RO_BLE_AGC_STATE_NEW_MSK                                     0x0001f000
#define RO_BLE_AGC_STATE_NEW_I_MSK                                   0xfffe0fff
#define RO_BLE_AGC_STATE_NEW_SFT                                     12
#define RO_BLE_AGC_STATE_NEW_HI                                      16
#define RO_BLE_AGC_STATE_NEW_SZ                                      5

#define RO_BLE_RXAGC_MSK                                             0x00100000
#define RO_BLE_RXAGC_I_MSK                                           0xffefffff
#define RO_BLE_RXAGC_SFT                                             20
#define RO_BLE_RXAGC_HI                                              20
#define RO_BLE_RXAGC_SZ                                              1

#define RO_BLE_PGAGC_MSK                                             0x0f000000
#define RO_BLE_PGAGC_I_MSK                                           0xf0ffffff
#define RO_BLE_PGAGC_SFT                                             24
#define RO_BLE_PGAGC_HI                                              27
#define RO_BLE_PGAGC_SZ                                              4

#define RO_BLE_RFGC_MSK                                              0x30000000
#define RO_BLE_RFGC_I_MSK                                            0xcfffffff
#define RO_BLE_RFGC_SFT                                              28
#define RO_BLE_RFGC_HI                                               29
#define RO_BLE_RFGC_SZ                                               2

#define RGW_PGAGC_SET_NEW_MSK                                        0x0000000f
#define RGW_PGAGC_SET_NEW_I_MSK                                      0xfffffff0
#define RGW_PGAGC_SET_NEW_SFT                                        0
#define RGW_PGAGC_SET_NEW_HI                                         3
#define RGW_PGAGC_SET_NEW_SZ                                         4

#define RGW_PGAGC_OW_NEW_MSK                                         0x00000010
#define RGW_PGAGC_OW_NEW_I_MSK                                       0xffffffef
#define RGW_PGAGC_OW_NEW_SFT                                         4
#define RGW_PGAGC_OW_NEW_HI                                          4
#define RGW_PGAGC_OW_NEW_SZ                                          1

#define RGW_RFGC_SET_NEW_MSK                                         0x00000060
#define RGW_RFGC_SET_NEW_I_MSK                                       0xffffff9f
#define RGW_RFGC_SET_NEW_SFT                                         5
#define RGW_RFGC_SET_NEW_HI                                          6
#define RGW_RFGC_SET_NEW_SZ                                          2

#define RGW_RFGC_OW_NEW_MSK                                          0x00000080
#define RGW_RFGC_OW_NEW_I_MSK                                        0xffffff7f
#define RGW_RFGC_OW_NEW_SFT                                          7
#define RGW_RFGC_OW_NEW_HI                                           7
#define RGW_RFGC_OW_NEW_SZ                                           1

#define RGW_RXAGC_SET_NEW_MSK                                        0x00001000
#define RGW_RXAGC_SET_NEW_I_MSK                                      0xffffefff
#define RGW_RXAGC_SET_NEW_SFT                                        12
#define RGW_RXAGC_SET_NEW_HI                                         12
#define RGW_RXAGC_SET_NEW_SZ                                         1

#define RGW_RXAGC_OW_NEW_MSK                                         0x00002000
#define RGW_RXAGC_OW_NEW_I_MSK                                       0xffffdfff
#define RGW_RXAGC_OW_NEW_SFT                                         13
#define RGW_RXAGC_OW_NEW_HI                                          13
#define RGW_RXAGC_OW_NEW_SZ                                          1

#define RGW_PGA_REFDB_SAT_NEW_MSK                                    0x007f0000
#define RGW_PGA_REFDB_SAT_NEW_I_MSK                                  0xff80ffff
#define RGW_PGA_REFDB_SAT_NEW_SFT                                    16
#define RGW_PGA_REFDB_SAT_NEW_HI                                     22
#define RGW_PGA_REFDB_SAT_NEW_SZ                                     7

#define RGW_PGA_REFDB_TOP_NEW_MSK                                    0x7f000000
#define RGW_PGA_REFDB_TOP_NEW_I_MSK                                  0x80ffffff
#define RGW_PGA_REFDB_TOP_NEW_SFT                                    24
#define RGW_PGA_REFDB_TOP_NEW_HI                                     30
#define RGW_PGA_REFDB_TOP_NEW_SZ                                     7

#define RGW_AGC_NEW_SEL_MSK                                          0x80000000
#define RGW_AGC_NEW_SEL_I_MSK                                        0x7fffffff
#define RGW_AGC_NEW_SEL_SFT                                          31
#define RGW_AGC_NEW_SEL_HI                                           31
#define RGW_AGC_NEW_SEL_SZ                                           1

#define RGW_RSSI_INV_NEW_MSK                                         0x00000001
#define RGW_RSSI_INV_NEW_I_MSK                                       0xfffffffe
#define RGW_RSSI_INV_NEW_SFT                                         0
#define RGW_RSSI_INV_NEW_HI                                          0
#define RGW_RSSI_INV_NEW_SZ                                          1

#define RGW_RSSI_OFFSET_NEW_MSK                                      0x00000ff0
#define RGW_RSSI_OFFSET_NEW_I_MSK                                    0xfffff00f
#define RGW_RSSI_OFFSET_NEW_SFT                                      4
#define RGW_RSSI_OFFSET_NEW_HI                                       11
#define RGW_RSSI_OFFSET_NEW_SZ                                       8

#define RGW_LG_PGA_JB_TH_NEW_MSK                                     0x00f00000
#define RGW_LG_PGA_JB_TH_NEW_I_MSK                                   0xff0fffff
#define RGW_LG_PGA_JB_TH_NEW_SFT                                     20
#define RGW_LG_PGA_JB_TH_NEW_HI                                      23
#define RGW_LG_PGA_JB_TH_NEW_SZ                                      4

#define RGW_MG_PGA_JB_TH_NEW_MSK                                     0x0f000000
#define RGW_MG_PGA_JB_TH_NEW_I_MSK                                   0xf0ffffff
#define RGW_MG_PGA_JB_TH_NEW_SFT                                     24
#define RGW_MG_PGA_JB_TH_NEW_HI                                      27
#define RGW_MG_PGA_JB_TH_NEW_SZ                                      4

#define RGW_HG_PGA_JB_TH_NEW_MSK                                     0xf0000000
#define RGW_HG_PGA_JB_TH_NEW_I_MSK                                   0x0fffffff
#define RGW_HG_PGA_JB_TH_NEW_SFT                                     28
#define RGW_HG_PGA_JB_TH_NEW_HI                                      31
#define RGW_HG_PGA_JB_TH_NEW_SZ                                      4

#define RGW_PRE_AGC_MG_TO_HG_RSSI_TH_NEW_MSK                         0x000007ff
#define RGW_PRE_AGC_MG_TO_HG_RSSI_TH_NEW_I_MSK                       0xfffff800
#define RGW_PRE_AGC_MG_TO_HG_RSSI_TH_NEW_SFT                         0
#define RGW_PRE_AGC_MG_TO_HG_RSSI_TH_NEW_HI                          10
#define RGW_PRE_AGC_MG_TO_HG_RSSI_TH_NEW_SZ                          11

#define RGW_PRE_AGC_HG_TO_MG_RSSI_TH_NEW_MSK                         0x007ff000
#define RGW_PRE_AGC_HG_TO_MG_RSSI_TH_NEW_I_MSK                       0xff800fff
#define RGW_PRE_AGC_HG_TO_MG_RSSI_TH_NEW_SFT                         12
#define RGW_PRE_AGC_HG_TO_MG_RSSI_TH_NEW_HI                          22
#define RGW_PRE_AGC_HG_TO_MG_RSSI_TH_NEW_SZ                          11

#define RGW_PRE_AGC_LG_TO_MG_RSSI_TH_NEW_MSK                         0x000007ff
#define RGW_PRE_AGC_LG_TO_MG_RSSI_TH_NEW_I_MSK                       0xfffff800
#define RGW_PRE_AGC_LG_TO_MG_RSSI_TH_NEW_SFT                         0
#define RGW_PRE_AGC_LG_TO_MG_RSSI_TH_NEW_HI                          10
#define RGW_PRE_AGC_LG_TO_MG_RSSI_TH_NEW_SZ                          11

#define RGW_PRE_AGC_MG_TO_LG_RSSI_TH_NEW_MSK                         0x007ff000
#define RGW_PRE_AGC_MG_TO_LG_RSSI_TH_NEW_I_MSK                       0xff800fff
#define RGW_PRE_AGC_MG_TO_LG_RSSI_TH_NEW_SFT                         12
#define RGW_PRE_AGC_MG_TO_LG_RSSI_TH_NEW_HI                          22
#define RGW_PRE_AGC_MG_TO_LG_RSSI_TH_NEW_SZ                          11

#define RGW_CNT_PRE_AGC_HG_AVG_LMT_NEW_MSK                           0x0000007f
#define RGW_CNT_PRE_AGC_HG_AVG_LMT_NEW_I_MSK                         0xffffff80
#define RGW_CNT_PRE_AGC_HG_AVG_LMT_NEW_SFT                           0
#define RGW_CNT_PRE_AGC_HG_AVG_LMT_NEW_HI                            6
#define RGW_CNT_PRE_AGC_HG_AVG_LMT_NEW_SZ                            7

#define RGW_LG_PGA_SAT_PGA_GAIN_NEW_MSK                              0x00000f00
#define RGW_LG_PGA_SAT_PGA_GAIN_NEW_I_MSK                            0xfffff0ff
#define RGW_LG_PGA_SAT_PGA_GAIN_NEW_SFT                              8
#define RGW_LG_PGA_SAT_PGA_GAIN_NEW_HI                               11
#define RGW_LG_PGA_SAT_PGA_GAIN_NEW_SZ                               4

#define RGW_MG_PGA_SAT_PGA_GAIN_NEW_MSK                              0x0000f000
#define RGW_MG_PGA_SAT_PGA_GAIN_NEW_I_MSK                            0xffff0fff
#define RGW_MG_PGA_SAT_PGA_GAIN_NEW_SFT                              12
#define RGW_MG_PGA_SAT_PGA_GAIN_NEW_HI                               15
#define RGW_MG_PGA_SAT_PGA_GAIN_NEW_SZ                               4

#define RGW_HG_PGA_SAT_PGA_GAIN_NEW_MSK                              0x000f0000
#define RGW_HG_PGA_SAT_PGA_GAIN_NEW_I_MSK                            0xfff0ffff
#define RGW_HG_PGA_SAT_PGA_GAIN_NEW_SFT                              16
#define RGW_HG_PGA_SAT_PGA_GAIN_NEW_HI                               19
#define RGW_HG_PGA_SAT_PGA_GAIN_NEW_SZ                               4

#define RGW_LG_RF_SAT_PGA_GAIN_NEW_MSK                               0x00f00000
#define RGW_LG_RF_SAT_PGA_GAIN_NEW_I_MSK                             0xff0fffff
#define RGW_LG_RF_SAT_PGA_GAIN_NEW_SFT                               20
#define RGW_LG_RF_SAT_PGA_GAIN_NEW_HI                                23
#define RGW_LG_RF_SAT_PGA_GAIN_NEW_SZ                                4

#define RGW_MG_RF_SAT_PGA_GAIN_NEW_MSK                               0x0f000000
#define RGW_MG_RF_SAT_PGA_GAIN_NEW_I_MSK                             0xf0ffffff
#define RGW_MG_RF_SAT_PGA_GAIN_NEW_SFT                               24
#define RGW_MG_RF_SAT_PGA_GAIN_NEW_HI                                27
#define RGW_MG_RF_SAT_PGA_GAIN_NEW_SZ                                4

#define RGW_HG_RF_SAT_PGA_GAIN_NEW_MSK                               0xf0000000
#define RGW_HG_RF_SAT_PGA_GAIN_NEW_I_MSK                             0x0fffffff
#define RGW_HG_RF_SAT_PGA_GAIN_NEW_SFT                               28
#define RGW_HG_RF_SAT_PGA_GAIN_NEW_HI                                31
#define RGW_HG_RF_SAT_PGA_GAIN_NEW_SZ                                4

#define RGW_CNT_PRE_AGC_MG_SETTLE_LMT_NEW_MSK                        0x0000007f
#define RGW_CNT_PRE_AGC_MG_SETTLE_LMT_NEW_I_MSK                      0xffffff80
#define RGW_CNT_PRE_AGC_MG_SETTLE_LMT_NEW_SFT                        0
#define RGW_CNT_PRE_AGC_MG_SETTLE_LMT_NEW_HI                         6
#define RGW_CNT_PRE_AGC_MG_SETTLE_LMT_NEW_SZ                         7

#define RGW_CNT_PRE_AGC_HG_SETTLE_LMT_NEW_MSK                        0x00007f00
#define RGW_CNT_PRE_AGC_HG_SETTLE_LMT_NEW_I_MSK                      0xffff80ff
#define RGW_CNT_PRE_AGC_HG_SETTLE_LMT_NEW_SFT                        8
#define RGW_CNT_PRE_AGC_HG_SETTLE_LMT_NEW_HI                         14
#define RGW_CNT_PRE_AGC_HG_SETTLE_LMT_NEW_SZ                         7

#define RGW_CNT_PRE_AGC_LG_AVG_LMT_NEW_MSK                           0x007f0000
#define RGW_CNT_PRE_AGC_LG_AVG_LMT_NEW_I_MSK                         0xff80ffff
#define RGW_CNT_PRE_AGC_LG_AVG_LMT_NEW_SFT                           16
#define RGW_CNT_PRE_AGC_LG_AVG_LMT_NEW_HI                            22
#define RGW_CNT_PRE_AGC_LG_AVG_LMT_NEW_SZ                            7

#define RGW_CNT_PRE_AGC_MG_AVG_LMT_NEW_MSK                           0x7f000000
#define RGW_CNT_PRE_AGC_MG_AVG_LMT_NEW_I_MSK                         0x80ffffff
#define RGW_CNT_PRE_AGC_MG_AVG_LMT_NEW_SFT                           24
#define RGW_CNT_PRE_AGC_MG_AVG_LMT_NEW_HI                            30
#define RGW_CNT_PRE_AGC_MG_AVG_LMT_NEW_SZ                            7

#define RGW_CNT_POST_AGC_LG_AVG_LMT_NEW_MSK                          0x0000007f
#define RGW_CNT_POST_AGC_LG_AVG_LMT_NEW_I_MSK                        0xffffff80
#define RGW_CNT_POST_AGC_LG_AVG_LMT_NEW_SFT                          0
#define RGW_CNT_POST_AGC_LG_AVG_LMT_NEW_HI                           6
#define RGW_CNT_POST_AGC_LG_AVG_LMT_NEW_SZ                           7

#define RGW_CNT_POST_AGC_MG_AVG_LMT_NEW_MSK                          0x00007f00
#define RGW_CNT_POST_AGC_MG_AVG_LMT_NEW_I_MSK                        0xffff80ff
#define RGW_CNT_POST_AGC_MG_AVG_LMT_NEW_SFT                          8
#define RGW_CNT_POST_AGC_MG_AVG_LMT_NEW_HI                           14
#define RGW_CNT_POST_AGC_MG_AVG_LMT_NEW_SZ                           7

#define RGW_CNT_POST_AGC_HG_AVG_LMT_NEW_MSK                          0x007f0000
#define RGW_CNT_POST_AGC_HG_AVG_LMT_NEW_I_MSK                        0xff80ffff
#define RGW_CNT_POST_AGC_HG_AVG_LMT_NEW_SFT                          16
#define RGW_CNT_POST_AGC_HG_AVG_LMT_NEW_HI                           22
#define RGW_CNT_POST_AGC_HG_AVG_LMT_NEW_SZ                           7

#define RGW_CNT_PRE_AGC_LG_SETTLE_LMT_NEW_MSK                        0x7f000000
#define RGW_CNT_PRE_AGC_LG_SETTLE_LMT_NEW_I_MSK                      0x80ffffff
#define RGW_CNT_PRE_AGC_LG_SETTLE_LMT_NEW_SFT                        24
#define RGW_CNT_PRE_AGC_LG_SETTLE_LMT_NEW_HI                         30
#define RGW_CNT_PRE_AGC_LG_SETTLE_LMT_NEW_SZ                         7

#define RGW_POST_AGC_MG_TO_LG_RSSI_TH_NEW_MSK                        0x000007ff
#define RGW_POST_AGC_MG_TO_LG_RSSI_TH_NEW_I_MSK                      0xfffff800
#define RGW_POST_AGC_MG_TO_LG_RSSI_TH_NEW_SFT                        0
#define RGW_POST_AGC_MG_TO_LG_RSSI_TH_NEW_HI                         10
#define RGW_POST_AGC_MG_TO_LG_RSSI_TH_NEW_SZ                         11

#define RGW_POST_AGC_HG_TO_MG_RSSI_TH_NEW_MSK                        0x007ff000
#define RGW_POST_AGC_HG_TO_MG_RSSI_TH_NEW_I_MSK                      0xff800fff
#define RGW_POST_AGC_HG_TO_MG_RSSI_TH_NEW_SFT                        12
#define RGW_POST_AGC_HG_TO_MG_RSSI_TH_NEW_HI                         22
#define RGW_POST_AGC_HG_TO_MG_RSSI_TH_NEW_SZ                         11

#define RGW_CNT_POST_AGC_DONE_SETTLE_LMT_NEW_MSK                     0x7f000000
#define RGW_CNT_POST_AGC_DONE_SETTLE_LMT_NEW_I_MSK                   0x80ffffff
#define RGW_CNT_POST_AGC_DONE_SETTLE_LMT_NEW_SFT                     24
#define RGW_CNT_POST_AGC_DONE_SETTLE_LMT_NEW_HI                      30
#define RGW_CNT_POST_AGC_DONE_SETTLE_LMT_NEW_SZ                      7

#define RGW_PRE_AGC_LG_TO_MG_PGADB_TH_NEW_MSK                        0x0000007f
#define RGW_PRE_AGC_LG_TO_MG_PGADB_TH_NEW_I_MSK                      0xffffff80
#define RGW_PRE_AGC_LG_TO_MG_PGADB_TH_NEW_SFT                        0
#define RGW_PRE_AGC_LG_TO_MG_PGADB_TH_NEW_HI                         6
#define RGW_PRE_AGC_LG_TO_MG_PGADB_TH_NEW_SZ                         7

#define RGW_PRE_AGC_MG_TO_HG_PGADB_TH_NEW_MSK                        0x00007f00
#define RGW_PRE_AGC_MG_TO_HG_PGADB_TH_NEW_I_MSK                      0xffff80ff
#define RGW_PRE_AGC_MG_TO_HG_PGADB_TH_NEW_SFT                        8
#define RGW_PRE_AGC_MG_TO_HG_PGADB_TH_NEW_HI                         14
#define RGW_PRE_AGC_MG_TO_HG_PGADB_TH_NEW_SZ                         7

#define RGW_POST_AGC_LG_TO_ULG_RSSI_TH_NEW_MSK                       0x07ff0000
#define RGW_POST_AGC_LG_TO_ULG_RSSI_TH_NEW_I_MSK                     0xf800ffff
#define RGW_POST_AGC_LG_TO_ULG_RSSI_TH_NEW_SFT                       16
#define RGW_POST_AGC_LG_TO_ULG_RSSI_TH_NEW_HI                        26
#define RGW_POST_AGC_LG_TO_ULG_RSSI_TH_NEW_SZ                        11

#define RGW_LG_TO_ULG_COMP_NEW_MSK                                   0x00001f00
#define RGW_LG_TO_ULG_COMP_NEW_I_MSK                                 0xffffe0ff
#define RGW_LG_TO_ULG_COMP_NEW_SFT                                   8
#define RGW_LG_TO_ULG_COMP_NEW_HI                                    12
#define RGW_LG_TO_ULG_COMP_NEW_SZ                                    5

#define RGW_MG_TO_LG_COMP_NEW_MSK                                    0x001f0000
#define RGW_MG_TO_LG_COMP_NEW_I_MSK                                  0xffe0ffff
#define RGW_MG_TO_LG_COMP_NEW_SFT                                    16
#define RGW_MG_TO_LG_COMP_NEW_HI                                     20
#define RGW_MG_TO_LG_COMP_NEW_SZ                                     5

#define RGW_HG_TO_MG_COMP_NEW_MSK                                    0x1f000000
#define RGW_HG_TO_MG_COMP_NEW_I_MSK                                  0xe0ffffff
#define RGW_HG_TO_MG_COMP_NEW_SFT                                    24
#define RGW_HG_TO_MG_COMP_NEW_HI                                     28
#define RGW_HG_TO_MG_COMP_NEW_SZ                                     5

#define SVN_VERSION_BLE_MSK                                          0xffffffff
#define SVN_VERSION_BLE_I_MSK                                        0x00000000
#define SVN_VERSION_BLE_SFT                                          0
#define SVN_VERSION_BLE_HI                                           31
#define SVN_VERSION_BLE_SZ                                           32

#define RGW_IQ_LBK_MSK                                               0x00000001
#define RGW_IQ_LBK_I_MSK                                             0xfffffffe
#define RGW_IQ_LBK_SFT                                               0
#define RGW_IQ_LBK_HI                                                0
#define RGW_IQ_LBK_SZ                                                1

#define RGW_LBK_PATH_SEL_MSK                                         0x00000030
#define RGW_LBK_PATH_SEL_I_MSK                                       0xffffffcf
#define RGW_LBK_PATH_SEL_SFT                                         4
#define RGW_LBK_PATH_SEL_HI                                          5
#define RGW_LBK_PATH_SEL_SZ                                          2

#define CPU_QUE_POP_ALT_MSK                                          0x00000001
#define CPU_QUE_POP_ALT_I_MSK                                        0xfffffffe
#define CPU_QUE_POP_ALT_SFT                                          0
#define CPU_QUE_POP_ALT_HI                                           0
#define CPU_QUE_POP_ALT_SZ                                           1

#define CPU_INT_ALT_MSK                                              0x00000004
#define CPU_INT_ALT_I_MSK                                            0xfffffffb
#define CPU_INT_ALT_SFT                                              2
#define CPU_INT_ALT_HI                                               2
#define CPU_INT_ALT_SZ                                               1

#define CPU_QUE_POP_MSK                                              0x00000001
#define CPU_QUE_POP_I_MSK                                            0xfffffffe
#define CPU_QUE_POP_SFT                                              0
#define CPU_QUE_POP_HI                                               0
#define CPU_QUE_POP_SZ                                               1

#define CPU_INT_MSK                                                  0x00000004
#define CPU_INT_I_MSK                                                0xfffffffb
#define CPU_INT_SFT                                                  2
#define CPU_INT_HI                                                   2
#define CPU_INT_SZ                                                   1

#define CPU_ID_TB0_MSK                                               0xffffffff
#define CPU_ID_TB0_I_MSK                                             0x00000000
#define CPU_ID_TB0_SFT                                               0
#define CPU_ID_TB0_HI                                                31
#define CPU_ID_TB0_SZ                                                32

#define CPU_ID_TB1_MSK                                               0xffffffff
#define CPU_ID_TB1_I_MSK                                             0x00000000
#define CPU_ID_TB1_SFT                                               0
#define CPU_ID_TB1_HI                                                31
#define CPU_ID_TB1_SZ                                                32

#define HW_PKTID_MSK                                                 0x000007ff
#define HW_PKTID_I_MSK                                               0xfffff800
#define HW_PKTID_SFT                                                 0
#define HW_PKTID_HI                                                  10
#define HW_PKTID_SZ                                                  11

#define PKTID_MSK                                                    0x0000007f
#define PKTID_I_MSK                                                  0xffffff80
#define PKTID_SFT                                                    0
#define PKTID_HI                                                     6
#define PKTID_SZ                                                     7

#define HWID_MSK                                                     0x00000780
#define HWID_I_MSK                                                   0xfffff87f
#define HWID_SFT                                                     7
#define HWID_HI                                                      10
#define HWID_SZ                                                      4

#define CH0_INT_ADDR_MSK                                             0xffffffff
#define CH0_INT_ADDR_I_MSK                                           0x00000000
#define CH0_INT_ADDR_SFT                                             0
#define CH0_INT_ADDR_HI                                              31
#define CH0_INT_ADDR_SZ                                              32

#define PRI_HW_PKTID_MSK                                             0x000007ff
#define PRI_HW_PKTID_I_MSK                                           0xfffff800
#define PRI_HW_PKTID_SFT                                             0
#define PRI_HW_PKTID_HI                                              10
#define PRI_HW_PKTID_SZ                                              11

#define PRIPKTID_MSK                                                 0x0000007f
#define PRIPKTID_I_MSK                                               0xffffff80
#define PRIPKTID_SFT                                                 0
#define PRIPKTID_HI                                                  6
#define PRIPKTID_SZ                                                  7

#define PRIHWID_MSK                                                  0x00000780
#define PRIHWID_I_MSK                                                0xfffff87f
#define PRIHWID_SFT                                                  7
#define PRIHWID_HI                                                   10
#define PRIHWID_SZ                                                   4

#define CH0_FULL_MSK                                                 0x00000001
#define CH0_FULL_I_MSK                                               0xfffffffe
#define CH0_FULL_SFT                                                 0
#define CH0_FULL_HI                                                  0
#define CH0_FULL_SZ                                                  1

#define FF0_EMPTY_MSK                                                0x00000002
#define FF0_EMPTY_I_MSK                                              0xfffffffd
#define FF0_EMPTY_SFT                                                1
#define FF0_EMPTY_HI                                                 1
#define FF0_EMPTY_SZ                                                 1

#define CH2_FULL_MSK                                                 0x00000010
#define CH2_FULL_I_MSK                                               0xffffffef
#define CH2_FULL_SFT                                                 4
#define CH2_FULL_HI                                                  4
#define CH2_FULL_SZ                                                  1

#define FF2_EMPTY_MSK                                                0x00000020
#define FF2_EMPTY_I_MSK                                              0xffffffdf
#define FF2_EMPTY_SFT                                                5
#define FF2_EMPTY_HI                                                 5
#define FF2_EMPTY_SZ                                                 1

#define RLS_BUSY_MSK                                                 0x00000200
#define RLS_BUSY_I_MSK                                               0xfffffdff
#define RLS_BUSY_SFT                                                 9
#define RLS_BUSY_HI                                                  9
#define RLS_BUSY_SZ                                                  1

#define RLS_COUNT_CLR_MSK                                            0x00000400
#define RLS_COUNT_CLR_I_MSK                                          0xfffffbff
#define RLS_COUNT_CLR_SFT                                            10
#define RLS_COUNT_CLR_HI                                             10
#define RLS_COUNT_CLR_SZ                                             1

#define RTN_COUNT_CLR_MSK                                            0x00000800
#define RTN_COUNT_CLR_I_MSK                                          0xfffff7ff
#define RTN_COUNT_CLR_SFT                                            11
#define RTN_COUNT_CLR_HI                                             11
#define RTN_COUNT_CLR_SZ                                             1

#define RLS_COUNT_MSK                                                0x00ff0000
#define RLS_COUNT_I_MSK                                              0xff00ffff
#define RLS_COUNT_SFT                                                16
#define RLS_COUNT_HI                                                 23
#define RLS_COUNT_SZ                                                 8

#define RTN_COUNT_MSK                                                0xff000000
#define RTN_COUNT_I_MSK                                              0x00ffffff
#define RTN_COUNT_SFT                                                24
#define RTN_COUNT_HI                                                 31
#define RTN_COUNT_SZ                                                 8

#define FF0_CNT_MSK                                                  0x0000001f
#define FF0_CNT_I_MSK                                                0xffffffe0
#define FF0_CNT_SFT                                                  0
#define FF0_CNT_HI                                                   4
#define FF0_CNT_SZ                                                   5

#define FF1_CNT_MSK                                                  0x000001e0
#define FF1_CNT_I_MSK                                                0xfffffe1f
#define FF1_CNT_SFT                                                  5
#define FF1_CNT_HI                                                   8
#define FF1_CNT_SZ                                                   4

#define FF3_CNT_MSK                                                  0x00003800
#define FF3_CNT_I_MSK                                                0xffffc7ff
#define FF3_CNT_SFT                                                  11
#define FF3_CNT_HI                                                   13
#define FF3_CNT_SZ                                                   3

#define FF5_CNT_MSK                                                  0x000e0000
#define FF5_CNT_I_MSK                                                0xfff1ffff
#define FF5_CNT_SFT                                                  17
#define FF5_CNT_HI                                                   19
#define FF5_CNT_SZ                                                   3

#define FF6_CNT_MSK                                                  0x00700000
#define FF6_CNT_I_MSK                                                0xff8fffff
#define FF6_CNT_SFT                                                  20
#define FF6_CNT_HI                                                   22
#define FF6_CNT_SZ                                                   3

#define FF7_CNT_MSK                                                  0x03800000
#define FF7_CNT_I_MSK                                                0xfc7fffff
#define FF7_CNT_SFT                                                  23
#define FF7_CNT_HI                                                   25
#define FF7_CNT_SZ                                                   3

#define FF8_CNT_MSK                                                  0x1c000000
#define FF8_CNT_I_MSK                                                0xe3ffffff
#define FF8_CNT_SFT                                                  26
#define FF8_CNT_HI                                                   28
#define FF8_CNT_SZ                                                   3

#define FF9_CNT_MSK                                                  0xe0000000
#define FF9_CNT_I_MSK                                                0x1fffffff
#define FF9_CNT_SFT                                                  29
#define FF9_CNT_HI                                                   31
#define FF9_CNT_SZ                                                   3

#define FF10_CNT_MSK                                                 0x00000007
#define FF10_CNT_I_MSK                                               0xfffffff8
#define FF10_CNT_SFT                                                 0
#define FF10_CNT_HI                                                  2
#define FF10_CNT_SZ                                                  3

#define FF11_CNT_MSK                                                 0x00000038
#define FF11_CNT_I_MSK                                               0xffffffc7
#define FF11_CNT_SFT                                                 3
#define FF11_CNT_HI                                                  5
#define FF11_CNT_SZ                                                  3

#define FF12_CNT_MSK                                                 0x000001c0
#define FF12_CNT_I_MSK                                               0xfffffe3f
#define FF12_CNT_SFT                                                 6
#define FF12_CNT_HI                                                  8
#define FF12_CNT_SZ                                                  3

#define FF13_CNT_MSK                                                 0x00000e00
#define FF13_CNT_I_MSK                                               0xfffff1ff
#define FF13_CNT_SFT                                                 9
#define FF13_CNT_HI                                                  11
#define FF13_CNT_SZ                                                  3

#define FF14_CNT_MSK                                                 0x00007000
#define FF14_CNT_I_MSK                                               0xffff8fff
#define FF14_CNT_SFT                                                 12
#define FF14_CNT_HI                                                  14
#define FF14_CNT_SZ                                                  3

#define FF15_CNT_MSK                                                 0x00038000
#define FF15_CNT_I_MSK                                               0xfffc7fff
#define FF15_CNT_SFT                                                 15
#define FF15_CNT_HI                                                  17
#define FF15_CNT_SZ                                                  3

#define FF4_CNT_MSK                                                  0x007c0000
#define FF4_CNT_I_MSK                                                0xff83ffff
#define FF4_CNT_SFT                                                  18
#define FF4_CNT_HI                                                   22
#define FF4_CNT_SZ                                                   5

#define FF2_CNT_MSK                                                  0x03800000
#define FF2_CNT_I_MSK                                                0xfc7fffff
#define FF2_CNT_SFT                                                  23
#define FF2_CNT_HI                                                   25
#define FF2_CNT_SZ                                                   3

#define CH0_FULL_ALT_MSK                                             0x00000001
#define CH0_FULL_ALT_I_MSK                                           0xfffffffe
#define CH0_FULL_ALT_SFT                                             0
#define CH0_FULL_ALT_HI                                              0
#define CH0_FULL_ALT_SZ                                              1

#define CH1_FULL_MSK                                                 0x00000002
#define CH1_FULL_I_MSK                                               0xfffffffd
#define CH1_FULL_SFT                                                 1
#define CH1_FULL_HI                                                  1
#define CH1_FULL_SZ                                                  1

#define CH2_FULL_ALT_MSK                                             0x00000004
#define CH2_FULL_ALT_I_MSK                                           0xfffffffb
#define CH2_FULL_ALT_SFT                                             2
#define CH2_FULL_ALT_HI                                              2
#define CH2_FULL_ALT_SZ                                              1

#define CH3_FULL_MSK                                                 0x00000008
#define CH3_FULL_I_MSK                                               0xfffffff7
#define CH3_FULL_SFT                                                 3
#define CH3_FULL_HI                                                  3
#define CH3_FULL_SZ                                                  1

#define CH4_FULL_MSK                                                 0x00000010
#define CH4_FULL_I_MSK                                               0xffffffef
#define CH4_FULL_SFT                                                 4
#define CH4_FULL_HI                                                  4
#define CH4_FULL_SZ                                                  1

#define CH5_FULL_MSK                                                 0x00000020
#define CH5_FULL_I_MSK                                               0xffffffdf
#define CH5_FULL_SFT                                                 5
#define CH5_FULL_HI                                                  5
#define CH5_FULL_SZ                                                  1

#define CH6_FULL_MSK                                                 0x00000040
#define CH6_FULL_I_MSK                                               0xffffffbf
#define CH6_FULL_SFT                                                 6
#define CH6_FULL_HI                                                  6
#define CH6_FULL_SZ                                                  1

#define CH7_FULL_MSK                                                 0x00000080
#define CH7_FULL_I_MSK                                               0xffffff7f
#define CH7_FULL_SFT                                                 7
#define CH7_FULL_HI                                                  7
#define CH7_FULL_SZ                                                  1

#define CH8_FULL_MSK                                                 0x00000100
#define CH8_FULL_I_MSK                                               0xfffffeff
#define CH8_FULL_SFT                                                 8
#define CH8_FULL_HI                                                  8
#define CH8_FULL_SZ                                                  1

#define CH9_FULL_MSK                                                 0x00000200
#define CH9_FULL_I_MSK                                               0xfffffdff
#define CH9_FULL_SFT                                                 9
#define CH9_FULL_HI                                                  9
#define CH9_FULL_SZ                                                  1

#define CH10_FULL_MSK                                                0x00000400
#define CH10_FULL_I_MSK                                              0xfffffbff
#define CH10_FULL_SFT                                                10
#define CH10_FULL_HI                                                 10
#define CH10_FULL_SZ                                                 1

#define CH11_FULL_MSK                                                0x00000800
#define CH11_FULL_I_MSK                                              0xfffff7ff
#define CH11_FULL_SFT                                                11
#define CH11_FULL_HI                                                 11
#define CH11_FULL_SZ                                                 1

#define CH12_FULL_MSK                                                0x00001000
#define CH12_FULL_I_MSK                                              0xffffefff
#define CH12_FULL_SFT                                                12
#define CH12_FULL_HI                                                 12
#define CH12_FULL_SZ                                                 1

#define CH13_FULL_MSK                                                0x00002000
#define CH13_FULL_I_MSK                                              0xffffdfff
#define CH13_FULL_SFT                                                13
#define CH13_FULL_HI                                                 13
#define CH13_FULL_SZ                                                 1

#define CH14_FULL_MSK                                                0x00004000
#define CH14_FULL_I_MSK                                              0xffffbfff
#define CH14_FULL_SFT                                                14
#define CH14_FULL_HI                                                 14
#define CH14_FULL_SZ                                                 1

#define CH15_FULL_MSK                                                0x00008000
#define CH15_FULL_I_MSK                                              0xffff7fff
#define CH15_FULL_SFT                                                15
#define CH15_FULL_HI                                                 15
#define CH15_FULL_SZ                                                 1

#define HW_PKTID_ALT_MSK                                             0x000007ff
#define HW_PKTID_ALT_I_MSK                                           0xfffff800
#define HW_PKTID_ALT_SFT                                             0
#define HW_PKTID_ALT_HI                                              10
#define HW_PKTID_ALT_SZ                                              11

#define PKTID_ALT_MSK                                                0x0000007f
#define PKTID_ALT_I_MSK                                              0xffffff80
#define PKTID_ALT_SFT                                                0
#define PKTID_ALT_HI                                                 6
#define PKTID_ALT_SZ                                                 7

#define HWID_ALT_MSK                                                 0x00000780
#define HWID_ALT_I_MSK                                               0xfffff87f
#define HWID_ALT_SFT                                                 7
#define HWID_ALT_HI                                                  10
#define HWID_ALT_SZ                                                  4

#define CH2_INT_ADDR_ALT_MSK                                         0xffffffff
#define CH2_INT_ADDR_ALT_I_MSK                                       0x00000000
#define CH2_INT_ADDR_ALT_SFT                                         0
#define CH2_INT_ADDR_ALT_HI                                          31
#define CH2_INT_ADDR_ALT_SZ                                          32

#define HALT_CH1_MSK                                                 0x00000002
#define HALT_CH1_I_MSK                                               0xfffffffd
#define HALT_CH1_SFT                                                 1
#define HALT_CH1_HI                                                  1
#define HALT_CH1_SZ                                                  1

#define HALT_CH3_MSK                                                 0x00000008
#define HALT_CH3_I_MSK                                               0xfffffff7
#define HALT_CH3_SFT                                                 3
#define HALT_CH3_HI                                                  3
#define HALT_CH3_SZ                                                  1

#define HALT_CH4_MSK                                                 0x00000010
#define HALT_CH4_I_MSK                                               0xffffffef
#define HALT_CH4_SFT                                                 4
#define HALT_CH4_HI                                                  4
#define HALT_CH4_SZ                                                  1

#define HALT_CH5_MSK                                                 0x00000020
#define HALT_CH5_I_MSK                                               0xffffffdf
#define HALT_CH5_SFT                                                 5
#define HALT_CH5_HI                                                  5
#define HALT_CH5_SZ                                                  1

#define HALT_CH6_MSK                                                 0x00000040
#define HALT_CH6_I_MSK                                               0xffffffbf
#define HALT_CH6_SFT                                                 6
#define HALT_CH6_HI                                                  6
#define HALT_CH6_SZ                                                  1

#define HALT_CH7_MSK                                                 0x00000080
#define HALT_CH7_I_MSK                                               0xffffff7f
#define HALT_CH7_SFT                                                 7
#define HALT_CH7_HI                                                  7
#define HALT_CH7_SZ                                                  1

#define HALT_CH8_MSK                                                 0x00000100
#define HALT_CH8_I_MSK                                               0xfffffeff
#define HALT_CH8_SFT                                                 8
#define HALT_CH8_HI                                                  8
#define HALT_CH8_SZ                                                  1

#define HALT_CH9_MSK                                                 0x00000200
#define HALT_CH9_I_MSK                                               0xfffffdff
#define HALT_CH9_SFT                                                 9
#define HALT_CH9_HI                                                  9
#define HALT_CH9_SZ                                                  1

#define HALT_CH10_MSK                                                0x00000400
#define HALT_CH10_I_MSK                                              0xfffffbff
#define HALT_CH10_SFT                                                10
#define HALT_CH10_HI                                                 10
#define HALT_CH10_SZ                                                 1

#define HALT_CH11_MSK                                                0x00000800
#define HALT_CH11_I_MSK                                              0xfffff7ff
#define HALT_CH11_SFT                                                11
#define HALT_CH11_HI                                                 11
#define HALT_CH11_SZ                                                 1

#define HALT_CH12_MSK                                                0x00001000
#define HALT_CH12_I_MSK                                              0xffffefff
#define HALT_CH12_SFT                                                12
#define HALT_CH12_HI                                                 12
#define HALT_CH12_SZ                                                 1

#define HALT_CH13_MSK                                                0x00002000
#define HALT_CH13_I_MSK                                              0xffffdfff
#define HALT_CH13_SFT                                                13
#define HALT_CH13_HI                                                 13
#define HALT_CH13_SZ                                                 1

#define HALT_CH14_MSK                                                0x00004000
#define HALT_CH14_I_MSK                                              0xffffbfff
#define HALT_CH14_SFT                                                14
#define HALT_CH14_HI                                                 14
#define HALT_CH14_SZ                                                 1

#define STOP_MBOX_OUT_MSK                                            0x00010000
#define STOP_MBOX_OUT_I_MSK                                          0xfffeffff
#define STOP_MBOX_OUT_SFT                                            16
#define STOP_MBOX_OUT_HI                                             16
#define STOP_MBOX_OUT_SZ                                             1

#define STOP_MBOX_IN_MSK                                             0x00020000
#define STOP_MBOX_IN_I_MSK                                           0xfffdffff
#define STOP_MBOX_IN_SFT                                             17
#define STOP_MBOX_IN_HI                                              17
#define STOP_MBOX_IN_SZ                                              1

#define MB_ERR_AUTO_HALT_EN_MSK                                      0x00100000
#define MB_ERR_AUTO_HALT_EN_I_MSK                                    0xffefffff
#define MB_ERR_AUTO_HALT_EN_SFT                                      20
#define MB_ERR_AUTO_HALT_EN_HI                                       20
#define MB_ERR_AUTO_HALT_EN_SZ                                       1

#define MB_EXCEPT_CLR_MSK                                            0x00200000
#define MB_EXCEPT_CLR_I_MSK                                          0xffdfffff
#define MB_EXCEPT_CLR_SFT                                            21
#define MB_EXCEPT_CLR_HI                                             21
#define MB_EXCEPT_CLR_SZ                                             1

#define CH1_HALT_STS_MSK                                             0x00000002
#define CH1_HALT_STS_I_MSK                                           0xfffffffd
#define CH1_HALT_STS_SFT                                             1
#define CH1_HALT_STS_HI                                              1
#define CH1_HALT_STS_SZ                                              1

#define CH3_HALT_STS_MSK                                             0x00000008
#define CH3_HALT_STS_I_MSK                                           0xfffffff7
#define CH3_HALT_STS_SFT                                             3
#define CH3_HALT_STS_HI                                              3
#define CH3_HALT_STS_SZ                                              1

#define CH4_HALT_STS_MSK                                             0x00000010
#define CH4_HALT_STS_I_MSK                                           0xffffffef
#define CH4_HALT_STS_SFT                                             4
#define CH4_HALT_STS_HI                                              4
#define CH4_HALT_STS_SZ                                              1

#define CH5_HALT_STS_MSK                                             0x00000020
#define CH5_HALT_STS_I_MSK                                           0xffffffdf
#define CH5_HALT_STS_SFT                                             5
#define CH5_HALT_STS_HI                                              5
#define CH5_HALT_STS_SZ                                              1

#define CH6_HALT_STS_MSK                                             0x00000040
#define CH6_HALT_STS_I_MSK                                           0xffffffbf
#define CH6_HALT_STS_SFT                                             6
#define CH6_HALT_STS_HI                                              6
#define CH6_HALT_STS_SZ                                              1

#define CH7_HALT_STS_MSK                                             0x00000080
#define CH7_HALT_STS_I_MSK                                           0xffffff7f
#define CH7_HALT_STS_SFT                                             7
#define CH7_HALT_STS_HI                                              7
#define CH7_HALT_STS_SZ                                              1

#define CH8_HALT_STS_MSK                                             0x00000100
#define CH8_HALT_STS_I_MSK                                           0xfffffeff
#define CH8_HALT_STS_SFT                                             8
#define CH8_HALT_STS_HI                                              8
#define CH8_HALT_STS_SZ                                              1

#define CH9_HALT_STS_MSK                                             0x00000200
#define CH9_HALT_STS_I_MSK                                           0xfffffdff
#define CH9_HALT_STS_SFT                                             9
#define CH9_HALT_STS_HI                                              9
#define CH9_HALT_STS_SZ                                              1

#define CH10_HALT_STS_MSK                                            0x00000400
#define CH10_HALT_STS_I_MSK                                          0xfffffbff
#define CH10_HALT_STS_SFT                                            10
#define CH10_HALT_STS_HI                                             10
#define CH10_HALT_STS_SZ                                             1

#define CH11_HALT_STS_MSK                                            0x00000800
#define CH11_HALT_STS_I_MSK                                          0xfffff7ff
#define CH11_HALT_STS_SFT                                            11
#define CH11_HALT_STS_HI                                             11
#define CH11_HALT_STS_SZ                                             1

#define CH12_HALT_STS_MSK                                            0x00001000
#define CH12_HALT_STS_I_MSK                                          0xffffefff
#define CH12_HALT_STS_SFT                                            12
#define CH12_HALT_STS_HI                                             12
#define CH12_HALT_STS_SZ                                             1

#define CH13_HALT_STS_MSK                                            0x00002000
#define CH13_HALT_STS_I_MSK                                          0xffffdfff
#define CH13_HALT_STS_SFT                                            13
#define CH13_HALT_STS_HI                                             13
#define CH13_HALT_STS_SZ                                             1

#define CH14_HALT_STS_MSK                                            0x00004000
#define CH14_HALT_STS_I_MSK                                          0xffffbfff
#define CH14_HALT_STS_SFT                                            14
#define CH14_HALT_STS_HI                                             14
#define CH14_HALT_STS_SZ                                             1

#define STOP_MBOX_OUT_SUCCESS_MSK                                    0x00010000
#define STOP_MBOX_OUT_SUCCESS_I_MSK                                  0xfffeffff
#define STOP_MBOX_OUT_SUCCESS_SFT                                    16
#define STOP_MBOX_OUT_SUCCESS_HI                                     16
#define STOP_MBOX_OUT_SUCCESS_SZ                                     1

#define MB_EXCEPT_CASE_MSK                                           0xff000000
#define MB_EXCEPT_CASE_I_MSK                                         0x00ffffff
#define MB_EXCEPT_CASE_SFT                                           24
#define MB_EXCEPT_CASE_HI                                            31
#define MB_EXCEPT_CASE_SZ                                            8

#define MB_DBG_TIME_STEP_MSK                                         0x0000ffff
#define MB_DBG_TIME_STEP_I_MSK                                       0xffff0000
#define MB_DBG_TIME_STEP_SFT                                         0
#define MB_DBG_TIME_STEP_HI                                          15
#define MB_DBG_TIME_STEP_SZ                                          16

#define DBG_TYPE_MSK                                                 0x00030000
#define DBG_TYPE_I_MSK                                               0xfffcffff
#define DBG_TYPE_SFT                                                 16
#define DBG_TYPE_HI                                                  17
#define DBG_TYPE_SZ                                                  2

#define MB_DBG_CLR_MSK                                               0x00040000
#define MB_DBG_CLR_I_MSK                                             0xfffbffff
#define MB_DBG_CLR_SFT                                               18
#define MB_DBG_CLR_HI                                                18
#define MB_DBG_CLR_SZ                                                1

#define DBG_ALC_LOG_EN_MSK                                           0x00080000
#define DBG_ALC_LOG_EN_I_MSK                                         0xfff7ffff
#define DBG_ALC_LOG_EN_SFT                                           19
#define DBG_ALC_LOG_EN_HI                                            19
#define DBG_ALC_LOG_EN_SZ                                            1

#define MB_DBG_COUNTER_EN_MSK                                        0x01000000
#define MB_DBG_COUNTER_EN_I_MSK                                      0xfeffffff
#define MB_DBG_COUNTER_EN_SFT                                        24
#define MB_DBG_COUNTER_EN_HI                                         24
#define MB_DBG_COUNTER_EN_SZ                                         1

#define MB_DBG_EN_MSK                                                0x80000000
#define MB_DBG_EN_I_MSK                                              0x7fffffff
#define MB_DBG_EN_SFT                                                31
#define MB_DBG_EN_HI                                                 31
#define MB_DBG_EN_SZ                                                 1

#define MB_DBG_RECORD_CNT_MSK                                        0x0000ffff
#define MB_DBG_RECORD_CNT_I_MSK                                      0xffff0000
#define MB_DBG_RECORD_CNT_SFT                                        0
#define MB_DBG_RECORD_CNT_HI                                         15
#define MB_DBG_RECORD_CNT_SZ                                         16

#define MB_DBG_LENGTH_MSK                                            0xffff0000
#define MB_DBG_LENGTH_I_MSK                                          0x0000ffff
#define MB_DBG_LENGTH_SFT                                            16
#define MB_DBG_LENGTH_HI                                             31
#define MB_DBG_LENGTH_SZ                                             16

#define MB_DBG_CFG_ADDR_MSK                                          0xffffffff
#define MB_DBG_CFG_ADDR_I_MSK                                        0x00000000
#define MB_DBG_CFG_ADDR_SFT                                          0
#define MB_DBG_CFG_ADDR_HI                                           31
#define MB_DBG_CFG_ADDR_SZ                                           32

#define DBG_HWID0_WR_EN_MSK                                          0x00000001
#define DBG_HWID0_WR_EN_I_MSK                                        0xfffffffe
#define DBG_HWID0_WR_EN_SFT                                          0
#define DBG_HWID0_WR_EN_HI                                           0
#define DBG_HWID0_WR_EN_SZ                                           1

#define DBG_HWID1_WR_EN_MSK                                          0x00000002
#define DBG_HWID1_WR_EN_I_MSK                                        0xfffffffd
#define DBG_HWID1_WR_EN_SFT                                          1
#define DBG_HWID1_WR_EN_HI                                           1
#define DBG_HWID1_WR_EN_SZ                                           1

#define DBG_HWID2_WR_EN_MSK                                          0x00000004
#define DBG_HWID2_WR_EN_I_MSK                                        0xfffffffb
#define DBG_HWID2_WR_EN_SFT                                          2
#define DBG_HWID2_WR_EN_HI                                           2
#define DBG_HWID2_WR_EN_SZ                                           1

#define DBG_HWID3_WR_EN_MSK                                          0x00000008
#define DBG_HWID3_WR_EN_I_MSK                                        0xfffffff7
#define DBG_HWID3_WR_EN_SFT                                          3
#define DBG_HWID3_WR_EN_HI                                           3
#define DBG_HWID3_WR_EN_SZ                                           1

#define DBG_HWID4_WR_EN_MSK                                          0x00000010
#define DBG_HWID4_WR_EN_I_MSK                                        0xffffffef
#define DBG_HWID4_WR_EN_SFT                                          4
#define DBG_HWID4_WR_EN_HI                                           4
#define DBG_HWID4_WR_EN_SZ                                           1

#define DBG_HWID5_WR_EN_MSK                                          0x00000020
#define DBG_HWID5_WR_EN_I_MSK                                        0xffffffdf
#define DBG_HWID5_WR_EN_SFT                                          5
#define DBG_HWID5_WR_EN_HI                                           5
#define DBG_HWID5_WR_EN_SZ                                           1

#define DBG_HWID6_WR_EN_MSK                                          0x00000040
#define DBG_HWID6_WR_EN_I_MSK                                        0xffffffbf
#define DBG_HWID6_WR_EN_SFT                                          6
#define DBG_HWID6_WR_EN_HI                                           6
#define DBG_HWID6_WR_EN_SZ                                           1

#define DBG_HWID7_WR_EN_MSK                                          0x00000080
#define DBG_HWID7_WR_EN_I_MSK                                        0xffffff7f
#define DBG_HWID7_WR_EN_SFT                                          7
#define DBG_HWID7_WR_EN_HI                                           7
#define DBG_HWID7_WR_EN_SZ                                           1

#define DBG_HWID8_WR_EN_MSK                                          0x00000100
#define DBG_HWID8_WR_EN_I_MSK                                        0xfffffeff
#define DBG_HWID8_WR_EN_SFT                                          8
#define DBG_HWID8_WR_EN_HI                                           8
#define DBG_HWID8_WR_EN_SZ                                           1

#define DBG_HWID9_WR_EN_MSK                                          0x00000200
#define DBG_HWID9_WR_EN_I_MSK                                        0xfffffdff
#define DBG_HWID9_WR_EN_SFT                                          9
#define DBG_HWID9_WR_EN_HI                                           9
#define DBG_HWID9_WR_EN_SZ                                           1

#define DBG_HWID10_WR_EN_MSK                                         0x00000400
#define DBG_HWID10_WR_EN_I_MSK                                       0xfffffbff
#define DBG_HWID10_WR_EN_SFT                                         10
#define DBG_HWID10_WR_EN_HI                                          10
#define DBG_HWID10_WR_EN_SZ                                          1

#define DBG_HWID11_WR_EN_MSK                                         0x00000800
#define DBG_HWID11_WR_EN_I_MSK                                       0xfffff7ff
#define DBG_HWID11_WR_EN_SFT                                         11
#define DBG_HWID11_WR_EN_HI                                          11
#define DBG_HWID11_WR_EN_SZ                                          1

#define DBG_HWID12_WR_EN_MSK                                         0x00001000
#define DBG_HWID12_WR_EN_I_MSK                                       0xffffefff
#define DBG_HWID12_WR_EN_SFT                                         12
#define DBG_HWID12_WR_EN_HI                                          12
#define DBG_HWID12_WR_EN_SZ                                          1

#define DBG_HWID13_WR_EN_MSK                                         0x00002000
#define DBG_HWID13_WR_EN_I_MSK                                       0xffffdfff
#define DBG_HWID13_WR_EN_SFT                                         13
#define DBG_HWID13_WR_EN_HI                                          13
#define DBG_HWID13_WR_EN_SZ                                          1

#define DBG_HWID14_WR_EN_MSK                                         0x00004000
#define DBG_HWID14_WR_EN_I_MSK                                       0xffffbfff
#define DBG_HWID14_WR_EN_SFT                                         14
#define DBG_HWID14_WR_EN_HI                                          14
#define DBG_HWID14_WR_EN_SZ                                          1

#define DBG_HWID15_WR_EN_MSK                                         0x00008000
#define DBG_HWID15_WR_EN_I_MSK                                       0xffff7fff
#define DBG_HWID15_WR_EN_SFT                                         15
#define DBG_HWID15_WR_EN_HI                                          15
#define DBG_HWID15_WR_EN_SZ                                          1

#define DBG_HWID0_RD_EN_MSK                                          0x00010000
#define DBG_HWID0_RD_EN_I_MSK                                        0xfffeffff
#define DBG_HWID0_RD_EN_SFT                                          16
#define DBG_HWID0_RD_EN_HI                                           16
#define DBG_HWID0_RD_EN_SZ                                           1

#define DBG_HWID1_RD_EN_MSK                                          0x00020000
#define DBG_HWID1_RD_EN_I_MSK                                        0xfffdffff
#define DBG_HWID1_RD_EN_SFT                                          17
#define DBG_HWID1_RD_EN_HI                                           17
#define DBG_HWID1_RD_EN_SZ                                           1

#define DBG_HWID2_RD_EN_MSK                                          0x00040000
#define DBG_HWID2_RD_EN_I_MSK                                        0xfffbffff
#define DBG_HWID2_RD_EN_SFT                                          18
#define DBG_HWID2_RD_EN_HI                                           18
#define DBG_HWID2_RD_EN_SZ                                           1

#define DBG_HWID3_RD_EN_MSK                                          0x00080000
#define DBG_HWID3_RD_EN_I_MSK                                        0xfff7ffff
#define DBG_HWID3_RD_EN_SFT                                          19
#define DBG_HWID3_RD_EN_HI                                           19
#define DBG_HWID3_RD_EN_SZ                                           1

#define DBG_HWID4_RD_EN_MSK                                          0x00100000
#define DBG_HWID4_RD_EN_I_MSK                                        0xffefffff
#define DBG_HWID4_RD_EN_SFT                                          20
#define DBG_HWID4_RD_EN_HI                                           20
#define DBG_HWID4_RD_EN_SZ                                           1

#define DBG_HWID5_RD_EN_MSK                                          0x00200000
#define DBG_HWID5_RD_EN_I_MSK                                        0xffdfffff
#define DBG_HWID5_RD_EN_SFT                                          21
#define DBG_HWID5_RD_EN_HI                                           21
#define DBG_HWID5_RD_EN_SZ                                           1

#define DBG_HWID6_RD_EN_MSK                                          0x00400000
#define DBG_HWID6_RD_EN_I_MSK                                        0xffbfffff
#define DBG_HWID6_RD_EN_SFT                                          22
#define DBG_HWID6_RD_EN_HI                                           22
#define DBG_HWID6_RD_EN_SZ                                           1

#define DBG_HWID7_RD_EN_MSK                                          0x00800000
#define DBG_HWID7_RD_EN_I_MSK                                        0xff7fffff
#define DBG_HWID7_RD_EN_SFT                                          23
#define DBG_HWID7_RD_EN_HI                                           23
#define DBG_HWID7_RD_EN_SZ                                           1

#define DBG_HWID8_RD_EN_MSK                                          0x01000000
#define DBG_HWID8_RD_EN_I_MSK                                        0xfeffffff
#define DBG_HWID8_RD_EN_SFT                                          24
#define DBG_HWID8_RD_EN_HI                                           24
#define DBG_HWID8_RD_EN_SZ                                           1

#define DBG_HWID9_RD_EN_MSK                                          0x02000000
#define DBG_HWID9_RD_EN_I_MSK                                        0xfdffffff
#define DBG_HWID9_RD_EN_SFT                                          25
#define DBG_HWID9_RD_EN_HI                                           25
#define DBG_HWID9_RD_EN_SZ                                           1

#define DBG_HWID10_RD_EN_MSK                                         0x04000000
#define DBG_HWID10_RD_EN_I_MSK                                       0xfbffffff
#define DBG_HWID10_RD_EN_SFT                                         26
#define DBG_HWID10_RD_EN_HI                                          26
#define DBG_HWID10_RD_EN_SZ                                          1

#define DBG_HWID11_RD_EN_MSK                                         0x08000000
#define DBG_HWID11_RD_EN_I_MSK                                       0xf7ffffff
#define DBG_HWID11_RD_EN_SFT                                         27
#define DBG_HWID11_RD_EN_HI                                          27
#define DBG_HWID11_RD_EN_SZ                                          1

#define DBG_HWID12_RD_EN_MSK                                         0x10000000
#define DBG_HWID12_RD_EN_I_MSK                                       0xefffffff
#define DBG_HWID12_RD_EN_SFT                                         28
#define DBG_HWID12_RD_EN_HI                                          28
#define DBG_HWID12_RD_EN_SZ                                          1

#define DBG_HWID13_RD_EN_MSK                                         0x20000000
#define DBG_HWID13_RD_EN_I_MSK                                       0xdfffffff
#define DBG_HWID13_RD_EN_SFT                                         29
#define DBG_HWID13_RD_EN_HI                                          29
#define DBG_HWID13_RD_EN_SZ                                          1

#define DBG_HWID14_RD_EN_MSK                                         0x40000000
#define DBG_HWID14_RD_EN_I_MSK                                       0xbfffffff
#define DBG_HWID14_RD_EN_SFT                                         30
#define DBG_HWID14_RD_EN_HI                                          30
#define DBG_HWID14_RD_EN_SZ                                          1

#define DBG_HWID15_RD_EN_MSK                                         0x80000000
#define DBG_HWID15_RD_EN_I_MSK                                       0x7fffffff
#define DBG_HWID15_RD_EN_SFT                                         31
#define DBG_HWID15_RD_EN_HI                                          31
#define DBG_HWID15_RD_EN_SZ                                          1

#define MB_OUT_QUEUE_EN_MSK                                          0x00000002
#define MB_OUT_QUEUE_EN_I_MSK                                        0xfffffffd
#define MB_OUT_QUEUE_EN_SFT                                          1
#define MB_OUT_QUEUE_EN_HI                                           1
#define MB_OUT_QUEUE_EN_SZ                                           1

#define OUT_QUEUE_FLUSH_ID_MSK                                       0x0000007f
#define OUT_QUEUE_FLUSH_ID_I_MSK                                     0xffffff80
#define OUT_QUEUE_FLUSH_ID_SFT                                       0
#define OUT_QUEUE_FLUSH_ID_HI                                        6
#define OUT_QUEUE_FLUSH_ID_SZ                                        7

#define OUT_QUEUE_FLUSH_MODE_MSK                                     0x00000003
#define OUT_QUEUE_FLUSH_MODE_I_MSK                                   0xfffffffc
#define OUT_QUEUE_FLUSH_MODE_SFT                                     0
#define OUT_QUEUE_FLUSH_MODE_HI                                      1
#define OUT_QUEUE_FLUSH_MODE_SZ                                      2

#define OUT_QUEUE_FLUSH_SEL_MSK                                      0x00000f00
#define OUT_QUEUE_FLUSH_SEL_I_MSK                                    0xfffff0ff
#define OUT_QUEUE_FLUSH_SEL_SFT                                      8
#define OUT_QUEUE_FLUSH_SEL_HI                                       11
#define OUT_QUEUE_FLUSH_SEL_SZ                                       4

#define FFO0_CNT_MSK                                                 0x0000001f
#define FFO0_CNT_I_MSK                                               0xffffffe0
#define FFO0_CNT_SFT                                                 0
#define FFO0_CNT_HI                                                  4
#define FFO0_CNT_SZ                                                  5

#define FFO1_CNT_MSK                                                 0x000003e0
#define FFO1_CNT_I_MSK                                               0xfffffc1f
#define FFO1_CNT_SFT                                                 5
#define FFO1_CNT_HI                                                  9
#define FFO1_CNT_SZ                                                  5

#define FFO2_CNT_MSK                                                 0x00003c00
#define FFO2_CNT_I_MSK                                               0xffffc3ff
#define FFO2_CNT_SFT                                                 10
#define FFO2_CNT_HI                                                  13
#define FFO2_CNT_SZ                                                  4

#define FFO3_CNT_MSK                                                 0x000f8000
#define FFO3_CNT_I_MSK                                               0xfff07fff
#define FFO3_CNT_SFT                                                 15
#define FFO3_CNT_HI                                                  19
#define FFO3_CNT_SZ                                                  5

#define FFO4_CNT_MSK                                                 0x00300000
#define FFO4_CNT_I_MSK                                               0xffcfffff
#define FFO4_CNT_SFT                                                 20
#define FFO4_CNT_HI                                                  21
#define FFO4_CNT_SZ                                                  2

#define FFO5_CNT_MSK                                                 0x0e000000
#define FFO5_CNT_I_MSK                                               0xf1ffffff
#define FFO5_CNT_SFT                                                 25
#define FFO5_CNT_HI                                                  27
#define FFO5_CNT_SZ                                                  3

#define FFO6_CNT_MSK                                                 0x0000000f
#define FFO6_CNT_I_MSK                                               0xfffffff0
#define FFO6_CNT_SFT                                                 0
#define FFO6_CNT_HI                                                  3
#define FFO6_CNT_SZ                                                  4

#define FFO7_CNT_MSK                                                 0x000003e0
#define FFO7_CNT_I_MSK                                               0xfffffc1f
#define FFO7_CNT_SFT                                                 5
#define FFO7_CNT_HI                                                  9
#define FFO7_CNT_SZ                                                  5

#define FFO8_CNT_MSK                                                 0x00007c00
#define FFO8_CNT_I_MSK                                               0xffff83ff
#define FFO8_CNT_SFT                                                 10
#define FFO8_CNT_HI                                                  14
#define FFO8_CNT_SZ                                                  5

#define FFO9_CNT_MSK                                                 0x000f8000
#define FFO9_CNT_I_MSK                                               0xfff07fff
#define FFO9_CNT_SFT                                                 15
#define FFO9_CNT_HI                                                  19
#define FFO9_CNT_SZ                                                  5

#define FFO10_CNT_MSK                                                0x00f00000
#define FFO10_CNT_I_MSK                                              0xff0fffff
#define FFO10_CNT_SFT                                                20
#define FFO10_CNT_HI                                                 23
#define FFO10_CNT_SZ                                                 4

#define FFO11_CNT_MSK                                                0x3e000000
#define FFO11_CNT_I_MSK                                              0xc1ffffff
#define FFO11_CNT_SFT                                                25
#define FFO11_CNT_HI                                                 29
#define FFO11_CNT_SZ                                                 5

#define FFO12_CNT_MSK                                                0x00000007
#define FFO12_CNT_I_MSK                                              0xfffffff8
#define FFO12_CNT_SFT                                                0
#define FFO12_CNT_HI                                                 2
#define FFO12_CNT_SZ                                                 3

#define FFO13_CNT_MSK                                                0x00000060
#define FFO13_CNT_I_MSK                                              0xffffff9f
#define FFO13_CNT_SFT                                                5
#define FFO13_CNT_HI                                                 6
#define FFO13_CNT_SZ                                                 2

#define FFO14_CNT_MSK                                                0x00007c00
#define FFO14_CNT_I_MSK                                              0xffff83ff
#define FFO14_CNT_SFT                                                10
#define FFO14_CNT_HI                                                 14
#define FFO14_CNT_SZ                                                 5

#define FFO15_CNT_MSK                                                0x00078000
#define FFO15_CNT_I_MSK                                              0xfff87fff
#define FFO15_CNT_SFT                                                15
#define FFO15_CNT_HI                                                 18
#define FFO15_CNT_SZ                                                 4

#define CH0_FFO_FULL_MSK                                             0x00000001
#define CH0_FFO_FULL_I_MSK                                           0xfffffffe
#define CH0_FFO_FULL_SFT                                             0
#define CH0_FFO_FULL_HI                                              0
#define CH0_FFO_FULL_SZ                                              1

#define CH1_FFO_FULL_MSK                                             0x00000002
#define CH1_FFO_FULL_I_MSK                                           0xfffffffd
#define CH1_FFO_FULL_SFT                                             1
#define CH1_FFO_FULL_HI                                              1
#define CH1_FFO_FULL_SZ                                              1

#define CH2_FFO_FULL_MSK                                             0x00000004
#define CH2_FFO_FULL_I_MSK                                           0xfffffffb
#define CH2_FFO_FULL_SFT                                             2
#define CH2_FFO_FULL_HI                                              2
#define CH2_FFO_FULL_SZ                                              1

#define CH3_FFO_FULL_MSK                                             0x00000008
#define CH3_FFO_FULL_I_MSK                                           0xfffffff7
#define CH3_FFO_FULL_SFT                                             3
#define CH3_FFO_FULL_HI                                              3
#define CH3_FFO_FULL_SZ                                              1

#define CH4_FFO_FULL_MSK                                             0x00000010
#define CH4_FFO_FULL_I_MSK                                           0xffffffef
#define CH4_FFO_FULL_SFT                                             4
#define CH4_FFO_FULL_HI                                              4
#define CH4_FFO_FULL_SZ                                              1

#define CH5_FFO_FULL_MSK                                             0x00000020
#define CH5_FFO_FULL_I_MSK                                           0xffffffdf
#define CH5_FFO_FULL_SFT                                             5
#define CH5_FFO_FULL_HI                                              5
#define CH5_FFO_FULL_SZ                                              1

#define CH6_FFO_FULL_MSK                                             0x00000040
#define CH6_FFO_FULL_I_MSK                                           0xffffffbf
#define CH6_FFO_FULL_SFT                                             6
#define CH6_FFO_FULL_HI                                              6
#define CH6_FFO_FULL_SZ                                              1

#define CH7_FFO_FULL_MSK                                             0x00000080
#define CH7_FFO_FULL_I_MSK                                           0xffffff7f
#define CH7_FFO_FULL_SFT                                             7
#define CH7_FFO_FULL_HI                                              7
#define CH7_FFO_FULL_SZ                                              1

#define CH8_FFO_FULL_MSK                                             0x00000100
#define CH8_FFO_FULL_I_MSK                                           0xfffffeff
#define CH8_FFO_FULL_SFT                                             8
#define CH8_FFO_FULL_HI                                              8
#define CH8_FFO_FULL_SZ                                              1

#define CH9_FFO_FULL_MSK                                             0x00000200
#define CH9_FFO_FULL_I_MSK                                           0xfffffdff
#define CH9_FFO_FULL_SFT                                             9
#define CH9_FFO_FULL_HI                                              9
#define CH9_FFO_FULL_SZ                                              1

#define CH10_FFO_FULL_MSK                                            0x00000400
#define CH10_FFO_FULL_I_MSK                                          0xfffffbff
#define CH10_FFO_FULL_SFT                                            10
#define CH10_FFO_FULL_HI                                             10
#define CH10_FFO_FULL_SZ                                             1

#define CH11_FFO_FULL_MSK                                            0x00000800
#define CH11_FFO_FULL_I_MSK                                          0xfffff7ff
#define CH11_FFO_FULL_SFT                                            11
#define CH11_FFO_FULL_HI                                             11
#define CH11_FFO_FULL_SZ                                             1

#define CH12_FFO_FULL_MSK                                            0x00001000
#define CH12_FFO_FULL_I_MSK                                          0xffffefff
#define CH12_FFO_FULL_SFT                                            12
#define CH12_FFO_FULL_HI                                             12
#define CH12_FFO_FULL_SZ                                             1

#define CH13_FFO_FULL_MSK                                            0x00002000
#define CH13_FFO_FULL_I_MSK                                          0xffffdfff
#define CH13_FFO_FULL_SFT                                            13
#define CH13_FFO_FULL_HI                                             13
#define CH13_FFO_FULL_SZ                                             1

#define CH14_FFO_FULL_MSK                                            0x00004000
#define CH14_FFO_FULL_I_MSK                                          0xffffbfff
#define CH14_FFO_FULL_SFT                                            14
#define CH14_FFO_FULL_HI                                             14
#define CH14_FFO_FULL_SZ                                             1

#define CH15_FFO_FULL_MSK                                            0x00008000
#define CH15_FFO_FULL_I_MSK                                          0xffff7fff
#define CH15_FFO_FULL_SFT                                            15
#define CH15_FFO_FULL_HI                                             15
#define CH15_FFO_FULL_SZ                                             1

#define CH0_LOWTHOLD_INT_MSK                                         0x00000001
#define CH0_LOWTHOLD_INT_I_MSK                                       0xfffffffe
#define CH0_LOWTHOLD_INT_SFT                                         0
#define CH0_LOWTHOLD_INT_HI                                          0
#define CH0_LOWTHOLD_INT_SZ                                          1

#define CH1_LOWTHOLD_INT_MSK                                         0x00000002
#define CH1_LOWTHOLD_INT_I_MSK                                       0xfffffffd
#define CH1_LOWTHOLD_INT_SFT                                         1
#define CH1_LOWTHOLD_INT_HI                                          1
#define CH1_LOWTHOLD_INT_SZ                                          1

#define CH2_LOWTHOLD_INT_MSK                                         0x00000004
#define CH2_LOWTHOLD_INT_I_MSK                                       0xfffffffb
#define CH2_LOWTHOLD_INT_SFT                                         2
#define CH2_LOWTHOLD_INT_HI                                          2
#define CH2_LOWTHOLD_INT_SZ                                          1

#define CH3_LOWTHOLD_INT_MSK                                         0x00000008
#define CH3_LOWTHOLD_INT_I_MSK                                       0xfffffff7
#define CH3_LOWTHOLD_INT_SFT                                         3
#define CH3_LOWTHOLD_INT_HI                                          3
#define CH3_LOWTHOLD_INT_SZ                                          1

#define CH4_LOWTHOLD_INT_MSK                                         0x00000010
#define CH4_LOWTHOLD_INT_I_MSK                                       0xffffffef
#define CH4_LOWTHOLD_INT_SFT                                         4
#define CH4_LOWTHOLD_INT_HI                                          4
#define CH4_LOWTHOLD_INT_SZ                                          1

#define CH5_LOWTHOLD_INT_MSK                                         0x00000020
#define CH5_LOWTHOLD_INT_I_MSK                                       0xffffffdf
#define CH5_LOWTHOLD_INT_SFT                                         5
#define CH5_LOWTHOLD_INT_HI                                          5
#define CH5_LOWTHOLD_INT_SZ                                          1

#define CH6_LOWTHOLD_INT_MSK                                         0x00000040
#define CH6_LOWTHOLD_INT_I_MSK                                       0xffffffbf
#define CH6_LOWTHOLD_INT_SFT                                         6
#define CH6_LOWTHOLD_INT_HI                                          6
#define CH6_LOWTHOLD_INT_SZ                                          1

#define CH7_LOWTHOLD_INT_MSK                                         0x00000080
#define CH7_LOWTHOLD_INT_I_MSK                                       0xffffff7f
#define CH7_LOWTHOLD_INT_SFT                                         7
#define CH7_LOWTHOLD_INT_HI                                          7
#define CH7_LOWTHOLD_INT_SZ                                          1

#define CH8_LOWTHOLD_INT_MSK                                         0x00000100
#define CH8_LOWTHOLD_INT_I_MSK                                       0xfffffeff
#define CH8_LOWTHOLD_INT_SFT                                         8
#define CH8_LOWTHOLD_INT_HI                                          8
#define CH8_LOWTHOLD_INT_SZ                                          1

#define CH9_LOWTHOLD_INT_MSK                                         0x00000200
#define CH9_LOWTHOLD_INT_I_MSK                                       0xfffffdff
#define CH9_LOWTHOLD_INT_SFT                                         9
#define CH9_LOWTHOLD_INT_HI                                          9
#define CH9_LOWTHOLD_INT_SZ                                          1

#define CH10_LOWTHOLD_INT_MSK                                        0x00000400
#define CH10_LOWTHOLD_INT_I_MSK                                      0xfffffbff
#define CH10_LOWTHOLD_INT_SFT                                        10
#define CH10_LOWTHOLD_INT_HI                                         10
#define CH10_LOWTHOLD_INT_SZ                                         1

#define CH11_LOWTHOLD_INT_MSK                                        0x00000800
#define CH11_LOWTHOLD_INT_I_MSK                                      0xfffff7ff
#define CH11_LOWTHOLD_INT_SFT                                        11
#define CH11_LOWTHOLD_INT_HI                                         11
#define CH11_LOWTHOLD_INT_SZ                                         1

#define CH12_LOWTHOLD_INT_MSK                                        0x00001000
#define CH12_LOWTHOLD_INT_I_MSK                                      0xffffefff
#define CH12_LOWTHOLD_INT_SFT                                        12
#define CH12_LOWTHOLD_INT_HI                                         12
#define CH12_LOWTHOLD_INT_SZ                                         1

#define CH13_LOWTHOLD_INT_MSK                                        0x00002000
#define CH13_LOWTHOLD_INT_I_MSK                                      0xffffdfff
#define CH13_LOWTHOLD_INT_SFT                                        13
#define CH13_LOWTHOLD_INT_HI                                         13
#define CH13_LOWTHOLD_INT_SZ                                         1

#define CH14_LOWTHOLD_INT_MSK                                        0x00004000
#define CH14_LOWTHOLD_INT_I_MSK                                      0xffffbfff
#define CH14_LOWTHOLD_INT_SFT                                        14
#define CH14_LOWTHOLD_INT_HI                                         14
#define CH14_LOWTHOLD_INT_SZ                                         1

#define CH15_LOWTHOLD_INT_MSK                                        0x00008000
#define CH15_LOWTHOLD_INT_I_MSK                                      0xffff7fff
#define CH15_LOWTHOLD_INT_SFT                                        15
#define CH15_LOWTHOLD_INT_HI                                         15
#define CH15_LOWTHOLD_INT_SZ                                         1

#define MB_LOW_THOLD_EN_MSK                                          0x80000000
#define MB_LOW_THOLD_EN_I_MSK                                        0x7fffffff
#define MB_LOW_THOLD_EN_SFT                                          31
#define MB_LOW_THOLD_EN_HI                                           31
#define MB_LOW_THOLD_EN_SZ                                           1

#define CH0_LOWTHOLD_MSK                                             0x0000001f
#define CH0_LOWTHOLD_I_MSK                                           0xffffffe0
#define CH0_LOWTHOLD_SFT                                             0
#define CH0_LOWTHOLD_HI                                              4
#define CH0_LOWTHOLD_SZ                                              5

#define CH1_LOWTHOLD_MSK                                             0x00001f00
#define CH1_LOWTHOLD_I_MSK                                           0xffffe0ff
#define CH1_LOWTHOLD_SFT                                             8
#define CH1_LOWTHOLD_HI                                              12
#define CH1_LOWTHOLD_SZ                                              5

#define CH2_LOWTHOLD_MSK                                             0x001f0000
#define CH2_LOWTHOLD_I_MSK                                           0xffe0ffff
#define CH2_LOWTHOLD_SFT                                             16
#define CH2_LOWTHOLD_HI                                              20
#define CH2_LOWTHOLD_SZ                                              5

#define CH3_LOWTHOLD_MSK                                             0x1f000000
#define CH3_LOWTHOLD_I_MSK                                           0xe0ffffff
#define CH3_LOWTHOLD_SFT                                             24
#define CH3_LOWTHOLD_HI                                              28
#define CH3_LOWTHOLD_SZ                                              5

#define CH4_LOWTHOLD_MSK                                             0x0000001f
#define CH4_LOWTHOLD_I_MSK                                           0xffffffe0
#define CH4_LOWTHOLD_SFT                                             0
#define CH4_LOWTHOLD_HI                                              4
#define CH4_LOWTHOLD_SZ                                              5

#define CH5_LOWTHOLD_MSK                                             0x00001f00
#define CH5_LOWTHOLD_I_MSK                                           0xffffe0ff
#define CH5_LOWTHOLD_SFT                                             8
#define CH5_LOWTHOLD_HI                                              12
#define CH5_LOWTHOLD_SZ                                              5

#define CH6_LOWTHOLD_MSK                                             0x001f0000
#define CH6_LOWTHOLD_I_MSK                                           0xffe0ffff
#define CH6_LOWTHOLD_SFT                                             16
#define CH6_LOWTHOLD_HI                                              20
#define CH6_LOWTHOLD_SZ                                              5

#define CH7_LOWTHOLD_MSK                                             0x1f000000
#define CH7_LOWTHOLD_I_MSK                                           0xe0ffffff
#define CH7_LOWTHOLD_SFT                                             24
#define CH7_LOWTHOLD_HI                                              28
#define CH7_LOWTHOLD_SZ                                              5

#define CH8_LOWTHOLD_MSK                                             0x0000001f
#define CH8_LOWTHOLD_I_MSK                                           0xffffffe0
#define CH8_LOWTHOLD_SFT                                             0
#define CH8_LOWTHOLD_HI                                              4
#define CH8_LOWTHOLD_SZ                                              5

#define CH9_LOWTHOLD_MSK                                             0x00001f00
#define CH9_LOWTHOLD_I_MSK                                           0xffffe0ff
#define CH9_LOWTHOLD_SFT                                             8
#define CH9_LOWTHOLD_HI                                              12
#define CH9_LOWTHOLD_SZ                                              5

#define CH10_LOWTHOLD_MSK                                            0x001f0000
#define CH10_LOWTHOLD_I_MSK                                          0xffe0ffff
#define CH10_LOWTHOLD_SFT                                            16
#define CH10_LOWTHOLD_HI                                             20
#define CH10_LOWTHOLD_SZ                                             5

#define CH11_LOWTHOLD_MSK                                            0x1f000000
#define CH11_LOWTHOLD_I_MSK                                          0xe0ffffff
#define CH11_LOWTHOLD_SFT                                            24
#define CH11_LOWTHOLD_HI                                             28
#define CH11_LOWTHOLD_SZ                                             5

#define CH12_LOWTHOLD_MSK                                            0x0000001f
#define CH12_LOWTHOLD_I_MSK                                          0xffffffe0
#define CH12_LOWTHOLD_SFT                                            0
#define CH12_LOWTHOLD_HI                                             4
#define CH12_LOWTHOLD_SZ                                             5

#define CH13_LOWTHOLD_MSK                                            0x00001f00
#define CH13_LOWTHOLD_I_MSK                                          0xffffe0ff
#define CH13_LOWTHOLD_SFT                                            8
#define CH13_LOWTHOLD_HI                                             12
#define CH13_LOWTHOLD_SZ                                             5

#define CH14_LOWTHOLD_MSK                                            0x001f0000
#define CH14_LOWTHOLD_I_MSK                                          0xffe0ffff
#define CH14_LOWTHOLD_SFT                                            16
#define CH14_LOWTHOLD_HI                                             20
#define CH14_LOWTHOLD_SZ                                             5

#define CH15_LOWTHOLD_MSK                                            0x1f000000
#define CH15_LOWTHOLD_I_MSK                                          0xe0ffffff
#define CH15_LOWTHOLD_SFT                                            24
#define CH15_LOWTHOLD_HI                                             28
#define CH15_LOWTHOLD_SZ                                             5

#define TRASH_TIMEOUT_EN_MSK                                         0x00000001
#define TRASH_TIMEOUT_EN_I_MSK                                       0xfffffffe
#define TRASH_TIMEOUT_EN_SFT                                         0
#define TRASH_TIMEOUT_EN_HI                                          0
#define TRASH_TIMEOUT_EN_SZ                                          1

#define TRASH_CAN_INT_MSK                                            0x00000002
#define TRASH_CAN_INT_I_MSK                                          0xfffffffd
#define TRASH_CAN_INT_SFT                                            1
#define TRASH_CAN_INT_HI                                             1
#define TRASH_CAN_INT_SZ                                             1

#define TRASH_INT_ID_MSK                                             0x000007f0
#define TRASH_INT_ID_I_MSK                                           0xfffff80f
#define TRASH_INT_ID_SFT                                             4
#define TRASH_INT_ID_HI                                              10
#define TRASH_INT_ID_SZ                                              7

#define TRASH_TIMEOUT_MSK                                            0x03ff0000
#define TRASH_TIMEOUT_I_MSK                                          0xfc00ffff
#define TRASH_TIMEOUT_SFT                                            16
#define TRASH_TIMEOUT_HI                                             25
#define TRASH_TIMEOUT_SZ                                             10

#define IN_FIFO_FLUSH_ID_MSK                                         0x000007ff
#define IN_FIFO_FLUSH_ID_I_MSK                                       0xfffff800
#define IN_FIFO_FLUSH_ID_SFT                                         0
#define IN_FIFO_FLUSH_ID_HI                                          10
#define IN_FIFO_FLUSH_ID_SZ                                          11

#define IN_FIFO_FLUSH_MODE_MSK                                       0x00000003
#define IN_FIFO_FLUSH_MODE_I_MSK                                     0xfffffffc
#define IN_FIFO_FLUSH_MODE_SFT                                       0
#define IN_FIFO_FLUSH_MODE_HI                                        1
#define IN_FIFO_FLUSH_MODE_SZ                                        2

#define IN_FIFO_FLUSH_SEL_MSK                                        0x00000f00
#define IN_FIFO_FLUSH_SEL_I_MSK                                      0xfffff0ff
#define IN_FIFO_FLUSH_SEL_SFT                                        8
#define IN_FIFO_FLUSH_SEL_HI                                         11
#define IN_FIFO_FLUSH_SEL_SZ                                         4

#define CPU_ID_TB2_MSK                                               0xffffffff
#define CPU_ID_TB2_I_MSK                                             0x00000000
#define CPU_ID_TB2_SFT                                               0
#define CPU_ID_TB2_HI                                                31
#define CPU_ID_TB2_SZ                                                32

#define CPU_ID_TB3_MSK                                               0xffffffff
#define CPU_ID_TB3_I_MSK                                             0x00000000
#define CPU_ID_TB3_SFT                                               0
#define CPU_ID_TB3_HI                                                31
#define CPU_ID_TB3_SZ                                                32

#define IQ_LOG_EN_MSK                                                0x00000001
#define IQ_LOG_EN_I_MSK                                              0xfffffffe
#define IQ_LOG_EN_SFT                                                0
#define IQ_LOG_EN_HI                                                 0
#define IQ_LOG_EN_SZ                                                 1

#define IQ_LOG_STOP_MODE_MSK                                         0x00000001
#define IQ_LOG_STOP_MODE_I_MSK                                       0xfffffffe
#define IQ_LOG_STOP_MODE_SFT                                         0
#define IQ_LOG_STOP_MODE_HI                                          0
#define IQ_LOG_STOP_MODE_SZ                                          1

#define IQ_LOG_TIMER_MSK                                             0xffff0000
#define IQ_LOG_TIMER_I_MSK                                           0x0000ffff
#define IQ_LOG_TIMER_SFT                                             16
#define IQ_LOG_TIMER_HI                                              31
#define IQ_LOG_TIMER_SZ                                              16

#define IQ_LOG_LEN_MSK                                               0x0003ffff
#define IQ_LOG_LEN_I_MSK                                             0xfffc0000
#define IQ_LOG_LEN_SFT                                               0
#define IQ_LOG_LEN_HI                                                17
#define IQ_LOG_LEN_SZ                                                18

#define IQ_LOG_TAIL_ADR_MSK                                          0x0003ffff
#define IQ_LOG_TAIL_ADR_I_MSK                                        0xfffc0000
#define IQ_LOG_TAIL_ADR_SFT                                          0
#define IQ_LOG_TAIL_ADR_HI                                           17
#define IQ_LOG_TAIL_ADR_SZ                                           18

#define IQ_LOG_ST_ADR_MSK                                            0x0003ffff
#define IQ_LOG_ST_ADR_I_MSK                                          0xfffc0000
#define IQ_LOG_ST_ADR_SFT                                            0
#define IQ_LOG_ST_ADR_HI                                             17
#define IQ_LOG_ST_ADR_SZ                                             18

#define ALC_LENG_MSK                                                 0x0003ffff
#define ALC_LENG_I_MSK                                               0xfffc0000
#define ALC_LENG_SFT                                                 0
#define ALC_LENG_HI                                                  17
#define ALC_LENG_SZ                                                  18

#define CH0_DYN_PRI_MSK                                              0x00300000
#define CH0_DYN_PRI_I_MSK                                            0xffcfffff
#define CH0_DYN_PRI_SFT                                              20
#define CH0_DYN_PRI_HI                                               21
#define CH0_DYN_PRI_SZ                                               2

#define MCU_PKTID_MSK                                                0xffffffff
#define MCU_PKTID_I_MSK                                              0x00000000
#define MCU_PKTID_SFT                                                0
#define MCU_PKTID_HI                                                 31
#define MCU_PKTID_SZ                                                 32

#define CH0_STA_PRI_MSK                                              0x00000003
#define CH0_STA_PRI_I_MSK                                            0xfffffffc
#define CH0_STA_PRI_SFT                                              0
#define CH0_STA_PRI_HI                                               1
#define CH0_STA_PRI_SZ                                               2

#define CH1_STA_PRI_MSK                                              0x00000030
#define CH1_STA_PRI_I_MSK                                            0xffffffcf
#define CH1_STA_PRI_SFT                                              4
#define CH1_STA_PRI_HI                                               5
#define CH1_STA_PRI_SZ                                               2

#define CH2_STA_PRI_MSK                                              0x00000300
#define CH2_STA_PRI_I_MSK                                            0xfffffcff
#define CH2_STA_PRI_SFT                                              8
#define CH2_STA_PRI_HI                                               9
#define CH2_STA_PRI_SZ                                               2

#define CH3_STA_PRI_MSK                                              0x00003000
#define CH3_STA_PRI_I_MSK                                            0xffffcfff
#define CH3_STA_PRI_SFT                                              12
#define CH3_STA_PRI_HI                                               13
#define CH3_STA_PRI_SZ                                               2

#define ID_TB0_MSK                                                   0xffffffff
#define ID_TB0_I_MSK                                                 0x00000000
#define ID_TB0_SFT                                                   0
#define ID_TB0_HI                                                    31
#define ID_TB0_SZ                                                    32

#define ID_TB1_MSK                                                   0xffffffff
#define ID_TB1_I_MSK                                                 0x00000000
#define ID_TB1_SFT                                                   0
#define ID_TB1_HI                                                    31
#define ID_TB1_SZ                                                    32

#define ID_MNG_ALC_ERR_EN_MSK                                        0x00000008
#define ID_MNG_ALC_ERR_EN_I_MSK                                      0xfffffff7
#define ID_MNG_ALC_ERR_EN_SFT                                        3
#define ID_MNG_ALC_ERR_EN_HI                                         3
#define ID_MNG_ALC_ERR_EN_SZ                                         1

#define ID_MNG_HALT_MSK                                              0x00000010
#define ID_MNG_HALT_I_MSK                                            0xffffffef
#define ID_MNG_HALT_SFT                                              4
#define ID_MNG_HALT_HI                                               4
#define ID_MNG_HALT_SZ                                               1

#define ID_MNG_ERR_HALT_EN_MSK                                       0x00000020
#define ID_MNG_ERR_HALT_EN_I_MSK                                     0xffffffdf
#define ID_MNG_ERR_HALT_EN_SFT                                       5
#define ID_MNG_ERR_HALT_EN_HI                                        5
#define ID_MNG_ERR_HALT_EN_SZ                                        1

#define ID_EXCEPT_FLG_CLR_MSK                                        0x00000040
#define ID_EXCEPT_FLG_CLR_I_MSK                                      0xffffffbf
#define ID_EXCEPT_FLG_CLR_SFT                                        6
#define ID_EXCEPT_FLG_CLR_HI                                         6
#define ID_EXCEPT_FLG_CLR_SZ                                         1

#define ID_EXCEPT_FLG_MSK                                            0x00000080
#define ID_EXCEPT_FLG_I_MSK                                          0xffffff7f
#define ID_EXCEPT_FLG_SFT                                            7
#define ID_EXCEPT_FLG_HI                                             7
#define ID_EXCEPT_FLG_SZ                                             1

#define ID_FULL_MSK                                                  0x00000001
#define ID_FULL_I_MSK                                                0xfffffffe
#define ID_FULL_SFT                                                  0
#define ID_FULL_HI                                                   0
#define ID_FULL_SZ                                                   1

#define ID_MNG_BUSY_MSK                                              0x00000002
#define ID_MNG_BUSY_I_MSK                                            0xfffffffd
#define ID_MNG_BUSY_SFT                                              1
#define ID_MNG_BUSY_HI                                               1
#define ID_MNG_BUSY_SZ                                               1

#define REQ_LOCK_MSK                                                 0x00000004
#define REQ_LOCK_I_MSK                                               0xfffffffb
#define REQ_LOCK_SFT                                                 2
#define REQ_LOCK_HI                                                  2
#define REQ_LOCK_SZ                                                  1

#define CH0_REQ_LOCK_MSK                                             0x00000010
#define CH0_REQ_LOCK_I_MSK                                           0xffffffef
#define CH0_REQ_LOCK_SFT                                             4
#define CH0_REQ_LOCK_HI                                              4
#define CH0_REQ_LOCK_SZ                                              1

#define CH1_REQ_LOCK_MSK                                             0x00000020
#define CH1_REQ_LOCK_I_MSK                                           0xffffffdf
#define CH1_REQ_LOCK_SFT                                             5
#define CH1_REQ_LOCK_HI                                              5
#define CH1_REQ_LOCK_SZ                                              1

#define CH2_REQ_LOCK_MSK                                             0x00000040
#define CH2_REQ_LOCK_I_MSK                                           0xffffffbf
#define CH2_REQ_LOCK_SFT                                             6
#define CH2_REQ_LOCK_HI                                              6
#define CH2_REQ_LOCK_SZ                                              1

#define CH3_REQ_LOCK_MSK                                             0x00000080
#define CH3_REQ_LOCK_I_MSK                                           0xffffff7f
#define CH3_REQ_LOCK_SFT                                             7
#define CH3_REQ_LOCK_HI                                              7
#define CH3_REQ_LOCK_SZ                                              1

#define REQ_LOCK_INT_EN_MSK                                          0x00000100
#define REQ_LOCK_INT_EN_I_MSK                                        0xfffffeff
#define REQ_LOCK_INT_EN_SFT                                          8
#define REQ_LOCK_INT_EN_HI                                           8
#define REQ_LOCK_INT_EN_SZ                                           1

#define REQ_LOCK_INT_MSK                                             0x00000200
#define REQ_LOCK_INT_I_MSK                                           0xfffffdff
#define REQ_LOCK_INT_SFT                                             9
#define REQ_LOCK_INT_HI                                              9
#define REQ_LOCK_INT_SZ                                              1

#define MCU_ALC_READY_MSK                                            0x00000001
#define MCU_ALC_READY_I_MSK                                          0xfffffffe
#define MCU_ALC_READY_SFT                                            0
#define MCU_ALC_READY_HI                                             0
#define MCU_ALC_READY_SZ                                             1

#define ALC_FAIL_MSK                                                 0x00000002
#define ALC_FAIL_I_MSK                                               0xfffffffd
#define ALC_FAIL_SFT                                                 1
#define ALC_FAIL_HI                                                  1
#define ALC_FAIL_SZ                                                  1

#define ALC_BUSY_MSK                                                 0x00000004
#define ALC_BUSY_I_MSK                                               0xfffffffb
#define ALC_BUSY_SFT                                                 2
#define ALC_BUSY_HI                                                  2
#define ALC_BUSY_SZ                                                  1

#define CH0_NVLD_MSK                                                 0x00000010
#define CH0_NVLD_I_MSK                                               0xffffffef
#define CH0_NVLD_SFT                                                 4
#define CH0_NVLD_HI                                                  4
#define CH0_NVLD_SZ                                                  1

#define CH1_NVLD_MSK                                                 0x00000020
#define CH1_NVLD_I_MSK                                               0xffffffdf
#define CH1_NVLD_SFT                                                 5
#define CH1_NVLD_HI                                                  5
#define CH1_NVLD_SZ                                                  1

#define CH2_NVLD_MSK                                                 0x00000040
#define CH2_NVLD_I_MSK                                               0xffffffbf
#define CH2_NVLD_SFT                                                 6
#define CH2_NVLD_HI                                                  6
#define CH2_NVLD_SZ                                                  1

#define CH3_NVLD_MSK                                                 0x00000080
#define CH3_NVLD_I_MSK                                               0xffffff7f
#define CH3_NVLD_SFT                                                 7
#define CH3_NVLD_HI                                                  7
#define CH3_NVLD_SZ                                                  1

#define ALC_INT_ID_MSK                                               0x00007f00
#define ALC_INT_ID_I_MSK                                             0xffff80ff
#define ALC_INT_ID_SFT                                               8
#define ALC_INT_ID_HI                                                14
#define ALC_INT_ID_SZ                                                7

#define ALC_TIMEOUT_MSK                                              0x03ff0000
#define ALC_TIMEOUT_I_MSK                                            0xfc00ffff
#define ALC_TIMEOUT_SFT                                              16
#define ALC_TIMEOUT_HI                                               25
#define ALC_TIMEOUT_SZ                                               10

#define ALC_TIMEOUT_INT_EN_MSK                                       0x40000000
#define ALC_TIMEOUT_INT_EN_I_MSK                                     0xbfffffff
#define ALC_TIMEOUT_INT_EN_SFT                                       30
#define ALC_TIMEOUT_INT_EN_HI                                        30
#define ALC_TIMEOUT_INT_EN_SZ                                        1

#define ALC_TIMEOUT_INT_MSK                                          0x80000000
#define ALC_TIMEOUT_INT_I_MSK                                        0x7fffffff
#define ALC_TIMEOUT_INT_SFT                                          31
#define ALC_TIMEOUT_INT_HI                                           31
#define ALC_TIMEOUT_INT_SZ                                           1

#define TX_ID_COUNT_MSK                                              0x000000ff
#define TX_ID_COUNT_I_MSK                                            0xffffff00
#define TX_ID_COUNT_SFT                                              0
#define TX_ID_COUNT_HI                                               7
#define TX_ID_COUNT_SZ                                               8

#define RX_ID_COUNT_MSK                                              0x0000ff00
#define RX_ID_COUNT_I_MSK                                            0xffff00ff
#define RX_ID_COUNT_SFT                                              8
#define RX_ID_COUNT_HI                                               15
#define RX_ID_COUNT_SZ                                               8

#define TX_ID_THOLD_MSK                                              0x000000ff
#define TX_ID_THOLD_I_MSK                                            0xffffff00
#define TX_ID_THOLD_SFT                                              0
#define TX_ID_THOLD_HI                                               7
#define TX_ID_THOLD_SZ                                               8

#define RX_ID_THOLD_MSK                                              0x0000ff00
#define RX_ID_THOLD_I_MSK                                            0xffff00ff
#define RX_ID_THOLD_SFT                                              8
#define RX_ID_THOLD_HI                                               15
#define RX_ID_THOLD_SZ                                               8

#define ID_THOLD_RX_INT_MSK                                          0x00010000
#define ID_THOLD_RX_INT_I_MSK                                        0xfffeffff
#define ID_THOLD_RX_INT_SFT                                          16
#define ID_THOLD_RX_INT_HI                                           16
#define ID_THOLD_RX_INT_SZ                                           1

#define RX_INT_CH_MSK                                                0x000e0000
#define RX_INT_CH_I_MSK                                              0xfff1ffff
#define RX_INT_CH_SFT                                                17
#define RX_INT_CH_HI                                                 19
#define RX_INT_CH_SZ                                                 3

#define ID_THOLD_TX_INT_MSK                                          0x00100000
#define ID_THOLD_TX_INT_I_MSK                                        0xffefffff
#define ID_THOLD_TX_INT_SFT                                          20
#define ID_THOLD_TX_INT_HI                                           20
#define ID_THOLD_TX_INT_SZ                                           1

#define TX_INT_CH_MSK                                                0x00e00000
#define TX_INT_CH_I_MSK                                              0xff1fffff
#define TX_INT_CH_SFT                                                21
#define TX_INT_CH_HI                                                 23
#define TX_INT_CH_SZ                                                 3

#define ID_THOLD_INT_EN_MSK                                          0x01000000
#define ID_THOLD_INT_EN_I_MSK                                        0xfeffffff
#define ID_THOLD_INT_EN_SFT                                          24
#define ID_THOLD_INT_EN_HI                                           24
#define ID_THOLD_INT_EN_SZ                                           1

#define TX_ID_TB0_MSK                                                0xffffffff
#define TX_ID_TB0_I_MSK                                              0x00000000
#define TX_ID_TB0_SFT                                                0
#define TX_ID_TB0_HI                                                 31
#define TX_ID_TB0_SZ                                                 32

#define TX_ID_TB1_MSK                                                0xffffffff
#define TX_ID_TB1_I_MSK                                              0x00000000
#define TX_ID_TB1_SFT                                                0
#define TX_ID_TB1_HI                                                 31
#define TX_ID_TB1_SZ                                                 32

#define RX_ID_TB0_MSK                                                0xffffffff
#define RX_ID_TB0_I_MSK                                              0x00000000
#define RX_ID_TB0_SFT                                                0
#define RX_ID_TB0_HI                                                 31
#define RX_ID_TB0_SZ                                                 32

#define RX_ID_TB1_MSK                                                0xffffffff
#define RX_ID_TB1_I_MSK                                              0x00000000
#define RX_ID_TB1_SFT                                                0
#define RX_ID_TB1_HI                                                 31
#define RX_ID_TB1_SZ                                                 32

#define DOUBLE_RLS_INT_EN_MSK                                        0x00000001
#define DOUBLE_RLS_INT_EN_I_MSK                                      0xfffffffe
#define DOUBLE_RLS_INT_EN_SFT                                        0
#define DOUBLE_RLS_INT_EN_HI                                         0
#define DOUBLE_RLS_INT_EN_SZ                                         1

#define ID_DOUBLE_RLS_INT_MSK                                        0x00000002
#define ID_DOUBLE_RLS_INT_I_MSK                                      0xfffffffd
#define ID_DOUBLE_RLS_INT_SFT                                        1
#define ID_DOUBLE_RLS_INT_HI                                         1
#define ID_DOUBLE_RLS_INT_SZ                                         1

#define DOUBLE_RLS_ID_MSK                                            0x00007f00
#define DOUBLE_RLS_ID_I_MSK                                          0xffff80ff
#define DOUBLE_RLS_ID_SFT                                            8
#define DOUBLE_RLS_ID_HI                                             14
#define DOUBLE_RLS_ID_SZ                                             7

#define ID_LEN_THOLD_INT_EN_MSK                                      0x00000001
#define ID_LEN_THOLD_INT_EN_I_MSK                                    0xfffffffe
#define ID_LEN_THOLD_INT_EN_SFT                                      0
#define ID_LEN_THOLD_INT_EN_HI                                       0
#define ID_LEN_THOLD_INT_EN_SZ                                       1

#define ALL_ID_LEN_THOLD_INT_MSK                                     0x00000002
#define ALL_ID_LEN_THOLD_INT_I_MSK                                   0xfffffffd
#define ALL_ID_LEN_THOLD_INT_SFT                                     1
#define ALL_ID_LEN_THOLD_INT_HI                                      1
#define ALL_ID_LEN_THOLD_INT_SZ                                      1

#define TX_ID_LEN_THOLD_INT_MSK                                      0x00000004
#define TX_ID_LEN_THOLD_INT_I_MSK                                    0xfffffffb
#define TX_ID_LEN_THOLD_INT_SFT                                      2
#define TX_ID_LEN_THOLD_INT_HI                                       2
#define TX_ID_LEN_THOLD_INT_SZ                                       1

#define RX_ID_LEN_THOLD_INT_MSK                                      0x00000008
#define RX_ID_LEN_THOLD_INT_I_MSK                                    0xfffffff7
#define RX_ID_LEN_THOLD_INT_SFT                                      3
#define RX_ID_LEN_THOLD_INT_HI                                       3
#define RX_ID_LEN_THOLD_INT_SZ                                       1

#define ID_TX_LEN_THOLD_MSK                                          0x00001ff0
#define ID_TX_LEN_THOLD_I_MSK                                        0xffffe00f
#define ID_TX_LEN_THOLD_SFT                                          4
#define ID_TX_LEN_THOLD_HI                                           12
#define ID_TX_LEN_THOLD_SZ                                           9

#define ID_RX_LEN_THOLD_MSK                                          0x003fe000
#define ID_RX_LEN_THOLD_I_MSK                                        0xffc01fff
#define ID_RX_LEN_THOLD_SFT                                          13
#define ID_RX_LEN_THOLD_HI                                           21
#define ID_RX_LEN_THOLD_SZ                                           9

#define ID_LEN_THOLD_MSK                                             0x7fc00000
#define ID_LEN_THOLD_I_MSK                                           0x803fffff
#define ID_LEN_THOLD_SFT                                             22
#define ID_LEN_THOLD_HI                                              30
#define ID_LEN_THOLD_SZ                                              9

#define ALL_ID_ALC_LEN_MSK                                           0x000001ff
#define ALL_ID_ALC_LEN_I_MSK                                         0xfffffe00
#define ALL_ID_ALC_LEN_SFT                                           0
#define ALL_ID_ALC_LEN_HI                                            8
#define ALL_ID_ALC_LEN_SZ                                            9

#define TX_ID_ALC_LEN_MSK                                            0x0003fe00
#define TX_ID_ALC_LEN_I_MSK                                          0xfffc01ff
#define TX_ID_ALC_LEN_SFT                                            9
#define TX_ID_ALC_LEN_HI                                             17
#define TX_ID_ALC_LEN_SZ                                             9

#define RX_ID_ALC_LEN_MSK                                            0x07fc0000
#define RX_ID_ALC_LEN_I_MSK                                          0xf803ffff
#define RX_ID_ALC_LEN_SFT                                            18
#define RX_ID_ALC_LEN_HI                                             26
#define RX_ID_ALC_LEN_SZ                                             9

#define CH_ARB_EN_MSK                                                0x00000001
#define CH_ARB_EN_I_MSK                                              0xfffffffe
#define CH_ARB_EN_SFT                                                0
#define CH_ARB_EN_HI                                                 0
#define CH_ARB_EN_SZ                                                 1

#define CH_PRI1_MSK                                                  0x00000030
#define CH_PRI1_I_MSK                                                0xffffffcf
#define CH_PRI1_SFT                                                  4
#define CH_PRI1_HI                                                   5
#define CH_PRI1_SZ                                                   2

#define CH_PRI2_MSK                                                  0x00000300
#define CH_PRI2_I_MSK                                                0xfffffcff
#define CH_PRI2_SFT                                                  8
#define CH_PRI2_HI                                                   9
#define CH_PRI2_SZ                                                   2

#define CH_PRI3_MSK                                                  0x00003000
#define CH_PRI3_I_MSK                                                0xffffcfff
#define CH_PRI3_SFT                                                  12
#define CH_PRI3_HI                                                   13
#define CH_PRI3_SZ                                                   2

#define CH_PRI4_MSK                                                  0x00030000
#define CH_PRI4_I_MSK                                                0xfffcffff
#define CH_PRI4_SFT                                                  16
#define CH_PRI4_HI                                                   17
#define CH_PRI4_SZ                                                   2

#define TX_ID_REMAIN_MSK                                             0x0000007f
#define TX_ID_REMAIN_I_MSK                                           0xffffff80
#define TX_ID_REMAIN_SFT                                             0
#define TX_ID_REMAIN_HI                                              6
#define TX_ID_REMAIN_SZ                                              7

#define TX_PAGE_REMAIN_MSK                                           0x0001ff00
#define TX_PAGE_REMAIN_I_MSK                                         0xfffe00ff
#define TX_PAGE_REMAIN_SFT                                           8
#define TX_PAGE_REMAIN_HI                                            16
#define TX_PAGE_REMAIN_SZ                                            9

#define ID_PAGE_MAX_SIZE_MSK                                         0x000001ff
#define ID_PAGE_MAX_SIZE_I_MSK                                       0xfffffe00
#define ID_PAGE_MAX_SIZE_SFT                                         0
#define ID_PAGE_MAX_SIZE_HI                                          8
#define ID_PAGE_MAX_SIZE_SZ                                          9

#define TX_PAGE_LIMIT_MSK                                            0x000001ff
#define TX_PAGE_LIMIT_I_MSK                                          0xfffffe00
#define TX_PAGE_LIMIT_SFT                                            0
#define TX_PAGE_LIMIT_HI                                             8
#define TX_PAGE_LIMIT_SZ                                             9

#define TX_COUNT_LIMIT_MSK                                           0x00ff0000
#define TX_COUNT_LIMIT_I_MSK                                         0xff00ffff
#define TX_COUNT_LIMIT_SFT                                           16
#define TX_COUNT_LIMIT_HI                                            23
#define TX_COUNT_LIMIT_SZ                                            8

#define TX_LIMIT_INT_MSK                                             0x40000000
#define TX_LIMIT_INT_I_MSK                                           0xbfffffff
#define TX_LIMIT_INT_SFT                                             30
#define TX_LIMIT_INT_HI                                              30
#define TX_LIMIT_INT_SZ                                              1

#define TX_LIMIT_INT_EN_MSK                                          0x80000000
#define TX_LIMIT_INT_EN_I_MSK                                        0x7fffffff
#define TX_LIMIT_INT_EN_SFT                                          31
#define TX_LIMIT_INT_EN_HI                                           31
#define TX_LIMIT_INT_EN_SZ                                           1

#define TX_PAGE_USE_7_0_MSK                                          0x000000ff
#define TX_PAGE_USE_7_0_I_MSK                                        0xffffff00
#define TX_PAGE_USE_7_0_SFT                                          0
#define TX_PAGE_USE_7_0_HI                                           7
#define TX_PAGE_USE_7_0_SZ                                           8

#define TX_ID_USE_5_0_MSK                                            0x00003f00
#define TX_ID_USE_5_0_I_MSK                                          0xffffc0ff
#define TX_ID_USE_5_0_SFT                                            8
#define TX_ID_USE_5_0_HI                                             13
#define TX_ID_USE_5_0_SZ                                             6

#define EDCA0_FFO_CNT_MSK                                            0x0003c000
#define EDCA0_FFO_CNT_I_MSK                                          0xfffc3fff
#define EDCA0_FFO_CNT_SFT                                            14
#define EDCA0_FFO_CNT_HI                                             17
#define EDCA0_FFO_CNT_SZ                                             4

#define EDCA1_FFO_CNT_3_0_MSK                                        0x003c0000
#define EDCA1_FFO_CNT_3_0_I_MSK                                      0xffc3ffff
#define EDCA1_FFO_CNT_3_0_SFT                                        18
#define EDCA1_FFO_CNT_3_0_HI                                         21
#define EDCA1_FFO_CNT_3_0_SZ                                         4

#define EDCA2_FFO_CNT_MSK                                            0x07c00000
#define EDCA2_FFO_CNT_I_MSK                                          0xf83fffff
#define EDCA2_FFO_CNT_SFT                                            22
#define EDCA2_FFO_CNT_HI                                             26
#define EDCA2_FFO_CNT_SZ                                             5

#define EDCA3_FFO_CNT_MSK                                            0xf8000000
#define EDCA3_FFO_CNT_I_MSK                                          0x07ffffff
#define EDCA3_FFO_CNT_SFT                                            27
#define EDCA3_FFO_CNT_HI                                             31
#define EDCA3_FFO_CNT_SZ                                             5

#define ID_TB2_MSK                                                   0xffffffff
#define ID_TB2_I_MSK                                                 0x00000000
#define ID_TB2_SFT                                                   0
#define ID_TB2_HI                                                    31
#define ID_TB2_SZ                                                    32

#define ID_TB3_MSK                                                   0xffffffff
#define ID_TB3_I_MSK                                                 0x00000000
#define ID_TB3_SFT                                                   0
#define ID_TB3_HI                                                    31
#define ID_TB3_SZ                                                    32

#define TX_ID_TB2_MSK                                                0xffffffff
#define TX_ID_TB2_I_MSK                                              0x00000000
#define TX_ID_TB2_SFT                                                0
#define TX_ID_TB2_HI                                                 31
#define TX_ID_TB2_SZ                                                 32

#define TX_ID_TB3_MSK                                                0xffffffff
#define TX_ID_TB3_I_MSK                                              0x00000000
#define TX_ID_TB3_SFT                                                0
#define TX_ID_TB3_HI                                                 31
#define TX_ID_TB3_SZ                                                 32

#define RX_ID_TB2_MSK                                                0xffffffff
#define RX_ID_TB2_I_MSK                                              0x00000000
#define RX_ID_TB2_SFT                                                0
#define RX_ID_TB2_HI                                                 31
#define RX_ID_TB2_SZ                                                 32

#define RX_ID_TB3_MSK                                                0xffffffff
#define RX_ID_TB3_I_MSK                                              0x00000000
#define RX_ID_TB3_SFT                                                0
#define RX_ID_TB3_HI                                                 31
#define RX_ID_TB3_SZ                                                 32

#define TX_PAGE_USE2_MSK                                             0x000001ff
#define TX_PAGE_USE2_I_MSK                                           0xfffffe00
#define TX_PAGE_USE2_SFT                                             0
#define TX_PAGE_USE2_HI                                              8
#define TX_PAGE_USE2_SZ                                              9

#define TX_ID_USE2_MSK                                               0x0001fe00
#define TX_ID_USE2_I_MSK                                             0xfffe01ff
#define TX_ID_USE2_SFT                                               9
#define TX_ID_USE2_HI                                                16
#define TX_ID_USE2_SZ                                                8

#define EDCA4_FFO_CNT_MSK                                            0x001e0000
#define EDCA4_FFO_CNT_I_MSK                                          0xffe1ffff
#define EDCA4_FFO_CNT_SFT                                            17
#define EDCA4_FFO_CNT_HI                                             20
#define EDCA4_FFO_CNT_SZ                                             4

#define EDCA5_FFO_CNT_MSK                                            0x03e00000
#define EDCA5_FFO_CNT_I_MSK                                          0xfc1fffff
#define EDCA5_FFO_CNT_SFT                                            21
#define EDCA5_FFO_CNT_HI                                             25
#define EDCA5_FFO_CNT_SZ                                             5

#define TX_PAGE_USE3_MSK                                             0x000001ff
#define TX_PAGE_USE3_I_MSK                                           0xfffffe00
#define TX_PAGE_USE3_SFT                                             0
#define TX_PAGE_USE3_HI                                              8
#define TX_PAGE_USE3_SZ                                              9

#define TX_ID_USE3_MSK                                               0x0001fe00
#define TX_ID_USE3_I_MSK                                             0xfffe01ff
#define TX_ID_USE3_SFT                                               9
#define TX_ID_USE3_HI                                                16
#define TX_ID_USE3_SZ                                                8

#define EDCA1_FFO_CNT2_MSK                                           0x003e0000
#define EDCA1_FFO_CNT2_I_MSK                                         0xffc1ffff
#define EDCA1_FFO_CNT2_SFT                                           17
#define EDCA1_FFO_CNT2_HI                                            21
#define EDCA1_FFO_CNT2_SZ                                            5

#define EDCA4_FFO_CNT2_MSK                                           0x07800000
#define EDCA4_FFO_CNT2_I_MSK                                         0xf87fffff
#define EDCA4_FFO_CNT2_SFT                                           23
#define EDCA4_FFO_CNT2_HI                                            26
#define EDCA4_FFO_CNT2_SZ                                            4

#define EDCA5_FFO_CNT2_MSK                                           0xf8000000
#define EDCA5_FFO_CNT2_I_MSK                                         0x07ffffff
#define EDCA5_FFO_CNT2_SFT                                           27
#define EDCA5_FFO_CNT2_HI                                            31
#define EDCA5_FFO_CNT2_SZ                                            5

#define TX_PAGE_USE4_MSK                                             0x000001ff
#define TX_PAGE_USE4_I_MSK                                           0xfffffe00
#define TX_PAGE_USE4_SFT                                             0
#define TX_PAGE_USE4_HI                                              8
#define TX_PAGE_USE4_SZ                                              9

#define TX_ID_USE4_MSK                                               0x0001fe00
#define TX_ID_USE4_I_MSK                                             0xfffe01ff
#define TX_ID_USE4_SFT                                               9
#define TX_ID_USE4_HI                                                16
#define TX_ID_USE4_SZ                                                8

#define EDCA2_FFO_CNT2_MSK                                           0x003e0000
#define EDCA2_FFO_CNT2_I_MSK                                         0xffc1ffff
#define EDCA2_FFO_CNT2_SFT                                           17
#define EDCA2_FFO_CNT2_HI                                            21
#define EDCA2_FFO_CNT2_SZ                                            5

#define EDCA3_FFO_CNT2_MSK                                           0x07c00000
#define EDCA3_FFO_CNT2_I_MSK                                         0xf83fffff
#define EDCA3_FFO_CNT2_SFT                                           22
#define EDCA3_FFO_CNT2_HI                                            26
#define EDCA3_FFO_CNT2_SZ                                            5

#define TX_ID_IFO_LEN_MSK                                            0x000001ff
#define TX_ID_IFO_LEN_I_MSK                                          0xfffffe00
#define TX_ID_IFO_LEN_SFT                                            0
#define TX_ID_IFO_LEN_HI                                             8
#define TX_ID_IFO_LEN_SZ                                             9

#define RX_ID_IFO_LEN_MSK                                            0x01ff0000
#define RX_ID_IFO_LEN_I_MSK                                          0xfe00ffff
#define RX_ID_IFO_LEN_SFT                                            16
#define RX_ID_IFO_LEN_HI                                             24
#define RX_ID_IFO_LEN_SZ                                             9

#define MAX_ALL_ALC_ID_CNT_MSK                                       0x000000ff
#define MAX_ALL_ALC_ID_CNT_I_MSK                                     0xffffff00
#define MAX_ALL_ALC_ID_CNT_SFT                                       0
#define MAX_ALL_ALC_ID_CNT_HI                                        7
#define MAX_ALL_ALC_ID_CNT_SZ                                        8

#define MAX_TX_ALC_ID_CNT_MSK                                        0x0000ff00
#define MAX_TX_ALC_ID_CNT_I_MSK                                      0xffff00ff
#define MAX_TX_ALC_ID_CNT_SFT                                        8
#define MAX_TX_ALC_ID_CNT_HI                                         15
#define MAX_TX_ALC_ID_CNT_SZ                                         8

#define MAX_RX_ALC_ID_CNT_MSK                                        0x00ff0000
#define MAX_RX_ALC_ID_CNT_I_MSK                                      0xff00ffff
#define MAX_RX_ALC_ID_CNT_SFT                                        16
#define MAX_RX_ALC_ID_CNT_HI                                         23
#define MAX_RX_ALC_ID_CNT_SZ                                         8

#define MAX_ALL_ID_ALC_LEN_MSK                                       0x000001ff
#define MAX_ALL_ID_ALC_LEN_I_MSK                                     0xfffffe00
#define MAX_ALL_ID_ALC_LEN_SFT                                       0
#define MAX_ALL_ID_ALC_LEN_HI                                        8
#define MAX_ALL_ID_ALC_LEN_SZ                                        9

#define MAX_TX_ID_ALC_LEN_MSK                                        0x0003fe00
#define MAX_TX_ID_ALC_LEN_I_MSK                                      0xfffc01ff
#define MAX_TX_ID_ALC_LEN_SFT                                        9
#define MAX_TX_ID_ALC_LEN_HI                                         17
#define MAX_TX_ID_ALC_LEN_SZ                                         9

#define MAX_RX_ID_ALC_LEN_MSK                                        0x07fc0000
#define MAX_RX_ID_ALC_LEN_I_MSK                                      0xf803ffff
#define MAX_RX_ID_ALC_LEN_SFT                                        18
#define MAX_RX_ID_ALC_LEN_HI                                         26
#define MAX_RX_ID_ALC_LEN_SZ                                         9

#define TX_PAGE_USE_A_7_0_MSK                                        0x000000ff
#define TX_PAGE_USE_A_7_0_I_MSK                                      0xffffff00
#define TX_PAGE_USE_A_7_0_SFT                                        0
#define TX_PAGE_USE_A_7_0_HI                                         7
#define TX_PAGE_USE_A_7_0_SZ                                         8

#define TX_ID_USE_A_5_0_MSK                                          0x00003f00
#define TX_ID_USE_A_5_0_I_MSK                                        0xffffc0ff
#define TX_ID_USE_A_5_0_SFT                                          8
#define TX_ID_USE_A_5_0_HI                                           13
#define TX_ID_USE_A_5_0_SZ                                           6

#define EDCA0_FFO_CNT_A_MSK                                          0x0003c000
#define EDCA0_FFO_CNT_A_I_MSK                                        0xfffc3fff
#define EDCA0_FFO_CNT_A_SFT                                          14
#define EDCA0_FFO_CNT_A_HI                                           17
#define EDCA0_FFO_CNT_A_SZ                                           4

#define EDCA1_FFO_CNT_A_MSK                                          0x003c0000
#define EDCA1_FFO_CNT_A_I_MSK                                        0xffc3ffff
#define EDCA1_FFO_CNT_A_SFT                                          18
#define EDCA1_FFO_CNT_A_HI                                           21
#define EDCA1_FFO_CNT_A_SZ                                           4

#define EDCA2_FFO_CNT_A_MSK                                          0x07c00000
#define EDCA2_FFO_CNT_A_I_MSK                                        0xf83fffff
#define EDCA2_FFO_CNT_A_SFT                                          22
#define EDCA2_FFO_CNT_A_HI                                           26
#define EDCA2_FFO_CNT_A_SZ                                           5

#define EDCA3_FFO_CNT_A_MSK                                          0xf8000000
#define EDCA3_FFO_CNT_A_I_MSK                                        0x07ffffff
#define EDCA3_FFO_CNT_A_SFT                                          27
#define EDCA3_FFO_CNT_A_HI                                           31
#define EDCA3_FFO_CNT_A_SZ                                           5

#define TX_PAGE_USE2A_MSK                                            0x000001ff
#define TX_PAGE_USE2A_I_MSK                                          0xfffffe00
#define TX_PAGE_USE2A_SFT                                            0
#define TX_PAGE_USE2A_HI                                             8
#define TX_PAGE_USE2A_SZ                                             9

#define TX_ID_USE2A_MSK                                              0x0001fe00
#define TX_ID_USE2A_I_MSK                                            0xfffe01ff
#define TX_ID_USE2A_SFT                                              9
#define TX_ID_USE2A_HI                                               16
#define TX_ID_USE2A_SZ                                               8

#define EDCA4_FFO_CNT_A_MSK                                          0x001e0000
#define EDCA4_FFO_CNT_A_I_MSK                                        0xffe1ffff
#define EDCA4_FFO_CNT_A_SFT                                          17
#define EDCA4_FFO_CNT_A_HI                                           20
#define EDCA4_FFO_CNT_A_SZ                                           4

#define EDCA5_FFO_CNT_A_MSK                                          0x03e00000
#define EDCA5_FFO_CNT_A_I_MSK                                        0xfc1fffff
#define EDCA5_FFO_CNT_A_SFT                                          21
#define EDCA5_FFO_CNT_A_HI                                           25
#define EDCA5_FFO_CNT_A_SZ                                           5

#define FF0_CNT_IDMNG_MSK                                            0x0000001f
#define FF0_CNT_IDMNG_I_MSK                                          0xffffffe0
#define FF0_CNT_IDMNG_SFT                                            0
#define FF0_CNT_IDMNG_HI                                             4
#define FF0_CNT_IDMNG_SZ                                             5

#define FF1_CNT_IDMNG_MSK                                            0x000001e0
#define FF1_CNT_IDMNG_I_MSK                                          0xfffffe1f
#define FF1_CNT_IDMNG_SFT                                            5
#define FF1_CNT_IDMNG_HI                                             8
#define FF1_CNT_IDMNG_SZ                                             4

#define FF3_CNT_IDMNG_MSK                                            0x00003800
#define FF3_CNT_IDMNG_I_MSK                                          0xffffc7ff
#define FF3_CNT_IDMNG_SFT                                            11
#define FF3_CNT_IDMNG_HI                                             13
#define FF3_CNT_IDMNG_SZ                                             3

#define FF5_CNT_IDMNG_MSK                                            0x000e0000
#define FF5_CNT_IDMNG_I_MSK                                          0xfff1ffff
#define FF5_CNT_IDMNG_SFT                                            17
#define FF5_CNT_IDMNG_HI                                             19
#define FF5_CNT_IDMNG_SZ                                             3

#define FF6_CNT_IDMNG_MSK                                            0x00700000
#define FF6_CNT_IDMNG_I_MSK                                          0xff8fffff
#define FF6_CNT_IDMNG_SFT                                            20
#define FF6_CNT_IDMNG_HI                                             22
#define FF6_CNT_IDMNG_SZ                                             3

#define FF7_CNT_IDMNG_MSK                                            0x03800000
#define FF7_CNT_IDMNG_I_MSK                                          0xfc7fffff
#define FF7_CNT_IDMNG_SFT                                            23
#define FF7_CNT_IDMNG_HI                                             25
#define FF7_CNT_IDMNG_SZ                                             3

#define FF8_CNT_IDMNG_MSK                                            0x1c000000
#define FF8_CNT_IDMNG_I_MSK                                          0xe3ffffff
#define FF8_CNT_IDMNG_SFT                                            26
#define FF8_CNT_IDMNG_HI                                             28
#define FF8_CNT_IDMNG_SZ                                             3

#define FF9_CNT_IDMNG_MSK                                            0xe0000000
#define FF9_CNT_IDMNG_I_MSK                                          0x1fffffff
#define FF9_CNT_IDMNG_SFT                                            29
#define FF9_CNT_IDMNG_HI                                             31
#define FF9_CNT_IDMNG_SZ                                             3

#define FFO0_CNT_IDMNG_MSK                                           0x0000001f
#define FFO0_CNT_IDMNG_I_MSK                                         0xffffffe0
#define FFO0_CNT_IDMNG_SFT                                           0
#define FFO0_CNT_IDMNG_HI                                            4
#define FFO0_CNT_IDMNG_SZ                                            5

#define FFO1_CNT_IDMNG_MSK                                           0x000003e0
#define FFO1_CNT_IDMNG_I_MSK                                         0xfffffc1f
#define FFO1_CNT_IDMNG_SFT                                           5
#define FFO1_CNT_IDMNG_HI                                            9
#define FFO1_CNT_IDMNG_SZ                                            5

#define FFO3_CNT_IDMNG_MSK                                           0x00007c00
#define FFO3_CNT_IDMNG_I_MSK                                         0xffff83ff
#define FFO3_CNT_IDMNG_SFT                                           10
#define FFO3_CNT_IDMNG_HI                                            14
#define FFO3_CNT_IDMNG_SZ                                            5

#define FFO5_CNT_IDMNG_MSK                                           0x00038000
#define FFO5_CNT_IDMNG_I_MSK                                         0xfffc7fff
#define FFO5_CNT_IDMNG_SFT                                           15
#define FFO5_CNT_IDMNG_HI                                            17
#define FFO5_CNT_IDMNG_SZ                                            3

#define ALC_ABT_ID_MSK                                               0x0000007f
#define ALC_ABT_ID_I_MSK                                             0xffffff80
#define ALC_ABT_ID_SFT                                               0
#define ALC_ABT_ID_HI                                                6
#define ALC_ABT_ID_SZ                                                7

#define ALC_ABT_STS_MSK                                              0x00000100
#define ALC_ABT_STS_I_MSK                                            0xfffffeff
#define ALC_ABT_STS_SFT                                              8
#define ALC_ABT_STS_HI                                               8
#define ALC_ABT_STS_SZ                                               1

#define ALC_ABT_CLR_MSK                                              0x00000200
#define ALC_ABT_CLR_I_MSK                                            0xfffffdff
#define ALC_ABT_CLR_SFT                                              9
#define ALC_ABT_CLR_HI                                               9
#define ALC_ABT_CLR_SZ                                               1

#define ALC_ERR_STS_MSK                                              0x00000001
#define ALC_ERR_STS_I_MSK                                            0xfffffffe
#define ALC_ERR_STS_SFT                                              0
#define ALC_ERR_STS_HI                                               0
#define ALC_ERR_STS_SZ                                               1

#define RLS_ERR_STS_MSK                                              0x00000002
#define RLS_ERR_STS_I_MSK                                            0xfffffffd
#define RLS_ERR_STS_SFT                                              1
#define RLS_ERR_STS_HI                                               1
#define RLS_ERR_STS_SZ                                               1

#define ALC_ERR_CLR_MSK                                              0x00000004
#define ALC_ERR_CLR_I_MSK                                            0xfffffffb
#define ALC_ERR_CLR_SFT                                              2
#define ALC_ERR_CLR_HI                                               2
#define ALC_ERR_CLR_SZ                                               1

#define RLS_ERR_CLR_MSK                                              0x00000008
#define RLS_ERR_CLR_I_MSK                                            0xfffffff7
#define RLS_ERR_CLR_SFT                                              3
#define RLS_ERR_CLR_HI                                               3
#define RLS_ERR_CLR_SZ                                               1

#define AL_STATE_MSK                                                 0x00000700
#define AL_STATE_I_MSK                                               0xfffff8ff
#define AL_STATE_SFT                                                 8
#define AL_STATE_HI                                                  10
#define AL_STATE_SZ                                                  3

#define RL_STATE_MSK                                                 0x00007000
#define RL_STATE_I_MSK                                               0xffff8fff
#define RL_STATE_SFT                                                 12
#define RL_STATE_HI                                                  14
#define RL_STATE_SZ                                                  3

#define ALC_ERR_ID_MSK                                               0x007f0000
#define ALC_ERR_ID_I_MSK                                             0xff80ffff
#define ALC_ERR_ID_SFT                                               16
#define ALC_ERR_ID_HI                                                22
#define ALC_ERR_ID_SZ                                                7

#define RLS_ERR_ID_MSK                                               0x7f000000
#define RLS_ERR_ID_I_MSK                                             0x80ffffff
#define RLS_ERR_ID_SFT                                               24
#define RLS_ERR_ID_HI                                                30
#define RLS_ERR_ID_SZ                                                7

#define DMN_NOHIT_STS_MSK                                            0x00000001
#define DMN_NOHIT_STS_I_MSK                                          0xfffffffe
#define DMN_NOHIT_STS_SFT                                            0
#define DMN_NOHIT_STS_HI                                             0
#define DMN_NOHIT_STS_SZ                                             1

#define DMN_NOHIT_CLR_MSK                                            0x00000002
#define DMN_NOHIT_CLR_I_MSK                                          0xfffffffd
#define DMN_NOHIT_CLR_SFT                                            1
#define DMN_NOHIT_CLR_HI                                             1
#define DMN_NOHIT_CLR_SZ                                             1

#define DMN_WR_MSK                                                   0x00000004
#define DMN_WR_I_MSK                                                 0xfffffffb
#define DMN_WR_SFT                                                   2
#define DMN_WR_HI                                                    2
#define DMN_WR_SZ                                                    1

#define DMN_PORT_MSK                                                 0x000000f0
#define DMN_PORT_I_MSK                                               0xffffff0f
#define DMN_PORT_SFT                                                 4
#define DMN_PORT_HI                                                  7
#define DMN_PORT_SZ                                                  4

#define DMN_NHIT_ID_MSK                                              0x00007f00
#define DMN_NHIT_ID_I_MSK                                            0xffff80ff
#define DMN_NHIT_ID_SFT                                              8
#define DMN_NHIT_ID_HI                                               14
#define DMN_NHIT_ID_SZ                                               7

#define DMN_NHIT_ADDR_MSK                                            0x00ff0000
#define DMN_NHIT_ADDR_I_MSK                                          0xff00ffff
#define DMN_NHIT_ADDR_SFT                                            16
#define DMN_NHIT_ADDR_HI                                             23
#define DMN_NHIT_ADDR_SZ                                             8

#define AVA_TAG_MSK                                                  0x000001ff
#define AVA_TAG_I_MSK                                                0xfffffe00
#define AVA_TAG_SFT                                                  0
#define AVA_TAG_HI                                                   8
#define AVA_TAG_SZ                                                   9

#define PKTBUF_FULL_MSK                                              0x00010000
#define PKTBUF_FULL_I_MSK                                            0xfffeffff
#define PKTBUF_FULL_SFT                                              16
#define PKTBUF_FULL_HI                                               16
#define PKTBUF_FULL_SZ                                               1

#define PKT_REQ_STATUS_MSK                                           0x0000ffff
#define PKT_REQ_STATUS_I_MSK                                         0xffff0000
#define PKT_REQ_STATUS_SFT                                           0
#define PKT_REQ_STATUS_HI                                            15
#define PKT_REQ_STATUS_SZ                                            16

#define PG_TAG_31_0_MSK                                              0xffffffff
#define PG_TAG_31_0_I_MSK                                            0x00000000
#define PG_TAG_31_0_SFT                                              0
#define PG_TAG_31_0_HI                                               31
#define PG_TAG_31_0_SZ                                               32

#define PG_TAG_63_32_MSK                                             0xffffffff
#define PG_TAG_63_32_I_MSK                                           0x00000000
#define PG_TAG_63_32_SFT                                             0
#define PG_TAG_63_32_HI                                              31
#define PG_TAG_63_32_SZ                                              32

#define PG_TAG_95_64_MSK                                             0xffffffff
#define PG_TAG_95_64_I_MSK                                           0x00000000
#define PG_TAG_95_64_SFT                                             0
#define PG_TAG_95_64_HI                                              31
#define PG_TAG_95_64_SZ                                              32

#define PG_TAG_127_96_MSK                                            0xffffffff
#define PG_TAG_127_96_I_MSK                                          0x00000000
#define PG_TAG_127_96_SFT                                            0
#define PG_TAG_127_96_HI                                             31
#define PG_TAG_127_96_SZ                                             32

#define PG_TAG_159_128_MSK                                           0xffffffff
#define PG_TAG_159_128_I_MSK                                         0x00000000
#define PG_TAG_159_128_SFT                                           0
#define PG_TAG_159_128_HI                                            31
#define PG_TAG_159_128_SZ                                            32

#define PG_TAG_191_160_MSK                                           0xffffffff
#define PG_TAG_191_160_I_MSK                                         0x00000000
#define PG_TAG_191_160_SFT                                           0
#define PG_TAG_191_160_HI                                            31
#define PG_TAG_191_160_SZ                                            32

#define PG_TAG_223_192_MSK                                           0xffffffff
#define PG_TAG_223_192_I_MSK                                         0x00000000
#define PG_TAG_223_192_SFT                                           0
#define PG_TAG_223_192_HI                                            31
#define PG_TAG_223_192_SZ                                            32

#define PG_TAG_255_224_MSK                                           0xffffffff
#define PG_TAG_255_224_I_MSK                                         0x00000000
#define PG_TAG_255_224_SFT                                           0
#define PG_TAG_255_224_HI                                            31
#define PG_TAG_255_224_SZ                                            32

#define FPGA_TO_GEMINIA_DAC_SIGN_SWAP_MSK                            0x00000002
#define FPGA_TO_GEMINIA_DAC_SIGN_SWAP_I_MSK                          0xfffffffd
#define FPGA_TO_GEMINIA_DAC_SIGN_SWAP_SFT                            1
#define FPGA_TO_GEMINIA_DAC_SIGN_SWAP_HI                             1
#define FPGA_TO_GEMINIA_DAC_SIGN_SWAP_SZ                             1

#define FPGA_TO_GEMINIA_DAC_EDGE_SEL_MSK                             0x00000004
#define FPGA_TO_GEMINIA_DAC_EDGE_SEL_I_MSK                           0xfffffffb
#define FPGA_TO_GEMINIA_DAC_EDGE_SEL_SFT                             2
#define FPGA_TO_GEMINIA_DAC_EDGE_SEL_HI                              2
#define FPGA_TO_GEMINIA_DAC_EDGE_SEL_SZ                              1

#define FPGA_TO_GEMINIA_ADC_EDGE_SEL_MSK                             0x00000008
#define FPGA_TO_GEMINIA_ADC_EDGE_SEL_I_MSK                           0xfffffff7
#define FPGA_TO_GEMINIA_ADC_EDGE_SEL_SFT                             3
#define FPGA_TO_GEMINIA_ADC_EDGE_SEL_HI                              3
#define FPGA_TO_GEMINIA_ADC_EDGE_SEL_SZ                              1

#define I2S0_ENABLE_MSK                                              0x00000001
#define I2S0_ENABLE_I_MSK                                            0xfffffffe
#define I2S0_ENABLE_SFT                                              0
#define I2S0_ENABLE_HI                                               0
#define I2S0_ENABLE_SZ                                               1

#define I2S0_RX_ENABLE_MSK                                           0x00000001
#define I2S0_RX_ENABLE_I_MSK                                         0xfffffffe
#define I2S0_RX_ENABLE_SFT                                           0
#define I2S0_RX_ENABLE_HI                                            0
#define I2S0_RX_ENABLE_SZ                                            1

#define I2S0_TX_ENABLE_MSK                                           0x00000001
#define I2S0_TX_ENABLE_I_MSK                                         0xfffffffe
#define I2S0_TX_ENABLE_SFT                                           0
#define I2S0_TX_ENABLE_HI                                            0
#define I2S0_TX_ENABLE_SZ                                            1

#define I2S0_SCLK_SOURCE_ENABLE_MSK                                  0x00000001
#define I2S0_SCLK_SOURCE_ENABLE_I_MSK                                0xfffffffe
#define I2S0_SCLK_SOURCE_ENABLE_SFT                                  0
#define I2S0_SCLK_SOURCE_ENABLE_HI                                   0
#define I2S0_SCLK_SOURCE_ENABLE_SZ                                   1

#define I2S0_SCLK_GATE_MSK                                           0x00000007
#define I2S0_SCLK_GATE_I_MSK                                         0xfffffff8
#define I2S0_SCLK_GATE_SFT                                           0
#define I2S0_SCLK_GATE_HI                                            2
#define I2S0_SCLK_GATE_SZ                                            3

#define I2S0_WS_LENGTH_MSK                                           0x00000018
#define I2S0_WS_LENGTH_I_MSK                                         0xffffffe7
#define I2S0_WS_LENGTH_SFT                                           3
#define I2S0_WS_LENGTH_HI                                            4
#define I2S0_WS_LENGTH_SZ                                            2

#define I2S0_RST_RXFIFO_MSK                                          0x00000001
#define I2S0_RST_RXFIFO_I_MSK                                        0xfffffffe
#define I2S0_RST_RXFIFO_SFT                                          0
#define I2S0_RST_RXFIFO_HI                                           0
#define I2S0_RST_RXFIFO_SZ                                           1

#define I2S0_RST_TXFIFO_MSK                                          0x00000001
#define I2S0_RST_TXFIFO_I_MSK                                        0xfffffffe
#define I2S0_RST_TXFIFO_SFT                                          0
#define I2S0_RST_TXFIFO_HI                                           0
#define I2S0_RST_TXFIFO_SZ                                           1

#define I2S0_L_TRX_DATA_MSK                                          0xffffffff
#define I2S0_L_TRX_DATA_I_MSK                                        0x00000000
#define I2S0_L_TRX_DATA_SFT                                          0
#define I2S0_L_TRX_DATA_HI                                           31
#define I2S0_L_TRX_DATA_SZ                                           32

#define I2S0_R_TRX_DATA_MSK                                          0xffffffff
#define I2S0_R_TRX_DATA_I_MSK                                        0x00000000
#define I2S0_R_TRX_DATA_SFT                                          0
#define I2S0_R_TRX_DATA_HI                                           31
#define I2S0_R_TRX_DATA_SZ                                           32

#define I2S0_RX_CH_ENABLE_MSK                                        0x00000001
#define I2S0_RX_CH_ENABLE_I_MSK                                      0xfffffffe
#define I2S0_RX_CH_ENABLE_SFT                                        0
#define I2S0_RX_CH_ENABLE_HI                                         0
#define I2S0_RX_CH_ENABLE_SZ                                         1

#define I2S0_TX_CH_ENABLE_MSK                                        0x00000001
#define I2S0_TX_CH_ENABLE_I_MSK                                      0xfffffffe
#define I2S0_TX_CH_ENABLE_SFT                                        0
#define I2S0_TX_CH_ENABLE_HI                                         0
#define I2S0_TX_CH_ENABLE_SZ                                         1

#define I2S0_RX_WD_RES_MSK                                           0x00000007
#define I2S0_RX_WD_RES_I_MSK                                         0xfffffff8
#define I2S0_RX_WD_RES_SFT                                           0
#define I2S0_RX_WD_RES_HI                                            2
#define I2S0_RX_WD_RES_SZ                                            3

#define I2S0_TX_WD_RES_MSK                                           0x00000007
#define I2S0_TX_WD_RES_I_MSK                                         0xfffffff8
#define I2S0_TX_WD_RES_SFT                                           0
#define I2S0_TX_WD_RES_HI                                            2
#define I2S0_TX_WD_RES_SZ                                            3

#define I2S0_INTR_RXDA_MSK                                           0x00000001
#define I2S0_INTR_RXDA_I_MSK                                         0xfffffffe
#define I2S0_INTR_RXDA_SFT                                           0
#define I2S0_INTR_RXDA_HI                                            0
#define I2S0_INTR_RXDA_SZ                                            1

#define I2S0_INTR_RXFO_MSK                                           0x00000002
#define I2S0_INTR_RXFO_I_MSK                                         0xfffffffd
#define I2S0_INTR_RXFO_SFT                                           1
#define I2S0_INTR_RXFO_HI                                            1
#define I2S0_INTR_RXFO_SZ                                            1

#define I2S0_INTR_TXFE_MSK                                           0x00000010
#define I2S0_INTR_TXFE_I_MSK                                         0xffffffef
#define I2S0_INTR_TXFE_SFT                                           4
#define I2S0_INTR_TXFE_HI                                            4
#define I2S0_INTR_TXFE_SZ                                            1

#define I2S0_INTR_TXFO_MSK                                           0x00000020
#define I2S0_INTR_TXFO_I_MSK                                         0xffffffdf
#define I2S0_INTR_TXFO_SFT                                           5
#define I2S0_INTR_TXFO_HI                                            5
#define I2S0_INTR_TXFO_SZ                                            1

#define I2S0_INTR_RXFA_MASK_MSK                                      0x00000001
#define I2S0_INTR_RXFA_MASK_I_MSK                                    0xfffffffe
#define I2S0_INTR_RXFA_MASK_SFT                                      0
#define I2S0_INTR_RXFA_MASK_HI                                       0
#define I2S0_INTR_RXFA_MASK_SZ                                       1

#define I2S0_INTR_RXFO_MASK_MSK                                      0x00000002
#define I2S0_INTR_RXFO_MASK_I_MSK                                    0xfffffffd
#define I2S0_INTR_RXFO_MASK_SFT                                      1
#define I2S0_INTR_RXFO_MASK_HI                                       1
#define I2S0_INTR_RXFO_MASK_SZ                                       1

#define I2S0_INTR_TXFE_MASK_MSK                                      0x00000010
#define I2S0_INTR_TXFE_MASK_I_MSK                                    0xffffffef
#define I2S0_INTR_TXFE_MASK_SFT                                      4
#define I2S0_INTR_TXFE_MASK_HI                                       4
#define I2S0_INTR_TXFE_MASK_SZ                                       1

#define I2S0_INTR_TXFO_MASK_MSK                                      0x00000020
#define I2S0_INTR_TXFO_MASK_I_MSK                                    0xffffffdf
#define I2S0_INTR_TXFO_MASK_SFT                                      5
#define I2S0_INTR_TXFO_MASK_HI                                       5
#define I2S0_INTR_TXFO_MASK_SZ                                       1

#define I2S0_RX_OVERRUN_MSK                                          0x00000001
#define I2S0_RX_OVERRUN_I_MSK                                        0xfffffffe
#define I2S0_RX_OVERRUN_SFT                                          0
#define I2S0_RX_OVERRUN_HI                                           0
#define I2S0_RX_OVERRUN_SZ                                           1

#define I2S0_TXFO_MSK                                                0x00000001
#define I2S0_TXFO_I_MSK                                              0xfffffffe
#define I2S0_TXFO_SFT                                                0
#define I2S0_TXFO_HI                                                 0
#define I2S0_TXFO_SZ                                                 1

#define I2S0_RX_FIFO_TH_MSK                                          0x0000000f
#define I2S0_RX_FIFO_TH_I_MSK                                        0xfffffff0
#define I2S0_RX_FIFO_TH_SFT                                          0
#define I2S0_RX_FIFO_TH_HI                                           3
#define I2S0_RX_FIFO_TH_SZ                                           4

#define I2S0_TX_FIFO_TH_MSK                                          0x0000000f
#define I2S0_TX_FIFO_TH_I_MSK                                        0xfffffff0
#define I2S0_TX_FIFO_TH_SFT                                          0
#define I2S0_TX_FIFO_TH_HI                                           3
#define I2S0_TX_FIFO_TH_SZ                                           4

#define I2S0_RX_FIFO_FLUSH_MSK                                       0x00000001
#define I2S0_RX_FIFO_FLUSH_I_MSK                                     0xfffffffe
#define I2S0_RX_FIFO_FLUSH_SFT                                       0
#define I2S0_RX_FIFO_FLUSH_HI                                        0
#define I2S0_RX_FIFO_FLUSH_SZ                                        1

#define I2S0_TX_FIFO_FLUSH_MSK                                       0x00000001
#define I2S0_TX_FIFO_FLUSH_I_MSK                                     0xfffffffe
#define I2S0_TX_FIFO_FLUSH_SFT                                       0
#define I2S0_TX_FIFO_FLUSH_HI                                        0
#define I2S0_TX_FIFO_FLUSH_SZ                                        1

#define I2S0_RX_DMA_MSK                                              0xffffffff
#define I2S0_RX_DMA_I_MSK                                            0x00000000
#define I2S0_RX_DMA_SFT                                              0
#define I2S0_RX_DMA_HI                                               31
#define I2S0_RX_DMA_SZ                                               32

#define I2S0_TX_DMA_MSK                                              0xffffffff
#define I2S0_TX_DMA_I_MSK                                            0x00000000
#define I2S0_TX_DMA_SFT                                              0
#define I2S0_TX_DMA_HI                                               31
#define I2S0_TX_DMA_SZ                                               32

#define I2S1_ENABLE_MSK                                              0x00000001
#define I2S1_ENABLE_I_MSK                                            0xfffffffe
#define I2S1_ENABLE_SFT                                              0
#define I2S1_ENABLE_HI                                               0
#define I2S1_ENABLE_SZ                                               1

#define I2S1_RX_ENABLE_MSK                                           0x00000001
#define I2S1_RX_ENABLE_I_MSK                                         0xfffffffe
#define I2S1_RX_ENABLE_SFT                                           0
#define I2S1_RX_ENABLE_HI                                            0
#define I2S1_RX_ENABLE_SZ                                            1

#define I2S1_TX_ENABLE_MSK                                           0x00000001
#define I2S1_TX_ENABLE_I_MSK                                         0xfffffffe
#define I2S1_TX_ENABLE_SFT                                           0
#define I2S1_TX_ENABLE_HI                                            0
#define I2S1_TX_ENABLE_SZ                                            1

#define I2S1_SCLK_SOURCE_ENABLE_MSK                                  0x00000001
#define I2S1_SCLK_SOURCE_ENABLE_I_MSK                                0xfffffffe
#define I2S1_SCLK_SOURCE_ENABLE_SFT                                  0
#define I2S1_SCLK_SOURCE_ENABLE_HI                                   0
#define I2S1_SCLK_SOURCE_ENABLE_SZ                                   1

#define I2S1_SCLK_GATE_MSK                                           0x00000007
#define I2S1_SCLK_GATE_I_MSK                                         0xfffffff8
#define I2S1_SCLK_GATE_SFT                                           0
#define I2S1_SCLK_GATE_HI                                            2
#define I2S1_SCLK_GATE_SZ                                            3

#define I2S1_WS_LENGTH_MSK                                           0x00000018
#define I2S1_WS_LENGTH_I_MSK                                         0xffffffe7
#define I2S1_WS_LENGTH_SFT                                           3
#define I2S1_WS_LENGTH_HI                                            4
#define I2S1_WS_LENGTH_SZ                                            2

#define I2S1_RST_RXFIFO_MSK                                          0x00000001
#define I2S1_RST_RXFIFO_I_MSK                                        0xfffffffe
#define I2S1_RST_RXFIFO_SFT                                          0
#define I2S1_RST_RXFIFO_HI                                           0
#define I2S1_RST_RXFIFO_SZ                                           1

#define I2S1_RST_TXFIFO_MSK                                          0x00000001
#define I2S1_RST_TXFIFO_I_MSK                                        0xfffffffe
#define I2S1_RST_TXFIFO_SFT                                          0
#define I2S1_RST_TXFIFO_HI                                           0
#define I2S1_RST_TXFIFO_SZ                                           1

#define I2S1_L_TRX_DATA_MSK                                          0xffffffff
#define I2S1_L_TRX_DATA_I_MSK                                        0x00000000
#define I2S1_L_TRX_DATA_SFT                                          0
#define I2S1_L_TRX_DATA_HI                                           31
#define I2S1_L_TRX_DATA_SZ                                           32

#define I2S1_R_TRX_DATA_MSK                                          0xffffffff
#define I2S1_R_TRX_DATA_I_MSK                                        0x00000000
#define I2S1_R_TRX_DATA_SFT                                          0
#define I2S1_R_TRX_DATA_HI                                           31
#define I2S1_R_TRX_DATA_SZ                                           32

#define I2S1_RX_CH_ENABLE_MSK                                        0x00000001
#define I2S1_RX_CH_ENABLE_I_MSK                                      0xfffffffe
#define I2S1_RX_CH_ENABLE_SFT                                        0
#define I2S1_RX_CH_ENABLE_HI                                         0
#define I2S1_RX_CH_ENABLE_SZ                                         1

#define I2S1_TX_CH_ENABLE_MSK                                        0x00000001
#define I2S1_TX_CH_ENABLE_I_MSK                                      0xfffffffe
#define I2S1_TX_CH_ENABLE_SFT                                        0
#define I2S1_TX_CH_ENABLE_HI                                         0
#define I2S1_TX_CH_ENABLE_SZ                                         1

#define I2S1_RX_WD_RES_MSK                                           0x00000007
#define I2S1_RX_WD_RES_I_MSK                                         0xfffffff8
#define I2S1_RX_WD_RES_SFT                                           0
#define I2S1_RX_WD_RES_HI                                            2
#define I2S1_RX_WD_RES_SZ                                            3

#define I2S1_TX_WD_RES_MSK                                           0x00000007
#define I2S1_TX_WD_RES_I_MSK                                         0xfffffff8
#define I2S1_TX_WD_RES_SFT                                           0
#define I2S1_TX_WD_RES_HI                                            2
#define I2S1_TX_WD_RES_SZ                                            3

#define I2S1_INTR_RXDA_MSK                                           0x00000001
#define I2S1_INTR_RXDA_I_MSK                                         0xfffffffe
#define I2S1_INTR_RXDA_SFT                                           0
#define I2S1_INTR_RXDA_HI                                            0
#define I2S1_INTR_RXDA_SZ                                            1

#define I2S1_INTR_RXFO_MSK                                           0x00000002
#define I2S1_INTR_RXFO_I_MSK                                         0xfffffffd
#define I2S1_INTR_RXFO_SFT                                           1
#define I2S1_INTR_RXFO_HI                                            1
#define I2S1_INTR_RXFO_SZ                                            1

#define I2S1_INTR_TXFE_MSK                                           0x00000010
#define I2S1_INTR_TXFE_I_MSK                                         0xffffffef
#define I2S1_INTR_TXFE_SFT                                           4
#define I2S1_INTR_TXFE_HI                                            4
#define I2S1_INTR_TXFE_SZ                                            1

#define I2S1_INTR_TXFO_MSK                                           0x00000020
#define I2S1_INTR_TXFO_I_MSK                                         0xffffffdf
#define I2S1_INTR_TXFO_SFT                                           5
#define I2S1_INTR_TXFO_HI                                            5
#define I2S1_INTR_TXFO_SZ                                            1

#define I2S1_INTR_RXFA_MASK_MSK                                      0x00000001
#define I2S1_INTR_RXFA_MASK_I_MSK                                    0xfffffffe
#define I2S1_INTR_RXFA_MASK_SFT                                      0
#define I2S1_INTR_RXFA_MASK_HI                                       0
#define I2S1_INTR_RXFA_MASK_SZ                                       1

#define I2S1_INTR_RXFO_MASK_MSK                                      0x00000002
#define I2S1_INTR_RXFO_MASK_I_MSK                                    0xfffffffd
#define I2S1_INTR_RXFO_MASK_SFT                                      1
#define I2S1_INTR_RXFO_MASK_HI                                       1
#define I2S1_INTR_RXFO_MASK_SZ                                       1

#define I2S1_INTR_TXFE_MASK_MSK                                      0x00000010
#define I2S1_INTR_TXFE_MASK_I_MSK                                    0xffffffef
#define I2S1_INTR_TXFE_MASK_SFT                                      4
#define I2S1_INTR_TXFE_MASK_HI                                       4
#define I2S1_INTR_TXFE_MASK_SZ                                       1

#define I2S1_INTR_TXFO_MASK_MSK                                      0x00000020
#define I2S1_INTR_TXFO_MASK_I_MSK                                    0xffffffdf
#define I2S1_INTR_TXFO_MASK_SFT                                      5
#define I2S1_INTR_TXFO_MASK_HI                                       5
#define I2S1_INTR_TXFO_MASK_SZ                                       1

#define I2S1_RX_OVERRUN_MSK                                          0x00000001
#define I2S1_RX_OVERRUN_I_MSK                                        0xfffffffe
#define I2S1_RX_OVERRUN_SFT                                          0
#define I2S1_RX_OVERRUN_HI                                           0
#define I2S1_RX_OVERRUN_SZ                                           1

#define I2S1_TXFO_MSK                                                0x00000001
#define I2S1_TXFO_I_MSK                                              0xfffffffe
#define I2S1_TXFO_SFT                                                0
#define I2S1_TXFO_HI                                                 0
#define I2S1_TXFO_SZ                                                 1

#define I2S1_RX_FIFO_TH_MSK                                          0x0000000f
#define I2S1_RX_FIFO_TH_I_MSK                                        0xfffffff0
#define I2S1_RX_FIFO_TH_SFT                                          0
#define I2S1_RX_FIFO_TH_HI                                           3
#define I2S1_RX_FIFO_TH_SZ                                           4

#define I2S1_TX_FIFO_TH_MSK                                          0x0000000f
#define I2S1_TX_FIFO_TH_I_MSK                                        0xfffffff0
#define I2S1_TX_FIFO_TH_SFT                                          0
#define I2S1_TX_FIFO_TH_HI                                           3
#define I2S1_TX_FIFO_TH_SZ                                           4

#define I2S1_RX_FIFO_FLUSH_MSK                                       0x00000001
#define I2S1_RX_FIFO_FLUSH_I_MSK                                     0xfffffffe
#define I2S1_RX_FIFO_FLUSH_SFT                                       0
#define I2S1_RX_FIFO_FLUSH_HI                                        0
#define I2S1_RX_FIFO_FLUSH_SZ                                        1

#define I2S1_TX_FIFO_FLUSH_MSK                                       0x00000001
#define I2S1_TX_FIFO_FLUSH_I_MSK                                     0xfffffffe
#define I2S1_TX_FIFO_FLUSH_SFT                                       0
#define I2S1_TX_FIFO_FLUSH_HI                                        0
#define I2S1_TX_FIFO_FLUSH_SZ                                        1

#define I2S1_RX_DMA_MSK                                              0xffffffff
#define I2S1_RX_DMA_I_MSK                                            0x00000000
#define I2S1_RX_DMA_SFT                                              0
#define I2S1_RX_DMA_HI                                               31
#define I2S1_RX_DMA_SZ                                               32

#define I2S1_TX_DMA_MSK                                              0xffffffff
#define I2S1_TX_DMA_I_MSK                                            0x00000000
#define I2S1_TX_DMA_SFT                                              0
#define I2S1_TX_DMA_HI                                               31
#define I2S1_TX_DMA_SZ                                               32

#define I2C0_ENABLE_MASTER_MSK                                       0x00000001
#define I2C0_ENABLE_MASTER_I_MSK                                     0xfffffffe
#define I2C0_ENABLE_MASTER_SFT                                       0
#define I2C0_ENABLE_MASTER_HI                                        0
#define I2C0_ENABLE_MASTER_SZ                                        1

#define I2C0_SPEED_MSK                                               0x00000006
#define I2C0_SPEED_I_MSK                                             0xfffffff9
#define I2C0_SPEED_SFT                                               1
#define I2C0_SPEED_HI                                                2
#define I2C0_SPEED_SZ                                                2

#define I2C0_RESTART_EN_MSK                                          0x00000020
#define I2C0_RESTART_EN_I_MSK                                        0xffffffdf
#define I2C0_RESTART_EN_SFT                                          5
#define I2C0_RESTART_EN_HI                                           5
#define I2C0_RESTART_EN_SZ                                           1

#define I2C0_DISABLE_SLAVE_MSK                                       0x00000040
#define I2C0_DISABLE_SLAVE_I_MSK                                     0xffffffbf
#define I2C0_DISABLE_SLAVE_SFT                                       6
#define I2C0_DISABLE_SLAVE_HI                                        6
#define I2C0_DISABLE_SLAVE_SZ                                        1

#define I2C0_TAR_MSK                                                 0x000003ff
#define I2C0_TAR_I_MSK                                               0xfffffc00
#define I2C0_TAR_SFT                                                 0
#define I2C0_TAR_HI                                                  9
#define I2C0_TAR_SZ                                                  10

#define I2C0_TRX_DATA_MSK                                            0x000000ff
#define I2C0_TRX_DATA_I_MSK                                          0xffffff00
#define I2C0_TRX_DATA_SFT                                            0
#define I2C0_TRX_DATA_HI                                             7
#define I2C0_TRX_DATA_SZ                                             8

#define I2C0_TRX_CMDW_MSK                                            0x00000100
#define I2C0_TRX_CMDW_I_MSK                                          0xfffffeff
#define I2C0_TRX_CMDW_SFT                                            8
#define I2C0_TRX_CMDW_HI                                             8
#define I2C0_TRX_CMDW_SZ                                             1

#define I2C0_TRX_STOPW_MSK                                           0x00000200
#define I2C0_TRX_STOPW_I_MSK                                         0xfffffdff
#define I2C0_TRX_STOPW_SFT                                           9
#define I2C0_TRX_STOPW_HI                                            9
#define I2C0_TRX_STOPW_SZ                                            1

#define I2C0_TRX_RESTARTW_MSK                                        0x00000400
#define I2C0_TRX_RESTARTW_I_MSK                                      0xfffffbff
#define I2C0_TRX_RESTARTW_SFT                                        10
#define I2C0_TRX_RESTARTW_HI                                         10
#define I2C0_TRX_RESTARTW_SZ                                         1

#define I2C0_RX_1STBRDYR_MSK                                         0x00000800
#define I2C0_RX_1STBRDYR_I_MSK                                       0xfffff7ff
#define I2C0_RX_1STBRDYR_SFT                                         11
#define I2C0_RX_1STBRDYR_HI                                          11
#define I2C0_RX_1STBRDYR_SZ                                          1

#define I2C0_SCLK_H_WIDTH_MSK                                        0x0000ffff
#define I2C0_SCLK_H_WIDTH_I_MSK                                      0xffff0000
#define I2C0_SCLK_H_WIDTH_SFT                                        0
#define I2C0_SCLK_H_WIDTH_HI                                         15
#define I2C0_SCLK_H_WIDTH_SZ                                         16

#define I2C0_SCLK_L_WIDTH_MSK                                        0x0000ffff
#define I2C0_SCLK_L_WIDTH_I_MSK                                      0xffff0000
#define I2C0_SCLK_L_WIDTH_SFT                                        0
#define I2C0_SCLK_L_WIDTH_HI                                         15
#define I2C0_SCLK_L_WIDTH_SZ                                         16

#define I2C0_RXU_INT_MSK                                             0x00000001
#define I2C0_RXU_INT_I_MSK                                           0xfffffffe
#define I2C0_RXU_INT_SFT                                             0
#define I2C0_RXU_INT_HI                                              0
#define I2C0_RXU_INT_SZ                                              1

#define I2C0_RXO_INT_MSK                                             0x00000002
#define I2C0_RXO_INT_I_MSK                                           0xfffffffd
#define I2C0_RXO_INT_SFT                                             1
#define I2C0_RXO_INT_HI                                              1
#define I2C0_RXO_INT_SZ                                              1

#define I2C0_RXF_INT_MSK                                             0x00000004
#define I2C0_RXF_INT_I_MSK                                           0xfffffffb
#define I2C0_RXF_INT_SFT                                             2
#define I2C0_RXF_INT_HI                                              2
#define I2C0_RXF_INT_SZ                                              1

#define I2C0_TXO_INT_MSK                                             0x00000008
#define I2C0_TXO_INT_I_MSK                                           0xfffffff7
#define I2C0_TXO_INT_SFT                                             3
#define I2C0_TXO_INT_HI                                              3
#define I2C0_TXO_INT_SZ                                              1

#define I2C0_TXE_INT_MSK                                             0x00000010
#define I2C0_TXE_INT_I_MSK                                           0xffffffef
#define I2C0_TXE_INT_SFT                                             4
#define I2C0_TXE_INT_HI                                              4
#define I2C0_TXE_INT_SZ                                              1

#define I2C0_RXDONE_INT_MSK                                          0x00000080
#define I2C0_RXDONE_INT_I_MSK                                        0xffffff7f
#define I2C0_RXDONE_INT_SFT                                          7
#define I2C0_RXDONE_INT_HI                                           7
#define I2C0_RXDONE_INT_SZ                                           1

#define I2C0_RXU_INT_MASK_MSK                                        0x00000001
#define I2C0_RXU_INT_MASK_I_MSK                                      0xfffffffe
#define I2C0_RXU_INT_MASK_SFT                                        0
#define I2C0_RXU_INT_MASK_HI                                         0
#define I2C0_RXU_INT_MASK_SZ                                         1

#define I2C0_RXO_INT_MASK_MSK                                        0x00000002
#define I2C0_RXO_INT_MASK_I_MSK                                      0xfffffffd
#define I2C0_RXO_INT_MASK_SFT                                        1
#define I2C0_RXO_INT_MASK_HI                                         1
#define I2C0_RXO_INT_MASK_SZ                                         1

#define I2C0_RXF_INT_MASK_MSK                                        0x00000004
#define I2C0_RXF_INT_MASK_I_MSK                                      0xfffffffb
#define I2C0_RXF_INT_MASK_SFT                                        2
#define I2C0_RXF_INT_MASK_HI                                         2
#define I2C0_RXF_INT_MASK_SZ                                         1

#define I2C0_TXO_INT_MASK_MSK                                        0x00000008
#define I2C0_TXO_INT_MASK_I_MSK                                      0xfffffff7
#define I2C0_TXO_INT_MASK_SFT                                        3
#define I2C0_TXO_INT_MASK_HI                                         3
#define I2C0_TXO_INT_MASK_SZ                                         1

#define I2C0_TXE_INT_MASK_MSK                                        0x00000010
#define I2C0_TXE_INT_MASK_I_MSK                                      0xffffffef
#define I2C0_TXE_INT_MASK_SFT                                        4
#define I2C0_TXE_INT_MASK_HI                                         4
#define I2C0_TXE_INT_MASK_SZ                                         1

#define I2C0_RXDONE_INT_MASK_MSK                                     0x00000080
#define I2C0_RXDONE_INT_MASK_I_MSK                                   0xffffff7f
#define I2C0_RXDONE_INT_MASK_SFT                                     7
#define I2C0_RXDONE_INT_MASK_HI                                      7
#define I2C0_RXDONE_INT_MASK_SZ                                      1

#define I2C0_RXU_INT_STA_MSK                                         0x00000001
#define I2C0_RXU_INT_STA_I_MSK                                       0xfffffffe
#define I2C0_RXU_INT_STA_SFT                                         0
#define I2C0_RXU_INT_STA_HI                                          0
#define I2C0_RXU_INT_STA_SZ                                          1

#define I2C0_RXO_INT_STA_MSK                                         0x00000002
#define I2C0_RXO_INT_STA_I_MSK                                       0xfffffffd
#define I2C0_RXO_INT_STA_SFT                                         1
#define I2C0_RXO_INT_STA_HI                                          1
#define I2C0_RXO_INT_STA_SZ                                          1

#define I2C0_RXF_INT_STA_MSK                                         0x00000004
#define I2C0_RXF_INT_STA_I_MSK                                       0xfffffffb
#define I2C0_RXF_INT_STA_SFT                                         2
#define I2C0_RXF_INT_STA_HI                                          2
#define I2C0_RXF_INT_STA_SZ                                          1

#define I2C0_TXO_INT_STA_MSK                                         0x00000008
#define I2C0_TXO_INT_STA_I_MSK                                       0xfffffff7
#define I2C0_TXO_INT_STA_SFT                                         3
#define I2C0_TXO_INT_STA_HI                                          3
#define I2C0_TXO_INT_STA_SZ                                          1

#define I2C0_TXE_INT_STA_MSK                                         0x00000010
#define I2C0_TXE_INT_STA_I_MSK                                       0xffffffef
#define I2C0_TXE_INT_STA_SFT                                         4
#define I2C0_TXE_INT_STA_HI                                          4
#define I2C0_TXE_INT_STA_SZ                                          1

#define I2C0_RXDONE_INT_STA_MSK                                      0x00000080
#define I2C0_RXDONE_INT_STA_I_MSK                                    0xffffff7f
#define I2C0_RXDONE_INT_STA_SFT                                      7
#define I2C0_RXDONE_INT_STA_HI                                       7
#define I2C0_RXDONE_INT_STA_SZ                                       1

#define I2C0_RX_FIFO_TH_MSK                                          0x000000ff
#define I2C0_RX_FIFO_TH_I_MSK                                        0xffffff00
#define I2C0_RX_FIFO_TH_SFT                                          0
#define I2C0_RX_FIFO_TH_HI                                           7
#define I2C0_RX_FIFO_TH_SZ                                           8

#define I2C0_TX_FIFO_TH_MSK                                          0x000000ff
#define I2C0_TX_FIFO_TH_I_MSK                                        0xffffff00
#define I2C0_TX_FIFO_TH_SFT                                          0
#define I2C0_TX_FIFO_TH_HI                                           7
#define I2C0_TX_FIFO_TH_SZ                                           8

#define I2C0_CLR_INTR_MSK                                            0x00000001
#define I2C0_CLR_INTR_I_MSK                                          0xfffffffe
#define I2C0_CLR_INTR_SFT                                            0
#define I2C0_CLR_INTR_HI                                             0
#define I2C0_CLR_INTR_SZ                                             1

#define I2C0_CLR_RX_UNDER_MSK                                        0x00000001
#define I2C0_CLR_RX_UNDER_I_MSK                                      0xfffffffe
#define I2C0_CLR_RX_UNDER_SFT                                        0
#define I2C0_CLR_RX_UNDER_HI                                         0
#define I2C0_CLR_RX_UNDER_SZ                                         1

#define I2C0_CLR_RX_OVER_MSK                                         0x00000001
#define I2C0_CLR_RX_OVER_I_MSK                                       0xfffffffe
#define I2C0_CLR_RX_OVER_SFT                                         0
#define I2C0_CLR_RX_OVER_HI                                          0
#define I2C0_CLR_RX_OVER_SZ                                          1

#define I2C0_CLR_TX_OVER_MSK                                         0x00000001
#define I2C0_CLR_TX_OVER_I_MSK                                       0xfffffffe
#define I2C0_CLR_TX_OVER_SFT                                         0
#define I2C0_CLR_TX_OVER_HI                                          0
#define I2C0_CLR_TX_OVER_SZ                                          1

#define I2C0_CLR_RD_REQ_MSK                                          0x00000001
#define I2C0_CLR_RD_REQ_I_MSK                                        0xfffffffe
#define I2C0_CLR_RD_REQ_SFT                                          0
#define I2C0_CLR_RD_REQ_HI                                           0
#define I2C0_CLR_RD_REQ_SZ                                           1

#define I2C0_CLR_TX_ABRT_MSK                                         0x00000001
#define I2C0_CLR_TX_ABRT_I_MSK                                       0xfffffffe
#define I2C0_CLR_TX_ABRT_SFT                                         0
#define I2C0_CLR_TX_ABRT_HI                                          0
#define I2C0_CLR_TX_ABRT_SZ                                          1

#define I2C0_CLR_RX_DONE_MSK                                         0x00000001
#define I2C0_CLR_RX_DONE_I_MSK                                       0xfffffffe
#define I2C0_CLR_RX_DONE_SFT                                         0
#define I2C0_CLR_RX_DONE_HI                                          0
#define I2C0_CLR_RX_DONE_SZ                                          1

#define I2C0_CLR_ACTIVITY_MSK                                        0x00000001
#define I2C0_CLR_ACTIVITY_I_MSK                                      0xfffffffe
#define I2C0_CLR_ACTIVITY_SFT                                        0
#define I2C0_CLR_ACTIVITY_HI                                         0
#define I2C0_CLR_ACTIVITY_SZ                                         1

#define I2C0_CLR_STOP_DET_MSK                                        0x00000001
#define I2C0_CLR_STOP_DET_I_MSK                                      0xfffffffe
#define I2C0_CLR_STOP_DET_SFT                                        0
#define I2C0_CLR_STOP_DET_HI                                         0
#define I2C0_CLR_STOP_DET_SZ                                         1

#define I2C0_CLR_START_DET_MSK                                       0x00000001
#define I2C0_CLR_START_DET_I_MSK                                     0xfffffffe
#define I2C0_CLR_START_DET_SFT                                       0
#define I2C0_CLR_START_DET_HI                                        0
#define I2C0_CLR_START_DET_SZ                                        1

#define I2C0_CLR_GEN_CALL_MSK                                        0x00000001
#define I2C0_CLR_GEN_CALL_I_MSK                                      0xfffffffe
#define I2C0_CLR_GEN_CALL_SFT                                        0
#define I2C0_CLR_GEN_CALL_HI                                         0
#define I2C0_CLR_GEN_CALL_SZ                                         1

#define I2C0_EN_MSK                                                  0x00000001
#define I2C0_EN_I_MSK                                                0xfffffffe
#define I2C0_EN_SFT                                                  0
#define I2C0_EN_HI                                                   0
#define I2C0_EN_SZ                                                   1

#define I2C0_ACTIVITY_MSK                                            0x00000001
#define I2C0_ACTIVITY_I_MSK                                          0xfffffffe
#define I2C0_ACTIVITY_SFT                                            0
#define I2C0_ACTIVITY_HI                                             0
#define I2C0_ACTIVITY_SZ                                             1

#define I2C0_TFNF_MSK                                                0x00000002
#define I2C0_TFNF_I_MSK                                              0xfffffffd
#define I2C0_TFNF_SFT                                                1
#define I2C0_TFNF_HI                                                 1
#define I2C0_TFNF_SZ                                                 1

#define I2C0_TFE_MSK                                                 0x00000004
#define I2C0_TFE_I_MSK                                               0xfffffffb
#define I2C0_TFE_SFT                                                 2
#define I2C0_TFE_HI                                                  2
#define I2C0_TFE_SZ                                                  1

#define I2C0_RFNE_MSK                                                0x00000008
#define I2C0_RFNE_I_MSK                                              0xfffffff7
#define I2C0_RFNE_SFT                                                3
#define I2C0_RFNE_HI                                                 3
#define I2C0_RFNE_SZ                                                 1

#define I2C0_RFF_MSK                                                 0x00000010
#define I2C0_RFF_I_MSK                                               0xffffffef
#define I2C0_RFF_SFT                                                 4
#define I2C0_RFF_HI                                                  4
#define I2C0_RFF_SZ                                                  1

#define I2C0_MST_ACTIVITY_MSK                                        0x00000020
#define I2C0_MST_ACTIVITY_I_MSK                                      0xffffffdf
#define I2C0_MST_ACTIVITY_SFT                                        5
#define I2C0_MST_ACTIVITY_HI                                         5
#define I2C0_MST_ACTIVITY_SZ                                         1

#define I2C0_SLV_ACTIVITY_MSK                                        0x00000040
#define I2C0_SLV_ACTIVITY_I_MSK                                      0xffffffbf
#define I2C0_SLV_ACTIVITY_SFT                                        6
#define I2C0_SLV_ACTIVITY_HI                                         6
#define I2C0_SLV_ACTIVITY_SZ                                         1

#define I2C0_COMP_VERS_MSK                                           0xffffffff
#define I2C0_COMP_VERS_I_MSK                                         0x00000000
#define I2C0_COMP_VERS_SFT                                           0
#define I2C0_COMP_VERS_HI                                            31
#define I2C0_COMP_VERS_SZ                                            32

#define I2C1_ENABLE_MASTER_MSK                                       0x00000001
#define I2C1_ENABLE_MASTER_I_MSK                                     0xfffffffe
#define I2C1_ENABLE_MASTER_SFT                                       0
#define I2C1_ENABLE_MASTER_HI                                        0
#define I2C1_ENABLE_MASTER_SZ                                        1

#define I2C1_SPEED_MSK                                               0x00000006
#define I2C1_SPEED_I_MSK                                             0xfffffff9
#define I2C1_SPEED_SFT                                               1
#define I2C1_SPEED_HI                                                2
#define I2C1_SPEED_SZ                                                2

#define I2C1_RESTART_EN_MSK                                          0x00000020
#define I2C1_RESTART_EN_I_MSK                                        0xffffffdf
#define I2C1_RESTART_EN_SFT                                          5
#define I2C1_RESTART_EN_HI                                           5
#define I2C1_RESTART_EN_SZ                                           1

#define I2C1_DISABLE_SLAVE_MSK                                       0x00000040
#define I2C1_DISABLE_SLAVE_I_MSK                                     0xffffffbf
#define I2C1_DISABLE_SLAVE_SFT                                       6
#define I2C1_DISABLE_SLAVE_HI                                        6
#define I2C1_DISABLE_SLAVE_SZ                                        1

#define I2C1_TAR_MSK                                                 0x000003ff
#define I2C1_TAR_I_MSK                                               0xfffffc00
#define I2C1_TAR_SFT                                                 0
#define I2C1_TAR_HI                                                  9
#define I2C1_TAR_SZ                                                  10

#define I2C1_TRX_DATA_MSK                                            0x000000ff
#define I2C1_TRX_DATA_I_MSK                                          0xffffff00
#define I2C1_TRX_DATA_SFT                                            0
#define I2C1_TRX_DATA_HI                                             7
#define I2C1_TRX_DATA_SZ                                             8

#define I2C1_TRX_CMDW_MSK                                            0x00000100
#define I2C1_TRX_CMDW_I_MSK                                          0xfffffeff
#define I2C1_TRX_CMDW_SFT                                            8
#define I2C1_TRX_CMDW_HI                                             8
#define I2C1_TRX_CMDW_SZ                                             1

#define I2C1_TRX_STOPW_MSK                                           0x00000200
#define I2C1_TRX_STOPW_I_MSK                                         0xfffffdff
#define I2C1_TRX_STOPW_SFT                                           9
#define I2C1_TRX_STOPW_HI                                            9
#define I2C1_TRX_STOPW_SZ                                            1

#define I2C1_TRX_RESTARTW_MSK                                        0x00000400
#define I2C1_TRX_RESTARTW_I_MSK                                      0xfffffbff
#define I2C1_TRX_RESTARTW_SFT                                        10
#define I2C1_TRX_RESTARTW_HI                                         10
#define I2C1_TRX_RESTARTW_SZ                                         1

#define I2C1_RX_1STBRDYR_MSK                                         0x00000800
#define I2C1_RX_1STBRDYR_I_MSK                                       0xfffff7ff
#define I2C1_RX_1STBRDYR_SFT                                         11
#define I2C1_RX_1STBRDYR_HI                                          11
#define I2C1_RX_1STBRDYR_SZ                                          1

#define I2C1_SCLK_H_WIDTH_MSK                                        0x0000ffff
#define I2C1_SCLK_H_WIDTH_I_MSK                                      0xffff0000
#define I2C1_SCLK_H_WIDTH_SFT                                        0
#define I2C1_SCLK_H_WIDTH_HI                                         15
#define I2C1_SCLK_H_WIDTH_SZ                                         16

#define I2C1_SCLK_L_WIDTH_MSK                                        0x0000ffff
#define I2C1_SCLK_L_WIDTH_I_MSK                                      0xffff0000
#define I2C1_SCLK_L_WIDTH_SFT                                        0
#define I2C1_SCLK_L_WIDTH_HI                                         15
#define I2C1_SCLK_L_WIDTH_SZ                                         16

#define I2C1_RXU_INT_MSK                                             0x00000001
#define I2C1_RXU_INT_I_MSK                                           0xfffffffe
#define I2C1_RXU_INT_SFT                                             0
#define I2C1_RXU_INT_HI                                              0
#define I2C1_RXU_INT_SZ                                              1

#define I2C1_RXO_INT_MSK                                             0x00000002
#define I2C1_RXO_INT_I_MSK                                           0xfffffffd
#define I2C1_RXO_INT_SFT                                             1
#define I2C1_RXO_INT_HI                                              1
#define I2C1_RXO_INT_SZ                                              1

#define I2C1_RXF_INT_MSK                                             0x00000004
#define I2C1_RXF_INT_I_MSK                                           0xfffffffb
#define I2C1_RXF_INT_SFT                                             2
#define I2C1_RXF_INT_HI                                              2
#define I2C1_RXF_INT_SZ                                              1

#define I2C1_TXO_INT_MSK                                             0x00000008
#define I2C1_TXO_INT_I_MSK                                           0xfffffff7
#define I2C1_TXO_INT_SFT                                             3
#define I2C1_TXO_INT_HI                                              3
#define I2C1_TXO_INT_SZ                                              1

#define I2C1_TXE_INT_MSK                                             0x00000010
#define I2C1_TXE_INT_I_MSK                                           0xffffffef
#define I2C1_TXE_INT_SFT                                             4
#define I2C1_TXE_INT_HI                                              4
#define I2C1_TXE_INT_SZ                                              1

#define I2C1_RXDONE_INT_MSK                                          0x00000080
#define I2C1_RXDONE_INT_I_MSK                                        0xffffff7f
#define I2C1_RXDONE_INT_SFT                                          7
#define I2C1_RXDONE_INT_HI                                           7
#define I2C1_RXDONE_INT_SZ                                           1

#define I2C1_RXU_INT_MASK_MSK                                        0x00000001
#define I2C1_RXU_INT_MASK_I_MSK                                      0xfffffffe
#define I2C1_RXU_INT_MASK_SFT                                        0
#define I2C1_RXU_INT_MASK_HI                                         0
#define I2C1_RXU_INT_MASK_SZ                                         1

#define I2C1_RXO_INT_MASK_MSK                                        0x00000002
#define I2C1_RXO_INT_MASK_I_MSK                                      0xfffffffd
#define I2C1_RXO_INT_MASK_SFT                                        1
#define I2C1_RXO_INT_MASK_HI                                         1
#define I2C1_RXO_INT_MASK_SZ                                         1

#define I2C1_RXF_INT_MASK_MSK                                        0x00000004
#define I2C1_RXF_INT_MASK_I_MSK                                      0xfffffffb
#define I2C1_RXF_INT_MASK_SFT                                        2
#define I2C1_RXF_INT_MASK_HI                                         2
#define I2C1_RXF_INT_MASK_SZ                                         1

#define I2C1_TXO_INT_MASK_MSK                                        0x00000008
#define I2C1_TXO_INT_MASK_I_MSK                                      0xfffffff7
#define I2C1_TXO_INT_MASK_SFT                                        3
#define I2C1_TXO_INT_MASK_HI                                         3
#define I2C1_TXO_INT_MASK_SZ                                         1

#define I2C1_TXE_INT_MASK_MSK                                        0x00000010
#define I2C1_TXE_INT_MASK_I_MSK                                      0xffffffef
#define I2C1_TXE_INT_MASK_SFT                                        4
#define I2C1_TXE_INT_MASK_HI                                         4
#define I2C1_TXE_INT_MASK_SZ                                         1

#define I2C1_RXDONE_INT_MASK_MSK                                     0x00000080
#define I2C1_RXDONE_INT_MASK_I_MSK                                   0xffffff7f
#define I2C1_RXDONE_INT_MASK_SFT                                     7
#define I2C1_RXDONE_INT_MASK_HI                                      7
#define I2C1_RXDONE_INT_MASK_SZ                                      1

#define I2C1_RXU_INT_STA_MSK                                         0x00000001
#define I2C1_RXU_INT_STA_I_MSK                                       0xfffffffe
#define I2C1_RXU_INT_STA_SFT                                         0
#define I2C1_RXU_INT_STA_HI                                          0
#define I2C1_RXU_INT_STA_SZ                                          1

#define I2C1_RXO_INT_STA_MSK                                         0x00000002
#define I2C1_RXO_INT_STA_I_MSK                                       0xfffffffd
#define I2C1_RXO_INT_STA_SFT                                         1
#define I2C1_RXO_INT_STA_HI                                          1
#define I2C1_RXO_INT_STA_SZ                                          1

#define I2C1_RXF_INT_STA_MSK                                         0x00000004
#define I2C1_RXF_INT_STA_I_MSK                                       0xfffffffb
#define I2C1_RXF_INT_STA_SFT                                         2
#define I2C1_RXF_INT_STA_HI                                          2
#define I2C1_RXF_INT_STA_SZ                                          1

#define I2C1_TXO_INT_STA_MSK                                         0x00000008
#define I2C1_TXO_INT_STA_I_MSK                                       0xfffffff7
#define I2C1_TXO_INT_STA_SFT                                         3
#define I2C1_TXO_INT_STA_HI                                          3
#define I2C1_TXO_INT_STA_SZ                                          1

#define I2C1_TXE_INT_STA_MSK                                         0x00000010
#define I2C1_TXE_INT_STA_I_MSK                                       0xffffffef
#define I2C1_TXE_INT_STA_SFT                                         4
#define I2C1_TXE_INT_STA_HI                                          4
#define I2C1_TXE_INT_STA_SZ                                          1

#define I2C1_RXDONE_INT_STA_MSK                                      0x00000080
#define I2C1_RXDONE_INT_STA_I_MSK                                    0xffffff7f
#define I2C1_RXDONE_INT_STA_SFT                                      7
#define I2C1_RXDONE_INT_STA_HI                                       7
#define I2C1_RXDONE_INT_STA_SZ                                       1

#define I2C1_RX_FIFO_TH_MSK                                          0x000000ff
#define I2C1_RX_FIFO_TH_I_MSK                                        0xffffff00
#define I2C1_RX_FIFO_TH_SFT                                          0
#define I2C1_RX_FIFO_TH_HI                                           7
#define I2C1_RX_FIFO_TH_SZ                                           8

#define I2C1_TX_FIFO_TH_MSK                                          0x000000ff
#define I2C1_TX_FIFO_TH_I_MSK                                        0xffffff00
#define I2C1_TX_FIFO_TH_SFT                                          0
#define I2C1_TX_FIFO_TH_HI                                           7
#define I2C1_TX_FIFO_TH_SZ                                           8

#define I2C1_CLR_INTR_MSK                                            0x00000001
#define I2C1_CLR_INTR_I_MSK                                          0xfffffffe
#define I2C1_CLR_INTR_SFT                                            0
#define I2C1_CLR_INTR_HI                                             0
#define I2C1_CLR_INTR_SZ                                             1

#define I2C1_CLR_RX_UNDER_MSK                                        0x00000001
#define I2C1_CLR_RX_UNDER_I_MSK                                      0xfffffffe
#define I2C1_CLR_RX_UNDER_SFT                                        0
#define I2C1_CLR_RX_UNDER_HI                                         0
#define I2C1_CLR_RX_UNDER_SZ                                         1

#define I2C1_CLR_RX_OVER_MSK                                         0x00000001
#define I2C1_CLR_RX_OVER_I_MSK                                       0xfffffffe
#define I2C1_CLR_RX_OVER_SFT                                         0
#define I2C1_CLR_RX_OVER_HI                                          0
#define I2C1_CLR_RX_OVER_SZ                                          1

#define I2C1_CLR_TX_OVER_MSK                                         0x00000001
#define I2C1_CLR_TX_OVER_I_MSK                                       0xfffffffe
#define I2C1_CLR_TX_OVER_SFT                                         0
#define I2C1_CLR_TX_OVER_HI                                          0
#define I2C1_CLR_TX_OVER_SZ                                          1

#define I2C1_CLR_RD_REQ_MSK                                          0x00000001
#define I2C1_CLR_RD_REQ_I_MSK                                        0xfffffffe
#define I2C1_CLR_RD_REQ_SFT                                          0
#define I2C1_CLR_RD_REQ_HI                                           0
#define I2C1_CLR_RD_REQ_SZ                                           1

#define I2C1_CLR_TX_ABRT_MSK                                         0x00000001
#define I2C1_CLR_TX_ABRT_I_MSK                                       0xfffffffe
#define I2C1_CLR_TX_ABRT_SFT                                         0
#define I2C1_CLR_TX_ABRT_HI                                          0
#define I2C1_CLR_TX_ABRT_SZ                                          1

#define I2C1_CLR_RX_DONE_MSK                                         0x00000001
#define I2C1_CLR_RX_DONE_I_MSK                                       0xfffffffe
#define I2C1_CLR_RX_DONE_SFT                                         0
#define I2C1_CLR_RX_DONE_HI                                          0
#define I2C1_CLR_RX_DONE_SZ                                          1

#define I2C1_CLR_ACTIVITY_MSK                                        0x00000001
#define I2C1_CLR_ACTIVITY_I_MSK                                      0xfffffffe
#define I2C1_CLR_ACTIVITY_SFT                                        0
#define I2C1_CLR_ACTIVITY_HI                                         0
#define I2C1_CLR_ACTIVITY_SZ                                         1

#define I2C1_CLR_STOP_DET_MSK                                        0x00000001
#define I2C1_CLR_STOP_DET_I_MSK                                      0xfffffffe
#define I2C1_CLR_STOP_DET_SFT                                        0
#define I2C1_CLR_STOP_DET_HI                                         0
#define I2C1_CLR_STOP_DET_SZ                                         1

#define I2C1_CLR_START_DET_MSK                                       0x00000001
#define I2C1_CLR_START_DET_I_MSK                                     0xfffffffe
#define I2C1_CLR_START_DET_SFT                                       0
#define I2C1_CLR_START_DET_HI                                        0
#define I2C1_CLR_START_DET_SZ                                        1

#define I2C1_CLR_GEN_CALL_MSK                                        0x00000001
#define I2C1_CLR_GEN_CALL_I_MSK                                      0xfffffffe
#define I2C1_CLR_GEN_CALL_SFT                                        0
#define I2C1_CLR_GEN_CALL_HI                                         0
#define I2C1_CLR_GEN_CALL_SZ                                         1

#define I2C1_EN_MSK                                                  0x00000001
#define I2C1_EN_I_MSK                                                0xfffffffe
#define I2C1_EN_SFT                                                  0
#define I2C1_EN_HI                                                   0
#define I2C1_EN_SZ                                                   1

#define I2C1_ACTIVITY_MSK                                            0x00000001
#define I2C1_ACTIVITY_I_MSK                                          0xfffffffe
#define I2C1_ACTIVITY_SFT                                            0
#define I2C1_ACTIVITY_HI                                             0
#define I2C1_ACTIVITY_SZ                                             1

#define I2C1_TFNF_MSK                                                0x00000002
#define I2C1_TFNF_I_MSK                                              0xfffffffd
#define I2C1_TFNF_SFT                                                1
#define I2C1_TFNF_HI                                                 1
#define I2C1_TFNF_SZ                                                 1

#define I2C1_TFE_MSK                                                 0x00000004
#define I2C1_TFE_I_MSK                                               0xfffffffb
#define I2C1_TFE_SFT                                                 2
#define I2C1_TFE_HI                                                  2
#define I2C1_TFE_SZ                                                  1

#define I2C1_RFNE_MSK                                                0x00000008
#define I2C1_RFNE_I_MSK                                              0xfffffff7
#define I2C1_RFNE_SFT                                                3
#define I2C1_RFNE_HI                                                 3
#define I2C1_RFNE_SZ                                                 1

#define I2C1_RFF_MSK                                                 0x00000010
#define I2C1_RFF_I_MSK                                               0xffffffef
#define I2C1_RFF_SFT                                                 4
#define I2C1_RFF_HI                                                  4
#define I2C1_RFF_SZ                                                  1

#define I2C1_MST_ACTIVITY_MSK                                        0x00000020
#define I2C1_MST_ACTIVITY_I_MSK                                      0xffffffdf
#define I2C1_MST_ACTIVITY_SFT                                        5
#define I2C1_MST_ACTIVITY_HI                                         5
#define I2C1_MST_ACTIVITY_SZ                                         1

#define I2C1_SLV_ACTIVITY_MSK                                        0x00000040
#define I2C1_SLV_ACTIVITY_I_MSK                                      0xffffffbf
#define I2C1_SLV_ACTIVITY_SFT                                        6
#define I2C1_SLV_ACTIVITY_HI                                         6
#define I2C1_SLV_ACTIVITY_SZ                                         1

#define I2C1_COMP_VERS_MSK                                           0xffffffff
#define I2C1_COMP_VERS_I_MSK                                         0x00000000
#define I2C1_COMP_VERS_SFT                                           0
#define I2C1_COMP_VERS_HI                                            31
#define I2C1_COMP_VERS_SZ                                            32

#define SPIMST_DATA_LEN_MSK                                          0x0000000f
#define SPIMST_DATA_LEN_I_MSK                                        0xfffffff0
#define SPIMST_DATA_LEN_SFT                                          0
#define SPIMST_DATA_LEN_HI                                           3
#define SPIMST_DATA_LEN_SZ                                           4

#define SPIMST_CPHA_MSK                                              0x00000040
#define SPIMST_CPHA_I_MSK                                            0xffffffbf
#define SPIMST_CPHA_SFT                                              6
#define SPIMST_CPHA_HI                                               6
#define SPIMST_CPHA_SZ                                               1

#define SPIMST_CPOL_MSK                                              0x00000080
#define SPIMST_CPOL_I_MSK                                            0xffffff7f
#define SPIMST_CPOL_SFT                                              7
#define SPIMST_CPOL_HI                                               7
#define SPIMST_CPOL_SZ                                               1

#define SPIMST_TRX_MODE_MSK                                          0x00000300
#define SPIMST_TRX_MODE_I_MSK                                        0xfffffcff
#define SPIMST_TRX_MODE_SFT                                          8
#define SPIMST_TRX_MODE_HI                                           9
#define SPIMST_TRX_MODE_SZ                                           2

#define SPIMST_DATA_FRAMES_MSK                                       0x0000ffff
#define SPIMST_DATA_FRAMES_I_MSK                                     0xffff0000
#define SPIMST_DATA_FRAMES_SFT                                       0
#define SPIMST_DATA_FRAMES_HI                                        15
#define SPIMST_DATA_FRAMES_SZ                                        16

#define SPIMST_ENABLE_MSK                                            0x00000001
#define SPIMST_ENABLE_I_MSK                                          0xfffffffe
#define SPIMST_ENABLE_SFT                                            0
#define SPIMST_ENABLE_HI                                             0
#define SPIMST_ENABLE_SZ                                             1

#define SPIMST_CEN_ENABLE_MSK                                        0x00000001
#define SPIMST_CEN_ENABLE_I_MSK                                      0xfffffffe
#define SPIMST_CEN_ENABLE_SFT                                        0
#define SPIMST_CEN_ENABLE_HI                                         0
#define SPIMST_CEN_ENABLE_SZ                                         1

#define SPIMST_SCLK_RATE_MSK                                         0x0000ffff
#define SPIMST_SCLK_RATE_I_MSK                                       0xffff0000
#define SPIMST_SCLK_RATE_SFT                                         0
#define SPIMST_SCLK_RATE_HI                                          15
#define SPIMST_SCLK_RATE_SZ                                          16

#define SPIMST_TXFIFO_TH_MSK                                         0x0000000f
#define SPIMST_TXFIFO_TH_I_MSK                                       0xfffffff0
#define SPIMST_TXFIFO_TH_SFT                                         0
#define SPIMST_TXFIFO_TH_HI                                          3
#define SPIMST_TXFIFO_TH_SZ                                          4

#define SPIMST_RXFIFO_TH_MSK                                         0x0000000f
#define SPIMST_RXFIFO_TH_I_MSK                                       0xfffffff0
#define SPIMST_RXFIFO_TH_SFT                                         0
#define SPIMST_RXFIFO_TH_HI                                          3
#define SPIMST_RXFIFO_TH_SZ                                          4

#define SPIMST_TRX_BUSY_FLAG_MSK                                     0x00000001
#define SPIMST_TRX_BUSY_FLAG_I_MSK                                   0xfffffffe
#define SPIMST_TRX_BUSY_FLAG_SFT                                     0
#define SPIMST_TRX_BUSY_FLAG_HI                                      0
#define SPIMST_TRX_BUSY_FLAG_SZ                                      1

#define SPIMST_TX_NOT_FULL_FLAG_MSK                                  0x00000002
#define SPIMST_TX_NOT_FULL_FLAG_I_MSK                                0xfffffffd
#define SPIMST_TX_NOT_FULL_FLAG_SFT                                  1
#define SPIMST_TX_NOT_FULL_FLAG_HI                                   1
#define SPIMST_TX_NOT_FULL_FLAG_SZ                                   1

#define SPIMST_TX_EMPTY_FLAG_MSK                                     0x00000004
#define SPIMST_TX_EMPTY_FLAG_I_MSK                                   0xfffffffb
#define SPIMST_TX_EMPTY_FLAG_SFT                                     2
#define SPIMST_TX_EMPTY_FLAG_HI                                      2
#define SPIMST_TX_EMPTY_FLAG_SZ                                      1

#define SPIMST_RX_NOT_EMPTYFLAG_MSK                                  0x00000008
#define SPIMST_RX_NOT_EMPTYFLAG_I_MSK                                0xfffffff7
#define SPIMST_RX_NOT_EMPTYFLAG_SFT                                  3
#define SPIMST_RX_NOT_EMPTYFLAG_HI                                   3
#define SPIMST_RX_NOT_EMPTYFLAG_SZ                                   1

#define SPIMST_RX_FULL_FLAG_MSK                                      0x00000010
#define SPIMST_RX_FULL_FLAG_I_MSK                                    0xffffffef
#define SPIMST_RX_FULL_FLAG_SFT                                      4
#define SPIMST_RX_FULL_FLAG_HI                                       4
#define SPIMST_RX_FULL_FLAG_SZ                                       1

#define SPIMST_TX_ERROR_FLAG_MSK                                     0x00000020
#define SPIMST_TX_ERROR_FLAG_I_MSK                                   0xffffffdf
#define SPIMST_TX_ERROR_FLAG_SFT                                     5
#define SPIMST_TX_ERROR_FLAG_HI                                      5
#define SPIMST_TX_ERROR_FLAG_SZ                                      1

#define SPIMST_TXE_INT_UNMASK_MSK                                    0x00000001
#define SPIMST_TXE_INT_UNMASK_I_MSK                                  0xfffffffe
#define SPIMST_TXE_INT_UNMASK_SFT                                    0
#define SPIMST_TXE_INT_UNMASK_HI                                     0
#define SPIMST_TXE_INT_UNMASK_SZ                                     1

#define SPIMST_TXO_INT_UNMASK_MSK                                    0x00000002
#define SPIMST_TXO_INT_UNMASK_I_MSK                                  0xfffffffd
#define SPIMST_TXO_INT_UNMASK_SFT                                    1
#define SPIMST_TXO_INT_UNMASK_HI                                     1
#define SPIMST_TXO_INT_UNMASK_SZ                                     1

#define SPIMST_RXU_INT_UNMASK_MSK                                    0x00000004
#define SPIMST_RXU_INT_UNMASK_I_MSK                                  0xfffffffb
#define SPIMST_RXU_INT_UNMASK_SFT                                    2
#define SPIMST_RXU_INT_UNMASK_HI                                     2
#define SPIMST_RXU_INT_UNMASK_SZ                                     1

#define SPIMST_RXO_INT_UNMASK_MSK                                    0x00000008
#define SPIMST_RXO_INT_UNMASK_I_MSK                                  0xfffffff7
#define SPIMST_RXO_INT_UNMASK_SFT                                    3
#define SPIMST_RXO_INT_UNMASK_HI                                     3
#define SPIMST_RXO_INT_UNMASK_SZ                                     1

#define SPIMST_RXF_INT_UNMASK_MSK                                    0x00000010
#define SPIMST_RXF_INT_UNMASK_I_MSK                                  0xffffffef
#define SPIMST_RXF_INT_UNMASK_SFT                                    4
#define SPIMST_RXF_INT_UNMASK_HI                                     4
#define SPIMST_RXF_INT_UNMASK_SZ                                     1

#define SPIMST_TXE_INT_MSK                                           0x00000001
#define SPIMST_TXE_INT_I_MSK                                         0xfffffffe
#define SPIMST_TXE_INT_SFT                                           0
#define SPIMST_TXE_INT_HI                                            0
#define SPIMST_TXE_INT_SZ                                            1

#define SPIMST_TXO_INT_MSK                                           0x00000002
#define SPIMST_TXO_INT_I_MSK                                         0xfffffffd
#define SPIMST_TXO_INT_SFT                                           1
#define SPIMST_TXO_INT_HI                                            1
#define SPIMST_TXO_INT_SZ                                            1

#define SPIMST_RXU_INT_MSK                                           0x00000004
#define SPIMST_RXU_INT_I_MSK                                         0xfffffffb
#define SPIMST_RXU_INT_SFT                                           2
#define SPIMST_RXU_INT_HI                                            2
#define SPIMST_RXU_INT_SZ                                            1

#define SPIMST_RXO_INT_MSK                                           0x00000008
#define SPIMST_RXO_INT_I_MSK                                         0xfffffff7
#define SPIMST_RXO_INT_SFT                                           3
#define SPIMST_RXO_INT_HI                                            3
#define SPIMST_RXO_INT_SZ                                            1

#define SPIMST_RXF_INT_MSK                                           0x00000010
#define SPIMST_RXF_INT_I_MSK                                         0xffffffef
#define SPIMST_RXF_INT_SFT                                           4
#define SPIMST_RXF_INT_HI                                            4
#define SPIMST_RXF_INT_SZ                                            1

#define SPIMST_COMP_VERS_MSK                                         0xffffffff
#define SPIMST_COMP_VERS_I_MSK                                       0x00000000
#define SPIMST_COMP_VERS_SFT                                         0
#define SPIMST_COMP_VERS_HI                                          31
#define SPIMST_COMP_VERS_SZ                                          32

#define SPIMST_TRX_DATA_MSK                                          0xffffffff
#define SPIMST_TRX_DATA_I_MSK                                        0x00000000
#define SPIMST_TRX_DATA_SFT                                          0
#define SPIMST_TRX_DATA_HI                                           31
#define SPIMST_TRX_DATA_SZ                                           32

#define SPIMST1_DATA_LEN_MSK                                         0x0000000f
#define SPIMST1_DATA_LEN_I_MSK                                       0xfffffff0
#define SPIMST1_DATA_LEN_SFT                                         0
#define SPIMST1_DATA_LEN_HI                                          3
#define SPIMST1_DATA_LEN_SZ                                          4

#define SPIMST1_CPHA_MSK                                             0x00000040
#define SPIMST1_CPHA_I_MSK                                           0xffffffbf
#define SPIMST1_CPHA_SFT                                             6
#define SPIMST1_CPHA_HI                                              6
#define SPIMST1_CPHA_SZ                                              1

#define SPIMST1_CPOL_MSK                                             0x00000080
#define SPIMST1_CPOL_I_MSK                                           0xffffff7f
#define SPIMST1_CPOL_SFT                                             7
#define SPIMST1_CPOL_HI                                              7
#define SPIMST1_CPOL_SZ                                              1

#define SPIMST1_TRX_MODE_MSK                                         0x00000300
#define SPIMST1_TRX_MODE_I_MSK                                       0xfffffcff
#define SPIMST1_TRX_MODE_SFT                                         8
#define SPIMST1_TRX_MODE_HI                                          9
#define SPIMST1_TRX_MODE_SZ                                          2

#define SPIMST1_DATA_FRAMES_MSK                                      0x0000ffff
#define SPIMST1_DATA_FRAMES_I_MSK                                    0xffff0000
#define SPIMST1_DATA_FRAMES_SFT                                      0
#define SPIMST1_DATA_FRAMES_HI                                       15
#define SPIMST1_DATA_FRAMES_SZ                                       16

#define SPIMST1_ENABLE_MSK                                           0x00000001
#define SPIMST1_ENABLE_I_MSK                                         0xfffffffe
#define SPIMST1_ENABLE_SFT                                           0
#define SPIMST1_ENABLE_HI                                            0
#define SPIMST1_ENABLE_SZ                                            1

#define SPIMST1_CEN_ENABLE_MSK                                       0x00000001
#define SPIMST1_CEN_ENABLE_I_MSK                                     0xfffffffe
#define SPIMST1_CEN_ENABLE_SFT                                       0
#define SPIMST1_CEN_ENABLE_HI                                        0
#define SPIMST1_CEN_ENABLE_SZ                                        1

#define SPIMST1_SCLK_RATE_MSK                                        0x0000ffff
#define SPIMST1_SCLK_RATE_I_MSK                                      0xffff0000
#define SPIMST1_SCLK_RATE_SFT                                        0
#define SPIMST1_SCLK_RATE_HI                                         15
#define SPIMST1_SCLK_RATE_SZ                                         16

#define SPIMST1_TXFIFO_TH_MSK                                        0x0000000f
#define SPIMST1_TXFIFO_TH_I_MSK                                      0xfffffff0
#define SPIMST1_TXFIFO_TH_SFT                                        0
#define SPIMST1_TXFIFO_TH_HI                                         3
#define SPIMST1_TXFIFO_TH_SZ                                         4

#define SPIMST1_RXFIFO_TH_MSK                                        0x0000000f
#define SPIMST1_RXFIFO_TH_I_MSK                                      0xfffffff0
#define SPIMST1_RXFIFO_TH_SFT                                        0
#define SPIMST1_RXFIFO_TH_HI                                         3
#define SPIMST1_RXFIFO_TH_SZ                                         4

#define SPIMST1_TRX_BUSY_FLAG_MSK                                    0x00000001
#define SPIMST1_TRX_BUSY_FLAG_I_MSK                                  0xfffffffe
#define SPIMST1_TRX_BUSY_FLAG_SFT                                    0
#define SPIMST1_TRX_BUSY_FLAG_HI                                     0
#define SPIMST1_TRX_BUSY_FLAG_SZ                                     1

#define SPIMST1_TX_NOT_FULL_FLAG_MSK                                 0x00000002
#define SPIMST1_TX_NOT_FULL_FLAG_I_MSK                               0xfffffffd
#define SPIMST1_TX_NOT_FULL_FLAG_SFT                                 1
#define SPIMST1_TX_NOT_FULL_FLAG_HI                                  1
#define SPIMST1_TX_NOT_FULL_FLAG_SZ                                  1

#define SPIMST1_TX_EMPTY_FLAG_MSK                                    0x00000004
#define SPIMST1_TX_EMPTY_FLAG_I_MSK                                  0xfffffffb
#define SPIMST1_TX_EMPTY_FLAG_SFT                                    2
#define SPIMST1_TX_EMPTY_FLAG_HI                                     2
#define SPIMST1_TX_EMPTY_FLAG_SZ                                     1

#define SPIMST1_RX_NOT_EMPTY_FLAG_MSK                                0x00000008
#define SPIMST1_RX_NOT_EMPTY_FLAG_I_MSK                              0xfffffff7
#define SPIMST1_RX_NOT_EMPTY_FLAG_SFT                                3
#define SPIMST1_RX_NOT_EMPTY_FLAG_HI                                 3
#define SPIMST1_RX_NOT_EMPTY_FLAG_SZ                                 1

#define SPIMST1_RX_FULL_FLAG_MSK                                     0x00000010
#define SPIMST1_RX_FULL_FLAG_I_MSK                                   0xffffffef
#define SPIMST1_RX_FULL_FLAG_SFT                                     4
#define SPIMST1_RX_FULL_FLAG_HI                                      4
#define SPIMST1_RX_FULL_FLAG_SZ                                      1

#define SPIMST1_TX_ERROR_FLAG_MSK                                    0x00000020
#define SPIMST1_TX_ERROR_FLAG_I_MSK                                  0xffffffdf
#define SPIMST1_TX_ERROR_FLAG_SFT                                    5
#define SPIMST1_TX_ERROR_FLAG_HI                                     5
#define SPIMST1_TX_ERROR_FLAG_SZ                                     1

#define SPIMST1_TXE_INT_UNMASK_MSK                                   0x00000001
#define SPIMST1_TXE_INT_UNMASK_I_MSK                                 0xfffffffe
#define SPIMST1_TXE_INT_UNMASK_SFT                                   0
#define SPIMST1_TXE_INT_UNMASK_HI                                    0
#define SPIMST1_TXE_INT_UNMASK_SZ                                    1

#define SPIMST1_TXO_INT_UNMASK_MSK                                   0x00000002
#define SPIMST1_TXO_INT_UNMASK_I_MSK                                 0xfffffffd
#define SPIMST1_TXO_INT_UNMASK_SFT                                   1
#define SPIMST1_TXO_INT_UNMASK_HI                                    1
#define SPIMST1_TXO_INT_UNMASK_SZ                                    1

#define SPIMST1_RXU_INT_UNMASK_MSK                                   0x00000004
#define SPIMST1_RXU_INT_UNMASK_I_MSK                                 0xfffffffb
#define SPIMST1_RXU_INT_UNMASK_SFT                                   2
#define SPIMST1_RXU_INT_UNMASK_HI                                    2
#define SPIMST1_RXU_INT_UNMASK_SZ                                    1

#define SPIMST1_RXO_INT_UNMASK_MSK                                   0x00000008
#define SPIMST1_RXO_INT_UNMASK_I_MSK                                 0xfffffff7
#define SPIMST1_RXO_INT_UNMASK_SFT                                   3
#define SPIMST1_RXO_INT_UNMASK_HI                                    3
#define SPIMST1_RXO_INT_UNMASK_SZ                                    1

#define SPIMST1_RXF_INT_UNMASK_MSK                                   0x00000010
#define SPIMST1_RXF_INT_UNMASK_I_MSK                                 0xffffffef
#define SPIMST1_RXF_INT_UNMASK_SFT                                   4
#define SPIMST1_RXF_INT_UNMASK_HI                                    4
#define SPIMST1_RXF_INT_UNMASK_SZ                                    1

#define SPIMST1_TXE_INT_MSK                                          0x00000001
#define SPIMST1_TXE_INT_I_MSK                                        0xfffffffe
#define SPIMST1_TXE_INT_SFT                                          0
#define SPIMST1_TXE_INT_HI                                           0
#define SPIMST1_TXE_INT_SZ                                           1

#define SPIMST1_TXO_INT_MSK                                          0x00000002
#define SPIMST1_TXO_INT_I_MSK                                        0xfffffffd
#define SPIMST1_TXO_INT_SFT                                          1
#define SPIMST1_TXO_INT_HI                                           1
#define SPIMST1_TXO_INT_SZ                                           1

#define SPIMST1_RXU_INT_MSK                                          0x00000004
#define SPIMST1_RXU_INT_I_MSK                                        0xfffffffb
#define SPIMST1_RXU_INT_SFT                                          2
#define SPIMST1_RXU_INT_HI                                           2
#define SPIMST1_RXU_INT_SZ                                           1

#define SPIMST1_RXO_INT_MSK                                          0x00000008
#define SPIMST1_RXO_INT_I_MSK                                        0xfffffff7
#define SPIMST1_RXO_INT_SFT                                          3
#define SPIMST1_RXO_INT_HI                                           3
#define SPIMST1_RXO_INT_SZ                                           1

#define SPIMST1_RXF_INT_MSK                                          0x00000010
#define SPIMST1_RXF_INT_I_MSK                                        0xffffffef
#define SPIMST1_RXF_INT_SFT                                          4
#define SPIMST1_RXF_INT_HI                                           4
#define SPIMST1_RXF_INT_SZ                                           1

#define SPIMST1_COMP_VERS_MSK                                        0xffffffff
#define SPIMST1_COMP_VERS_I_MSK                                      0x00000000
#define SPIMST1_COMP_VERS_SFT                                        0
#define SPIMST1_COMP_VERS_HI                                         31
#define SPIMST1_COMP_VERS_SZ                                         32

#define SPIMST1_TRX_DATA_MSK                                         0xffffffff
#define SPIMST1_TRX_DATA_I_MSK                                       0x00000000
#define SPIMST1_TRX_DATA_SFT                                         0
#define SPIMST1_TRX_DATA_HI                                          31
#define SPIMST1_TRX_DATA_SZ                                          32

#define SPIMST2_DATA_LEN_MSK                                         0x0000000f
#define SPIMST2_DATA_LEN_I_MSK                                       0xfffffff0
#define SPIMST2_DATA_LEN_SFT                                         0
#define SPIMST2_DATA_LEN_HI                                          3
#define SPIMST2_DATA_LEN_SZ                                          4

#define SPIMST2_CPHA_MSK                                             0x00000040
#define SPIMST2_CPHA_I_MSK                                           0xffffffbf
#define SPIMST2_CPHA_SFT                                             6
#define SPIMST2_CPHA_HI                                              6
#define SPIMST2_CPHA_SZ                                              1

#define SPIMST2_CPOL_MSK                                             0x00000080
#define SPIMST2_CPOL_I_MSK                                           0xffffff7f
#define SPIMST2_CPOL_SFT                                             7
#define SPIMST2_CPOL_HI                                              7
#define SPIMST2_CPOL_SZ                                              1

#define SPIMST2_TRX_MODE_MSK                                         0x00000300
#define SPIMST2_TRX_MODE_I_MSK                                       0xfffffcff
#define SPIMST2_TRX_MODE_SFT                                         8
#define SPIMST2_TRX_MODE_HI                                          9
#define SPIMST2_TRX_MODE_SZ                                          2

#define SPIMST2_DATA_FRAMES_MSK                                      0x0000ffff
#define SPIMST2_DATA_FRAMES_I_MSK                                    0xffff0000
#define SPIMST2_DATA_FRAMES_SFT                                      0
#define SPIMST2_DATA_FRAMES_HI                                       15
#define SPIMST2_DATA_FRAMES_SZ                                       16

#define SPIMST2_ENABLE_MSK                                           0x00000001
#define SPIMST2_ENABLE_I_MSK                                         0xfffffffe
#define SPIMST2_ENABLE_SFT                                           0
#define SPIMST2_ENABLE_HI                                            0
#define SPIMST2_ENABLE_SZ                                            1

#define SPIMST2_CEN_ENABLE_MSK                                       0x00000001
#define SPIMST2_CEN_ENABLE_I_MSK                                     0xfffffffe
#define SPIMST2_CEN_ENABLE_SFT                                       0
#define SPIMST2_CEN_ENABLE_HI                                        0
#define SPIMST2_CEN_ENABLE_SZ                                        1

#define SPIMST2_SCLK_RATE_MSK                                        0x0000ffff
#define SPIMST2_SCLK_RATE_I_MSK                                      0xffff0000
#define SPIMST2_SCLK_RATE_SFT                                        0
#define SPIMST2_SCLK_RATE_HI                                         15
#define SPIMST2_SCLK_RATE_SZ                                         16

#define SPIMST2_TXFIFO_TH_MSK                                        0x0000000f
#define SPIMST2_TXFIFO_TH_I_MSK                                      0xfffffff0
#define SPIMST2_TXFIFO_TH_SFT                                        0
#define SPIMST2_TXFIFO_TH_HI                                         3
#define SPIMST2_TXFIFO_TH_SZ                                         4

#define SPIMST2_RXFIFO_TH_MSK                                        0x0000000f
#define SPIMST2_RXFIFO_TH_I_MSK                                      0xfffffff0
#define SPIMST2_RXFIFO_TH_SFT                                        0
#define SPIMST2_RXFIFO_TH_HI                                         3
#define SPIMST2_RXFIFO_TH_SZ                                         4

#define SPIMST2_TRX_BUSY_FLAG_MSK                                    0x00000001
#define SPIMST2_TRX_BUSY_FLAG_I_MSK                                  0xfffffffe
#define SPIMST2_TRX_BUSY_FLAG_SFT                                    0
#define SPIMST2_TRX_BUSY_FLAG_HI                                     0
#define SPIMST2_TRX_BUSY_FLAG_SZ                                     1

#define SPIMST2_TX_NOT_FULL_FLAG_MSK                                 0x00000002
#define SPIMST2_TX_NOT_FULL_FLAG_I_MSK                               0xfffffffd
#define SPIMST2_TX_NOT_FULL_FLAG_SFT                                 1
#define SPIMST2_TX_NOT_FULL_FLAG_HI                                  1
#define SPIMST2_TX_NOT_FULL_FLAG_SZ                                  1

#define SPIMST2_TX_EMPTY_FLAG_MSK                                    0x00000004
#define SPIMST2_TX_EMPTY_FLAG_I_MSK                                  0xfffffffb
#define SPIMST2_TX_EMPTY_FLAG_SFT                                    2
#define SPIMST2_TX_EMPTY_FLAG_HI                                     2
#define SPIMST2_TX_EMPTY_FLAG_SZ                                     1

#define SPIMST2_RX_NOT_EMPTYFLAG_MSK                                 0x00000008
#define SPIMST2_RX_NOT_EMPTYFLAG_I_MSK                               0xfffffff7
#define SPIMST2_RX_NOT_EMPTYFLAG_SFT                                 3
#define SPIMST2_RX_NOT_EMPTYFLAG_HI                                  3
#define SPIMST2_RX_NOT_EMPTYFLAG_SZ                                  1

#define SPIMST2_RX_FULL_FLAG_MSK                                     0x00000010
#define SPIMST2_RX_FULL_FLAG_I_MSK                                   0xffffffef
#define SPIMST2_RX_FULL_FLAG_SFT                                     4
#define SPIMST2_RX_FULL_FLAG_HI                                      4
#define SPIMST2_RX_FULL_FLAG_SZ                                      1

#define SPIMST2_TX_ERROR_FLAG_MSK                                    0x00000020
#define SPIMST2_TX_ERROR_FLAG_I_MSK                                  0xffffffdf
#define SPIMST2_TX_ERROR_FLAG_SFT                                    5
#define SPIMST2_TX_ERROR_FLAG_HI                                     5
#define SPIMST2_TX_ERROR_FLAG_SZ                                     1

#define SPIMST2_TXE_INT_UNMASK_MSK                                   0x00000001
#define SPIMST2_TXE_INT_UNMASK_I_MSK                                 0xfffffffe
#define SPIMST2_TXE_INT_UNMASK_SFT                                   0
#define SPIMST2_TXE_INT_UNMASK_HI                                    0
#define SPIMST2_TXE_INT_UNMASK_SZ                                    1

#define SPIMST2_TXO_INT_UNMASK_MSK                                   0x00000002
#define SPIMST2_TXO_INT_UNMASK_I_MSK                                 0xfffffffd
#define SPIMST2_TXO_INT_UNMASK_SFT                                   1
#define SPIMST2_TXO_INT_UNMASK_HI                                    1
#define SPIMST2_TXO_INT_UNMASK_SZ                                    1

#define SPIMST2_RXU_INT_UNMASK_MSK                                   0x00000004
#define SPIMST2_RXU_INT_UNMASK_I_MSK                                 0xfffffffb
#define SPIMST2_RXU_INT_UNMASK_SFT                                   2
#define SPIMST2_RXU_INT_UNMASK_HI                                    2
#define SPIMST2_RXU_INT_UNMASK_SZ                                    1

#define SPIMST2_RXO_INT_UNMASK_MSK                                   0x00000008
#define SPIMST2_RXO_INT_UNMASK_I_MSK                                 0xfffffff7
#define SPIMST2_RXO_INT_UNMASK_SFT                                   3
#define SPIMST2_RXO_INT_UNMASK_HI                                    3
#define SPIMST2_RXO_INT_UNMASK_SZ                                    1

#define SPIMST2_RXF_INT_UNMASK_MSK                                   0x00000010
#define SPIMST2_RXF_INT_UNMASK_I_MSK                                 0xffffffef
#define SPIMST2_RXF_INT_UNMASK_SFT                                   4
#define SPIMST2_RXF_INT_UNMASK_HI                                    4
#define SPIMST2_RXF_INT_UNMASK_SZ                                    1

#define SPIMST2_TXE_INT_MSK                                          0x00000001
#define SPIMST2_TXE_INT_I_MSK                                        0xfffffffe
#define SPIMST2_TXE_INT_SFT                                          0
#define SPIMST2_TXE_INT_HI                                           0
#define SPIMST2_TXE_INT_SZ                                           1

#define SPIMST2_TXO_INT_MSK                                          0x00000002
#define SPIMST2_TXO_INT_I_MSK                                        0xfffffffd
#define SPIMST2_TXO_INT_SFT                                          1
#define SPIMST2_TXO_INT_HI                                           1
#define SPIMST2_TXO_INT_SZ                                           1

#define SPIMST2_RXU_INT_MSK                                          0x00000004
#define SPIMST2_RXU_INT_I_MSK                                        0xfffffffb
#define SPIMST2_RXU_INT_SFT                                          2
#define SPIMST2_RXU_INT_HI                                           2
#define SPIMST2_RXU_INT_SZ                                           1

#define SPIMST2_RXO_INT_MSK                                          0x00000008
#define SPIMST2_RXO_INT_I_MSK                                        0xfffffff7
#define SPIMST2_RXO_INT_SFT                                          3
#define SPIMST2_RXO_INT_HI                                           3
#define SPIMST2_RXO_INT_SZ                                           1

#define SPIMST2_RXF_INT_MSK                                          0x00000010
#define SPIMST2_RXF_INT_I_MSK                                        0xffffffef
#define SPIMST2_RXF_INT_SFT                                          4
#define SPIMST2_RXF_INT_HI                                           4
#define SPIMST2_RXF_INT_SZ                                           1

#define SPIMST2_COMP_VERS_MSK                                        0xffffffff
#define SPIMST2_COMP_VERS_I_MSK                                      0x00000000
#define SPIMST2_COMP_VERS_SFT                                        0
#define SPIMST2_COMP_VERS_HI                                         31
#define SPIMST2_COMP_VERS_SZ                                         32

#define SPIMST2_TRX_DATA_MSK                                         0xffffffff
#define SPIMST2_TRX_DATA_I_MSK                                       0x00000000
#define SPIMST2_TRX_DATA_SFT                                         0
#define SPIMST2_TRX_DATA_HI                                          31
#define SPIMST2_TRX_DATA_SZ                                          32

#define SPI_PERISLV_DATA_LEN_MSK                                     0x0000000f
#define SPI_PERISLV_DATA_LEN_I_MSK                                   0xfffffff0
#define SPI_PERISLV_DATA_LEN_SFT                                     0
#define SPI_PERISLV_DATA_LEN_HI                                      3
#define SPI_PERISLV_DATA_LEN_SZ                                      4

#define SPI_PERISLV_CPHA_MSK                                         0x00000040
#define SPI_PERISLV_CPHA_I_MSK                                       0xffffffbf
#define SPI_PERISLV_CPHA_SFT                                         6
#define SPI_PERISLV_CPHA_HI                                          6
#define SPI_PERISLV_CPHA_SZ                                          1

#define SPI_PERISLV_CPOL_MSK                                         0x00000080
#define SPI_PERISLV_CPOL_I_MSK                                       0xffffff7f
#define SPI_PERISLV_CPOL_SFT                                         7
#define SPI_PERISLV_CPOL_HI                                          7
#define SPI_PERISLV_CPOL_SZ                                          1

#define SPI_PERISLV_TRX_MODE_MSK                                     0x00000300
#define SPI_PERISLV_TRX_MODE_I_MSK                                   0xfffffcff
#define SPI_PERISLV_TRX_MODE_SFT                                     8
#define SPI_PERISLV_TRX_MODE_HI                                      9
#define SPI_PERISLV_TRX_MODE_SZ                                      2

#define SPI_PERISLV_ENABLE_MSK                                       0x00000001
#define SPI_PERISLV_ENABLE_I_MSK                                     0xfffffffe
#define SPI_PERISLV_ENABLE_SFT                                       0
#define SPI_PERISLV_ENABLE_HI                                        0
#define SPI_PERISLV_ENABLE_SZ                                        1

#define SPI_PERISLV_TXFIFO_TH_MSK                                    0x0000000f
#define SPI_PERISLV_TXFIFO_TH_I_MSK                                  0xfffffff0
#define SPI_PERISLV_TXFIFO_TH_SFT                                    0
#define SPI_PERISLV_TXFIFO_TH_HI                                     3
#define SPI_PERISLV_TXFIFO_TH_SZ                                     4

#define SPI_PERISLV_RXFIFO_TH_MSK                                    0x0000000f
#define SPI_PERISLV_RXFIFO_TH_I_MSK                                  0xfffffff0
#define SPI_PERISLV_RXFIFO_TH_SFT                                    0
#define SPI_PERISLV_RXFIFO_TH_HI                                     3
#define SPI_PERISLV_RXFIFO_TH_SZ                                     4

#define SPIPERISLVTRXBUSYFLAG_MSK                                    0x00000001
#define SPIPERISLVTRXBUSYFLAG_I_MSK                                  0xfffffffe
#define SPIPERISLVTRXBUSYFLAG_SFT                                    0
#define SPIPERISLVTRXBUSYFLAG_HI                                     0
#define SPIPERISLVTRXBUSYFLAG_SZ                                     1

#define SPIPERISLVTXNOTFULLFLAG_MSK                                  0x00000002
#define SPIPERISLVTXNOTFULLFLAG_I_MSK                                0xfffffffd
#define SPIPERISLVTXNOTFULLFLAG_SFT                                  1
#define SPIPERISLVTXNOTFULLFLAG_HI                                   1
#define SPIPERISLVTXNOTFULLFLAG_SZ                                   1

#define SPIPERISLVTXEMPTYFLAG_MSK                                    0x00000004
#define SPIPERISLVTXEMPTYFLAG_I_MSK                                  0xfffffffb
#define SPIPERISLVTXEMPTYFLAG_SFT                                    2
#define SPIPERISLVTXEMPTYFLAG_HI                                     2
#define SPIPERISLVTXEMPTYFLAG_SZ                                     1

#define SPIPERISLVRXNOTEMPTYFLAG_MSK                                 0x00000008
#define SPIPERISLVRXNOTEMPTYFLAG_I_MSK                               0xfffffff7
#define SPIPERISLVRXNOTEMPTYFLAG_SFT                                 3
#define SPIPERISLVRXNOTEMPTYFLAG_HI                                  3
#define SPIPERISLVRXNOTEMPTYFLAG_SZ                                  1

#define SPIPERISLVRXFULLFLAG_MSK                                     0x00000010
#define SPIPERISLVRXFULLFLAG_I_MSK                                   0xffffffef
#define SPIPERISLVRXFULLFLAG_SFT                                     4
#define SPIPERISLVRXFULLFLAG_HI                                      4
#define SPIPERISLVRXFULLFLAG_SZ                                      1

#define SPIPERISLVTXERRORFLAG_MSK                                    0x00000020
#define SPIPERISLVTXERRORFLAG_I_MSK                                  0xffffffdf
#define SPIPERISLVTXERRORFLAG_SFT                                    5
#define SPIPERISLVTXERRORFLAG_HI                                     5
#define SPIPERISLVTXERRORFLAG_SZ                                     1

#define SPI_PERISLV_TXE_INT_UNMASK_MSK                               0x00000001
#define SPI_PERISLV_TXE_INT_UNMASK_I_MSK                             0xfffffffe
#define SPI_PERISLV_TXE_INT_UNMASK_SFT                               0
#define SPI_PERISLV_TXE_INT_UNMASK_HI                                0
#define SPI_PERISLV_TXE_INT_UNMASK_SZ                                1

#define SPI_PERISLV_TXO_INT_UNMASK_MSK                               0x00000002
#define SPI_PERISLV_TXO_INT_UNMASK_I_MSK                             0xfffffffd
#define SPI_PERISLV_TXO_INT_UNMASK_SFT                               1
#define SPI_PERISLV_TXO_INT_UNMASK_HI                                1
#define SPI_PERISLV_TXO_INT_UNMASK_SZ                                1

#define SPI_PERISLV_RXU_INT_UNMASK_MSK                               0x00000004
#define SPI_PERISLV_RXU_INT_UNMASK_I_MSK                             0xfffffffb
#define SPI_PERISLV_RXU_INT_UNMASK_SFT                               2
#define SPI_PERISLV_RXU_INT_UNMASK_HI                                2
#define SPI_PERISLV_RXU_INT_UNMASK_SZ                                1

#define SPI_PERISLV_RXO_INT_UNMASK_MSK                               0x00000008
#define SPI_PERISLV_RXO_INT_UNMASK_I_MSK                             0xfffffff7
#define SPI_PERISLV_RXO_INT_UNMASK_SFT                               3
#define SPI_PERISLV_RXO_INT_UNMASK_HI                                3
#define SPI_PERISLV_RXO_INT_UNMASK_SZ                                1

#define SPI_PERISLV_RXF_INT_UNMASK_MSK                               0x00000010
#define SPI_PERISLV_RXF_INT_UNMASK_I_MSK                             0xffffffef
#define SPI_PERISLV_RXF_INT_UNMASK_SFT                               4
#define SPI_PERISLV_RXF_INT_UNMASK_HI                                4
#define SPI_PERISLV_RXF_INT_UNMASK_SZ                                1

#define SPI_PERISLV_TXE_INT_MSK                                      0x00000001
#define SPI_PERISLV_TXE_INT_I_MSK                                    0xfffffffe
#define SPI_PERISLV_TXE_INT_SFT                                      0
#define SPI_PERISLV_TXE_INT_HI                                       0
#define SPI_PERISLV_TXE_INT_SZ                                       1

#define SPI_PERISLV_TXO_INT_MSK                                      0x00000002
#define SPI_PERISLV_TXO_INT_I_MSK                                    0xfffffffd
#define SPI_PERISLV_TXO_INT_SFT                                      1
#define SPI_PERISLV_TXO_INT_HI                                       1
#define SPI_PERISLV_TXO_INT_SZ                                       1

#define SPI_PERISLV_RXU_INT_MSK                                      0x00000004
#define SPI_PERISLV_RXU_INT_I_MSK                                    0xfffffffb
#define SPI_PERISLV_RXU_INT_SFT                                      2
#define SPI_PERISLV_RXU_INT_HI                                       2
#define SPI_PERISLV_RXU_INT_SZ                                       1

#define SPI_PERISLV_RXO_INT_MSK                                      0x00000008
#define SPI_PERISLV_RXO_INT_I_MSK                                    0xfffffff7
#define SPI_PERISLV_RXO_INT_SFT                                      3
#define SPI_PERISLV_RXO_INT_HI                                       3
#define SPI_PERISLV_RXO_INT_SZ                                       1

#define SPI_PERISLV_RXF_INT_MSK                                      0x00000010
#define SPI_PERISLV_RXF_INT_I_MSK                                    0xffffffef
#define SPI_PERISLV_RXF_INT_SFT                                      4
#define SPI_PERISLV_RXF_INT_HI                                       4
#define SPI_PERISLV_RXF_INT_SZ                                       1

#define SPI_PERISLV_TXE_RAW_INT_MSK                                  0x00000001
#define SPI_PERISLV_TXE_RAW_INT_I_MSK                                0xfffffffe
#define SPI_PERISLV_TXE_RAW_INT_SFT                                  0
#define SPI_PERISLV_TXE_RAW_INT_HI                                   0
#define SPI_PERISLV_TXE_RAW_INT_SZ                                   1

#define SPI_PERISLV_TXO_RAW_INT_MSK                                  0x00000002
#define SPI_PERISLV_TXO_RAW_INT_I_MSK                                0xfffffffd
#define SPI_PERISLV_TXO_RAW_INT_SFT                                  1
#define SPI_PERISLV_TXO_RAW_INT_HI                                   1
#define SPI_PERISLV_TXO_RAW_INT_SZ                                   1

#define SPI_PERISLV_RXU_RAW_INT_MSK                                  0x00000004
#define SPI_PERISLV_RXU_RAW_INT_I_MSK                                0xfffffffb
#define SPI_PERISLV_RXU_RAW_INT_SFT                                  2
#define SPI_PERISLV_RXU_RAW_INT_HI                                   2
#define SPI_PERISLV_RXU_RAW_INT_SZ                                   1

#define SPI_PERISLV_RXO_RAW_INT_MSK                                  0x00000008
#define SPI_PERISLV_RXO_RAW_INT_I_MSK                                0xfffffff7
#define SPI_PERISLV_RXO_RAW_INT_SFT                                  3
#define SPI_PERISLV_RXO_RAW_INT_HI                                   3
#define SPI_PERISLV_RXO_RAW_INT_SZ                                   1

#define SPI_PERISLV_RXF_RAW_INT_MSK                                  0x00000010
#define SPI_PERISLV_RXF_RAW_INT_I_MSK                                0xffffffef
#define SPI_PERISLV_RXF_RAW_INT_SFT                                  4
#define SPI_PERISLV_RXF_RAW_INT_HI                                   4
#define SPI_PERISLV_RXF_RAW_INT_SZ                                   1

#define SPI_PERISLV_COMP_VERS_MSK                                    0xffffffff
#define SPI_PERISLV_COMP_VERS_I_MSK                                  0x00000000
#define SPI_PERISLV_COMP_VERS_SFT                                    0
#define SPI_PERISLV_COMP_VERS_HI                                     31
#define SPI_PERISLV_COMP_VERS_SZ                                     32

#define SPI_PERISLV_TRX_DATA_MSK                                     0xffffffff
#define SPI_PERISLV_TRX_DATA_I_MSK                                   0x00000000
#define SPI_PERISLV_TRX_DATA_SFT                                     0
#define SPI_PERISLV_TRX_DATA_HI                                      31
#define SPI_PERISLV_TRX_DATA_SZ                                      32

#define SPI_PERISLV1_DATA_LEN_MSK                                    0x0000000f
#define SPI_PERISLV1_DATA_LEN_I_MSK                                  0xfffffff0
#define SPI_PERISLV1_DATA_LEN_SFT                                    0
#define SPI_PERISLV1_DATA_LEN_HI                                     3
#define SPI_PERISLV1_DATA_LEN_SZ                                     4

#define SPI_PERISLV1_CPHA_MSK                                        0x00000040
#define SPI_PERISLV1_CPHA_I_MSK                                      0xffffffbf
#define SPI_PERISLV1_CPHA_SFT                                        6
#define SPI_PERISLV1_CPHA_HI                                         6
#define SPI_PERISLV1_CPHA_SZ                                         1

#define SPI_PERISLV1_CPOL_MSK                                        0x00000080
#define SPI_PERISLV1_CPOL_I_MSK                                      0xffffff7f
#define SPI_PERISLV1_CPOL_SFT                                        7
#define SPI_PERISLV1_CPOL_HI                                         7
#define SPI_PERISLV1_CPOL_SZ                                         1

#define SPI_PERISLV1_TRX_MODE_MSK                                    0x00000300
#define SPI_PERISLV1_TRX_MODE_I_MSK                                  0xfffffcff
#define SPI_PERISLV1_TRX_MODE_SFT                                    8
#define SPI_PERISLV1_TRX_MODE_HI                                     9
#define SPI_PERISLV1_TRX_MODE_SZ                                     2

#define SPI_PERISLV1_ENABLE_MSK                                      0x00000001
#define SPI_PERISLV1_ENABLE_I_MSK                                    0xfffffffe
#define SPI_PERISLV1_ENABLE_SFT                                      0
#define SPI_PERISLV1_ENABLE_HI                                       0
#define SPI_PERISLV1_ENABLE_SZ                                       1

#define SPI_PERISLV1_TXFIFO_TH_MSK                                   0x0000000f
#define SPI_PERISLV1_TXFIFO_TH_I_MSK                                 0xfffffff0
#define SPI_PERISLV1_TXFIFO_TH_SFT                                   0
#define SPI_PERISLV1_TXFIFO_TH_HI                                    3
#define SPI_PERISLV1_TXFIFO_TH_SZ                                    4

#define SPI_PERISLV1_RXFIFO_TH_MSK                                   0x0000000f
#define SPI_PERISLV1_RXFIFO_TH_I_MSK                                 0xfffffff0
#define SPI_PERISLV1_RXFIFO_TH_SFT                                   0
#define SPI_PERISLV1_RXFIFO_TH_HI                                    3
#define SPI_PERISLV1_RXFIFO_TH_SZ                                    4

#define SPIPERISLV1TRXBUSYFLAG_MSK                                   0x00000001
#define SPIPERISLV1TRXBUSYFLAG_I_MSK                                 0xfffffffe
#define SPIPERISLV1TRXBUSYFLAG_SFT                                   0
#define SPIPERISLV1TRXBUSYFLAG_HI                                    0
#define SPIPERISLV1TRXBUSYFLAG_SZ                                    1

#define SPIPERISLV1TXNOTFULLFLAG_MSK                                 0x00000002
#define SPIPERISLV1TXNOTFULLFLAG_I_MSK                               0xfffffffd
#define SPIPERISLV1TXNOTFULLFLAG_SFT                                 1
#define SPIPERISLV1TXNOTFULLFLAG_HI                                  1
#define SPIPERISLV1TXNOTFULLFLAG_SZ                                  1

#define SPIPERISLV1TXEMPTYFLAG_MSK                                   0x00000004
#define SPIPERISLV1TXEMPTYFLAG_I_MSK                                 0xfffffffb
#define SPIPERISLV1TXEMPTYFLAG_SFT                                   2
#define SPIPERISLV1TXEMPTYFLAG_HI                                    2
#define SPIPERISLV1TXEMPTYFLAG_SZ                                    1

#define SPIPERISLV1RXNOTEMPTYFLAG_MSK                                0x00000008
#define SPIPERISLV1RXNOTEMPTYFLAG_I_MSK                              0xfffffff7
#define SPIPERISLV1RXNOTEMPTYFLAG_SFT                                3
#define SPIPERISLV1RXNOTEMPTYFLAG_HI                                 3
#define SPIPERISLV1RXNOTEMPTYFLAG_SZ                                 1

#define SPIPERISLV1RXFULLFLAG_MSK                                    0x00000010
#define SPIPERISLV1RXFULLFLAG_I_MSK                                  0xffffffef
#define SPIPERISLV1RXFULLFLAG_SFT                                    4
#define SPIPERISLV1RXFULLFLAG_HI                                     4
#define SPIPERISLV1RXFULLFLAG_SZ                                     1

#define SPIPERISLV1TXERRORFLAG_MSK                                   0x00000020
#define SPIPERISLV1TXERRORFLAG_I_MSK                                 0xffffffdf
#define SPIPERISLV1TXERRORFLAG_SFT                                   5
#define SPIPERISLV1TXERRORFLAG_HI                                    5
#define SPIPERISLV1TXERRORFLAG_SZ                                    1

#define SPI_PERISLV1_TXE_INT_UNMASK_MSK                              0x00000001
#define SPI_PERISLV1_TXE_INT_UNMASK_I_MSK                            0xfffffffe
#define SPI_PERISLV1_TXE_INT_UNMASK_SFT                              0
#define SPI_PERISLV1_TXE_INT_UNMASK_HI                               0
#define SPI_PERISLV1_TXE_INT_UNMASK_SZ                               1

#define SPI_PERISLV1_TXO_INT_UNMASK_MSK                              0x00000002
#define SPI_PERISLV1_TXO_INT_UNMASK_I_MSK                            0xfffffffd
#define SPI_PERISLV1_TXO_INT_UNMASK_SFT                              1
#define SPI_PERISLV1_TXO_INT_UNMASK_HI                               1
#define SPI_PERISLV1_TXO_INT_UNMASK_SZ                               1

#define SPI_PERISLV1_RXU_INT_UNMASK_MSK                              0x00000004
#define SPI_PERISLV1_RXU_INT_UNMASK_I_MSK                            0xfffffffb
#define SPI_PERISLV1_RXU_INT_UNMASK_SFT                              2
#define SPI_PERISLV1_RXU_INT_UNMASK_HI                               2
#define SPI_PERISLV1_RXU_INT_UNMASK_SZ                               1

#define SPI_PERISLV1_RXO_INT_UNMASK_MSK                              0x00000008
#define SPI_PERISLV1_RXO_INT_UNMASK_I_MSK                            0xfffffff7
#define SPI_PERISLV1_RXO_INT_UNMASK_SFT                              3
#define SPI_PERISLV1_RXO_INT_UNMASK_HI                               3
#define SPI_PERISLV1_RXO_INT_UNMASK_SZ                               1

#define SPI_PERISLV1_RXF_INT_UNMASK_MSK                              0x00000010
#define SPI_PERISLV1_RXF_INT_UNMASK_I_MSK                            0xffffffef
#define SPI_PERISLV1_RXF_INT_UNMASK_SFT                              4
#define SPI_PERISLV1_RXF_INT_UNMASK_HI                               4
#define SPI_PERISLV1_RXF_INT_UNMASK_SZ                               1

#define SPI_PERISLV1_TXE_INT_MSK                                     0x00000001
#define SPI_PERISLV1_TXE_INT_I_MSK                                   0xfffffffe
#define SPI_PERISLV1_TXE_INT_SFT                                     0
#define SPI_PERISLV1_TXE_INT_HI                                      0
#define SPI_PERISLV1_TXE_INT_SZ                                      1

#define SPI_PERISLV1_TXO_INT_MSK                                     0x00000002
#define SPI_PERISLV1_TXO_INT_I_MSK                                   0xfffffffd
#define SPI_PERISLV1_TXO_INT_SFT                                     1
#define SPI_PERISLV1_TXO_INT_HI                                      1
#define SPI_PERISLV1_TXO_INT_SZ                                      1

#define SPI_PERISLV1_RXU_INT_MSK                                     0x00000004
#define SPI_PERISLV1_RXU_INT_I_MSK                                   0xfffffffb
#define SPI_PERISLV1_RXU_INT_SFT                                     2
#define SPI_PERISLV1_RXU_INT_HI                                      2
#define SPI_PERISLV1_RXU_INT_SZ                                      1

#define SPI_PERISLV1_RXO_INT_MSK                                     0x00000008
#define SPI_PERISLV1_RXO_INT_I_MSK                                   0xfffffff7
#define SPI_PERISLV1_RXO_INT_SFT                                     3
#define SPI_PERISLV1_RXO_INT_HI                                      3
#define SPI_PERISLV1_RXO_INT_SZ                                      1

#define SPI_PERISLV1_RXF_INT_MSK                                     0x00000010
#define SPI_PERISLV1_RXF_INT_I_MSK                                   0xffffffef
#define SPI_PERISLV1_RXF_INT_SFT                                     4
#define SPI_PERISLV1_RXF_INT_HI                                      4
#define SPI_PERISLV1_RXF_INT_SZ                                      1

#define SPI_PERISLV1_TXE_RAW_INT_MSK                                 0x00000001
#define SPI_PERISLV1_TXE_RAW_INT_I_MSK                               0xfffffffe
#define SPI_PERISLV1_TXE_RAW_INT_SFT                                 0
#define SPI_PERISLV1_TXE_RAW_INT_HI                                  0
#define SPI_PERISLV1_TXE_RAW_INT_SZ                                  1

#define SPI_PERISLV1_TXO_RAW_INT_MSK                                 0x00000002
#define SPI_PERISLV1_TXO_RAW_INT_I_MSK                               0xfffffffd
#define SPI_PERISLV1_TXO_RAW_INT_SFT                                 1
#define SPI_PERISLV1_TXO_RAW_INT_HI                                  1
#define SPI_PERISLV1_TXO_RAW_INT_SZ                                  1

#define SPI_PERISLV1_RXU_RAW_INT_MSK                                 0x00000004
#define SPI_PERISLV1_RXU_RAW_INT_I_MSK                               0xfffffffb
#define SPI_PERISLV1_RXU_RAW_INT_SFT                                 2
#define SPI_PERISLV1_RXU_RAW_INT_HI                                  2
#define SPI_PERISLV1_RXU_RAW_INT_SZ                                  1

#define SPI_PERISLV1_RXO_RAW_INT_MSK                                 0x00000008
#define SPI_PERISLV1_RXO_RAW_INT_I_MSK                               0xfffffff7
#define SPI_PERISLV1_RXO_RAW_INT_SFT                                 3
#define SPI_PERISLV1_RXO_RAW_INT_HI                                  3
#define SPI_PERISLV1_RXO_RAW_INT_SZ                                  1

#define SPI_PERISLV1_RXF_RAW_INT_MSK                                 0x00000010
#define SPI_PERISLV1_RXF_RAW_INT_I_MSK                               0xffffffef
#define SPI_PERISLV1_RXF_RAW_INT_SFT                                 4
#define SPI_PERISLV1_RXF_RAW_INT_HI                                  4
#define SPI_PERISLV1_RXF_RAW_INT_SZ                                  1

#define SPI_PERISLV1_COMP_VERS_MSK                                   0xffffffff
#define SPI_PERISLV1_COMP_VERS_I_MSK                                 0x00000000
#define SPI_PERISLV1_COMP_VERS_SFT                                   0
#define SPI_PERISLV1_COMP_VERS_HI                                    31
#define SPI_PERISLV1_COMP_VERS_SZ                                    32

#define SPI_PERISLV1_TRX_DATA_MSK                                    0xffffffff
#define SPI_PERISLV1_TRX_DATA_I_MSK                                  0x00000000
#define SPI_PERISLV1_TRX_DATA_SFT                                    0
#define SPI_PERISLV1_TRX_DATA_HI                                     31
#define SPI_PERISLV1_TRX_DATA_SZ                                     32

#define SBUS_DMAC_SAR0_MSK                                           0xffffffff
#define SBUS_DMAC_SAR0_I_MSK                                         0x00000000
#define SBUS_DMAC_SAR0_SFT                                           0
#define SBUS_DMAC_SAR0_HI                                            31
#define SBUS_DMAC_SAR0_SZ                                            32

#define SBUS_DMAC_DAR0_MSK                                           0xffffffff
#define SBUS_DMAC_DAR0_I_MSK                                         0x00000000
#define SBUS_DMAC_DAR0_SFT                                           0
#define SBUS_DMAC_DAR0_HI                                            31
#define SBUS_DMAC_DAR0_SZ                                            32

#define SBUS_DMAC_LLP0_MSK                                           0xffffffff
#define SBUS_DMAC_LLP0_I_MSK                                         0x00000000
#define SBUS_DMAC_LLP0_SFT                                           0
#define SBUS_DMAC_LLP0_HI                                            31
#define SBUS_DMAC_LLP0_SZ                                            32

#define SBUS_DMAC_INTR_EN0_MSK                                       0x00000001
#define SBUS_DMAC_INTR_EN0_I_MSK                                     0xfffffffe
#define SBUS_DMAC_INTR_EN0_SFT                                       0
#define SBUS_DMAC_INTR_EN0_HI                                        0
#define SBUS_DMAC_INTR_EN0_SZ                                        1

#define SBUS_DMAC_DST_TR_WIDTH0_MSK                                  0x0000000e
#define SBUS_DMAC_DST_TR_WIDTH0_I_MSK                                0xfffffff1
#define SBUS_DMAC_DST_TR_WIDTH0_SFT                                  1
#define SBUS_DMAC_DST_TR_WIDTH0_HI                                   3
#define SBUS_DMAC_DST_TR_WIDTH0_SZ                                   3

#define SBUS_DMAC_SRC_TR_WIDTH0_MSK                                  0x00000070
#define SBUS_DMAC_SRC_TR_WIDTH0_I_MSK                                0xffffff8f
#define SBUS_DMAC_SRC_TR_WIDTH0_SFT                                  4
#define SBUS_DMAC_SRC_TR_WIDTH0_HI                                   6
#define SBUS_DMAC_SRC_TR_WIDTH0_SZ                                   3

#define SBUS_DMAC_DINC0_MSK                                          0x00000180
#define SBUS_DMAC_DINC0_I_MSK                                        0xfffffe7f
#define SBUS_DMAC_DINC0_SFT                                          7
#define SBUS_DMAC_DINC0_HI                                           8
#define SBUS_DMAC_DINC0_SZ                                           2

#define SBUS_DMAC_SINC0_MSK                                          0x00000600
#define SBUS_DMAC_SINC0_I_MSK                                        0xfffff9ff
#define SBUS_DMAC_SINC0_SFT                                          9
#define SBUS_DMAC_SINC0_HI                                           10
#define SBUS_DMAC_SINC0_SZ                                           2

#define SBUS_DMAC_DST_MSIZE0_MSK                                     0x00003800
#define SBUS_DMAC_DST_MSIZE0_I_MSK                                   0xffffc7ff
#define SBUS_DMAC_DST_MSIZE0_SFT                                     11
#define SBUS_DMAC_DST_MSIZE0_HI                                      13
#define SBUS_DMAC_DST_MSIZE0_SZ                                      3

#define SBUS_DMAC_SRC_MSIZE0_MSK                                     0x0001c000
#define SBUS_DMAC_SRC_MSIZE0_I_MSK                                   0xfffe3fff
#define SBUS_DMAC_SRC_MSIZE0_SFT                                     14
#define SBUS_DMAC_SRC_MSIZE0_HI                                      16
#define SBUS_DMAC_SRC_MSIZE0_SZ                                      3

#define SBUS_DMAC_FC_MODE0_MSK                                       0x00700000
#define SBUS_DMAC_FC_MODE0_I_MSK                                     0xff8fffff
#define SBUS_DMAC_FC_MODE0_SFT                                       20
#define SBUS_DMAC_FC_MODE0_HI                                        22
#define SBUS_DMAC_FC_MODE0_SZ                                        3

#define SBUS_LLP_DST0_EN_MSK                                         0x08000000
#define SBUS_LLP_DST0_EN_I_MSK                                       0xf7ffffff
#define SBUS_LLP_DST0_EN_SFT                                         27
#define SBUS_LLP_DST0_EN_HI                                          27
#define SBUS_LLP_DST0_EN_SZ                                          1

#define SBUS_LLP_SRC0_EN_MSK                                         0x10000000
#define SBUS_LLP_SRC0_EN_I_MSK                                       0xefffffff
#define SBUS_LLP_SRC0_EN_SFT                                         28
#define SBUS_LLP_SRC0_EN_HI                                          28
#define SBUS_LLP_SRC0_EN_SZ                                          1

#define SBUS_DMAC_BLOCK0_MSK                                         0x00000fff
#define SBUS_DMAC_BLOCK0_I_MSK                                       0xfffff000
#define SBUS_DMAC_BLOCK0_SFT                                         0
#define SBUS_DMAC_BLOCK0_HI                                          11
#define SBUS_DMAC_BLOCK0_SZ                                          12

#define SBUS_DMAC_CH0_PRIOR_MSK                                      0x00000020
#define SBUS_DMAC_CH0_PRIOR_I_MSK                                    0xffffffdf
#define SBUS_DMAC_CH0_PRIOR_SFT                                      5
#define SBUS_DMAC_CH0_PRIOR_HI                                       5
#define SBUS_DMAC_CH0_PRIOR_SZ                                       1

#define SBUS_DMAC_HS_SEL_DST0_MSK                                    0x00000400
#define SBUS_DMAC_HS_SEL_DST0_I_MSK                                  0xfffffbff
#define SBUS_DMAC_HS_SEL_DST0_SFT                                    10
#define SBUS_DMAC_HS_SEL_DST0_HI                                     10
#define SBUS_DMAC_HS_SEL_DST0_SZ                                     1

#define SBUS_DMAC_HS_SEL_SRC0_MSK                                    0x00000800
#define SBUS_DMAC_HS_SEL_SRC0_I_MSK                                  0xfffff7ff
#define SBUS_DMAC_HS_SEL_SRC0_SFT                                    11
#define SBUS_DMAC_HS_SEL_SRC0_HI                                     11
#define SBUS_DMAC_HS_SEL_SRC0_SZ                                     1

#define SBUS_DMAC_MAX_BURST_LEN0_MSK                                 0x3ff00000
#define SBUS_DMAC_MAX_BURST_LEN0_I_MSK                               0xc00fffff
#define SBUS_DMAC_MAX_BURST_LEN0_SFT                                 20
#define SBUS_DMAC_MAX_BURST_LEN0_HI                                  29
#define SBUS_DMAC_MAX_BURST_LEN0_SZ                                  10

#define SBUS_RELOAD_SRC0_MSK                                         0x40000000
#define SBUS_RELOAD_SRC0_I_MSK                                       0xbfffffff
#define SBUS_RELOAD_SRC0_SFT                                         30
#define SBUS_RELOAD_SRC0_HI                                          30
#define SBUS_RELOAD_SRC0_SZ                                          1

#define SBUS_RELOAD_DSC0_MSK                                         0x80000000
#define SBUS_RELOAD_DSC0_I_MSK                                       0x7fffffff
#define SBUS_RELOAD_DSC0_SFT                                         31
#define SBUS_RELOAD_DSC0_HI                                          31
#define SBUS_RELOAD_DSC0_SZ                                          1

#define SBUS_DMAC_SRC_HS_BUS_SEL0_MSK                                0x00000780
#define SBUS_DMAC_SRC_HS_BUS_SEL0_I_MSK                              0xfffff87f
#define SBUS_DMAC_SRC_HS_BUS_SEL0_SFT                                7
#define SBUS_DMAC_SRC_HS_BUS_SEL0_HI                                 10
#define SBUS_DMAC_SRC_HS_BUS_SEL0_SZ                                 4

#define SBUS_DMAC_DST_HS_BUS_SEL0_MSK                                0x00007800
#define SBUS_DMAC_DST_HS_BUS_SEL0_I_MSK                              0xffff87ff
#define SBUS_DMAC_DST_HS_BUS_SEL0_SFT                                11
#define SBUS_DMAC_DST_HS_BUS_SEL0_HI                                 14
#define SBUS_DMAC_DST_HS_BUS_SEL0_SZ                                 4

#define SBUS_DMAC_SGI0_MSK                                           0x000fffff
#define SBUS_DMAC_SGI0_I_MSK                                         0xfff00000
#define SBUS_DMAC_SGI0_SFT                                           0
#define SBUS_DMAC_SGI0_HI                                            19
#define SBUS_DMAC_SGI0_SZ                                            20

#define SBUS_DMAC_SGC0_MSK                                           0xfff00000
#define SBUS_DMAC_SGC0_I_MSK                                         0x000fffff
#define SBUS_DMAC_SGC0_SFT                                           20
#define SBUS_DMAC_SGC0_HI                                            31
#define SBUS_DMAC_SGC0_SZ                                            12

#define SBUS_DMAC_DSI0_MSK                                           0x000fffff
#define SBUS_DMAC_DSI0_I_MSK                                         0xfff00000
#define SBUS_DMAC_DSI0_SFT                                           0
#define SBUS_DMAC_DSI0_HI                                            19
#define SBUS_DMAC_DSI0_SZ                                            20

#define SBUS_DMAC_DSC0_MSK                                           0xfff00000
#define SBUS_DMAC_DSC0_I_MSK                                         0x000fffff
#define SBUS_DMAC_DSC0_SFT                                           20
#define SBUS_DMAC_DSC0_HI                                            31
#define SBUS_DMAC_DSC0_SZ                                            12

#define SBUS_DMAC_SAR1_MSK                                           0xffffffff
#define SBUS_DMAC_SAR1_I_MSK                                         0x00000000
#define SBUS_DMAC_SAR1_SFT                                           0
#define SBUS_DMAC_SAR1_HI                                            31
#define SBUS_DMAC_SAR1_SZ                                            32

#define SBUS_DMAC_DAR1_MSK                                           0xffffffff
#define SBUS_DMAC_DAR1_I_MSK                                         0x00000000
#define SBUS_DMAC_DAR1_SFT                                           0
#define SBUS_DMAC_DAR1_HI                                            31
#define SBUS_DMAC_DAR1_SZ                                            32

#define SBUS_DMAC_LLP1_MSK                                           0xffffffff
#define SBUS_DMAC_LLP1_I_MSK                                         0x00000000
#define SBUS_DMAC_LLP1_SFT                                           0
#define SBUS_DMAC_LLP1_HI                                            31
#define SBUS_DMAC_LLP1_SZ                                            32

#define SBUS_DMAC_INTR_EN1_MSK                                       0x00000001
#define SBUS_DMAC_INTR_EN1_I_MSK                                     0xfffffffe
#define SBUS_DMAC_INTR_EN1_SFT                                       0
#define SBUS_DMAC_INTR_EN1_HI                                        0
#define SBUS_DMAC_INTR_EN1_SZ                                        1

#define SBUS_DMAC_DST_TR_WIDTH1_MSK                                  0x0000000e
#define SBUS_DMAC_DST_TR_WIDTH1_I_MSK                                0xfffffff1
#define SBUS_DMAC_DST_TR_WIDTH1_SFT                                  1
#define SBUS_DMAC_DST_TR_WIDTH1_HI                                   3
#define SBUS_DMAC_DST_TR_WIDTH1_SZ                                   3

#define SBUS_DMAC_SRC_TR_WIDTH1_MSK                                  0x00000070
#define SBUS_DMAC_SRC_TR_WIDTH1_I_MSK                                0xffffff8f
#define SBUS_DMAC_SRC_TR_WIDTH1_SFT                                  4
#define SBUS_DMAC_SRC_TR_WIDTH1_HI                                   6
#define SBUS_DMAC_SRC_TR_WIDTH1_SZ                                   3

#define SBUS_DMAC_DINC1_MSK                                          0x00000180
#define SBUS_DMAC_DINC1_I_MSK                                        0xfffffe7f
#define SBUS_DMAC_DINC1_SFT                                          7
#define SBUS_DMAC_DINC1_HI                                           8
#define SBUS_DMAC_DINC1_SZ                                           2

#define SBUS_DMAC_SINC1_MSK                                          0x00000600
#define SBUS_DMAC_SINC1_I_MSK                                        0xfffff9ff
#define SBUS_DMAC_SINC1_SFT                                          9
#define SBUS_DMAC_SINC1_HI                                           10
#define SBUS_DMAC_SINC1_SZ                                           2

#define SBUS_DMAC_DST_MSIZE1_MSK                                     0x00003800
#define SBUS_DMAC_DST_MSIZE1_I_MSK                                   0xffffc7ff
#define SBUS_DMAC_DST_MSIZE1_SFT                                     11
#define SBUS_DMAC_DST_MSIZE1_HI                                      13
#define SBUS_DMAC_DST_MSIZE1_SZ                                      3

#define SBUS_DMAC_SRC_MSIZE1_MSK                                     0x0001c000
#define SBUS_DMAC_SRC_MSIZE1_I_MSK                                   0xfffe3fff
#define SBUS_DMAC_SRC_MSIZE1_SFT                                     14
#define SBUS_DMAC_SRC_MSIZE1_HI                                      16
#define SBUS_DMAC_SRC_MSIZE1_SZ                                      3

#define SBUS_DMAC_FC_MODE1_MSK                                       0x00700000
#define SBUS_DMAC_FC_MODE1_I_MSK                                     0xff8fffff
#define SBUS_DMAC_FC_MODE1_SFT                                       20
#define SBUS_DMAC_FC_MODE1_HI                                        22
#define SBUS_DMAC_FC_MODE1_SZ                                        3

#define SBUS_LLP_DST1_EN_MSK                                         0x08000000
#define SBUS_LLP_DST1_EN_I_MSK                                       0xf7ffffff
#define SBUS_LLP_DST1_EN_SFT                                         27
#define SBUS_LLP_DST1_EN_HI                                          27
#define SBUS_LLP_DST1_EN_SZ                                          1

#define SBUS_LLP_SRC1_EN_MSK                                         0x10000000
#define SBUS_LLP_SRC1_EN_I_MSK                                       0xefffffff
#define SBUS_LLP_SRC1_EN_SFT                                         28
#define SBUS_LLP_SRC1_EN_HI                                          28
#define SBUS_LLP_SRC1_EN_SZ                                          1

#define SBUS_DMAC_BLOCK1_MSK                                         0x00000fff
#define SBUS_DMAC_BLOCK1_I_MSK                                       0xfffff000
#define SBUS_DMAC_BLOCK1_SFT                                         0
#define SBUS_DMAC_BLOCK1_HI                                          11
#define SBUS_DMAC_BLOCK1_SZ                                          12

#define SBUS_DMAC_CH1_PRIOR_MSK                                      0x00000020
#define SBUS_DMAC_CH1_PRIOR_I_MSK                                    0xffffffdf
#define SBUS_DMAC_CH1_PRIOR_SFT                                      5
#define SBUS_DMAC_CH1_PRIOR_HI                                       5
#define SBUS_DMAC_CH1_PRIOR_SZ                                       1

#define SBUS_DMAC_HS_SEL_DST1_MSK                                    0x00000400
#define SBUS_DMAC_HS_SEL_DST1_I_MSK                                  0xfffffbff
#define SBUS_DMAC_HS_SEL_DST1_SFT                                    10
#define SBUS_DMAC_HS_SEL_DST1_HI                                     10
#define SBUS_DMAC_HS_SEL_DST1_SZ                                     1

#define SBUS_DMAC_HS_SEL_SRC1_MSK                                    0x00000800
#define SBUS_DMAC_HS_SEL_SRC1_I_MSK                                  0xfffff7ff
#define SBUS_DMAC_HS_SEL_SRC1_SFT                                    11
#define SBUS_DMAC_HS_SEL_SRC1_HI                                     11
#define SBUS_DMAC_HS_SEL_SRC1_SZ                                     1

#define SBUS_DMAC_MAX_BURST_LEN1_MSK                                 0x3ff00000
#define SBUS_DMAC_MAX_BURST_LEN1_I_MSK                               0xc00fffff
#define SBUS_DMAC_MAX_BURST_LEN1_SFT                                 20
#define SBUS_DMAC_MAX_BURST_LEN1_HI                                  29
#define SBUS_DMAC_MAX_BURST_LEN1_SZ                                  10

#define SBUS_RELOAD_SRC1_MSK                                         0x40000000
#define SBUS_RELOAD_SRC1_I_MSK                                       0xbfffffff
#define SBUS_RELOAD_SRC1_SFT                                         30
#define SBUS_RELOAD_SRC1_HI                                          30
#define SBUS_RELOAD_SRC1_SZ                                          1

#define SBUS_RELOAD_DSC1_MSK                                         0x80000000
#define SBUS_RELOAD_DSC1_I_MSK                                       0x7fffffff
#define SBUS_RELOAD_DSC1_SFT                                         31
#define SBUS_RELOAD_DSC1_HI                                          31
#define SBUS_RELOAD_DSC1_SZ                                          1

#define SBUS_DMAC_SRC_HS_BUS_SEL1_MSK                                0x00000780
#define SBUS_DMAC_SRC_HS_BUS_SEL1_I_MSK                              0xfffff87f
#define SBUS_DMAC_SRC_HS_BUS_SEL1_SFT                                7
#define SBUS_DMAC_SRC_HS_BUS_SEL1_HI                                 10
#define SBUS_DMAC_SRC_HS_BUS_SEL1_SZ                                 4

#define SBUS_DMAC_DST_HS_BUS_SEL1_MSK                                0x00007800
#define SBUS_DMAC_DST_HS_BUS_SEL1_I_MSK                              0xffff87ff
#define SBUS_DMAC_DST_HS_BUS_SEL1_SFT                                11
#define SBUS_DMAC_DST_HS_BUS_SEL1_HI                                 14
#define SBUS_DMAC_DST_HS_BUS_SEL1_SZ                                 4

#define SBUS_DMAC_SGI1_MSK                                           0x000fffff
#define SBUS_DMAC_SGI1_I_MSK                                         0xfff00000
#define SBUS_DMAC_SGI1_SFT                                           0
#define SBUS_DMAC_SGI1_HI                                            19
#define SBUS_DMAC_SGI1_SZ                                            20

#define SBUS_DMAC_SGC1_MSK                                           0xfff00000
#define SBUS_DMAC_SGC1_I_MSK                                         0x000fffff
#define SBUS_DMAC_SGC1_SFT                                           20
#define SBUS_DMAC_SGC1_HI                                            31
#define SBUS_DMAC_SGC1_SZ                                            12

#define SBUS_DMAC_DSI1_MSK                                           0x000fffff
#define SBUS_DMAC_DSI1_I_MSK                                         0xfff00000
#define SBUS_DMAC_DSI1_SFT                                           0
#define SBUS_DMAC_DSI1_HI                                            19
#define SBUS_DMAC_DSI1_SZ                                            20

#define SBUS_DMAC_DSC1_MSK                                           0xfff00000
#define SBUS_DMAC_DSC1_I_MSK                                         0x000fffff
#define SBUS_DMAC_DSC1_SFT                                           20
#define SBUS_DMAC_DSC1_HI                                            31
#define SBUS_DMAC_DSC1_SZ                                            12

#define SBUS_DMAC_SAR2_MSK                                           0xffffffff
#define SBUS_DMAC_SAR2_I_MSK                                         0x00000000
#define SBUS_DMAC_SAR2_SFT                                           0
#define SBUS_DMAC_SAR2_HI                                            31
#define SBUS_DMAC_SAR2_SZ                                            32

#define SBUS_DMAC_DAR2_MSK                                           0xffffffff
#define SBUS_DMAC_DAR2_I_MSK                                         0x00000000
#define SBUS_DMAC_DAR2_SFT                                           0
#define SBUS_DMAC_DAR2_HI                                            31
#define SBUS_DMAC_DAR2_SZ                                            32

#define SBUS_DMAC_LLP2_MSK                                           0xffffffff
#define SBUS_DMAC_LLP2_I_MSK                                         0x00000000
#define SBUS_DMAC_LLP2_SFT                                           0
#define SBUS_DMAC_LLP2_HI                                            31
#define SBUS_DMAC_LLP2_SZ                                            32

#define SBUS_DMAC_INTR_EN2_MSK                                       0x00000001
#define SBUS_DMAC_INTR_EN2_I_MSK                                     0xfffffffe
#define SBUS_DMAC_INTR_EN2_SFT                                       0
#define SBUS_DMAC_INTR_EN2_HI                                        0
#define SBUS_DMAC_INTR_EN2_SZ                                        1

#define SBUS_DMAC_DST_TR_WIDTH2_MSK                                  0x0000000e
#define SBUS_DMAC_DST_TR_WIDTH2_I_MSK                                0xfffffff1
#define SBUS_DMAC_DST_TR_WIDTH2_SFT                                  1
#define SBUS_DMAC_DST_TR_WIDTH2_HI                                   3
#define SBUS_DMAC_DST_TR_WIDTH2_SZ                                   3

#define SBUS_DMAC_SRC_TR_WIDTH2_MSK                                  0x00000070
#define SBUS_DMAC_SRC_TR_WIDTH2_I_MSK                                0xffffff8f
#define SBUS_DMAC_SRC_TR_WIDTH2_SFT                                  4
#define SBUS_DMAC_SRC_TR_WIDTH2_HI                                   6
#define SBUS_DMAC_SRC_TR_WIDTH2_SZ                                   3

#define SBUS_DMAC_DINC2_MSK                                          0x00000180
#define SBUS_DMAC_DINC2_I_MSK                                        0xfffffe7f
#define SBUS_DMAC_DINC2_SFT                                          7
#define SBUS_DMAC_DINC2_HI                                           8
#define SBUS_DMAC_DINC2_SZ                                           2

#define SBUS_DMAC_SINC2_MSK                                          0x00000600
#define SBUS_DMAC_SINC2_I_MSK                                        0xfffff9ff
#define SBUS_DMAC_SINC2_SFT                                          9
#define SBUS_DMAC_SINC2_HI                                           10
#define SBUS_DMAC_SINC2_SZ                                           2

#define SBUS_DMAC_DST_MSIZE2_MSK                                     0x00003800
#define SBUS_DMAC_DST_MSIZE2_I_MSK                                   0xffffc7ff
#define SBUS_DMAC_DST_MSIZE2_SFT                                     11
#define SBUS_DMAC_DST_MSIZE2_HI                                      13
#define SBUS_DMAC_DST_MSIZE2_SZ                                      3

#define SBUS_DMAC_SRC_MSIZE2_MSK                                     0x0001c000
#define SBUS_DMAC_SRC_MSIZE2_I_MSK                                   0xfffe3fff
#define SBUS_DMAC_SRC_MSIZE2_SFT                                     14
#define SBUS_DMAC_SRC_MSIZE2_HI                                      16
#define SBUS_DMAC_SRC_MSIZE2_SZ                                      3

#define SBUS_DMAC_FC_MODE2_MSK                                       0x00700000
#define SBUS_DMAC_FC_MODE2_I_MSK                                     0xff8fffff
#define SBUS_DMAC_FC_MODE2_SFT                                       20
#define SBUS_DMAC_FC_MODE2_HI                                        22
#define SBUS_DMAC_FC_MODE2_SZ                                        3

#define SBUS_LLP_DST2_EN_MSK                                         0x08000000
#define SBUS_LLP_DST2_EN_I_MSK                                       0xf7ffffff
#define SBUS_LLP_DST2_EN_SFT                                         27
#define SBUS_LLP_DST2_EN_HI                                          27
#define SBUS_LLP_DST2_EN_SZ                                          1

#define SBUS_LLP_SRC2_EN_MSK                                         0x10000000
#define SBUS_LLP_SRC2_EN_I_MSK                                       0xefffffff
#define SBUS_LLP_SRC2_EN_SFT                                         28
#define SBUS_LLP_SRC2_EN_HI                                          28
#define SBUS_LLP_SRC2_EN_SZ                                          1

#define SBUS_DMAC_BLOCK2_MSK                                         0x00000fff
#define SBUS_DMAC_BLOCK2_I_MSK                                       0xfffff000
#define SBUS_DMAC_BLOCK2_SFT                                         0
#define SBUS_DMAC_BLOCK2_HI                                          11
#define SBUS_DMAC_BLOCK2_SZ                                          12

#define SBUS_DMAC_CH2_PRIOR_MSK                                      0x00000020
#define SBUS_DMAC_CH2_PRIOR_I_MSK                                    0xffffffdf
#define SBUS_DMAC_CH2_PRIOR_SFT                                      5
#define SBUS_DMAC_CH2_PRIOR_HI                                       5
#define SBUS_DMAC_CH2_PRIOR_SZ                                       1

#define SBUS_DMAC_HS_SEL_DST2_MSK                                    0x00000400
#define SBUS_DMAC_HS_SEL_DST2_I_MSK                                  0xfffffbff
#define SBUS_DMAC_HS_SEL_DST2_SFT                                    10
#define SBUS_DMAC_HS_SEL_DST2_HI                                     10
#define SBUS_DMAC_HS_SEL_DST2_SZ                                     1

#define SBUS_DMAC_HS_SEL_SRC2_MSK                                    0x00000800
#define SBUS_DMAC_HS_SEL_SRC2_I_MSK                                  0xfffff7ff
#define SBUS_DMAC_HS_SEL_SRC2_SFT                                    11
#define SBUS_DMAC_HS_SEL_SRC2_HI                                     11
#define SBUS_DMAC_HS_SEL_SRC2_SZ                                     1

#define SBUS_DMAC_MAX_BURST_LEN2_MSK                                 0x3ff00000
#define SBUS_DMAC_MAX_BURST_LEN2_I_MSK                               0xc00fffff
#define SBUS_DMAC_MAX_BURST_LEN2_SFT                                 20
#define SBUS_DMAC_MAX_BURST_LEN2_HI                                  29
#define SBUS_DMAC_MAX_BURST_LEN2_SZ                                  10

#define SBUS_RELOAD_SRC2_MSK                                         0x40000000
#define SBUS_RELOAD_SRC2_I_MSK                                       0xbfffffff
#define SBUS_RELOAD_SRC2_SFT                                         30
#define SBUS_RELOAD_SRC2_HI                                          30
#define SBUS_RELOAD_SRC2_SZ                                          1

#define SBUS_RELOAD_DSC2_MSK                                         0x80000000
#define SBUS_RELOAD_DSC2_I_MSK                                       0x7fffffff
#define SBUS_RELOAD_DSC2_SFT                                         31
#define SBUS_RELOAD_DSC2_HI                                          31
#define SBUS_RELOAD_DSC2_SZ                                          1

#define SBUS_DMAC_SRC_HS_BUS_SEL2_MSK                                0x00000780
#define SBUS_DMAC_SRC_HS_BUS_SEL2_I_MSK                              0xfffff87f
#define SBUS_DMAC_SRC_HS_BUS_SEL2_SFT                                7
#define SBUS_DMAC_SRC_HS_BUS_SEL2_HI                                 10
#define SBUS_DMAC_SRC_HS_BUS_SEL2_SZ                                 4

#define SBUS_DMAC_DST_HS_BUS_SEL2_MSK                                0x00007800
#define SBUS_DMAC_DST_HS_BUS_SEL2_I_MSK                              0xffff87ff
#define SBUS_DMAC_DST_HS_BUS_SEL2_SFT                                11
#define SBUS_DMAC_DST_HS_BUS_SEL2_HI                                 14
#define SBUS_DMAC_DST_HS_BUS_SEL2_SZ                                 4

#define SBUS_DMAC_SGI2_MSK                                           0x000fffff
#define SBUS_DMAC_SGI2_I_MSK                                         0xfff00000
#define SBUS_DMAC_SGI2_SFT                                           0
#define SBUS_DMAC_SGI2_HI                                            19
#define SBUS_DMAC_SGI2_SZ                                            20

#define SBUS_DMAC_SGC2_MSK                                           0xfff00000
#define SBUS_DMAC_SGC2_I_MSK                                         0x000fffff
#define SBUS_DMAC_SGC2_SFT                                           20
#define SBUS_DMAC_SGC2_HI                                            31
#define SBUS_DMAC_SGC2_SZ                                            12

#define SBUS_DMAC_DSI2_MSK                                           0x000fffff
#define SBUS_DMAC_DSI2_I_MSK                                         0xfff00000
#define SBUS_DMAC_DSI2_SFT                                           0
#define SBUS_DMAC_DSI2_HI                                            19
#define SBUS_DMAC_DSI2_SZ                                            20

#define SBUS_DMAC_DSC2_MSK                                           0xfff00000
#define SBUS_DMAC_DSC2_I_MSK                                         0x000fffff
#define SBUS_DMAC_DSC2_SFT                                           20
#define SBUS_DMAC_DSC2_HI                                            31
#define SBUS_DMAC_DSC2_SZ                                            12

#define SBUS_DMAC_SAR3_MSK                                           0xffffffff
#define SBUS_DMAC_SAR3_I_MSK                                         0x00000000
#define SBUS_DMAC_SAR3_SFT                                           0
#define SBUS_DMAC_SAR3_HI                                            31
#define SBUS_DMAC_SAR3_SZ                                            32

#define SBUS_DMAC_DAR3_MSK                                           0xffffffff
#define SBUS_DMAC_DAR3_I_MSK                                         0x00000000
#define SBUS_DMAC_DAR3_SFT                                           0
#define SBUS_DMAC_DAR3_HI                                            31
#define SBUS_DMAC_DAR3_SZ                                            32

#define SBUS_DMAC_LLP3_MSK                                           0xffffffff
#define SBUS_DMAC_LLP3_I_MSK                                         0x00000000
#define SBUS_DMAC_LLP3_SFT                                           0
#define SBUS_DMAC_LLP3_HI                                            31
#define SBUS_DMAC_LLP3_SZ                                            32

#define SBUS_DMAC_INTR_EN3_MSK                                       0x00000001
#define SBUS_DMAC_INTR_EN3_I_MSK                                     0xfffffffe
#define SBUS_DMAC_INTR_EN3_SFT                                       0
#define SBUS_DMAC_INTR_EN3_HI                                        0
#define SBUS_DMAC_INTR_EN3_SZ                                        1

#define SBUS_DMAC_DST_TR_WIDTH3_MSK                                  0x0000000e
#define SBUS_DMAC_DST_TR_WIDTH3_I_MSK                                0xfffffff1
#define SBUS_DMAC_DST_TR_WIDTH3_SFT                                  1
#define SBUS_DMAC_DST_TR_WIDTH3_HI                                   3
#define SBUS_DMAC_DST_TR_WIDTH3_SZ                                   3

#define SBUS_DMAC_SRC_TR_WIDTH3_MSK                                  0x00000070
#define SBUS_DMAC_SRC_TR_WIDTH3_I_MSK                                0xffffff8f
#define SBUS_DMAC_SRC_TR_WIDTH3_SFT                                  4
#define SBUS_DMAC_SRC_TR_WIDTH3_HI                                   6
#define SBUS_DMAC_SRC_TR_WIDTH3_SZ                                   3

#define SBUS_DMAC_DINC3_MSK                                          0x00000180
#define SBUS_DMAC_DINC3_I_MSK                                        0xfffffe7f
#define SBUS_DMAC_DINC3_SFT                                          7
#define SBUS_DMAC_DINC3_HI                                           8
#define SBUS_DMAC_DINC3_SZ                                           2

#define SBUS_DMAC_SINC3_MSK                                          0x00000600
#define SBUS_DMAC_SINC3_I_MSK                                        0xfffff9ff
#define SBUS_DMAC_SINC3_SFT                                          9
#define SBUS_DMAC_SINC3_HI                                           10
#define SBUS_DMAC_SINC3_SZ                                           2

#define SBUS_DMAC_DST_MSIZE3_MSK                                     0x00003800
#define SBUS_DMAC_DST_MSIZE3_I_MSK                                   0xffffc7ff
#define SBUS_DMAC_DST_MSIZE3_SFT                                     11
#define SBUS_DMAC_DST_MSIZE3_HI                                      13
#define SBUS_DMAC_DST_MSIZE3_SZ                                      3

#define SBUS_DMAC_SRC_MSIZE3_MSK                                     0x0001c000
#define SBUS_DMAC_SRC_MSIZE3_I_MSK                                   0xfffe3fff
#define SBUS_DMAC_SRC_MSIZE3_SFT                                     14
#define SBUS_DMAC_SRC_MSIZE3_HI                                      16
#define SBUS_DMAC_SRC_MSIZE3_SZ                                      3

#define SBUS_DMAC_FC_MODE3_MSK                                       0x00700000
#define SBUS_DMAC_FC_MODE3_I_MSK                                     0xff8fffff
#define SBUS_DMAC_FC_MODE3_SFT                                       20
#define SBUS_DMAC_FC_MODE3_HI                                        22
#define SBUS_DMAC_FC_MODE3_SZ                                        3

#define SBUS_LLP_DST3_EN_MSK                                         0x08000000
#define SBUS_LLP_DST3_EN_I_MSK                                       0xf7ffffff
#define SBUS_LLP_DST3_EN_SFT                                         27
#define SBUS_LLP_DST3_EN_HI                                          27
#define SBUS_LLP_DST3_EN_SZ                                          1

#define SBUS_LLP_SRC3_EN_MSK                                         0x10000000
#define SBUS_LLP_SRC3_EN_I_MSK                                       0xefffffff
#define SBUS_LLP_SRC3_EN_SFT                                         28
#define SBUS_LLP_SRC3_EN_HI                                          28
#define SBUS_LLP_SRC3_EN_SZ                                          1

#define SBUS_DMAC_BLOCK3_MSK                                         0x00000fff
#define SBUS_DMAC_BLOCK3_I_MSK                                       0xfffff000
#define SBUS_DMAC_BLOCK3_SFT                                         0
#define SBUS_DMAC_BLOCK3_HI                                          11
#define SBUS_DMAC_BLOCK3_SZ                                          12

#define SBUS_DMAC_CH3_PRIOR_MSK                                      0x00000020
#define SBUS_DMAC_CH3_PRIOR_I_MSK                                    0xffffffdf
#define SBUS_DMAC_CH3_PRIOR_SFT                                      5
#define SBUS_DMAC_CH3_PRIOR_HI                                       5
#define SBUS_DMAC_CH3_PRIOR_SZ                                       1

#define SBUS_DMAC_HS_SEL_DST3_MSK                                    0x00000400
#define SBUS_DMAC_HS_SEL_DST3_I_MSK                                  0xfffffbff
#define SBUS_DMAC_HS_SEL_DST3_SFT                                    10
#define SBUS_DMAC_HS_SEL_DST3_HI                                     10
#define SBUS_DMAC_HS_SEL_DST3_SZ                                     1

#define SBUS_DMAC_HS_SEL_SRC3_MSK                                    0x00000800
#define SBUS_DMAC_HS_SEL_SRC3_I_MSK                                  0xfffff7ff
#define SBUS_DMAC_HS_SEL_SRC3_SFT                                    11
#define SBUS_DMAC_HS_SEL_SRC3_HI                                     11
#define SBUS_DMAC_HS_SEL_SRC3_SZ                                     1

#define SBUS_DMAC_MAX_BURST_LEN3_MSK                                 0x3ff00000
#define SBUS_DMAC_MAX_BURST_LEN3_I_MSK                               0xc00fffff
#define SBUS_DMAC_MAX_BURST_LEN3_SFT                                 20
#define SBUS_DMAC_MAX_BURST_LEN3_HI                                  29
#define SBUS_DMAC_MAX_BURST_LEN3_SZ                                  10

#define SBUS_RELOAD_SRC3_MSK                                         0x40000000
#define SBUS_RELOAD_SRC3_I_MSK                                       0xbfffffff
#define SBUS_RELOAD_SRC3_SFT                                         30
#define SBUS_RELOAD_SRC3_HI                                          30
#define SBUS_RELOAD_SRC3_SZ                                          1

#define SBUS_RELOAD_DSC3_MSK                                         0x80000000
#define SBUS_RELOAD_DSC3_I_MSK                                       0x7fffffff
#define SBUS_RELOAD_DSC3_SFT                                         31
#define SBUS_RELOAD_DSC3_HI                                          31
#define SBUS_RELOAD_DSC3_SZ                                          1

#define SBUS_DMAC_SRC_HS_BUS_SEL3_MSK                                0x00000780
#define SBUS_DMAC_SRC_HS_BUS_SEL3_I_MSK                              0xfffff87f
#define SBUS_DMAC_SRC_HS_BUS_SEL3_SFT                                7
#define SBUS_DMAC_SRC_HS_BUS_SEL3_HI                                 10
#define SBUS_DMAC_SRC_HS_BUS_SEL3_SZ                                 4

#define SBUS_DMAC_DST_HS_BUS_SEL3_MSK                                0x00007800
#define SBUS_DMAC_DST_HS_BUS_SEL3_I_MSK                              0xffff87ff
#define SBUS_DMAC_DST_HS_BUS_SEL3_SFT                                11
#define SBUS_DMAC_DST_HS_BUS_SEL3_HI                                 14
#define SBUS_DMAC_DST_HS_BUS_SEL3_SZ                                 4

#define SBUS_DMAC_SGI3_MSK                                           0x000fffff
#define SBUS_DMAC_SGI3_I_MSK                                         0xfff00000
#define SBUS_DMAC_SGI3_SFT                                           0
#define SBUS_DMAC_SGI3_HI                                            19
#define SBUS_DMAC_SGI3_SZ                                            20

#define SBUS_DMAC_SGC3_MSK                                           0xfff00000
#define SBUS_DMAC_SGC3_I_MSK                                         0x000fffff
#define SBUS_DMAC_SGC3_SFT                                           20
#define SBUS_DMAC_SGC3_HI                                            31
#define SBUS_DMAC_SGC3_SZ                                            12

#define SBUS_DMAC_DSI3_MSK                                           0x000fffff
#define SBUS_DMAC_DSI3_I_MSK                                         0xfff00000
#define SBUS_DMAC_DSI3_SFT                                           0
#define SBUS_DMAC_DSI3_HI                                            19
#define SBUS_DMAC_DSI3_SZ                                            20

#define SBUS_DMAC_DSC3_MSK                                           0xfff00000
#define SBUS_DMAC_DSC3_I_MSK                                         0x000fffff
#define SBUS_DMAC_DSC3_SFT                                           20
#define SBUS_DMAC_DSC3_HI                                            31
#define SBUS_DMAC_DSC3_SZ                                            12

#define SBUS_DMAC_SAR4_MSK                                           0xffffffff
#define SBUS_DMAC_SAR4_I_MSK                                         0x00000000
#define SBUS_DMAC_SAR4_SFT                                           0
#define SBUS_DMAC_SAR4_HI                                            31
#define SBUS_DMAC_SAR4_SZ                                            32

#define SBUS_DMAC_DAR4_MSK                                           0xffffffff
#define SBUS_DMAC_DAR4_I_MSK                                         0x00000000
#define SBUS_DMAC_DAR4_SFT                                           0
#define SBUS_DMAC_DAR4_HI                                            31
#define SBUS_DMAC_DAR4_SZ                                            32

#define SBUS_DMAC_LLP4_MSK                                           0xffffffff
#define SBUS_DMAC_LLP4_I_MSK                                         0x00000000
#define SBUS_DMAC_LLP4_SFT                                           0
#define SBUS_DMAC_LLP4_HI                                            31
#define SBUS_DMAC_LLP4_SZ                                            32

#define SBUS_DMAC_INTR_EN4_MSK                                       0x00000001
#define SBUS_DMAC_INTR_EN4_I_MSK                                     0xfffffffe
#define SBUS_DMAC_INTR_EN4_SFT                                       0
#define SBUS_DMAC_INTR_EN4_HI                                        0
#define SBUS_DMAC_INTR_EN4_SZ                                        1

#define SBUS_DMAC_DST_TR_WIDTH4_MSK                                  0x0000000e
#define SBUS_DMAC_DST_TR_WIDTH4_I_MSK                                0xfffffff1
#define SBUS_DMAC_DST_TR_WIDTH4_SFT                                  1
#define SBUS_DMAC_DST_TR_WIDTH4_HI                                   3
#define SBUS_DMAC_DST_TR_WIDTH4_SZ                                   3

#define SBUS_DMAC_SRC_TR_WIDTH4_MSK                                  0x00000070
#define SBUS_DMAC_SRC_TR_WIDTH4_I_MSK                                0xffffff8f
#define SBUS_DMAC_SRC_TR_WIDTH4_SFT                                  4
#define SBUS_DMAC_SRC_TR_WIDTH4_HI                                   6
#define SBUS_DMAC_SRC_TR_WIDTH4_SZ                                   3

#define SBUS_DMAC_DINC4_MSK                                          0x00000180
#define SBUS_DMAC_DINC4_I_MSK                                        0xfffffe7f
#define SBUS_DMAC_DINC4_SFT                                          7
#define SBUS_DMAC_DINC4_HI                                           8
#define SBUS_DMAC_DINC4_SZ                                           2

#define SBUS_DMAC_SINC4_MSK                                          0x00000600
#define SBUS_DMAC_SINC4_I_MSK                                        0xfffff9ff
#define SBUS_DMAC_SINC4_SFT                                          9
#define SBUS_DMAC_SINC4_HI                                           10
#define SBUS_DMAC_SINC4_SZ                                           2

#define SBUS_DMAC_DST_MSIZE4_MSK                                     0x00003800
#define SBUS_DMAC_DST_MSIZE4_I_MSK                                   0xffffc7ff
#define SBUS_DMAC_DST_MSIZE4_SFT                                     11
#define SBUS_DMAC_DST_MSIZE4_HI                                      13
#define SBUS_DMAC_DST_MSIZE4_SZ                                      3

#define SBUS_DMAC_SRC_MSIZE4_MSK                                     0x0001c000
#define SBUS_DMAC_SRC_MSIZE4_I_MSK                                   0xfffe3fff
#define SBUS_DMAC_SRC_MSIZE4_SFT                                     14
#define SBUS_DMAC_SRC_MSIZE4_HI                                      16
#define SBUS_DMAC_SRC_MSIZE4_SZ                                      3

#define SBUS_DMAC_FC_MODE4_MSK                                       0x00700000
#define SBUS_DMAC_FC_MODE4_I_MSK                                     0xff8fffff
#define SBUS_DMAC_FC_MODE4_SFT                                       20
#define SBUS_DMAC_FC_MODE4_HI                                        22
#define SBUS_DMAC_FC_MODE4_SZ                                        3

#define SBUS_LLP_DST4_EN_MSK                                         0x08000000
#define SBUS_LLP_DST4_EN_I_MSK                                       0xf7ffffff
#define SBUS_LLP_DST4_EN_SFT                                         27
#define SBUS_LLP_DST4_EN_HI                                          27
#define SBUS_LLP_DST4_EN_SZ                                          1

#define SBUS_LLP_SRC4_EN_MSK                                         0x10000000
#define SBUS_LLP_SRC4_EN_I_MSK                                       0xefffffff
#define SBUS_LLP_SRC4_EN_SFT                                         28
#define SBUS_LLP_SRC4_EN_HI                                          28
#define SBUS_LLP_SRC4_EN_SZ                                          1

#define SBUS_DMAC_BLOCK4_MSK                                         0x00000fff
#define SBUS_DMAC_BLOCK4_I_MSK                                       0xfffff000
#define SBUS_DMAC_BLOCK4_SFT                                         0
#define SBUS_DMAC_BLOCK4_HI                                          11
#define SBUS_DMAC_BLOCK4_SZ                                          12

#define SBUS_DMAC_CH4_PRIOR_MSK                                      0x00000020
#define SBUS_DMAC_CH4_PRIOR_I_MSK                                    0xffffffdf
#define SBUS_DMAC_CH4_PRIOR_SFT                                      5
#define SBUS_DMAC_CH4_PRIOR_HI                                       5
#define SBUS_DMAC_CH4_PRIOR_SZ                                       1

#define SBUS_DMAC_HS_SEL_DST4_MSK                                    0x00000400
#define SBUS_DMAC_HS_SEL_DST4_I_MSK                                  0xfffffbff
#define SBUS_DMAC_HS_SEL_DST4_SFT                                    10
#define SBUS_DMAC_HS_SEL_DST4_HI                                     10
#define SBUS_DMAC_HS_SEL_DST4_SZ                                     1

#define SBUS_DMAC_HS_SEL_SRC4_MSK                                    0x00000800
#define SBUS_DMAC_HS_SEL_SRC4_I_MSK                                  0xfffff7ff
#define SBUS_DMAC_HS_SEL_SRC4_SFT                                    11
#define SBUS_DMAC_HS_SEL_SRC4_HI                                     11
#define SBUS_DMAC_HS_SEL_SRC4_SZ                                     1

#define SBUS_DMAC_MAX_BURST_LEN4_MSK                                 0x3ff00000
#define SBUS_DMAC_MAX_BURST_LEN4_I_MSK                               0xc00fffff
#define SBUS_DMAC_MAX_BURST_LEN4_SFT                                 20
#define SBUS_DMAC_MAX_BURST_LEN4_HI                                  29
#define SBUS_DMAC_MAX_BURST_LEN4_SZ                                  10

#define SBUS_RELOAD_SRC4_MSK                                         0x40000000
#define SBUS_RELOAD_SRC4_I_MSK                                       0xbfffffff
#define SBUS_RELOAD_SRC4_SFT                                         30
#define SBUS_RELOAD_SRC4_HI                                          30
#define SBUS_RELOAD_SRC4_SZ                                          1

#define SBUS_RELOAD_DSC4_MSK                                         0x80000000
#define SBUS_RELOAD_DSC4_I_MSK                                       0x7fffffff
#define SBUS_RELOAD_DSC4_SFT                                         31
#define SBUS_RELOAD_DSC4_HI                                          31
#define SBUS_RELOAD_DSC4_SZ                                          1

#define SBUS_DMAC_SRC_HS_BUS_SEL4_MSK                                0x00000780
#define SBUS_DMAC_SRC_HS_BUS_SEL4_I_MSK                              0xfffff87f
#define SBUS_DMAC_SRC_HS_BUS_SEL4_SFT                                7
#define SBUS_DMAC_SRC_HS_BUS_SEL4_HI                                 10
#define SBUS_DMAC_SRC_HS_BUS_SEL4_SZ                                 4

#define SBUS_DMAC_DST_HS_BUS_SEL4_MSK                                0x00007800
#define SBUS_DMAC_DST_HS_BUS_SEL4_I_MSK                              0xffff87ff
#define SBUS_DMAC_DST_HS_BUS_SEL4_SFT                                11
#define SBUS_DMAC_DST_HS_BUS_SEL4_HI                                 14
#define SBUS_DMAC_DST_HS_BUS_SEL4_SZ                                 4

#define SBUS_DMAC_SGI4_MSK                                           0x000fffff
#define SBUS_DMAC_SGI4_I_MSK                                         0xfff00000
#define SBUS_DMAC_SGI4_SFT                                           0
#define SBUS_DMAC_SGI4_HI                                            19
#define SBUS_DMAC_SGI4_SZ                                            20

#define SBUS_DMAC_SGC4_MSK                                           0xfff00000
#define SBUS_DMAC_SGC4_I_MSK                                         0x000fffff
#define SBUS_DMAC_SGC4_SFT                                           20
#define SBUS_DMAC_SGC4_HI                                            31
#define SBUS_DMAC_SGC4_SZ                                            12

#define SBUS_DMAC_DSI4_MSK                                           0x000fffff
#define SBUS_DMAC_DSI4_I_MSK                                         0xfff00000
#define SBUS_DMAC_DSI4_SFT                                           0
#define SBUS_DMAC_DSI4_HI                                            19
#define SBUS_DMAC_DSI4_SZ                                            20

#define SBUS_DMAC_DSC4_MSK                                           0xfff00000
#define SBUS_DMAC_DSC4_I_MSK                                         0x000fffff
#define SBUS_DMAC_DSC4_SFT                                           20
#define SBUS_DMAC_DSC4_HI                                            31
#define SBUS_DMAC_DSC4_SZ                                            12

#define SBUS_DMAC_SAR5_MSK                                           0xffffffff
#define SBUS_DMAC_SAR5_I_MSK                                         0x00000000
#define SBUS_DMAC_SAR5_SFT                                           0
#define SBUS_DMAC_SAR5_HI                                            31
#define SBUS_DMAC_SAR5_SZ                                            32

#define SBUS_DMAC_DAR5_MSK                                           0xffffffff
#define SBUS_DMAC_DAR5_I_MSK                                         0x00000000
#define SBUS_DMAC_DAR5_SFT                                           0
#define SBUS_DMAC_DAR5_HI                                            31
#define SBUS_DMAC_DAR5_SZ                                            32

#define SBUS_DMAC_LLP5_MSK                                           0xffffffff
#define SBUS_DMAC_LLP5_I_MSK                                         0x00000000
#define SBUS_DMAC_LLP5_SFT                                           0
#define SBUS_DMAC_LLP5_HI                                            31
#define SBUS_DMAC_LLP5_SZ                                            32

#define SBUS_DMAC_INTR_EN5_MSK                                       0x00000001
#define SBUS_DMAC_INTR_EN5_I_MSK                                     0xfffffffe
#define SBUS_DMAC_INTR_EN5_SFT                                       0
#define SBUS_DMAC_INTR_EN5_HI                                        0
#define SBUS_DMAC_INTR_EN5_SZ                                        1

#define SBUS_DMAC_DST_TR_WIDTH5_MSK                                  0x0000000e
#define SBUS_DMAC_DST_TR_WIDTH5_I_MSK                                0xfffffff1
#define SBUS_DMAC_DST_TR_WIDTH5_SFT                                  1
#define SBUS_DMAC_DST_TR_WIDTH5_HI                                   3
#define SBUS_DMAC_DST_TR_WIDTH5_SZ                                   3

#define SBUS_DMAC_SRC_TR_WIDTH5_MSK                                  0x00000070
#define SBUS_DMAC_SRC_TR_WIDTH5_I_MSK                                0xffffff8f
#define SBUS_DMAC_SRC_TR_WIDTH5_SFT                                  4
#define SBUS_DMAC_SRC_TR_WIDTH5_HI                                   6
#define SBUS_DMAC_SRC_TR_WIDTH5_SZ                                   3

#define SBUS_DMAC_DINC5_MSK                                          0x00000180
#define SBUS_DMAC_DINC5_I_MSK                                        0xfffffe7f
#define SBUS_DMAC_DINC5_SFT                                          7
#define SBUS_DMAC_DINC5_HI                                           8
#define SBUS_DMAC_DINC5_SZ                                           2

#define SBUS_DMAC_SINC5_MSK                                          0x00000600
#define SBUS_DMAC_SINC5_I_MSK                                        0xfffff9ff
#define SBUS_DMAC_SINC5_SFT                                          9
#define SBUS_DMAC_SINC5_HI                                           10
#define SBUS_DMAC_SINC5_SZ                                           2

#define SBUS_DMAC_DST_MSIZE5_MSK                                     0x00003800
#define SBUS_DMAC_DST_MSIZE5_I_MSK                                   0xffffc7ff
#define SBUS_DMAC_DST_MSIZE5_SFT                                     11
#define SBUS_DMAC_DST_MSIZE5_HI                                      13
#define SBUS_DMAC_DST_MSIZE5_SZ                                      3

#define SBUS_DMAC_SRC_MSIZE5_MSK                                     0x0001c000
#define SBUS_DMAC_SRC_MSIZE5_I_MSK                                   0xfffe3fff
#define SBUS_DMAC_SRC_MSIZE5_SFT                                     14
#define SBUS_DMAC_SRC_MSIZE5_HI                                      16
#define SBUS_DMAC_SRC_MSIZE5_SZ                                      3

#define SBUS_DMAC_FC_MODE5_MSK                                       0x00700000
#define SBUS_DMAC_FC_MODE5_I_MSK                                     0xff8fffff
#define SBUS_DMAC_FC_MODE5_SFT                                       20
#define SBUS_DMAC_FC_MODE5_HI                                        22
#define SBUS_DMAC_FC_MODE5_SZ                                        3

#define SBUS_LLP_DST5_EN_MSK                                         0x08000000
#define SBUS_LLP_DST5_EN_I_MSK                                       0xf7ffffff
#define SBUS_LLP_DST5_EN_SFT                                         27
#define SBUS_LLP_DST5_EN_HI                                          27
#define SBUS_LLP_DST5_EN_SZ                                          1

#define SBUS_LLP_SRC5_EN_MSK                                         0x10000000
#define SBUS_LLP_SRC5_EN_I_MSK                                       0xefffffff
#define SBUS_LLP_SRC5_EN_SFT                                         28
#define SBUS_LLP_SRC5_EN_HI                                          28
#define SBUS_LLP_SRC5_EN_SZ                                          1

#define SBUS_DMAC_BLOCK5_MSK                                         0x00000fff
#define SBUS_DMAC_BLOCK5_I_MSK                                       0xfffff000
#define SBUS_DMAC_BLOCK5_SFT                                         0
#define SBUS_DMAC_BLOCK5_HI                                          11
#define SBUS_DMAC_BLOCK5_SZ                                          12

#define SBUS_DMAC_CH5_PRIOR_MSK                                      0x00000020
#define SBUS_DMAC_CH5_PRIOR_I_MSK                                    0xffffffdf
#define SBUS_DMAC_CH5_PRIOR_SFT                                      5
#define SBUS_DMAC_CH5_PRIOR_HI                                       5
#define SBUS_DMAC_CH5_PRIOR_SZ                                       1

#define SBUS_DMAC_HS_SEL_DST5_MSK                                    0x00000400
#define SBUS_DMAC_HS_SEL_DST5_I_MSK                                  0xfffffbff
#define SBUS_DMAC_HS_SEL_DST5_SFT                                    10
#define SBUS_DMAC_HS_SEL_DST5_HI                                     10
#define SBUS_DMAC_HS_SEL_DST5_SZ                                     1

#define SBUS_DMAC_HS_SEL_SRC5_MSK                                    0x00000800
#define SBUS_DMAC_HS_SEL_SRC5_I_MSK                                  0xfffff7ff
#define SBUS_DMAC_HS_SEL_SRC5_SFT                                    11
#define SBUS_DMAC_HS_SEL_SRC5_HI                                     11
#define SBUS_DMAC_HS_SEL_SRC5_SZ                                     1

#define SBUS_DMAC_MAX_BURST_LEN5_MSK                                 0x3ff00000
#define SBUS_DMAC_MAX_BURST_LEN5_I_MSK                               0xc00fffff
#define SBUS_DMAC_MAX_BURST_LEN5_SFT                                 20
#define SBUS_DMAC_MAX_BURST_LEN5_HI                                  29
#define SBUS_DMAC_MAX_BURST_LEN5_SZ                                  10

#define SBUS_RELOAD_SRC5_MSK                                         0x40000000
#define SBUS_RELOAD_SRC5_I_MSK                                       0xbfffffff
#define SBUS_RELOAD_SRC5_SFT                                         30
#define SBUS_RELOAD_SRC5_HI                                          30
#define SBUS_RELOAD_SRC5_SZ                                          1

#define SBUS_RELOAD_DSC5_MSK                                         0x80000000
#define SBUS_RELOAD_DSC5_I_MSK                                       0x7fffffff
#define SBUS_RELOAD_DSC5_SFT                                         31
#define SBUS_RELOAD_DSC5_HI                                          31
#define SBUS_RELOAD_DSC5_SZ                                          1

#define SBUS_DMAC_SRC_HS_BUS_SEL5_MSK                                0x00000780
#define SBUS_DMAC_SRC_HS_BUS_SEL5_I_MSK                              0xfffff87f
#define SBUS_DMAC_SRC_HS_BUS_SEL5_SFT                                7
#define SBUS_DMAC_SRC_HS_BUS_SEL5_HI                                 10
#define SBUS_DMAC_SRC_HS_BUS_SEL5_SZ                                 4

#define SBUS_DMAC_DST_HS_BUS_SEL5_MSK                                0x00007800
#define SBUS_DMAC_DST_HS_BUS_SEL5_I_MSK                              0xffff87ff
#define SBUS_DMAC_DST_HS_BUS_SEL5_SFT                                11
#define SBUS_DMAC_DST_HS_BUS_SEL5_HI                                 14
#define SBUS_DMAC_DST_HS_BUS_SEL5_SZ                                 4

#define SBUS_DMAC_SGI5_MSK                                           0x000fffff
#define SBUS_DMAC_SGI5_I_MSK                                         0xfff00000
#define SBUS_DMAC_SGI5_SFT                                           0
#define SBUS_DMAC_SGI5_HI                                            19
#define SBUS_DMAC_SGI5_SZ                                            20

#define SBUS_DMAC_SGC5_MSK                                           0xfff00000
#define SBUS_DMAC_SGC5_I_MSK                                         0x000fffff
#define SBUS_DMAC_SGC5_SFT                                           20
#define SBUS_DMAC_SGC5_HI                                            31
#define SBUS_DMAC_SGC5_SZ                                            12

#define SBUS_DMAC_DSI5_MSK                                           0x000fffff
#define SBUS_DMAC_DSI5_I_MSK                                         0xfff00000
#define SBUS_DMAC_DSI5_SFT                                           0
#define SBUS_DMAC_DSI5_HI                                            19
#define SBUS_DMAC_DSI5_SZ                                            20

#define SBUS_DMAC_DSC5_MSK                                           0xfff00000
#define SBUS_DMAC_DSC5_I_MSK                                         0x000fffff
#define SBUS_DMAC_DSC5_SFT                                           20
#define SBUS_DMAC_DSC5_HI                                            31
#define SBUS_DMAC_DSC5_SZ                                            12

#define SBUS_DMAC_SAR6_MSK                                           0xffffffff
#define SBUS_DMAC_SAR6_I_MSK                                         0x00000000
#define SBUS_DMAC_SAR6_SFT                                           0
#define SBUS_DMAC_SAR6_HI                                            31
#define SBUS_DMAC_SAR6_SZ                                            32

#define SBUS_DMAC_DAR6_MSK                                           0xffffffff
#define SBUS_DMAC_DAR6_I_MSK                                         0x00000000
#define SBUS_DMAC_DAR6_SFT                                           0
#define SBUS_DMAC_DAR6_HI                                            31
#define SBUS_DMAC_DAR6_SZ                                            32

#define SBUS_DMAC_LLP6_MSK                                           0xffffffff
#define SBUS_DMAC_LLP6_I_MSK                                         0x00000000
#define SBUS_DMAC_LLP6_SFT                                           0
#define SBUS_DMAC_LLP6_HI                                            31
#define SBUS_DMAC_LLP6_SZ                                            32

#define SBUS_DMAC_INTR_EN6_MSK                                       0x00000001
#define SBUS_DMAC_INTR_EN6_I_MSK                                     0xfffffffe
#define SBUS_DMAC_INTR_EN6_SFT                                       0
#define SBUS_DMAC_INTR_EN6_HI                                        0
#define SBUS_DMAC_INTR_EN6_SZ                                        1

#define SBUS_DMAC_DST_TR_WIDTH6_MSK                                  0x0000000e
#define SBUS_DMAC_DST_TR_WIDTH6_I_MSK                                0xfffffff1
#define SBUS_DMAC_DST_TR_WIDTH6_SFT                                  1
#define SBUS_DMAC_DST_TR_WIDTH6_HI                                   3
#define SBUS_DMAC_DST_TR_WIDTH6_SZ                                   3

#define SBUS_DMAC_SRC_TR_WIDTH6_MSK                                  0x00000070
#define SBUS_DMAC_SRC_TR_WIDTH6_I_MSK                                0xffffff8f
#define SBUS_DMAC_SRC_TR_WIDTH6_SFT                                  4
#define SBUS_DMAC_SRC_TR_WIDTH6_HI                                   6
#define SBUS_DMAC_SRC_TR_WIDTH6_SZ                                   3

#define SBUS_DMAC_DINC6_MSK                                          0x00000180
#define SBUS_DMAC_DINC6_I_MSK                                        0xfffffe7f
#define SBUS_DMAC_DINC6_SFT                                          7
#define SBUS_DMAC_DINC6_HI                                           8
#define SBUS_DMAC_DINC6_SZ                                           2

#define SBUS_DMAC_SINC6_MSK                                          0x00000600
#define SBUS_DMAC_SINC6_I_MSK                                        0xfffff9ff
#define SBUS_DMAC_SINC6_SFT                                          9
#define SBUS_DMAC_SINC6_HI                                           10
#define SBUS_DMAC_SINC6_SZ                                           2

#define SBUS_DMAC_DST_MSIZE6_MSK                                     0x00003800
#define SBUS_DMAC_DST_MSIZE6_I_MSK                                   0xffffc7ff
#define SBUS_DMAC_DST_MSIZE6_SFT                                     11
#define SBUS_DMAC_DST_MSIZE6_HI                                      13
#define SBUS_DMAC_DST_MSIZE6_SZ                                      3

#define SBUS_DMAC_SRC_MSIZE6_MSK                                     0x0001c000
#define SBUS_DMAC_SRC_MSIZE6_I_MSK                                   0xfffe3fff
#define SBUS_DMAC_SRC_MSIZE6_SFT                                     14
#define SBUS_DMAC_SRC_MSIZE6_HI                                      16
#define SBUS_DMAC_SRC_MSIZE6_SZ                                      3

#define SBUS_DMAC_FC_MODE6_MSK                                       0x00700000
#define SBUS_DMAC_FC_MODE6_I_MSK                                     0xff8fffff
#define SBUS_DMAC_FC_MODE6_SFT                                       20
#define SBUS_DMAC_FC_MODE6_HI                                        22
#define SBUS_DMAC_FC_MODE6_SZ                                        3

#define SBUS_LLP_DST6_EN_MSK                                         0x08000000
#define SBUS_LLP_DST6_EN_I_MSK                                       0xf7ffffff
#define SBUS_LLP_DST6_EN_SFT                                         27
#define SBUS_LLP_DST6_EN_HI                                          27
#define SBUS_LLP_DST6_EN_SZ                                          1

#define SBUS_LLP_SRC6_EN_MSK                                         0x10000000
#define SBUS_LLP_SRC6_EN_I_MSK                                       0xefffffff
#define SBUS_LLP_SRC6_EN_SFT                                         28
#define SBUS_LLP_SRC6_EN_HI                                          28
#define SBUS_LLP_SRC6_EN_SZ                                          1

#define SBUS_DMAC_BLOCK6_MSK                                         0x00000fff
#define SBUS_DMAC_BLOCK6_I_MSK                                       0xfffff000
#define SBUS_DMAC_BLOCK6_SFT                                         0
#define SBUS_DMAC_BLOCK6_HI                                          11
#define SBUS_DMAC_BLOCK6_SZ                                          12

#define SBUS_DMAC_CH6_PRIOR_MSK                                      0x00000020
#define SBUS_DMAC_CH6_PRIOR_I_MSK                                    0xffffffdf
#define SBUS_DMAC_CH6_PRIOR_SFT                                      5
#define SBUS_DMAC_CH6_PRIOR_HI                                       5
#define SBUS_DMAC_CH6_PRIOR_SZ                                       1

#define SBUS_DMAC_HS_SEL_DST6_MSK                                    0x00000400
#define SBUS_DMAC_HS_SEL_DST6_I_MSK                                  0xfffffbff
#define SBUS_DMAC_HS_SEL_DST6_SFT                                    10
#define SBUS_DMAC_HS_SEL_DST6_HI                                     10
#define SBUS_DMAC_HS_SEL_DST6_SZ                                     1

#define SBUS_DMAC_HS_SEL_SRC6_MSK                                    0x00000800
#define SBUS_DMAC_HS_SEL_SRC6_I_MSK                                  0xfffff7ff
#define SBUS_DMAC_HS_SEL_SRC6_SFT                                    11
#define SBUS_DMAC_HS_SEL_SRC6_HI                                     11
#define SBUS_DMAC_HS_SEL_SRC6_SZ                                     1

#define SBUS_DMAC_MAX_BURST_LEN6_MSK                                 0x3ff00000
#define SBUS_DMAC_MAX_BURST_LEN6_I_MSK                               0xc00fffff
#define SBUS_DMAC_MAX_BURST_LEN6_SFT                                 20
#define SBUS_DMAC_MAX_BURST_LEN6_HI                                  29
#define SBUS_DMAC_MAX_BURST_LEN6_SZ                                  10

#define SBUS_RELOAD_SRC6_MSK                                         0x40000000
#define SBUS_RELOAD_SRC6_I_MSK                                       0xbfffffff
#define SBUS_RELOAD_SRC6_SFT                                         30
#define SBUS_RELOAD_SRC6_HI                                          30
#define SBUS_RELOAD_SRC6_SZ                                          1

#define SBUS_RELOAD_DSC6_MSK                                         0x80000000
#define SBUS_RELOAD_DSC6_I_MSK                                       0x7fffffff
#define SBUS_RELOAD_DSC6_SFT                                         31
#define SBUS_RELOAD_DSC6_HI                                          31
#define SBUS_RELOAD_DSC6_SZ                                          1

#define SBUS_DMAC_SRC_HS_BUS_SEL6_MSK                                0x00000780
#define SBUS_DMAC_SRC_HS_BUS_SEL6_I_MSK                              0xfffff87f
#define SBUS_DMAC_SRC_HS_BUS_SEL6_SFT                                7
#define SBUS_DMAC_SRC_HS_BUS_SEL6_HI                                 10
#define SBUS_DMAC_SRC_HS_BUS_SEL6_SZ                                 4

#define SBUS_DMAC_DST_HS_BUS_SEL6_MSK                                0x00007800
#define SBUS_DMAC_DST_HS_BUS_SEL6_I_MSK                              0xffff87ff
#define SBUS_DMAC_DST_HS_BUS_SEL6_SFT                                11
#define SBUS_DMAC_DST_HS_BUS_SEL6_HI                                 14
#define SBUS_DMAC_DST_HS_BUS_SEL6_SZ                                 4

#define SBUS_DMAC_SGI6_MSK                                           0x000fffff
#define SBUS_DMAC_SGI6_I_MSK                                         0xfff00000
#define SBUS_DMAC_SGI6_SFT                                           0
#define SBUS_DMAC_SGI6_HI                                            19
#define SBUS_DMAC_SGI6_SZ                                            20

#define SBUS_DMAC_SGC6_MSK                                           0xfff00000
#define SBUS_DMAC_SGC6_I_MSK                                         0x000fffff
#define SBUS_DMAC_SGC6_SFT                                           20
#define SBUS_DMAC_SGC6_HI                                            31
#define SBUS_DMAC_SGC6_SZ                                            12

#define SBUS_DMAC_DSI6_MSK                                           0x000fffff
#define SBUS_DMAC_DSI6_I_MSK                                         0xfff00000
#define SBUS_DMAC_DSI6_SFT                                           0
#define SBUS_DMAC_DSI6_HI                                            19
#define SBUS_DMAC_DSI6_SZ                                            20

#define SBUS_DMAC_DSC6_MSK                                           0xfff00000
#define SBUS_DMAC_DSC6_I_MSK                                         0x000fffff
#define SBUS_DMAC_DSC6_SFT                                           20
#define SBUS_DMAC_DSC6_HI                                            31
#define SBUS_DMAC_DSC6_SZ                                            12

#define SBUS_DMAC_SAR7_MSK                                           0xffffffff
#define SBUS_DMAC_SAR7_I_MSK                                         0x00000000
#define SBUS_DMAC_SAR7_SFT                                           0
#define SBUS_DMAC_SAR7_HI                                            31
#define SBUS_DMAC_SAR7_SZ                                            32

#define SBUS_DMAC_DAR7_MSK                                           0xffffffff
#define SBUS_DMAC_DAR7_I_MSK                                         0x00000000
#define SBUS_DMAC_DAR7_SFT                                           0
#define SBUS_DMAC_DAR7_HI                                            31
#define SBUS_DMAC_DAR7_SZ                                            32

#define SBUS_DMAC_LLP7_MSK                                           0xffffffff
#define SBUS_DMAC_LLP7_I_MSK                                         0x00000000
#define SBUS_DMAC_LLP7_SFT                                           0
#define SBUS_DMAC_LLP7_HI                                            31
#define SBUS_DMAC_LLP7_SZ                                            32

#define SBUS_DMAC_INTR_EN7_MSK                                       0x00000001
#define SBUS_DMAC_INTR_EN7_I_MSK                                     0xfffffffe
#define SBUS_DMAC_INTR_EN7_SFT                                       0
#define SBUS_DMAC_INTR_EN7_HI                                        0
#define SBUS_DMAC_INTR_EN7_SZ                                        1

#define SBUS_DMAC_DST_TR_WIDTH7_MSK                                  0x0000000e
#define SBUS_DMAC_DST_TR_WIDTH7_I_MSK                                0xfffffff1
#define SBUS_DMAC_DST_TR_WIDTH7_SFT                                  1
#define SBUS_DMAC_DST_TR_WIDTH7_HI                                   3
#define SBUS_DMAC_DST_TR_WIDTH7_SZ                                   3

#define SBUS_DMAC_SRC_TR_WIDTH7_MSK                                  0x00000070
#define SBUS_DMAC_SRC_TR_WIDTH7_I_MSK                                0xffffff8f
#define SBUS_DMAC_SRC_TR_WIDTH7_SFT                                  4
#define SBUS_DMAC_SRC_TR_WIDTH7_HI                                   6
#define SBUS_DMAC_SRC_TR_WIDTH7_SZ                                   3

#define SBUS_DMAC_DINC7_MSK                                          0x00000180
#define SBUS_DMAC_DINC7_I_MSK                                        0xfffffe7f
#define SBUS_DMAC_DINC7_SFT                                          7
#define SBUS_DMAC_DINC7_HI                                           8
#define SBUS_DMAC_DINC7_SZ                                           2

#define SBUS_DMAC_SINC7_MSK                                          0x00000600
#define SBUS_DMAC_SINC7_I_MSK                                        0xfffff9ff
#define SBUS_DMAC_SINC7_SFT                                          9
#define SBUS_DMAC_SINC7_HI                                           10
#define SBUS_DMAC_SINC7_SZ                                           2

#define SBUS_DMAC_DST_MSIZE7_MSK                                     0x00003800
#define SBUS_DMAC_DST_MSIZE7_I_MSK                                   0xffffc7ff
#define SBUS_DMAC_DST_MSIZE7_SFT                                     11
#define SBUS_DMAC_DST_MSIZE7_HI                                      13
#define SBUS_DMAC_DST_MSIZE7_SZ                                      3

#define SBUS_DMAC_SRC_MSIZE7_MSK                                     0x0001c000
#define SBUS_DMAC_SRC_MSIZE7_I_MSK                                   0xfffe3fff
#define SBUS_DMAC_SRC_MSIZE7_SFT                                     14
#define SBUS_DMAC_SRC_MSIZE7_HI                                      16
#define SBUS_DMAC_SRC_MSIZE7_SZ                                      3

#define SBUS_DMAC_FC_MODE7_MSK                                       0x00700000
#define SBUS_DMAC_FC_MODE7_I_MSK                                     0xff8fffff
#define SBUS_DMAC_FC_MODE7_SFT                                       20
#define SBUS_DMAC_FC_MODE7_HI                                        22
#define SBUS_DMAC_FC_MODE7_SZ                                        3

#define SBUS_LLP_DST7_EN_MSK                                         0x08000000
#define SBUS_LLP_DST7_EN_I_MSK                                       0xf7ffffff
#define SBUS_LLP_DST7_EN_SFT                                         27
#define SBUS_LLP_DST7_EN_HI                                          27
#define SBUS_LLP_DST7_EN_SZ                                          1

#define SBUS_LLP_SRC7_E7_MSK                                         0x10000000
#define SBUS_LLP_SRC7_E7_I_MSK                                       0xefffffff
#define SBUS_LLP_SRC7_E7_SFT                                         28
#define SBUS_LLP_SRC7_E7_HI                                          28
#define SBUS_LLP_SRC7_E7_SZ                                          1

#define SBUS_DMAC_BLOCK7_MSK                                         0x00000fff
#define SBUS_DMAC_BLOCK7_I_MSK                                       0xfffff000
#define SBUS_DMAC_BLOCK7_SFT                                         0
#define SBUS_DMAC_BLOCK7_HI                                          11
#define SBUS_DMAC_BLOCK7_SZ                                          12

#define SBUS_DMAC_CH7_PRIOR_MSK                                      0x00000020
#define SBUS_DMAC_CH7_PRIOR_I_MSK                                    0xffffffdf
#define SBUS_DMAC_CH7_PRIOR_SFT                                      5
#define SBUS_DMAC_CH7_PRIOR_HI                                       5
#define SBUS_DMAC_CH7_PRIOR_SZ                                       1

#define SBUS_DMAC_HS_SEL_DST7_MSK                                    0x00000400
#define SBUS_DMAC_HS_SEL_DST7_I_MSK                                  0xfffffbff
#define SBUS_DMAC_HS_SEL_DST7_SFT                                    10
#define SBUS_DMAC_HS_SEL_DST7_HI                                     10
#define SBUS_DMAC_HS_SEL_DST7_SZ                                     1

#define SBUS_DMAC_HS_SEL_SRC7_MSK                                    0x00000800
#define SBUS_DMAC_HS_SEL_SRC7_I_MSK                                  0xfffff7ff
#define SBUS_DMAC_HS_SEL_SRC7_SFT                                    11
#define SBUS_DMAC_HS_SEL_SRC7_HI                                     11
#define SBUS_DMAC_HS_SEL_SRC7_SZ                                     1

#define SBUS_DMAC_MAX_BURST_LEN7_MSK                                 0x3ff00000
#define SBUS_DMAC_MAX_BURST_LEN7_I_MSK                               0xc00fffff
#define SBUS_DMAC_MAX_BURST_LEN7_SFT                                 20
#define SBUS_DMAC_MAX_BURST_LEN7_HI                                  29
#define SBUS_DMAC_MAX_BURST_LEN7_SZ                                  10

#define SBUS_RELOAD_SRC7_MSK                                         0x40000000
#define SBUS_RELOAD_SRC7_I_MSK                                       0xbfffffff
#define SBUS_RELOAD_SRC7_SFT                                         30
#define SBUS_RELOAD_SRC7_HI                                          30
#define SBUS_RELOAD_SRC7_SZ                                          1

#define SBUS_RELOAD_DSC7_MSK                                         0x80000000
#define SBUS_RELOAD_DSC7_I_MSK                                       0x7fffffff
#define SBUS_RELOAD_DSC7_SFT                                         31
#define SBUS_RELOAD_DSC7_HI                                          31
#define SBUS_RELOAD_DSC7_SZ                                          1

#define SBUS_DMAC_SRC_HS_BUS_SEL7_MSK                                0x00000780
#define SBUS_DMAC_SRC_HS_BUS_SEL7_I_MSK                              0xfffff87f
#define SBUS_DMAC_SRC_HS_BUS_SEL7_SFT                                7
#define SBUS_DMAC_SRC_HS_BUS_SEL7_HI                                 10
#define SBUS_DMAC_SRC_HS_BUS_SEL7_SZ                                 4

#define SBUS_DMAC_DST_HS_BUS_SEL7_MSK                                0x00007800
#define SBUS_DMAC_DST_HS_BUS_SEL7_I_MSK                              0xffff87ff
#define SBUS_DMAC_DST_HS_BUS_SEL7_SFT                                11
#define SBUS_DMAC_DST_HS_BUS_SEL7_HI                                 14
#define SBUS_DMAC_DST_HS_BUS_SEL7_SZ                                 4

#define SBUS_DMAC_SGI7_MSK                                           0x000fffff
#define SBUS_DMAC_SGI7_I_MSK                                         0xfff00000
#define SBUS_DMAC_SGI7_SFT                                           0
#define SBUS_DMAC_SGI7_HI                                            19
#define SBUS_DMAC_SGI7_SZ                                            20

#define SBUS_DMAC_SGC7_MSK                                           0xfff00000
#define SBUS_DMAC_SGC7_I_MSK                                         0x000fffff
#define SBUS_DMAC_SGC7_SFT                                           20
#define SBUS_DMAC_SGC7_HI                                            31
#define SBUS_DMAC_SGC7_SZ                                            12

#define SBUS_DMAC_DSI7_MSK                                           0x000fffff
#define SBUS_DMAC_DSI7_I_MSK                                         0xfff00000
#define SBUS_DMAC_DSI7_SFT                                           0
#define SBUS_DMAC_DSI7_HI                                            19
#define SBUS_DMAC_DSI7_SZ                                            20

#define SBUS_DMAC_DSC7_MSK                                           0xfff00000
#define SBUS_DMAC_DSC7_I_MSK                                         0x000fffff
#define SBUS_DMAC_DSC7_SFT                                           20
#define SBUS_DMAC_DSC7_HI                                            31
#define SBUS_DMAC_DSC7_SZ                                            12

#define SBUS_DMAC_ISR_MSK                                            0x000000ff
#define SBUS_DMAC_ISR_I_MSK                                          0xffffff00
#define SBUS_DMAC_ISR_SFT                                            0
#define SBUS_DMAC_ISR_HI                                             7
#define SBUS_DMAC_ISR_SZ                                             8

#define SBUS_DMAC_CH_DEMASK_TR_MSK                                   0xffffffff
#define SBUS_DMAC_CH_DEMASK_TR_I_MSK                                 0x00000000
#define SBUS_DMAC_CH_DEMASK_TR_SFT                                   0
#define SBUS_DMAC_CH_DEMASK_TR_HI                                    31
#define SBUS_DMAC_CH_DEMASK_TR_SZ                                    32

#define SBUS_DMAC_CH_DEMASK_ERR_MSK                                  0xffffffff
#define SBUS_DMAC_CH_DEMASK_ERR_I_MSK                                0x00000000
#define SBUS_DMAC_CH_DEMASK_ERR_SFT                                  0
#define SBUS_DMAC_CH_DEMASK_ERR_HI                                   31
#define SBUS_DMAC_CH_DEMASK_ERR_SZ                                   32

#define SBUS_DMAC_CH0_CLR_TR_MSK                                     0x00000001
#define SBUS_DMAC_CH0_CLR_TR_I_MSK                                   0xfffffffe
#define SBUS_DMAC_CH0_CLR_TR_SFT                                     0
#define SBUS_DMAC_CH0_CLR_TR_HI                                      0
#define SBUS_DMAC_CH0_CLR_TR_SZ                                      1

#define SBUS_DMAC_CH1_CLR_TR_MSK                                     0x00000002
#define SBUS_DMAC_CH1_CLR_TR_I_MSK                                   0xfffffffd
#define SBUS_DMAC_CH1_CLR_TR_SFT                                     1
#define SBUS_DMAC_CH1_CLR_TR_HI                                      1
#define SBUS_DMAC_CH1_CLR_TR_SZ                                      1

#define SBUS_DMAC_CH2_CLR_TR_MSK                                     0x00000004
#define SBUS_DMAC_CH2_CLR_TR_I_MSK                                   0xfffffffb
#define SBUS_DMAC_CH2_CLR_TR_SFT                                     2
#define SBUS_DMAC_CH2_CLR_TR_HI                                      2
#define SBUS_DMAC_CH2_CLR_TR_SZ                                      1

#define SBUS_DMAC_CH3_CLR_TR_MSK                                     0x00000008
#define SBUS_DMAC_CH3_CLR_TR_I_MSK                                   0xfffffff7
#define SBUS_DMAC_CH3_CLR_TR_SFT                                     3
#define SBUS_DMAC_CH3_CLR_TR_HI                                      3
#define SBUS_DMAC_CH3_CLR_TR_SZ                                      1

#define SBUS_DMAC_CH4_CLR_TR_MSK                                     0x00000010
#define SBUS_DMAC_CH4_CLR_TR_I_MSK                                   0xffffffef
#define SBUS_DMAC_CH4_CLR_TR_SFT                                     4
#define SBUS_DMAC_CH4_CLR_TR_HI                                      4
#define SBUS_DMAC_CH4_CLR_TR_SZ                                      1

#define SBUS_DMAC_CH5_CLR_TR_MSK                                     0x00000020
#define SBUS_DMAC_CH5_CLR_TR_I_MSK                                   0xffffffdf
#define SBUS_DMAC_CH5_CLR_TR_SFT                                     5
#define SBUS_DMAC_CH5_CLR_TR_HI                                      5
#define SBUS_DMAC_CH5_CLR_TR_SZ                                      1

#define SBUS_DMAC_CH6_CLR_TR_MSK                                     0x00000040
#define SBUS_DMAC_CH6_CLR_TR_I_MSK                                   0xffffffbf
#define SBUS_DMAC_CH6_CLR_TR_SFT                                     6
#define SBUS_DMAC_CH6_CLR_TR_HI                                      6
#define SBUS_DMAC_CH6_CLR_TR_SZ                                      1

#define SBUS_DMAC_CH7_CLR_TR_MSK                                     0x00000080
#define SBUS_DMAC_CH7_CLR_TR_I_MSK                                   0xffffff7f
#define SBUS_DMAC_CH7_CLR_TR_SFT                                     7
#define SBUS_DMAC_CH7_CLR_TR_HI                                      7
#define SBUS_DMAC_CH7_CLR_TR_SZ                                      1

#define SBUS_DMAC_CH0_CLR_ERR_MSK                                    0x00000001
#define SBUS_DMAC_CH0_CLR_ERR_I_MSK                                  0xfffffffe
#define SBUS_DMAC_CH0_CLR_ERR_SFT                                    0
#define SBUS_DMAC_CH0_CLR_ERR_HI                                     0
#define SBUS_DMAC_CH0_CLR_ERR_SZ                                     1

#define SBUS_DMAC_CH1_CLR_ERR_MSK                                    0x00000002
#define SBUS_DMAC_CH1_CLR_ERR_I_MSK                                  0xfffffffd
#define SBUS_DMAC_CH1_CLR_ERR_SFT                                    1
#define SBUS_DMAC_CH1_CLR_ERR_HI                                     1
#define SBUS_DMAC_CH1_CLR_ERR_SZ                                     1

#define SBUS_DMAC_CH2_CLR_ERR_MSK                                    0x00000004
#define SBUS_DMAC_CH2_CLR_ERR_I_MSK                                  0xfffffffb
#define SBUS_DMAC_CH2_CLR_ERR_SFT                                    2
#define SBUS_DMAC_CH2_CLR_ERR_HI                                     2
#define SBUS_DMAC_CH2_CLR_ERR_SZ                                     1

#define SBUS_DMAC_CH3_CLR_ERR_MSK                                    0x00000008
#define SBUS_DMAC_CH3_CLR_ERR_I_MSK                                  0xfffffff7
#define SBUS_DMAC_CH3_CLR_ERR_SFT                                    3
#define SBUS_DMAC_CH3_CLR_ERR_HI                                     3
#define SBUS_DMAC_CH3_CLR_ERR_SZ                                     1

#define SBUS_DMAC_CH4_CLR_ERR_MSK                                    0x00000010
#define SBUS_DMAC_CH4_CLR_ERR_I_MSK                                  0xffffffef
#define SBUS_DMAC_CH4_CLR_ERR_SFT                                    4
#define SBUS_DMAC_CH4_CLR_ERR_HI                                     4
#define SBUS_DMAC_CH4_CLR_ERR_SZ                                     1

#define SBUS_DMAC_CH5_CLR_ERR_MSK                                    0x00000020
#define SBUS_DMAC_CH5_CLR_ERR_I_MSK                                  0xffffffdf
#define SBUS_DMAC_CH5_CLR_ERR_SFT                                    5
#define SBUS_DMAC_CH5_CLR_ERR_HI                                     5
#define SBUS_DMAC_CH5_CLR_ERR_SZ                                     1

#define SBUS_DMAC_CH6_CLR_ERR_MSK                                    0x00000040
#define SBUS_DMAC_CH6_CLR_ERR_I_MSK                                  0xffffffbf
#define SBUS_DMAC_CH6_CLR_ERR_SFT                                    6
#define SBUS_DMAC_CH6_CLR_ERR_HI                                     6
#define SBUS_DMAC_CH6_CLR_ERR_SZ                                     1

#define SBUS_DMAC_CH7_CLR_ERR_MSK                                    0x00000080
#define SBUS_DMAC_CH7_CLR_ERR_I_MSK                                  0xffffff7f
#define SBUS_DMAC_CH7_CLR_ERR_SFT                                    7
#define SBUS_DMAC_CH7_CLR_ERR_HI                                     7
#define SBUS_DMAC_CH7_CLR_ERR_SZ                                     1

#define SBUS_DMAC_DISEN_SHS_SRC_REQ_MSK                              0x0000ffff
#define SBUS_DMAC_DISEN_SHS_SRC_REQ_I_MSK                            0xffff0000
#define SBUS_DMAC_DISEN_SHS_SRC_REQ_SFT                              0
#define SBUS_DMAC_DISEN_SHS_SRC_REQ_HI                               15
#define SBUS_DMAC_DISEN_SHS_SRC_REQ_SZ                               16

#define SBUS_DMAC_DISEN_SHS_DST_REQ_MSK                              0x0000ffff
#define SBUS_DMAC_DISEN_SHS_DST_REQ_I_MSK                            0xffff0000
#define SBUS_DMAC_DISEN_SHS_DST_REQ_SFT                              0
#define SBUS_DMAC_DISEN_SHS_DST_REQ_HI                               15
#define SBUS_DMAC_DISEN_SHS_DST_REQ_SZ                               16

#define SBUS_DMAC_DISEN_SHS_SRC_SREQ_MSK                             0x0000ffff
#define SBUS_DMAC_DISEN_SHS_SRC_SREQ_I_MSK                           0xffff0000
#define SBUS_DMAC_DISEN_SHS_SRC_SREQ_SFT                             0
#define SBUS_DMAC_DISEN_SHS_SRC_SREQ_HI                              15
#define SBUS_DMAC_DISEN_SHS_SRC_SREQ_SZ                              16

#define SBUS_DMAC_DISEN_SHS_DST_SREQ_MSK                             0x0000ffff
#define SBUS_DMAC_DISEN_SHS_DST_SREQ_I_MSK                           0xffff0000
#define SBUS_DMAC_DISEN_SHS_DST_SREQ_SFT                             0
#define SBUS_DMAC_DISEN_SHS_DST_SREQ_HI                              15
#define SBUS_DMAC_DISEN_SHS_DST_SREQ_SZ                              16

#define SBUS_DMAC_EN_MSK                                             0x00000001
#define SBUS_DMAC_EN_I_MSK                                           0xfffffffe
#define SBUS_DMAC_EN_SFT                                             0
#define SBUS_DMAC_EN_HI                                              0
#define SBUS_DMAC_EN_SZ                                              1

#define SBUS_DMAC_CH_EN_MSK                                          0x0000ffff
#define SBUS_DMAC_CH_EN_I_MSK                                        0xffff0000
#define SBUS_DMAC_CH_EN_SFT                                          0
#define SBUS_DMAC_CH_EN_HI                                           15
#define SBUS_DMAC_CH_EN_SZ                                           16

#define DMAC_SAR0_MSK                                                0xffffffff
#define DMAC_SAR0_I_MSK                                              0x00000000
#define DMAC_SAR0_SFT                                                0
#define DMAC_SAR0_HI                                                 31
#define DMAC_SAR0_SZ                                                 32

#define DMAC_DAR0_MSK                                                0xffffffff
#define DMAC_DAR0_I_MSK                                              0x00000000
#define DMAC_DAR0_SFT                                                0
#define DMAC_DAR0_HI                                                 31
#define DMAC_DAR0_SZ                                                 32

#define DMAC_LLP0_MSK                                                0xffffffff
#define DMAC_LLP0_I_MSK                                              0x00000000
#define DMAC_LLP0_SFT                                                0
#define DMAC_LLP0_HI                                                 31
#define DMAC_LLP0_SZ                                                 32

#define DMAC_INTR_EN0_MSK                                            0x00000001
#define DMAC_INTR_EN0_I_MSK                                          0xfffffffe
#define DMAC_INTR_EN0_SFT                                            0
#define DMAC_INTR_EN0_HI                                             0
#define DMAC_INTR_EN0_SZ                                             1

#define DMAC_DST_TR_WIDTH0_MSK                                       0x0000000e
#define DMAC_DST_TR_WIDTH0_I_MSK                                     0xfffffff1
#define DMAC_DST_TR_WIDTH0_SFT                                       1
#define DMAC_DST_TR_WIDTH0_HI                                        3
#define DMAC_DST_TR_WIDTH0_SZ                                        3

#define DMAC_SRC_TR_WIDTH0_MSK                                       0x00000070
#define DMAC_SRC_TR_WIDTH0_I_MSK                                     0xffffff8f
#define DMAC_SRC_TR_WIDTH0_SFT                                       4
#define DMAC_SRC_TR_WIDTH0_HI                                        6
#define DMAC_SRC_TR_WIDTH0_SZ                                        3

#define DMAC_DINC0_MSK                                               0x00000180
#define DMAC_DINC0_I_MSK                                             0xfffffe7f
#define DMAC_DINC0_SFT                                               7
#define DMAC_DINC0_HI                                                8
#define DMAC_DINC0_SZ                                                2

#define DMAC_SINC0_MSK                                               0x00000600
#define DMAC_SINC0_I_MSK                                             0xfffff9ff
#define DMAC_SINC0_SFT                                               9
#define DMAC_SINC0_HI                                                10
#define DMAC_SINC0_SZ                                                2

#define DMAC_DST_MSIZE0_MSK                                          0x00003800
#define DMAC_DST_MSIZE0_I_MSK                                        0xffffc7ff
#define DMAC_DST_MSIZE0_SFT                                          11
#define DMAC_DST_MSIZE0_HI                                           13
#define DMAC_DST_MSIZE0_SZ                                           3

#define DMAC_SRC_MSIZE0_MSK                                          0x0001c000
#define DMAC_SRC_MSIZE0_I_MSK                                        0xfffe3fff
#define DMAC_SRC_MSIZE0_SFT                                          14
#define DMAC_SRC_MSIZE0_HI                                           16
#define DMAC_SRC_MSIZE0_SZ                                           3

#define DMAC_FC_MODE0_MSK                                            0x00700000
#define DMAC_FC_MODE0_I_MSK                                          0xff8fffff
#define DMAC_FC_MODE0_SFT                                            20
#define DMAC_FC_MODE0_HI                                             22
#define DMAC_FC_MODE0_SZ                                             3

#define LLP_DST0_EN_MSK                                              0x08000000
#define LLP_DST0_EN_I_MSK                                            0xf7ffffff
#define LLP_DST0_EN_SFT                                              27
#define LLP_DST0_EN_HI                                               27
#define LLP_DST0_EN_SZ                                               1

#define LLP_SRC0_EN_MSK                                              0x10000000
#define LLP_SRC0_EN_I_MSK                                            0xefffffff
#define LLP_SRC0_EN_SFT                                              28
#define LLP_SRC0_EN_HI                                               28
#define LLP_SRC0_EN_SZ                                               1

#define DMAC_BLOCK0_MSK                                              0x00000fff
#define DMAC_BLOCK0_I_MSK                                            0xfffff000
#define DMAC_BLOCK0_SFT                                              0
#define DMAC_BLOCK0_HI                                               11
#define DMAC_BLOCK0_SZ                                               12

#define DMAC_CH0_PRIOR_MSK                                           0x00000020
#define DMAC_CH0_PRIOR_I_MSK                                         0xffffffdf
#define DMAC_CH0_PRIOR_SFT                                           5
#define DMAC_CH0_PRIOR_HI                                            5
#define DMAC_CH0_PRIOR_SZ                                            1

#define DMAC_HS_SEL_DST0_MSK                                         0x00000400
#define DMAC_HS_SEL_DST0_I_MSK                                       0xfffffbff
#define DMAC_HS_SEL_DST0_SFT                                         10
#define DMAC_HS_SEL_DST0_HI                                          10
#define DMAC_HS_SEL_DST0_SZ                                          1

#define DMAC_HS_SEL_SRC0_MSK                                         0x00000800
#define DMAC_HS_SEL_SRC0_I_MSK                                       0xfffff7ff
#define DMAC_HS_SEL_SRC0_SFT                                         11
#define DMAC_HS_SEL_SRC0_HI                                          11
#define DMAC_HS_SEL_SRC0_SZ                                          1

#define DMAC_MAX_BURST_LEN0_MSK                                      0x3ff00000
#define DMAC_MAX_BURST_LEN0_I_MSK                                    0xc00fffff
#define DMAC_MAX_BURST_LEN0_SFT                                      20
#define DMAC_MAX_BURST_LEN0_HI                                       29
#define DMAC_MAX_BURST_LEN0_SZ                                       10

#define RELOAD_SRC0_MSK                                              0x40000000
#define RELOAD_SRC0_I_MSK                                            0xbfffffff
#define RELOAD_SRC0_SFT                                              30
#define RELOAD_SRC0_HI                                               30
#define RELOAD_SRC0_SZ                                               1

#define RELOAD_DSC0_MSK                                              0x80000000
#define RELOAD_DSC0_I_MSK                                            0x7fffffff
#define RELOAD_DSC0_SFT                                              31
#define RELOAD_DSC0_HI                                               31
#define RELOAD_DSC0_SZ                                               1

#define DMAC_SRC_HS_BUS_SEL0_MSK                                     0x00000780
#define DMAC_SRC_HS_BUS_SEL0_I_MSK                                   0xfffff87f
#define DMAC_SRC_HS_BUS_SEL0_SFT                                     7
#define DMAC_SRC_HS_BUS_SEL0_HI                                      10
#define DMAC_SRC_HS_BUS_SEL0_SZ                                      4

#define DMAC_DST_HS_BUS_SEL0_MSK                                     0x00007800
#define DMAC_DST_HS_BUS_SEL0_I_MSK                                   0xffff87ff
#define DMAC_DST_HS_BUS_SEL0_SFT                                     11
#define DMAC_DST_HS_BUS_SEL0_HI                                      14
#define DMAC_DST_HS_BUS_SEL0_SZ                                      4

#define DMAC_SGI0_MSK                                                0x000fffff
#define DMAC_SGI0_I_MSK                                              0xfff00000
#define DMAC_SGI0_SFT                                                0
#define DMAC_SGI0_HI                                                 19
#define DMAC_SGI0_SZ                                                 20

#define DMAC_SGC0_MSK                                                0xfff00000
#define DMAC_SGC0_I_MSK                                              0x000fffff
#define DMAC_SGC0_SFT                                                20
#define DMAC_SGC0_HI                                                 31
#define DMAC_SGC0_SZ                                                 12

#define DMAC_DSI0_MSK                                                0x000fffff
#define DMAC_DSI0_I_MSK                                              0xfff00000
#define DMAC_DSI0_SFT                                                0
#define DMAC_DSI0_HI                                                 19
#define DMAC_DSI0_SZ                                                 20

#define DMAC_DSC0_MSK                                                0xfff00000
#define DMAC_DSC0_I_MSK                                              0x000fffff
#define DMAC_DSC0_SFT                                                20
#define DMAC_DSC0_HI                                                 31
#define DMAC_DSC0_SZ                                                 12

#define DMAC_SAR1_MSK                                                0xffffffff
#define DMAC_SAR1_I_MSK                                              0x00000000
#define DMAC_SAR1_SFT                                                0
#define DMAC_SAR1_HI                                                 31
#define DMAC_SAR1_SZ                                                 32

#define DMAC_DAR1_MSK                                                0xffffffff
#define DMAC_DAR1_I_MSK                                              0x00000000
#define DMAC_DAR1_SFT                                                0
#define DMAC_DAR1_HI                                                 31
#define DMAC_DAR1_SZ                                                 32

#define DMAC_LLP1_MSK                                                0xffffffff
#define DMAC_LLP1_I_MSK                                              0x00000000
#define DMAC_LLP1_SFT                                                0
#define DMAC_LLP1_HI                                                 31
#define DMAC_LLP1_SZ                                                 32

#define DMAC_INTR_EN1_MSK                                            0x00000001
#define DMAC_INTR_EN1_I_MSK                                          0xfffffffe
#define DMAC_INTR_EN1_SFT                                            0
#define DMAC_INTR_EN1_HI                                             0
#define DMAC_INTR_EN1_SZ                                             1

#define DMAC_DST_TR_WIDTH1_MSK                                       0x0000000e
#define DMAC_DST_TR_WIDTH1_I_MSK                                     0xfffffff1
#define DMAC_DST_TR_WIDTH1_SFT                                       1
#define DMAC_DST_TR_WIDTH1_HI                                        3
#define DMAC_DST_TR_WIDTH1_SZ                                        3

#define DMAC_SRC_TR_WIDTH1_MSK                                       0x00000070
#define DMAC_SRC_TR_WIDTH1_I_MSK                                     0xffffff8f
#define DMAC_SRC_TR_WIDTH1_SFT                                       4
#define DMAC_SRC_TR_WIDTH1_HI                                        6
#define DMAC_SRC_TR_WIDTH1_SZ                                        3

#define DMAC_DINC1_MSK                                               0x00000180
#define DMAC_DINC1_I_MSK                                             0xfffffe7f
#define DMAC_DINC1_SFT                                               7
#define DMAC_DINC1_HI                                                8
#define DMAC_DINC1_SZ                                                2

#define DMAC_SINC1_MSK                                               0x00000600
#define DMAC_SINC1_I_MSK                                             0xfffff9ff
#define DMAC_SINC1_SFT                                               9
#define DMAC_SINC1_HI                                                10
#define DMAC_SINC1_SZ                                                2

#define DMAC_DST_MSIZE1_MSK                                          0x00003800
#define DMAC_DST_MSIZE1_I_MSK                                        0xffffc7ff
#define DMAC_DST_MSIZE1_SFT                                          11
#define DMAC_DST_MSIZE1_HI                                           13
#define DMAC_DST_MSIZE1_SZ                                           3

#define DMAC_SRC_MSIZE1_MSK                                          0x0001c000
#define DMAC_SRC_MSIZE1_I_MSK                                        0xfffe3fff
#define DMAC_SRC_MSIZE1_SFT                                          14
#define DMAC_SRC_MSIZE1_HI                                           16
#define DMAC_SRC_MSIZE1_SZ                                           3

#define DMAC_FC_MODE1_MSK                                            0x00700000
#define DMAC_FC_MODE1_I_MSK                                          0xff8fffff
#define DMAC_FC_MODE1_SFT                                            20
#define DMAC_FC_MODE1_HI                                             22
#define DMAC_FC_MODE1_SZ                                             3

#define LLP_DST1_EN_MSK                                              0x08000000
#define LLP_DST1_EN_I_MSK                                            0xf7ffffff
#define LLP_DST1_EN_SFT                                              27
#define LLP_DST1_EN_HI                                               27
#define LLP_DST1_EN_SZ                                               1

#define LLP_SRC1_EN_MSK                                              0x10000000
#define LLP_SRC1_EN_I_MSK                                            0xefffffff
#define LLP_SRC1_EN_SFT                                              28
#define LLP_SRC1_EN_HI                                               28
#define LLP_SRC1_EN_SZ                                               1

#define DMAC_BLOCK1_MSK                                              0x00000fff
#define DMAC_BLOCK1_I_MSK                                            0xfffff000
#define DMAC_BLOCK1_SFT                                              0
#define DMAC_BLOCK1_HI                                               11
#define DMAC_BLOCK1_SZ                                               12

#define DMAC_CH1_PRIOR_MSK                                           0x00000020
#define DMAC_CH1_PRIOR_I_MSK                                         0xffffffdf
#define DMAC_CH1_PRIOR_SFT                                           5
#define DMAC_CH1_PRIOR_HI                                            5
#define DMAC_CH1_PRIOR_SZ                                            1

#define DMAC_HS_SEL_DST1_MSK                                         0x00000400
#define DMAC_HS_SEL_DST1_I_MSK                                       0xfffffbff
#define DMAC_HS_SEL_DST1_SFT                                         10
#define DMAC_HS_SEL_DST1_HI                                          10
#define DMAC_HS_SEL_DST1_SZ                                          1

#define DMAC_HS_SEL_SRC1_MSK                                         0x00000800
#define DMAC_HS_SEL_SRC1_I_MSK                                       0xfffff7ff
#define DMAC_HS_SEL_SRC1_SFT                                         11
#define DMAC_HS_SEL_SRC1_HI                                          11
#define DMAC_HS_SEL_SRC1_SZ                                          1

#define DMAC_MAX_BURST_LEN1_MSK                                      0x3ff00000
#define DMAC_MAX_BURST_LEN1_I_MSK                                    0xc00fffff
#define DMAC_MAX_BURST_LEN1_SFT                                      20
#define DMAC_MAX_BURST_LEN1_HI                                       29
#define DMAC_MAX_BURST_LEN1_SZ                                       10

#define RELOAD_SRC1_MSK                                              0x40000000
#define RELOAD_SRC1_I_MSK                                            0xbfffffff
#define RELOAD_SRC1_SFT                                              30
#define RELOAD_SRC1_HI                                               30
#define RELOAD_SRC1_SZ                                               1

#define RELOAD_DSC1_MSK                                              0x80000000
#define RELOAD_DSC1_I_MSK                                            0x7fffffff
#define RELOAD_DSC1_SFT                                              31
#define RELOAD_DSC1_HI                                               31
#define RELOAD_DSC1_SZ                                               1

#define DMAC_SRC_HS_BUS_SEL1_MSK                                     0x00000780
#define DMAC_SRC_HS_BUS_SEL1_I_MSK                                   0xfffff87f
#define DMAC_SRC_HS_BUS_SEL1_SFT                                     7
#define DMAC_SRC_HS_BUS_SEL1_HI                                      10
#define DMAC_SRC_HS_BUS_SEL1_SZ                                      4

#define DMAC_DST_HS_BUS_SEL1_MSK                                     0x00007800
#define DMAC_DST_HS_BUS_SEL1_I_MSK                                   0xffff87ff
#define DMAC_DST_HS_BUS_SEL1_SFT                                     11
#define DMAC_DST_HS_BUS_SEL1_HI                                      14
#define DMAC_DST_HS_BUS_SEL1_SZ                                      4

#define DMAC_SGI1_MSK                                                0x000fffff
#define DMAC_SGI1_I_MSK                                              0xfff00000
#define DMAC_SGI1_SFT                                                0
#define DMAC_SGI1_HI                                                 19
#define DMAC_SGI1_SZ                                                 20

#define DMAC_SGC1_MSK                                                0xfff00000
#define DMAC_SGC1_I_MSK                                              0x000fffff
#define DMAC_SGC1_SFT                                                20
#define DMAC_SGC1_HI                                                 31
#define DMAC_SGC1_SZ                                                 12

#define DMAC_DSI1_MSK                                                0x000fffff
#define DMAC_DSI1_I_MSK                                              0xfff00000
#define DMAC_DSI1_SFT                                                0
#define DMAC_DSI1_HI                                                 19
#define DMAC_DSI1_SZ                                                 20

#define DMAC_DSC1_MSK                                                0xfff00000
#define DMAC_DSC1_I_MSK                                              0x000fffff
#define DMAC_DSC1_SFT                                                20
#define DMAC_DSC1_HI                                                 31
#define DMAC_DSC1_SZ                                                 12

#define DMAC_SAR2_MSK                                                0xffffffff
#define DMAC_SAR2_I_MSK                                              0x00000000
#define DMAC_SAR2_SFT                                                0
#define DMAC_SAR2_HI                                                 31
#define DMAC_SAR2_SZ                                                 32

#define DMAC_DAR2_MSK                                                0xffffffff
#define DMAC_DAR2_I_MSK                                              0x00000000
#define DMAC_DAR2_SFT                                                0
#define DMAC_DAR2_HI                                                 31
#define DMAC_DAR2_SZ                                                 32

#define DMAC_LLP2_MSK                                                0xffffffff
#define DMAC_LLP2_I_MSK                                              0x00000000
#define DMAC_LLP2_SFT                                                0
#define DMAC_LLP2_HI                                                 31
#define DMAC_LLP2_SZ                                                 32

#define DMAC_INTR_EN2_MSK                                            0x00000001
#define DMAC_INTR_EN2_I_MSK                                          0xfffffffe
#define DMAC_INTR_EN2_SFT                                            0
#define DMAC_INTR_EN2_HI                                             0
#define DMAC_INTR_EN2_SZ                                             1

#define DMAC_DST_TR_WIDTH2_MSK                                       0x0000000e
#define DMAC_DST_TR_WIDTH2_I_MSK                                     0xfffffff1
#define DMAC_DST_TR_WIDTH2_SFT                                       1
#define DMAC_DST_TR_WIDTH2_HI                                        3
#define DMAC_DST_TR_WIDTH2_SZ                                        3

#define DMAC_SRC_TR_WIDTH2_MSK                                       0x00000070
#define DMAC_SRC_TR_WIDTH2_I_MSK                                     0xffffff8f
#define DMAC_SRC_TR_WIDTH2_SFT                                       4
#define DMAC_SRC_TR_WIDTH2_HI                                        6
#define DMAC_SRC_TR_WIDTH2_SZ                                        3

#define DMAC_DINC2_MSK                                               0x00000180
#define DMAC_DINC2_I_MSK                                             0xfffffe7f
#define DMAC_DINC2_SFT                                               7
#define DMAC_DINC2_HI                                                8
#define DMAC_DINC2_SZ                                                2

#define DMAC_SINC2_MSK                                               0x00000600
#define DMAC_SINC2_I_MSK                                             0xfffff9ff
#define DMAC_SINC2_SFT                                               9
#define DMAC_SINC2_HI                                                10
#define DMAC_SINC2_SZ                                                2

#define DMAC_DST_MSIZE2_MSK                                          0x00003800
#define DMAC_DST_MSIZE2_I_MSK                                        0xffffc7ff
#define DMAC_DST_MSIZE2_SFT                                          11
#define DMAC_DST_MSIZE2_HI                                           13
#define DMAC_DST_MSIZE2_SZ                                           3

#define DMAC_SRC_MSIZE2_MSK                                          0x0001c000
#define DMAC_SRC_MSIZE2_I_MSK                                        0xfffe3fff
#define DMAC_SRC_MSIZE2_SFT                                          14
#define DMAC_SRC_MSIZE2_HI                                           16
#define DMAC_SRC_MSIZE2_SZ                                           3

#define DMAC_FC_MODE2_MSK                                            0x00700000
#define DMAC_FC_MODE2_I_MSK                                          0xff8fffff
#define DMAC_FC_MODE2_SFT                                            20
#define DMAC_FC_MODE2_HI                                             22
#define DMAC_FC_MODE2_SZ                                             3

#define LLP_DST2_EN_MSK                                              0x08000000
#define LLP_DST2_EN_I_MSK                                            0xf7ffffff
#define LLP_DST2_EN_SFT                                              27
#define LLP_DST2_EN_HI                                               27
#define LLP_DST2_EN_SZ                                               1

#define LLP_SRC2_EN_MSK                                              0x10000000
#define LLP_SRC2_EN_I_MSK                                            0xefffffff
#define LLP_SRC2_EN_SFT                                              28
#define LLP_SRC2_EN_HI                                               28
#define LLP_SRC2_EN_SZ                                               1

#define DMAC_BLOCK2_MSK                                              0x00000fff
#define DMAC_BLOCK2_I_MSK                                            0xfffff000
#define DMAC_BLOCK2_SFT                                              0
#define DMAC_BLOCK2_HI                                               11
#define DMAC_BLOCK2_SZ                                               12

#define DMAC_CH2_PRIOR_MSK                                           0x00000020
#define DMAC_CH2_PRIOR_I_MSK                                         0xffffffdf
#define DMAC_CH2_PRIOR_SFT                                           5
#define DMAC_CH2_PRIOR_HI                                            5
#define DMAC_CH2_PRIOR_SZ                                            1

#define DMAC_HS_SEL_DST2_MSK                                         0x00000400
#define DMAC_HS_SEL_DST2_I_MSK                                       0xfffffbff
#define DMAC_HS_SEL_DST2_SFT                                         10
#define DMAC_HS_SEL_DST2_HI                                          10
#define DMAC_HS_SEL_DST2_SZ                                          1

#define DMAC_HS_SEL_SRC2_MSK                                         0x00000800
#define DMAC_HS_SEL_SRC2_I_MSK                                       0xfffff7ff
#define DMAC_HS_SEL_SRC2_SFT                                         11
#define DMAC_HS_SEL_SRC2_HI                                          11
#define DMAC_HS_SEL_SRC2_SZ                                          1

#define DMAC_MAX_BURST_LEN2_MSK                                      0x3ff00000
#define DMAC_MAX_BURST_LEN2_I_MSK                                    0xc00fffff
#define DMAC_MAX_BURST_LEN2_SFT                                      20
#define DMAC_MAX_BURST_LEN2_HI                                       29
#define DMAC_MAX_BURST_LEN2_SZ                                       10

#define RELOAD_SRC2_MSK                                              0x40000000
#define RELOAD_SRC2_I_MSK                                            0xbfffffff
#define RELOAD_SRC2_SFT                                              30
#define RELOAD_SRC2_HI                                               30
#define RELOAD_SRC2_SZ                                               1

#define RELOAD_DSC2_MSK                                              0x80000000
#define RELOAD_DSC2_I_MSK                                            0x7fffffff
#define RELOAD_DSC2_SFT                                              31
#define RELOAD_DSC2_HI                                               31
#define RELOAD_DSC2_SZ                                               1

#define DMAC_SRC_HS_BUS_SEL2_MSK                                     0x00000780
#define DMAC_SRC_HS_BUS_SEL2_I_MSK                                   0xfffff87f
#define DMAC_SRC_HS_BUS_SEL2_SFT                                     7
#define DMAC_SRC_HS_BUS_SEL2_HI                                      10
#define DMAC_SRC_HS_BUS_SEL2_SZ                                      4

#define DMAC_DST_HS_BUS_SEL2_MSK                                     0x00007800
#define DMAC_DST_HS_BUS_SEL2_I_MSK                                   0xffff87ff
#define DMAC_DST_HS_BUS_SEL2_SFT                                     11
#define DMAC_DST_HS_BUS_SEL2_HI                                      14
#define DMAC_DST_HS_BUS_SEL2_SZ                                      4

#define DMAC_SGI2_MSK                                                0x000fffff
#define DMAC_SGI2_I_MSK                                              0xfff00000
#define DMAC_SGI2_SFT                                                0
#define DMAC_SGI2_HI                                                 19
#define DMAC_SGI2_SZ                                                 20

#define DMAC_SGC2_MSK                                                0xfff00000
#define DMAC_SGC2_I_MSK                                              0x000fffff
#define DMAC_SGC2_SFT                                                20
#define DMAC_SGC2_HI                                                 31
#define DMAC_SGC2_SZ                                                 12

#define DMAC_DSI2_MSK                                                0x000fffff
#define DMAC_DSI2_I_MSK                                              0xfff00000
#define DMAC_DSI2_SFT                                                0
#define DMAC_DSI2_HI                                                 19
#define DMAC_DSI2_SZ                                                 20

#define DMAC_DSC2_MSK                                                0xfff00000
#define DMAC_DSC2_I_MSK                                              0x000fffff
#define DMAC_DSC2_SFT                                                20
#define DMAC_DSC2_HI                                                 31
#define DMAC_DSC2_SZ                                                 12

#define DMAC_SAR3_MSK                                                0xffffffff
#define DMAC_SAR3_I_MSK                                              0x00000000
#define DMAC_SAR3_SFT                                                0
#define DMAC_SAR3_HI                                                 31
#define DMAC_SAR3_SZ                                                 32

#define DMAC_DAR3_MSK                                                0xffffffff
#define DMAC_DAR3_I_MSK                                              0x00000000
#define DMAC_DAR3_SFT                                                0
#define DMAC_DAR3_HI                                                 31
#define DMAC_DAR3_SZ                                                 32

#define DMAC_LLP3_MSK                                                0xffffffff
#define DMAC_LLP3_I_MSK                                              0x00000000
#define DMAC_LLP3_SFT                                                0
#define DMAC_LLP3_HI                                                 31
#define DMAC_LLP3_SZ                                                 32

#define DMAC_INTR_EN3_MSK                                            0x00000001
#define DMAC_INTR_EN3_I_MSK                                          0xfffffffe
#define DMAC_INTR_EN3_SFT                                            0
#define DMAC_INTR_EN3_HI                                             0
#define DMAC_INTR_EN3_SZ                                             1

#define DMAC_DST_TR_WIDTH3_MSK                                       0x0000000e
#define DMAC_DST_TR_WIDTH3_I_MSK                                     0xfffffff1
#define DMAC_DST_TR_WIDTH3_SFT                                       1
#define DMAC_DST_TR_WIDTH3_HI                                        3
#define DMAC_DST_TR_WIDTH3_SZ                                        3

#define DMAC_SRC_TR_WIDTH3_MSK                                       0x00000070
#define DMAC_SRC_TR_WIDTH3_I_MSK                                     0xffffff8f
#define DMAC_SRC_TR_WIDTH3_SFT                                       4
#define DMAC_SRC_TR_WIDTH3_HI                                        6
#define DMAC_SRC_TR_WIDTH3_SZ                                        3

#define DMAC_DINC3_MSK                                               0x00000180
#define DMAC_DINC3_I_MSK                                             0xfffffe7f
#define DMAC_DINC3_SFT                                               7
#define DMAC_DINC3_HI                                                8
#define DMAC_DINC3_SZ                                                2

#define DMAC_SINC3_MSK                                               0x00000600
#define DMAC_SINC3_I_MSK                                             0xfffff9ff
#define DMAC_SINC3_SFT                                               9
#define DMAC_SINC3_HI                                                10
#define DMAC_SINC3_SZ                                                2

#define DMAC_DST_MSIZE3_MSK                                          0x00003800
#define DMAC_DST_MSIZE3_I_MSK                                        0xffffc7ff
#define DMAC_DST_MSIZE3_SFT                                          11
#define DMAC_DST_MSIZE3_HI                                           13
#define DMAC_DST_MSIZE3_SZ                                           3

#define DMAC_SRC_MSIZE3_MSK                                          0x0001c000
#define DMAC_SRC_MSIZE3_I_MSK                                        0xfffe3fff
#define DMAC_SRC_MSIZE3_SFT                                          14
#define DMAC_SRC_MSIZE3_HI                                           16
#define DMAC_SRC_MSIZE3_SZ                                           3

#define DMAC_FC_MODE3_MSK                                            0x00700000
#define DMAC_FC_MODE3_I_MSK                                          0xff8fffff
#define DMAC_FC_MODE3_SFT                                            20
#define DMAC_FC_MODE3_HI                                             22
#define DMAC_FC_MODE3_SZ                                             3

#define LLP_DST3_EN_MSK                                              0x08000000
#define LLP_DST3_EN_I_MSK                                            0xf7ffffff
#define LLP_DST3_EN_SFT                                              27
#define LLP_DST3_EN_HI                                               27
#define LLP_DST3_EN_SZ                                               1

#define LLP_SRC3_EN_MSK                                              0x10000000
#define LLP_SRC3_EN_I_MSK                                            0xefffffff
#define LLP_SRC3_EN_SFT                                              28
#define LLP_SRC3_EN_HI                                               28
#define LLP_SRC3_EN_SZ                                               1

#define DMAC_BLOCK3_MSK                                              0x00000fff
#define DMAC_BLOCK3_I_MSK                                            0xfffff000
#define DMAC_BLOCK3_SFT                                              0
#define DMAC_BLOCK3_HI                                               11
#define DMAC_BLOCK3_SZ                                               12

#define DMAC_CH3_PRIOR_MSK                                           0x00000020
#define DMAC_CH3_PRIOR_I_MSK                                         0xffffffdf
#define DMAC_CH3_PRIOR_SFT                                           5
#define DMAC_CH3_PRIOR_HI                                            5
#define DMAC_CH3_PRIOR_SZ                                            1

#define DMAC_HS_SEL_DST3_MSK                                         0x00000400
#define DMAC_HS_SEL_DST3_I_MSK                                       0xfffffbff
#define DMAC_HS_SEL_DST3_SFT                                         10
#define DMAC_HS_SEL_DST3_HI                                          10
#define DMAC_HS_SEL_DST3_SZ                                          1

#define DMAC_HS_SEL_SRC3_MSK                                         0x00000800
#define DMAC_HS_SEL_SRC3_I_MSK                                       0xfffff7ff
#define DMAC_HS_SEL_SRC3_SFT                                         11
#define DMAC_HS_SEL_SRC3_HI                                          11
#define DMAC_HS_SEL_SRC3_SZ                                          1

#define DMAC_MAX_BURST_LEN3_MSK                                      0x3ff00000
#define DMAC_MAX_BURST_LEN3_I_MSK                                    0xc00fffff
#define DMAC_MAX_BURST_LEN3_SFT                                      20
#define DMAC_MAX_BURST_LEN3_HI                                       29
#define DMAC_MAX_BURST_LEN3_SZ                                       10

#define RELOAD_SRC3_MSK                                              0x40000000
#define RELOAD_SRC3_I_MSK                                            0xbfffffff
#define RELOAD_SRC3_SFT                                              30
#define RELOAD_SRC3_HI                                               30
#define RELOAD_SRC3_SZ                                               1

#define RELOAD_DSC3_MSK                                              0x80000000
#define RELOAD_DSC3_I_MSK                                            0x7fffffff
#define RELOAD_DSC3_SFT                                              31
#define RELOAD_DSC3_HI                                               31
#define RELOAD_DSC3_SZ                                               1

#define DMAC_SRC_HS_BUS_SEL3_MSK                                     0x00000780
#define DMAC_SRC_HS_BUS_SEL3_I_MSK                                   0xfffff87f
#define DMAC_SRC_HS_BUS_SEL3_SFT                                     7
#define DMAC_SRC_HS_BUS_SEL3_HI                                      10
#define DMAC_SRC_HS_BUS_SEL3_SZ                                      4

#define DMAC_DST_HS_BUS_SEL3_MSK                                     0x00007800
#define DMAC_DST_HS_BUS_SEL3_I_MSK                                   0xffff87ff
#define DMAC_DST_HS_BUS_SEL3_SFT                                     11
#define DMAC_DST_HS_BUS_SEL3_HI                                      14
#define DMAC_DST_HS_BUS_SEL3_SZ                                      4

#define DMAC_SGI3_MSK                                                0x000fffff
#define DMAC_SGI3_I_MSK                                              0xfff00000
#define DMAC_SGI3_SFT                                                0
#define DMAC_SGI3_HI                                                 19
#define DMAC_SGI3_SZ                                                 20

#define DMAC_SGC3_MSK                                                0xfff00000
#define DMAC_SGC3_I_MSK                                              0x000fffff
#define DMAC_SGC3_SFT                                                20
#define DMAC_SGC3_HI                                                 31
#define DMAC_SGC3_SZ                                                 12

#define DMAC_DSI3_MSK                                                0x000fffff
#define DMAC_DSI3_I_MSK                                              0xfff00000
#define DMAC_DSI3_SFT                                                0
#define DMAC_DSI3_HI                                                 19
#define DMAC_DSI3_SZ                                                 20

#define DMAC_DSC3_MSK                                                0xfff00000
#define DMAC_DSC3_I_MSK                                              0x000fffff
#define DMAC_DSC3_SFT                                                20
#define DMAC_DSC3_HI                                                 31
#define DMAC_DSC3_SZ                                                 12

#define DMAC_SAR4_MSK                                                0xffffffff
#define DMAC_SAR4_I_MSK                                              0x00000000
#define DMAC_SAR4_SFT                                                0
#define DMAC_SAR4_HI                                                 31
#define DMAC_SAR4_SZ                                                 32

#define DMAC_DAR4_MSK                                                0xffffffff
#define DMAC_DAR4_I_MSK                                              0x00000000
#define DMAC_DAR4_SFT                                                0
#define DMAC_DAR4_HI                                                 31
#define DMAC_DAR4_SZ                                                 32

#define DMAC_LLP4_MSK                                                0xffffffff
#define DMAC_LLP4_I_MSK                                              0x00000000
#define DMAC_LLP4_SFT                                                0
#define DMAC_LLP4_HI                                                 31
#define DMAC_LLP4_SZ                                                 32

#define DMAC_INTR_EN4_MSK                                            0x00000001
#define DMAC_INTR_EN4_I_MSK                                          0xfffffffe
#define DMAC_INTR_EN4_SFT                                            0
#define DMAC_INTR_EN4_HI                                             0
#define DMAC_INTR_EN4_SZ                                             1

#define DMAC_DST_TR_WIDTH4_MSK                                       0x0000000e
#define DMAC_DST_TR_WIDTH4_I_MSK                                     0xfffffff1
#define DMAC_DST_TR_WIDTH4_SFT                                       1
#define DMAC_DST_TR_WIDTH4_HI                                        3
#define DMAC_DST_TR_WIDTH4_SZ                                        3

#define DMAC_SRC_TR_WIDTH4_MSK                                       0x00000070
#define DMAC_SRC_TR_WIDTH4_I_MSK                                     0xffffff8f
#define DMAC_SRC_TR_WIDTH4_SFT                                       4
#define DMAC_SRC_TR_WIDTH4_HI                                        6
#define DMAC_SRC_TR_WIDTH4_SZ                                        3

#define DMAC_DINC4_MSK                                               0x00000180
#define DMAC_DINC4_I_MSK                                             0xfffffe7f
#define DMAC_DINC4_SFT                                               7
#define DMAC_DINC4_HI                                                8
#define DMAC_DINC4_SZ                                                2

#define DMAC_SINC4_MSK                                               0x00000600
#define DMAC_SINC4_I_MSK                                             0xfffff9ff
#define DMAC_SINC4_SFT                                               9
#define DMAC_SINC4_HI                                                10
#define DMAC_SINC4_SZ                                                2

#define DMAC_DST_MSIZE4_MSK                                          0x00003800
#define DMAC_DST_MSIZE4_I_MSK                                        0xffffc7ff
#define DMAC_DST_MSIZE4_SFT                                          11
#define DMAC_DST_MSIZE4_HI                                           13
#define DMAC_DST_MSIZE4_SZ                                           3

#define DMAC_SRC_MSIZE4_MSK                                          0x0001c000
#define DMAC_SRC_MSIZE4_I_MSK                                        0xfffe3fff
#define DMAC_SRC_MSIZE4_SFT                                          14
#define DMAC_SRC_MSIZE4_HI                                           16
#define DMAC_SRC_MSIZE4_SZ                                           3

#define DMAC_FC_MODE4_MSK                                            0x00700000
#define DMAC_FC_MODE4_I_MSK                                          0xff8fffff
#define DMAC_FC_MODE4_SFT                                            20
#define DMAC_FC_MODE4_HI                                             22
#define DMAC_FC_MODE4_SZ                                             3

#define LLP_DST4_EN_MSK                                              0x08000000
#define LLP_DST4_EN_I_MSK                                            0xf7ffffff
#define LLP_DST4_EN_SFT                                              27
#define LLP_DST4_EN_HI                                               27
#define LLP_DST4_EN_SZ                                               1

#define LLP_SRC4_EN_MSK                                              0x10000000
#define LLP_SRC4_EN_I_MSK                                            0xefffffff
#define LLP_SRC4_EN_SFT                                              28
#define LLP_SRC4_EN_HI                                               28
#define LLP_SRC4_EN_SZ                                               1

#define DMAC_BLOCK4_MSK                                              0x00000fff
#define DMAC_BLOCK4_I_MSK                                            0xfffff000
#define DMAC_BLOCK4_SFT                                              0
#define DMAC_BLOCK4_HI                                               11
#define DMAC_BLOCK4_SZ                                               12

#define DMAC_CH4_PRIOR_MSK                                           0x00000020
#define DMAC_CH4_PRIOR_I_MSK                                         0xffffffdf
#define DMAC_CH4_PRIOR_SFT                                           5
#define DMAC_CH4_PRIOR_HI                                            5
#define DMAC_CH4_PRIOR_SZ                                            1

#define DMAC_HS_SEL_DST4_MSK                                         0x00000400
#define DMAC_HS_SEL_DST4_I_MSK                                       0xfffffbff
#define DMAC_HS_SEL_DST4_SFT                                         10
#define DMAC_HS_SEL_DST4_HI                                          10
#define DMAC_HS_SEL_DST4_SZ                                          1

#define DMAC_HS_SEL_SRC4_MSK                                         0x00000800
#define DMAC_HS_SEL_SRC4_I_MSK                                       0xfffff7ff
#define DMAC_HS_SEL_SRC4_SFT                                         11
#define DMAC_HS_SEL_SRC4_HI                                          11
#define DMAC_HS_SEL_SRC4_SZ                                          1

#define DMAC_MAX_BURST_LEN4_MSK                                      0x3ff00000
#define DMAC_MAX_BURST_LEN4_I_MSK                                    0xc00fffff
#define DMAC_MAX_BURST_LEN4_SFT                                      20
#define DMAC_MAX_BURST_LEN4_HI                                       29
#define DMAC_MAX_BURST_LEN4_SZ                                       10

#define RELOAD_SRC4_MSK                                              0x40000000
#define RELOAD_SRC4_I_MSK                                            0xbfffffff
#define RELOAD_SRC4_SFT                                              30
#define RELOAD_SRC4_HI                                               30
#define RELOAD_SRC4_SZ                                               1

#define RELOAD_DSC4_MSK                                              0x80000000
#define RELOAD_DSC4_I_MSK                                            0x7fffffff
#define RELOAD_DSC4_SFT                                              31
#define RELOAD_DSC4_HI                                               31
#define RELOAD_DSC4_SZ                                               1

#define DMAC_SRC_HS_BUS_SEL4_MSK                                     0x00000780
#define DMAC_SRC_HS_BUS_SEL4_I_MSK                                   0xfffff87f
#define DMAC_SRC_HS_BUS_SEL4_SFT                                     7
#define DMAC_SRC_HS_BUS_SEL4_HI                                      10
#define DMAC_SRC_HS_BUS_SEL4_SZ                                      4

#define DMAC_DST_HS_BUS_SEL4_MSK                                     0x00007800
#define DMAC_DST_HS_BUS_SEL4_I_MSK                                   0xffff87ff
#define DMAC_DST_HS_BUS_SEL4_SFT                                     11
#define DMAC_DST_HS_BUS_SEL4_HI                                      14
#define DMAC_DST_HS_BUS_SEL4_SZ                                      4

#define DMAC_SGI4_MSK                                                0x000fffff
#define DMAC_SGI4_I_MSK                                              0xfff00000
#define DMAC_SGI4_SFT                                                0
#define DMAC_SGI4_HI                                                 19
#define DMAC_SGI4_SZ                                                 20

#define DMAC_SGC4_MSK                                                0xfff00000
#define DMAC_SGC4_I_MSK                                              0x000fffff
#define DMAC_SGC4_SFT                                                20
#define DMAC_SGC4_HI                                                 31
#define DMAC_SGC4_SZ                                                 12

#define DMAC_DSI4_MSK                                                0x000fffff
#define DMAC_DSI4_I_MSK                                              0xfff00000
#define DMAC_DSI4_SFT                                                0
#define DMAC_DSI4_HI                                                 19
#define DMAC_DSI4_SZ                                                 20

#define DMAC_DSC4_MSK                                                0xfff00000
#define DMAC_DSC4_I_MSK                                              0x000fffff
#define DMAC_DSC4_SFT                                                20
#define DMAC_DSC4_HI                                                 31
#define DMAC_DSC4_SZ                                                 12

#define DMAC_SAR5_MSK                                                0xffffffff
#define DMAC_SAR5_I_MSK                                              0x00000000
#define DMAC_SAR5_SFT                                                0
#define DMAC_SAR5_HI                                                 31
#define DMAC_SAR5_SZ                                                 32

#define DMAC_DAR5_MSK                                                0xffffffff
#define DMAC_DAR5_I_MSK                                              0x00000000
#define DMAC_DAR5_SFT                                                0
#define DMAC_DAR5_HI                                                 31
#define DMAC_DAR5_SZ                                                 32

#define DMAC_LLP5_MSK                                                0xffffffff
#define DMAC_LLP5_I_MSK                                              0x00000000
#define DMAC_LLP5_SFT                                                0
#define DMAC_LLP5_HI                                                 31
#define DMAC_LLP5_SZ                                                 32

#define DMAC_INTR_EN5_MSK                                            0x00000001
#define DMAC_INTR_EN5_I_MSK                                          0xfffffffe
#define DMAC_INTR_EN5_SFT                                            0
#define DMAC_INTR_EN5_HI                                             0
#define DMAC_INTR_EN5_SZ                                             1

#define DMAC_DST_TR_WIDTH5_MSK                                       0x0000000e
#define DMAC_DST_TR_WIDTH5_I_MSK                                     0xfffffff1
#define DMAC_DST_TR_WIDTH5_SFT                                       1
#define DMAC_DST_TR_WIDTH5_HI                                        3
#define DMAC_DST_TR_WIDTH5_SZ                                        3

#define DMAC_SRC_TR_WIDTH5_MSK                                       0x00000070
#define DMAC_SRC_TR_WIDTH5_I_MSK                                     0xffffff8f
#define DMAC_SRC_TR_WIDTH5_SFT                                       4
#define DMAC_SRC_TR_WIDTH5_HI                                        6
#define DMAC_SRC_TR_WIDTH5_SZ                                        3

#define DMAC_DINC5_MSK                                               0x00000180
#define DMAC_DINC5_I_MSK                                             0xfffffe7f
#define DMAC_DINC5_SFT                                               7
#define DMAC_DINC5_HI                                                8
#define DMAC_DINC5_SZ                                                2

#define DMAC_SINC5_MSK                                               0x00000600
#define DMAC_SINC5_I_MSK                                             0xfffff9ff
#define DMAC_SINC5_SFT                                               9
#define DMAC_SINC5_HI                                                10
#define DMAC_SINC5_SZ                                                2

#define DMAC_DST_MSIZE5_MSK                                          0x00003800
#define DMAC_DST_MSIZE5_I_MSK                                        0xffffc7ff
#define DMAC_DST_MSIZE5_SFT                                          11
#define DMAC_DST_MSIZE5_HI                                           13
#define DMAC_DST_MSIZE5_SZ                                           3

#define DMAC_SRC_MSIZE5_MSK                                          0x0001c000
#define DMAC_SRC_MSIZE5_I_MSK                                        0xfffe3fff
#define DMAC_SRC_MSIZE5_SFT                                          14
#define DMAC_SRC_MSIZE5_HI                                           16
#define DMAC_SRC_MSIZE5_SZ                                           3

#define DMAC_FC_MODE5_MSK                                            0x00700000
#define DMAC_FC_MODE5_I_MSK                                          0xff8fffff
#define DMAC_FC_MODE5_SFT                                            20
#define DMAC_FC_MODE5_HI                                             22
#define DMAC_FC_MODE5_SZ                                             3

#define LLP_DST5_EN_MSK                                              0x08000000
#define LLP_DST5_EN_I_MSK                                            0xf7ffffff
#define LLP_DST5_EN_SFT                                              27
#define LLP_DST5_EN_HI                                               27
#define LLP_DST5_EN_SZ                                               1

#define LLP_SRC5_EN_MSK                                              0x10000000
#define LLP_SRC5_EN_I_MSK                                            0xefffffff
#define LLP_SRC5_EN_SFT                                              28
#define LLP_SRC5_EN_HI                                               28
#define LLP_SRC5_EN_SZ                                               1

#define DMAC_BLOCK5_MSK                                              0x00000fff
#define DMAC_BLOCK5_I_MSK                                            0xfffff000
#define DMAC_BLOCK5_SFT                                              0
#define DMAC_BLOCK5_HI                                               11
#define DMAC_BLOCK5_SZ                                               12

#define DMAC_CH5_PRIOR_MSK                                           0x00000020
#define DMAC_CH5_PRIOR_I_MSK                                         0xffffffdf
#define DMAC_CH5_PRIOR_SFT                                           5
#define DMAC_CH5_PRIOR_HI                                            5
#define DMAC_CH5_PRIOR_SZ                                            1

#define DMAC_HS_SEL_DST5_MSK                                         0x00000400
#define DMAC_HS_SEL_DST5_I_MSK                                       0xfffffbff
#define DMAC_HS_SEL_DST5_SFT                                         10
#define DMAC_HS_SEL_DST5_HI                                          10
#define DMAC_HS_SEL_DST5_SZ                                          1

#define DMAC_HS_SEL_SRC5_MSK                                         0x00000800
#define DMAC_HS_SEL_SRC5_I_MSK                                       0xfffff7ff
#define DMAC_HS_SEL_SRC5_SFT                                         11
#define DMAC_HS_SEL_SRC5_HI                                          11
#define DMAC_HS_SEL_SRC5_SZ                                          1

#define DMAC_MAX_BURST_LEN5_MSK                                      0x3ff00000
#define DMAC_MAX_BURST_LEN5_I_MSK                                    0xc00fffff
#define DMAC_MAX_BURST_LEN5_SFT                                      20
#define DMAC_MAX_BURST_LEN5_HI                                       29
#define DMAC_MAX_BURST_LEN5_SZ                                       10

#define RELOAD_SRC5_MSK                                              0x40000000
#define RELOAD_SRC5_I_MSK                                            0xbfffffff
#define RELOAD_SRC5_SFT                                              30
#define RELOAD_SRC5_HI                                               30
#define RELOAD_SRC5_SZ                                               1

#define RELOAD_DSC5_MSK                                              0x80000000
#define RELOAD_DSC5_I_MSK                                            0x7fffffff
#define RELOAD_DSC5_SFT                                              31
#define RELOAD_DSC5_HI                                               31
#define RELOAD_DSC5_SZ                                               1

#define DMAC_SRC_HS_BUS_SEL5_MSK                                     0x00000780
#define DMAC_SRC_HS_BUS_SEL5_I_MSK                                   0xfffff87f
#define DMAC_SRC_HS_BUS_SEL5_SFT                                     7
#define DMAC_SRC_HS_BUS_SEL5_HI                                      10
#define DMAC_SRC_HS_BUS_SEL5_SZ                                      4

#define DMAC_DST_HS_BUS_SEL5_MSK                                     0x00007800
#define DMAC_DST_HS_BUS_SEL5_I_MSK                                   0xffff87ff
#define DMAC_DST_HS_BUS_SEL5_SFT                                     11
#define DMAC_DST_HS_BUS_SEL5_HI                                      14
#define DMAC_DST_HS_BUS_SEL5_SZ                                      4

#define DMAC_SGI5_MSK                                                0x000fffff
#define DMAC_SGI5_I_MSK                                              0xfff00000
#define DMAC_SGI5_SFT                                                0
#define DMAC_SGI5_HI                                                 19
#define DMAC_SGI5_SZ                                                 20

#define DMAC_SGC5_MSK                                                0xfff00000
#define DMAC_SGC5_I_MSK                                              0x000fffff
#define DMAC_SGC5_SFT                                                20
#define DMAC_SGC5_HI                                                 31
#define DMAC_SGC5_SZ                                                 12

#define DMAC_DSI5_MSK                                                0x000fffff
#define DMAC_DSI5_I_MSK                                              0xfff00000
#define DMAC_DSI5_SFT                                                0
#define DMAC_DSI5_HI                                                 19
#define DMAC_DSI5_SZ                                                 20

#define DMAC_DSC5_MSK                                                0xfff00000
#define DMAC_DSC5_I_MSK                                              0x000fffff
#define DMAC_DSC5_SFT                                                20
#define DMAC_DSC5_HI                                                 31
#define DMAC_DSC5_SZ                                                 12

#define DMAC_SAR6_MSK                                                0xffffffff
#define DMAC_SAR6_I_MSK                                              0x00000000
#define DMAC_SAR6_SFT                                                0
#define DMAC_SAR6_HI                                                 31
#define DMAC_SAR6_SZ                                                 32

#define DMAC_DAR6_MSK                                                0xffffffff
#define DMAC_DAR6_I_MSK                                              0x00000000
#define DMAC_DAR6_SFT                                                0
#define DMAC_DAR6_HI                                                 31
#define DMAC_DAR6_SZ                                                 32

#define DMAC_LLP6_MSK                                                0xffffffff
#define DMAC_LLP6_I_MSK                                              0x00000000
#define DMAC_LLP6_SFT                                                0
#define DMAC_LLP6_HI                                                 31
#define DMAC_LLP6_SZ                                                 32

#define DMAC_INTR_EN6_MSK                                            0x00000001
#define DMAC_INTR_EN6_I_MSK                                          0xfffffffe
#define DMAC_INTR_EN6_SFT                                            0
#define DMAC_INTR_EN6_HI                                             0
#define DMAC_INTR_EN6_SZ                                             1

#define DMAC_DST_TR_WIDTH6_MSK                                       0x0000000e
#define DMAC_DST_TR_WIDTH6_I_MSK                                     0xfffffff1
#define DMAC_DST_TR_WIDTH6_SFT                                       1
#define DMAC_DST_TR_WIDTH6_HI                                        3
#define DMAC_DST_TR_WIDTH6_SZ                                        3

#define DMAC_SRC_TR_WIDTH6_MSK                                       0x00000070
#define DMAC_SRC_TR_WIDTH6_I_MSK                                     0xffffff8f
#define DMAC_SRC_TR_WIDTH6_SFT                                       4
#define DMAC_SRC_TR_WIDTH6_HI                                        6
#define DMAC_SRC_TR_WIDTH6_SZ                                        3

#define DMAC_DINC6_MSK                                               0x00000180
#define DMAC_DINC6_I_MSK                                             0xfffffe7f
#define DMAC_DINC6_SFT                                               7
#define DMAC_DINC6_HI                                                8
#define DMAC_DINC6_SZ                                                2

#define DMAC_SINC6_MSK                                               0x00000600
#define DMAC_SINC6_I_MSK                                             0xfffff9ff
#define DMAC_SINC6_SFT                                               9
#define DMAC_SINC6_HI                                                10
#define DMAC_SINC6_SZ                                                2

#define DMAC_DST_MSIZE6_MSK                                          0x00003800
#define DMAC_DST_MSIZE6_I_MSK                                        0xffffc7ff
#define DMAC_DST_MSIZE6_SFT                                          11
#define DMAC_DST_MSIZE6_HI                                           13
#define DMAC_DST_MSIZE6_SZ                                           3

#define DMAC_SRC_MSIZE6_MSK                                          0x0001c000
#define DMAC_SRC_MSIZE6_I_MSK                                        0xfffe3fff
#define DMAC_SRC_MSIZE6_SFT                                          14
#define DMAC_SRC_MSIZE6_HI                                           16
#define DMAC_SRC_MSIZE6_SZ                                           3

#define DMAC_FC_MODE6_MSK                                            0x00700000
#define DMAC_FC_MODE6_I_MSK                                          0xff8fffff
#define DMAC_FC_MODE6_SFT                                            20
#define DMAC_FC_MODE6_HI                                             22
#define DMAC_FC_MODE6_SZ                                             3

#define LLP_DST6_EN_MSK                                              0x08000000
#define LLP_DST6_EN_I_MSK                                            0xf7ffffff
#define LLP_DST6_EN_SFT                                              27
#define LLP_DST6_EN_HI                                               27
#define LLP_DST6_EN_SZ                                               1

#define LLP_SRC6_EN_MSK                                              0x10000000
#define LLP_SRC6_EN_I_MSK                                            0xefffffff
#define LLP_SRC6_EN_SFT                                              28
#define LLP_SRC6_EN_HI                                               28
#define LLP_SRC6_EN_SZ                                               1

#define DMAC_BLOCK6_MSK                                              0x00000fff
#define DMAC_BLOCK6_I_MSK                                            0xfffff000
#define DMAC_BLOCK6_SFT                                              0
#define DMAC_BLOCK6_HI                                               11
#define DMAC_BLOCK6_SZ                                               12

#define DMAC_CH6_PRIOR_MSK                                           0x00000020
#define DMAC_CH6_PRIOR_I_MSK                                         0xffffffdf
#define DMAC_CH6_PRIOR_SFT                                           5
#define DMAC_CH6_PRIOR_HI                                            5
#define DMAC_CH6_PRIOR_SZ                                            1

#define DMAC_HS_SEL_DST6_MSK                                         0x00000400
#define DMAC_HS_SEL_DST6_I_MSK                                       0xfffffbff
#define DMAC_HS_SEL_DST6_SFT                                         10
#define DMAC_HS_SEL_DST6_HI                                          10
#define DMAC_HS_SEL_DST6_SZ                                          1

#define DMAC_HS_SEL_SRC6_MSK                                         0x00000800
#define DMAC_HS_SEL_SRC6_I_MSK                                       0xfffff7ff
#define DMAC_HS_SEL_SRC6_SFT                                         11
#define DMAC_HS_SEL_SRC6_HI                                          11
#define DMAC_HS_SEL_SRC6_SZ                                          1

#define DMAC_MAX_BURST_LEN6_MSK                                      0x3ff00000
#define DMAC_MAX_BURST_LEN6_I_MSK                                    0xc00fffff
#define DMAC_MAX_BURST_LEN6_SFT                                      20
#define DMAC_MAX_BURST_LEN6_HI                                       29
#define DMAC_MAX_BURST_LEN6_SZ                                       10

#define RELOAD_SRC6_MSK                                              0x40000000
#define RELOAD_SRC6_I_MSK                                            0xbfffffff
#define RELOAD_SRC6_SFT                                              30
#define RELOAD_SRC6_HI                                               30
#define RELOAD_SRC6_SZ                                               1

#define RELOAD_DSC6_MSK                                              0x80000000
#define RELOAD_DSC6_I_MSK                                            0x7fffffff
#define RELOAD_DSC6_SFT                                              31
#define RELOAD_DSC6_HI                                               31
#define RELOAD_DSC6_SZ                                               1

#define DMAC_SRC_HS_BUS_SEL6_MSK                                     0x00000780
#define DMAC_SRC_HS_BUS_SEL6_I_MSK                                   0xfffff87f
#define DMAC_SRC_HS_BUS_SEL6_SFT                                     7
#define DMAC_SRC_HS_BUS_SEL6_HI                                      10
#define DMAC_SRC_HS_BUS_SEL6_SZ                                      4

#define DMAC_DST_HS_BUS_SEL6_MSK                                     0x00007800
#define DMAC_DST_HS_BUS_SEL6_I_MSK                                   0xffff87ff
#define DMAC_DST_HS_BUS_SEL6_SFT                                     11
#define DMAC_DST_HS_BUS_SEL6_HI                                      14
#define DMAC_DST_HS_BUS_SEL6_SZ                                      4

#define DMAC_SGI6_MSK                                                0x000fffff
#define DMAC_SGI6_I_MSK                                              0xfff00000
#define DMAC_SGI6_SFT                                                0
#define DMAC_SGI6_HI                                                 19
#define DMAC_SGI6_SZ                                                 20

#define DMAC_SGC6_MSK                                                0xfff00000
#define DMAC_SGC6_I_MSK                                              0x000fffff
#define DMAC_SGC6_SFT                                                20
#define DMAC_SGC6_HI                                                 31
#define DMAC_SGC6_SZ                                                 12

#define DMAC_DSI6_MSK                                                0x000fffff
#define DMAC_DSI6_I_MSK                                              0xfff00000
#define DMAC_DSI6_SFT                                                0
#define DMAC_DSI6_HI                                                 19
#define DMAC_DSI6_SZ                                                 20

#define DMAC_DSC6_MSK                                                0xfff00000
#define DMAC_DSC6_I_MSK                                              0x000fffff
#define DMAC_DSC6_SFT                                                20
#define DMAC_DSC6_HI                                                 31
#define DMAC_DSC6_SZ                                                 12

#define DMAC_SAR7_MSK                                                0xffffffff
#define DMAC_SAR7_I_MSK                                              0x00000000
#define DMAC_SAR7_SFT                                                0
#define DMAC_SAR7_HI                                                 31
#define DMAC_SAR7_SZ                                                 32

#define DMAC_DAR7_MSK                                                0xffffffff
#define DMAC_DAR7_I_MSK                                              0x00000000
#define DMAC_DAR7_SFT                                                0
#define DMAC_DAR7_HI                                                 31
#define DMAC_DAR7_SZ                                                 32

#define DMAC_LLP7_MSK                                                0xffffffff
#define DMAC_LLP7_I_MSK                                              0x00000000
#define DMAC_LLP7_SFT                                                0
#define DMAC_LLP7_HI                                                 31
#define DMAC_LLP7_SZ                                                 32

#define DMAC_INTR_EN7_MSK                                            0x00000001
#define DMAC_INTR_EN7_I_MSK                                          0xfffffffe
#define DMAC_INTR_EN7_SFT                                            0
#define DMAC_INTR_EN7_HI                                             0
#define DMAC_INTR_EN7_SZ                                             1

#define DMAC_DST_TR_WIDTH7_MSK                                       0x0000000e
#define DMAC_DST_TR_WIDTH7_I_MSK                                     0xfffffff1
#define DMAC_DST_TR_WIDTH7_SFT                                       1
#define DMAC_DST_TR_WIDTH7_HI                                        3
#define DMAC_DST_TR_WIDTH7_SZ                                        3

#define DMAC_SRC_TR_WIDTH7_MSK                                       0x00000070
#define DMAC_SRC_TR_WIDTH7_I_MSK                                     0xffffff8f
#define DMAC_SRC_TR_WIDTH7_SFT                                       4
#define DMAC_SRC_TR_WIDTH7_HI                                        6
#define DMAC_SRC_TR_WIDTH7_SZ                                        3

#define DMAC_DINC7_MSK                                               0x00000180
#define DMAC_DINC7_I_MSK                                             0xfffffe7f
#define DMAC_DINC7_SFT                                               7
#define DMAC_DINC7_HI                                                8
#define DMAC_DINC7_SZ                                                2

#define DMAC_SINC7_MSK                                               0x00000600
#define DMAC_SINC7_I_MSK                                             0xfffff9ff
#define DMAC_SINC7_SFT                                               9
#define DMAC_SINC7_HI                                                10
#define DMAC_SINC7_SZ                                                2

#define DMAC_DST_MSIZE7_MSK                                          0x00003800
#define DMAC_DST_MSIZE7_I_MSK                                        0xffffc7ff
#define DMAC_DST_MSIZE7_SFT                                          11
#define DMAC_DST_MSIZE7_HI                                           13
#define DMAC_DST_MSIZE7_SZ                                           3

#define DMAC_SRC_MSIZE7_MSK                                          0x0001c000
#define DMAC_SRC_MSIZE7_I_MSK                                        0xfffe3fff
#define DMAC_SRC_MSIZE7_SFT                                          14
#define DMAC_SRC_MSIZE7_HI                                           16
#define DMAC_SRC_MSIZE7_SZ                                           3

#define DMAC_FC_MODE7_MSK                                            0x00700000
#define DMAC_FC_MODE7_I_MSK                                          0xff8fffff
#define DMAC_FC_MODE7_SFT                                            20
#define DMAC_FC_MODE7_HI                                             22
#define DMAC_FC_MODE7_SZ                                             3

#define LLP_DST7_EN_MSK                                              0x08000000
#define LLP_DST7_EN_I_MSK                                            0xf7ffffff
#define LLP_DST7_EN_SFT                                              27
#define LLP_DST7_EN_HI                                               27
#define LLP_DST7_EN_SZ                                               1

#define LLP_SRC7_E7_MSK                                              0x10000000
#define LLP_SRC7_E7_I_MSK                                            0xefffffff
#define LLP_SRC7_E7_SFT                                              28
#define LLP_SRC7_E7_HI                                               28
#define LLP_SRC7_E7_SZ                                               1

#define DMAC_BLOCK7_MSK                                              0x00000fff
#define DMAC_BLOCK7_I_MSK                                            0xfffff000
#define DMAC_BLOCK7_SFT                                              0
#define DMAC_BLOCK7_HI                                               11
#define DMAC_BLOCK7_SZ                                               12

#define DMAC_CH7_PRIOR_MSK                                           0x00000020
#define DMAC_CH7_PRIOR_I_MSK                                         0xffffffdf
#define DMAC_CH7_PRIOR_SFT                                           5
#define DMAC_CH7_PRIOR_HI                                            5
#define DMAC_CH7_PRIOR_SZ                                            1

#define DMAC_HS_SEL_DST7_MSK                                         0x00000400
#define DMAC_HS_SEL_DST7_I_MSK                                       0xfffffbff
#define DMAC_HS_SEL_DST7_SFT                                         10
#define DMAC_HS_SEL_DST7_HI                                          10
#define DMAC_HS_SEL_DST7_SZ                                          1

#define DMAC_HS_SEL_SRC7_MSK                                         0x00000800
#define DMAC_HS_SEL_SRC7_I_MSK                                       0xfffff7ff
#define DMAC_HS_SEL_SRC7_SFT                                         11
#define DMAC_HS_SEL_SRC7_HI                                          11
#define DMAC_HS_SEL_SRC7_SZ                                          1

#define DMAC_MAX_BURST_LEN7_MSK                                      0x3ff00000
#define DMAC_MAX_BURST_LEN7_I_MSK                                    0xc00fffff
#define DMAC_MAX_BURST_LEN7_SFT                                      20
#define DMAC_MAX_BURST_LEN7_HI                                       29
#define DMAC_MAX_BURST_LEN7_SZ                                       10

#define RELOAD_SRC7_MSK                                              0x40000000
#define RELOAD_SRC7_I_MSK                                            0xbfffffff
#define RELOAD_SRC7_SFT                                              30
#define RELOAD_SRC7_HI                                               30
#define RELOAD_SRC7_SZ                                               1

#define RELOAD_DSC7_MSK                                              0x80000000
#define RELOAD_DSC7_I_MSK                                            0x7fffffff
#define RELOAD_DSC7_SFT                                              31
#define RELOAD_DSC7_HI                                               31
#define RELOAD_DSC7_SZ                                               1

#define DMAC_SRC_HS_BUS_SEL7_MSK                                     0x00000780
#define DMAC_SRC_HS_BUS_SEL7_I_MSK                                   0xfffff87f
#define DMAC_SRC_HS_BUS_SEL7_SFT                                     7
#define DMAC_SRC_HS_BUS_SEL7_HI                                      10
#define DMAC_SRC_HS_BUS_SEL7_SZ                                      4

#define DMAC_DST_HS_BUS_SEL7_MSK                                     0x00007800
#define DMAC_DST_HS_BUS_SEL7_I_MSK                                   0xffff87ff
#define DMAC_DST_HS_BUS_SEL7_SFT                                     11
#define DMAC_DST_HS_BUS_SEL7_HI                                      14
#define DMAC_DST_HS_BUS_SEL7_SZ                                      4

#define DMAC_SGI7_MSK                                                0x000fffff
#define DMAC_SGI7_I_MSK                                              0xfff00000
#define DMAC_SGI7_SFT                                                0
#define DMAC_SGI7_HI                                                 19
#define DMAC_SGI7_SZ                                                 20

#define DMAC_SGC7_MSK                                                0xfff00000
#define DMAC_SGC7_I_MSK                                              0x000fffff
#define DMAC_SGC7_SFT                                                20
#define DMAC_SGC7_HI                                                 31
#define DMAC_SGC7_SZ                                                 12

#define DMAC_DSI7_MSK                                                0x000fffff
#define DMAC_DSI7_I_MSK                                              0xfff00000
#define DMAC_DSI7_SFT                                                0
#define DMAC_DSI7_HI                                                 19
#define DMAC_DSI7_SZ                                                 20

#define DMAC_DSC7_MSK                                                0xfff00000
#define DMAC_DSC7_I_MSK                                              0x000fffff
#define DMAC_DSC7_SFT                                                20
#define DMAC_DSC7_HI                                                 31
#define DMAC_DSC7_SZ                                                 12

#define DMAC_ISR_MSK                                                 0x000000ff
#define DMAC_ISR_I_MSK                                               0xffffff00
#define DMAC_ISR_SFT                                                 0
#define DMAC_ISR_HI                                                  7
#define DMAC_ISR_SZ                                                  8

#define DMAC_CH_DEMASK_TR_MSK                                        0xffffffff
#define DMAC_CH_DEMASK_TR_I_MSK                                      0x00000000
#define DMAC_CH_DEMASK_TR_SFT                                        0
#define DMAC_CH_DEMASK_TR_HI                                         31
#define DMAC_CH_DEMASK_TR_SZ                                         32

#define DMAC_CH_DEMASK_ERR_MSK                                       0xffffffff
#define DMAC_CH_DEMASK_ERR_I_MSK                                     0x00000000
#define DMAC_CH_DEMASK_ERR_SFT                                       0
#define DMAC_CH_DEMASK_ERR_HI                                        31
#define DMAC_CH_DEMASK_ERR_SZ                                        32

#define DMAC_CH0_CLR_TR_MSK                                          0x00000001
#define DMAC_CH0_CLR_TR_I_MSK                                        0xfffffffe
#define DMAC_CH0_CLR_TR_SFT                                          0
#define DMAC_CH0_CLR_TR_HI                                           0
#define DMAC_CH0_CLR_TR_SZ                                           1

#define DMAC_CH1_CLR_TR_MSK                                          0x00000002
#define DMAC_CH1_CLR_TR_I_MSK                                        0xfffffffd
#define DMAC_CH1_CLR_TR_SFT                                          1
#define DMAC_CH1_CLR_TR_HI                                           1
#define DMAC_CH1_CLR_TR_SZ                                           1

#define DMAC_CH2_CLR_TR_MSK                                          0x00000004
#define DMAC_CH2_CLR_TR_I_MSK                                        0xfffffffb
#define DMAC_CH2_CLR_TR_SFT                                          2
#define DMAC_CH2_CLR_TR_HI                                           2
#define DMAC_CH2_CLR_TR_SZ                                           1

#define DMAC_CH3_CLR_TR_MSK                                          0x00000008
#define DMAC_CH3_CLR_TR_I_MSK                                        0xfffffff7
#define DMAC_CH3_CLR_TR_SFT                                          3
#define DMAC_CH3_CLR_TR_HI                                           3
#define DMAC_CH3_CLR_TR_SZ                                           1

#define DMAC_CH4_CLR_TR_MSK                                          0x00000010
#define DMAC_CH4_CLR_TR_I_MSK                                        0xffffffef
#define DMAC_CH4_CLR_TR_SFT                                          4
#define DMAC_CH4_CLR_TR_HI                                           4
#define DMAC_CH4_CLR_TR_SZ                                           1

#define DMAC_CH5_CLR_TR_MSK                                          0x00000020
#define DMAC_CH5_CLR_TR_I_MSK                                        0xffffffdf
#define DMAC_CH5_CLR_TR_SFT                                          5
#define DMAC_CH5_CLR_TR_HI                                           5
#define DMAC_CH5_CLR_TR_SZ                                           1

#define DMAC_CH6_CLR_TR_MSK                                          0x00000040
#define DMAC_CH6_CLR_TR_I_MSK                                        0xffffffbf
#define DMAC_CH6_CLR_TR_SFT                                          6
#define DMAC_CH6_CLR_TR_HI                                           6
#define DMAC_CH6_CLR_TR_SZ                                           1

#define DMAC_CH7_CLR_TR_MSK                                          0x00000080
#define DMAC_CH7_CLR_TR_I_MSK                                        0xffffff7f
#define DMAC_CH7_CLR_TR_SFT                                          7
#define DMAC_CH7_CLR_TR_HI                                           7
#define DMAC_CH7_CLR_TR_SZ                                           1

#define DMAC_CH0_CLR_ERR_MSK                                         0x00000001
#define DMAC_CH0_CLR_ERR_I_MSK                                       0xfffffffe
#define DMAC_CH0_CLR_ERR_SFT                                         0
#define DMAC_CH0_CLR_ERR_HI                                          0
#define DMAC_CH0_CLR_ERR_SZ                                          1

#define DMAC_CH1_CLR_ERR_MSK                                         0x00000002
#define DMAC_CH1_CLR_ERR_I_MSK                                       0xfffffffd
#define DMAC_CH1_CLR_ERR_SFT                                         1
#define DMAC_CH1_CLR_ERR_HI                                          1
#define DMAC_CH1_CLR_ERR_SZ                                          1

#define DMAC_CH2_CLR_ERR_MSK                                         0x00000004
#define DMAC_CH2_CLR_ERR_I_MSK                                       0xfffffffb
#define DMAC_CH2_CLR_ERR_SFT                                         2
#define DMAC_CH2_CLR_ERR_HI                                          2
#define DMAC_CH2_CLR_ERR_SZ                                          1

#define DMAC_CH3_CLR_ERR_MSK                                         0x00000008
#define DMAC_CH3_CLR_ERR_I_MSK                                       0xfffffff7
#define DMAC_CH3_CLR_ERR_SFT                                         3
#define DMAC_CH3_CLR_ERR_HI                                          3
#define DMAC_CH3_CLR_ERR_SZ                                          1

#define DMAC_CH4_CLR_ERR_MSK                                         0x00000010
#define DMAC_CH4_CLR_ERR_I_MSK                                       0xffffffef
#define DMAC_CH4_CLR_ERR_SFT                                         4
#define DMAC_CH4_CLR_ERR_HI                                          4
#define DMAC_CH4_CLR_ERR_SZ                                          1

#define DMAC_CH5_CLR_ERR_MSK                                         0x00000020
#define DMAC_CH5_CLR_ERR_I_MSK                                       0xffffffdf
#define DMAC_CH5_CLR_ERR_SFT                                         5
#define DMAC_CH5_CLR_ERR_HI                                          5
#define DMAC_CH5_CLR_ERR_SZ                                          1

#define DMAC_CH6_CLR_ERR_MSK                                         0x00000040
#define DMAC_CH6_CLR_ERR_I_MSK                                       0xffffffbf
#define DMAC_CH6_CLR_ERR_SFT                                         6
#define DMAC_CH6_CLR_ERR_HI                                          6
#define DMAC_CH6_CLR_ERR_SZ                                          1

#define DMAC_CH7_CLR_ERR_MSK                                         0x00000080
#define DMAC_CH7_CLR_ERR_I_MSK                                       0xffffff7f
#define DMAC_CH7_CLR_ERR_SFT                                         7
#define DMAC_CH7_CLR_ERR_HI                                          7
#define DMAC_CH7_CLR_ERR_SZ                                          1

#define DMAC_DISEN_SHS_SRC_REQ_MSK                                   0x0000ffff
#define DMAC_DISEN_SHS_SRC_REQ_I_MSK                                 0xffff0000
#define DMAC_DISEN_SHS_SRC_REQ_SFT                                   0
#define DMAC_DISEN_SHS_SRC_REQ_HI                                    15
#define DMAC_DISEN_SHS_SRC_REQ_SZ                                    16

#define DMAC_DISEN_SHS_DST_REQ_MSK                                   0x0000ffff
#define DMAC_DISEN_SHS_DST_REQ_I_MSK                                 0xffff0000
#define DMAC_DISEN_SHS_DST_REQ_SFT                                   0
#define DMAC_DISEN_SHS_DST_REQ_HI                                    15
#define DMAC_DISEN_SHS_DST_REQ_SZ                                    16

#define DMAC_DISEN_SHS_SRC_SREQ_MSK                                  0x0000ffff
#define DMAC_DISEN_SHS_SRC_SREQ_I_MSK                                0xffff0000
#define DMAC_DISEN_SHS_SRC_SREQ_SFT                                  0
#define DMAC_DISEN_SHS_SRC_SREQ_HI                                   15
#define DMAC_DISEN_SHS_SRC_SREQ_SZ                                   16

#define DMAC_DISEN_SHS_DST_SREQ_MSK                                  0x0000ffff
#define DMAC_DISEN_SHS_DST_SREQ_I_MSK                                0xffff0000
#define DMAC_DISEN_SHS_DST_SREQ_SFT                                  0
#define DMAC_DISEN_SHS_DST_SREQ_HI                                   15
#define DMAC_DISEN_SHS_DST_SREQ_SZ                                   16

#define DMAC_EN_MSK                                                  0x00000001
#define DMAC_EN_I_MSK                                                0xfffffffe
#define DMAC_EN_SFT                                                  0
#define DMAC_EN_HI                                                   0
#define DMAC_EN_SZ                                                   1

#define DMAC_CH_EN_MSK                                               0x0000ffff
#define DMAC_CH_EN_I_MSK                                             0xffff0000
#define DMAC_CH_EN_SFT                                               0
#define DMAC_CH_EN_HI                                                15
#define DMAC_CH_EN_SZ                                                16
