// Seed: 3269331196
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = 1;
  assign {1, id_3 - -1 * id_3} = -1;
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input wor id_2,
    input tri1 id_3,
    input tri1 void id_4,
    id_9,
    input wand id_5,
    input tri id_6,
    output wand id_7
);
  tri id_10 = id_1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_11;
endmodule
