{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539244336612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539244336617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 16:52:16 2018 " "Processing started: Thu Oct 11 16:52:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539244336617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244336617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi -c multi " "Command: quartus_map --read_settings_files=on --write_settings_files=off multi -c multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244336617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539244337366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539244337367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file core/synthesis/submodules/core_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_uart_tx " "Found entity 1: core_uart_tx" {  } { { "core/synthesis/submodules/core_uart.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349730 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_uart_rx_stimulus_source " "Found entity 2: core_uart_rx_stimulus_source" {  } { { "core/synthesis/submodules/core_uart.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349730 ""} { "Info" "ISGN_ENTITY_NAME" "3 core_uart_rx " "Found entity 3: core_uart_rx" {  } { { "core/synthesis/submodules/core_uart.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349730 ""} { "Info" "ISGN_ENTITY_NAME" "4 core_uart_regs " "Found entity 4: core_uart_regs" {  } { { "core/synthesis/submodules/core_uart.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349730 ""} { "Info" "ISGN_ENTITY_NAME" "5 core_uart " "Found entity 5: core_uart" {  } { { "core/synthesis/submodules/core_uart.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_timer_0 " "Found entity 1: core_timer_0" {  } { { "core/synthesis/submodules/core_timer_0.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_sht_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_sht_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_SHT_reset " "Found entity 1: core_SHT_reset" {  } { { "core/synthesis/submodules/core_SHT_reset.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_SHT_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_sensor_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_sensor_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sensor_reset " "Found entity 1: core_sensor_reset" {  } { { "core/synthesis/submodules/core_sensor_reset.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_sensor_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_pwm_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_pwm_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_pwm_0 " "Found entity 1: core_pwm_0" {  } { { "core/synthesis/submodules/core_pwm_0.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_pwm_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_onchip_memory2_0 " "Found entity 1: core_onchip_memory2_0" {  } { { "core/synthesis/submodules/core_onchip_memory2_0.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_test_bench " "Found entity 1: core_nios2_gen2_0_cpu_test_bench" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: core_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: core_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: core_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: core_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: core_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "3 core_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: core_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "4 core_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: core_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "5 core_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: core_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "6 core_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: core_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "7 core_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: core_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "8 core_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: core_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "9 core_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: core_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "10 core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "11 core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "12 core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "13 core_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: core_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "14 core_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: core_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "15 core_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: core_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "16 core_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: core_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "17 core_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: core_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "18 core_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: core_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "19 core_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: core_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "20 core_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: core_nios2_gen2_0_cpu_nios2_oci" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""} { "Info" "ISGN_ENTITY_NAME" "21 core_nios2_gen2_0_cpu " "Found entity 21: core_nios2_gen2_0_cpu" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0 " "Found entity 1: core_nios2_gen2_0" {  } { { "core/synthesis/submodules/core_nios2_gen2_0.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_mux_001 " "Found entity 1: core_mm_interconnect_0_rsp_mux_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_mux " "Found entity 1: core_mm_interconnect_0_rsp_mux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_demux_001 " "Found entity 1: core_mm_interconnect_0_rsp_demux_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539244349769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539244349769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_003_default_decode " "Found entity 1: core_mm_interconnect_0_router_003_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349769 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router_003 " "Found entity 2: core_mm_interconnect_0_router_003" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539244349770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539244349770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_002_default_decode " "Found entity 1: core_mm_interconnect_0_router_002_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349771 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router_002 " "Found entity 2: core_mm_interconnect_0_router_002" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539244349773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539244349773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_001_default_decode " "Found entity 1: core_mm_interconnect_0_router_001_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349775 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router_001 " "Found entity 2: core_mm_interconnect_0_router_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539244349777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539244349777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_default_decode " "Found entity 1: core_mm_interconnect_0_router_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349779 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router " "Found entity 2: core_mm_interconnect_0_router" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_mux_001 " "Found entity 1: core_mm_interconnect_0_cmd_mux_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_mux " "Found entity 1: core_mm_interconnect_0_cmd_mux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_demux_001 " "Found entity 1: core_mm_interconnect_0_cmd_demux_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_demux " "Found entity 1: core_mm_interconnect_0_cmd_demux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_avalon_st_adapter " "Found entity 1: core_mm_interconnect_0_avalon_st_adapter" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0 " "Found entity 1: core_mm_interconnect_0" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_irq_mapper " "Found entity 1: core_irq_mapper" {  } { { "core/synthesis/submodules/core_irq_mapper.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_hum.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_hum.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_Hum " "Found entity 1: core_Hum" {  } { { "core/synthesis/submodules/core_Hum.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_Hum.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_freq_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_freq_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_freq_0 " "Found entity 1: core_freq_0" {  } { { "core/synthesis/submodules/core_freq_0.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_freq_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "core/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "core/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "core/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "core/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349835 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244349838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244349838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/synthesis/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-rtl " "Found design unit 1: core-rtl" {  } { { "core/synthesis/core.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350268 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core/synthesis/core.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244350268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_chip " "Found design unit 1: counter-counter_chip" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350269 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244350269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_G-Gen " "Found design unit 1: PWM_G-Gen" {  } { { "pwm.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/pwm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350270 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_G " "Found entity 1: PWM_G" {  } { { "pwm.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244350270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq-ctl_chip " "Found design unit 1: freq-ctl_chip" {  } { { "gate.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350271 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "gate.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244350271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_gatee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_gatee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_f-gate " "Found design unit 1: PWM_f-gate" {  } { { "pwm_gatee.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/pwm_gatee.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350274 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_f " "Found entity 1: PWM_f" {  } { { "pwm_gatee.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/pwm_gatee.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244350274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.bdf" "" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244350277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sht_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sht_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHT_C-gate " "Found design unit 1: SHT_C-gate" {  } { { "SHT_clk.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/SHT_clk.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350280 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHT_C " "Found entity 1: SHT_C" {  } { { "SHT_clk.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/SHT_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244350280 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SHT_sensor.v(25) " "Verilog HDL information at SHT_sensor.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "SHT_sensor.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/SHT_sensor.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1539244350282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sht_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file sht_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHT_Sensor " "Found entity 1: SHT_Sensor" {  } { { "SHT_sensor.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/SHT_sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244350282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539244350387 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "txd " "Pin \"txd\" overlaps another pin, block, or symbol" {  } { { "system.bdf" "" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 488 664 840 504 "txd" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1539244350395 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "core inst5 " "Block or symbol \"core\" of instance \"inst5\" overlaps another block or symbol" {  } { { "system.bdf" "" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 224 392 824 464 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1539244350395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_G PWM_G:p1 " "Elaborating entity \"PWM_G\" for hierarchy \"PWM_G:p1\"" {  } { { "system.bdf" "p1" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 32 1360 1528 144 "p1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_f PWM_f:inst10 " "Elaborating entity \"PWM_f\" for hierarchy \"PWM_f:inst10\"" {  } { { "system.bdf" "inst10" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { -120 1080 1248 -40 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350441 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_reg pwm_gatee.vhd(20) " "VHDL Process Statement warning at pwm_gatee.vhd(20): signal \"clk_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_gatee.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/pwm_gatee.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539244350442 "|system|PWM_f:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:inst5 " "Elaborating entity \"core\" for hierarchy \"core:inst5\"" {  } { { "system.bdf" "inst5" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 224 392 824 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_Hum core:inst5\|core_Hum:hum " "Elaborating entity \"core_Hum\" for hierarchy \"core:inst5\|core_Hum:hum\"" {  } { { "core/synthesis/core.vhd" "hum" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_SHT_reset core:inst5\|core_SHT_reset:sht_reset " "Elaborating entity \"core_SHT_reset\" for hierarchy \"core:inst5\|core_SHT_reset:sht_reset\"" {  } { { "core/synthesis/core.vhd" "sht_reset" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_freq_0 core:inst5\|core_freq_0:freq_0 " "Elaborating entity \"core_freq_0\" for hierarchy \"core:inst5\|core_freq_0:freq_0\"" {  } { { "core/synthesis/core.vhd" "freq_0" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0 core:inst5\|core_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"core_nios2_gen2_0\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\"" {  } { { "core/synthesis/core.vhd" "nios2_gen2_0" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu " "Elaborating entity \"core_nios2_gen2_0_cpu\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0.v" "cpu" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_test_bench core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_test_bench:the_core_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"core_nios2_gen2_0_cpu_test_bench\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_test_bench:the_core_nios2_gen2_0_cpu_test_bench\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_register_bank_a_module core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"core_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244350818 ""}  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539244350818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244350866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244350866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_register_bank_b_module core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_b_module:core_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"core_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_b_module:core_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_debug core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_debug:the_core_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_debug:the_core_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244350971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_debug:the_core_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_debug:the_core_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_debug:the_core_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_debug:the_core_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_debug:the_core_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_debug:the_core_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351016 ""}  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539244351016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_break core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_break:the_core_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_break:the_core_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_xbrk core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_xbrk:the_core_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_xbrk:the_core_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_dbrk core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dbrk:the_core_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dbrk:the_core_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_itrace core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_itrace:the_core_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_itrace:the_core_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_dtrace core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dtrace:the_core_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dtrace:the_core_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_td_mode core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dtrace:the_core_nios2_gen2_0_cpu_nios2_oci_dtrace\|core_nios2_gen2_0_cpu_nios2_oci_td_mode:core_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dtrace:the_core_nios2_gen2_0_cpu_nios2_oci_dtrace\|core_nios2_gen2_0_cpu_nios2_oci_td_mode:core_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_fifo core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_pib core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_pib:the_core_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_pib:the_core_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_im core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_im:the_core_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_im:the_core_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_avalon_reg core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_avalon_reg:the_core_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_avalon_reg:the_core_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_ocimem core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_ociram_sp_ram_module core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"core_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351676 ""}  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539244351676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244351719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244351719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_debug_slave_wrapper core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"core_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_debug_slave_tck core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|core_nios2_gen2_0_cpu_debug_slave_tck:the_core_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"core_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|core_nios2_gen2_0_cpu_debug_slave_tck:the_core_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_core_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_debug_slave_sysclk core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|core_nios2_gen2_0_cpu_debug_slave_sysclk:the_core_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"core_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|core_nios2_gen2_0_cpu_debug_slave_sysclk:the_core_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_core_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "core_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244351936 ""}  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539244351936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244351951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"core:inst5\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_onchip_memory2_0 core:inst5\|core_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"core_onchip_memory2_0\" for hierarchy \"core:inst5\|core_onchip_memory2_0:onchip_memory2_0\"" {  } { { "core/synthesis/core.vhd" "onchip_memory2_0" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:inst5\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:inst5\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:inst5\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"core:inst5\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_onchip_memory2_0.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:inst5\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"core:inst5\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file core_onchip_memory2_0.hex " "Parameter \"init_file\" = \"core_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539244352451 ""}  } { { "core/synthesis/submodules/core_onchip_memory2_0.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539244352451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p1n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p1n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p1n1 " "Found entity 1: altsyncram_p1n1" {  } { { "db/altsyncram_p1n1.tdf" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/db/altsyncram_p1n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244352496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244352496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p1n1 core:inst5\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_p1n1:auto_generated " "Elaborating entity \"altsyncram_p1n1\" for hierarchy \"core:inst5\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_p1n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_pwm_0 core:inst5\|core_pwm_0:pwm_0 " "Elaborating entity \"core_pwm_0\" for hierarchy \"core:inst5\|core_pwm_0:pwm_0\"" {  } { { "core/synthesis/core.vhd" "pwm_0" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_timer_0 core:inst5\|core_timer_0:timer_0 " "Elaborating entity \"core_timer_0\" for hierarchy \"core:inst5\|core_timer_0:timer_0\"" {  } { { "core/synthesis/core.vhd" "timer_0" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_uart core:inst5\|core_uart:uart " "Elaborating entity \"core_uart\" for hierarchy \"core:inst5\|core_uart:uart\"" {  } { { "core/synthesis/core.vhd" "uart" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_uart_tx core:inst5\|core_uart:uart\|core_uart_tx:the_core_uart_tx " "Elaborating entity \"core_uart_tx\" for hierarchy \"core:inst5\|core_uart:uart\|core_uart_tx:the_core_uart_tx\"" {  } { { "core/synthesis/submodules/core_uart.v" "the_core_uart_tx" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_uart_rx core:inst5\|core_uart:uart\|core_uart_rx:the_core_uart_rx " "Elaborating entity \"core_uart_rx\" for hierarchy \"core:inst5\|core_uart:uart\|core_uart_rx:the_core_uart_rx\"" {  } { { "core/synthesis/submodules/core_uart.v" "the_core_uart_rx" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_uart_rx_stimulus_source core:inst5\|core_uart:uart\|core_uart_rx:the_core_uart_rx\|core_uart_rx_stimulus_source:the_core_uart_rx_stimulus_source " "Elaborating entity \"core_uart_rx_stimulus_source\" for hierarchy \"core:inst5\|core_uart:uart\|core_uart_rx:the_core_uart_rx\|core_uart_rx_stimulus_source:the_core_uart_rx_stimulus_source\"" {  } { { "core/synthesis/submodules/core_uart.v" "the_core_uart_rx_stimulus_source" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_uart_regs core:inst5\|core_uart:uart\|core_uart_regs:the_core_uart_regs " "Elaborating entity \"core_uart_regs\" for hierarchy \"core:inst5\|core_uart:uart\|core_uart_regs:the_core_uart_regs\"" {  } { { "core/synthesis/submodules/core_uart.v" "the_core_uart_regs" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0 core:inst5\|core_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"core_mm_interconnect_0\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\"" {  } { { "core/synthesis/core.vhd" "mm_interconnect_0" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244352787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244353537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244353552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244353570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244353594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:freq_7_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:freq_7_s1_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "freq_7_s1_translator" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244353631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 2844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244353778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244353801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 3181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244353821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244353839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 3346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244353854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244353896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244353913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router " "Elaborating entity \"core_mm_interconnect_0_router\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 6153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_default_decode core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router\|core_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_default_decode\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router\|core_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_001 core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"core_mm_interconnect_0_router_001\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_001:router_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router_001" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 6169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_001_default_decode core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_001:router_001\|core_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_001_default_decode\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_001:router_001\|core_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_002 core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"core_mm_interconnect_0_router_002\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_002:router_002\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router_002" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 6185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_002_default_decode core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_002:router_002\|core_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_002_default_decode\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_002:router_002\|core_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_003 core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"core_mm_interconnect_0_router_003\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_003:router_003\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router_003" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 6201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_003_default_decode core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_003:router_003\|core_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_003_default_decode\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_003:router_003\|core_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_demux core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"core_mm_interconnect_0_cmd_demux\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 6686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_demux_001 core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"core_mm_interconnect_0_cmd_demux_001\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 6709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_mux core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"core_mm_interconnect_0_cmd_mux\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 6732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_mux_001 core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"core_mm_interconnect_0_cmd_mux_001\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 6749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_demux_001 core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"core_mm_interconnect_0_rsp_demux_001\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 7152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_mux core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"core_mm_interconnect_0_rsp_mux\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 7664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_mux_001 core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"core_mm_interconnect_0_rsp_mux_001\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 7687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_avalon_st_adapter core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"core_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0.v" 7716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"core_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"core:inst5\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_irq_mapper core:inst5\|core_irq_mapper:irq_mapper " "Elaborating entity \"core_irq_mapper\" for hierarchy \"core:inst5\|core_irq_mapper:irq_mapper\"" {  } { { "core/synthesis/core.vhd" "irq_mapper" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller core:inst5\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"core:inst5\|altera_reset_controller:rst_controller\"" {  } { { "core/synthesis/core.vhd" "rst_controller" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/core.vhd" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer core:inst5\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"core:inst5\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "core/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer core:inst5\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"core:inst5\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "core/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Baldyman/Desktop/Multi_channel/core/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c0 " "Elaborating entity \"counter\" for hierarchy \"counter:c0\"" {  } { { "system.bdf" "c0" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 32 128 304 144 "c0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354818 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f_out_m counter.vhd(21) " "VHDL Process Statement warning at counter.vhd(21): signal \"f_out_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539244354819 "|system|counter:c0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_in counter.vhd(26) " "VHDL Process Statement warning at counter.vhd(26): signal \"gate_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539244354819 "|system|counter:c0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f_out counter.vhd(17) " "VHDL Process Statement warning at counter.vhd(17): inferring latch(es) for signal or variable \"f_out\", which holds its previous value in one or more paths through the process" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1539244354819 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[0\] counter.vhd(17) " "Inferred latch for \"f_out\[0\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[1\] counter.vhd(17) " "Inferred latch for \"f_out\[1\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[2\] counter.vhd(17) " "Inferred latch for \"f_out\[2\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[3\] counter.vhd(17) " "Inferred latch for \"f_out\[3\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[4\] counter.vhd(17) " "Inferred latch for \"f_out\[4\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[5\] counter.vhd(17) " "Inferred latch for \"f_out\[5\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[6\] counter.vhd(17) " "Inferred latch for \"f_out\[6\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[7\] counter.vhd(17) " "Inferred latch for \"f_out\[7\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[8\] counter.vhd(17) " "Inferred latch for \"f_out\[8\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[9\] counter.vhd(17) " "Inferred latch for \"f_out\[9\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[10\] counter.vhd(17) " "Inferred latch for \"f_out\[10\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[11\] counter.vhd(17) " "Inferred latch for \"f_out\[11\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[12\] counter.vhd(17) " "Inferred latch for \"f_out\[12\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[13\] counter.vhd(17) " "Inferred latch for \"f_out\[13\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[14\] counter.vhd(17) " "Inferred latch for \"f_out\[14\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[15\] counter.vhd(17) " "Inferred latch for \"f_out\[15\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[16\] counter.vhd(17) " "Inferred latch for \"f_out\[16\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[17\] counter.vhd(17) " "Inferred latch for \"f_out\[17\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[18\] counter.vhd(17) " "Inferred latch for \"f_out\[18\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[19\] counter.vhd(17) " "Inferred latch for \"f_out\[19\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[20\] counter.vhd(17) " "Inferred latch for \"f_out\[20\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[21\] counter.vhd(17) " "Inferred latch for \"f_out\[21\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[22\] counter.vhd(17) " "Inferred latch for \"f_out\[22\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354821 "|system|counter:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_out\[23\] counter.vhd(17) " "Inferred latch for \"f_out\[23\]\" at counter.vhd(17)" {  } { { "counter.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244354822 "|system|counter:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:inst11 " "Elaborating entity \"freq\" for hierarchy \"freq:inst11\"" {  } { { "system.bdf" "inst11" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { -120 16 168 -40 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354838 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gate_p_m gate.vhd(23) " "VHDL Process Statement warning at gate.vhd(23): signal \"gate_p_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gate.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/gate.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539244354838 "|system|freq:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_p_m gate.vhd(24) " "VHDL Process Statement warning at gate.vhd(24): signal \"reset_p_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gate.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/gate.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539244354838 "|system|freq:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHT_Sensor SHT_Sensor:inst3 " "Elaborating entity \"SHT_Sensor\" for hierarchy \"SHT_Sensor:inst3\"" {  } { { "system.bdf" "inst3" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 624 488 680 736 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SHT_sensor.v(57) " "Verilog HDL assignment warning at SHT_sensor.v(57): truncated value with size 32 to match size of target (8)" {  } { { "SHT_sensor.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/SHT_sensor.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539244354860 "|system|SHT_Sensor:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SHT_sensor.v(108) " "Verilog HDL assignment warning at SHT_sensor.v(108): truncated value with size 32 to match size of target (1)" {  } { { "SHT_sensor.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/SHT_sensor.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539244354861 "|system|SHT_Sensor:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SHT_sensor.v(115) " "Verilog HDL assignment warning at SHT_sensor.v(115): truncated value with size 32 to match size of target (8)" {  } { { "SHT_sensor.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/SHT_sensor.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539244354861 "|system|SHT_Sensor:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SHT_sensor.v(174) " "Verilog HDL assignment warning at SHT_sensor.v(174): truncated value with size 32 to match size of target (8)" {  } { { "SHT_sensor.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/SHT_sensor.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539244354861 "|system|SHT_Sensor:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHT_C SHT_C:inst4 " "Elaborating entity \"SHT_C\" for hierarchy \"SHT_C:inst4\"" {  } { { "system.bdf" "inst4" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 624 752 920 704 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244354894 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_reg SHT_clk.vhd(20) " "VHDL Process Statement warning at SHT_clk.vhd(20): signal \"clk_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SHT_clk.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/SHT_clk.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539244354894 "|system|SHT_C:inst4"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539244357742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.11.16:52:43 Progress: Loading sld63346dfb/alt_sld_fab_wrapper_hw.tcl " "2018.10.11.16:52:43 Progress: Loading sld63346dfb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244363451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244366885 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244367116 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244369033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244369301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244369543 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244369821 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244369834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244369835 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539244370567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld63346dfb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld63346dfb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld63346dfb/alt_sld_fab.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/db/ip/sld63346dfb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244370902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244370902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244371034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244371034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244371036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244371036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244371160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244371160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244371298 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244371298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244371298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Baldyman/Desktop/Multi_channel/db/ip/sld63346dfb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539244371420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244371420 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1539244378271 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VCC4USB VCC " "Pin \"VCC4USB\" is stuck at VCC" {  } { { "system.bdf" "" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 792 696 872 808 "VCC4USB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539244380182 "|system|VCC4USB"} { "Warning" "WMLS_MLS_STUCK_PIN" "VCC4OSC VCC " "Pin \"VCC4OSC\" is stuck at VCC" {  } { { "system.bdf" "" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 808 696 872 824 "VCC4OSC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539244380182 "|system|VCC4OSC"} { "Warning" "WMLS_MLS_STUCK_PIN" "GND1 GND " "Pin \"GND1\" is stuck at GND" {  } { { "system.bdf" "" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 760 424 600 776 "GND1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539244380182 "|system|GND1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GND2 GND " "Pin \"GND2\" is stuck at GND" {  } { { "system.bdf" "" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 776 424 600 792 "GND2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539244380182 "|system|GND2"} { "Warning" "WMLS_MLS_STUCK_PIN" "GND3 GND " "Pin \"GND3\" is stuck at GND" {  } { { "system.bdf" "" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 792 424 600 808 "GND3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539244380182 "|system|GND3"} { "Warning" "WMLS_MLS_STUCK_PIN" "VCC4Hum VCC " "Pin \"VCC4Hum\" is stuck at VCC" {  } { { "system.bdf" "" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 824 696 872 840 "VCC4Hum" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539244380182 "|system|VCC4Hum"} { "Warning" "WMLS_MLS_STUCK_PIN" "GND4Hum GND " "Pin \"GND4Hum\" is stuck at GND" {  } { { "system.bdf" "" { Schematic "C:/Users/Baldyman/Desktop/Multi_channel/system.bdf" { { 808 424 600 824 "GND4Hum" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539244380182 "|system|GND4Hum"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1539244380182 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244380516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "361 " "361 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1539244382301 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244382858 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Baldyman/Desktop/Multi_channel/output_files/multi.map.smsg " "Generated suppressed messages file C:/Users/Baldyman/Desktop/Multi_channel/output_files/multi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244383601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539244385666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539244385666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3639 " "Implemented 3639 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539244386877 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539244386877 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1539244386877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3468 " "Implemented 3468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539244386877 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1539244386877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539244386877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539244387030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 16:53:07 2018 " "Processing ended: Thu Oct 11 16:53:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539244387030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539244387030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539244387030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539244387030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1539244390994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539244390999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 16:53:08 2018 " "Processing started: Thu Oct 11 16:53:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539244390999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1539244390999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multi -c multi " "Command: quartus_fit --read_settings_files=off --write_settings_files=off multi -c multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1539244390999 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1539244393385 ""}
{ "Info" "0" "" "Project  = multi" {  } {  } 0 0 "Project  = multi" 0 0 "Fitter" 0 0 1539244393387 ""}
{ "Info" "0" "" "Revision = multi" {  } {  } 0 0 "Revision = multi" 0 0 "Fitter" 0 0 1539244393399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1539244393661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1539244393661 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multi 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"multi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1539244393730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539244393826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539244393826 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1539244394624 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1539244394933 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1539244395604 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1539244395697 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 38 " "No exact pin location assignment(s) for 1 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1539244396114 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1539244410278 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "10 s (10 global) " "Automatically promoted 10 clocks (10 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 1771 global CLKCTRL_G6 " "clk~inputCLKENA0 with 1771 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539244410738 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "f3~inputCLKENA0 48 global CLKCTRL_G9 " "f3~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1539244410738 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539244410738 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "f4~inputCLKENA0 48 global CLKCTRL_G5 " "f4~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1539244410738 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539244410738 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "f7~inputCLKENA0 48 global CLKCTRL_G8 " "f7~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G8" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1539244410738 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539244410738 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "f2~inputCLKENA0 48 global CLKCTRL_G10 " "f2~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1539244410738 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539244410738 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "f1~inputCLKENA0 48 global CLKCTRL_G7 " "f1~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1539244410738 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539244410738 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "f0~inputCLKENA0 48 global CLKCTRL_G4 " "f0~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1539244410738 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539244410738 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "f6~inputCLKENA0 48 global CLKCTRL_G2 " "f6~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1539244410738 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539244410738 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "f5~inputCLKENA0 48 global CLKCTRL_G11 " "f5~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1539244410738 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539244410738 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50M_2~inputCLKENA0 32 global CLKCTRL_G1 " "clk_50M_2~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539244410738 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1539244410738 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "8 " "8 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver f5~inputCLKENA0 CLKCTRL_G11 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver f5~inputCLKENA0, placed at CLKCTRL_G11" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad f5 PIN_AH25 " "Refclk input I/O pad f5 is placed onto PIN_AH25" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver f1~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver f1~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad f1 PIN_AH24 " "Refclk input I/O pad f1 is placed onto PIN_AH24" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver f0~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver f0~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad f0 PIN_AG25 " "Refclk input I/O pad f0 is placed onto PIN_AG25" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver f7~inputCLKENA0 CLKCTRL_G8 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver f7~inputCLKENA0, placed at CLKCTRL_G8" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad f7 PIN_AG23 " "Refclk input I/O pad f7 is placed onto PIN_AG23" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver f6~inputCLKENA0 CLKCTRL_G2 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver f6~inputCLKENA0, placed at CLKCTRL_G2" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad f6 PIN_AJ24 " "Refclk input I/O pad f6 is placed onto PIN_AJ24" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver f4~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver f4~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad f4 PIN_AJ26 " "Refclk input I/O pad f4 is placed onto PIN_AJ26" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver f3~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver f3~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad f3 PIN_AK28 " "Refclk input I/O pad f3 is placed onto PIN_AK28" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver f2~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver f2~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad f2 PIN_AJ27 " "Refclk input I/O pad f2 is placed onto PIN_AJ27" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1539244410743 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1539244410743 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539244410745 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1539244410871 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539244410890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539244410908 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1539244410922 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1539244410922 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1539244410933 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "192 " "TimeQuest Timing Analyzer is analyzing 192 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1539244413397 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539244413402 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539244413402 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539244413402 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539244413402 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539244413402 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539244413402 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1539244413402 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multi.sdc " "Synopsys Design Constraints File file not found: 'multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1539244413428 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_f:inst10\|clk_reg " "Node: PWM_f:inst10\|clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_G:p1\|per_p\[2\] PWM_f:inst10\|clk_reg " "Register PWM_G:p1\|per_p\[2\] is being clocked by PWM_f:inst10\|clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413447 "|system|PWM_f:inst10|clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_f:inst10\|clk_reg clk " "Register PWM_f:inst10\|clk_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413447 "|system|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq:inst11\|reset_p_m " "Node: freq:inst11\|reset_p_m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch counter:c7\|f_out\[11\] freq:inst11\|reset_p_m " "Latch counter:c7\|f_out\[11\] is being clocked by freq:inst11\|reset_p_m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413447 "|system|freq:inst11|reset_p_m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f3 " "Node: f3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c3\|f_out_m\[11\] f3 " "Register counter:c3\|f_out_m\[11\] is being clocked by f3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413447 "|system|f3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f4 " "Node: f4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c4\|f_out_m\[11\] f4 " "Register counter:c4\|f_out_m\[11\] is being clocked by f4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413447 "|system|f4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SHT_C:inst4\|clk_reg " "Node: SHT_C:inst4\|clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHT_Sensor:inst3\|iTEMP\[12\] SHT_C:inst4\|clk_reg " "Register SHT_Sensor:inst3\|iTEMP\[12\] is being clocked by SHT_C:inst4\|clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413447 "|system|SHT_C:inst4|clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M_2 " "Node: clk_50M_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHT_C:inst4\|clk_reg clk_50M_2 " "Register SHT_C:inst4\|clk_reg is being clocked by clk_50M_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413447 "|system|clk_50M_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f0 " "Node: f0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c0\|f_out_m\[14\] f0 " "Register counter:c0\|f_out_m\[14\] is being clocked by f0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413447 "|system|f0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f1 " "Node: f1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c1\|f_out_m\[14\] f1 " "Register counter:c1\|f_out_m\[14\] is being clocked by f1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413448 "|system|f1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f5 " "Node: f5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c5\|f_out_m\[6\] f5 " "Register counter:c5\|f_out_m\[6\] is being clocked by f5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413448 "|system|f5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f6 " "Node: f6 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c6\|f_out_m\[6\] f6 " "Register counter:c6\|f_out_m\[6\] is being clocked by f6" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413448 "|system|f6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f7 " "Node: f7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c7\|f_out_m\[6\] f7 " "Register counter:c7\|f_out_m\[6\] is being clocked by f7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413448 "|system|f7"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f2 " "Node: f2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c2\|f_out_m\[10\] f2 " "Register counter:c2\|f_out_m\[10\] is being clocked by f2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244413448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1539244413448 "|system|f2"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1539244413489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1539244413490 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1539244413501 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539244413501 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539244413501 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539244413501 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1539244413501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1539244413838 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1539244413847 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1539244413847 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Humi\[10\] " "Node \"Humi\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Humi\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539244414442 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Humi\[7\] " "Node \"Humi\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Humi\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539244414442 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Humi\[8\] " "Node \"Humi\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Humi\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539244414442 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Humi\[9\] " "Node \"Humi\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Humi\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539244414442 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "res " "Node \"res\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "res" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539244414442 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1539244414442 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539244414443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1539244422988 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1539244423839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539244432862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1539244438637 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1539244442178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539244442178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1539244444782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Baldyman/Desktop/Multi_channel/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1539244453044 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1539244453044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1539244469350 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1539244469350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539244469366 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.34 " "Total time spent on timing analysis during the Fitter is 2.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1539244477779 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539244477906 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539244479796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539244479798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539244481487 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539244489781 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1539244490379 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Baldyman/Desktop/Multi_channel/output_files/multi.fit.smsg " "Generated suppressed messages file C:/Users/Baldyman/Desktop/Multi_channel/output_files/multi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1539244490947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 35 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6752 " "Peak virtual memory: 6752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539244493051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 16:54:53 2018 " "Processing ended: Thu Oct 11 16:54:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539244493051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539244493051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:21 " "Total CPU time (on all processors): 00:03:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539244493051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1539244493051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1539244496614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539244496620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 16:54:56 2018 " "Processing started: Thu Oct 11 16:54:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539244496620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1539244496620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multi -c multi " "Command: quartus_asm --read_settings_files=off --write_settings_files=off multi -c multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1539244496620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1539244498827 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1539244510415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539244511054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 16:55:11 2018 " "Processing ended: Thu Oct 11 16:55:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539244511054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539244511054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539244511054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1539244511054 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1539244511853 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1539244513204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539244513214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 16:55:12 2018 " "Processing started: Thu Oct 11 16:55:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539244513214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244513214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multi -c multi " "Command: quartus_sta multi -c multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244513215 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1539244514064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244515061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244515062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244515121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244515121 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "192 " "TimeQuest Timing Analyzer is analyzing 192 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244515955 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539244516127 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539244516127 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539244516127 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539244516127 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539244516127 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539244516127 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516127 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multi.sdc " "Synopsys Design Constraints File file not found: 'multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516146 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_f:inst10\|clk_reg " "Node: PWM_f:inst10\|clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_G:p1\|per_p\[2\] PWM_f:inst10\|clk_reg " "Register PWM_G:p1\|per_p\[2\] is being clocked by PWM_f:inst10\|clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516168 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516168 "|system|PWM_f:inst10|clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_f:inst10\|clk_reg clk " "Register PWM_f:inst10\|clk_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516168 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516168 "|system|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq:inst11\|reset_p_m " "Node: freq:inst11\|reset_p_m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch counter:c6\|f_out\[11\] freq:inst11\|reset_p_m " "Latch counter:c6\|f_out\[11\] is being clocked by freq:inst11\|reset_p_m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516168 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516168 "|system|freq:inst11|reset_p_m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f7 " "Node: f7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c7\|f_out_m\[11\] f7 " "Register counter:c7\|f_out_m\[11\] is being clocked by f7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516168 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516168 "|system|f7"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f5 " "Node: f5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c5\|f_out_m\[11\] f5 " "Register counter:c5\|f_out_m\[11\] is being clocked by f5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516169 "|system|f5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f6 " "Node: f6 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c6\|f_out_m\[11\] f6 " "Register counter:c6\|f_out_m\[11\] is being clocked by f6" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516169 "|system|f6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f4 " "Node: f4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c4\|f_out_m\[19\] f4 " "Register counter:c4\|f_out_m\[19\] is being clocked by f4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516169 "|system|f4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f0 " "Node: f0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c0\|f_out_m\[19\] f0 " "Register counter:c0\|f_out_m\[19\] is being clocked by f0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516169 "|system|f0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f1 " "Node: f1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c1\|f_out_m\[19\] f1 " "Register counter:c1\|f_out_m\[19\] is being clocked by f1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516169 "|system|f1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f2 " "Node: f2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c2\|f_out_m\[19\] f2 " "Register counter:c2\|f_out_m\[19\] is being clocked by f2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516169 "|system|f2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f3 " "Node: f3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c3\|f_out_m\[19\] f3 " "Register counter:c3\|f_out_m\[19\] is being clocked by f3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516169 "|system|f3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SHT_C:inst4\|clk_reg " "Node: SHT_C:inst4\|clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHT_Sensor:inst3\|iTEMP\[15\] SHT_C:inst4\|clk_reg " "Register SHT_Sensor:inst3\|iTEMP\[15\] is being clocked by SHT_C:inst4\|clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516169 "|system|SHT_C:inst4|clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M_2 " "Node: clk_50M_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHT_C:inst4\|clk_reg clk_50M_2 " "Register SHT_C:inst4\|clk_reg is being clocked by clk_50M_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244516169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516169 "|system|clk_50M_2"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516182 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516253 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1539244516277 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1539244516345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.445 " "Worst-case setup slack is 12.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.445               0.000 altera_reserved_tck  " "   12.445               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 altera_reserved_tck  " "    0.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.457 " "Worst-case recovery slack is 30.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.457               0.000 altera_reserved_tck  " "   30.457               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.975 " "Worst-case removal slack is 0.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 altera_reserved_tck  " "    0.975               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.822 " "Worst-case minimum pulse width slack is 15.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.822               0.000 altera_reserved_tck  " "   15.822               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244516434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516434 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244516457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244516457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244516457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244516457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244516457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.495 ns " "Worst Case Available Settling Time: 62.495 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244516457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244516457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244516457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244516457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244516457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244516457 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516457 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1539244516469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244516547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244519836 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_f:inst10\|clk_reg " "Node: PWM_f:inst10\|clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_G:p1\|per_p\[2\] PWM_f:inst10\|clk_reg " "Register PWM_G:p1\|per_p\[2\] is being clocked by PWM_f:inst10\|clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520117 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520117 "|system|PWM_f:inst10|clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_f:inst10\|clk_reg clk " "Register PWM_f:inst10\|clk_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520118 "|system|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq:inst11\|reset_p_m " "Node: freq:inst11\|reset_p_m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch counter:c6\|f_out\[11\] freq:inst11\|reset_p_m " "Latch counter:c6\|f_out\[11\] is being clocked by freq:inst11\|reset_p_m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520118 "|system|freq:inst11|reset_p_m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f7 " "Node: f7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c7\|f_out_m\[11\] f7 " "Register counter:c7\|f_out_m\[11\] is being clocked by f7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520118 "|system|f7"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f5 " "Node: f5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c5\|f_out_m\[11\] f5 " "Register counter:c5\|f_out_m\[11\] is being clocked by f5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520118 "|system|f5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f6 " "Node: f6 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c6\|f_out_m\[11\] f6 " "Register counter:c6\|f_out_m\[11\] is being clocked by f6" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520118 "|system|f6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f4 " "Node: f4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c4\|f_out_m\[19\] f4 " "Register counter:c4\|f_out_m\[19\] is being clocked by f4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520118 "|system|f4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f0 " "Node: f0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c0\|f_out_m\[19\] f0 " "Register counter:c0\|f_out_m\[19\] is being clocked by f0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520118 "|system|f0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f1 " "Node: f1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c1\|f_out_m\[19\] f1 " "Register counter:c1\|f_out_m\[19\] is being clocked by f1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520118 "|system|f1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f2 " "Node: f2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c2\|f_out_m\[19\] f2 " "Register counter:c2\|f_out_m\[19\] is being clocked by f2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520118 "|system|f2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f3 " "Node: f3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c3\|f_out_m\[19\] f3 " "Register counter:c3\|f_out_m\[19\] is being clocked by f3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520118 "|system|f3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SHT_C:inst4\|clk_reg " "Node: SHT_C:inst4\|clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHT_Sensor:inst3\|iTEMP\[15\] SHT_C:inst4\|clk_reg " "Register SHT_Sensor:inst3\|iTEMP\[15\] is being clocked by SHT_C:inst4\|clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520118 "|system|SHT_C:inst4|clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M_2 " "Node: clk_50M_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHT_C:inst4\|clk_reg clk_50M_2 " "Register SHT_C:inst4\|clk_reg is being clocked by clk_50M_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244520118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520118 "|system|clk_50M_2"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.461 " "Worst-case setup slack is 12.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.461               0.000 altera_reserved_tck  " "   12.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 altera_reserved_tck  " "    0.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.582 " "Worst-case recovery slack is 30.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.582               0.000 altera_reserved_tck  " "   30.582               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.931 " "Worst-case removal slack is 0.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 altera_reserved_tck  " "    0.931               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.831 " "Worst-case minimum pulse width slack is 15.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.831               0.000 altera_reserved_tck  " "   15.831               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244520272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520272 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244520297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244520297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244520297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244520297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244520297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.548 ns " "Worst Case Available Settling Time: 62.548 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244520297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244520297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244520297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244520297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244520297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244520297 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520297 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1539244520305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244520570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523438 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_f:inst10\|clk_reg " "Node: PWM_f:inst10\|clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_G:p1\|per_p\[2\] PWM_f:inst10\|clk_reg " "Register PWM_G:p1\|per_p\[2\] is being clocked by PWM_f:inst10\|clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523705 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523705 "|system|PWM_f:inst10|clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_f:inst10\|clk_reg clk " "Register PWM_f:inst10\|clk_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523705 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523705 "|system|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq:inst11\|reset_p_m " "Node: freq:inst11\|reset_p_m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch counter:c6\|f_out\[11\] freq:inst11\|reset_p_m " "Latch counter:c6\|f_out\[11\] is being clocked by freq:inst11\|reset_p_m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523706 "|system|freq:inst11|reset_p_m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f7 " "Node: f7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c7\|f_out_m\[11\] f7 " "Register counter:c7\|f_out_m\[11\] is being clocked by f7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523706 "|system|f7"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f5 " "Node: f5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c5\|f_out_m\[11\] f5 " "Register counter:c5\|f_out_m\[11\] is being clocked by f5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523706 "|system|f5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f6 " "Node: f6 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c6\|f_out_m\[11\] f6 " "Register counter:c6\|f_out_m\[11\] is being clocked by f6" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523706 "|system|f6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f4 " "Node: f4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c4\|f_out_m\[19\] f4 " "Register counter:c4\|f_out_m\[19\] is being clocked by f4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523706 "|system|f4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f0 " "Node: f0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c0\|f_out_m\[19\] f0 " "Register counter:c0\|f_out_m\[19\] is being clocked by f0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523706 "|system|f0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f1 " "Node: f1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c1\|f_out_m\[19\] f1 " "Register counter:c1\|f_out_m\[19\] is being clocked by f1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523706 "|system|f1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f2 " "Node: f2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c2\|f_out_m\[19\] f2 " "Register counter:c2\|f_out_m\[19\] is being clocked by f2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523706 "|system|f2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f3 " "Node: f3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c3\|f_out_m\[19\] f3 " "Register counter:c3\|f_out_m\[19\] is being clocked by f3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523706 "|system|f3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SHT_C:inst4\|clk_reg " "Node: SHT_C:inst4\|clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHT_Sensor:inst3\|iTEMP\[15\] SHT_C:inst4\|clk_reg " "Register SHT_Sensor:inst3\|iTEMP\[15\] is being clocked by SHT_C:inst4\|clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523706 "|system|SHT_C:inst4|clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M_2 " "Node: clk_50M_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHT_C:inst4\|clk_reg clk_50M_2 " "Register SHT_C:inst4\|clk_reg is being clocked by clk_50M_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244523706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523706 "|system|clk_50M_2"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.400 " "Worst-case setup slack is 14.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.400               0.000 altera_reserved_tck  " "   14.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.034 " "Worst-case hold slack is 0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 altera_reserved_tck  " "    0.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.357 " "Worst-case recovery slack is 31.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.357               0.000 altera_reserved_tck  " "   31.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 altera_reserved_tck  " "    0.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.786 " "Worst-case minimum pulse width slack is 15.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.786               0.000 altera_reserved_tck  " "   15.786               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244523853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523853 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244523888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244523888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244523888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244523888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244523888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.785 ns " "Worst Case Available Settling Time: 63.785 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244523888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244523888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244523888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244523888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244523888 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244523888 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244523888 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1539244523938 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_f:inst10\|clk_reg " "Node: PWM_f:inst10\|clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_G:p1\|per_p\[2\] PWM_f:inst10\|clk_reg " "Register PWM_G:p1\|per_p\[2\] is being clocked by PWM_f:inst10\|clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524311 "|system|PWM_f:inst10|clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_f:inst10\|clk_reg clk " "Register PWM_f:inst10\|clk_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524311 "|system|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq:inst11\|reset_p_m " "Node: freq:inst11\|reset_p_m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch counter:c6\|f_out\[11\] freq:inst11\|reset_p_m " "Latch counter:c6\|f_out\[11\] is being clocked by freq:inst11\|reset_p_m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524311 "|system|freq:inst11|reset_p_m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f7 " "Node: f7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c7\|f_out_m\[11\] f7 " "Register counter:c7\|f_out_m\[11\] is being clocked by f7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524311 "|system|f7"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f5 " "Node: f5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c5\|f_out_m\[11\] f5 " "Register counter:c5\|f_out_m\[11\] is being clocked by f5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524311 "|system|f5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f6 " "Node: f6 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c6\|f_out_m\[11\] f6 " "Register counter:c6\|f_out_m\[11\] is being clocked by f6" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524311 "|system|f6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f4 " "Node: f4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c4\|f_out_m\[19\] f4 " "Register counter:c4\|f_out_m\[19\] is being clocked by f4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524311 "|system|f4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f0 " "Node: f0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c0\|f_out_m\[19\] f0 " "Register counter:c0\|f_out_m\[19\] is being clocked by f0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524311 "|system|f0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f1 " "Node: f1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c1\|f_out_m\[19\] f1 " "Register counter:c1\|f_out_m\[19\] is being clocked by f1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524311 "|system|f1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f2 " "Node: f2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c2\|f_out_m\[19\] f2 " "Register counter:c2\|f_out_m\[19\] is being clocked by f2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524311 "|system|f2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "f3 " "Node: f3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:c3\|f_out_m\[19\] f3 " "Register counter:c3\|f_out_m\[19\] is being clocked by f3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524312 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524312 "|system|f3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SHT_C:inst4\|clk_reg " "Node: SHT_C:inst4\|clk_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHT_Sensor:inst3\|iTEMP\[15\] SHT_C:inst4\|clk_reg " "Register SHT_Sensor:inst3\|iTEMP\[15\] is being clocked by SHT_C:inst4\|clk_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524312 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524312 "|system|SHT_C:inst4|clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M_2 " "Node: clk_50M_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHT_C:inst4\|clk_reg clk_50M_2 " "Register SHT_C:inst4\|clk_reg is being clocked by clk_50M_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1539244524312 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524312 "|system|clk_50M_2"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.614 " "Worst-case setup slack is 14.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.614               0.000 altera_reserved_tck  " "   14.614               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.019 " "Worst-case hold slack is 0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 altera_reserved_tck  " "    0.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.551 " "Worst-case recovery slack is 31.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.551               0.000 altera_reserved_tck  " "   31.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.435 " "Worst-case removal slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 altera_reserved_tck  " "    0.435               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.811 " "Worst-case minimum pulse width slack is 15.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.811               0.000 altera_reserved_tck  " "   15.811               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539244524473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524473 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244524501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244524501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244524501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244524501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244524501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.976 ns " "Worst Case Available Settling Time: 63.976 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244524501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244524501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244524501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244524501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244524501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539244524501 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244524501 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244526587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244526597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 55 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5239 " "Peak virtual memory: 5239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539244526844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 16:55:26 2018 " "Processing ended: Thu Oct 11 16:55:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539244526844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539244526844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539244526844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244526844 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 114 s " "Quartus Prime Full Compilation was successful. 0 errors, 114 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1539244527803 ""}
