<dec f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='87' type='static unsigned int llvm::GCNRegPressure::getRegKind(llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI)'/>
<def f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='72' ll='82' type='static unsigned int llvm::GCNRegPressure::getRegKind(llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='98' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='69'>///////////////////////////////////////////////////////////////////////////////
// GCNRegPressure</doc>
