$date
	Sun Oct 23 06:25:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#868471
b111 !
1"
#868474
b111 &
b111 %
1$
#868475
0"
#868478
b10110 &
b10110 %
#868482
b1011 &
b1011 %
#868486
b100010 &
b100010 %
#868490
b10001 &
b10001 %
#868494
b110100 &
b110100 %
#868498
b11010 &
b11010 %
#868502
b1101 &
b1101 %
#868506
b101000 &
b101000 %
#868510
b10100 &
b10100 %
#868514
b1010 &
b1010 %
#868518
b101 &
b101 %
#868522
b10000 &
b10000 %
#868526
b1000 &
b1000 %
#868530
b100 &
b100 %
#868534
b10 &
b10 %
#868538
b1 &
b1 %
1#
#868542
b0 &
0#
b0 %
0$
#1916850
b101 &
b101 %
1$
b101 !
1"
#1916851
0"
#1916854
b10000 &
b10000 %
#1916858
b1000 &
b1000 %
#1916862
b100 &
b100 %
#1916866
b10 &
b10 %
#1916870
b1 &
1#
b1 %
#1916874
b0 &
b0 %
0#
0$
#2873332
b1011 !
1"
#2873334
b1011 &
b1011 %
1$
#2873335
0"
#2873338
b100010 &
b100010 %
#2873342
b10001 &
b10001 %
#2873346
b110100 &
b110100 %
#2873350
b11010 &
b11010 %
#2873354
b1101 &
b1101 %
#2873358
b101000 &
b101000 %
#2873362
b10100 &
b10100 %
#2873366
b1010 &
b1010 %
#2873370
b101 &
b101 %
#2873374
b10000 &
b10000 %
#2873378
b1000 &
b1000 %
#2873382
b100 &
b100 %
#2873386
b10 &
b10 %
#2873390
b1 &
1#
b1 %
#2873394
b0 &
b0 %
0#
0$
#4500012
