<html><body><samp><pre>
<!@TC:1710369572>
#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: /usr/local/diamond/3.13/synpbase
#OS: Linux 
#Hostname: shouyu-LOQ-15APH8

# Wed Mar 13 18:39:32 2024

#Implementation: project


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /usr/local/diamond/3.13/synpbase
OS: Ubuntu 20.04.6 LTS
Hostname: shouyu-LOQ-15APH8
max virtual memory: unlimited (bytes)
max user processes: 92689
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095</a>

@N: : <!@TM:1710369572> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /usr/local/diamond/3.13/synpbase
OS: Ubuntu 20.04.6 LTS
Hostname: shouyu-LOQ-15APH8
max virtual memory: unlimited (bytes)
max user processes: 92689
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202303synp1, Build 173R, Built Aug 31 2023 03:52:31, @4910518</a>

@N: : <!@TM:1710369572> | Running in 64-bit mode 
Location map warning "/usr/local/diamond/3.13/synpbase/lib/vhd/location.map":46 - Attempted redefinition of package mach.components
@N: : <!@TM:1710369572> | stack limit increased to max 
@N: : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/hdl/vga2dvid.vhd:48:7:48:15:@N::@XP_MSG">vga2dvid.vhd(48)</a><!@TM:1710369572> | Top entity is set to vga2dvid.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1710369572> | Using the VHDL 1993 Standard for file '/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/hdl/vga.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1710369572> | Using the VHDL 1993 Standard for file '/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/hdl/tmds_encoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1710369572> | Using the VHDL 1993 Standard for file '/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/hdl/vga2dvid.vhd'. 
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 122MB)


Process completed successfully.
# Wed Mar 13 18:39:32 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /usr/local/diamond/3.13/synpbase
OS: Ubuntu 20.04.6 LTS
Hostname: shouyu-LOQ-15APH8
max virtual memory: unlimited (bytes)
max user processes: 92689
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095</a>

@N: : <!@TM:1710369572> | Running in 64-bit mode 
@I::"/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v" (library work)
@I::"/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v" (library work)
<a name=error4></a><font color=red>@E:<a href="@E:CG426:@XP_HELP">CG426</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/dvi/top/top_vgatest.v:160:12:160:15:@E:CG426:@XP_MSG">top_vgatest.v(160)</a><!@TM:1710369572> | Assignment target led must be of type reg or genvar</font>
@I::"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/ecp5pll/hdl/sv/ecp5pll.sv" (library work)
@N: : <!@TM:1710369572> | stack limit increased to max 
1 syntax errors
# Wed Mar 13 18:39:32 2024

###########################################################]
<a name=error5></a><font color=red>@E: : <!@TM:1710369572> | :Verilog compiler failed</font> 
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 13 18:39:32 2024

###########################################################]

</pre></samp></body></html>
