
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2.1 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Tue Apr  1 20:58:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Chubrikus' on host 'home-pc' (Windows NT_amd64 version 10.0) on Tue Apr 01 20:58:43 +0300 2025
INFO: [HLS 200-10] In directory 'D:/Gen/project2/gen_cases/case_1'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'script_tmp.tcl'
INFO: [HLS 200-1510] Running: open_project -reset project_tmp 
INFO: [HLS 200-10] Opening and resetting project 'D:/Gen/project2/gen_cases/case_1/project_tmp'.
INFO: [HLS 200-1510] Running: set_top case_1 
INFO: [HLS 200-1510] Running: add_files case_1.cc 
INFO: [HLS 200-10] Adding design file 'case_1.cc' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution_tmp 
INFO: [HLS 200-10] Creating and opening solution 'D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./directive_tmp.tcl
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m22 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m24 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m25 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m26 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m27 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m29 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m30 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m31 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m33 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m35 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m39 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m41 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m43 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m44 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m45 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m46 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m49 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m50 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m51 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m52 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m53 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m54 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m55 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m57 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m58 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m59 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m60 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m61 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m64 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m65 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m66 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m67 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m68 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m69 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m70 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m71 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m72 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m73 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m74 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m75 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m76 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m77 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m79 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m80 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m81 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m82 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m83 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m85 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m86 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m87 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m88 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m89 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m90 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m91 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m92 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m93 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m94 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m95 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m96 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m97 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m98 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m99 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m100 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m101 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m102 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m103 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m104 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m105 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m106 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m107 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m108 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m109 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m110 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m111 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m112 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m113 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m114 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m116 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m117 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m119 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m120 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m121 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m122 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m123 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m124 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m125 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m126 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core Mul_LUT case_1 m127 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 263.172 MB.
INFO: [HLS 200-10] Analyzing design file 'case_1.cc' ... 
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:1:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:3:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:4:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:5:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:6:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:8:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:9:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:10:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:12:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:14:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:18:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:20:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:22:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:23:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:24:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:25:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:28:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:29:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:30:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:31:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:32:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:34:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:36:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:37:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:38:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:39:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:40:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:43:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:44:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:45:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:46:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:47:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:48:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:49:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:50:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:51:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:52:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:53:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:54:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:55:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:56:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:58:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:59:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:60:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:61:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:62:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:64:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:65:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:66:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:67:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:68:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:69:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:70:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:71:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:72:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:73:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:74:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:75:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:76:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:77:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:78:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:79:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:80:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:81:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:82:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:83:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:84:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:85:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:86:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:87:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:88:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:89:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:90:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:91:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:92:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:93:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:95:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:96:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:98:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:99:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:100:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:101:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:102:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:103:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:104:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:105:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:106:9)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:1)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:3)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:4)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:5)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:6)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:8)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:9)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:10)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:12)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:14)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:18)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:20)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:22)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:23)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:24)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:25)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:28)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:29)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:30)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:31)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:32)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:33)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:34)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:36)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:37)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:38)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:39)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:40)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:43)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:44)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:45)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:46)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:47)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:48)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:49)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:50)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:51)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:52)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:53)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:54)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:55)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:56)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:58)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:59)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:60)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:61)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:62)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:64)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:65)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:66)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:67)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:68)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:69)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:70)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:71)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:72)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:73)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:74)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:75)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:76)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:77)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:78)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:79)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:80)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:81)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:82)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:83)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:84)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:85)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:86)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:87)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:88)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:89)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:90)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:91)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:92)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:93)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:95)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:96)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:98)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:99)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:100)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:101)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:102)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:103)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:104)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:105)
WARNING: [HLS 200-1986] Could not apply RESOURCE directive, invalid function, label, or variable (D:/Gen/project2/gen_cases/case_1/directive_tmp.tcl:106)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 18.556 seconds; current allocated memory: 270.254 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 18,066 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 939 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 907 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 907 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 907 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 877 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 877 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 877 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 877 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 877 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 877 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 877 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 877 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 877 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 954 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (case_1.cc:9:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (case_1.cc:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.218 seconds; current allocated memory: 271.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 271.730 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 276.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 278.836 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 300.703 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 300.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'case_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.563 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'case_1' consists of the following:
	'mul' operation 21 bit ('mul_ln213', case_1.cc:213) [370]  (8.563 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 303.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 304.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'case_1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_6' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_8' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_10' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_16' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_18' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_10ns_20_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_11ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_4s_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_6ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_6s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_6s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_7s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_8s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_10s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_3s_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_4s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_7s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_8ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_10s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_3s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_5ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_4s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_3s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_6s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_8s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_9ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14s_7s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_3s_3_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_3s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_4ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_4s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_10ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_5s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_3s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_5s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_4s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6s_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_4s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_15_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6s_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8s_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.767 seconds; current allocated memory: 308.191 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 316.422 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.593 seconds; current allocated memory: 324.496 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for case_1.
INFO: [VLOG 209-307] Generating Verilog RTL for case_1.
INFO: [HLS 200-789] **** Estimated Fmax: 116.78 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:39; Allocated memory: 62.238 MB.
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: D:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Tue Apr  1 20:59:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/solution_tmp_data.json outdir=D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/ip srcdir=D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/ip/misc
INFO: Copied 59 verilog file(s) to D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/ip/hdl/verilog
INFO: Copied 59 vhdl file(s) to D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/ip/hdl/vhdl
ipx::create_core: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 625.754 ; gain = 182.453
INFO: Import ports from HDL: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/ip/hdl/vhdl/case_1.vhd (case_1)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface in_data_0
INFO: Add data interface in_data_1
INFO: Add data interface in_data_2
INFO: Add data interface in_data_3
INFO: Add data interface in_data_4
INFO: Add data interface in_data_5
INFO: Add data interface in_data_6
INFO: Add data interface in_data_7
INFO: Add data interface in_data_8
INFO: Add data interface in_data_9
INFO: Add data interface in_data_10
INFO: Add data interface in_data_11
INFO: Add data interface in_data_12
INFO: Add data interface in_data_13
INFO: Add data interface in_data_14
INFO: Add data interface in_data_15
INFO: Add data interface in_data_16
INFO: Add data interface in_data_17
INFO: Add data interface in_data_18
INFO: Add data interface in_data_19
INFO: Add data interface in_data_20
INFO: Add data interface out_data_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add data interface out_data_1
INFO: Add data interface out_data_2
INFO: Add data interface out_data_3
INFO: Add data interface out_data_4
INFO: Add data interface out_data_5
INFO: Add data interface out_data_6
INFO: Add data interface out_data_7
INFO: Add data interface out_data_8
INFO: Add data interface out_data_9
INFO: Add data interface out_data_10
INFO: Add data interface out_data_11
INFO: Add data interface out_data_12
INFO: Add data interface out_data_13
INFO: Add data interface out_data_14
INFO: Add data interface out_data_15
INFO: Add data interface out_data_16
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/ip/component.xml
INFO: Created IP archive D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/ip/xilinx_com_hls_case_1_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 21:00:00 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

D:\Gen\project2\gen_cases\case_1\project_tmp\solution_tmp\impl\verilog>D:/Xilinx/Vivado/2024.2/bin/vivado  -mode batch -source run_vivado.tcl   || exit $? 
WARNING: D:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Tue Apr  1 21:00:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module case_1
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:case_1:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_tmp
# dict set report_options hls_solution solution_tmp
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "case_1"
# dict set report_options funcmodules {}
# dict set report_options bindmodules {case_1_mul_10ns_10ns_20_1_1 case_1_mul_7ns_8ns_15_1_1 case_1_mul_11s_11s_11_1_1 case_1_mul_7ns_7ns_14_1_1 case_1_mul_3ns_6ns_7_1_1 case_1_mul_8ns_7s_15_1_1 case_1_mul_3s_3s_3_1_1 case_1_mul_9s_6s_9_1_1 case_1_mul_4ns_4ns_8_1_1 case_1_mul_3ns_3s_6_1_1 case_1_mul_7s_7s_14_1_1 case_1_mul_10ns_11ns_21_1_1 case_1_mul_6s_6s_6_1_1 case_1_mul_9s_8s_17_1_1 case_1_mul_6s_3s_9_1_1 case_1_mul_3s_3s_6_1_1 case_1_mul_8s_7s_15_1_1 case_1_mul_9s_6s_14_1_1 case_1_mul_7s_3s_7_1_1 case_1_mul_4ns_4s_8_1_1 case_1_mul_3ns_3ns_6_1_1 case_1_mul_12ns_4s_16_1_1 case_1_mul_12s_3s_15_1_1 case_1_mul_12s_6s_15_1_1 case_1_mul_11ns_3s_14_1_1 case_1_mul_11s_3s_14_1_1 case_1_mul_10s_6s_16_1_1 case_1_mul_14s_7s_21_1_1 case_1_mul_10ns_4s_14_1_1 case_1_mul_5ns_10ns_11_1_1 case_1_mul_7s_6s_13_1_1 case_1_mul_14ns_8s_22_1_1 case_1_mul_11ns_4s_15_1_1 case_1_mul_11s_5ns_11_1_1 case_1_mul_10s_7s_17_1_1 case_1_mul_8ns_7ns_13_1_1 case_1_mul_11s_10s_11_1_1 case_1_mul_14ns_9ns_19_1_1 case_1_mul_8s_4s_12_1_1 case_1_mul_11ns_7s_18_1_1 case_1_mul_8ns_4s_12_1_1 case_1_mul_8ns_8ns_16_1_1 case_1_mul_7ns_5s_12_1_1 case_1_mul_9s_7s_16_1_1 case_1_mul_11ns_7ns_13_1_1 case_1_mul_9s_6s_15_1_1 case_1_mul_3ns_5ns_7_1_1 case_1_mul_11ns_10ns_17_1_1 case_1_mul_8ns_5s_13_1_1 case_1_mul_11ns_10s_21_1_1 case_1_mul_8ns_6s_14_1_1 case_1_mul_11ns_8ns_17_1_1 case_1_mul_10ns_6ns_11_1_1 case_1_mul_10ns_6s_16_1_1 case_1_mul_10s_8s_18_1_1 case_1_mul_8ns_10ns_17_1_1 case_1_mul_7s_5s_12_1_1 case_1_mul_8ns_8s_16_1_1}
# dict set report_options max_module_depth 5
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 618.996 ; gain = 191.121
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : <D:\Gen\project2\gen_cases\case_1\project_tmp\solution_tmp\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : <D:\Gen\project2\gen_cases\case_1\project_tmp\solution_tmp\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 675.359 ; gain = 0.000
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-04-01 21:00:49 +0300
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Apr  1 21:00:50 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Apr  1 21:00:50 2025] Launched synth_1...
Run output will be captured here: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Tue Apr  1 21:00:50 2025] Waiting for synth_1 to finish...

WARNING: D:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


WARNING: D:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Tue Apr  1 21:03:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 619.113 ; gain = 192.113
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5176
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1326.285 ; gain = 468.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [d:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [d:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-9552-HOME-PC/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-9552-HOME-PC/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [d:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [d:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1438.156 ; gain = 580.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1438.156 ; gain = 580.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1438.156 ; gain = 580.152
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1438.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [d:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/case_1.xdc]
Finished Parsing XDC File [D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/case_1.xdc]
Parsing XDC File [D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1449.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1450.363 ; gain = 0.426
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1450.363 ; gain = 592.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1450.363 ; gain = 592.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1450.363 ; gain = 592.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1450.363 ; gain = 592.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 1450.363 ; gain = 592.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1607.176 ; gain = 749.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1607.402 ; gain = 749.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1617.328 ; gain = 759.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.504 ; gain = 975.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.504 ; gain = 975.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.504 ; gain = 975.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.504 ; gain = 975.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.504 ; gain = 975.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.504 ; gain = 975.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.504 ; gain = 975.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 1833.504 ; gain = 963.293
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 1833.504 ; gain = 975.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1833.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d2ba041e
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 1846.262 ; gain = 1219.207
INFO: [Common 17-1381] The checkpoint 'D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 21:05:53 2025...
[Tue Apr  1 21:05:57 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:05:07 . Memory (MB): peak = 675.359 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-04-01 21:05:57 +0300
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.093 . Memory (MB): peak = 914.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/case_1.xdc]
Finished Parsing XDC File [D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/case_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1063.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1063.227 ; gain = 387.867
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-04-01 21:06:07 +0300
INFO: HLS-REPORT: Running report: report_utilization -file ./report/case_1_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/case_1_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/case_1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1582.234 ; gain = 519.008
INFO: HLS-REPORT: Running report: report_power -file ./report/case_1_power_synth.rpt -xpe ./case_1_power.xpe
Command: report_power -file ./report/case_1_power_synth.rpt -xpe ./case_1_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/case_1_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/case_1_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/case_1_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 3.25%  | OK     |
#  | FD                                                        | 50%       | 0.53%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 2.73%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 2.73%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 18     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.84   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/report/case_1_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 4 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-04-01 21:06:31 +0300
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-04-01 21:06:31 +0300
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-04-01 21:06:31 +0300
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-04-01 21:06:31 +0300
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-04-01 21:06:31 +0300
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-04-01 21:06:31 +0300
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-04-01 21:06:31 +0300
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 1727 568 6 0 0 0 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 1727 AVAIL_FF 106400 FF 568 AVAIL_DSP 220 DSP 6 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/report/verilog/case_1_export.rpt


Implementation tool: Xilinx Vivado v.2024.2.1
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Tue Apr 01 21:06:32 +0300 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1727
FF:             568
DSP:              6
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.992
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-04-01 21:06:32 +0300
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1615.504 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Apr  1 21:06:33 2025] Launched impl_1...
Run output will be captured here: D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/runme.log
[Tue Apr  1 21:06:33 2025] Waiting for impl_1 to finish...

WARNING: D:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


WARNING: D:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Tue Apr  1 21:06:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 861.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 986.129 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1519.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2.1 (64-bit) build 5266912
open_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1519.188 ; gain = 1091.156
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1567.035 ; gain = 35.547

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1111edbc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1567.035 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1111edbc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1111edbc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1944.652 ; gain = 0.000
Phase 1 Initialization | Checksum: 1111edbc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1111edbc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1111edbc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1944.652 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1111edbc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1075a25f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 1944.652 ; gain = 0.000
Retarget | Checksum: 1075a25f7
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: a4111997

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.363 . Memory (MB): peak = 1944.652 ; gain = 0.000
Constant propagation | Checksum: a4111997
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1944.652 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1944.652 ; gain = 0.000
Phase 5 Sweep | Checksum: d5edc0a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.464 . Memory (MB): peak = 1944.652 ; gain = 0.000
Sweep | Checksum: d5edc0a9
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: d5edc0a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.612 . Memory (MB): peak = 1944.652 ; gain = 0.000
BUFG optimization | Checksum: d5edc0a9
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: d5edc0a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.620 . Memory (MB): peak = 1944.652 ; gain = 0.000
Shift Register Optimization | Checksum: d5edc0a9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: d5edc0a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.644 . Memory (MB): peak = 1944.652 ; gain = 0.000
Post Processing Netlist | Checksum: d5edc0a9
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: b3472fc8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.987 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1944.652 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: b3472fc8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1944.652 ; gain = 0.000
Phase 9 Finalization | Checksum: b3472fc8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1944.652 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b3472fc8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1944.652 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b3472fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1944.652 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b3472fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1944.652 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1944.652 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: b3472fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1944.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1944.652 ; gain = 416.098
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1944.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1944.652 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8063c2a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1944.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2dac8ebb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.614 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b1a4f5a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b1a4f5a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1944.652 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: b1a4f5a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 103c0a0c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f15bf608

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f15bf608

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1cf14471d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1cf14471d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 96 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 38 nets or LUTs. Breaked 0 LUT, combined 38 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1944.652 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             38  |                    38  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             38  |                    38  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 123879d71

Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 1944.652 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 15c08354a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 1944.652 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15c08354a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 89dcc575

Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a651139b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d758ec3e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fde70fad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1de6a0f0e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ea33588c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c1cdb3fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1944.652 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c1cdb3fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1944.652 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c013fad2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.807 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1129d6f92

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1956.078 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b13693c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1956.078 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c013fad2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1956.078 ; gain = 11.426

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.807. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 242cc44ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1956.078 ; gain = 11.426

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1956.078 ; gain = 11.426
Phase 4.1 Post Commit Optimization | Checksum: 242cc44ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1956.078 ; gain = 11.426

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 242cc44ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1956.078 ; gain = 11.426

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 242cc44ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1956.078 ; gain = 11.426
Phase 4.3 Placer Reporting | Checksum: 242cc44ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1956.078 ; gain = 11.426

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1956.078 ; gain = 0.000

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1956.078 ; gain = 11.426
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a12db32f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1956.078 ; gain = 11.426
Ending Placer Task | Checksum: 1dcb494d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1956.078 ; gain = 11.426
69 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1956.078 ; gain = 11.426
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1956.078 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1956.078 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1959.320 ; gain = 0.027
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.478 . Memory (MB): peak = 1961.270 ; gain = 1.977
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1961.270 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1961.270 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1961.270 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1961.270 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.726 . Memory (MB): peak = 1961.270 ; gain = 1.977
INFO: [Common 17-1381] The checkpoint 'D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1961.270 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.807 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1975.574 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.537 . Memory (MB): peak = 1977.469 ; gain = 1.895
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1977.469 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1977.469 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1977.469 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1977.469 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 1977.469 ; gain = 1.895
INFO: [Common 17-1381] The checkpoint 'D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ca608573 ConstDB: 0 ShapeSum: fc5a9c70 RouteDB: 15f972f0
WARNING: [Route 35-198] Port "in_data_9[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_13[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_13[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_12[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_12[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_12[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_12[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_13[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_13[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_12[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_12[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_12[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_12[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_12[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_12[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_12[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_12[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_data_13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_13[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_13[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_12[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_12[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_13[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_13[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_12[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_12[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_20[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_20[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_20[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_20[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_20[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_20[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_20[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_20[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_20[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_20[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_20[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_20[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_20[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_20[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_15[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_15[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_15[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_15[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_15[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_15[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_19[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_19[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_19[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_19[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_19[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_19[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_11[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_11[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_11[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_11[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_7[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_7[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_11[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_11[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_11[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_11[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 19e5de18 | NumContArr: 426ecb70 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1e1a69ec2

Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 2087.742 ; gain = 110.273

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e1a69ec2

Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 2087.742 ; gain = 110.273

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e1a69ec2

Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 2087.742 ; gain = 110.273
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dc88b3b5

Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 2092.805 ; gain = 115.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.921  | TNS=0.000  | WHS=0.155  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2004
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2004
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e317ccef

Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 2110.570 ; gain = 133.102

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e317ccef

Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 2110.570 ; gain = 133.102

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 14dffbc0a

Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 2110.570 ; gain = 133.102
Phase 4 Initial Routing | Checksum: 14dffbc0a

Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 2110.570 ; gain = 133.102

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.619  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1bb2d3b8b

Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2110.570 ; gain = 133.102
Phase 5 Rip-up And Reroute | Checksum: 1bb2d3b8b

Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2110.570 ; gain = 133.102

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1bb2d3b8b

Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2110.570 ; gain = 133.102

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1bb2d3b8b

Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2110.570 ; gain = 133.102
Phase 6 Delay and Skew Optimization | Checksum: 1bb2d3b8b

Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2110.570 ; gain = 133.102

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.619  | TNS=0.000  | WHS=0.160  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 19bd8feb7

Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2110.570 ; gain = 133.102
Phase 7 Post Hold Fix | Checksum: 19bd8feb7

Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2110.570 ; gain = 133.102

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.283577 %
  Global Horizontal Routing Utilization  = 0.36283 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 19bd8feb7

Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2110.570 ; gain = 133.102

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19bd8feb7

Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2110.570 ; gain = 133.102

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 201aa27d4

Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 2110.570 ; gain = 133.102

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 201aa27d4

Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 2110.570 ; gain = 133.102

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.619  | TNS=0.000  | WHS=0.160  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 201aa27d4

Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 2110.570 ; gain = 133.102
Total Elapsed time in route_design: 84.858 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1d7b08ac3

Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 2110.570 ; gain = 133.102
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1d7b08ac3

Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 2110.570 ; gain = 133.102

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 2110.570 ; gain = 133.102
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2149.895 ; gain = 39.324
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2178.043 ; gain = 28.148
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2184.973 ; gain = 74.402
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2184.973 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.704 . Memory (MB): peak = 2184.973 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2184.973 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2184.973 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2184.973 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2184.973 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.833 . Memory (MB): peak = 2184.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 21:10:42 2025...
[Tue Apr  1 21:10:47 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:04:14 . Memory (MB): peak = 1620.340 ; gain = 0.000
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-04-01 21:10:47 +0300
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1624.852 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1714.277 ; gain = 1.129
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1811.281 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1811.281 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 1811.281 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1811.281 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1811.281 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 1811.281 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 1811.281 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1811.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-04-01 21:10:52 +0300
INFO: HLS-REPORT: Running report: report_utilization -file ./report/case_1_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/case_1_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/case_1_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_power -file ./report/case_1_power_routed.rpt -xpe ./case_1_power.xpe
Command: report_power -file ./report/case_1_power_routed.rpt -xpe ./case_1_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_route_status -file ./report/case_1_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/case_1_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/case_1_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/case_1_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 3.17%  | OK     |
#  | FD                                                        | 50%       | 0.53%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 2.73%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 2.73%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 18     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.85   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/report/case_1_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 7 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-04-01 21:11:02 +0300
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-04-01 21:11:02 +0300
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-04-01 21:11:02 +0300
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-04-01 21:11:02 +0300
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-04-01 21:11:02 +0300
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-04-01 21:11:02 +0300
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-04-01 21:11:02 +0300
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 557 1687 568 6 0 0 0 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 557 AVAIL_LUT 53200 LUT 1687 AVAIL_FF 106400 FF 568 AVAIL_DSP 220 DSP 6 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated D:/Gen/project2/gen_cases/case_1/project_tmp/solution_tmp/impl/report/verilog/case_1_export.rpt


Implementation tool: Xilinx Vivado v.2024.2.1
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Tue Apr 01 21:11:03 +0300 2025

#=== Post-Implementation Resource usage ===
SLICE:          557
LUT:           1687
FF:             568
DSP:              6
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.992
CP achieved post-implementation: 8.380
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2025-04-01 21:11:03 +0300
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=1.620241, worst hold slack (WHS)=0.160416, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-04-01 21:11:03 +0300
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 21:11:03 2025...
INFO: [HLS 200-802] Generated output file project_tmp/solution_tmp/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:11:42; Allocated memory: 8.434 MB.
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 2 seconds. Total elapsed time: 749.375 seconds; peak allocated memory: 332.930 MB.
