
---------- Begin Simulation Statistics ----------
final_tick                                   38975000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187650                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655968                       # Number of bytes of host memory used
host_op_rate                                   216975                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              498201579                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       14653                       # Number of instructions simulated
sim_ops                                         16971                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000039                       # Number of seconds simulated
sim_ticks                                    38975000                       # Number of ticks simulated
system.cpu.committedInsts                       14653                       # Number of instructions committed
system.cpu.committedOps                         16971                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.319730                       # CPI: cycles per instruction
system.cpu.discardedOps                          2055                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           52807                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.187979                       # IPC: instructions per cycle
system.cpu.numCycles                            77950                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   11602     68.36%     68.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                     73      0.43%     68.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.12%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2634     15.52%     84.44% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2641     15.56%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    16971                       # Class of committed instruction
system.cpu.tickCycles                           25143                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    4516                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2944                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               637                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2010                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1084                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             53.930348                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     396                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             259                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 78                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              181                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           70                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         5093                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5093                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5114                       # number of overall hits
system.cpu.dcache.overall_hits::total            5114                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          224                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            224                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          231                       # number of overall misses
system.cpu.dcache.overall_misses::total           231                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13746000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13746000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13746000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13746000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5317                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5317                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5345                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5345                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042129                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042129                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043218                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043218                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61366.071429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61366.071429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59506.493506                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59506.493506                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          177                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          177                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10391000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10391000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10727000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10727000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032161                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032161                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033115                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033115                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60766.081871                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60766.081871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60604.519774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60604.519774                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2689                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2689                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6538500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6538500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037925                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037925                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61683.962264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61683.962264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.036494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61343.137255                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61343.137255                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2404                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2404                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7207500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7207500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.046788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61080.508475                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61080.508475                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4134000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4134000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59913.043478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59913.043478                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       336000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       336000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.214286                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        56000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        56000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     38975000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           107.950945                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5367                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               177                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.322034                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   107.950945                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.105421                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.105421                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             11019                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            11019                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     38975000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     38975000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     38975000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               13107                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               3047                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1886                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         5158                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5158                       # number of overall hits
system.cpu.icache.overall_hits::total            5158                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          461                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            461                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          461                       # number of overall misses
system.cpu.icache.overall_misses::total           461                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23888000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23888000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23888000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23888000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5619                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5619                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5619                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5619                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.082043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.082043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082043                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51817.787419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51817.787419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51817.787419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51817.787419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          141                       # number of writebacks
system.cpu.icache.writebacks::total               141                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          461                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          461                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23427000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23427000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.082043                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.082043                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.082043                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.082043                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50817.787419                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50817.787419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50817.787419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50817.787419                       # average overall mshr miss latency
system.cpu.icache.replacements                    141                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5158                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5158                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          461                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           461                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23888000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23888000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.082043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51817.787419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51817.787419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23427000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23427000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.082043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.082043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50817.787419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50817.787419                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     38975000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           191.196129                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5619                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               461                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.188720                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   191.196129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.373430                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.373430                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             11699                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            11699                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     38975000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     38975000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     38975000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     38975000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                    14653                       # Number of Instructions committed
system.cpu.thread_0.numOps                      16971                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        90.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000032948750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1285                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 60                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         638                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        137                       # Number of write requests accepted
system.mem_ctrls.readBursts                       638                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      137                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     63                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    47                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   638                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     137.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     79.876154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    181.178549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   40832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1047.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    224.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      38916500                       # Total gap between requests
system.mem_ctrls.avgGap                      50214.84                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        11264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         4096                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 655189223.861449718475                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 289005772.931366264820                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 105093008.338678643107                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          461                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          177                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          137                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst      9414750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      5107500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks    353094000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     20422.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28855.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2577328.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        11328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         40832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          461                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          177                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            638                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    756998076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    290647851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1047645927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    756998076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    756998076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    756998076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    290647851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1047645927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  575                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  64                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           57                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           37                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           53                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           27                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           69                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 3741000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2875000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           14522250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6506.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25256.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 462                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 53                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   329.806452                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   217.411819                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   304.268326                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           30     24.19%     24.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           35     28.23%     52.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           22     17.74%     70.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            7      5.65%     75.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            6      4.84%     80.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            6      4.84%     85.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            5      4.03%     89.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.81%     90.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           12      9.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 36800                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               4096                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              944.194997                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              105.093008                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     38975000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          349860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          185955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1970640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     15189930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      2257920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      23178885                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   594.711610                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      5727000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1070000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     32178000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          535500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2134860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        182700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     15811230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      1734720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      23756835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   609.540346                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      4365250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1070000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     33539750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     38975000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                569                       # Transaction distribution
system.membus.trans_dist::WritebackClean          141                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                69                       # Transaction distribution
system.membus.trans_dist::ReadExResp               69                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            461                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           108                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1063                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          355                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1418                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        38528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        11328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   49856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               638                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.040752                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.197871                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     612     95.92%     95.92% # Request fanout histogram
system.membus.snoop_fanout::1                      26      4.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 638                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     38975000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1443500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2429250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy             949750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
