
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003170  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08003280  08003280  00013280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080032a0  080032a0  00020040  2**0
                  CONTENTS
  4 .ARM          00000000  080032a0  080032a0  00020040  2**0
                  CONTENTS
  5 .preinit_array 00000000  080032a0  080032a0  00020040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080032a0  080032a0  000132a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080032a4  080032a4  000132a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000040  20000000  080032a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000040  080032e8  00020040  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000f4  080032e8  000200f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008ee8  00000000  00000000  00020069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d08  00000000  00000000  00028f51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  0002ac60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000980  00000000  00000000  0002b708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017439  00000000  00000000  0002c088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d45c  00000000  00000000  000434c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082386  00000000  00000000  0005091d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d2ca3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a34  00000000  00000000  000d2cf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000040 	.word	0x20000040
 800012c:	00000000 	.word	0x00000000
 8000130:	08003268 	.word	0x08003268

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000044 	.word	0x20000044
 800014c:	08003268 	.word	0x08003268

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <display7SEG1>:
#include "display7SEG.h"

uint8_t segmentArray[10] = {0x3f, 0x06, 0x5b, 0x4f, 0x66, 0x6d, 0x7d, 0x07, 0x7f, 0x6F}; //From 0 to 9
int state7SEG = 1;

void display7SEG1(int8_t counter) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	71fb      	strb	r3, [r7, #7]
	if (counter<0 || counter>9) return;
 8000946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094a:	2b00      	cmp	r3, #0
 800094c:	db25      	blt.n	800099a <display7SEG1+0x5e>
 800094e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000952:	2b09      	cmp	r3, #9
 8000954:	dc21      	bgt.n	800099a <display7SEG1+0x5e>
	for (int i=0; i<7; i++) {
 8000956:	2300      	movs	r3, #0
 8000958:	60fb      	str	r3, [r7, #12]
 800095a:	e01a      	b.n	8000992 <display7SEG1+0x56>
		HAL_GPIO_WritePin(s0_GPIO_Port, s0_Pin << i, !((segmentArray[counter]>>i)&0x1));
 800095c:	2201      	movs	r2, #1
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	fa02 f303 	lsl.w	r3, r2, r3
 8000964:	b299      	uxth	r1, r3
 8000966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096a:	4a0e      	ldr	r2, [pc, #56]	; (80009a4 <display7SEG1+0x68>)
 800096c:	5cd3      	ldrb	r3, [r2, r3]
 800096e:	461a      	mov	r2, r3
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	fa42 f303 	asr.w	r3, r2, r3
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	2b00      	cmp	r3, #0
 800097c:	bf0c      	ite	eq
 800097e:	2301      	moveq	r3, #1
 8000980:	2300      	movne	r3, #0
 8000982:	b2db      	uxtb	r3, r3
 8000984:	461a      	mov	r2, r3
 8000986:	4808      	ldr	r0, [pc, #32]	; (80009a8 <display7SEG1+0x6c>)
 8000988:	f001 fc45 	bl	8002216 <HAL_GPIO_WritePin>
	for (int i=0; i<7; i++) {
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	3301      	adds	r3, #1
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	2b06      	cmp	r3, #6
 8000996:	dde1      	ble.n	800095c <display7SEG1+0x20>
 8000998:	e000      	b.n	800099c <display7SEG1+0x60>
	if (counter<0 || counter>9) return;
 800099a:	bf00      	nop
	}
}
 800099c:	3710      	adds	r7, #16
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	20000000 	.word	0x20000000
 80009a8:	40010c00 	.word	0x40010c00

080009ac <display7SEG2>:

void display7SEG2(int8_t counter) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	4603      	mov	r3, r0
 80009b4:	71fb      	strb	r3, [r7, #7]
	if (counter<0 || counter>9) return;
 80009b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	db25      	blt.n	8000a0a <display7SEG2+0x5e>
 80009be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c2:	2b09      	cmp	r3, #9
 80009c4:	dc21      	bgt.n	8000a0a <display7SEG2+0x5e>
	for (int i=0; i<7; i++) {
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	e01a      	b.n	8000a02 <display7SEG2+0x56>
		HAL_GPIO_WritePin(s7_GPIO_Port, s7_Pin << i, !((segmentArray[counter]>>i)&0x1));
 80009cc:	2280      	movs	r2, #128	; 0x80
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	fa02 f303 	lsl.w	r3, r2, r3
 80009d4:	b299      	uxth	r1, r3
 80009d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009da:	4a0e      	ldr	r2, [pc, #56]	; (8000a14 <display7SEG2+0x68>)
 80009dc:	5cd3      	ldrb	r3, [r2, r3]
 80009de:	461a      	mov	r2, r3
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	fa42 f303 	asr.w	r3, r2, r3
 80009e6:	f003 0301 	and.w	r3, r3, #1
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	bf0c      	ite	eq
 80009ee:	2301      	moveq	r3, #1
 80009f0:	2300      	movne	r3, #0
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	461a      	mov	r2, r3
 80009f6:	4808      	ldr	r0, [pc, #32]	; (8000a18 <display7SEG2+0x6c>)
 80009f8:	f001 fc0d 	bl	8002216 <HAL_GPIO_WritePin>
	for (int i=0; i<7; i++) {
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	3301      	adds	r3, #1
 8000a00:	60fb      	str	r3, [r7, #12]
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	2b06      	cmp	r3, #6
 8000a06:	dde1      	ble.n	80009cc <display7SEG2+0x20>
 8000a08:	e000      	b.n	8000a0c <display7SEG2+0x60>
	if (counter<0 || counter>9) return;
 8000a0a:	bf00      	nop
	}
}
 8000a0c:	3710      	adds	r7, #16
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	20000000 	.word	0x20000000
 8000a18:	40010c00 	.word	0x40010c00

08000a1c <scan7SEG>:

void scan7SEG(int counter1, int counter2) {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b086      	sub	sp, #24
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
 8000a24:	6039      	str	r1, [r7, #0]
	int count1 = counter1%10;
 8000a26:	687a      	ldr	r2, [r7, #4]
 8000a28:	4b34      	ldr	r3, [pc, #208]	; (8000afc <scan7SEG+0xe0>)
 8000a2a:	fb83 1302 	smull	r1, r3, r3, r2
 8000a2e:	1099      	asrs	r1, r3, #2
 8000a30:	17d3      	asrs	r3, r2, #31
 8000a32:	1ac9      	subs	r1, r1, r3
 8000a34:	460b      	mov	r3, r1
 8000a36:	009b      	lsls	r3, r3, #2
 8000a38:	440b      	add	r3, r1
 8000a3a:	005b      	lsls	r3, r3, #1
 8000a3c:	1ad3      	subs	r3, r2, r3
 8000a3e:	617b      	str	r3, [r7, #20]
	int count2 = (counter1-count1)/10;
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	1ad3      	subs	r3, r2, r3
 8000a46:	4a2d      	ldr	r2, [pc, #180]	; (8000afc <scan7SEG+0xe0>)
 8000a48:	fb82 1203 	smull	r1, r2, r2, r3
 8000a4c:	1092      	asrs	r2, r2, #2
 8000a4e:	17db      	asrs	r3, r3, #31
 8000a50:	1ad3      	subs	r3, r2, r3
 8000a52:	613b      	str	r3, [r7, #16]

	int count3 = counter2%10;
 8000a54:	683a      	ldr	r2, [r7, #0]
 8000a56:	4b29      	ldr	r3, [pc, #164]	; (8000afc <scan7SEG+0xe0>)
 8000a58:	fb83 1302 	smull	r1, r3, r3, r2
 8000a5c:	1099      	asrs	r1, r3, #2
 8000a5e:	17d3      	asrs	r3, r2, #31
 8000a60:	1ac9      	subs	r1, r1, r3
 8000a62:	460b      	mov	r3, r1
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	440b      	add	r3, r1
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	1ad3      	subs	r3, r2, r3
 8000a6c:	60fb      	str	r3, [r7, #12]
	int count4 = (counter2-count3)/10;
 8000a6e:	683a      	ldr	r2, [r7, #0]
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	1ad3      	subs	r3, r2, r3
 8000a74:	4a21      	ldr	r2, [pc, #132]	; (8000afc <scan7SEG+0xe0>)
 8000a76:	fb82 1203 	smull	r1, r2, r2, r3
 8000a7a:	1092      	asrs	r2, r2, #2
 8000a7c:	17db      	asrs	r3, r3, #31
 8000a7e:	1ad3      	subs	r3, r2, r3
 8000a80:	60bb      	str	r3, [r7, #8]
	switch (state7SEG) {
 8000a82:	4b1f      	ldr	r3, [pc, #124]	; (8000b00 <scan7SEG+0xe4>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d002      	beq.n	8000a90 <scan7SEG+0x74>
 8000a8a:	2b02      	cmp	r3, #2
 8000a8c:	d019      	beq.n	8000ac2 <scan7SEG+0xa6>
			display7SEG1(count2);
			display7SEG2(count4);
			state7SEG = 1;
			break;
		default:
			break;
 8000a8e:	e031      	b.n	8000af4 <scan7SEG+0xd8>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000a90:	2200      	movs	r2, #0
 8000a92:	2180      	movs	r1, #128	; 0x80
 8000a94:	481b      	ldr	r0, [pc, #108]	; (8000b04 <scan7SEG+0xe8>)
 8000a96:	f001 fbbe 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa0:	4818      	ldr	r0, [pc, #96]	; (8000b04 <scan7SEG+0xe8>)
 8000aa2:	f001 fbb8 	bl	8002216 <HAL_GPIO_WritePin>
			display7SEG1(count1);
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	b25b      	sxtb	r3, r3
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff ff46 	bl	800093c <display7SEG1>
			display7SEG2(count3);
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	b25b      	sxtb	r3, r3
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f7ff ff79 	bl	80009ac <display7SEG2>
			state7SEG = 2;
 8000aba:	4b11      	ldr	r3, [pc, #68]	; (8000b00 <scan7SEG+0xe4>)
 8000abc:	2202      	movs	r2, #2
 8000abe:	601a      	str	r2, [r3, #0]
			break;
 8000ac0:	e018      	b.n	8000af4 <scan7SEG+0xd8>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	2180      	movs	r1, #128	; 0x80
 8000ac6:	480f      	ldr	r0, [pc, #60]	; (8000b04 <scan7SEG+0xe8>)
 8000ac8:	f001 fba5 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ad2:	480c      	ldr	r0, [pc, #48]	; (8000b04 <scan7SEG+0xe8>)
 8000ad4:	f001 fb9f 	bl	8002216 <HAL_GPIO_WritePin>
			display7SEG1(count2);
 8000ad8:	693b      	ldr	r3, [r7, #16]
 8000ada:	b25b      	sxtb	r3, r3
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff ff2d 	bl	800093c <display7SEG1>
			display7SEG2(count4);
 8000ae2:	68bb      	ldr	r3, [r7, #8]
 8000ae4:	b25b      	sxtb	r3, r3
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f7ff ff60 	bl	80009ac <display7SEG2>
			state7SEG = 1;
 8000aec:	4b04      	ldr	r3, [pc, #16]	; (8000b00 <scan7SEG+0xe4>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	601a      	str	r2, [r3, #0]
			break;
 8000af2:	bf00      	nop
	}
}
 8000af4:	bf00      	nop
 8000af6:	3718      	adds	r7, #24
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	66666667 	.word	0x66666667
 8000b00:	2000000c 	.word	0x2000000c
 8000b04:	40010800 	.word	0x40010800

08000b08 <fsm_7SEG>:

#include "fsm_7SEG.h"

//int oneSec = 0;

void fsm_7SEG() {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
	switch (mode) {
 8000b0c:	4b19      	ldr	r3, [pc, #100]	; (8000b74 <fsm_7SEG+0x6c>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d005      	beq.n	8000b20 <fsm_7SEG+0x18>
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	dd25      	ble.n	8000b64 <fsm_7SEG+0x5c>
 8000b18:	3b02      	subs	r3, #2
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	d822      	bhi.n	8000b64 <fsm_7SEG+0x5c>
 8000b1e:	e010      	b.n	8000b42 <fsm_7SEG+0x3a>
		case 1:
			if (timer2_flag == 1) {
 8000b20:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <fsm_7SEG+0x70>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2b01      	cmp	r3, #1
 8000b26:	d11f      	bne.n	8000b68 <fsm_7SEG+0x60>
				scan7SEG(counter1, counter2);
 8000b28:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <fsm_7SEG+0x74>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a14      	ldr	r2, [pc, #80]	; (8000b80 <fsm_7SEG+0x78>)
 8000b2e:	6812      	ldr	r2, [r2, #0]
 8000b30:	4611      	mov	r1, r2
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff ff72 	bl	8000a1c <scan7SEG>
				setTimer2(500);
 8000b38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b3c:	f000 fe64 	bl	8001808 <setTimer2>
			}
			break;
 8000b40:	e012      	b.n	8000b68 <fsm_7SEG+0x60>
		case 2:
		case 3:
		case 4:
			if (timer2_flag == 1) {
 8000b42:	4b0d      	ldr	r3, [pc, #52]	; (8000b78 <fsm_7SEG+0x70>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d110      	bne.n	8000b6c <fsm_7SEG+0x64>
				scan7SEG(tmp, mode);
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	; (8000b84 <fsm_7SEG+0x7c>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a09      	ldr	r2, [pc, #36]	; (8000b74 <fsm_7SEG+0x6c>)
 8000b50:	6812      	ldr	r2, [r2, #0]
 8000b52:	4611      	mov	r1, r2
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff ff61 	bl	8000a1c <scan7SEG>
				setTimer2(500);
 8000b5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b5e:	f000 fe53 	bl	8001808 <setTimer2>
			}
			break;
 8000b62:	e003      	b.n	8000b6c <fsm_7SEG+0x64>
		default:
			break;
 8000b64:	bf00      	nop
 8000b66:	e002      	b.n	8000b6e <fsm_7SEG+0x66>
			break;
 8000b68:	bf00      	nop
 8000b6a:	e000      	b.n	8000b6e <fsm_7SEG+0x66>
			break;
 8000b6c:	bf00      	nop
	}
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000014 	.word	0x20000014
 8000b78:	200000e0 	.word	0x200000e0
 8000b7c:	20000028 	.word	0x20000028
 8000b80:	2000002c 	.word	0x2000002c
 8000b84:	20000030 	.word	0x20000030

08000b88 <fsm_automatic_run1>:
		default:
			break;
	}
}

void fsm_automatic_run1() {
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
	switch (status) {
 8000b8c:	4b7c      	ldr	r3, [pc, #496]	; (8000d80 <fsm_automatic_run1+0x1f8>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	3b01      	subs	r3, #1
 8000b92:	2b07      	cmp	r3, #7
 8000b94:	f200 80e8 	bhi.w	8000d68 <fsm_automatic_run1+0x1e0>
 8000b98:	a201      	add	r2, pc, #4	; (adr r2, 8000ba0 <fsm_automatic_run1+0x18>)
 8000b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b9e:	bf00      	nop
 8000ba0:	08000bc1 	.word	0x08000bc1
 8000ba4:	08000d69 	.word	0x08000d69
 8000ba8:	08000d69 	.word	0x08000d69
 8000bac:	08000d69 	.word	0x08000d69
 8000bb0:	08000bed 	.word	0x08000bed
 8000bb4:	08000c4b 	.word	0x08000c4b
 8000bb8:	08000cad 	.word	0x08000cad
 8000bbc:	08000d09 	.word	0x08000d09
		case INIT:
			setTimer1(1000);
 8000bc0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bc4:	f000 fe06 	bl	80017d4 <setTimer1>
			status = RED_GREEN;
 8000bc8:	4b6d      	ldr	r3, [pc, #436]	; (8000d80 <fsm_automatic_run1+0x1f8>)
 8000bca:	2205      	movs	r2, #5
 8000bcc:	601a      	str	r2, [r3, #0]
			counter1 = redDuration;
 8000bce:	4b6d      	ldr	r3, [pc, #436]	; (8000d84 <fsm_automatic_run1+0x1fc>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a6d      	ldr	r2, [pc, #436]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000bd4:	6013      	str	r3, [r2, #0]
			counter2 = greenDuration;
 8000bd6:	4b6d      	ldr	r3, [pc, #436]	; (8000d8c <fsm_automatic_run1+0x204>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a6d      	ldr	r2, [pc, #436]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000bdc:	6013      	str	r3, [r2, #0]
			setColor1(AUTO_RED);
 8000bde:	2002      	movs	r0, #2
 8000be0:	f000 ff1a 	bl	8001a18 <setColor1>
			setColor2(AUTO_GREEN);
 8000be4:	2003      	movs	r0, #3
 8000be6:	f000 ff5f 	bl	8001aa8 <setColor2>
			break;
 8000bea:	e0c6      	b.n	8000d7a <fsm_automatic_run1+0x1f2>
		case RED_GREEN:
			if (timer1_flag == 1) {
 8000bec:	4b69      	ldr	r3, [pc, #420]	; (8000d94 <fsm_automatic_run1+0x20c>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	f040 80bb 	bne.w	8000d6c <fsm_automatic_run1+0x1e4>
				if (counter2 == 1) {
 8000bf6:	4b66      	ldr	r3, [pc, #408]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d116      	bne.n	8000c2c <fsm_automatic_run1+0xa4>
					status = RED_YELLOW;
 8000bfe:	4b60      	ldr	r3, [pc, #384]	; (8000d80 <fsm_automatic_run1+0x1f8>)
 8000c00:	2206      	movs	r2, #6
 8000c02:	601a      	str	r2, [r3, #0]
					counter1--;
 8000c04:	4b60      	ldr	r3, [pc, #384]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	3b01      	subs	r3, #1
 8000c0a:	4a5f      	ldr	r2, [pc, #380]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000c0c:	6013      	str	r3, [r2, #0]
					counter2 = yellowDuration;
 8000c0e:	4b62      	ldr	r3, [pc, #392]	; (8000d98 <fsm_automatic_run1+0x210>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a5f      	ldr	r2, [pc, #380]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000c14:	6013      	str	r3, [r2, #0]
					setColor2(AUTO_YELLOW);
 8000c16:	2004      	movs	r0, #4
 8000c18:	f000 ff46 	bl	8001aa8 <setColor2>
					timer1_flag = 0;
 8000c1c:	4b5d      	ldr	r3, [pc, #372]	; (8000d94 <fsm_automatic_run1+0x20c>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
					setTimer1(1000);
 8000c22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c26:	f000 fdd5 	bl	80017d4 <setTimer1>
					counter1--;
					counter2--;
					setTimer1(1000);
				}
			}
			break;
 8000c2a:	e09f      	b.n	8000d6c <fsm_automatic_run1+0x1e4>
					counter1--;
 8000c2c:	4b56      	ldr	r3, [pc, #344]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	3b01      	subs	r3, #1
 8000c32:	4a55      	ldr	r2, [pc, #340]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000c34:	6013      	str	r3, [r2, #0]
					counter2--;
 8000c36:	4b56      	ldr	r3, [pc, #344]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	3b01      	subs	r3, #1
 8000c3c:	4a54      	ldr	r2, [pc, #336]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000c3e:	6013      	str	r3, [r2, #0]
					setTimer1(1000);
 8000c40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c44:	f000 fdc6 	bl	80017d4 <setTimer1>
			break;
 8000c48:	e090      	b.n	8000d6c <fsm_automatic_run1+0x1e4>
		case RED_YELLOW:
			if (timer1_flag == 1) {
 8000c4a:	4b52      	ldr	r3, [pc, #328]	; (8000d94 <fsm_automatic_run1+0x20c>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	f040 808e 	bne.w	8000d70 <fsm_automatic_run1+0x1e8>
				if (counter1 == 1) {
 8000c54:	4b4c      	ldr	r3, [pc, #304]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d118      	bne.n	8000c8e <fsm_automatic_run1+0x106>
					status = GREEN_RED;
 8000c5c:	4b48      	ldr	r3, [pc, #288]	; (8000d80 <fsm_automatic_run1+0x1f8>)
 8000c5e:	2207      	movs	r2, #7
 8000c60:	601a      	str	r2, [r3, #0]
					counter1 = greenDuration;
 8000c62:	4b4a      	ldr	r3, [pc, #296]	; (8000d8c <fsm_automatic_run1+0x204>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a48      	ldr	r2, [pc, #288]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000c68:	6013      	str	r3, [r2, #0]
					counter2 = redDuration;
 8000c6a:	4b46      	ldr	r3, [pc, #280]	; (8000d84 <fsm_automatic_run1+0x1fc>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a48      	ldr	r2, [pc, #288]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000c70:	6013      	str	r3, [r2, #0]
					setColor1(AUTO_GREEN);
 8000c72:	2003      	movs	r0, #3
 8000c74:	f000 fed0 	bl	8001a18 <setColor1>
					setColor2(AUTO_RED);
 8000c78:	2002      	movs	r0, #2
 8000c7a:	f000 ff15 	bl	8001aa8 <setColor2>
					timer1_flag = 0;
 8000c7e:	4b45      	ldr	r3, [pc, #276]	; (8000d94 <fsm_automatic_run1+0x20c>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
					setTimer1(1000);
 8000c84:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c88:	f000 fda4 	bl	80017d4 <setTimer1>
					counter1--;
					counter2--;
					setTimer1(1000);
				}
			}
			break;
 8000c8c:	e070      	b.n	8000d70 <fsm_automatic_run1+0x1e8>
					counter1--;
 8000c8e:	4b3e      	ldr	r3, [pc, #248]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	4a3c      	ldr	r2, [pc, #240]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000c96:	6013      	str	r3, [r2, #0]
					counter2--;
 8000c98:	4b3d      	ldr	r3, [pc, #244]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	3b01      	subs	r3, #1
 8000c9e:	4a3c      	ldr	r2, [pc, #240]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000ca0:	6013      	str	r3, [r2, #0]
					setTimer1(1000);
 8000ca2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ca6:	f000 fd95 	bl	80017d4 <setTimer1>
			break;
 8000caa:	e061      	b.n	8000d70 <fsm_automatic_run1+0x1e8>
		case GREEN_RED:
			if (timer1_flag == 1) {
 8000cac:	4b39      	ldr	r3, [pc, #228]	; (8000d94 <fsm_automatic_run1+0x20c>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d15f      	bne.n	8000d74 <fsm_automatic_run1+0x1ec>
				if (counter1 == 1) {
 8000cb4:	4b34      	ldr	r3, [pc, #208]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d116      	bne.n	8000cea <fsm_automatic_run1+0x162>
					status = YELLOW_RED;
 8000cbc:	4b30      	ldr	r3, [pc, #192]	; (8000d80 <fsm_automatic_run1+0x1f8>)
 8000cbe:	2208      	movs	r2, #8
 8000cc0:	601a      	str	r2, [r3, #0]
					counter1 = yellowDuration;
 8000cc2:	4b35      	ldr	r3, [pc, #212]	; (8000d98 <fsm_automatic_run1+0x210>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a30      	ldr	r2, [pc, #192]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000cc8:	6013      	str	r3, [r2, #0]
					counter2--;
 8000cca:	4b31      	ldr	r3, [pc, #196]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	4a2f      	ldr	r2, [pc, #188]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000cd2:	6013      	str	r3, [r2, #0]
					setColor1(AUTO_YELLOW);
 8000cd4:	2004      	movs	r0, #4
 8000cd6:	f000 fe9f 	bl	8001a18 <setColor1>
					timer1_flag = 0;
 8000cda:	4b2e      	ldr	r3, [pc, #184]	; (8000d94 <fsm_automatic_run1+0x20c>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
					setTimer1(1000);
 8000ce0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ce4:	f000 fd76 	bl	80017d4 <setTimer1>
					counter1--;
					counter2--;
					setTimer1(1000);
				}
			}
			break;
 8000ce8:	e044      	b.n	8000d74 <fsm_automatic_run1+0x1ec>
					counter1--;
 8000cea:	4b27      	ldr	r3, [pc, #156]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	3b01      	subs	r3, #1
 8000cf0:	4a25      	ldr	r2, [pc, #148]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000cf2:	6013      	str	r3, [r2, #0]
					counter2--;
 8000cf4:	4b26      	ldr	r3, [pc, #152]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	3b01      	subs	r3, #1
 8000cfa:	4a25      	ldr	r2, [pc, #148]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000cfc:	6013      	str	r3, [r2, #0]
					setTimer1(1000);
 8000cfe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d02:	f000 fd67 	bl	80017d4 <setTimer1>
			break;
 8000d06:	e035      	b.n	8000d74 <fsm_automatic_run1+0x1ec>
		case YELLOW_RED:
			if (timer1_flag == 1) {
 8000d08:	4b22      	ldr	r3, [pc, #136]	; (8000d94 <fsm_automatic_run1+0x20c>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d133      	bne.n	8000d78 <fsm_automatic_run1+0x1f0>
				if (counter1 == 1) {
 8000d10:	4b1d      	ldr	r3, [pc, #116]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d118      	bne.n	8000d4a <fsm_automatic_run1+0x1c2>
					status = RED_GREEN;
 8000d18:	4b19      	ldr	r3, [pc, #100]	; (8000d80 <fsm_automatic_run1+0x1f8>)
 8000d1a:	2205      	movs	r2, #5
 8000d1c:	601a      	str	r2, [r3, #0]
					counter1 = redDuration;
 8000d1e:	4b19      	ldr	r3, [pc, #100]	; (8000d84 <fsm_automatic_run1+0x1fc>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a19      	ldr	r2, [pc, #100]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000d24:	6013      	str	r3, [r2, #0]
					counter2 = greenDuration;
 8000d26:	4b19      	ldr	r3, [pc, #100]	; (8000d8c <fsm_automatic_run1+0x204>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a19      	ldr	r2, [pc, #100]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000d2c:	6013      	str	r3, [r2, #0]
					setColor1(AUTO_RED);
 8000d2e:	2002      	movs	r0, #2
 8000d30:	f000 fe72 	bl	8001a18 <setColor1>
					setColor2(AUTO_GREEN);
 8000d34:	2003      	movs	r0, #3
 8000d36:	f000 feb7 	bl	8001aa8 <setColor2>
					timer1_flag = 0;
 8000d3a:	4b16      	ldr	r3, [pc, #88]	; (8000d94 <fsm_automatic_run1+0x20c>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
					setTimer1(1000);
 8000d40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d44:	f000 fd46 	bl	80017d4 <setTimer1>
					counter1--;
					counter2--;
					setTimer1(1000);
				}
			}
			break;
 8000d48:	e016      	b.n	8000d78 <fsm_automatic_run1+0x1f0>
					counter1--;
 8000d4a:	4b0f      	ldr	r3, [pc, #60]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	4a0d      	ldr	r2, [pc, #52]	; (8000d88 <fsm_automatic_run1+0x200>)
 8000d52:	6013      	str	r3, [r2, #0]
					counter2--;
 8000d54:	4b0e      	ldr	r3, [pc, #56]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	3b01      	subs	r3, #1
 8000d5a:	4a0d      	ldr	r2, [pc, #52]	; (8000d90 <fsm_automatic_run1+0x208>)
 8000d5c:	6013      	str	r3, [r2, #0]
					setTimer1(1000);
 8000d5e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d62:	f000 fd37 	bl	80017d4 <setTimer1>
			break;
 8000d66:	e007      	b.n	8000d78 <fsm_automatic_run1+0x1f0>
		default:
			break;
 8000d68:	bf00      	nop
 8000d6a:	e006      	b.n	8000d7a <fsm_automatic_run1+0x1f2>
			break;
 8000d6c:	bf00      	nop
 8000d6e:	e004      	b.n	8000d7a <fsm_automatic_run1+0x1f2>
			break;
 8000d70:	bf00      	nop
 8000d72:	e002      	b.n	8000d7a <fsm_automatic_run1+0x1f2>
			break;
 8000d74:	bf00      	nop
 8000d76:	e000      	b.n	8000d7a <fsm_automatic_run1+0x1f2>
			break;
 8000d78:	bf00      	nop
	}
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000010 	.word	0x20000010
 8000d84:	2000001c 	.word	0x2000001c
 8000d88:	20000028 	.word	0x20000028
 8000d8c:	20000024 	.word	0x20000024
 8000d90:	2000002c 	.word	0x2000002c
 8000d94:	200000d8 	.word	0x200000d8
 8000d98:	20000020 	.word	0x20000020

08000d9c <fsm_for_input_processing>:
#include "input_reading.h"

enum ButtonState{BUTTON_RELEASE, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND};
enum ButtonState buttonState = BUTTON_RELEASE;

void fsm_for_input_processing(void) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
	switch (buttonState) {
 8000da0:	4b1d      	ldr	r3, [pc, #116]	; (8000e18 <fsm_for_input_processing+0x7c>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	d024      	beq.n	8000df2 <fsm_for_input_processing+0x56>
 8000da8:	2b02      	cmp	r3, #2
 8000daa:	dc2c      	bgt.n	8000e06 <fsm_for_input_processing+0x6a>
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d002      	beq.n	8000db6 <fsm_for_input_processing+0x1a>
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d00a      	beq.n	8000dca <fsm_for_input_processing+0x2e>
				buttonState = BUTTON_RELEASE;
			}
			//todo
			break;
		default:
			break;
 8000db4:	e027      	b.n	8000e06 <fsm_for_input_processing+0x6a>
			if (is_button_pressed(0)) {
 8000db6:	2000      	movs	r0, #0
 8000db8:	f000 f8f2 	bl	8000fa0 <is_button_pressed>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d023      	beq.n	8000e0a <fsm_for_input_processing+0x6e>
				buttonState = BUTTON_PRESSED;
 8000dc2:	4b15      	ldr	r3, [pc, #84]	; (8000e18 <fsm_for_input_processing+0x7c>)
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	701a      	strb	r2, [r3, #0]
			break;
 8000dc8:	e01f      	b.n	8000e0a <fsm_for_input_processing+0x6e>
			if (!is_button_pressed(0)) {
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f000 f8e8 	bl	8000fa0 <is_button_pressed>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d103      	bne.n	8000dde <fsm_for_input_processing+0x42>
				buttonState = BUTTON_RELEASE;
 8000dd6:	4b10      	ldr	r3, [pc, #64]	; (8000e18 <fsm_for_input_processing+0x7c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	701a      	strb	r2, [r3, #0]
			break;
 8000ddc:	e017      	b.n	8000e0e <fsm_for_input_processing+0x72>
				if (is_button_pressed_1s(0)) {
 8000dde:	2000      	movs	r0, #0
 8000de0:	f000 f8f8 	bl	8000fd4 <is_button_pressed_1s>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d011      	beq.n	8000e0e <fsm_for_input_processing+0x72>
					buttonState = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000dea:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <fsm_for_input_processing+0x7c>)
 8000dec:	2202      	movs	r2, #2
 8000dee:	701a      	strb	r2, [r3, #0]
			break;
 8000df0:	e00d      	b.n	8000e0e <fsm_for_input_processing+0x72>
			if (!is_button_pressed(0)) {
 8000df2:	2000      	movs	r0, #0
 8000df4:	f000 f8d4 	bl	8000fa0 <is_button_pressed>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d109      	bne.n	8000e12 <fsm_for_input_processing+0x76>
				buttonState = BUTTON_RELEASE;
 8000dfe:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <fsm_for_input_processing+0x7c>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	701a      	strb	r2, [r3, #0]
			break;
 8000e04:	e005      	b.n	8000e12 <fsm_for_input_processing+0x76>
			break;
 8000e06:	bf00      	nop
 8000e08:	e004      	b.n	8000e14 <fsm_for_input_processing+0x78>
			break;
 8000e0a:	bf00      	nop
 8000e0c:	e002      	b.n	8000e14 <fsm_for_input_processing+0x78>
			break;
 8000e0e:	bf00      	nop
 8000e10:	e000      	b.n	8000e14 <fsm_for_input_processing+0x78>
			break;
 8000e12:	bf00      	nop
	}
}
 8000e14:	bf00      	nop
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	2000005c 	.word	0x2000005c

08000e1c <check_button_flag>:
static	GPIO_PinState debounceButtonBuffer3[NO_OF_BUTTONS];
static	uint8_t flagForButtonPress1s[NO_OF_BUTTONS];
static	uint16_t counterForButtonPress1s[NO_OF_BUTTONS];
int button_flag[NO_OF_BUTTONS];

int check_button_flag(int i) {
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
	if (button_flag[i] == 1) {
 8000e24:	4a09      	ldr	r2, [pc, #36]	; (8000e4c <check_button_flag+0x30>)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d106      	bne.n	8000e3e <check_button_flag+0x22>
		button_flag[i] = 0;
 8000e30:	4a06      	ldr	r2, [pc, #24]	; (8000e4c <check_button_flag+0x30>)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2100      	movs	r1, #0
 8000e36:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e000      	b.n	8000e40 <check_button_flag+0x24>
	}
	return 0;
 8000e3e:	2300      	movs	r3, #0
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bc80      	pop	{r7}
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	2000007c 	.word	0x2000007c

08000e50 <button_reading>:

void button_reading(void) {
 8000e50:	b590      	push	{r4, r7, lr}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
	for (char i=0; i<NO_OF_BUTTONS; i++) {
 8000e56:	2300      	movs	r3, #0
 8000e58:	71fb      	strb	r3, [r7, #7]
 8000e5a:	e087      	b.n	8000f6c <button_reading+0x11c>
		debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000e5c:	79fa      	ldrb	r2, [r7, #7]
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	4947      	ldr	r1, [pc, #284]	; (8000f80 <button_reading+0x130>)
 8000e62:	5c89      	ldrb	r1, [r1, r2]
 8000e64:	4a47      	ldr	r2, [pc, #284]	; (8000f84 <button_reading+0x134>)
 8000e66:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000e68:	79fa      	ldrb	r2, [r7, #7]
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	4946      	ldr	r1, [pc, #280]	; (8000f88 <button_reading+0x138>)
 8000e6e:	5c89      	ldrb	r1, [r1, r2]
 8000e70:	4a43      	ldr	r2, [pc, #268]	; (8000f80 <button_reading+0x130>)
 8000e72:	54d1      	strb	r1, [r2, r3]
		switch (i) {
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	2b02      	cmp	r3, #2
 8000e78:	d01c      	beq.n	8000eb4 <button_reading+0x64>
 8000e7a:	2b02      	cmp	r3, #2
 8000e7c:	dc25      	bgt.n	8000eca <button_reading+0x7a>
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d002      	beq.n	8000e88 <button_reading+0x38>
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d00b      	beq.n	8000e9e <button_reading+0x4e>
				break;
			case 2:
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
				break;
			default:
				break;
 8000e86:	e020      	b.n	8000eca <button_reading+0x7a>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 8000e88:	79fc      	ldrb	r4, [r7, #7]
 8000e8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e8e:	483f      	ldr	r0, [pc, #252]	; (8000f8c <button_reading+0x13c>)
 8000e90:	f001 f9aa 	bl	80021e8 <HAL_GPIO_ReadPin>
 8000e94:	4603      	mov	r3, r0
 8000e96:	461a      	mov	r2, r3
 8000e98:	4b3b      	ldr	r3, [pc, #236]	; (8000f88 <button_reading+0x138>)
 8000e9a:	551a      	strb	r2, [r3, r4]
				break;
 8000e9c:	e016      	b.n	8000ecc <button_reading+0x7c>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8000e9e:	79fc      	ldrb	r4, [r7, #7]
 8000ea0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ea4:	4839      	ldr	r0, [pc, #228]	; (8000f8c <button_reading+0x13c>)
 8000ea6:	f001 f99f 	bl	80021e8 <HAL_GPIO_ReadPin>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	461a      	mov	r2, r3
 8000eae:	4b36      	ldr	r3, [pc, #216]	; (8000f88 <button_reading+0x138>)
 8000eb0:	551a      	strb	r2, [r3, r4]
				break;
 8000eb2:	e00b      	b.n	8000ecc <button_reading+0x7c>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 8000eb4:	79fc      	ldrb	r4, [r7, #7]
 8000eb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eba:	4834      	ldr	r0, [pc, #208]	; (8000f8c <button_reading+0x13c>)
 8000ebc:	f001 f994 	bl	80021e8 <HAL_GPIO_ReadPin>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	4b30      	ldr	r3, [pc, #192]	; (8000f88 <button_reading+0x138>)
 8000ec6:	551a      	strb	r2, [r3, r4]
				break;
 8000ec8:	e000      	b.n	8000ecc <button_reading+0x7c>
				break;
 8000eca:	bf00      	nop
		}
		if ((debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) && (debounceButtonBuffer1[i] == debounceButtonBuffer3[i])) {
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	4a2e      	ldr	r2, [pc, #184]	; (8000f88 <button_reading+0x138>)
 8000ed0:	5cd2      	ldrb	r2, [r2, r3]
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	492a      	ldr	r1, [pc, #168]	; (8000f80 <button_reading+0x130>)
 8000ed6:	5ccb      	ldrb	r3, [r1, r3]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d11c      	bne.n	8000f16 <button_reading+0xc6>
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	4a2a      	ldr	r2, [pc, #168]	; (8000f88 <button_reading+0x138>)
 8000ee0:	5cd2      	ldrb	r2, [r2, r3]
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	4927      	ldr	r1, [pc, #156]	; (8000f84 <button_reading+0x134>)
 8000ee6:	5ccb      	ldrb	r3, [r1, r3]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d114      	bne.n	8000f16 <button_reading+0xc6>
			if (buttonBuffer[i] == BUTTON_IS_RELEASED && debounceButtonBuffer1[i] == BUTTON_IS_PRESSED) {
 8000eec:	79fb      	ldrb	r3, [r7, #7]
 8000eee:	4a28      	ldr	r2, [pc, #160]	; (8000f90 <button_reading+0x140>)
 8000ef0:	5cd3      	ldrb	r3, [r2, r3]
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d109      	bne.n	8000f0a <button_reading+0xba>
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	4a23      	ldr	r2, [pc, #140]	; (8000f88 <button_reading+0x138>)
 8000efa:	5cd3      	ldrb	r3, [r2, r3]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d104      	bne.n	8000f0a <button_reading+0xba>
				button_flag[i] = 1;
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	4a24      	ldr	r2, [pc, #144]	; (8000f94 <button_reading+0x144>)
 8000f04:	2101      	movs	r1, #1
 8000f06:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			}
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000f0a:	79fa      	ldrb	r2, [r7, #7]
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	491e      	ldr	r1, [pc, #120]	; (8000f88 <button_reading+0x138>)
 8000f10:	5c89      	ldrb	r1, [r1, r2]
 8000f12:	4a1f      	ldr	r2, [pc, #124]	; (8000f90 <button_reading+0x140>)
 8000f14:	54d1      	strb	r1, [r2, r3]
		}
		if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	4a1d      	ldr	r2, [pc, #116]	; (8000f90 <button_reading+0x140>)
 8000f1a:	5cd3      	ldrb	r3, [r2, r3]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d114      	bne.n	8000f4a <button_reading+0xfa>
			if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	4a1d      	ldr	r2, [pc, #116]	; (8000f98 <button_reading+0x148>)
 8000f24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f28:	2b63      	cmp	r3, #99	; 0x63
 8000f2a:	d809      	bhi.n	8000f40 <button_reading+0xf0>
				counterForButtonPress1s[i]++;
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	4a1a      	ldr	r2, [pc, #104]	; (8000f98 <button_reading+0x148>)
 8000f30:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000f34:	3201      	adds	r2, #1
 8000f36:	b291      	uxth	r1, r2
 8000f38:	4a17      	ldr	r2, [pc, #92]	; (8000f98 <button_reading+0x148>)
 8000f3a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000f3e:	e012      	b.n	8000f66 <button_reading+0x116>
			} else {
				flagForButtonPress1s[i] = 1;
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	4a16      	ldr	r2, [pc, #88]	; (8000f9c <button_reading+0x14c>)
 8000f44:	2101      	movs	r1, #1
 8000f46:	54d1      	strb	r1, [r2, r3]
 8000f48:	e00d      	b.n	8000f66 <button_reading+0x116>
			}
		} else {
			button_flag[i] = 0;
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	4a11      	ldr	r2, [pc, #68]	; (8000f94 <button_reading+0x144>)
 8000f4e:	2100      	movs	r1, #0
 8000f50:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			counterForButtonPress1s[i] = 0;
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	4a10      	ldr	r2, [pc, #64]	; (8000f98 <button_reading+0x148>)
 8000f58:	2100      	movs	r1, #0
 8000f5a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress1s[i] = 0;
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	4a0e      	ldr	r2, [pc, #56]	; (8000f9c <button_reading+0x14c>)
 8000f62:	2100      	movs	r1, #0
 8000f64:	54d1      	strb	r1, [r2, r3]
	for (char i=0; i<NO_OF_BUTTONS; i++) {
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	71fb      	strb	r3, [r7, #7]
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	f67f af74 	bls.w	8000e5c <button_reading+0xc>
		}
	}
}
 8000f74:	bf00      	nop
 8000f76:	bf00      	nop
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd90      	pop	{r4, r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000068 	.word	0x20000068
 8000f84:	2000006c 	.word	0x2000006c
 8000f88:	20000064 	.word	0x20000064
 8000f8c:	40010800 	.word	0x40010800
 8000f90:	20000060 	.word	0x20000060
 8000f94:	2000007c 	.word	0x2000007c
 8000f98:	20000074 	.word	0x20000074
 8000f9c:	20000070 	.word	0x20000070

08000fa0 <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index) {
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d901      	bls.n	8000fb4 <is_button_pressed+0x14>
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	e007      	b.n	8000fc4 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	4a06      	ldr	r2, [pc, #24]	; (8000fd0 <is_button_pressed+0x30>)
 8000fb8:	5cd3      	ldrb	r3, [r2, r3]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	bf0c      	ite	eq
 8000fbe:	2301      	moveq	r3, #1
 8000fc0:	2300      	movne	r3, #0
 8000fc2:	b2db      	uxtb	r3, r3
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bc80      	pop	{r7}
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	20000060 	.word	0x20000060

08000fd4 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index) {
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0xff;
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d901      	bls.n	8000fe8 <is_button_pressed_1s+0x14>
 8000fe4:	23ff      	movs	r3, #255	; 0xff
 8000fe6:	e007      	b.n	8000ff8 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	4a06      	ldr	r2, [pc, #24]	; (8001004 <is_button_pressed_1s+0x30>)
 8000fec:	5cd3      	ldrb	r3, [r2, r3]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	bf0c      	ite	eq
 8000ff2:	2301      	moveq	r3, #1
 8000ff4:	2300      	movne	r3, #0
 8000ff6:	b2db      	uxtb	r3, r3
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bc80      	pop	{r7}
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	20000070 	.word	0x20000070

08001008 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800100c:	f000 fe00 	bl	8001c10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001010:	f000 f82a 	bl	8001068 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001014:	f000 f8f0 	bl	80011f8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001018:	f000 f862 	bl	80010e0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800101c:	480f      	ldr	r0, [pc, #60]	; (800105c <main+0x54>)
 800101e:	f001 fd63 	bl	8002ae8 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer0(1000);
 8001022:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001026:	f000 fbbb 	bl	80017a0 <setTimer0>
  setTimer2(500);
 800102a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800102e:	f000 fbeb 	bl	8001808 <setTimer2>
  while (1)
  {
	  if (timer0_flag == 1) {
 8001032:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <main+0x58>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2b01      	cmp	r3, #1
 8001038:	d108      	bne.n	800104c <main+0x44>
		  HAL_GPIO_TogglePin(LED_TEST_GPIO_Port, LED_TEST_Pin);
 800103a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800103e:	4809      	ldr	r0, [pc, #36]	; (8001064 <main+0x5c>)
 8001040:	f001 f901 	bl	8002246 <HAL_GPIO_TogglePin>
		  setTimer0(1000);
 8001044:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001048:	f000 fbaa 	bl	80017a0 <setTimer0>
	  }
	  fsm_for_input_processing();
 800104c:	f7ff fea6 	bl	8000d9c <fsm_for_input_processing>
	  fsm_mode();
 8001050:	f000 f948 	bl	80012e4 <fsm_mode>
	  fsm_7SEG();
 8001054:	f7ff fd58 	bl	8000b08 <fsm_7SEG>
	  if (timer0_flag == 1) {
 8001058:	e7eb      	b.n	8001032 <main+0x2a>
 800105a:	bf00      	nop
 800105c:	20000088 	.word	0x20000088
 8001060:	200000d0 	.word	0x200000d0
 8001064:	40010c00 	.word	0x40010c00

08001068 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b090      	sub	sp, #64	; 0x40
 800106c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800106e:	f107 0318 	add.w	r3, r7, #24
 8001072:	2228      	movs	r2, #40	; 0x28
 8001074:	2100      	movs	r1, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f002 f8ee 	bl	8003258 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800107c:	1d3b      	adds	r3, r7, #4
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	605a      	str	r2, [r3, #4]
 8001084:	609a      	str	r2, [r3, #8]
 8001086:	60da      	str	r2, [r3, #12]
 8001088:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800108a:	2302      	movs	r3, #2
 800108c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800108e:	2301      	movs	r3, #1
 8001090:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001092:	2310      	movs	r3, #16
 8001094:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001096:	2300      	movs	r3, #0
 8001098:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109a:	f107 0318 	add.w	r3, r7, #24
 800109e:	4618      	mov	r0, r3
 80010a0:	f001 f8ea 	bl	8002278 <HAL_RCC_OscConfig>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <SystemClock_Config+0x46>
  {
    Error_Handler();
 80010aa:	f000 f915 	bl	80012d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ae:	230f      	movs	r3, #15
 80010b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010ba:	2300      	movs	r3, #0
 80010bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010c2:	1d3b      	adds	r3, r7, #4
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f001 fb58 	bl	800277c <HAL_RCC_ClockConfig>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010d2:	f000 f901 	bl	80012d8 <Error_Handler>
  }
}
 80010d6:	bf00      	nop
 80010d8:	3740      	adds	r7, #64	; 0x40
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
	...

080010e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010e0:	b5b0      	push	{r4, r5, r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010e6:	f107 0308 	add.w	r3, r7, #8
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]
 80010f0:	609a      	str	r2, [r3, #8]
 80010f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f4:	463b      	mov	r3, r7
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010fc:	4b3a      	ldr	r3, [pc, #232]	; (80011e8 <MX_TIM2_Init+0x108>)
 80010fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001102:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8001104:	4b38      	ldr	r3, [pc, #224]	; (80011e8 <MX_TIM2_Init+0x108>)
 8001106:	f240 321f 	movw	r2, #799	; 0x31f
 800110a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800110c:	4b36      	ldr	r3, [pc, #216]	; (80011e8 <MX_TIM2_Init+0x108>)
 800110e:	2200      	movs	r2, #0
 8001110:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8001112:	4b35      	ldr	r3, [pc, #212]	; (80011e8 <MX_TIM2_Init+0x108>)
 8001114:	2264      	movs	r2, #100	; 0x64
 8001116:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001118:	4b33      	ldr	r3, [pc, #204]	; (80011e8 <MX_TIM2_Init+0x108>)
 800111a:	2200      	movs	r2, #0
 800111c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800111e:	4b32      	ldr	r3, [pc, #200]	; (80011e8 <MX_TIM2_Init+0x108>)
 8001120:	2200      	movs	r2, #0
 8001122:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001124:	4830      	ldr	r0, [pc, #192]	; (80011e8 <MX_TIM2_Init+0x108>)
 8001126:	f001 fc8f 	bl	8002a48 <HAL_TIM_Base_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001130:	f000 f8d2 	bl	80012d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001134:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001138:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800113a:	f107 0308 	add.w	r3, r7, #8
 800113e:	4619      	mov	r1, r3
 8001140:	4829      	ldr	r0, [pc, #164]	; (80011e8 <MX_TIM2_Init+0x108>)
 8001142:	f001 fe25 	bl	8002d90 <HAL_TIM_ConfigClockSource>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800114c:	f000 f8c4 	bl	80012d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001150:	2300      	movs	r3, #0
 8001152:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001154:	2300      	movs	r3, #0
 8001156:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001158:	463b      	mov	r3, r7
 800115a:	4619      	mov	r1, r3
 800115c:	4822      	ldr	r0, [pc, #136]	; (80011e8 <MX_TIM2_Init+0x108>)
 800115e:	f001 ffed 	bl	800313c <HAL_TIMEx_MasterConfigSynchronization>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001168:	f000 f8b6 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  CYCLE = 1/((8e6/(htim2.Init.Prescaler + 1))/htim2.Init.Period)*1000;
 800116c:	4b1e      	ldr	r3, [pc, #120]	; (80011e8 <MX_TIM2_Init+0x108>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	3301      	adds	r3, #1
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff f92e 	bl	80003d4 <__aeabi_ui2d>
 8001178:	4602      	mov	r2, r0
 800117a:	460b      	mov	r3, r1
 800117c:	a118      	add	r1, pc, #96	; (adr r1, 80011e0 <MX_TIM2_Init+0x100>)
 800117e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001182:	f7ff facb 	bl	800071c <__aeabi_ddiv>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4614      	mov	r4, r2
 800118c:	461d      	mov	r5, r3
 800118e:	4b16      	ldr	r3, [pc, #88]	; (80011e8 <MX_TIM2_Init+0x108>)
 8001190:	68db      	ldr	r3, [r3, #12]
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff f91e 	bl	80003d4 <__aeabi_ui2d>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4620      	mov	r0, r4
 800119e:	4629      	mov	r1, r5
 80011a0:	f7ff fabc 	bl	800071c <__aeabi_ddiv>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	f04f 0000 	mov.w	r0, #0
 80011ac:	490f      	ldr	r1, [pc, #60]	; (80011ec <MX_TIM2_Init+0x10c>)
 80011ae:	f7ff fab5 	bl	800071c <__aeabi_ddiv>
 80011b2:	4602      	mov	r2, r0
 80011b4:	460b      	mov	r3, r1
 80011b6:	4610      	mov	r0, r2
 80011b8:	4619      	mov	r1, r3
 80011ba:	f04f 0200 	mov.w	r2, #0
 80011be:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <MX_TIM2_Init+0x110>)
 80011c0:	f7ff f982 	bl	80004c8 <__aeabi_dmul>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4610      	mov	r0, r2
 80011ca:	4619      	mov	r1, r3
 80011cc:	f7ff fb8e 	bl	80008ec <__aeabi_d2iz>
 80011d0:	4603      	mov	r3, r0
 80011d2:	4a08      	ldr	r2, [pc, #32]	; (80011f4 <MX_TIM2_Init+0x114>)
 80011d4:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_Init 2 */

}
 80011d6:	bf00      	nop
 80011d8:	3718      	adds	r7, #24
 80011da:	46bd      	mov	sp, r7
 80011dc:	bdb0      	pop	{r4, r5, r7, pc}
 80011de:	bf00      	nop
 80011e0:	00000000 	.word	0x00000000
 80011e4:	415e8480 	.word	0x415e8480
 80011e8:	20000088 	.word	0x20000088
 80011ec:	3ff00000 	.word	0x3ff00000
 80011f0:	408f4000 	.word	0x408f4000
 80011f4:	20000018 	.word	0x20000018

080011f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fe:	f107 0308 	add.w	r3, r7, #8
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800120c:	4b29      	ldr	r3, [pc, #164]	; (80012b4 <MX_GPIO_Init+0xbc>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	4a28      	ldr	r2, [pc, #160]	; (80012b4 <MX_GPIO_Init+0xbc>)
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	6193      	str	r3, [r2, #24]
 8001218:	4b26      	ldr	r3, [pc, #152]	; (80012b4 <MX_GPIO_Init+0xbc>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	f003 0304 	and.w	r3, r3, #4
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001224:	4b23      	ldr	r3, [pc, #140]	; (80012b4 <MX_GPIO_Init+0xbc>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	4a22      	ldr	r2, [pc, #136]	; (80012b4 <MX_GPIO_Init+0xbc>)
 800122a:	f043 0308 	orr.w	r3, r3, #8
 800122e:	6193      	str	r3, [r2, #24]
 8001230:	4b20      	ldr	r3, [pc, #128]	; (80012b4 <MX_GPIO_Init+0xbc>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	f003 0308 	and.w	r3, r3, #8
 8001238:	603b      	str	r3, [r7, #0]
 800123a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED1_Pin|LED_GREEN2_Pin
 800123c:	2200      	movs	r2, #0
 800123e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8001242:	481d      	ldr	r0, [pc, #116]	; (80012b8 <MX_GPIO_Init+0xc0>)
 8001244:	f000 ffe7 	bl	8002216 <HAL_GPIO_WritePin>
                          |LED_YELLOW2_Pin|LED_RED2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, s0_Pin|s1_Pin|s2_Pin|s10_Pin
 8001248:	2200      	movs	r2, #0
 800124a:	f647 71ff 	movw	r1, #32767	; 0x7fff
 800124e:	481b      	ldr	r0, [pc, #108]	; (80012bc <MX_GPIO_Init+0xc4>)
 8001250:	f000 ffe1 	bl	8002216 <HAL_GPIO_WritePin>
                          |s7_Pin|s8_Pin|s9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_GREEN1_Pin LED_YELLOW1_Pin LED_RED1_Pin LED_GREEN2_Pin
                           LED_YELLOW2_Pin LED_RED2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED1_Pin|LED_GREEN2_Pin
 8001254:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8001258:	60bb      	str	r3, [r7, #8]
                          |LED_YELLOW2_Pin|LED_RED2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125a:	2301      	movs	r3, #1
 800125c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001262:	2302      	movs	r3, #2
 8001264:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001266:	f107 0308 	add.w	r3, r7, #8
 800126a:	4619      	mov	r1, r3
 800126c:	4812      	ldr	r0, [pc, #72]	; (80012b8 <MX_GPIO_Init+0xc0>)
 800126e:	f000 fe3f 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : s0_Pin s1_Pin s2_Pin s10_Pin
                           s11_Pin s12_Pin s13_Pin LED_TEST_Pin
                           s3_Pin s4_Pin s5_Pin s6_Pin
                           s7_Pin s8_Pin s9_Pin */
  GPIO_InitStruct.Pin = s0_Pin|s1_Pin|s2_Pin|s10_Pin
 8001272:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001276:	60bb      	str	r3, [r7, #8]
                          |s11_Pin|s12_Pin|s13_Pin|LED_TEST_Pin
                          |s3_Pin|s4_Pin|s5_Pin|s6_Pin
                          |s7_Pin|s8_Pin|s9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001278:	2301      	movs	r3, #1
 800127a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001280:	2302      	movs	r3, #2
 8001282:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001284:	f107 0308 	add.w	r3, r7, #8
 8001288:	4619      	mov	r1, r3
 800128a:	480c      	ldr	r0, [pc, #48]	; (80012bc <MX_GPIO_Init+0xc4>)
 800128c:	f000 fe30 	bl	8001ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8001290:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001294:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800129a:	2301      	movs	r3, #1
 800129c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129e:	f107 0308 	add.w	r3, r7, #8
 80012a2:	4619      	mov	r1, r3
 80012a4:	4804      	ldr	r0, [pc, #16]	; (80012b8 <MX_GPIO_Init+0xc0>)
 80012a6:	f000 fe23 	bl	8001ef0 <HAL_GPIO_Init>

}
 80012aa:	bf00      	nop
 80012ac:	3718      	adds	r7, #24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000
 80012b8:	40010800 	.word	0x40010800
 80012bc:	40010c00 	.word	0x40010c00

080012c0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	runTimer();
 80012c8:	f000 fad2 	bl	8001870 <runTimer>
	button_reading();
 80012cc:	f7ff fdc0 	bl	8000e50 <button_reading>
}
 80012d0:	bf00      	nop
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012dc:	b672      	cpsid	i
}
 80012de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e0:	e7fe      	b.n	80012e0 <Error_Handler+0x8>
	...

080012e4 <fsm_mode>:
 *      Author: DUY HOA
 */

#include "mode.h"

void fsm_mode() {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
	switch (mode) {
 80012e8:	4b89      	ldr	r3, [pc, #548]	; (8001510 <fsm_mode+0x22c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	3b01      	subs	r3, #1
 80012ee:	2b03      	cmp	r3, #3
 80012f0:	f200 8237 	bhi.w	8001762 <fsm_mode+0x47e>
 80012f4:	a201      	add	r2, pc, #4	; (adr r2, 80012fc <fsm_mode+0x18>)
 80012f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012fa:	bf00      	nop
 80012fc:	0800130d 	.word	0x0800130d
 8001300:	0800137b 	.word	0x0800137b
 8001304:	080014dd 	.word	0x080014dd
 8001308:	08001637 	.word	0x08001637
		case 1:
			fsm_automatic_run1();
 800130c:	f7ff fc3c 	bl	8000b88 <fsm_automatic_run1>
			if (check_button_flag(0)) {
 8001310:	2000      	movs	r0, #0
 8001312:	f7ff fd83 	bl	8000e1c <check_button_flag>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d018      	beq.n	800134e <fsm_mode+0x6a>
				mode = 2;
 800131c:	4b7c      	ldr	r3, [pc, #496]	; (8001510 <fsm_mode+0x22c>)
 800131e:	2202      	movs	r2, #2
 8001320:	601a      	str	r2, [r3, #0]
				tmp = redDuration;
 8001322:	4b7c      	ldr	r3, [pc, #496]	; (8001514 <fsm_mode+0x230>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a7c      	ldr	r2, [pc, #496]	; (8001518 <fsm_mode+0x234>)
 8001328:	6013      	str	r3, [r2, #0]
				counter1 = redDuration;
 800132a:	4b7a      	ldr	r3, [pc, #488]	; (8001514 <fsm_mode+0x230>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a7b      	ldr	r2, [pc, #492]	; (800151c <fsm_mode+0x238>)
 8001330:	6013      	str	r3, [r2, #0]
				counter2 = mode;
 8001332:	4b77      	ldr	r3, [pc, #476]	; (8001510 <fsm_mode+0x22c>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a7a      	ldr	r2, [pc, #488]	; (8001520 <fsm_mode+0x23c>)
 8001338:	6013      	str	r3, [r2, #0]
				setColor1(AUTO_RED);
 800133a:	2002      	movs	r0, #2
 800133c:	f000 fb6c 	bl	8001a18 <setColor1>
				setTimer1(2000);
 8001340:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001344:	f000 fa46 	bl	80017d4 <setTimer1>
				setTimer3(200);
 8001348:	20c8      	movs	r0, #200	; 0xc8
 800134a:	f000 fa77 	bl	800183c <setTimer3>
			}
			if (is_button_pressed_1s(0)) {
 800134e:	2000      	movs	r0, #0
 8001350:	f7ff fe40 	bl	8000fd4 <is_button_pressed_1s>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	f000 8205 	beq.w	8001766 <fsm_mode+0x482>
				setColor1(AUTO_RED);
 800135c:	2002      	movs	r0, #2
 800135e:	f000 fb5b 	bl	8001a18 <setColor1>
				mode = 2;
 8001362:	4b6b      	ldr	r3, [pc, #428]	; (8001510 <fsm_mode+0x22c>)
 8001364:	2202      	movs	r2, #2
 8001366:	601a      	str	r2, [r3, #0]
				tmp = redDuration;
 8001368:	4b6a      	ldr	r3, [pc, #424]	; (8001514 <fsm_mode+0x230>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a6a      	ldr	r2, [pc, #424]	; (8001518 <fsm_mode+0x234>)
 800136e:	6013      	str	r3, [r2, #0]
				setTimer1(500);
 8001370:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001374:	f000 fa2e 	bl	80017d4 <setTimer1>
			}
			break;
 8001378:	e1f5      	b.n	8001766 <fsm_mode+0x482>
		case 2:
			if (is_button_pressed_1s(0)) {
 800137a:	2000      	movs	r0, #0
 800137c:	f7ff fe2a 	bl	8000fd4 <is_button_pressed_1s>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d012      	beq.n	80013ac <fsm_mode+0xc8>
				if (timer1_flag == 1) {
 8001386:	4b67      	ldr	r3, [pc, #412]	; (8001524 <fsm_mode+0x240>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2b01      	cmp	r3, #1
 800138c:	d135      	bne.n	80013fa <fsm_mode+0x116>
					setColor1(AUTO_YELLOW);
 800138e:	2004      	movs	r0, #4
 8001390:	f000 fb42 	bl	8001a18 <setColor1>
					mode = 3;
 8001394:	4b5e      	ldr	r3, [pc, #376]	; (8001510 <fsm_mode+0x22c>)
 8001396:	2203      	movs	r2, #3
 8001398:	601a      	str	r2, [r3, #0]
					tmp = yellowDuration;
 800139a:	4b63      	ldr	r3, [pc, #396]	; (8001528 <fsm_mode+0x244>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a5e      	ldr	r2, [pc, #376]	; (8001518 <fsm_mode+0x234>)
 80013a0:	6013      	str	r3, [r2, #0]
					setTimer1(500);
 80013a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013a6:	f000 fa15 	bl	80017d4 <setTimer1>
 80013aa:	e026      	b.n	80013fa <fsm_mode+0x116>
				}
			} else {
				if (timer1_flag == 1) {
 80013ac:	4b5d      	ldr	r3, [pc, #372]	; (8001524 <fsm_mode+0x240>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d106      	bne.n	80013c2 <fsm_mode+0xde>
					blinkLed1(AUTO_RED);
 80013b4:	2002      	movs	r0, #2
 80013b6:	f000 fbbf 	bl	8001b38 <blinkLed1>
					setTimer1(2000);
 80013ba:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80013be:	f000 fa09 	bl	80017d4 <setTimer1>
				}
				if (check_button_flag(0)) {
 80013c2:	2000      	movs	r0, #0
 80013c4:	f7ff fd2a 	bl	8000e1c <check_button_flag>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d015      	beq.n	80013fa <fsm_mode+0x116>
					counter1 = yellowDuration;
 80013ce:	4b56      	ldr	r3, [pc, #344]	; (8001528 <fsm_mode+0x244>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a52      	ldr	r2, [pc, #328]	; (800151c <fsm_mode+0x238>)
 80013d4:	6013      	str	r3, [r2, #0]
					counter2 = mode;
 80013d6:	4b4e      	ldr	r3, [pc, #312]	; (8001510 <fsm_mode+0x22c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a51      	ldr	r2, [pc, #324]	; (8001520 <fsm_mode+0x23c>)
 80013dc:	6013      	str	r3, [r2, #0]
					mode = 3;
 80013de:	4b4c      	ldr	r3, [pc, #304]	; (8001510 <fsm_mode+0x22c>)
 80013e0:	2203      	movs	r2, #3
 80013e2:	601a      	str	r2, [r3, #0]
					tmp = yellowDuration;
 80013e4:	4b50      	ldr	r3, [pc, #320]	; (8001528 <fsm_mode+0x244>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a4b      	ldr	r2, [pc, #300]	; (8001518 <fsm_mode+0x234>)
 80013ea:	6013      	str	r3, [r2, #0]
					setColor1(AUTO_YELLOW);
 80013ec:	2004      	movs	r0, #4
 80013ee:	f000 fb13 	bl	8001a18 <setColor1>
					setTimer1(2000);
 80013f2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80013f6:	f000 f9ed 	bl	80017d4 <setTimer1>
				}
			}
			if (is_button_pressed_1s(1)) {
 80013fa:	2001      	movs	r0, #1
 80013fc:	f7ff fdea 	bl	8000fd4 <is_button_pressed_1s>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d014      	beq.n	8001430 <fsm_mode+0x14c>
				if (timer3_flag == 1) {
 8001406:	4b49      	ldr	r3, [pc, #292]	; (800152c <fsm_mode+0x248>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2b01      	cmp	r3, #1
 800140c:	d123      	bne.n	8001456 <fsm_mode+0x172>
					if (tmp > 99) {
 800140e:	4b42      	ldr	r3, [pc, #264]	; (8001518 <fsm_mode+0x234>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2b63      	cmp	r3, #99	; 0x63
 8001414:	dd03      	ble.n	800141e <fsm_mode+0x13a>
						tmp = 1;
 8001416:	4b40      	ldr	r3, [pc, #256]	; (8001518 <fsm_mode+0x234>)
 8001418:	2201      	movs	r2, #1
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	e004      	b.n	8001428 <fsm_mode+0x144>
					} else {
						tmp++;
 800141e:	4b3e      	ldr	r3, [pc, #248]	; (8001518 <fsm_mode+0x234>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	3301      	adds	r3, #1
 8001424:	4a3c      	ldr	r2, [pc, #240]	; (8001518 <fsm_mode+0x234>)
 8001426:	6013      	str	r3, [r2, #0]
					}
					setTimer3(200);
 8001428:	20c8      	movs	r0, #200	; 0xc8
 800142a:	f000 fa07 	bl	800183c <setTimer3>
 800142e:	e012      	b.n	8001456 <fsm_mode+0x172>
				}
			} else {
				if (check_button_flag(1)) {
 8001430:	2001      	movs	r0, #1
 8001432:	f7ff fcf3 	bl	8000e1c <check_button_flag>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d00c      	beq.n	8001456 <fsm_mode+0x172>
					if (tmp > 99) {
 800143c:	4b36      	ldr	r3, [pc, #216]	; (8001518 <fsm_mode+0x234>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b63      	cmp	r3, #99	; 0x63
 8001442:	dd03      	ble.n	800144c <fsm_mode+0x168>
						tmp = 1;
 8001444:	4b34      	ldr	r3, [pc, #208]	; (8001518 <fsm_mode+0x234>)
 8001446:	2201      	movs	r2, #1
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	e004      	b.n	8001456 <fsm_mode+0x172>
					} else {
						tmp++;
 800144c:	4b32      	ldr	r3, [pc, #200]	; (8001518 <fsm_mode+0x234>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	3301      	adds	r3, #1
 8001452:	4a31      	ldr	r2, [pc, #196]	; (8001518 <fsm_mode+0x234>)
 8001454:	6013      	str	r3, [r2, #0]
					}
				}
			}
			if (check_button_flag(2)) {
 8001456:	2002      	movs	r0, #2
 8001458:	f7ff fce0 	bl	8000e1c <check_button_flag>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	f000 8183 	beq.w	800176a <fsm_mode+0x486>
				redDuration = tmp;
 8001464:	4b2c      	ldr	r3, [pc, #176]	; (8001518 <fsm_mode+0x234>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a2a      	ldr	r2, [pc, #168]	; (8001514 <fsm_mode+0x230>)
 800146a:	6013      	str	r3, [r2, #0]
				if (redDuration > (yellowDuration + greenDuration)) {
 800146c:	4b2e      	ldr	r3, [pc, #184]	; (8001528 <fsm_mode+0x244>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	4b2f      	ldr	r3, [pc, #188]	; (8001530 <fsm_mode+0x24c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	441a      	add	r2, r3
 8001476:	4b27      	ldr	r3, [pc, #156]	; (8001514 <fsm_mode+0x230>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	429a      	cmp	r2, r3
 800147c:	da07      	bge.n	800148e <fsm_mode+0x1aa>
					greenDuration = redDuration - yellowDuration;
 800147e:	4b25      	ldr	r3, [pc, #148]	; (8001514 <fsm_mode+0x230>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	4b29      	ldr	r3, [pc, #164]	; (8001528 <fsm_mode+0x244>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	4a29      	ldr	r2, [pc, #164]	; (8001530 <fsm_mode+0x24c>)
 800148a:	6013      	str	r3, [r2, #0]
					greenDuration = redDuration/2;
					if (redDuration%2 != 0)
						greenDuration++;
				}
			}
			break;
 800148c:	e16d      	b.n	800176a <fsm_mode+0x486>
				} else if (redDuration < (yellowDuration + greenDuration)) {
 800148e:	4b26      	ldr	r3, [pc, #152]	; (8001528 <fsm_mode+0x244>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	4b27      	ldr	r3, [pc, #156]	; (8001530 <fsm_mode+0x24c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	441a      	add	r2, r3
 8001498:	4b1e      	ldr	r3, [pc, #120]	; (8001514 <fsm_mode+0x230>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	429a      	cmp	r2, r3
 800149e:	f340 8164 	ble.w	800176a <fsm_mode+0x486>
					yellowDuration = redDuration/2;
 80014a2:	4b1c      	ldr	r3, [pc, #112]	; (8001514 <fsm_mode+0x230>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	0fda      	lsrs	r2, r3, #31
 80014a8:	4413      	add	r3, r2
 80014aa:	105b      	asrs	r3, r3, #1
 80014ac:	461a      	mov	r2, r3
 80014ae:	4b1e      	ldr	r3, [pc, #120]	; (8001528 <fsm_mode+0x244>)
 80014b0:	601a      	str	r2, [r3, #0]
					greenDuration = redDuration/2;
 80014b2:	4b18      	ldr	r3, [pc, #96]	; (8001514 <fsm_mode+0x230>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	0fda      	lsrs	r2, r3, #31
 80014b8:	4413      	add	r3, r2
 80014ba:	105b      	asrs	r3, r3, #1
 80014bc:	461a      	mov	r2, r3
 80014be:	4b1c      	ldr	r3, [pc, #112]	; (8001530 <fsm_mode+0x24c>)
 80014c0:	601a      	str	r2, [r3, #0]
					if (redDuration%2 != 0)
 80014c2:	4b14      	ldr	r3, [pc, #80]	; (8001514 <fsm_mode+0x230>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	f000 814d 	beq.w	800176a <fsm_mode+0x486>
						greenDuration++;
 80014d0:	4b17      	ldr	r3, [pc, #92]	; (8001530 <fsm_mode+0x24c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	3301      	adds	r3, #1
 80014d6:	4a16      	ldr	r2, [pc, #88]	; (8001530 <fsm_mode+0x24c>)
 80014d8:	6013      	str	r3, [r2, #0]
			break;
 80014da:	e146      	b.n	800176a <fsm_mode+0x486>
		case 3:
			if (is_button_pressed_1s(0)) {
 80014dc:	2000      	movs	r0, #0
 80014de:	f7ff fd79 	bl	8000fd4 <is_button_pressed_1s>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d025      	beq.n	8001534 <fsm_mode+0x250>
				if (timer1_flag == 1) {
 80014e8:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <fsm_mode+0x240>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d148      	bne.n	8001582 <fsm_mode+0x29e>
					setColor1(AUTO_GREEN);
 80014f0:	2003      	movs	r0, #3
 80014f2:	f000 fa91 	bl	8001a18 <setColor1>
					mode = 4;
 80014f6:	4b06      	ldr	r3, [pc, #24]	; (8001510 <fsm_mode+0x22c>)
 80014f8:	2204      	movs	r2, #4
 80014fa:	601a      	str	r2, [r3, #0]
					tmp = greenDuration;
 80014fc:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <fsm_mode+0x24c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a05      	ldr	r2, [pc, #20]	; (8001518 <fsm_mode+0x234>)
 8001502:	6013      	str	r3, [r2, #0]
					setTimer1(500);
 8001504:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001508:	f000 f964 	bl	80017d4 <setTimer1>
 800150c:	e039      	b.n	8001582 <fsm_mode+0x29e>
 800150e:	bf00      	nop
 8001510:	20000014 	.word	0x20000014
 8001514:	2000001c 	.word	0x2000001c
 8001518:	20000030 	.word	0x20000030
 800151c:	20000028 	.word	0x20000028
 8001520:	2000002c 	.word	0x2000002c
 8001524:	200000d8 	.word	0x200000d8
 8001528:	20000020 	.word	0x20000020
 800152c:	200000e8 	.word	0x200000e8
 8001530:	20000024 	.word	0x20000024
				}
			} else {
				if (timer1_flag == 1) {
 8001534:	4b90      	ldr	r3, [pc, #576]	; (8001778 <fsm_mode+0x494>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b01      	cmp	r3, #1
 800153a:	d106      	bne.n	800154a <fsm_mode+0x266>
					blinkLed1(AUTO_YELLOW);
 800153c:	2004      	movs	r0, #4
 800153e:	f000 fafb 	bl	8001b38 <blinkLed1>
					setTimer1(2000);
 8001542:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001546:	f000 f945 	bl	80017d4 <setTimer1>
				}
				if (check_button_flag(0)) {
 800154a:	2000      	movs	r0, #0
 800154c:	f7ff fc66 	bl	8000e1c <check_button_flag>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d015      	beq.n	8001582 <fsm_mode+0x29e>
					counter1 = greenDuration;
 8001556:	4b89      	ldr	r3, [pc, #548]	; (800177c <fsm_mode+0x498>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a89      	ldr	r2, [pc, #548]	; (8001780 <fsm_mode+0x49c>)
 800155c:	6013      	str	r3, [r2, #0]
					counter2 = mode;
 800155e:	4b89      	ldr	r3, [pc, #548]	; (8001784 <fsm_mode+0x4a0>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a89      	ldr	r2, [pc, #548]	; (8001788 <fsm_mode+0x4a4>)
 8001564:	6013      	str	r3, [r2, #0]
					mode = 4;
 8001566:	4b87      	ldr	r3, [pc, #540]	; (8001784 <fsm_mode+0x4a0>)
 8001568:	2204      	movs	r2, #4
 800156a:	601a      	str	r2, [r3, #0]
					tmp = greenDuration;
 800156c:	4b83      	ldr	r3, [pc, #524]	; (800177c <fsm_mode+0x498>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a86      	ldr	r2, [pc, #536]	; (800178c <fsm_mode+0x4a8>)
 8001572:	6013      	str	r3, [r2, #0]
					setColor1(AUTO_GREEN);
 8001574:	2003      	movs	r0, #3
 8001576:	f000 fa4f 	bl	8001a18 <setColor1>
					setTimer1(2000);
 800157a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800157e:	f000 f929 	bl	80017d4 <setTimer1>
				}
			}
			if (is_button_pressed_1s(1)) {
 8001582:	2001      	movs	r0, #1
 8001584:	f7ff fd26 	bl	8000fd4 <is_button_pressed_1s>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d014      	beq.n	80015b8 <fsm_mode+0x2d4>
				if (timer3_flag == 1) {
 800158e:	4b80      	ldr	r3, [pc, #512]	; (8001790 <fsm_mode+0x4ac>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2b01      	cmp	r3, #1
 8001594:	d123      	bne.n	80015de <fsm_mode+0x2fa>
					if (tmp > 99) {
 8001596:	4b7d      	ldr	r3, [pc, #500]	; (800178c <fsm_mode+0x4a8>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2b63      	cmp	r3, #99	; 0x63
 800159c:	dd03      	ble.n	80015a6 <fsm_mode+0x2c2>
						tmp = 1;
 800159e:	4b7b      	ldr	r3, [pc, #492]	; (800178c <fsm_mode+0x4a8>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	e004      	b.n	80015b0 <fsm_mode+0x2cc>
					} else {
						tmp++;
 80015a6:	4b79      	ldr	r3, [pc, #484]	; (800178c <fsm_mode+0x4a8>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	3301      	adds	r3, #1
 80015ac:	4a77      	ldr	r2, [pc, #476]	; (800178c <fsm_mode+0x4a8>)
 80015ae:	6013      	str	r3, [r2, #0]
					}
					setTimer3(200);
 80015b0:	20c8      	movs	r0, #200	; 0xc8
 80015b2:	f000 f943 	bl	800183c <setTimer3>
 80015b6:	e012      	b.n	80015de <fsm_mode+0x2fa>
				}
			} else {
				if (check_button_flag(1)) {
 80015b8:	2001      	movs	r0, #1
 80015ba:	f7ff fc2f 	bl	8000e1c <check_button_flag>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d00c      	beq.n	80015de <fsm_mode+0x2fa>
					if (tmp > 99) {
 80015c4:	4b71      	ldr	r3, [pc, #452]	; (800178c <fsm_mode+0x4a8>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2b63      	cmp	r3, #99	; 0x63
 80015ca:	dd03      	ble.n	80015d4 <fsm_mode+0x2f0>
						tmp = 1;
 80015cc:	4b6f      	ldr	r3, [pc, #444]	; (800178c <fsm_mode+0x4a8>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	e004      	b.n	80015de <fsm_mode+0x2fa>
					} else {
						tmp++;
 80015d4:	4b6d      	ldr	r3, [pc, #436]	; (800178c <fsm_mode+0x4a8>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	3301      	adds	r3, #1
 80015da:	4a6c      	ldr	r2, [pc, #432]	; (800178c <fsm_mode+0x4a8>)
 80015dc:	6013      	str	r3, [r2, #0]
					}
				}
			}
			if (check_button_flag(2)) {
 80015de:	2002      	movs	r0, #2
 80015e0:	f7ff fc1c 	bl	8000e1c <check_button_flag>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	f000 80c1 	beq.w	800176e <fsm_mode+0x48a>
				yellowDuration = tmp;
 80015ec:	4b67      	ldr	r3, [pc, #412]	; (800178c <fsm_mode+0x4a8>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a68      	ldr	r2, [pc, #416]	; (8001794 <fsm_mode+0x4b0>)
 80015f2:	6013      	str	r3, [r2, #0]
				if (redDuration != yellowDuration + greenDuration) {
 80015f4:	4b67      	ldr	r3, [pc, #412]	; (8001794 <fsm_mode+0x4b0>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	4b60      	ldr	r3, [pc, #384]	; (800177c <fsm_mode+0x498>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	441a      	add	r2, r3
 80015fe:	4b66      	ldr	r3, [pc, #408]	; (8001798 <fsm_mode+0x4b4>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	429a      	cmp	r2, r3
 8001604:	f000 80b3 	beq.w	800176e <fsm_mode+0x48a>
					redDuration = yellowDuration + greenDuration;
 8001608:	4b62      	ldr	r3, [pc, #392]	; (8001794 <fsm_mode+0x4b0>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4b5b      	ldr	r3, [pc, #364]	; (800177c <fsm_mode+0x498>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4413      	add	r3, r2
 8001612:	4a61      	ldr	r2, [pc, #388]	; (8001798 <fsm_mode+0x4b4>)
 8001614:	6013      	str	r3, [r2, #0]
					if (redDuration > 99) {
 8001616:	4b60      	ldr	r3, [pc, #384]	; (8001798 <fsm_mode+0x4b4>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2b63      	cmp	r3, #99	; 0x63
 800161c:	f340 80a7 	ble.w	800176e <fsm_mode+0x48a>
						redDuration = 99;
 8001620:	4b5d      	ldr	r3, [pc, #372]	; (8001798 <fsm_mode+0x4b4>)
 8001622:	2263      	movs	r2, #99	; 0x63
 8001624:	601a      	str	r2, [r3, #0]
						greenDuration = redDuration - yellowDuration;
 8001626:	4b5c      	ldr	r3, [pc, #368]	; (8001798 <fsm_mode+0x4b4>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	4b5a      	ldr	r3, [pc, #360]	; (8001794 <fsm_mode+0x4b0>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	4a52      	ldr	r2, [pc, #328]	; (800177c <fsm_mode+0x498>)
 8001632:	6013      	str	r3, [r2, #0]
					}
				}
			}
			break;
 8001634:	e09b      	b.n	800176e <fsm_mode+0x48a>
		case 4:
			if (is_button_pressed_1s(0)) {
 8001636:	2000      	movs	r0, #0
 8001638:	f7ff fccc 	bl	8000fd4 <is_button_pressed_1s>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d012      	beq.n	8001668 <fsm_mode+0x384>
				if (timer1_flag == 1) {
 8001642:	4b4d      	ldr	r3, [pc, #308]	; (8001778 <fsm_mode+0x494>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2b01      	cmp	r3, #1
 8001648:	d134      	bne.n	80016b4 <fsm_mode+0x3d0>
					setColor1(AUTO_RED);
 800164a:	2002      	movs	r0, #2
 800164c:	f000 f9e4 	bl	8001a18 <setColor1>
					mode = 2;
 8001650:	4b4c      	ldr	r3, [pc, #304]	; (8001784 <fsm_mode+0x4a0>)
 8001652:	2202      	movs	r2, #2
 8001654:	601a      	str	r2, [r3, #0]
					tmp = redDuration;
 8001656:	4b50      	ldr	r3, [pc, #320]	; (8001798 <fsm_mode+0x4b4>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a4c      	ldr	r2, [pc, #304]	; (800178c <fsm_mode+0x4a8>)
 800165c:	6013      	str	r3, [r2, #0]
					setTimer1(500);
 800165e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001662:	f000 f8b7 	bl	80017d4 <setTimer1>
 8001666:	e025      	b.n	80016b4 <fsm_mode+0x3d0>
				}
			} else {
				if (timer1_flag == 1) {
 8001668:	4b43      	ldr	r3, [pc, #268]	; (8001778 <fsm_mode+0x494>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d106      	bne.n	800167e <fsm_mode+0x39a>
					blinkLed1(AUTO_GREEN);
 8001670:	2003      	movs	r0, #3
 8001672:	f000 fa61 	bl	8001b38 <blinkLed1>
					setTimer1(2000);
 8001676:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800167a:	f000 f8ab 	bl	80017d4 <setTimer1>
				}
				if (check_button_flag(0)) {
 800167e:	2000      	movs	r0, #0
 8001680:	f7ff fbcc 	bl	8000e1c <check_button_flag>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d014      	beq.n	80016b4 <fsm_mode+0x3d0>
					counter1 = redDuration;
 800168a:	4b43      	ldr	r3, [pc, #268]	; (8001798 <fsm_mode+0x4b4>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a3c      	ldr	r2, [pc, #240]	; (8001780 <fsm_mode+0x49c>)
 8001690:	6013      	str	r3, [r2, #0]
					counter2 = mode;
 8001692:	4b3c      	ldr	r3, [pc, #240]	; (8001784 <fsm_mode+0x4a0>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a3c      	ldr	r2, [pc, #240]	; (8001788 <fsm_mode+0x4a4>)
 8001698:	6013      	str	r3, [r2, #0]
					mode = 1;
 800169a:	4b3a      	ldr	r3, [pc, #232]	; (8001784 <fsm_mode+0x4a0>)
 800169c:	2201      	movs	r2, #1
 800169e:	601a      	str	r2, [r3, #0]
					tmp = redDuration;
 80016a0:	4b3d      	ldr	r3, [pc, #244]	; (8001798 <fsm_mode+0x4b4>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a39      	ldr	r2, [pc, #228]	; (800178c <fsm_mode+0x4a8>)
 80016a6:	6013      	str	r3, [r2, #0]
					setColor1(INIT);
 80016a8:	2001      	movs	r0, #1
 80016aa:	f000 f9b5 	bl	8001a18 <setColor1>
					status = INIT;
 80016ae:	4b3b      	ldr	r3, [pc, #236]	; (800179c <fsm_mode+0x4b8>)
 80016b0:	2201      	movs	r2, #1
 80016b2:	601a      	str	r2, [r3, #0]
				}
			}
			if (is_button_pressed_1s(1)) {
 80016b4:	2001      	movs	r0, #1
 80016b6:	f7ff fc8d 	bl	8000fd4 <is_button_pressed_1s>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d014      	beq.n	80016ea <fsm_mode+0x406>
				if (timer3_flag == 1) {
 80016c0:	4b33      	ldr	r3, [pc, #204]	; (8001790 <fsm_mode+0x4ac>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d154      	bne.n	8001772 <fsm_mode+0x48e>
					if (tmp > 99) {
 80016c8:	4b30      	ldr	r3, [pc, #192]	; (800178c <fsm_mode+0x4a8>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2b63      	cmp	r3, #99	; 0x63
 80016ce:	dd03      	ble.n	80016d8 <fsm_mode+0x3f4>
						tmp = 1;
 80016d0:	4b2e      	ldr	r3, [pc, #184]	; (800178c <fsm_mode+0x4a8>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	e004      	b.n	80016e2 <fsm_mode+0x3fe>
					} else {
						tmp++;
 80016d8:	4b2c      	ldr	r3, [pc, #176]	; (800178c <fsm_mode+0x4a8>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	3301      	adds	r3, #1
 80016de:	4a2b      	ldr	r2, [pc, #172]	; (800178c <fsm_mode+0x4a8>)
 80016e0:	6013      	str	r3, [r2, #0]
					}
					setTimer3(200);
 80016e2:	20c8      	movs	r0, #200	; 0xc8
 80016e4:	f000 f8aa 	bl	800183c <setTimer3>
							yellowDuration = redDuration - greenDuration;
						}
					}
				}
			}
			break;
 80016e8:	e043      	b.n	8001772 <fsm_mode+0x48e>
				if (check_button_flag(1)) {
 80016ea:	2001      	movs	r0, #1
 80016ec:	f7ff fb96 	bl	8000e1c <check_button_flag>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d00c      	beq.n	8001710 <fsm_mode+0x42c>
					if (tmp > 99) {
 80016f6:	4b25      	ldr	r3, [pc, #148]	; (800178c <fsm_mode+0x4a8>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2b63      	cmp	r3, #99	; 0x63
 80016fc:	dd03      	ble.n	8001706 <fsm_mode+0x422>
						tmp = 1;
 80016fe:	4b23      	ldr	r3, [pc, #140]	; (800178c <fsm_mode+0x4a8>)
 8001700:	2201      	movs	r2, #1
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	e004      	b.n	8001710 <fsm_mode+0x42c>
						tmp++;
 8001706:	4b21      	ldr	r3, [pc, #132]	; (800178c <fsm_mode+0x4a8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	3301      	adds	r3, #1
 800170c:	4a1f      	ldr	r2, [pc, #124]	; (800178c <fsm_mode+0x4a8>)
 800170e:	6013      	str	r3, [r2, #0]
				if (check_button_flag(2)) {
 8001710:	2002      	movs	r0, #2
 8001712:	f7ff fb83 	bl	8000e1c <check_button_flag>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d02a      	beq.n	8001772 <fsm_mode+0x48e>
					greenDuration = tmp;
 800171c:	4b1b      	ldr	r3, [pc, #108]	; (800178c <fsm_mode+0x4a8>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a16      	ldr	r2, [pc, #88]	; (800177c <fsm_mode+0x498>)
 8001722:	6013      	str	r3, [r2, #0]
					if (redDuration != yellowDuration + greenDuration) {
 8001724:	4b1b      	ldr	r3, [pc, #108]	; (8001794 <fsm_mode+0x4b0>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	4b14      	ldr	r3, [pc, #80]	; (800177c <fsm_mode+0x498>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	441a      	add	r2, r3
 800172e:	4b1a      	ldr	r3, [pc, #104]	; (8001798 <fsm_mode+0x4b4>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	429a      	cmp	r2, r3
 8001734:	d01d      	beq.n	8001772 <fsm_mode+0x48e>
						redDuration = yellowDuration + greenDuration;
 8001736:	4b17      	ldr	r3, [pc, #92]	; (8001794 <fsm_mode+0x4b0>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	4b10      	ldr	r3, [pc, #64]	; (800177c <fsm_mode+0x498>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4413      	add	r3, r2
 8001740:	4a15      	ldr	r2, [pc, #84]	; (8001798 <fsm_mode+0x4b4>)
 8001742:	6013      	str	r3, [r2, #0]
						if (redDuration > 99) {
 8001744:	4b14      	ldr	r3, [pc, #80]	; (8001798 <fsm_mode+0x4b4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b63      	cmp	r3, #99	; 0x63
 800174a:	dd12      	ble.n	8001772 <fsm_mode+0x48e>
							redDuration = 99;
 800174c:	4b12      	ldr	r3, [pc, #72]	; (8001798 <fsm_mode+0x4b4>)
 800174e:	2263      	movs	r2, #99	; 0x63
 8001750:	601a      	str	r2, [r3, #0]
							yellowDuration = redDuration - greenDuration;
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <fsm_mode+0x4b4>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	4b09      	ldr	r3, [pc, #36]	; (800177c <fsm_mode+0x498>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	4a0d      	ldr	r2, [pc, #52]	; (8001794 <fsm_mode+0x4b0>)
 800175e:	6013      	str	r3, [r2, #0]
			break;
 8001760:	e007      	b.n	8001772 <fsm_mode+0x48e>
		default:
			break;
 8001762:	bf00      	nop
 8001764:	e006      	b.n	8001774 <fsm_mode+0x490>
			break;
 8001766:	bf00      	nop
 8001768:	e004      	b.n	8001774 <fsm_mode+0x490>
			break;
 800176a:	bf00      	nop
 800176c:	e002      	b.n	8001774 <fsm_mode+0x490>
			break;
 800176e:	bf00      	nop
 8001770:	e000      	b.n	8001774 <fsm_mode+0x490>
			break;
 8001772:	bf00      	nop
	}
}
 8001774:	bf00      	nop
 8001776:	bd80      	pop	{r7, pc}
 8001778:	200000d8 	.word	0x200000d8
 800177c:	20000024 	.word	0x20000024
 8001780:	20000028 	.word	0x20000028
 8001784:	20000014 	.word	0x20000014
 8001788:	2000002c 	.word	0x2000002c
 800178c:	20000030 	.word	0x20000030
 8001790:	200000e8 	.word	0x200000e8
 8001794:	20000020 	.word	0x20000020
 8001798:	2000001c 	.word	0x2000001c
 800179c:	20000010 	.word	0x20000010

080017a0 <setTimer0>:
int timer2_flag = 0;
int timer2_count = 0;
int timer3_flag = 0;
int timer3_count = 0;

void setTimer0(int duration) {
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
	timer0_count = duration/CYCLE;
 80017a8:	4b07      	ldr	r3, [pc, #28]	; (80017c8 <setTimer0+0x28>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	fb92 f3f3 	sdiv	r3, r2, r3
 80017b2:	4a06      	ldr	r2, [pc, #24]	; (80017cc <setTimer0+0x2c>)
 80017b4:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 80017b6:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <setTimer0+0x30>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
}
 80017bc:	bf00      	nop
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	20000018 	.word	0x20000018
 80017cc:	200000d4 	.word	0x200000d4
 80017d0:	200000d0 	.word	0x200000d0

080017d4 <setTimer1>:

void setTimer1(int duration) {
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
	timer1_count = duration/CYCLE;
 80017dc:	4b07      	ldr	r3, [pc, #28]	; (80017fc <setTimer1+0x28>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	fb92 f3f3 	sdiv	r3, r2, r3
 80017e6:	4a06      	ldr	r2, [pc, #24]	; (8001800 <setTimer1+0x2c>)
 80017e8:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <setTimer1+0x30>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bc80      	pop	{r7}
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	20000018 	.word	0x20000018
 8001800:	200000dc 	.word	0x200000dc
 8001804:	200000d8 	.word	0x200000d8

08001808 <setTimer2>:

void setTimer2(int duration) {
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	timer2_count = duration/CYCLE;
 8001810:	4b07      	ldr	r3, [pc, #28]	; (8001830 <setTimer2+0x28>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	fb92 f3f3 	sdiv	r3, r2, r3
 800181a:	4a06      	ldr	r2, [pc, #24]	; (8001834 <setTimer2+0x2c>)
 800181c:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 800181e:	4b06      	ldr	r3, [pc, #24]	; (8001838 <setTimer2+0x30>)
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	20000018 	.word	0x20000018
 8001834:	200000e4 	.word	0x200000e4
 8001838:	200000e0 	.word	0x200000e0

0800183c <setTimer3>:

void setTimer3(int duration) {
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
	timer3_count = duration/CYCLE;
 8001844:	4b07      	ldr	r3, [pc, #28]	; (8001864 <setTimer3+0x28>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	fb92 f3f3 	sdiv	r3, r2, r3
 800184e:	4a06      	ldr	r2, [pc, #24]	; (8001868 <setTimer3+0x2c>)
 8001850:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001852:	4b06      	ldr	r3, [pc, #24]	; (800186c <setTimer3+0x30>)
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	bc80      	pop	{r7}
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	20000018 	.word	0x20000018
 8001868:	200000ec 	.word	0x200000ec
 800186c:	200000e8 	.word	0x200000e8

08001870 <runTimer>:

void runTimer() {
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
	if (timer0_count > 0) {
 8001874:	4b21      	ldr	r3, [pc, #132]	; (80018fc <runTimer+0x8c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	dd0b      	ble.n	8001894 <runTimer+0x24>
		timer0_count--;
 800187c:	4b1f      	ldr	r3, [pc, #124]	; (80018fc <runTimer+0x8c>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	3b01      	subs	r3, #1
 8001882:	4a1e      	ldr	r2, [pc, #120]	; (80018fc <runTimer+0x8c>)
 8001884:	6013      	str	r3, [r2, #0]
		if (timer0_count <= 0) timer0_flag = 1;
 8001886:	4b1d      	ldr	r3, [pc, #116]	; (80018fc <runTimer+0x8c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2b00      	cmp	r3, #0
 800188c:	dc02      	bgt.n	8001894 <runTimer+0x24>
 800188e:	4b1c      	ldr	r3, [pc, #112]	; (8001900 <runTimer+0x90>)
 8001890:	2201      	movs	r2, #1
 8001892:	601a      	str	r2, [r3, #0]
	}
	if (timer1_count > 0) {
 8001894:	4b1b      	ldr	r3, [pc, #108]	; (8001904 <runTimer+0x94>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	dd0b      	ble.n	80018b4 <runTimer+0x44>
		timer1_count--;
 800189c:	4b19      	ldr	r3, [pc, #100]	; (8001904 <runTimer+0x94>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	3b01      	subs	r3, #1
 80018a2:	4a18      	ldr	r2, [pc, #96]	; (8001904 <runTimer+0x94>)
 80018a4:	6013      	str	r3, [r2, #0]
		if (timer1_count <= 0) timer1_flag = 1;
 80018a6:	4b17      	ldr	r3, [pc, #92]	; (8001904 <runTimer+0x94>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	dc02      	bgt.n	80018b4 <runTimer+0x44>
 80018ae:	4b16      	ldr	r3, [pc, #88]	; (8001908 <runTimer+0x98>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	601a      	str	r2, [r3, #0]
	}
	if (timer2_count > 0) {
 80018b4:	4b15      	ldr	r3, [pc, #84]	; (800190c <runTimer+0x9c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	dd0b      	ble.n	80018d4 <runTimer+0x64>
		timer2_count--;
 80018bc:	4b13      	ldr	r3, [pc, #76]	; (800190c <runTimer+0x9c>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	3b01      	subs	r3, #1
 80018c2:	4a12      	ldr	r2, [pc, #72]	; (800190c <runTimer+0x9c>)
 80018c4:	6013      	str	r3, [r2, #0]
		if (timer2_count <= 0) timer2_flag = 1;
 80018c6:	4b11      	ldr	r3, [pc, #68]	; (800190c <runTimer+0x9c>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	dc02      	bgt.n	80018d4 <runTimer+0x64>
 80018ce:	4b10      	ldr	r3, [pc, #64]	; (8001910 <runTimer+0xa0>)
 80018d0:	2201      	movs	r2, #1
 80018d2:	601a      	str	r2, [r3, #0]
	}
	if (timer3_count > 0) {
 80018d4:	4b0f      	ldr	r3, [pc, #60]	; (8001914 <runTimer+0xa4>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	dd0b      	ble.n	80018f4 <runTimer+0x84>
		timer3_count--;
 80018dc:	4b0d      	ldr	r3, [pc, #52]	; (8001914 <runTimer+0xa4>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	3b01      	subs	r3, #1
 80018e2:	4a0c      	ldr	r2, [pc, #48]	; (8001914 <runTimer+0xa4>)
 80018e4:	6013      	str	r3, [r2, #0]
		if (timer3_count <= 0) timer3_flag = 1;
 80018e6:	4b0b      	ldr	r3, [pc, #44]	; (8001914 <runTimer+0xa4>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	dc02      	bgt.n	80018f4 <runTimer+0x84>
 80018ee:	4b0a      	ldr	r3, [pc, #40]	; (8001918 <runTimer+0xa8>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	601a      	str	r2, [r3, #0]
	}
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr
 80018fc:	200000d4 	.word	0x200000d4
 8001900:	200000d0 	.word	0x200000d0
 8001904:	200000dc 	.word	0x200000dc
 8001908:	200000d8 	.word	0x200000d8
 800190c:	200000e4 	.word	0x200000e4
 8001910:	200000e0 	.word	0x200000e0
 8001914:	200000ec 	.word	0x200000ec
 8001918:	200000e8 	.word	0x200000e8

0800191c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001922:	4b0e      	ldr	r3, [pc, #56]	; (800195c <HAL_MspInit+0x40>)
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	4a0d      	ldr	r2, [pc, #52]	; (800195c <HAL_MspInit+0x40>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6193      	str	r3, [r2, #24]
 800192e:	4b0b      	ldr	r3, [pc, #44]	; (800195c <HAL_MspInit+0x40>)
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800193a:	4b08      	ldr	r3, [pc, #32]	; (800195c <HAL_MspInit+0x40>)
 800193c:	69db      	ldr	r3, [r3, #28]
 800193e:	4a07      	ldr	r2, [pc, #28]	; (800195c <HAL_MspInit+0x40>)
 8001940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001944:	61d3      	str	r3, [r2, #28]
 8001946:	4b05      	ldr	r3, [pc, #20]	; (800195c <HAL_MspInit+0x40>)
 8001948:	69db      	ldr	r3, [r3, #28]
 800194a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194e:	603b      	str	r3, [r7, #0]
 8001950:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001952:	bf00      	nop
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr
 800195c:	40021000 	.word	0x40021000

08001960 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001970:	d113      	bne.n	800199a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001972:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <HAL_TIM_Base_MspInit+0x44>)
 8001974:	69db      	ldr	r3, [r3, #28]
 8001976:	4a0b      	ldr	r2, [pc, #44]	; (80019a4 <HAL_TIM_Base_MspInit+0x44>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	61d3      	str	r3, [r2, #28]
 800197e:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <HAL_TIM_Base_MspInit+0x44>)
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800198a:	2200      	movs	r2, #0
 800198c:	2100      	movs	r1, #0
 800198e:	201c      	movs	r0, #28
 8001990:	f000 fa77 	bl	8001e82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001994:	201c      	movs	r0, #28
 8001996:	f000 fa90 	bl	8001eba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800199a:	bf00      	nop
 800199c:	3710      	adds	r7, #16
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40021000 	.word	0x40021000

080019a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019ac:	e7fe      	b.n	80019ac <NMI_Handler+0x4>

080019ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019b2:	e7fe      	b.n	80019b2 <HardFault_Handler+0x4>

080019b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b8:	e7fe      	b.n	80019b8 <MemManage_Handler+0x4>

080019ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019ba:	b480      	push	{r7}
 80019bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019be:	e7fe      	b.n	80019be <BusFault_Handler+0x4>

080019c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c4:	e7fe      	b.n	80019c4 <UsageFault_Handler+0x4>

080019c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr

080019d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr

080019de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019de:	b480      	push	{r7}
 80019e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bc80      	pop	{r7}
 80019e8:	4770      	bx	lr

080019ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ee:	f000 f955 	bl	8001c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019fc:	4802      	ldr	r0, [pc, #8]	; (8001a08 <TIM2_IRQHandler+0x10>)
 80019fe:	f001 f8bf 	bl	8002b80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	20000088 	.word	0x20000088

08001a0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr

08001a18 <setColor1>:
 *      Author: DUY HOA
 */

#include "traffic.h"

void setColor1(int color) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	switch (color) {
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	2b03      	cmp	r3, #3
 8001a26:	d837      	bhi.n	8001a98 <setColor1+0x80>
 8001a28:	a201      	add	r2, pc, #4	; (adr r2, 8001a30 <setColor1+0x18>)
 8001a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a2e:	bf00      	nop
 8001a30:	08001a41 	.word	0x08001a41
 8001a34:	08001a57 	.word	0x08001a57
 8001a38:	08001a6d 	.word	0x08001a6d
 8001a3c:	08001a83 	.word	0x08001a83
		case INIT:
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_RESET);
 8001a40:	2200      	movs	r2, #0
 8001a42:	2108      	movs	r1, #8
 8001a44:	4817      	ldr	r0, [pc, #92]	; (8001aa4 <setColor1+0x8c>)
 8001a46:	f000 fbe6 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin | LED_YELLOW1_Pin, GPIO_PIN_SET);
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	2106      	movs	r1, #6
 8001a4e:	4815      	ldr	r0, [pc, #84]	; (8001aa4 <setColor1+0x8c>)
 8001a50:	f000 fbe1 	bl	8002216 <HAL_GPIO_WritePin>
			break;
 8001a54:	e021      	b.n	8001a9a <setColor1+0x82>
		case AUTO_RED:
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_RESET);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2108      	movs	r1, #8
 8001a5a:	4812      	ldr	r0, [pc, #72]	; (8001aa4 <setColor1+0x8c>)
 8001a5c:	f000 fbdb 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin | LED_YELLOW1_Pin, GPIO_PIN_SET);
 8001a60:	2201      	movs	r2, #1
 8001a62:	2106      	movs	r1, #6
 8001a64:	480f      	ldr	r0, [pc, #60]	; (8001aa4 <setColor1+0x8c>)
 8001a66:	f000 fbd6 	bl	8002216 <HAL_GPIO_WritePin>
			break;
 8001a6a:	e016      	b.n	8001a9a <setColor1+0x82>
		case AUTO_GREEN:
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	2102      	movs	r1, #2
 8001a70:	480c      	ldr	r0, [pc, #48]	; (8001aa4 <setColor1+0x8c>)
 8001a72:	f000 fbd0 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin | LED_YELLOW1_Pin, GPIO_PIN_SET);
 8001a76:	2201      	movs	r2, #1
 8001a78:	210c      	movs	r1, #12
 8001a7a:	480a      	ldr	r0, [pc, #40]	; (8001aa4 <setColor1+0x8c>)
 8001a7c:	f000 fbcb 	bl	8002216 <HAL_GPIO_WritePin>
			break;
 8001a80:	e00b      	b.n	8001a9a <setColor1+0x82>
		case AUTO_YELLOW:
			HAL_GPIO_WritePin(GPIOA, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2104      	movs	r1, #4
 8001a86:	4807      	ldr	r0, [pc, #28]	; (8001aa4 <setColor1+0x8c>)
 8001a88:	f000 fbc5 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin | LED_RED1_Pin, GPIO_PIN_SET);
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	210a      	movs	r1, #10
 8001a90:	4804      	ldr	r0, [pc, #16]	; (8001aa4 <setColor1+0x8c>)
 8001a92:	f000 fbc0 	bl	8002216 <HAL_GPIO_WritePin>
			break;
 8001a96:	e000      	b.n	8001a9a <setColor1+0x82>
		default:
			break;
 8001a98:	bf00      	nop
	}
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40010800 	.word	0x40010800

08001aa8 <setColor2>:

void setColor2(int color) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
	switch (color) {
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	3b01      	subs	r3, #1
 8001ab4:	2b03      	cmp	r3, #3
 8001ab6:	d837      	bhi.n	8001b28 <setColor2+0x80>
 8001ab8:	a201      	add	r2, pc, #4	; (adr r2, 8001ac0 <setColor2+0x18>)
 8001aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001abe:	bf00      	nop
 8001ac0:	08001ad1 	.word	0x08001ad1
 8001ac4:	08001ae7 	.word	0x08001ae7
 8001ac8:	08001afd 	.word	0x08001afd
 8001acc:	08001b13 	.word	0x08001b13
		case INIT:
			HAL_GPIO_WritePin(GPIOA, LED_RED2_Pin, GPIO_PIN_RESET);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2140      	movs	r1, #64	; 0x40
 8001ad4:	4817      	ldr	r0, [pc, #92]	; (8001b34 <setColor2+0x8c>)
 8001ad6:	f000 fb9e 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN2_Pin | LED_YELLOW2_Pin, GPIO_PIN_SET);
 8001ada:	2201      	movs	r2, #1
 8001adc:	2130      	movs	r1, #48	; 0x30
 8001ade:	4815      	ldr	r0, [pc, #84]	; (8001b34 <setColor2+0x8c>)
 8001ae0:	f000 fb99 	bl	8002216 <HAL_GPIO_WritePin>
			break;
 8001ae4:	e021      	b.n	8001b2a <setColor2+0x82>
		case AUTO_RED:
			HAL_GPIO_WritePin(GPIOA, LED_RED2_Pin, GPIO_PIN_RESET);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2140      	movs	r1, #64	; 0x40
 8001aea:	4812      	ldr	r0, [pc, #72]	; (8001b34 <setColor2+0x8c>)
 8001aec:	f000 fb93 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN2_Pin | LED_YELLOW2_Pin, GPIO_PIN_SET);
 8001af0:	2201      	movs	r2, #1
 8001af2:	2130      	movs	r1, #48	; 0x30
 8001af4:	480f      	ldr	r0, [pc, #60]	; (8001b34 <setColor2+0x8c>)
 8001af6:	f000 fb8e 	bl	8002216 <HAL_GPIO_WritePin>
			break;
 8001afa:	e016      	b.n	8001b2a <setColor2+0x82>
		case AUTO_GREEN:
			HAL_GPIO_WritePin(GPIOA, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8001afc:	2200      	movs	r2, #0
 8001afe:	2110      	movs	r1, #16
 8001b00:	480c      	ldr	r0, [pc, #48]	; (8001b34 <setColor2+0x8c>)
 8001b02:	f000 fb88 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_RED2_Pin | LED_YELLOW2_Pin, GPIO_PIN_SET);
 8001b06:	2201      	movs	r2, #1
 8001b08:	2160      	movs	r1, #96	; 0x60
 8001b0a:	480a      	ldr	r0, [pc, #40]	; (8001b34 <setColor2+0x8c>)
 8001b0c:	f000 fb83 	bl	8002216 <HAL_GPIO_WritePin>
			break;
 8001b10:	e00b      	b.n	8001b2a <setColor2+0x82>
		case AUTO_YELLOW:
			HAL_GPIO_WritePin(GPIOA, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8001b12:	2200      	movs	r2, #0
 8001b14:	2120      	movs	r1, #32
 8001b16:	4807      	ldr	r0, [pc, #28]	; (8001b34 <setColor2+0x8c>)
 8001b18:	f000 fb7d 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN2_Pin | LED_RED2_Pin, GPIO_PIN_SET);
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	2150      	movs	r1, #80	; 0x50
 8001b20:	4804      	ldr	r0, [pc, #16]	; (8001b34 <setColor2+0x8c>)
 8001b22:	f000 fb78 	bl	8002216 <HAL_GPIO_WritePin>
			break;
 8001b26:	e000      	b.n	8001b2a <setColor2+0x82>
		default:
			break;
 8001b28:	bf00      	nop
	}
}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40010800 	.word	0x40010800

08001b38 <blinkLed1>:

void blinkLed1(int color) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
	switch (color) {
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2b04      	cmp	r3, #4
 8001b44:	d018      	beq.n	8001b78 <blinkLed1+0x40>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b04      	cmp	r3, #4
 8001b4a:	dc33      	bgt.n	8001bb4 <blinkLed1+0x7c>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d003      	beq.n	8001b5a <blinkLed1+0x22>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b03      	cmp	r3, #3
 8001b56:	d01e      	beq.n	8001b96 <blinkLed1+0x5e>
			HAL_GPIO_WritePin(GPIOA, LED_YELLOW1_Pin, GPIO_PIN_SET);
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_SET);
			HAL_GPIO_TogglePin(GPIOA, LED_GREEN1_Pin);
			break;
		default:
			break;
 8001b58:	e02c      	b.n	8001bb4 <blinkLed1+0x7c>
			HAL_GPIO_WritePin(GPIOA, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	2104      	movs	r1, #4
 8001b5e:	4818      	ldr	r0, [pc, #96]	; (8001bc0 <blinkLed1+0x88>)
 8001b60:	f000 fb59 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin, GPIO_PIN_SET);
 8001b64:	2201      	movs	r2, #1
 8001b66:	2102      	movs	r1, #2
 8001b68:	4815      	ldr	r0, [pc, #84]	; (8001bc0 <blinkLed1+0x88>)
 8001b6a:	f000 fb54 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOA, LED_RED1_Pin);
 8001b6e:	2108      	movs	r1, #8
 8001b70:	4813      	ldr	r0, [pc, #76]	; (8001bc0 <blinkLed1+0x88>)
 8001b72:	f000 fb68 	bl	8002246 <HAL_GPIO_TogglePin>
			break;
 8001b76:	e01e      	b.n	8001bb6 <blinkLed1+0x7e>
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_SET);
 8001b78:	2201      	movs	r2, #1
 8001b7a:	2108      	movs	r1, #8
 8001b7c:	4810      	ldr	r0, [pc, #64]	; (8001bc0 <blinkLed1+0x88>)
 8001b7e:	f000 fb4a 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin, GPIO_PIN_SET);
 8001b82:	2201      	movs	r2, #1
 8001b84:	2102      	movs	r1, #2
 8001b86:	480e      	ldr	r0, [pc, #56]	; (8001bc0 <blinkLed1+0x88>)
 8001b88:	f000 fb45 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOA, LED_YELLOW1_Pin);
 8001b8c:	2104      	movs	r1, #4
 8001b8e:	480c      	ldr	r0, [pc, #48]	; (8001bc0 <blinkLed1+0x88>)
 8001b90:	f000 fb59 	bl	8002246 <HAL_GPIO_TogglePin>
			break;
 8001b94:	e00f      	b.n	8001bb6 <blinkLed1+0x7e>
			HAL_GPIO_WritePin(GPIOA, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8001b96:	2201      	movs	r2, #1
 8001b98:	2104      	movs	r1, #4
 8001b9a:	4809      	ldr	r0, [pc, #36]	; (8001bc0 <blinkLed1+0x88>)
 8001b9c:	f000 fb3b 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_SET);
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	2108      	movs	r1, #8
 8001ba4:	4806      	ldr	r0, [pc, #24]	; (8001bc0 <blinkLed1+0x88>)
 8001ba6:	f000 fb36 	bl	8002216 <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOA, LED_GREEN1_Pin);
 8001baa:	2102      	movs	r1, #2
 8001bac:	4804      	ldr	r0, [pc, #16]	; (8001bc0 <blinkLed1+0x88>)
 8001bae:	f000 fb4a 	bl	8002246 <HAL_GPIO_TogglePin>
			break;
 8001bb2:	e000      	b.n	8001bb6 <blinkLed1+0x7e>
			break;
 8001bb4:	bf00      	nop
	}
}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40010800 	.word	0x40010800

08001bc4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bc4:	480c      	ldr	r0, [pc, #48]	; (8001bf8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bc6:	490d      	ldr	r1, [pc, #52]	; (8001bfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bc8:	4a0d      	ldr	r2, [pc, #52]	; (8001c00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bcc:	e002      	b.n	8001bd4 <LoopCopyDataInit>

08001bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bd2:	3304      	adds	r3, #4

08001bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bd8:	d3f9      	bcc.n	8001bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bda:	4a0a      	ldr	r2, [pc, #40]	; (8001c04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bdc:	4c0a      	ldr	r4, [pc, #40]	; (8001c08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be0:	e001      	b.n	8001be6 <LoopFillZerobss>

08001be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be4:	3204      	adds	r2, #4

08001be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001be8:	d3fb      	bcc.n	8001be2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001bea:	f7ff ff0f 	bl	8001a0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bee:	f001 fb0f 	bl	8003210 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bf2:	f7ff fa09 	bl	8001008 <main>
  bx lr
 8001bf6:	4770      	bx	lr
  ldr r0, =_sdata
 8001bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bfc:	20000040 	.word	0x20000040
  ldr r2, =_sidata
 8001c00:	080032a8 	.word	0x080032a8
  ldr r2, =_sbss
 8001c04:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 8001c08:	200000f4 	.word	0x200000f4

08001c0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c0c:	e7fe      	b.n	8001c0c <ADC1_2_IRQHandler>
	...

08001c10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c14:	4b08      	ldr	r3, [pc, #32]	; (8001c38 <HAL_Init+0x28>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a07      	ldr	r2, [pc, #28]	; (8001c38 <HAL_Init+0x28>)
 8001c1a:	f043 0310 	orr.w	r3, r3, #16
 8001c1e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c20:	2003      	movs	r0, #3
 8001c22:	f000 f923 	bl	8001e6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c26:	200f      	movs	r0, #15
 8001c28:	f000 f808 	bl	8001c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c2c:	f7ff fe76 	bl	800191c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40022000 	.word	0x40022000

08001c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_InitTick+0x54>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	4b12      	ldr	r3, [pc, #72]	; (8001c94 <HAL_InitTick+0x58>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f000 f93b 	bl	8001ed6 <HAL_SYSTICK_Config>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e00e      	b.n	8001c88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2b0f      	cmp	r3, #15
 8001c6e:	d80a      	bhi.n	8001c86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c70:	2200      	movs	r2, #0
 8001c72:	6879      	ldr	r1, [r7, #4]
 8001c74:	f04f 30ff 	mov.w	r0, #4294967295
 8001c78:	f000 f903 	bl	8001e82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c7c:	4a06      	ldr	r2, [pc, #24]	; (8001c98 <HAL_InitTick+0x5c>)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c82:	2300      	movs	r3, #0
 8001c84:	e000      	b.n	8001c88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000034 	.word	0x20000034
 8001c94:	2000003c 	.word	0x2000003c
 8001c98:	20000038 	.word	0x20000038

08001c9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ca0:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <HAL_IncTick+0x1c>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4b05      	ldr	r3, [pc, #20]	; (8001cbc <HAL_IncTick+0x20>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4413      	add	r3, r2
 8001cac:	4a03      	ldr	r2, [pc, #12]	; (8001cbc <HAL_IncTick+0x20>)
 8001cae:	6013      	str	r3, [r2, #0]
}
 8001cb0:	bf00      	nop
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bc80      	pop	{r7}
 8001cb6:	4770      	bx	lr
 8001cb8:	2000003c 	.word	0x2000003c
 8001cbc:	200000f0 	.word	0x200000f0

08001cc0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc4:	4b02      	ldr	r3, [pc, #8]	; (8001cd0 <HAL_GetTick+0x10>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr
 8001cd0:	200000f0 	.word	0x200000f0

08001cd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce4:	4b0c      	ldr	r3, [pc, #48]	; (8001d18 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cea:	68ba      	ldr	r2, [r7, #8]
 8001cec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d06:	4a04      	ldr	r2, [pc, #16]	; (8001d18 <__NVIC_SetPriorityGrouping+0x44>)
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	60d3      	str	r3, [r2, #12]
}
 8001d0c:	bf00      	nop
 8001d0e:	3714      	adds	r7, #20
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	e000ed00 	.word	0xe000ed00

08001d1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d20:	4b04      	ldr	r3, [pc, #16]	; (8001d34 <__NVIC_GetPriorityGrouping+0x18>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	0a1b      	lsrs	r3, r3, #8
 8001d26:	f003 0307 	and.w	r3, r3, #7
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	db0b      	blt.n	8001d62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d4a:	79fb      	ldrb	r3, [r7, #7]
 8001d4c:	f003 021f 	and.w	r2, r3, #31
 8001d50:	4906      	ldr	r1, [pc, #24]	; (8001d6c <__NVIC_EnableIRQ+0x34>)
 8001d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d56:	095b      	lsrs	r3, r3, #5
 8001d58:	2001      	movs	r0, #1
 8001d5a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr
 8001d6c:	e000e100 	.word	0xe000e100

08001d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	6039      	str	r1, [r7, #0]
 8001d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	db0a      	blt.n	8001d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	b2da      	uxtb	r2, r3
 8001d88:	490c      	ldr	r1, [pc, #48]	; (8001dbc <__NVIC_SetPriority+0x4c>)
 8001d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8e:	0112      	lsls	r2, r2, #4
 8001d90:	b2d2      	uxtb	r2, r2
 8001d92:	440b      	add	r3, r1
 8001d94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d98:	e00a      	b.n	8001db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	4908      	ldr	r1, [pc, #32]	; (8001dc0 <__NVIC_SetPriority+0x50>)
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	f003 030f 	and.w	r3, r3, #15
 8001da6:	3b04      	subs	r3, #4
 8001da8:	0112      	lsls	r2, r2, #4
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	440b      	add	r3, r1
 8001dae:	761a      	strb	r2, [r3, #24]
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc80      	pop	{r7}
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	e000e100 	.word	0xe000e100
 8001dc0:	e000ed00 	.word	0xe000ed00

08001dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b089      	sub	sp, #36	; 0x24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f003 0307 	and.w	r3, r3, #7
 8001dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	f1c3 0307 	rsb	r3, r3, #7
 8001dde:	2b04      	cmp	r3, #4
 8001de0:	bf28      	it	cs
 8001de2:	2304      	movcs	r3, #4
 8001de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	3304      	adds	r3, #4
 8001dea:	2b06      	cmp	r3, #6
 8001dec:	d902      	bls.n	8001df4 <NVIC_EncodePriority+0x30>
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	3b03      	subs	r3, #3
 8001df2:	e000      	b.n	8001df6 <NVIC_EncodePriority+0x32>
 8001df4:	2300      	movs	r3, #0
 8001df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43da      	mvns	r2, r3
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	401a      	ands	r2, r3
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	fa01 f303 	lsl.w	r3, r1, r3
 8001e16:	43d9      	mvns	r1, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e1c:	4313      	orrs	r3, r2
         );
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3724      	adds	r7, #36	; 0x24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bc80      	pop	{r7}
 8001e26:	4770      	bx	lr

08001e28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3b01      	subs	r3, #1
 8001e34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e38:	d301      	bcc.n	8001e3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e00f      	b.n	8001e5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e3e:	4a0a      	ldr	r2, [pc, #40]	; (8001e68 <SysTick_Config+0x40>)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	3b01      	subs	r3, #1
 8001e44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e46:	210f      	movs	r1, #15
 8001e48:	f04f 30ff 	mov.w	r0, #4294967295
 8001e4c:	f7ff ff90 	bl	8001d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e50:	4b05      	ldr	r3, [pc, #20]	; (8001e68 <SysTick_Config+0x40>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e56:	4b04      	ldr	r3, [pc, #16]	; (8001e68 <SysTick_Config+0x40>)
 8001e58:	2207      	movs	r2, #7
 8001e5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	e000e010 	.word	0xe000e010

08001e6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f7ff ff2d 	bl	8001cd4 <__NVIC_SetPriorityGrouping>
}
 8001e7a:	bf00      	nop
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b086      	sub	sp, #24
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	4603      	mov	r3, r0
 8001e8a:	60b9      	str	r1, [r7, #8]
 8001e8c:	607a      	str	r2, [r7, #4]
 8001e8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e94:	f7ff ff42 	bl	8001d1c <__NVIC_GetPriorityGrouping>
 8001e98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	68b9      	ldr	r1, [r7, #8]
 8001e9e:	6978      	ldr	r0, [r7, #20]
 8001ea0:	f7ff ff90 	bl	8001dc4 <NVIC_EncodePriority>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eaa:	4611      	mov	r1, r2
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff ff5f 	bl	8001d70 <__NVIC_SetPriority>
}
 8001eb2:	bf00      	nop
 8001eb4:	3718      	adds	r7, #24
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff ff35 	bl	8001d38 <__NVIC_EnableIRQ>
}
 8001ece:	bf00      	nop
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b082      	sub	sp, #8
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7ff ffa2 	bl	8001e28 <SysTick_Config>
 8001ee4:	4603      	mov	r3, r0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b08b      	sub	sp, #44	; 0x2c
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001efa:	2300      	movs	r3, #0
 8001efc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001efe:	2300      	movs	r3, #0
 8001f00:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f02:	e161      	b.n	80021c8 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f04:	2201      	movs	r2, #1
 8001f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	69fa      	ldr	r2, [r7, #28]
 8001f14:	4013      	ands	r3, r2
 8001f16:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	f040 8150 	bne.w	80021c2 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	4a97      	ldr	r2, [pc, #604]	; (8002184 <HAL_GPIO_Init+0x294>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d05e      	beq.n	8001fea <HAL_GPIO_Init+0xfa>
 8001f2c:	4a95      	ldr	r2, [pc, #596]	; (8002184 <HAL_GPIO_Init+0x294>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d875      	bhi.n	800201e <HAL_GPIO_Init+0x12e>
 8001f32:	4a95      	ldr	r2, [pc, #596]	; (8002188 <HAL_GPIO_Init+0x298>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d058      	beq.n	8001fea <HAL_GPIO_Init+0xfa>
 8001f38:	4a93      	ldr	r2, [pc, #588]	; (8002188 <HAL_GPIO_Init+0x298>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d86f      	bhi.n	800201e <HAL_GPIO_Init+0x12e>
 8001f3e:	4a93      	ldr	r2, [pc, #588]	; (800218c <HAL_GPIO_Init+0x29c>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d052      	beq.n	8001fea <HAL_GPIO_Init+0xfa>
 8001f44:	4a91      	ldr	r2, [pc, #580]	; (800218c <HAL_GPIO_Init+0x29c>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d869      	bhi.n	800201e <HAL_GPIO_Init+0x12e>
 8001f4a:	4a91      	ldr	r2, [pc, #580]	; (8002190 <HAL_GPIO_Init+0x2a0>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d04c      	beq.n	8001fea <HAL_GPIO_Init+0xfa>
 8001f50:	4a8f      	ldr	r2, [pc, #572]	; (8002190 <HAL_GPIO_Init+0x2a0>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d863      	bhi.n	800201e <HAL_GPIO_Init+0x12e>
 8001f56:	4a8f      	ldr	r2, [pc, #572]	; (8002194 <HAL_GPIO_Init+0x2a4>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d046      	beq.n	8001fea <HAL_GPIO_Init+0xfa>
 8001f5c:	4a8d      	ldr	r2, [pc, #564]	; (8002194 <HAL_GPIO_Init+0x2a4>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d85d      	bhi.n	800201e <HAL_GPIO_Init+0x12e>
 8001f62:	2b12      	cmp	r3, #18
 8001f64:	d82a      	bhi.n	8001fbc <HAL_GPIO_Init+0xcc>
 8001f66:	2b12      	cmp	r3, #18
 8001f68:	d859      	bhi.n	800201e <HAL_GPIO_Init+0x12e>
 8001f6a:	a201      	add	r2, pc, #4	; (adr r2, 8001f70 <HAL_GPIO_Init+0x80>)
 8001f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f70:	08001feb 	.word	0x08001feb
 8001f74:	08001fc5 	.word	0x08001fc5
 8001f78:	08001fd7 	.word	0x08001fd7
 8001f7c:	08002019 	.word	0x08002019
 8001f80:	0800201f 	.word	0x0800201f
 8001f84:	0800201f 	.word	0x0800201f
 8001f88:	0800201f 	.word	0x0800201f
 8001f8c:	0800201f 	.word	0x0800201f
 8001f90:	0800201f 	.word	0x0800201f
 8001f94:	0800201f 	.word	0x0800201f
 8001f98:	0800201f 	.word	0x0800201f
 8001f9c:	0800201f 	.word	0x0800201f
 8001fa0:	0800201f 	.word	0x0800201f
 8001fa4:	0800201f 	.word	0x0800201f
 8001fa8:	0800201f 	.word	0x0800201f
 8001fac:	0800201f 	.word	0x0800201f
 8001fb0:	0800201f 	.word	0x0800201f
 8001fb4:	08001fcd 	.word	0x08001fcd
 8001fb8:	08001fe1 	.word	0x08001fe1
 8001fbc:	4a76      	ldr	r2, [pc, #472]	; (8002198 <HAL_GPIO_Init+0x2a8>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d013      	beq.n	8001fea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fc2:	e02c      	b.n	800201e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	623b      	str	r3, [r7, #32]
          break;
 8001fca:	e029      	b.n	8002020 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	3304      	adds	r3, #4
 8001fd2:	623b      	str	r3, [r7, #32]
          break;
 8001fd4:	e024      	b.n	8002020 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	68db      	ldr	r3, [r3, #12]
 8001fda:	3308      	adds	r3, #8
 8001fdc:	623b      	str	r3, [r7, #32]
          break;
 8001fde:	e01f      	b.n	8002020 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	330c      	adds	r3, #12
 8001fe6:	623b      	str	r3, [r7, #32]
          break;
 8001fe8:	e01a      	b.n	8002020 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d102      	bne.n	8001ff8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ff2:	2304      	movs	r3, #4
 8001ff4:	623b      	str	r3, [r7, #32]
          break;
 8001ff6:	e013      	b.n	8002020 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d105      	bne.n	800200c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002000:	2308      	movs	r3, #8
 8002002:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	69fa      	ldr	r2, [r7, #28]
 8002008:	611a      	str	r2, [r3, #16]
          break;
 800200a:	e009      	b.n	8002020 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800200c:	2308      	movs	r3, #8
 800200e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	69fa      	ldr	r2, [r7, #28]
 8002014:	615a      	str	r2, [r3, #20]
          break;
 8002016:	e003      	b.n	8002020 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002018:	2300      	movs	r3, #0
 800201a:	623b      	str	r3, [r7, #32]
          break;
 800201c:	e000      	b.n	8002020 <HAL_GPIO_Init+0x130>
          break;
 800201e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	2bff      	cmp	r3, #255	; 0xff
 8002024:	d801      	bhi.n	800202a <HAL_GPIO_Init+0x13a>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	e001      	b.n	800202e <HAL_GPIO_Init+0x13e>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	3304      	adds	r3, #4
 800202e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	2bff      	cmp	r3, #255	; 0xff
 8002034:	d802      	bhi.n	800203c <HAL_GPIO_Init+0x14c>
 8002036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	e002      	b.n	8002042 <HAL_GPIO_Init+0x152>
 800203c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203e:	3b08      	subs	r3, #8
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	210f      	movs	r1, #15
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	fa01 f303 	lsl.w	r3, r1, r3
 8002050:	43db      	mvns	r3, r3
 8002052:	401a      	ands	r2, r3
 8002054:	6a39      	ldr	r1, [r7, #32]
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	fa01 f303 	lsl.w	r3, r1, r3
 800205c:	431a      	orrs	r2, r3
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206a:	2b00      	cmp	r3, #0
 800206c:	f000 80a9 	beq.w	80021c2 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002070:	4b4a      	ldr	r3, [pc, #296]	; (800219c <HAL_GPIO_Init+0x2ac>)
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	4a49      	ldr	r2, [pc, #292]	; (800219c <HAL_GPIO_Init+0x2ac>)
 8002076:	f043 0301 	orr.w	r3, r3, #1
 800207a:	6193      	str	r3, [r2, #24]
 800207c:	4b47      	ldr	r3, [pc, #284]	; (800219c <HAL_GPIO_Init+0x2ac>)
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	f003 0301 	and.w	r3, r3, #1
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002088:	4a45      	ldr	r2, [pc, #276]	; (80021a0 <HAL_GPIO_Init+0x2b0>)
 800208a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208c:	089b      	lsrs	r3, r3, #2
 800208e:	3302      	adds	r3, #2
 8002090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002094:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002098:	f003 0303 	and.w	r3, r3, #3
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	220f      	movs	r2, #15
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	4013      	ands	r3, r2
 80020aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a3d      	ldr	r2, [pc, #244]	; (80021a4 <HAL_GPIO_Init+0x2b4>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d00d      	beq.n	80020d0 <HAL_GPIO_Init+0x1e0>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a3c      	ldr	r2, [pc, #240]	; (80021a8 <HAL_GPIO_Init+0x2b8>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d007      	beq.n	80020cc <HAL_GPIO_Init+0x1dc>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4a3b      	ldr	r2, [pc, #236]	; (80021ac <HAL_GPIO_Init+0x2bc>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d101      	bne.n	80020c8 <HAL_GPIO_Init+0x1d8>
 80020c4:	2302      	movs	r3, #2
 80020c6:	e004      	b.n	80020d2 <HAL_GPIO_Init+0x1e2>
 80020c8:	2303      	movs	r3, #3
 80020ca:	e002      	b.n	80020d2 <HAL_GPIO_Init+0x1e2>
 80020cc:	2301      	movs	r3, #1
 80020ce:	e000      	b.n	80020d2 <HAL_GPIO_Init+0x1e2>
 80020d0:	2300      	movs	r3, #0
 80020d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020d4:	f002 0203 	and.w	r2, r2, #3
 80020d8:	0092      	lsls	r2, r2, #2
 80020da:	4093      	lsls	r3, r2
 80020dc:	68fa      	ldr	r2, [r7, #12]
 80020de:	4313      	orrs	r3, r2
 80020e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020e2:	492f      	ldr	r1, [pc, #188]	; (80021a0 <HAL_GPIO_Init+0x2b0>)
 80020e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e6:	089b      	lsrs	r3, r3, #2
 80020e8:	3302      	adds	r3, #2
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d006      	beq.n	800210a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020fc:	4b2c      	ldr	r3, [pc, #176]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	492b      	ldr	r1, [pc, #172]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	4313      	orrs	r3, r2
 8002106:	600b      	str	r3, [r1, #0]
 8002108:	e006      	b.n	8002118 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800210a:	4b29      	ldr	r3, [pc, #164]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	43db      	mvns	r3, r3
 8002112:	4927      	ldr	r1, [pc, #156]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 8002114:	4013      	ands	r3, r2
 8002116:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d006      	beq.n	8002132 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002124:	4b22      	ldr	r3, [pc, #136]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 8002126:	685a      	ldr	r2, [r3, #4]
 8002128:	4921      	ldr	r1, [pc, #132]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	4313      	orrs	r3, r2
 800212e:	604b      	str	r3, [r1, #4]
 8002130:	e006      	b.n	8002140 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002132:	4b1f      	ldr	r3, [pc, #124]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 8002134:	685a      	ldr	r2, [r3, #4]
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	43db      	mvns	r3, r3
 800213a:	491d      	ldr	r1, [pc, #116]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 800213c:	4013      	ands	r3, r2
 800213e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d006      	beq.n	800215a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800214c:	4b18      	ldr	r3, [pc, #96]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	4917      	ldr	r1, [pc, #92]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	4313      	orrs	r3, r2
 8002156:	608b      	str	r3, [r1, #8]
 8002158:	e006      	b.n	8002168 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800215a:	4b15      	ldr	r3, [pc, #84]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 800215c:	689a      	ldr	r2, [r3, #8]
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	43db      	mvns	r3, r3
 8002162:	4913      	ldr	r1, [pc, #76]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 8002164:	4013      	ands	r3, r2
 8002166:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d01f      	beq.n	80021b4 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002174:	4b0e      	ldr	r3, [pc, #56]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 8002176:	68da      	ldr	r2, [r3, #12]
 8002178:	490d      	ldr	r1, [pc, #52]	; (80021b0 <HAL_GPIO_Init+0x2c0>)
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	4313      	orrs	r3, r2
 800217e:	60cb      	str	r3, [r1, #12]
 8002180:	e01f      	b.n	80021c2 <HAL_GPIO_Init+0x2d2>
 8002182:	bf00      	nop
 8002184:	10320000 	.word	0x10320000
 8002188:	10310000 	.word	0x10310000
 800218c:	10220000 	.word	0x10220000
 8002190:	10210000 	.word	0x10210000
 8002194:	10120000 	.word	0x10120000
 8002198:	10110000 	.word	0x10110000
 800219c:	40021000 	.word	0x40021000
 80021a0:	40010000 	.word	0x40010000
 80021a4:	40010800 	.word	0x40010800
 80021a8:	40010c00 	.word	0x40010c00
 80021ac:	40011000 	.word	0x40011000
 80021b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021b4:	4b0b      	ldr	r3, [pc, #44]	; (80021e4 <HAL_GPIO_Init+0x2f4>)
 80021b6:	68da      	ldr	r2, [r3, #12]
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	43db      	mvns	r3, r3
 80021bc:	4909      	ldr	r1, [pc, #36]	; (80021e4 <HAL_GPIO_Init+0x2f4>)
 80021be:	4013      	ands	r3, r2
 80021c0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80021c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c4:	3301      	adds	r3, #1
 80021c6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ce:	fa22 f303 	lsr.w	r3, r2, r3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f47f ae96 	bne.w	8001f04 <HAL_GPIO_Init+0x14>
  }
}
 80021d8:	bf00      	nop
 80021da:	bf00      	nop
 80021dc:	372c      	adds	r7, #44	; 0x2c
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr
 80021e4:	40010400 	.word	0x40010400

080021e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	460b      	mov	r3, r1
 80021f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689a      	ldr	r2, [r3, #8]
 80021f8:	887b      	ldrh	r3, [r7, #2]
 80021fa:	4013      	ands	r3, r2
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d002      	beq.n	8002206 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002200:	2301      	movs	r3, #1
 8002202:	73fb      	strb	r3, [r7, #15]
 8002204:	e001      	b.n	800220a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002206:	2300      	movs	r3, #0
 8002208:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800220a:	7bfb      	ldrb	r3, [r7, #15]
}
 800220c:	4618      	mov	r0, r3
 800220e:	3714      	adds	r7, #20
 8002210:	46bd      	mov	sp, r7
 8002212:	bc80      	pop	{r7}
 8002214:	4770      	bx	lr

08002216 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002216:	b480      	push	{r7}
 8002218:	b083      	sub	sp, #12
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
 800221e:	460b      	mov	r3, r1
 8002220:	807b      	strh	r3, [r7, #2]
 8002222:	4613      	mov	r3, r2
 8002224:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002226:	787b      	ldrb	r3, [r7, #1]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d003      	beq.n	8002234 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800222c:	887a      	ldrh	r2, [r7, #2]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002232:	e003      	b.n	800223c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002234:	887b      	ldrh	r3, [r7, #2]
 8002236:	041a      	lsls	r2, r3, #16
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	611a      	str	r2, [r3, #16]
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr

08002246 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002246:	b480      	push	{r7}
 8002248:	b085      	sub	sp, #20
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
 800224e:	460b      	mov	r3, r1
 8002250:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002258:	887a      	ldrh	r2, [r7, #2]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	4013      	ands	r3, r2
 800225e:	041a      	lsls	r2, r3, #16
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	43d9      	mvns	r1, r3
 8002264:	887b      	ldrh	r3, [r7, #2]
 8002266:	400b      	ands	r3, r1
 8002268:	431a      	orrs	r2, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	611a      	str	r2, [r3, #16]
}
 800226e:	bf00      	nop
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr

08002278 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b086      	sub	sp, #24
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e272      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	2b00      	cmp	r3, #0
 8002294:	f000 8087 	beq.w	80023a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002298:	4b92      	ldr	r3, [pc, #584]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f003 030c 	and.w	r3, r3, #12
 80022a0:	2b04      	cmp	r3, #4
 80022a2:	d00c      	beq.n	80022be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022a4:	4b8f      	ldr	r3, [pc, #572]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f003 030c 	and.w	r3, r3, #12
 80022ac:	2b08      	cmp	r3, #8
 80022ae:	d112      	bne.n	80022d6 <HAL_RCC_OscConfig+0x5e>
 80022b0:	4b8c      	ldr	r3, [pc, #560]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022bc:	d10b      	bne.n	80022d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022be:	4b89      	ldr	r3, [pc, #548]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d06c      	beq.n	80023a4 <HAL_RCC_OscConfig+0x12c>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d168      	bne.n	80023a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e24c      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022de:	d106      	bne.n	80022ee <HAL_RCC_OscConfig+0x76>
 80022e0:	4b80      	ldr	r3, [pc, #512]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a7f      	ldr	r2, [pc, #508]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80022e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022ea:	6013      	str	r3, [r2, #0]
 80022ec:	e02e      	b.n	800234c <HAL_RCC_OscConfig+0xd4>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d10c      	bne.n	8002310 <HAL_RCC_OscConfig+0x98>
 80022f6:	4b7b      	ldr	r3, [pc, #492]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a7a      	ldr	r2, [pc, #488]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80022fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002300:	6013      	str	r3, [r2, #0]
 8002302:	4b78      	ldr	r3, [pc, #480]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a77      	ldr	r2, [pc, #476]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 8002308:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800230c:	6013      	str	r3, [r2, #0]
 800230e:	e01d      	b.n	800234c <HAL_RCC_OscConfig+0xd4>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002318:	d10c      	bne.n	8002334 <HAL_RCC_OscConfig+0xbc>
 800231a:	4b72      	ldr	r3, [pc, #456]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a71      	ldr	r2, [pc, #452]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 8002320:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002324:	6013      	str	r3, [r2, #0]
 8002326:	4b6f      	ldr	r3, [pc, #444]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a6e      	ldr	r2, [pc, #440]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 800232c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002330:	6013      	str	r3, [r2, #0]
 8002332:	e00b      	b.n	800234c <HAL_RCC_OscConfig+0xd4>
 8002334:	4b6b      	ldr	r3, [pc, #428]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a6a      	ldr	r2, [pc, #424]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 800233a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800233e:	6013      	str	r3, [r2, #0]
 8002340:	4b68      	ldr	r3, [pc, #416]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a67      	ldr	r2, [pc, #412]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 8002346:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800234a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d013      	beq.n	800237c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002354:	f7ff fcb4 	bl	8001cc0 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800235c:	f7ff fcb0 	bl	8001cc0 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b64      	cmp	r3, #100	; 0x64
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e200      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800236e:	4b5d      	ldr	r3, [pc, #372]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d0f0      	beq.n	800235c <HAL_RCC_OscConfig+0xe4>
 800237a:	e014      	b.n	80023a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800237c:	f7ff fca0 	bl	8001cc0 <HAL_GetTick>
 8002380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002384:	f7ff fc9c 	bl	8001cc0 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b64      	cmp	r3, #100	; 0x64
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e1ec      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002396:	4b53      	ldr	r3, [pc, #332]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1f0      	bne.n	8002384 <HAL_RCC_OscConfig+0x10c>
 80023a2:	e000      	b.n	80023a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d063      	beq.n	800247a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023b2:	4b4c      	ldr	r3, [pc, #304]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f003 030c 	and.w	r3, r3, #12
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00b      	beq.n	80023d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80023be:	4b49      	ldr	r3, [pc, #292]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f003 030c 	and.w	r3, r3, #12
 80023c6:	2b08      	cmp	r3, #8
 80023c8:	d11c      	bne.n	8002404 <HAL_RCC_OscConfig+0x18c>
 80023ca:	4b46      	ldr	r3, [pc, #280]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d116      	bne.n	8002404 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023d6:	4b43      	ldr	r3, [pc, #268]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d005      	beq.n	80023ee <HAL_RCC_OscConfig+0x176>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d001      	beq.n	80023ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e1c0      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ee:	4b3d      	ldr	r3, [pc, #244]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	00db      	lsls	r3, r3, #3
 80023fc:	4939      	ldr	r1, [pc, #228]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80023fe:	4313      	orrs	r3, r2
 8002400:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002402:	e03a      	b.n	800247a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	691b      	ldr	r3, [r3, #16]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d020      	beq.n	800244e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800240c:	4b36      	ldr	r3, [pc, #216]	; (80024e8 <HAL_RCC_OscConfig+0x270>)
 800240e:	2201      	movs	r2, #1
 8002410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002412:	f7ff fc55 	bl	8001cc0 <HAL_GetTick>
 8002416:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002418:	e008      	b.n	800242c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800241a:	f7ff fc51 	bl	8001cc0 <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	2b02      	cmp	r3, #2
 8002426:	d901      	bls.n	800242c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	e1a1      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800242c:	4b2d      	ldr	r3, [pc, #180]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0302 	and.w	r3, r3, #2
 8002434:	2b00      	cmp	r3, #0
 8002436:	d0f0      	beq.n	800241a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002438:	4b2a      	ldr	r3, [pc, #168]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	695b      	ldr	r3, [r3, #20]
 8002444:	00db      	lsls	r3, r3, #3
 8002446:	4927      	ldr	r1, [pc, #156]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 8002448:	4313      	orrs	r3, r2
 800244a:	600b      	str	r3, [r1, #0]
 800244c:	e015      	b.n	800247a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800244e:	4b26      	ldr	r3, [pc, #152]	; (80024e8 <HAL_RCC_OscConfig+0x270>)
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002454:	f7ff fc34 	bl	8001cc0 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800245c:	f7ff fc30 	bl	8001cc0 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e180      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800246e:	4b1d      	ldr	r3, [pc, #116]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1f0      	bne.n	800245c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0308 	and.w	r3, r3, #8
 8002482:	2b00      	cmp	r3, #0
 8002484:	d03a      	beq.n	80024fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	699b      	ldr	r3, [r3, #24]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d019      	beq.n	80024c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800248e:	4b17      	ldr	r3, [pc, #92]	; (80024ec <HAL_RCC_OscConfig+0x274>)
 8002490:	2201      	movs	r2, #1
 8002492:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002494:	f7ff fc14 	bl	8001cc0 <HAL_GetTick>
 8002498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800249a:	e008      	b.n	80024ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800249c:	f7ff fc10 	bl	8001cc0 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e160      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024ae:	4b0d      	ldr	r3, [pc, #52]	; (80024e4 <HAL_RCC_OscConfig+0x26c>)
 80024b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d0f0      	beq.n	800249c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80024ba:	2001      	movs	r0, #1
 80024bc:	f000 faa6 	bl	8002a0c <RCC_Delay>
 80024c0:	e01c      	b.n	80024fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024c2:	4b0a      	ldr	r3, [pc, #40]	; (80024ec <HAL_RCC_OscConfig+0x274>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024c8:	f7ff fbfa 	bl	8001cc0 <HAL_GetTick>
 80024cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024ce:	e00f      	b.n	80024f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024d0:	f7ff fbf6 	bl	8001cc0 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d908      	bls.n	80024f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e146      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
 80024e2:	bf00      	nop
 80024e4:	40021000 	.word	0x40021000
 80024e8:	42420000 	.word	0x42420000
 80024ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024f0:	4b92      	ldr	r3, [pc, #584]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80024f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f4:	f003 0302 	and.w	r3, r3, #2
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1e9      	bne.n	80024d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0304 	and.w	r3, r3, #4
 8002504:	2b00      	cmp	r3, #0
 8002506:	f000 80a6 	beq.w	8002656 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800250a:	2300      	movs	r3, #0
 800250c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800250e:	4b8b      	ldr	r3, [pc, #556]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 8002510:	69db      	ldr	r3, [r3, #28]
 8002512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d10d      	bne.n	8002536 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800251a:	4b88      	ldr	r3, [pc, #544]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 800251c:	69db      	ldr	r3, [r3, #28]
 800251e:	4a87      	ldr	r2, [pc, #540]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 8002520:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002524:	61d3      	str	r3, [r2, #28]
 8002526:	4b85      	ldr	r3, [pc, #532]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800252e:	60bb      	str	r3, [r7, #8]
 8002530:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002532:	2301      	movs	r3, #1
 8002534:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002536:	4b82      	ldr	r3, [pc, #520]	; (8002740 <HAL_RCC_OscConfig+0x4c8>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800253e:	2b00      	cmp	r3, #0
 8002540:	d118      	bne.n	8002574 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002542:	4b7f      	ldr	r3, [pc, #508]	; (8002740 <HAL_RCC_OscConfig+0x4c8>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a7e      	ldr	r2, [pc, #504]	; (8002740 <HAL_RCC_OscConfig+0x4c8>)
 8002548:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800254c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800254e:	f7ff fbb7 	bl	8001cc0 <HAL_GetTick>
 8002552:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002554:	e008      	b.n	8002568 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002556:	f7ff fbb3 	bl	8001cc0 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b64      	cmp	r3, #100	; 0x64
 8002562:	d901      	bls.n	8002568 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e103      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002568:	4b75      	ldr	r3, [pc, #468]	; (8002740 <HAL_RCC_OscConfig+0x4c8>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002570:	2b00      	cmp	r3, #0
 8002572:	d0f0      	beq.n	8002556 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d106      	bne.n	800258a <HAL_RCC_OscConfig+0x312>
 800257c:	4b6f      	ldr	r3, [pc, #444]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 800257e:	6a1b      	ldr	r3, [r3, #32]
 8002580:	4a6e      	ldr	r2, [pc, #440]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 8002582:	f043 0301 	orr.w	r3, r3, #1
 8002586:	6213      	str	r3, [r2, #32]
 8002588:	e02d      	b.n	80025e6 <HAL_RCC_OscConfig+0x36e>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d10c      	bne.n	80025ac <HAL_RCC_OscConfig+0x334>
 8002592:	4b6a      	ldr	r3, [pc, #424]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 8002594:	6a1b      	ldr	r3, [r3, #32]
 8002596:	4a69      	ldr	r2, [pc, #420]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 8002598:	f023 0301 	bic.w	r3, r3, #1
 800259c:	6213      	str	r3, [r2, #32]
 800259e:	4b67      	ldr	r3, [pc, #412]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80025a0:	6a1b      	ldr	r3, [r3, #32]
 80025a2:	4a66      	ldr	r2, [pc, #408]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80025a4:	f023 0304 	bic.w	r3, r3, #4
 80025a8:	6213      	str	r3, [r2, #32]
 80025aa:	e01c      	b.n	80025e6 <HAL_RCC_OscConfig+0x36e>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	2b05      	cmp	r3, #5
 80025b2:	d10c      	bne.n	80025ce <HAL_RCC_OscConfig+0x356>
 80025b4:	4b61      	ldr	r3, [pc, #388]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	4a60      	ldr	r2, [pc, #384]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80025ba:	f043 0304 	orr.w	r3, r3, #4
 80025be:	6213      	str	r3, [r2, #32]
 80025c0:	4b5e      	ldr	r3, [pc, #376]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	4a5d      	ldr	r2, [pc, #372]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80025c6:	f043 0301 	orr.w	r3, r3, #1
 80025ca:	6213      	str	r3, [r2, #32]
 80025cc:	e00b      	b.n	80025e6 <HAL_RCC_OscConfig+0x36e>
 80025ce:	4b5b      	ldr	r3, [pc, #364]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80025d0:	6a1b      	ldr	r3, [r3, #32]
 80025d2:	4a5a      	ldr	r2, [pc, #360]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80025d4:	f023 0301 	bic.w	r3, r3, #1
 80025d8:	6213      	str	r3, [r2, #32]
 80025da:	4b58      	ldr	r3, [pc, #352]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80025dc:	6a1b      	ldr	r3, [r3, #32]
 80025de:	4a57      	ldr	r2, [pc, #348]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80025e0:	f023 0304 	bic.w	r3, r3, #4
 80025e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d015      	beq.n	800261a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ee:	f7ff fb67 	bl	8001cc0 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025f4:	e00a      	b.n	800260c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025f6:	f7ff fb63 	bl	8001cc0 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	f241 3288 	movw	r2, #5000	; 0x1388
 8002604:	4293      	cmp	r3, r2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e0b1      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800260c:	4b4b      	ldr	r3, [pc, #300]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 800260e:	6a1b      	ldr	r3, [r3, #32]
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d0ee      	beq.n	80025f6 <HAL_RCC_OscConfig+0x37e>
 8002618:	e014      	b.n	8002644 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800261a:	f7ff fb51 	bl	8001cc0 <HAL_GetTick>
 800261e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002620:	e00a      	b.n	8002638 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002622:	f7ff fb4d 	bl	8001cc0 <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002630:	4293      	cmp	r3, r2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e09b      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002638:	4b40      	ldr	r3, [pc, #256]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 800263a:	6a1b      	ldr	r3, [r3, #32]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1ee      	bne.n	8002622 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002644:	7dfb      	ldrb	r3, [r7, #23]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d105      	bne.n	8002656 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800264a:	4b3c      	ldr	r3, [pc, #240]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 800264c:	69db      	ldr	r3, [r3, #28]
 800264e:	4a3b      	ldr	r2, [pc, #236]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 8002650:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002654:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	2b00      	cmp	r3, #0
 800265c:	f000 8087 	beq.w	800276e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002660:	4b36      	ldr	r3, [pc, #216]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f003 030c 	and.w	r3, r3, #12
 8002668:	2b08      	cmp	r3, #8
 800266a:	d061      	beq.n	8002730 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	2b02      	cmp	r3, #2
 8002672:	d146      	bne.n	8002702 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002674:	4b33      	ldr	r3, [pc, #204]	; (8002744 <HAL_RCC_OscConfig+0x4cc>)
 8002676:	2200      	movs	r2, #0
 8002678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800267a:	f7ff fb21 	bl	8001cc0 <HAL_GetTick>
 800267e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002680:	e008      	b.n	8002694 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002682:	f7ff fb1d 	bl	8001cc0 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d901      	bls.n	8002694 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e06d      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002694:	4b29      	ldr	r3, [pc, #164]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d1f0      	bne.n	8002682 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6a1b      	ldr	r3, [r3, #32]
 80026a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026a8:	d108      	bne.n	80026bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80026aa:	4b24      	ldr	r3, [pc, #144]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	4921      	ldr	r1, [pc, #132]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80026b8:	4313      	orrs	r3, r2
 80026ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026bc:	4b1f      	ldr	r3, [pc, #124]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a19      	ldr	r1, [r3, #32]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026cc:	430b      	orrs	r3, r1
 80026ce:	491b      	ldr	r1, [pc, #108]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80026d0:	4313      	orrs	r3, r2
 80026d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026d4:	4b1b      	ldr	r3, [pc, #108]	; (8002744 <HAL_RCC_OscConfig+0x4cc>)
 80026d6:	2201      	movs	r2, #1
 80026d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026da:	f7ff faf1 	bl	8001cc0 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026e2:	f7ff faed 	bl	8001cc0 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e03d      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026f4:	4b11      	ldr	r3, [pc, #68]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0f0      	beq.n	80026e2 <HAL_RCC_OscConfig+0x46a>
 8002700:	e035      	b.n	800276e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002702:	4b10      	ldr	r3, [pc, #64]	; (8002744 <HAL_RCC_OscConfig+0x4cc>)
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002708:	f7ff fada 	bl	8001cc0 <HAL_GetTick>
 800270c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800270e:	e008      	b.n	8002722 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002710:	f7ff fad6 	bl	8001cc0 <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	2b02      	cmp	r3, #2
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e026      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002722:	4b06      	ldr	r3, [pc, #24]	; (800273c <HAL_RCC_OscConfig+0x4c4>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d1f0      	bne.n	8002710 <HAL_RCC_OscConfig+0x498>
 800272e:	e01e      	b.n	800276e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	69db      	ldr	r3, [r3, #28]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d107      	bne.n	8002748 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e019      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
 800273c:	40021000 	.word	0x40021000
 8002740:	40007000 	.word	0x40007000
 8002744:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002748:	4b0b      	ldr	r3, [pc, #44]	; (8002778 <HAL_RCC_OscConfig+0x500>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a1b      	ldr	r3, [r3, #32]
 8002758:	429a      	cmp	r2, r3
 800275a:	d106      	bne.n	800276a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002766:	429a      	cmp	r2, r3
 8002768:	d001      	beq.n	800276e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e000      	b.n	8002770 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	40021000 	.word	0x40021000

0800277c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d101      	bne.n	8002790 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e0d0      	b.n	8002932 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002790:	4b6a      	ldr	r3, [pc, #424]	; (800293c <HAL_RCC_ClockConfig+0x1c0>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	429a      	cmp	r2, r3
 800279c:	d910      	bls.n	80027c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279e:	4b67      	ldr	r3, [pc, #412]	; (800293c <HAL_RCC_ClockConfig+0x1c0>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f023 0207 	bic.w	r2, r3, #7
 80027a6:	4965      	ldr	r1, [pc, #404]	; (800293c <HAL_RCC_ClockConfig+0x1c0>)
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ae:	4b63      	ldr	r3, [pc, #396]	; (800293c <HAL_RCC_ClockConfig+0x1c0>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d001      	beq.n	80027c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e0b8      	b.n	8002932 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0302 	and.w	r3, r3, #2
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d020      	beq.n	800280e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0304 	and.w	r3, r3, #4
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d005      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027d8:	4b59      	ldr	r3, [pc, #356]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	4a58      	ldr	r2, [pc, #352]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 80027de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80027e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0308 	and.w	r3, r3, #8
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d005      	beq.n	80027fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027f0:	4b53      	ldr	r3, [pc, #332]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	4a52      	ldr	r2, [pc, #328]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 80027f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80027fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027fc:	4b50      	ldr	r3, [pc, #320]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	494d      	ldr	r1, [pc, #308]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 800280a:	4313      	orrs	r3, r2
 800280c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	2b00      	cmp	r3, #0
 8002818:	d040      	beq.n	800289c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d107      	bne.n	8002832 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002822:	4b47      	ldr	r3, [pc, #284]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d115      	bne.n	800285a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e07f      	b.n	8002932 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	2b02      	cmp	r3, #2
 8002838:	d107      	bne.n	800284a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800283a:	4b41      	ldr	r3, [pc, #260]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d109      	bne.n	800285a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e073      	b.n	8002932 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800284a:	4b3d      	ldr	r3, [pc, #244]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d101      	bne.n	800285a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e06b      	b.n	8002932 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800285a:	4b39      	ldr	r3, [pc, #228]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f023 0203 	bic.w	r2, r3, #3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	4936      	ldr	r1, [pc, #216]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 8002868:	4313      	orrs	r3, r2
 800286a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800286c:	f7ff fa28 	bl	8001cc0 <HAL_GetTick>
 8002870:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002872:	e00a      	b.n	800288a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002874:	f7ff fa24 	bl	8001cc0 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002882:	4293      	cmp	r3, r2
 8002884:	d901      	bls.n	800288a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e053      	b.n	8002932 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800288a:	4b2d      	ldr	r3, [pc, #180]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f003 020c 	and.w	r2, r3, #12
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	429a      	cmp	r2, r3
 800289a:	d1eb      	bne.n	8002874 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800289c:	4b27      	ldr	r3, [pc, #156]	; (800293c <HAL_RCC_ClockConfig+0x1c0>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0307 	and.w	r3, r3, #7
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d210      	bcs.n	80028cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028aa:	4b24      	ldr	r3, [pc, #144]	; (800293c <HAL_RCC_ClockConfig+0x1c0>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f023 0207 	bic.w	r2, r3, #7
 80028b2:	4922      	ldr	r1, [pc, #136]	; (800293c <HAL_RCC_ClockConfig+0x1c0>)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ba:	4b20      	ldr	r3, [pc, #128]	; (800293c <HAL_RCC_ClockConfig+0x1c0>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0307 	and.w	r3, r3, #7
 80028c2:	683a      	ldr	r2, [r7, #0]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d001      	beq.n	80028cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e032      	b.n	8002932 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0304 	and.w	r3, r3, #4
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d008      	beq.n	80028ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028d8:	4b19      	ldr	r3, [pc, #100]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	4916      	ldr	r1, [pc, #88]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 80028e6:	4313      	orrs	r3, r2
 80028e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0308 	and.w	r3, r3, #8
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d009      	beq.n	800290a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028f6:	4b12      	ldr	r3, [pc, #72]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	490e      	ldr	r1, [pc, #56]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 8002906:	4313      	orrs	r3, r2
 8002908:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800290a:	f000 f821 	bl	8002950 <HAL_RCC_GetSysClockFreq>
 800290e:	4602      	mov	r2, r0
 8002910:	4b0b      	ldr	r3, [pc, #44]	; (8002940 <HAL_RCC_ClockConfig+0x1c4>)
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	091b      	lsrs	r3, r3, #4
 8002916:	f003 030f 	and.w	r3, r3, #15
 800291a:	490a      	ldr	r1, [pc, #40]	; (8002944 <HAL_RCC_ClockConfig+0x1c8>)
 800291c:	5ccb      	ldrb	r3, [r1, r3]
 800291e:	fa22 f303 	lsr.w	r3, r2, r3
 8002922:	4a09      	ldr	r2, [pc, #36]	; (8002948 <HAL_RCC_ClockConfig+0x1cc>)
 8002924:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002926:	4b09      	ldr	r3, [pc, #36]	; (800294c <HAL_RCC_ClockConfig+0x1d0>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff f986 	bl	8001c3c <HAL_InitTick>

  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3710      	adds	r7, #16
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	40022000 	.word	0x40022000
 8002940:	40021000 	.word	0x40021000
 8002944:	08003290 	.word	0x08003290
 8002948:	20000034 	.word	0x20000034
 800294c:	20000038 	.word	0x20000038

08002950 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002950:	b490      	push	{r4, r7}
 8002952:	b08a      	sub	sp, #40	; 0x28
 8002954:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002956:	4b29      	ldr	r3, [pc, #164]	; (80029fc <HAL_RCC_GetSysClockFreq+0xac>)
 8002958:	1d3c      	adds	r4, r7, #4
 800295a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800295c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002960:	f240 2301 	movw	r3, #513	; 0x201
 8002964:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002966:	2300      	movs	r3, #0
 8002968:	61fb      	str	r3, [r7, #28]
 800296a:	2300      	movs	r3, #0
 800296c:	61bb      	str	r3, [r7, #24]
 800296e:	2300      	movs	r3, #0
 8002970:	627b      	str	r3, [r7, #36]	; 0x24
 8002972:	2300      	movs	r3, #0
 8002974:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002976:	2300      	movs	r3, #0
 8002978:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800297a:	4b21      	ldr	r3, [pc, #132]	; (8002a00 <HAL_RCC_GetSysClockFreq+0xb0>)
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	f003 030c 	and.w	r3, r3, #12
 8002986:	2b04      	cmp	r3, #4
 8002988:	d002      	beq.n	8002990 <HAL_RCC_GetSysClockFreq+0x40>
 800298a:	2b08      	cmp	r3, #8
 800298c:	d003      	beq.n	8002996 <HAL_RCC_GetSysClockFreq+0x46>
 800298e:	e02b      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002990:	4b1c      	ldr	r3, [pc, #112]	; (8002a04 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002992:	623b      	str	r3, [r7, #32]
      break;
 8002994:	e02b      	b.n	80029ee <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	0c9b      	lsrs	r3, r3, #18
 800299a:	f003 030f 	and.w	r3, r3, #15
 800299e:	3328      	adds	r3, #40	; 0x28
 80029a0:	443b      	add	r3, r7
 80029a2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80029a6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d012      	beq.n	80029d8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80029b2:	4b13      	ldr	r3, [pc, #76]	; (8002a00 <HAL_RCC_GetSysClockFreq+0xb0>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	0c5b      	lsrs	r3, r3, #17
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	3328      	adds	r3, #40	; 0x28
 80029be:	443b      	add	r3, r7
 80029c0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80029c4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	4a0e      	ldr	r2, [pc, #56]	; (8002a04 <HAL_RCC_GetSysClockFreq+0xb4>)
 80029ca:	fb03 f202 	mul.w	r2, r3, r2
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d4:	627b      	str	r3, [r7, #36]	; 0x24
 80029d6:	e004      	b.n	80029e2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	4a0b      	ldr	r2, [pc, #44]	; (8002a08 <HAL_RCC_GetSysClockFreq+0xb8>)
 80029dc:	fb02 f303 	mul.w	r3, r2, r3
 80029e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80029e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e4:	623b      	str	r3, [r7, #32]
      break;
 80029e6:	e002      	b.n	80029ee <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029e8:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <HAL_RCC_GetSysClockFreq+0xb4>)
 80029ea:	623b      	str	r3, [r7, #32]
      break;
 80029ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029ee:	6a3b      	ldr	r3, [r7, #32]
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3728      	adds	r7, #40	; 0x28
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bc90      	pop	{r4, r7}
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	08003280 	.word	0x08003280
 8002a00:	40021000 	.word	0x40021000
 8002a04:	007a1200 	.word	0x007a1200
 8002a08:	003d0900 	.word	0x003d0900

08002a0c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b085      	sub	sp, #20
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a14:	4b0a      	ldr	r3, [pc, #40]	; (8002a40 <RCC_Delay+0x34>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a0a      	ldr	r2, [pc, #40]	; (8002a44 <RCC_Delay+0x38>)
 8002a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1e:	0a5b      	lsrs	r3, r3, #9
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	fb02 f303 	mul.w	r3, r2, r3
 8002a26:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a28:	bf00      	nop
  }
  while (Delay --);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	1e5a      	subs	r2, r3, #1
 8002a2e:	60fa      	str	r2, [r7, #12]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1f9      	bne.n	8002a28 <RCC_Delay+0x1c>
}
 8002a34:	bf00      	nop
 8002a36:	bf00      	nop
 8002a38:	3714      	adds	r7, #20
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr
 8002a40:	20000034 	.word	0x20000034
 8002a44:	10624dd3 	.word	0x10624dd3

08002a48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e041      	b.n	8002ade <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d106      	bne.n	8002a74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f7fe ff76 	bl	8001960 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2202      	movs	r2, #2
 8002a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	3304      	adds	r3, #4
 8002a84:	4619      	mov	r1, r3
 8002a86:	4610      	mov	r0, r2
 8002a88:	f000 fa6a 	bl	8002f60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
	...

08002ae8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d001      	beq.n	8002b00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e035      	b.n	8002b6c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2202      	movs	r2, #2
 8002b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68da      	ldr	r2, [r3, #12]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f042 0201 	orr.w	r2, r2, #1
 8002b16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a16      	ldr	r2, [pc, #88]	; (8002b78 <HAL_TIM_Base_Start_IT+0x90>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d009      	beq.n	8002b36 <HAL_TIM_Base_Start_IT+0x4e>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b2a:	d004      	beq.n	8002b36 <HAL_TIM_Base_Start_IT+0x4e>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a12      	ldr	r2, [pc, #72]	; (8002b7c <HAL_TIM_Base_Start_IT+0x94>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d111      	bne.n	8002b5a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f003 0307 	and.w	r3, r3, #7
 8002b40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2b06      	cmp	r3, #6
 8002b46:	d010      	beq.n	8002b6a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f042 0201 	orr.w	r2, r2, #1
 8002b56:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b58:	e007      	b.n	8002b6a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f042 0201 	orr.w	r2, r2, #1
 8002b68:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b6a:	2300      	movs	r3, #0
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3714      	adds	r7, #20
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bc80      	pop	{r7}
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	40012c00 	.word	0x40012c00
 8002b7c:	40000400 	.word	0x40000400

08002b80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d122      	bne.n	8002bdc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d11b      	bne.n	8002bdc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f06f 0202 	mvn.w	r2, #2
 8002bac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	f003 0303 	and.w	r3, r3, #3
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d003      	beq.n	8002bca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 f9b1 	bl	8002f2a <HAL_TIM_IC_CaptureCallback>
 8002bc8:	e005      	b.n	8002bd6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 f9a4 	bl	8002f18 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 f9b3 	bl	8002f3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	691b      	ldr	r3, [r3, #16]
 8002be2:	f003 0304 	and.w	r3, r3, #4
 8002be6:	2b04      	cmp	r3, #4
 8002be8:	d122      	bne.n	8002c30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	f003 0304 	and.w	r3, r3, #4
 8002bf4:	2b04      	cmp	r3, #4
 8002bf6:	d11b      	bne.n	8002c30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f06f 0204 	mvn.w	r2, #4
 8002c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2202      	movs	r2, #2
 8002c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	699b      	ldr	r3, [r3, #24]
 8002c0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 f987 	bl	8002f2a <HAL_TIM_IC_CaptureCallback>
 8002c1c:	e005      	b.n	8002c2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 f97a 	bl	8002f18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 f989 	bl	8002f3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	f003 0308 	and.w	r3, r3, #8
 8002c3a:	2b08      	cmp	r3, #8
 8002c3c:	d122      	bne.n	8002c84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	f003 0308 	and.w	r3, r3, #8
 8002c48:	2b08      	cmp	r3, #8
 8002c4a:	d11b      	bne.n	8002c84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f06f 0208 	mvn.w	r2, #8
 8002c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2204      	movs	r2, #4
 8002c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	f003 0303 	and.w	r3, r3, #3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d003      	beq.n	8002c72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 f95d 	bl	8002f2a <HAL_TIM_IC_CaptureCallback>
 8002c70:	e005      	b.n	8002c7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f950 	bl	8002f18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 f95f 	bl	8002f3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	f003 0310 	and.w	r3, r3, #16
 8002c8e:	2b10      	cmp	r3, #16
 8002c90:	d122      	bne.n	8002cd8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f003 0310 	and.w	r3, r3, #16
 8002c9c:	2b10      	cmp	r3, #16
 8002c9e:	d11b      	bne.n	8002cd8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f06f 0210 	mvn.w	r2, #16
 8002ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2208      	movs	r2, #8
 8002cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	69db      	ldr	r3, [r3, #28]
 8002cb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d003      	beq.n	8002cc6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 f933 	bl	8002f2a <HAL_TIM_IC_CaptureCallback>
 8002cc4:	e005      	b.n	8002cd2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f926 	bl	8002f18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 f935 	bl	8002f3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d10e      	bne.n	8002d04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	f003 0301 	and.w	r3, r3, #1
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d107      	bne.n	8002d04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f06f 0201 	mvn.w	r2, #1
 8002cfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7fe fade 	bl	80012c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d0e:	2b80      	cmp	r3, #128	; 0x80
 8002d10:	d10e      	bne.n	8002d30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d1c:	2b80      	cmp	r3, #128	; 0x80
 8002d1e:	d107      	bne.n	8002d30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 fa67 	bl	80031fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d3a:	2b40      	cmp	r3, #64	; 0x40
 8002d3c:	d10e      	bne.n	8002d5c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d48:	2b40      	cmp	r3, #64	; 0x40
 8002d4a:	d107      	bne.n	8002d5c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 f8f9 	bl	8002f4e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	f003 0320 	and.w	r3, r3, #32
 8002d66:	2b20      	cmp	r3, #32
 8002d68:	d10e      	bne.n	8002d88 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	f003 0320 	and.w	r3, r3, #32
 8002d74:	2b20      	cmp	r3, #32
 8002d76:	d107      	bne.n	8002d88 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f06f 0220 	mvn.w	r2, #32
 8002d80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 fa32 	bl	80031ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d88:	bf00      	nop
 8002d8a:	3708      	adds	r7, #8
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d101      	bne.n	8002da8 <HAL_TIM_ConfigClockSource+0x18>
 8002da4:	2302      	movs	r3, #2
 8002da6:	e0b3      	b.n	8002f10 <HAL_TIM_ConfigClockSource+0x180>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2202      	movs	r2, #2
 8002db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002dc6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002dce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002de0:	d03e      	beq.n	8002e60 <HAL_TIM_ConfigClockSource+0xd0>
 8002de2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002de6:	f200 8087 	bhi.w	8002ef8 <HAL_TIM_ConfigClockSource+0x168>
 8002dea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dee:	f000 8085 	beq.w	8002efc <HAL_TIM_ConfigClockSource+0x16c>
 8002df2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002df6:	d87f      	bhi.n	8002ef8 <HAL_TIM_ConfigClockSource+0x168>
 8002df8:	2b70      	cmp	r3, #112	; 0x70
 8002dfa:	d01a      	beq.n	8002e32 <HAL_TIM_ConfigClockSource+0xa2>
 8002dfc:	2b70      	cmp	r3, #112	; 0x70
 8002dfe:	d87b      	bhi.n	8002ef8 <HAL_TIM_ConfigClockSource+0x168>
 8002e00:	2b60      	cmp	r3, #96	; 0x60
 8002e02:	d050      	beq.n	8002ea6 <HAL_TIM_ConfigClockSource+0x116>
 8002e04:	2b60      	cmp	r3, #96	; 0x60
 8002e06:	d877      	bhi.n	8002ef8 <HAL_TIM_ConfigClockSource+0x168>
 8002e08:	2b50      	cmp	r3, #80	; 0x50
 8002e0a:	d03c      	beq.n	8002e86 <HAL_TIM_ConfigClockSource+0xf6>
 8002e0c:	2b50      	cmp	r3, #80	; 0x50
 8002e0e:	d873      	bhi.n	8002ef8 <HAL_TIM_ConfigClockSource+0x168>
 8002e10:	2b40      	cmp	r3, #64	; 0x40
 8002e12:	d058      	beq.n	8002ec6 <HAL_TIM_ConfigClockSource+0x136>
 8002e14:	2b40      	cmp	r3, #64	; 0x40
 8002e16:	d86f      	bhi.n	8002ef8 <HAL_TIM_ConfigClockSource+0x168>
 8002e18:	2b30      	cmp	r3, #48	; 0x30
 8002e1a:	d064      	beq.n	8002ee6 <HAL_TIM_ConfigClockSource+0x156>
 8002e1c:	2b30      	cmp	r3, #48	; 0x30
 8002e1e:	d86b      	bhi.n	8002ef8 <HAL_TIM_ConfigClockSource+0x168>
 8002e20:	2b20      	cmp	r3, #32
 8002e22:	d060      	beq.n	8002ee6 <HAL_TIM_ConfigClockSource+0x156>
 8002e24:	2b20      	cmp	r3, #32
 8002e26:	d867      	bhi.n	8002ef8 <HAL_TIM_ConfigClockSource+0x168>
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d05c      	beq.n	8002ee6 <HAL_TIM_ConfigClockSource+0x156>
 8002e2c:	2b10      	cmp	r3, #16
 8002e2e:	d05a      	beq.n	8002ee6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002e30:	e062      	b.n	8002ef8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6818      	ldr	r0, [r3, #0]
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	6899      	ldr	r1, [r3, #8]
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685a      	ldr	r2, [r3, #4]
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	f000 f95c 	bl	80030fe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e54:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	609a      	str	r2, [r3, #8]
      break;
 8002e5e:	e04e      	b.n	8002efe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6818      	ldr	r0, [r3, #0]
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	6899      	ldr	r1, [r3, #8]
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685a      	ldr	r2, [r3, #4]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	f000 f945 	bl	80030fe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689a      	ldr	r2, [r3, #8]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e82:	609a      	str	r2, [r3, #8]
      break;
 8002e84:	e03b      	b.n	8002efe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6818      	ldr	r0, [r3, #0]
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	6859      	ldr	r1, [r3, #4]
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	461a      	mov	r2, r3
 8002e94:	f000 f8bc 	bl	8003010 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2150      	movs	r1, #80	; 0x50
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 f913 	bl	80030ca <TIM_ITRx_SetConfig>
      break;
 8002ea4:	e02b      	b.n	8002efe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6818      	ldr	r0, [r3, #0]
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	6859      	ldr	r1, [r3, #4]
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	f000 f8da 	bl	800306c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2160      	movs	r1, #96	; 0x60
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f000 f903 	bl	80030ca <TIM_ITRx_SetConfig>
      break;
 8002ec4:	e01b      	b.n	8002efe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6818      	ldr	r0, [r3, #0]
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	6859      	ldr	r1, [r3, #4]
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	f000 f89c 	bl	8003010 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2140      	movs	r1, #64	; 0x40
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f000 f8f3 	bl	80030ca <TIM_ITRx_SetConfig>
      break;
 8002ee4:	e00b      	b.n	8002efe <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4619      	mov	r1, r3
 8002ef0:	4610      	mov	r0, r2
 8002ef2:	f000 f8ea 	bl	80030ca <TIM_ITRx_SetConfig>
        break;
 8002ef6:	e002      	b.n	8002efe <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002ef8:	bf00      	nop
 8002efa:	e000      	b.n	8002efe <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002efc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bc80      	pop	{r7}
 8002f28:	4770      	bx	lr

08002f2a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	b083      	sub	sp, #12
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f32:	bf00      	nop
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bc80      	pop	{r7}
 8002f3a:	4770      	bx	lr

08002f3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bc80      	pop	{r7}
 8002f4c:	4770      	bx	lr

08002f4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	b083      	sub	sp, #12
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f56:	bf00      	nop
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bc80      	pop	{r7}
 8002f5e:	4770      	bx	lr

08002f60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a25      	ldr	r2, [pc, #148]	; (8003008 <TIM_Base_SetConfig+0xa8>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d007      	beq.n	8002f88 <TIM_Base_SetConfig+0x28>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f7e:	d003      	beq.n	8002f88 <TIM_Base_SetConfig+0x28>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	4a22      	ldr	r2, [pc, #136]	; (800300c <TIM_Base_SetConfig+0xac>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d108      	bne.n	8002f9a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	68fa      	ldr	r2, [r7, #12]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a1a      	ldr	r2, [pc, #104]	; (8003008 <TIM_Base_SetConfig+0xa8>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d007      	beq.n	8002fb2 <TIM_Base_SetConfig+0x52>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fa8:	d003      	beq.n	8002fb2 <TIM_Base_SetConfig+0x52>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a17      	ldr	r2, [pc, #92]	; (800300c <TIM_Base_SetConfig+0xac>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d108      	bne.n	8002fc4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	68fa      	ldr	r2, [r7, #12]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	68fa      	ldr	r2, [r7, #12]
 8002fd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4a07      	ldr	r2, [pc, #28]	; (8003008 <TIM_Base_SetConfig+0xa8>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d103      	bne.n	8002ff8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	691a      	ldr	r2, [r3, #16]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	615a      	str	r2, [r3, #20]
}
 8002ffe:	bf00      	nop
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr
 8003008:	40012c00 	.word	0x40012c00
 800300c:	40000400 	.word	0x40000400

08003010 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003010:	b480      	push	{r7}
 8003012:	b087      	sub	sp, #28
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6a1b      	ldr	r3, [r3, #32]
 8003026:	f023 0201 	bic.w	r2, r3, #1
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	699b      	ldr	r3, [r3, #24]
 8003032:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800303a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	011b      	lsls	r3, r3, #4
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	4313      	orrs	r3, r2
 8003044:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	f023 030a 	bic.w	r3, r3, #10
 800304c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	4313      	orrs	r3, r2
 8003054:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	693a      	ldr	r2, [r7, #16]
 800305a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	697a      	ldr	r2, [r7, #20]
 8003060:	621a      	str	r2, [r3, #32]
}
 8003062:	bf00      	nop
 8003064:	371c      	adds	r7, #28
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr

0800306c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800306c:	b480      	push	{r7}
 800306e:	b087      	sub	sp, #28
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	f023 0210 	bic.w	r2, r3, #16
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003096:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	031b      	lsls	r3, r3, #12
 800309c:	697a      	ldr	r2, [r7, #20]
 800309e:	4313      	orrs	r3, r2
 80030a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80030a8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	011b      	lsls	r3, r3, #4
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	697a      	ldr	r2, [r7, #20]
 80030b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	693a      	ldr	r2, [r7, #16]
 80030be:	621a      	str	r2, [r3, #32]
}
 80030c0:	bf00      	nop
 80030c2:	371c      	adds	r7, #28
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bc80      	pop	{r7}
 80030c8:	4770      	bx	lr

080030ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030ca:	b480      	push	{r7}
 80030cc:	b085      	sub	sp, #20
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
 80030d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030e2:	683a      	ldr	r2, [r7, #0]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	f043 0307 	orr.w	r3, r3, #7
 80030ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	68fa      	ldr	r2, [r7, #12]
 80030f2:	609a      	str	r2, [r3, #8]
}
 80030f4:	bf00      	nop
 80030f6:	3714      	adds	r7, #20
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bc80      	pop	{r7}
 80030fc:	4770      	bx	lr

080030fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80030fe:	b480      	push	{r7}
 8003100:	b087      	sub	sp, #28
 8003102:	af00      	add	r7, sp, #0
 8003104:	60f8      	str	r0, [r7, #12]
 8003106:	60b9      	str	r1, [r7, #8]
 8003108:	607a      	str	r2, [r7, #4]
 800310a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003118:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	021a      	lsls	r2, r3, #8
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	431a      	orrs	r2, r3
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	4313      	orrs	r3, r2
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	4313      	orrs	r3, r2
 800312a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	697a      	ldr	r2, [r7, #20]
 8003130:	609a      	str	r2, [r3, #8]
}
 8003132:	bf00      	nop
 8003134:	371c      	adds	r7, #28
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr

0800313c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003150:	2302      	movs	r3, #2
 8003152:	e041      	b.n	80031d8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2202      	movs	r2, #2
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800317a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	68fa      	ldr	r2, [r7, #12]
 8003182:	4313      	orrs	r3, r2
 8003184:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a14      	ldr	r2, [pc, #80]	; (80031e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d009      	beq.n	80031ac <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031a0:	d004      	beq.n	80031ac <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a10      	ldr	r2, [pc, #64]	; (80031e8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d10c      	bne.n	80031c6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	68ba      	ldr	r2, [r7, #8]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	40012c00 	.word	0x40012c00
 80031e8:	40000400 	.word	0x40000400

080031ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bc80      	pop	{r7}
 80031fc:	4770      	bx	lr

080031fe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031fe:	b480      	push	{r7}
 8003200:	b083      	sub	sp, #12
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003206:	bf00      	nop
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	bc80      	pop	{r7}
 800320e:	4770      	bx	lr

08003210 <__libc_init_array>:
 8003210:	b570      	push	{r4, r5, r6, lr}
 8003212:	2600      	movs	r6, #0
 8003214:	4d0c      	ldr	r5, [pc, #48]	; (8003248 <__libc_init_array+0x38>)
 8003216:	4c0d      	ldr	r4, [pc, #52]	; (800324c <__libc_init_array+0x3c>)
 8003218:	1b64      	subs	r4, r4, r5
 800321a:	10a4      	asrs	r4, r4, #2
 800321c:	42a6      	cmp	r6, r4
 800321e:	d109      	bne.n	8003234 <__libc_init_array+0x24>
 8003220:	f000 f822 	bl	8003268 <_init>
 8003224:	2600      	movs	r6, #0
 8003226:	4d0a      	ldr	r5, [pc, #40]	; (8003250 <__libc_init_array+0x40>)
 8003228:	4c0a      	ldr	r4, [pc, #40]	; (8003254 <__libc_init_array+0x44>)
 800322a:	1b64      	subs	r4, r4, r5
 800322c:	10a4      	asrs	r4, r4, #2
 800322e:	42a6      	cmp	r6, r4
 8003230:	d105      	bne.n	800323e <__libc_init_array+0x2e>
 8003232:	bd70      	pop	{r4, r5, r6, pc}
 8003234:	f855 3b04 	ldr.w	r3, [r5], #4
 8003238:	4798      	blx	r3
 800323a:	3601      	adds	r6, #1
 800323c:	e7ee      	b.n	800321c <__libc_init_array+0xc>
 800323e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003242:	4798      	blx	r3
 8003244:	3601      	adds	r6, #1
 8003246:	e7f2      	b.n	800322e <__libc_init_array+0x1e>
 8003248:	080032a0 	.word	0x080032a0
 800324c:	080032a0 	.word	0x080032a0
 8003250:	080032a0 	.word	0x080032a0
 8003254:	080032a4 	.word	0x080032a4

08003258 <memset>:
 8003258:	4603      	mov	r3, r0
 800325a:	4402      	add	r2, r0
 800325c:	4293      	cmp	r3, r2
 800325e:	d100      	bne.n	8003262 <memset+0xa>
 8003260:	4770      	bx	lr
 8003262:	f803 1b01 	strb.w	r1, [r3], #1
 8003266:	e7f9      	b.n	800325c <memset+0x4>

08003268 <_init>:
 8003268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800326a:	bf00      	nop
 800326c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800326e:	bc08      	pop	{r3}
 8003270:	469e      	mov	lr, r3
 8003272:	4770      	bx	lr

08003274 <_fini>:
 8003274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003276:	bf00      	nop
 8003278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800327a:	bc08      	pop	{r3}
 800327c:	469e      	mov	lr, r3
 800327e:	4770      	bx	lr
