// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/23/2024 13:23:37"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Main (
	LCD_RS,
	LCD_RW,
	LCD_E,
	VGA_BLANK_N,
	CLOCK_50,
	KEY,
	FPGA_I2C_SDAT,
	WRITE,
	A,
	READ,
	D,
	VGA_HS,
	VGA_VS,
	VGA_CLK,
	VGA_SYNC_N,
	FPGA_I2C_SCLK,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LCD_D,
	LEDR,
	O,
	VGA_B,
	VGA_G,
	VGA_R,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	PS2_CLK,
	PS2_DAT);
output 	LCD_RS;
output 	LCD_RW;
output 	LCD_E;
output 	VGA_BLANK_N;
input 	CLOCK_50;
input 	[1:0] KEY;
inout 	FPGA_I2C_SDAT;
input 	WRITE;
input 	[1:0] A;
input 	READ;
inout 	[7:0] D;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	FPGA_I2C_SCLK;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] LCD_D;
output 	[9:0] LEDR;
output 	[1:0] O;
output 	[7:0] VGA_B;
output 	[7:0] VGA_G;
output 	[7:0] VGA_R;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	PS2_CLK;
input 	PS2_DAT;

// Design Ports Information
// LCD_RS	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_RW	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_E	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_D[7]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_D[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_D[5]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_D[4]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_D[3]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_D[2]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_D[1]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_D[0]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// O[1]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// O[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[7]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[6]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[5]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[4]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[2]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[0]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WRITE	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// READ	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_DAT~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \inst2|u3|Add0~61_sumout ;
wire \KEY[0]~input_o ;
wire \inst2|u3|Add0~2 ;
wire \inst2|u3|Add0~53_sumout ;
wire \inst2|u3|Add0~54 ;
wire \inst2|u3|Add0~49_sumout ;
wire \inst2|u3|Add0~50 ;
wire \inst2|u3|Add0~45_sumout ;
wire \inst2|u3|Add0~46 ;
wire \inst2|u3|Add0~41_sumout ;
wire \inst2|u3|LessThan0~3_combout ;
wire \inst2|u3|LessThan0~2_combout ;
wire \inst2|u3|LessThan0~0_combout ;
wire \inst2|u3|LessThan0~1_combout ;
wire \inst2|u3|LessThan0~4_combout ;
wire \inst2|u3|Add0~62 ;
wire \inst2|u3|Add0~57_sumout ;
wire \inst2|u3|Add0~58 ;
wire \inst2|u3|Add0~17_sumout ;
wire \inst2|u3|Add0~18 ;
wire \inst2|u3|Add0~13_sumout ;
wire \inst2|u3|Add0~14 ;
wire \inst2|u3|Add0~9_sumout ;
wire \inst2|u3|Add0~10 ;
wire \inst2|u3|Add0~5_sumout ;
wire \inst2|u3|mI2C_CLK_DIV[5]~DUPLICATE_q ;
wire \inst2|u3|Add0~6 ;
wire \inst2|u3|Add0~29_sumout ;
wire \inst2|u3|Add0~30 ;
wire \inst2|u3|Add0~25_sumout ;
wire \inst2|u3|Add0~26 ;
wire \inst2|u3|Add0~21_sumout ;
wire \inst2|u3|Add0~22 ;
wire \inst2|u3|Add0~37_sumout ;
wire \inst2|u3|Add0~38 ;
wire \inst2|u3|Add0~33_sumout ;
wire \inst2|u3|Add0~34 ;
wire \inst2|u3|Add0~1_sumout ;
wire \inst2|u3|mI2C_CTRL_CLK~0_combout ;
wire \inst2|u3|mI2C_CTRL_CLK~q ;
wire \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ;
wire \inst2|u3|u0|Add0~3_combout ;
wire \FPGA_I2C_SDAT~input_o ;
wire \inst2|u3|u0|ACK1~0_combout ;
wire \inst2|u3|u0|Selector4~0_combout ;
wire \inst2|u3|u0|ACK1~1_combout ;
wire \inst2|u3|u0|ACK1~q ;
wire \inst2|u3|u0|Selector2~0_combout ;
wire \inst2|u3|u0|ACK3~1_combout ;
wire \inst2|u3|u0|ACK3~0_combout ;
wire \inst2|u3|u0|ACK3~2_combout ;
wire \inst2|u3|u0|ACK3~q ;
wire \inst2|u3|u0|Selector0~0_combout ;
wire \inst2|u3|u0|END~0_combout ;
wire \inst2|u3|u0|END~q ;
wire \inst2|u3|u0|ACK2~0_combout ;
wire \inst2|u3|u0|Selector3~0_combout ;
wire \inst2|u3|u0|ACK2~1_combout ;
wire \inst2|u3|u0|ACK2~q ;
wire \inst2|u3|Selector1~0_combout ;
wire \inst2|u3|LUT_INDEX[0]~6_combout ;
wire \inst2|u3|LUT_INDEX[5]~5_combout ;
wire \inst2|u3|Add1~0_combout ;
wire \inst2|u3|LUT_INDEX[2]~4_combout ;
wire \inst2|u3|LUT_INDEX[3]~0_combout ;
wire \inst2|u3|LUT_INDEX[3]~3_combout ;
wire \inst2|u3|LUT_INDEX[4]~2_combout ;
wire \inst2|u3|LUT_INDEX[5]~1_combout ;
wire \inst2|u3|LessThan1~0_combout ;
wire \inst2|u3|mSetup_ST.0000~q ;
wire \inst2|u3|Selector2~0_combout ;
wire \inst2|u3|mSetup_ST.0001~q ;
wire \inst2|u3|mSetup_ST~12_combout ;
wire \inst2|u3|mSetup_ST.0010~q ;
wire \inst2|u3|mI2C_GO~q ;
wire \inst2|u3|Selector0~0_combout ;
wire \inst2|u3|mI2C_GO~feeder_combout ;
wire \inst2|u3|mI2C_GO~DUPLICATE_q ;
wire \inst2|u3|u0|SD_COUNTER[2]~4_combout ;
wire \inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ;
wire \inst2|u3|u0|Add0~0_combout ;
wire \inst2|u3|u0|SD_COUNTER[5]~1_combout ;
wire \inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ;
wire \inst2|u3|u0|SD_COUNTER[1]~5_combout ;
wire \inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ;
wire \inst2|u3|u0|SD_COUNTER[0]~0_combout ;
wire \inst2|u3|u0|Add0~2_combout ;
wire \inst2|u3|u0|SD_COUNTER[3]~3_combout ;
wire \inst2|u3|u0|SD_COUNTER[0]~6_combout ;
wire \inst2|u3|u0|Mux0~0_combout ;
wire \inst2|u3|u0|Add0~1_combout ;
wire \inst2|u3|u0|SD_COUNTER[4]~2_combout ;
wire \inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ;
wire \inst2|u3|u0|Mux0~1_combout ;
wire \inst2|u3|WideOr2~0_combout ;
wire \inst2|u3|mI2C_DATA[22]~0_combout ;
wire \inst2|u3|u0|ACK2~2_combout ;
wire \inst2|u3|u0|SD[22]~0_combout ;
wire \inst2|u3|WideOr1~0_combout ;
wire \inst2|u3|LessThan2~0_combout ;
wire \inst2|u3|mI2C_DATA[18]~feeder_combout ;
wire \inst2|u3|u0|Mux0~3_combout ;
wire \inst2|u3|WideOr9~0_combout ;
wire \inst2|u3|WideOr8~0_combout ;
wire \inst2|u3|u0|Mux0~5_combout ;
wire \inst2|u3|WideOr6~0_combout ;
wire \inst2|u3|WideOr5~0_combout ;
wire \inst2|u3|WideOr13~0_combout ;
wire \inst2|u3|WideOr12~0_combout ;
wire \inst2|u3|u0|Mux0~4_combout ;
wire \inst2|u3|u0|Mux0~6_combout ;
wire \inst2|u3|u0|Mux0~2_combout ;
wire \inst2|u3|WideOr3~0_combout ;
wire \inst2|u3|WideOr4~0_combout ;
wire \inst2|u3|WideOr10~0_combout ;
wire \inst2|u3|WideOr11~0_combout ;
wire \inst2|u3|u0|Mux0~9_combout ;
wire \inst2|u3|WideOr14~0_combout ;
wire \inst2|u3|WideOr7~0_combout ;
wire \inst2|u3|u0|Mux0~10_combout ;
wire \inst2|u3|u0|Mux0~7_combout ;
wire \inst2|u3|LUT_DATA~0_combout ;
wire \inst2|u3|mI2C_DATA[22]~1_combout ;
wire \inst2|u3|WideOr0~0_combout ;
wire \inst2|u3|u0|Mux0~8_combout ;
wire \inst2|u3|u0|Mux0~11_combout ;
wire \inst2|u3|u0|SDO~0_combout ;
wire \inst2|u3|u0|SDO~q ;
wire \READ~input_o ;
wire \A[1]~input_o ;
wire \A[0]~input_o ;
wire \WRITE~input_o ;
wire \inst14|inst~combout ;
wire \inst11|inst~combout ;
wire \WRITE~inputCLKENA0_outclk ;
wire \D[7]~input_o ;
wire \inst20|auto_generated|w_anode15w[2]~2_combout ;
wire \inst20|auto_generated|w_anode15w[2]~1_combout ;
wire \inst20|auto_generated|w_anode15w[2]~0_combout ;
wire \inst11|inst5[7]~8_combout ;
wire \inst11|inst5[7]~9_combout ;
wire \inst14|inst~0_combout ;
wire \D[6]~input_o ;
wire \inst11|inst5[6]~10_combout ;
wire \inst11|inst5[6]~11_combout ;
wire \D[5]~input_o ;
wire \inst11|inst5[5]~12_combout ;
wire \inst11|inst5[5]~13_combout ;
wire \D[4]~input_o ;
wire \inst11|inst5[4]~14_combout ;
wire \inst11|inst5[4]~15_combout ;
wire \D[3]~input_o ;
wire \inst11|inst5[3]~16_combout ;
wire \inst11|inst5[3]~17_combout ;
wire \D[2]~input_o ;
wire \inst11|inst5[2]~18_combout ;
wire \inst11|inst5[2]~19_combout ;
wire \D[1]~input_o ;
wire \inst11|inst5[1]~20_combout ;
wire \inst11|inst5[1]~21_combout ;
wire \D[0]~input_o ;
wire \inst11|inst5[0]~22_combout ;
wire \inst11|inst4|dffs[0]~feeder_combout ;
wire \inst11|inst5[0]~23_combout ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \inst2|r0|Add0~45_sumout ;
wire \inst2|r0|Equal0~1_combout ;
wire \inst2|r0|Add0~70 ;
wire \inst2|r0|Add0~73_sumout ;
wire \inst2|r0|Add0~74 ;
wire \inst2|r0|Add0~9_sumout ;
wire \inst2|r0|Add0~10 ;
wire \inst2|r0|Add0~13_sumout ;
wire \inst2|r0|Add0~14 ;
wire \inst2|r0|Add0~17_sumout ;
wire \inst2|r0|Add0~18 ;
wire \inst2|r0|Add0~21_sumout ;
wire \inst2|r0|Add0~22 ;
wire \inst2|r0|Add0~25_sumout ;
wire \inst2|r0|Add0~26 ;
wire \inst2|r0|Add0~29_sumout ;
wire \inst2|r0|Add0~30 ;
wire \inst2|r0|Add0~1_sumout ;
wire \inst2|r0|Add0~2 ;
wire \inst2|r0|Add0~5_sumout ;
wire \inst2|r0|Equal0~0_combout ;
wire \inst2|r0|Cont[0]~0_combout ;
wire \inst2|r0|Cont[0]~DUPLICATE_q ;
wire \inst2|r0|Add0~46 ;
wire \inst2|r0|Add0~41_sumout ;
wire \inst2|r0|Add0~42 ;
wire \inst2|r0|Add0~37_sumout ;
wire \inst2|r0|Add0~38 ;
wire \inst2|r0|Add0~33_sumout ;
wire \inst2|r0|Add0~34 ;
wire \inst2|r0|Add0~49_sumout ;
wire \inst2|r0|Add0~50 ;
wire \inst2|r0|Add0~53_sumout ;
wire \inst2|r0|Add0~54 ;
wire \inst2|r0|Add0~57_sumout ;
wire \inst2|r0|Add0~58 ;
wire \inst2|r0|Add0~61_sumout ;
wire \inst2|r0|Add0~62 ;
wire \inst2|r0|Add0~65_sumout ;
wire \inst2|r0|Add0~66 ;
wire \inst2|r0|Add0~69_sumout ;
wire \inst2|r0|Equal0~2_combout ;
wire \inst2|r0|Equal0~3_combout ;
wire \inst2|r0|oRESET~q ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \inst2|vga_ins|LTM_ins|Add1~41_sumout ;
wire \inst2|vga_ins|LTM_ins|Add1~10 ;
wire \inst2|vga_ins|LTM_ins|Add1~21_sumout ;
wire \inst2|vga_ins|LTM_ins|Add1~22 ;
wire \inst2|vga_ins|LTM_ins|Add1~25_sumout ;
wire \inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q ;
wire \inst2|vga_ins|LTM_ins|Equal0~1_combout ;
wire \inst2|vga_ins|LTM_ins|Add1~26 ;
wire \inst2|vga_ins|LTM_ins|Add1~1_sumout ;
wire \inst2|vga_ins|LTM_ins|Equal0~0_combout ;
wire \inst2|vga_ins|LTM_ins|Equal0~2_combout ;
wire \inst2|vga_ins|LTM_ins|Add1~42 ;
wire \inst2|vga_ins|LTM_ins|Add1~37_sumout ;
wire \inst2|vga_ins|LTM_ins|Add1~38 ;
wire \inst2|vga_ins|LTM_ins|Add1~33_sumout ;
wire \inst2|vga_ins|LTM_ins|Add1~34 ;
wire \inst2|vga_ins|LTM_ins|Add1~29_sumout ;
wire \inst2|vga_ins|LTM_ins|Add1~30 ;
wire \inst2|vga_ins|LTM_ins|Add1~5_sumout ;
wire \inst2|vga_ins|LTM_ins|Add1~6 ;
wire \inst2|vga_ins|LTM_ins|Add1~13_sumout ;
wire \inst2|vga_ins|LTM_ins|Add1~14 ;
wire \inst2|vga_ins|LTM_ins|Add1~17_sumout ;
wire \inst2|vga_ins|LTM_ins|Add1~18 ;
wire \inst2|vga_ins|LTM_ins|Add1~9_sumout ;
wire \inst2|vga_ins|LTM_ins|cDEN~1_combout ;
wire \inst2|vga_ins|LTM_ins|Add0~37_sumout ;
wire \inst2|vga_ins|LTM_ins|Equal1~0_combout ;
wire \inst2|vga_ins|LTM_ins|Equal1~1_combout ;
wire \inst2|vga_ins|LTM_ins|Add0~38 ;
wire \inst2|vga_ins|LTM_ins|Add0~13_sumout ;
wire \inst2|vga_ins|LTM_ins|Add0~14 ;
wire \inst2|vga_ins|LTM_ins|Add0~9_sumout ;
wire \inst2|vga_ins|LTM_ins|Add0~10 ;
wire \inst2|vga_ins|LTM_ins|Add0~5_sumout ;
wire \inst2|vga_ins|LTM_ins|Add0~6 ;
wire \inst2|vga_ins|LTM_ins|Add0~17_sumout ;
wire \inst2|vga_ins|LTM_ins|Add0~18 ;
wire \inst2|vga_ins|LTM_ins|Add0~1_sumout ;
wire \inst2|vga_ins|LTM_ins|Add0~2 ;
wire \inst2|vga_ins|LTM_ins|Add0~33_sumout ;
wire \inst2|vga_ins|LTM_ins|Add0~34 ;
wire \inst2|vga_ins|LTM_ins|Add0~25_sumout ;
wire \inst2|vga_ins|LTM_ins|Add0~26 ;
wire \inst2|vga_ins|LTM_ins|Add0~29_sumout ;
wire \inst2|vga_ins|LTM_ins|Add0~30 ;
wire \inst2|vga_ins|LTM_ins|Add0~21_sumout ;
wire \inst2|vga_ins|LTM_ins|v_cnt[3]~DUPLICATE_q ;
wire \inst2|vga_ins|LTM_ins|cDEN~0_combout ;
wire \inst2|vga_ins|LTM_ins|LessThan5~1_combout ;
wire \inst2|vga_ins|LTM_ins|v_cnt[4]~DUPLICATE_q ;
wire \inst2|vga_ins|LTM_ins|LessThan5~0_combout ;
wire \inst2|vga_ins|LTM_ins|cDEN~2_combout ;
wire \inst2|vga_ins|LTM_ins|blank_n~q ;
wire \inst2|vga_ins|oBLANK_n~q ;
wire \inst2|vga_ins|LTM_ins|LessThan0~0_combout ;
wire \inst2|vga_ins|LTM_ins|HS~q ;
wire \inst2|vga_ins|oHS~q ;
wire \inst2|vga_ins|LTM_ins|LessThan1~0_combout ;
wire \inst2|vga_ins|LTM_ins|VS~q ;
wire \inst2|vga_ins|oVS~q ;
wire \inst2|u3|u0|SCLK~0_combout ;
wire \inst2|u3|u0|Selector1~0_combout ;
wire \inst2|u3|u0|SCLK~1_combout ;
wire \inst2|u3|u0|SCLK~q ;
wire \inst2|u3|u0|I2C_SCLK~0_combout ;
wire \inst2|u3|u0|I2C_SCLK~1_combout ;
wire \inst21|Mux0~0_combout ;
wire \inst21|Mux1~0_combout ;
wire \inst21|Mux2~0_combout ;
wire \inst21|Mux3~0_combout ;
wire \inst21|Mux4~0_combout ;
wire \inst21|Mux5~0_combout ;
wire \inst21|Mux6~0_combout ;
wire \inst22|Mux0~0_combout ;
wire \inst22|Mux1~0_combout ;
wire \inst22|Mux2~0_combout ;
wire \inst22|Mux3~0_combout ;
wire \inst22|Mux4~0_combout ;
wire \inst22|Mux5~0_combout ;
wire \inst22|Mux6~0_combout ;
wire \inst23|Mux0~0_combout ;
wire \inst23|Mux1~0_combout ;
wire \inst23|Mux2~0_combout ;
wire \inst23|Mux3~0_combout ;
wire \inst23|Mux4~0_combout ;
wire \inst23|Mux5~0_combout ;
wire \inst23|Mux6~0_combout ;
wire \inst26|Mux0~0_combout ;
wire \inst26|Mux1~0_combout ;
wire \inst26|Mux2~0_combout ;
wire \inst26|Mux3~0_combout ;
wire \inst26|Mux4~0_combout ;
wire \inst26|Mux5~0_combout ;
wire \inst26|Mux6~0_combout ;
wire \inst28|Mux0~0_combout ;
wire \inst28|Mux1~0_combout ;
wire \inst28|Mux2~0_combout ;
wire \inst28|Mux3~0_combout ;
wire \inst28|Mux4~0_combout ;
wire \inst28|Mux5~0_combout ;
wire \inst28|Mux6~0_combout ;
wire \inst29|Mux0~0_combout ;
wire \inst29|Mux1~0_combout ;
wire \inst29|Mux2~0_combout ;
wire \inst29|Mux3~0_combout ;
wire \inst29|Mux4~0_combout ;
wire \inst29|Mux5~0_combout ;
wire \inst29|Mux6~0_combout ;
wire \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout ;
wire \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT ;
wire \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q ;
wire \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT ;
wire \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT ;
wire \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT ;
wire \inst|inst7~0_combout ;
wire \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ;
wire \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT ;
wire \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT ;
wire \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT ;
wire \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT ;
wire \inst|inst6|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ;
wire \inst|inst16~q ;
wire \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT ;
wire \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT ;
wire \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT ;
wire \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout ;
wire \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT ;
wire \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT ;
wire \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT ;
wire \inst|inst2|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ;
wire \inst|inst10~q ;
wire \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \inst27~0_combout ;
wire \inst27~combout ;
wire \inst2|vga_ins|Add3~9_sumout ;
wire \inst2|vga_ins|always0~0_combout ;
wire \inst2|vga_ins|Add2~33_sumout ;
wire \inst2|vga_ins|Equal1~1_combout ;
wire \inst2|vga_ins|rowCntDiv[8]~0_combout ;
wire \inst2|vga_ins|Add1~37_sumout ;
wire \inst2|vga_ins|Equal0~1_combout ;
wire \inst2|vga_ins|reg_column[3]~0_combout ;
wire \inst2|vga_ins|horizontalCntDiv[6]~0_combout ;
wire \inst2|vga_ins|Add1~38 ;
wire \inst2|vga_ins|Add1~33_sumout ;
wire \inst2|vga_ins|Add1~34 ;
wire \inst2|vga_ins|Add1~29_sumout ;
wire \inst2|vga_ins|Add1~30 ;
wire \inst2|vga_ins|Add1~25_sumout ;
wire \inst2|vga_ins|Add1~26 ;
wire \inst2|vga_ins|Add1~21_sumout ;
wire \inst2|vga_ins|Add1~22 ;
wire \inst2|vga_ins|Add1~17_sumout ;
wire \inst2|vga_ins|Add1~18 ;
wire \inst2|vga_ins|Add1~1_sumout ;
wire \inst2|vga_ins|Add1~2 ;
wire \inst2|vga_ins|Add1~5_sumout ;
wire \inst2|vga_ins|Add1~6 ;
wire \inst2|vga_ins|Add1~9_sumout ;
wire \inst2|vga_ins|Add1~10 ;
wire \inst2|vga_ins|Add1~13_sumout ;
wire \inst2|vga_ins|Equal0~0_combout ;
wire \inst2|vga_ins|rowCntDiv[8]~1_combout ;
wire \inst2|vga_ins|Add2~34 ;
wire \inst2|vga_ins|Add2~29_sumout ;
wire \inst2|vga_ins|Add2~30 ;
wire \inst2|vga_ins|Add2~25_sumout ;
wire \inst2|vga_ins|Add2~26 ;
wire \inst2|vga_ins|Add2~21_sumout ;
wire \inst2|vga_ins|Add2~22 ;
wire \inst2|vga_ins|Add2~17_sumout ;
wire \inst2|vga_ins|Add2~18 ;
wire \inst2|vga_ins|Add2~13_sumout ;
wire \inst2|vga_ins|Add2~14 ;
wire \inst2|vga_ins|Add2~9_sumout ;
wire \inst2|vga_ins|Add2~10 ;
wire \inst2|vga_ins|Add2~5_sumout ;
wire \inst2|vga_ins|Add2~6 ;
wire \inst2|vga_ins|Add2~1_sumout ;
wire \inst2|vga_ins|Equal1~0_combout ;
wire \inst2|vga_ins|reg_row[1]~0_combout ;
wire \inst2|vga_ins|Add3~10 ;
wire \inst2|vga_ins|Add3~13_sumout ;
wire \inst2|vga_ins|Add3~14 ;
wire \inst2|vga_ins|Add3~1_sumout ;
wire \inst2|vga_ins|reg_row[0]~DUPLICATE_q ;
wire \inst2|vga_ins|Add3~2 ;
wire \inst2|vga_ins|Add3~5_sumout ;
wire \inst2|vga_ins|reg_row[3]~DUPLICATE_q ;
wire \inst16~1_combout ;
wire \inst2|vga_ins|Add5~9_sumout ;
wire \inst2|vga_ins|Add4~37_sumout ;
wire \inst2|vga_ins|Add4~38 ;
wire \inst2|vga_ins|Add4~33_sumout ;
wire \inst2|vga_ins|Add4~34 ;
wire \inst2|vga_ins|Add4~29_sumout ;
wire \inst2|vga_ins|Add4~30 ;
wire \inst2|vga_ins|Add4~25_sumout ;
wire \inst2|vga_ins|Add4~26 ;
wire \inst2|vga_ins|Add4~21_sumout ;
wire \inst2|vga_ins|Add4~22 ;
wire \inst2|vga_ins|Add4~17_sumout ;
wire \inst2|vga_ins|Add4~18 ;
wire \inst2|vga_ins|Add4~13_sumout ;
wire \inst2|vga_ins|Add4~14 ;
wire \inst2|vga_ins|Add4~9_sumout ;
wire \inst2|vga_ins|Add4~10 ;
wire \inst2|vga_ins|Add4~5_sumout ;
wire \inst2|vga_ins|Add4~6 ;
wire \inst2|vga_ins|Add4~1_sumout ;
wire \inst2|vga_ins|Equal2~0_combout ;
wire \inst2|vga_ins|columnCntDiv[9]~0_combout ;
wire \inst2|vga_ins|Equal2~1_combout ;
wire \inst2|vga_ins|reg_column[3]~1_combout ;
wire \inst2|vga_ins|Add5~10 ;
wire \inst2|vga_ins|Add5~13_sumout ;
wire \inst2|vga_ins|Add5~14 ;
wire \inst2|vga_ins|Add5~1_sumout ;
wire \inst2|vga_ins|Add5~2 ;
wire \inst2|vga_ins|Add5~5_sumout ;
wire \inst16~0_combout ;
wire \inst2|vga_ins|Add5~6 ;
wire \inst2|vga_ins|Add5~17_sumout ;
wire \inst16~2_combout ;
wire \inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~combout ;
wire \inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~combout ;
wire [1:0] \inst|inst30|inst6|altsyncram_component|auto_generated|q_a ;
wire [9:0] \inst2|vga_ins|LTM_ins|v_cnt ;
wire [19:0] \inst2|r0|Cont ;
wire [15:0] \inst2|u3|mI2C_CLK_DIV ;
wire [1:0] \inst|inst28|inst6|altsyncram_component|auto_generated|q_a ;
wire [1:0] \inst|inst22|inst6|altsyncram_component|auto_generated|q_a ;
wire [23:0] \inst2|vga_ins|bgr_data ;
wire [7:0] \inst13|inst4|dffs ;
wire [10:0] \inst2|vga_ins|LTM_ins|h_cnt ;
wire [1:0] \inst|inst34|inst6|altsyncram_component|auto_generated|q_a ;
wire [9:0] \inst2|vga_ins|reg_column ;
wire [1:0] \inst6|altsyncram_component|auto_generated|q_a ;
wire [8:0] \inst2|vga_ins|reg_row ;
wire [2:0] \inst2|u1|vga_audio_inst|altera_pll_i|fboutclk_wire ;
wire [3:0] \inst|inst26|LPM_ADD_SUB_component|auto_generated|result ;
wire [3:0] \inst|inst24|LPM_ADD_SUB_component|auto_generated|result ;
wire [4:0] \inst|inst36|LPM_ADD_SUB_component|auto_generated|result ;
wire [4:0] \inst|inst31|LPM_ADD_SUB_component|auto_generated|result ;
wire [9:0] \inst2|vga_ins|horizontalCntDiv ;
wire [9:0] \inst2|vga_ins|columnCntDiv ;
wire [8:0] \inst2|vga_ins|rowCntDiv ;
wire [23:0] \inst2|u3|mI2C_DATA ;
wire [5:0] \inst2|u3|u0|SD_COUNTER ;
wire [7:0] \inst11|inst4|dffs ;
wire [7:0] \inst12|inst4|dffs ;
wire [3:0] \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [5:0] \inst2|u3|LUT_INDEX ;
wire [4:0] \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [2:0] \inst20|auto_generated|w_anode1w ;
wire [7:0] \inst14|inst4|dffs ;
wire [23:0] \inst2|u3|u0|SD ;
wire [2:0] \inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire ;

wire [39:0] \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \inst2|vga_ins|bgr_data [0] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst2|vga_ins|bgr_data [1] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst2|vga_ins|bgr_data [2] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst2|vga_ins|bgr_data [3] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst2|vga_ins|bgr_data [4] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst2|vga_ins|bgr_data [5] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst2|vga_ins|bgr_data [6] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst2|vga_ins|bgr_data [7] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst2|vga_ins|bgr_data [8] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst2|vga_ins|bgr_data [9] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst2|vga_ins|bgr_data [10] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst2|vga_ins|bgr_data [11] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst2|vga_ins|bgr_data [12] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst2|vga_ins|bgr_data [13] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst2|vga_ins|bgr_data [14] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst2|vga_ins|bgr_data [15] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \inst2|vga_ins|bgr_data [16] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \inst2|vga_ins|bgr_data [17] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \inst2|vga_ins|bgr_data [18] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \inst2|vga_ins|bgr_data [19] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \inst2|vga_ins|bgr_data [20] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \inst2|vga_ins|bgr_data [21] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \inst2|vga_ins|bgr_data [22] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \inst2|vga_ins|bgr_data [23] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];

assign \inst|inst28|inst6|altsyncram_component|auto_generated|q_a [0] = \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|inst28|inst6|altsyncram_component|auto_generated|q_a [1] = \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \inst|inst22|inst6|altsyncram_component|auto_generated|q_a [0] = \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|inst22|inst6|altsyncram_component|auto_generated|q_a [1] = \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \inst|inst34|inst6|altsyncram_component|auto_generated|q_a [0] = \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|inst34|inst6|altsyncram_component|auto_generated|q_a [1] = \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \inst|inst30|inst6|altsyncram_component|auto_generated|q_a [0] = \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|inst30|inst6|altsyncram_component|auto_generated|q_a [1] = \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|q_a [0] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|q_a [1] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \LCD_RS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RS),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
defparam \LCD_RS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RW),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
defparam \LCD_RW~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \LCD_E~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_E),
	.obar());
// synopsys translate_off
defparam \LCD_E~output .bus_hold = "false";
defparam \LCD_E~output .open_drain_output = "false";
defparam \LCD_E~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\inst2|vga_ins|oBLANK_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\inst2|vga_ins|oHS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\inst2|vga_ins|oVS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(\inst2|u3|u0|I2C_SCLK~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\inst21|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\inst21|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\inst21|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\inst21|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\inst21|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\inst21|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\inst21|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\inst22|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\inst22|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\inst22|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\inst22|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\inst22|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\inst22|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\inst22|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\inst23|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\inst23|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\inst23|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\inst23|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\inst23|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\inst23|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\inst23|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\inst26|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\inst26|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\inst26|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\inst26|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\inst26|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\inst26|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\inst26|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\inst28|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\inst28|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\inst28|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\inst28|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\inst28|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\inst28|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\inst28|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\inst29|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\inst29|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\inst29|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\inst29|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\inst29|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\inst29|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\inst29|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \LCD_D[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_D[7]),
	.obar());
// synopsys translate_off
defparam \LCD_D[7]~output .bus_hold = "false";
defparam \LCD_D[7]~output .open_drain_output = "false";
defparam \LCD_D[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \LCD_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_D[6]),
	.obar());
// synopsys translate_off
defparam \LCD_D[6]~output .bus_hold = "false";
defparam \LCD_D[6]~output .open_drain_output = "false";
defparam \LCD_D[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \LCD_D[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_D[5]),
	.obar());
// synopsys translate_off
defparam \LCD_D[5]~output .bus_hold = "false";
defparam \LCD_D[5]~output .open_drain_output = "false";
defparam \LCD_D[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \LCD_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_D[4]),
	.obar());
// synopsys translate_off
defparam \LCD_D[4]~output .bus_hold = "false";
defparam \LCD_D[4]~output .open_drain_output = "false";
defparam \LCD_D[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \LCD_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_D[3]),
	.obar());
// synopsys translate_off
defparam \LCD_D[3]~output .bus_hold = "false";
defparam \LCD_D[3]~output .open_drain_output = "false";
defparam \LCD_D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \LCD_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_D[2]),
	.obar());
// synopsys translate_off
defparam \LCD_D[2]~output .bus_hold = "false";
defparam \LCD_D[2]~output .open_drain_output = "false";
defparam \LCD_D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \LCD_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_D[1]),
	.obar());
// synopsys translate_off
defparam \LCD_D[1]~output .bus_hold = "false";
defparam \LCD_D[1]~output .open_drain_output = "false";
defparam \LCD_D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \LCD_D[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_D[0]),
	.obar());
// synopsys translate_off
defparam \LCD_D[0]~output .bus_hold = "false";
defparam \LCD_D[0]~output .open_drain_output = "false";
defparam \LCD_D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(!\inst27~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \O[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(O[1]),
	.obar());
// synopsys translate_off
defparam \O[1]~output .bus_hold = "false";
defparam \O[1]~output .open_drain_output = "false";
defparam \O[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \O[0]~output (
	.i(!\inst27~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(O[0]),
	.obar());
// synopsys translate_off
defparam \O[0]~output .bus_hold = "false";
defparam \O[0]~output .open_drain_output = "false";
defparam \O[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\inst2|vga_ins|bgr_data [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\inst2|vga_ins|bgr_data [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\inst2|vga_ins|bgr_data [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\inst2|vga_ins|bgr_data [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\inst2|vga_ins|bgr_data [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\inst2|vga_ins|bgr_data [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\inst2|vga_ins|bgr_data [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\inst2|vga_ins|bgr_data [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\inst2|vga_ins|bgr_data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\inst2|vga_ins|bgr_data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\inst2|vga_ins|bgr_data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\inst2|vga_ins|bgr_data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\inst2|vga_ins|bgr_data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\inst2|vga_ins|bgr_data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\inst2|vga_ins|bgr_data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\inst2|vga_ins|bgr_data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\inst2|vga_ins|bgr_data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\inst2|vga_ins|bgr_data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\inst2|vga_ins|bgr_data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\inst2|vga_ins|bgr_data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\inst2|vga_ins|bgr_data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\inst2|vga_ins|bgr_data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\inst2|vga_ins|bgr_data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\inst2|vga_ins|bgr_data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(!\inst2|u3|u0|SDO~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \D[7]~output (
	.i(\inst11|inst5[7]~9_combout ),
	.oe(\inst14|inst~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D[7]),
	.obar());
// synopsys translate_off
defparam \D[7]~output .bus_hold = "false";
defparam \D[7]~output .open_drain_output = "false";
defparam \D[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \D[6]~output (
	.i(\inst11|inst5[6]~11_combout ),
	.oe(\inst14|inst~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D[6]),
	.obar());
// synopsys translate_off
defparam \D[6]~output .bus_hold = "false";
defparam \D[6]~output .open_drain_output = "false";
defparam \D[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \D[5]~output (
	.i(\inst11|inst5[5]~13_combout ),
	.oe(\inst14|inst~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D[5]),
	.obar());
// synopsys translate_off
defparam \D[5]~output .bus_hold = "false";
defparam \D[5]~output .open_drain_output = "false";
defparam \D[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \D[4]~output (
	.i(\inst11|inst5[4]~15_combout ),
	.oe(\inst14|inst~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D[4]),
	.obar());
// synopsys translate_off
defparam \D[4]~output .bus_hold = "false";
defparam \D[4]~output .open_drain_output = "false";
defparam \D[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \D[3]~output (
	.i(\inst11|inst5[3]~17_combout ),
	.oe(\inst14|inst~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D[3]),
	.obar());
// synopsys translate_off
defparam \D[3]~output .bus_hold = "false";
defparam \D[3]~output .open_drain_output = "false";
defparam \D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \D[2]~output (
	.i(\inst11|inst5[2]~19_combout ),
	.oe(\inst14|inst~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D[2]),
	.obar());
// synopsys translate_off
defparam \D[2]~output .bus_hold = "false";
defparam \D[2]~output .open_drain_output = "false";
defparam \D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \D[1]~output (
	.i(\inst11|inst5[1]~21_combout ),
	.oe(\inst14|inst~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D[1]),
	.obar());
// synopsys translate_off
defparam \D[1]~output .bus_hold = "false";
defparam \D[1]~output .open_drain_output = "false";
defparam \D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \D[0]~output (
	.i(\inst11|inst5[0]~23_combout ),
	.oe(\inst14|inst~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D[0]),
	.obar());
// synopsys translate_off
defparam \D[0]~output .bus_hold = "false";
defparam \D[0]~output .open_drain_output = "false";
defparam \D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N0
cyclonev_lcell_comb \inst2|u3|Add0~61 (
// Equation(s):
// \inst2|u3|Add0~61_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))
// \inst2|u3|Add0~62  = CARRY(( \inst2|u3|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|u3|mI2C_CLK_DIV [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~61_sumout ),
	.cout(\inst2|u3|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~61 .extended_lut = "off";
defparam \inst2|u3|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \inst2|u3|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N33
cyclonev_lcell_comb \inst2|u3|Add0~1 (
// Equation(s):
// \inst2|u3|Add0~1_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [11] ) + ( GND ) + ( \inst2|u3|Add0~34  ))
// \inst2|u3|Add0~2  = CARRY(( \inst2|u3|mI2C_CLK_DIV [11] ) + ( GND ) + ( \inst2|u3|Add0~34  ))

	.dataa(!\inst2|u3|mI2C_CLK_DIV [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~1_sumout ),
	.cout(\inst2|u3|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~1 .extended_lut = "off";
defparam \inst2|u3|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|u3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N36
cyclonev_lcell_comb \inst2|u3|Add0~53 (
// Equation(s):
// \inst2|u3|Add0~53_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [12] ) + ( GND ) + ( \inst2|u3|Add0~2  ))
// \inst2|u3|Add0~54  = CARRY(( \inst2|u3|mI2C_CLK_DIV [12] ) + ( GND ) + ( \inst2|u3|Add0~2  ))

	.dataa(!\inst2|u3|mI2C_CLK_DIV [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~53_sumout ),
	.cout(\inst2|u3|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~53 .extended_lut = "off";
defparam \inst2|u3|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|u3|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N38
dffeas \inst2|u3|mI2C_CLK_DIV[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[12] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N39
cyclonev_lcell_comb \inst2|u3|Add0~49 (
// Equation(s):
// \inst2|u3|Add0~49_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [13] ) + ( GND ) + ( \inst2|u3|Add0~54  ))
// \inst2|u3|Add0~50  = CARRY(( \inst2|u3|mI2C_CLK_DIV [13] ) + ( GND ) + ( \inst2|u3|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|u3|mI2C_CLK_DIV [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~49_sumout ),
	.cout(\inst2|u3|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~49 .extended_lut = "off";
defparam \inst2|u3|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|u3|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N40
dffeas \inst2|u3|mI2C_CLK_DIV[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[13] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N42
cyclonev_lcell_comb \inst2|u3|Add0~45 (
// Equation(s):
// \inst2|u3|Add0~45_sumout  = SUM(( GND ) + ( \inst2|u3|mI2C_CLK_DIV [14] ) + ( \inst2|u3|Add0~50  ))
// \inst2|u3|Add0~46  = CARRY(( GND ) + ( \inst2|u3|mI2C_CLK_DIV [14] ) + ( \inst2|u3|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|u3|mI2C_CLK_DIV [14]),
	.datag(gnd),
	.cin(\inst2|u3|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~45_sumout ),
	.cout(\inst2|u3|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~45 .extended_lut = "off";
defparam \inst2|u3|Add0~45 .lut_mask = 64'h0000FF0000000000;
defparam \inst2|u3|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N44
dffeas \inst2|u3|mI2C_CLK_DIV[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[14] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N45
cyclonev_lcell_comb \inst2|u3|Add0~41 (
// Equation(s):
// \inst2|u3|Add0~41_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [15] ) + ( GND ) + ( \inst2|u3|Add0~46  ))

	.dataa(gnd),
	.datab(!\inst2|u3|mI2C_CLK_DIV [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~41 .extended_lut = "off";
defparam \inst2|u3|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|u3|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N47
dffeas \inst2|u3|mI2C_CLK_DIV[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[15] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N51
cyclonev_lcell_comb \inst2|u3|LessThan0~3 (
// Equation(s):
// \inst2|u3|LessThan0~3_combout  = ( !\inst2|u3|mI2C_CLK_DIV [14] & ( (!\inst2|u3|mI2C_CLK_DIV [12] & (!\inst2|u3|mI2C_CLK_DIV [15] & !\inst2|u3|mI2C_CLK_DIV [13])) ) )

	.dataa(!\inst2|u3|mI2C_CLK_DIV [12]),
	.datab(gnd),
	.datac(!\inst2|u3|mI2C_CLK_DIV [15]),
	.datad(!\inst2|u3|mI2C_CLK_DIV [13]),
	.datae(gnd),
	.dataf(!\inst2|u3|mI2C_CLK_DIV [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LessThan0~3 .extended_lut = "off";
defparam \inst2|u3|LessThan0~3 .lut_mask = 64'hA000A00000000000;
defparam \inst2|u3|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N57
cyclonev_lcell_comb \inst2|u3|LessThan0~2 (
// Equation(s):
// \inst2|u3|LessThan0~2_combout  = ( !\inst2|u3|mI2C_CLK_DIV [10] & ( !\inst2|u3|mI2C_CLK_DIV [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|u3|mI2C_CLK_DIV [9]),
	.datae(gnd),
	.dataf(!\inst2|u3|mI2C_CLK_DIV [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LessThan0~2 .extended_lut = "off";
defparam \inst2|u3|LessThan0~2 .lut_mask = 64'hFF00FF0000000000;
defparam \inst2|u3|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \inst2|u3|mI2C_CLK_DIV[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[5] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N48
cyclonev_lcell_comb \inst2|u3|LessThan0~0 (
// Equation(s):
// \inst2|u3|LessThan0~0_combout  = ( !\inst2|u3|mI2C_CLK_DIV [4] & ( (!\inst2|u3|mI2C_CLK_DIV [2] & (!\inst2|u3|mI2C_CLK_DIV [3] & !\inst2|u3|mI2C_CLK_DIV [5])) ) )

	.dataa(gnd),
	.datab(!\inst2|u3|mI2C_CLK_DIV [2]),
	.datac(!\inst2|u3|mI2C_CLK_DIV [3]),
	.datad(!\inst2|u3|mI2C_CLK_DIV [5]),
	.datae(gnd),
	.dataf(!\inst2|u3|mI2C_CLK_DIV [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LessThan0~0 .extended_lut = "off";
defparam \inst2|u3|LessThan0~0 .lut_mask = 64'hC000C00000000000;
defparam \inst2|u3|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N54
cyclonev_lcell_comb \inst2|u3|LessThan0~1 (
// Equation(s):
// \inst2|u3|LessThan0~1_combout  = ( \inst2|u3|mI2C_CLK_DIV [6] & ( (\inst2|u3|mI2C_CLK_DIV [7] & \inst2|u3|mI2C_CLK_DIV [8]) ) )

	.dataa(!\inst2|u3|mI2C_CLK_DIV [7]),
	.datab(gnd),
	.datac(!\inst2|u3|mI2C_CLK_DIV [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|u3|mI2C_CLK_DIV [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LessThan0~1 .extended_lut = "off";
defparam \inst2|u3|LessThan0~1 .lut_mask = 64'h0000000005050505;
defparam \inst2|u3|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N9
cyclonev_lcell_comb \inst2|u3|LessThan0~4 (
// Equation(s):
// \inst2|u3|LessThan0~4_combout  = ( \inst2|u3|mI2C_CLK_DIV [11] & ( (!\inst2|u3|LessThan0~3_combout ) # ((!\inst2|u3|LessThan0~2_combout ) # ((!\inst2|u3|LessThan0~0_combout  & \inst2|u3|LessThan0~1_combout ))) ) ) # ( !\inst2|u3|mI2C_CLK_DIV [11] & ( 
// !\inst2|u3|LessThan0~3_combout  ) )

	.dataa(!\inst2|u3|LessThan0~3_combout ),
	.datab(!\inst2|u3|LessThan0~2_combout ),
	.datac(!\inst2|u3|LessThan0~0_combout ),
	.datad(!\inst2|u3|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\inst2|u3|mI2C_CLK_DIV [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LessThan0~4 .extended_lut = "off";
defparam \inst2|u3|LessThan0~4 .lut_mask = 64'hAAAAAAAAEEFEEEFE;
defparam \inst2|u3|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N2
dffeas \inst2|u3|mI2C_CLK_DIV[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[0] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N3
cyclonev_lcell_comb \inst2|u3|Add0~57 (
// Equation(s):
// \inst2|u3|Add0~57_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [1] ) + ( GND ) + ( \inst2|u3|Add0~62  ))
// \inst2|u3|Add0~58  = CARRY(( \inst2|u3|mI2C_CLK_DIV [1] ) + ( GND ) + ( \inst2|u3|Add0~62  ))

	.dataa(!\inst2|u3|mI2C_CLK_DIV [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~57_sumout ),
	.cout(\inst2|u3|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~57 .extended_lut = "off";
defparam \inst2|u3|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|u3|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \inst2|u3|mI2C_CLK_DIV[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[1] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N6
cyclonev_lcell_comb \inst2|u3|Add0~17 (
// Equation(s):
// \inst2|u3|Add0~17_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [2] ) + ( GND ) + ( \inst2|u3|Add0~58  ))
// \inst2|u3|Add0~18  = CARRY(( \inst2|u3|mI2C_CLK_DIV [2] ) + ( GND ) + ( \inst2|u3|Add0~58  ))

	.dataa(gnd),
	.datab(!\inst2|u3|mI2C_CLK_DIV [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~17_sumout ),
	.cout(\inst2|u3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~17 .extended_lut = "off";
defparam \inst2|u3|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|u3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N8
dffeas \inst2|u3|mI2C_CLK_DIV[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[2] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N9
cyclonev_lcell_comb \inst2|u3|Add0~13 (
// Equation(s):
// \inst2|u3|Add0~13_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [3] ) + ( GND ) + ( \inst2|u3|Add0~18  ))
// \inst2|u3|Add0~14  = CARRY(( \inst2|u3|mI2C_CLK_DIV [3] ) + ( GND ) + ( \inst2|u3|Add0~18  ))

	.dataa(!\inst2|u3|mI2C_CLK_DIV [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~13_sumout ),
	.cout(\inst2|u3|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~13 .extended_lut = "off";
defparam \inst2|u3|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|u3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N10
dffeas \inst2|u3|mI2C_CLK_DIV[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[3] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N12
cyclonev_lcell_comb \inst2|u3|Add0~9 (
// Equation(s):
// \inst2|u3|Add0~9_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [4] ) + ( GND ) + ( \inst2|u3|Add0~14  ))
// \inst2|u3|Add0~10  = CARRY(( \inst2|u3|mI2C_CLK_DIV [4] ) + ( GND ) + ( \inst2|u3|Add0~14  ))

	.dataa(gnd),
	.datab(!\inst2|u3|mI2C_CLK_DIV [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~9_sumout ),
	.cout(\inst2|u3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~9 .extended_lut = "off";
defparam \inst2|u3|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|u3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N14
dffeas \inst2|u3|mI2C_CLK_DIV[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[4] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N15
cyclonev_lcell_comb \inst2|u3|Add0~5 (
// Equation(s):
// \inst2|u3|Add0~5_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV[5]~DUPLICATE_q  ) + ( GND ) + ( \inst2|u3|Add0~10  ))
// \inst2|u3|Add0~6  = CARRY(( \inst2|u3|mI2C_CLK_DIV[5]~DUPLICATE_q  ) + ( GND ) + ( \inst2|u3|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|u3|mI2C_CLK_DIV[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~5_sumout ),
	.cout(\inst2|u3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~5 .extended_lut = "off";
defparam \inst2|u3|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|u3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N16
dffeas \inst2|u3|mI2C_CLK_DIV[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N18
cyclonev_lcell_comb \inst2|u3|Add0~29 (
// Equation(s):
// \inst2|u3|Add0~29_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [6] ) + ( GND ) + ( \inst2|u3|Add0~6  ))
// \inst2|u3|Add0~30  = CARRY(( \inst2|u3|mI2C_CLK_DIV [6] ) + ( GND ) + ( \inst2|u3|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|u3|mI2C_CLK_DIV [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~29_sumout ),
	.cout(\inst2|u3|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~29 .extended_lut = "off";
defparam \inst2|u3|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|u3|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N20
dffeas \inst2|u3|mI2C_CLK_DIV[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[6] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N21
cyclonev_lcell_comb \inst2|u3|Add0~25 (
// Equation(s):
// \inst2|u3|Add0~25_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [7] ) + ( GND ) + ( \inst2|u3|Add0~30  ))
// \inst2|u3|Add0~26  = CARRY(( \inst2|u3|mI2C_CLK_DIV [7] ) + ( GND ) + ( \inst2|u3|Add0~30  ))

	.dataa(!\inst2|u3|mI2C_CLK_DIV [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~25_sumout ),
	.cout(\inst2|u3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~25 .extended_lut = "off";
defparam \inst2|u3|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|u3|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \inst2|u3|mI2C_CLK_DIV[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[7] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N24
cyclonev_lcell_comb \inst2|u3|Add0~21 (
// Equation(s):
// \inst2|u3|Add0~21_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [8] ) + ( GND ) + ( \inst2|u3|Add0~26  ))
// \inst2|u3|Add0~22  = CARRY(( \inst2|u3|mI2C_CLK_DIV [8] ) + ( GND ) + ( \inst2|u3|Add0~26  ))

	.dataa(!\inst2|u3|mI2C_CLK_DIV [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~21_sumout ),
	.cout(\inst2|u3|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~21 .extended_lut = "off";
defparam \inst2|u3|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|u3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N26
dffeas \inst2|u3|mI2C_CLK_DIV[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[8] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N27
cyclonev_lcell_comb \inst2|u3|Add0~37 (
// Equation(s):
// \inst2|u3|Add0~37_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [9] ) + ( GND ) + ( \inst2|u3|Add0~22  ))
// \inst2|u3|Add0~38  = CARRY(( \inst2|u3|mI2C_CLK_DIV [9] ) + ( GND ) + ( \inst2|u3|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|u3|mI2C_CLK_DIV [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~37_sumout ),
	.cout(\inst2|u3|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~37 .extended_lut = "off";
defparam \inst2|u3|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|u3|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N29
dffeas \inst2|u3|mI2C_CLK_DIV[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[9] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N30
cyclonev_lcell_comb \inst2|u3|Add0~33 (
// Equation(s):
// \inst2|u3|Add0~33_sumout  = SUM(( \inst2|u3|mI2C_CLK_DIV [10] ) + ( GND ) + ( \inst2|u3|Add0~38  ))
// \inst2|u3|Add0~34  = CARRY(( \inst2|u3|mI2C_CLK_DIV [10] ) + ( GND ) + ( \inst2|u3|Add0~38  ))

	.dataa(gnd),
	.datab(!\inst2|u3|mI2C_CLK_DIV [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|u3|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|u3|Add0~33_sumout ),
	.cout(\inst2|u3|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add0~33 .extended_lut = "off";
defparam \inst2|u3|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|u3|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N32
dffeas \inst2|u3|mI2C_CLK_DIV[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[10] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N35
dffeas \inst2|u3|mI2C_CLK_DIV[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|u3|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CLK_DIV [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CLK_DIV[11] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CLK_DIV[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N0
cyclonev_lcell_comb \inst2|u3|mI2C_CTRL_CLK~0 (
// Equation(s):
// \inst2|u3|mI2C_CTRL_CLK~0_combout  = ( \inst2|u3|LessThan0~1_combout  & ( \inst2|u3|mI2C_CTRL_CLK~q  & ( (\inst2|u3|LessThan0~3_combout  & ((!\inst2|u3|mI2C_CLK_DIV [11]) # ((\inst2|u3|LessThan0~0_combout  & \inst2|u3|LessThan0~2_combout )))) ) ) ) # ( 
// !\inst2|u3|LessThan0~1_combout  & ( \inst2|u3|mI2C_CTRL_CLK~q  & ( (\inst2|u3|LessThan0~3_combout  & ((!\inst2|u3|mI2C_CLK_DIV [11]) # (\inst2|u3|LessThan0~2_combout ))) ) ) ) # ( \inst2|u3|LessThan0~1_combout  & ( !\inst2|u3|mI2C_CTRL_CLK~q  & ( 
// (!\inst2|u3|LessThan0~3_combout ) # ((\inst2|u3|mI2C_CLK_DIV [11] & ((!\inst2|u3|LessThan0~0_combout ) # (!\inst2|u3|LessThan0~2_combout )))) ) ) ) # ( !\inst2|u3|LessThan0~1_combout  & ( !\inst2|u3|mI2C_CTRL_CLK~q  & ( (!\inst2|u3|LessThan0~3_combout ) # 
// ((\inst2|u3|mI2C_CLK_DIV [11] & !\inst2|u3|LessThan0~2_combout )) ) ) )

	.dataa(!\inst2|u3|mI2C_CLK_DIV [11]),
	.datab(!\inst2|u3|LessThan0~0_combout ),
	.datac(!\inst2|u3|LessThan0~3_combout ),
	.datad(!\inst2|u3|LessThan0~2_combout ),
	.datae(!\inst2|u3|LessThan0~1_combout ),
	.dataf(!\inst2|u3|mI2C_CTRL_CLK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|mI2C_CTRL_CLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|mI2C_CTRL_CLK~0 .extended_lut = "off";
defparam \inst2|u3|mI2C_CTRL_CLK~0 .lut_mask = 64'hF5F0F5F40A0F0A0B;
defparam \inst2|u3|mI2C_CTRL_CLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \inst2|u3|mI2C_CTRL_CLK (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_CTRL_CLK~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_CTRL_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_CTRL_CLK .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_CTRL_CLK .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N32
dffeas \inst2|u3|u0|SD_COUNTER[4] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|u0|SD_COUNTER[4]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[4] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N38
dffeas \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|u0|SD_COUNTER[3]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N0
cyclonev_lcell_comb \inst2|u3|u0|Add0~3 (
// Equation(s):
// \inst2|u3|u0|Add0~3_combout  = !\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  $ (((!\inst2|u3|u0|SD_COUNTER [0] & !\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q )))

	.dataa(!\inst2|u3|u0|SD_COUNTER [0]),
	.datab(gnd),
	.datac(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Add0~3 .extended_lut = "off";
defparam \inst2|u3|u0|Add0~3 .lut_mask = 64'h5FA05FA05FA05FA0;
defparam \inst2|u3|u0|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y20_N47
dffeas \inst2|u3|u0|SD_COUNTER[5] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|u0|SD_COUNTER[5]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[5] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N15
cyclonev_lcell_comb \inst2|u3|u0|ACK1~0 (
// Equation(s):
// \inst2|u3|u0|ACK1~0_combout  = ( \inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER [5] & (!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  $ (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q )))) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER [5]),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|ACK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|ACK1~0 .extended_lut = "off";
defparam \inst2|u3|u0|ACK1~0 .lut_mask = 64'h0000000000410041;
defparam \inst2|u3|u0|ACK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N12
cyclonev_lcell_comb \inst2|u3|u0|Selector4~0 (
// Equation(s):
// \inst2|u3|u0|Selector4~0_combout  = ( \inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER [5] & (!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  $ (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q )))) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER [5]),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Selector4~0 .extended_lut = "off";
defparam \inst2|u3|u0|Selector4~0 .lut_mask = 64'h0000000000410041;
defparam \inst2|u3|u0|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N21
cyclonev_lcell_comb \inst2|u3|u0|ACK1~1 (
// Equation(s):
// \inst2|u3|u0|ACK1~1_combout  = ( \inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & ( \inst2|u3|u0|SD_COUNTER [0] & ( (!\inst2|u3|u0|Selector4~0_combout  & \inst2|u3|u0|ACK1~q ) ) ) ) # ( !\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & ( \inst2|u3|u0|SD_COUNTER [0] & ( 
// (!\inst2|u3|u0|Selector4~0_combout  & (((\inst2|u3|u0|ACK1~q )))) # (\inst2|u3|u0|Selector4~0_combout  & (\FPGA_I2C_SDAT~input_o  & (\inst2|u3|u0|ACK1~0_combout ))) ) ) ) # ( \inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & ( !\inst2|u3|u0|SD_COUNTER [0] & ( 
// (\inst2|u3|u0|ACK1~q  & ((!\inst2|u3|u0|Selector4~0_combout ) # (\inst2|u3|u0|ACK1~0_combout ))) ) ) ) # ( !\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & ( !\inst2|u3|u0|SD_COUNTER [0] & ( (\inst2|u3|u0|ACK1~q  & ((!\inst2|u3|u0|Selector4~0_combout ) # 
// (\inst2|u3|u0|ACK1~0_combout ))) ) ) )

	.dataa(!\FPGA_I2C_SDAT~input_o ),
	.datab(!\inst2|u3|u0|ACK1~0_combout ),
	.datac(!\inst2|u3|u0|Selector4~0_combout ),
	.datad(!\inst2|u3|u0|ACK1~q ),
	.datae(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.dataf(!\inst2|u3|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|ACK1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|ACK1~1 .extended_lut = "off";
defparam \inst2|u3|u0|ACK1~1 .lut_mask = 64'h00F300F301F100F0;
defparam \inst2|u3|u0|ACK1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N26
dffeas \inst2|u3|u0|ACK1 (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|u0|ACK1~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|ACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|ACK1 .is_wysiwyg = "true";
defparam \inst2|u3|u0|ACK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N54
cyclonev_lcell_comb \inst2|u3|u0|Selector2~0 (
// Equation(s):
// \inst2|u3|u0|Selector2~0_combout  = ( \inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q  & \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ))) ) 
// ) # ( !\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q  & !\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ))) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Selector2~0 .extended_lut = "off";
defparam \inst2|u3|u0|Selector2~0 .lut_mask = 64'h0800080000010001;
defparam \inst2|u3|u0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N57
cyclonev_lcell_comb \inst2|u3|u0|ACK3~1 (
// Equation(s):
// \inst2|u3|u0|ACK3~1_combout  = ( !\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER [5] & !\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ))) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\inst2|u3|u0|SD_COUNTER [5]),
	.datad(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|ACK3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|ACK3~1 .extended_lut = "off";
defparam \inst2|u3|u0|ACK3~1 .lut_mask = 64'h0800080000000000;
defparam \inst2|u3|u0|ACK3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N3
cyclonev_lcell_comb \inst2|u3|u0|ACK3~0 (
// Equation(s):
// \inst2|u3|u0|ACK3~0_combout  = ( !\inst2|u3|u0|SD_COUNTER [0] & ( \inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q  & ( (\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & 
// \inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datae(!\inst2|u3|u0|SD_COUNTER [0]),
	.dataf(!\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|ACK3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|ACK3~0 .extended_lut = "off";
defparam \inst2|u3|u0|ACK3~0 .lut_mask = 64'h0000000000010000;
defparam \inst2|u3|u0|ACK3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N42
cyclonev_lcell_comb \inst2|u3|u0|ACK3~2 (
// Equation(s):
// \inst2|u3|u0|ACK3~2_combout  = ( \FPGA_I2C_SDAT~input_o  & ( \inst2|u3|u0|SD_COUNTER [0] & ( (!\inst2|u3|u0|Selector2~0_combout  & (((\inst2|u3|u0|ACK3~q )))) # (\inst2|u3|u0|Selector2~0_combout  & (((\inst2|u3|u0|ACK3~0_combout  & \inst2|u3|u0|ACK3~q )) 
// # (\inst2|u3|u0|ACK3~1_combout ))) ) ) ) # ( !\FPGA_I2C_SDAT~input_o  & ( \inst2|u3|u0|SD_COUNTER [0] & ( (\inst2|u3|u0|ACK3~q  & ((!\inst2|u3|u0|Selector2~0_combout ) # (\inst2|u3|u0|ACK3~0_combout ))) ) ) ) # ( \FPGA_I2C_SDAT~input_o  & ( 
// !\inst2|u3|u0|SD_COUNTER [0] & ( (\inst2|u3|u0|ACK3~q  & ((!\inst2|u3|u0|Selector2~0_combout ) # ((\inst2|u3|u0|ACK3~0_combout ) # (\inst2|u3|u0|ACK3~1_combout )))) ) ) ) # ( !\FPGA_I2C_SDAT~input_o  & ( !\inst2|u3|u0|SD_COUNTER [0] & ( 
// (\inst2|u3|u0|ACK3~q  & ((!\inst2|u3|u0|Selector2~0_combout ) # ((\inst2|u3|u0|ACK3~0_combout ) # (\inst2|u3|u0|ACK3~1_combout )))) ) ) )

	.dataa(!\inst2|u3|u0|Selector2~0_combout ),
	.datab(!\inst2|u3|u0|ACK3~1_combout ),
	.datac(!\inst2|u3|u0|ACK3~0_combout ),
	.datad(!\inst2|u3|u0|ACK3~q ),
	.datae(!\FPGA_I2C_SDAT~input_o ),
	.dataf(!\inst2|u3|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|ACK3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|ACK3~2 .extended_lut = "off";
defparam \inst2|u3|u0|ACK3~2 .lut_mask = 64'h00BF00BF00AF11BF;
defparam \inst2|u3|u0|ACK3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \inst2|u3|u0|ACK3 (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|u0|ACK3~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|ACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|ACK3 .is_wysiwyg = "true";
defparam \inst2|u3|u0|ACK3 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N44
dffeas \inst2|u3|u0|SD_COUNTER[1] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|u0|SD_COUNTER[1]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[1] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N21
cyclonev_lcell_comb \inst2|u3|u0|Selector0~0 (
// Equation(s):
// \inst2|u3|u0|Selector0~0_combout  = ( \inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & ( (\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER [0] & (\inst2|u3|u0|SD_COUNTER [1] & \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ))) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER [0]),
	.datac(!\inst2|u3|u0|SD_COUNTER [1]),
	.datad(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Selector0~0 .extended_lut = "off";
defparam \inst2|u3|u0|Selector0~0 .lut_mask = 64'h0000000000010001;
defparam \inst2|u3|u0|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N9
cyclonev_lcell_comb \inst2|u3|u0|END~0 (
// Equation(s):
// \inst2|u3|u0|END~0_combout  = ( !\inst2|u3|u0|Selector0~0_combout  & ( \inst2|u3|u0|Mux0~1_combout  & ( \inst2|u3|u0|END~q  ) ) ) # ( \inst2|u3|u0|Selector0~0_combout  & ( !\inst2|u3|u0|Mux0~1_combout  ) ) # ( !\inst2|u3|u0|Selector0~0_combout  & ( 
// !\inst2|u3|u0|Mux0~1_combout  & ( \inst2|u3|u0|END~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|u3|u0|END~q ),
	.datad(gnd),
	.datae(!\inst2|u3|u0|Selector0~0_combout ),
	.dataf(!\inst2|u3|u0|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|END~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|END~0 .extended_lut = "off";
defparam \inst2|u3|u0|END~0 .lut_mask = 64'h0F0FFFFF0F0F0000;
defparam \inst2|u3|u0|END~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N47
dffeas \inst2|u3|u0|END (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|u0|END~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|END .is_wysiwyg = "true";
defparam \inst2|u3|u0|END .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N51
cyclonev_lcell_comb \inst2|u3|u0|ACK2~0 (
// Equation(s):
// \inst2|u3|u0|ACK2~0_combout  = ( \inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & ( (\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER [0] & \inst2|u3|u0|ACK2~q )) ) ) # ( !\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & ( 
// (!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & ((!\inst2|u3|u0|SD_COUNTER [0] & (\FPGA_I2C_SDAT~input_o )) # (\inst2|u3|u0|SD_COUNTER [0] & ((\inst2|u3|u0|ACK2~q ))))) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER [0]),
	.datac(!\FPGA_I2C_SDAT~input_o ),
	.datad(!\inst2|u3|u0|ACK2~q ),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|ACK2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|ACK2~0 .extended_lut = "off";
defparam \inst2|u3|u0|ACK2~0 .lut_mask = 64'h082A082A00440044;
defparam \inst2|u3|u0|ACK2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N45
cyclonev_lcell_comb \inst2|u3|u0|Selector3~0 (
// Equation(s):
// \inst2|u3|u0|Selector3~0_combout  = ( \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q  & ( (\inst2|u3|u0|SD_COUNTER [1] & (!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  $ (\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst2|u3|u0|SD_COUNTER [1]),
	.datad(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datae(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.dataf(!\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Selector3~0 .extended_lut = "off";
defparam \inst2|u3|u0|Selector3~0 .lut_mask = 64'h0000000000000A05;
defparam \inst2|u3|u0|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N54
cyclonev_lcell_comb \inst2|u3|u0|ACK2~1 (
// Equation(s):
// \inst2|u3|u0|ACK2~1_combout  = ( \inst2|u3|u0|ACK2~q  & ( \inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q  & ( (!\inst2|u3|u0|Selector3~0_combout ) # ((\inst2|u3|u0|ACK2~0_combout  & (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & \inst2|u3|u0|SD_COUNTER [1]))) ) ) ) # 
// ( !\inst2|u3|u0|ACK2~q  & ( \inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q  & ( (\inst2|u3|u0|ACK2~0_combout  & (\inst2|u3|u0|Selector3~0_combout  & (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & \inst2|u3|u0|SD_COUNTER [1]))) ) ) ) # ( \inst2|u3|u0|ACK2~q  & ( 
// !\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q  & ( !\inst2|u3|u0|Selector3~0_combout  ) ) )

	.dataa(!\inst2|u3|u0|ACK2~0_combout ),
	.datab(!\inst2|u3|u0|Selector3~0_combout ),
	.datac(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER [1]),
	.datae(!\inst2|u3|u0|ACK2~q ),
	.dataf(!\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|ACK2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|ACK2~1 .extended_lut = "off";
defparam \inst2|u3|u0|ACK2~1 .lut_mask = 64'h0000CCCC0001CCCD;
defparam \inst2|u3|u0|ACK2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N53
dffeas \inst2|u3|u0|ACK2 (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|u0|ACK2~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|ACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|ACK2 .is_wysiwyg = "true";
defparam \inst2|u3|u0|ACK2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N24
cyclonev_lcell_comb \inst2|u3|Selector1~0 (
// Equation(s):
// \inst2|u3|Selector1~0_combout  = ( \inst2|u3|mSetup_ST.0001~q  & ( \inst2|u3|u0|ACK1~q  & ( (\inst2|u3|u0|END~q  & !\inst2|u3|mSetup_ST.0010~q ) ) ) ) # ( !\inst2|u3|mSetup_ST.0001~q  & ( \inst2|u3|u0|ACK1~q  & ( !\inst2|u3|mSetup_ST.0010~q  ) ) ) # ( 
// \inst2|u3|mSetup_ST.0001~q  & ( !\inst2|u3|u0|ACK1~q  & ( (!\inst2|u3|mSetup_ST.0010~q  & (((!\inst2|u3|u0|ACK2~q  & !\inst2|u3|u0|ACK3~q )) # (\inst2|u3|u0|END~q ))) ) ) ) # ( !\inst2|u3|mSetup_ST.0001~q  & ( !\inst2|u3|u0|ACK1~q  & ( 
// !\inst2|u3|mSetup_ST.0010~q  ) ) )

	.dataa(!\inst2|u3|u0|ACK2~q ),
	.datab(!\inst2|u3|u0|END~q ),
	.datac(!\inst2|u3|u0|ACK3~q ),
	.datad(!\inst2|u3|mSetup_ST.0010~q ),
	.datae(!\inst2|u3|mSetup_ST.0001~q ),
	.dataf(!\inst2|u3|u0|ACK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Selector1~0 .extended_lut = "off";
defparam \inst2|u3|Selector1~0 .lut_mask = 64'hFF00B300FF003300;
defparam \inst2|u3|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N6
cyclonev_lcell_comb \inst2|u3|LUT_INDEX[0]~6 (
// Equation(s):
// \inst2|u3|LUT_INDEX[0]~6_combout  = !\inst2|u3|LUT_INDEX [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|u3|LUT_INDEX [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LUT_INDEX[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[0]~6 .extended_lut = "off";
defparam \inst2|u3|LUT_INDEX[0]~6 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \inst2|u3|LUT_INDEX[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N39
cyclonev_lcell_comb \inst2|u3|LUT_INDEX[5]~5 (
// Equation(s):
// \inst2|u3|LUT_INDEX[5]~5_combout  = ( \inst2|u3|LessThan1~0_combout  & ( \inst2|u3|mSetup_ST.0010~q  ) )

	.dataa(!\inst2|u3|mSetup_ST.0010~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|u3|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LUT_INDEX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[5]~5 .extended_lut = "off";
defparam \inst2|u3|LUT_INDEX[5]~5 .lut_mask = 64'h0000000055555555;
defparam \inst2|u3|LUT_INDEX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N35
dffeas \inst2|u3|LUT_INDEX[0] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|LUT_INDEX[0]~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|LUT_INDEX[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \inst2|u3|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N33
cyclonev_lcell_comb \inst2|u3|Add1~0 (
// Equation(s):
// \inst2|u3|Add1~0_combout  = !\inst2|u3|LUT_INDEX [1] $ (!\inst2|u3|LUT_INDEX [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|u3|LUT_INDEX [1]),
	.datad(!\inst2|u3|LUT_INDEX [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Add1~0 .extended_lut = "off";
defparam \inst2|u3|Add1~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \inst2|u3|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N32
dffeas \inst2|u3|LUT_INDEX[1] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|Add1~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|LUT_INDEX[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \inst2|u3|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N30
cyclonev_lcell_comb \inst2|u3|LUT_INDEX[2]~4 (
// Equation(s):
// \inst2|u3|LUT_INDEX[2]~4_combout  = ( \inst2|u3|LessThan1~0_combout  & ( !\inst2|u3|LUT_INDEX [2] $ (((!\inst2|u3|mSetup_ST.0010~q ) # ((!\inst2|u3|LUT_INDEX [0]) # (!\inst2|u3|LUT_INDEX [1])))) ) ) # ( !\inst2|u3|LessThan1~0_combout  & ( 
// \inst2|u3|LUT_INDEX [2] ) )

	.dataa(!\inst2|u3|mSetup_ST.0010~q ),
	.datab(!\inst2|u3|LUT_INDEX [0]),
	.datac(!\inst2|u3|LUT_INDEX [2]),
	.datad(!\inst2|u3|LUT_INDEX [1]),
	.datae(gnd),
	.dataf(!\inst2|u3|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LUT_INDEX[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[2]~4 .extended_lut = "off";
defparam \inst2|u3|LUT_INDEX[2]~4 .lut_mask = 64'h0F0F0F0F0F1E0F1E;
defparam \inst2|u3|LUT_INDEX[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N29
dffeas \inst2|u3|LUT_INDEX[2] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|LUT_INDEX[2]~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \inst2|u3|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N36
cyclonev_lcell_comb \inst2|u3|LUT_INDEX[3]~0 (
// Equation(s):
// \inst2|u3|LUT_INDEX[3]~0_combout  = ( \inst2|u3|LUT_INDEX [1] & ( (\inst2|u3|LUT_INDEX [0] & \inst2|u3|LUT_INDEX [2]) ) )

	.dataa(gnd),
	.datab(!\inst2|u3|LUT_INDEX [0]),
	.datac(gnd),
	.datad(!\inst2|u3|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LUT_INDEX[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[3]~0 .extended_lut = "off";
defparam \inst2|u3|LUT_INDEX[3]~0 .lut_mask = 64'h0000000000330033;
defparam \inst2|u3|LUT_INDEX[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N51
cyclonev_lcell_comb \inst2|u3|LUT_INDEX[3]~3 (
// Equation(s):
// \inst2|u3|LUT_INDEX[3]~3_combout  = ( \inst2|u3|mSetup_ST.0010~q  & ( !\inst2|u3|LUT_INDEX [3] $ (((!\inst2|u3|LUT_INDEX[3]~0_combout ) # (!\inst2|u3|LessThan1~0_combout ))) ) ) # ( !\inst2|u3|mSetup_ST.0010~q  & ( \inst2|u3|LUT_INDEX [3] ) )

	.dataa(!\inst2|u3|LUT_INDEX [3]),
	.datab(gnd),
	.datac(!\inst2|u3|LUT_INDEX[3]~0_combout ),
	.datad(!\inst2|u3|LessThan1~0_combout ),
	.datae(!\inst2|u3|mSetup_ST.0010~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LUT_INDEX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[3]~3 .extended_lut = "off";
defparam \inst2|u3|LUT_INDEX[3]~3 .lut_mask = 64'h5555555A5555555A;
defparam \inst2|u3|LUT_INDEX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N50
dffeas \inst2|u3|LUT_INDEX[3] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|LUT_INDEX[3]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \inst2|u3|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N15
cyclonev_lcell_comb \inst2|u3|LUT_INDEX[4]~2 (
// Equation(s):
// \inst2|u3|LUT_INDEX[4]~2_combout  = ( \inst2|u3|mSetup_ST.0010~q  & ( \inst2|u3|LessThan1~0_combout  & ( !\inst2|u3|LUT_INDEX [4] $ (((!\inst2|u3|LUT_INDEX[3]~0_combout ) # (!\inst2|u3|LUT_INDEX [3]))) ) ) ) # ( !\inst2|u3|mSetup_ST.0010~q  & ( 
// \inst2|u3|LessThan1~0_combout  & ( \inst2|u3|LUT_INDEX [4] ) ) ) # ( \inst2|u3|mSetup_ST.0010~q  & ( !\inst2|u3|LessThan1~0_combout  & ( \inst2|u3|LUT_INDEX [4] ) ) ) # ( !\inst2|u3|mSetup_ST.0010~q  & ( !\inst2|u3|LessThan1~0_combout  & ( 
// \inst2|u3|LUT_INDEX [4] ) ) )

	.dataa(!\inst2|u3|LUT_INDEX [4]),
	.datab(gnd),
	.datac(!\inst2|u3|LUT_INDEX[3]~0_combout ),
	.datad(!\inst2|u3|LUT_INDEX [3]),
	.datae(!\inst2|u3|mSetup_ST.0010~q ),
	.dataf(!\inst2|u3|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LUT_INDEX[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[4]~2 .extended_lut = "off";
defparam \inst2|u3|LUT_INDEX[4]~2 .lut_mask = 64'h555555555555555A;
defparam \inst2|u3|LUT_INDEX[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N5
dffeas \inst2|u3|LUT_INDEX[4] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|LUT_INDEX[4]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \inst2|u3|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N45
cyclonev_lcell_comb \inst2|u3|LUT_INDEX[5]~1 (
// Equation(s):
// \inst2|u3|LUT_INDEX[5]~1_combout  = ( \inst2|u3|mSetup_ST.0010~q  & ( \inst2|u3|LessThan1~0_combout  & ( !\inst2|u3|LUT_INDEX [5] $ (((!\inst2|u3|LUT_INDEX [4]) # ((!\inst2|u3|LUT_INDEX[3]~0_combout ) # (!\inst2|u3|LUT_INDEX [3])))) ) ) ) # ( 
// !\inst2|u3|mSetup_ST.0010~q  & ( \inst2|u3|LessThan1~0_combout  & ( \inst2|u3|LUT_INDEX [5] ) ) ) # ( \inst2|u3|mSetup_ST.0010~q  & ( !\inst2|u3|LessThan1~0_combout  & ( \inst2|u3|LUT_INDEX [5] ) ) ) # ( !\inst2|u3|mSetup_ST.0010~q  & ( 
// !\inst2|u3|LessThan1~0_combout  & ( \inst2|u3|LUT_INDEX [5] ) ) )

	.dataa(!\inst2|u3|LUT_INDEX [4]),
	.datab(!\inst2|u3|LUT_INDEX [5]),
	.datac(!\inst2|u3|LUT_INDEX[3]~0_combout ),
	.datad(!\inst2|u3|LUT_INDEX [3]),
	.datae(!\inst2|u3|mSetup_ST.0010~q ),
	.dataf(!\inst2|u3|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LUT_INDEX[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[5]~1 .extended_lut = "off";
defparam \inst2|u3|LUT_INDEX[5]~1 .lut_mask = 64'h3333333333333336;
defparam \inst2|u3|LUT_INDEX[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N44
dffeas \inst2|u3|LUT_INDEX[5] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|LUT_INDEX[5]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|LUT_INDEX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|LUT_INDEX[5] .is_wysiwyg = "true";
defparam \inst2|u3|LUT_INDEX[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N24
cyclonev_lcell_comb \inst2|u3|LessThan1~0 (
// Equation(s):
// \inst2|u3|LessThan1~0_combout  = ( \inst2|u3|LUT_INDEX [2] & ( \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [4]) # (!\inst2|u3|LUT_INDEX [5]) ) ) ) # ( !\inst2|u3|LUT_INDEX [2] & ( \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [4]) # 
// ((!\inst2|u3|LUT_INDEX [5]) # ((!\inst2|u3|LUT_INDEX [3] & !\inst2|u3|LUT_INDEX [0]))) ) ) ) # ( \inst2|u3|LUT_INDEX [2] & ( !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [4]) # (!\inst2|u3|LUT_INDEX [5]) ) ) ) # ( !\inst2|u3|LUT_INDEX [2] & ( 
// !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [3]) # ((!\inst2|u3|LUT_INDEX [4]) # (!\inst2|u3|LUT_INDEX [5])) ) ) )

	.dataa(!\inst2|u3|LUT_INDEX [3]),
	.datab(!\inst2|u3|LUT_INDEX [0]),
	.datac(!\inst2|u3|LUT_INDEX [4]),
	.datad(!\inst2|u3|LUT_INDEX [5]),
	.datae(!\inst2|u3|LUT_INDEX [2]),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LessThan1~0 .extended_lut = "off";
defparam \inst2|u3|LessThan1~0 .lut_mask = 64'hFFFAFFF0FFF8FFF0;
defparam \inst2|u3|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N26
dffeas \inst2|u3|mSetup_ST.0000 (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u3|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mSetup_ST.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mSetup_ST.0000 .is_wysiwyg = "true";
defparam \inst2|u3|mSetup_ST.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N0
cyclonev_lcell_comb \inst2|u3|Selector2~0 (
// Equation(s):
// \inst2|u3|Selector2~0_combout  = ( \inst2|u3|mSetup_ST.0001~q  & ( (!\inst2|u3|mSetup_ST.0000~q ) # (\inst2|u3|u0|END~q ) ) ) # ( !\inst2|u3|mSetup_ST.0001~q  & ( !\inst2|u3|mSetup_ST.0000~q  ) )

	.dataa(gnd),
	.datab(!\inst2|u3|u0|END~q ),
	.datac(!\inst2|u3|mSetup_ST.0000~q ),
	.datad(gnd),
	.datae(!\inst2|u3|mSetup_ST.0001~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Selector2~0 .extended_lut = "off";
defparam \inst2|u3|Selector2~0 .lut_mask = 64'hF0F0F3F3F0F0F3F3;
defparam \inst2|u3|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N38
dffeas \inst2|u3|mSetup_ST.0001 (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|Selector2~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mSetup_ST.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mSetup_ST.0001 .is_wysiwyg = "true";
defparam \inst2|u3|mSetup_ST.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N45
cyclonev_lcell_comb \inst2|u3|mSetup_ST~12 (
// Equation(s):
// \inst2|u3|mSetup_ST~12_combout  = ( !\inst2|u3|u0|ACK2~q  & ( (!\inst2|u3|u0|ACK1~q  & (!\inst2|u3|u0|ACK3~q  & (!\inst2|u3|u0|END~q  & \inst2|u3|mSetup_ST.0001~q ))) ) )

	.dataa(!\inst2|u3|u0|ACK1~q ),
	.datab(!\inst2|u3|u0|ACK3~q ),
	.datac(!\inst2|u3|u0|END~q ),
	.datad(!\inst2|u3|mSetup_ST.0001~q ),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|ACK2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|mSetup_ST~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|mSetup_ST~12 .extended_lut = "off";
defparam \inst2|u3|mSetup_ST~12 .lut_mask = 64'h0080008000000000;
defparam \inst2|u3|mSetup_ST~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N46
dffeas \inst2|u3|mSetup_ST.0010 (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|mSetup_ST~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u3|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mSetup_ST.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mSetup_ST.0010 .is_wysiwyg = "true";
defparam \inst2|u3|mSetup_ST.0010 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N35
dffeas \inst2|u3|mI2C_GO (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|mI2C_GO~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u3|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_GO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_GO .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_GO .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N51
cyclonev_lcell_comb \inst2|u3|Selector0~0 (
// Equation(s):
// \inst2|u3|Selector0~0_combout  = ( \inst2|u3|mSetup_ST.0001~q  & ( \inst2|u3|mI2C_GO~q  & ( \inst2|u3|u0|END~q  ) ) ) # ( !\inst2|u3|mSetup_ST.0001~q  & ( \inst2|u3|mI2C_GO~q  ) ) # ( !\inst2|u3|mSetup_ST.0001~q  & ( !\inst2|u3|mI2C_GO~q  & ( 
// !\inst2|u3|mSetup_ST.0010~q  ) ) )

	.dataa(gnd),
	.datab(!\inst2|u3|mSetup_ST.0010~q ),
	.datac(!\inst2|u3|u0|END~q ),
	.datad(gnd),
	.datae(!\inst2|u3|mSetup_ST.0001~q ),
	.dataf(!\inst2|u3|mI2C_GO~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|Selector0~0 .extended_lut = "off";
defparam \inst2|u3|Selector0~0 .lut_mask = 64'hCCCC0000FFFF0F0F;
defparam \inst2|u3|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N33
cyclonev_lcell_comb \inst2|u3|mI2C_GO~feeder (
// Equation(s):
// \inst2|u3|mI2C_GO~feeder_combout  = ( \inst2|u3|Selector0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|u3|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|mI2C_GO~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|mI2C_GO~feeder .extended_lut = "off";
defparam \inst2|u3|mI2C_GO~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst2|u3|mI2C_GO~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N34
dffeas \inst2|u3|mI2C_GO~DUPLICATE (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|mI2C_GO~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u3|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_GO~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_GO~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_GO~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N39
cyclonev_lcell_comb \inst2|u3|u0|SD_COUNTER[2]~4 (
// Equation(s):
// \inst2|u3|u0|SD_COUNTER[2]~4_combout  = ( \inst2|u3|mI2C_GO~DUPLICATE_q  & ( (!\inst2|u3|u0|Add0~3_combout  & ((!\inst2|u3|u0|Mux0~0_combout ) # ((!\inst2|u3|u0|SD_COUNTER[0]~0_combout ) # (\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q )))) ) ) # ( 
// !\inst2|u3|mI2C_GO~DUPLICATE_q  )

	.dataa(!\inst2|u3|u0|Mux0~0_combout ),
	.datab(!\inst2|u3|u0|SD_COUNTER[0]~0_combout ),
	.datac(!\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|Add0~3_combout ),
	.datae(gnd),
	.dataf(!\inst2|u3|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|SD_COUNTER[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[2]~4 .extended_lut = "off";
defparam \inst2|u3|u0|SD_COUNTER[2]~4 .lut_mask = 64'hFFFFFFFFEF00EF00;
defparam \inst2|u3|u0|SD_COUNTER[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N40
dffeas \inst2|u3|u0|SD_COUNTER[2]~DUPLICATE (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|u0|SD_COUNTER[2]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD_COUNTER[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N42
cyclonev_lcell_comb \inst2|u3|u0|Add0~0 (
// Equation(s):
// \inst2|u3|u0|Add0~0_combout  = ( !\inst2|u3|u0|SD_COUNTER [0] & ( (!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER [4] & (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & !\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ))) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER [4]),
	.datac(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Add0~0 .extended_lut = "off";
defparam \inst2|u3|u0|Add0~0 .lut_mask = 64'h8000800000000000;
defparam \inst2|u3|u0|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N33
cyclonev_lcell_comb \inst2|u3|u0|SD_COUNTER[5]~1 (
// Equation(s):
// \inst2|u3|u0|SD_COUNTER[5]~1_combout  = ( \inst2|u3|mI2C_GO~DUPLICATE_q  & ( (!\inst2|u3|u0|Add0~0_combout  & (((\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q )))) # (\inst2|u3|u0|Add0~0_combout  & (!\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q  & 
// ((!\inst2|u3|u0|Mux0~0_combout ) # (!\inst2|u3|u0|SD_COUNTER[0]~0_combout )))) ) ) # ( !\inst2|u3|mI2C_GO~DUPLICATE_q  )

	.dataa(!\inst2|u3|u0|Mux0~0_combout ),
	.datab(!\inst2|u3|u0|SD_COUNTER[0]~0_combout ),
	.datac(!\inst2|u3|u0|Add0~0_combout ),
	.datad(!\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst2|u3|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|SD_COUNTER[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[5]~1 .extended_lut = "off";
defparam \inst2|u3|u0|SD_COUNTER[5]~1 .lut_mask = 64'hFFFFFFFF0EF00EF0;
defparam \inst2|u3|u0|SD_COUNTER[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N46
dffeas \inst2|u3|u0|SD_COUNTER[5]~DUPLICATE (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|u0|SD_COUNTER[5]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD_COUNTER[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N6
cyclonev_lcell_comb \inst2|u3|u0|SD_COUNTER[1]~5 (
// Equation(s):
// \inst2|u3|u0|SD_COUNTER[1]~5_combout  = ( \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \inst2|u3|mI2C_GO~DUPLICATE_q  & ( !\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  $ (\inst2|u3|u0|SD_COUNTER [0]) ) ) ) # ( !\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & ( 
// \inst2|u3|mI2C_GO~DUPLICATE_q  & ( (!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER [0] & ((!\inst2|u3|u0|SD_COUNTER[0]~0_combout ) # (\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q )))) # (\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & 
// (((\inst2|u3|u0|SD_COUNTER [0])))) ) ) ) # ( \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\inst2|u3|mI2C_GO~DUPLICATE_q  ) ) # ( !\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\inst2|u3|mI2C_GO~DUPLICATE_q  ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datac(!\inst2|u3|u0|SD_COUNTER [0]),
	.datad(!\inst2|u3|u0|SD_COUNTER[0]~0_combout ),
	.datae(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.dataf(!\inst2|u3|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|SD_COUNTER[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[1]~5 .extended_lut = "off";
defparam \inst2|u3|u0|SD_COUNTER[1]~5 .lut_mask = 64'hFFFFFFFFA525A5A5;
defparam \inst2|u3|u0|SD_COUNTER[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N43
dffeas \inst2|u3|u0|SD_COUNTER[1]~DUPLICATE (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|u0|SD_COUNTER[1]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD_COUNTER[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N41
dffeas \inst2|u3|u0|SD_COUNTER[2] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|u0|SD_COUNTER[2]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[2] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N45
cyclonev_lcell_comb \inst2|u3|u0|SD_COUNTER[0]~0 (
// Equation(s):
// \inst2|u3|u0|SD_COUNTER[0]~0_combout  = ( !\inst2|u3|u0|SD_COUNTER [2] & ( (!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & !\inst2|u3|u0|SD_COUNTER [4]) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst2|u3|u0|SD_COUNTER [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|SD_COUNTER[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[0]~0 .extended_lut = "off";
defparam \inst2|u3|u0|SD_COUNTER[0]~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \inst2|u3|u0|SD_COUNTER[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N18
cyclonev_lcell_comb \inst2|u3|u0|Add0~2 (
// Equation(s):
// \inst2|u3|u0|Add0~2_combout  = ( \inst2|u3|u0|SD_COUNTER [2] & ( !\inst2|u3|u0|SD_COUNTER [3] ) ) # ( !\inst2|u3|u0|SD_COUNTER [2] & ( !\inst2|u3|u0|SD_COUNTER [3] $ (((!\inst2|u3|u0|SD_COUNTER [0] & !\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ))) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER [0]),
	.datab(!\inst2|u3|u0|SD_COUNTER [3]),
	.datac(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Add0~2 .extended_lut = "off";
defparam \inst2|u3|u0|Add0~2 .lut_mask = 64'h6C6C6C6CCCCCCCCC;
defparam \inst2|u3|u0|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N36
cyclonev_lcell_comb \inst2|u3|u0|SD_COUNTER[3]~3 (
// Equation(s):
// \inst2|u3|u0|SD_COUNTER[3]~3_combout  = ( \inst2|u3|mI2C_GO~DUPLICATE_q  & ( (!\inst2|u3|u0|Add0~2_combout  & ((!\inst2|u3|u0|Mux0~0_combout ) # ((!\inst2|u3|u0|SD_COUNTER[0]~0_combout ) # (\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q )))) ) ) # ( 
// !\inst2|u3|mI2C_GO~DUPLICATE_q  )

	.dataa(!\inst2|u3|u0|Mux0~0_combout ),
	.datab(!\inst2|u3|u0|SD_COUNTER[0]~0_combout ),
	.datac(!\inst2|u3|u0|Add0~2_combout ),
	.datad(!\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst2|u3|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|SD_COUNTER[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[3]~3 .extended_lut = "off";
defparam \inst2|u3|u0|SD_COUNTER[3]~3 .lut_mask = 64'hFFFFFFFFE0F0E0F0;
defparam \inst2|u3|u0|SD_COUNTER[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N37
dffeas \inst2|u3|u0|SD_COUNTER[3] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|u0|SD_COUNTER[3]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[3] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N54
cyclonev_lcell_comb \inst2|u3|u0|SD_COUNTER[0]~6 (
// Equation(s):
// \inst2|u3|u0|SD_COUNTER[0]~6_combout  = ( \inst2|u3|mI2C_GO~DUPLICATE_q  & ( (!\inst2|u3|u0|SD_COUNTER [0] & (((!\inst2|u3|u0|SD_COUNTER[0]~0_combout ) # (\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q )) # (\inst2|u3|u0|SD_COUNTER [3]))) ) ) # ( 
// !\inst2|u3|mI2C_GO~DUPLICATE_q  )

	.dataa(!\inst2|u3|u0|SD_COUNTER [0]),
	.datab(!\inst2|u3|u0|SD_COUNTER [3]),
	.datac(!\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER[0]~0_combout ),
	.datae(gnd),
	.dataf(!\inst2|u3|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|SD_COUNTER[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[0]~6 .extended_lut = "off";
defparam \inst2|u3|u0|SD_COUNTER[0]~6 .lut_mask = 64'hFFFFFFFFAA2AAA2A;
defparam \inst2|u3|u0|SD_COUNTER[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N28
dffeas \inst2|u3|u0|SD_COUNTER[0] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|u0|SD_COUNTER[0]~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[0] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N21
cyclonev_lcell_comb \inst2|u3|u0|Mux0~0 (
// Equation(s):
// \inst2|u3|u0|Mux0~0_combout  = (!\inst2|u3|u0|SD_COUNTER [0] & !\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q )

	.dataa(!\inst2|u3|u0|SD_COUNTER [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Mux0~0 .extended_lut = "off";
defparam \inst2|u3|u0|Mux0~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \inst2|u3|u0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N57
cyclonev_lcell_comb \inst2|u3|u0|Add0~1 (
// Equation(s):
// \inst2|u3|u0|Add0~1_combout  = ( \inst2|u3|u0|SD_COUNTER [4] & ( (!\inst2|u3|u0|SD_COUNTER [0] & (!\inst2|u3|u0|SD_COUNTER [3] & (!\inst2|u3|u0|SD_COUNTER [2] & !\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ))) ) ) # ( !\inst2|u3|u0|SD_COUNTER [4] & ( 
// (((\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ) # (\inst2|u3|u0|SD_COUNTER [2])) # (\inst2|u3|u0|SD_COUNTER [3])) # (\inst2|u3|u0|SD_COUNTER [0]) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER [0]),
	.datab(!\inst2|u3|u0|SD_COUNTER [3]),
	.datac(!\inst2|u3|u0|SD_COUNTER [2]),
	.datad(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Add0~1 .extended_lut = "off";
defparam \inst2|u3|u0|Add0~1 .lut_mask = 64'h7FFF7FFF80008000;
defparam \inst2|u3|u0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N30
cyclonev_lcell_comb \inst2|u3|u0|SD_COUNTER[4]~2 (
// Equation(s):
// \inst2|u3|u0|SD_COUNTER[4]~2_combout  = ( \inst2|u3|mI2C_GO~DUPLICATE_q  & ( (!\inst2|u3|u0|Add0~1_combout  & ((!\inst2|u3|u0|Mux0~0_combout ) # ((!\inst2|u3|u0|SD_COUNTER[0]~0_combout ) # (\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q )))) ) ) # ( 
// !\inst2|u3|mI2C_GO~DUPLICATE_q  )

	.dataa(!\inst2|u3|u0|Mux0~0_combout ),
	.datab(!\inst2|u3|u0|SD_COUNTER[0]~0_combout ),
	.datac(!\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|Add0~1_combout ),
	.datae(gnd),
	.dataf(!\inst2|u3|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|SD_COUNTER[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[4]~2 .extended_lut = "off";
defparam \inst2|u3|u0|SD_COUNTER[4]~2 .lut_mask = 64'hFFFFFFFFEF00EF00;
defparam \inst2|u3|u0|SD_COUNTER[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \inst2|u3|u0|SD_COUNTER[4]~DUPLICATE (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|u0|SD_COUNTER[4]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD_COUNTER[4]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD_COUNTER[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N0
cyclonev_lcell_comb \inst2|u3|u0|Mux0~1 (
// Equation(s):
// \inst2|u3|u0|Mux0~1_combout  = ( !\inst2|u3|u0|SD_COUNTER [5] & ( \inst2|u3|u0|SD_COUNTER [0] & ( (\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & 
// \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(!\inst2|u3|u0|SD_COUNTER [5]),
	.dataf(!\inst2|u3|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Mux0~1 .extended_lut = "off";
defparam \inst2|u3|u0|Mux0~1 .lut_mask = 64'h0000000000010000;
defparam \inst2|u3|u0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N30
cyclonev_lcell_comb \inst2|u3|WideOr2~0 (
// Equation(s):
// \inst2|u3|WideOr2~0_combout  = ( \inst2|u3|LUT_INDEX [4] & ( (!\inst2|u3|LUT_INDEX [1] & ((!\inst2|u3|LUT_INDEX [3]) # ((!\inst2|u3|LUT_INDEX [0] & !\inst2|u3|LUT_INDEX [2])))) # (\inst2|u3|LUT_INDEX [1] & ((!\inst2|u3|LUT_INDEX [2] & 
// ((!\inst2|u3|LUT_INDEX [3]))) # (\inst2|u3|LUT_INDEX [2] & (\inst2|u3|LUT_INDEX [0])))) ) ) # ( !\inst2|u3|LUT_INDEX [4] & ( (\inst2|u3|LUT_INDEX [3] & (!\inst2|u3|LUT_INDEX [2] & (!\inst2|u3|LUT_INDEX [0] $ (!\inst2|u3|LUT_INDEX [1])))) ) )

	.dataa(!\inst2|u3|LUT_INDEX [0]),
	.datab(!\inst2|u3|LUT_INDEX [3]),
	.datac(!\inst2|u3|LUT_INDEX [1]),
	.datad(!\inst2|u3|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\inst2|u3|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr2~0 .extended_lut = "off";
defparam \inst2|u3|WideOr2~0 .lut_mask = 64'h12001200ECC5ECC5;
defparam \inst2|u3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N18
cyclonev_lcell_comb \inst2|u3|mI2C_DATA[22]~0 (
// Equation(s):
// \inst2|u3|mI2C_DATA[22]~0_combout  = ( \inst2|u3|LessThan1~0_combout  & ( (\KEY[0]~input_o  & !\inst2|u3|mSetup_ST.0000~q ) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\inst2|u3|mSetup_ST.0000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|u3|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[22]~0 .extended_lut = "off";
defparam \inst2|u3|mI2C_DATA[22]~0 .lut_mask = 64'h0000000030303030;
defparam \inst2|u3|mI2C_DATA[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \inst2|u3|mI2C_DATA[12] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|u3|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[12] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N48
cyclonev_lcell_comb \inst2|u3|u0|ACK2~2 (
// Equation(s):
// \inst2|u3|u0|ACK2~2_combout  = ( \inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & ( (!\inst2|u3|u0|SD_COUNTER [0] & \inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\inst2|u3|u0|SD_COUNTER [0]),
	.datac(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|ACK2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|ACK2~2 .extended_lut = "off";
defparam \inst2|u3|u0|ACK2~2 .lut_mask = 64'h000000000C0C0C0C;
defparam \inst2|u3|u0|ACK2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N0
cyclonev_lcell_comb \inst2|u3|u0|SD[22]~0 (
// Equation(s):
// \inst2|u3|u0|SD[22]~0_combout  = ( \inst2|u3|u0|ACK2~2_combout  & ( (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER [1] & (\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q  & \KEY[0]~input_o ))) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER [1]),
	.datac(!\inst2|u3|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|ACK2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|SD[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|SD[22]~0 .extended_lut = "off";
defparam \inst2|u3|u0|SD[22]~0 .lut_mask = 64'h0000000000010001;
defparam \inst2|u3|u0|SD[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \inst2|u3|u0|SD[12] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[12] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N6
cyclonev_lcell_comb \inst2|u3|WideOr1~0 (
// Equation(s):
// \inst2|u3|WideOr1~0_combout  = ( !\inst2|u3|LUT_INDEX [5] & ( \inst2|u3|LUT_INDEX [1] & ( (\inst2|u3|LUT_INDEX [4] & ((!\inst2|u3|LUT_INDEX [2] & ((!\inst2|u3|LUT_INDEX [3]) # (\inst2|u3|LUT_INDEX [0]))) # (\inst2|u3|LUT_INDEX [2] & ((\inst2|u3|LUT_INDEX 
// [3]))))) ) ) ) # ( !\inst2|u3|LUT_INDEX [5] & ( !\inst2|u3|LUT_INDEX [1] & ( (\inst2|u3|LUT_INDEX [4] & (((!\inst2|u3|LUT_INDEX [0] & \inst2|u3|LUT_INDEX [3])) # (\inst2|u3|LUT_INDEX [2]))) ) ) )

	.dataa(!\inst2|u3|LUT_INDEX [2]),
	.datab(!\inst2|u3|LUT_INDEX [4]),
	.datac(!\inst2|u3|LUT_INDEX [0]),
	.datad(!\inst2|u3|LUT_INDEX [3]),
	.datae(!\inst2|u3|LUT_INDEX [5]),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr1~0 .extended_lut = "off";
defparam \inst2|u3|WideOr1~0 .lut_mask = 64'h1131000022130000;
defparam \inst2|u3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \inst2|u3|mI2C_DATA[13] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[13] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \inst2|u3|u0|SD[13] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[13] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N54
cyclonev_lcell_comb \inst2|u3|LessThan2~0 (
// Equation(s):
// \inst2|u3|LessThan2~0_combout  = ( !\inst2|u3|LUT_INDEX [5] & ( \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [4] & ((!\inst2|u3|LUT_INDEX [3]) # ((!\inst2|u3|LUT_INDEX [2] & !\inst2|u3|LUT_INDEX [0])))) ) ) ) # ( !\inst2|u3|LUT_INDEX [5] & ( 
// !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [4] & ((!\inst2|u3|LUT_INDEX [2]) # (!\inst2|u3|LUT_INDEX [3]))) ) ) )

	.dataa(!\inst2|u3|LUT_INDEX [2]),
	.datab(!\inst2|u3|LUT_INDEX [4]),
	.datac(!\inst2|u3|LUT_INDEX [0]),
	.datad(!\inst2|u3|LUT_INDEX [3]),
	.datae(!\inst2|u3|LUT_INDEX [5]),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LessThan2~0 .extended_lut = "off";
defparam \inst2|u3|LessThan2~0 .lut_mask = 64'hCC880000CC800000;
defparam \inst2|u3|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N15
cyclonev_lcell_comb \inst2|u3|mI2C_DATA[18]~feeder (
// Equation(s):
// \inst2|u3|mI2C_DATA[18]~feeder_combout  = ( \inst2|u3|LessThan2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|u3|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|mI2C_DATA[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[18]~feeder .extended_lut = "off";
defparam \inst2|u3|mI2C_DATA[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst2|u3|mI2C_DATA[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \inst2|u3|mI2C_DATA[18] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|mI2C_DATA[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[18] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N14
dffeas \inst2|u3|u0|SD[18] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[18] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N3
cyclonev_lcell_comb \inst2|u3|u0|Mux0~3 (
// Equation(s):
// \inst2|u3|u0|Mux0~3_combout  = ( \inst2|u3|u0|SD [18] & ( (!\inst2|u3|u0|SD_COUNTER [0] & (\inst2|u3|u0|SD [12] & (!\inst2|u3|u0|SD_COUNTER [3]))) # (\inst2|u3|u0|SD_COUNTER [0] & (((\inst2|u3|u0|SD [13]) # (\inst2|u3|u0|SD_COUNTER [3])))) ) ) # ( 
// !\inst2|u3|u0|SD [18] & ( (!\inst2|u3|u0|SD_COUNTER [3] & ((!\inst2|u3|u0|SD_COUNTER [0] & (\inst2|u3|u0|SD [12])) # (\inst2|u3|u0|SD_COUNTER [0] & ((\inst2|u3|u0|SD [13]))))) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER [0]),
	.datab(!\inst2|u3|u0|SD [12]),
	.datac(!\inst2|u3|u0|SD_COUNTER [3]),
	.datad(!\inst2|u3|u0|SD [13]),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Mux0~3 .extended_lut = "off";
defparam \inst2|u3|u0|Mux0~3 .lut_mask = 64'h2070207025752575;
defparam \inst2|u3|u0|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N18
cyclonev_lcell_comb \inst2|u3|WideOr9~0 (
// Equation(s):
// \inst2|u3|WideOr9~0_combout  = ( \inst2|u3|LUT_INDEX [4] & ( (!\inst2|u3|LUT_INDEX [3] & ((!\inst2|u3|LUT_INDEX [1] $ (!\inst2|u3|LUT_INDEX [2])))) # (\inst2|u3|LUT_INDEX [3] & ((!\inst2|u3|LUT_INDEX [1] & (!\inst2|u3|LUT_INDEX [0])) # 
// (\inst2|u3|LUT_INDEX [1] & ((\inst2|u3|LUT_INDEX [2]))))) ) ) # ( !\inst2|u3|LUT_INDEX [4] & ( (!\inst2|u3|LUT_INDEX [3] & ((!\inst2|u3|LUT_INDEX [1] & ((\inst2|u3|LUT_INDEX [2]))) # (\inst2|u3|LUT_INDEX [1] & (\inst2|u3|LUT_INDEX [0] & 
// !\inst2|u3|LUT_INDEX [2])))) ) )

	.dataa(!\inst2|u3|LUT_INDEX [0]),
	.datab(!\inst2|u3|LUT_INDEX [3]),
	.datac(!\inst2|u3|LUT_INDEX [1]),
	.datad(!\inst2|u3|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\inst2|u3|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr9~0 .extended_lut = "off";
defparam \inst2|u3|WideOr9~0 .lut_mask = 64'h04C004C02CE32CE3;
defparam \inst2|u3|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N20
dffeas \inst2|u3|mI2C_DATA[5] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|u3|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[5] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N50
dffeas \inst2|u3|u0|SD[5] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[5] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N12
cyclonev_lcell_comb \inst2|u3|WideOr8~0 (
// Equation(s):
// \inst2|u3|WideOr8~0_combout  = ( \inst2|u3|LUT_INDEX [4] & ( (!\inst2|u3|LUT_INDEX [3] & (!\inst2|u3|LUT_INDEX [0] & (!\inst2|u3|LUT_INDEX [1]))) # (\inst2|u3|LUT_INDEX [3] & (\inst2|u3|LUT_INDEX [2] & ((!\inst2|u3|LUT_INDEX [0]) # (!\inst2|u3|LUT_INDEX 
// [1])))) ) ) # ( !\inst2|u3|LUT_INDEX [4] & ( (!\inst2|u3|LUT_INDEX [1] & (((!\inst2|u3|LUT_INDEX [3] & \inst2|u3|LUT_INDEX [2])))) # (\inst2|u3|LUT_INDEX [1] & (\inst2|u3|LUT_INDEX [0] & (!\inst2|u3|LUT_INDEX [3] $ (\inst2|u3|LUT_INDEX [2])))) ) )

	.dataa(!\inst2|u3|LUT_INDEX [0]),
	.datab(!\inst2|u3|LUT_INDEX [3]),
	.datac(!\inst2|u3|LUT_INDEX [1]),
	.datad(!\inst2|u3|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\inst2|u3|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr8~0 .extended_lut = "off";
defparam \inst2|u3|WideOr8~0 .lut_mask = 64'h04C104C180B280B2;
defparam \inst2|u3|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \inst2|u3|mI2C_DATA[6] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|u3|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[6] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N28
dffeas \inst2|u3|u0|SD[6] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[6] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N48
cyclonev_lcell_comb \inst2|u3|u0|Mux0~5 (
// Equation(s):
// \inst2|u3|u0|Mux0~5_combout  = ( \inst2|u3|u0|SD [5] & ( \inst2|u3|u0|SD [6] & ( \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  ) ) ) # ( !\inst2|u3|u0|SD [5] & ( \inst2|u3|u0|SD [6] & ( (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & \inst2|u3|u0|SD_COUNTER [0]) ) ) 
// ) # ( \inst2|u3|u0|SD [5] & ( !\inst2|u3|u0|SD [6] & ( (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & !\inst2|u3|u0|SD_COUNTER [0]) ) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst2|u3|u0|SD_COUNTER [0]),
	.datad(gnd),
	.datae(!\inst2|u3|u0|SD [5]),
	.dataf(!\inst2|u3|u0|SD [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Mux0~5 .extended_lut = "off";
defparam \inst2|u3|u0|Mux0~5 .lut_mask = 64'h0000505005055555;
defparam \inst2|u3|u0|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N33
cyclonev_lcell_comb \inst2|u3|WideOr6~0 (
// Equation(s):
// \inst2|u3|WideOr6~0_combout  = ( \inst2|u3|LUT_INDEX [1] & ( (\inst2|u3|LUT_INDEX [4] & (!\inst2|u3|LUT_INDEX [3] $ (((!\inst2|u3|LUT_INDEX [0] & \inst2|u3|LUT_INDEX [2]))))) ) ) # ( !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [0] & 
// (\inst2|u3|LUT_INDEX [4] & ((!\inst2|u3|LUT_INDEX [2]) # (\inst2|u3|LUT_INDEX [3])))) # (\inst2|u3|LUT_INDEX [0] & (\inst2|u3|LUT_INDEX [2] & (!\inst2|u3|LUT_INDEX [3] $ (!\inst2|u3|LUT_INDEX [4])))) ) )

	.dataa(!\inst2|u3|LUT_INDEX [0]),
	.datab(!\inst2|u3|LUT_INDEX [3]),
	.datac(!\inst2|u3|LUT_INDEX [4]),
	.datad(!\inst2|u3|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr6~0 .extended_lut = "off";
defparam \inst2|u3|WideOr6~0 .lut_mask = 64'h0A160A160C060C06;
defparam \inst2|u3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N34
dffeas \inst2|u3|mI2C_DATA[8] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|u3|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[8] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \inst2|u3|u0|SD[8] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[8] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N18
cyclonev_lcell_comb \inst2|u3|WideOr5~0 (
// Equation(s):
// \inst2|u3|WideOr5~0_combout  = ( \inst2|u3|LUT_INDEX [2] & ( \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [0] & (!\inst2|u3|LUT_INDEX [5] & ((!\inst2|u3|LUT_INDEX [3]) # (\inst2|u3|LUT_INDEX [4])))) ) ) ) # ( !\inst2|u3|LUT_INDEX [2] & ( 
// \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [5] & (!\inst2|u3|LUT_INDEX [0] $ (((!\inst2|u3|LUT_INDEX [3] & \inst2|u3|LUT_INDEX [4]))))) ) ) ) # ( \inst2|u3|LUT_INDEX [2] & ( !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [5] & 
// ((!\inst2|u3|LUT_INDEX [3] & ((!\inst2|u3|LUT_INDEX [0]) # (\inst2|u3|LUT_INDEX [4]))) # (\inst2|u3|LUT_INDEX [3] & (\inst2|u3|LUT_INDEX [0])))) ) ) ) # ( !\inst2|u3|LUT_INDEX [2] & ( !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [0] & 
// (!\inst2|u3|LUT_INDEX [5] $ (((!\inst2|u3|LUT_INDEX [3] & !\inst2|u3|LUT_INDEX [4]))))) ) ) )

	.dataa(!\inst2|u3|LUT_INDEX [3]),
	.datab(!\inst2|u3|LUT_INDEX [0]),
	.datac(!\inst2|u3|LUT_INDEX [4]),
	.datad(!\inst2|u3|LUT_INDEX [5]),
	.datae(!\inst2|u3|LUT_INDEX [2]),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr5~0 .extended_lut = "off";
defparam \inst2|u3|WideOr5~0 .lut_mask = 64'h4C809B00C6008C00;
defparam \inst2|u3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \inst2|u3|mI2C_DATA[9] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[9] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N41
dffeas \inst2|u3|u0|SD[9] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[9] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N39
cyclonev_lcell_comb \inst2|u3|WideOr13~0 (
// Equation(s):
// \inst2|u3|WideOr13~0_combout  = ( \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [0] & (!\inst2|u3|LUT_INDEX [3] & ((!\inst2|u3|LUT_INDEX [4]) # (!\inst2|u3|LUT_INDEX [2])))) # (\inst2|u3|LUT_INDEX [0] & (!\inst2|u3|LUT_INDEX [3] $ 
// (((\inst2|u3|LUT_INDEX [2]) # (\inst2|u3|LUT_INDEX [4]))))) ) ) # ( !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [0] & (!\inst2|u3|LUT_INDEX [3] & ((\inst2|u3|LUT_INDEX [2])))) # (\inst2|u3|LUT_INDEX [0] & ((!\inst2|u3|LUT_INDEX [4] & 
// ((!\inst2|u3|LUT_INDEX [2]))) # (\inst2|u3|LUT_INDEX [4] & (\inst2|u3|LUT_INDEX [3] & \inst2|u3|LUT_INDEX [2])))) ) )

	.dataa(!\inst2|u3|LUT_INDEX [0]),
	.datab(!\inst2|u3|LUT_INDEX [3]),
	.datac(!\inst2|u3|LUT_INDEX [4]),
	.datad(!\inst2|u3|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr13~0 .extended_lut = "off";
defparam \inst2|u3|WideOr13~0 .lut_mask = 64'h50895089C991C991;
defparam \inst2|u3|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N41
dffeas \inst2|u3|mI2C_DATA[1] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|u3|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[1] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N26
dffeas \inst2|u3|u0|SD[1] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[1] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N36
cyclonev_lcell_comb \inst2|u3|WideOr12~0 (
// Equation(s):
// \inst2|u3|WideOr12~0_combout  = ( \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [0] & (\inst2|u3|LUT_INDEX [2] & (!\inst2|u3|LUT_INDEX [3] $ (\inst2|u3|LUT_INDEX [4])))) # (\inst2|u3|LUT_INDEX [0] & (\inst2|u3|LUT_INDEX [3] & (!\inst2|u3|LUT_INDEX [2] 
// $ (!\inst2|u3|LUT_INDEX [4])))) ) ) # ( !\inst2|u3|LUT_INDEX [1] & ( (\inst2|u3|LUT_INDEX [0] & (\inst2|u3|LUT_INDEX [3] & (\inst2|u3|LUT_INDEX [2] & \inst2|u3|LUT_INDEX [4]))) ) )

	.dataa(!\inst2|u3|LUT_INDEX [0]),
	.datab(!\inst2|u3|LUT_INDEX [3]),
	.datac(!\inst2|u3|LUT_INDEX [2]),
	.datad(!\inst2|u3|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr12~0 .extended_lut = "off";
defparam \inst2|u3|WideOr12~0 .lut_mask = 64'h0001000109120912;
defparam \inst2|u3|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N38
dffeas \inst2|u3|mI2C_DATA[2] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|u3|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[2] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N53
dffeas \inst2|u3|u0|SD[2] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[2] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N24
cyclonev_lcell_comb \inst2|u3|u0|Mux0~4 (
// Equation(s):
// \inst2|u3|u0|Mux0~4_combout  = ( \inst2|u3|u0|SD [1] & ( \inst2|u3|u0|SD [2] & ( (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ) # ((!\inst2|u3|u0|SD_COUNTER [0] & (\inst2|u3|u0|SD [8])) # (\inst2|u3|u0|SD_COUNTER [0] & ((\inst2|u3|u0|SD [9])))) ) ) ) # ( 
// !\inst2|u3|u0|SD [1] & ( \inst2|u3|u0|SD [2] & ( (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (((\inst2|u3|u0|SD_COUNTER [0])))) # (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & ((!\inst2|u3|u0|SD_COUNTER [0] & (\inst2|u3|u0|SD [8])) # (\inst2|u3|u0|SD_COUNTER 
// [0] & ((\inst2|u3|u0|SD [9]))))) ) ) ) # ( \inst2|u3|u0|SD [1] & ( !\inst2|u3|u0|SD [2] & ( (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (((!\inst2|u3|u0|SD_COUNTER [0])))) # (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & ((!\inst2|u3|u0|SD_COUNTER [0] & 
// (\inst2|u3|u0|SD [8])) # (\inst2|u3|u0|SD_COUNTER [0] & ((\inst2|u3|u0|SD [9]))))) ) ) ) # ( !\inst2|u3|u0|SD [1] & ( !\inst2|u3|u0|SD [2] & ( (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & ((!\inst2|u3|u0|SD_COUNTER [0] & (\inst2|u3|u0|SD [8])) # 
// (\inst2|u3|u0|SD_COUNTER [0] & ((\inst2|u3|u0|SD [9]))))) ) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD [8]),
	.datac(!\inst2|u3|u0|SD_COUNTER [0]),
	.datad(!\inst2|u3|u0|SD [9]),
	.datae(!\inst2|u3|u0|SD [1]),
	.dataf(!\inst2|u3|u0|SD [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Mux0~4 .extended_lut = "off";
defparam \inst2|u3|u0|Mux0~4 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \inst2|u3|u0|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N12
cyclonev_lcell_comb \inst2|u3|u0|Mux0~6 (
// Equation(s):
// \inst2|u3|u0|Mux0~6_combout  = ( \inst2|u3|u0|Mux0~0_combout  & ( \inst2|u3|u0|Mux0~4_combout  & ( ((!\inst2|u3|u0|SD_COUNTER [4] & ((\inst2|u3|u0|Mux0~5_combout ))) # (\inst2|u3|u0|SD_COUNTER [4] & (\inst2|u3|u0|Mux0~3_combout ))) # 
// (\inst2|u3|u0|SD_COUNTER [2]) ) ) ) # ( !\inst2|u3|u0|Mux0~0_combout  & ( \inst2|u3|u0|Mux0~4_combout  & ( (!\inst2|u3|u0|SD_COUNTER [2] & ((!\inst2|u3|u0|SD_COUNTER [4] & ((\inst2|u3|u0|Mux0~5_combout ))) # (\inst2|u3|u0|SD_COUNTER [4] & 
// (\inst2|u3|u0|Mux0~3_combout )))) # (\inst2|u3|u0|SD_COUNTER [2] & (((!\inst2|u3|u0|SD_COUNTER [4])))) ) ) ) # ( \inst2|u3|u0|Mux0~0_combout  & ( !\inst2|u3|u0|Mux0~4_combout  & ( (!\inst2|u3|u0|SD_COUNTER [2] & ((!\inst2|u3|u0|SD_COUNTER [4] & 
// ((\inst2|u3|u0|Mux0~5_combout ))) # (\inst2|u3|u0|SD_COUNTER [4] & (\inst2|u3|u0|Mux0~3_combout )))) # (\inst2|u3|u0|SD_COUNTER [2] & (((\inst2|u3|u0|SD_COUNTER [4])))) ) ) ) # ( !\inst2|u3|u0|Mux0~0_combout  & ( !\inst2|u3|u0|Mux0~4_combout  & ( 
// (!\inst2|u3|u0|SD_COUNTER [2] & ((!\inst2|u3|u0|SD_COUNTER [4] & ((\inst2|u3|u0|Mux0~5_combout ))) # (\inst2|u3|u0|SD_COUNTER [4] & (\inst2|u3|u0|Mux0~3_combout )))) ) ) )

	.dataa(!\inst2|u3|u0|Mux0~3_combout ),
	.datab(!\inst2|u3|u0|SD_COUNTER [2]),
	.datac(!\inst2|u3|u0|Mux0~5_combout ),
	.datad(!\inst2|u3|u0|SD_COUNTER [4]),
	.datae(!\inst2|u3|u0|Mux0~0_combout ),
	.dataf(!\inst2|u3|u0|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Mux0~6 .extended_lut = "off";
defparam \inst2|u3|u0|Mux0~6 .lut_mask = 64'h0C440C773F443F77;
defparam \inst2|u3|u0|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N36
cyclonev_lcell_comb \inst2|u3|u0|Mux0~2 (
// Equation(s):
// \inst2|u3|u0|Mux0~2_combout  = ( !\inst2|u3|u0|SD_COUNTER [5] & ( \inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ) # ((!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ) # ((!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ) # 
// (!\inst2|u3|u0|SD_COUNTER [0]))) ) ) ) # ( \inst2|u3|u0|SD_COUNTER [5] & ( !\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & 
// !\inst2|u3|u0|SD_COUNTER [0]))) # (\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & \inst2|u3|u0|SD_COUNTER [0]))) ) ) ) # ( !\inst2|u3|u0|SD_COUNTER [5] & ( 
// !\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datac(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER [0]),
	.datae(!\inst2|u3|u0|SD_COUNTER [5]),
	.dataf(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Mux0~2 .extended_lut = "off";
defparam \inst2|u3|u0|Mux0~2 .lut_mask = 64'hFFFF8001FFFE0000;
defparam \inst2|u3|u0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N48
cyclonev_lcell_comb \inst2|u3|WideOr3~0 (
// Equation(s):
// \inst2|u3|WideOr3~0_combout  = ( !\inst2|u3|LUT_INDEX [5] & ( \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [4] & (\inst2|u3|LUT_INDEX [2] & ((!\inst2|u3|LUT_INDEX [3])))) # (\inst2|u3|LUT_INDEX [4] & ((!\inst2|u3|LUT_INDEX [0]) # 
// ((!\inst2|u3|LUT_INDEX [2] & \inst2|u3|LUT_INDEX [3])))) ) ) ) # ( \inst2|u3|LUT_INDEX [5] & ( !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [2] & (!\inst2|u3|LUT_INDEX [4] & (!\inst2|u3|LUT_INDEX [0] & !\inst2|u3|LUT_INDEX [3]))) ) ) ) # ( 
// !\inst2|u3|LUT_INDEX [5] & ( !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [2] & ((!\inst2|u3|LUT_INDEX [4] & (!\inst2|u3|LUT_INDEX [0] & \inst2|u3|LUT_INDEX [3])) # (\inst2|u3|LUT_INDEX [4] & (\inst2|u3|LUT_INDEX [0])))) # (\inst2|u3|LUT_INDEX [2] & 
// (((\inst2|u3|LUT_INDEX [0] & !\inst2|u3|LUT_INDEX [3])) # (\inst2|u3|LUT_INDEX [4]))) ) ) )

	.dataa(!\inst2|u3|LUT_INDEX [2]),
	.datab(!\inst2|u3|LUT_INDEX [4]),
	.datac(!\inst2|u3|LUT_INDEX [0]),
	.datad(!\inst2|u3|LUT_INDEX [3]),
	.datae(!\inst2|u3|LUT_INDEX [5]),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr3~0 .extended_lut = "off";
defparam \inst2|u3|WideOr3~0 .lut_mask = 64'h1793800074320000;
defparam \inst2|u3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N50
dffeas \inst2|u3|mI2C_DATA[11] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[11] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N35
dffeas \inst2|u3|u0|SD[11] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[11] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y21_N54
cyclonev_lcell_comb \inst2|u3|WideOr4~0 (
// Equation(s):
// \inst2|u3|WideOr4~0_combout  = ( \inst2|u3|LUT_INDEX [2] & ( \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [5] & ((!\inst2|u3|LUT_INDEX [3] & ((\inst2|u3|LUT_INDEX [4]) # (\inst2|u3|LUT_INDEX [0]))) # (\inst2|u3|LUT_INDEX [3] & ((!\inst2|u3|LUT_INDEX 
// [0]) # (!\inst2|u3|LUT_INDEX [4]))))) ) ) ) # ( !\inst2|u3|LUT_INDEX [2] & ( \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [5] & ((!\inst2|u3|LUT_INDEX [3] & ((\inst2|u3|LUT_INDEX [4]) # (\inst2|u3|LUT_INDEX [0]))) # (\inst2|u3|LUT_INDEX [3] & 
// (\inst2|u3|LUT_INDEX [0] & \inst2|u3|LUT_INDEX [4])))) ) ) ) # ( \inst2|u3|LUT_INDEX [2] & ( !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [5] & (((!\inst2|u3|LUT_INDEX [3] & !\inst2|u3|LUT_INDEX [0])) # (\inst2|u3|LUT_INDEX [4]))) ) ) ) # ( 
// !\inst2|u3|LUT_INDEX [2] & ( !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [0] & (!\inst2|u3|LUT_INDEX [5] $ (((!\inst2|u3|LUT_INDEX [3] & !\inst2|u3|LUT_INDEX [4]))))) ) ) )

	.dataa(!\inst2|u3|LUT_INDEX [3]),
	.datab(!\inst2|u3|LUT_INDEX [0]),
	.datac(!\inst2|u3|LUT_INDEX [4]),
	.datad(!\inst2|u3|LUT_INDEX [5]),
	.datae(!\inst2|u3|LUT_INDEX [2]),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr4~0 .extended_lut = "off";
defparam \inst2|u3|WideOr4~0 .lut_mask = 64'h4C808F002B007E00;
defparam \inst2|u3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N55
dffeas \inst2|u3|mI2C_DATA[10] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[10] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \inst2|u3|u0|SD[10] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[10] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N27
cyclonev_lcell_comb \inst2|u3|WideOr10~0 (
// Equation(s):
// \inst2|u3|WideOr10~0_combout  = ( \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [3] & (((!\inst2|u3|LUT_INDEX [4] & !\inst2|u3|LUT_INDEX [2])))) # (\inst2|u3|LUT_INDEX [3] & ((!\inst2|u3|LUT_INDEX [0] & (\inst2|u3|LUT_INDEX [4])) # 
// (\inst2|u3|LUT_INDEX [0] & ((\inst2|u3|LUT_INDEX [2]))))) ) ) # ( !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [0] & (\inst2|u3|LUT_INDEX [2] & (!\inst2|u3|LUT_INDEX [3] $ (\inst2|u3|LUT_INDEX [4])))) # (\inst2|u3|LUT_INDEX [0] & 
// (!\inst2|u3|LUT_INDEX [3] & (!\inst2|u3|LUT_INDEX [4]))) ) )

	.dataa(!\inst2|u3|LUT_INDEX [0]),
	.datab(!\inst2|u3|LUT_INDEX [3]),
	.datac(!\inst2|u3|LUT_INDEX [4]),
	.datad(!\inst2|u3|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr10~0 .extended_lut = "off";
defparam \inst2|u3|WideOr10~0 .lut_mask = 64'h40C240C2C213C213;
defparam \inst2|u3|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N28
dffeas \inst2|u3|mI2C_DATA[4] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|u3|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[4] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \inst2|u3|u0|SD[4] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[4] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N15
cyclonev_lcell_comb \inst2|u3|WideOr11~0 (
// Equation(s):
// \inst2|u3|WideOr11~0_combout  = ( \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [2] & (!\inst2|u3|LUT_INDEX [3] $ (\inst2|u3|LUT_INDEX [4]))) ) ) # ( !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [3] & ((!\inst2|u3|LUT_INDEX [0] & 
// ((\inst2|u3|LUT_INDEX [2]))) # (\inst2|u3|LUT_INDEX [0] & (!\inst2|u3|LUT_INDEX [4])))) # (\inst2|u3|LUT_INDEX [3] & (((\inst2|u3|LUT_INDEX [4] & \inst2|u3|LUT_INDEX [2])))) ) )

	.dataa(!\inst2|u3|LUT_INDEX [0]),
	.datab(!\inst2|u3|LUT_INDEX [3]),
	.datac(!\inst2|u3|LUT_INDEX [4]),
	.datad(!\inst2|u3|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr11~0 .extended_lut = "off";
defparam \inst2|u3|WideOr11~0 .lut_mask = 64'h40CB40CBC300C300;
defparam \inst2|u3|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N16
dffeas \inst2|u3|mI2C_DATA[3] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|u3|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[3] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N32
dffeas \inst2|u3|u0|SD[3] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[3] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N30
cyclonev_lcell_comb \inst2|u3|u0|Mux0~9 (
// Equation(s):
// \inst2|u3|u0|Mux0~9_combout  = ( \inst2|u3|u0|SD [3] & ( \inst2|u3|u0|SD_COUNTER [0] & ( (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & ((\inst2|u3|u0|SD [4]))) # (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (\inst2|u3|u0|SD [11])) ) ) ) # ( !\inst2|u3|u0|SD 
// [3] & ( \inst2|u3|u0|SD_COUNTER [0] & ( (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & ((\inst2|u3|u0|SD [4]))) # (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (\inst2|u3|u0|SD [11])) ) ) ) # ( \inst2|u3|u0|SD [3] & ( !\inst2|u3|u0|SD_COUNTER [0] & ( 
// (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ) # (\inst2|u3|u0|SD [10]) ) ) ) # ( !\inst2|u3|u0|SD [3] & ( !\inst2|u3|u0|SD_COUNTER [0] & ( (\inst2|u3|u0|SD [10] & \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ) ) ) )

	.dataa(!\inst2|u3|u0|SD [11]),
	.datab(!\inst2|u3|u0|SD [10]),
	.datac(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD [4]),
	.datae(!\inst2|u3|u0|SD [3]),
	.dataf(!\inst2|u3|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Mux0~9 .extended_lut = "off";
defparam \inst2|u3|u0|Mux0~9 .lut_mask = 64'h0303F3F305F505F5;
defparam \inst2|u3|u0|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N0
cyclonev_lcell_comb \inst2|u3|WideOr14~0 (
// Equation(s):
// \inst2|u3|WideOr14~0_combout  = ( \inst2|u3|LUT_INDEX [4] & ( \inst2|u3|LUT_INDEX [0] & ( (!\inst2|u3|LUT_INDEX [3] & (!\inst2|u3|LUT_INDEX [2] $ (\inst2|u3|LUT_INDEX [1]))) ) ) ) # ( !\inst2|u3|LUT_INDEX [4] & ( \inst2|u3|LUT_INDEX [0] & ( 
// (!\inst2|u3|LUT_INDEX [2] & (\inst2|u3|LUT_INDEX [1] & !\inst2|u3|LUT_INDEX [3])) # (\inst2|u3|LUT_INDEX [2] & ((\inst2|u3|LUT_INDEX [3]))) ) ) ) # ( \inst2|u3|LUT_INDEX [4] & ( !\inst2|u3|LUT_INDEX [0] & ( (!\inst2|u3|LUT_INDEX [2] & 
// (!\inst2|u3|LUT_INDEX [1] & !\inst2|u3|LUT_INDEX [3])) ) ) ) # ( !\inst2|u3|LUT_INDEX [4] & ( !\inst2|u3|LUT_INDEX [0] & ( (!\inst2|u3|LUT_INDEX [2] & ((\inst2|u3|LUT_INDEX [3]))) # (\inst2|u3|LUT_INDEX [2] & (!\inst2|u3|LUT_INDEX [1] & 
// !\inst2|u3|LUT_INDEX [3])) ) ) )

	.dataa(!\inst2|u3|LUT_INDEX [2]),
	.datab(gnd),
	.datac(!\inst2|u3|LUT_INDEX [1]),
	.datad(!\inst2|u3|LUT_INDEX [3]),
	.datae(!\inst2|u3|LUT_INDEX [4]),
	.dataf(!\inst2|u3|LUT_INDEX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr14~0 .extended_lut = "off";
defparam \inst2|u3|WideOr14~0 .lut_mask = 64'h50AAA0000A55A500;
defparam \inst2|u3|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N1
dffeas \inst2|u3|mI2C_DATA[0] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|u3|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[0] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \inst2|u3|u0|SD[0] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[0] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N21
cyclonev_lcell_comb \inst2|u3|WideOr7~0 (
// Equation(s):
// \inst2|u3|WideOr7~0_combout  = ( \inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [0] & ((!\inst2|u3|LUT_INDEX [3] & (\inst2|u3|LUT_INDEX [4])) # (\inst2|u3|LUT_INDEX [3] & ((\inst2|u3|LUT_INDEX [2]))))) # (\inst2|u3|LUT_INDEX [0] & 
// (((\inst2|u3|LUT_INDEX [4])))) ) ) # ( !\inst2|u3|LUT_INDEX [1] & ( (!\inst2|u3|LUT_INDEX [3] & (\inst2|u3|LUT_INDEX [0] & ((\inst2|u3|LUT_INDEX [2])))) # (\inst2|u3|LUT_INDEX [3] & (((\inst2|u3|LUT_INDEX [4])))) ) )

	.dataa(!\inst2|u3|LUT_INDEX [0]),
	.datab(!\inst2|u3|LUT_INDEX [3]),
	.datac(!\inst2|u3|LUT_INDEX [4]),
	.datad(!\inst2|u3|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr7~0 .extended_lut = "off";
defparam \inst2|u3|WideOr7~0 .lut_mask = 64'h034703470D2F0D2F;
defparam \inst2|u3|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N22
dffeas \inst2|u3|mI2C_DATA[7] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|u3|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[7] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N55
dffeas \inst2|u3|u0|SD[7] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[7] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N51
cyclonev_lcell_comb \inst2|u3|u0|Mux0~10 (
// Equation(s):
// \inst2|u3|u0|Mux0~10_combout  = ( \inst2|u3|u0|SD [7] & ( (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER [0] & !\inst2|u3|u0|SD [0])) ) ) # ( !\inst2|u3|u0|SD [7] & ( (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & 
// (\inst2|u3|u0|SD_COUNTER [0] & !\inst2|u3|u0|SD [0])) # (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER [0])) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER [0]),
	.datac(gnd),
	.datad(!\inst2|u3|u0|SD [0]),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Mux0~10 .extended_lut = "off";
defparam \inst2|u3|u0|Mux0~10 .lut_mask = 64'h6644664422002200;
defparam \inst2|u3|u0|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N12
cyclonev_lcell_comb \inst2|u3|u0|Mux0~7 (
// Equation(s):
// \inst2|u3|u0|Mux0~7_combout  = ( \inst2|u3|u0|SD [18] & ( \inst2|u3|u0|SD_COUNTER [0] ) ) # ( !\inst2|u3|u0|SD [18] & ( \inst2|u3|u0|SD_COUNTER [0] & ( \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\inst2|u3|u0|SD [18]),
	.dataf(!\inst2|u3|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Mux0~7 .extended_lut = "off";
defparam \inst2|u3|u0|Mux0~7 .lut_mask = 64'h000000000F0FFFFF;
defparam \inst2|u3|u0|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N42
cyclonev_lcell_comb \inst2|u3|LUT_DATA~0 (
// Equation(s):
// \inst2|u3|LUT_DATA~0_combout  = ( !\inst2|u3|LUT_INDEX [5] & ( \inst2|u3|LUT_INDEX [1] & ( (\inst2|u3|LUT_INDEX [2] & (!\inst2|u3|LUT_INDEX [4] & (!\inst2|u3|LUT_INDEX [0] & \inst2|u3|LUT_INDEX [3]))) ) ) ) # ( !\inst2|u3|LUT_INDEX [5] & ( 
// !\inst2|u3|LUT_INDEX [1] & ( (\inst2|u3|LUT_INDEX [2] & (!\inst2|u3|LUT_INDEX [4] & (\inst2|u3|LUT_INDEX [0] & \inst2|u3|LUT_INDEX [3]))) ) ) )

	.dataa(!\inst2|u3|LUT_INDEX [2]),
	.datab(!\inst2|u3|LUT_INDEX [4]),
	.datac(!\inst2|u3|LUT_INDEX [0]),
	.datad(!\inst2|u3|LUT_INDEX [3]),
	.datae(!\inst2|u3|LUT_INDEX [5]),
	.dataf(!\inst2|u3|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|LUT_DATA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|LUT_DATA~0 .extended_lut = "off";
defparam \inst2|u3|LUT_DATA~0 .lut_mask = 64'h0004000000400000;
defparam \inst2|u3|LUT_DATA~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N44
dffeas \inst2|u3|mI2C_DATA[15] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|LUT_DATA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[15] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N58
dffeas \inst2|u3|u0|SD[15] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[15] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N42
cyclonev_lcell_comb \inst2|u3|mI2C_DATA[22]~1 (
// Equation(s):
// \inst2|u3|mI2C_DATA[22]~1_combout  = ( !\inst2|u3|LessThan2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|u3|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|mI2C_DATA[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[22]~1 .extended_lut = "off";
defparam \inst2|u3|mI2C_DATA[22]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst2|u3|mI2C_DATA[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \inst2|u3|mI2C_DATA[22] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA[22]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[22] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \inst2|u3|u0|SD[22] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[22] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N24
cyclonev_lcell_comb \inst2|u3|WideOr0~0 (
// Equation(s):
// \inst2|u3|WideOr0~0_combout  = ( \inst2|u3|LUT_INDEX [4] & ( (\inst2|u3|LUT_INDEX [0] & (!\inst2|u3|LUT_INDEX [3] & (!\inst2|u3|LUT_INDEX [1] $ (\inst2|u3|LUT_INDEX [2])))) ) ) # ( !\inst2|u3|LUT_INDEX [4] & ( (\inst2|u3|LUT_INDEX [3] & 
// (\inst2|u3|LUT_INDEX [2] & (!\inst2|u3|LUT_INDEX [0] $ (!\inst2|u3|LUT_INDEX [1])))) ) )

	.dataa(!\inst2|u3|LUT_INDEX [0]),
	.datab(!\inst2|u3|LUT_INDEX [3]),
	.datac(!\inst2|u3|LUT_INDEX [1]),
	.datad(!\inst2|u3|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\inst2|u3|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|WideOr0~0 .extended_lut = "off";
defparam \inst2|u3|WideOr0~0 .lut_mask = 64'h0012001240044004;
defparam \inst2|u3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \inst2|u3|mI2C_DATA[14] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|u3|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\inst2|u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|mI2C_DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|mI2C_DATA[14] .is_wysiwyg = "true";
defparam \inst2|u3|mI2C_DATA[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N8
dffeas \inst2|u3|u0|SD[14] (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|mI2C_DATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u3|u0|SD[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SD[14] .is_wysiwyg = "true";
defparam \inst2|u3|u0|SD[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N6
cyclonev_lcell_comb \inst2|u3|u0|Mux0~8 (
// Equation(s):
// \inst2|u3|u0|Mux0~8_combout  = ( \inst2|u3|u0|SD [14] & ( \inst2|u3|u0|SD [18] & ( (!\inst2|u3|u0|SD_COUNTER [0]) # ((!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (\inst2|u3|u0|SD [15])) # (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & ((\inst2|u3|u0|SD 
// [22])))) ) ) ) # ( !\inst2|u3|u0|SD [14] & ( \inst2|u3|u0|SD [18] & ( (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (\inst2|u3|u0|SD [15] & ((\inst2|u3|u0|SD_COUNTER [0])))) # (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (((!\inst2|u3|u0|SD_COUNTER [0]) # 
// (\inst2|u3|u0|SD [22])))) ) ) ) # ( \inst2|u3|u0|SD [14] & ( !\inst2|u3|u0|SD [18] & ( (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (((!\inst2|u3|u0|SD_COUNTER [0])) # (\inst2|u3|u0|SD [15]))) # (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (((\inst2|u3|u0|SD 
// [22] & \inst2|u3|u0|SD_COUNTER [0])))) ) ) ) # ( !\inst2|u3|u0|SD [14] & ( !\inst2|u3|u0|SD [18] & ( (\inst2|u3|u0|SD_COUNTER [0] & ((!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (\inst2|u3|u0|SD [15])) # (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & 
// ((\inst2|u3|u0|SD [22]))))) ) ) )

	.dataa(!\inst2|u3|u0|SD [15]),
	.datab(!\inst2|u3|u0|SD [22]),
	.datac(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER [0]),
	.datae(!\inst2|u3|u0|SD [14]),
	.dataf(!\inst2|u3|u0|SD [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Mux0~8 .extended_lut = "off";
defparam \inst2|u3|u0|Mux0~8 .lut_mask = 64'h0053F0530F53FF53;
defparam \inst2|u3|u0|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N36
cyclonev_lcell_comb \inst2|u3|u0|Mux0~11 (
// Equation(s):
// \inst2|u3|u0|Mux0~11_combout  = ( \inst2|u3|u0|Mux0~7_combout  & ( \inst2|u3|u0|Mux0~8_combout  & ( ((!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & ((!\inst2|u3|u0|Mux0~10_combout ))) # (\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (\inst2|u3|u0|Mux0~9_combout 
// ))) # (\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ) ) ) ) # ( !\inst2|u3|u0|Mux0~7_combout  & ( \inst2|u3|u0|Mux0~8_combout  & ( (!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (((!\inst2|u3|u0|Mux0~10_combout ) # (\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q )))) # 
// (\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (\inst2|u3|u0|Mux0~9_combout  & (!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ))) ) ) ) # ( \inst2|u3|u0|Mux0~7_combout  & ( !\inst2|u3|u0|Mux0~8_combout  & ( (!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & 
// (((!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & !\inst2|u3|u0|Mux0~10_combout )))) # (\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (((\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q )) # (\inst2|u3|u0|Mux0~9_combout ))) ) ) ) # ( !\inst2|u3|u0|Mux0~7_combout  & ( 
// !\inst2|u3|u0|Mux0~8_combout  & ( (!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & ((!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & ((!\inst2|u3|u0|Mux0~10_combout ))) # (\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (\inst2|u3|u0|Mux0~9_combout )))) ) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|Mux0~9_combout ),
	.datac(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|Mux0~10_combout ),
	.datae(!\inst2|u3|u0|Mux0~7_combout ),
	.dataf(!\inst2|u3|u0|Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Mux0~11 .extended_lut = "off";
defparam \inst2|u3|u0|Mux0~11 .lut_mask = 64'hB010B515BA1ABF1F;
defparam \inst2|u3|u0|Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N30
cyclonev_lcell_comb \inst2|u3|u0|SDO~0 (
// Equation(s):
// \inst2|u3|u0|SDO~0_combout  = ( !\inst2|u3|u0|Mux0~2_combout  & ( (!\inst2|u3|u0|Mux0~1_combout  & ((!\inst2|u3|u0|SD_COUNTER [5]) # ((!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & ((!\inst2|u3|u0|Mux0~6_combout ))) # (\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  
// & (!\inst2|u3|u0|Mux0~11_combout ))))) ) ) # ( \inst2|u3|u0|Mux0~2_combout  & ( (((\inst2|u3|u0|SDO~q ))) ) )

	.dataa(!\inst2|u3|u0|Mux0~1_combout ),
	.datab(!\inst2|u3|u0|SD_COUNTER [5]),
	.datac(!\inst2|u3|u0|SDO~q ),
	.datad(!\inst2|u3|u0|Mux0~6_combout ),
	.datae(!\inst2|u3|u0|Mux0~2_combout ),
	.dataf(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(!\inst2|u3|u0|Mux0~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|SDO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|SDO~0 .extended_lut = "on";
defparam \inst2|u3|u0|SDO~0 .lut_mask = 64'hAA880F0FA8A80F0F;
defparam \inst2|u3|u0|SDO~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \inst2|u3|u0|SDO (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(\inst2|u3|u0|SDO~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SDO .is_wysiwyg = "true";
defparam \inst2|u3|u0|SDO .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \READ~input (
	.i(READ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\READ~input_o ));
// synopsys translate_off
defparam \READ~input .bus_hold = "false";
defparam \READ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \WRITE~input (
	.i(WRITE),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WRITE~input_o ));
// synopsys translate_off
defparam \WRITE~input .bus_hold = "false";
defparam \WRITE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N51
cyclonev_lcell_comb \inst14|inst (
// Equation(s):
// \inst14|inst~combout  = ( \WRITE~input_o  & ( (!\READ~input_o  & (\A[1]~input_o  & \A[0]~input_o )) ) )

	.dataa(!\READ~input_o ),
	.datab(gnd),
	.datac(!\A[1]~input_o ),
	.datad(!\A[0]~input_o ),
	.datae(gnd),
	.dataf(!\WRITE~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|inst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|inst .extended_lut = "off";
defparam \inst14|inst .lut_mask = 64'h00000000000A000A;
defparam \inst14|inst .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N18
cyclonev_lcell_comb \inst11|inst (
// Equation(s):
// \inst11|inst~combout  = ( !\A[0]~input_o  & ( (!\A[1]~input_o  & (!\READ~input_o  & \WRITE~input_o )) ) )

	.dataa(gnd),
	.datab(!\A[1]~input_o ),
	.datac(!\READ~input_o ),
	.datad(!\WRITE~input_o ),
	.datae(gnd),
	.dataf(!\A[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst .extended_lut = "off";
defparam \inst11|inst .lut_mask = 64'h00C000C000000000;
defparam \inst11|inst .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \WRITE~inputCLKENA0 (
	.inclk(\WRITE~input_o ),
	.ena(vcc),
	.outclk(\WRITE~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \WRITE~inputCLKENA0 .clock_type = "global clock";
defparam \WRITE~inputCLKENA0 .disable_mode = "low";
defparam \WRITE~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \WRITE~inputCLKENA0 .ena_register_power_up = "high";
defparam \WRITE~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \D[7]~input (
	.i(D[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\D[7]~input_o ));
// synopsys translate_off
defparam \D[7]~input .bus_hold = "false";
defparam \D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N18
cyclonev_lcell_comb \inst20|auto_generated|w_anode1w[2] (
// Equation(s):
// \inst20|auto_generated|w_anode1w [2] = ( !\A[1]~input_o  & ( !\A[0]~input_o  ) )

	.dataa(!\A[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|auto_generated|w_anode1w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|auto_generated|w_anode1w[2] .extended_lut = "off";
defparam \inst20|auto_generated|w_anode1w[2] .lut_mask = 64'hAAAAAAAA00000000;
defparam \inst20|auto_generated|w_anode1w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N38
dffeas \inst11|inst4|dffs[7] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst4|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst4|dffs[7] .is_wysiwyg = "true";
defparam \inst11|inst4|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N54
cyclonev_lcell_comb \inst20|auto_generated|w_anode15w[2]~2 (
// Equation(s):
// \inst20|auto_generated|w_anode15w[2]~2_combout  = ( \A[1]~input_o  & ( \A[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|auto_generated|w_anode15w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|auto_generated|w_anode15w[2]~2 .extended_lut = "off";
defparam \inst20|auto_generated|w_anode15w[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst20|auto_generated|w_anode15w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N11
dffeas \inst14|inst4|dffs[7] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst4|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst4|dffs[7] .is_wysiwyg = "true";
defparam \inst14|inst4|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N57
cyclonev_lcell_comb \inst20|auto_generated|w_anode15w[2]~1 (
// Equation(s):
// \inst20|auto_generated|w_anode15w[2]~1_combout  = ( \A[1]~input_o  & ( !\A[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[0]~input_o ),
	.datae(gnd),
	.dataf(!\A[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|auto_generated|w_anode15w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|auto_generated|w_anode15w[2]~1 .extended_lut = "off";
defparam \inst20|auto_generated|w_anode15w[2]~1 .lut_mask = 64'h00000000FF00FF00;
defparam \inst20|auto_generated|w_anode15w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N26
dffeas \inst13|inst4|dffs[7] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst4|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst4|dffs[7] .is_wysiwyg = "true";
defparam \inst13|inst4|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N21
cyclonev_lcell_comb \inst20|auto_generated|w_anode15w[2]~0 (
// Equation(s):
// \inst20|auto_generated|w_anode15w[2]~0_combout  = ( !\A[1]~input_o  & ( \A[0]~input_o  ) )

	.dataa(!\A[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|auto_generated|w_anode15w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|auto_generated|w_anode15w[2]~0 .extended_lut = "off";
defparam \inst20|auto_generated|w_anode15w[2]~0 .lut_mask = 64'h5555555500000000;
defparam \inst20|auto_generated|w_anode15w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N38
dffeas \inst12|inst4|dffs[7] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst4|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst4|dffs[7] .is_wysiwyg = "true";
defparam \inst12|inst4|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N24
cyclonev_lcell_comb \inst11|inst5[7]~8 (
// Equation(s):
// \inst11|inst5[7]~8_combout  = ( !\inst13|inst4|dffs [7] & ( \inst12|inst4|dffs [7] & ( (!\READ~input_o  & (\A[1]~input_o  & (\WRITE~input_o  & !\A[0]~input_o ))) ) ) ) # ( \inst13|inst4|dffs [7] & ( !\inst12|inst4|dffs [7] & ( (!\READ~input_o  & 
// (!\A[1]~input_o  & (\WRITE~input_o  & \A[0]~input_o ))) ) ) ) # ( !\inst13|inst4|dffs [7] & ( !\inst12|inst4|dffs [7] & ( (!\READ~input_o  & (\WRITE~input_o  & (!\A[1]~input_o  $ (!\A[0]~input_o )))) ) ) )

	.dataa(!\READ~input_o ),
	.datab(!\A[1]~input_o ),
	.datac(!\WRITE~input_o ),
	.datad(!\A[0]~input_o ),
	.datae(!\inst13|inst4|dffs [7]),
	.dataf(!\inst12|inst4|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[7]~8 .extended_lut = "off";
defparam \inst11|inst5[7]~8 .lut_mask = 64'h0208000802000000;
defparam \inst11|inst5[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N9
cyclonev_lcell_comb \inst11|inst5[7]~9 (
// Equation(s):
// \inst11|inst5[7]~9_combout  = ( !\inst11|inst5[7]~8_combout  & ( (!\inst14|inst~combout  & ((!\inst11|inst~combout ) # ((\inst11|inst4|dffs [7])))) # (\inst14|inst~combout  & (\inst14|inst4|dffs [7] & ((!\inst11|inst~combout ) # (\inst11|inst4|dffs 
// [7])))) ) )

	.dataa(!\inst14|inst~combout ),
	.datab(!\inst11|inst~combout ),
	.datac(!\inst11|inst4|dffs [7]),
	.datad(!\inst14|inst4|dffs [7]),
	.datae(gnd),
	.dataf(!\inst11|inst5[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[7]~9 .extended_lut = "off";
defparam \inst11|inst5[7]~9 .lut_mask = 64'h8ACF8ACF00000000;
defparam \inst11|inst5[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N30
cyclonev_lcell_comb \inst14|inst~0 (
// Equation(s):
// \inst14|inst~0_combout  = ( \WRITE~input_o  & ( !\READ~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\READ~input_o ),
	.datad(gnd),
	.datae(!\WRITE~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|inst~0 .extended_lut = "off";
defparam \inst14|inst~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \inst14|inst~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \D[6]~input (
	.i(D[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\D[6]~input_o ));
// synopsys translate_off
defparam \D[6]~input .bus_hold = "false";
defparam \D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y12_N2
dffeas \inst13|inst4|dffs[6] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst4|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst4|dffs[6] .is_wysiwyg = "true";
defparam \inst13|inst4|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N17
dffeas \inst12|inst4|dffs[6] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst4|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst4|dffs[6] .is_wysiwyg = "true";
defparam \inst12|inst4|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N0
cyclonev_lcell_comb \inst11|inst5[6]~10 (
// Equation(s):
// \inst11|inst5[6]~10_combout  = ( !\inst13|inst4|dffs [6] & ( \inst12|inst4|dffs [6] & ( (!\READ~input_o  & (\A[1]~input_o  & (!\A[0]~input_o  & \WRITE~input_o ))) ) ) ) # ( \inst13|inst4|dffs [6] & ( !\inst12|inst4|dffs [6] & ( (!\READ~input_o  & 
// (!\A[1]~input_o  & (\A[0]~input_o  & \WRITE~input_o ))) ) ) ) # ( !\inst13|inst4|dffs [6] & ( !\inst12|inst4|dffs [6] & ( (!\READ~input_o  & (\WRITE~input_o  & (!\A[1]~input_o  $ (!\A[0]~input_o )))) ) ) )

	.dataa(!\READ~input_o ),
	.datab(!\A[1]~input_o ),
	.datac(!\A[0]~input_o ),
	.datad(!\WRITE~input_o ),
	.datae(!\inst13|inst4|dffs [6]),
	.dataf(!\inst12|inst4|dffs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[6]~10 .extended_lut = "off";
defparam \inst11|inst5[6]~10 .lut_mask = 64'h0028000800200000;
defparam \inst11|inst5[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N14
dffeas \inst14|inst4|dffs[6] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst4|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst4|dffs[6] .is_wysiwyg = "true";
defparam \inst14|inst4|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N35
dffeas \inst11|inst4|dffs[6] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst4|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst4|dffs[6] .is_wysiwyg = "true";
defparam \inst11|inst4|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N12
cyclonev_lcell_comb \inst11|inst5[6]~11 (
// Equation(s):
// \inst11|inst5[6]~11_combout  = ( \inst11|inst4|dffs [6] & ( (!\inst11|inst5[6]~10_combout  & ((!\inst14|inst~combout ) # (\inst14|inst4|dffs [6]))) ) ) # ( !\inst11|inst4|dffs [6] & ( (!\inst11|inst~combout  & (!\inst11|inst5[6]~10_combout  & 
// ((!\inst14|inst~combout ) # (\inst14|inst4|dffs [6])))) ) )

	.dataa(!\inst14|inst~combout ),
	.datab(!\inst11|inst~combout ),
	.datac(!\inst11|inst5[6]~10_combout ),
	.datad(!\inst14|inst4|dffs [6]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[6]~11 .extended_lut = "off";
defparam \inst11|inst5[6]~11 .lut_mask = 64'h80C080C0A0F0A0F0;
defparam \inst11|inst5[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \D[5]~input (
	.i(D[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\D[5]~input_o ));
// synopsys translate_off
defparam \D[5]~input .bus_hold = "false";
defparam \D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y12_N41
dffeas \inst11|inst4|dffs[5] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst4|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst4|dffs[5] .is_wysiwyg = "true";
defparam \inst11|inst4|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N17
dffeas \inst14|inst4|dffs[5] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst4|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst4|dffs[5] .is_wysiwyg = "true";
defparam \inst14|inst4|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N5
dffeas \inst13|inst4|dffs[5] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst4|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst4|dffs[5] .is_wysiwyg = "true";
defparam \inst13|inst4|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N35
dffeas \inst12|inst4|dffs[5] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst4|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst4|dffs[5] .is_wysiwyg = "true";
defparam \inst12|inst4|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N3
cyclonev_lcell_comb \inst11|inst5[5]~12 (
// Equation(s):
// \inst11|inst5[5]~12_combout  = ( !\inst13|inst4|dffs [5] & ( \inst12|inst4|dffs [5] & ( (!\READ~input_o  & (\A[1]~input_o  & (\WRITE~input_o  & !\A[0]~input_o ))) ) ) ) # ( \inst13|inst4|dffs [5] & ( !\inst12|inst4|dffs [5] & ( (!\READ~input_o  & 
// (!\A[1]~input_o  & (\WRITE~input_o  & \A[0]~input_o ))) ) ) ) # ( !\inst13|inst4|dffs [5] & ( !\inst12|inst4|dffs [5] & ( (!\READ~input_o  & (\WRITE~input_o  & (!\A[1]~input_o  $ (!\A[0]~input_o )))) ) ) )

	.dataa(!\READ~input_o ),
	.datab(!\A[1]~input_o ),
	.datac(!\WRITE~input_o ),
	.datad(!\A[0]~input_o ),
	.datae(!\inst13|inst4|dffs [5]),
	.dataf(!\inst12|inst4|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[5]~12 .extended_lut = "off";
defparam \inst11|inst5[5]~12 .lut_mask = 64'h0208000802000000;
defparam \inst11|inst5[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N15
cyclonev_lcell_comb \inst11|inst5[5]~13 (
// Equation(s):
// \inst11|inst5[5]~13_combout  = ( !\inst11|inst5[5]~12_combout  & ( (!\inst14|inst~combout  & ((!\inst11|inst~combout ) # ((\inst11|inst4|dffs [5])))) # (\inst14|inst~combout  & (\inst14|inst4|dffs [5] & ((!\inst11|inst~combout ) # (\inst11|inst4|dffs 
// [5])))) ) )

	.dataa(!\inst14|inst~combout ),
	.datab(!\inst11|inst~combout ),
	.datac(!\inst11|inst4|dffs [5]),
	.datad(!\inst14|inst4|dffs [5]),
	.datae(gnd),
	.dataf(!\inst11|inst5[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[5]~13 .extended_lut = "off";
defparam \inst11|inst5[5]~13 .lut_mask = 64'h8ACF8ACF00000000;
defparam \inst11|inst5[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \D[4]~input (
	.i(D[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\D[4]~input_o ));
// synopsys translate_off
defparam \D[4]~input .bus_hold = "false";
defparam \D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y12_N29
dffeas \inst13|inst4|dffs[4] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst4|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst4|dffs[4] .is_wysiwyg = "true";
defparam \inst13|inst4|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N32
dffeas \inst12|inst4|dffs[4] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst4|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst4|dffs[4] .is_wysiwyg = "true";
defparam \inst12|inst4|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N27
cyclonev_lcell_comb \inst11|inst5[4]~14 (
// Equation(s):
// \inst11|inst5[4]~14_combout  = ( !\inst13|inst4|dffs [4] & ( \inst12|inst4|dffs [4] & ( (!\READ~input_o  & (\A[1]~input_o  & (!\A[0]~input_o  & \WRITE~input_o ))) ) ) ) # ( \inst13|inst4|dffs [4] & ( !\inst12|inst4|dffs [4] & ( (!\READ~input_o  & 
// (!\A[1]~input_o  & (\A[0]~input_o  & \WRITE~input_o ))) ) ) ) # ( !\inst13|inst4|dffs [4] & ( !\inst12|inst4|dffs [4] & ( (!\READ~input_o  & (\WRITE~input_o  & (!\A[1]~input_o  $ (!\A[0]~input_o )))) ) ) )

	.dataa(!\READ~input_o ),
	.datab(!\A[1]~input_o ),
	.datac(!\A[0]~input_o ),
	.datad(!\WRITE~input_o ),
	.datae(!\inst13|inst4|dffs [4]),
	.dataf(!\inst12|inst4|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[4]~14 .extended_lut = "off";
defparam \inst11|inst5[4]~14 .lut_mask = 64'h0028000800200000;
defparam \inst11|inst5[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N20
dffeas \inst14|inst4|dffs[4] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst4|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst4|dffs[4] .is_wysiwyg = "true";
defparam \inst14|inst4|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N32
dffeas \inst11|inst4|dffs[4] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst4|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst4|dffs[4] .is_wysiwyg = "true";
defparam \inst11|inst4|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \inst11|inst5[4]~15 (
// Equation(s):
// \inst11|inst5[4]~15_combout  = ( \inst11|inst4|dffs [4] & ( (!\inst11|inst5[4]~14_combout  & ((!\inst14|inst~combout ) # (\inst14|inst4|dffs [4]))) ) ) # ( !\inst11|inst4|dffs [4] & ( (!\inst11|inst~combout  & (!\inst11|inst5[4]~14_combout  & 
// ((!\inst14|inst~combout ) # (\inst14|inst4|dffs [4])))) ) )

	.dataa(!\inst14|inst~combout ),
	.datab(!\inst11|inst~combout ),
	.datac(!\inst11|inst5[4]~14_combout ),
	.datad(!\inst14|inst4|dffs [4]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[4]~15 .extended_lut = "off";
defparam \inst11|inst5[4]~15 .lut_mask = 64'h80C080C0A0F0A0F0;
defparam \inst11|inst5[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \D[3]~input (
	.i(D[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\D[3]~input_o ));
// synopsys translate_off
defparam \D[3]~input .bus_hold = "false";
defparam \D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y11_N8
dffeas \inst11|inst4|dffs[3] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst4|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst4|dffs[3] .is_wysiwyg = "true";
defparam \inst11|inst4|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N23
dffeas \inst14|inst4|dffs[3] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst4|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst4|dffs[3] .is_wysiwyg = "true";
defparam \inst14|inst4|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N2
dffeas \inst13|inst4|dffs[3] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst4|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst4|dffs[3] .is_wysiwyg = "true";
defparam \inst13|inst4|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N14
dffeas \inst12|inst4|dffs[3] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst4|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst4|dffs[3] .is_wysiwyg = "true";
defparam \inst12|inst4|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N0
cyclonev_lcell_comb \inst11|inst5[3]~16 (
// Equation(s):
// \inst11|inst5[3]~16_combout  = ( !\inst13|inst4|dffs [3] & ( \inst12|inst4|dffs [3] & ( (!\READ~input_o  & (\A[1]~input_o  & (\WRITE~input_o  & !\A[0]~input_o ))) ) ) ) # ( \inst13|inst4|dffs [3] & ( !\inst12|inst4|dffs [3] & ( (!\READ~input_o  & 
// (!\A[1]~input_o  & (\WRITE~input_o  & \A[0]~input_o ))) ) ) ) # ( !\inst13|inst4|dffs [3] & ( !\inst12|inst4|dffs [3] & ( (!\READ~input_o  & (\WRITE~input_o  & (!\A[1]~input_o  $ (!\A[0]~input_o )))) ) ) )

	.dataa(!\READ~input_o ),
	.datab(!\A[1]~input_o ),
	.datac(!\WRITE~input_o ),
	.datad(!\A[0]~input_o ),
	.datae(!\inst13|inst4|dffs [3]),
	.dataf(!\inst12|inst4|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[3]~16 .extended_lut = "off";
defparam \inst11|inst5[3]~16 .lut_mask = 64'h0208000802000000;
defparam \inst11|inst5[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N21
cyclonev_lcell_comb \inst11|inst5[3]~17 (
// Equation(s):
// \inst11|inst5[3]~17_combout  = ( !\inst11|inst5[3]~16_combout  & ( (!\inst14|inst~combout  & ((!\inst11|inst~combout ) # ((\inst11|inst4|dffs [3])))) # (\inst14|inst~combout  & (\inst14|inst4|dffs [3] & ((!\inst11|inst~combout ) # (\inst11|inst4|dffs 
// [3])))) ) )

	.dataa(!\inst14|inst~combout ),
	.datab(!\inst11|inst~combout ),
	.datac(!\inst11|inst4|dffs [3]),
	.datad(!\inst14|inst4|dffs [3]),
	.datae(gnd),
	.dataf(!\inst11|inst5[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[3]~17 .extended_lut = "off";
defparam \inst11|inst5[3]~17 .lut_mask = 64'h8ACF8ACF00000000;
defparam \inst11|inst5[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \D[2]~input (
	.i(D[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\D[2]~input_o ));
// synopsys translate_off
defparam \D[2]~input .bus_hold = "false";
defparam \D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y11_N5
dffeas \inst13|inst4|dffs[2] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst4|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst4|dffs[2] .is_wysiwyg = "true";
defparam \inst13|inst4|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N11
dffeas \inst12|inst4|dffs[2] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst4|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst4|dffs[2] .is_wysiwyg = "true";
defparam \inst12|inst4|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N3
cyclonev_lcell_comb \inst11|inst5[2]~18 (
// Equation(s):
// \inst11|inst5[2]~18_combout  = ( !\inst13|inst4|dffs [2] & ( \inst12|inst4|dffs [2] & ( (!\READ~input_o  & (\A[1]~input_o  & (!\A[0]~input_o  & \WRITE~input_o ))) ) ) ) # ( \inst13|inst4|dffs [2] & ( !\inst12|inst4|dffs [2] & ( (!\READ~input_o  & 
// (!\A[1]~input_o  & (\A[0]~input_o  & \WRITE~input_o ))) ) ) ) # ( !\inst13|inst4|dffs [2] & ( !\inst12|inst4|dffs [2] & ( (!\READ~input_o  & (\WRITE~input_o  & (!\A[1]~input_o  $ (!\A[0]~input_o )))) ) ) )

	.dataa(!\READ~input_o ),
	.datab(!\A[1]~input_o ),
	.datac(!\A[0]~input_o ),
	.datad(!\WRITE~input_o ),
	.datae(!\inst13|inst4|dffs [2]),
	.dataf(!\inst12|inst4|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[2]~18 .extended_lut = "off";
defparam \inst11|inst5[2]~18 .lut_mask = 64'h0028000800200000;
defparam \inst11|inst5[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N55
dffeas \inst14|inst4|dffs[2] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst4|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst4|dffs[2] .is_wysiwyg = "true";
defparam \inst14|inst4|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N11
dffeas \inst11|inst4|dffs[2] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst4|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst4|dffs[2] .is_wysiwyg = "true";
defparam \inst11|inst4|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N54
cyclonev_lcell_comb \inst11|inst5[2]~19 (
// Equation(s):
// \inst11|inst5[2]~19_combout  = ( \inst11|inst4|dffs [2] & ( (!\inst11|inst5[2]~18_combout  & ((!\inst14|inst~combout ) # (\inst14|inst4|dffs [2]))) ) ) # ( !\inst11|inst4|dffs [2] & ( (!\inst11|inst5[2]~18_combout  & (!\inst11|inst~combout  & 
// ((!\inst14|inst~combout ) # (\inst14|inst4|dffs [2])))) ) )

	.dataa(!\inst11|inst5[2]~18_combout ),
	.datab(!\inst14|inst4|dffs [2]),
	.datac(!\inst14|inst~combout ),
	.datad(!\inst11|inst~combout ),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[2]~19 .extended_lut = "off";
defparam \inst11|inst5[2]~19 .lut_mask = 64'hA200A200A2A2A2A2;
defparam \inst11|inst5[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \D[1]~input (
	.i(D[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\D[1]~input_o ));
// synopsys translate_off
defparam \D[1]~input .bus_hold = "false";
defparam \D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y11_N56
dffeas \inst13|inst4|dffs[1] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst4|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst4|dffs[1] .is_wysiwyg = "true";
defparam \inst13|inst4|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N8
dffeas \inst12|inst4|dffs[1] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst4|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst4|dffs[1] .is_wysiwyg = "true";
defparam \inst12|inst4|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N54
cyclonev_lcell_comb \inst11|inst5[1]~20 (
// Equation(s):
// \inst11|inst5[1]~20_combout  = ( !\inst13|inst4|dffs [1] & ( \inst12|inst4|dffs [1] & ( (\WRITE~input_o  & (\A[1]~input_o  & (!\READ~input_o  & !\A[0]~input_o ))) ) ) ) # ( \inst13|inst4|dffs [1] & ( !\inst12|inst4|dffs [1] & ( (\WRITE~input_o  & 
// (!\A[1]~input_o  & (!\READ~input_o  & \A[0]~input_o ))) ) ) ) # ( !\inst13|inst4|dffs [1] & ( !\inst12|inst4|dffs [1] & ( (\WRITE~input_o  & (!\READ~input_o  & (!\A[1]~input_o  $ (!\A[0]~input_o )))) ) ) )

	.dataa(!\WRITE~input_o ),
	.datab(!\A[1]~input_o ),
	.datac(!\READ~input_o ),
	.datad(!\A[0]~input_o ),
	.datae(!\inst13|inst4|dffs [1]),
	.dataf(!\inst12|inst4|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[1]~20 .extended_lut = "off";
defparam \inst11|inst5[1]~20 .lut_mask = 64'h1040004010000000;
defparam \inst11|inst5[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N2
dffeas \inst11|inst4|dffs[1] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst4|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst4|dffs[1] .is_wysiwyg = "true";
defparam \inst11|inst4|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N59
dffeas \inst14|inst4|dffs[1] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst4|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst4|dffs[1] .is_wysiwyg = "true";
defparam \inst14|inst4|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N57
cyclonev_lcell_comb \inst11|inst5[1]~21 (
// Equation(s):
// \inst11|inst5[1]~21_combout  = ( \inst14|inst~combout  & ( (!\inst11|inst5[1]~20_combout  & (\inst14|inst4|dffs [1] & ((!\inst11|inst~combout ) # (\inst11|inst4|dffs [1])))) ) ) # ( !\inst14|inst~combout  & ( (!\inst11|inst5[1]~20_combout  & 
// ((!\inst11|inst~combout ) # (\inst11|inst4|dffs [1]))) ) )

	.dataa(!\inst11|inst5[1]~20_combout ),
	.datab(!\inst11|inst4|dffs [1]),
	.datac(!\inst11|inst~combout ),
	.datad(!\inst14|inst4|dffs [1]),
	.datae(gnd),
	.dataf(!\inst14|inst~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[1]~21 .extended_lut = "off";
defparam \inst11|inst5[1]~21 .lut_mask = 64'hA2A2A2A200A200A2;
defparam \inst11|inst5[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \D[0]~input (
	.i(D[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\D[0]~input_o ));
// synopsys translate_off
defparam \D[0]~input .bus_hold = "false";
defparam \D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y11_N59
dffeas \inst13|inst4|dffs[0] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst4|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst4|dffs[0] .is_wysiwyg = "true";
defparam \inst13|inst4|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N35
dffeas \inst12|inst4|dffs[0] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst4|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst4|dffs[0] .is_wysiwyg = "true";
defparam \inst12|inst4|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N57
cyclonev_lcell_comb \inst11|inst5[0]~22 (
// Equation(s):
// \inst11|inst5[0]~22_combout  = ( !\inst13|inst4|dffs [0] & ( \inst12|inst4|dffs [0] & ( (\WRITE~input_o  & (\A[1]~input_o  & (!\A[0]~input_o  & !\READ~input_o ))) ) ) ) # ( \inst13|inst4|dffs [0] & ( !\inst12|inst4|dffs [0] & ( (\WRITE~input_o  & 
// (!\A[1]~input_o  & (\A[0]~input_o  & !\READ~input_o ))) ) ) ) # ( !\inst13|inst4|dffs [0] & ( !\inst12|inst4|dffs [0] & ( (\WRITE~input_o  & (!\READ~input_o  & (!\A[1]~input_o  $ (!\A[0]~input_o )))) ) ) )

	.dataa(!\WRITE~input_o ),
	.datab(!\A[1]~input_o ),
	.datac(!\A[0]~input_o ),
	.datad(!\READ~input_o ),
	.datae(!\inst13|inst4|dffs [0]),
	.dataf(!\inst12|inst4|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[0]~22 .extended_lut = "off";
defparam \inst11|inst5[0]~22 .lut_mask = 64'h1400040010000000;
defparam \inst11|inst5[0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N8
dffeas \inst14|inst4|dffs[0] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst20|auto_generated|w_anode15w[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst4|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst4|dffs[0] .is_wysiwyg = "true";
defparam \inst14|inst4|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N3
cyclonev_lcell_comb \inst11|inst4|dffs[0]~feeder (
// Equation(s):
// \inst11|inst4|dffs[0]~feeder_combout  = ( \D[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst4|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst4|dffs[0]~feeder .extended_lut = "off";
defparam \inst11|inst4|dffs[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst11|inst4|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N5
dffeas \inst11|inst4|dffs[0] (
	.clk(!\WRITE~inputCLKENA0_outclk ),
	.d(\inst11|inst4|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|auto_generated|w_anode1w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst4|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst4|dffs[0] .is_wysiwyg = "true";
defparam \inst11|inst4|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N6
cyclonev_lcell_comb \inst11|inst5[0]~23 (
// Equation(s):
// \inst11|inst5[0]~23_combout  = ( \inst11|inst4|dffs [0] & ( (!\inst11|inst5[0]~22_combout  & ((!\inst14|inst~combout ) # (\inst14|inst4|dffs [0]))) ) ) # ( !\inst11|inst4|dffs [0] & ( (!\inst11|inst~combout  & (!\inst11|inst5[0]~22_combout  & 
// ((!\inst14|inst~combout ) # (\inst14|inst4|dffs [0])))) ) )

	.dataa(!\inst14|inst~combout ),
	.datab(!\inst11|inst~combout ),
	.datac(!\inst11|inst5[0]~22_combout ),
	.datad(!\inst14|inst4|dffs [0]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst5[0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst5[0]~23 .extended_lut = "off";
defparam \inst11|inst5[0]~23 .lut_mask = 64'h80C080C0A0F0A0F0;
defparam \inst11|inst5[0]~23 .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FF_X22_Y20_N14
dffeas \inst2|r0|Cont[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Cont[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[0] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N0
cyclonev_lcell_comb \inst2|r0|Add0~45 (
// Equation(s):
// \inst2|r0|Add0~45_sumout  = SUM(( \inst2|r0|Cont [1] ) + ( \inst2|r0|Cont[0]~DUPLICATE_q  ) + ( !VCC ))
// \inst2|r0|Add0~46  = CARRY(( \inst2|r0|Cont [1] ) + ( \inst2|r0|Cont[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|r0|Cont[0]~DUPLICATE_q ),
	.datad(!\inst2|r0|Cont [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~45_sumout ),
	.cout(\inst2|r0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~45 .extended_lut = "off";
defparam \inst2|r0|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \inst2|r0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \inst2|r0|Cont[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[1] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y20_N18
cyclonev_lcell_comb \inst2|r0|Equal0~1 (
// Equation(s):
// \inst2|r0|Equal0~1_combout  = ( \inst2|r0|Cont [2] & ( \inst2|r0|Cont [4] & ( (\inst2|r0|Cont [3] & (\inst2|r0|Cont [0] & (\inst2|r0|Cont [1] & \inst2|r0|Cont [5]))) ) ) )

	.dataa(!\inst2|r0|Cont [3]),
	.datab(!\inst2|r0|Cont [0]),
	.datac(!\inst2|r0|Cont [1]),
	.datad(!\inst2|r0|Cont [5]),
	.datae(!\inst2|r0|Cont [2]),
	.dataf(!\inst2|r0|Cont [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|r0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Equal0~1 .extended_lut = "off";
defparam \inst2|r0|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \inst2|r0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N27
cyclonev_lcell_comb \inst2|r0|Add0~69 (
// Equation(s):
// \inst2|r0|Add0~69_sumout  = SUM(( \inst2|r0|Cont [10] ) + ( GND ) + ( \inst2|r0|Add0~66  ))
// \inst2|r0|Add0~70  = CARRY(( \inst2|r0|Cont [10] ) + ( GND ) + ( \inst2|r0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|r0|Cont [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~69_sumout ),
	.cout(\inst2|r0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~69 .extended_lut = "off";
defparam \inst2|r0|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|r0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N30
cyclonev_lcell_comb \inst2|r0|Add0~73 (
// Equation(s):
// \inst2|r0|Add0~73_sumout  = SUM(( \inst2|r0|Cont [11] ) + ( GND ) + ( \inst2|r0|Add0~70  ))
// \inst2|r0|Add0~74  = CARRY(( \inst2|r0|Cont [11] ) + ( GND ) + ( \inst2|r0|Add0~70  ))

	.dataa(gnd),
	.datab(!\inst2|r0|Cont [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~73_sumout ),
	.cout(\inst2|r0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~73 .extended_lut = "off";
defparam \inst2|r0|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|r0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N32
dffeas \inst2|r0|Cont[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[11] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N33
cyclonev_lcell_comb \inst2|r0|Add0~9 (
// Equation(s):
// \inst2|r0|Add0~9_sumout  = SUM(( \inst2|r0|Cont [12] ) + ( GND ) + ( \inst2|r0|Add0~74  ))
// \inst2|r0|Add0~10  = CARRY(( \inst2|r0|Cont [12] ) + ( GND ) + ( \inst2|r0|Add0~74  ))

	.dataa(!\inst2|r0|Cont [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~9_sumout ),
	.cout(\inst2|r0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~9 .extended_lut = "off";
defparam \inst2|r0|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|r0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N35
dffeas \inst2|r0|Cont[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[12] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N36
cyclonev_lcell_comb \inst2|r0|Add0~13 (
// Equation(s):
// \inst2|r0|Add0~13_sumout  = SUM(( \inst2|r0|Cont [13] ) + ( GND ) + ( \inst2|r0|Add0~10  ))
// \inst2|r0|Add0~14  = CARRY(( \inst2|r0|Cont [13] ) + ( GND ) + ( \inst2|r0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|r0|Cont [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~13_sumout ),
	.cout(\inst2|r0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~13 .extended_lut = "off";
defparam \inst2|r0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|r0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N38
dffeas \inst2|r0|Cont[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[13] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N39
cyclonev_lcell_comb \inst2|r0|Add0~17 (
// Equation(s):
// \inst2|r0|Add0~17_sumout  = SUM(( \inst2|r0|Cont [14] ) + ( GND ) + ( \inst2|r0|Add0~14  ))
// \inst2|r0|Add0~18  = CARRY(( \inst2|r0|Cont [14] ) + ( GND ) + ( \inst2|r0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|r0|Cont [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~17_sumout ),
	.cout(\inst2|r0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~17 .extended_lut = "off";
defparam \inst2|r0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|r0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N40
dffeas \inst2|r0|Cont[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[14] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N42
cyclonev_lcell_comb \inst2|r0|Add0~21 (
// Equation(s):
// \inst2|r0|Add0~21_sumout  = SUM(( \inst2|r0|Cont [15] ) + ( GND ) + ( \inst2|r0|Add0~18  ))
// \inst2|r0|Add0~22  = CARRY(( \inst2|r0|Cont [15] ) + ( GND ) + ( \inst2|r0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|r0|Cont [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~21_sumout ),
	.cout(\inst2|r0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~21 .extended_lut = "off";
defparam \inst2|r0|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|r0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N43
dffeas \inst2|r0|Cont[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[15] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N45
cyclonev_lcell_comb \inst2|r0|Add0~25 (
// Equation(s):
// \inst2|r0|Add0~25_sumout  = SUM(( \inst2|r0|Cont [16] ) + ( GND ) + ( \inst2|r0|Add0~22  ))
// \inst2|r0|Add0~26  = CARRY(( \inst2|r0|Cont [16] ) + ( GND ) + ( \inst2|r0|Add0~22  ))

	.dataa(gnd),
	.datab(!\inst2|r0|Cont [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~25_sumout ),
	.cout(\inst2|r0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~25 .extended_lut = "off";
defparam \inst2|r0|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|r0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N47
dffeas \inst2|r0|Cont[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[16] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N48
cyclonev_lcell_comb \inst2|r0|Add0~29 (
// Equation(s):
// \inst2|r0|Add0~29_sumout  = SUM(( \inst2|r0|Cont [17] ) + ( GND ) + ( \inst2|r0|Add0~26  ))
// \inst2|r0|Add0~30  = CARRY(( \inst2|r0|Cont [17] ) + ( GND ) + ( \inst2|r0|Add0~26  ))

	.dataa(!\inst2|r0|Cont [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~29_sumout ),
	.cout(\inst2|r0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~29 .extended_lut = "off";
defparam \inst2|r0|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|r0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N50
dffeas \inst2|r0|Cont[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[17] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N51
cyclonev_lcell_comb \inst2|r0|Add0~1 (
// Equation(s):
// \inst2|r0|Add0~1_sumout  = SUM(( \inst2|r0|Cont [18] ) + ( GND ) + ( \inst2|r0|Add0~30  ))
// \inst2|r0|Add0~2  = CARRY(( \inst2|r0|Cont [18] ) + ( GND ) + ( \inst2|r0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|r0|Cont [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~1_sumout ),
	.cout(\inst2|r0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~1 .extended_lut = "off";
defparam \inst2|r0|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|r0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N52
dffeas \inst2|r0|Cont[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[18] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N54
cyclonev_lcell_comb \inst2|r0|Add0~5 (
// Equation(s):
// \inst2|r0|Add0~5_sumout  = SUM(( \inst2|r0|Cont [19] ) + ( GND ) + ( \inst2|r0|Add0~2  ))

	.dataa(!\inst2|r0|Cont [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~5 .extended_lut = "off";
defparam \inst2|r0|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|r0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N56
dffeas \inst2|r0|Cont[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[19] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y20_N6
cyclonev_lcell_comb \inst2|r0|Equal0~0 (
// Equation(s):
// \inst2|r0|Equal0~0_combout  = ( \inst2|r0|Cont [17] & ( \inst2|r0|Cont [12] & ( (\inst2|r0|Cont [15] & (\inst2|r0|Cont [13] & (\inst2|r0|Cont [16] & \inst2|r0|Cont [14]))) ) ) )

	.dataa(!\inst2|r0|Cont [15]),
	.datab(!\inst2|r0|Cont [13]),
	.datac(!\inst2|r0|Cont [16]),
	.datad(!\inst2|r0|Cont [14]),
	.datae(!\inst2|r0|Cont [17]),
	.dataf(!\inst2|r0|Cont [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|r0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Equal0~0 .extended_lut = "off";
defparam \inst2|r0|Equal0~0 .lut_mask = 64'h0000000000000001;
defparam \inst2|r0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y20_N12
cyclonev_lcell_comb \inst2|r0|Cont[0]~0 (
// Equation(s):
// \inst2|r0|Cont[0]~0_combout  = ( \inst2|r0|Cont [0] & ( \inst2|r0|Cont [18] & ( (\inst2|r0|Equal0~1_combout  & (\inst2|r0|Cont [19] & (\inst2|r0|Equal0~2_combout  & \inst2|r0|Equal0~0_combout ))) ) ) ) # ( !\inst2|r0|Cont [0] & ( \inst2|r0|Cont [18] ) ) # 
// ( !\inst2|r0|Cont [0] & ( !\inst2|r0|Cont [18] ) )

	.dataa(!\inst2|r0|Equal0~1_combout ),
	.datab(!\inst2|r0|Cont [19]),
	.datac(!\inst2|r0|Equal0~2_combout ),
	.datad(!\inst2|r0|Equal0~0_combout ),
	.datae(!\inst2|r0|Cont [0]),
	.dataf(!\inst2|r0|Cont [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|r0|Cont[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Cont[0]~0 .extended_lut = "off";
defparam \inst2|r0|Cont[0]~0 .lut_mask = 64'hFFFF0000FFFF0001;
defparam \inst2|r0|Cont[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \inst2|r0|Cont[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Cont[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|r0|Cont[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N3
cyclonev_lcell_comb \inst2|r0|Add0~41 (
// Equation(s):
// \inst2|r0|Add0~41_sumout  = SUM(( \inst2|r0|Cont [2] ) + ( GND ) + ( \inst2|r0|Add0~46  ))
// \inst2|r0|Add0~42  = CARRY(( \inst2|r0|Cont [2] ) + ( GND ) + ( \inst2|r0|Add0~46  ))

	.dataa(!\inst2|r0|Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~41_sumout ),
	.cout(\inst2|r0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~41 .extended_lut = "off";
defparam \inst2|r0|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|r0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \inst2|r0|Cont[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[2] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N6
cyclonev_lcell_comb \inst2|r0|Add0~37 (
// Equation(s):
// \inst2|r0|Add0~37_sumout  = SUM(( \inst2|r0|Cont [3] ) + ( GND ) + ( \inst2|r0|Add0~42  ))
// \inst2|r0|Add0~38  = CARRY(( \inst2|r0|Cont [3] ) + ( GND ) + ( \inst2|r0|Add0~42  ))

	.dataa(gnd),
	.datab(!\inst2|r0|Cont [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~37_sumout ),
	.cout(\inst2|r0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~37 .extended_lut = "off";
defparam \inst2|r0|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|r0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N8
dffeas \inst2|r0|Cont[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[3] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N9
cyclonev_lcell_comb \inst2|r0|Add0~33 (
// Equation(s):
// \inst2|r0|Add0~33_sumout  = SUM(( \inst2|r0|Cont [4] ) + ( GND ) + ( \inst2|r0|Add0~38  ))
// \inst2|r0|Add0~34  = CARRY(( \inst2|r0|Cont [4] ) + ( GND ) + ( \inst2|r0|Add0~38  ))

	.dataa(!\inst2|r0|Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~33_sumout ),
	.cout(\inst2|r0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~33 .extended_lut = "off";
defparam \inst2|r0|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|r0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N10
dffeas \inst2|r0|Cont[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[4] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N12
cyclonev_lcell_comb \inst2|r0|Add0~49 (
// Equation(s):
// \inst2|r0|Add0~49_sumout  = SUM(( \inst2|r0|Cont [5] ) + ( GND ) + ( \inst2|r0|Add0~34  ))
// \inst2|r0|Add0~50  = CARRY(( \inst2|r0|Cont [5] ) + ( GND ) + ( \inst2|r0|Add0~34  ))

	.dataa(gnd),
	.datab(!\inst2|r0|Cont [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~49_sumout ),
	.cout(\inst2|r0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~49 .extended_lut = "off";
defparam \inst2|r0|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|r0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N14
dffeas \inst2|r0|Cont[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[5] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N15
cyclonev_lcell_comb \inst2|r0|Add0~53 (
// Equation(s):
// \inst2|r0|Add0~53_sumout  = SUM(( \inst2|r0|Cont [6] ) + ( GND ) + ( \inst2|r0|Add0~50  ))
// \inst2|r0|Add0~54  = CARRY(( \inst2|r0|Cont [6] ) + ( GND ) + ( \inst2|r0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|r0|Cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~53_sumout ),
	.cout(\inst2|r0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~53 .extended_lut = "off";
defparam \inst2|r0|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|r0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N16
dffeas \inst2|r0|Cont[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[6] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N18
cyclonev_lcell_comb \inst2|r0|Add0~57 (
// Equation(s):
// \inst2|r0|Add0~57_sumout  = SUM(( \inst2|r0|Cont [7] ) + ( GND ) + ( \inst2|r0|Add0~54  ))
// \inst2|r0|Add0~58  = CARRY(( \inst2|r0|Cont [7] ) + ( GND ) + ( \inst2|r0|Add0~54  ))

	.dataa(gnd),
	.datab(!\inst2|r0|Cont [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~57_sumout ),
	.cout(\inst2|r0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~57 .extended_lut = "off";
defparam \inst2|r0|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|r0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \inst2|r0|Cont[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[7] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N21
cyclonev_lcell_comb \inst2|r0|Add0~61 (
// Equation(s):
// \inst2|r0|Add0~61_sumout  = SUM(( \inst2|r0|Cont [8] ) + ( GND ) + ( \inst2|r0|Add0~58  ))
// \inst2|r0|Add0~62  = CARRY(( \inst2|r0|Cont [8] ) + ( GND ) + ( \inst2|r0|Add0~58  ))

	.dataa(!\inst2|r0|Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~61_sumout ),
	.cout(\inst2|r0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~61 .extended_lut = "off";
defparam \inst2|r0|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|r0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \inst2|r0|Cont[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[8] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N24
cyclonev_lcell_comb \inst2|r0|Add0~65 (
// Equation(s):
// \inst2|r0|Add0~65_sumout  = SUM(( \inst2|r0|Cont [9] ) + ( GND ) + ( \inst2|r0|Add0~62  ))
// \inst2|r0|Add0~66  = CARRY(( \inst2|r0|Cont [9] ) + ( GND ) + ( \inst2|r0|Add0~62  ))

	.dataa(!\inst2|r0|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|r0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|r0|Add0~65_sumout ),
	.cout(\inst2|r0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Add0~65 .extended_lut = "off";
defparam \inst2|r0|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|r0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N26
dffeas \inst2|r0|Cont[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[9] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N28
dffeas \inst2|r0|Cont[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inst2|r0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|r0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|Cont[10] .is_wysiwyg = "true";
defparam \inst2|r0|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y20_N24
cyclonev_lcell_comb \inst2|r0|Equal0~2 (
// Equation(s):
// \inst2|r0|Equal0~2_combout  = ( \inst2|r0|Cont [8] & ( \inst2|r0|Cont [11] & ( (\inst2|r0|Cont [10] & (\inst2|r0|Cont [9] & (\inst2|r0|Cont [7] & \inst2|r0|Cont [6]))) ) ) )

	.dataa(!\inst2|r0|Cont [10]),
	.datab(!\inst2|r0|Cont [9]),
	.datac(!\inst2|r0|Cont [7]),
	.datad(!\inst2|r0|Cont [6]),
	.datae(!\inst2|r0|Cont [8]),
	.dataf(!\inst2|r0|Cont [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|r0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Equal0~2 .extended_lut = "off";
defparam \inst2|r0|Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \inst2|r0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y20_N3
cyclonev_lcell_comb \inst2|r0|Equal0~3 (
// Equation(s):
// \inst2|r0|Equal0~3_combout  = ( \inst2|r0|Cont [19] & ( (\inst2|r0|Equal0~2_combout  & (\inst2|r0|Cont [18] & (\inst2|r0|Equal0~0_combout  & \inst2|r0|Equal0~1_combout ))) ) )

	.dataa(!\inst2|r0|Equal0~2_combout ),
	.datab(!\inst2|r0|Cont [18]),
	.datac(!\inst2|r0|Equal0~0_combout ),
	.datad(!\inst2|r0|Equal0~1_combout ),
	.datae(!\inst2|r0|Cont [19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|r0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|r0|Equal0~3 .extended_lut = "off";
defparam \inst2|r0|Equal0~3 .lut_mask = 64'h0000000100000001;
defparam \inst2|r0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y20_N32
dffeas \inst2|r0|oRESET (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|r0|Equal0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0|oRESET .is_wysiwyg = "true";
defparam \inst2|r0|oRESET .power_up = "low";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\inst2|u1|vga_audio_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\inst2|r0|oRESET~q ),
	.pfden(gnd),
	.refclkin(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\inst2|u1|vga_audio_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N0
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add1~41 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add1~41_sumout  = SUM(( \inst2|vga_ins|LTM_ins|h_cnt [0] ) + ( VCC ) + ( !VCC ))
// \inst2|vga_ins|LTM_ins|Add1~42  = CARRY(( \inst2|vga_ins|LTM_ins|h_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|vga_ins|LTM_ins|h_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add1~41_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add1~41 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \inst2|vga_ins|LTM_ins|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N21
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add1~9 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add1~9_sumout  = SUM(( \inst2|vga_ins|LTM_ins|h_cnt [7] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~18  ))
// \inst2|vga_ins|LTM_ins|Add1~10  = CARRY(( \inst2|vga_ins|LTM_ins|h_cnt [7] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~18  ))

	.dataa(!\inst2|vga_ins|LTM_ins|h_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add1~9_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add1~9 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|vga_ins|LTM_ins|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N24
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add1~21 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add1~21_sumout  = SUM(( \inst2|vga_ins|LTM_ins|h_cnt [8] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~10  ))
// \inst2|vga_ins|LTM_ins|Add1~22  = CARRY(( \inst2|vga_ins|LTM_ins|h_cnt [8] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|vga_ins|LTM_ins|h_cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add1~21_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add1~21 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|vga_ins|LTM_ins|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \inst2|vga_ins|LTM_ins|h_cnt[8] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N27
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add1~25 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add1~25_sumout  = SUM(( \inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~22  ))
// \inst2|vga_ins|LTM_ins|Add1~26  = CARRY(( \inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~22  ))

	.dataa(!\inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add1~25_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add1~25 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|vga_ins|LTM_ins|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N29
dffeas \inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N54
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Equal0~1 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Equal0~1_combout  = ( !\inst2|vga_ins|LTM_ins|h_cnt [5] & ( (\inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  & (!\inst2|vga_ins|LTM_ins|h_cnt [6] & (!\inst2|vga_ins|LTM_ins|h_cnt [7] & \inst2|vga_ins|LTM_ins|h_cnt [8]))) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q ),
	.datab(!\inst2|vga_ins|LTM_ins|h_cnt [6]),
	.datac(!\inst2|vga_ins|LTM_ins|h_cnt [7]),
	.datad(!\inst2|vga_ins|LTM_ins|h_cnt [8]),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|LTM_ins|h_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|LTM_ins|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Equal0~1 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Equal0~1 .lut_mask = 64'h0040004000000000;
defparam \inst2|vga_ins|LTM_ins|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N30
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add1~1 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add1~1_sumout  = SUM(( \inst2|vga_ins|LTM_ins|h_cnt [10] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|vga_ins|LTM_ins|h_cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add1~1 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|vga_ins|LTM_ins|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N31
dffeas \inst2|vga_ins|LTM_ins|h_cnt[10] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N48
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Equal0~0 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Equal0~0_combout  = ( !\inst2|vga_ins|LTM_ins|h_cnt [10] & ( (\inst2|vga_ins|LTM_ins|h_cnt [4] & (\inst2|vga_ins|LTM_ins|h_cnt [0] & \inst2|vga_ins|LTM_ins|h_cnt [1])) ) )

	.dataa(gnd),
	.datab(!\inst2|vga_ins|LTM_ins|h_cnt [4]),
	.datac(!\inst2|vga_ins|LTM_ins|h_cnt [0]),
	.datad(!\inst2|vga_ins|LTM_ins|h_cnt [1]),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|LTM_ins|h_cnt [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|LTM_ins|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Equal0~0 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Equal0~0 .lut_mask = 64'h0003000300000000;
defparam \inst2|vga_ins|LTM_ins|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N51
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Equal0~2 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Equal0~2_combout  = ( \inst2|vga_ins|LTM_ins|h_cnt [2] & ( (\inst2|vga_ins|LTM_ins|h_cnt [3] & (\inst2|vga_ins|LTM_ins|Equal0~1_combout  & \inst2|vga_ins|LTM_ins|Equal0~0_combout )) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|h_cnt [3]),
	.datab(gnd),
	.datac(!\inst2|vga_ins|LTM_ins|Equal0~1_combout ),
	.datad(!\inst2|vga_ins|LTM_ins|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|LTM_ins|h_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Equal0~2 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Equal0~2 .lut_mask = 64'h0000000000050005;
defparam \inst2|vga_ins|LTM_ins|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N2
dffeas \inst2|vga_ins|LTM_ins|h_cnt[0] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N3
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add1~37 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add1~37_sumout  = SUM(( \inst2|vga_ins|LTM_ins|h_cnt [1] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~42  ))
// \inst2|vga_ins|LTM_ins|Add1~38  = CARRY(( \inst2|vga_ins|LTM_ins|h_cnt [1] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~42  ))

	.dataa(!\inst2|vga_ins|LTM_ins|h_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add1~37_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add1~37 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|vga_ins|LTM_ins|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N5
dffeas \inst2|vga_ins|LTM_ins|h_cnt[1] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N6
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add1~33 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add1~33_sumout  = SUM(( \inst2|vga_ins|LTM_ins|h_cnt [2] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~38  ))
// \inst2|vga_ins|LTM_ins|Add1~34  = CARRY(( \inst2|vga_ins|LTM_ins|h_cnt [2] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~38  ))

	.dataa(gnd),
	.datab(!\inst2|vga_ins|LTM_ins|h_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add1~33_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add1~33 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|vga_ins|LTM_ins|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N8
dffeas \inst2|vga_ins|LTM_ins|h_cnt[2] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N9
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add1~29 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add1~29_sumout  = SUM(( \inst2|vga_ins|LTM_ins|h_cnt [3] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~34  ))
// \inst2|vga_ins|LTM_ins|Add1~30  = CARRY(( \inst2|vga_ins|LTM_ins|h_cnt [3] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~34  ))

	.dataa(!\inst2|vga_ins|LTM_ins|h_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add1~29_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add1~29 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|vga_ins|LTM_ins|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N10
dffeas \inst2|vga_ins|LTM_ins|h_cnt[3] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N12
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add1~5 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add1~5_sumout  = SUM(( \inst2|vga_ins|LTM_ins|h_cnt [4] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~30  ))
// \inst2|vga_ins|LTM_ins|Add1~6  = CARRY(( \inst2|vga_ins|LTM_ins|h_cnt [4] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~30  ))

	.dataa(gnd),
	.datab(!\inst2|vga_ins|LTM_ins|h_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add1~5_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add1~5 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|vga_ins|LTM_ins|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N14
dffeas \inst2|vga_ins|LTM_ins|h_cnt[4] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N15
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add1~13 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add1~13_sumout  = SUM(( \inst2|vga_ins|LTM_ins|h_cnt [5] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~6  ))
// \inst2|vga_ins|LTM_ins|Add1~14  = CARRY(( \inst2|vga_ins|LTM_ins|h_cnt [5] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|vga_ins|LTM_ins|h_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add1~13_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add1~13 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|vga_ins|LTM_ins|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \inst2|vga_ins|LTM_ins|h_cnt[5] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N18
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add1~17 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add1~17_sumout  = SUM(( \inst2|vga_ins|LTM_ins|h_cnt [6] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~14  ))
// \inst2|vga_ins|LTM_ins|Add1~18  = CARRY(( \inst2|vga_ins|LTM_ins|h_cnt [6] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add1~14  ))

	.dataa(gnd),
	.datab(!\inst2|vga_ins|LTM_ins|h_cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add1~17_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add1~17 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|vga_ins|LTM_ins|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N19
dffeas \inst2|vga_ins|LTM_ins|h_cnt[6] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N23
dffeas \inst2|vga_ins|LTM_ins|h_cnt[7] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N42
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|cDEN~1 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|cDEN~1_combout  = ( \inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  & ( \inst2|vga_ins|LTM_ins|h_cnt [4] & ( \inst2|vga_ins|LTM_ins|h_cnt [8] ) ) ) # ( !\inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  & ( \inst2|vga_ins|LTM_ins|h_cnt [4] 
// & ( (!\inst2|vga_ins|LTM_ins|h_cnt [7] & !\inst2|vga_ins|LTM_ins|h_cnt [8]) ) ) ) # ( \inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  & ( !\inst2|vga_ins|LTM_ins|h_cnt [4] & ( (\inst2|vga_ins|LTM_ins|h_cnt [8] & (((\inst2|vga_ins|LTM_ins|h_cnt [5]) # 
// (\inst2|vga_ins|LTM_ins|h_cnt [6])) # (\inst2|vga_ins|LTM_ins|h_cnt [7]))) ) ) ) # ( !\inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  & ( !\inst2|vga_ins|LTM_ins|h_cnt [4] & ( (!\inst2|vga_ins|LTM_ins|h_cnt [8] & ((!\inst2|vga_ins|LTM_ins|h_cnt [7]) # 
// ((!\inst2|vga_ins|LTM_ins|h_cnt [6] & !\inst2|vga_ins|LTM_ins|h_cnt [5])))) ) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|h_cnt [7]),
	.datab(!\inst2|vga_ins|LTM_ins|h_cnt [6]),
	.datac(!\inst2|vga_ins|LTM_ins|h_cnt [8]),
	.datad(!\inst2|vga_ins|LTM_ins|h_cnt [5]),
	.datae(!\inst2|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q ),
	.dataf(!\inst2|vga_ins|LTM_ins|h_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|LTM_ins|cDEN~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|cDEN~1 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|cDEN~1 .lut_mask = 64'hE0A0070FA0A00F0F;
defparam \inst2|vga_ins|LTM_ins|cDEN~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add0~37 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add0~37_sumout  = SUM(( \inst2|vga_ins|LTM_ins|v_cnt [0] ) + ( VCC ) + ( !VCC ))
// \inst2|vga_ins|LTM_ins|Add0~38  = CARRY(( \inst2|vga_ins|LTM_ins|v_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add0~37_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add0~37 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \inst2|vga_ins|LTM_ins|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Equal1~0 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Equal1~0_combout  = ( !\inst2|vga_ins|LTM_ins|v_cnt [4] & ( !\inst2|vga_ins|LTM_ins|v_cnt [6] & ( (!\inst2|vga_ins|LTM_ins|v_cnt [8] & (!\inst2|vga_ins|LTM_ins|v_cnt [5] & (!\inst2|vga_ins|LTM_ins|v_cnt [1] & 
// !\inst2|vga_ins|LTM_ins|v_cnt [7]))) ) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|v_cnt [8]),
	.datab(!\inst2|vga_ins|LTM_ins|v_cnt [5]),
	.datac(!\inst2|vga_ins|LTM_ins|v_cnt [1]),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [7]),
	.datae(!\inst2|vga_ins|LTM_ins|v_cnt [4]),
	.dataf(!\inst2|vga_ins|LTM_ins|v_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|LTM_ins|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Equal1~0 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \inst2|vga_ins|LTM_ins|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N51
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Equal1~1 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Equal1~1_combout  = ( !\inst2|vga_ins|LTM_ins|v_cnt [0] & ( (\inst2|vga_ins|LTM_ins|v_cnt [3] & (\inst2|vga_ins|LTM_ins|v_cnt [2] & (\inst2|vga_ins|LTM_ins|Equal1~0_combout  & \inst2|vga_ins|LTM_ins|v_cnt [9]))) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|v_cnt [3]),
	.datab(!\inst2|vga_ins|LTM_ins|v_cnt [2]),
	.datac(!\inst2|vga_ins|LTM_ins|Equal1~0_combout ),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [9]),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|LTM_ins|v_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Equal1~1 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Equal1~1 .lut_mask = 64'h0001000100000000;
defparam \inst2|vga_ins|LTM_ins|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \inst2|vga_ins|LTM_ins|v_cnt[0] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N3
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add0~13 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add0~13_sumout  = SUM(( \inst2|vga_ins|LTM_ins|v_cnt [1] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~38  ))
// \inst2|vga_ins|LTM_ins|Add0~14  = CARRY(( \inst2|vga_ins|LTM_ins|v_cnt [1] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add0~13_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add0~13 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|LTM_ins|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N4
dffeas \inst2|vga_ins|LTM_ins|v_cnt[1] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N6
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add0~9 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add0~9_sumout  = SUM(( \inst2|vga_ins|LTM_ins|v_cnt [2] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~14  ))
// \inst2|vga_ins|LTM_ins|Add0~10  = CARRY(( \inst2|vga_ins|LTM_ins|v_cnt [2] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add0~9_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add0~9 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|LTM_ins|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N8
dffeas \inst2|vga_ins|LTM_ins|v_cnt[2] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N9
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add0~5 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add0~5_sumout  = SUM(( \inst2|vga_ins|LTM_ins|v_cnt [3] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~10  ))
// \inst2|vga_ins|LTM_ins|Add0~6  = CARRY(( \inst2|vga_ins|LTM_ins|v_cnt [3] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add0~5_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add0~5 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|LTM_ins|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N10
dffeas \inst2|vga_ins|LTM_ins|v_cnt[3] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N12
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add0~17 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add0~17_sumout  = SUM(( \inst2|vga_ins|LTM_ins|v_cnt [4] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~6  ))
// \inst2|vga_ins|LTM_ins|Add0~18  = CARRY(( \inst2|vga_ins|LTM_ins|v_cnt [4] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add0~17_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add0~17 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|LTM_ins|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \inst2|vga_ins|LTM_ins|v_cnt[4] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N15
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add0~1 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add0~1_sumout  = SUM(( \inst2|vga_ins|LTM_ins|v_cnt [5] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~18  ))
// \inst2|vga_ins|LTM_ins|Add0~2  = CARRY(( \inst2|vga_ins|LTM_ins|v_cnt [5] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add0~1_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add0~1 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|LTM_ins|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N16
dffeas \inst2|vga_ins|LTM_ins|v_cnt[5] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N18
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add0~33 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add0~33_sumout  = SUM(( \inst2|vga_ins|LTM_ins|v_cnt [6] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~2  ))
// \inst2|vga_ins|LTM_ins|Add0~34  = CARRY(( \inst2|vga_ins|LTM_ins|v_cnt [6] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add0~33_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add0~33 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|LTM_ins|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \inst2|vga_ins|LTM_ins|v_cnt[6] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N21
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add0~25 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add0~25_sumout  = SUM(( \inst2|vga_ins|LTM_ins|v_cnt [7] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~34  ))
// \inst2|vga_ins|LTM_ins|Add0~26  = CARRY(( \inst2|vga_ins|LTM_ins|v_cnt [7] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add0~25_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add0~25 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|LTM_ins|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N22
dffeas \inst2|vga_ins|LTM_ins|v_cnt[7] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add0~29 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add0~29_sumout  = SUM(( \inst2|vga_ins|LTM_ins|v_cnt [8] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~26  ))
// \inst2|vga_ins|LTM_ins|Add0~30  = CARRY(( \inst2|vga_ins|LTM_ins|v_cnt [8] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add0~29_sumout ),
	.cout(\inst2|vga_ins|LTM_ins|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add0~29 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|LTM_ins|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N26
dffeas \inst2|vga_ins|LTM_ins|v_cnt[8] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N27
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|Add0~21 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|Add0~21_sumout  = SUM(( \inst2|vga_ins|LTM_ins|v_cnt [9] ) + ( GND ) + ( \inst2|vga_ins|LTM_ins|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|LTM_ins|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|LTM_ins|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|Add0~21 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|LTM_ins|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \inst2|vga_ins|LTM_ins|v_cnt[9] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \inst2|vga_ins|LTM_ins|v_cnt[3]~DUPLICATE (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|v_cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|v_cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|v_cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N33
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|cDEN~0 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|cDEN~0_combout  = ( \inst2|vga_ins|LTM_ins|v_cnt [2] & ( \inst2|vga_ins|LTM_ins|v_cnt [9] ) ) # ( !\inst2|vga_ins|LTM_ins|v_cnt [2] & ( (\inst2|vga_ins|LTM_ins|v_cnt [9] & ((!\inst2|vga_ins|LTM_ins|Equal1~0_combout ) # 
// (\inst2|vga_ins|LTM_ins|v_cnt[3]~DUPLICATE_q ))) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|v_cnt [9]),
	.datab(gnd),
	.datac(!\inst2|vga_ins|LTM_ins|v_cnt[3]~DUPLICATE_q ),
	.datad(!\inst2|vga_ins|LTM_ins|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|LTM_ins|v_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|LTM_ins|cDEN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|cDEN~0 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|cDEN~0 .lut_mask = 64'h5505550555555555;
defparam \inst2|vga_ins|LTM_ins|cDEN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N30
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|LessThan5~1 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|LessThan5~1_combout  = ( !\inst2|vga_ins|LTM_ins|v_cnt [8] & ( (!\inst2|vga_ins|LTM_ins|v_cnt [9] & (!\inst2|vga_ins|LTM_ins|v_cnt [7] & !\inst2|vga_ins|LTM_ins|v_cnt [6])) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|v_cnt [9]),
	.datab(!\inst2|vga_ins|LTM_ins|v_cnt [7]),
	.datac(!\inst2|vga_ins|LTM_ins|v_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|LTM_ins|v_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|LTM_ins|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|LessThan5~1 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|LessThan5~1 .lut_mask = 64'h8080808000000000;
defparam \inst2|vga_ins|LTM_ins|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N14
dffeas \inst2|vga_ins|LTM_ins|v_cnt[4]~DUPLICATE (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|v_cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|v_cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|v_cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|LessThan5~0 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|LessThan5~0_combout  = ( \inst2|vga_ins|LTM_ins|v_cnt[4]~DUPLICATE_q  & ( \inst2|vga_ins|LTM_ins|v_cnt [5] ) ) # ( !\inst2|vga_ins|LTM_ins|v_cnt[4]~DUPLICATE_q  & ( (\inst2|vga_ins|LTM_ins|v_cnt [5] & (((\inst2|vga_ins|LTM_ins|v_cnt 
// [1]) # (\inst2|vga_ins|LTM_ins|v_cnt [2])) # (\inst2|vga_ins|LTM_ins|v_cnt [3]))) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|v_cnt [3]),
	.datab(!\inst2|vga_ins|LTM_ins|v_cnt [2]),
	.datac(!\inst2|vga_ins|LTM_ins|v_cnt [1]),
	.datad(!\inst2|vga_ins|LTM_ins|v_cnt [5]),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|LTM_ins|v_cnt[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|LTM_ins|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|LessThan5~0 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|LessThan5~0 .lut_mask = 64'h007F007F00FF00FF;
defparam \inst2|vga_ins|LTM_ins|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|cDEN~2 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|cDEN~2_combout  = ( !\inst2|vga_ins|LTM_ins|h_cnt [10] & ( \inst2|vga_ins|LTM_ins|LessThan5~0_combout  & ( (!\inst2|vga_ins|LTM_ins|cDEN~1_combout  & !\inst2|vga_ins|LTM_ins|cDEN~0_combout ) ) ) ) # ( !\inst2|vga_ins|LTM_ins|h_cnt 
// [10] & ( !\inst2|vga_ins|LTM_ins|LessThan5~0_combout  & ( (!\inst2|vga_ins|LTM_ins|cDEN~1_combout  & (!\inst2|vga_ins|LTM_ins|cDEN~0_combout  & !\inst2|vga_ins|LTM_ins|LessThan5~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\inst2|vga_ins|LTM_ins|cDEN~1_combout ),
	.datac(!\inst2|vga_ins|LTM_ins|cDEN~0_combout ),
	.datad(!\inst2|vga_ins|LTM_ins|LessThan5~1_combout ),
	.datae(!\inst2|vga_ins|LTM_ins|h_cnt [10]),
	.dataf(!\inst2|vga_ins|LTM_ins|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|LTM_ins|cDEN~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|cDEN~2 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|cDEN~2 .lut_mask = 64'hC0000000C0C00000;
defparam \inst2|vga_ins|LTM_ins|cDEN~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N37
dffeas \inst2|vga_ins|LTM_ins|blank_n (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|cDEN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|blank_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|blank_n .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|blank_n .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N32
dffeas \inst2|vga_ins|oBLANK_n (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|vga_ins|LTM_ins|blank_n~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|oBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|oBLANK_n .is_wysiwyg = "true";
defparam \inst2|vga_ins|oBLANK_n .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N28
dffeas \inst2|vga_ins|LTM_ins|h_cnt[9] (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N36
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|LessThan0~0 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|LessThan0~0_combout  = ( \inst2|vga_ins|LTM_ins|h_cnt [8] & ( \inst2|vga_ins|LTM_ins|h_cnt [6] ) ) # ( !\inst2|vga_ins|LTM_ins|h_cnt [8] & ( \inst2|vga_ins|LTM_ins|h_cnt [6] & ( (((\inst2|vga_ins|LTM_ins|h_cnt [9]) # 
// (\inst2|vga_ins|LTM_ins|h_cnt [10])) # (\inst2|vga_ins|LTM_ins|h_cnt [5])) # (\inst2|vga_ins|LTM_ins|h_cnt [7]) ) ) ) # ( \inst2|vga_ins|LTM_ins|h_cnt [8] & ( !\inst2|vga_ins|LTM_ins|h_cnt [6] ) ) # ( !\inst2|vga_ins|LTM_ins|h_cnt [8] & ( 
// !\inst2|vga_ins|LTM_ins|h_cnt [6] & ( ((\inst2|vga_ins|LTM_ins|h_cnt [9]) # (\inst2|vga_ins|LTM_ins|h_cnt [10])) # (\inst2|vga_ins|LTM_ins|h_cnt [7]) ) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|h_cnt [7]),
	.datab(!\inst2|vga_ins|LTM_ins|h_cnt [5]),
	.datac(!\inst2|vga_ins|LTM_ins|h_cnt [10]),
	.datad(!\inst2|vga_ins|LTM_ins|h_cnt [9]),
	.datae(!\inst2|vga_ins|LTM_ins|h_cnt [8]),
	.dataf(!\inst2|vga_ins|LTM_ins|h_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|LTM_ins|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|LessThan0~0 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|LessThan0~0 .lut_mask = 64'h5FFFFFFF7FFFFFFF;
defparam \inst2|vga_ins|LTM_ins|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N37
dffeas \inst2|vga_ins|LTM_ins|HS (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|HS .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|HS .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N40
dffeas \inst2|vga_ins|oHS (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|vga_ins|LTM_ins|HS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|oHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|oHS .is_wysiwyg = "true";
defparam \inst2|vga_ins|oHS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \inst2|vga_ins|LTM_ins|LessThan1~0 (
// Equation(s):
// \inst2|vga_ins|LTM_ins|LessThan1~0_combout  = ( \inst2|vga_ins|LTM_ins|v_cnt [3] ) # ( !\inst2|vga_ins|LTM_ins|v_cnt [3] & ( ((!\inst2|vga_ins|LTM_ins|Equal1~0_combout ) # (\inst2|vga_ins|LTM_ins|v_cnt [2])) # (\inst2|vga_ins|LTM_ins|v_cnt [9]) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|v_cnt [9]),
	.datab(!\inst2|vga_ins|LTM_ins|v_cnt [2]),
	.datac(!\inst2|vga_ins|LTM_ins|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\inst2|vga_ins|LTM_ins|v_cnt [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|LTM_ins|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|LessThan1~0 .extended_lut = "off";
defparam \inst2|vga_ins|LTM_ins|LessThan1~0 .lut_mask = 64'hF7F7FFFFF7F7FFFF;
defparam \inst2|vga_ins|LTM_ins|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N43
dffeas \inst2|vga_ins|LTM_ins|VS (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|LTM_ins|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|LTM_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|LTM_ins|VS .is_wysiwyg = "true";
defparam \inst2|vga_ins|LTM_ins|VS .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N34
dffeas \inst2|vga_ins|oVS (
	.clk(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|vga_ins|LTM_ins|VS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|oVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|oVS .is_wysiwyg = "true";
defparam \inst2|vga_ins|oVS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N24
cyclonev_lcell_comb \inst2|u3|u0|SCLK~0 (
// Equation(s):
// \inst2|u3|u0|SCLK~0_combout  = ( \inst2|u3|u0|SD_COUNTER [5] & ( \inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & 
// \inst2|u3|u0|SD_COUNTER [0]))) ) ) ) # ( \inst2|u3|u0|SD_COUNTER [5] & ( !\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & 
// !\inst2|u3|u0|SD_COUNTER [0]))) ) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datac(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER [0]),
	.datae(!\inst2|u3|u0|SD_COUNTER [5]),
	.dataf(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|SCLK~0 .extended_lut = "off";
defparam \inst2|u3|u0|SCLK~0 .lut_mask = 64'h0000800000000001;
defparam \inst2|u3|u0|SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N24
cyclonev_lcell_comb \inst2|u3|u0|Selector1~0 (
// Equation(s):
// \inst2|u3|u0|Selector1~0_combout  = ( \inst2|u3|u0|SD_COUNTER [0] & ( \inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & ( (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & \inst2|u3|u0|SD_COUNTER [5])) ) ) ) # ( 
// \inst2|u3|u0|SD_COUNTER [0] & ( !\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & ( (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER [1] & (!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & \inst2|u3|u0|SD_COUNTER [5]))) ) ) ) # ( 
// !\inst2|u3|u0|SD_COUNTER [0] & ( !\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q  & ( (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER [1] & (!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & \inst2|u3|u0|SD_COUNTER [5]))) ) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER [1]),
	.datac(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER [5]),
	.datae(!\inst2|u3|u0|SD_COUNTER [0]),
	.dataf(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|Selector1~0 .extended_lut = "off";
defparam \inst2|u3|u0|Selector1~0 .lut_mask = 64'h0080008000000005;
defparam \inst2|u3|u0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N9
cyclonev_lcell_comb \inst2|u3|u0|SCLK~1 (
// Equation(s):
// \inst2|u3|u0|SCLK~1_combout  = (!\inst2|u3|u0|Selector1~0_combout  & ((\inst2|u3|u0|SCLK~q ))) # (\inst2|u3|u0|Selector1~0_combout  & (!\inst2|u3|u0|SCLK~0_combout ))

	.dataa(!\inst2|u3|u0|SCLK~0_combout ),
	.datab(gnd),
	.datac(!\inst2|u3|u0|SCLK~q ),
	.datad(!\inst2|u3|u0|Selector1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|SCLK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|SCLK~1 .extended_lut = "off";
defparam \inst2|u3|u0|SCLK~1 .lut_mask = 64'h0FAA0FAA0FAA0FAA;
defparam \inst2|u3|u0|SCLK~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N8
dffeas \inst2|u3|u0|SCLK (
	.clk(\inst2|u3|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\inst2|u3|u0|SCLK~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u3|u0|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u3|u0|SCLK .is_wysiwyg = "true";
defparam \inst2|u3|u0|SCLK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N48
cyclonev_lcell_comb \inst2|u3|u0|I2C_SCLK~0 (
// Equation(s):
// \inst2|u3|u0|I2C_SCLK~0_combout  = ( \inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & \inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q )) ) ) # ( 
// !\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & (!\inst2|u3|u0|SD_COUNTER [0] & (!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & !\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ))) # (\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q  & 
// (((\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q  & \inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q )))) ) )

	.dataa(!\inst2|u3|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datab(!\inst2|u3|u0|SD_COUNTER [0]),
	.datac(!\inst2|u3|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datad(!\inst2|u3|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|I2C_SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|I2C_SCLK~0 .extended_lut = "off";
defparam \inst2|u3|u0|I2C_SCLK~0 .lut_mask = 64'h8005800500050005;
defparam \inst2|u3|u0|I2C_SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N6
cyclonev_lcell_comb \inst2|u3|u0|I2C_SCLK~1 (
// Equation(s):
// \inst2|u3|u0|I2C_SCLK~1_combout  = ( \inst2|u3|u0|I2C_SCLK~0_combout  & ( !\inst2|u3|u0|SCLK~q  ) ) # ( !\inst2|u3|u0|I2C_SCLK~0_combout  & ( (!\inst2|u3|u0|SCLK~q ) # ((\inst2|u3|u0|SD_COUNTER [5] & !\inst2|u3|mI2C_CTRL_CLK~q )) ) )

	.dataa(gnd),
	.datab(!\inst2|u3|u0|SD_COUNTER [5]),
	.datac(!\inst2|u3|mI2C_CTRL_CLK~q ),
	.datad(!\inst2|u3|u0|SCLK~q ),
	.datae(gnd),
	.dataf(!\inst2|u3|u0|I2C_SCLK~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|u3|u0|I2C_SCLK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|u3|u0|I2C_SCLK~1 .extended_lut = "off";
defparam \inst2|u3|u0|I2C_SCLK~1 .lut_mask = 64'hFF30FF30FF00FF00;
defparam \inst2|u3|u0|I2C_SCLK~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N12
cyclonev_lcell_comb \inst21|Mux0~0 (
// Equation(s):
// \inst21|Mux0~0_combout  = ( \inst11|inst4|dffs [2] & ( (!\inst11|inst4|dffs [3] & ((!\inst11|inst4|dffs [1]) # (!\inst11|inst4|dffs [0]))) # (\inst11|inst4|dffs [3] & ((\inst11|inst4|dffs [0]) # (\inst11|inst4|dffs [1]))) ) ) # ( !\inst11|inst4|dffs [2] & 
// ( (\inst11|inst4|dffs [1]) # (\inst11|inst4|dffs [3]) ) )

	.dataa(!\inst11|inst4|dffs [3]),
	.datab(!\inst11|inst4|dffs [1]),
	.datac(!\inst11|inst4|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|Mux0~0 .extended_lut = "off";
defparam \inst21|Mux0~0 .lut_mask = 64'h77777777BDBDBDBD;
defparam \inst21|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N48
cyclonev_lcell_comb \inst21|Mux1~0 (
// Equation(s):
// \inst21|Mux1~0_combout  = ( \inst11|inst4|dffs [2] & ( (\inst11|inst4|dffs [0] & (!\inst11|inst4|dffs [3] $ (!\inst11|inst4|dffs [1]))) ) ) # ( !\inst11|inst4|dffs [2] & ( (!\inst11|inst4|dffs [3] & ((\inst11|inst4|dffs [0]) # (\inst11|inst4|dffs [1]))) ) 
// )

	.dataa(!\inst11|inst4|dffs [3]),
	.datab(!\inst11|inst4|dffs [1]),
	.datac(!\inst11|inst4|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|Mux1~0 .extended_lut = "off";
defparam \inst21|Mux1~0 .lut_mask = 64'h2A2A2A2A06060606;
defparam \inst21|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N51
cyclonev_lcell_comb \inst21|Mux2~0 (
// Equation(s):
// \inst21|Mux2~0_combout  = ( \inst11|inst4|dffs [2] & ( (!\inst11|inst4|dffs [3] & ((!\inst11|inst4|dffs [1]) # (\inst11|inst4|dffs [0]))) ) ) # ( !\inst11|inst4|dffs [2] & ( (\inst11|inst4|dffs [0] & ((!\inst11|inst4|dffs [3]) # (!\inst11|inst4|dffs 
// [1]))) ) )

	.dataa(!\inst11|inst4|dffs [3]),
	.datab(!\inst11|inst4|dffs [1]),
	.datac(gnd),
	.datad(!\inst11|inst4|dffs [0]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|Mux2~0 .extended_lut = "off";
defparam \inst21|Mux2~0 .lut_mask = 64'h00EE00EE88AA88AA;
defparam \inst21|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N15
cyclonev_lcell_comb \inst21|Mux3~0 (
// Equation(s):
// \inst21|Mux3~0_combout  = ( \inst11|inst4|dffs [2] & ( (!\inst11|inst4|dffs [1] & (!\inst11|inst4|dffs [3] & !\inst11|inst4|dffs [0])) # (\inst11|inst4|dffs [1] & ((\inst11|inst4|dffs [0]))) ) ) # ( !\inst11|inst4|dffs [2] & ( (!\inst11|inst4|dffs [3] & 
// (!\inst11|inst4|dffs [1] & \inst11|inst4|dffs [0])) # (\inst11|inst4|dffs [3] & (\inst11|inst4|dffs [1] & !\inst11|inst4|dffs [0])) ) )

	.dataa(!\inst11|inst4|dffs [3]),
	.datab(!\inst11|inst4|dffs [1]),
	.datac(gnd),
	.datad(!\inst11|inst4|dffs [0]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|Mux3~0 .extended_lut = "off";
defparam \inst21|Mux3~0 .lut_mask = 64'h1188118888338833;
defparam \inst21|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N27
cyclonev_lcell_comb \inst21|Mux4~0 (
// Equation(s):
// \inst21|Mux4~0_combout  = ( \inst11|inst4|dffs [2] & ( (\inst11|inst4|dffs [3] & ((!\inst11|inst4|dffs [0]) # (\inst11|inst4|dffs [1]))) ) ) # ( !\inst11|inst4|dffs [2] & ( (!\inst11|inst4|dffs [0] & (\inst11|inst4|dffs [1] & !\inst11|inst4|dffs [3])) ) )

	.dataa(!\inst11|inst4|dffs [0]),
	.datab(!\inst11|inst4|dffs [1]),
	.datac(gnd),
	.datad(!\inst11|inst4|dffs [3]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|Mux4~0 .extended_lut = "off";
defparam \inst21|Mux4~0 .lut_mask = 64'h2200220000BB00BB;
defparam \inst21|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N9
cyclonev_lcell_comb \inst21|Mux5~0 (
// Equation(s):
// \inst21|Mux5~0_combout  = ( \inst11|inst4|dffs [3] & ( (!\inst11|inst4|dffs [0] & ((\inst11|inst4|dffs [2]))) # (\inst11|inst4|dffs [0] & (\inst11|inst4|dffs [1])) ) ) # ( !\inst11|inst4|dffs [3] & ( (\inst11|inst4|dffs [2] & (!\inst11|inst4|dffs [0] $ 
// (!\inst11|inst4|dffs [1]))) ) )

	.dataa(!\inst11|inst4|dffs [0]),
	.datab(!\inst11|inst4|dffs [1]),
	.datac(gnd),
	.datad(!\inst11|inst4|dffs [2]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|Mux5~0 .extended_lut = "off";
defparam \inst21|Mux5~0 .lut_mask = 64'h0066006611BB11BB;
defparam \inst21|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N6
cyclonev_lcell_comb \inst21|Mux6~0 (
// Equation(s):
// \inst21|Mux6~0_combout  = ( \inst11|inst4|dffs [2] & ( (!\inst11|inst4|dffs [1] & (!\inst11|inst4|dffs [0] $ (\inst11|inst4|dffs [3]))) ) ) # ( !\inst11|inst4|dffs [2] & ( (\inst11|inst4|dffs [0] & (!\inst11|inst4|dffs [1] $ (\inst11|inst4|dffs [3]))) ) )

	.dataa(!\inst11|inst4|dffs [0]),
	.datab(!\inst11|inst4|dffs [1]),
	.datac(gnd),
	.datad(!\inst11|inst4|dffs [3]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|Mux6~0 .extended_lut = "off";
defparam \inst21|Mux6~0 .lut_mask = 64'h4411441188448844;
defparam \inst21|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N42
cyclonev_lcell_comb \inst22|Mux0~0 (
// Equation(s):
// \inst22|Mux0~0_combout  = ( \inst11|inst4|dffs [4] & ( (!\inst11|inst4|dffs [6] $ (!\inst11|inst4|dffs [5])) # (\inst11|inst4|dffs [7]) ) ) # ( !\inst11|inst4|dffs [4] & ( (!\inst11|inst4|dffs [6] $ (!\inst11|inst4|dffs [7])) # (\inst11|inst4|dffs [5]) ) 
// )

	.dataa(!\inst11|inst4|dffs [6]),
	.datab(!\inst11|inst4|dffs [5]),
	.datac(!\inst11|inst4|dffs [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|Mux0~0 .extended_lut = "off";
defparam \inst22|Mux0~0 .lut_mask = 64'h7B7B7B7B6F6F6F6F;
defparam \inst22|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N45
cyclonev_lcell_comb \inst22|Mux1~0 (
// Equation(s):
// \inst22|Mux1~0_combout  = ( \inst11|inst4|dffs [4] & ( !\inst11|inst4|dffs [7] $ (((\inst11|inst4|dffs [6] & !\inst11|inst4|dffs [5]))) ) ) # ( !\inst11|inst4|dffs [4] & ( (!\inst11|inst4|dffs [6] & (\inst11|inst4|dffs [5] & !\inst11|inst4|dffs [7])) ) )

	.dataa(!\inst11|inst4|dffs [6]),
	.datab(!\inst11|inst4|dffs [5]),
	.datac(gnd),
	.datad(!\inst11|inst4|dffs [7]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|Mux1~0 .extended_lut = "off";
defparam \inst22|Mux1~0 .lut_mask = 64'h22002200BB44BB44;
defparam \inst22|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N48
cyclonev_lcell_comb \inst22|Mux2~0 (
// Equation(s):
// \inst22|Mux2~0_combout  = ( \inst11|inst4|dffs [4] & ( (!\inst11|inst4|dffs [7]) # ((!\inst11|inst4|dffs [5] & !\inst11|inst4|dffs [6])) ) ) # ( !\inst11|inst4|dffs [4] & ( (!\inst11|inst4|dffs [5] & (\inst11|inst4|dffs [6] & !\inst11|inst4|dffs [7])) ) )

	.dataa(gnd),
	.datab(!\inst11|inst4|dffs [5]),
	.datac(!\inst11|inst4|dffs [6]),
	.datad(!\inst11|inst4|dffs [7]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|Mux2~0 .extended_lut = "off";
defparam \inst22|Mux2~0 .lut_mask = 64'h0C000C00FFC0FFC0;
defparam \inst22|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N30
cyclonev_lcell_comb \inst22|Mux3~0 (
// Equation(s):
// \inst22|Mux3~0_combout  = (!\inst11|inst4|dffs [5] & (!\inst11|inst4|dffs [7] & (!\inst11|inst4|dffs [6] $ (!\inst11|inst4|dffs [4])))) # (\inst11|inst4|dffs [5] & ((!\inst11|inst4|dffs [6] & (\inst11|inst4|dffs [7] & !\inst11|inst4|dffs [4])) # 
// (\inst11|inst4|dffs [6] & ((\inst11|inst4|dffs [4])))))

	.dataa(!\inst11|inst4|dffs [7]),
	.datab(!\inst11|inst4|dffs [5]),
	.datac(!\inst11|inst4|dffs [6]),
	.datad(!\inst11|inst4|dffs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|Mux3~0 .extended_lut = "off";
defparam \inst22|Mux3~0 .lut_mask = 64'h1883188318831883;
defparam \inst22|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N39
cyclonev_lcell_comb \inst22|Mux4~0 (
// Equation(s):
// \inst22|Mux4~0_combout  = ( \inst11|inst4|dffs [6] & ( (\inst11|inst4|dffs [7] & ((!\inst11|inst4|dffs [4]) # (\inst11|inst4|dffs [5]))) ) ) # ( !\inst11|inst4|dffs [6] & ( (!\inst11|inst4|dffs [7] & (!\inst11|inst4|dffs [4] & \inst11|inst4|dffs [5])) ) )

	.dataa(!\inst11|inst4|dffs [7]),
	.datab(!\inst11|inst4|dffs [4]),
	.datac(gnd),
	.datad(!\inst11|inst4|dffs [5]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|Mux4~0 .extended_lut = "off";
defparam \inst22|Mux4~0 .lut_mask = 64'h0088008844554455;
defparam \inst22|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N33
cyclonev_lcell_comb \inst22|Mux5~0 (
// Equation(s):
// \inst22|Mux5~0_combout  = ( \inst11|inst4|dffs [4] & ( (!\inst11|inst4|dffs [7] & (!\inst11|inst4|dffs [5] & \inst11|inst4|dffs [6])) # (\inst11|inst4|dffs [7] & (\inst11|inst4|dffs [5])) ) ) # ( !\inst11|inst4|dffs [4] & ( (\inst11|inst4|dffs [6] & 
// ((\inst11|inst4|dffs [5]) # (\inst11|inst4|dffs [7]))) ) )

	.dataa(!\inst11|inst4|dffs [7]),
	.datab(!\inst11|inst4|dffs [5]),
	.datac(gnd),
	.datad(!\inst11|inst4|dffs [6]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|Mux5~0 .extended_lut = "off";
defparam \inst22|Mux5~0 .lut_mask = 64'h0077007711991199;
defparam \inst22|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N36
cyclonev_lcell_comb \inst22|Mux6~0 (
// Equation(s):
// \inst22|Mux6~0_combout  = ( \inst11|inst4|dffs [5] & ( (\inst11|inst4|dffs [4] & (!\inst11|inst4|dffs [6] & \inst11|inst4|dffs [7])) ) ) # ( !\inst11|inst4|dffs [5] & ( (!\inst11|inst4|dffs [4] & (\inst11|inst4|dffs [6] & !\inst11|inst4|dffs [7])) # 
// (\inst11|inst4|dffs [4] & (!\inst11|inst4|dffs [6] $ (\inst11|inst4|dffs [7]))) ) )

	.dataa(gnd),
	.datab(!\inst11|inst4|dffs [4]),
	.datac(!\inst11|inst4|dffs [6]),
	.datad(!\inst11|inst4|dffs [7]),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|Mux6~0 .extended_lut = "off";
defparam \inst22|Mux6~0 .lut_mask = 64'h3C033C0300300030;
defparam \inst22|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N51
cyclonev_lcell_comb \inst23|Mux0~0 (
// Equation(s):
// \inst23|Mux0~0_combout  = ( \inst12|inst4|dffs [2] & ( (!\inst12|inst4|dffs [0] & ((!\inst12|inst4|dffs [3]) # (\inst12|inst4|dffs [1]))) # (\inst12|inst4|dffs [0] & ((!\inst12|inst4|dffs [1]) # (\inst12|inst4|dffs [3]))) ) ) # ( !\inst12|inst4|dffs [2] & 
// ( (\inst12|inst4|dffs [3]) # (\inst12|inst4|dffs [1]) ) )

	.dataa(!\inst12|inst4|dffs [0]),
	.datab(!\inst12|inst4|dffs [1]),
	.datac(!\inst12|inst4|dffs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|Mux0~0 .extended_lut = "off";
defparam \inst23|Mux0~0 .lut_mask = 64'h3F3F3F3FE7E7E7E7;
defparam \inst23|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N48
cyclonev_lcell_comb \inst23|Mux1~0 (
// Equation(s):
// \inst23|Mux1~0_combout  = ( \inst12|inst4|dffs [3] & ( (\inst12|inst4|dffs [0] & (!\inst12|inst4|dffs [1] & \inst12|inst4|dffs [2])) ) ) # ( !\inst12|inst4|dffs [3] & ( (!\inst12|inst4|dffs [0] & (\inst12|inst4|dffs [1] & !\inst12|inst4|dffs [2])) # 
// (\inst12|inst4|dffs [0] & ((!\inst12|inst4|dffs [2]) # (\inst12|inst4|dffs [1]))) ) )

	.dataa(!\inst12|inst4|dffs [0]),
	.datab(!\inst12|inst4|dffs [1]),
	.datac(!\inst12|inst4|dffs [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|Mux1~0 .extended_lut = "off";
defparam \inst23|Mux1~0 .lut_mask = 64'h7171717104040404;
defparam \inst23|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N30
cyclonev_lcell_comb \inst23|Mux2~0 (
// Equation(s):
// \inst23|Mux2~0_combout  = ( \inst12|inst4|dffs [3] & ( (!\inst12|inst4|dffs [2] & (!\inst12|inst4|dffs [1] & \inst12|inst4|dffs [0])) ) ) # ( !\inst12|inst4|dffs [3] & ( ((\inst12|inst4|dffs [2] & !\inst12|inst4|dffs [1])) # (\inst12|inst4|dffs [0]) ) )

	.dataa(!\inst12|inst4|dffs [2]),
	.datab(!\inst12|inst4|dffs [1]),
	.datac(!\inst12|inst4|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|Mux2~0 .extended_lut = "off";
defparam \inst23|Mux2~0 .lut_mask = 64'h4F4F4F4F08080808;
defparam \inst23|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N33
cyclonev_lcell_comb \inst23|Mux3~0 (
// Equation(s):
// \inst23|Mux3~0_combout  = ( \inst12|inst4|dffs [1] & ( (!\inst12|inst4|dffs [2] & (\inst12|inst4|dffs [3] & !\inst12|inst4|dffs [0])) # (\inst12|inst4|dffs [2] & ((\inst12|inst4|dffs [0]))) ) ) # ( !\inst12|inst4|dffs [1] & ( (!\inst12|inst4|dffs [3] & 
// (!\inst12|inst4|dffs [2] $ (!\inst12|inst4|dffs [0]))) ) )

	.dataa(!\inst12|inst4|dffs [2]),
	.datab(gnd),
	.datac(!\inst12|inst4|dffs [3]),
	.datad(!\inst12|inst4|dffs [0]),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|Mux3~0 .extended_lut = "off";
defparam \inst23|Mux3~0 .lut_mask = 64'h50A050A00A550A55;
defparam \inst23|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N6
cyclonev_lcell_comb \inst23|Mux4~0 (
// Equation(s):
// \inst23|Mux4~0_combout  = ( \inst12|inst4|dffs [2] & ( (\inst12|inst4|dffs [3] & ((!\inst12|inst4|dffs [0]) # (\inst12|inst4|dffs [1]))) ) ) # ( !\inst12|inst4|dffs [2] & ( (!\inst12|inst4|dffs [0] & (!\inst12|inst4|dffs [3] & \inst12|inst4|dffs [1])) ) )

	.dataa(!\inst12|inst4|dffs [0]),
	.datab(!\inst12|inst4|dffs [3]),
	.datac(gnd),
	.datad(!\inst12|inst4|dffs [1]),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|Mux4~0 .extended_lut = "off";
defparam \inst23|Mux4~0 .lut_mask = 64'h0088008822332233;
defparam \inst23|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N9
cyclonev_lcell_comb \inst23|Mux5~0 (
// Equation(s):
// \inst23|Mux5~0_combout  = ( \inst12|inst4|dffs [1] & ( (!\inst12|inst4|dffs [0] & ((\inst12|inst4|dffs [2]))) # (\inst12|inst4|dffs [0] & (\inst12|inst4|dffs [3])) ) ) # ( !\inst12|inst4|dffs [1] & ( (\inst12|inst4|dffs [2] & (!\inst12|inst4|dffs [0] $ 
// (!\inst12|inst4|dffs [3]))) ) )

	.dataa(!\inst12|inst4|dffs [0]),
	.datab(gnd),
	.datac(!\inst12|inst4|dffs [3]),
	.datad(!\inst12|inst4|dffs [2]),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|Mux5~0 .extended_lut = "off";
defparam \inst23|Mux5~0 .lut_mask = 64'h005A005A05AF05AF;
defparam \inst23|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N12
cyclonev_lcell_comb \inst23|Mux6~0 (
// Equation(s):
// \inst23|Mux6~0_combout  = ( \inst12|inst4|dffs [1] & ( (!\inst12|inst4|dffs [2] & (\inst12|inst4|dffs [0] & \inst12|inst4|dffs [3])) ) ) # ( !\inst12|inst4|dffs [1] & ( (!\inst12|inst4|dffs [2] & (\inst12|inst4|dffs [0] & !\inst12|inst4|dffs [3])) # 
// (\inst12|inst4|dffs [2] & (!\inst12|inst4|dffs [0] $ (\inst12|inst4|dffs [3]))) ) )

	.dataa(gnd),
	.datab(!\inst12|inst4|dffs [2]),
	.datac(!\inst12|inst4|dffs [0]),
	.datad(!\inst12|inst4|dffs [3]),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|Mux6~0 .extended_lut = "off";
defparam \inst23|Mux6~0 .lut_mask = 64'h3C033C03000C000C;
defparam \inst23|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N39
cyclonev_lcell_comb \inst26|Mux0~0 (
// Equation(s):
// \inst26|Mux0~0_combout  = ( \inst12|inst4|dffs [5] & ( (!\inst12|inst4|dffs [6]) # ((!\inst12|inst4|dffs [4]) # (\inst12|inst4|dffs [7])) ) ) # ( !\inst12|inst4|dffs [5] & ( (!\inst12|inst4|dffs [6] & ((\inst12|inst4|dffs [7]))) # (\inst12|inst4|dffs [6] 
// & ((!\inst12|inst4|dffs [7]) # (\inst12|inst4|dffs [4]))) ) )

	.dataa(!\inst12|inst4|dffs [6]),
	.datab(!\inst12|inst4|dffs [4]),
	.datac(gnd),
	.datad(!\inst12|inst4|dffs [7]),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux0~0 .extended_lut = "off";
defparam \inst26|Mux0~0 .lut_mask = 64'h55BB55BBEEFFEEFF;
defparam \inst26|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N42
cyclonev_lcell_comb \inst26|Mux1~0 (
// Equation(s):
// \inst26|Mux1~0_combout  = (!\inst12|inst4|dffs [5] & (\inst12|inst4|dffs [4] & (!\inst12|inst4|dffs [6] $ (\inst12|inst4|dffs [7])))) # (\inst12|inst4|dffs [5] & (!\inst12|inst4|dffs [7] & ((!\inst12|inst4|dffs [6]) # (\inst12|inst4|dffs [4]))))

	.dataa(!\inst12|inst4|dffs [5]),
	.datab(!\inst12|inst4|dffs [4]),
	.datac(!\inst12|inst4|dffs [6]),
	.datad(!\inst12|inst4|dffs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux1~0 .extended_lut = "off";
defparam \inst26|Mux1~0 .lut_mask = 64'h7102710271027102;
defparam \inst26|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N45
cyclonev_lcell_comb \inst26|Mux2~0 (
// Equation(s):
// \inst26|Mux2~0_combout  = ( \inst12|inst4|dffs [7] & ( (!\inst12|inst4|dffs [5] & (\inst12|inst4|dffs [4] & !\inst12|inst4|dffs [6])) ) ) # ( !\inst12|inst4|dffs [7] & ( ((!\inst12|inst4|dffs [5] & \inst12|inst4|dffs [6])) # (\inst12|inst4|dffs [4]) ) )

	.dataa(!\inst12|inst4|dffs [5]),
	.datab(!\inst12|inst4|dffs [4]),
	.datac(gnd),
	.datad(!\inst12|inst4|dffs [6]),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux2~0 .extended_lut = "off";
defparam \inst26|Mux2~0 .lut_mask = 64'h33BB33BB22002200;
defparam \inst26|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N30
cyclonev_lcell_comb \inst26|Mux3~0 (
// Equation(s):
// \inst26|Mux3~0_combout  = ( \inst12|inst4|dffs [5] & ( (!\inst12|inst4|dffs [6] & (\inst12|inst4|dffs [7] & !\inst12|inst4|dffs [4])) # (\inst12|inst4|dffs [6] & ((\inst12|inst4|dffs [4]))) ) ) # ( !\inst12|inst4|dffs [5] & ( (!\inst12|inst4|dffs [7] & 
// (!\inst12|inst4|dffs [6] $ (!\inst12|inst4|dffs [4]))) ) )

	.dataa(!\inst12|inst4|dffs [6]),
	.datab(!\inst12|inst4|dffs [7]),
	.datac(gnd),
	.datad(!\inst12|inst4|dffs [4]),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux3~0 .extended_lut = "off";
defparam \inst26|Mux3~0 .lut_mask = 64'h4488448822552255;
defparam \inst26|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N33
cyclonev_lcell_comb \inst26|Mux4~0 (
// Equation(s):
// \inst26|Mux4~0_combout  = ( \inst12|inst4|dffs [4] & ( (\inst12|inst4|dffs [6] & (\inst12|inst4|dffs [7] & \inst12|inst4|dffs [5])) ) ) # ( !\inst12|inst4|dffs [4] & ( (!\inst12|inst4|dffs [6] & (!\inst12|inst4|dffs [7] & \inst12|inst4|dffs [5])) # 
// (\inst12|inst4|dffs [6] & (\inst12|inst4|dffs [7])) ) )

	.dataa(!\inst12|inst4|dffs [6]),
	.datab(!\inst12|inst4|dffs [7]),
	.datac(gnd),
	.datad(!\inst12|inst4|dffs [5]),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux4~0 .extended_lut = "off";
defparam \inst26|Mux4~0 .lut_mask = 64'h1199119900110011;
defparam \inst26|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N15
cyclonev_lcell_comb \inst26|Mux5~0 (
// Equation(s):
// \inst26|Mux5~0_combout  = ( \inst12|inst4|dffs [5] & ( (!\inst12|inst4|dffs [4] & ((\inst12|inst4|dffs [6]))) # (\inst12|inst4|dffs [4] & (\inst12|inst4|dffs [7])) ) ) # ( !\inst12|inst4|dffs [5] & ( (\inst12|inst4|dffs [6] & (!\inst12|inst4|dffs [4] $ 
// (!\inst12|inst4|dffs [7]))) ) )

	.dataa(!\inst12|inst4|dffs [4]),
	.datab(gnd),
	.datac(!\inst12|inst4|dffs [7]),
	.datad(!\inst12|inst4|dffs [6]),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux5~0 .extended_lut = "off";
defparam \inst26|Mux5~0 .lut_mask = 64'h005A005A05AF05AF;
defparam \inst26|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N36
cyclonev_lcell_comb \inst26|Mux6~0 (
// Equation(s):
// \inst26|Mux6~0_combout  = ( \inst12|inst4|dffs [5] & ( (\inst12|inst4|dffs [4] & (!\inst12|inst4|dffs [6] & \inst12|inst4|dffs [7])) ) ) # ( !\inst12|inst4|dffs [5] & ( (!\inst12|inst4|dffs [4] & (\inst12|inst4|dffs [6] & !\inst12|inst4|dffs [7])) # 
// (\inst12|inst4|dffs [4] & (!\inst12|inst4|dffs [6] $ (\inst12|inst4|dffs [7]))) ) )

	.dataa(gnd),
	.datab(!\inst12|inst4|dffs [4]),
	.datac(!\inst12|inst4|dffs [6]),
	.datad(!\inst12|inst4|dffs [7]),
	.datae(gnd),
	.dataf(!\inst12|inst4|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux6~0 .extended_lut = "off";
defparam \inst26|Mux6~0 .lut_mask = 64'h3C033C0300300030;
defparam \inst26|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N39
cyclonev_lcell_comb \inst28|Mux0~0 (
// Equation(s):
// \inst28|Mux0~0_combout  = ( \inst13|inst4|dffs [1] & ( (!\inst13|inst4|dffs [2]) # ((!\inst13|inst4|dffs [0]) # (\inst13|inst4|dffs [3])) ) ) # ( !\inst13|inst4|dffs [1] & ( (!\inst13|inst4|dffs [2] & ((\inst13|inst4|dffs [3]))) # (\inst13|inst4|dffs [2] 
// & ((!\inst13|inst4|dffs [3]) # (\inst13|inst4|dffs [0]))) ) )

	.dataa(!\inst13|inst4|dffs [2]),
	.datab(gnd),
	.datac(!\inst13|inst4|dffs [0]),
	.datad(!\inst13|inst4|dffs [3]),
	.datae(gnd),
	.dataf(!\inst13|inst4|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst28|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst28|Mux0~0 .extended_lut = "off";
defparam \inst28|Mux0~0 .lut_mask = 64'h55AF55AFFAFFFAFF;
defparam \inst28|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N42
cyclonev_lcell_comb \inst28|Mux1~0 (
// Equation(s):
// \inst28|Mux1~0_combout  = ( \inst13|inst4|dffs [1] & ( (!\inst13|inst4|dffs [3] & ((!\inst13|inst4|dffs [2]) # (\inst13|inst4|dffs [0]))) ) ) # ( !\inst13|inst4|dffs [1] & ( (\inst13|inst4|dffs [0] & (!\inst13|inst4|dffs [2] $ (\inst13|inst4|dffs [3]))) ) 
// )

	.dataa(!\inst13|inst4|dffs [2]),
	.datab(!\inst13|inst4|dffs [0]),
	.datac(!\inst13|inst4|dffs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|inst4|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst28|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst28|Mux1~0 .extended_lut = "off";
defparam \inst28|Mux1~0 .lut_mask = 64'h21212121B0B0B0B0;
defparam \inst28|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N45
cyclonev_lcell_comb \inst28|Mux2~0 (
// Equation(s):
// \inst28|Mux2~0_combout  = ( \inst13|inst4|dffs [1] & ( (\inst13|inst4|dffs [0] & !\inst13|inst4|dffs [3]) ) ) # ( !\inst13|inst4|dffs [1] & ( (!\inst13|inst4|dffs [2] & (\inst13|inst4|dffs [0])) # (\inst13|inst4|dffs [2] & ((!\inst13|inst4|dffs [3]))) ) )

	.dataa(!\inst13|inst4|dffs [2]),
	.datab(!\inst13|inst4|dffs [0]),
	.datac(gnd),
	.datad(!\inst13|inst4|dffs [3]),
	.datae(gnd),
	.dataf(!\inst13|inst4|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst28|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst28|Mux2~0 .extended_lut = "off";
defparam \inst28|Mux2~0 .lut_mask = 64'h7722772233003300;
defparam \inst28|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N21
cyclonev_lcell_comb \inst28|Mux3~0 (
// Equation(s):
// \inst28|Mux3~0_combout  = ( \inst13|inst4|dffs [1] & ( (!\inst13|inst4|dffs [0] & (\inst13|inst4|dffs [3] & !\inst13|inst4|dffs [2])) # (\inst13|inst4|dffs [0] & ((\inst13|inst4|dffs [2]))) ) ) # ( !\inst13|inst4|dffs [1] & ( (!\inst13|inst4|dffs [3] & 
// (!\inst13|inst4|dffs [0] $ (!\inst13|inst4|dffs [2]))) ) )

	.dataa(!\inst13|inst4|dffs [3]),
	.datab(gnd),
	.datac(!\inst13|inst4|dffs [0]),
	.datad(!\inst13|inst4|dffs [2]),
	.datae(gnd),
	.dataf(!\inst13|inst4|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst28|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst28|Mux3~0 .extended_lut = "off";
defparam \inst28|Mux3~0 .lut_mask = 64'h0AA00AA0500F500F;
defparam \inst28|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N24
cyclonev_lcell_comb \inst28|Mux4~0 (
// Equation(s):
// \inst28|Mux4~0_combout  = ( \inst13|inst4|dffs [1] & ( (!\inst13|inst4|dffs [2] & (!\inst13|inst4|dffs [0] & !\inst13|inst4|dffs [3])) # (\inst13|inst4|dffs [2] & ((\inst13|inst4|dffs [3]))) ) ) # ( !\inst13|inst4|dffs [1] & ( (\inst13|inst4|dffs [2] & 
// (!\inst13|inst4|dffs [0] & \inst13|inst4|dffs [3])) ) )

	.dataa(!\inst13|inst4|dffs [2]),
	.datab(!\inst13|inst4|dffs [0]),
	.datac(!\inst13|inst4|dffs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|inst4|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst28|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst28|Mux4~0 .extended_lut = "off";
defparam \inst28|Mux4~0 .lut_mask = 64'h0404040485858585;
defparam \inst28|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N27
cyclonev_lcell_comb \inst28|Mux5~0 (
// Equation(s):
// \inst28|Mux5~0_combout  = ( \inst13|inst4|dffs [1] & ( (!\inst13|inst4|dffs [0] & (\inst13|inst4|dffs [2])) # (\inst13|inst4|dffs [0] & ((\inst13|inst4|dffs [3]))) ) ) # ( !\inst13|inst4|dffs [1] & ( (\inst13|inst4|dffs [2] & (!\inst13|inst4|dffs [0] $ 
// (!\inst13|inst4|dffs [3]))) ) )

	.dataa(!\inst13|inst4|dffs [2]),
	.datab(!\inst13|inst4|dffs [0]),
	.datac(gnd),
	.datad(!\inst13|inst4|dffs [3]),
	.datae(gnd),
	.dataf(!\inst13|inst4|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst28|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst28|Mux5~0 .extended_lut = "off";
defparam \inst28|Mux5~0 .lut_mask = 64'h1144114444774477;
defparam \inst28|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N36
cyclonev_lcell_comb \inst28|Mux6~0 (
// Equation(s):
// \inst28|Mux6~0_combout  = ( \inst13|inst4|dffs [1] & ( (!\inst13|inst4|dffs [2] & (\inst13|inst4|dffs [0] & \inst13|inst4|dffs [3])) ) ) # ( !\inst13|inst4|dffs [1] & ( (!\inst13|inst4|dffs [2] & (\inst13|inst4|dffs [0] & !\inst13|inst4|dffs [3])) # 
// (\inst13|inst4|dffs [2] & (!\inst13|inst4|dffs [0] $ (\inst13|inst4|dffs [3]))) ) )

	.dataa(!\inst13|inst4|dffs [2]),
	.datab(!\inst13|inst4|dffs [0]),
	.datac(gnd),
	.datad(!\inst13|inst4|dffs [3]),
	.datae(gnd),
	.dataf(!\inst13|inst4|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst28|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst28|Mux6~0 .extended_lut = "off";
defparam \inst28|Mux6~0 .lut_mask = 64'h6611661100220022;
defparam \inst28|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N0
cyclonev_lcell_comb \inst29|Mux0~0 (
// Equation(s):
// \inst29|Mux0~0_combout  = ( \inst13|inst4|dffs [7] & ( ((!\inst13|inst4|dffs [6]) # (\inst13|inst4|dffs [5])) # (\inst13|inst4|dffs [4]) ) ) # ( !\inst13|inst4|dffs [7] & ( (!\inst13|inst4|dffs [5] & ((\inst13|inst4|dffs [6]))) # (\inst13|inst4|dffs [5] & 
// ((!\inst13|inst4|dffs [4]) # (!\inst13|inst4|dffs [6]))) ) )

	.dataa(!\inst13|inst4|dffs [4]),
	.datab(gnd),
	.datac(!\inst13|inst4|dffs [5]),
	.datad(!\inst13|inst4|dffs [6]),
	.datae(!\inst13|inst4|dffs [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst29|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst29|Mux0~0 .extended_lut = "off";
defparam \inst29|Mux0~0 .lut_mask = 64'h0FFAFF5F0FFAFF5F;
defparam \inst29|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N9
cyclonev_lcell_comb \inst29|Mux1~0 (
// Equation(s):
// \inst29|Mux1~0_combout  = ( \inst13|inst4|dffs [7] & ( (!\inst13|inst4|dffs [5] & (\inst13|inst4|dffs [6] & \inst13|inst4|dffs [4])) ) ) # ( !\inst13|inst4|dffs [7] & ( (!\inst13|inst4|dffs [5] & (!\inst13|inst4|dffs [6] & \inst13|inst4|dffs [4])) # 
// (\inst13|inst4|dffs [5] & ((!\inst13|inst4|dffs [6]) # (\inst13|inst4|dffs [4]))) ) )

	.dataa(!\inst13|inst4|dffs [5]),
	.datab(!\inst13|inst4|dffs [6]),
	.datac(gnd),
	.datad(!\inst13|inst4|dffs [4]),
	.datae(!\inst13|inst4|dffs [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst29|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst29|Mux1~0 .extended_lut = "off";
defparam \inst29|Mux1~0 .lut_mask = 64'h44DD002244DD0022;
defparam \inst29|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N15
cyclonev_lcell_comb \inst29|Mux2~0 (
// Equation(s):
// \inst29|Mux2~0_combout  = ( \inst13|inst4|dffs [7] & ( (!\inst13|inst4|dffs [5] & (!\inst13|inst4|dffs [6] & \inst13|inst4|dffs [4])) ) ) # ( !\inst13|inst4|dffs [7] & ( ((!\inst13|inst4|dffs [5] & \inst13|inst4|dffs [6])) # (\inst13|inst4|dffs [4]) ) )

	.dataa(!\inst13|inst4|dffs [5]),
	.datab(!\inst13|inst4|dffs [6]),
	.datac(gnd),
	.datad(!\inst13|inst4|dffs [4]),
	.datae(!\inst13|inst4|dffs [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst29|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst29|Mux2~0 .extended_lut = "off";
defparam \inst29|Mux2~0 .lut_mask = 64'h22FF008822FF0088;
defparam \inst29|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N48
cyclonev_lcell_comb \inst29|Mux3~0 (
// Equation(s):
// \inst29|Mux3~0_combout  = ( \inst13|inst4|dffs [7] & ( (\inst13|inst4|dffs [5] & (!\inst13|inst4|dffs [4] $ (\inst13|inst4|dffs [6]))) ) ) # ( !\inst13|inst4|dffs [7] & ( (!\inst13|inst4|dffs [4] & (!\inst13|inst4|dffs [5] & \inst13|inst4|dffs [6])) # 
// (\inst13|inst4|dffs [4] & (!\inst13|inst4|dffs [5] $ (\inst13|inst4|dffs [6]))) ) )

	.dataa(!\inst13|inst4|dffs [4]),
	.datab(gnd),
	.datac(!\inst13|inst4|dffs [5]),
	.datad(!\inst13|inst4|dffs [6]),
	.datae(!\inst13|inst4|dffs [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst29|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst29|Mux3~0 .extended_lut = "off";
defparam \inst29|Mux3~0 .lut_mask = 64'h50A50A0550A50A05;
defparam \inst29|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N57
cyclonev_lcell_comb \inst29|Mux4~0 (
// Equation(s):
// \inst29|Mux4~0_combout  = ( \inst13|inst4|dffs [7] & ( (\inst13|inst4|dffs [6] & ((!\inst13|inst4|dffs [4]) # (\inst13|inst4|dffs [5]))) ) ) # ( !\inst13|inst4|dffs [7] & ( (\inst13|inst4|dffs [5] & (!\inst13|inst4|dffs [6] & !\inst13|inst4|dffs [4])) ) )

	.dataa(!\inst13|inst4|dffs [5]),
	.datab(!\inst13|inst4|dffs [6]),
	.datac(gnd),
	.datad(!\inst13|inst4|dffs [4]),
	.datae(!\inst13|inst4|dffs [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst29|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst29|Mux4~0 .extended_lut = "off";
defparam \inst29|Mux4~0 .lut_mask = 64'h4400331144003311;
defparam \inst29|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N30
cyclonev_lcell_comb \inst29|Mux5~0 (
// Equation(s):
// \inst29|Mux5~0_combout  = ( \inst13|inst4|dffs [7] & ( (!\inst13|inst4|dffs [4] & ((\inst13|inst4|dffs [6]))) # (\inst13|inst4|dffs [4] & (\inst13|inst4|dffs [5])) ) ) # ( !\inst13|inst4|dffs [7] & ( (\inst13|inst4|dffs [6] & (!\inst13|inst4|dffs [4] $ 
// (!\inst13|inst4|dffs [5]))) ) )

	.dataa(!\inst13|inst4|dffs [4]),
	.datab(gnd),
	.datac(!\inst13|inst4|dffs [5]),
	.datad(!\inst13|inst4|dffs [6]),
	.datae(!\inst13|inst4|dffs [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst29|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst29|Mux5~0 .extended_lut = "off";
defparam \inst29|Mux5~0 .lut_mask = 64'h005A05AF005A05AF;
defparam \inst29|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N36
cyclonev_lcell_comb \inst29|Mux6~0 (
// Equation(s):
// \inst29|Mux6~0_combout  = ( \inst13|inst4|dffs [7] & ( (\inst13|inst4|dffs [4] & (!\inst13|inst4|dffs [5] $ (!\inst13|inst4|dffs [6]))) ) ) # ( !\inst13|inst4|dffs [7] & ( (!\inst13|inst4|dffs [5] & (!\inst13|inst4|dffs [4] $ (!\inst13|inst4|dffs [6]))) ) 
// )

	.dataa(!\inst13|inst4|dffs [4]),
	.datab(gnd),
	.datac(!\inst13|inst4|dffs [5]),
	.datad(!\inst13|inst4|dffs [6]),
	.datae(!\inst13|inst4|dffs [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst29|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst29|Mux6~0 .extended_lut = "off";
defparam \inst29|Mux6~0 .lut_mask = 64'h50A0055050A00550;
defparam \inst29|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N42
cyclonev_lcell_comb \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2 (
// Equation(s):
// \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout ),
	.shareout());
// synopsys translate_off
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2 .extended_lut = "off";
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2 .lut_mask = 64'h000000000000FFFF;
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N45
cyclonev_lcell_comb \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] (
// Equation(s):
// \inst|inst31|LPM_ADD_SUB_component|auto_generated|result [0] = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( GND ) + ( \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout  ))
// \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT  = CARRY(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( GND ) + ( \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst31|LPM_ADD_SUB_component|auto_generated|result [0]),
	.cout(\inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] .extended_lut = "off";
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N0
cyclonev_lcell_comb \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N3
cyclonev_lcell_comb \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( \inst11|inst4|dffs [2] ) + ( 
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( \inst11|inst4|dffs [2] ) + ( 
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|inst4|dffs [2]),
	.datag(gnd),
	.cin(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FF0000000F0F;
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder (
// Equation(s):
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout  = ( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N14
dffeas \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\inst|inst16~q ),
	.d(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] (
// Equation(s):
// \inst|inst31|LPM_ADD_SUB_component|auto_generated|result [1] = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( VCC ) + ( \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT  ))
// \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT  = CARRY(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( VCC ) + ( \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst31|LPM_ADD_SUB_component|auto_generated|result [1]),
	.cout(\inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] .extended_lut = "off";
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] .lut_mask = 64'h0000000000000F0F;
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N6
cyclonev_lcell_comb \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q  ) + ( \inst11|inst4|dffs [2] ) + ( 
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q  ) + ( \inst11|inst4|dffs [2] ) + ( 
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\inst11|inst4|dffs [2]),
	.datac(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000CCCC00000F0F;
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N10
dffeas \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE (
	.clk(\inst|inst16~q ),
	.d(gnd),
	.asdata(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N51
cyclonev_lcell_comb \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] (
// Equation(s):
// \inst|inst31|LPM_ADD_SUB_component|auto_generated|result [2] = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q  ) + ( VCC ) + ( \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT  ))
// \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT  = CARRY(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q  ) + ( VCC ) + ( \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT  
// ))

	.dataa(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst31|LPM_ADD_SUB_component|auto_generated|result [2]),
	.cout(\inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] .extended_lut = "off";
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] .lut_mask = 64'h0000000000005555;
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N9
cyclonev_lcell_comb \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( \inst11|inst4|dffs [2] ) + ( 
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( \inst11|inst4|dffs [2] ) + ( 
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datab(!\inst11|inst4|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000CCCC00005555;
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N16
dffeas \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\inst|inst16~q ),
	.d(gnd),
	.asdata(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N54
cyclonev_lcell_comb \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] (
// Equation(s):
// \inst|inst31|LPM_ADD_SUB_component|auto_generated|result [3] = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( VCC ) + ( \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT  ))
// \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT  = CARRY(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( VCC ) + ( \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT  ))

	.dataa(gnd),
	.datab(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst31|LPM_ADD_SUB_component|auto_generated|result [3]),
	.cout(\inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] .extended_lut = "off";
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] .lut_mask = 64'h0000000000003333;
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N12
cyclonev_lcell_comb \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( \inst11|inst4|dffs [2] ) + ( 
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\inst11|inst4|dffs [2]),
	.datac(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000CCCC00000F0F;
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N8
dffeas \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\inst|inst16~q ),
	.d(gnd),
	.asdata(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N57
cyclonev_lcell_comb \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4] (
// Equation(s):
// \inst|inst31|LPM_ADD_SUB_component|auto_generated|result [4] = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( VCC ) + ( \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT  ))

	.dataa(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst31|LPM_ADD_SUB_component|auto_generated|result [4]),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4] .extended_lut = "off";
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4] .lut_mask = 64'h0000000000005555;
defparam \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N24
cyclonev_lcell_comb \inst|inst7~0 (
// Equation(s):
// \inst|inst7~0_combout  = (\inst11|inst4|dffs [0] & !\inst11|inst4|dffs [1])

	.dataa(!\inst11|inst4|dffs [0]),
	.datab(!\inst11|inst4|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst7~0 .extended_lut = "off";
defparam \inst|inst7~0 .lut_mask = 64'h4444444444444444;
defparam \inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N52
dffeas \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\inst|inst10~q ),
	.d(\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( !\inst|inst7~0_combout  ) + ( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( 
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( !\inst|inst7~0_combout  ) + ( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( 
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(!\inst|inst7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datag(gnd),
	.cin(\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FF000000AAAA;
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N51
cyclonev_lcell_comb \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder (
// Equation(s):
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout  = ( \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N53
dffeas \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE (
	.clk(\inst|inst10~q ),
	.d(\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( !\inst|inst7~0_combout  ) + ( 
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( !\inst|inst7~0_combout  ) + ( 
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(!\inst|inst7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h00005555000000FF;
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N22
dffeas \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\inst|inst10~q ),
	.d(gnd),
	.asdata(\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( !\inst|inst7~0_combout  ) + ( 
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(!\inst|inst7~0_combout ),
	.datab(gnd),
	.datac(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000555500000F0F;
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N48
cyclonev_lcell_comb \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder (
// Equation(s):
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout  = ( \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder .extended_lut = "off";
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N49
dffeas \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\inst|inst10~q ),
	.d(\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ,
\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0],\inst|inst31|LPM_ADD_SUB_component|auto_generated|result [4],\inst|inst31|LPM_ADD_SUB_component|auto_generated|result [3],\inst|inst31|LPM_ADD_SUB_component|auto_generated|result [2],
\inst|inst31|LPM_ADD_SUB_component|auto_generated|result [1],\inst|inst31|LPM_ADD_SUB_component|auto_generated|result [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../memImage.mif";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Player:inst|TestBlock:inst30|memImage:inst6|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ALTSYNCRAM";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00001000000000300002000010000300002000010000000000000020000100000000030000200001000000000000000000000000000000000000000000000000000000300002000010000300002000010000000000000000000000000000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000000000000000000000000000000000000000000000000000000000010000200000000000000100000000000000000000000000000000000000000000000000000000000100001000010000100001000000000000000000000000100";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00300001000000000000000000000000100001000010000000001000000000100001000010000100001000000000100000000010000300003000030000300001000010000000000000000000000000000000000000001000000000000000000010000000001000000000100000000000000000000000000000100000000010000000001000030000300003000000000100001000000000000000000000000000000000000000000000000000000000001000000000100000000010000100001000000000100001000010000000001000010000100000000010000000001000010000100000000000000000000000000000000000000000000000000000000000";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "10000000001000000000000000000000000000001000000000100000000010000300003000030000000000000000000000001000000000000000000000000000000000000000000000000000000000001000000000100001000010000100001000000000100000000010000000000000010000100001000010000100000000000000100000000000000000000000000000000000000000000000000000000000100000000010000300003000030000100000000010000000001000010000000001000000000000001000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000030000300000000000";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000100000000000000100000000010000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000100000000010000300001000010000100001000010000300003000010000000001000010000000001000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000030000100000000000000000001000030000300001000000000000001000000000000000000010000000001000000000000000000000000000000000000000000000000000000000001000000000100001000010000100000000010000100001000030000100001000";
defparam \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "03000010000100000000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000000000100000000000000000003000030000300001000010000100001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000010000100001000000000000003000030000000000000010000100001000000000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100000";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N30
cyclonev_lcell_comb \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] (
// Equation(s):
// \inst|inst36|LPM_ADD_SUB_component|auto_generated|result [0] = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT  = CARRY(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst36|LPM_ADD_SUB_component|auto_generated|result [0]),
	.cout(\inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] .extended_lut = "off";
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] .lut_mask = 64'h0000000000003333;
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N33
cyclonev_lcell_comb \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] (
// Equation(s):
// \inst|inst36|LPM_ADD_SUB_component|auto_generated|result [1] = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT  ))
// \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT  = CARRY(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT  ))

	.dataa(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst36|LPM_ADD_SUB_component|auto_generated|result [1]),
	.cout(\inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] .extended_lut = "off";
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] .lut_mask = 64'h0000FFFF00005555;
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N36
cyclonev_lcell_comb \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] (
// Equation(s):
// \inst|inst36|LPM_ADD_SUB_component|auto_generated|result [2] = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q  ) + ( GND ) + ( \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT  ))
// \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT  = CARRY(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q  ) + ( GND ) + ( \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst36|LPM_ADD_SUB_component|auto_generated|result [2]),
	.cout(\inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] .extended_lut = "off";
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N39
cyclonev_lcell_comb \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] (
// Equation(s):
// \inst|inst36|LPM_ADD_SUB_component|auto_generated|result [3] = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT  ))
// \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT  = CARRY(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT  ))

	.dataa(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst36|LPM_ADD_SUB_component|auto_generated|result [3]),
	.cout(\inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] .extended_lut = "off";
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] .lut_mask = 64'h0000FFFF00005555;
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N42
cyclonev_lcell_comb \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4] (
// Equation(s):
// \inst|inst36|LPM_ADD_SUB_component|auto_generated|result [4] = SUM(( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst36|LPM_ADD_SUB_component|auto_generated|result [4]),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4] .extended_lut = "off";
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4] .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ,
\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0],\inst|inst36|LPM_ADD_SUB_component|auto_generated|result [4],\inst|inst36|LPM_ADD_SUB_component|auto_generated|result [3],\inst|inst36|LPM_ADD_SUB_component|auto_generated|result [2],
\inst|inst36|LPM_ADD_SUB_component|auto_generated|result [1],\inst|inst36|LPM_ADD_SUB_component|auto_generated|result [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../memImage.mif";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Player:inst|TestBlock:inst34|memImage:inst6|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ALTSYNCRAM";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00001000000000300002000010000300002000010000000000000020000100000000030000200001000000000000000000000000000000000000000000000000000000300002000010000300002000010000000000000000000000000000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000000000000000000000000000000000000000000000000000000000010000200000000000000100000000000000000000000000000000000000000000000000000000000100001000010000100001000000000000000000000000100";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00300001000000000000000000000000100001000010000000001000000000100001000010000100001000000000100000000010000300003000030000300001000010000000000000000000000000000000000000001000000000000000000010000000001000000000100000000000000000000000000000100000000010000000001000030000300003000000000100001000000000000000000000000000000000000000000000000000000000001000000000100000000010000100001000000000100001000010000000001000010000100000000010000000001000010000100000000000000000000000000000000000000000000000000000000000";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "10000000001000000000000000000000000000001000000000100000000010000300003000030000000000000000000000001000000000000000000000000000000000000000000000000000000000001000000000100001000010000100001000000000100000000010000000000000010000100001000010000100000000000000100000000000000000000000000000000000000000000000000000000000100000000010000300003000030000100000000010000000001000010000000001000000000000001000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000030000300000000000";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000100000000000000100000000010000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000100000000010000300001000010000100001000010000300003000010000000001000010000000001000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000030000100000000000000000001000030000300001000000000000001000000000000000000010000000001000000000000000000000000000000000000000000000000000000000001000000000100001000010000100000000010000100001000030000100001000";
defparam \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "03000010000100000000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000000000100000000000000000003000030000300001000010000100001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000010000100001000000000000003000030000000000000010000100001000000000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100000";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \inst|inst6|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst|inst6|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  = ( !\inst11|inst4|dffs [1] & ( (\inst11|inst4|dffs [2] & (!\inst11|inst4|dffs [0] & (((!\inst|inst30|inst6|altsyncram_component|auto_generated|q_a [0])) # 
// (\inst|inst30|inst6|altsyncram_component|auto_generated|q_a [1])))) ) ) # ( \inst11|inst4|dffs [1] & ( (!\inst11|inst4|dffs [2] & (((\inst11|inst4|dffs [0] & ((!\inst|inst34|inst6|altsyncram_component|auto_generated|q_a [0]) # 
// (\inst|inst34|inst6|altsyncram_component|auto_generated|q_a [1])))))) ) )

	.dataa(!\inst11|inst4|dffs [2]),
	.datab(!\inst|inst30|inst6|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\inst|inst34|inst6|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst11|inst4|dffs [0]),
	.datae(!\inst11|inst4|dffs [1]),
	.dataf(!\inst|inst34|inst6|altsyncram_component|auto_generated|q_a [1]),
	.datag(!\inst|inst30|inst6|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst6|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst6|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst|inst6|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h510000A0510000AA;
defparam \inst|inst6|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N56
dffeas \inst|inst16 (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|inst6|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst16 .is_wysiwyg = "true";
defparam \inst|inst16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder (
// Equation(s):
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout  = ( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N43
dffeas \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\inst|inst16~q ),
	.d(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N0
cyclonev_lcell_comb \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] (
// Equation(s):
// \inst|inst26|LPM_ADD_SUB_component|auto_generated|result [0] = SUM(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT  = CARRY(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst26|LPM_ADD_SUB_component|auto_generated|result [0]),
	.cout(\inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] .extended_lut = "off";
defparam \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] .lut_mask = 64'h0000000000000F0F;
defparam \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N3
cyclonev_lcell_comb \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] (
// Equation(s):
// \inst|inst26|LPM_ADD_SUB_component|auto_generated|result [1] = SUM(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT  ))
// \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT  = CARRY(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst26|LPM_ADD_SUB_component|auto_generated|result [1]),
	.cout(\inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] .extended_lut = "off";
defparam \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N6
cyclonev_lcell_comb \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] (
// Equation(s):
// \inst|inst26|LPM_ADD_SUB_component|auto_generated|result [2] = SUM(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT  ))
// \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT  = CARRY(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst26|LPM_ADD_SUB_component|auto_generated|result [2]),
	.cout(\inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] .extended_lut = "off";
defparam \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N9
cyclonev_lcell_comb \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] (
// Equation(s):
// \inst|inst26|LPM_ADD_SUB_component|auto_generated|result [3] = SUM(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT  ))

	.dataa(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst26|LPM_ADD_SUB_component|auto_generated|result [3]),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] .extended_lut = "off";
defparam \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] .lut_mask = 64'h0000FFFF00005555;
defparam \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\inst|inst26|LPM_ADD_SUB_component|auto_generated|result [3],\inst|inst26|LPM_ADD_SUB_component|auto_generated|result [2],\inst|inst26|LPM_ADD_SUB_component|auto_generated|result [1],\inst|inst26|LPM_ADD_SUB_component|auto_generated|result [0],
\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q ,
\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../memImage.mif";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Player:inst|TestBlock:inst28|memImage:inst6|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ALTSYNCRAM";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00001000000000300002000010000300002000010000000000000020000100000000030000200001000000000000000000000000000000000000000000000000000000300002000010000300002000010000000000000000000000000000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000000000000000000000000000000000000000000000000000000000010000200000000000000100000000000000000000000000000000000000000000000000000000000100001000010000100001000000000000000000000000100";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00300001000000000000000000000000100001000010000000001000000000100001000010000100001000000000100000000010000300003000030000300001000010000000000000000000000000000000000000001000000000000000000010000000001000000000100000000000000000000000000000100000000010000000001000030000300003000000000100001000000000000000000000000000000000000000000000000000000000001000000000100000000010000100001000000000100001000010000000001000010000100000000010000000001000010000100000000000000000000000000000000000000000000000000000000000";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "10000000001000000000000000000000000000001000000000100000000010000300003000030000000000000000000000001000000000000000000000000000000000000000000000000000000000001000000000100001000010000100001000000000100000000010000000000000010000100001000010000100000000000000100000000000000000000000000000000000000000000000000000000000100000000010000300003000030000100000000010000000001000010000000001000000000000001000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000030000300000000000";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000100000000000000100000000010000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000100000000010000300001000010000100001000010000300003000010000000001000010000000001000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000030000100000000000000000001000030000300001000000000000001000000000000000000010000000001000000000000000000000000000000000000000000000000000000000001000000000100001000010000100000000010000100001000030000100001000";
defparam \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "03000010000100000000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000000000100000000000000000003000030000300001000010000100001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000010000100001000000000000003000030000000000000010000100001000000000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100000";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N42
cyclonev_lcell_comb \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2 (
// Equation(s):
// \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout ),
	.shareout());
// synopsys translate_off
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2 .extended_lut = "off";
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2 .lut_mask = 64'h000000000000FFFF;
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N45
cyclonev_lcell_comb \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] (
// Equation(s):
// \inst|inst24|LPM_ADD_SUB_component|auto_generated|result [0] = SUM(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( GND ) + ( \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout  ))
// \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT  = CARRY(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( GND ) + ( \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout  ))

	.dataa(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst24|LPM_ADD_SUB_component|auto_generated|result [0]),
	.cout(\inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] .extended_lut = "off";
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] .lut_mask = 64'h0000FFFF00005555;
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N48
cyclonev_lcell_comb \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] (
// Equation(s):
// \inst|inst24|LPM_ADD_SUB_component|auto_generated|result [1] = SUM(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  ) + ( VCC ) + ( \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT  ))
// \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT  = CARRY(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  ) + ( VCC ) + ( \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT  ))

	.dataa(gnd),
	.datab(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst24|LPM_ADD_SUB_component|auto_generated|result [1]),
	.cout(\inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] .extended_lut = "off";
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] .lut_mask = 64'h0000000000003333;
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N51
cyclonev_lcell_comb \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] (
// Equation(s):
// \inst|inst24|LPM_ADD_SUB_component|auto_generated|result [2] = SUM(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( VCC ) + ( \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT  ))
// \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT  = CARRY(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( VCC ) + ( \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst24|LPM_ADD_SUB_component|auto_generated|result [2]),
	.cout(\inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] .extended_lut = "off";
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] .lut_mask = 64'h0000000000000F0F;
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N54
cyclonev_lcell_comb \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] (
// Equation(s):
// \inst|inst24|LPM_ADD_SUB_component|auto_generated|result [3] = SUM(( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( VCC ) + ( \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|inst24|LPM_ADD_SUB_component|auto_generated|result [3]),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] .extended_lut = "off";
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] .lut_mask = 64'h0000000000000F0F;
defparam \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\inst|inst24|LPM_ADD_SUB_component|auto_generated|result [3],\inst|inst24|LPM_ADD_SUB_component|auto_generated|result [2],\inst|inst24|LPM_ADD_SUB_component|auto_generated|result [1],\inst|inst24|LPM_ADD_SUB_component|auto_generated|result [0],
\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q ,
\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../memImage.mif";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ALTSYNCRAM";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00001000000000300002000010000300002000010000000000000020000100000000030000200001000000000000000000000000000000000000000000000000000000300002000010000300002000010000000000000000000000000000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000000000000000000000000000000000000000000000000000000000010000200000000000000100000000000000000000000000000000000000000000000000000000000100001000010000100001000000000000000000000000100";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00300001000000000000000000000000100001000010000000001000000000100001000010000100001000000000100000000010000300003000030000300001000010000000000000000000000000000000000000001000000000000000000010000000001000000000100000000000000000000000000000100000000010000000001000030000300003000000000100001000000000000000000000000000000000000000000000000000000000001000000000100000000010000100001000000000100001000010000000001000010000100000000010000000001000010000100000000000000000000000000000000000000000000000000000000000";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "10000000001000000000000000000000000000001000000000100000000010000300003000030000000000000000000000001000000000000000000000000000000000000000000000000000000000001000000000100001000010000100001000000000100000000010000000000000010000100001000010000100000000000000100000000000000000000000000000000000000000000000000000000000100000000010000300003000030000100000000010000000001000010000000001000000000000001000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000030000300000000000";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000100000000000000100000000010000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000100000000010000300001000010000100001000010000300003000010000000001000010000000001000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000030000100000000000000000001000030000300001000000000000001000000000000000000010000000001000000000000000000000000000000000000000000000000000000000001000000000100001000010000100000000010000100001000030000100001000";
defparam \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "03000010000100000000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000000000100000000000000000003000030000300001000010000100001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000010000100001000000000000003000030000000000000010000100001000000000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100000";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N54
cyclonev_lcell_comb \inst|inst2|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst|inst2|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0_combout  = ( !\inst11|inst4|dffs [0] & ( (\inst11|inst4|dffs [1] & (!\inst11|inst4|dffs [2] & (((!\inst|inst22|inst6|altsyncram_component|auto_generated|q_a [0])) # 
// (\inst|inst22|inst6|altsyncram_component|auto_generated|q_a [1])))) ) ) # ( \inst11|inst4|dffs [0] & ( (!\inst11|inst4|dffs [1] & (!\inst11|inst4|dffs [2] & (((!\inst|inst28|inst6|altsyncram_component|auto_generated|q_a [0])) # 
// (\inst|inst28|inst6|altsyncram_component|auto_generated|q_a [1])))) ) )

	.dataa(!\inst11|inst4|dffs [1]),
	.datab(!\inst11|inst4|dffs [2]),
	.datac(!\inst|inst28|inst6|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst|inst22|inst6|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\inst11|inst4|dffs [0]),
	.dataf(!\inst|inst28|inst6|altsyncram_component|auto_generated|q_a [0]),
	.datag(!\inst|inst22|inst6|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst2|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst2|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst|inst2|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h4404888844040808;
defparam \inst|inst2|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N56
dffeas \inst|inst10 (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|inst2|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst10 .is_wysiwyg = "true";
defparam \inst|inst10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N27
cyclonev_lcell_comb \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder (
// Equation(s):
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout  = ( \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N28
dffeas \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\inst|inst10~q ),
	.d(\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\inst|inst16~q ),
	.d(gnd),
	.asdata(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \inst27~0 (
// Equation(s):
// \inst27~0_combout  = ( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ( (\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & 
// (!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & !\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))) ) )

	.dataa(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datab(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst27~0 .extended_lut = "off";
defparam \inst27~0 .lut_mask = 64'h0000000040004000;
defparam \inst27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb inst27(
// Equation(s):
// \inst27~combout  = ( \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ( \inst27~0_combout  & ( (!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]) # ((!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [2]) # (\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q )) ) ) ) # ( !\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ( \inst27~0_combout  ) ) # ( 
// \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ( !\inst27~0_combout  ) ) # ( !\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ( !\inst27~0_combout  ) )

	.dataa(gnd),
	.datab(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datad(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datae(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.dataf(!\inst27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst27~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam inst27.extended_lut = "off";
defparam inst27.lut_mask = 64'hFFFFFFFFFFFFFFCF;
defparam inst27.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \inst2|vga_ins|Add3~9 (
// Equation(s):
// \inst2|vga_ins|Add3~9_sumout  = SUM(( \inst2|vga_ins|reg_row [0] ) + ( VCC ) + ( !VCC ))
// \inst2|vga_ins|Add3~10  = CARRY(( \inst2|vga_ins|reg_row [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|reg_row [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add3~9_sumout ),
	.cout(\inst2|vga_ins|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add3~9 .extended_lut = "off";
defparam \inst2|vga_ins|Add3~9 .lut_mask = 64'h00000000000000FF;
defparam \inst2|vga_ins|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \inst2|vga_ins|always0~0 (
// Equation(s):
// \inst2|vga_ins|always0~0_combout  = ( !\inst2|vga_ins|LTM_ins|HS~q  & ( !\inst2|vga_ins|LTM_ins|VS~q  ) )

	.dataa(!\inst2|vga_ins|LTM_ins|VS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|LTM_ins|HS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|always0~0 .extended_lut = "off";
defparam \inst2|vga_ins|always0~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \inst2|vga_ins|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N0
cyclonev_lcell_comb \inst2|vga_ins|Add2~33 (
// Equation(s):
// \inst2|vga_ins|Add2~33_sumout  = SUM(( \inst2|vga_ins|rowCntDiv [0] ) + ( VCC ) + ( !VCC ))
// \inst2|vga_ins|Add2~34  = CARRY(( \inst2|vga_ins|rowCntDiv [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|rowCntDiv [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add2~33_sumout ),
	.cout(\inst2|vga_ins|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add2~33 .extended_lut = "off";
defparam \inst2|vga_ins|Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \inst2|vga_ins|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N39
cyclonev_lcell_comb \inst2|vga_ins|Equal1~1 (
// Equation(s):
// \inst2|vga_ins|Equal1~1_combout  = ( \inst2|vga_ins|rowCntDiv [2] & ( (\inst2|vga_ins|rowCntDiv [0] & \inst2|vga_ins|rowCntDiv [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|vga_ins|rowCntDiv [0]),
	.datad(!\inst2|vga_ins|rowCntDiv [1]),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|rowCntDiv [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Equal1~1 .extended_lut = "off";
defparam \inst2|vga_ins|Equal1~1 .lut_mask = 64'h00000000000F000F;
defparam \inst2|vga_ins|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N57
cyclonev_lcell_comb \inst2|vga_ins|rowCntDiv[8]~0 (
// Equation(s):
// \inst2|vga_ins|rowCntDiv[8]~0_combout  = ( \inst2|vga_ins|Equal1~1_combout  & ( ((!\inst2|vga_ins|LTM_ins|HS~q  & !\inst2|vga_ins|LTM_ins|VS~q )) # (\inst2|vga_ins|Equal1~0_combout ) ) ) # ( !\inst2|vga_ins|Equal1~1_combout  & ( 
// (!\inst2|vga_ins|LTM_ins|HS~q  & !\inst2|vga_ins|LTM_ins|VS~q ) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|HS~q ),
	.datab(gnd),
	.datac(!\inst2|vga_ins|LTM_ins|VS~q ),
	.datad(!\inst2|vga_ins|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|rowCntDiv[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|rowCntDiv[8]~0 .extended_lut = "off";
defparam \inst2|vga_ins|rowCntDiv[8]~0 .lut_mask = 64'hA0A0A0A0A0FFA0FF;
defparam \inst2|vga_ins|rowCntDiv[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N30
cyclonev_lcell_comb \inst2|vga_ins|Add1~37 (
// Equation(s):
// \inst2|vga_ins|Add1~37_sumout  = SUM(( \inst2|vga_ins|horizontalCntDiv [0] ) + ( VCC ) + ( !VCC ))
// \inst2|vga_ins|Add1~38  = CARRY(( \inst2|vga_ins|horizontalCntDiv [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|horizontalCntDiv [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add1~37_sumout ),
	.cout(\inst2|vga_ins|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add1~37 .extended_lut = "off";
defparam \inst2|vga_ins|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \inst2|vga_ins|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N24
cyclonev_lcell_comb \inst2|vga_ins|Equal0~1 (
// Equation(s):
// \inst2|vga_ins|Equal0~1_combout  = ( \inst2|vga_ins|horizontalCntDiv [2] & ( \inst2|vga_ins|horizontalCntDiv [3] & ( (\inst2|vga_ins|horizontalCntDiv [0] & \inst2|vga_ins|horizontalCntDiv [1]) ) ) )

	.dataa(gnd),
	.datab(!\inst2|vga_ins|horizontalCntDiv [0]),
	.datac(!\inst2|vga_ins|horizontalCntDiv [1]),
	.datad(gnd),
	.datae(!\inst2|vga_ins|horizontalCntDiv [2]),
	.dataf(!\inst2|vga_ins|horizontalCntDiv [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Equal0~1 .extended_lut = "off";
defparam \inst2|vga_ins|Equal0~1 .lut_mask = 64'h0000000000000303;
defparam \inst2|vga_ins|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \inst2|vga_ins|reg_column[3]~0 (
// Equation(s):
// \inst2|vga_ins|reg_column[3]~0_combout  = ( \inst2|vga_ins|Equal0~0_combout  & ( ((!\inst2|vga_ins|LTM_ins|VS~q  & !\inst2|vga_ins|LTM_ins|HS~q )) # (\inst2|vga_ins|Equal0~1_combout ) ) ) # ( !\inst2|vga_ins|Equal0~0_combout  & ( 
// (!\inst2|vga_ins|LTM_ins|VS~q  & !\inst2|vga_ins|LTM_ins|HS~q ) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|VS~q ),
	.datab(gnd),
	.datac(!\inst2|vga_ins|Equal0~1_combout ),
	.datad(!\inst2|vga_ins|LTM_ins|HS~q ),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|reg_column[3]~0 .extended_lut = "off";
defparam \inst2|vga_ins|reg_column[3]~0 .lut_mask = 64'hAA00AA00AF0FAF0F;
defparam \inst2|vga_ins|reg_column[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N57
cyclonev_lcell_comb \inst2|vga_ins|horizontalCntDiv[6]~0 (
// Equation(s):
// \inst2|vga_ins|horizontalCntDiv[6]~0_combout  = ( \inst2|vga_ins|LTM_ins|blank_n~q  ) # ( !\inst2|vga_ins|LTM_ins|blank_n~q  & ( (!\inst2|vga_ins|LTM_ins|VS~q  & !\inst2|vga_ins|LTM_ins|HS~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|vga_ins|LTM_ins|VS~q ),
	.datad(!\inst2|vga_ins|LTM_ins|HS~q ),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|LTM_ins|blank_n~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|horizontalCntDiv[6]~0 .extended_lut = "off";
defparam \inst2|vga_ins|horizontalCntDiv[6]~0 .lut_mask = 64'hF000F000FFFFFFFF;
defparam \inst2|vga_ins|horizontalCntDiv[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N32
dffeas \inst2|vga_ins|horizontalCntDiv[0] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|horizontalCntDiv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|horizontalCntDiv[0] .is_wysiwyg = "true";
defparam \inst2|vga_ins|horizontalCntDiv[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N33
cyclonev_lcell_comb \inst2|vga_ins|Add1~33 (
// Equation(s):
// \inst2|vga_ins|Add1~33_sumout  = SUM(( \inst2|vga_ins|horizontalCntDiv [1] ) + ( GND ) + ( \inst2|vga_ins|Add1~38  ))
// \inst2|vga_ins|Add1~34  = CARRY(( \inst2|vga_ins|horizontalCntDiv [1] ) + ( GND ) + ( \inst2|vga_ins|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|horizontalCntDiv [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add1~33_sumout ),
	.cout(\inst2|vga_ins|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add1~33 .extended_lut = "off";
defparam \inst2|vga_ins|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N35
dffeas \inst2|vga_ins|horizontalCntDiv[1] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|horizontalCntDiv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|horizontalCntDiv[1] .is_wysiwyg = "true";
defparam \inst2|vga_ins|horizontalCntDiv[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N36
cyclonev_lcell_comb \inst2|vga_ins|Add1~29 (
// Equation(s):
// \inst2|vga_ins|Add1~29_sumout  = SUM(( \inst2|vga_ins|horizontalCntDiv [2] ) + ( GND ) + ( \inst2|vga_ins|Add1~34  ))
// \inst2|vga_ins|Add1~30  = CARRY(( \inst2|vga_ins|horizontalCntDiv [2] ) + ( GND ) + ( \inst2|vga_ins|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|horizontalCntDiv [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add1~29_sumout ),
	.cout(\inst2|vga_ins|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add1~29 .extended_lut = "off";
defparam \inst2|vga_ins|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N38
dffeas \inst2|vga_ins|horizontalCntDiv[2] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|horizontalCntDiv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|horizontalCntDiv[2] .is_wysiwyg = "true";
defparam \inst2|vga_ins|horizontalCntDiv[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N39
cyclonev_lcell_comb \inst2|vga_ins|Add1~25 (
// Equation(s):
// \inst2|vga_ins|Add1~25_sumout  = SUM(( \inst2|vga_ins|horizontalCntDiv [3] ) + ( GND ) + ( \inst2|vga_ins|Add1~30  ))
// \inst2|vga_ins|Add1~26  = CARRY(( \inst2|vga_ins|horizontalCntDiv [3] ) + ( GND ) + ( \inst2|vga_ins|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|horizontalCntDiv [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add1~25_sumout ),
	.cout(\inst2|vga_ins|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add1~25 .extended_lut = "off";
defparam \inst2|vga_ins|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N41
dffeas \inst2|vga_ins|horizontalCntDiv[3] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|horizontalCntDiv [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|horizontalCntDiv[3] .is_wysiwyg = "true";
defparam \inst2|vga_ins|horizontalCntDiv[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N42
cyclonev_lcell_comb \inst2|vga_ins|Add1~21 (
// Equation(s):
// \inst2|vga_ins|Add1~21_sumout  = SUM(( \inst2|vga_ins|horizontalCntDiv [4] ) + ( GND ) + ( \inst2|vga_ins|Add1~26  ))
// \inst2|vga_ins|Add1~22  = CARRY(( \inst2|vga_ins|horizontalCntDiv [4] ) + ( GND ) + ( \inst2|vga_ins|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|horizontalCntDiv [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add1~21_sumout ),
	.cout(\inst2|vga_ins|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add1~21 .extended_lut = "off";
defparam \inst2|vga_ins|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N44
dffeas \inst2|vga_ins|horizontalCntDiv[4] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|horizontalCntDiv [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|horizontalCntDiv[4] .is_wysiwyg = "true";
defparam \inst2|vga_ins|horizontalCntDiv[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N45
cyclonev_lcell_comb \inst2|vga_ins|Add1~17 (
// Equation(s):
// \inst2|vga_ins|Add1~17_sumout  = SUM(( \inst2|vga_ins|horizontalCntDiv [5] ) + ( GND ) + ( \inst2|vga_ins|Add1~22  ))
// \inst2|vga_ins|Add1~18  = CARRY(( \inst2|vga_ins|horizontalCntDiv [5] ) + ( GND ) + ( \inst2|vga_ins|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|horizontalCntDiv [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add1~17_sumout ),
	.cout(\inst2|vga_ins|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add1~17 .extended_lut = "off";
defparam \inst2|vga_ins|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N47
dffeas \inst2|vga_ins|horizontalCntDiv[5] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|horizontalCntDiv [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|horizontalCntDiv[5] .is_wysiwyg = "true";
defparam \inst2|vga_ins|horizontalCntDiv[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N48
cyclonev_lcell_comb \inst2|vga_ins|Add1~1 (
// Equation(s):
// \inst2|vga_ins|Add1~1_sumout  = SUM(( \inst2|vga_ins|horizontalCntDiv [6] ) + ( GND ) + ( \inst2|vga_ins|Add1~18  ))
// \inst2|vga_ins|Add1~2  = CARRY(( \inst2|vga_ins|horizontalCntDiv [6] ) + ( GND ) + ( \inst2|vga_ins|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|horizontalCntDiv [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add1~1_sumout ),
	.cout(\inst2|vga_ins|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add1~1 .extended_lut = "off";
defparam \inst2|vga_ins|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N50
dffeas \inst2|vga_ins|horizontalCntDiv[6] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|horizontalCntDiv [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|horizontalCntDiv[6] .is_wysiwyg = "true";
defparam \inst2|vga_ins|horizontalCntDiv[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N51
cyclonev_lcell_comb \inst2|vga_ins|Add1~5 (
// Equation(s):
// \inst2|vga_ins|Add1~5_sumout  = SUM(( \inst2|vga_ins|horizontalCntDiv [7] ) + ( GND ) + ( \inst2|vga_ins|Add1~2  ))
// \inst2|vga_ins|Add1~6  = CARRY(( \inst2|vga_ins|horizontalCntDiv [7] ) + ( GND ) + ( \inst2|vga_ins|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|horizontalCntDiv [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add1~5_sumout ),
	.cout(\inst2|vga_ins|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add1~5 .extended_lut = "off";
defparam \inst2|vga_ins|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N53
dffeas \inst2|vga_ins|horizontalCntDiv[7] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|horizontalCntDiv [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|horizontalCntDiv[7] .is_wysiwyg = "true";
defparam \inst2|vga_ins|horizontalCntDiv[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N54
cyclonev_lcell_comb \inst2|vga_ins|Add1~9 (
// Equation(s):
// \inst2|vga_ins|Add1~9_sumout  = SUM(( \inst2|vga_ins|horizontalCntDiv [8] ) + ( GND ) + ( \inst2|vga_ins|Add1~6  ))
// \inst2|vga_ins|Add1~10  = CARRY(( \inst2|vga_ins|horizontalCntDiv [8] ) + ( GND ) + ( \inst2|vga_ins|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|horizontalCntDiv [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add1~9_sumout ),
	.cout(\inst2|vga_ins|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add1~9 .extended_lut = "off";
defparam \inst2|vga_ins|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N56
dffeas \inst2|vga_ins|horizontalCntDiv[8] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|horizontalCntDiv [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|horizontalCntDiv[8] .is_wysiwyg = "true";
defparam \inst2|vga_ins|horizontalCntDiv[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N57
cyclonev_lcell_comb \inst2|vga_ins|Add1~13 (
// Equation(s):
// \inst2|vga_ins|Add1~13_sumout  = SUM(( \inst2|vga_ins|horizontalCntDiv [9] ) + ( GND ) + ( \inst2|vga_ins|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|horizontalCntDiv [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add1~13 .extended_lut = "off";
defparam \inst2|vga_ins|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N58
dffeas \inst2|vga_ins|horizontalCntDiv[9] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|horizontalCntDiv [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|horizontalCntDiv[9] .is_wysiwyg = "true";
defparam \inst2|vga_ins|horizontalCntDiv[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N18
cyclonev_lcell_comb \inst2|vga_ins|Equal0~0 (
// Equation(s):
// \inst2|vga_ins|Equal0~0_combout  = ( !\inst2|vga_ins|horizontalCntDiv [8] & ( \inst2|vga_ins|horizontalCntDiv [6] & ( (!\inst2|vga_ins|horizontalCntDiv [7] & (\inst2|vga_ins|horizontalCntDiv [4] & (\inst2|vga_ins|horizontalCntDiv [9] & 
// \inst2|vga_ins|horizontalCntDiv [5]))) ) ) )

	.dataa(!\inst2|vga_ins|horizontalCntDiv [7]),
	.datab(!\inst2|vga_ins|horizontalCntDiv [4]),
	.datac(!\inst2|vga_ins|horizontalCntDiv [9]),
	.datad(!\inst2|vga_ins|horizontalCntDiv [5]),
	.datae(!\inst2|vga_ins|horizontalCntDiv [8]),
	.dataf(!\inst2|vga_ins|horizontalCntDiv [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Equal0~0 .extended_lut = "off";
defparam \inst2|vga_ins|Equal0~0 .lut_mask = 64'h0000000000020000;
defparam \inst2|vga_ins|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N54
cyclonev_lcell_comb \inst2|vga_ins|rowCntDiv[8]~1 (
// Equation(s):
// \inst2|vga_ins|rowCntDiv[8]~1_combout  = ( \inst2|vga_ins|Equal0~1_combout  & ( (!\inst2|vga_ins|LTM_ins|HS~q  & ((!\inst2|vga_ins|LTM_ins|VS~q ) # ((\inst2|vga_ins|LTM_ins|blank_n~q  & \inst2|vga_ins|Equal0~0_combout )))) # (\inst2|vga_ins|LTM_ins|HS~q  
// & (((\inst2|vga_ins|LTM_ins|blank_n~q  & \inst2|vga_ins|Equal0~0_combout )))) ) ) # ( !\inst2|vga_ins|Equal0~1_combout  & ( (!\inst2|vga_ins|LTM_ins|HS~q  & !\inst2|vga_ins|LTM_ins|VS~q ) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|HS~q ),
	.datab(!\inst2|vga_ins|LTM_ins|VS~q ),
	.datac(!\inst2|vga_ins|LTM_ins|blank_n~q ),
	.datad(!\inst2|vga_ins|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|rowCntDiv[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|rowCntDiv[8]~1 .extended_lut = "off";
defparam \inst2|vga_ins|rowCntDiv[8]~1 .lut_mask = 64'h88888888888F888F;
defparam \inst2|vga_ins|rowCntDiv[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N1
dffeas \inst2|vga_ins|rowCntDiv[0] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|rowCntDiv[8]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|rowCntDiv[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|rowCntDiv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|rowCntDiv[0] .is_wysiwyg = "true";
defparam \inst2|vga_ins|rowCntDiv[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N3
cyclonev_lcell_comb \inst2|vga_ins|Add2~29 (
// Equation(s):
// \inst2|vga_ins|Add2~29_sumout  = SUM(( \inst2|vga_ins|rowCntDiv [1] ) + ( GND ) + ( \inst2|vga_ins|Add2~34  ))
// \inst2|vga_ins|Add2~30  = CARRY(( \inst2|vga_ins|rowCntDiv [1] ) + ( GND ) + ( \inst2|vga_ins|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|rowCntDiv [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add2~29_sumout ),
	.cout(\inst2|vga_ins|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add2~29 .extended_lut = "off";
defparam \inst2|vga_ins|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N5
dffeas \inst2|vga_ins|rowCntDiv[1] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|rowCntDiv[8]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|rowCntDiv[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|rowCntDiv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|rowCntDiv[1] .is_wysiwyg = "true";
defparam \inst2|vga_ins|rowCntDiv[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N6
cyclonev_lcell_comb \inst2|vga_ins|Add2~25 (
// Equation(s):
// \inst2|vga_ins|Add2~25_sumout  = SUM(( \inst2|vga_ins|rowCntDiv [2] ) + ( GND ) + ( \inst2|vga_ins|Add2~30  ))
// \inst2|vga_ins|Add2~26  = CARRY(( \inst2|vga_ins|rowCntDiv [2] ) + ( GND ) + ( \inst2|vga_ins|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|rowCntDiv [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add2~25_sumout ),
	.cout(\inst2|vga_ins|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add2~25 .extended_lut = "off";
defparam \inst2|vga_ins|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N7
dffeas \inst2|vga_ins|rowCntDiv[2] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|rowCntDiv[8]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|rowCntDiv[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|rowCntDiv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|rowCntDiv[2] .is_wysiwyg = "true";
defparam \inst2|vga_ins|rowCntDiv[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N9
cyclonev_lcell_comb \inst2|vga_ins|Add2~21 (
// Equation(s):
// \inst2|vga_ins|Add2~21_sumout  = SUM(( \inst2|vga_ins|rowCntDiv [3] ) + ( GND ) + ( \inst2|vga_ins|Add2~26  ))
// \inst2|vga_ins|Add2~22  = CARRY(( \inst2|vga_ins|rowCntDiv [3] ) + ( GND ) + ( \inst2|vga_ins|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|rowCntDiv [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add2~21_sumout ),
	.cout(\inst2|vga_ins|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add2~21 .extended_lut = "off";
defparam \inst2|vga_ins|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N11
dffeas \inst2|vga_ins|rowCntDiv[3] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|rowCntDiv[8]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|rowCntDiv[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|rowCntDiv [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|rowCntDiv[3] .is_wysiwyg = "true";
defparam \inst2|vga_ins|rowCntDiv[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N12
cyclonev_lcell_comb \inst2|vga_ins|Add2~17 (
// Equation(s):
// \inst2|vga_ins|Add2~17_sumout  = SUM(( \inst2|vga_ins|rowCntDiv [4] ) + ( GND ) + ( \inst2|vga_ins|Add2~22  ))
// \inst2|vga_ins|Add2~18  = CARRY(( \inst2|vga_ins|rowCntDiv [4] ) + ( GND ) + ( \inst2|vga_ins|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|rowCntDiv [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add2~17_sumout ),
	.cout(\inst2|vga_ins|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add2~17 .extended_lut = "off";
defparam \inst2|vga_ins|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N14
dffeas \inst2|vga_ins|rowCntDiv[4] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|rowCntDiv[8]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|rowCntDiv[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|rowCntDiv [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|rowCntDiv[4] .is_wysiwyg = "true";
defparam \inst2|vga_ins|rowCntDiv[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N15
cyclonev_lcell_comb \inst2|vga_ins|Add2~13 (
// Equation(s):
// \inst2|vga_ins|Add2~13_sumout  = SUM(( \inst2|vga_ins|rowCntDiv [5] ) + ( GND ) + ( \inst2|vga_ins|Add2~18  ))
// \inst2|vga_ins|Add2~14  = CARRY(( \inst2|vga_ins|rowCntDiv [5] ) + ( GND ) + ( \inst2|vga_ins|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|rowCntDiv [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add2~13_sumout ),
	.cout(\inst2|vga_ins|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add2~13 .extended_lut = "off";
defparam \inst2|vga_ins|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N17
dffeas \inst2|vga_ins|rowCntDiv[5] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|rowCntDiv[8]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|rowCntDiv[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|rowCntDiv [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|rowCntDiv[5] .is_wysiwyg = "true";
defparam \inst2|vga_ins|rowCntDiv[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N18
cyclonev_lcell_comb \inst2|vga_ins|Add2~9 (
// Equation(s):
// \inst2|vga_ins|Add2~9_sumout  = SUM(( \inst2|vga_ins|rowCntDiv [6] ) + ( GND ) + ( \inst2|vga_ins|Add2~14  ))
// \inst2|vga_ins|Add2~10  = CARRY(( \inst2|vga_ins|rowCntDiv [6] ) + ( GND ) + ( \inst2|vga_ins|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|rowCntDiv [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add2~9_sumout ),
	.cout(\inst2|vga_ins|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add2~9 .extended_lut = "off";
defparam \inst2|vga_ins|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N20
dffeas \inst2|vga_ins|rowCntDiv[6] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|rowCntDiv[8]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|rowCntDiv[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|rowCntDiv [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|rowCntDiv[6] .is_wysiwyg = "true";
defparam \inst2|vga_ins|rowCntDiv[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N21
cyclonev_lcell_comb \inst2|vga_ins|Add2~5 (
// Equation(s):
// \inst2|vga_ins|Add2~5_sumout  = SUM(( \inst2|vga_ins|rowCntDiv [7] ) + ( GND ) + ( \inst2|vga_ins|Add2~10  ))
// \inst2|vga_ins|Add2~6  = CARRY(( \inst2|vga_ins|rowCntDiv [7] ) + ( GND ) + ( \inst2|vga_ins|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|rowCntDiv [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add2~5_sumout ),
	.cout(\inst2|vga_ins|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add2~5 .extended_lut = "off";
defparam \inst2|vga_ins|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N23
dffeas \inst2|vga_ins|rowCntDiv[7] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|rowCntDiv[8]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|rowCntDiv[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|rowCntDiv [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|rowCntDiv[7] .is_wysiwyg = "true";
defparam \inst2|vga_ins|rowCntDiv[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N24
cyclonev_lcell_comb \inst2|vga_ins|Add2~1 (
// Equation(s):
// \inst2|vga_ins|Add2~1_sumout  = SUM(( \inst2|vga_ins|rowCntDiv [8] ) + ( GND ) + ( \inst2|vga_ins|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|rowCntDiv [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add2~1 .extended_lut = "off";
defparam \inst2|vga_ins|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N26
dffeas \inst2|vga_ins|rowCntDiv[8] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|rowCntDiv[8]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|rowCntDiv[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|rowCntDiv [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|rowCntDiv[8] .is_wysiwyg = "true";
defparam \inst2|vga_ins|rowCntDiv[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N36
cyclonev_lcell_comb \inst2|vga_ins|Equal1~0 (
// Equation(s):
// \inst2|vga_ins|Equal1~0_combout  = ( !\inst2|vga_ins|rowCntDiv [7] & ( !\inst2|vga_ins|rowCntDiv [5] & ( (!\inst2|vga_ins|rowCntDiv [8] & (\inst2|vga_ins|rowCntDiv [4] & (!\inst2|vga_ins|rowCntDiv [6] & \inst2|vga_ins|rowCntDiv [3]))) ) ) )

	.dataa(!\inst2|vga_ins|rowCntDiv [8]),
	.datab(!\inst2|vga_ins|rowCntDiv [4]),
	.datac(!\inst2|vga_ins|rowCntDiv [6]),
	.datad(!\inst2|vga_ins|rowCntDiv [3]),
	.datae(!\inst2|vga_ins|rowCntDiv [7]),
	.dataf(!\inst2|vga_ins|rowCntDiv [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Equal1~0 .extended_lut = "off";
defparam \inst2|vga_ins|Equal1~0 .lut_mask = 64'h0020000000000000;
defparam \inst2|vga_ins|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N42
cyclonev_lcell_comb \inst2|vga_ins|reg_row[1]~0 (
// Equation(s):
// \inst2|vga_ins|reg_row[1]~0_combout  = ( \inst2|vga_ins|LTM_ins|blank_n~q  & ( \inst2|vga_ins|Equal1~1_combout  & ( ((\inst2|vga_ins|Equal1~0_combout  & (\inst2|vga_ins|Equal0~1_combout  & \inst2|vga_ins|Equal0~0_combout ))) # 
// (\inst2|vga_ins|always0~0_combout ) ) ) ) # ( !\inst2|vga_ins|LTM_ins|blank_n~q  & ( \inst2|vga_ins|Equal1~1_combout  & ( \inst2|vga_ins|always0~0_combout  ) ) ) # ( \inst2|vga_ins|LTM_ins|blank_n~q  & ( !\inst2|vga_ins|Equal1~1_combout  & ( 
// \inst2|vga_ins|always0~0_combout  ) ) ) # ( !\inst2|vga_ins|LTM_ins|blank_n~q  & ( !\inst2|vga_ins|Equal1~1_combout  & ( \inst2|vga_ins|always0~0_combout  ) ) )

	.dataa(!\inst2|vga_ins|Equal1~0_combout ),
	.datab(!\inst2|vga_ins|Equal0~1_combout ),
	.datac(!\inst2|vga_ins|always0~0_combout ),
	.datad(!\inst2|vga_ins|Equal0~0_combout ),
	.datae(!\inst2|vga_ins|LTM_ins|blank_n~q ),
	.dataf(!\inst2|vga_ins|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|reg_row[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|reg_row[1]~0 .extended_lut = "off";
defparam \inst2|vga_ins|reg_row[1]~0 .lut_mask = 64'h0F0F0F0F0F0F0F1F;
defparam \inst2|vga_ins|reg_row[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N1
dffeas \inst2|vga_ins|reg_row[0] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|reg_row[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|reg_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|reg_row[0] .is_wysiwyg = "true";
defparam \inst2|vga_ins|reg_row[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N3
cyclonev_lcell_comb \inst2|vga_ins|Add3~13 (
// Equation(s):
// \inst2|vga_ins|Add3~13_sumout  = SUM(( \inst2|vga_ins|reg_row [1] ) + ( GND ) + ( \inst2|vga_ins|Add3~10  ))
// \inst2|vga_ins|Add3~14  = CARRY(( \inst2|vga_ins|reg_row [1] ) + ( GND ) + ( \inst2|vga_ins|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|reg_row [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add3~13_sumout ),
	.cout(\inst2|vga_ins|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add3~13 .extended_lut = "off";
defparam \inst2|vga_ins|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N4
dffeas \inst2|vga_ins|reg_row[1] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|reg_row[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|reg_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|reg_row[1] .is_wysiwyg = "true";
defparam \inst2|vga_ins|reg_row[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \inst2|vga_ins|Add3~1 (
// Equation(s):
// \inst2|vga_ins|Add3~1_sumout  = SUM(( \inst2|vga_ins|reg_row [2] ) + ( GND ) + ( \inst2|vga_ins|Add3~14  ))
// \inst2|vga_ins|Add3~2  = CARRY(( \inst2|vga_ins|reg_row [2] ) + ( GND ) + ( \inst2|vga_ins|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|reg_row [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add3~1_sumout ),
	.cout(\inst2|vga_ins|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add3~1 .extended_lut = "off";
defparam \inst2|vga_ins|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N8
dffeas \inst2|vga_ins|reg_row[2] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|reg_row[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|reg_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|reg_row[2] .is_wysiwyg = "true";
defparam \inst2|vga_ins|reg_row[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N2
dffeas \inst2|vga_ins|reg_row[0]~DUPLICATE (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|reg_row[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|reg_row[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|reg_row[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|vga_ins|reg_row[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N10
dffeas \inst2|vga_ins|reg_row[3] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|reg_row[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|reg_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|reg_row[3] .is_wysiwyg = "true";
defparam \inst2|vga_ins|reg_row[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N9
cyclonev_lcell_comb \inst2|vga_ins|Add3~5 (
// Equation(s):
// \inst2|vga_ins|Add3~5_sumout  = SUM(( \inst2|vga_ins|reg_row [3] ) + ( GND ) + ( \inst2|vga_ins|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|reg_row [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add3~5 .extended_lut = "off";
defparam \inst2|vga_ins|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N11
dffeas \inst2|vga_ins|reg_row[3]~DUPLICATE (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|reg_row[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|reg_row[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|reg_row[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|vga_ins|reg_row[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N45
cyclonev_lcell_comb \inst16~1 (
// Equation(s):
// \inst16~1_combout  = ( \inst2|vga_ins|reg_row[0]~DUPLICATE_q  & ( \inst2|vga_ins|reg_row[3]~DUPLICATE_q  & ( (\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & 
// (!\inst2|vga_ins|reg_row [2] $ (\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))) ) ) ) # ( !\inst2|vga_ins|reg_row[0]~DUPLICATE_q  & ( \inst2|vga_ins|reg_row[3]~DUPLICATE_q  & ( 
// (!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (!\inst2|vga_ins|reg_row [2] $ (\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))) ) ) ) # 
// ( \inst2|vga_ins|reg_row[0]~DUPLICATE_q  & ( !\inst2|vga_ins|reg_row[3]~DUPLICATE_q  & ( (\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & 
// (!\inst2|vga_ins|reg_row [2] $ (\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))) ) ) ) # ( !\inst2|vga_ins|reg_row[0]~DUPLICATE_q  & ( !\inst2|vga_ins|reg_row[3]~DUPLICATE_q  & ( 
// (!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (!\inst2|vga_ins|reg_row [2] $ (\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))) ) ) )

	.dataa(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(!\inst2|vga_ins|reg_row [2]),
	.datac(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datae(!\inst2|vga_ins|reg_row[0]~DUPLICATE_q ),
	.dataf(!\inst2|vga_ins|reg_row[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16~1 .extended_lut = "off";
defparam \inst16~1 .lut_mask = 64'h8020401008020401;
defparam \inst16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N0
cyclonev_lcell_comb \inst2|vga_ins|Add5~9 (
// Equation(s):
// \inst2|vga_ins|Add5~9_sumout  = SUM(( \inst2|vga_ins|reg_column [0] ) + ( VCC ) + ( !VCC ))
// \inst2|vga_ins|Add5~10  = CARRY(( \inst2|vga_ins|reg_column [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|reg_column [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add5~9_sumout ),
	.cout(\inst2|vga_ins|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add5~9 .extended_lut = "off";
defparam \inst2|vga_ins|Add5~9 .lut_mask = 64'h00000000000000FF;
defparam \inst2|vga_ins|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N0
cyclonev_lcell_comb \inst2|vga_ins|Add4~37 (
// Equation(s):
// \inst2|vga_ins|Add4~37_sumout  = SUM(( \inst2|vga_ins|columnCntDiv [0] ) + ( VCC ) + ( !VCC ))
// \inst2|vga_ins|Add4~38  = CARRY(( \inst2|vga_ins|columnCntDiv [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|columnCntDiv [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add4~37_sumout ),
	.cout(\inst2|vga_ins|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add4~37 .extended_lut = "off";
defparam \inst2|vga_ins|Add4~37 .lut_mask = 64'h00000000000000FF;
defparam \inst2|vga_ins|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N3
cyclonev_lcell_comb \inst2|vga_ins|Add4~33 (
// Equation(s):
// \inst2|vga_ins|Add4~33_sumout  = SUM(( \inst2|vga_ins|columnCntDiv [1] ) + ( GND ) + ( \inst2|vga_ins|Add4~38  ))
// \inst2|vga_ins|Add4~34  = CARRY(( \inst2|vga_ins|columnCntDiv [1] ) + ( GND ) + ( \inst2|vga_ins|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|columnCntDiv [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add4~33_sumout ),
	.cout(\inst2|vga_ins|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add4~33 .extended_lut = "off";
defparam \inst2|vga_ins|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \inst2|vga_ins|columnCntDiv[1] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|columnCntDiv[9]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|columnCntDiv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|columnCntDiv[1] .is_wysiwyg = "true";
defparam \inst2|vga_ins|columnCntDiv[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \inst2|vga_ins|Add4~29 (
// Equation(s):
// \inst2|vga_ins|Add4~29_sumout  = SUM(( \inst2|vga_ins|columnCntDiv [2] ) + ( GND ) + ( \inst2|vga_ins|Add4~34  ))
// \inst2|vga_ins|Add4~30  = CARRY(( \inst2|vga_ins|columnCntDiv [2] ) + ( GND ) + ( \inst2|vga_ins|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|columnCntDiv [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add4~29_sumout ),
	.cout(\inst2|vga_ins|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add4~29 .extended_lut = "off";
defparam \inst2|vga_ins|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N8
dffeas \inst2|vga_ins|columnCntDiv[2] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|columnCntDiv[9]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|columnCntDiv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|columnCntDiv[2] .is_wysiwyg = "true";
defparam \inst2|vga_ins|columnCntDiv[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N9
cyclonev_lcell_comb \inst2|vga_ins|Add4~25 (
// Equation(s):
// \inst2|vga_ins|Add4~25_sumout  = SUM(( \inst2|vga_ins|columnCntDiv [3] ) + ( GND ) + ( \inst2|vga_ins|Add4~30  ))
// \inst2|vga_ins|Add4~26  = CARRY(( \inst2|vga_ins|columnCntDiv [3] ) + ( GND ) + ( \inst2|vga_ins|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|columnCntDiv [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add4~25_sumout ),
	.cout(\inst2|vga_ins|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add4~25 .extended_lut = "off";
defparam \inst2|vga_ins|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \inst2|vga_ins|columnCntDiv[3] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|columnCntDiv[9]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|columnCntDiv [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|columnCntDiv[3] .is_wysiwyg = "true";
defparam \inst2|vga_ins|columnCntDiv[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \inst2|vga_ins|Add4~21 (
// Equation(s):
// \inst2|vga_ins|Add4~21_sumout  = SUM(( \inst2|vga_ins|columnCntDiv [4] ) + ( GND ) + ( \inst2|vga_ins|Add4~26  ))
// \inst2|vga_ins|Add4~22  = CARRY(( \inst2|vga_ins|columnCntDiv [4] ) + ( GND ) + ( \inst2|vga_ins|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|columnCntDiv [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add4~21_sumout ),
	.cout(\inst2|vga_ins|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add4~21 .extended_lut = "off";
defparam \inst2|vga_ins|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N14
dffeas \inst2|vga_ins|columnCntDiv[4] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|columnCntDiv[9]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|columnCntDiv [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|columnCntDiv[4] .is_wysiwyg = "true";
defparam \inst2|vga_ins|columnCntDiv[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N15
cyclonev_lcell_comb \inst2|vga_ins|Add4~17 (
// Equation(s):
// \inst2|vga_ins|Add4~17_sumout  = SUM(( \inst2|vga_ins|columnCntDiv [5] ) + ( GND ) + ( \inst2|vga_ins|Add4~22  ))
// \inst2|vga_ins|Add4~18  = CARRY(( \inst2|vga_ins|columnCntDiv [5] ) + ( GND ) + ( \inst2|vga_ins|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|columnCntDiv [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add4~17_sumout ),
	.cout(\inst2|vga_ins|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add4~17 .extended_lut = "off";
defparam \inst2|vga_ins|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \inst2|vga_ins|columnCntDiv[5] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|columnCntDiv[9]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|columnCntDiv [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|columnCntDiv[5] .is_wysiwyg = "true";
defparam \inst2|vga_ins|columnCntDiv[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \inst2|vga_ins|Add4~13 (
// Equation(s):
// \inst2|vga_ins|Add4~13_sumout  = SUM(( \inst2|vga_ins|columnCntDiv [6] ) + ( GND ) + ( \inst2|vga_ins|Add4~18  ))
// \inst2|vga_ins|Add4~14  = CARRY(( \inst2|vga_ins|columnCntDiv [6] ) + ( GND ) + ( \inst2|vga_ins|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|columnCntDiv [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add4~13_sumout ),
	.cout(\inst2|vga_ins|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add4~13 .extended_lut = "off";
defparam \inst2|vga_ins|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N20
dffeas \inst2|vga_ins|columnCntDiv[6] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|columnCntDiv[9]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|columnCntDiv [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|columnCntDiv[6] .is_wysiwyg = "true";
defparam \inst2|vga_ins|columnCntDiv[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N21
cyclonev_lcell_comb \inst2|vga_ins|Add4~9 (
// Equation(s):
// \inst2|vga_ins|Add4~9_sumout  = SUM(( \inst2|vga_ins|columnCntDiv [7] ) + ( GND ) + ( \inst2|vga_ins|Add4~14  ))
// \inst2|vga_ins|Add4~10  = CARRY(( \inst2|vga_ins|columnCntDiv [7] ) + ( GND ) + ( \inst2|vga_ins|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|columnCntDiv [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add4~9_sumout ),
	.cout(\inst2|vga_ins|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add4~9 .extended_lut = "off";
defparam \inst2|vga_ins|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \inst2|vga_ins|columnCntDiv[7] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|columnCntDiv[9]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|columnCntDiv [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|columnCntDiv[7] .is_wysiwyg = "true";
defparam \inst2|vga_ins|columnCntDiv[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \inst2|vga_ins|Add4~5 (
// Equation(s):
// \inst2|vga_ins|Add4~5_sumout  = SUM(( \inst2|vga_ins|columnCntDiv [8] ) + ( GND ) + ( \inst2|vga_ins|Add4~10  ))
// \inst2|vga_ins|Add4~6  = CARRY(( \inst2|vga_ins|columnCntDiv [8] ) + ( GND ) + ( \inst2|vga_ins|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|columnCntDiv [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add4~5_sumout ),
	.cout(\inst2|vga_ins|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add4~5 .extended_lut = "off";
defparam \inst2|vga_ins|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N26
dffeas \inst2|vga_ins|columnCntDiv[8] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|columnCntDiv[9]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|columnCntDiv [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|columnCntDiv[8] .is_wysiwyg = "true";
defparam \inst2|vga_ins|columnCntDiv[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N27
cyclonev_lcell_comb \inst2|vga_ins|Add4~1 (
// Equation(s):
// \inst2|vga_ins|Add4~1_sumout  = SUM(( \inst2|vga_ins|columnCntDiv [9] ) + ( GND ) + ( \inst2|vga_ins|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|columnCntDiv [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add4~1 .extended_lut = "off";
defparam \inst2|vga_ins|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N28
dffeas \inst2|vga_ins|columnCntDiv[9] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|columnCntDiv[9]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|columnCntDiv [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|columnCntDiv[9] .is_wysiwyg = "true";
defparam \inst2|vga_ins|columnCntDiv[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N30
cyclonev_lcell_comb \inst2|vga_ins|Equal2~0 (
// Equation(s):
// \inst2|vga_ins|Equal2~0_combout  = ( !\inst2|vga_ins|columnCntDiv [7] & ( \inst2|vga_ins|columnCntDiv [4] & ( (!\inst2|vga_ins|columnCntDiv [8] & (!\inst2|vga_ins|columnCntDiv [5] & (!\inst2|vga_ins|columnCntDiv [6] & !\inst2|vga_ins|columnCntDiv [9]))) ) 
// ) )

	.dataa(!\inst2|vga_ins|columnCntDiv [8]),
	.datab(!\inst2|vga_ins|columnCntDiv [5]),
	.datac(!\inst2|vga_ins|columnCntDiv [6]),
	.datad(!\inst2|vga_ins|columnCntDiv [9]),
	.datae(!\inst2|vga_ins|columnCntDiv [7]),
	.dataf(!\inst2|vga_ins|columnCntDiv [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Equal2~0 .extended_lut = "off";
defparam \inst2|vga_ins|Equal2~0 .lut_mask = 64'h0000000080000000;
defparam \inst2|vga_ins|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N48
cyclonev_lcell_comb \inst2|vga_ins|columnCntDiv[9]~0 (
// Equation(s):
// \inst2|vga_ins|columnCntDiv[9]~0_combout  = ( \inst2|vga_ins|LTM_ins|VS~q  & ( \inst2|vga_ins|Equal2~0_combout  & ( ((\inst2|vga_ins|Equal0~0_combout  & \inst2|vga_ins|Equal0~1_combout )) # (\inst2|vga_ins|Equal2~1_combout ) ) ) ) # ( 
// !\inst2|vga_ins|LTM_ins|VS~q  & ( \inst2|vga_ins|Equal2~0_combout  & ( (!\inst2|vga_ins|LTM_ins|HS~q ) # (((\inst2|vga_ins|Equal0~0_combout  & \inst2|vga_ins|Equal0~1_combout )) # (\inst2|vga_ins|Equal2~1_combout )) ) ) ) # ( \inst2|vga_ins|LTM_ins|VS~q  
// & ( !\inst2|vga_ins|Equal2~0_combout  & ( (\inst2|vga_ins|Equal0~0_combout  & \inst2|vga_ins|Equal0~1_combout ) ) ) ) # ( !\inst2|vga_ins|LTM_ins|VS~q  & ( !\inst2|vga_ins|Equal2~0_combout  & ( (!\inst2|vga_ins|LTM_ins|HS~q ) # 
// ((\inst2|vga_ins|Equal0~0_combout  & \inst2|vga_ins|Equal0~1_combout )) ) ) )

	.dataa(!\inst2|vga_ins|LTM_ins|HS~q ),
	.datab(!\inst2|vga_ins|Equal0~0_combout ),
	.datac(!\inst2|vga_ins|Equal2~1_combout ),
	.datad(!\inst2|vga_ins|Equal0~1_combout ),
	.datae(!\inst2|vga_ins|LTM_ins|VS~q ),
	.dataf(!\inst2|vga_ins|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|columnCntDiv[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|columnCntDiv[9]~0 .extended_lut = "off";
defparam \inst2|vga_ins|columnCntDiv[9]~0 .lut_mask = 64'hAABB0033AFBF0F3F;
defparam \inst2|vga_ins|columnCntDiv[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N2
dffeas \inst2|vga_ins|columnCntDiv[0] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|columnCntDiv[9]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|horizontalCntDiv[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|columnCntDiv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|columnCntDiv[0] .is_wysiwyg = "true";
defparam \inst2|vga_ins|columnCntDiv[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \inst2|vga_ins|Equal2~1 (
// Equation(s):
// \inst2|vga_ins|Equal2~1_combout  = ( \inst2|vga_ins|columnCntDiv [2] & ( (\inst2|vga_ins|columnCntDiv [0] & (\inst2|vga_ins|columnCntDiv [3] & \inst2|vga_ins|columnCntDiv [1])) ) )

	.dataa(!\inst2|vga_ins|columnCntDiv [0]),
	.datab(!\inst2|vga_ins|columnCntDiv [3]),
	.datac(!\inst2|vga_ins|columnCntDiv [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|columnCntDiv [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Equal2~1 .extended_lut = "off";
defparam \inst2|vga_ins|Equal2~1 .lut_mask = 64'h0000000001010101;
defparam \inst2|vga_ins|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N30
cyclonev_lcell_comb \inst2|vga_ins|reg_column[3]~1 (
// Equation(s):
// \inst2|vga_ins|reg_column[3]~1_combout  = ( \inst2|vga_ins|LTM_ins|blank_n~q  & ( \inst2|vga_ins|Equal2~0_combout  & ( (((\inst2|vga_ins|Equal0~0_combout  & \inst2|vga_ins|Equal0~1_combout )) # (\inst2|vga_ins|Equal2~1_combout )) # 
// (\inst2|vga_ins|always0~0_combout ) ) ) ) # ( !\inst2|vga_ins|LTM_ins|blank_n~q  & ( \inst2|vga_ins|Equal2~0_combout  & ( \inst2|vga_ins|always0~0_combout  ) ) ) # ( \inst2|vga_ins|LTM_ins|blank_n~q  & ( !\inst2|vga_ins|Equal2~0_combout  & ( 
// ((\inst2|vga_ins|Equal0~0_combout  & \inst2|vga_ins|Equal0~1_combout )) # (\inst2|vga_ins|always0~0_combout ) ) ) ) # ( !\inst2|vga_ins|LTM_ins|blank_n~q  & ( !\inst2|vga_ins|Equal2~0_combout  & ( \inst2|vga_ins|always0~0_combout  ) ) )

	.dataa(!\inst2|vga_ins|always0~0_combout ),
	.datab(!\inst2|vga_ins|Equal0~0_combout ),
	.datac(!\inst2|vga_ins|Equal2~1_combout ),
	.datad(!\inst2|vga_ins|Equal0~1_combout ),
	.datae(!\inst2|vga_ins|LTM_ins|blank_n~q ),
	.dataf(!\inst2|vga_ins|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|vga_ins|reg_column[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|reg_column[3]~1 .extended_lut = "off";
defparam \inst2|vga_ins|reg_column[3]~1 .lut_mask = 64'h5555557755555F7F;
defparam \inst2|vga_ins|reg_column[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N2
dffeas \inst2|vga_ins|reg_column[0] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|reg_column[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|reg_column [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|reg_column[0] .is_wysiwyg = "true";
defparam \inst2|vga_ins|reg_column[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N3
cyclonev_lcell_comb \inst2|vga_ins|Add5~13 (
// Equation(s):
// \inst2|vga_ins|Add5~13_sumout  = SUM(( \inst2|vga_ins|reg_column [1] ) + ( GND ) + ( \inst2|vga_ins|Add5~10  ))
// \inst2|vga_ins|Add5~14  = CARRY(( \inst2|vga_ins|reg_column [1] ) + ( GND ) + ( \inst2|vga_ins|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|reg_column [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add5~13_sumout ),
	.cout(\inst2|vga_ins|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add5~13 .extended_lut = "off";
defparam \inst2|vga_ins|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N4
dffeas \inst2|vga_ins|reg_column[1] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|reg_column[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|reg_column [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|reg_column[1] .is_wysiwyg = "true";
defparam \inst2|vga_ins|reg_column[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N6
cyclonev_lcell_comb \inst2|vga_ins|Add5~1 (
// Equation(s):
// \inst2|vga_ins|Add5~1_sumout  = SUM(( \inst2|vga_ins|reg_column [2] ) + ( GND ) + ( \inst2|vga_ins|Add5~14  ))
// \inst2|vga_ins|Add5~2  = CARRY(( \inst2|vga_ins|reg_column [2] ) + ( GND ) + ( \inst2|vga_ins|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|reg_column [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add5~1_sumout ),
	.cout(\inst2|vga_ins|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add5~1 .extended_lut = "off";
defparam \inst2|vga_ins|Add5~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N8
dffeas \inst2|vga_ins|reg_column[2] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|reg_column[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|reg_column [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|reg_column[2] .is_wysiwyg = "true";
defparam \inst2|vga_ins|reg_column[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N9
cyclonev_lcell_comb \inst2|vga_ins|Add5~5 (
// Equation(s):
// \inst2|vga_ins|Add5~5_sumout  = SUM(( \inst2|vga_ins|reg_column [3] ) + ( GND ) + ( \inst2|vga_ins|Add5~2  ))
// \inst2|vga_ins|Add5~6  = CARRY(( \inst2|vga_ins|reg_column [3] ) + ( GND ) + ( \inst2|vga_ins|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|reg_column [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add5~5_sumout ),
	.cout(\inst2|vga_ins|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add5~5 .extended_lut = "off";
defparam \inst2|vga_ins|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N10
dffeas \inst2|vga_ins|reg_column[3] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|reg_column[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|reg_column [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|reg_column[3] .is_wysiwyg = "true";
defparam \inst2|vga_ins|reg_column[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N51
cyclonev_lcell_comb \inst16~0 (
// Equation(s):
// \inst16~0_combout  = ( \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ( \inst2|vga_ins|reg_column [0] & ( (\inst2|vga_ins|reg_column [3] & (\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & 
// (!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $ (\inst2|vga_ins|reg_column [1])))) ) ) ) # ( !\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ( \inst2|vga_ins|reg_column [0] & ( (!\inst2|vga_ins|reg_column 
// [3] & (\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $ (\inst2|vga_ins|reg_column [1])))) ) ) ) # ( 
// \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ( !\inst2|vga_ins|reg_column [0] & ( (\inst2|vga_ins|reg_column [3] & (!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & 
// (!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $ (\inst2|vga_ins|reg_column [1])))) ) ) ) # ( !\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ( !\inst2|vga_ins|reg_column [0] & ( 
// (!\inst2|vga_ins|reg_column [3] & (!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $ (\inst2|vga_ins|reg_column [1])))) ) ) )

	.dataa(!\inst2|vga_ins|reg_column [3]),
	.datab(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(!\inst2|vga_ins|reg_column [1]),
	.datae(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.dataf(!\inst2|vga_ins|reg_column [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16~0 .extended_lut = "off";
defparam \inst16~0 .lut_mask = 64'h8008400420021001;
defparam \inst16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N12
cyclonev_lcell_comb \inst2|vga_ins|Add5~17 (
// Equation(s):
// \inst2|vga_ins|Add5~17_sumout  = SUM(( \inst2|vga_ins|reg_column [4] ) + ( GND ) + ( \inst2|vga_ins|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|vga_ins|reg_column [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|vga_ins|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|vga_ins|Add5~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|vga_ins|Add5~17 .extended_lut = "off";
defparam \inst2|vga_ins|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|vga_ins|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N13
dffeas \inst2|vga_ins|reg_column[4] (
	.clk(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst2|vga_ins|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(\inst2|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\inst2|vga_ins|reg_column[3]~0_combout ),
	.sload(gnd),
	.ena(\inst2|vga_ins|reg_column[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vga_ins|reg_column [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vga_ins|reg_column[4] .is_wysiwyg = "true";
defparam \inst2|vga_ins|reg_column[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \inst16~2 (
// Equation(s):
// \inst16~2_combout  = ( \inst2|vga_ins|reg_column [4] & ( (\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  $ (\inst2|vga_ins|reg_row [1]))) ) ) # ( 
// !\inst2|vga_ins|reg_column [4] & ( (!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  $ (\inst2|vga_ins|reg_row [1]))) ) )

	.dataa(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(!\inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datad(!\inst2|vga_ins|reg_row [1]),
	.datae(gnd),
	.dataf(!\inst2|vga_ins|reg_column [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16~2 .extended_lut = "off";
defparam \inst16~2 .lut_mask = 64'hA00AA00A50055005;
defparam \inst16~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\inst2|vga_ins|reg_row [3],\inst2|vga_ins|reg_row [2],\inst2|vga_ins|reg_row [1],\inst2|vga_ins|reg_row [0],\inst2|vga_ins|reg_column [4],\inst2|vga_ins|reg_column [3],\inst2|vga_ins|reg_column [2],\inst2|vga_ins|reg_column [1],\inst2|vga_ins|reg_column [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../memImage.mif";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memImage:inst6|altsyncram:altsyncram_component|altsyncram_8fg1:auto_generated|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00001000000000300002000010000300002000010000000000000020000100000000030000200001000000000000000000000000000000000000000000000000000000300002000010000300002000010000000000000000000000000000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000000000000000000000000000000000000000000000000000000000010000200000000000000100000000000000000000000000000000000000000000000000000000000100001000010000100001000000000000000000000000100";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00300001000000000000000000000000100001000010000000001000000000100001000010000100001000000000100000000010000300003000030000300001000010000000000000000000000000000000000000001000000000000000000010000000001000000000100000000000000000000000000000100000000010000000001000030000300003000000000100001000000000000000000000000000000000000000000000000000000000001000000000100000000010000100001000000000100001000010000000001000010000100000000010000000001000010000100000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "10000000001000000000000000000000000000001000000000100000000010000300003000030000000000000000000000001000000000000000000000000000000000000000000000000000000000001000000000100001000010000100001000000000100000000010000000000000010000100001000010000100000000000000100000000000000000000000000000000000000000000000000000000000100000000010000300003000030000100000000010000000001000010000000001000000000000001000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000030000300000000000";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000100000000000000100000000010000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000100000000010000300001000010000100001000010000300003000010000000001000010000000001000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000030000100000000000000000001000030000300001000000000000001000000000000000000010000000001000000000000000000000000000000000000000000000000000000000001000000000100001000010000100000000010000100001000030000100001000";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "03000010000100000000010000100000000010000000000000000000000000000000000000000000000000000000000010000000001000000000100000000000000000003000030000300001000010000100001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000010000100001000000000000003000030000000000000010000100001000000000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100001000010000100000";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout (
// Equation(s):
// \inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~combout  = ( \inst16~2_combout  & ( \inst6|altsyncram_component|auto_generated|q_a [0] ) ) # ( !\inst16~2_combout  & ( \inst6|altsyncram_component|auto_generated|q_a [0] ) ) # ( 
// \inst16~2_combout  & ( !\inst6|altsyncram_component|auto_generated|q_a [0] & ( (\inst16~1_combout  & (\inst16~0_combout  & (!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $ (\inst2|vga_ins|reg_column [2])))) ) ) )

	.dataa(!\inst16~1_combout ),
	.datab(!\inst16~0_combout ),
	.datac(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(!\inst2|vga_ins|reg_column [2]),
	.datae(!\inst16~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout .extended_lut = "off";
defparam \inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout .lut_mask = 64'h00001001FFFFFFFF;
defparam \inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout (
// Equation(s):
// \inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~combout  = ( \inst16~2_combout  & ( \inst6|altsyncram_component|auto_generated|q_a [1] ) ) # ( !\inst16~2_combout  & ( \inst6|altsyncram_component|auto_generated|q_a [1] ) ) # ( 
// \inst16~2_combout  & ( !\inst6|altsyncram_component|auto_generated|q_a [1] & ( (\inst16~1_combout  & (\inst16~0_combout  & (!\inst2|vga_ins|reg_column [2] $ (\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))) ) ) )

	.dataa(!\inst16~1_combout ),
	.datab(!\inst16~0_combout ),
	.datac(!\inst2|vga_ins|reg_column [2]),
	.datad(!\inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datae(!\inst16~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout .extended_lut = "off";
defparam \inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout .lut_mask = 64'h00001001FFFFFFFF;
defparam \inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \inst7|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(!\inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~combout ,\inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(2'b00),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .init_file = "indexColor.mif";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "indexColor:inst7|altsyncram:altsyncram_component|altsyncram_rgg1:auto_generated|ALTSYNCRAM";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000FF0000000000FF0000000000FF0000000000";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y56_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
