

diff --git a/arch/powerpc/boot/dts/bcm98548xmc.dts b/arch/powerpc/boot/dts/bcm98548xmc.dts
new file mode 100644
index 0000000..98b35a6
--- /dev/null
+++ b/arch/powerpc/boot/dts/bcm98548xmc.dts
@@ -0,0 +1,338 @@
+/*
+ * BCM98548XMC Device Tree Source
+ *
+ * Copyright 2008 Wind River System Inc.
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ */
+
+/dts-v1/;
+
+/ {
+	model = "bcm,bcm98548xmc";
+	compatible = "bcm,BCM98548XMC";
+	#address-cells = <1>;
+	#size-cells = <1>;
+
+	cpus {
+		#cpus = <1>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		PowerPC,8548@0 {
+			device_type = "cpu";
+			reg = <0>;
+			d-cache-line-size = <32>;	// 32 bytes
+			i-cache-line-size = <32>;	// 32 bytes
+			d-cache-size = <0x8000>;		// L1, 32K
+			i-cache-size = <0x8000>;		// L1, 32K
+			timebase-frequency = <0x2f90838>;
+			bus-frequency = <0x17c841c0>;
+			clock-frequency = <0x3b74a460>;
+			next-level-cache = <&L2>;
+			32-bit;
+		};
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <00000000 0x20000000>;	// 512M at 0x0
+	};
+
+	chosen {
+		name = "chosen";
+		bootargs = "console=ttyS0,9600 ";
+                linux,initrd-start = <0>;
+                linux,initrd-end = <0>;
+	};
+	soc8548@e0000000 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		#interrupt-cells = <2>;
+		device_type = "soc";
+		ranges = <00000000 0xe0000000 0x00100000>;
+		reg = <0xe0000000 0x00100000>;	// CCSRBAR
+		bus-frequency = <0x17c841c0>;
+
+		memory-controller@2000 {
+			compatible = "fsl,mpc8548-memory-controller";
+			reg = <0x2000 0x1000>;
+			interrupt-parent = <&mpic>;
+			interrupts = <18 2>;
+		};
+
+		L2: l2-cache-controller@20000 {
+			compatible = "fsl,mpc8548-l2-cache-controller";
+			reg = <0x20000 0x1000>;
+			cache-line-size = <32>;	// 32 bytes
+			cache-size = <0x80000>;	// L2, 512K
+			interrupt-parent = <&mpic>;
+			interrupts = <16 2>;
+		};
+
+		mpic: pic@40000 {
+			clock-frequency = <0x17c841c0>;
+			interrupt-controller;
+			#address-cells = <0>;
+			#interrupt-cells = <2>;
+			reg = <0x40000 0x40000>;
+			built-in;
+			compatible = "chrp,open-pic";
+			device_type = "open-pic";
+                        big-endian;
+		};
+
+		msi@41600 {
+			compatible = "fsl,mpic-msi";
+			reg = <0x41600 0x80>;
+			msi-available-ranges = <0 0x100>;
+			interrupts = <
+				0x3c 0
+				0x3d 0
+				0x3e 0
+				0x3f 0
+				0x40 0
+				0x41 0
+				0x42 0
+				0x43 0>;
+			interrupt-parent = <&mpic>;
+		};
+
+		mdio@24520 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			device_type = "mdio";
+			compatible = "fsl,gianfar-mdio";
+			reg = <0x24520 0x20>;
+			phy0: ethernet-phy@0 {
+				reg = <0x1>;
+				device_type = "ethernet-phy";
+			};
+			phy1: ethernet-phy@1 {
+				reg = <0x2>;
+				device_type = "ethernet-phy";
+			};
+			phy2: ethernet-phy@2 {
+				reg = <0x3>;
+				device_type = "ethernet-phy";
+			};
+			phy3: ethernet-phy@3 {
+				reg = <0x4>;
+				device_type = "ethernet-phy";
+			};
+			tbi0: tbi-phy@11 {
+				reg = <0x11>;
+				device_type = "tbi-phy";
+			};
+		};
+
+		ethernet@24000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			device_type = "network";
+			model = "eTSEC";
+			compatible = "gianfar";
+			reg = <0x24000 0x1000>;
+			local-mac-address = [ 00 01 85 48 e0 10 ];
+			interrupts = <13 2 14 2 18 2>;
+			interrupt-parent = <&mpic>;
+			phy-handle = <&phy0>;
+		};
+
+		ethernet@25000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			device_type = "network";
+			model = "eTSEC";
+			compatible = "gianfar";
+			reg = <0x25000 0x1000>;
+			local-mac-address = [ 00 01 85 48 e1 10 ];
+			interrupts = <19 2 20 2 24 2>;
+			interrupt-parent = <&mpic>;
+			phy-handle = <&phy1>;
+		};
+
+		ethernet@26000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			device_type = "network";
+			model = "eTSEC";
+			compatible = "gianfar";
+			reg = <0x26000 0x1000>;
+			local-mac-address = [ 00 01 85 48 e2 10 ];
+			interrupts = <15 2 16 2 17 2>;
+			interrupt-parent = <&mpic>;
+			phy-handle = <&phy2>;
+		};
+
+		ethernet@27000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			device_type = "network";
+			model = "eTSEC";
+			compatible = "gianfar";
+			reg = <0x27000 0x1000>;
+			local-mac-address = [ 00 01 85 48 e2 10 ];
+			interrupts = <5 2 22 2 23 2>;
+			interrupt-parent = <&mpic>;
+			phy-handle = <&phy3>;
+		};
+
+		serial@4500 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x4500 0x100>;	// reg base, size
+			clock-frequency = <0x17c841c0>;
+			interrupts = <26 2>;
+			interrupt-parent = <&mpic>;
+		};
+
+		serial@4600 {
+			device_type = "serial";
+			compatible = "ns16550";
+			reg = <0x4600 0x100>;	// reg base, size
+			clock-frequency = <0x17c841c0>;
+			interrupts = <26 2>;
+			interrupt-parent = <&mpic>;
+		};
+
+		i2c@3000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			cell-index = <0>;
+			compatible = "fsl-i2c";
+			reg = <0x3000 0x100>;
+			interrupts = <27 2>;
+			interrupt-parent = <&mpic>;
+			dfsrr;
+			rtc@68 {
+				compatible = "rtc,m41t81";
+				reg = <0x68>;
+			};
+		};
+
+		i2c@3100 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			cell-index = <1>;
+			compatible = "fsl-i2c";
+			reg = <0x3100 0x100>;
+			interrupts = <27 2>;
+			interrupt-parent = <&mpic>;
+			dfsrr;
+		};
+
+	};
+
+	pci@e0008000 {
+		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+               interrupt-map = <
+                       /* IDSEL 0x12 (AD[18]) on BCM956820 boards */
+                       0x9000 0x0 0x0 0x1 &mpic 0x30 0x1
+                       /* IDSEL 0x1e (AD[30]) on BCM956636 boards */
+                       0xf000 0x0 0x0 0x1 &mpic 0x30 0x1>;
+
+		interrupt-parent = <&mpic>;
+		interrupts = <24 2>;
+		bus-range = <0 0>;
+		ranges = <0x02000000 0x0 0x50000000 0x50000000 0x0 0x10000000
+			  0x01000000 0x0 0x00000000 0xe2000000 0x0 0x04000000>;
+		clock-frequency = <0x3b74a460>;
+		#interrupt-cells = <1>;
+		#size-cells = <2>;
+		#address-cells = <3>;
+		reg = <0xe0008000 0x1000>;
+		compatible = "85xx";
+		device_type = "pci";
+
+	};
+
+	/* PCI Express */
+	pcie@e000a000 {
+		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+		interrupt-map = <
+
+			/* IDSEL 0x0 (PEX) */
+			00000 0x0 0x0 0x1 &mpic 0x30 0x1
+			00000 0x0 0x0 0x2 &mpic 0x31 0x1
+			00000 0x0 0x0 0x3 &mpic 0x32 0x1
+			00000 0x0 0x0 0x4 &mpic 0x33 0x1>;
+
+		interrupt-parent = <&mpic>;
+		interrupts = <0xa 0x2>;
+		bus-range = <0x80 0xff>;
+		ranges = <0x02000000 0x0 0x60000000 0x60000000 0x0 0x10000000
+			  0x01000000 0x0 0x00000000 0xe8000000 0x0 0x10000000>;
+		clock-frequency = <33333333>;
+		#interrupt-cells = <1>;
+		#size-cells = <2>;
+		#address-cells = <3>;
+		reg = <0xe000a000 0x1000>;
+		compatible = "fsl,mpc8548-pcie";
+		device_type = "pci";
+	};
+
+	localbus@0xe0005000 {
+		#address-cells = <2>;
+		#size-cells = <1>;
+		compatible = "fsl,elbc", "simple-bus";
+		reg = <0xe0005000 0x1000>;
+		interrupt-parent = <&mpic>;
+
+		ranges = <0x0 0x0 0xf0000000 0x08000000
+			  0x1 0x0 0xf8000000 0x08000000>;
+
+		flash@0,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "cfi-flash";
+			reg = <0x0 0x0 0x08000000>;
+			bank-width = <2>;
+			device-width = <1>;
+
+			partition@0 {
+				label = "kernel";
+				reg = <0x00000000 0x003e0000>;
+			};
+			partition@1 {
+				label = "device-tree";
+				reg = <0x003e0000 0x00020000>;
+			};
+			partition@2 {
+				label = "root-overlay";
+				reg = <0x00400000 0x07b00000>;
+			};
+			partition@3 {
+				label = "recovery-cfe-bootloader";
+				reg = <0x07f00000 0x00100000>;
+				readonly;
+			};
+		};
+
+		flash@1,0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "cfi-flash";
+			reg = <0x1 0x0 0x08000000>;
+			bank-width = <2>;
+			device-width = <1>;
+
+			partition@0 {
+				label = "root";
+				reg = <0x00000000 0x07f00000>;
+			};
+			partition@1 {
+				label = "root-ro";
+				reg = <0x00000000 0x07f00000>;
+			};
+			partition@2 {
+				label = "cfe-bootloader";
+				reg = <0x07f00000 0x00100000>;
+				readonly;
+			};
+		};
+	};
+};
diff --git a/arch/powerpc/platforms/85xx/bcm98548xmc.c b/arch/powerpc/platforms/85xx/bcm98548xmc.c
new file mode 100644
index 0000000..79d4e92
--- /dev/null
+++ b/arch/powerpc/platforms/85xx/bcm98548xmc.c
@@ -0,0 +1,228 @@
+/*
+ * MPC85xx setup and early boot code plus other random bits.
+ *
+ * Maintained by Kumar Gala (see MAINTAINERS for contact information)
+ *
+ * Copyright 2005 Freescale Semiconductor Inc.
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ */
+
+#include <linux/stddef.h>
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/errno.h>
+#include <linux/reboot.h>
+#include <linux/pci.h>
+#include <linux/of_platform.h>
+#include <linux/kdev_t.h>
+#include <linux/major.h>
+#include <linux/console.h>
+#include <linux/delay.h>
+#include <linux/seq_file.h>
+#include <linux/initrd.h>
+#include <linux/module.h>
+#include <linux/fsl_devices.h>
+
+#include <asm/system.h>
+#include <asm/pgtable.h>
+#include <asm/page.h>
+#include <asm/atomic.h>
+#include <asm/time.h>
+#include <asm/io.h>
+#include <asm/machdep.h>
+#include <asm/ipic.h>
+#include <asm/pci-bridge.h>
+#include <asm/irq.h>
+#include <mm/mmu_decl.h>
+#include <asm/prom.h>
+#include <asm/udbg.h>
+#include <asm/mpic.h>
+#include <sysdev/fsl_soc.h>
+#include <sysdev/fsl_pci.h>
+
+#ifndef CONFIG_PCI
+unsigned long isa_io_base = 0;
+unsigned long isa_mem_base = 0;
+#endif
+
+static void __init bcm98548xmc_pic_init(void)
+{
+	struct mpic *mpic;
+	struct resource r;
+	struct device_node *np = NULL;
+
+	np = of_find_node_by_type(np, "open-pic");
+
+	if (np == NULL) {
+		printk(KERN_ERR "Could not find open-pic node\n");
+		return;
+	}
+
+	if (of_address_to_resource(np, 0, &r)) {
+		printk(KERN_ERR "Failed to map mpic register space\n");
+		of_node_put(np);
+		return;
+	}
+
+	mpic = mpic_alloc(np, r.start,
+			MPIC_PRIMARY | MPIC_WANTS_RESET | MPIC_BIG_ENDIAN,
+			4, 0, " OpenPIC  ");
+	BUG_ON(mpic == NULL);
+
+	/* Return the mpic node */
+	of_node_put(np);
+
+	mpic_assign_isu(mpic, 0, r.start + 0x10200);
+	mpic_assign_isu(mpic, 1, r.start + 0x10280);
+	mpic_assign_isu(mpic, 2, r.start + 0x10300);
+	mpic_assign_isu(mpic, 3, r.start + 0x10380);
+	mpic_assign_isu(mpic, 4, r.start + 0x10400);
+	mpic_assign_isu(mpic, 5, r.start + 0x10480);
+	mpic_assign_isu(mpic, 6, r.start + 0x10500);
+	mpic_assign_isu(mpic, 7, r.start + 0x10580);
+
+	/* Used only for 8548 so far, but no harm in
+	 * allocating them for everyone */
+	mpic_assign_isu(mpic, 8, r.start + 0x10600);
+	mpic_assign_isu(mpic, 9, r.start + 0x10680);
+	mpic_assign_isu(mpic, 10, r.start + 0x10700);
+	mpic_assign_isu(mpic, 11, r.start + 0x10780);
+
+	/* External Interrupts */
+	mpic_assign_isu(mpic, 12, r.start + 0x10000);
+	mpic_assign_isu(mpic, 13, r.start + 0x10080);
+	mpic_assign_isu(mpic, 14, r.start + 0x10100);
+
+	mpic_init(mpic);
+
+}
+
+static struct of_device_id __initdata bcm98548xmc_ids[] = {
+	{ .type = "soc", },
+	{ .compatible = "soc", },
+	{ .compatible = "simple-bus", },
+	{},
+};
+
+static int __init bcm98548xmc_publish_devices(void)
+{
+	return of_platform_bus_probe(NULL, bcm98548xmc_ids, NULL);
+}
+machine_device_initcall(bcm98548xmc, bcm98548xmc_publish_devices);
+
+/*
+ * Setup the architecture
+ */
+static void __init bcm98548xmc_setup_arch(void)
+{
+	struct device_node *cpu;
+#ifdef CONFIG_PCI
+	struct device_node *np;
+#endif
+
+	if (ppc_md.progress)
+		ppc_md.progress("bcm98548xmc_setup_arch()", 0);
+
+	cpu = of_find_node_by_type(NULL, "cpu");
+	if (cpu != 0) {
+		const unsigned int *fp;
+
+		fp = of_get_property(cpu, "clock-frequency", NULL);
+		if (fp != 0)
+			loops_per_jiffy = *fp / HZ;
+		else
+			loops_per_jiffy = 500000000 / HZ;
+		of_node_put(cpu);
+	}
+
+#ifdef CONFIG_PCI
+	for (np = NULL; (np = of_find_node_by_type(np, "pci")) != NULL;) {
+            struct resource rsrc;
+            of_address_to_resource(np, 0, &rsrc);
+            if ((rsrc.start & 0xfffff) == 0x8000)
+                fsl_add_bridge(np, 1);
+            else
+                fsl_add_bridge(np, 0);
+        }
+#endif
+
+	powersave_nap = 0;
+}
+
+static void bcm98548xmc_show_cpuinfo(struct seq_file *m)
+{
+	uint pvid, svid, phid1;
+	uint memsize = total_memory;
+
+	pvid = mfspr(SPRN_PVR);
+	svid = mfspr(SPRN_SVR);
+
+	seq_printf(m, "Vendor\t\t: Freescale Semiconductor\n");
+	seq_printf(m, "PVR\t\t: 0x%x\n", pvid);
+	seq_printf(m, "SVR\t\t: 0x%x\n", svid);
+
+	/* Display cpu Pll setting */
+	phid1 = mfspr(SPRN_HID1);
+	seq_printf(m, "PLL setting\t: 0x%x\n", ((phid1 >> 24) & 0x3f));
+
+	/* Display the amount of memory */
+	seq_printf(m, "Memory\t\t: %d MB\n", memsize / (1024 * 1024));
+}
+
+static __be32 __iomem *rstcr;
+static __be32 __iomem *rstdr;
+static int __init bcm98548xmc_init_rstcr(void)
+{
+	/* map reset control register */
+	printk(KERN_INFO "bcm98548xmc : map reset control register.\n");
+	rstdr = ioremap(get_immrbase() + 0xE0040, 0xff);
+	rstcr = ioremap(get_immrbase() + 0xE0030, 0xff);
+	return 0;
+}
+arch_initcall(bcm98548xmc_init_rstcr);
+
+void bcm98548xmc_restart(char *cmd)
+{
+	local_irq_disable();
+	if (rstcr && rstdr) {
+		/* set reset control register */
+		out_be32(rstdr, ~0x0);	/* HRESET_REQ */
+		out_be32(rstcr, 0x200);	/* HRESET_REQ */
+		out_be32(rstdr, ~0x1);	/* HRESET_REQ */
+		out_be32(rstdr, ~0x3);	/* HRESET_REQ */
+	} else
+		printk (KERN_EMERG "Error: reset control register not mapped."
+				"Please power cycle board manually!\n");
+	while(1);
+}
+
+/*
+ * Called very early, device-tree isn't unflattened
+ */
+static int __init bcm98548xmc_probe(void)
+{
+	unsigned long root = of_get_flat_dt_root();
+
+	if (of_flat_dt_is_compatible(root, "bcm,BCM98548XMC")) {
+		return 1;
+	}
+
+	return 0;
+}
+
+define_machine(bcm98548xmc) {
+	.name		= "BCM98548 XMC",
+	.probe		= bcm98548xmc_probe,
+	.setup_arch	= bcm98548xmc_setup_arch,
+	.init_IRQ	= bcm98548xmc_pic_init,
+	.show_cpuinfo	= bcm98548xmc_show_cpuinfo,
+	.get_irq	= mpic_get_irq,
+	.power_save	= e500_idle,
+	.restart	= bcm98548xmc_restart,
+	.calibrate_decr = generic_calibrate_decr,
+	.progress	= udbg_progress,
+};
