<profile>

<section name = "Vitis HLS Report for 'dct_1d_Pipeline_DCT_Outer_Loop'" level="0">
<item name = "Date">Fri Feb 14 10:39:53 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">dct_solution4</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.580 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16, 16, 0.160 us, 0.160 us, 9, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DCT_Outer_Loop">14, 14, 8, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 5, -, -, -</column>
<column name="Expression">-, -, 0, 136, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 18, -</column>
<column name="Memory">0, -, 119, 16, -</column>
<column name="Multiplexer">-, -, 0, 36, -</column>
<column name="Register">-, -, 557, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_14ns_16s_29_1_1_U3">mul_14ns_16s_29_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_15s_16s_29_1_1_U4">mul_15s_16s_29_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_15s_16s_29_1_1_U5">mul_15s_16s_29_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_15s_13ns_29_4_1_U6">mac_muladd_16s_15s_13ns_29_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_15s_29ns_29_4_1_U8">mac_muladd_16s_15s_29ns_29_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_15s_29s_29_4_1_U7">mac_muladd_16s_15s_29s_29_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_15s_29s_29_4_1_U9">mac_muladd_16s_15s_29s_29_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_15s_29s_29_4_1_U10">mac_muladd_16s_15s_29s_29_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_1d_dct_coeff_table_0_U">dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_0_ROM_AUTO_1R, 0, 14, 2, 0, 8, 14, 1, 112</column>
<column name="dct_1d_dct_coeff_table_1_U">dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_1_ROM_AUTO_1R, 0, 15, 2, 0, 8, 15, 1, 120</column>
<column name="dct_1d_dct_coeff_table_2_U">dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_2_ROM_AUTO_1R, 0, 15, 2, 0, 8, 15, 1, 120</column>
<column name="dct_1d_dct_coeff_table_3_U">dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_3_ROM_AUTO_1R, 0, 15, 2, 0, 8, 15, 1, 120</column>
<column name="dct_1d_dct_coeff_table_4_U">dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_4_ROM_AUTO_1R, 0, 15, 2, 0, 8, 15, 1, 120</column>
<column name="dct_1d_dct_coeff_table_5_U">dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_5_ROM_AUTO_1R, 0, 15, 2, 0, 8, 15, 1, 120</column>
<column name="dct_1d_dct_coeff_table_6_U">dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_6_ROM_AUTO_1R, 0, 15, 2, 0, 8, 15, 1, 120</column>
<column name="dct_1d_dct_coeff_table_7_U">dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_7_ROM_AUTO_1R, 0, 15, 2, 0, 8, 15, 1, 120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln39_fu_295_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln46_2_fu_359_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln46_6_fu_355_p2">+, 0, 0, 36, 29, 29</column>
<column name="add_ln46_7_fu_363_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln46_8_fu_381_p2">+, 0, 0, 14, 6, 6</column>
<column name="icmp_ln39_fu_289_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_1">9, 2, 4, 8</column>
<column name="k_fu_74">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln46_1_reg_602">29, 0, 29, 0</column>
<column name="add_ln46_6_reg_607">29, 0, 29, 0</column>
<column name="add_ln46_reg_597">29, 0, 29, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="coeff_2_reg_552">15, 0, 15, 0</column>
<column name="coeff_4_reg_562">15, 0, 15, 0</column>
<column name="coeff_reg_542">14, 0, 14, 0</column>
<column name="k_1_reg_477">4, 0, 4, 0</column>
<column name="k_fu_74">4, 0, 4, 0</column>
<column name="mul_ln46_2_reg_577">29, 0, 29, 0</column>
<column name="mul_ln46_4_reg_582">29, 0, 29, 0</column>
<column name="mul_ln46_6_reg_587">29, 0, 29, 0</column>
<column name="sext_ln46_1_cast_reg_472">29, 0, 29, 0</column>
<column name="sext_ln46_2_cast_reg_442">29, 0, 29, 0</column>
<column name="sext_ln46_3_cast_reg_447">29, 0, 29, 0</column>
<column name="sext_ln46_4_cast_reg_452">29, 0, 29, 0</column>
<column name="sext_ln46_5_cast_reg_437">29, 0, 29, 0</column>
<column name="sext_ln46_6_cast_reg_457">29, 0, 29, 0</column>
<column name="sext_ln46_7_cast_reg_467">29, 0, 29, 0</column>
<column name="sext_ln46_cast_reg_462">29, 0, 29, 0</column>
<column name="trunc_ln_reg_612">16, 0, 16, 0</column>
<column name="zext_ln39_reg_486">4, 0, 64, 60</column>
<column name="k_1_reg_477">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_1d_Pipeline_DCT_Outer_Loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_1d_Pipeline_DCT_Outer_Loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_1d_Pipeline_DCT_Outer_Loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_1d_Pipeline_DCT_Outer_Loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_1d_Pipeline_DCT_Outer_Loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_1d_Pipeline_DCT_Outer_Loop, return value</column>
<column name="zext_ln46_1">in, 6, ap_none, zext_ln46_1, scalar</column>
<column name="dst_address0">out, 6, ap_memory, dst, array</column>
<column name="dst_ce0">out, 1, ap_memory, dst, array</column>
<column name="dst_we0">out, 1, ap_memory, dst, array</column>
<column name="dst_d0">out, 16, ap_memory, dst, array</column>
<column name="sext_ln46_1">in, 16, ap_none, sext_ln46_1, scalar</column>
<column name="sext_ln46_7">in, 16, ap_none, sext_ln46_7, scalar</column>
<column name="sext_ln46">in, 16, ap_none, sext_ln46, scalar</column>
<column name="sext_ln46_6">in, 16, ap_none, sext_ln46_6, scalar</column>
<column name="sext_ln46_4">in, 16, ap_none, sext_ln46_4, scalar</column>
<column name="sext_ln46_3">in, 16, ap_none, sext_ln46_3, scalar</column>
<column name="sext_ln46_2">in, 16, ap_none, sext_ln46_2, scalar</column>
<column name="sext_ln46_5">in, 16, ap_none, sext_ln46_5, scalar</column>
</table>
</item>
</section>
</profile>
