
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 4000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs tracer/400.perlbench-41B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C stream prefetcher 

Warmup complete CPU 0 instructions: 1000002 cycles: 250101 (Simulation time: 0 hr 0 min 1 sec) 

Finished CPU 0 instructions: 4000000 cycles: 6492319 cumulative IPC: 0.616113 (Simulation time: 0 hr 0 min 10 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.616113 instructions: 4000000 cycles: 6492319
cpu0_DTLB TOTAL     ACCESS:     976830  HIT:     961369  MISS:      15461
cpu0_DTLB LOAD      ACCESS:     634736  HIT:     621679  MISS:      13057
cpu0_DTLB RFO       ACCESS:     342094  HIT:     339690  MISS:       2404
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.7594 cycles
cpu0_ITLB TOTAL     ACCESS:     348658  HIT:     347800  MISS:        858
cpu0_ITLB LOAD      ACCESS:     348658  HIT:     347800  MISS:        858
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 28.9802 cycles
cpu0_L1I TOTAL     ACCESS:     340902  HIT:     319059  MISS:      21843
cpu0_L1I LOAD      ACCESS:     340902  HIT:     319059  MISS:      21843
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 25.2372 cycles
cpu0_STLB TOTAL     ACCESS:      16319  HIT:      14976  MISS:       1343
cpu0_STLB LOAD      ACCESS:      13915  HIT:      12761  MISS:       1154
cpu0_STLB RFO       ACCESS:       2404  HIT:       2215  MISS:        189
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 205.503 cycles
cpu0_L1D TOTAL     ACCESS:    1269709  HIT:    1248978  MISS:      20731
cpu0_L1D LOAD      ACCESS:     661686  HIT:     643285  MISS:      18401
cpu0_L1D RFO       ACCESS:     606685  HIT:     604444  MISS:       2241
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1338  HIT:       1249  MISS:         89
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 88.2562 cycles
cpu0_L2C TOTAL     ACCESS:      54704  HIT:      38992  MISS:      15712
cpu0_L2C LOAD      ACCESS:      40244  HIT:      29206  MISS:      11038
cpu0_L2C RFO       ACCESS:       2241  HIT:       1044  MISS:       1197
cpu0_L2C PREFETCH  ACCESS:       7094  HIT:       3654  MISS:       3440
cpu0_L2C WRITEBACK ACCESS:       5036  HIT:       5003  MISS:         33
cpu0_L2C TRANSLATION ACCESS:         89  HIT:         85  MISS:          4
cpu0_L2C PREFETCH  REQUESTED:       7100  ISSUED:       7100  USEFUL:       1060  USELESS:       1351
cpu0_L2C AVERAGE MISS LATENCY: 158.192 cycles
LLC TOTAL     ACCESS:      17051  HIT:       2782  MISS:      14269
LLC LOAD      ACCESS:      11037  HIT:       1009  MISS:      10028
LLC RFO       ACCESS:       1197  HIT:        104  MISS:       1093
LLC PREFETCH  ACCESS:       3441  HIT:        295  MISS:       3146
LLC WRITEBACK ACCESS:       1372  HIT:       1372  MISS:          0
LLC TRANSLATION ACCESS:          4  HIT:          2  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 151.135 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2671  ROW_BUFFER_MISS:      11598
 DBUS AVG_CONGESTED_CYCLE:    3.91628
 WQ ROW_BUFFER_HIT:          1  ROW_BUFFER_MISS:          1  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.2783% MPKI: 11.791 Average ROB Occupancy at Mispredict: 43.6065
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.12325
BRANCH_INDIRECT: 0.957
BRANCH_CONDITIONAL: 8.94625
BRANCH_DIRECT_CALL: 0.12275
BRANCH_INDIRECT_CALL: 1.171
BRANCH_RETURN: 0.47075

