<stg><name>cnn_Pipeline_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %arrayinit_curidx8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayinit_curidx8"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %trunc_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %add_ln69_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln69_3

]]></Node>
<StgValue><ssdm name="add_ln69_3_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i6 0, i6 %arrayinit_curidx8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i12 0, i12 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i6 0, i6 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %arrayinit.body7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
arrayinit.body7:0 %phi_urem_load = load i6 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
arrayinit.body7:1 %phi_mul_load = load i12 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
arrayinit.body7:2 %arrayinit_curidx8_load = load i6 %arrayinit_curidx8

]]></Node>
<StgValue><ssdm name="arrayinit_curidx8_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayinit.body7:3 %specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayinit.body7:4 %speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 34, i64 34, i64 34

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln69"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayinit.body7:5 %add_ln69 = add i12 %phi_mul_load, i12 74

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayinit.body7:6 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i12.i32.i32, i12 %phi_mul_load, i32 9, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="3">
<![CDATA[
arrayinit.body7:7 %zext_ln69 = zext i3 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body7:8 %add_ln69_2 = add i6 %add_ln69_3_read, i6 %zext_ln69

]]></Node>
<StgValue><ssdm name="add_ln69_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
arrayinit.body7:9 %zext_ln69_1 = zext i6 %add_ln69_2

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:10 %pad_img0_addr = getelementptr i24 %pad_img0, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:11 %pad_img0_1_addr = getelementptr i24 %pad_img0_1, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:12 %pad_img0_2_addr = getelementptr i24 %pad_img0_2, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_2_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:13 %pad_img0_3_addr = getelementptr i24 %pad_img0_3, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_3_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:14 %pad_img0_4_addr = getelementptr i24 %pad_img0_4, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_4_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:15 %pad_img0_5_addr = getelementptr i24 %pad_img0_5, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_5_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:16 %pad_img0_6_addr = getelementptr i24 %pad_img0_6, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_6_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:17 %pad_img0_7_addr = getelementptr i24 %pad_img0_7, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_7_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:18 %pad_img0_8_addr = getelementptr i24 %pad_img0_8, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_8_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:19 %pad_img0_9_addr = getelementptr i24 %pad_img0_9, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_9_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:20 %pad_img0_10_addr = getelementptr i24 %pad_img0_10, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_10_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:21 %pad_img0_11_addr = getelementptr i24 %pad_img0_11, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_11_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:22 %pad_img0_12_addr = getelementptr i24 %pad_img0_12, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_12_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:23 %pad_img0_13_addr = getelementptr i24 %pad_img0_13, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_13_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:24 %pad_img0_14_addr = getelementptr i24 %pad_img0_14, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_14_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:25 %pad_img0_15_addr = getelementptr i24 %pad_img0_15, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_15_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:26 %pad_img0_16_addr = getelementptr i24 %pad_img0_16, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_16_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:27 %pad_img0_17_addr = getelementptr i24 %pad_img0_17, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_17_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:28 %pad_img0_18_addr = getelementptr i24 %pad_img0_18, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_18_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:29 %pad_img0_19_addr = getelementptr i24 %pad_img0_19, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_19_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:30 %pad_img0_20_addr = getelementptr i24 %pad_img0_20, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_20_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:31 %pad_img0_21_addr = getelementptr i24 %pad_img0_21, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_21_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:32 %pad_img0_22_addr = getelementptr i24 %pad_img0_22, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_22_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:33 %pad_img0_23_addr = getelementptr i24 %pad_img0_23, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_23_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:34 %pad_img0_24_addr = getelementptr i24 %pad_img0_24, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_24_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:35 %pad_img0_25_addr = getelementptr i24 %pad_img0_25, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_25_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:36 %pad_img0_26_addr = getelementptr i24 %pad_img0_26, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_26_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body7:37 %pad_img0_27_addr = getelementptr i24 %pad_img0_27, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="pad_img0_27_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="6">
<![CDATA[
arrayinit.body7:38 %trunc_ln69 = trunc i6 %phi_urem_load

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body7:39 %add_ln69_1 = add i6 %arrayinit_curidx8_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayinit.body7:40 %switch_ln0 = switch i2 %trunc_ln_read, void %arrayinit.cur93.case.3, i2 0, void %arrayinit.cur93.case.0, i2 1, void %arrayinit.cur93.case.1, i2 2, void %arrayinit.cur93.case.2

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
arrayinit.cur93.case.2:0 %switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur93_2.case.6, i3 0, void %arrayinit.cur93_2.case.0, i3 1, void %arrayinit.cur93_2.case.1, i3 2, void %arrayinit.cur93_2.case.2, i3 3, void %arrayinit.cur93_2.case.3, i3 4, void %arrayinit.cur93_2.case.4, i3 5, void %arrayinit.cur93_2.case.5

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_2.case.5:0 %store_ln69 = store i24 0, i6 %pad_img0_19_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_2.case.5:1 %br_ln0 = br void %arrayinit.cur93_2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_2.case.4:0 %store_ln69 = store i24 0, i6 %pad_img0_18_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_2.case.4:1 %br_ln0 = br void %arrayinit.cur93_2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_2.case.3:0 %store_ln69 = store i24 0, i6 %pad_img0_17_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_2.case.3:1 %br_ln0 = br void %arrayinit.cur93_2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_2.case.2:0 %store_ln69 = store i24 0, i6 %pad_img0_16_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_2.case.2:1 %br_ln0 = br void %arrayinit.cur93_2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_2.case.1:0 %store_ln69 = store i24 0, i6 %pad_img0_15_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_2.case.1:1 %br_ln0 = br void %arrayinit.cur93_2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_2.case.0:0 %store_ln69 = store i24 0, i6 %pad_img0_14_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_2.case.0:1 %br_ln0 = br void %arrayinit.cur93_2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_2.case.6:0 %store_ln69 = store i24 0, i6 %pad_img0_20_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
<literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_2.case.6:1 %br_ln0 = br void %arrayinit.cur93_2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_2.exit:0 %br_ln0 = br void %arrayinit.cur93.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
arrayinit.cur93.case.1:0 %switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur93_1.case.6, i3 0, void %arrayinit.cur93_1.case.0, i3 1, void %arrayinit.cur93_1.case.1, i3 2, void %arrayinit.cur93_1.case.2, i3 3, void %arrayinit.cur93_1.case.3, i3 4, void %arrayinit.cur93_1.case.4, i3 5, void %arrayinit.cur93_1.case.5

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_1.case.5:0 %store_ln69 = store i24 0, i6 %pad_img0_12_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_1.case.5:1 %br_ln0 = br void %arrayinit.cur93_1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_1.case.4:0 %store_ln69 = store i24 0, i6 %pad_img0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_1.case.4:1 %br_ln0 = br void %arrayinit.cur93_1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_1.case.3:0 %store_ln69 = store i24 0, i6 %pad_img0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_1.case.3:1 %br_ln0 = br void %arrayinit.cur93_1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_1.case.2:0 %store_ln69 = store i24 0, i6 %pad_img0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_1.case.2:1 %br_ln0 = br void %arrayinit.cur93_1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_1.case.1:0 %store_ln69 = store i24 0, i6 %pad_img0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_1.case.1:1 %br_ln0 = br void %arrayinit.cur93_1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_1.case.0:0 %store_ln69 = store i24 0, i6 %pad_img0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_1.case.0:1 %br_ln0 = br void %arrayinit.cur93_1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_1.case.6:0 %store_ln69 = store i24 0, i6 %pad_img0_13_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_1.case.6:1 %br_ln0 = br void %arrayinit.cur93_1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_1.exit:0 %br_ln0 = br void %arrayinit.cur93.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
arrayinit.cur93.case.0:0 %switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur93_0.case.6, i3 0, void %arrayinit.cur93_0.case.0, i3 1, void %arrayinit.cur93_0.case.1, i3 2, void %arrayinit.cur93_0.case.2, i3 3, void %arrayinit.cur93_0.case.3, i3 4, void %arrayinit.cur93_0.case.4, i3 5, void %arrayinit.cur93_0.case.5

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_0.case.5:0 %store_ln69 = store i24 0, i6 %pad_img0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_0.case.5:1 %br_ln0 = br void %arrayinit.cur93_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_0.case.4:0 %store_ln69 = store i24 0, i6 %pad_img0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_0.case.4:1 %br_ln0 = br void %arrayinit.cur93_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_0.case.3:0 %store_ln69 = store i24 0, i6 %pad_img0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_0.case.3:1 %br_ln0 = br void %arrayinit.cur93_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_0.case.2:0 %store_ln69 = store i24 0, i6 %pad_img0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_0.case.2:1 %br_ln0 = br void %arrayinit.cur93_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_0.case.1:0 %store_ln69 = store i24 0, i6 %pad_img0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_0.case.1:1 %br_ln0 = br void %arrayinit.cur93_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_0.case.0:0 %store_ln69 = store i24 0, i6 %pad_img0_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_0.case.0:1 %br_ln0 = br void %arrayinit.cur93_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_0.case.6:0 %store_ln69 = store i24 0, i6 %pad_img0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_0.case.6:1 %br_ln0 = br void %arrayinit.cur93_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_0.exit:0 %br_ln0 = br void %arrayinit.cur93.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
arrayinit.cur93.case.3:0 %switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur93_3.case.6, i3 0, void %arrayinit.cur93_3.case.0, i3 1, void %arrayinit.cur93_3.case.1, i3 2, void %arrayinit.cur93_3.case.2, i3 3, void %arrayinit.cur93_3.case.3, i3 4, void %arrayinit.cur93_3.case.4, i3 5, void %arrayinit.cur93_3.case.5

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_3.case.5:0 %store_ln69 = store i24 0, i6 %pad_img0_26_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_3.case.5:1 %br_ln0 = br void %arrayinit.cur93_3.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_3.case.4:0 %store_ln69 = store i24 0, i6 %pad_img0_25_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_3.case.4:1 %br_ln0 = br void %arrayinit.cur93_3.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_3.case.3:0 %store_ln69 = store i24 0, i6 %pad_img0_24_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_3.case.3:1 %br_ln0 = br void %arrayinit.cur93_3.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_3.case.2:0 %store_ln69 = store i24 0, i6 %pad_img0_23_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_3.case.2:1 %br_ln0 = br void %arrayinit.cur93_3.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_3.case.1:0 %store_ln69 = store i24 0, i6 %pad_img0_22_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_3.case.1:1 %br_ln0 = br void %arrayinit.cur93_3.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_3.case.0:0 %store_ln69 = store i24 0, i6 %pad_img0_21_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_3.case.0:1 %br_ln0 = br void %arrayinit.cur93_3.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur93_3.case.6:0 %store_ln69 = store i24 0, i6 %pad_img0_27_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
<literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_3.case.6:1 %br_ln0 = br void %arrayinit.cur93_3.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur93_3.exit:0 %br_ln0 = br void %arrayinit.cur93.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.cur93.exit:0 %add_ln69_4 = add i6 %phi_urem_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln69_4"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.cur93.exit:1 %icmp_ln69 = icmp_ult  i6 %add_ln69_4, i6 7

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
arrayinit.cur93.exit:2 %select_ln69 = select i1 %icmp_ln69, i6 %add_ln69_4, i6 0

]]></Node>
<StgValue><ssdm name="select_ln69"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.cur93.exit:3 %icmp_ln69_1 = icmp_eq  i6 %arrayinit_curidx8_load, i6 33

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayinit.cur93.exit:4 %store_ln69 = store i6 %add_ln69_1, i6 %arrayinit_curidx8

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayinit.cur93.exit:5 %store_ln69 = store i12 %add_ln69, i12 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayinit.cur93.exit:6 %store_ln69 = store i6 %select_ln69, i6 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayinit.cur93.exit:7 %br_ln69 = br i1 %icmp_ln69_1, void %arrayinit.body7, void %arrayinit.end12.exitStub

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0">
<![CDATA[
arrayinit.end12.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
