spice

* bug in subckt (l1)?
.options noincmode
* .options nobypass

.options method euler

.verilog
load ./motor.so
paramset mymotor motor;
	.R_inertia=1;
	.R_fric=1;
endparamset

mymotor M1 (0,np,nsens);

spice
.param pv=1
.param iv=0
.param delay=0
.param rise=0.1

V1 ndd 0 pwl (0,0, 0.1,1, 1,1, 2,-1, 3,0, 5,0)
R1 ndd np 10

.store tran omega(M1) v(nsens)
.print tran v(ndd) v(M1.l1) omega(M1)
.print dc v(ndd) omega(M1) v(M1.nodes) reff(M1) P_el(M1) P_rad(M1) P_rot(M1) v(nsens) state0(M1)
.dc > /dev/null
.tr 0 5 .05 trace=n basic
.end

