----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    17:05:21 11/12/2015 
-- Design Name: 
-- Module Name:    controller - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

-- å·¥ä½œåœ¨IDçº

entity controller is
Port(
	-- è¾“å…¥çš„æŒ‡ä»¤çš„å­—æ®µ
	-- æ˜¯å¦å†™CP0
	mc0:in std_logic;
	op:in std_logic_vector(5 downto 0);
	funct:in std_logic_vector(5 downto 0);
	-- æ˜¯å¦åœ¨å»¶è¿Ÿæ§½
	inDelaySlot:out std_logic;
	---- è½¯é‡ç½	
	--riskReset:in std_logic;
	-- ä¿¡å·è¾“å‡º
	-- å“ªç§ç±»å‹çš„è·³è½	--"00" è¡¨ç¤ºè¿™ä¸æ˜¯ä¸€ä¸ªè·³è½¬å‹æŒ‡ä»¤
	--"01" è¡¨ç¤ºè¿™æ˜¯ä¸€ä¸jump ä¿¡å·
	--"10" è¡¨ç¤ºè¿™æ˜¯ä¸€ä¸branch ä¿¡å·
	--"11" æœªå®šä¹	
	branchOrJump:out std_logic_vector(1 downto 0);
	-- ä»å¯„å­˜å…¶ä¸­è·å¾—è·³è½¬åœ°å€,è¿˜æ˜¯ä»ç«‹å³æ•°è·å¾—è·³è½¬åœ°å€ '1'è¡¨ç¤ºreg
	jumpRegOrImm:out std_logic;
	-- å†™å›å¯„å­˜å™¨æ˜¯è°	
	writeBackReg:out std_logic_vector(1 downto 0);
	-- ALUçš„æ“ä½œä¿¡å	--"0000" è¡¨ç¤º ALU å°†è¿›è¡Œå·¦ç§»è¿ç®	--"0001" è¡¨ç¤º ALU å°†è¿›è¡Œé€»è¾‘å³ç§»è¿ç®—
	--"0010" è¡¨ç¤º ALU å°†è¿›è¡Œç®—æœ¯å³ç§»è¿ç®	--"0011" è¡¨ç¤º ALU å°†è¿›è¡Œå‡æ³•è¿ç®	--"0100" è¡¨ç¤º ALU å°†è¿›è¡Œä¸è¿ç®—
	--"0101" è¡¨ç¤º ALU å°†è¿›è¡Œæˆ–è¿ç®—
	--"0110" è¡¨ç¤º ALU å°†è¿›è¡Œå¼‚æˆ–è¿ç®	--"0111" è¡¨ç¤º ALU å°†è¿›è¡Œæˆ–éè¿ç®	--"1000" è¡¨ç¤º ALU å°†è¿›è¡Œæœ‰ç¬¦å·å°äºè¿ç®—
	--"1001" è¡¨ç¤º ALU å°†è¿›è¡Œæ— ç¬¦å·å°äºè¿ç®—
	--"1010" è¡¨ç¤º ALU å°†è¿›è¡LUI è¿ç®—
	--"1011" è¡¨ç¤º ALU å°†è¿›è¡ŒåŠ æ³•è¿ç®	
	aluOp:out std_logic_vector(3 downto 0);
	-- å¯¹ç«‹å³æ•°è¿›è¡Œä½•ç§ç±»å‹çš„æ‰©å±'1' è¡¨ç¤ºç¬¦å·æ‰©å±•
	immExtend:out std_logic;
	-- ç¬¬äºŒæ“ä½œæ•°é€‰æ‹©: '1' è¡¨ç¤ºé€‰æ‹©ç«‹å³æ•	
	immOrRt:out std_logic;
	-- ç§»ä½æ—¶é€‰æ‹©è°ä½œä¸ºç§»ä½æ•° '1'è¡¨ç¤ºç§»ä½ç«‹å³æ•	
	slimmOrRs:out std_logic;
	---- ALUé€‰æ‹©è®¡ç®—ç»“æœè¾“å‡ºè¿˜æ˜¯è¾“å‡ºRPC? '1'é€‰æ‹©RPC
	--rpcOrALU:out std_logic;
	-- HI, LO, RPC, ALUAnsçš„é€‰æ‹©
	-- é€‰æ‹©ä¿¡å·
	-- "00" è¡¨ç¤ºcp0
	-- "01" è¡¨ç¤ºhilo
	-- "10" è¡¨ç¤ºalu
	-- "11" è¡¨ç¤ºpc
	exSelect:out std_logic_vector(1 downto 0);
	---- HI,LOä¸¤ä¸ªå¯„å­˜å™¨çš„è¯»æ§åˆè¿™ä¸ªä¿¡å·ä¸»è¦æ˜¯ç»™HI/LOæ¨¡å—è¾“å‡ºåšé€‰æ‹©
	----"00" XXXXXXX
	----"01" è¡¨ç¤ºå°†é€‰æ‹© Lo å¯„å­˜å™¨çš„å€	----"10" è¡¨ç¤ºå°†é€‰æ‹© Hi å¯„å­˜å™¨çš„å€	----"11" æœªå®šä¹	
	--hiloRead:out std_logic_vector(1 downto 0);
	hiloRead:out std_logic;
	-- æ˜¯å¦æœ‰è¯»å†…å­˜æ“ä½œ '1'è¡¨ç¤ºæœ	
	memRead:out std_logic;
	-- æ˜¯å¦æœ‰å†™å†…å­˜æ“ä½œ '1'è¡¨ç¤ºæœ	
	memWrite:out std_logic;
	-- é’ˆå¯¹loadç³»åˆ—æŒ‡ä»¤ å¯¹è¯»å‡ºçš„åŠå­—/å­—èŠ‚åšä½•ç§æ‰©å±'1'è¡¨ç¤ºç¬¦å·æ‰©å±•
	loadExMode:out std_logic;
	-- é’ˆå¯¹load/storeç³»åˆ—æŒ‡ä»¤ å£°æ˜è¯»å‡ºçš„å­—èŠ‚é•¿åº	-- 11 è¡¨ç¤ºå­—èŠ‚
	-- 10 è¡¨ç¤ºåŠå­—
	-- 00 è¡¨ç¤ºå­	
	stldLen:out std_logic_vector(1 downto 0);
	-- æ˜¯å¦è¦å†™ä¼šå¯„å­˜å™¨ '1'è¡¨ç¤ºè¦å†™å›	
	regWrite:out std_logic;
	-- æ˜¯å¦å†™CP0
	cp0Write:out std_logic;
	-- HI, LOçš„è¯»ä¿¡å·,'1'è¯»HI,'0'è¯»LO
	hiloWrite:out std_logic_vector(1 downto 0);
	-- æ§åˆ¶äº§ç”Ÿçš„å¼‚å¸¸ç 
	excCode:out std_logic_vector(31 downto 0);
	-- HI,LOä¸¤ä¸ªå¯„å­˜å™¨çš„å†™æ§åˆ	
	--"00" è¡¨ç¤ºä¸éœ€è¦å†™ Hi/Lo å¯„å­˜å™	
	--"01" è¡¨ç¤ºå°aluInput çš„å€¼å†™å…Lo å¯„å­˜å™	
	--"10" è¡¨ç¤ºå°aluInput çš„å€¼å†™å…Hi å¯„å­˜å™	
	--"11" è¡¨ç¤ºå°hiInput å’loInput åŒæ—¶å†™å…¥ Hi/Lo å¯„å­˜å™
	-- new in version 6
	isTLBWI:out std_logic;
	isTLBWR:out std_logic;
	isSB:out std_logic
);
end controller;

architecture Behavioral of controller is
constant special: std_logic_vector(5 downto 0) := "000000";
constant cp0:std_logic_vector(5 downto 0) := "010000";
constant RI:std_logic_vector(31 downto 0) := "00000000000000000000010000000000";
constant zero:std_logic_vector(31 downto 0) := "00000000000000000000000000000000";
constant SYSCALL : std_logic_vector (31 downto 0) := "00000000000000000000000100000000";
constant ERET : std_logic_vector (31 downto 0) := "01000000000000000000000000000000";
begin
	
	inDelaySlot <= '1' when ((op = special and funct = "001000")
							or (op = special and funct = "001001")
							or (op = "000010")
							or (op = "000011")) else
					'1' when ((op = "000100")
							or (op = "000111")
							or (op = "000110")
							or (op = "000101")
							or (op = "000001")) else
					'0';
	cp0Write <= mc0 when  op = cp0 else '0';
	branchOrJump <= "01" when ((op = special and funct = "001000")
								or (op = special and funct = "001001")
								or (op = "000010")
								or (op = "000011")) else
					"10" when ((op = "000100")
									or (op = "000111")
									or (op = "000110")
									or (op = "000101")
									or (op = "000001")) else
					"00";
	jumpRegOrImm <= '1' when ((op = special and funct = "001000")
					or (op = special and funct = "001001")) else
						'0';
	writeBackReg <= "01" when ((op = "001100")
							or (op = "001110")
							or (op = "001111")
							or (op = "001101")
							or (op = "001001")
							or (op = "001010")
							or (op = "001011")
							or (op = "100000")
							or (op = "100100")
							or (op = "100101")
							or (op = "100011")
							or (op = cp0 and mc0 = '0')) else
					"11" when (op = "000011") else		-- jalr is "rd"
					"10";
						
	aluOp <= 
		"1100" when ((op = cp0 and mc0 = '1')) else
		"0000" when ((op = special and funct = "000000") --å·¦ç§»
							or (op = special and funct = "000100")) else
		"0001" when ((op = special and funct = "000010") --é€»è¾‘å³ç§»
							or (op = special and funct = "000110")) else
		"0010" when ((op = special and funct = "000011") --ç®—æœ¯å³ç§»
							or (op = special and funct = "000111")) else
		"0011" when ((op = special and funct = "100011")) else --å‡æ³•
		"0100" when ((op = special and funct = "100100") -- ä¸è¿ç®								
		or (op = "001100")) else
		"0101" when ((op = special and funct = "100101") -- æˆ–è¿ç®								
		or (op = "001101")) else
		"0110" when ((op = special and funct = "100110") -- å¼‚æˆ–è¿ç®—
						or (op = "001110")) else
		"0111" when ((op = special and funct = "100111")) else -- æˆ–éè¿ç®—
		"1000" when ((op = special and funct = "101010") -- æœ‰ç¬¦å·æ¯”è¾								
		or (op = "001010")) else
		"1001" when ((op = special and funct = "101011") -- æ— ç¬¦å·æ¯”è¾								
		or (op = "001011")) else
		"1010" when ((op = "001111")) else -- è¯»å–ç«‹å³æ•LUI)
		"1011";
	immExtend <= 
		'1' when ((op = "001001")
			or (op = "001010")
			or (op = "001011")
			or (op = "100000")
			or (op = "100100")
			or (op = "100101")
			or (op = "100011")
			or (op = "101000")
			or (op = "101011" or op = "101001")) else
		'0';
	immOrRt <=  
		'1' when ((op = "001100")
			or (op = "001110")
			or (op = "001111")
			or (op = "001101")
			or (op = "001001")
			or (op = "001010")
			or (op = "001011")
			or (op = "100000")
			or (op = "100100")
			or (op = "100101")
			or (op = "100011")
			or (op = "101000")
			or (op = "101011" or op = "101001")) else
		'0';
	slimmOrRs <= 
		'1' when ((op = special and funct = "000000")
			or (op = special and funct = "000010")
			or (op = special and funct = "000011")) else
		'0';
	exSelect <= "00" when ((op = cp0 and mc0 = '0')) else
				"01" when ((op = special and (funct = "010000" or funct = "010010"))) else
				"11" when ((op = special and funct = "001001")
						or (op = "000011")) else
				"10";
	hiloWrite <= 
		"11" when ((op = special and funct = "011000")) else
		"10" when ((op = special and funct = "010001")) else
		"01" when ((op = special and funct = "010011")) else
		"00";
	hiloRead <= '1' when ((op = special and funct = "010000")) else
				'0';
	memRead <= 
		'1' when ((op = "100000")
			or (op = "100100")
			or (op = "100101")
			or (op = "100011")) else
		'0';
	memWrite <= 
		'1' when ((op = "101000")
			or (op = "101011" or op = "101001")) else
		'0';
	loadExMode <= 
		'1' when ((op = "100000")) else
		'0';
	stldLen <= 
		"11" when ((op = "100000")
			or (op = "100100")
			or (op = "101000")) else
		"10" when ((op = "100101")) else
		"00";
	regWrite <= 
		'1' when ((op = special and funct = "100100")
			or (op = special and funct = "100101")
			or (op = special and funct = "100110")
			or (op = special and funct = "100111")
			or (op = "001100")
			or (op = "001110")
			or (op = "001111")
			or (op = "001101")
			or (op = special and funct = "000000")
			or (op = special and funct = "000010")
			or (op = special and funct = "000011")
			or (op = special and funct = "000100")
			or (op = special and funct = "000110")
			or (op = special and funct = "000111")
			or (op = special and funct = "010000")
			or (op = special and funct = "010010")
			or (op = special and funct = "100001")
			or (op = special and funct = "100011")
			or (op = special and funct = "101010")
			or (op = special and funct = "101011")
			or (op = "001001")
			or (op = "001010")
			or (op = "001011")
			or (op = special and funct = "001001")
			or (op = "000011")
			or (op = "100000")
			or (op = "100100")
			or (op = "100101")
			or (op = "100011")
			or (op = cp0 and mc0 = '0')) else
		'0';
	
	excCode <= 
		SYSCALL when ((op = special and funct = "001100")) else
		ERET	when ((op = cp0 and funct = "011000")) else
		zero when ((op = special and funct = "100100")
			or (op = special and funct = "100101")
			or (op = special and funct = "100110")
			or (op = special and funct = "100111")
			or (op = "001100")
			or (op = "001110")
			or (op = "001111")
			or (op = "001101")
			or (op = special and funct = "000000")
			or (op = special and funct = "000010")
			or (op = special and funct = "000011")
			or (op = special and funct = "000100")
			or (op = special and funct = "000110")
			or (op = special and funct = "000111")
			or (op = special and funct = "010000")
			or (op = special and funct = "010010")
			or (op = special and funct = "010001")
			or (op = special and funct = "010011")
			or (op = special and funct = "100001")
			or (op = special and funct = "100011")
			or (op = special and funct = "101010")
			or (op = special and funct = "101011")
			or (op = special and funct = "011000")
			or (op = "001001")
			or (op = "001010")
			or (op = "001011")
			or (op = special and funct = "001000")
			or (op = special and funct = "001001")
			or (op = "000010")
			or (op = "000011")
			or (op = "000100")
			or (op = "000111")
			or (op = "000110")
			or (op = "000101")
			or (op = "000001")
			or (op = "100000")
			or (op = "100100")
			or (op = "100101")
			or (op = "100011")
			or (op = "101000")
			or (op = "101011" or op = "101001")
			or (op = cp0)
			or (op = special and funct = "001100")
			or (op = "101111")
			or (op = cp0 and funct = "X00010")
			or (op = cp0 and funct = "X00110")) else
		RI;

	-- cpu v6*****
	isSB <='1' when (op="101000" or op="101001") else '0';	--sh
	isTLBWI<='1' when (op=cp0 and funct="000010") else '0';
	isTLBWR<='1' when (op=cp0 and funct="000110") else '0';

end Behavioral;

