

================================================================
== Vitis HLS Report for 'matmul_Pipeline_writeC'
================================================================
* Date:           Fri Jul  1 15:14:29 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32771|    32771|  0.328 ms|  0.328 ms|  32771|  32771|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeC  |    32769|    32769|         9|          8|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     696|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     155|    -|
|Register         |        -|    -|    1034|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    1034|     851|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln90_fu_231_p2              |         +|   0|  0|   13|          13|           1|
    |add_ln94_fu_253_p2              |         +|   0|  0|   32|          32|           1|
    |add_ln96_fu_291_p2              |         +|   0|  0|   12|          12|          12|
    |j_2_fu_308_p2                   |         +|   0|  0|   32|          32|           1|
    |ap_block_pp0_stage0_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_pp0_stage1_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_pp0_stage2_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_pp0_stage3_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_pp0_stage4_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_pp0_stage5_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_pp0_stage6_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_pp0_stage7_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_state10_io             |       and|   0|  0|    1|           1|           1|
    |ap_block_state3_io              |       and|   0|  0|    1|           1|           1|
    |ap_block_state4_io              |       and|   0|  0|    1|           1|           1|
    |ap_block_state5_io              |       and|   0|  0|    1|           1|           1|
    |ap_block_state6_io              |       and|   0|  0|    1|           1|           1|
    |ap_block_state7_io              |       and|   0|  0|    1|           1|           1|
    |ap_block_state8_io              |       and|   0|  0|    1|           1|           1|
    |ap_block_state9_io              |       and|   0|  0|    1|           1|           1|
    |ap_ext_blocking_cur_n           |       and|   0|  0|    2|           1|           0|
    |ap_ext_blocking_n               |       and|   0|  0|    2|           1|           2|
    |ap_int_blocking_n               |       and|   0|  0|    2|           2|           2|
    |ap_predicate_op56_write_state3  |       and|   0|  0|    1|           1|           1|
    |ap_str_blocking_n               |       and|   0|  0|    2|           2|           2|
    |icmp_ln90_fu_225_p2             |      icmp|   0|  0|    6|          13|          14|
    |icmp_ln92_fu_247_p2             |      icmp|   0|  0|   12|          32|           7|
    |icmp_ln96_fu_302_p2             |      icmp|   0|  0|    2|           5|           2|
    |i_1_fu_259_p3                   |    select|   0|  0|   32|           1|          32|
    |j_1_fu_279_p3                   |    select|   0|  0|   32|           1|           1|
    |select_ln96_fu_428_p3           |    select|   0|  0|  496|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0|  696|         166|          97|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |gmem0_blk_n_W                |   9|          2|    1|          2|
    |i_fu_100                     |   9|          2|   32|         64|
    |itr_fu_108                   |   9|          2|   13|         26|
    |j_fu_104                     |   9|          2|   32|         64|
    |m_axi_gmem0_WDATA            |  37|          9|   64|        576|
    |phi_ln96_fu_96               |   9|          2|  496|        992|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 155|         36|  643|       1741|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |C_V_load_reg_505             |   16|   0|   16|          0|
    |ap_CS_fsm                    |    8|   0|    8|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |i_fu_100                     |   32|   0|   32|          0|
    |icmp_ln90_reg_480            |    1|   0|    1|          0|
    |icmp_ln96_reg_489            |    1|   0|    1|          0|
    |itr_fu_108                   |   13|   0|   13|          0|
    |j_fu_104                     |   32|   0|   32|          0|
    |phi_ln96_fu_96               |  496|   0|  496|          0|
    |tmp_s_reg_540                |   48|   0|   48|          0|
    |trunc_ln96_1_reg_510         |   64|   0|   64|          0|
    |trunc_ln96_2_reg_515         |   64|   0|   64|          0|
    |trunc_ln96_3_reg_520         |   64|   0|   64|          0|
    |trunc_ln96_4_reg_525         |   64|   0|   64|          0|
    |trunc_ln96_5_reg_530         |   64|   0|   64|          0|
    |trunc_ln96_6_reg_535         |   64|   0|   64|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 1034|   0| 1034|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                   gmem0|       pointer|
|sext_ln90             |   in|   29|     ap_none|               sext_ln90|        scalar|
|C_V_address0          |  out|   12|   ap_memory|                     C_V|         array|
|C_V_ce0               |  out|    1|   ap_memory|                     C_V|         array|
|C_V_q0                |   in|   16|   ap_memory|                     C_V|         array|
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_ln96 = alloca i32 1"   --->   Operation 12 'alloca' 'phi_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%itr = alloca i32 1"   --->   Operation 15 'alloca' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln90_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %sext_ln90"   --->   Operation 16 'read' 'sext_ln90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln90_cast = sext i29 %sext_ln90_read"   --->   Operation 17 'sext' 'sext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %itr"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 20 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i496 0, i496 %phi_ln96"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.98>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%itr_1 = load i13 %itr"   --->   Operation 24 'load' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.90ns)   --->   "%icmp_ln90 = icmp_eq  i13 %itr_1, i13 4096" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 25 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.53ns)   --->   "%add_ln90 = add i13 %itr_1, i13 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 26 'add' 'add_ln90' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %.split, void %.exitStub" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 27 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:94]   --->   Operation 28 'load' 'i_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_26 = trunc i13 %itr_1"   --->   Operation 30 'trunc' 'empty_26' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.96ns)   --->   "%icmp_ln92 = icmp_eq  i32 %j_load, i32 64" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 31 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.89ns)   --->   "%add_ln94 = add i32 %i_load, i32 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:94]   --->   Operation 32 'add' 'add_ln94' <Predicate = (!icmp_ln90)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%i_1 = select i1 %icmp_ln92, i32 %add_ln94, i32 %i_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 33 'select' 'i_1' <Predicate = (!icmp_ln90)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i32 %i_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 34 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_136_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln96, i6 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 35 'bitconcatenate' 'tmp_136_cast' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%j_1 = select i1 %icmp_ln92, i32 0, i32 %j_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 36 'select' 'j_1' <Predicate = (!icmp_ln90)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln96_8 = trunc i32 %j_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 37 'trunc' 'trunc_ln96_8' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.54ns)   --->   "%add_ln96 = add i12 %tmp_136_cast, i12 %trunc_ln96_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 38 'add' 'add_ln96' <Predicate = (!icmp_ln90)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i12 %add_ln96" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 39 'zext' 'zext_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i16 %C_V, i32 0, i32 %zext_ln96" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 40 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.77ns)   --->   "%C_V_load = load i12 %C_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 41 'load' 'C_V_load' <Predicate = (!icmp_ln90)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%icmp_ln96 = icmp_eq  i5 %empty_26, i5 31" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 42 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split._crit_edge, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 43 'br' 'br_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.89ns)   --->   "%j_2 = add i32 %j_1, i32 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 44 'add' 'j_2' <Predicate = (!icmp_ln90)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln90 = store i13 %add_ln90, i13 %itr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 45 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.29>
ST_2 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln90 = store i32 %j_2, i32 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 46 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.29>
ST_2 : Operation 47 [1/1] (1.29ns)   --->   "%store_ln92 = store i32 %i_1, i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 47 'store' 'store_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i32 %sext_ln90_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 49 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 52 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (2.77ns)   --->   "%C_V_load = load i12 %C_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 53 'load' 'C_V_load' <Predicate = (!icmp_ln90)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%phi_ln96_load = load i496 %phi_ln96" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 54 'load' 'phi_ln96_load' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln96_9 = trunc i496 %phi_ln96_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 55 'trunc' 'trunc_ln96_9' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i64, i32 %gmem0_addr, i64 %trunc_ln96_9, i8 255" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 56 'write' 'write_ln96' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = partselect i64 @_ssdm_op_PartSelect.i64.i496.i32.i32, i496 %phi_ln96_load, i32 64, i32 127" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 57 'partselect' 'trunc_ln96_1' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = partselect i64 @_ssdm_op_PartSelect.i64.i496.i32.i32, i496 %phi_ln96_load, i32 128, i32 191" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 58 'partselect' 'trunc_ln96_2' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = partselect i64 @_ssdm_op_PartSelect.i64.i496.i32.i32, i496 %phi_ln96_load, i32 192, i32 255" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 59 'partselect' 'trunc_ln96_3' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln96_4 = partselect i64 @_ssdm_op_PartSelect.i64.i496.i32.i32, i496 %phi_ln96_load, i32 256, i32 319" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 60 'partselect' 'trunc_ln96_4' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln96_5 = partselect i64 @_ssdm_op_PartSelect.i64.i496.i32.i32, i496 %phi_ln96_load, i32 320, i32 383" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 61 'partselect' 'trunc_ln96_5' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln96_6 = partselect i64 @_ssdm_op_PartSelect.i64.i496.i32.i32, i496 %phi_ln96_load, i32 384, i32 447" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 62 'partselect' 'trunc_ln96_6' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = partselect i48 @_ssdm_op_PartSelect.i48.i496.i32.i32, i496 %phi_ln96_load, i32 448, i32 495" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 63 'partselect' 'tmp_s' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%phi_ln96_load_1 = load i496 %phi_ln96"   --->   Operation 64 'load' 'phi_ln96_load_1' <Predicate = (!icmp_ln90 & !icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i480 @_ssdm_op_PartSelect.i480.i496.i32.i32, i496 %phi_ln96_load_1, i32 16, i32 495"   --->   Operation 65 'partselect' 'tmp_1' <Predicate = (!icmp_ln90 & !icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i496 @_ssdm_op_BitConcatenate.i496.i16.i480, i16 %C_V_load, i480 %tmp_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 66 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln90 & !icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.45ns)   --->   "%select_ln96 = select i1 %icmp_ln96, i496 0, i496 %tmp_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 67 'select' 'select_ln96' <Predicate = (!icmp_ln90)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.29ns)   --->   "%store_ln96 = store i496 %select_ln96, i496 %phi_ln96" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 68 'store' 'store_ln96' <Predicate = (!icmp_ln90)> <Delay = 1.29>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 70 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i64, i32 %gmem0_addr, i64 %trunc_ln96_1, i8 255" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 70 'write' 'write_ln96' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 71 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i64, i32 %gmem0_addr, i64 %trunc_ln96_2, i8 255" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 71 'write' 'write_ln96' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 72 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i64, i32 %gmem0_addr, i64 %trunc_ln96_3, i8 255" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 72 'write' 'write_ln96' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 73 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i64, i32 %gmem0_addr, i64 %trunc_ln96_4, i8 255" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 73 'write' 'write_ln96' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 74 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i64, i32 %gmem0_addr, i64 %trunc_ln96_5, i8 255" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 74 'write' 'write_ln96' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 75 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i64, i32 %gmem0_addr, i64 %trunc_ln96_6, i8 255" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 75 'write' 'write_ln96' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln96_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i48, i16 %C_V_load, i48 %tmp_s" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 76 'bitconcatenate' 'trunc_ln96_7' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i64, i32 %gmem0_addr, i64 %trunc_ln96_7, i8 255" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 77 'write' 'write_ln96' <Predicate = (icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln96 = br void %.split._crit_edge" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 78 'br' 'br_ln96' <Predicate = (icmp_ln96)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln90]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln96          (alloca           ) [ 01110000000]
i                 (alloca           ) [ 01100000000]
j                 (alloca           ) [ 01100000000]
itr               (alloca           ) [ 01100000000]
sext_ln90_read    (read             ) [ 00000000000]
sext_ln90_cast    (sext             ) [ 00110000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
itr_1             (load             ) [ 00000000000]
icmp_ln90         (icmp             ) [ 01111111110]
add_ln90          (add              ) [ 00000000000]
br_ln90           (br               ) [ 00000000000]
i_load            (load             ) [ 00000000000]
j_load            (load             ) [ 00000000000]
empty_26          (trunc            ) [ 00000000000]
icmp_ln92         (icmp             ) [ 00000000000]
add_ln94          (add              ) [ 00000000000]
i_1               (select           ) [ 00000000000]
trunc_ln96        (trunc            ) [ 00000000000]
tmp_136_cast      (bitconcatenate   ) [ 00000000000]
j_1               (select           ) [ 00000000000]
trunc_ln96_8      (trunc            ) [ 00000000000]
add_ln96          (add              ) [ 00000000000]
zext_ln96         (zext             ) [ 00000000000]
C_V_addr          (getelementptr    ) [ 00010000000]
icmp_ln96         (icmp             ) [ 01111111111]
br_ln96           (br               ) [ 00000000000]
j_2               (add              ) [ 00000000000]
store_ln90        (store            ) [ 00000000000]
store_ln90        (store            ) [ 00000000000]
store_ln92        (store            ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
gmem0_addr        (getelementptr    ) [ 01101111111]
specpipeline_ln0  (specpipeline     ) [ 00000000000]
empty             (speclooptripcount) [ 00000000000]
specloopname_ln90 (specloopname     ) [ 00000000000]
C_V_load          (load             ) [ 01101111111]
phi_ln96_load     (load             ) [ 00000000000]
trunc_ln96_9      (trunc            ) [ 00000000000]
write_ln96        (write            ) [ 00000000000]
trunc_ln96_1      (partselect       ) [ 00001000000]
trunc_ln96_2      (partselect       ) [ 00001100000]
trunc_ln96_3      (partselect       ) [ 00001110000]
trunc_ln96_4      (partselect       ) [ 00001111000]
trunc_ln96_5      (partselect       ) [ 00001111100]
trunc_ln96_6      (partselect       ) [ 01001111110]
tmp_s             (partselect       ) [ 01101111111]
phi_ln96_load_1   (load             ) [ 00000000000]
tmp_1             (partselect       ) [ 00000000000]
tmp_2             (bitconcatenate   ) [ 00000000000]
select_ln96       (select           ) [ 00000000000]
store_ln96        (store            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
write_ln96        (write            ) [ 00000000000]
write_ln96        (write            ) [ 00000000000]
write_ln96        (write            ) [ 00000000000]
write_ln96        (write            ) [ 00000000000]
write_ln96        (write            ) [ 00000000000]
write_ln96        (write            ) [ 00000000000]
trunc_ln96_7      (bitconcatenate   ) [ 00000000000]
write_ln96        (write            ) [ 00000000000]
br_ln96           (br               ) [ 00000000000]
ret_ln0           (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln90">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i496.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i496.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i496.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i496.i16.i480"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="phi_ln96_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln96/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="itr_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sext_ln90_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="29" slack="0"/>
<pin id="114" dir="0" index="1" bw="29" slack="0"/>
<pin id="115" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln90_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln96_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="0" index="3" bw="1" slack="0"/>
<pin id="123" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln96_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="1"/>
<pin id="129" dir="0" index="2" bw="64" slack="1"/>
<pin id="130" dir="0" index="3" bw="1" slack="0"/>
<pin id="131" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln96_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="2"/>
<pin id="137" dir="0" index="2" bw="64" slack="2"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln96_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="3"/>
<pin id="145" dir="0" index="2" bw="64" slack="3"/>
<pin id="146" dir="0" index="3" bw="1" slack="0"/>
<pin id="147" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln96_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="4"/>
<pin id="153" dir="0" index="2" bw="64" slack="4"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln96_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="5"/>
<pin id="161" dir="0" index="2" bw="64" slack="5"/>
<pin id="162" dir="0" index="3" bw="1" slack="0"/>
<pin id="163" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln96_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="6"/>
<pin id="169" dir="0" index="2" bw="64" slack="6"/>
<pin id="170" dir="0" index="3" bw="1" slack="0"/>
<pin id="171" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/9 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln96_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="7"/>
<pin id="177" dir="0" index="2" bw="64" slack="0"/>
<pin id="178" dir="0" index="3" bw="1" slack="0"/>
<pin id="179" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="C_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="12" slack="0"/>
<pin id="186" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_V_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="496" slack="2"/>
<pin id="197" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln96_load/3 phi_ln96_load_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln90_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="29" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90_cast/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="13" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="496" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="itr_1_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="1"/>
<pin id="224" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln90_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="13" slack="0"/>
<pin id="227" dir="0" index="1" bw="13" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln90_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="13" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="j_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="empty_26_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_26/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln92_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln94_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln96_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_136_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_136_cast/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="j_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln96_8_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_8/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln96_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln96_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln96_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="j_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln90_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="13" slack="0"/>
<pin id="316" dir="0" index="1" bw="13" slack="1"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln90_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln92_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="gmem0_addr_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="2"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln96_9_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="496" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_9/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln96_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="496" slack="0"/>
<pin id="343" dir="0" index="2" bw="8" slack="0"/>
<pin id="344" dir="0" index="3" bw="8" slack="0"/>
<pin id="345" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_1/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln96_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="496" slack="0"/>
<pin id="353" dir="0" index="2" bw="9" slack="0"/>
<pin id="354" dir="0" index="3" bw="9" slack="0"/>
<pin id="355" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_2/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln96_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="496" slack="0"/>
<pin id="363" dir="0" index="2" bw="9" slack="0"/>
<pin id="364" dir="0" index="3" bw="9" slack="0"/>
<pin id="365" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_3/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln96_4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="496" slack="0"/>
<pin id="373" dir="0" index="2" bw="10" slack="0"/>
<pin id="374" dir="0" index="3" bw="10" slack="0"/>
<pin id="375" dir="1" index="4" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_4/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln96_5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="0" index="1" bw="496" slack="0"/>
<pin id="383" dir="0" index="2" bw="10" slack="0"/>
<pin id="384" dir="0" index="3" bw="10" slack="0"/>
<pin id="385" dir="1" index="4" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_5/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln96_6_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="496" slack="0"/>
<pin id="393" dir="0" index="2" bw="10" slack="0"/>
<pin id="394" dir="0" index="3" bw="10" slack="0"/>
<pin id="395" dir="1" index="4" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_6/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_s_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="48" slack="0"/>
<pin id="402" dir="0" index="1" bw="496" slack="0"/>
<pin id="403" dir="0" index="2" bw="10" slack="0"/>
<pin id="404" dir="0" index="3" bw="10" slack="0"/>
<pin id="405" dir="1" index="4" bw="48" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="480" slack="0"/>
<pin id="412" dir="0" index="1" bw="496" slack="0"/>
<pin id="413" dir="0" index="2" bw="6" slack="0"/>
<pin id="414" dir="0" index="3" bw="10" slack="0"/>
<pin id="415" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="496" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="0" index="2" bw="480" slack="0"/>
<pin id="424" dir="1" index="3" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln96_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="496" slack="0"/>
<pin id="431" dir="0" index="2" bw="496" slack="0"/>
<pin id="432" dir="1" index="3" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln96_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="496" slack="0"/>
<pin id="437" dir="0" index="1" bw="496" slack="2"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln96_7_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="7"/>
<pin id="443" dir="0" index="2" bw="48" slack="7"/>
<pin id="444" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln96_7/10 "/>
</bind>
</comp>

<comp id="447" class="1005" name="phi_ln96_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="496" slack="0"/>
<pin id="449" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln96 "/>
</bind>
</comp>

<comp id="454" class="1005" name="i_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="461" class="1005" name="j_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="468" class="1005" name="itr_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="13" slack="0"/>
<pin id="470" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="itr "/>
</bind>
</comp>

<comp id="475" class="1005" name="sext_ln90_cast_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="2"/>
<pin id="477" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln90_cast "/>
</bind>
</comp>

<comp id="480" class="1005" name="icmp_ln90_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="484" class="1005" name="C_V_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="1"/>
<pin id="486" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln96_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="494" class="1005" name="gmem0_addr_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="1"/>
<pin id="496" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="C_V_load_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="7"/>
<pin id="507" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="C_V_load "/>
</bind>
</comp>

<comp id="510" class="1005" name="trunc_ln96_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="1"/>
<pin id="512" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln96_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="trunc_ln96_2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="2"/>
<pin id="517" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln96_2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="trunc_ln96_3_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="3"/>
<pin id="522" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln96_3 "/>
</bind>
</comp>

<comp id="525" class="1005" name="trunc_ln96_4_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="4"/>
<pin id="527" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln96_4 "/>
</bind>
</comp>

<comp id="530" class="1005" name="trunc_ln96_5_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="5"/>
<pin id="532" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln96_5 "/>
</bind>
</comp>

<comp id="535" class="1005" name="trunc_ln96_6_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="6"/>
<pin id="537" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln96_6 "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_s_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="48" slack="7"/>
<pin id="542" dir="1" index="1" bw="48" slack="7"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="140"><net_src comp="56" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="58" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="148"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="164"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="58" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="112" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="246"><net_src comp="222" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="240" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="237" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="247" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="237" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="247" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="240" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="271" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="306"><net_src comp="243" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="279" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="6" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="231" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="308" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="259" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="329" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="338"><net_src comp="195" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="346"><net_src comp="60" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="195" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="195" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="64" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="66" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="195" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="68" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="70" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="195" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="72" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="74" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="386"><net_src comp="60" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="195" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="76" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="78" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="195" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="80" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="82" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="406"><net_src comp="84" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="195" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="86" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="88" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="416"><net_src comp="90" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="195" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="24" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="88" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="425"><net_src comp="92" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="189" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="410" pin="4"/><net_sink comp="420" pin=2"/></net>

<net id="433"><net_src comp="28" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="420" pin="3"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="94" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="440" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="450"><net_src comp="96" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="457"><net_src comp="100" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="464"><net_src comp="104" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="471"><net_src comp="108" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="478"><net_src comp="198" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="483"><net_src comp="225" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="182" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="492"><net_src comp="302" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="497"><net_src comp="329" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="508"><net_src comp="189" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="513"><net_src comp="340" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="518"><net_src comp="350" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="523"><net_src comp="360" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="528"><net_src comp="370" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="533"><net_src comp="380" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="538"><net_src comp="390" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="543"><net_src comp="400" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="440" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 4 5 6 7 8 9 10 }
 - Input state : 
	Port: matmul_Pipeline_writeC : gmem0 | {}
	Port: matmul_Pipeline_writeC : sext_ln90 | {1 }
	Port: matmul_Pipeline_writeC : C_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln90 : 1
		add_ln90 : 1
		br_ln90 : 2
		empty_26 : 1
		icmp_ln92 : 1
		add_ln94 : 1
		i_1 : 2
		trunc_ln96 : 3
		tmp_136_cast : 4
		j_1 : 2
		trunc_ln96_8 : 3
		add_ln96 : 5
		zext_ln96 : 6
		C_V_addr : 7
		C_V_load : 8
		icmp_ln96 : 2
		br_ln96 : 3
		j_2 : 3
		store_ln90 : 2
		store_ln90 : 4
		store_ln92 : 3
	State 3
		trunc_ln96_9 : 1
		write_ln96 : 2
		trunc_ln96_1 : 1
		trunc_ln96_2 : 1
		trunc_ln96_3 : 1
		trunc_ln96_4 : 1
		trunc_ln96_5 : 1
		trunc_ln96_6 : 1
		tmp_s : 1
		tmp_1 : 1
		tmp_2 : 2
		select_ln96 : 3
		store_ln96 : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		write_ln96 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_1_fu_259         |    0    |    32   |
|  select  |         j_1_fu_279         |    0    |    32   |
|          |     select_ln96_fu_428     |    0    |   496   |
|----------|----------------------------|---------|---------|
|          |       add_ln90_fu_231      |    0    |    13   |
|    add   |       add_ln94_fu_253      |    0    |    32   |
|          |       add_ln96_fu_291      |    0    |    12   |
|          |         j_2_fu_308         |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln90_fu_225      |    0    |    5    |
|   icmp   |      icmp_ln92_fu_247      |    0    |    12   |
|          |      icmp_ln96_fu_302      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln90_read_read_fu_112 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln96_write_fu_118  |    0    |    0    |
|          |   write_ln96_write_fu_126  |    0    |    0    |
|          |   write_ln96_write_fu_134  |    0    |    0    |
|   write  |   write_ln96_write_fu_142  |    0    |    0    |
|          |   write_ln96_write_fu_150  |    0    |    0    |
|          |   write_ln96_write_fu_158  |    0    |    0    |
|          |   write_ln96_write_fu_166  |    0    |    0    |
|          |   write_ln96_write_fu_174  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln90_cast_fu_198   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       empty_26_fu_243      |    0    |    0    |
|   trunc  |      trunc_ln96_fu_267     |    0    |    0    |
|          |     trunc_ln96_8_fu_287    |    0    |    0    |
|          |     trunc_ln96_9_fu_335    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     tmp_136_cast_fu_271    |    0    |    0    |
|bitconcatenate|        tmp_2_fu_420        |    0    |    0    |
|          |     trunc_ln96_7_fu_440    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln96_fu_297      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln96_1_fu_340    |    0    |    0    |
|          |     trunc_ln96_2_fu_350    |    0    |    0    |
|          |     trunc_ln96_3_fu_360    |    0    |    0    |
|partselect|     trunc_ln96_4_fu_370    |    0    |    0    |
|          |     trunc_ln96_5_fu_380    |    0    |    0    |
|          |     trunc_ln96_6_fu_390    |    0    |    0    |
|          |        tmp_s_fu_400        |    0    |    0    |
|          |        tmp_1_fu_410        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   668   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   C_V_addr_reg_484   |   12   |
|   C_V_load_reg_505   |   16   |
|  gmem0_addr_reg_494  |   64   |
|       i_reg_454      |   32   |
|   icmp_ln90_reg_480  |    1   |
|   icmp_ln96_reg_489  |    1   |
|      itr_reg_468     |   13   |
|       j_reg_461      |   32   |
|   phi_ln96_reg_447   |   496  |
|sext_ln90_cast_reg_475|   32   |
|     tmp_s_reg_540    |   48   |
| trunc_ln96_1_reg_510 |   64   |
| trunc_ln96_2_reg_515 |   64   |
| trunc_ln96_3_reg_520 |   64   |
| trunc_ln96_4_reg_525 |   64   |
| trunc_ln96_5_reg_530 |   64   |
| trunc_ln96_6_reg_535 |   64   |
+----------------------+--------+
|         Total        |  1131  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_189 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  1.298  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   668  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1131  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1131  |   677  |
+-----------+--------+--------+--------+
