<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › asm › ser_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>ser_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ser_defs_asm_h</span>
<span class="cp">#define __ser_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/ser/rtl/ser_regs.r</span>
<span class="cm"> *     id:           ser_regs.r,v 1.23 2005/02/08 13:58:35 perz Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:09:21 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/ser_defs_asm.h ../../inst/ser/rtl/ser_regs.r</span>
<span class="cm"> *      id: $Id: ser_defs_asm.h,v 1.1 2005/04/24 18:31:04 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_tr_ctrl, scope ser, type rw */</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___base_freq___lsb 0</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___base_freq___width 3</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___en___lsb 3</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___en___width 1</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___en___bit 3</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___par___lsb 4</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___par___width 2</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___par_en___lsb 6</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___par_en___width 1</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___par_en___bit 6</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___data_bits___lsb 7</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___data_bits___width 1</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___data_bits___bit 7</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___stop_bits___lsb 8</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___stop_bits___width 1</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___stop_bits___bit 8</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___stop___lsb 9</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___stop___width 1</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___stop___bit 9</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___rts_delay___lsb 10</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___rts_delay___width 3</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___rts_setup___lsb 13</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___rts_setup___width 1</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___rts_setup___bit 13</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___auto_rts___lsb 14</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___auto_rts___width 1</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___auto_rts___bit 14</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___txd___lsb 15</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___txd___width 1</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___txd___bit 15</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___auto_cts___lsb 16</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___auto_cts___width 1</span>
<span class="cp">#define reg_ser_rw_tr_ctrl___auto_cts___bit 16</span>
<span class="cp">#define reg_ser_rw_tr_ctrl_offset 0</span>

<span class="cm">/* Register rw_tr_dma_en, scope ser, type rw */</span>
<span class="cp">#define reg_ser_rw_tr_dma_en___en___lsb 0</span>
<span class="cp">#define reg_ser_rw_tr_dma_en___en___width 1</span>
<span class="cp">#define reg_ser_rw_tr_dma_en___en___bit 0</span>
<span class="cp">#define reg_ser_rw_tr_dma_en_offset 4</span>

<span class="cm">/* Register rw_rec_ctrl, scope ser, type rw */</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___base_freq___lsb 0</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___base_freq___width 3</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___en___lsb 3</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___en___width 1</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___en___bit 3</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___par___lsb 4</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___par___width 2</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___par_en___lsb 6</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___par_en___width 1</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___par_en___bit 6</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___data_bits___lsb 7</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___data_bits___width 1</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___data_bits___bit 7</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___dma_mode___lsb 8</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___dma_mode___width 1</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___dma_mode___bit 8</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___dma_err___lsb 9</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___dma_err___width 1</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___dma_err___bit 9</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___sampling___lsb 10</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___sampling___width 1</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___sampling___bit 10</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___timeout___lsb 11</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___timeout___width 3</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___auto_eop___lsb 14</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___auto_eop___width 1</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___auto_eop___bit 14</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___half_duplex___lsb 15</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___half_duplex___width 1</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___half_duplex___bit 15</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___rts_n___lsb 16</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___rts_n___width 1</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___rts_n___bit 16</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___loopback___lsb 17</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___loopback___width 1</span>
<span class="cp">#define reg_ser_rw_rec_ctrl___loopback___bit 17</span>
<span class="cp">#define reg_ser_rw_rec_ctrl_offset 8</span>

<span class="cm">/* Register rw_tr_baud_div, scope ser, type rw */</span>
<span class="cp">#define reg_ser_rw_tr_baud_div___div___lsb 0</span>
<span class="cp">#define reg_ser_rw_tr_baud_div___div___width 16</span>
<span class="cp">#define reg_ser_rw_tr_baud_div_offset 12</span>

<span class="cm">/* Register rw_rec_baud_div, scope ser, type rw */</span>
<span class="cp">#define reg_ser_rw_rec_baud_div___div___lsb 0</span>
<span class="cp">#define reg_ser_rw_rec_baud_div___div___width 16</span>
<span class="cp">#define reg_ser_rw_rec_baud_div_offset 16</span>

<span class="cm">/* Register rw_xoff, scope ser, type rw */</span>
<span class="cp">#define reg_ser_rw_xoff___chr___lsb 0</span>
<span class="cp">#define reg_ser_rw_xoff___chr___width 8</span>
<span class="cp">#define reg_ser_rw_xoff___automatic___lsb 8</span>
<span class="cp">#define reg_ser_rw_xoff___automatic___width 1</span>
<span class="cp">#define reg_ser_rw_xoff___automatic___bit 8</span>
<span class="cp">#define reg_ser_rw_xoff_offset 20</span>

<span class="cm">/* Register rw_xoff_clr, scope ser, type rw */</span>
<span class="cp">#define reg_ser_rw_xoff_clr___clr___lsb 0</span>
<span class="cp">#define reg_ser_rw_xoff_clr___clr___width 1</span>
<span class="cp">#define reg_ser_rw_xoff_clr___clr___bit 0</span>
<span class="cp">#define reg_ser_rw_xoff_clr_offset 24</span>

<span class="cm">/* Register rw_dout, scope ser, type rw */</span>
<span class="cp">#define reg_ser_rw_dout___data___lsb 0</span>
<span class="cp">#define reg_ser_rw_dout___data___width 8</span>
<span class="cp">#define reg_ser_rw_dout_offset 28</span>

<span class="cm">/* Register rs_stat_din, scope ser, type rs */</span>
<span class="cp">#define reg_ser_rs_stat_din___data___lsb 0</span>
<span class="cp">#define reg_ser_rs_stat_din___data___width 8</span>
<span class="cp">#define reg_ser_rs_stat_din___dav___lsb 16</span>
<span class="cp">#define reg_ser_rs_stat_din___dav___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___dav___bit 16</span>
<span class="cp">#define reg_ser_rs_stat_din___framing_err___lsb 17</span>
<span class="cp">#define reg_ser_rs_stat_din___framing_err___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___framing_err___bit 17</span>
<span class="cp">#define reg_ser_rs_stat_din___par_err___lsb 18</span>
<span class="cp">#define reg_ser_rs_stat_din___par_err___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___par_err___bit 18</span>
<span class="cp">#define reg_ser_rs_stat_din___orun___lsb 19</span>
<span class="cp">#define reg_ser_rs_stat_din___orun___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___orun___bit 19</span>
<span class="cp">#define reg_ser_rs_stat_din___rec_err___lsb 20</span>
<span class="cp">#define reg_ser_rs_stat_din___rec_err___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___rec_err___bit 20</span>
<span class="cp">#define reg_ser_rs_stat_din___rxd___lsb 21</span>
<span class="cp">#define reg_ser_rs_stat_din___rxd___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___rxd___bit 21</span>
<span class="cp">#define reg_ser_rs_stat_din___tr_idle___lsb 22</span>
<span class="cp">#define reg_ser_rs_stat_din___tr_idle___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___tr_idle___bit 22</span>
<span class="cp">#define reg_ser_rs_stat_din___tr_empty___lsb 23</span>
<span class="cp">#define reg_ser_rs_stat_din___tr_empty___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___tr_empty___bit 23</span>
<span class="cp">#define reg_ser_rs_stat_din___tr_rdy___lsb 24</span>
<span class="cp">#define reg_ser_rs_stat_din___tr_rdy___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___tr_rdy___bit 24</span>
<span class="cp">#define reg_ser_rs_stat_din___cts_n___lsb 25</span>
<span class="cp">#define reg_ser_rs_stat_din___cts_n___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___cts_n___bit 25</span>
<span class="cp">#define reg_ser_rs_stat_din___xoff_detect___lsb 26</span>
<span class="cp">#define reg_ser_rs_stat_din___xoff_detect___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___xoff_detect___bit 26</span>
<span class="cp">#define reg_ser_rs_stat_din___rts_n___lsb 27</span>
<span class="cp">#define reg_ser_rs_stat_din___rts_n___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___rts_n___bit 27</span>
<span class="cp">#define reg_ser_rs_stat_din___txd___lsb 28</span>
<span class="cp">#define reg_ser_rs_stat_din___txd___width 1</span>
<span class="cp">#define reg_ser_rs_stat_din___txd___bit 28</span>
<span class="cp">#define reg_ser_rs_stat_din_offset 32</span>

<span class="cm">/* Register r_stat_din, scope ser, type r */</span>
<span class="cp">#define reg_ser_r_stat_din___data___lsb 0</span>
<span class="cp">#define reg_ser_r_stat_din___data___width 8</span>
<span class="cp">#define reg_ser_r_stat_din___dav___lsb 16</span>
<span class="cp">#define reg_ser_r_stat_din___dav___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___dav___bit 16</span>
<span class="cp">#define reg_ser_r_stat_din___framing_err___lsb 17</span>
<span class="cp">#define reg_ser_r_stat_din___framing_err___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___framing_err___bit 17</span>
<span class="cp">#define reg_ser_r_stat_din___par_err___lsb 18</span>
<span class="cp">#define reg_ser_r_stat_din___par_err___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___par_err___bit 18</span>
<span class="cp">#define reg_ser_r_stat_din___orun___lsb 19</span>
<span class="cp">#define reg_ser_r_stat_din___orun___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___orun___bit 19</span>
<span class="cp">#define reg_ser_r_stat_din___rec_err___lsb 20</span>
<span class="cp">#define reg_ser_r_stat_din___rec_err___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___rec_err___bit 20</span>
<span class="cp">#define reg_ser_r_stat_din___rxd___lsb 21</span>
<span class="cp">#define reg_ser_r_stat_din___rxd___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___rxd___bit 21</span>
<span class="cp">#define reg_ser_r_stat_din___tr_idle___lsb 22</span>
<span class="cp">#define reg_ser_r_stat_din___tr_idle___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___tr_idle___bit 22</span>
<span class="cp">#define reg_ser_r_stat_din___tr_empty___lsb 23</span>
<span class="cp">#define reg_ser_r_stat_din___tr_empty___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___tr_empty___bit 23</span>
<span class="cp">#define reg_ser_r_stat_din___tr_rdy___lsb 24</span>
<span class="cp">#define reg_ser_r_stat_din___tr_rdy___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___tr_rdy___bit 24</span>
<span class="cp">#define reg_ser_r_stat_din___cts_n___lsb 25</span>
<span class="cp">#define reg_ser_r_stat_din___cts_n___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___cts_n___bit 25</span>
<span class="cp">#define reg_ser_r_stat_din___xoff_detect___lsb 26</span>
<span class="cp">#define reg_ser_r_stat_din___xoff_detect___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___xoff_detect___bit 26</span>
<span class="cp">#define reg_ser_r_stat_din___rts_n___lsb 27</span>
<span class="cp">#define reg_ser_r_stat_din___rts_n___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___rts_n___bit 27</span>
<span class="cp">#define reg_ser_r_stat_din___txd___lsb 28</span>
<span class="cp">#define reg_ser_r_stat_din___txd___width 1</span>
<span class="cp">#define reg_ser_r_stat_din___txd___bit 28</span>
<span class="cp">#define reg_ser_r_stat_din_offset 36</span>

<span class="cm">/* Register rw_rec_eop, scope ser, type rw */</span>
<span class="cp">#define reg_ser_rw_rec_eop___set___lsb 0</span>
<span class="cp">#define reg_ser_rw_rec_eop___set___width 1</span>
<span class="cp">#define reg_ser_rw_rec_eop___set___bit 0</span>
<span class="cp">#define reg_ser_rw_rec_eop_offset 40</span>

<span class="cm">/* Register rw_intr_mask, scope ser, type rw */</span>
<span class="cp">#define reg_ser_rw_intr_mask___tr_rdy___lsb 0</span>
<span class="cp">#define reg_ser_rw_intr_mask___tr_rdy___width 1</span>
<span class="cp">#define reg_ser_rw_intr_mask___tr_rdy___bit 0</span>
<span class="cp">#define reg_ser_rw_intr_mask___tr_empty___lsb 1</span>
<span class="cp">#define reg_ser_rw_intr_mask___tr_empty___width 1</span>
<span class="cp">#define reg_ser_rw_intr_mask___tr_empty___bit 1</span>
<span class="cp">#define reg_ser_rw_intr_mask___tr_idle___lsb 2</span>
<span class="cp">#define reg_ser_rw_intr_mask___tr_idle___width 1</span>
<span class="cp">#define reg_ser_rw_intr_mask___tr_idle___bit 2</span>
<span class="cp">#define reg_ser_rw_intr_mask___dav___lsb 3</span>
<span class="cp">#define reg_ser_rw_intr_mask___dav___width 1</span>
<span class="cp">#define reg_ser_rw_intr_mask___dav___bit 3</span>
<span class="cp">#define reg_ser_rw_intr_mask_offset 44</span>

<span class="cm">/* Register rw_ack_intr, scope ser, type rw */</span>
<span class="cp">#define reg_ser_rw_ack_intr___tr_rdy___lsb 0</span>
<span class="cp">#define reg_ser_rw_ack_intr___tr_rdy___width 1</span>
<span class="cp">#define reg_ser_rw_ack_intr___tr_rdy___bit 0</span>
<span class="cp">#define reg_ser_rw_ack_intr___tr_empty___lsb 1</span>
<span class="cp">#define reg_ser_rw_ack_intr___tr_empty___width 1</span>
<span class="cp">#define reg_ser_rw_ack_intr___tr_empty___bit 1</span>
<span class="cp">#define reg_ser_rw_ack_intr___tr_idle___lsb 2</span>
<span class="cp">#define reg_ser_rw_ack_intr___tr_idle___width 1</span>
<span class="cp">#define reg_ser_rw_ack_intr___tr_idle___bit 2</span>
<span class="cp">#define reg_ser_rw_ack_intr___dav___lsb 3</span>
<span class="cp">#define reg_ser_rw_ack_intr___dav___width 1</span>
<span class="cp">#define reg_ser_rw_ack_intr___dav___bit 3</span>
<span class="cp">#define reg_ser_rw_ack_intr_offset 48</span>

<span class="cm">/* Register r_intr, scope ser, type r */</span>
<span class="cp">#define reg_ser_r_intr___tr_rdy___lsb 0</span>
<span class="cp">#define reg_ser_r_intr___tr_rdy___width 1</span>
<span class="cp">#define reg_ser_r_intr___tr_rdy___bit 0</span>
<span class="cp">#define reg_ser_r_intr___tr_empty___lsb 1</span>
<span class="cp">#define reg_ser_r_intr___tr_empty___width 1</span>
<span class="cp">#define reg_ser_r_intr___tr_empty___bit 1</span>
<span class="cp">#define reg_ser_r_intr___tr_idle___lsb 2</span>
<span class="cp">#define reg_ser_r_intr___tr_idle___width 1</span>
<span class="cp">#define reg_ser_r_intr___tr_idle___bit 2</span>
<span class="cp">#define reg_ser_r_intr___dav___lsb 3</span>
<span class="cp">#define reg_ser_r_intr___dav___width 1</span>
<span class="cp">#define reg_ser_r_intr___dav___bit 3</span>
<span class="cp">#define reg_ser_r_intr_offset 52</span>

<span class="cm">/* Register r_masked_intr, scope ser, type r */</span>
<span class="cp">#define reg_ser_r_masked_intr___tr_rdy___lsb 0</span>
<span class="cp">#define reg_ser_r_masked_intr___tr_rdy___width 1</span>
<span class="cp">#define reg_ser_r_masked_intr___tr_rdy___bit 0</span>
<span class="cp">#define reg_ser_r_masked_intr___tr_empty___lsb 1</span>
<span class="cp">#define reg_ser_r_masked_intr___tr_empty___width 1</span>
<span class="cp">#define reg_ser_r_masked_intr___tr_empty___bit 1</span>
<span class="cp">#define reg_ser_r_masked_intr___tr_idle___lsb 2</span>
<span class="cp">#define reg_ser_r_masked_intr___tr_idle___width 1</span>
<span class="cp">#define reg_ser_r_masked_intr___tr_idle___bit 2</span>
<span class="cp">#define reg_ser_r_masked_intr___dav___lsb 3</span>
<span class="cp">#define reg_ser_r_masked_intr___dav___width 1</span>
<span class="cp">#define reg_ser_r_masked_intr___dav___bit 3</span>
<span class="cp">#define reg_ser_r_masked_intr_offset 56</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_ser_active                           0x00000000</span>
<span class="cp">#define regk_ser_bits1                            0x00000000</span>
<span class="cp">#define regk_ser_bits2                            0x00000001</span>
<span class="cp">#define regk_ser_bits7                            0x00000001</span>
<span class="cp">#define regk_ser_bits8                            0x00000000</span>
<span class="cp">#define regk_ser_del0_5                           0x00000000</span>
<span class="cp">#define regk_ser_del1                             0x00000001</span>
<span class="cp">#define regk_ser_del1_5                           0x00000002</span>
<span class="cp">#define regk_ser_del2                             0x00000003</span>
<span class="cp">#define regk_ser_del2_5                           0x00000004</span>
<span class="cp">#define regk_ser_del3                             0x00000005</span>
<span class="cp">#define regk_ser_del3_5                           0x00000006</span>
<span class="cp">#define regk_ser_del4                             0x00000007</span>
<span class="cp">#define regk_ser_even                             0x00000000</span>
<span class="cp">#define regk_ser_ext                              0x00000001</span>
<span class="cp">#define regk_ser_f100                             0x00000007</span>
<span class="cp">#define regk_ser_f29_493                          0x00000004</span>
<span class="cp">#define regk_ser_f32                              0x00000005</span>
<span class="cp">#define regk_ser_f32_768                          0x00000006</span>
<span class="cp">#define regk_ser_ignore                           0x00000001</span>
<span class="cp">#define regk_ser_inactive                         0x00000001</span>
<span class="cp">#define regk_ser_majority                         0x00000001</span>
<span class="cp">#define regk_ser_mark                             0x00000002</span>
<span class="cp">#define regk_ser_middle                           0x00000000</span>
<span class="cp">#define regk_ser_no                               0x00000000</span>
<span class="cp">#define regk_ser_odd                              0x00000001</span>
<span class="cp">#define regk_ser_off                              0x00000000</span>
<span class="cp">#define regk_ser_rw_intr_mask_default             0x00000000</span>
<span class="cp">#define regk_ser_rw_rec_baud_div_default          0x00000000</span>
<span class="cp">#define regk_ser_rw_rec_ctrl_default              0x00010000</span>
<span class="cp">#define regk_ser_rw_tr_baud_div_default           0x00000000</span>
<span class="cp">#define regk_ser_rw_tr_ctrl_default               0x00008000</span>
<span class="cp">#define regk_ser_rw_tr_dma_en_default             0x00000000</span>
<span class="cp">#define regk_ser_rw_xoff_default                  0x00000000</span>
<span class="cp">#define regk_ser_space                            0x00000003</span>
<span class="cp">#define regk_ser_stop                             0x00000000</span>
<span class="cp">#define regk_ser_yes                              0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __ser_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
