{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1526297436148 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ThicknessGauge EP3C25E144C8 " "Selected device EP3C25E144C8 for design \"ThicknessGauge\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526297436234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526297436341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526297436341 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1.4 degrees 0.0 degrees " "Can't achieve requested value 1.4 degrees for clock output sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] of parameter phase shift -- achieved value of 0.0 degrees" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1614 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1526297436629 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1611 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1526297436629 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1612 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1526297436629 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1613 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1526297436629 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1614 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1526297436629 ""}  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1611 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1526297436629 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526297437382 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "99.97 1 0 2 " "Fitter is preserving placement for 99.97 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 2 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "Fitter" 0 -1 1526297438001 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526297438180 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Device EP3C10E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526297438180 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526297438180 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1526297438180 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 7493 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526297438264 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 7495 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526297438264 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 7497 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526297438264 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 7499 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526297438264 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1526297438264 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526297438318 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1526297438353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "ARM_WEn~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Promoted node ARM_WEn~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "ARM_WEn~inputclkctrl Global Clock CLKCTRL_G4 " "Promoted ARM_WEn~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G4" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 12 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_WEn~inputclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 7228 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526297439053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|ARM_interface:U_ARM_interface\|AD_sample_flag\[1\] " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|ARM_interface:U_ARM_interface\|AD_sample_flag\[1\]" {  } { { "ARM_interface.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/ARM_interface.v" 75 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|ARM_interface:U_ARM_interface|AD_sample_flag[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1543 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|ARM_interface:U_ARM_interface\|AD_sample_flag\[0\] " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|ARM_interface:U_ARM_interface\|AD_sample_flag\[0\]" {  } { { "ARM_interface.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/ARM_interface.v" 75 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|ARM_interface:U_ARM_interface|AD_sample_flag[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1542 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439053 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1526297439053 ""}  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 12 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_WEn~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 7010 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526297439053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|AD_data_valid  " "Promoted node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|AD_data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|AD_data_valid~clkctrl Global Clock " "Promoted Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|AD_data_valid~clkctrl to use location or clock signal Global Clock" {  } { { "AD.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/AD.v" 19 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|AD:U_AD|AD_data_valid~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 7230 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526297439054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|state.0011 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|state.0011" {  } { { "Average.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Average.v" 103 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|Average:U1_Average|state.0011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1155 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|powen_lcd " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|powen_lcd" {  } { { "Electromagnetic_Acoustic.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Electromagnetic_Acoustic.v" 55 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|powen_lcd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1609 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|oAD0_CLK~1 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|oAD0_CLK~1" {  } { { "AD.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/AD.v" 25 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|AD:U_AD|oAD0_CLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 2669 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|Selector0~0 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|Selector0~0" {  } { { "AD.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/AD.v" 96 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|AD:U_AD|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 2720 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|Selector1~0 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|Selector1~0" {  } { { "AD.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/AD.v" 96 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|AD:U_AD|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 3242 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD5322:U_AD5322\|cnt\[2\]~3 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD5322:U_AD5322\|cnt\[2\]~3" {  } { { "AD5322.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/AD5322.v" 57 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|AD5322:U_AD5322|cnt[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 3256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Selector22~0 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Selector22~0" {  } { { "Average.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Average.v" 127 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|Average:U1_Average|Selector22~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 4360 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Selector2~1 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Selector2~1" {  } { { "Average.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Average.v" 127 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|Average:U1_Average|Selector2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 4377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Selector21~0 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Selector21~0" {  } { { "Average.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Average.v" 127 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|Average:U1_Average|Selector21~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 4404 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Selector0~0 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Selector0~0" {  } { { "Average.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Average.v" 127 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|Average:U1_Average|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 4438 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1526297439054 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1526297439054 ""}  } { { "AD.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/AD.v" 19 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|AD:U_AD|AD_data_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1414 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526297439054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|clk_sample  " "Promoted node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|clk_sample " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|clk_sample~clkctrl Global Clock " "Promoted Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\|clk_sample~clkctrl to use location or clock signal Global Clock" {  } { { "AD.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/AD.v" 20 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|AD:U_AD|clk_sample~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 7229 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526297439056 ""}  } { { "AD.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/AD.v" 20 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|AD:U_AD|clk_sample } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1412 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526297439056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|comb~0  " "Promoted node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|comb~0clkctrl Global Clock " "Promoted Electromagnetic_Acoustic:Electromagnetic_Acoustic\|comb~0clkctrl to use location or clock signal Global Clock" {  } { { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|comb~0clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 7233 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526297439056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|MAX_data_reg\[2\]~1 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|MAX_data_reg\[2\]~1" {  } { { "signal_pro.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 84 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|MAX_data_reg[2]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 3856 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439056 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1526297439056 ""}  } { { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 2724 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526297439056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "RESET_IN~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Promoted node RESET_IN~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "RESET_IN~inputclkctrl Global Clock CLKCTRL_G2 " "Promoted RESET_IN~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G2" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 7 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_IN~inputclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 7232 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526297439057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|out\[2\]~40 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|out\[2\]~40" {  } { { "Average.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Average.v" 127 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|Average:U1_Average|out[2]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 5664 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~48 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~48" {  } { { "signal_pro.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 36 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|DataNum~48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 5663 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~47 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~47" {  } { { "signal_pro.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 36 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|DataNum~47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 5662 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~46 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~46" {  } { { "signal_pro.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 36 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|DataNum~46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 5661 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~45 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~45" {  } { { "signal_pro.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 36 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|DataNum~45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 5660 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~44 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~44" {  } { { "signal_pro.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 36 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|DataNum~44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 5659 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~43 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~43" {  } { { "signal_pro.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 36 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|DataNum~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 5658 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~42 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~42" {  } { { "signal_pro.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 36 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|DataNum~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 5657 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~41 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~41" {  } { { "signal_pro.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 36 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|DataNum~41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 5656 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~40 " "Destination node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|DataNum~40" {  } { { "signal_pro.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 36 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:U_signal_pro|DataNum~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 5655 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526297439057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1526297439057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1526297439057 ""}  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 7 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_IN~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 7009 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526297439057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "rtl~0  " "Promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "rtl~0clkctrl Global Clock " "Promoted rtl~0clkctrl to use location or clock signal Global Clock" {  } { { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 7231 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526297439058 ""}  } { { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 2000 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526297439058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Promoted node sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526297439058 ""}  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/sys_pll_altpll.v" 77 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_pll:sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1611 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526297439058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Promoted node sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526297439058 ""}  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/sys_pll_altpll.v" 77 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_pll:sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1611 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526297439058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Promoted node sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526297439058 ""}  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/sys_pll_altpll.v" 77 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_pll:sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1611 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526297439058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_2) " "Promoted node sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526297439058 ""}  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/sys_pll_altpll.v" 77 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_pll:sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 1611 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526297439058 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ThicknessGauge.sdc " "Synopsys Design Constraints File file not found: 'ThicknessGauge.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1526297440589 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526297440607 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526297440650 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1526297440677 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1526297440679 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1526297440685 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526297440944 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526297440949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526297440949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526297440954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526297440960 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526297440964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526297440966 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1526297440971 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526297440971 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526297441081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526297443062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526297443166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526297443176 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526297443236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526297443236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526297443545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "100.00 " "Router is attempting to preserve 100.00 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1526297444056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1526297444114 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526297444114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526297444374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1526297444379 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1526297444379 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526297444379 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1526297444432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526297445125 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526297446231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526297446470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526297448032 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526297448990 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_GPIO\[3\] a permanently disabled " "Pin FPGA_GPIO\[3\] has a permanently disabled output enable" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[3] } } } { "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[3\]" } } } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 56 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1526297449541 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_GPIO\[4\] a permanently disabled " "Pin FPGA_GPIO\[4\] has a permanently disabled output enable" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[4] } } } { "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[4\]" } } } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 56 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1526297449541 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_GPIO\[5\] a permanently disabled " "Pin FPGA_GPIO\[5\] has a permanently disabled output enable" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[5] } } } { "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[5\]" } } } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 56 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1526297449541 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_GPIO\[2\] a permanently disabled " "Pin FPGA_GPIO\[2\] has a permanently disabled output enable" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[2] } } } { "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[2\]" } } } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 56 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1526297449541 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_GPIO\[6\] a permanently disabled " "Pin FPGA_GPIO\[6\] has a permanently disabled output enable" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[6] } } } { "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[6\]" } } } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 56 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1526297449541 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_GPIO\[7\] a permanently disabled " "Pin FPGA_GPIO\[7\] has a permanently disabled output enable" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[7] } } } { "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[7\]" } } } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 56 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1526297449541 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1526297449541 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/ThicknessGauge.fit.smsg " "Generated suppressed messages file C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/ThicknessGauge.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526297450022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1062 " "Peak virtual memory: 1062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526297451403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 19:30:51 2018 " "Processing ended: Mon May 14 19:30:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526297451403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526297451403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526297451403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526297451403 ""}
