<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p333" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_333{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_333{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_333{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_333{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t5_333{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t6_333{left:70px;bottom:1054px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t7_333{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t8_333{left:70px;bottom:1020px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t9_333{left:70px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_333{left:70px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_333{left:70px;bottom:953px;}
#tc_333{left:96px;bottom:956px;letter-spacing:-0.21px;word-spacing:-0.36px;}
#td_333{left:70px;bottom:930px;}
#te_333{left:96px;bottom:933px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tf_333{left:70px;bottom:907px;}
#tg_333{left:96px;bottom:910px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_333{left:96px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_333{left:70px;bottom:867px;}
#tj_333{left:96px;bottom:871px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tk_333{left:96px;bottom:854px;letter-spacing:-0.15px;}
#tl_333{left:70px;bottom:830px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#tm_333{left:70px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_333{left:70px;bottom:788px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#to_333{left:70px;bottom:771px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_333{left:70px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tq_333{left:70px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tr_333{left:70px;bottom:721px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_333{left:70px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tt_333{left:70px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_333{left:70px;bottom:663px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_333{left:70px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tw_333{left:70px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tx_333{left:70px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_333{left:70px;bottom:586px;}
#tz_333{left:96px;bottom:590px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#t10_333{left:96px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t11_333{left:70px;bottom:546px;}
#t12_333{left:96px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_333{left:70px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t14_333{left:70px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_333{left:70px;bottom:492px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t16_333{left:70px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_333{left:70px;bottom:416px;letter-spacing:0.14px;}
#t18_333{left:152px;bottom:416px;letter-spacing:0.16px;word-spacing:0.01px;}
#t19_333{left:70px;bottom:393px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1a_333{left:70px;bottom:376px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_333{left:70px;bottom:359px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1c_333{left:70px;bottom:342px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_333{left:70px;bottom:316px;}
#t1e_333{left:96px;bottom:319px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1f_333{left:96px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_333{left:96px;bottom:286px;letter-spacing:-0.61px;}
#t1h_333{left:70px;bottom:259px;}
#t1i_333{left:96px;bottom:263px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1j_333{left:96px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1k_333{left:96px;bottom:229px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1l_333{left:70px;bottom:205px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_333{left:70px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t1n_333{left:70px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_333{left:70px;bottom:147px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_333{left:70px;bottom:130px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_333{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_333{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_333{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_333{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_333{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts333" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg333Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg333" style="-webkit-user-select: none;"><object width="935" height="1210" data="333/333.svg" type="image/svg+xml" id="pdf333" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_333" class="t s1_333">Vol. 3A </span><span id="t2_333" class="t s1_333">9-51 </span>
<span id="t3_333" class="t s2_333">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_333" class="t s3_333">Both instructions rely on the state of the processor’s monitor hardware. The monitor hardware can be either armed </span>
<span id="t5_333" class="t s3_333">(by executing the MONITOR instruction) or triggered (due to a variety of events, including a store to the monitored </span>
<span id="t6_333" class="t s3_333">memory region). If upon execution of MWAIT, monitor hardware is in a triggered state: MWAIT behaves as a NOP </span>
<span id="t7_333" class="t s3_333">and execution continues at the next instruction in the execution stream. The state of monitor hardware is not archi- </span>
<span id="t8_333" class="t s3_333">tecturally visible except through the behavior of MWAIT. </span>
<span id="t9_333" class="t s3_333">Multiple events other than a write to the triggering address range can cause a processor that executed MWAIT to </span>
<span id="ta_333" class="t s3_333">wake up. These include events that would lead to voluntary or involuntary context switches, such as: </span>
<span id="tb_333" class="t s4_333">• </span><span id="tc_333" class="t s3_333">External interrupts, including NMI, SMI, INIT, BINIT, MCERR, A20M# </span>
<span id="td_333" class="t s4_333">• </span><span id="te_333" class="t s3_333">Faults, Aborts (including Machine Check) </span>
<span id="tf_333" class="t s4_333">• </span><span id="tg_333" class="t s3_333">Architectural TLB invalidations including writes to CR0, CR3, CR4, and certain MSR writes; execution of LMSW </span>
<span id="th_333" class="t s3_333">(occurring prior to issuing MWAIT but after setting the monitor) </span>
<span id="ti_333" class="t s4_333">• </span><span id="tj_333" class="t s3_333">Voluntary transitions due to fast system call and far calls (occurring prior to issuing MWAIT but after setting the </span>
<span id="tk_333" class="t s3_333">monitor) </span>
<span id="tl_333" class="t s3_333">Power management related events (such as Thermal Monitor 2 or chipset driven STPCLK# assertion) will not cause </span>
<span id="tm_333" class="t s3_333">the monitor event pending flag to be cleared. Faults will not cause the monitor event pending flag to be cleared. </span>
<span id="tn_333" class="t s3_333">Software should not allow for voluntary context switches in between MONITOR/MWAIT in the instruction flow. Note </span>
<span id="to_333" class="t s3_333">that execution of MWAIT does not re-arm the monitor hardware. This means that MONITOR/MWAIT need to be </span>
<span id="tp_333" class="t s3_333">executed in a loop. Also note that exits from the MWAIT state could be due to a condition other than a write to the </span>
<span id="tq_333" class="t s3_333">triggering address; software should explicitly check the triggering data location to determine if the write occurred. </span>
<span id="tr_333" class="t s3_333">Software should also check the value of the triggering address following the execution of the monitor instruction </span>
<span id="ts_333" class="t s3_333">(and prior to the execution of the MWAIT instruction). This check is to identify any writes to the triggering address </span>
<span id="tt_333" class="t s3_333">that occurred during the course of MONITOR execution. </span>
<span id="tu_333" class="t s3_333">The address range provided to the MONITOR instruction must be of write-back caching type. Only write-back </span>
<span id="tv_333" class="t s3_333">memory type stores to the monitored address range will trigger the monitor hardware. If the address range is not </span>
<span id="tw_333" class="t s3_333">in memory of write-back type, the address monitor hardware may not be set up properly or the monitor hardware </span>
<span id="tx_333" class="t s3_333">may not be armed. Software is also responsible for ensuring that </span>
<span id="ty_333" class="t s4_333">• </span><span id="tz_333" class="t s3_333">Writes that are not intended to cause the exit of a busy loop do not write to a location within the address region </span>
<span id="t10_333" class="t s3_333">being monitored by the monitor hardware, </span>
<span id="t11_333" class="t s4_333">• </span><span id="t12_333" class="t s3_333">Writes intended to cause the exit of a busy loop are written to locations within the monitored address region. </span>
<span id="t13_333" class="t s3_333">Not doing so will lead to more false wakeups (an exit from the MWAIT state not due to a write to the intended data </span>
<span id="t14_333" class="t s3_333">location). These have negative performance implications. It might be necessary for software to use padding to </span>
<span id="t15_333" class="t s3_333">prevent false wakeups. CPUID provides a mechanism for determining the size data locations for monitoring as well </span>
<span id="t16_333" class="t s3_333">as a mechanism for determining the size of a the pad. </span>
<span id="t17_333" class="t s5_333">9.10.5 </span><span id="t18_333" class="t s5_333">Monitor/Mwait Address Range Determination </span>
<span id="t19_333" class="t s3_333">To use the MONITOR/MWAIT instructions, software should know the length of the region monitored by the </span>
<span id="t1a_333" class="t s3_333">MONITOR/MWAIT instructions and the size of the coherence line size for cache-snoop traffic in a multiprocessor </span>
<span id="t1b_333" class="t s3_333">system. This information can be queried using the CPUID monitor leaf function (EAX = 05H). You will need the </span>
<span id="t1c_333" class="t s3_333">smallest and largest monitor line size: </span>
<span id="t1d_333" class="t s4_333">• </span><span id="t1e_333" class="t s3_333">To avoid missed wake-ups: make sure that the data structure used to monitor writes fits within the smallest </span>
<span id="t1f_333" class="t s3_333">monitor line-size. Otherwise, the processor may not wake up after a write intended to trigger an exit from </span>
<span id="t1g_333" class="t s3_333">MWAIT. </span>
<span id="t1h_333" class="t s4_333">• </span><span id="t1i_333" class="t s3_333">To avoid false wake-ups; use the largest monitor line size to pad the data structure used to monitor writes. </span>
<span id="t1j_333" class="t s3_333">Software must make sure that beyond the data structure, no unrelated data variable exists in the triggering </span>
<span id="t1k_333" class="t s3_333">area for MWAIT. A pad may be needed to avoid this situation. </span>
<span id="t1l_333" class="t s3_333">These above two values bear no relationship to cache line size in the system and software should not make any </span>
<span id="t1m_333" class="t s3_333">assumptions to that effect. Within a single-cluster system, the two parameters should default to be the same (the </span>
<span id="t1n_333" class="t s3_333">size of the monitor triggering area is the same as the system coherence line size). </span>
<span id="t1o_333" class="t s3_333">Based on the monitor line sizes returned by the CPUID, the OS should dynamically allocate structures with appro- </span>
<span id="t1p_333" class="t s3_333">priate padding. If static data structures must be used by an OS, attempt to adapt the data structure and use a </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
