
---------- Begin Simulation Statistics ----------
final_tick                               1054430092500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105493                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                   105801                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13659.08                       # Real time elapsed on the host
host_tick_rate                               77196279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440936041                       # Number of instructions simulated
sim_ops                                    1445141039                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.054430                       # Number of seconds simulated
sim_ticks                                1054430092500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.127929                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              170927237                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           193953538                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15722267                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        263498581                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21820820                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22466463                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          645643                       # Number of indirect misses.
system.cpu0.branchPred.lookups              334140610                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148252                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050448                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9514713                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313655072                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33907527                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160576                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       64278188                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250518519                       # Number of instructions committed
system.cpu0.commit.committedOps            1251572256                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1938437016                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.645661                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.403061                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1335723923     68.91%     68.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    358561420     18.50%     87.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83893482      4.33%     91.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82627218      4.26%     96.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26135248      1.35%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8352888      0.43%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4870600      0.25%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4364710      0.23%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33907527      1.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1938437016                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112814                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209818563                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697369                       # Number of loads committed
system.cpu0.commit.membars                    2104054                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104060      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530917     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747809     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256453     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251572256                       # Class of committed instruction
system.cpu0.commit.refs                     536004290                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250518519                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251572256                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.677514                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.677514                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            274484583                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6229726                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           168487959                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1336719353                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               745430482                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                920377979                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9523004                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14014605                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4351314                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  334140610                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                236944387                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1208941009                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5788154                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1367700823                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          128                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               31461158                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159284                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         729495516                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         192748057                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.651981                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1954167362                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.701347                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.924268                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               991494867     50.74%     50.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               713155490     36.49%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127837709      6.54%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                98540131      5.04%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16857767      0.86%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3230814      0.17%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  945496      0.05%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     440      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104648      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1954167362                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      143594722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9589930                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               320900354                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.618373                       # Inst execution rate
system.cpu0.iew.exec_refs                   563855697                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151965567                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              206243239                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            414061126                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2091503                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5137495                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           154607223                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1315817132                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            411890130                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4893216                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1297199157                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1049744                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6079731                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9523004                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8416789                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       382851                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21938805                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        74002                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7215                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5035264                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25363757                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7300302                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7215                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       406441                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9183489                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                597078981                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1287674109                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837213                       # average fanout of values written-back
system.cpu0.iew.wb_producers                499882567                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.613832                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1287750519                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1592481317                       # number of integer regfile reads
system.cpu0.int_regfile_writes              825028814                       # number of integer regfile writes
system.cpu0.ipc                              0.596120                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.596120                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106106      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            720316202     55.32%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848903      0.91%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100455      0.16%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           414675267     31.85%     88.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          151045388     11.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1302092373                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1859067                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001428                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 351498     18.91%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1211738     65.18%     84.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               295808     15.91%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1301845278                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4560343831                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1287674057                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1380068893                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1309551876                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1302092373                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6265256                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       64244873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           132764                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3104680                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27799716                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1954167362                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.666316                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.871311                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1050868060     53.78%     53.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          607432920     31.08%     84.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208667157     10.68%     95.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75782951      3.88%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9059222      0.46%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1047917      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             848488      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             276291      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             184356      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1954167362                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.620705                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16362610                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3629522                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           414061126                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          154607223                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2058                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2097762084                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11098235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              221425025                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543753                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6876421                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               756982214                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15441624                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14892                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1632834807                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1331284599                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          858920937                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                912018434                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30804144                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9523004                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             54046462                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58377180                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1632834763                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        172223                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6192                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18541743                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6178                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3220353725                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2647446950                       # The number of ROB writes
system.cpu0.timesIdled                       22280539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2025                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.755431                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12612989                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14372887                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2173252                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19307719                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            669754                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         799843                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          130089                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22510516                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41585                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050241                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1563303                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16229370                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2077040                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151451                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14541713                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67683144                       # Number of instructions committed
system.cpu1.commit.committedOps              68733607                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    307160638                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.223771                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.937893                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    278390924     90.63%     90.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14483127      4.72%     95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5271990      1.72%     97.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4049613      1.32%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1115312      0.36%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       494150      0.16%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       940031      0.31%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       338451      0.11%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2077040      0.68%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    307160638                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074956                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65718184                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752529                       # Number of loads committed
system.cpu1.commit.membars                    2100552                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100552      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43604606     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802770     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225535      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68733607                       # Class of committed instruction
system.cpu1.commit.refs                      23028317                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67683144                       # Number of Instructions Simulated
system.cpu1.committedOps                     68733607                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.610469                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.610469                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            244163285                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               638950                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11811261                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              89061701                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17975746                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 43968865                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1564820                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1406531                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2395582                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22510516                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15603363                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    289768359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               340938                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      96658109                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4349538                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072137                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18125169                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13282743                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.309751                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         310068298                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.316729                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.754983                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               247749884     79.90%     79.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39607365     12.77%     92.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13187987      4.25%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7377681      2.38%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1219105      0.39%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  344794      0.11%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  580534      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     939      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           310068298                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1982715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1628967                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18168383                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.246974                       # Inst execution rate
system.cpu1.iew.exec_refs                    26012518                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6637383                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              202072960                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20888487                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1201429                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1697880                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7297274                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           83250399                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19375135                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1341103                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             77068562                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                759193                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3854541                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1564820                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5829562                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        97480                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          714162                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31495                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2142                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11117                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4135958                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1021486                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2142                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       579121                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1049846                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43907840                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75874147                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823690                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36166465                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.243147                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75925959                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                98058584                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50691408                       # number of integer regfile writes
system.cpu1.ipc                              0.216898                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.216898                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100776      2.68%      2.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49887697     63.62%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  51      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20762836     26.48%     92.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5658203      7.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78409665                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1569812                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020021                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 328583     20.93%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                981825     62.54%     83.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               259400     16.52%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77878685                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         468598746                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75874135                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         97768671                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  79605933                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78409665                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3644466                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14516791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           141334                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        493015                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7783777                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    310068298                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.252879                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.727347                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          261806105     84.43%     84.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30835387      9.94%     94.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10505728      3.39%     97.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3544626      1.14%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2102783      0.68%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             500287      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             508372      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             153935      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             111075      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      310068298                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.251272                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8589560                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1118539                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20888487                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7297274                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    224                       # number of misc regfile reads
system.cpu1.numCycles                       312051013                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1796791670                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              214064477                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45690862                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6111439                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                20312237                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3003124                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                23625                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            110717415                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              86929414                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           58181765                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43222830                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21412618                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1564820                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             30875050                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12490903                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       110717403                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28884                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               887                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13660897                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           886                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   388357826                       # The number of ROB reads
system.cpu1.rob.rob_writes                  169464437                       # The number of ROB writes
system.cpu1.timesIdled                          69111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.567624                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11447663                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13536697                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1653671                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16749089                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            618668                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         631158                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           12490                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19502698                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31315                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050203                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1212200                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15102504                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1918052                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151359                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10300735                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64193537                       # Number of instructions committed
system.cpu2.commit.committedOps              65243951                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    291631809                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.223720                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.938808                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    264503285     90.70%     90.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13530752      4.64%     95.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4969196      1.70%     97.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3909946      1.34%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       977361      0.34%     98.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       464785      0.16%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1041840      0.36%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       316592      0.11%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1918052      0.66%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    291631809                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013835                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62344625                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862488                       # Number of loads committed
system.cpu2.commit.membars                    2100499                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100499      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41199090     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912691     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031527      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65243951                       # Class of committed instruction
system.cpu2.commit.refs                      21944230                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64193537                       # Number of Instructions Simulated
system.cpu2.committedOps                     65243951                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.599857                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.599857                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            237175045                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               465511                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10820879                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              79648451                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15648400                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37002885                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1213467                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1152319                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2699174                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19502698                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13936503                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    276000175                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               303432                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      83287256                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3309876                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.066048                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16083857                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12066331                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.282061                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         293738971                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.287121                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.709463                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               239402993     81.50%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34905073     11.88%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11142668      3.79%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6754202      2.30%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1039488      0.35%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  239969      0.08%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  254362      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     204      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           293738971                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1542090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1271695                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16576183                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.245275                       # Inst execution rate
system.cpu2.iew.exec_refs                    24687059                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6412648                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              193322113                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18571391                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051096                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1257292                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6758599                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           75522894                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18274411                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1231892                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72425057                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                851234                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3867675                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1213467                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6056235                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        98665                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          623264                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        26903                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1825                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        13015                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2708903                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       676857                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1825                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       359288                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        912407                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41923487                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71341913                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.821900                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34456916                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.241607                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71389723                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92141264                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47943470                       # number of integer regfile writes
system.cpu2.ipc                              0.217398                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217398                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100716      2.85%      2.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46485949     63.11%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  48      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19631340     26.65%     92.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5438794      7.38%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73656949                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1537236                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020870                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 325829     21.20%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                954402     62.09%     83.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               257001     16.72%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73093453                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         442717457                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71341901                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         85803074                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72371210                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73656949                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151684                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10278942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           127380                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           325                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4586189                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    293738971                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.250756                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.726502                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          248545102     84.61%     84.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           28849072      9.82%     94.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9745862      3.32%     97.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3367197      1.15%     98.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2030374      0.69%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             464893      0.16%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             487294      0.17%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             148579      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100598      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      293738971                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.249447                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7257132                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          959279                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18571391                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6758599                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu2.numCycles                       295281061                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1813562410                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              206719325                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43496304                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7029147                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17598299                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2758624                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                23919                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100125485                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78245714                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52475454                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36955551                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              21025373                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1213467                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             31220567                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8979150                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100125473                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         31762                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               894                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 15285513                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           892                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   365257351                       # The number of ROB reads
system.cpu2.rob.rob_writes                  153201474                       # The number of ROB writes
system.cpu2.timesIdled                          68718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.891544                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10087028                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12168947                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1330759                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14853812                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            515654                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         528428                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12774                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17103899                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18855                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050181                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           943150                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568445                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1894688                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151284                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8246713                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58540841                       # Number of instructions committed
system.cpu3.commit.committedOps              59591225                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    261947017                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.227493                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.961925                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    237719975     90.75%     90.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12083809      4.61%     95.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4312398      1.65%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3373176      1.29%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       818571      0.31%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       422442      0.16%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1034612      0.39%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       287346      0.11%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1894688      0.72%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    261947017                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865401                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56839985                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731310                       # Number of loads committed
system.cpu3.commit.membars                    2100464                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100464      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37246298     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781491     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462828      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59591225                       # Class of committed instruction
system.cpu3.commit.refs                      20244331                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58540841                       # Number of Instructions Simulated
system.cpu3.committedOps                     59591225                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.520785                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.520785                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            215466843                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               407436                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9551984                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70991378                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12889839                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31908243                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                944105                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1028801                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2414768                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17103899                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12384621                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    248401378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               234243                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      73942736                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2663428                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.064628                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13890705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10602682                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.279398                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         263623798                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.284476                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.699725                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               215024694     81.56%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31208905     11.84%     93.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10027954      3.80%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6229158      2.36%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  774700      0.29%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  207044      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151133      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     197      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           263623798                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1026741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              991075                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14758263                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.247211                       # Inst execution rate
system.cpu3.iew.exec_refs                    22511365                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5728759                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171815819                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16912617                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051106                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           980666                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5967953                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67818275                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16782606                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           960241                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65424624                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                768299                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4175444                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                944105                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6198623                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        93604                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          524970                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        23005                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1174                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11142                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2181307                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       454932                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1174                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254276                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        736799                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38719801                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64518460                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824636                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31929736                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.243787                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64560012                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82977109                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43524645                       # number of integer regfile writes
system.cpu3.ipc                              0.221201                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.221201                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100673      3.16%      3.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41485210     62.49%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18067828     27.22%     92.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4731007      7.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66384865                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1535546                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023131                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 331413     21.58%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                947149     61.68%     83.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               256980     16.74%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65819722                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         398048227                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64518448                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76046150                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64666611                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66384865                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151664                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8227049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           119181                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           380                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3598672                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    263623798                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.251817                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.734566                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          222962451     84.58%     84.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26401095     10.01%     94.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8186446      3.11%     97.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2921358      1.11%     98.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1968378      0.75%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             463056      0.18%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             480971      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             148158      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              91885      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      263623798                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.250840                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6904320                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          773659                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16912617                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5967953                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu3.numCycles                       264650539                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1844192162                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              185771510                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39878229                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7279939                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14710669                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2434255                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                20027                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89095592                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69906878                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47084422                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31809500                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              20133438                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                944105                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             30351690                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7206193                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89095580                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         36324                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               927                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 15024415                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           928                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   327889071                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137356195                       # The number of ROB writes
system.cpu3.timesIdled                          46816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5959626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11826066                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1039975                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       101977                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52580940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4950849                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105921307                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5052826                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2373087                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3721160                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2145168                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              883                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            632                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3585072                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3585039                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2373087                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            59                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17784187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17784187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    619474304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               619474304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1375                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5959733                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5959733    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5959733                       # Request fanout histogram
system.membus.respLayer1.occupancy        32131563250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28322287756                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6815355259.398497                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   43605099638.916809                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 441870166000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147987843000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 906442249500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13846312                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13846312                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13846312                       # number of overall hits
system.cpu2.icache.overall_hits::total       13846312                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        90191                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         90191                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        90191                       # number of overall misses
system.cpu2.icache.overall_misses::total        90191                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2006509000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2006509000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2006509000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2006509000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13936503                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13936503                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13936503                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13936503                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006472                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006472                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006472                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006472                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 22247.330665                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22247.330665                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 22247.330665                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22247.330665                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          426                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        80104                       # number of writebacks
system.cpu2.icache.writebacks::total            80104                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10055                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10055                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10055                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10055                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        80136                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        80136                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        80136                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        80136                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1768472000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1768472000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1768472000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1768472000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005750                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005750                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005750                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005750                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22068.383748                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22068.383748                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22068.383748                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22068.383748                       # average overall mshr miss latency
system.cpu2.icache.replacements                 80104                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13846312                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13846312                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        90191                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        90191                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2006509000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2006509000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13936503                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13936503                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006472                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006472                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 22247.330665                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22247.330665                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10055                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10055                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        80136                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        80136                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1768472000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1768472000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005750                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005750                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22068.383748                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22068.383748                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989377                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13454695                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            80104                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           167.965333                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        347393000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989377                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999668                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999668                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27953142                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27953142                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17281571                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17281571                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17281571                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17281571                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5009047                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5009047                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5009047                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5009047                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 660308850319                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 660308850319                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 660308850319                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 660308850319                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22290618                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22290618                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22290618                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22290618                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224715                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224715                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224715                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224715                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131823.249077                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131823.249077                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131823.249077                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131823.249077                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9508568                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       302494                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           102163                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3534                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    93.072521                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    85.595359                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1376626                       # number of writebacks
system.cpu2.dcache.writebacks::total          1376626                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4046062                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4046062                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4046062                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4046062                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       962985                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       962985                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       962985                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       962985                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 119359480103                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 119359480103                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 119359480103                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 119359480103                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043201                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043201                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043201                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043201                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 123947.392849                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 123947.392849                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 123947.392849                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123947.392849                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1376626                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14401387                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14401387                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2858132                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2858132                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 304853593000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 304853593000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17259519                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17259519                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.165597                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.165597                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106661.831224                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106661.831224                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2320295                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2320295                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       537837                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       537837                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60808013500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60808013500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 113060.301727                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 113060.301727                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2880184                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2880184                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2150915                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2150915                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 355455257319                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 355455257319                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5031099                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5031099                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.427524                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.427524                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 165257.696059                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 165257.696059                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1725767                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1725767                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       425148                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       425148                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58551466603                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58551466603                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084504                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084504                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 137720.197679                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 137720.197679                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          353                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          353                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5929000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5929000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.382867                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.382867                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27073.059361                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27073.059361                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          112                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          112                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3723500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3723500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.195804                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.195804                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 33245.535714                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33245.535714                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          225                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          225                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       957500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       957500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          400                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          400                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.437500                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.437500                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5471.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5471.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       818500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       818500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.417500                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.417500                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4901.197605                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4901.197605                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       409000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       409000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       381000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       381000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634815                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634815                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415388                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415388                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46847228000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46847228000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050203                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050203                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395531                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395531                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112779.444760                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112779.444760                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415388                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415388                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46431840000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46431840000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395531                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395531                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111779.444760                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111779.444760                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.906443                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19294535                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1378244                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.999361                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        347404500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.906443                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.903326                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.903326                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48061862                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48061862                       # Number of data accesses
system.cpu3.numPwrStateTransitions                233                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7878211440.170940                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   46435983695.608276                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     96.58%     96.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.29% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 441870237500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   132679354000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 921750738500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12326867                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12326867                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12326867                       # number of overall hits
system.cpu3.icache.overall_hits::total       12326867                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        57754                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         57754                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        57754                       # number of overall misses
system.cpu3.icache.overall_misses::total        57754                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1294549500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1294549500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1294549500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1294549500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12384621                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12384621                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12384621                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12384621                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004663                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004663                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004663                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004663                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22414.889012                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22414.889012                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22414.889012                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22414.889012                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          236                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    33.714286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52514                       # number of writebacks
system.cpu3.icache.writebacks::total            52514                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         5208                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5208                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         5208                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5208                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52546                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52546                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52546                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52546                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1155332000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1155332000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1155332000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1155332000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004243                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004243                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004243                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004243                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21987.058958                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21987.058958                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21987.058958                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21987.058958                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52514                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12326867                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12326867                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        57754                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        57754                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1294549500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1294549500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12384621                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12384621                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004663                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004663                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22414.889012                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22414.889012                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         5208                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5208                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52546                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52546                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1155332000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1155332000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004243                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004243                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21987.058958                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21987.058958                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989215                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11923244                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52514                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           227.048863                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        354157000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989215                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24821788                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24821788                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15430186                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15430186                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15430186                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15430186                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4915591                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4915591                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4915591                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4915591                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 640665410540                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 640665410540                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 640665410540                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 640665410540                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20345777                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20345777                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20345777                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20345777                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.241603                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.241603                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.241603                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.241603                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 130333.343547                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130333.343547                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 130333.343547                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130333.343547                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9424708                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       316172                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            96886                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3713                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    97.276263                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.152707                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1255953                       # number of writebacks
system.cpu3.dcache.writebacks::total          1255953                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4017108                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4017108                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4017108                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4017108                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       898483                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       898483                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       898483                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       898483                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 112529025662                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 112529025662                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 112529025662                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 112529025662                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044161                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044161                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044161                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044161                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 125243.355369                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 125243.355369                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 125243.355369                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 125243.355369                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1255953                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13041881                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13041881                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2841486                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2841486                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 302027138500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 302027138500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15883367                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15883367                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.178897                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.178897                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106291.967830                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106291.967830                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2329271                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2329271                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       512215                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       512215                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  59065209000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  59065209000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032249                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032249                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 115313.313745                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115313.313745                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2388305                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2388305                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2074105                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2074105                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 338638272040                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 338638272040                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462410                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462410                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.464795                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.464795                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 163269.589553                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 163269.589553                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1687837                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1687837                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386268                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386268                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  53463816662                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  53463816662                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086560                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086560                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 138411.198085                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 138411.198085                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          332                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          219                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6815500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6815500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.397459                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.397459                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31121.004566                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31121.004566                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          123                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           96                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3689000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3689000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.174229                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.174229                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 38427.083333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38427.083333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          225                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          225                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1065500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1065500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.421594                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.421594                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6496.951220                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6496.951220                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       928500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       928500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.419023                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.419023                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5696.319018                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5696.319018                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       504000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       504000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       478000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       478000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691180                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691180                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359001                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359001                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39462214500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39462214500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050181                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050181                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341847                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341847                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 109922.296874                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 109922.296874                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359001                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359001                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39103213500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39103213500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341847                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341847                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 108922.296874                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 108922.296874                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.761317                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17378109                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1257288                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.821900                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        354168500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.761317                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.836291                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.836291                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44051109                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44051109                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    504465727.272727                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   627385770.075014                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       126500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1746920000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1048880969500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5549123000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    207422228                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       207422228                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    207422228                       # number of overall hits
system.cpu0.icache.overall_hits::total      207422228                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29522158                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29522158                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29522158                       # number of overall misses
system.cpu0.icache.overall_misses::total     29522158                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 376446627995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 376446627995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 376446627995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 376446627995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    236944386                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    236944386                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    236944386                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    236944386                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.124595                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.124595                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.124595                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.124595                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12751.324886                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12751.324886                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12751.324886                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12751.324886                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2732                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.030769                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26390648                       # number of writebacks
system.cpu0.icache.writebacks::total         26390648                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3131477                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3131477                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3131477                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3131477                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26390681                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26390681                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26390681                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26390681                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 323764763495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 323764763495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 323764763495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 323764763495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111379                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111379                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111379                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111379                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12268.147362                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12268.147362                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12268.147362                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12268.147362                       # average overall mshr miss latency
system.cpu0.icache.replacements              26390648                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    207422228                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      207422228                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29522158                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29522158                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 376446627995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 376446627995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    236944386                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    236944386                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.124595                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.124595                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12751.324886                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12751.324886                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3131477                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3131477                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26390681                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26390681                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 323764763495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 323764763495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111379                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111379                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12268.147362                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12268.147362                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          233811443                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26390648                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.859633                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        500279452                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       500279452                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    495167798                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       495167798                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    495167798                       # number of overall hits
system.cpu0.dcache.overall_hits::total      495167798                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     34478902                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      34478902                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     34478902                       # number of overall misses
system.cpu0.dcache.overall_misses::total     34478902                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1403422449855                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1403422449855                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1403422449855                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1403422449855                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529646700                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529646700                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529646700                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529646700                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.065098                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065098                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.065098                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065098                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40703.803441                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40703.803441                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40703.803441                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40703.803441                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24127193                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       343363                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           405289                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3708                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.530836                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.600593                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22266386                       # number of writebacks
system.cpu0.dcache.writebacks::total         22266386                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12677022                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12677022                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12677022                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12677022                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21801880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21801880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21801880                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21801880                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 481319527795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 481319527795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 481319527795                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 481319527795                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041163                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041163                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041163                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041163                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22076.973536                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22076.973536                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22076.973536                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22076.973536                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22266386                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    356999780                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      356999780                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26394491                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26394491                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 854133012500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 854133012500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383394271                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383394271                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068844                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068844                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32360.275957                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32360.275957                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7182681                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7182681                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19211810                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19211810                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 363165943500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 363165943500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050110                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050110                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18903.265413                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18903.265413                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138168018                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138168018                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8084411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8084411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 549289437355                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 549289437355                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252429                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252429                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67944.274154                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67944.274154                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5494341                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5494341                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2590070                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2590070                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 118153584295                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 118153584295                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017710                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017710                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45617.911599                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45617.911599                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2341                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2341                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1796                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1796                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11364000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11364000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6327.394209                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6327.394209                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1727                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1727                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           69                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016679                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016679                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18108.695652                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18108.695652                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          301                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          301                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3317500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3317500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4041                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4041                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074487                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074487                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11021.594684                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11021.594684                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          297                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          297                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3021500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3021500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073497                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073497                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10173.400673                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10173.400673                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584714                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584714                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465734                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465734                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52790901000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52790901000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050448                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050448                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443367                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443367                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113349.897152                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113349.897152                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465734                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465734                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52325167000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52325167000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443367                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443367                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112349.897152                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112349.897152                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993837                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          518026611                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22267433                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.263868                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993837                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999807                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999807                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083678117                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083678117                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26323375                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20075419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               67891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              141135                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               71820                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              136273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               47208                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              129833                       # number of demand (read+write) hits
system.l2.demand_hits::total                 46992954                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26323375                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20075419                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              67891                       # number of overall hits
system.l2.overall_hits::.cpu1.data             141135                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              71820                       # number of overall hits
system.l2.overall_hits::.cpu2.data             136273                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              47208                       # number of overall hits
system.l2.overall_hits::.cpu3.data             129833                       # number of overall hits
system.l2.overall_hits::total                46992954                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             67304                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2190558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1314517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              8316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1240561                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              5338                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1126255                       # number of demand (read+write) misses
system.l2.demand_misses::total                5964136                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            67304                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2190558                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11287                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1314517                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             8316                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1240561                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             5338                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1126255                       # number of overall misses
system.l2.overall_misses::total               5964136                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5918102500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 246695337500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1108273000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 169939458500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    827917000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 161552594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    533601000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 147675222500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     734250506000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5918102500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 246695337500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1108273000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 169939458500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    827917000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 161552594000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    533601000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 147675222500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    734250506000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26390679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22265977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           79178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1455652                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           80136                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1376834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1256088                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52957090                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26390679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22265977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          79178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1455652                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          80136                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1376834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1256088                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52957090                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002550                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.142552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.903043                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.103774                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.901024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.101587                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.896637                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112622                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002550                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.142552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.903043                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.103774                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.901024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.101587                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.896637                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112622                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87930.917925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112617.578489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98190.218836                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 129279.011607                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99557.118807                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 130225.433493                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99962.720120                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 131120.592139                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123110.959576                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87930.917925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112617.578489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98190.218836                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 129279.011607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99557.118807                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 130225.433493                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99962.720120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 131120.592139                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123110.959576                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3721160                       # number of writebacks
system.l2.writebacks::total                   3721160                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            735                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            674                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1057                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            868                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            695                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            608                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            607                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6008                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           735                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           674                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1057                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           868                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           695                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           608                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           607                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6008                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        66569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2189884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1313753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1239866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1125648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5958128                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        66569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2189884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1313753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1239866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1125648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5958128                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5204626000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 224751635500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    933840500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 156748793500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    696281500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 149108331000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    444372000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 136377009500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 674264889500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5204626000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 224751635500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    933840500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 156748793500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    696281500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 149108331000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    444372000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 136377009500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 674264889500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.129203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.902519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.092942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.900520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.090016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.896154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112509                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.129203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.902519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.092942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.900520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.090016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.896154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112509                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78183.929457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102631.753782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91284.506354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 119313.747333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93485.700859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 120261.650049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93947.568710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 121154.223612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113167.238015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78183.929457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102631.753782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91284.506354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 119313.747333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93485.700859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 120261.650049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93947.568710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 121154.223612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113167.238015                       # average overall mshr miss latency
system.l2.replacements                       10917241                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5835895                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5835895                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5835895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5835895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46671996                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46671996                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46671996                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46671996                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              56                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  155                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 78                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       633500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       753500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              233                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.973684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.180000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.240000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.334764                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17121.621622                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  6666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9660.256410                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       744000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       176500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       292500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       364000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1577000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.973684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.180000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.240000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.334764                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20108.108108                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19611.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20892.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20222.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20217.948718                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               94                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        33500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        33500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.876543                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.312500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.583851                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4187.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   356.382979                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           94                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1408500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       167500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       102500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       202000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1880500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.876543                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.312500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.583851                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19838.028169                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20005.319149                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1809422                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            41125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            45586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            49399                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1945532                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1245343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         850892                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         793840                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         694965                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3585040                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 145252397500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109269232500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102875417000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90575256500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  447972303500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3054765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       892017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       839426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       744364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5530572                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.407672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.953897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.945694                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.933636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.648222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116636.458791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128417.275635                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129592.130656                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 130330.673487                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124956.012625                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1245343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       850892                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       793840                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       694965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3585040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 132798977500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100760312500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94937017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  83625606500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 412121913500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.407672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.953897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.945694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.933636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.648222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106636.466821                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118417.275635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119592.130656                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120330.673487                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114956.015414                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26323375                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         67891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         71820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         47208                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26510294                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        67304                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         8316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         5338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5918102500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1108273000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    827917000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    533601000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8387893500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26390679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        79178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        80136                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26602539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002550                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.142552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.103774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.101587                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87930.917925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98190.218836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99557.118807                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99962.720120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90930.603285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          735                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1057                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          868                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          608                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3268                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        66569                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7448                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4730                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        88977                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5204626000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    933840500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    696281500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    444372000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7279120000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.129203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.092942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.090016                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78183.929457                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91284.506354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93485.700859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93947.568710                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81809.006822                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18265997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       100010                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        90687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        80434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18537128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       945215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       463625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       446721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       431290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2286851                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 101442940000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60670226000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58677177000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  57099966000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 277890309000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19211212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       563635                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       537408                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20823979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.822562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.831251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.842818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.109818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107322.609142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130860.557563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 131350.836428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 132393.438290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121516.578474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          674                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          764                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          695                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          607                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2740                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       944541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       462861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       446026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       430683                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2284111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  91952658000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55988481000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  54171314000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  52751403000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 254863856000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.049166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.821207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.829958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.841631                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.109687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97351.685104                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 120961.759578                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 121453.265056                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 122483.132606                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111581.204241                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           46                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              59                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            62                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.938776                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.951613                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           46                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           59                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       889500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       116500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        76500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        59500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1142000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.938776                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.951613                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19336.956522                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19355.932203                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999912                       # Cycle average of tags in use
system.l2.tags.total_refs                   105459158                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10917244                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.659870                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.037811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.060324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.976709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.409583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.032896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.274353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.017606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.153768                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.422466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.110318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.405886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.018028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1698364300                       # Number of tag accesses
system.l2.tags.data_accesses               1698364300                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4260352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     140152512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        654720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84080192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        476672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79351424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        302720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      72041472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          381320064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4260352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       654720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       476672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       302720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5694464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    238154240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       238154240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          66568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2189883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1313753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1239866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1125648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5958126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3721160                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3721160                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4040431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        132917785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           620923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79739940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           452066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         75255273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           287093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68322663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             361636174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4040431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       620923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       452066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       287093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5400514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225860625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225860625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225860625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4040431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       132917785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          620923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79739940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          452066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        75255273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          287093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68322663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            587496799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3719239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     66568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2185389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1310877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1236346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1122148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004449488250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230291                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230291                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11959886                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3503895                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5958127                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3721160                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5958127                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3721160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14391                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1921                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            346658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            351581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            392649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            537026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            364055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            360136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            366738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            354733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            352129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            346211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           414440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           345704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           359298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           350133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           348899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           353346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232665                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 314253990250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29718680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            425699040250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52871.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71621.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2044478                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1613758                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5958127                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3721160                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1686735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1524979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1036915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  524371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  191406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  146431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  161116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  179443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  169027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  129246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  75437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  46027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 139301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 196784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 234969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 236615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 236054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 239495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 244334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 243173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 240537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 236176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 226153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 221009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  16155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  23452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  25335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  24773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  24514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  23762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  22410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  21644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  21260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  21502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  21924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  25483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6004718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    102.990439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.049893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.933100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4718145     78.57%     78.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1025380     17.08%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        65741      1.09%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30699      0.51%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23648      0.39%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18559      0.31%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14921      0.25%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10987      0.18%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        96638      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6004718                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.809671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.145521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    295.607121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230286    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230291                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.583466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214537     93.16%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1246      0.54%     93.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11260      4.89%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2458      1.07%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              592      0.26%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              146      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230291                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              380399104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  921024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238030080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               381320128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            238154240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       360.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    361.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1054430063500                       # Total gap between requests
system.mem_ctrls.avgGap                     108936.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4260352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    139864896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       654720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83896128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       476672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79126144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       302720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     71817472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238030080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4040430.968637211714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132645015.534778088331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 620923.098322898033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79565377.161312371492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 452066.005504295637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 75041621.595222055912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 287093.475568651746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68110226.093533068895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225742874.461826860905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        66568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2189884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1313753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1239866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4730                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1125648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3721160                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2444822250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 133599150500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    502564750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 101847443750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    382321500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  97297664750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    245257500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  89379815250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25534188687250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36726.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61007.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49126.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     77524.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51332.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     78474.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51851.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     79402.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6861889.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21094001880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11211720300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20492935260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9709278300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83235778080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     211511945730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     226785832800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       584041492350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.893043                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 586714997750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35209720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 432505374750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21779698920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11576180715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21945332640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9705029220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83235778080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     401898780600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      66460077120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       616600877295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.771700                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 168263483250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35209720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 850956889250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                279                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6414746585.714286                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   42521949936.321289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          136     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.57% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 441869949500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   156365570500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 898064522000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15515750                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15515750                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15515750                       # number of overall hits
system.cpu1.icache.overall_hits::total       15515750                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        87613                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         87613                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        87613                       # number of overall misses
system.cpu1.icache.overall_misses::total        87613                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2242462500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2242462500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2242462500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2242462500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15603363                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15603363                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15603363                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15603363                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005615                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005615                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005615                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005615                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25595.088628                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25595.088628                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25595.088628                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25595.088628                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        79146                       # number of writebacks
system.cpu1.icache.writebacks::total            79146                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8435                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8435                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8435                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8435                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        79178                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        79178                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        79178                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        79178                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2004376500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2004376500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2004376500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2004376500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005074                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005074                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005074                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005074                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25314.815984                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25314.815984                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25314.815984                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25314.815984                       # average overall mshr miss latency
system.cpu1.icache.replacements                 79146                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15515750                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15515750                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        87613                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        87613                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2242462500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2242462500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15603363                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15603363                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005615                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005615                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25595.088628                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25595.088628                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8435                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8435                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        79178                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        79178                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2004376500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2004376500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005074                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005074                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25314.815984                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25314.815984                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989542                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15158698                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            79146                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           191.528289                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        340148000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989542                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         31285904                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        31285904                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18324499                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18324499                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18324499                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18324499                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5164189                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5164189                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5164189                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5164189                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 679598267567                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 679598267567                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 679598267567                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 679598267567                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23488688                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23488688                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23488688                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23488688                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.219859                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.219859                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.219859                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.219859                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 131598.256293                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131598.256293                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 131598.256293                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131598.256293                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9660824                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       290174                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           101821                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3457                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.880467                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.938097                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1455449                       # number of writebacks
system.cpu1.dcache.writebacks::total          1455449                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4153363                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4153363                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4153363                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4153363                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1010826                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1010826                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1010826                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1010826                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 124137513359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 124137513359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 124137513359                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 124137513359                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043035                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043035                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043035                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043035                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 122807.994016                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122807.994016                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 122807.994016                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122807.994016                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1455449                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15325573                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15325573                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2938002                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2938002                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 313797108000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 313797108000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18263575                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18263575                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160867                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160867                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 106806.294890                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106806.294890                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2373949                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2373949                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       564053                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       564053                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62960510000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62960510000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030884                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030884                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111621.620663                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111621.620663                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2998926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2998926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2226187                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2226187                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 365801159567                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 365801159567                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5225113                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5225113                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426055                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426055                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 164317.354996                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 164317.354996                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1779414                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1779414                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446773                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446773                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  61177003359                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  61177003359                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085505                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085505                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 136930.842640                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 136930.842640                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          275                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          275                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7226500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7226500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.465313                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.465313                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26278.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26278.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3735000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3735000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.248731                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.248731                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25408.163265                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25408.163265                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       851000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       851000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          353                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          353                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.402266                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.402266                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5992.957746                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5992.957746                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       724000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       724000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.393768                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.393768                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5208.633094                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5208.633094                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       178000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       178000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       166000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       166000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603809                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603809                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446432                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446432                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50663034000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50663034000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050241                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050241                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425076                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425076                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113484.324600                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113484.324600                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446432                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446432                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50216602000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50216602000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425076                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425076                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112484.324600                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112484.324600                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.266293                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20384876                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1457122                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.989821                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        340159500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.266293                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.945822                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.945822                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50536895                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50536895                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1054430092500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47428856                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9557055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47120930                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7196081                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1038                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           699                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1737                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           67                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5533757                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5533756                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26602541                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20826318                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           62                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           62                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79172007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66800512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       237502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4368728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       240376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4132222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       157606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3769898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158878851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3378004864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2850071168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10132736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186310464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10255360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176221440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6723840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160770560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6778490432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10924177                       # Total snoops (count)
system.tol2bus.snoopTraffic                 238512192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         63881723                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.104082                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.372549                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58164937     91.05%     91.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5232983      8.19%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 109555      0.17%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 300119      0.47%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  74129      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           63881723                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105917489478                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2069299505                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         120727850                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1887737313                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79205640                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33403163420                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39636760763                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2187722790                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         119383154                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1099956193500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 912508                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746168                       # Number of bytes of host memory used
host_op_rate                                   915075                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1691.44                       # Real time elapsed on the host
host_tick_rate                               26915550                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543454474                       # Number of instructions simulated
sim_ops                                    1547795843                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045526                       # Number of seconds simulated
sim_ticks                                 45526101000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.307520                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15122999                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15228453                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1583969                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18832757                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21590                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          35967                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14377                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18940751                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6763                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2220                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1575223                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7219699                       # Number of branches committed
system.cpu0.commit.bw_lim_events               348261                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          69280                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25949692                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26542176                       # Number of instructions committed
system.cpu0.commit.committedOps              26573712                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78307386                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.339351                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.936116                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     63099521     80.58%     80.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9881599     12.62%     93.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2987508      3.82%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       778375      0.99%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       638769      0.82%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       421952      0.54%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       128759      0.16%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22642      0.03%     99.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       348261      0.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78307386                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44224                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26508394                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5560885                       # Number of loads committed
system.cpu0.commit.membars                      47386                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        47809      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18168161     68.37%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4747      0.02%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5562705     20.93%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2786859     10.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26573712                       # Class of committed instruction
system.cpu0.commit.refs                       8350186                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26542176                       # Number of Instructions Simulated
system.cpu0.committedOps                     26573712                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.369061                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.369061                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             31126170                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9072                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13301729                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57758339                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7209482                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41767423                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1577169                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                17691                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               617579                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18940751                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4704974                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74235682                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                39085                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          537                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65745156                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 170                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                3171830                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.211813                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6475519                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15144589                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.735222                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82297823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.799817                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.765964                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30725424     37.33%     37.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39827383     48.39%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9566901     11.62%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2058787      2.50%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   50315      0.06%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14063      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    8287      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8989      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   37674      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82297823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1854                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7124375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1822197                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11941558                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.502666                       # Inst execution rate
system.cpu0.iew.exec_refs                    15390855                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4501962                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               23046388                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10800622                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             34415                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           994592                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5686215                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52510599                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10888893                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1138642                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44949532                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 34970                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1894327                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1577169                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2049887                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        72241                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5357                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5239737                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2896914                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           219                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       837619                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        984578                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22213087                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41585016                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739094                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16417564                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.465041                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42509063                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65222704                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26063940                       # number of integer regfile writes
system.cpu0.ipc                              0.296819                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.296819                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            49561      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30304239     65.75%     65.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5553      0.01%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1359      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                849      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10990082     23.85%     89.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4735205     10.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            418      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           246      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46088174                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2194                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4369                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2157                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2231                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     375244                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008142                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 301080     80.24%     80.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    76      0.02%     80.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     69      0.02%     80.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     80.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     80.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     80.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     80.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     80.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     80.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     80.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 47629     12.69%     92.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                26371      7.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46411663                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         175083918                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41582859                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78445455                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52406411                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46088174                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             104188                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25936889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           238872                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         34908                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15728530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82297823                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.560017                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.891620                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49831616     60.55%     60.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23969047     29.12%     89.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5739567      6.97%     96.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1309092      1.59%     98.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             966742      1.17%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             135404      0.16%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             269288      0.33%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              63535      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13532      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82297823                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.515400                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            63974                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11035                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10800622                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5686215                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3983                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        89422198                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1630009                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25539874                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16559730                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                194875                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8806978                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                580537                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1753                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83337344                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55589254                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33620452                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40371932                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                810567                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1577169                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2093966                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17060726                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1890                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83335454                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3907904                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             31821                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1464921                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         32073                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130462236                       # The number of ROB reads
system.cpu0.rob.rob_writes                  109037412                       # The number of ROB writes
system.cpu0.timesIdled                          75667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1752                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.765211                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15162239                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15197922                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1529325                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18480807                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              8325                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12253                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3928                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18542792                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          924                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1921                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1513170                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7042274                       # Number of branches committed
system.cpu1.commit.bw_lim_events               338382                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          68909                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25276862                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25463568                       # Number of instructions committed
system.cpu1.commit.committedOps              25496246                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74231086                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.343471                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.939381                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59602605     80.29%     80.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9521743     12.83%     93.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2840085      3.83%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       820617      1.11%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       572373      0.77%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       397002      0.53%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       117029      0.16%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        21250      0.03%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       338382      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74231086                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11460                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25437042                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5416635                       # Number of loads committed
system.cpu1.commit.membars                      49049                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        49049      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17649038     69.22%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5418556     21.25%     90.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2379183      9.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25496246                       # Class of committed instruction
system.cpu1.commit.refs                       7797739                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25463568                       # Number of Instructions Simulated
system.cpu1.committedOps                     25496246                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.123890                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.123890                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29270104                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                16259                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13304524                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56048902                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5869849                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40880496                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1514153                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                32843                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               585410                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18542792                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4656188                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71477753                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                28423                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63938637                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3060616                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.233110                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5111835                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15170564                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.803801                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          78120012                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.819780                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.759504                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27737430     35.51%     35.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39087917     50.04%     85.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9210388     11.79%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1998223      2.56%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   29478      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7047      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2432      0.00%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6675      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   40422      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            78120012                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1425361                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1756058                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11679175                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.545340                       # Inst execution rate
system.cpu1.iew.exec_refs                    14539570                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3933225                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22713511                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10539589                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             31143                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1005660                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5051752                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50760735                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10606345                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1070032                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43379306                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 29854                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1312822                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1514153                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1468973                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        45445                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             129                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5122954                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2670648                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       771824                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        984234                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21685014                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40140739                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.739921                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16045189                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.504627                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41033332                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62884610                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25400198                       # number of integer regfile writes
system.cpu1.ipc                              0.320114                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.320114                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            50019      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29584669     66.56%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 526      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10703016     24.08%     90.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4110828      9.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44449338                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     345186                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007766                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 304105     88.10%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     88.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 39627     11.48%     99.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1454      0.42%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44744505                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167594409                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40140739                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         76025237                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50660811                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44449338                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              99924                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25264489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           230535                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         31015                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15255327                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     78120012                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.568988                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.893463                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46772113     59.87%     59.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23103610     29.57%     89.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5618579      7.19%     96.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1269104      1.62%     98.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             916017      1.17%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              95794      0.12%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             268384      0.34%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              63372      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13039      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       78120012                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.558792                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            43139                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1932                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10539589                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5051752                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    970                       # number of misc regfile reads
system.cpu1.numCycles                        79545373                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11416431                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24608767                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16048813                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                195619                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7410413                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                611923                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  966                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80653925                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53869840                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32915430                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39516037                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 32261                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1514153                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1335672                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16866617                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80653925                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3734970                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             32180                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1187759                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         32186                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124659611                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105435337                       # The number of ROB writes
system.cpu1.timesIdled                          15946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.712967                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15482893                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15527462                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1360115                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17778451                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8165                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13212                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5047                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17834492                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1056                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1893                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1329308                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7064625                       # Number of branches committed
system.cpu2.commit.bw_lim_events               419350                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          76249                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24103440                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25392122                       # Number of instructions committed
system.cpu2.commit.committedOps              25428393                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     74050476                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.343393                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.973916                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59905868     80.90%     80.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9222887     12.45%     93.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2495862      3.37%     96.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       973301      1.31%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       393395      0.53%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       495814      0.67%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       121564      0.16%     99.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22435      0.03%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       419350      0.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     74050476                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11605                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25364079                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5448887                       # Number of loads committed
system.cpu2.commit.membars                      54409                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        54409      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17704723     69.63%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5450780     21.44%     91.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2218061      8.72%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25428393                       # Class of committed instruction
system.cpu2.commit.refs                       7668841                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25392122                       # Number of Instructions Simulated
system.cpu2.committedOps                     25428393                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.114418                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.114418                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             30099222                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                31024                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13556017                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54063497                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6352888                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39353866                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1330370                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                74934                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               595117                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17834492                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5413102                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70504474                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32907                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61808296                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2722354                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.225520                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5865768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15491058                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.781575                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77731463                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.798229                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.764939                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                29003832     37.31%     37.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37583362     48.35%     85.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9400782     12.09%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1600037      2.06%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   24915      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   14372      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   67886      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6615      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   29662      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77731463                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1350220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1548144                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11484150                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.539389                       # Inst execution rate
system.cpu2.iew.exec_refs                    14215590                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3652591                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22880378                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10388619                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             44763                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           754159                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4516711                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49519037                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10562999                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           942027                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42655822                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 35770                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1413412                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1330370                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1581208                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        61944                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             126                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4939732                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2296757                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       589106                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        959038                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21423143                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39508146                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735806                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15763279                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.499587                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40332689                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61699256                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25171423                       # number of integer regfile writes
system.cpu2.ipc                              0.321087                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.321087                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            55462      0.13%      0.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29138384     66.83%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 787      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10654032     24.44%     91.40% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3748904      8.60%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43597849                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     397740                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009123                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 339386     85.33%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 57143     14.37%     99.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1211      0.30%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43940127                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165558794                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39508146                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73609690                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49386315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43597849                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             132722                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24090644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           233893                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         56473                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14248950                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77731463                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.560878                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.905386                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           47316073     60.87%     60.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22342070     28.74%     89.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5425307      6.98%     96.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1139622      1.47%     98.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1032819      1.33%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              89387      0.11%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             308392      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              64608      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13185      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77731463                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.551301                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            53629                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1917                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10388619                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4516711                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1053                       # number of misc regfile reads
system.cpu2.numCycles                        79081683                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    11879517                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24867204                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16116403                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                201888                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7704404                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                626544                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  933                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77758300                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52096436                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32315249                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38205912                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 38495                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1330370                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1350254                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16198846                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77758300                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4273319                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             43454                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1174491                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         43486                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   123155471                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102744798                       # The number of ROB writes
system.cpu2.timesIdled                          15750                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.621073                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14422343                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14477201                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           959072                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15737119                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10256                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12333                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2077                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15792936                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          962                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2009                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           949853                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7046320                       # Number of branches committed
system.cpu3.commit.bw_lim_events               716224                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          75398                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20791447                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25120567                       # Number of instructions committed
system.cpu3.commit.committedOps              25156453                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     69959546                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.359586                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.103863                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57424029     82.08%     82.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8067968     11.53%     93.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1819722      2.60%     96.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       925638      1.32%     97.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       267089      0.38%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       587101      0.84%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       123951      0.18%     98.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        27824      0.04%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       716224      1.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     69959546                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11574                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25092454                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5413758                       # Number of loads committed
system.cpu3.commit.membars                      53781                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        53781      0.21%      0.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17656499     70.19%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5415767     21.53%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2029986      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25156453                       # Class of committed instruction
system.cpu3.commit.refs                       7445753                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25120567                       # Number of Instructions Simulated
system.cpu3.committedOps                     25156453                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.963892                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.963892                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30186173                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 9323                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12887285                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49421135                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6355447                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34962830                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                950912                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                23115                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               595789                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15792936                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5957814                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65703565                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                32574                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55683326                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1920262                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.212115                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6387382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14432599                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.747882                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          73051151                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.763971                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.750684                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29153218     39.91%     39.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33353946     45.66%     85.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9462013     12.95%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  993516      1.36%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   23289      0.03%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    6694      0.01%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   18184      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    7614      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   32677      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            73051151                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1403504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1117500                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10847188                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.542295                       # Inst execution rate
system.cpu3.iew.exec_refs                    13465300                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3343450                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23159633                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9740592                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             37266                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           431627                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3872586                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45934480                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10121850                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           747849                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40376360                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 60215                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1374165                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                950912                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1552371                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        79162                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              49                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4326834                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1840591                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363731                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        753769                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20752605                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37481301                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.723223                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15008753                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.503411                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38135600                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58432687                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23922150                       # number of integer regfile writes
system.cpu3.ipc                              0.337394                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.337394                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            54836      0.13%      0.13% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27467030     66.79%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 275      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10207229     24.82%     91.75% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3394559      8.25%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41124209                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     520579                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012659                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 423907     81.43%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 95655     18.37%     99.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1017      0.20%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41589952                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156037985                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37481301                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66712511                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45816964                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41124209                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             117516                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20778027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           217837                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         42118                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11991476                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     73051151                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.562951                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.954312                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45311999     62.03%     62.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20153262     27.59%     89.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4819404      6.60%     96.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1005300      1.38%     97.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1127129      1.54%     99.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             127658      0.17%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             396084      0.54%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89591      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20724      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       73051151                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.552339                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            67861                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9561                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9740592                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3872586                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1055                       # number of misc regfile reads
system.cpu3.numCycles                        74454655                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16507134                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               25103309                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16051077                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                167919                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7338475                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                604741                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1440                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71235579                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47817610                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30111339                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34209875                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 48954                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                950912                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1299327                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14060262                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71235579                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4149253                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             35614                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1286108                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         35865                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115184423                       # The number of ROB reads
system.cpu3.rob.rob_writes                   94987595                       # The number of ROB writes
system.cpu3.timesIdled                          15807                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2082330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4135289                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120393                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33145                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2123268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1992433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4336525                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2025578                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1600447                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       929682                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1123567                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4225                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3122                       # Transaction distribution
system.membus.trans_dist::ReadExReq            474164                       # Transaction distribution
system.membus.trans_dist::ReadExResp           473933                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1600448                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6209669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6209669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    192259968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               192259968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6306                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2082040                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2082040    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2082040                       # Request fanout histogram
system.membus.respLayer1.occupancy        11031720000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8351213034                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                954                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          478                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12521962.343096                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20087171.397597                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          478    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    101790000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            478                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39540603000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5985498000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5396135                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5396135                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5396135                       # number of overall hits
system.cpu2.icache.overall_hits::total        5396135                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16966                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16966                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16966                       # number of overall misses
system.cpu2.icache.overall_misses::total        16966                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1088261000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1088261000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1088261000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1088261000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5413101                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5413101                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5413101                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5413101                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003134                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003134                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003134                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003134                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64143.640222                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64143.640222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64143.640222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64143.640222                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          925                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    34.259259                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15758                       # number of writebacks
system.cpu2.icache.writebacks::total            15758                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1208                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1208                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1208                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1208                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15758                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15758                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15758                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15758                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    994988000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    994988000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    994988000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    994988000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002911                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002911                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002911                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002911                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63141.769260                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63141.769260                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63141.769260                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63141.769260                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15758                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5396135                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5396135                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16966                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16966                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1088261000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1088261000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5413101                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5413101                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003134                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003134                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64143.640222                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64143.640222                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1208                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1208                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15758                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15758                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    994988000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    994988000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002911                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002911                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63141.769260                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63141.769260                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5883646                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15790                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           372.618493                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10841960                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10841960                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6921388                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6921388                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6921388                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6921388                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5446634                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5446634                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5446634                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5446634                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 467515792741                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 467515792741                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 467515792741                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 467515792741                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12368022                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12368022                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12368022                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12368022                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.440380                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.440380                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.440380                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.440380                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85835.727670                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85835.727670                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85835.727670                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85835.727670                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1545047                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4104341                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19219                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          45808                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.391644                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    89.598782                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       497747                       # number of writebacks
system.cpu2.dcache.writebacks::total           497747                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4945436                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4945436                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4945436                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4945436                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       501198                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       501198                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       501198                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       501198                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55505192962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55505192962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55505192962                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55505192962                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040524                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040524                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040524                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040524                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110745.040806                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110745.040806                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110745.040806                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110745.040806                       # average overall mshr miss latency
system.cpu2.dcache.replacements                497747                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5485817                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5485817                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4683038                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4683038                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 407854584000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 407854584000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10168855                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10168855                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.460528                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.460528                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87091.880100                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87091.880100                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4293314                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4293314                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       389724                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       389724                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43477070000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43477070000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038325                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038325                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111558.615841                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111558.615841                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1435571                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1435571                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       763596                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       763596                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  59661208741                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59661208741                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2199167                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2199167                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.347221                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.347221                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 78131.903180                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 78131.903180                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       652122                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       652122                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111474                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111474                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12028122962                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12028122962                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050689                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050689                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107900.702962                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107900.702962                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18851                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18851                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          697                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          697                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     22088500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     22088500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        19548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035656                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035656                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 31690.817791                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 31690.817791                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          157                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          540                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          540                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16786000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16786000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.027624                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027624                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 31085.185185                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31085.185185                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17954                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17954                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          826                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          826                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6899000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6899000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18780                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18780                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.043983                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.043983                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8352.300242                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8352.300242                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          809                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          809                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6149000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6149000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.043078                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.043078                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7600.741656                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7600.741656                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       752000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       752000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       693000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       693000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          635                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            635                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1258                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1258                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12776000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12776000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1893                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1893                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.664554                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.664554                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10155.802862                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10155.802862                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1256                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1256                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     11518000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     11518000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.663497                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.663497                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9170.382166                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9170.382166                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.540518                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7464501                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           502018                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.868991                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.540518                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985641                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985641                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25318472                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25318472                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1064                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          533                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15570430.581614                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30304203.419848                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          533    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    201680000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            533                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37227061500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8299039500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5941140                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5941140                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5941140                       # number of overall hits
system.cpu3.icache.overall_hits::total        5941140                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16674                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16674                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16674                       # number of overall misses
system.cpu3.icache.overall_misses::total        16674                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1107273999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1107273999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1107273999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1107273999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5957814                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5957814                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5957814                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5957814                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002799                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002799                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002799                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002799                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66407.220763                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66407.220763                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66407.220763                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66407.220763                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2138                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    62.882353                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15647                       # number of writebacks
system.cpu3.icache.writebacks::total            15647                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1027                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1027                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1027                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1027                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15647                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15647                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15647                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15647                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1022179500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1022179500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1022179500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1022179500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002626                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002626                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65327.506870                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65327.506870                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65327.506870                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65327.506870                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15647                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5941140                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5941140                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16674                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16674                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1107273999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1107273999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5957814                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5957814                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002799                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002799                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66407.220763                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66407.220763                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1027                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1027                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15647                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15647                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1022179500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1022179500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002626                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002626                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65327.506870                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65327.506870                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6412956                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15679                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           409.015626                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11931275                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11931275                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5930088                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5930088                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5930088                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5930088                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5604159                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5604159                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5604159                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5604159                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 486851361225                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 486851361225                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 486851361225                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 486851361225                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11534247                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11534247                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11534247                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11534247                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.485871                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.485871                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.485871                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.485871                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86873.224194                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86873.224194                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86873.224194                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86873.224194                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1625519                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5703819                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            20309                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          62460                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.039342                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.319549                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496396                       # number of writebacks
system.cpu3.dcache.writebacks::total           496396                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5104222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5104222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5104222                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5104222                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       499937                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       499937                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       499937                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       499937                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  56021611468                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  56021611468                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  56021611468                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  56021611468                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043344                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043344                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043344                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043344                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112057.342161                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112057.342161                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112057.342161                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112057.342161                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496396                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4711382                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4711382                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4811432                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4811432                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 423211175500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 423211175500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9522814                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9522814                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.505253                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.505253                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87959.504676                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87959.504676                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4422849                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4422849                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388583                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388583                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43540921500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43540921500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040805                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040805                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112050.505297                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112050.505297                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1218706                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1218706                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       792727                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       792727                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63640185725                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63640185725                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2011433                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2011433                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.394111                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.394111                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80280.078419                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80280.078419                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       681373                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       681373                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111354                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111354                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12480689968                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12480689968                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055361                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055361                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 112081.200208                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 112081.200208                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18465                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18465                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          831                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          831                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     29805000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     29805000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.043066                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.043066                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35866.425993                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35866.425993                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          178                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          653                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          653                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     20209500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     20209500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.033841                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.033841                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 30948.698315                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30948.698315                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17659                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17659                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          723                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          723                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5317000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5317000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.039332                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039332                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7354.080221                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7354.080221                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          706                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          706                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      4674000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4674000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.038407                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.038407                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6620.396601                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6620.396601                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       895500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       895500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       832500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       832500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          661                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            661                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1348                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1348                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     16021499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     16021499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2009                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2009                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.670981                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.670981                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11885.385015                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11885.385015                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1348                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1348                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     14673499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     14673499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.670981                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.670981                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 10885.385015                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 10885.385015                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.285019                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6471725                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500815                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.922387                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.285019                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.977657                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.977657                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23648658                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23648658                       # Number of data accesses
system.cpu0.numPwrStateTransitions                380                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          190                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4289997.368421                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12245210.334288                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          190    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     75727500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            190                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    44711001500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    815099500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4627816                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4627816                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4627816                       # number of overall hits
system.cpu0.icache.overall_hits::total        4627816                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77155                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77155                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77155                       # number of overall misses
system.cpu0.icache.overall_misses::total        77155                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5390249995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5390249995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5390249995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5390249995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4704971                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4704971                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4704971                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4704971                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016399                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016399                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016399                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016399                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69862.614153                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69862.614153                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69862.614153                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69862.614153                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        19259                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              243                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    79.255144                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72264                       # number of writebacks
system.cpu0.icache.writebacks::total            72264                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4890                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4890                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4890                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4890                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72265                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72265                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72265                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72265                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5036374995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5036374995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5036374995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5036374995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015359                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015359                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015359                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015359                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69693.143223                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69693.143223                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69693.143223                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69693.143223                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72264                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4627816                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4627816                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77155                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77155                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5390249995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5390249995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4704971                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4704971                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016399                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016399                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69862.614153                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69862.614153                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4890                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4890                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72265                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72265                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5036374995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5036374995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015359                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015359                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69693.143223                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69693.143223                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4701545                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72296                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.031883                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9482206                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9482206                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7735296                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7735296                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7735296                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7735296                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5598228                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5598228                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5598228                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5598228                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 481550144676                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 481550144676                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 481550144676                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 481550144676                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13333524                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13333524                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13333524                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13333524                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.419861                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.419861                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.419861                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.419861                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86018.315916                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86018.315916                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86018.315916                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86018.315916                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2968131                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2723728                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            49359                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29992                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.133532                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.815151                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       549530                       # number of writebacks
system.cpu0.dcache.writebacks::total           549530                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5045997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5045997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5045997                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5045997                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       552231                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       552231                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       552231                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       552231                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  60326162170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60326162170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  60326162170                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60326162170                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041417                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041417                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041417                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041417                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109240.810766                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109240.810766                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109240.810766                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109240.810766                       # average overall mshr miss latency
system.cpu0.dcache.replacements                549530                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5992563                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5992563                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4571378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4571378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 398958522000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 398958522000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10563941                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10563941                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.432734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.432734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87273.142147                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87273.142147                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4167576                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4167576                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       403802                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       403802                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44474962000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44474962000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110140.519363                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110140.519363                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1742733                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1742733                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1026850                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1026850                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  82591622676                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  82591622676                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2769583                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2769583                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.370760                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.370760                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80432.022862                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80432.022862                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       878421                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       878421                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148429                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148429                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15851200170                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15851200170                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053593                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053593                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 106793.148037                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106793.148037                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16990                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16990                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1111                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1111                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     24142500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24142500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.061378                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.061378                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21730.423042                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21730.423042                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          887                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          887                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          224                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          224                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2830500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2830500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012375                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012375                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12636.160714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12636.160714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15981                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15981                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1499                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1499                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18386000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18386000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17480                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17480                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.085755                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.085755                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12265.510340                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12265.510340                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1489                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1489                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16912000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16912000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.085183                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.085183                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11357.958361                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11357.958361                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       124500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       124500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       109500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       109500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1386                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1386                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          834                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          834                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10197500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10197500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2220                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2220                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375676                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375676                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12227.218225                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12227.218225                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          834                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          834                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9363500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9363500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375676                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375676                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11227.218225                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11227.218225                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.921885                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8325051                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           552226                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.075442                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.921885                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997559                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997559                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27294844                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27294844                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15315                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               11878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6991                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5858                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                7507                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                7111                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65700                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15315                       # number of overall hits
system.l2.overall_hits::.cpu0.data              11878                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5503                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6991                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5858                       # number of overall hits
system.l2.overall_hits::.cpu2.data               7507                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5537                       # number of overall hits
system.l2.overall_hits::.cpu3.data               7111                       # number of overall hits
system.l2.overall_hits::total                   65700                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56949                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            536896                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            486919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9900                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            490780                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            489869                       # number of demand (read+write) misses
system.l2.demand_misses::total                2091876                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56949                       # number of overall misses
system.l2.overall_misses::.cpu0.data           536896                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10453                       # number of overall misses
system.l2.overall_misses::.cpu1.data           486919                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9900                       # number of overall misses
system.l2.overall_misses::.cpu2.data           490780                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10110                       # number of overall misses
system.l2.overall_misses::.cpu3.data           489869                       # number of overall misses
system.l2.overall_misses::total               2091876                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4748575500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  59291020000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    957154500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54092371000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    894489500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54613905500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    925631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  55133668000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     230656815000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4748575500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  59291020000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    957154500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54092371000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    894489500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54613905500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    925631000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  55133668000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    230656815000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          548774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15956                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          493910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          498287                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15647                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496980                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2157576                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         548774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15956                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         493910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         498287                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15647                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496980                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2157576                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.788069                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.978355                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.655114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.985846                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.628252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.984934                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.646130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.985692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.969549                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.788069                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.978355                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.655114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.985846                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.628252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.984934                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.646130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.985692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.969549                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83382.947901                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110432.970259                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91567.444753                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111091.107556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90352.474747                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111279.810709                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91555.984174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112547.779100                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110263.139402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83382.947901                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110432.970259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91567.444753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111091.107556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90352.474747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111279.810709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91555.984174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112547.779100                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110263.139402                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              929682                       # number of writebacks
system.l2.writebacks::total                    929682                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1350                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            229                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4332                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            928                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4510                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            894                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4364                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            826                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17433                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1350                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           229                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4332                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           928                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4510                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           894                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4364                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           826                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17433                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       536667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       485991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       489886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       489043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2074443                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       536667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       485991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       489886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       489043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2074443                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4092966502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  53907645504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    523915001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49148963004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    459569003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49636860500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    500021006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50171782502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 208441723022                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4092966502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  53907645504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    523915001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49148963004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    459569003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49636860500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    500021006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50171782502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 208441723022                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.769387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.977938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.383617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.983967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.342048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.983140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.367227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.984030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.961469                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.769387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.977938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.383617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.983967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.342048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.983140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.367227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.984030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.961469                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73615.829457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100448.966499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85593.040516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101131.426310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85263.265863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101323.288479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87020.711103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102591.760851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100480.814861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73615.829457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100448.966499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85593.040516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101131.426310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85263.265863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101323.288479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87020.711103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102591.760851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100480.814861                       # average overall mshr miss latency
system.l2.replacements                        4076146                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938775                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938775                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       938775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1156875                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156875                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1156875                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156875                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             170                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             130                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             129                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  450                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           146                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           160                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                608                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1890500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       244000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       238000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2521000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          328                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          290                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          273                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1058                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.874251                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.481707                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.551724                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.527473                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.574669                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12948.630137                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1544.303797                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   928.125000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1652.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4146.381579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          159                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           607                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2952500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3168500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3213500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2907500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12242000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.874251                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.481707                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.548276                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.527473                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.573724                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20222.602740                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20053.797468                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20210.691824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20190.972222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20168.039539                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           178                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            80                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                423                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          372                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          106                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           70                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              601                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1480000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       416500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       417500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       366500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2680500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          550                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          186                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1024                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.676364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.350993                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.569892                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.510949                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.586914                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3978.494624                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  7858.490566                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3938.679245                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5235.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4460.066556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          372                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          106                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           70                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          601                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7415000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1069500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2129999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1419000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     12033499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.676364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.350993                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.569892                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.510949                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.586914                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19932.795699                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20179.245283                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20094.330189                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20271.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20022.460899                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             2040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1003                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1078                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1065                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5186                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145389                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         109654                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         109531                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              473996                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15581849000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11848879000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11838902000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12294141000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51563771000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110732                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            479182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.986163                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.990917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.990265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.990370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107173.506937                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108286.075926                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107965.983913                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112243.483580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108785.245023                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       145389                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       109654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       109531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         473996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14127948002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10754658501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10742362000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11198831000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46823799503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.986163                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.990917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.990265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.990370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97173.431291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98286.071366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97965.983913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102243.483580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98785.220768                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15315                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5858                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4748575500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    957154500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    894489500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    925631000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7525850500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119625                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.788069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.655114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.628252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.646130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.730717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83382.947901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91567.444753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90352.474747                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91555.984174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86096.308287                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1350                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4332                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4510                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4364                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14556                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55599                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6121                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5746                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        72856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4092966502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    523915001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    459569003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    500021006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5576471512                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.769387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.383617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.342048                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.367227                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.609037                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73615.829457                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85593.040516                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85263.265863                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87020.711103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76541.005710                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         9838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         6429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         6046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       391507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       377497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       381126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       380338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1530468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43709171000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42243492000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42775003500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42839527000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171567193500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       401345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       383485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       387555                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.975487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.984385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.983411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.984352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.981844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111643.395904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111904.179371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112233.233891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112635.411134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112101.130831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          229                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          928                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          894                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          826                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2877                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       391278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       376569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       380232                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       379512                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1527591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39779697502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38394304503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38894498500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38972951502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 156041452007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.974917                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.981965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.981105                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.982215                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.979998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101666.072465                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101958.218820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102291.491773                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102692.277193                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102148.711276                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           27                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                36                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           59                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           117                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.542373                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.739130                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.909091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.692308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       649500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       233000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       330000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       389000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1601500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.542373                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.923077                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.739130                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.909091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20296.875000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19411.764706                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19450                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19771.604938                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999828                       # Cycle average of tags in use
system.l2.tags.total_refs                     4236939                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4076246                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.039422                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.022655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.543339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.747524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.168704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.084390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.146292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.249864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.146475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.890584                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.484729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.136680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.110694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.113279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.107665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  72162998                       # Number of tag accesses
system.l2.tags.data_accesses                 72162998                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3558336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34342784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        391744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31103360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        344960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31352704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        367744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31298688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          132760320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3558336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       391744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       344960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       367744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4662784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59499648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59499648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         536606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         485990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         489886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         489042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2074380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       929682                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             929682                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         78160350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        754353728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8604822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        683198414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          7577192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        688675360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          8077652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        687488876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2916136394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     78160350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8604822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      7577192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      8077652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        102420016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1306934850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1306934850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1306934850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        78160350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       754353728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8604822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       683198414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         7577192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       688675360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         8077652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       687488876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4223071244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    928031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    533237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    485068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    488994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    488217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000086449750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56777                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56777                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3865862                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876092                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2074380                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     929682                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2074380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   929682                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6007                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1651                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            136384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            125825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            147481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            128308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            135748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            126934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            129704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            125108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           138297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           122710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            57932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56661                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83735172000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10341865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122517165750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40483.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59233.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1195109                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  847053                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2074380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               929682                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  297807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  384962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  399647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  353870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  264181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  167178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   97490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   54275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  67758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  62281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       954229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.967910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.611563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.456618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       494870     51.86%     51.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       316156     33.13%     84.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16231      1.70%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11461      1.20%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9249      0.97%     88.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7495      0.79%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6332      0.66%     90.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5550      0.58%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        86885      9.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       954229                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.428219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.167341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.480304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2635      4.64%      4.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         28756     50.65%     55.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         11378     20.04%     75.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          6618     11.66%     86.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3240      5.71%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2109      3.71%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1188      2.09%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          492      0.87%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          114      0.20%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           69      0.12%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           34      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           42      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           23      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           34      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           32      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56777                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.344981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.305331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.251699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51313     90.38%     90.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              941      1.66%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1052      1.85%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              998      1.76%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              920      1.62%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              590      1.04%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              395      0.70%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              311      0.55%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              134      0.24%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               51      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               17      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               17      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56777                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              132375872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  384448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59393216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               132760320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59499648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2907.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1304.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2916.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1306.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45526083500                       # Total gap between requests
system.mem_ctrls.avgGap                      15154.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3558400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34127168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       391744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31044352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       344960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31295616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       367744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31245888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59393216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 78161756.044076785445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 749617631.433010220528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8604822.099744496867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 681902278.431443095207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 7577191.817941975780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 687421398.111821651459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 8077651.982540740632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 686329101.628975391388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1304597026.659497976303                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       536605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6121                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       485990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       489886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       489042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       929682                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1794554500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31693424250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    268769250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29025695750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    234576500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29343718750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    260168250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29896258500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1180065756000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32276.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59062.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43909.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59724.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43520.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59899.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45278.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61132.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1269321.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3392249700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1803027270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7244622420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2409489360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3593800080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20475044100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        239880480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39158113410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        860.124468                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    344700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1520220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43661181000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3420952500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1818275580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7523567940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2434790700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3593800080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20464830270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        248481600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39504698670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        867.737359                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    365009000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1520220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43640872000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                986                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          494                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11647087.044534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   17084427.018998                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          494    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     72380500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            494                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39772440000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5753661000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4639373                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4639373                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4639373                       # number of overall hits
system.cpu1.icache.overall_hits::total        4639373                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16815                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16815                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16815                       # number of overall misses
system.cpu1.icache.overall_misses::total        16815                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1125090499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1125090499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1125090499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1125090499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4656188                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4656188                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4656188                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4656188                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003611                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003611                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003611                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003611                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66909.931549                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66909.931549                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66909.931549                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66909.931549                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2976                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    70.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15956                       # number of writebacks
system.cpu1.icache.writebacks::total            15956                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          859                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          859                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          859                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          859                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15956                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15956                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15956                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15956                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1053548000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1053548000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1053548000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1053548000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003427                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003427                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003427                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003427                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66028.327902                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66028.327902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66028.327902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66028.327902                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15956                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4639373                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4639373                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16815                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16815                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1125090499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1125090499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4656188                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4656188                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003611                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003611                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66909.931549                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66909.931549                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          859                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          859                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15956                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15956                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1053548000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1053548000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003427                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003427                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66028.327902                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66028.327902                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5091559                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15988                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           318.461283                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9328332                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9328332                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7369762                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7369762                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7369762                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7369762                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5310751                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5310751                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5310751                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5310751                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 454347009480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 454347009480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 454347009480                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 454347009480                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12680513                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12680513                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12680513                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12680513                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.418812                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.418812                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.418812                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.418812                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85552.308794                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85552.308794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85552.308794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85552.308794                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1527236                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2668014                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18920                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          29022                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.720719                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    91.930742                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       493115                       # number of writebacks
system.cpu1.dcache.writebacks::total           493115                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4814172                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4814172                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4814172                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4814172                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       496579                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       496579                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       496579                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       496579                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54959809975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54959809975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54959809975                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54959809975                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039161                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039161                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039161                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039161                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110676.871102                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110676.871102                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110676.871102                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110676.871102                       # average overall mshr miss latency
system.cpu1.dcache.replacements                493115                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5773951                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5773951                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4544348                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4544348                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 393726743000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 393726743000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10318299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10318299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.440416                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.440416                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86640.975339                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86640.975339                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4158908                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4158908                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       385440                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       385440                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42925253000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42925253000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037355                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037355                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111366.887194                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111366.887194                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1595811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1595811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       766403                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       766403                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  60620266480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  60620266480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362214                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362214                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.324443                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.324443                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79097.115330                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79097.115330                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       655264                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       655264                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111139                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111139                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12034556975                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12034556975                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047049                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047049                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108283.833533                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108283.833533                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16962                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16962                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          688                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          688                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     25494500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     25494500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.038980                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.038980                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37055.959302                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37055.959302                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          567                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          567                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     19370000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     19370000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.032125                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.032125                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34162.257496                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34162.257496                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          749                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          749                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5273500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5273500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16849                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16849                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.044454                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.044454                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7040.720961                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7040.720961                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          734                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          734                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4595500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4595500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.043563                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.043563                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6260.899183                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6260.899183                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       859000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       859000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       803000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       803000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          665                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            665                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1256                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1256                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13416000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13416000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1921                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1921                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.653826                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.653826                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10681.528662                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10681.528662                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1256                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1256                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12160000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12160000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.653826                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.653826                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9681.528662                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9681.528662                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.428041                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7904846                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           497389                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.892684                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.428041                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982126                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982126                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25931228                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25931228                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45526101000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1689154                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1868457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1217638                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3146464                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4611                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3545                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8156                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          193                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          193                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           482483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          482484                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119625                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1569538                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          117                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          117                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       216792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1653867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1486697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1500378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1496484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6496301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9249792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70291520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2042368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63169600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2017024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63746176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2002816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63576064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276095360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4096483                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60412480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6256258                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.361907                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.553611                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4144025     66.24%     66.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2028732     32.43%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  30987      0.50%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  36576      0.58%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  15938      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6256258                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4324724901                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         754454931                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25905773                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         752640555                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25674119                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         829747431                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109112405                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         747509505                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          26127574                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
