// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


void VysyxSoCFull___024root__traceInitSub0(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub1(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub2(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub3(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;

void VysyxSoCFull___024root__traceInitTop(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        VysyxSoCFull___024root__traceInitSub0(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub1(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub2(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub3(vlSelf, tracep);
    }
}

void VysyxSoCFull___024root__traceInitSub0(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+19354,"clock", false,-1);
        tracep->declBit(c+19355,"reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic_reset", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic_intr_from_chipSlave", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull asic_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic_spi_clk", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull asic_spi_cs", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic_spi_mosi", false,-1);
        tracep->declBit(c+17017,"ysyxSoCFull asic_spi_miso", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic_uart_rx", false,-1);
        tracep->declBit(c+16154,"ysyxSoCFull asic_uart_tx", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga_master_mem_0_awready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull fpga_master_mem_0_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga_master_mem_0_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga_master_mem_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga_master_mem_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga_master_mem_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga_master_mem_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga_master_mem_0_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga_master_mem_0_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga_master_mem_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga_master_mem_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull fpga_master_mem_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga_master_mem_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga_master_mem_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga_master_mem_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga_master_mem_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga_master_mem_0_arready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull fpga_master_mem_0_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga_master_mem_0_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga_master_mem_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga_master_mem_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga_master_mem_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga_master_mem_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga_master_mem_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga_master_mem_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga_master_mem_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga_master_mem_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga_master_mem_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga_master_mem_0_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull fpga_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull fpga_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull mem_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem_io_axi4_0_awready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull mem_io_axi4_0_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem_io_axi4_0_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem_io_axi4_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem_io_axi4_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem_io_axi4_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem_io_axi4_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem_io_axi4_0_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull mem_io_axi4_0_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull mem_io_axi4_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull mem_io_axi4_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull mem_io_axi4_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem_io_axi4_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem_io_axi4_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem_io_axi4_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem_io_axi4_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem_io_axi4_0_arready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull mem_io_axi4_0_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem_io_axi4_0_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem_io_axi4_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem_io_axi4_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem_io_axi4_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem_io_axi4_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem_io_axi4_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem_io_axi4_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem_io_axi4_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem_io_axi4_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem_io_axi4_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem_io_axi4_0_rlast", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash_clk", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull spiFlash_cs", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull spiFlash_mosi", false,-1);
        tracep->declBit(c+17017,"ysyxSoCFull spiFlash_miso", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic reset", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic intr_from_chipSlave", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull asic fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic spi_clk", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull asic spi_cs", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic spi_mosi", false,-1);
        tracep->declBit(c+17017,"ysyxSoCFull asic spi_miso", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic uart_rx", false,-1);
        tracep->declBit(c+16154,"ysyxSoCFull asic uart_tx", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster_reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster_slave_0_awready", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster_slave_0_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic chipMaster_slave_0_awid", false,-1, 3,0);
        tracep->declBus(c+17029,"ysyxSoCFull asic chipMaster_slave_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic chipMaster_slave_0_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic chipMaster_slave_0_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic chipMaster_slave_0_awburst", false,-1, 1,0);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster_slave_0_wready", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic chipMaster_slave_0_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic chipMaster_slave_0_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic chipMaster_slave_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster_slave_0_wlast", false,-1);
        tracep->declBit(c+17038,"ysyxSoCFull asic chipMaster_slave_0_bready", false,-1);
        tracep->declBit(c+17039,"ysyxSoCFull asic chipMaster_slave_0_bvalid", false,-1);
        tracep->declBus(c+14746,"ysyxSoCFull asic chipMaster_slave_0_bid", false,-1, 3,0);
        tracep->declBus(c+14747,"ysyxSoCFull asic chipMaster_slave_0_bresp", false,-1, 1,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster_slave_0_arready", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic chipMaster_slave_0_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic chipMaster_slave_0_arid", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster_slave_0_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic chipMaster_slave_0_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster_slave_0_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic chipMaster_slave_0_arburst", false,-1, 1,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster_slave_0_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster_slave_0_rvalid", false,-1);
        tracep->declBus(c+14748,"ysyxSoCFull asic chipMaster_slave_0_rid", false,-1, 3,0);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster_slave_0_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster_slave_0_rresp", false,-1, 1,0);
        tracep->declBit(c+17048,"ysyxSoCFull asic chipMaster_slave_0_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull asic chipMaster_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic axi4xbar_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic axi4xbar_reset", false,-1);
        tracep->declBit(c+14752,"ysyxSoCFull asic axi4xbar_auto_in_awready", false,-1);
        tracep->declBit(c+17049,"ysyxSoCFull asic axi4xbar_auto_in_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic axi4xbar_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17029,"ysyxSoCFull asic axi4xbar_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic axi4xbar_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic axi4xbar_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic axi4xbar_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+17050,"ysyxSoCFull asic axi4xbar_auto_in_wready", false,-1);
        tracep->declBit(c+17051,"ysyxSoCFull asic axi4xbar_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic axi4xbar_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic axi4xbar_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic axi4xbar_auto_in_wlast", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic axi4xbar_auto_in_bready", false,-1);
        tracep->declBit(c+14753,"ysyxSoCFull asic axi4xbar_auto_in_bvalid", false,-1);
        tracep->declBus(c+17053,"ysyxSoCFull asic axi4xbar_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+14754,"ysyxSoCFull asic axi4xbar_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+17054,"ysyxSoCFull asic axi4xbar_auto_in_arready", false,-1);
        tracep->declBit(c+17055,"ysyxSoCFull asic axi4xbar_auto_in_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic axi4xbar_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic axi4xbar_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic axi4xbar_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic axi4xbar_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic axi4xbar_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic axi4xbar_auto_in_rready", false,-1);
        tracep->declBit(c+17056,"ysyxSoCFull asic axi4xbar_auto_in_rvalid", false,-1);
        tracep->declBus(c+17057,"ysyxSoCFull asic axi4xbar_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+17058,"ysyxSoCFull asic axi4xbar_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14755,"ysyxSoCFull asic axi4xbar_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17060,"ysyxSoCFull asic axi4xbar_auto_in_rlast", false,-1);
        tracep->declBit(c+95,"ysyxSoCFull asic axi4xbar_auto_out_1_awready", false,-1);
        tracep->declBit(c+17061,"ysyxSoCFull asic axi4xbar_auto_out_1_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic axi4xbar_auto_out_1_awid", false,-1, 3,0);
        tracep->declBus(c+17062,"ysyxSoCFull asic axi4xbar_auto_out_1_awaddr", false,-1, 29,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic axi4xbar_auto_out_1_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic axi4xbar_auto_out_1_awsize", false,-1, 2,0);
        tracep->declBit(c+96,"ysyxSoCFull asic axi4xbar_auto_out_1_wready", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic axi4xbar_auto_out_1_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic axi4xbar_auto_out_1_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic axi4xbar_auto_out_1_wstrb", false,-1, 7,0);
        tracep->declBit(c+14756,"ysyxSoCFull asic axi4xbar_auto_out_1_bready", false,-1);
        tracep->declBit(c+97,"ysyxSoCFull asic axi4xbar_auto_out_1_bvalid", false,-1);
        tracep->declBus(c+98,"ysyxSoCFull asic axi4xbar_auto_out_1_bid", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic axi4xbar_auto_out_1_bresp", false,-1, 1,0);
        tracep->declBit(c+99,"ysyxSoCFull asic axi4xbar_auto_out_1_arready", false,-1);
        tracep->declBit(c+17064,"ysyxSoCFull asic axi4xbar_auto_out_1_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic axi4xbar_auto_out_1_arid", false,-1, 3,0);
        tracep->declBus(c+17065,"ysyxSoCFull asic axi4xbar_auto_out_1_araddr", false,-1, 29,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic axi4xbar_auto_out_1_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic axi4xbar_auto_out_1_arsize", false,-1, 2,0);
        tracep->declBit(c+14757,"ysyxSoCFull asic axi4xbar_auto_out_1_rready", false,-1);
        tracep->declBit(c+17847,"ysyxSoCFull asic axi4xbar_auto_out_1_rvalid", false,-1);
        tracep->declBus(c+100,"ysyxSoCFull asic axi4xbar_auto_out_1_rid", false,-1, 3,0);
        tracep->declQuad(c+19358,"ysyxSoCFull asic axi4xbar_auto_out_1_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic axi4xbar_auto_out_1_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull asic axi4xbar_auto_out_0_awready", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic axi4xbar_auto_out_0_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic axi4xbar_auto_out_0_awid", false,-1, 3,0);
        tracep->declBus(c+17029,"ysyxSoCFull asic axi4xbar_auto_out_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic axi4xbar_auto_out_0_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic axi4xbar_auto_out_0_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic axi4xbar_auto_out_0_awburst", false,-1, 1,0);
        tracep->declBit(c+93,"ysyxSoCFull asic axi4xbar_auto_out_0_wready", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic axi4xbar_auto_out_0_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic axi4xbar_auto_out_0_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic axi4xbar_auto_out_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic axi4xbar_auto_out_0_wlast", false,-1);
        tracep->declBit(c+17038,"ysyxSoCFull asic axi4xbar_auto_out_0_bready", false,-1);
        tracep->declBit(c+17039,"ysyxSoCFull asic axi4xbar_auto_out_0_bvalid", false,-1);
        tracep->declBus(c+14746,"ysyxSoCFull asic axi4xbar_auto_out_0_bid", false,-1, 3,0);
        tracep->declBus(c+14747,"ysyxSoCFull asic axi4xbar_auto_out_0_bresp", false,-1, 1,0);
        tracep->declBit(c+94,"ysyxSoCFull asic axi4xbar_auto_out_0_arready", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic axi4xbar_auto_out_0_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic axi4xbar_auto_out_0_arid", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic axi4xbar_auto_out_0_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic axi4xbar_auto_out_0_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic axi4xbar_auto_out_0_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic axi4xbar_auto_out_0_arburst", false,-1, 1,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic axi4xbar_auto_out_0_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic axi4xbar_auto_out_0_rvalid", false,-1);
        tracep->declBus(c+14748,"ysyxSoCFull asic axi4xbar_auto_out_0_rid", false,-1, 3,0);
        tracep->declQuad(c+14749,"ysyxSoCFull asic axi4xbar_auto_out_0_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic axi4xbar_auto_out_0_rresp", false,-1, 1,0);
        tracep->declBit(c+17048,"ysyxSoCFull asic axi4xbar_auto_out_0_rlast", false,-1);
        tracep->declBit(c+101,"ysyxSoCFull asic apbxbar_auto_in_psel", false,-1);
        tracep->declBit(c+102,"ysyxSoCFull asic apbxbar_auto_in_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic apbxbar_auto_in_pwrite", false,-1);
        tracep->declBus(c+17848,"ysyxSoCFull asic apbxbar_auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+104,"ysyxSoCFull asic apbxbar_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic apbxbar_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17849,"ysyxSoCFull asic apbxbar_auto_in_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic apbxbar_auto_in_pslverr", false,-1);
        tracep->declBus(c+19360,"ysyxSoCFull asic apbxbar_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+17850,"ysyxSoCFull asic apbxbar_auto_out_1_psel", false,-1);
        tracep->declBit(c+17851,"ysyxSoCFull asic apbxbar_auto_out_1_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic apbxbar_auto_out_1_pwrite", false,-1);
        tracep->declBus(c+17852,"ysyxSoCFull asic apbxbar_auto_out_1_paddr", false,-1, 28,0);
        tracep->declBus(c+104,"ysyxSoCFull asic apbxbar_auto_out_1_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic apbxbar_auto_out_1_pstrb", false,-1, 3,0);
        tracep->declBit(c+17853,"ysyxSoCFull asic apbxbar_auto_out_1_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic apbxbar_auto_out_1_pslverr", false,-1);
        tracep->declBus(c+19361,"ysyxSoCFull asic apbxbar_auto_out_1_prdata", false,-1, 31,0);
        tracep->declBit(c+17854,"ysyxSoCFull asic apbxbar_auto_out_0_psel", false,-1);
        tracep->declBit(c+17855,"ysyxSoCFull asic apbxbar_auto_out_0_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic apbxbar_auto_out_0_pwrite", false,-1);
        tracep->declBus(c+17848,"ysyxSoCFull asic apbxbar_auto_out_0_paddr", false,-1, 29,0);
        tracep->declBus(c+104,"ysyxSoCFull asic apbxbar_auto_out_0_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic apbxbar_auto_out_0_pstrb", false,-1, 3,0);
        tracep->declBit(c+17856,"ysyxSoCFull asic apbxbar_auto_out_0_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic apbxbar_auto_out_0_pslverr", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic apbxbar_auto_out_0_prdata", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu_clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu_reset", false,-1);
        tracep->declBit(c+14752,"ysyxSoCFull asic cpu_auto_master_out_awready", false,-1);
        tracep->declBit(c+17049,"ysyxSoCFull asic cpu_auto_master_out_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic cpu_auto_master_out_awid", false,-1, 3,0);
        tracep->declBus(c+17029,"ysyxSoCFull asic cpu_auto_master_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic cpu_auto_master_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic cpu_auto_master_out_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic cpu_auto_master_out_awburst", false,-1, 1,0);
        tracep->declBit(c+17050,"ysyxSoCFull asic cpu_auto_master_out_wready", false,-1);
        tracep->declBit(c+17051,"ysyxSoCFull asic cpu_auto_master_out_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic cpu_auto_master_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic cpu_auto_master_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic cpu_auto_master_out_wlast", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic cpu_auto_master_out_bready", false,-1);
        tracep->declBit(c+14753,"ysyxSoCFull asic cpu_auto_master_out_bvalid", false,-1);
        tracep->declBus(c+17053,"ysyxSoCFull asic cpu_auto_master_out_bid", false,-1, 3,0);
        tracep->declBus(c+14754,"ysyxSoCFull asic cpu_auto_master_out_bresp", false,-1, 1,0);
        tracep->declBit(c+17054,"ysyxSoCFull asic cpu_auto_master_out_arready", false,-1);
        tracep->declBit(c+17055,"ysyxSoCFull asic cpu_auto_master_out_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic cpu_auto_master_out_arid", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic cpu_auto_master_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic cpu_auto_master_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic cpu_auto_master_out_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic cpu_auto_master_out_arburst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu_auto_master_out_rready", false,-1);
        tracep->declBit(c+17056,"ysyxSoCFull asic cpu_auto_master_out_rvalid", false,-1);
        tracep->declBus(c+17057,"ysyxSoCFull asic cpu_auto_master_out_rid", false,-1, 3,0);
        tracep->declQuad(c+17058,"ysyxSoCFull asic cpu_auto_master_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14755,"ysyxSoCFull asic cpu_auto_master_out_rresp", false,-1, 1,0);
        tracep->declBit(c+17060,"ysyxSoCFull asic cpu_auto_master_out_rlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu_interrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic luart_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic luart_reset", false,-1);
        tracep->declBit(c+17850,"ysyxSoCFull asic luart_auto_in_psel", false,-1);
        tracep->declBit(c+17851,"ysyxSoCFull asic luart_auto_in_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic luart_auto_in_pwrite", false,-1);
        tracep->declBus(c+17852,"ysyxSoCFull asic luart_auto_in_paddr", false,-1, 28,0);
        tracep->declBus(c+104,"ysyxSoCFull asic luart_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic luart_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17853,"ysyxSoCFull asic luart_auto_in_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart_auto_in_pslverr", false,-1);
        tracep->declBus(c+19361,"ysyxSoCFull asic luart_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart_uart_rx", false,-1);
        tracep->declBit(c+16154,"ysyxSoCFull asic luart_uart_tx", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic lspi_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic lspi_reset", false,-1);
        tracep->declBit(c+17854,"ysyxSoCFull asic lspi_auto_in_psel", false,-1);
        tracep->declBit(c+17855,"ysyxSoCFull asic lspi_auto_in_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic lspi_auto_in_pwrite", false,-1);
        tracep->declBus(c+17848,"ysyxSoCFull asic lspi_auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+104,"ysyxSoCFull asic lspi_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic lspi_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17856,"ysyxSoCFull asic lspi_auto_in_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic lspi_auto_in_pslverr", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic lspi_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi_spi_bundle_clk", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull asic lspi_spi_bundle_cs", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic lspi_spi_bundle_mosi", false,-1);
        tracep->declBit(c+17017,"ysyxSoCFull asic lspi_spi_bundle_miso", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic axi42apb_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic axi42apb_reset", false,-1);
        tracep->declBit(c+95,"ysyxSoCFull asic axi42apb_auto_in_awready", false,-1);
        tracep->declBit(c+17061,"ysyxSoCFull asic axi42apb_auto_in_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic axi42apb_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17062,"ysyxSoCFull asic axi42apb_auto_in_awaddr", false,-1, 29,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic axi42apb_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic axi42apb_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+96,"ysyxSoCFull asic axi42apb_auto_in_wready", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic axi42apb_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic axi42apb_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic axi42apb_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+14756,"ysyxSoCFull asic axi42apb_auto_in_bready", false,-1);
        tracep->declBit(c+97,"ysyxSoCFull asic axi42apb_auto_in_bvalid", false,-1);
        tracep->declBus(c+98,"ysyxSoCFull asic axi42apb_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic axi42apb_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+99,"ysyxSoCFull asic axi42apb_auto_in_arready", false,-1);
        tracep->declBit(c+17064,"ysyxSoCFull asic axi42apb_auto_in_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic axi42apb_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17065,"ysyxSoCFull asic axi42apb_auto_in_araddr", false,-1, 29,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic axi42apb_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic axi42apb_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+14757,"ysyxSoCFull asic axi42apb_auto_in_rready", false,-1);
        tracep->declBit(c+17847,"ysyxSoCFull asic axi42apb_auto_in_rvalid", false,-1);
        tracep->declBus(c+100,"ysyxSoCFull asic axi42apb_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19358,"ysyxSoCFull asic axi42apb_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic axi42apb_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+101,"ysyxSoCFull asic axi42apb_auto_out_psel", false,-1);
        tracep->declBit(c+102,"ysyxSoCFull asic axi42apb_auto_out_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic axi42apb_auto_out_pwrite", false,-1);
        tracep->declBus(c+17848,"ysyxSoCFull asic axi42apb_auto_out_paddr", false,-1, 29,0);
        tracep->declBus(c+104,"ysyxSoCFull asic axi42apb_auto_out_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic axi42apb_auto_out_pstrb", false,-1, 3,0);
        tracep->declBit(c+17849,"ysyxSoCFull asic axi42apb_auto_out_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic axi42apb_auto_out_pslverr", false,-1);
        tracep->declBus(c+19360,"ysyxSoCFull asic axi42apb_auto_out_prdata", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu_reset_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic cpu_reset_chain_io_d", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic cpu_reset_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster slave_0_awready", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster slave_0_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic chipMaster slave_0_awid", false,-1, 3,0);
        tracep->declBus(c+17029,"ysyxSoCFull asic chipMaster slave_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic chipMaster slave_0_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic chipMaster slave_0_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic chipMaster slave_0_awburst", false,-1, 1,0);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster slave_0_wready", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic chipMaster slave_0_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic chipMaster slave_0_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic chipMaster slave_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster slave_0_wlast", false,-1);
        tracep->declBit(c+17038,"ysyxSoCFull asic chipMaster slave_0_bready", false,-1);
        tracep->declBit(c+17039,"ysyxSoCFull asic chipMaster slave_0_bvalid", false,-1);
        tracep->declBus(c+14746,"ysyxSoCFull asic chipMaster slave_0_bid", false,-1, 3,0);
        tracep->declBus(c+14747,"ysyxSoCFull asic chipMaster slave_0_bresp", false,-1, 1,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster slave_0_arready", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic chipMaster slave_0_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic chipMaster slave_0_arid", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster slave_0_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic chipMaster slave_0_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster slave_0_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic chipMaster slave_0_arburst", false,-1, 1,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster slave_0_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster slave_0_rvalid", false,-1);
        tracep->declBus(c+14748,"ysyxSoCFull asic chipMaster slave_0_rid", false,-1, 3,0);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster slave_0_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster slave_0_rresp", false,-1, 1,0);
        tracep->declBit(c+17048,"ysyxSoCFull asic chipMaster slave_0_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull asic chipMaster fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster xbar_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster xbar_reset", false,-1);
        tracep->declBit(c+17897,"ysyxSoCFull asic chipMaster xbar_auto_in_a_ready", false,-1);
        tracep->declBit(c+17898,"ysyxSoCFull asic chipMaster xbar_auto_in_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17905,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar_auto_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster xbar_auto_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+115,"ysyxSoCFull asic chipMaster xbar_auto_in_d_ready", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic chipMaster xbar_auto_in_d_valid", false,-1);
        tracep->declBus(c+117,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+121,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+122,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster xbar_auto_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster xbar_auto_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster xbar_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17907,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17908,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+126,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+127,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+129,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+133,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic chipMaster xbar_auto_out_1_e_valid", false,-1);
        tracep->declBit(c+17909,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+17910,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17905,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+140,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster xbar_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster xbar_1_reset", false,-1);
        tracep->declBit(c+17067,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17075,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+17077,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17082,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17083,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17084,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17085,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17086,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17087,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+147,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17090,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+17091,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+17092,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17911,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17093,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19362,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15035,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17094,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+15036,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17095,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster ferr_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster ferr_reset", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr_auto_in_a_ready", false,-1);
        tracep->declBit(c+17085,"ysyxSoCFull asic chipMaster ferr_auto_in_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17086,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17087,"ysyxSoCFull asic chipMaster ferr_auto_in_d_ready", false,-1);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster ferr_auto_in_d_valid", false,-1);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+147,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink_reset", false,-1);
        tracep->declBit(c+17912,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+17913,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+16158,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17090,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+17091,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+17092,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17911,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17093,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19362,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15035,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17094,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15036,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17095,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster fixer_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster fixer_reset", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull asic chipMaster fixer_auto_in_a_ready", false,-1);
        tracep->declBit(c+17097,"ysyxSoCFull asic chipMaster fixer_auto_in_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17075,"ysyxSoCFull asic chipMaster fixer_auto_in_d_ready", false,-1);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster fixer_auto_in_d_valid", false,-1);
        tracep->declBus(c+17077,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17082,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17083,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17084,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17067,"ysyxSoCFull asic chipMaster fixer_auto_out_a_ready", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster fixer_auto_out_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17075,"ysyxSoCFull asic chipMaster fixer_auto_out_d_ready", false,-1);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster fixer_auto_out_d_valid", false,-1);
        tracep->declBus(c+17077,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17082,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+17083,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17084,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_reset", false,-1);
        tracep->declBit(c+17098,"ysyxSoCFull asic chipMaster widget_auto_in_a_ready", false,-1);
        tracep->declBit(c+17099,"ysyxSoCFull asic chipMaster widget_auto_in_a_valid", false,-1);
        tracep->declBus(c+17100,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17101,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17102,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17103,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17104,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17105,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+17107,"ysyxSoCFull asic chipMaster widget_auto_in_d_ready", false,-1);
        tracep->declBit(c+17108,"ysyxSoCFull asic chipMaster widget_auto_in_d_valid", false,-1);
        tracep->declBus(c+17077,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17082,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+17109,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+17111,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull asic chipMaster widget_auto_out_a_ready", false,-1);
        tracep->declBit(c+17097,"ysyxSoCFull asic chipMaster widget_auto_out_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17075,"ysyxSoCFull asic chipMaster widget_auto_out_d_ready", false,-1);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster widget_auto_out_d_valid", false,-1);
        tracep->declBus(c+17077,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17081,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17082,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+17083,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17084,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi42tl_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi42tl_reset", false,-1);
        tracep->declBit(c+17112,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awready", false,-1);
        tracep->declBit(c+17113,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awvalid", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awid", false,-1);
        tracep->declBus(c+17115,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17116,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17117,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+17118,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wready", false,-1);
        tracep->declBit(c+17119,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wvalid", false,-1);
        tracep->declQuad(c+14758,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+14760,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17120,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wlast", false,-1);
        tracep->declBit(c+17121,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bready", false,-1);
        tracep->declBit(c+17122,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bvalid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bid", false,-1);
        tracep->declBus(c+17124,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+17125,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arready", false,-1);
        tracep->declBit(c+17126,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arvalid", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arid", false,-1);
        tracep->declBus(c+17128,"ysyxSoCFull asic chipMaster axi42tl_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17129,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17130,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rvalid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rid", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17132,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rlast", false,-1);
        tracep->declBit(c+17098,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_ready", false,-1);
        tracep->declBit(c+17099,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_valid", false,-1);
        tracep->declBus(c+17100,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17101,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17102,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17103,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17104,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17105,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+17107,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_ready", false,-1);
        tracep->declBit(c+17108,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_valid", false,-1);
        tracep->declBus(c+17077,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17082,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+17109,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+17111,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_reset", false,-1);
        tracep->declBit(c+17133,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awready", false,-1);
        tracep->declBit(c+17134,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awvalid", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awid", false,-1);
        tracep->declBus(c+17115,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17116,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17117,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17135,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17136,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+17118,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wready", false,-1);
        tracep->declBit(c+17119,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wvalid", false,-1);
        tracep->declQuad(c+14758,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+14760,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17120,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wlast", false,-1);
        tracep->declBit(c+17121,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bready", false,-1);
        tracep->declBit(c+17122,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bvalid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bid", false,-1);
        tracep->declBus(c+17124,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+14761,"ysyxSoCFull asic chipMaster axi4yank_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17137,"ysyxSoCFull asic chipMaster axi4yank_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+17138,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arready", false,-1);
        tracep->declBit(c+17139,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arvalid", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arid", false,-1);
        tracep->declBus(c+17128,"ysyxSoCFull asic chipMaster axi4yank_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17129,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17130,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17140,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17141,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rvalid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rid", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+14762,"ysyxSoCFull asic chipMaster axi4yank_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+14763,"ysyxSoCFull asic chipMaster axi4yank_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+17132,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rlast", false,-1);
        tracep->declBit(c+17112,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awready", false,-1);
        tracep->declBit(c+17113,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awvalid", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awid", false,-1);
        tracep->declBus(c+17115,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17116,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17117,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+17118,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wready", false,-1);
        tracep->declBit(c+17119,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wvalid", false,-1);
        tracep->declQuad(c+14758,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+14760,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17120,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wlast", false,-1);
        tracep->declBit(c+17121,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bready", false,-1);
        tracep->declBit(c+17122,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bvalid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bid", false,-1);
        tracep->declBus(c+17124,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+17125,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arready", false,-1);
        tracep->declBit(c+17126,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arvalid", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arid", false,-1);
        tracep->declBus(c+17128,"ysyxSoCFull asic chipMaster axi4yank_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17129,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17130,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rvalid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rid", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+17132,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4frag_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4frag_reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awvalid", false,-1);
        tracep->declBit(c+17142,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awid", false,-1);
        tracep->declBus(c+17029,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+17143,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+17038,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+17039,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bvalid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bid", false,-1);
        tracep->declBus(c+14747,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+14761,"ysyxSoCFull asic chipMaster axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arvalid", false,-1);
        tracep->declBit(c+17144,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arid", false,-1);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+17145,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rvalid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rid", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+14762,"ysyxSoCFull asic chipMaster axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17048,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+17133,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+17134,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awvalid", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awid", false,-1);
        tracep->declBus(c+17115,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17116,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17117,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+17135,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17136,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+17118,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+17119,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+14758,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+14760,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17120,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wlast", false,-1);
        tracep->declBit(c+17121,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+17122,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bvalid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bid", false,-1);
        tracep->declBus(c+17124,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+14761,"ysyxSoCFull asic chipMaster axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17137,"ysyxSoCFull asic chipMaster axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+17138,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+17139,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arvalid", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arid", false,-1);
        tracep->declBus(c+17128,"ysyxSoCFull asic chipMaster axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17129,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17130,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+17140,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17141,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rvalid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rid", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+14762,"ysyxSoCFull asic chipMaster axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+14763,"ysyxSoCFull asic chipMaster axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+17132,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index_auto_in_awready", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster axi4index_auto_in_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic chipMaster axi4index_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17029,"ysyxSoCFull asic chipMaster axi4index_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic chipMaster axi4index_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic chipMaster axi4index_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic chipMaster axi4index_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index_auto_in_wready", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic chipMaster axi4index_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic chipMaster axi4index_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic chipMaster axi4index_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster axi4index_auto_in_wlast", false,-1);
        tracep->declBit(c+17038,"ysyxSoCFull asic chipMaster axi4index_auto_in_bready", false,-1);
        tracep->declBit(c+17039,"ysyxSoCFull asic chipMaster axi4index_auto_in_bvalid", false,-1);
        tracep->declBus(c+14746,"ysyxSoCFull asic chipMaster axi4index_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+14747,"ysyxSoCFull asic chipMaster axi4index_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4index_auto_in_arready", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic chipMaster axi4index_auto_in_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic chipMaster axi4index_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster axi4index_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic chipMaster axi4index_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster axi4index_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic chipMaster axi4index_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi4index_auto_in_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi4index_auto_in_rvalid", false,-1);
        tracep->declBus(c+14748,"ysyxSoCFull asic chipMaster axi4index_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi4index_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi4index_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17048,"ysyxSoCFull asic chipMaster axi4index_auto_in_rlast", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index_auto_out_awready", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster axi4index_auto_out_awvalid", false,-1);
        tracep->declBit(c+17142,"ysyxSoCFull asic chipMaster axi4index_auto_out_awid", false,-1);
        tracep->declBus(c+17029,"ysyxSoCFull asic chipMaster axi4index_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic chipMaster axi4index_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic chipMaster axi4index_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic chipMaster axi4index_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+17143,"ysyxSoCFull asic chipMaster axi4index_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index_auto_out_wready", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic chipMaster axi4index_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic chipMaster axi4index_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic chipMaster axi4index_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster axi4index_auto_out_wlast", false,-1);
        tracep->declBit(c+17038,"ysyxSoCFull asic chipMaster axi4index_auto_out_bready", false,-1);
        tracep->declBit(c+17039,"ysyxSoCFull asic chipMaster axi4index_auto_out_bvalid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi4index_auto_out_bid", false,-1);
        tracep->declBus(c+14747,"ysyxSoCFull asic chipMaster axi4index_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+14761,"ysyxSoCFull asic chipMaster axi4index_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4index_auto_out_arready", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic chipMaster axi4index_auto_out_arvalid", false,-1);
        tracep->declBit(c+17144,"ysyxSoCFull asic chipMaster axi4index_auto_out_arid", false,-1);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster axi4index_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic chipMaster axi4index_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster axi4index_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic chipMaster axi4index_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+17145,"ysyxSoCFull asic chipMaster axi4index_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi4index_auto_out_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi4index_auto_out_rvalid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi4index_auto_out_rid", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi4index_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi4index_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+14762,"ysyxSoCFull asic chipMaster axi4index_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17048,"ysyxSoCFull asic chipMaster axi4index_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank_1_reset", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awready", false,-1);
        tracep->declBit(c+15037,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+17914,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wready", false,-1);
        tracep->declBit(c+15041,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15042,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15044,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15045,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arready", false,-1);
        tracep->declBit(c+15046,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+17914,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+174,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awready", false,-1);
        tracep->declBit(c+15047,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+17914,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wready", false,-1);
        tracep->declBit(c+15041,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15042,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15044,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15045,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arready", false,-1);
        tracep->declBit(c+15048,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+17914,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awready", false,-1);
        tracep->declBit(c+15037,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+17918,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wready", false,-1);
        tracep->declBit(c+15041,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15042,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15044,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15045,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arready", false,-1);
        tracep->declBit(c+15046,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+17918,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awready", false,-1);
        tracep->declBit(c+15037,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+17914,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wready", false,-1);
        tracep->declBit(c+15041,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15042,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15044,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15045,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arready", false,-1);
        tracep->declBit(c+15046,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+17914,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+174,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster tl2axi4_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster tl2axi4_reset", false,-1);
        tracep->declBit(c+17909,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_ready", false,-1);
        tracep->declBit(c+17910,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17905,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_valid", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+140,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awready", false,-1);
        tracep->declBit(c+15037,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awvalid", false,-1);
        tracep->declBus(c+17918,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wready", false,-1);
        tracep->declBit(c+15041,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15042,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15044,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15045,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bvalid", false,-1);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arready", false,-1);
        tracep->declBit(c+15046,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arvalid", false,-1);
        tracep->declBus(c+17918,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rvalid", false,-1);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster err_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster err_reset", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster err_auto_in_a_ready", false,-1);
        tracep->declBit(c+17919,"ysyxSoCFull asic chipMaster err_auto_in_a_valid", false,-1);
        tracep->declBus(c+17920,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15049,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17921,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17922,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17923,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17924,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster err_auto_in_c_ready", false,-1);
        tracep->declBit(c+16159,"ysyxSoCFull asic chipMaster err_auto_in_c_valid", false,-1);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+185,"ysyxSoCFull asic chipMaster err_auto_in_d_ready", false,-1);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster err_auto_in_d_valid", false,-1);
        tracep->declBus(c+129,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+133,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+187,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic chipMaster err_auto_in_e_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster atomics_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster atomics_reset", false,-1);
        tracep->declBit(c+17925,"ysyxSoCFull asic chipMaster atomics_auto_in_a_ready", false,-1);
        tracep->declBit(c+17926,"ysyxSoCFull asic chipMaster atomics_auto_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+194,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster atomics_auto_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster atomics_auto_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster atomics_auto_in_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster atomics_auto_in_d_valid", false,-1);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster atomics_auto_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster atomics_auto_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster atomics_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17897,"ysyxSoCFull asic chipMaster atomics_auto_out_a_ready", false,-1);
        tracep->declBit(c+17898,"ysyxSoCFull asic chipMaster atomics_auto_out_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17905,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster atomics_auto_out_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster atomics_auto_out_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+115,"ysyxSoCFull asic chipMaster atomics_auto_out_d_ready", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic chipMaster atomics_auto_out_d_valid", false,-1);
        tracep->declBus(c+117,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+121,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+122,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster atomics_auto_out_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster atomics_auto_out_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster atomics_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster fixer_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster fixer_1_reset", false,-1);
        tracep->declBit(c+17927,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+17928,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+194,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17925,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+17926,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+194,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster hints_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster hints_reset", false,-1);
        tracep->declBit(c+17929,"ysyxSoCFull asic chipMaster hints_auto_in_a_ready", false,-1);
        tracep->declBit(c+17930,"ysyxSoCFull asic chipMaster hints_auto_in_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+194,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster hints_auto_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster hints_auto_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster hints_auto_in_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster hints_auto_in_d_valid", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster hints_auto_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster hints_auto_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster hints_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17927,"ysyxSoCFull asic chipMaster hints_auto_out_a_ready", false,-1);
        tracep->declBit(c+17928,"ysyxSoCFull asic chipMaster hints_auto_out_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+194,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster hints_auto_out_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster hints_auto_out_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster hints_auto_out_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster hints_auto_out_d_valid", false,-1);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster hints_auto_out_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster hints_auto_out_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster hints_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_1_reset", false,-1);
        tracep->declBit(c+17912,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+17913,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+16158,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17929,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+17930,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+194,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_2_reset", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_ready", false,-1);
        tracep->declBit(c+17907,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17908,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+126,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+127,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_ready", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_valid", false,-1);
        tracep->declBus(c+129,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+133,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic chipMaster widget_2_auto_in_e_valid", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_ready", false,-1);
        tracep->declBit(c+17919,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_valid", false,-1);
        tracep->declBus(c+17920,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15049,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17921,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17922,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17923,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17924,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_ready", false,-1);
        tracep->declBit(c+16159,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_valid", false,-1);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+185,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_ready", false,-1);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_valid", false,-1);
        tracep->declBus(c+129,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+133,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+187,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic chipMaster widget_2_auto_out_e_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster xbar clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster xbar reset", false,-1);
        tracep->declBit(c+17897,"ysyxSoCFull asic chipMaster xbar auto_in_a_ready", false,-1);
        tracep->declBit(c+17898,"ysyxSoCFull asic chipMaster xbar auto_in_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17905,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar auto_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster xbar auto_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+115,"ysyxSoCFull asic chipMaster xbar auto_in_d_ready", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic chipMaster xbar auto_in_d_valid", false,-1);
        tracep->declBus(c+117,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+121,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+122,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster xbar auto_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster xbar auto_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster xbar auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17907,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17908,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+126,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+127,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+129,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+133,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic chipMaster xbar auto_out_1_e_valid", false,-1);
        tracep->declBit(c+17909,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+17910,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17905,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+140,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster xbar monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster xbar monitor_reset", false,-1);
        tracep->declBit(c+17931,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17898,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+115,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+206,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+207,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+212,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+213,"ysyxSoCFull asic chipMaster xbar beatsLeft", false,-1, 2,0);
        tracep->declBit(c+214,"ysyxSoCFull asic chipMaster xbar idle", false,-1);
        tracep->declBus(c+215,"ysyxSoCFull asic chipMaster xbar readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster xbar readys_mask", false,-1, 1,0);
        tracep->declBus(c+217,"ysyxSoCFull asic chipMaster xbar readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster xbar readys_filter", false,-1, 3,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster xbar readys_unready", false,-1, 3,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster xbar readys_readys", false,-1, 1,0);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster xbar readys_0", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster xbar earlyWinner_0", false,-1);
        tracep->declBit(c+222,"ysyxSoCFull asic chipMaster xbar state_0", false,-1);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster xbar muxStateEarly_0", false,-1);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster xbar readys_1", false,-1);
        tracep->declBit(c+225,"ysyxSoCFull asic chipMaster xbar earlyWinner_1", false,-1);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster xbar state_1", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster xbar muxStateEarly_1", false,-1);
        tracep->declBit(c+17932,"ysyxSoCFull asic chipMaster xbar requestAIO_0_0", false,-1);
        tracep->declBit(c+17933,"ysyxSoCFull asic chipMaster xbar requestAIO_0_1", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster xbar requestEIO_0_1", false,-1);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster xbar beatsDO_decode", false,-1, 2,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster xbar beatsDO_opdata", false,-1);
        tracep->declBus(c+230,"ysyxSoCFull asic chipMaster xbar beatsDO_0", false,-1, 2,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster xbar beatsDO_decode_1", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster xbar beatsDO_opdata_1", false,-1);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster xbar beatsDO_1", false,-1, 2,0);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster xbar latch", false,-1);
        tracep->declBus(c+19393,"ysyxSoCFull asic chipMaster xbar maskedBeats_0", false,-1, 2,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster xbar maskedBeats_1", false,-1, 2,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster xbar initBeats", false,-1, 2,0);
        tracep->declBit(c+236,"ysyxSoCFull asic chipMaster xbar sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster xbar allowed_0", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster xbar allowed_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster xbar monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster xbar monitor reset", false,-1);
        tracep->declBit(c+17931,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17898,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+115,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+206,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+207,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+212,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+17934,"ysyxSoCFull asic chipMaster xbar monitor source_ok", false,-1);
        tracep->declBus(c+17935,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+17936,"ysyxSoCFull asic chipMaster xbar monitor is_aligned", false,-1);
        tracep->declBus(c+17937,"ysyxSoCFull asic chipMaster xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+17938,"ysyxSoCFull asic chipMaster xbar monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+17939,"ysyxSoCFull asic chipMaster xbar monitor mask_size", false,-1);
        tracep->declBit(c+17940,"ysyxSoCFull asic chipMaster xbar monitor mask_bit", false,-1);
        tracep->declBit(c+17941,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit", false,-1);
        tracep->declBit(c+17942,"ysyxSoCFull asic chipMaster xbar monitor mask_acc", false,-1);
        tracep->declBit(c+17943,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_1", false,-1);
        tracep->declBit(c+17944,"ysyxSoCFull asic chipMaster xbar monitor mask_size_1", false,-1);
        tracep->declBit(c+17945,"ysyxSoCFull asic chipMaster xbar monitor mask_bit_1", false,-1);
        tracep->declBit(c+17946,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+17947,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_2", false,-1);
        tracep->declBit(c+17948,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_2", false,-1);
        tracep->declBit(c+17949,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_3", false,-1);
        tracep->declBit(c+17950,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_3", false,-1);
        tracep->declBit(c+17951,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_4", false,-1);
        tracep->declBit(c+17952,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_4", false,-1);
        tracep->declBit(c+17953,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_5", false,-1);
        tracep->declBit(c+17954,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster xbar monitor mask_size_2", false,-1);
        tracep->declBit(c+17955,"ysyxSoCFull asic chipMaster xbar monitor mask_bit_2", false,-1);
        tracep->declBit(c+17956,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit_2", false,-1);
        tracep->declBit(c+17957,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_6", false,-1);
        tracep->declBit(c+17958,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+17959,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_7", false,-1);
        tracep->declBit(c+17960,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+17961,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_8", false,-1);
        tracep->declBit(c+17962,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+17963,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_9", false,-1);
        tracep->declBit(c+17964,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+17965,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_10", false,-1);
        tracep->declBit(c+17966,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+17967,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_11", false,-1);
        tracep->declBit(c+17968,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+17969,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_12", false,-1);
        tracep->declBit(c+17970,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+17971,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_13", false,-1);
        tracep->declBit(c+17972,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+17973,"ysyxSoCFull asic chipMaster xbar monitor mask", false,-1, 7,0);
        tracep->declBit(c+239,"ysyxSoCFull asic chipMaster xbar monitor source_ok_1", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster xbar monitor source_ok_2", false,-1);
        tracep->declBus(c+241,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_2", false,-1);
        tracep->declBit(c+243,"ysyxSoCFull asic chipMaster xbar monitor address_ok_1", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster xbar monitor sink_ok_1", false,-1);
        tracep->declBus(c+17974,"ysyxSoCFull asic chipMaster xbar monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+17975,"ysyxSoCFull asic chipMaster xbar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+247,"ysyxSoCFull asic chipMaster xbar monitor a_first", false,-1);
        tracep->declBus(c+248,"ysyxSoCFull asic chipMaster xbar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster xbar monitor param", false,-1, 2,0);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster xbar monitor size", false,-1, 2,0);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster xbar monitor source", false,-1, 6,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster xbar monitor address", false,-1, 31,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster xbar monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+254,"ysyxSoCFull asic chipMaster xbar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+257,"ysyxSoCFull asic chipMaster xbar monitor d_first", false,-1);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster xbar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster xbar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster xbar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+261,"ysyxSoCFull asic chipMaster xbar monitor source_1", false,-1, 6,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster xbar monitor denied", false,-1);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster xbar monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster xbar monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+267,"ysyxSoCFull asic chipMaster xbar monitor c_first", false,-1);
        tracep->declBus(c+268,"ysyxSoCFull asic chipMaster xbar monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+269,"ysyxSoCFull asic chipMaster xbar monitor param_3", false,-1, 2,0);
        tracep->declBus(c+270,"ysyxSoCFull asic chipMaster xbar monitor size_3", false,-1, 2,0);
        tracep->declBus(c+271,"ysyxSoCFull asic chipMaster xbar monitor source_3", false,-1, 6,0);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster xbar monitor address_2", false,-1, 31,0);
        tracep->declArray(c+273,"ysyxSoCFull asic chipMaster xbar monitor inflight", false,-1, 127,0);
        tracep->declArray(c+277,"ysyxSoCFull asic chipMaster xbar monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+293,"ysyxSoCFull asic chipMaster xbar monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+309,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+310,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+311,"ysyxSoCFull asic chipMaster xbar monitor a_first_1", false,-1);
        tracep->declBus(c+312,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+313,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+314,"ysyxSoCFull asic chipMaster xbar monitor d_first_1", false,-1);
        tracep->declArray(c+17976,"ysyxSoCFull asic chipMaster xbar monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15050,"ysyxSoCFull asic chipMaster xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15051,"ysyxSoCFull asic chipMaster xbar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15052,"ysyxSoCFull asic chipMaster xbar monitor a_set", false,-1, 127,0);
        tracep->declArray(c+315,"ysyxSoCFull asic chipMaster xbar monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+319,"ysyxSoCFull asic chipMaster xbar monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15056,"ysyxSoCFull asic chipMaster xbar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+323,"ysyxSoCFull asic chipMaster xbar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+324,"ysyxSoCFull asic chipMaster xbar monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15057,"ysyxSoCFull asic chipMaster xbar monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+325,"ysyxSoCFull asic chipMaster xbar monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15073,"ysyxSoCFull asic chipMaster xbar monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+341,"ysyxSoCFull asic chipMaster xbar monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+342,"ysyxSoCFull asic chipMaster xbar monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+346,"ysyxSoCFull asic chipMaster xbar monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+362,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+363,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+364,"ysyxSoCFull asic chipMaster xbar monitor c_first_1", false,-1);
        tracep->declBus(c+365,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+366,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+367,"ysyxSoCFull asic chipMaster xbar monitor d_first_2", false,-1);
        tracep->declArray(c+14249,"ysyxSoCFull asic chipMaster xbar monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14253,"ysyxSoCFull asic chipMaster xbar monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14254,"ysyxSoCFull asic chipMaster xbar monitor c_set", false,-1, 127,0);
        tracep->declArray(c+368,"ysyxSoCFull asic chipMaster xbar monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+372,"ysyxSoCFull asic chipMaster xbar monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14258,"ysyxSoCFull asic chipMaster xbar monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+376,"ysyxSoCFull asic chipMaster xbar monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+377,"ysyxSoCFull asic chipMaster xbar monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14259,"ysyxSoCFull asic chipMaster xbar monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+393,"ysyxSoCFull asic chipMaster xbar monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+394,"ysyxSoCFull asic chipMaster xbar monitor inflight_2", false,-1);
        tracep->declBus(c+395,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+396,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+397,"ysyxSoCFull asic chipMaster xbar monitor d_first_3", false,-1);
        tracep->declBit(c+398,"ysyxSoCFull asic chipMaster xbar monitor d_set", false,-1);
        tracep->declBit(c+14275,"ysyxSoCFull asic chipMaster xbar monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink reset", false,-1);
        tracep->declBit(c+17912,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+17913,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+16158,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17090,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+17091,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+17092,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17911,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17093,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19362,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15035,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17094,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15036,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17095,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sbypass_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sbypass_reset", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+17146,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17147,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+16160,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+400,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+405,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+407,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17090,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+17091,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+17092,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17911,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17093,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19362,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15035,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17094,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15036,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17095,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17980,"ysyxSoCFull asic chipMaster chiplink sbypass_io_bypass", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink mbypass_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink mbypass_reset", false,-1);
        tracep->declBit(c+17981,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_ready", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_valid", false,-1);
        tracep->declBus(c+408,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+415,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_ready", false,-1);
        tracep->declBit(c+16162,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_valid", false,-1);
        tracep->declBus(c+416,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+417,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+418,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+419,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+420,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+421,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_ready", false,-1);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_ready", false,-1);
        tracep->declBit(c+16163,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_valid", false,-1);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+17912,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_ready", false,-1);
        tracep->declBit(c+17913,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_ready", false,-1);
        tracep->declBit(c+16158,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+17982,"ysyxSoCFull asic chipMaster chiplink mbypass_io_bypass", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink monitor_reset", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17146,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17147,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+16160,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+400,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+405,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+407,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkA_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkA_reset", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_ready", false,-1);
        tracep->declBit(c+17146,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_ready", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_valid", false,-1);
        tracep->declBus(c+17149,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+17150,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_last", false,-1);
        tracep->declBus(c+17151,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkB_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkB_reset", false,-1);
        tracep->declBit(c+426,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_valid", false,-1);
        tracep->declBus(c+427,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+428,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkC_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkC_reset", false,-1);
        tracep->declBit(c+429,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_valid", false,-1);
        tracep->declBus(c+430,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+431,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkD_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkD_reset", false,-1);
        tracep->declBit(c+421,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_ready", false,-1);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_denied", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+432,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_ready", false,-1);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_valid", false,-1);
        tracep->declBus(c+17983,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_last", false,-1);
        tracep->declBus(c+435,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+436,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_tlSource_valid", false,-1);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15089,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+438,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_tlSource_valid", false,-1);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14276,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_clSource", false,-1, 15,0);
        tracep->declBus(c+14764,"ysyxSoCFull asic chipMaster chiplink sinkE_io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+14765,"ysyxSoCFull asic chipMaster chiplink sinkE_io_d_clSink", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_reset", false,-1);
        tracep->declBit(c+17981,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_ready", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_valid", false,-1);
        tracep->declBus(c+408,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17984,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_ready", false,-1);
        tracep->declBit(c+16164,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_valid", false,-1);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+436,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15089,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_reset", false,-1);
        tracep->declBit(c+440,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_ready", false,-1);
        tracep->declBit(c+16165,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_valid", false,-1);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_reset", false,-1);
        tracep->declBit(c+415,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_ready", false,-1);
        tracep->declBit(c+16162,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_valid", false,-1);
        tracep->declBus(c+416,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+417,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+418,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+419,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+420,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+442,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_ready", false,-1);
        tracep->declBit(c+16166,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_valid", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+438,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14276,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_reset", false,-1);
        tracep->declBit(c+17147,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_ready", false,-1);
        tracep->declBit(c+16160,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_valid", false,-1);
        tracep->declBus(c+400,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+405,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_denied", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+407,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_corrupt", false,-1);
        tracep->declBit(c+17152,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_ready", false,-1);
        tracep->declBit(c+16167,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_valid", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_bits", false,-1, 31,0);
        tracep->declBus(c+14765,"ysyxSoCFull asic chipMaster chiplink sourceD_io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_ready", false,-1);
        tracep->declBit(c+16163,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_valid", false,-1);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_bits_sink", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_ready", false,-1);
        tracep->declBit(c+16163,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_valid", false,-1);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx_reset", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink rx_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink rx_io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18220,"ysyxSoCFull asic chipMaster chiplink rx_io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+16585,"ysyxSoCFull asic chipMaster chiplink rx_io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18221,"ysyxSoCFull asic chipMaster chiplink rx_io_bridx", false,-1, 3,0);
        tracep->declBus(c+16586,"ysyxSoCFull asic chipMaster chiplink rx_io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18222,"ysyxSoCFull asic chipMaster chiplink rx_io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+16587,"ysyxSoCFull asic chipMaster chiplink rx_io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18223,"ysyxSoCFull asic chipMaster chiplink rx_io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+16588,"ysyxSoCFull asic chipMaster chiplink rx_io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18224,"ysyxSoCFull asic chipMaster chiplink rx_io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+16589,"ysyxSoCFull asic chipMaster chiplink rx_io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_ridx", false,-1);
        tracep->declBit(c+16590,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_widx", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_ridx", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_widx", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_rst", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_reset", false,-1);
        tracep->declBit(c+17984,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16164,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18220,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16585,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_reset", false,-1);
        tracep->declBit(c+440,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16165,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18221,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16586,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19276,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_reset", false,-1);
        tracep->declBit(c+442,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16166,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18222,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16587,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_reset", false,-1);
        tracep->declBit(c+17152,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16167,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18223,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16588,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_reset", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16163,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18224,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16589,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink tx_reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_ready", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_valid", false,-1);
        tracep->declBus(c+17149,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+17150,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_last", false,-1);
        tracep->declBus(c+17151,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+426,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_ready", false,-1);
        tracep->declBus(c+427,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+428,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_bits_last", false,-1);
        tracep->declBit(c+429,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_ready", false,-1);
        tracep->declBus(c+430,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+431,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_bits_last", false,-1);
        tracep->declBit(c+432,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_ready", false,-1);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_valid", false,-1);
        tracep->declBus(c+17983,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_last", false,-1);
        tracep->declBus(c+435,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+14764,"ysyxSoCFull asic chipMaster chiplink tx_io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18225,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_ridx", false,-1);
        tracep->declBit(c+16590,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_widx", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_ridx", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_widx", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_reset", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_io_sync_reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_reset", false,-1);
        tracep->declBit(c+16168,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_io_sync_reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink mbypass clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink mbypass reset", false,-1);
        tracep->declBit(c+17981,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_ready", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_valid", false,-1);
        tracep->declBus(c+408,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+415,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_ready", false,-1);
        tracep->declBit(c+16162,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_valid", false,-1);
        tracep->declBus(c+416,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+417,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+418,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+419,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+420,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+421,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_ready", false,-1);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_ready", false,-1);
        tracep->declBit(c+16163,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_valid", false,-1);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+17912,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_ready", false,-1);
        tracep->declBit(c+17913,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_ready", false,-1);
        tracep->declBit(c+16158,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+17982,"ysyxSoCFull asic chipMaster chiplink mbypass io_bypass", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_reset", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_source", false,-1);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_reset", false,-1);
        tracep->declBit(c+17985,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_ready", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_valid", false,-1);
        tracep->declBus(c+408,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_ready", false,-1);
        tracep->declBit(c+16162,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_valid", false,-1);
        tracep->declBus(c+416,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+417,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+418,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+419,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+420,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+421,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_ready", false,-1);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_ready", false,-1);
        tracep->declBit(c+16163,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_valid", false,-1);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink mbypass bypass", false,-1);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink mbypass flight", false,-1, 7,0);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink mbypass stall_counter", false,-1, 3,0);
        tracep->declBit(c+502,"ysyxSoCFull asic chipMaster chiplink mbypass stall_first", false,-1);
        tracep->declBit(c+17986,"ysyxSoCFull asic chipMaster chiplink mbypass stall", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_valid", false,-1);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+504,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode", false,-1, 3,0);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+506,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink mbypass counter", false,-1, 3,0);
        tracep->declBus(c+508,"ysyxSoCFull asic chipMaster chiplink mbypass counter1", false,-1, 3,0);
        tracep->declBit(c+509,"ysyxSoCFull asic chipMaster chiplink mbypass a_first", false,-1);
        tracep->declBit(c+510,"ysyxSoCFull asic chipMaster chiplink mbypass divertprobes", false,-1);
        tracep->declBit(c+511,"ysyxSoCFull asic chipMaster chiplink mbypass bypass_c", false,-1);
        tracep->declBit(c+14277,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_valid", false,-1);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode_2", false,-1, 3,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+515,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata_2", false,-1);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_2", false,-1, 3,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink mbypass counter_2", false,-1, 3,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink mbypass counter1_2", false,-1, 3,0);
        tracep->declBit(c+519,"ysyxSoCFull asic chipMaster chiplink mbypass c_first", false,-1);
        tracep->declBit(c+520,"ysyxSoCFull asic chipMaster chiplink mbypass c_last", false,-1);
        tracep->declBit(c+521,"ysyxSoCFull asic chipMaster chiplink mbypass out_d_ready", false,-1);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode_3", false,-1, 3,0);
        tracep->declBit(c+523,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata_3", false,-1);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_3", false,-1, 3,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink mbypass counter_3", false,-1, 3,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink mbypass counter1_3", false,-1, 3,0);
        tracep->declBit(c+527,"ysyxSoCFull asic chipMaster chiplink mbypass d_first", false,-1);
        tracep->declBit(c+528,"ysyxSoCFull asic chipMaster chiplink mbypass d_last", false,-1);
        tracep->declBit(c+14278,"ysyxSoCFull asic chipMaster chiplink mbypass out_e_valid", false,-1);
        tracep->declBit(c+14279,"ysyxSoCFull asic chipMaster chiplink mbypass done_4", false,-1);
        tracep->declBit(c+529,"ysyxSoCFull asic chipMaster chiplink mbypass c_request", false,-1);
        tracep->declBit(c+530,"ysyxSoCFull asic chipMaster chiplink mbypass c_response", false,-1);
        tracep->declBit(c+531,"ysyxSoCFull asic chipMaster chiplink mbypass d_request", false,-1);
        tracep->declBit(c+15090,"ysyxSoCFull asic chipMaster chiplink mbypass inc_hi_hi_hi", false,-1);
        tracep->declBit(c+14280,"ysyxSoCFull asic chipMaster chiplink mbypass inc_lo_hi", false,-1);
        tracep->declBit(c+532,"ysyxSoCFull asic chipMaster chiplink mbypass inc_hi_hi_lo", false,-1);
        tracep->declBus(c+17987,"ysyxSoCFull asic chipMaster chiplink mbypass inc", false,-1, 4,0);
        tracep->declBit(c+14281,"ysyxSoCFull asic chipMaster chiplink mbypass dec_lo_hi", false,-1);
        tracep->declBit(c+533,"ysyxSoCFull asic chipMaster chiplink mbypass dec_hi_hi_lo", false,-1);
        tracep->declBus(c+16169,"ysyxSoCFull asic chipMaster chiplink mbypass dec", false,-1, 4,0);
        tracep->declBus(c+17988,"ysyxSoCFull asic chipMaster chiplink mbypass next_flight", false,-1, 7,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink mbypass stall_counter1", false,-1, 3,0);
        tracep->declBit(c+15091,"ysyxSoCFull asic chipMaster chiplink mbypass in1_a_ready", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink mbypass monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink mbypass monitor reset", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_source", false,-1);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+523,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+537,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first", false,-1);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink mbypass monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink mbypass monitor param_1", false,-1, 1,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink mbypass monitor size_1", false,-1, 2,0);
        tracep->declBit(c+541,"ysyxSoCFull asic chipMaster chiplink mbypass monitor source_1", false,-1);
        tracep->declBit(c+542,"ysyxSoCFull asic chipMaster chiplink mbypass monitor denied", false,-1);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_opcodes", false,-1, 3,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_sizes", false,-1, 3,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+547,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_1", false,-1);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink mbypass monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink mbypass monitor a_size_lookup", false,-1, 3,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_opcodes_clr", false,-1, 3,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_sizes_1", false,-1, 3,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+554,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_2", false,-1);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink mbypass monitor c_size_lookup", false,-1, 3,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_opcodes_clr_1", false,-1, 3,0);
        tracep->declBit(c+557,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_2", false,-1);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+560,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_3", false,-1);
        tracep->declBit(c+561,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_set", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 reset", false,-1);
        tracep->declBit(c+17985,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_ready", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_valid", false,-1);
        tracep->declBus(c+408,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_ready", false,-1);
        tracep->declBit(c+16162,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_valid", false,-1);
        tracep->declBus(c+416,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+417,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+418,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+419,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+420,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+421,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_ready", false,-1);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_denied", false,-1);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_ready", false,-1);
        tracep->declBit(c+16163,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_valid", false,-1);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_bits_sink", false,-1);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+562,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok", false,-1);
        tracep->declBus(c+563,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+564,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned", false,-1);
        tracep->declBit(c+565,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+566,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+567,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_size", false,-1);
        tracep->declBit(c+568,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_bit", false,-1);
        tracep->declBit(c+569,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_nbit", false,-1);
        tracep->declBit(c+570,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_acc", false,-1);
        tracep->declBit(c+571,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_size_1", false,-1);
        tracep->declBit(c+572,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_bit_1", false,-1);
        tracep->declBit(c+573,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_nbit_1", false,-1);
        tracep->declBit(c+574,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_2", false,-1);
        tracep->declBit(c+575,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_lo_lo", false,-1);
        tracep->declBit(c+576,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_3", false,-1);
        tracep->declBit(c+577,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_lo_hi", false,-1);
        tracep->declBit(c+578,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_4", false,-1);
        tracep->declBit(c+579,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_hi_lo", false,-1);
        tracep->declBit(c+580,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_5", false,-1);
        tracep->declBit(c+581,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_hi_hi", false,-1);
        tracep->declBus(c+582,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask", false,-1, 3,0);
        tracep->declBit(c+583,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok_1", false,-1);
        tracep->declBit(c+584,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok_2", false,-1);
        tracep->declBus(c+585,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+586,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_2", false,-1);
        tracep->declBit(c+587,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address_ok_1", false,-1);
        tracep->declBit(c+588,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 sink_ok_1", false,-1);
        tracep->declBus(c+589,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+590,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+591,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter", false,-1, 3,0);
        tracep->declBus(c+592,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+593,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first", false,-1);
        tracep->declBus(c+594,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode", false,-1, 2,0);
        tracep->declBus(c+595,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param", false,-1, 2,0);
        tracep->declBus(c+596,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size", false,-1, 2,0);
        tracep->declBus(c+597,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source", false,-1, 5,0);
        tracep->declBus(c+598,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+523,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+599,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter", false,-1, 3,0);
        tracep->declBus(c+600,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+601,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first", false,-1);
        tracep->declBus(c+602,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode_1", false,-1, 2,0);
        tracep->declBus(c+603,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param_1", false,-1, 1,0);
        tracep->declBus(c+604,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size_1", false,-1, 2,0);
        tracep->declBus(c+605,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_1", false,-1, 5,0);
        tracep->declBit(c+606,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 denied", false,-1);
        tracep->declBus(c+607,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+608,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_beats1_opdata", false,-1);
        tracep->declBus(c+609,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter", false,-1, 3,0);
        tracep->declBus(c+610,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+611,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first", false,-1);
        tracep->declBus(c+612,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode_3", false,-1, 2,0);
        tracep->declBus(c+613,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param_3", false,-1, 2,0);
        tracep->declBus(c+614,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size_3", false,-1, 2,0);
        tracep->declBus(c+615,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_3", false,-1, 5,0);
        tracep->declBus(c+616,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address_2", false,-1, 31,0);
        tracep->declQuad(c+617,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight", false,-1, 63,0);
        tracep->declArray(c+619,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+627,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+635,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+636,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+637,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_1", false,-1);
        tracep->declBus(c+638,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+639,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+640,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_1", false,-1);
        tracep->declQuad(c+16170,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15092,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15093,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15094,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_set", false,-1, 63,0);
        tracep->declQuad(c+641,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+643,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr", false,-1, 63,0);
        tracep->declBit(c+14282,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 same_cycle_resp", false,-1);
        tracep->declBus(c+645,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+646,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15096,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+647,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+15104,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+655,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 watchdog", false,-1, 31,0);
        tracep->declQuad(c+656,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_1", false,-1, 63,0);
        tracep->declArray(c+658,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+666,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+667,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+668,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_1", false,-1);
        tracep->declBus(c+669,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+670,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+671,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_2", false,-1);
        tracep->declQuad(c+14283,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+14285,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+14286,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_set", false,-1, 63,0);
        tracep->declQuad(c+672,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+674,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_1", false,-1, 63,0);
        tracep->declBit(c+14288,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 same_cycle_resp_1", false,-1);
        tracep->declBus(c+676,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+677,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+14289,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+685,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 watchdog_1", false,-1, 31,0);
        tracep->declBit(c+686,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_2", false,-1);
        tracep->declBus(c+687,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+688,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+689,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_3", false,-1);
        tracep->declBit(c+690,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_set", false,-1);
        tracep->declBit(c+14297,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkA clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkA reset", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_ready", false,-1);
        tracep->declBit(c+17146,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_ready", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_valid", false,-1);
        tracep->declBus(c+17149,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+17150,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_last", false,-1);
        tracep->declBus(c+17151,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkA inject_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkA inject_reset", false,-1);
        tracep->declBit(c+17153,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last", false,-1);
        tracep->declBit(c+17154,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_last", false,-1);
        tracep->declBit(c+17155,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_ready", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_valid", false,-1);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+691,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+14766,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+17159,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17160,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+17161,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_ready", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_valid", false,-1);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+691,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+14766,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_reset", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_ready", false,-1);
        tracep->declBit(c+17146,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+17155,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_ready", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_valid", false,-1);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+691,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+14766,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17159,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17160,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1_opdata", false,-1);
        tracep->declBus(c+17165,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1", false,-1, 3,0);
        tracep->declBus(c+692,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_counter", false,-1, 3,0);
        tracep->declBus(c+693,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_counter1", false,-1, 3,0);
        tracep->declBit(c+694,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_first", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster chiplink sinkA a_hasData", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull asic chipMaster chiplink sinkA a_partial", false,-1);
        tracep->declBus(c+695,"ysyxSoCFull asic chipMaster chiplink sinkA state", false,-1, 1,0);
        tracep->declBus(c+17167,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+17169,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+691,"ysyxSoCFull asic chipMaster chiplink sinkA header_lo_hi_hi", false,-1, 2,0);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink sinkA header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+17170,"ysyxSoCFull asic chipMaster chiplink sinkA header", false,-1, 31,0);
        tracep->declBit(c+17171,"ysyxSoCFull asic chipMaster chiplink sinkA isLastState", false,-1);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+17172,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+17173,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+17174,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_hi_1", false,-1);
        tracep->declBit(c+17175,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_lo_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkA inject clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkA inject reset", false,-1);
        tracep->declBit(c+17153,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_last", false,-1);
        tracep->declBit(c+17154,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_last", false,-1);
        tracep->declBit(c+17155,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_ready", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_valid", false,-1);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+691,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+14766,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+17159,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17160,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+17161,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_ready", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_valid", false,-1);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+691,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+14766,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+696,"ysyxSoCFull asic chipMaster chiplink sinkA inject state", false,-1, 3,0);
        tracep->declBus(c+697,"ysyxSoCFull asic chipMaster chiplink sinkA inject shift", false,-1, 31,0);
        tracep->declBit(c+698,"ysyxSoCFull asic chipMaster chiplink sinkA inject full", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull asic chipMaster chiplink sinkA inject partial", false,-1);
        tracep->declBit(c+699,"ysyxSoCFull asic chipMaster chiplink sinkA inject last", false,-1);
        tracep->declBus(c+17176,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+17177,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+17178,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+17179,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_hi_hi", false,-1, 7,0);
        tracep->declBit(c+17180,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_lo_lo", false,-1);
        tracep->declBit(c+17181,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_hi_lo", false,-1);
        tracep->declBit(c+17182,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_lo_lo", false,-1);
        tracep->declBit(c+17183,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_hi_lo", false,-1);
        tracep->declQuad(c+17184,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed", false,-1, 35,0);
        tracep->declArray(c+17186,"ysyxSoCFull asic chipMaster chiplink sinkA inject wide", false,-1, 98,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q reset", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_ready", false,-1);
        tracep->declBit(c+17146,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_valid", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+17155,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_ready", false,-1);
        tracep->declBit(c+17148,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_valid", false,-1);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+691,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+14766,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17159,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17160,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+700+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+701,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+14767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+702+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+703,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19393,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+14767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+704+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+705,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+14767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+706+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+707,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+14767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+708+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address", true,(i+0), 31,0);}}
        tracep->declBus(c+709,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_mask", false,-1);
        tracep->declBit(c+14767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+710+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask", true,(i+0), 3,0);}}
        tracep->declBus(c+711,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17073,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_mask", false,-1);
        tracep->declBit(c+14767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+712+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+713,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17074,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_en", false,-1);
        tracep->declBit(c+714,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q maybe_full", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q empty", false,-1);
        tracep->declBit(c+14767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q do_enq", false,-1);
        tracep->declBit(c+14768,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkB clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkB reset", false,-1);
        tracep->declBit(c+426,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_valid", false,-1);
        tracep->declBus(c+427,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+428,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_bits_last", false,-1);
        tracep->declBus(c+715,"ysyxSoCFull asic chipMaster chiplink sinkB state", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkC clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkC reset", false,-1);
        tracep->declBit(c+429,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_valid", false,-1);
        tracep->declBus(c+430,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+431,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_bits_last", false,-1);
        tracep->declBus(c+716,"ysyxSoCFull asic chipMaster chiplink sinkC state", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkD clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkD reset", false,-1);
        tracep->declBit(c+421,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_ready", false,-1);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_denied", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+432,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_ready", false,-1);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_valid", false,-1);
        tracep->declBus(c+17983,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_last", false,-1);
        tracep->declBus(c+435,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+436,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_tlSource_valid", false,-1);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15089,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+438,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_tlSource_valid", false,-1);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14276,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_clSource", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkD d_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkD d_reset", false,-1);
        tracep->declBit(c+421,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_ready", false,-1);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_denied", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+717,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_ready", false,-1);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_valid", false,-1);
        tracep->declBus(c+718,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+719,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+720,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+721,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_sink", false,-1);
        tracep->declBit(c+722,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_denied", false,-1);
        tracep->declBus(c+723,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+724,"ysyxSoCFull asic chipMaster chiplink sinkD state", false,-1, 1,0);
        tracep->declBus(c+725,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+726,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1_opdata", false,-1);
        tracep->declBus(c+727,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1", false,-1, 3,0);
        tracep->declBus(c+728,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_counter", false,-1, 3,0);
        tracep->declBus(c+729,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_counter1", false,-1, 3,0);
        tracep->declBit(c+730,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_first", false,-1);
        tracep->declBit(c+731,"ysyxSoCFull asic chipMaster chiplink sinkD d_last", false,-1);
        tracep->declBit(c+732,"ysyxSoCFull asic chipMaster chiplink sinkD d_grant", false,-1);
        tracep->declBit(c+733,"ysyxSoCFull asic chipMaster chiplink sinkD relack", false,-1);
        tracep->declBus(c+734,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19367,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+735,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+718,"ysyxSoCFull asic chipMaster chiplink sinkD header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19368,"ysyxSoCFull asic chipMaster chiplink sinkD header", false,-1, 31,0);
        tracep->declBit(c+736,"ysyxSoCFull asic chipMaster chiplink sinkD isLastState", false,-1);
        tracep->declBus(c+720,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+737,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+738,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sinkD d clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sinkD d reset", false,-1);
        tracep->declBit(c+421,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_ready", false,-1);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_denied", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+717,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_ready", false,-1);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_valid", false,-1);
        tracep->declBus(c+718,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+719,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+720,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+721,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_sink", false,-1);
        tracep->declBit(c+722,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_denied", false,-1);
        tracep->declBus(c+723,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+739+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+740,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+741,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+742+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param", true,(i+0), 1,0);}}
        tracep->declBus(c+743,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+741,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+744+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+745,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+741,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+746+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source", true,(i+0), 5,0);}}
        tracep->declBus(c+747,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+741,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+748+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink", true,(i+0));}}
        tracep->declBit(c+749,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_mask", false,-1);
        tracep->declBit(c+741,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+750+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied", true,(i+0));}}
        tracep->declBit(c+751,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_mask", false,-1);
        tracep->declBit(c+741,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+752+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+753,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+741,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_en", false,-1);
        tracep->declBit(c+754,"ysyxSoCFull asic chipMaster chiplink sinkD d maybe_full", false,-1);
        tracep->declBit(c+421,"ysyxSoCFull asic chipMaster chiplink sinkD d empty", false,-1);
        tracep->declBit(c+741,"ysyxSoCFull asic chipMaster chiplink sinkD d do_enq", false,-1);
        tracep->declBit(c+755,"ysyxSoCFull asic chipMaster chiplink sinkD d do_deq", false,-1);
        tracep->declBus(c+14764,"ysyxSoCFull asic chipMaster chiplink sinkE io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+14765,"ysyxSoCFull asic chipMaster chiplink sinkE io_d_clSink", false,-1, 15,0);
        tracep->declBus(c+14769,"ysyxSoCFull asic chipMaster chiplink sinkE header_hi", false,-1, 22,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA reset", false,-1);
        tracep->declBit(c+17981,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_ready", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_valid", false,-1);
        tracep->declBus(c+408,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17984,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_ready", false,-1);
        tracep->declBit(c+16164,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_valid", false,-1);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_bits", false,-1, 31,0);
        tracep->declBit(c+436,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_tlSource_valid", false,-1);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15089,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_reset", false,-1);
        tracep->declBit(c+756,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_ready", false,-1);
        tracep->declBit(c+17989,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_valid", false,-1);
        tracep->declBus(c+757,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+758,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_key", false,-1, 2,0);
        tracep->declBit(c+759,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15112,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_reset", false,-1);
        tracep->declBit(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_ready", false,-1);
        tracep->declBit(c+17990,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_valid", false,-1);
        tracep->declBus(c+762,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+763,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_key", false,-1, 2,0);
        tracep->declBit(c+764,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15113,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_reset", false,-1);
        tracep->declBit(c+765,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_ready", false,-1);
        tracep->declBit(c+17991,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_valid", false,-1);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+767,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_key", false,-1, 2,0);
        tracep->declBit(c+768,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15114,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_reset", false,-1);
        tracep->declBit(c+769,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_ready", false,-1);
        tracep->declBit(c+17992,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_valid", false,-1);
        tracep->declBus(c+770,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_key", false,-1, 2,0);
        tracep->declBit(c+772,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15115,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_reset", false,-1);
        tracep->declBit(c+773,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_ready", false,-1);
        tracep->declBit(c+17993,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_valid", false,-1);
        tracep->declBus(c+774,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_key", false,-1, 2,0);
        tracep->declBit(c+776,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15116,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_reset", false,-1);
        tracep->declBit(c+777,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_ready", false,-1);
        tracep->declBit(c+17994,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_valid", false,-1);
        tracep->declBus(c+778,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+779,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_key", false,-1, 2,0);
        tracep->declBit(c+780,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15117,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_reset", false,-1);
        tracep->declBit(c+781,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_ready", false,-1);
        tracep->declBit(c+17995,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_valid", false,-1);
        tracep->declBus(c+782,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+783,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_key", false,-1, 2,0);
        tracep->declBit(c+784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15118,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_reset", false,-1);
        tracep->declBit(c+785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_ready", false,-1);
        tracep->declBit(c+17996,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_valid", false,-1);
        tracep->declBus(c+786,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+787,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_key", false,-1, 2,0);
        tracep->declBit(c+788,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15119,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA extract_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA extract_reset", false,-1);
        tracep->declBit(c+789,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_last", false,-1);
        tracep->declBit(c+17997,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_ready", false,-1);
        tracep->declBit(c+16172,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_valid", false,-1);
        tracep->declBus(c+408,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+790,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+17981,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_ready", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_valid", false,-1);
        tracep->declBus(c+408,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+791,"ysyxSoCFull asic chipMaster chiplink sourceA state", false,-1, 1,0);
        tracep->declBus(c+792,"ysyxSoCFull asic chipMaster chiplink sourceA opcode", false,-1, 2,0);
        tracep->declBus(c+793,"ysyxSoCFull asic chipMaster chiplink sourceA param", false,-1, 2,0);
        tracep->declBus(c+794,"ysyxSoCFull asic chipMaster chiplink sourceA size", false,-1, 3,0);
        tracep->declBus(c+795,"ysyxSoCFull asic chipMaster chiplink sourceA domain", false,-1, 2,0);
        tracep->declBus(c+796,"ysyxSoCFull asic chipMaster chiplink sourceA source", false,-1, 15,0);
        tracep->declBit(c+797,"ysyxSoCFull asic chipMaster chiplink sourceA enable", false,-1);
        tracep->declBus(c+798,"ysyxSoCFull asic chipMaster chiplink sourceA r_1", false,-1, 2,0);
        tracep->declBus(c+799,"ysyxSoCFull asic chipMaster chiplink sourceA r_2", false,-1, 2,0);
        tracep->declBus(c+800,"ysyxSoCFull asic chipMaster chiplink sourceA r_3", false,-1, 3,0);
        tracep->declBus(c+801,"ysyxSoCFull asic chipMaster chiplink sourceA r_4", false,-1, 2,0);
        tracep->declBus(c+802,"ysyxSoCFull asic chipMaster chiplink sourceA r_5", false,-1, 15,0);
        tracep->declBit(c+803,"ysyxSoCFull asic chipMaster chiplink sourceA q_address0_enable", false,-1);
        tracep->declBus(c+804,"ysyxSoCFull asic chipMaster chiplink sourceA q_address0_r", false,-1, 31,0);
        tracep->declBit(c+805,"ysyxSoCFull asic chipMaster chiplink sourceA q_address1_enable", false,-1);
        tracep->declBus(c+806,"ysyxSoCFull asic chipMaster chiplink sourceA q_address1_r", false,-1, 31,0);
        tracep->declBus(c+807,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_count", false,-1, 4,0);
        tracep->declBus(c+808,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+809,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+810,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+811,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+812,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+813,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+814,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+815,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_partial", false,-1);
        tracep->declBus(c+816,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+817,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_first", false,-1);
        tracep->declBit(c+818,"ysyxSoCFull asic chipMaster chiplink sourceA q_last", false,-1);
        tracep->declBit(c+819,"ysyxSoCFull asic chipMaster chiplink sourceA q_hasData", false,-1);
        tracep->declBit(c+820,"ysyxSoCFull asic chipMaster chiplink sourceA a_first", false,-1);
        tracep->declQuad(c+821,"ysyxSoCFull asic chipMaster chiplink sourceA q_address", false,-1, 63,0);
        tracep->declBit(c+823,"ysyxSoCFull asic chipMaster chiplink sourceA q_acq", false,-1);
        tracep->declBit(c+824,"ysyxSoCFull asic chipMaster chiplink sourceA exists", false,-1);
        tracep->declBit(c+825,"ysyxSoCFull asic chipMaster chiplink sourceA acquireOk", false,-1);
        tracep->declBit(c+826,"ysyxSoCFull asic chipMaster chiplink sourceA q_legal", false,-1);
        tracep->declBus(c+827,"ysyxSoCFull asic chipMaster chiplink sourceA source_r", false,-1, 2,0);
        tracep->declBus(c+828,"ysyxSoCFull asic chipMaster chiplink sourceA a_sel", false,-1, 7,0);
        tracep->declQuad(c+829,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+831,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+832,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+833,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+834,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_size", false,-1);
        tracep->declBit(c+835,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_bit", false,-1);
        tracep->declBit(c+836,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_nbit", false,-1);
        tracep->declBit(c+837,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_acc", false,-1);
        tracep->declBit(c+838,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_size_1", false,-1);
        tracep->declBit(c+839,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_bit_1", false,-1);
        tracep->declBit(c+840,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+841,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_2", false,-1);
        tracep->declBit(c+842,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo_lo", false,-1);
        tracep->declBit(c+843,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_3", false,-1);
        tracep->declBit(c+844,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo_hi", false,-1);
        tracep->declBit(c+845,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_4", false,-1);
        tracep->declBit(c+846,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi_lo", false,-1);
        tracep->declBit(c+847,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_5", false,-1);
        tracep->declBit(c+848,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi_hi", false,-1);
        tracep->declBus(c+849,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo", false,-1, 1,0);
        tracep->declBus(c+850,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi", false,-1, 1,0);
        tracep->declBit(c+851,"ysyxSoCFull asic chipMaster chiplink sourceA stall", false,-1);
        tracep->declBit(c+852,"ysyxSoCFull asic chipMaster chiplink sourceA xmit", false,-1);
        tracep->declBus(c+734,"ysyxSoCFull asic chipMaster chiplink sourceA d_clDomain", false,-1, 2,0);
        tracep->declBus(c+853,"ysyxSoCFull asic chipMaster chiplink sourceA d_sel", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 reset", false,-1);
        tracep->declBit(c+756,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_ready", false,-1);
        tracep->declBit(c+17989,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_valid", false,-1);
        tracep->declBus(c+757,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+758,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key", false,-1, 2,0);
        tracep->declBit(c+759,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15112,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+854+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data", true,(i+0), 15,0);}}
        tracep->declBus(c+862,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+757,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+758,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_mask", false,-1);
        tracep->declBit(c+15120,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_en", false,-1);
        tracep->declBus(c+863,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 free", false,-1, 7,0);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 free_sel", false,-1, 8,0);
        tracep->declBus(c+865,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+866,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+867,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_1", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+869,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+870,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_3", false,-1);
        tracep->declBit(c+871,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_2", false,-1);
        tracep->declBus(c+872,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15121,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 bypass", false,-1);
        tracep->declBus(c+15122,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 clr", false,-1, 8,0);
        tracep->declBus(c+873,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 reset", false,-1);
        tracep->declBit(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_ready", false,-1);
        tracep->declBit(c+17990,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_valid", false,-1);
        tracep->declBus(c+762,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+763,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key", false,-1, 2,0);
        tracep->declBit(c+764,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15113,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+874+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data", true,(i+0), 15,0);}}
        tracep->declBus(c+882,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+762,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+763,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_mask", false,-1);
        tracep->declBit(c+15123,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_en", false,-1);
        tracep->declBus(c+883,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 free", false,-1, 7,0);
        tracep->declBus(c+884,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 free_sel", false,-1, 8,0);
        tracep->declBus(c+885,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+886,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+887,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_1", false,-1);
        tracep->declBus(c+888,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+889,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+890,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_3", false,-1);
        tracep->declBit(c+891,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_2", false,-1);
        tracep->declBus(c+892,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15124,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 bypass", false,-1);
        tracep->declBus(c+15125,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 clr", false,-1, 8,0);
        tracep->declBus(c+893,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 reset", false,-1);
        tracep->declBit(c+765,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_ready", false,-1);
        tracep->declBit(c+17991,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_valid", false,-1);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+767,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key", false,-1, 2,0);
        tracep->declBit(c+768,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15114,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+894+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data", true,(i+0), 15,0);}}
        tracep->declBus(c+902,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+767,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_mask", false,-1);
        tracep->declBit(c+15126,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_en", false,-1);
        tracep->declBus(c+903,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 free", false,-1, 7,0);
        tracep->declBus(c+904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 free_sel", false,-1, 8,0);
        tracep->declBus(c+905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+906,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+907,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_1", false,-1);
        tracep->declBus(c+908,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+909,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+910,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_3", false,-1);
        tracep->declBit(c+911,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_2", false,-1);
        tracep->declBus(c+912,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15127,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 bypass", false,-1);
        tracep->declBus(c+15128,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 clr", false,-1, 8,0);
        tracep->declBus(c+913,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 reset", false,-1);
        tracep->declBit(c+769,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_ready", false,-1);
        tracep->declBit(c+17992,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_valid", false,-1);
        tracep->declBus(c+770,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key", false,-1, 2,0);
        tracep->declBit(c+772,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15115,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+914+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data", true,(i+0), 15,0);}}
        tracep->declBus(c+922,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+770,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_mask", false,-1);
        tracep->declBit(c+15129,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_en", false,-1);
        tracep->declBus(c+923,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 free", false,-1, 7,0);
        tracep->declBus(c+924,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 free_sel", false,-1, 8,0);
        tracep->declBus(c+925,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+926,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+927,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_1", false,-1);
        tracep->declBus(c+928,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+929,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+930,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_3", false,-1);
        tracep->declBit(c+931,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_2", false,-1);
        tracep->declBus(c+932,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15130,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 bypass", false,-1);
        tracep->declBus(c+15131,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 clr", false,-1, 8,0);
        tracep->declBus(c+933,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 reset", false,-1);
        tracep->declBit(c+773,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_ready", false,-1);
        tracep->declBit(c+17993,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_valid", false,-1);
        tracep->declBus(c+774,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key", false,-1, 2,0);
        tracep->declBit(c+776,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15116,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+934+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data", true,(i+0), 15,0);}}
        tracep->declBus(c+942,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+774,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_mask", false,-1);
        tracep->declBit(c+15132,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_en", false,-1);
        tracep->declBus(c+943,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 free", false,-1, 7,0);
        tracep->declBus(c+944,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 free_sel", false,-1, 8,0);
        tracep->declBus(c+945,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+946,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+947,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_1", false,-1);
        tracep->declBus(c+948,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+949,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+950,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_3", false,-1);
        tracep->declBit(c+951,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_2", false,-1);
        tracep->declBus(c+952,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15133,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 bypass", false,-1);
        tracep->declBus(c+15134,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 clr", false,-1, 8,0);
        tracep->declBus(c+953,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 reset", false,-1);
        tracep->declBit(c+777,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_ready", false,-1);
        tracep->declBit(c+17994,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_valid", false,-1);
        tracep->declBus(c+778,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+779,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key", false,-1, 2,0);
        tracep->declBit(c+780,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15117,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+954+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data", true,(i+0), 15,0);}}
        tracep->declBus(c+962,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+778,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+779,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_mask", false,-1);
        tracep->declBit(c+15135,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_en", false,-1);
        tracep->declBus(c+963,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 free", false,-1, 7,0);
        tracep->declBus(c+964,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 free_sel", false,-1, 8,0);
        tracep->declBus(c+965,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+966,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+967,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_1", false,-1);
        tracep->declBus(c+968,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+969,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+970,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_3", false,-1);
        tracep->declBit(c+971,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_2", false,-1);
        tracep->declBus(c+972,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15136,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 bypass", false,-1);
        tracep->declBus(c+15137,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 clr", false,-1, 8,0);
        tracep->declBus(c+973,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 reset", false,-1);
        tracep->declBit(c+781,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_ready", false,-1);
        tracep->declBit(c+17995,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_valid", false,-1);
        tracep->declBus(c+782,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+783,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key", false,-1, 2,0);
        tracep->declBit(c+784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15118,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+974+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data", true,(i+0), 15,0);}}
        tracep->declBus(c+982,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+782,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+783,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_mask", false,-1);
        tracep->declBit(c+15138,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_en", false,-1);
        tracep->declBus(c+983,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 free", false,-1, 7,0);
        tracep->declBus(c+984,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 free_sel", false,-1, 8,0);
        tracep->declBus(c+985,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+986,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+987,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_1", false,-1);
        tracep->declBus(c+988,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+989,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+990,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_3", false,-1);
        tracep->declBit(c+991,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_2", false,-1);
        tracep->declBus(c+992,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15139,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 bypass", false,-1);
        tracep->declBus(c+15140,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 clr", false,-1, 8,0);
        tracep->declBus(c+993,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 reset", false,-1);
        tracep->declBit(c+785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_ready", false,-1);
        tracep->declBit(c+17996,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_valid", false,-1);
        tracep->declBus(c+786,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+787,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key", false,-1, 2,0);
        tracep->declBit(c+788,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15119,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+994+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1002,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+786,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+787,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_mask", false,-1);
        tracep->declBit(c+15141,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_en", false,-1);
        tracep->declBus(c+1003,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 free", false,-1, 7,0);
        tracep->declBus(c+1004,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 free_sel", false,-1, 8,0);
        tracep->declBus(c+1005,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1006,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1007,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_1", false,-1);
        tracep->declBus(c+1008,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1009,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1010,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_3", false,-1);
        tracep->declBit(c+1011,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_2", false,-1);
        tracep->declBus(c+1012,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15142,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 bypass", false,-1);
        tracep->declBus(c+15143,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 clr", false,-1, 8,0);
        tracep->declBus(c+1013,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceA extract clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceA extract reset", false,-1);
        tracep->declBit(c+789,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_last", false,-1);
        tracep->declBit(c+17997,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_ready", false,-1);
        tracep->declBit(c+16172,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_valid", false,-1);
        tracep->declBus(c+408,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+790,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+17981,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_ready", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_valid", false,-1);
        tracep->declBus(c+408,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+1014,"ysyxSoCFull asic chipMaster chiplink sourceA extract state", false,-1, 3,0);
        tracep->declBus(c+1015,"ysyxSoCFull asic chipMaster chiplink sourceA extract shift", false,-1, 31,0);
        tracep->declBit(c+1016,"ysyxSoCFull asic chipMaster chiplink sourceA extract enable", false,-1);
        tracep->declBit(c+1017,"ysyxSoCFull asic chipMaster chiplink sourceA extract empty", false,-1);
        tracep->declArray(c+1018,"ysyxSoCFull asic chipMaster chiplink sourceA extract wide", false,-1, 94,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB reset", false,-1);
        tracep->declBit(c+440,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_ready", false,-1);
        tracep->declBit(c+16165,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_valid", false,-1);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB extract_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB extract_reset", false,-1);
        tracep->declBit(c+1021,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_last", false,-1);
        tracep->declBit(c+1022,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_ready", false,-1);
        tracep->declBit(c+14298,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_valid", false,-1);
        tracep->declBus(c+1023,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1024,"ysyxSoCFull asic chipMaster chiplink sourceB state", false,-1, 1,0);
        tracep->declBus(c+1025,"ysyxSoCFull asic chipMaster chiplink sourceB opcode", false,-1, 2,0);
        tracep->declBus(c+1026,"ysyxSoCFull asic chipMaster chiplink sourceB size", false,-1, 3,0);
        tracep->declBit(c+1027,"ysyxSoCFull asic chipMaster chiplink sourceB enable", false,-1);
        tracep->declBus(c+1028,"ysyxSoCFull asic chipMaster chiplink sourceB r_1", false,-1, 2,0);
        tracep->declBus(c+1029,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_count", false,-1, 4,0);
        tracep->declBus(c+1030,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1031,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1032,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1033,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+1034,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+1035,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+1036,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+1037,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_partial", false,-1);
        tracep->declBus(c+1038,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+1039,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_first", false,-1);
        tracep->declBit(c+1040,"ysyxSoCFull asic chipMaster chiplink sourceB q_last", false,-1);
        tracep->declBit(c+1041,"ysyxSoCFull asic chipMaster chiplink sourceB q_hasData", false,-1);
        tracep->declBit(c+1042,"ysyxSoCFull asic chipMaster chiplink sourceB xmit", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceB extract clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceB extract reset", false,-1);
        tracep->declBit(c+1021,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_last", false,-1);
        tracep->declBit(c+1022,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_ready", false,-1);
        tracep->declBit(c+14298,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_valid", false,-1);
        tracep->declBus(c+1023,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1043,"ysyxSoCFull asic chipMaster chiplink sourceB extract state", false,-1, 3,0);
        tracep->declBit(c+1044,"ysyxSoCFull asic chipMaster chiplink sourceB extract enable", false,-1);
        tracep->declBit(c+1045,"ysyxSoCFull asic chipMaster chiplink sourceB extract empty", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC reset", false,-1);
        tracep->declBit(c+415,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_ready", false,-1);
        tracep->declBit(c+16162,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_valid", false,-1);
        tracep->declBus(c+416,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+417,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+418,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+419,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+420,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+442,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_ready", false,-1);
        tracep->declBit(c+16166,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_valid", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_bits", false,-1, 31,0);
        tracep->declBit(c+438,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_tlSource_valid", false,-1);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14276,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC cam_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC cam_reset", false,-1);
        tracep->declBit(c+1046,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_ready", false,-1);
        tracep->declBit(c+16173,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_valid", false,-1);
        tracep->declBus(c+1047,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1048,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_key", false,-1, 2,0);
        tracep->declBit(c+438,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+14276,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_data", false,-1, 15,0);
        tracep->declBus(c+1049,"ysyxSoCFull asic chipMaster chiplink sourceC state", false,-1, 1,0);
        tracep->declBus(c+1050,"ysyxSoCFull asic chipMaster chiplink sourceC opcode", false,-1, 2,0);
        tracep->declBus(c+1051,"ysyxSoCFull asic chipMaster chiplink sourceC param", false,-1, 2,0);
        tracep->declBus(c+1052,"ysyxSoCFull asic chipMaster chiplink sourceC size", false,-1, 3,0);
        tracep->declBus(c+1053,"ysyxSoCFull asic chipMaster chiplink sourceC source", false,-1, 15,0);
        tracep->declBit(c+1054,"ysyxSoCFull asic chipMaster chiplink sourceC enable", false,-1);
        tracep->declBus(c+1055,"ysyxSoCFull asic chipMaster chiplink sourceC r_1", false,-1, 2,0);
        tracep->declBus(c+1056,"ysyxSoCFull asic chipMaster chiplink sourceC r_2", false,-1, 2,0);
        tracep->declBus(c+1057,"ysyxSoCFull asic chipMaster chiplink sourceC r_3", false,-1, 3,0);
        tracep->declBus(c+1058,"ysyxSoCFull asic chipMaster chiplink sourceC r_5", false,-1, 15,0);
        tracep->declBit(c+1059,"ysyxSoCFull asic chipMaster chiplink sourceC q_address0_enable", false,-1);
        tracep->declBus(c+1060,"ysyxSoCFull asic chipMaster chiplink sourceC q_address0_r", false,-1, 31,0);
        tracep->declBit(c+1061,"ysyxSoCFull asic chipMaster chiplink sourceC q_address1_enable", false,-1);
        tracep->declBus(c+1062,"ysyxSoCFull asic chipMaster chiplink sourceC q_address1_r", false,-1, 31,0);
        tracep->declBus(c+1063,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_count", false,-1, 4,0);
        tracep->declBus(c+1064,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1065,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1066,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1067,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats", false,-1, 4,0);
        tracep->declBus(c+1068,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_c", false,-1, 4,0);
        tracep->declBit(c+1069,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_first", false,-1);
        tracep->declBit(c+1070,"ysyxSoCFull asic chipMaster chiplink sourceC q_last", false,-1);
        tracep->declBit(c+1071,"ysyxSoCFull asic chipMaster chiplink sourceC q_hasData", false,-1);
        tracep->declBit(c+1072,"ysyxSoCFull asic chipMaster chiplink sourceC c_first", false,-1);
        tracep->declQuad(c+1073,"ysyxSoCFull asic chipMaster chiplink sourceC q_address", false,-1, 63,0);
        tracep->declBit(c+1075,"ysyxSoCFull asic chipMaster chiplink sourceC exists", false,-1);
        tracep->declBit(c+1076,"ysyxSoCFull asic chipMaster chiplink sourceC acquireOk", false,-1);
        tracep->declBit(c+1077,"ysyxSoCFull asic chipMaster chiplink sourceC q_legal", false,-1);
        tracep->declBit(c+1078,"ysyxSoCFull asic chipMaster chiplink sourceC q_release", false,-1);
        tracep->declBit(c+1079,"ysyxSoCFull asic chipMaster chiplink sourceC source_ok", false,-1);
        tracep->declBus(c+1080,"ysyxSoCFull asic chipMaster chiplink sourceC source_r", false,-1, 2,0);
        tracep->declQuad(c+1081,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+1083,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+1084,"ysyxSoCFull asic chipMaster chiplink sourceC stall", false,-1);
        tracep->declBit(c+1085,"ysyxSoCFull asic chipMaster chiplink sourceC xmit", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceC cam clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceC cam reset", false,-1);
        tracep->declBit(c+1046,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_ready", false,-1);
        tracep->declBit(c+16173,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_valid", false,-1);
        tracep->declBus(c+1047,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1048,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key", false,-1, 2,0);
        tracep->declBit(c+438,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_free_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_free_bits", false,-1, 2,0);
        tracep->declBus(c+14276,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1086+i*1,"ysyxSoCFull asic chipMaster chiplink sourceC cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+1094,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+1047,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+1048,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_mask", false,-1);
        tracep->declBit(c+14299,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_en", false,-1);
        tracep->declBus(c+1095,"ysyxSoCFull asic chipMaster chiplink sourceC cam free", false,-1, 7,0);
        tracep->declBus(c+1096,"ysyxSoCFull asic chipMaster chiplink sourceC cam free_sel", false,-1, 8,0);
        tracep->declBus(c+1097,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1098,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1099,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_1", false,-1);
        tracep->declBus(c+1100,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1101,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1102,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_3", false,-1);
        tracep->declBit(c+1103,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_2", false,-1);
        tracep->declBus(c+1104,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+14300,"ysyxSoCFull asic chipMaster chiplink sourceC cam bypass", false,-1);
        tracep->declBus(c+14301,"ysyxSoCFull asic chipMaster chiplink sourceC cam clr", false,-1, 8,0);
        tracep->declBus(c+1105,"ysyxSoCFull asic chipMaster chiplink sourceC cam set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD reset", false,-1);
        tracep->declBit(c+17147,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_ready", false,-1);
        tracep->declBit(c+16160,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_valid", false,-1);
        tracep->declBus(c+400,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+405,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_denied", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+407,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_corrupt", false,-1);
        tracep->declBit(c+17152,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_ready", false,-1);
        tracep->declBit(c+16167,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_valid", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_bits", false,-1, 31,0);
        tracep->declBus(c+14765,"ysyxSoCFull asic chipMaster chiplink sourceD io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD cam_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD cam_reset", false,-1);
        tracep->declBit(c+1106,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_ready", false,-1);
        tracep->declBit(c+17190,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_valid", false,-1);
        tracep->declBus(c+1107,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1108,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_key", false,-1, 4,0);
        tracep->declBus(c+14765,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_data", false,-1, 15,0);
        tracep->declBus(c+1109,"ysyxSoCFull asic chipMaster chiplink sourceD state", false,-1, 1,0);
        tracep->declBus(c+1110,"ysyxSoCFull asic chipMaster chiplink sourceD opcode", false,-1, 2,0);
        tracep->declBus(c+1111,"ysyxSoCFull asic chipMaster chiplink sourceD param", false,-1, 2,0);
        tracep->declBus(c+1112,"ysyxSoCFull asic chipMaster chiplink sourceD size", false,-1, 3,0);
        tracep->declBus(c+1113,"ysyxSoCFull asic chipMaster chiplink sourceD domain", false,-1, 2,0);
        tracep->declBus(c+1114,"ysyxSoCFull asic chipMaster chiplink sourceD source", false,-1, 15,0);
        tracep->declBit(c+1115,"ysyxSoCFull asic chipMaster chiplink sourceD enable", false,-1);
        tracep->declBus(c+1116,"ysyxSoCFull asic chipMaster chiplink sourceD r_1", false,-1, 2,0);
        tracep->declBus(c+1117,"ysyxSoCFull asic chipMaster chiplink sourceD r_2", false,-1, 2,0);
        tracep->declBus(c+1118,"ysyxSoCFull asic chipMaster chiplink sourceD r_3", false,-1, 3,0);
        tracep->declBus(c+1119,"ysyxSoCFull asic chipMaster chiplink sourceD r_4", false,-1, 2,0);
        tracep->declBus(c+1120,"ysyxSoCFull asic chipMaster chiplink sourceD r_5", false,-1, 15,0);
        tracep->declBit(c+1121,"ysyxSoCFull asic chipMaster chiplink sourceD q_sink_enable", false,-1);
        tracep->declBus(c+1122,"ysyxSoCFull asic chipMaster chiplink sourceD q_sink_r", false,-1, 15,0);
        tracep->declBit(c+1123,"ysyxSoCFull asic chipMaster chiplink sourceD q_grant", false,-1);
        tracep->declBus(c+1124,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_count", false,-1, 4,0);
        tracep->declBus(c+1125,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1126,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1127,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1128,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+1129,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_grant", false,-1);
        tracep->declBus(c+1130,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_d", false,-1, 4,0);
        tracep->declBit(c+1131,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_first", false,-1);
        tracep->declBit(c+1132,"ysyxSoCFull asic chipMaster chiplink sourceD q_last", false,-1);
        tracep->declBit(c+1133,"ysyxSoCFull asic chipMaster chiplink sourceD d_first", false,-1);
        tracep->declBus(c+1134,"ysyxSoCFull asic chipMaster chiplink sourceD s_maybe_data", false,-1, 1,0);
        tracep->declBit(c+1135,"ysyxSoCFull asic chipMaster chiplink sourceD sink_ok", false,-1);
        tracep->declBus(c+1136,"ysyxSoCFull asic chipMaster chiplink sourceD sink_r", false,-1, 4,0);
        tracep->declBit(c+1137,"ysyxSoCFull asic chipMaster chiplink sourceD stall", false,-1);
        tracep->declBit(c+1138,"ysyxSoCFull asic chipMaster chiplink sourceD xmit", false,-1);
        tracep->declBit(c+1139,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_corrupt_opdata", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink sourceD cam clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink sourceD cam reset", false,-1);
        tracep->declBit(c+1106,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_ready", false,-1);
        tracep->declBit(c+17190,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_valid", false,-1);
        tracep->declBus(c+1107,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1108,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key", false,-1, 4,0);
        tracep->declBus(c+14765,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+1140+i*1,"ysyxSoCFull asic chipMaster chiplink sourceD cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+1172,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+19401,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_io_data_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+1107,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+1108,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_mask", false,-1);
        tracep->declBit(c+14770,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_en", false,-1);
        tracep->declBus(c+1173,"ysyxSoCFull asic chipMaster chiplink sourceD cam free", false,-1, 31,0);
        tracep->declQuad(c+1174,"ysyxSoCFull asic chipMaster chiplink sourceD cam free_sel", false,-1, 32,0);
        tracep->declBus(c+1176,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi", false,-1, 15,0);
        tracep->declBus(c+1177,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo", false,-1, 15,0);
        tracep->declBit(c+1178,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_1", false,-1);
        tracep->declBus(c+1179,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_2", false,-1, 7,0);
        tracep->declBus(c+1180,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_1", false,-1, 7,0);
        tracep->declBit(c+1181,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_3", false,-1);
        tracep->declBus(c+1182,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_4", false,-1, 3,0);
        tracep->declBus(c+1183,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_2", false,-1, 3,0);
        tracep->declBit(c+1184,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_5", false,-1);
        tracep->declBus(c+1185,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_6", false,-1, 1,0);
        tracep->declBus(c+1186,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+1187,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_7", false,-1);
        tracep->declBit(c+1188,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_4", false,-1);
        tracep->declBus(c+1189,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_7", false,-1, 3,0);
        tracep->declBit(c+14771,"ysyxSoCFull asic chipMaster chiplink sourceD cam bypass", false,-1);
        tracep->declQuad(c+14772,"ysyxSoCFull asic chipMaster chiplink sourceD cam clr", false,-1, 32,0);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_ready", false,-1);
        tracep->declBit(c+16163,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_valid", false,-1);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_bits_sink", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_ready", false,-1);
        tracep->declBit(c+16163,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_valid", false,-1);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_bits", false,-1, 31,0);
        tracep->declBus(c+1190,"ysyxSoCFull asic chipMaster chiplink sourceE q_sink", false,-1, 15,0);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_rst", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg reg_", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher reset", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+16593,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+16593,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+16593,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+16593,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+16593,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+16594,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+16595,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 reset", false,-1);
        tracep->declBit(c+16168,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+16174,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+16174,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+16174,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+16174,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+16174,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+16175,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+16176,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi42tl clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi42tl reset", false,-1);
        tracep->declBit(c+17112,"ysyxSoCFull asic chipMaster axi42tl auto_in_awready", false,-1);
        tracep->declBit(c+17113,"ysyxSoCFull asic chipMaster axi42tl auto_in_awvalid", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull asic chipMaster axi42tl auto_in_awid", false,-1);
        tracep->declBus(c+17115,"ysyxSoCFull asic chipMaster axi42tl auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17116,"ysyxSoCFull asic chipMaster axi42tl auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17117,"ysyxSoCFull asic chipMaster axi42tl auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+17118,"ysyxSoCFull asic chipMaster axi42tl auto_in_wready", false,-1);
        tracep->declBit(c+17119,"ysyxSoCFull asic chipMaster axi42tl auto_in_wvalid", false,-1);
        tracep->declQuad(c+14758,"ysyxSoCFull asic chipMaster axi42tl auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+14760,"ysyxSoCFull asic chipMaster axi42tl auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17120,"ysyxSoCFull asic chipMaster axi42tl auto_in_wlast", false,-1);
        tracep->declBit(c+17121,"ysyxSoCFull asic chipMaster axi42tl auto_in_bready", false,-1);
        tracep->declBit(c+17122,"ysyxSoCFull asic chipMaster axi42tl auto_in_bvalid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi42tl auto_in_bid", false,-1);
        tracep->declBus(c+17124,"ysyxSoCFull asic chipMaster axi42tl auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+17125,"ysyxSoCFull asic chipMaster axi42tl auto_in_arready", false,-1);
        tracep->declBit(c+17126,"ysyxSoCFull asic chipMaster axi42tl auto_in_arvalid", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull asic chipMaster axi42tl auto_in_arid", false,-1);
        tracep->declBus(c+17128,"ysyxSoCFull asic chipMaster axi42tl auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17129,"ysyxSoCFull asic chipMaster axi42tl auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17130,"ysyxSoCFull asic chipMaster axi42tl auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi42tl auto_in_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi42tl auto_in_rvalid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi42tl auto_in_rid", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi42tl auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi42tl auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17132,"ysyxSoCFull asic chipMaster axi42tl auto_in_rlast", false,-1);
        tracep->declBit(c+17098,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_ready", false,-1);
        tracep->declBit(c+17099,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_valid", false,-1);
        tracep->declBus(c+17100,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17101,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17102,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17103,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17104,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17105,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+17107,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_ready", false,-1);
        tracep->declBit(c+17108,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_valid", false,-1);
        tracep->declBus(c+17077,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17080,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17082,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+17109,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+17111,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi42tl deq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi42tl deq_reset", false,-1);
        tracep->declBit(c+1191,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_ready", false,-1);
        tracep->declBit(c+17191,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_valid", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_id", false,-1);
        tracep->declQuad(c+17109,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17193,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17194,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_ready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_valid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_id", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17132,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_reset", false,-1);
        tracep->declBit(c+1192,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+17195,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_valid", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_bits_id", false,-1);
        tracep->declBus(c+17196,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17197,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+17198,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_valid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_bits_id", false,-1);
        tracep->declBus(c+17124,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+17199,"ysyxSoCFull asic chipMaster axi42tl r_size_lo", false,-1, 14,0);
        tracep->declBus(c+17200,"ysyxSoCFull asic chipMaster axi42tl r_size_hi", false,-1, 7,0);
        tracep->declBus(c+17201,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+17202,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_1", false,-1);
        tracep->declBus(c+17203,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+17204,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+17205,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_3", false,-1);
        tracep->declBus(c+17206,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+17207,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+17208,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_5", false,-1);
        tracep->declBit(c+17209,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_4", false,-1);
        tracep->declBus(c+17210,"ysyxSoCFull asic chipMaster axi42tl r_size", false,-1, 3,0);
        tracep->declBit(c+17211,"ysyxSoCFull asic chipMaster axi42tl r_ok", false,-1);
        tracep->declBus(c+17212,"ysyxSoCFull asic chipMaster axi42tl r_addr", false,-1, 31,0);
        tracep->declBus(c+1193,"ysyxSoCFull asic chipMaster axi42tl r_count_0", false,-1, 2,0);
        tracep->declBus(c+1194,"ysyxSoCFull asic chipMaster axi42tl r_count_1", false,-1, 2,0);
        tracep->declBus(c+14774,"ysyxSoCFull asic chipMaster axi42tl r_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+14775,"ysyxSoCFull asic chipMaster axi42tl r_id", false,-1, 3,0);
        tracep->declBus(c+17213,"ysyxSoCFull asic chipMaster axi42tl a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+17214,"ysyxSoCFull asic chipMaster axi42tl a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+17215,"ysyxSoCFull asic chipMaster axi42tl a_mask_size", false,-1);
        tracep->declBit(c+17216,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit", false,-1);
        tracep->declBit(c+17217,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit", false,-1);
        tracep->declBit(c+17218,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc", false,-1);
        tracep->declBit(c+17219,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_1", false,-1);
        tracep->declBit(c+17220,"ysyxSoCFull asic chipMaster axi42tl a_mask_size_1", false,-1);
        tracep->declBit(c+17221,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit_1", false,-1);
        tracep->declBit(c+17222,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit_1", false,-1);
        tracep->declBit(c+17223,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_2", false,-1);
        tracep->declBit(c+17224,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_2", false,-1);
        tracep->declBit(c+17225,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_3", false,-1);
        tracep->declBit(c+17226,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_3", false,-1);
        tracep->declBit(c+17227,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_4", false,-1);
        tracep->declBit(c+17228,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_4", false,-1);
        tracep->declBit(c+17229,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_5", false,-1);
        tracep->declBit(c+17230,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi42tl a_mask_size_2", false,-1);
        tracep->declBit(c+17231,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit_2", false,-1);
        tracep->declBit(c+17232,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit_2", false,-1);
        tracep->declBit(c+17233,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_6", false,-1);
        tracep->declBit(c+17234,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+17235,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_7", false,-1);
        tracep->declBit(c+17236,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+17237,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_8", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+17239,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_9", false,-1);
        tracep->declBit(c+17240,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+17241,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_10", false,-1);
        tracep->declBit(c+17242,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+17243,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_11", false,-1);
        tracep->declBit(c+17244,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+17245,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_12", false,-1);
        tracep->declBit(c+17246,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+17247,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_13", false,-1);
        tracep->declBit(c+17248,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+17249,"ysyxSoCFull asic chipMaster axi42tl a_mask", false,-1, 7,0);
        tracep->declBus(c+17250,"ysyxSoCFull asic chipMaster axi42tl r_sel", false,-1, 1,0);
        tracep->declBus(c+1195,"ysyxSoCFull asic chipMaster axi42tl beatsLeft", false,-1, 7,0);
        tracep->declBit(c+1196,"ysyxSoCFull asic chipMaster axi42tl idle", false,-1);
        tracep->declBit(c+17251,"ysyxSoCFull asic chipMaster axi42tl w_out_valid", false,-1);
        tracep->declBus(c+17252,"ysyxSoCFull asic chipMaster axi42tl readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+1197,"ysyxSoCFull asic chipMaster axi42tl readys_mask", false,-1, 1,0);
        tracep->declBus(c+14776,"ysyxSoCFull asic chipMaster axi42tl readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+17253,"ysyxSoCFull asic chipMaster axi42tl readys_filter", false,-1, 3,0);
        tracep->declBus(c+17254,"ysyxSoCFull asic chipMaster axi42tl readys_unready", false,-1, 3,0);
        tracep->declBus(c+17255,"ysyxSoCFull asic chipMaster axi42tl readys_readys", false,-1, 1,0);
        tracep->declBit(c+17256,"ysyxSoCFull asic chipMaster axi42tl readys_0", false,-1);
        tracep->declBit(c+1198,"ysyxSoCFull asic chipMaster axi42tl state_0", false,-1);
        tracep->declBit(c+17257,"ysyxSoCFull asic chipMaster axi42tl allowed_0", false,-1);
        tracep->declBit(c+17258,"ysyxSoCFull asic chipMaster axi42tl out_ready", false,-1);
        tracep->declBus(c+17259,"ysyxSoCFull asic chipMaster axi42tl w_size_lo", false,-1, 14,0);
        tracep->declBus(c+17260,"ysyxSoCFull asic chipMaster axi42tl w_size_hi", false,-1, 7,0);
        tracep->declBus(c+17261,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+17262,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_1", false,-1);
        tracep->declBus(c+17263,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+17264,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+17265,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_3", false,-1);
        tracep->declBus(c+17266,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+17267,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+17268,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_5", false,-1);
        tracep->declBit(c+17269,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_4", false,-1);
        tracep->declBus(c+17270,"ysyxSoCFull asic chipMaster axi42tl w_size", false,-1, 3,0);
        tracep->declBit(c+17271,"ysyxSoCFull asic chipMaster axi42tl w_ok", false,-1);
        tracep->declBus(c+17272,"ysyxSoCFull asic chipMaster axi42tl w_addr", false,-1, 31,0);
        tracep->declBus(c+1199,"ysyxSoCFull asic chipMaster axi42tl w_count_0", false,-1, 2,0);
        tracep->declBus(c+1200,"ysyxSoCFull asic chipMaster axi42tl w_count_1", false,-1, 2,0);
        tracep->declBus(c+14777,"ysyxSoCFull asic chipMaster axi42tl w_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+14778,"ysyxSoCFull asic chipMaster axi42tl w_id", false,-1, 3,0);
        tracep->declBit(c+17273,"ysyxSoCFull asic chipMaster axi42tl readys_1", false,-1);
        tracep->declBit(c+1201,"ysyxSoCFull asic chipMaster axi42tl state_1", false,-1);
        tracep->declBit(c+14779,"ysyxSoCFull asic chipMaster axi42tl allowed_1", false,-1);
        tracep->declBit(c+17274,"ysyxSoCFull asic chipMaster axi42tl out_1_ready", false,-1);
        tracep->declBit(c+17275,"ysyxSoCFull asic chipMaster axi42tl bundleIn_0_awready", false,-1);
        tracep->declBus(c+17276,"ysyxSoCFull asic chipMaster axi42tl w_sel", false,-1, 1,0);
        tracep->declBit(c+17277,"ysyxSoCFull asic chipMaster axi42tl latch", false,-1);
        tracep->declBit(c+17278,"ysyxSoCFull asic chipMaster axi42tl earlyWinner_0", false,-1);
        tracep->declBit(c+17279,"ysyxSoCFull asic chipMaster axi42tl earlyWinner_1", false,-1);
        tracep->declBit(c+17280,"ysyxSoCFull asic chipMaster axi42tl muxStateEarly_0", false,-1);
        tracep->declBit(c+17281,"ysyxSoCFull asic chipMaster axi42tl muxStateEarly_1", false,-1);
        tracep->declBit(c+14780,"ysyxSoCFull asic chipMaster axi42tl sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+17282,"ysyxSoCFull asic chipMaster axi42tl a_size", false,-1, 2,0);
        tracep->declBus(c+17283,"ysyxSoCFull asic chipMaster axi42tl a_1_size", false,-1, 2,0);
        tracep->declBit(c+17284,"ysyxSoCFull asic chipMaster axi42tl d_hasData", false,-1);
        tracep->declBit(c+1191,"ysyxSoCFull asic chipMaster axi42tl ok_rready", false,-1);
        tracep->declBit(c+1192,"ysyxSoCFull asic chipMaster axi42tl ok_bready", false,-1);
        tracep->declBit(c+14781,"ysyxSoCFull asic chipMaster axi42tl bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+17285,"ysyxSoCFull asic chipMaster axi42tl d_last_beats1_decode", false,-1, 2,0);
        tracep->declBus(c+17286,"ysyxSoCFull asic chipMaster axi42tl d_last_beats1", false,-1, 2,0);
        tracep->declBus(c+1202,"ysyxSoCFull asic chipMaster axi42tl d_last_counter", false,-1, 2,0);
        tracep->declBus(c+1203,"ysyxSoCFull asic chipMaster axi42tl d_last_counter1", false,-1, 2,0);
        tracep->declBit(c+1204,"ysyxSoCFull asic chipMaster axi42tl d_last_first", false,-1);
        tracep->declBus(c+1205,"ysyxSoCFull asic chipMaster axi42tl b_count_0", false,-1, 2,0);
        tracep->declBus(c+1206,"ysyxSoCFull asic chipMaster axi42tl b_count_1", false,-1, 2,0);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi42tl q_bid", false,-1);
        tracep->declBit(c+17287,"ysyxSoCFull asic chipMaster axi42tl b_allow", false,-1);
        tracep->declBus(c+17288,"ysyxSoCFull asic chipMaster axi42tl b_sel", false,-1, 1,0);
        tracep->declBit(c+17198,"ysyxSoCFull asic chipMaster axi42tl q_bvalid", false,-1);
        tracep->declBit(c+17289,"ysyxSoCFull asic chipMaster axi42tl bundleIn_0_bvalid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi42tl deq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi42tl deq reset", false,-1);
        tracep->declBit(c+1191,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_ready", false,-1);
        tracep->declBit(c+17191,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_valid", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_id", false,-1);
        tracep->declQuad(c+17109,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17193,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17194,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_last", false,-1);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_ready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_valid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_id", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17132,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1207+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_id", true,(i+0));}}
        tracep->declBit(c+1208,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14782,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+1209+i*2,"ysyxSoCFull asic chipMaster axi42tl deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+1211,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+17109,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14782,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1213+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+1214,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17193,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14782,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1215+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_last", true,(i+0));}}
        tracep->declBit(c+1216,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17194,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14782,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+1217,"ysyxSoCFull asic chipMaster axi42tl deq maybe_full", false,-1);
        tracep->declBit(c+1191,"ysyxSoCFull asic chipMaster axi42tl deq empty", false,-1);
        tracep->declBit(c+14782,"ysyxSoCFull asic chipMaster axi42tl deq do_enq", false,-1);
        tracep->declBit(c+14783,"ysyxSoCFull asic chipMaster axi42tl deq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi42tl q_bdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi42tl q_bdeq reset", false,-1);
        tracep->declBit(c+1192,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+17195,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_valid", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_bits_id", false,-1);
        tracep->declBus(c+17196,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17197,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+17198,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_valid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_bits_id", false,-1);
        tracep->declBus(c+17124,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1218+i*1,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id", true,(i+0));}}
        tracep->declBit(c+1219,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14784,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1220+i*1,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+1221,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17196,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14784,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+1222,"ysyxSoCFull asic chipMaster axi42tl q_bdeq maybe_full", false,-1);
        tracep->declBit(c+1192,"ysyxSoCFull asic chipMaster axi42tl q_bdeq empty", false,-1);
        tracep->declBit(c+14784,"ysyxSoCFull asic chipMaster axi42tl q_bdeq do_enq", false,-1);
        tracep->declBit(c+14785,"ysyxSoCFull asic chipMaster axi42tl q_bdeq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank reset", false,-1);
        tracep->declBit(c+17133,"ysyxSoCFull asic chipMaster axi4yank auto_in_awready", false,-1);
        tracep->declBit(c+17134,"ysyxSoCFull asic chipMaster axi4yank auto_in_awvalid", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull asic chipMaster axi4yank auto_in_awid", false,-1);
        tracep->declBus(c+17115,"ysyxSoCFull asic chipMaster axi4yank auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17116,"ysyxSoCFull asic chipMaster axi4yank auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17117,"ysyxSoCFull asic chipMaster axi4yank auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17135,"ysyxSoCFull asic chipMaster axi4yank auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17136,"ysyxSoCFull asic chipMaster axi4yank auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+17118,"ysyxSoCFull asic chipMaster axi4yank auto_in_wready", false,-1);
        tracep->declBit(c+17119,"ysyxSoCFull asic chipMaster axi4yank auto_in_wvalid", false,-1);
        tracep->declQuad(c+14758,"ysyxSoCFull asic chipMaster axi4yank auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+14760,"ysyxSoCFull asic chipMaster axi4yank auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17120,"ysyxSoCFull asic chipMaster axi4yank auto_in_wlast", false,-1);
        tracep->declBit(c+17121,"ysyxSoCFull asic chipMaster axi4yank auto_in_bready", false,-1);
        tracep->declBit(c+17122,"ysyxSoCFull asic chipMaster axi4yank auto_in_bvalid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi4yank auto_in_bid", false,-1);
        tracep->declBus(c+17124,"ysyxSoCFull asic chipMaster axi4yank auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+14761,"ysyxSoCFull asic chipMaster axi4yank auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17137,"ysyxSoCFull asic chipMaster axi4yank auto_in_becho_real_last", false,-1);
        tracep->declBit(c+17138,"ysyxSoCFull asic chipMaster axi4yank auto_in_arready", false,-1);
        tracep->declBit(c+17139,"ysyxSoCFull asic chipMaster axi4yank auto_in_arvalid", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull asic chipMaster axi4yank auto_in_arid", false,-1);
        tracep->declBus(c+17128,"ysyxSoCFull asic chipMaster axi4yank auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17129,"ysyxSoCFull asic chipMaster axi4yank auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17130,"ysyxSoCFull asic chipMaster axi4yank auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17140,"ysyxSoCFull asic chipMaster axi4yank auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17141,"ysyxSoCFull asic chipMaster axi4yank auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi4yank auto_in_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi4yank auto_in_rvalid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi4yank auto_in_rid", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi4yank auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi4yank auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+14762,"ysyxSoCFull asic chipMaster axi4yank auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+14763,"ysyxSoCFull asic chipMaster axi4yank auto_in_recho_real_last", false,-1);
        tracep->declBit(c+17132,"ysyxSoCFull asic chipMaster axi4yank auto_in_rlast", false,-1);
        tracep->declBit(c+17112,"ysyxSoCFull asic chipMaster axi4yank auto_out_awready", false,-1);
        tracep->declBit(c+17113,"ysyxSoCFull asic chipMaster axi4yank auto_out_awvalid", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull asic chipMaster axi4yank auto_out_awid", false,-1);
        tracep->declBus(c+17115,"ysyxSoCFull asic chipMaster axi4yank auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17116,"ysyxSoCFull asic chipMaster axi4yank auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17117,"ysyxSoCFull asic chipMaster axi4yank auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+17118,"ysyxSoCFull asic chipMaster axi4yank auto_out_wready", false,-1);
        tracep->declBit(c+17119,"ysyxSoCFull asic chipMaster axi4yank auto_out_wvalid", false,-1);
        tracep->declQuad(c+14758,"ysyxSoCFull asic chipMaster axi4yank auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+14760,"ysyxSoCFull asic chipMaster axi4yank auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17120,"ysyxSoCFull asic chipMaster axi4yank auto_out_wlast", false,-1);
        tracep->declBit(c+17121,"ysyxSoCFull asic chipMaster axi4yank auto_out_bready", false,-1);
        tracep->declBit(c+17122,"ysyxSoCFull asic chipMaster axi4yank auto_out_bvalid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi4yank auto_out_bid", false,-1);
        tracep->declBus(c+17124,"ysyxSoCFull asic chipMaster axi4yank auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+17125,"ysyxSoCFull asic chipMaster axi4yank auto_out_arready", false,-1);
        tracep->declBit(c+17126,"ysyxSoCFull asic chipMaster axi4yank auto_out_arvalid", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull asic chipMaster axi4yank auto_out_arid", false,-1);
        tracep->declBus(c+17128,"ysyxSoCFull asic chipMaster axi4yank auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17129,"ysyxSoCFull asic chipMaster axi4yank auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17130,"ysyxSoCFull asic chipMaster axi4yank auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi4yank auto_out_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi4yank auto_out_rvalid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi4yank auto_out_rid", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi4yank auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi4yank auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+17132,"ysyxSoCFull asic chipMaster axi4yank auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_reset", false,-1);
        tracep->declBit(c+1223,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+17140,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17141,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17291,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+17292,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+14786,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+14787,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+1224,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+17293,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+17140,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17141,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17294,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+17295,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+14788,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+14789,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+1225,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+17296,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+17135,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17136,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17297,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+17298,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+14790,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+14791,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+1226,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+17299,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+17135,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17136,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17300,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+17301,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+14792,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+14793,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+17302,"ysyxSoCFull asic chipMaster axi4yank arsel_0", false,-1);
        tracep->declBit(c+17303,"ysyxSoCFull asic chipMaster axi4yank arsel_1", false,-1);
        tracep->declBit(c+17304,"ysyxSoCFull asic chipMaster axi4yank rsel_0", false,-1);
        tracep->declBit(c+17305,"ysyxSoCFull asic chipMaster axi4yank rsel_1", false,-1);
        tracep->declBit(c+17306,"ysyxSoCFull asic chipMaster axi4yank awsel_0", false,-1);
        tracep->declBit(c+17307,"ysyxSoCFull asic chipMaster axi4yank awsel_1", false,-1);
        tracep->declBit(c+17308,"ysyxSoCFull asic chipMaster axi4yank bsel_0", false,-1);
        tracep->declBit(c+17309,"ysyxSoCFull asic chipMaster axi4yank bsel_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility reset", false,-1);
        tracep->declBit(c+1223,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+17140,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17141,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17291,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+17292,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+14786,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+14787,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1227+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+17140,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1233,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14794,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1234+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last", true,(i+0));}}
        tracep->declBit(c+1238,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+17141,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1233,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+14794,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1233,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1239,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+1240,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+1241,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility empty", false,-1);
        tracep->declBit(c+1242,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility full", false,-1);
        tracep->declBit(c+17310,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+17311,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+1224,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+17293,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+17140,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17141,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17294,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+17295,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+14788,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+14789,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1243+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1247,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1248,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+17140,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1249,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14795,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1250+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1254,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1248,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+17141,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1249,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+14795,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1249,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1248,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1255,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+1256,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+1257,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+1258,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+17312,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+17313,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+1225,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+17296,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+17135,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17136,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17297,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+17298,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+14790,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+14791,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1259+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1263,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1264,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+17135,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1265,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14796,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1266+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1270,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1264,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+17136,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1265,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+14796,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1265,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1264,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1271,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+1272,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+1273,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+1274,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+17314,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+17315,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+1226,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+17299,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+17135,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17136,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17300,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+17301,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+14792,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+14793,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1275+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1279,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1280,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+17135,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1281,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14797,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1282+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1286,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1280,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+17136,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1281,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+14797,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1281,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1280,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1287,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+1288,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+1289,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+1290,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+17316,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+17317,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4frag clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4frag reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster axi4frag auto_in_awvalid", false,-1);
        tracep->declBit(c+17142,"ysyxSoCFull asic chipMaster axi4frag auto_in_awid", false,-1);
        tracep->declBus(c+17029,"ysyxSoCFull asic chipMaster axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic chipMaster axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic chipMaster axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic chipMaster axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+17143,"ysyxSoCFull asic chipMaster axi4frag auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic chipMaster axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic chipMaster axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic chipMaster axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+17038,"ysyxSoCFull asic chipMaster axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+17039,"ysyxSoCFull asic chipMaster axi4frag auto_in_bvalid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi4frag auto_in_bid", false,-1);
        tracep->declBus(c+14747,"ysyxSoCFull asic chipMaster axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+14761,"ysyxSoCFull asic chipMaster axi4frag auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic chipMaster axi4frag auto_in_arvalid", false,-1);
        tracep->declBit(c+17144,"ysyxSoCFull asic chipMaster axi4frag auto_in_arid", false,-1);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic chipMaster axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic chipMaster axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+17145,"ysyxSoCFull asic chipMaster axi4frag auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi4frag auto_in_rvalid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi4frag auto_in_rid", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+14762,"ysyxSoCFull asic chipMaster axi4frag auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17048,"ysyxSoCFull asic chipMaster axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+17133,"ysyxSoCFull asic chipMaster axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+17134,"ysyxSoCFull asic chipMaster axi4frag auto_out_awvalid", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull asic chipMaster axi4frag auto_out_awid", false,-1);
        tracep->declBus(c+17115,"ysyxSoCFull asic chipMaster axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17116,"ysyxSoCFull asic chipMaster axi4frag auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17117,"ysyxSoCFull asic chipMaster axi4frag auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+17135,"ysyxSoCFull asic chipMaster axi4frag auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17136,"ysyxSoCFull asic chipMaster axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+17118,"ysyxSoCFull asic chipMaster axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+17119,"ysyxSoCFull asic chipMaster axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+14758,"ysyxSoCFull asic chipMaster axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+14760,"ysyxSoCFull asic chipMaster axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17120,"ysyxSoCFull asic chipMaster axi4frag auto_out_wlast", false,-1);
        tracep->declBit(c+17121,"ysyxSoCFull asic chipMaster axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+17122,"ysyxSoCFull asic chipMaster axi4frag auto_out_bvalid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi4frag auto_out_bid", false,-1);
        tracep->declBus(c+17124,"ysyxSoCFull asic chipMaster axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+14761,"ysyxSoCFull asic chipMaster axi4frag auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17137,"ysyxSoCFull asic chipMaster axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+17138,"ysyxSoCFull asic chipMaster axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+17139,"ysyxSoCFull asic chipMaster axi4frag auto_out_arvalid", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull asic chipMaster axi4frag auto_out_arid", false,-1);
        tracep->declBus(c+17128,"ysyxSoCFull asic chipMaster axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17129,"ysyxSoCFull asic chipMaster axi4frag auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17130,"ysyxSoCFull asic chipMaster axi4frag auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+17140,"ysyxSoCFull asic chipMaster axi4frag auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17141,"ysyxSoCFull asic chipMaster axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi4frag auto_out_rvalid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi4frag auto_out_rid", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+14762,"ysyxSoCFull asic chipMaster axi4frag auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+14763,"ysyxSoCFull asic chipMaster axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+17132,"ysyxSoCFull asic chipMaster axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4frag deq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4frag deq_reset", false,-1);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_valid", false,-1);
        tracep->declBit(c+17144,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_id", false,-1);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17145,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17318,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+17139,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_valid", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_id", false,-1);
        tracep->declBus(c+17319,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17320,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17130,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17321,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17140,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBit(c+17142,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_id", false,-1);
        tracep->declBus(c+17029,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17143,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17322,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+17323,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_id", false,-1);
        tracep->declBus(c+17324,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17325,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17117,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17326,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17135,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+17327,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+17328,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+14758,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+14760,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+14798,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+1291,"ysyxSoCFull asic chipMaster axi4frag busy", false,-1);
        tracep->declBus(c+1292,"ysyxSoCFull asic chipMaster axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+1293,"ysyxSoCFull asic chipMaster axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+17320,"ysyxSoCFull asic chipMaster axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+17329,"ysyxSoCFull asic chipMaster axi4frag len", false,-1, 7,0);
        tracep->declBus(c+17319,"ysyxSoCFull asic chipMaster axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17330,"ysyxSoCFull asic chipMaster axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+17331,"ysyxSoCFull asic chipMaster axi4frag alignment", false,-1, 7,0);
        tracep->declBus(c+17332,"ysyxSoCFull asic chipMaster axi4frag fillLow", false,-1, 6,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic chipMaster axi4frag wipeHigh", false,-1, 7,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic chipMaster axi4frag remain1", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic chipMaster axi4frag align1", false,-1, 7,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic chipMaster axi4frag maxSupported1", false,-1, 7,0);
        tracep->declBus(c+17321,"ysyxSoCFull asic chipMaster axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster axi4frag fixed", false,-1);
        tracep->declBus(c+17130,"ysyxSoCFull asic chipMaster axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBit(c+17338,"ysyxSoCFull asic chipMaster axi4frag narrow", false,-1);
        tracep->declBit(c+17339,"ysyxSoCFull asic chipMaster axi4frag bad", false,-1);
        tracep->declBus(c+17340,"ysyxSoCFull asic chipMaster axi4frag beats_lo", false,-1, 7,0);
        tracep->declBus(c+17341,"ysyxSoCFull asic chipMaster axi4frag beats", false,-1, 8,0);
        tracep->declBus(c+17342,"ysyxSoCFull asic chipMaster axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+17343,"ysyxSoCFull asic chipMaster axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster axi4frag ar_last", false,-1);
        tracep->declBit(c+17139,"ysyxSoCFull asic chipMaster axi4frag irr_valid", false,-1);
        tracep->declBit(c+1294,"ysyxSoCFull asic chipMaster axi4frag busy_1", false,-1);
        tracep->declBus(c+1295,"ysyxSoCFull asic chipMaster axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+1296,"ysyxSoCFull asic chipMaster axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+17325,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+17345,"ysyxSoCFull asic chipMaster axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+17324,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic chipMaster axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster axi4frag alignment_1", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster axi4frag fillLow_1", false,-1, 6,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster axi4frag wipeHigh_1", false,-1, 7,0);
        tracep->declBus(c+17350,"ysyxSoCFull asic chipMaster axi4frag remain1_1", false,-1, 7,0);
        tracep->declBus(c+17351,"ysyxSoCFull asic chipMaster axi4frag align1_1", false,-1, 7,0);
        tracep->declBus(c+17352,"ysyxSoCFull asic chipMaster axi4frag maxSupported1_1", false,-1, 7,0);
        tracep->declBus(c+17326,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+17353,"ysyxSoCFull asic chipMaster axi4frag fixed_1", false,-1);
        tracep->declBus(c+17117,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+17354,"ysyxSoCFull asic chipMaster axi4frag narrow_1", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull asic chipMaster axi4frag bad_1", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster axi4frag beats_lo_1", false,-1, 7,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster axi4frag w_beats", false,-1, 8,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+17360,"ysyxSoCFull asic chipMaster axi4frag aw_last", false,-1);
        tracep->declBus(c+1297,"ysyxSoCFull asic chipMaster axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+1298,"ysyxSoCFull asic chipMaster axi4frag w_idle", false,-1);
        tracep->declBit(c+1299,"ysyxSoCFull asic chipMaster axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+17361,"ysyxSoCFull asic chipMaster axi4frag in_awready", false,-1);
        tracep->declBit(c+17323,"ysyxSoCFull asic chipMaster axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+17362,"ysyxSoCFull asic chipMaster axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+14799,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+17363,"ysyxSoCFull asic chipMaster axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+17120,"ysyxSoCFull asic chipMaster axi4frag w_last", false,-1);
        tracep->declBit(c+17328,"ysyxSoCFull asic chipMaster axi4frag in_wvalid", false,-1);
        tracep->declBit(c+14800,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+14798,"ysyxSoCFull asic chipMaster axi4frag in_wlast", false,-1);
        tracep->declBit(c+17364,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+1300,"ysyxSoCFull asic chipMaster axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+1301,"ysyxSoCFull asic chipMaster axi4frag error_1", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4frag deq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4frag deq reset", false,-1);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_valid", false,-1);
        tracep->declBit(c+17144,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_id", false,-1);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17145,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17318,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+17139,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_valid", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_id", false,-1);
        tracep->declBus(c+17319,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17320,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17130,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17321,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17140,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1302+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_id", true,(i+0));}}
        tracep->declBit(c+1303,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17144,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14801,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1304+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+1305,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+14801,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1306+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+1307,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17043,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+14801,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1308+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1309,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+14801,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1310+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+1311,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17045,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+14801,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1312+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1313,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17145,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14801,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+1314,"ysyxSoCFull asic chipMaster axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4frag deq empty", false,-1);
        tracep->declBit(c+14801,"ysyxSoCFull asic chipMaster axi4frag deq do_enq", false,-1);
        tracep->declBit(c+14802,"ysyxSoCFull asic chipMaster axi4frag deq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBit(c+17142,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_id", false,-1);
        tracep->declBus(c+17029,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17143,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17322,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+17323,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_id", false,-1);
        tracep->declBus(c+17324,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17325,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17117,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17326,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17135,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1315+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id", true,(i+0));}}
        tracep->declBit(c+1316,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17142,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14803,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1317+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+1318,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17029,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+14803,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1319+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+1320,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17030,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+14803,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1321+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1322,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17031,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+14803,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1323+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+1324,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17032,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+14803,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1325+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1326,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17143,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+14803,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+1327,"ysyxSoCFull asic chipMaster axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+14803,"ysyxSoCFull asic chipMaster axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+14804,"ysyxSoCFull asic chipMaster axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+17327,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+17328,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+14758,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+14760,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+14798,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+1328+i*2,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+1330,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14805,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1332+i*1,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+1333,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17036,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+14805,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1334+i*1,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+1335,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14805,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+1336,"ysyxSoCFull asic chipMaster axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+14805,"ysyxSoCFull asic chipMaster axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+14806,"ysyxSoCFull asic chipMaster axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index auto_in_awready", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster axi4index auto_in_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic chipMaster axi4index auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17029,"ysyxSoCFull asic chipMaster axi4index auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic chipMaster axi4index auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic chipMaster axi4index auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic chipMaster axi4index auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index auto_in_wready", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic chipMaster axi4index auto_in_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic chipMaster axi4index auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic chipMaster axi4index auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster axi4index auto_in_wlast", false,-1);
        tracep->declBit(c+17038,"ysyxSoCFull asic chipMaster axi4index auto_in_bready", false,-1);
        tracep->declBit(c+17039,"ysyxSoCFull asic chipMaster axi4index auto_in_bvalid", false,-1);
        tracep->declBus(c+14746,"ysyxSoCFull asic chipMaster axi4index auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+14747,"ysyxSoCFull asic chipMaster axi4index auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4index auto_in_arready", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic chipMaster axi4index auto_in_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic chipMaster axi4index auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster axi4index auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic chipMaster axi4index auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster axi4index auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic chipMaster axi4index auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi4index auto_in_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi4index auto_in_rvalid", false,-1);
        tracep->declBus(c+14748,"ysyxSoCFull asic chipMaster axi4index auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi4index auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi4index auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17048,"ysyxSoCFull asic chipMaster axi4index auto_in_rlast", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index auto_out_awready", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster axi4index auto_out_awvalid", false,-1);
        tracep->declBit(c+17142,"ysyxSoCFull asic chipMaster axi4index auto_out_awid", false,-1);
        tracep->declBus(c+17029,"ysyxSoCFull asic chipMaster axi4index auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic chipMaster axi4index auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic chipMaster axi4index auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic chipMaster axi4index auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+17143,"ysyxSoCFull asic chipMaster axi4index auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index auto_out_wready", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic chipMaster axi4index auto_out_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic chipMaster axi4index auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic chipMaster axi4index auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster axi4index auto_out_wlast", false,-1);
        tracep->declBit(c+17038,"ysyxSoCFull asic chipMaster axi4index auto_out_bready", false,-1);
        tracep->declBit(c+17039,"ysyxSoCFull asic chipMaster axi4index auto_out_bvalid", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull asic chipMaster axi4index auto_out_bid", false,-1);
        tracep->declBus(c+14747,"ysyxSoCFull asic chipMaster axi4index auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+14761,"ysyxSoCFull asic chipMaster axi4index auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4index auto_out_arready", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic chipMaster axi4index auto_out_arvalid", false,-1);
        tracep->declBit(c+17144,"ysyxSoCFull asic chipMaster axi4index auto_out_arid", false,-1);
        tracep->declBus(c+17042,"ysyxSoCFull asic chipMaster axi4index auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic chipMaster axi4index auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster axi4index auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic chipMaster axi4index auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+17145,"ysyxSoCFull asic chipMaster axi4index auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster axi4index auto_out_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic chipMaster axi4index auto_out_rvalid", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull asic chipMaster axi4index auto_out_rid", false,-1);
        tracep->declQuad(c+14749,"ysyxSoCFull asic chipMaster axi4index auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic chipMaster axi4index auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+14762,"ysyxSoCFull asic chipMaster axi4index auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17048,"ysyxSoCFull asic chipMaster axi4index auto_out_rlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awready", false,-1);
        tracep->declBit(c+15037,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+17918,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wready", false,-1);
        tracep->declBit(c+15041,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+15042,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15044,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15045,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arready", false,-1);
        tracep->declBit(c+15046,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+17918,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awready", false,-1);
        tracep->declBit(c+15037,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+17914,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wready", false,-1);
        tracep->declBit(c+15041,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15042,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15044,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15045,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arready", false,-1);
        tracep->declBit(c+15046,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+17914,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15038,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15039,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+17915,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17916,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17917,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+174,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster err clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster err reset", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster err auto_in_a_ready", false,-1);
        tracep->declBit(c+17919,"ysyxSoCFull asic chipMaster err auto_in_a_valid", false,-1);
        tracep->declBus(c+17920,"ysyxSoCFull asic chipMaster err auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15049,"ysyxSoCFull asic chipMaster err auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17921,"ysyxSoCFull asic chipMaster err auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17922,"ysyxSoCFull asic chipMaster err auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17923,"ysyxSoCFull asic chipMaster err auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17924,"ysyxSoCFull asic chipMaster err auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster err auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster err auto_in_c_ready", false,-1);
        tracep->declBit(c+16159,"ysyxSoCFull asic chipMaster err auto_in_c_valid", false,-1);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster err auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster err auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+185,"ysyxSoCFull asic chipMaster err auto_in_d_ready", false,-1);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster err auto_in_d_valid", false,-1);
        tracep->declBus(c+129,"ysyxSoCFull asic chipMaster err auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster err auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster err auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster err auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+133,"ysyxSoCFull asic chipMaster err auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+187,"ysyxSoCFull asic chipMaster err auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic chipMaster err auto_in_e_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster err monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster err monitor_reset", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster err monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17919,"ysyxSoCFull asic chipMaster err monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17920,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15049,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17921,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17922,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17923,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17924,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster err monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16159,"ysyxSoCFull asic chipMaster err monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+185,"ysyxSoCFull asic chipMaster err monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1337,"ysyxSoCFull asic chipMaster err monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1338,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1339,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1340,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1341,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1342,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1343,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic chipMaster err monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster err a_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster err a_reset", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster err a_io_enq_ready", false,-1);
        tracep->declBit(c+17919,"ysyxSoCFull asic chipMaster err a_io_enq_valid", false,-1);
        tracep->declBus(c+17920,"ysyxSoCFull asic chipMaster err a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17921,"ysyxSoCFull asic chipMaster err a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17922,"ysyxSoCFull asic chipMaster err a_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1344,"ysyxSoCFull asic chipMaster err a_io_deq_ready", false,-1);
        tracep->declBit(c+1345,"ysyxSoCFull asic chipMaster err a_io_deq_valid", false,-1);
        tracep->declBus(c+1346,"ysyxSoCFull asic chipMaster err a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1347,"ysyxSoCFull asic chipMaster err a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1348,"ysyxSoCFull asic chipMaster err a_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster err c_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster err c_reset", false,-1);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster err c_io_enq_ready", false,-1);
        tracep->declBit(c+16159,"ysyxSoCFull asic chipMaster err c_io_enq_valid", false,-1);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster err c_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err c_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err c_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err c_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1349,"ysyxSoCFull asic chipMaster err c_io_deq_ready", false,-1);
        tracep->declBit(c+1350,"ysyxSoCFull asic chipMaster err c_io_deq_valid", false,-1);
        tracep->declBus(c+1351,"ysyxSoCFull asic chipMaster err c_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1352,"ysyxSoCFull asic chipMaster err c_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1353,"ysyxSoCFull asic chipMaster err c_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1354,"ysyxSoCFull asic chipMaster err c_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1355,"ysyxSoCFull asic chipMaster err idle", false,-1);
        tracep->declBus(c+1356,"ysyxSoCFull asic chipMaster err a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1357,"ysyxSoCFull asic chipMaster err a_last_beats1_opdata", false,-1);
        tracep->declBus(c+1358,"ysyxSoCFull asic chipMaster err a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+1359,"ysyxSoCFull asic chipMaster err a_last_counter", false,-1, 3,0);
        tracep->declBus(c+1360,"ysyxSoCFull asic chipMaster err a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+1361,"ysyxSoCFull asic chipMaster err a_last_first", false,-1);
        tracep->declBit(c+1362,"ysyxSoCFull asic chipMaster err a_last", false,-1);
        tracep->declBus(c+1363,"ysyxSoCFull asic chipMaster err beatsLeft", false,-1, 3,0);
        tracep->declBit(c+1364,"ysyxSoCFull asic chipMaster err idle_1", false,-1);
        tracep->declBit(c+1365,"ysyxSoCFull asic chipMaster err da_valid", false,-1);
        tracep->declBus(c+1366,"ysyxSoCFull asic chipMaster err c_last_counter", false,-1, 3,0);
        tracep->declBit(c+1367,"ysyxSoCFull asic chipMaster err c_last_beats1_opdata", false,-1);
        tracep->declBus(c+1368,"ysyxSoCFull asic chipMaster err c_last_beats1_decode", false,-1, 3,0);
        tracep->declBus(c+1369,"ysyxSoCFull asic chipMaster err c_last_beats1", false,-1, 3,0);
        tracep->declBit(c+1370,"ysyxSoCFull asic chipMaster err c_last", false,-1);
        tracep->declBit(c+1371,"ysyxSoCFull asic chipMaster err dc_valid", false,-1);
        tracep->declBit(c+1372,"ysyxSoCFull asic chipMaster err readys_1", false,-1);
        tracep->declBit(c+1373,"ysyxSoCFull asic chipMaster err state_1", false,-1);
        tracep->declBit(c+1374,"ysyxSoCFull asic chipMaster err allowed_1", false,-1);
        tracep->declBit(c+1375,"ysyxSoCFull asic chipMaster err out_1_ready", false,-1);
        tracep->declBus(c+1347,"ysyxSoCFull asic chipMaster err da_bits_size", false,-1, 2,0);
        tracep->declBus(c+1356,"ysyxSoCFull asic chipMaster err beats1_decode", false,-1, 3,0);
        tracep->declBus(c+1376,"ysyxSoCFull asic chipMaster err da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1377,"ysyxSoCFull asic chipMaster err beats1_opdata", false,-1);
        tracep->declBus(c+1378,"ysyxSoCFull asic chipMaster err beats1", false,-1, 3,0);
        tracep->declBus(c+1379,"ysyxSoCFull asic chipMaster err counter", false,-1, 3,0);
        tracep->declBus(c+1380,"ysyxSoCFull asic chipMaster err counter1", false,-1, 3,0);
        tracep->declBit(c+1381,"ysyxSoCFull asic chipMaster err da_first", false,-1);
        tracep->declBit(c+1382,"ysyxSoCFull asic chipMaster err da_last", false,-1);
        tracep->declBus(c+1383,"ysyxSoCFull asic chipMaster err c_last_counter1", false,-1, 3,0);
        tracep->declBit(c+1384,"ysyxSoCFull asic chipMaster err c_last_first", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster err readys_0", false,-1);
        tracep->declBit(c+1385,"ysyxSoCFull asic chipMaster err state_0", false,-1);
        tracep->declBit(c+1386,"ysyxSoCFull asic chipMaster err allowed_0", false,-1);
        tracep->declBit(c+1387,"ysyxSoCFull asic chipMaster err out_ready", false,-1);
        tracep->declBus(c+1353,"ysyxSoCFull asic chipMaster err dc_bits_size", false,-1, 2,0);
        tracep->declBus(c+1388,"ysyxSoCFull asic chipMaster err dc_bits_param", false,-1, 1,0);
        tracep->declBit(c+1389,"ysyxSoCFull asic chipMaster err latch", false,-1);
        tracep->declBit(c+1371,"ysyxSoCFull asic chipMaster err earlyWinner_0", false,-1);
        tracep->declBit(c+1390,"ysyxSoCFull asic chipMaster err earlyWinner_1", false,-1);
        tracep->declBit(c+1391,"ysyxSoCFull asic chipMaster err muxStateEarly_0", false,-1);
        tracep->declBit(c+1392,"ysyxSoCFull asic chipMaster err muxStateEarly_1", false,-1);
        tracep->declBit(c+1393,"ysyxSoCFull asic chipMaster err sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+1354,"ysyxSoCFull asic chipMaster err dc_bits_source", false,-1, 6,0);
        tracep->declBus(c+1348,"ysyxSoCFull asic chipMaster err da_bits_source", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster err monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster err monitor reset", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster err monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17919,"ysyxSoCFull asic chipMaster err monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17920,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15049,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17921,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17922,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17923,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17924,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster err monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16159,"ysyxSoCFull asic chipMaster err monitor io_in_c_valid", false,-1);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+185,"ysyxSoCFull asic chipMaster err monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1337,"ysyxSoCFull asic chipMaster err monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1338,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1339,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1340,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1341,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1342,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1343,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic chipMaster err monitor io_in_e_valid", false,-1);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+17998,"ysyxSoCFull asic chipMaster err monitor source_ok", false,-1);
        tracep->declBus(c+17999,"ysyxSoCFull asic chipMaster err monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18000,"ysyxSoCFull asic chipMaster err monitor is_aligned", false,-1);
        tracep->declBit(c+18001,"ysyxSoCFull asic chipMaster err monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18002,"ysyxSoCFull asic chipMaster err monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18003,"ysyxSoCFull asic chipMaster err monitor mask_size", false,-1);
        tracep->declBit(c+18004,"ysyxSoCFull asic chipMaster err monitor mask_bit", false,-1);
        tracep->declBit(c+18005,"ysyxSoCFull asic chipMaster err monitor mask_nbit", false,-1);
        tracep->declBit(c+18006,"ysyxSoCFull asic chipMaster err monitor mask_acc", false,-1);
        tracep->declBit(c+18007,"ysyxSoCFull asic chipMaster err monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster err monitor mask_size_1", false,-1);
        tracep->declBit(c+18008,"ysyxSoCFull asic chipMaster err monitor mask_bit_1", false,-1);
        tracep->declBit(c+18009,"ysyxSoCFull asic chipMaster err monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18010,"ysyxSoCFull asic chipMaster err monitor mask_eq_2", false,-1);
        tracep->declBit(c+18011,"ysyxSoCFull asic chipMaster err monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18012,"ysyxSoCFull asic chipMaster err monitor mask_eq_3", false,-1);
        tracep->declBit(c+18013,"ysyxSoCFull asic chipMaster err monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18014,"ysyxSoCFull asic chipMaster err monitor mask_eq_4", false,-1);
        tracep->declBit(c+18015,"ysyxSoCFull asic chipMaster err monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18016,"ysyxSoCFull asic chipMaster err monitor mask_eq_5", false,-1);
        tracep->declBit(c+18017,"ysyxSoCFull asic chipMaster err monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18018,"ysyxSoCFull asic chipMaster err monitor mask", false,-1, 3,0);
        tracep->declBit(c+1394,"ysyxSoCFull asic chipMaster err monitor source_ok_1", false,-1);
        tracep->declBit(c+1395,"ysyxSoCFull asic chipMaster err monitor source_ok_2", false,-1);
        tracep->declBus(c+1396,"ysyxSoCFull asic chipMaster err monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+1397,"ysyxSoCFull asic chipMaster err monitor is_aligned_2", false,-1);
        tracep->declBus(c+18019,"ysyxSoCFull asic chipMaster err monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18020,"ysyxSoCFull asic chipMaster err monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+1398,"ysyxSoCFull asic chipMaster err monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+1399,"ysyxSoCFull asic chipMaster err monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1400,"ysyxSoCFull asic chipMaster err monitor a_first", false,-1);
        tracep->declBus(c+1401,"ysyxSoCFull asic chipMaster err monitor opcode", false,-1, 2,0);
        tracep->declBus(c+1402,"ysyxSoCFull asic chipMaster err monitor param", false,-1, 2,0);
        tracep->declBus(c+1403,"ysyxSoCFull asic chipMaster err monitor size", false,-1, 2,0);
        tracep->declBus(c+1404,"ysyxSoCFull asic chipMaster err monitor source", false,-1, 6,0);
        tracep->declBus(c+1405,"ysyxSoCFull asic chipMaster err monitor address", false,-1, 12,0);
        tracep->declBus(c+1406,"ysyxSoCFull asic chipMaster err monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1407,"ysyxSoCFull asic chipMaster err monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1408,"ysyxSoCFull asic chipMaster err monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+1409,"ysyxSoCFull asic chipMaster err monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1410,"ysyxSoCFull asic chipMaster err monitor d_first", false,-1);
        tracep->declBus(c+1411,"ysyxSoCFull asic chipMaster err monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+1412,"ysyxSoCFull asic chipMaster err monitor param_1", false,-1, 1,0);
        tracep->declBus(c+1413,"ysyxSoCFull asic chipMaster err monitor size_1", false,-1, 2,0);
        tracep->declBus(c+1414,"ysyxSoCFull asic chipMaster err monitor source_1", false,-1, 6,0);
        tracep->declBit(c+1415,"ysyxSoCFull asic chipMaster err monitor denied", false,-1);
        tracep->declBus(c+1416,"ysyxSoCFull asic chipMaster err monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1417,"ysyxSoCFull asic chipMaster err monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+1418,"ysyxSoCFull asic chipMaster err monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+1419,"ysyxSoCFull asic chipMaster err monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1420,"ysyxSoCFull asic chipMaster err monitor c_first", false,-1);
        tracep->declBus(c+1421,"ysyxSoCFull asic chipMaster err monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+1422,"ysyxSoCFull asic chipMaster err monitor param_3", false,-1, 2,0);
        tracep->declBus(c+1423,"ysyxSoCFull asic chipMaster err monitor size_3", false,-1, 2,0);
        tracep->declBus(c+1424,"ysyxSoCFull asic chipMaster err monitor source_3", false,-1, 6,0);
        tracep->declBus(c+1425,"ysyxSoCFull asic chipMaster err monitor address_2", false,-1, 12,0);
        tracep->declArray(c+1426,"ysyxSoCFull asic chipMaster err monitor inflight", false,-1, 127,0);
        tracep->declArray(c+1430,"ysyxSoCFull asic chipMaster err monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+1446,"ysyxSoCFull asic chipMaster err monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+1462,"ysyxSoCFull asic chipMaster err monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1463,"ysyxSoCFull asic chipMaster err monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1464,"ysyxSoCFull asic chipMaster err monitor a_first_1", false,-1);
        tracep->declBus(c+1465,"ysyxSoCFull asic chipMaster err monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1466,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1467,"ysyxSoCFull asic chipMaster err monitor d_first_1", false,-1);
        tracep->declArray(c+18021,"ysyxSoCFull asic chipMaster err monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15144,"ysyxSoCFull asic chipMaster err monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15145,"ysyxSoCFull asic chipMaster err monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15146,"ysyxSoCFull asic chipMaster err monitor a_set", false,-1, 127,0);
        tracep->declArray(c+1468,"ysyxSoCFull asic chipMaster err monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+1472,"ysyxSoCFull asic chipMaster err monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15150,"ysyxSoCFull asic chipMaster err monitor same_cycle_resp", false,-1);
        tracep->declBus(c+1476,"ysyxSoCFull asic chipMaster err monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+1477,"ysyxSoCFull asic chipMaster err monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15151,"ysyxSoCFull asic chipMaster err monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+1478,"ysyxSoCFull asic chipMaster err monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15167,"ysyxSoCFull asic chipMaster err monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+1494,"ysyxSoCFull asic chipMaster err monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+1495,"ysyxSoCFull asic chipMaster err monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+1499,"ysyxSoCFull asic chipMaster err monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+1515,"ysyxSoCFull asic chipMaster err monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1516,"ysyxSoCFull asic chipMaster err monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1517,"ysyxSoCFull asic chipMaster err monitor c_first_1", false,-1);
        tracep->declBus(c+1518,"ysyxSoCFull asic chipMaster err monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+1519,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+1520,"ysyxSoCFull asic chipMaster err monitor d_first_2", false,-1);
        tracep->declArray(c+14302,"ysyxSoCFull asic chipMaster err monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14306,"ysyxSoCFull asic chipMaster err monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14307,"ysyxSoCFull asic chipMaster err monitor c_set", false,-1, 127,0);
        tracep->declArray(c+1521,"ysyxSoCFull asic chipMaster err monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+1525,"ysyxSoCFull asic chipMaster err monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14311,"ysyxSoCFull asic chipMaster err monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+1529,"ysyxSoCFull asic chipMaster err monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+1530,"ysyxSoCFull asic chipMaster err monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14312,"ysyxSoCFull asic chipMaster err monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+1546,"ysyxSoCFull asic chipMaster err monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+1547,"ysyxSoCFull asic chipMaster err monitor inflight_2", false,-1);
        tracep->declBus(c+1548,"ysyxSoCFull asic chipMaster err monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+1549,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+1550,"ysyxSoCFull asic chipMaster err monitor d_first_3", false,-1);
        tracep->declBit(c+1551,"ysyxSoCFull asic chipMaster err monitor d_set", false,-1);
        tracep->declBit(c+16177,"ysyxSoCFull asic chipMaster err monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster err monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster err monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster err monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster err a clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster err a reset", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster err a io_enq_ready", false,-1);
        tracep->declBit(c+17919,"ysyxSoCFull asic chipMaster err a io_enq_valid", false,-1);
        tracep->declBus(c+17920,"ysyxSoCFull asic chipMaster err a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17921,"ysyxSoCFull asic chipMaster err a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17922,"ysyxSoCFull asic chipMaster err a io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1344,"ysyxSoCFull asic chipMaster err a io_deq_ready", false,-1);
        tracep->declBit(c+1345,"ysyxSoCFull asic chipMaster err a io_deq_valid", false,-1);
        tracep->declBus(c+1346,"ysyxSoCFull asic chipMaster err a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1347,"ysyxSoCFull asic chipMaster err a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1348,"ysyxSoCFull asic chipMaster err a io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1552+i*1,"ysyxSoCFull asic chipMaster err a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+1346,"ysyxSoCFull asic chipMaster err a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17920,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+15183,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1553+i*1,"ysyxSoCFull asic chipMaster err a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1347,"ysyxSoCFull asic chipMaster err a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17921,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15183,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1554+i*1,"ysyxSoCFull asic chipMaster err a ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+1348,"ysyxSoCFull asic chipMaster err a ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17922,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+15183,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+1345,"ysyxSoCFull asic chipMaster err a maybe_full", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster err a empty", false,-1);
        tracep->declBit(c+18025,"ysyxSoCFull asic chipMaster err a do_enq", false,-1);
        tracep->declBit(c+1555,"ysyxSoCFull asic chipMaster err a do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster err c clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster err c reset", false,-1);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster err c io_enq_ready", false,-1);
        tracep->declBit(c+16159,"ysyxSoCFull asic chipMaster err c io_enq_valid", false,-1);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster err c io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err c io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err c io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err c io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1349,"ysyxSoCFull asic chipMaster err c io_deq_ready", false,-1);
        tracep->declBit(c+1350,"ysyxSoCFull asic chipMaster err c io_deq_valid", false,-1);
        tracep->declBus(c+1351,"ysyxSoCFull asic chipMaster err c io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1352,"ysyxSoCFull asic chipMaster err c io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1353,"ysyxSoCFull asic chipMaster err c io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1354,"ysyxSoCFull asic chipMaster err c io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1556+i*1,"ysyxSoCFull asic chipMaster err c ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+1351,"ysyxSoCFull asic chipMaster err c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+14328,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1557+i*1,"ysyxSoCFull asic chipMaster err c ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+1352,"ysyxSoCFull asic chipMaster err c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err c ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+14328,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1558+i*1,"ysyxSoCFull asic chipMaster err c ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1353,"ysyxSoCFull asic chipMaster err c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err c ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+14328,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1559+i*1,"ysyxSoCFull asic chipMaster err c ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+1354,"ysyxSoCFull asic chipMaster err c ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err c ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+14328,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_en", false,-1);
        tracep->declBit(c+1350,"ysyxSoCFull asic chipMaster err c maybe_full", false,-1);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster err c empty", false,-1);
        tracep->declBit(c+16178,"ysyxSoCFull asic chipMaster err c do_enq", false,-1);
        tracep->declBit(c+1560,"ysyxSoCFull asic chipMaster err c do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster atomics clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster atomics reset", false,-1);
        tracep->declBit(c+17925,"ysyxSoCFull asic chipMaster atomics auto_in_a_ready", false,-1);
        tracep->declBit(c+17926,"ysyxSoCFull asic chipMaster atomics auto_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+194,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster atomics auto_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster atomics auto_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster atomics auto_in_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster atomics auto_in_d_valid", false,-1);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster atomics auto_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster atomics auto_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster atomics auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17897,"ysyxSoCFull asic chipMaster atomics auto_out_a_ready", false,-1);
        tracep->declBit(c+17898,"ysyxSoCFull asic chipMaster atomics auto_out_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17903,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17905,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster atomics auto_out_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster atomics auto_out_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+115,"ysyxSoCFull asic chipMaster atomics auto_out_d_ready", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic chipMaster atomics auto_out_d_valid", false,-1);
        tracep->declBus(c+117,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+121,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+122,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster atomics auto_out_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster atomics auto_out_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster atomics auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster atomics monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster atomics monitor_reset", false,-1);
        tracep->declBit(c+18026,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17926,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1561,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1562,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1563,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1564,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+1565,"ysyxSoCFull asic chipMaster atomics cam_s_0_state", false,-1, 1,0);
        tracep->declBus(c+1566,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1567,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_param", false,-1, 2,0);
        tracep->declBus(c+1568,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_size", false,-1, 2,0);
        tracep->declBus(c+1569,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_source", false,-1, 6,0);
        tracep->declBus(c+1570,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_address", false,-1, 31,0);
        tracep->declBus(c+1571,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1572,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_data", false,-1, 63,0);
        tracep->declBit(c+1574,"ysyxSoCFull asic chipMaster atomics cam_a_0_fifoId", false,-1);
        tracep->declBus(c+1575,"ysyxSoCFull asic chipMaster atomics cam_a_0_lut", false,-1, 3,0);
        tracep->declQuad(c+1576,"ysyxSoCFull asic chipMaster atomics cam_d_0_data", false,-1, 63,0);
        tracep->declBit(c+1578,"ysyxSoCFull asic chipMaster atomics cam_d_0_denied", false,-1);
        tracep->declBit(c+1579,"ysyxSoCFull asic chipMaster atomics cam_d_0_corrupt", false,-1);
        tracep->declBit(c+1580,"ysyxSoCFull asic chipMaster atomics cam_free_0", false,-1);
        tracep->declBit(c+1581,"ysyxSoCFull asic chipMaster atomics cam_amo_0", false,-1);
        tracep->declBit(c+1582,"ysyxSoCFull asic chipMaster atomics cam_abusy_0", false,-1);
        tracep->declBit(c+1583,"ysyxSoCFull asic chipMaster atomics cam_dmatch_0", false,-1);
        tracep->declBit(c+1584,"ysyxSoCFull asic chipMaster atomics a_isLogical", false,-1);
        tracep->declBit(c+1585,"ysyxSoCFull asic chipMaster atomics a_isArithmetic", false,-1);
        tracep->declBit(c+1586,"ysyxSoCFull asic chipMaster atomics a_isSupported", false,-1);
        tracep->declBit(c+1587,"ysyxSoCFull asic chipMaster atomics a_cam_busy", false,-1);
        tracep->declBit(c+1588,"ysyxSoCFull asic chipMaster atomics indexes_hi", false,-1);
        tracep->declBit(c+1589,"ysyxSoCFull asic chipMaster atomics indexes_lo", false,-1);
        tracep->declBus(c+1590,"ysyxSoCFull asic chipMaster atomics indexes_0", false,-1, 1,0);
        tracep->declBit(c+1591,"ysyxSoCFull asic chipMaster atomics indexes_hi_1", false,-1);
        tracep->declBit(c+1592,"ysyxSoCFull asic chipMaster atomics indexes_lo_1", false,-1);
        tracep->declBus(c+1593,"ysyxSoCFull asic chipMaster atomics indexes_1", false,-1, 1,0);
        tracep->declBit(c+1594,"ysyxSoCFull asic chipMaster atomics indexes_hi_2", false,-1);
        tracep->declBit(c+1595,"ysyxSoCFull asic chipMaster atomics indexes_lo_2", false,-1);
        tracep->declBus(c+1596,"ysyxSoCFull asic chipMaster atomics indexes_2", false,-1, 1,0);
        tracep->declBit(c+1597,"ysyxSoCFull asic chipMaster atomics indexes_hi_3", false,-1);
        tracep->declBit(c+1598,"ysyxSoCFull asic chipMaster atomics indexes_lo_3", false,-1);
        tracep->declBus(c+1599,"ysyxSoCFull asic chipMaster atomics indexes_3", false,-1, 1,0);
        tracep->declBit(c+1600,"ysyxSoCFull asic chipMaster atomics indexes_hi_4", false,-1);
        tracep->declBit(c+1601,"ysyxSoCFull asic chipMaster atomics indexes_lo_4", false,-1);
        tracep->declBus(c+1602,"ysyxSoCFull asic chipMaster atomics indexes_4", false,-1, 1,0);
        tracep->declBit(c+1603,"ysyxSoCFull asic chipMaster atomics indexes_hi_5", false,-1);
        tracep->declBit(c+1604,"ysyxSoCFull asic chipMaster atomics indexes_lo_5", false,-1);
        tracep->declBus(c+1605,"ysyxSoCFull asic chipMaster atomics indexes_5", false,-1, 1,0);
        tracep->declBit(c+1606,"ysyxSoCFull asic chipMaster atomics indexes_hi_6", false,-1);
        tracep->declBit(c+1607,"ysyxSoCFull asic chipMaster atomics indexes_lo_6", false,-1);
        tracep->declBus(c+1608,"ysyxSoCFull asic chipMaster atomics indexes_6", false,-1, 1,0);
        tracep->declBit(c+1609,"ysyxSoCFull asic chipMaster atomics indexes_hi_7", false,-1);
        tracep->declBit(c+1610,"ysyxSoCFull asic chipMaster atomics indexes_lo_7", false,-1);
        tracep->declBus(c+1611,"ysyxSoCFull asic chipMaster atomics indexes_7", false,-1, 1,0);
        tracep->declBit(c+1612,"ysyxSoCFull asic chipMaster atomics indexes_hi_8", false,-1);
        tracep->declBit(c+1613,"ysyxSoCFull asic chipMaster atomics indexes_lo_8", false,-1);
        tracep->declBus(c+1614,"ysyxSoCFull asic chipMaster atomics indexes_8", false,-1, 1,0);
        tracep->declBit(c+1615,"ysyxSoCFull asic chipMaster atomics indexes_hi_9", false,-1);
        tracep->declBit(c+1616,"ysyxSoCFull asic chipMaster atomics indexes_lo_9", false,-1);
        tracep->declBus(c+1617,"ysyxSoCFull asic chipMaster atomics indexes_9", false,-1, 1,0);
        tracep->declBit(c+1618,"ysyxSoCFull asic chipMaster atomics indexes_hi_10", false,-1);
        tracep->declBit(c+1619,"ysyxSoCFull asic chipMaster atomics indexes_lo_10", false,-1);
        tracep->declBus(c+1620,"ysyxSoCFull asic chipMaster atomics indexes_10", false,-1, 1,0);
        tracep->declBit(c+1621,"ysyxSoCFull asic chipMaster atomics indexes_hi_11", false,-1);
        tracep->declBit(c+1622,"ysyxSoCFull asic chipMaster atomics indexes_lo_11", false,-1);
        tracep->declBus(c+1623,"ysyxSoCFull asic chipMaster atomics indexes_11", false,-1, 1,0);
        tracep->declBit(c+1624,"ysyxSoCFull asic chipMaster atomics indexes_hi_12", false,-1);
        tracep->declBit(c+1625,"ysyxSoCFull asic chipMaster atomics indexes_lo_12", false,-1);
        tracep->declBus(c+1626,"ysyxSoCFull asic chipMaster atomics indexes_12", false,-1, 1,0);
        tracep->declBit(c+1627,"ysyxSoCFull asic chipMaster atomics indexes_hi_13", false,-1);
        tracep->declBit(c+1628,"ysyxSoCFull asic chipMaster atomics indexes_lo_13", false,-1);
        tracep->declBus(c+1629,"ysyxSoCFull asic chipMaster atomics indexes_13", false,-1, 1,0);
        tracep->declBit(c+1630,"ysyxSoCFull asic chipMaster atomics indexes_hi_14", false,-1);
        tracep->declBit(c+1631,"ysyxSoCFull asic chipMaster atomics indexes_lo_14", false,-1);
        tracep->declBus(c+1632,"ysyxSoCFull asic chipMaster atomics indexes_14", false,-1, 1,0);
        tracep->declBit(c+1633,"ysyxSoCFull asic chipMaster atomics indexes_hi_15", false,-1);
        tracep->declBit(c+1634,"ysyxSoCFull asic chipMaster atomics indexes_lo_15", false,-1);
        tracep->declBus(c+1635,"ysyxSoCFull asic chipMaster atomics indexes_15", false,-1, 1,0);
        tracep->declBit(c+1636,"ysyxSoCFull asic chipMaster atomics indexes_hi_16", false,-1);
        tracep->declBit(c+1637,"ysyxSoCFull asic chipMaster atomics indexes_lo_16", false,-1);
        tracep->declBus(c+1638,"ysyxSoCFull asic chipMaster atomics indexes_16", false,-1, 1,0);
        tracep->declBit(c+1639,"ysyxSoCFull asic chipMaster atomics indexes_hi_17", false,-1);
        tracep->declBit(c+1640,"ysyxSoCFull asic chipMaster atomics indexes_lo_17", false,-1);
        tracep->declBus(c+1641,"ysyxSoCFull asic chipMaster atomics indexes_17", false,-1, 1,0);
        tracep->declBit(c+1642,"ysyxSoCFull asic chipMaster atomics indexes_hi_18", false,-1);
        tracep->declBit(c+1643,"ysyxSoCFull asic chipMaster atomics indexes_lo_18", false,-1);
        tracep->declBus(c+1644,"ysyxSoCFull asic chipMaster atomics indexes_18", false,-1, 1,0);
        tracep->declBit(c+1645,"ysyxSoCFull asic chipMaster atomics indexes_hi_19", false,-1);
        tracep->declBit(c+1646,"ysyxSoCFull asic chipMaster atomics indexes_lo_19", false,-1);
        tracep->declBus(c+1647,"ysyxSoCFull asic chipMaster atomics indexes_19", false,-1, 1,0);
        tracep->declBit(c+1648,"ysyxSoCFull asic chipMaster atomics indexes_hi_20", false,-1);
        tracep->declBit(c+1649,"ysyxSoCFull asic chipMaster atomics indexes_lo_20", false,-1);
        tracep->declBus(c+1650,"ysyxSoCFull asic chipMaster atomics indexes_20", false,-1, 1,0);
        tracep->declBit(c+1651,"ysyxSoCFull asic chipMaster atomics indexes_hi_21", false,-1);
        tracep->declBit(c+1652,"ysyxSoCFull asic chipMaster atomics indexes_lo_21", false,-1);
        tracep->declBus(c+1653,"ysyxSoCFull asic chipMaster atomics indexes_21", false,-1, 1,0);
        tracep->declBit(c+1654,"ysyxSoCFull asic chipMaster atomics indexes_hi_22", false,-1);
        tracep->declBit(c+1655,"ysyxSoCFull asic chipMaster atomics indexes_lo_22", false,-1);
        tracep->declBus(c+1656,"ysyxSoCFull asic chipMaster atomics indexes_22", false,-1, 1,0);
        tracep->declBit(c+1657,"ysyxSoCFull asic chipMaster atomics indexes_hi_23", false,-1);
        tracep->declBit(c+1658,"ysyxSoCFull asic chipMaster atomics indexes_lo_23", false,-1);
        tracep->declBus(c+1659,"ysyxSoCFull asic chipMaster atomics indexes_23", false,-1, 1,0);
        tracep->declBit(c+1660,"ysyxSoCFull asic chipMaster atomics indexes_hi_24", false,-1);
        tracep->declBit(c+1661,"ysyxSoCFull asic chipMaster atomics indexes_lo_24", false,-1);
        tracep->declBus(c+1662,"ysyxSoCFull asic chipMaster atomics indexes_24", false,-1, 1,0);
        tracep->declBit(c+1663,"ysyxSoCFull asic chipMaster atomics indexes_hi_25", false,-1);
        tracep->declBit(c+1664,"ysyxSoCFull asic chipMaster atomics indexes_lo_25", false,-1);
        tracep->declBus(c+1665,"ysyxSoCFull asic chipMaster atomics indexes_25", false,-1, 1,0);
        tracep->declBit(c+1666,"ysyxSoCFull asic chipMaster atomics indexes_hi_26", false,-1);
        tracep->declBit(c+1667,"ysyxSoCFull asic chipMaster atomics indexes_lo_26", false,-1);
        tracep->declBus(c+1668,"ysyxSoCFull asic chipMaster atomics indexes_26", false,-1, 1,0);
        tracep->declBit(c+1669,"ysyxSoCFull asic chipMaster atomics indexes_hi_27", false,-1);
        tracep->declBit(c+1670,"ysyxSoCFull asic chipMaster atomics indexes_lo_27", false,-1);
        tracep->declBus(c+1671,"ysyxSoCFull asic chipMaster atomics indexes_27", false,-1, 1,0);
        tracep->declBit(c+1672,"ysyxSoCFull asic chipMaster atomics indexes_hi_28", false,-1);
        tracep->declBit(c+1673,"ysyxSoCFull asic chipMaster atomics indexes_lo_28", false,-1);
        tracep->declBus(c+1674,"ysyxSoCFull asic chipMaster atomics indexes_28", false,-1, 1,0);
        tracep->declBit(c+1675,"ysyxSoCFull asic chipMaster atomics indexes_hi_29", false,-1);
        tracep->declBit(c+1676,"ysyxSoCFull asic chipMaster atomics indexes_lo_29", false,-1);
        tracep->declBus(c+1677,"ysyxSoCFull asic chipMaster atomics indexes_29", false,-1, 1,0);
        tracep->declBit(c+1678,"ysyxSoCFull asic chipMaster atomics indexes_hi_30", false,-1);
        tracep->declBit(c+1679,"ysyxSoCFull asic chipMaster atomics indexes_lo_30", false,-1);
        tracep->declBus(c+1680,"ysyxSoCFull asic chipMaster atomics indexes_30", false,-1, 1,0);
        tracep->declBit(c+1681,"ysyxSoCFull asic chipMaster atomics indexes_hi_31", false,-1);
        tracep->declBit(c+1682,"ysyxSoCFull asic chipMaster atomics indexes_lo_31", false,-1);
        tracep->declBus(c+1683,"ysyxSoCFull asic chipMaster atomics indexes_31", false,-1, 1,0);
        tracep->declBit(c+1684,"ysyxSoCFull asic chipMaster atomics indexes_hi_32", false,-1);
        tracep->declBit(c+1685,"ysyxSoCFull asic chipMaster atomics indexes_lo_32", false,-1);
        tracep->declBus(c+1686,"ysyxSoCFull asic chipMaster atomics indexes_32", false,-1, 1,0);
        tracep->declBit(c+1687,"ysyxSoCFull asic chipMaster atomics indexes_hi_33", false,-1);
        tracep->declBit(c+1688,"ysyxSoCFull asic chipMaster atomics indexes_lo_33", false,-1);
        tracep->declBus(c+1689,"ysyxSoCFull asic chipMaster atomics indexes_33", false,-1, 1,0);
        tracep->declBit(c+1690,"ysyxSoCFull asic chipMaster atomics indexes_hi_34", false,-1);
        tracep->declBit(c+1691,"ysyxSoCFull asic chipMaster atomics indexes_lo_34", false,-1);
        tracep->declBus(c+1692,"ysyxSoCFull asic chipMaster atomics indexes_34", false,-1, 1,0);
        tracep->declBit(c+1693,"ysyxSoCFull asic chipMaster atomics indexes_hi_35", false,-1);
        tracep->declBit(c+1694,"ysyxSoCFull asic chipMaster atomics indexes_lo_35", false,-1);
        tracep->declBus(c+1695,"ysyxSoCFull asic chipMaster atomics indexes_35", false,-1, 1,0);
        tracep->declBit(c+1696,"ysyxSoCFull asic chipMaster atomics indexes_hi_36", false,-1);
        tracep->declBit(c+1697,"ysyxSoCFull asic chipMaster atomics indexes_lo_36", false,-1);
        tracep->declBus(c+1698,"ysyxSoCFull asic chipMaster atomics indexes_36", false,-1, 1,0);
        tracep->declBit(c+1699,"ysyxSoCFull asic chipMaster atomics indexes_hi_37", false,-1);
        tracep->declBit(c+1700,"ysyxSoCFull asic chipMaster atomics indexes_lo_37", false,-1);
        tracep->declBus(c+1701,"ysyxSoCFull asic chipMaster atomics indexes_37", false,-1, 1,0);
        tracep->declBit(c+1702,"ysyxSoCFull asic chipMaster atomics indexes_hi_38", false,-1);
        tracep->declBit(c+1703,"ysyxSoCFull asic chipMaster atomics indexes_lo_38", false,-1);
        tracep->declBus(c+1704,"ysyxSoCFull asic chipMaster atomics indexes_38", false,-1, 1,0);
        tracep->declBit(c+1705,"ysyxSoCFull asic chipMaster atomics indexes_hi_39", false,-1);
        tracep->declBit(c+1706,"ysyxSoCFull asic chipMaster atomics indexes_lo_39", false,-1);
        tracep->declBus(c+1707,"ysyxSoCFull asic chipMaster atomics indexes_39", false,-1, 1,0);
        tracep->declBit(c+1708,"ysyxSoCFull asic chipMaster atomics indexes_hi_40", false,-1);
        tracep->declBit(c+1709,"ysyxSoCFull asic chipMaster atomics indexes_lo_40", false,-1);
        tracep->declBus(c+1710,"ysyxSoCFull asic chipMaster atomics indexes_40", false,-1, 1,0);
        tracep->declBit(c+1711,"ysyxSoCFull asic chipMaster atomics indexes_hi_41", false,-1);
        tracep->declBit(c+1712,"ysyxSoCFull asic chipMaster atomics indexes_lo_41", false,-1);
        tracep->declBus(c+1713,"ysyxSoCFull asic chipMaster atomics indexes_41", false,-1, 1,0);
        tracep->declBit(c+1714,"ysyxSoCFull asic chipMaster atomics indexes_hi_42", false,-1);
        tracep->declBit(c+1715,"ysyxSoCFull asic chipMaster atomics indexes_lo_42", false,-1);
        tracep->declBus(c+1716,"ysyxSoCFull asic chipMaster atomics indexes_42", false,-1, 1,0);
        tracep->declBit(c+1717,"ysyxSoCFull asic chipMaster atomics indexes_hi_43", false,-1);
        tracep->declBit(c+1718,"ysyxSoCFull asic chipMaster atomics indexes_lo_43", false,-1);
        tracep->declBus(c+1719,"ysyxSoCFull asic chipMaster atomics indexes_43", false,-1, 1,0);
        tracep->declBit(c+1720,"ysyxSoCFull asic chipMaster atomics indexes_hi_44", false,-1);
        tracep->declBit(c+1721,"ysyxSoCFull asic chipMaster atomics indexes_lo_44", false,-1);
        tracep->declBus(c+1722,"ysyxSoCFull asic chipMaster atomics indexes_44", false,-1, 1,0);
        tracep->declBit(c+1723,"ysyxSoCFull asic chipMaster atomics indexes_hi_45", false,-1);
        tracep->declBit(c+1724,"ysyxSoCFull asic chipMaster atomics indexes_lo_45", false,-1);
        tracep->declBus(c+1725,"ysyxSoCFull asic chipMaster atomics indexes_45", false,-1, 1,0);
        tracep->declBit(c+1726,"ysyxSoCFull asic chipMaster atomics indexes_hi_46", false,-1);
        tracep->declBit(c+1727,"ysyxSoCFull asic chipMaster atomics indexes_lo_46", false,-1);
        tracep->declBus(c+1728,"ysyxSoCFull asic chipMaster atomics indexes_46", false,-1, 1,0);
        tracep->declBit(c+1729,"ysyxSoCFull asic chipMaster atomics indexes_hi_47", false,-1);
        tracep->declBit(c+1730,"ysyxSoCFull asic chipMaster atomics indexes_lo_47", false,-1);
        tracep->declBus(c+1731,"ysyxSoCFull asic chipMaster atomics indexes_47", false,-1, 1,0);
        tracep->declBit(c+1732,"ysyxSoCFull asic chipMaster atomics indexes_hi_48", false,-1);
        tracep->declBit(c+1733,"ysyxSoCFull asic chipMaster atomics indexes_lo_48", false,-1);
        tracep->declBus(c+1734,"ysyxSoCFull asic chipMaster atomics indexes_48", false,-1, 1,0);
        tracep->declBit(c+1735,"ysyxSoCFull asic chipMaster atomics indexes_hi_49", false,-1);
        tracep->declBit(c+1736,"ysyxSoCFull asic chipMaster atomics indexes_lo_49", false,-1);
        tracep->declBus(c+1737,"ysyxSoCFull asic chipMaster atomics indexes_49", false,-1, 1,0);
        tracep->declBit(c+1738,"ysyxSoCFull asic chipMaster atomics indexes_hi_50", false,-1);
        tracep->declBit(c+1739,"ysyxSoCFull asic chipMaster atomics indexes_lo_50", false,-1);
        tracep->declBus(c+1740,"ysyxSoCFull asic chipMaster atomics indexes_50", false,-1, 1,0);
        tracep->declBit(c+1741,"ysyxSoCFull asic chipMaster atomics indexes_hi_51", false,-1);
        tracep->declBit(c+1742,"ysyxSoCFull asic chipMaster atomics indexes_lo_51", false,-1);
        tracep->declBus(c+1743,"ysyxSoCFull asic chipMaster atomics indexes_51", false,-1, 1,0);
        tracep->declBit(c+1744,"ysyxSoCFull asic chipMaster atomics indexes_hi_52", false,-1);
        tracep->declBit(c+1745,"ysyxSoCFull asic chipMaster atomics indexes_lo_52", false,-1);
        tracep->declBus(c+1746,"ysyxSoCFull asic chipMaster atomics indexes_52", false,-1, 1,0);
        tracep->declBit(c+1747,"ysyxSoCFull asic chipMaster atomics indexes_hi_53", false,-1);
        tracep->declBit(c+1748,"ysyxSoCFull asic chipMaster atomics indexes_lo_53", false,-1);
        tracep->declBus(c+1749,"ysyxSoCFull asic chipMaster atomics indexes_53", false,-1, 1,0);
        tracep->declBit(c+1750,"ysyxSoCFull asic chipMaster atomics indexes_hi_54", false,-1);
        tracep->declBit(c+1751,"ysyxSoCFull asic chipMaster atomics indexes_lo_54", false,-1);
        tracep->declBus(c+1752,"ysyxSoCFull asic chipMaster atomics indexes_54", false,-1, 1,0);
        tracep->declBit(c+1753,"ysyxSoCFull asic chipMaster atomics indexes_hi_55", false,-1);
        tracep->declBit(c+1754,"ysyxSoCFull asic chipMaster atomics indexes_lo_55", false,-1);
        tracep->declBus(c+1755,"ysyxSoCFull asic chipMaster atomics indexes_55", false,-1, 1,0);
        tracep->declBit(c+1756,"ysyxSoCFull asic chipMaster atomics indexes_hi_56", false,-1);
        tracep->declBit(c+1757,"ysyxSoCFull asic chipMaster atomics indexes_lo_56", false,-1);
        tracep->declBus(c+1758,"ysyxSoCFull asic chipMaster atomics indexes_56", false,-1, 1,0);
        tracep->declBit(c+1759,"ysyxSoCFull asic chipMaster atomics indexes_hi_57", false,-1);
        tracep->declBit(c+1760,"ysyxSoCFull asic chipMaster atomics indexes_lo_57", false,-1);
        tracep->declBus(c+1761,"ysyxSoCFull asic chipMaster atomics indexes_57", false,-1, 1,0);
        tracep->declBit(c+1762,"ysyxSoCFull asic chipMaster atomics indexes_hi_58", false,-1);
        tracep->declBit(c+1763,"ysyxSoCFull asic chipMaster atomics indexes_lo_58", false,-1);
        tracep->declBus(c+1764,"ysyxSoCFull asic chipMaster atomics indexes_58", false,-1, 1,0);
        tracep->declBit(c+1765,"ysyxSoCFull asic chipMaster atomics indexes_hi_59", false,-1);
        tracep->declBit(c+1766,"ysyxSoCFull asic chipMaster atomics indexes_lo_59", false,-1);
        tracep->declBus(c+1767,"ysyxSoCFull asic chipMaster atomics indexes_59", false,-1, 1,0);
        tracep->declBit(c+1768,"ysyxSoCFull asic chipMaster atomics indexes_hi_60", false,-1);
        tracep->declBit(c+1769,"ysyxSoCFull asic chipMaster atomics indexes_lo_60", false,-1);
        tracep->declBus(c+1770,"ysyxSoCFull asic chipMaster atomics indexes_60", false,-1, 1,0);
        tracep->declBit(c+1771,"ysyxSoCFull asic chipMaster atomics indexes_hi_61", false,-1);
        tracep->declBit(c+1772,"ysyxSoCFull asic chipMaster atomics indexes_lo_61", false,-1);
        tracep->declBus(c+1773,"ysyxSoCFull asic chipMaster atomics indexes_61", false,-1, 1,0);
        tracep->declBit(c+1774,"ysyxSoCFull asic chipMaster atomics indexes_hi_62", false,-1);
        tracep->declBit(c+1775,"ysyxSoCFull asic chipMaster atomics indexes_lo_62", false,-1);
        tracep->declBus(c+1776,"ysyxSoCFull asic chipMaster atomics indexes_62", false,-1, 1,0);
        tracep->declBit(c+1777,"ysyxSoCFull asic chipMaster atomics indexes_hi_63", false,-1);
        tracep->declBit(c+1778,"ysyxSoCFull asic chipMaster atomics indexes_lo_63", false,-1);
        tracep->declBus(c+1779,"ysyxSoCFull asic chipMaster atomics indexes_63", false,-1, 1,0);
        tracep->declBit(c+1780,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+1781,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+1782,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+1783,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+1784,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+1785,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+1786,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+1787,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+1788,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+1789,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+1790,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+1791,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+1792,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+1793,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+1794,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+1795,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+1796,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+1797,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+1798,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+1799,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+1800,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+1801,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+1802,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+1803,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+1804,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+1805,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+1806,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+1807,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+1808,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+1809,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+1810,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+1811,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+1812,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+1813,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+1814,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+1815,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+1816,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+1817,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+1818,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+1819,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+1820,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+1821,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+1822,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+1823,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+1824,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+1825,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+1826,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+1827,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+1828,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+1829,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+1830,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+1831,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+1832,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+1833,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+1834,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+1835,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+1836,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+1837,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+1838,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+1839,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+1840,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+1841,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+1842,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+1843,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+1844,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1845,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo", false,-1, 15,0);
        tracep->declBus(c+1846,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1847,"ysyxSoCFull asic chipMaster atomics logic_out_lo", false,-1, 31,0);
        tracep->declBus(c+1848,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1849,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo", false,-1, 15,0);
        tracep->declBus(c+1850,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1851,"ysyxSoCFull asic chipMaster atomics logic_out_hi", false,-1, 31,0);
        tracep->declQuad(c+1852,"ysyxSoCFull asic chipMaster atomics logic_out", false,-1, 63,0);
        tracep->declBit(c+1854,"ysyxSoCFull asic chipMaster atomics unsigned_", false,-1);
        tracep->declBit(c+1855,"ysyxSoCFull asic chipMaster atomics take_max", false,-1);
        tracep->declBit(c+1856,"ysyxSoCFull asic chipMaster atomics adder", false,-1);
        tracep->declBus(c+1857,"ysyxSoCFull asic chipMaster atomics signSel", false,-1, 7,0);
        tracep->declBus(c+1858,"ysyxSoCFull asic chipMaster atomics signbits_a", false,-1, 7,0);
        tracep->declBus(c+1859,"ysyxSoCFull asic chipMaster atomics signbits_d", false,-1, 7,0);
        tracep->declBus(c+1860,"ysyxSoCFull asic chipMaster atomics signbit_a", false,-1, 7,0);
        tracep->declBus(c+1861,"ysyxSoCFull asic chipMaster atomics signbit_d", false,-1, 7,0);
        tracep->declBus(c+1862,"ysyxSoCFull asic chipMaster atomics signext_a_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1863,"ysyxSoCFull asic chipMaster atomics signext_a_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+1864,"ysyxSoCFull asic chipMaster atomics signext_a_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1865,"ysyxSoCFull asic chipMaster atomics signext_a_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+1866,"ysyxSoCFull asic chipMaster atomics signext_a_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1867,"ysyxSoCFull asic chipMaster atomics signext_a_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+1868,"ysyxSoCFull asic chipMaster atomics signext_a_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1869,"ysyxSoCFull asic chipMaster atomics signext_a_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+1870,"ysyxSoCFull asic chipMaster atomics signext_a", false,-1, 63,0);
        tracep->declBus(c+1872,"ysyxSoCFull asic chipMaster atomics signext_d_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1873,"ysyxSoCFull asic chipMaster atomics signext_d_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+1874,"ysyxSoCFull asic chipMaster atomics signext_d_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1875,"ysyxSoCFull asic chipMaster atomics signext_d_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+1876,"ysyxSoCFull asic chipMaster atomics signext_d_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1877,"ysyxSoCFull asic chipMaster atomics signext_d_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+1878,"ysyxSoCFull asic chipMaster atomics signext_d_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1879,"ysyxSoCFull asic chipMaster atomics signext_d_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+1880,"ysyxSoCFull asic chipMaster atomics signext_d", false,-1, 63,0);
        tracep->declBus(c+1882,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1883,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+1884,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1885,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+1886,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1887,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+1888,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1889,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+1890,"ysyxSoCFull asic chipMaster atomics wide_mask", false,-1, 63,0);
        tracep->declQuad(c+1892,"ysyxSoCFull asic chipMaster atomics a_a_ext", false,-1, 63,0);
        tracep->declQuad(c+1894,"ysyxSoCFull asic chipMaster atomics a_d_ext", false,-1, 63,0);
        tracep->declQuad(c+1896,"ysyxSoCFull asic chipMaster atomics a_d_inv", false,-1, 63,0);
        tracep->declQuad(c+1898,"ysyxSoCFull asic chipMaster atomics adder_out", false,-1, 63,0);
        tracep->declBit(c+1900,"ysyxSoCFull asic chipMaster atomics a_bigger_uneq", false,-1);
        tracep->declBit(c+1901,"ysyxSoCFull asic chipMaster atomics a_bigger", false,-1);
        tracep->declBit(c+1902,"ysyxSoCFull asic chipMaster atomics pick_a", false,-1);
        tracep->declQuad(c+1903,"ysyxSoCFull asic chipMaster atomics arith_out", false,-1, 63,0);
        tracep->declQuad(c+1905,"ysyxSoCFull asic chipMaster atomics amo_data", false,-1, 63,0);
        tracep->declBit(c+1907,"ysyxSoCFull asic chipMaster atomics a_allow", false,-1);
        tracep->declBus(c+1908,"ysyxSoCFull asic chipMaster atomics beatsLeft", false,-1, 2,0);
        tracep->declBit(c+1909,"ysyxSoCFull asic chipMaster atomics idle", false,-1);
        tracep->declBit(c+18027,"ysyxSoCFull asic chipMaster atomics source_i_valid", false,-1);
        tracep->declBit(c+18028,"ysyxSoCFull asic chipMaster atomics readys_1", false,-1);
        tracep->declBit(c+1910,"ysyxSoCFull asic chipMaster atomics state_1", false,-1);
        tracep->declBit(c+15184,"ysyxSoCFull asic chipMaster atomics allowed_1", false,-1);
        tracep->declBit(c+18029,"ysyxSoCFull asic chipMaster atomics out_1_ready", false,-1);
        tracep->declBus(c+1911,"ysyxSoCFull asic chipMaster atomics source_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1912,"ysyxSoCFull asic chipMaster atomics source_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+1913,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+1914,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+1915,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size", false,-1);
        tracep->declBit(c+1916,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit", false,-1);
        tracep->declBit(c+1917,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit", false,-1);
        tracep->declBit(c+1918,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc", false,-1);
        tracep->declBit(c+1919,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_1", false,-1);
        tracep->declBit(c+1920,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size_1", false,-1);
        tracep->declBit(c+1921,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit_1", false,-1);
        tracep->declBit(c+1922,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit_1", false,-1);
        tracep->declBit(c+1923,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_2", false,-1);
        tracep->declBit(c+1924,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_2", false,-1);
        tracep->declBit(c+1925,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_3", false,-1);
        tracep->declBit(c+1926,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_3", false,-1);
        tracep->declBit(c+1927,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_4", false,-1);
        tracep->declBit(c+1928,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_4", false,-1);
        tracep->declBit(c+1929,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_5", false,-1);
        tracep->declBit(c+1930,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size_2", false,-1);
        tracep->declBit(c+1931,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit_2", false,-1);
        tracep->declBit(c+1932,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit_2", false,-1);
        tracep->declBit(c+1933,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_6", false,-1);
        tracep->declBit(c+1934,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+1935,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_7", false,-1);
        tracep->declBit(c+1936,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+1937,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_8", false,-1);
        tracep->declBit(c+1938,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+1939,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_9", false,-1);
        tracep->declBit(c+1940,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+1941,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_10", false,-1);
        tracep->declBit(c+1942,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+1943,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_11", false,-1);
        tracep->declBit(c+1944,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+1945,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_12", false,-1);
        tracep->declBit(c+1946,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+1947,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_13", false,-1);
        tracep->declBit(c+1948,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+1949,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask", false,-1, 7,0);
        tracep->declBus(c+1950,"ysyxSoCFull asic chipMaster atomics decode", false,-1, 2,0);
        tracep->declBit(c+1951,"ysyxSoCFull asic chipMaster atomics opdata", false,-1);
        tracep->declBit(c+15185,"ysyxSoCFull asic chipMaster atomics latch", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster atomics readys_0", false,-1);
        tracep->declBit(c+1581,"ysyxSoCFull asic chipMaster atomics earlyWinner_0", false,-1);
        tracep->declBit(c+18030,"ysyxSoCFull asic chipMaster atomics earlyWinner_1", false,-1);
        tracep->declBit(c+1952,"ysyxSoCFull asic chipMaster atomics state_0", false,-1);
        tracep->declBit(c+1953,"ysyxSoCFull asic chipMaster atomics muxStateEarly_0", false,-1);
        tracep->declBit(c+18031,"ysyxSoCFull asic chipMaster atomics muxStateEarly_1", false,-1);
        tracep->declBit(c+15186,"ysyxSoCFull asic chipMaster atomics sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+1954,"ysyxSoCFull asic chipMaster atomics allowed_0", false,-1);
        tracep->declBit(c+15187,"ysyxSoCFull asic chipMaster atomics out_ready", false,-1);
        tracep->declBus(c+1955,"ysyxSoCFull asic chipMaster atomics d_first_counter", false,-1, 2,0);
        tracep->declBit(c+1956,"ysyxSoCFull asic chipMaster atomics d_first", false,-1);
        tracep->declBit(c+1957,"ysyxSoCFull asic chipMaster atomics d_ackd", false,-1);
        tracep->declBit(c+1958,"ysyxSoCFull asic chipMaster atomics d_cam_sel_raw_0", false,-1);
        tracep->declBit(c+1959,"ysyxSoCFull asic chipMaster atomics d_cam_sel_match_0", false,-1);
        tracep->declBit(c+1960,"ysyxSoCFull asic chipMaster atomics d_drop", false,-1);
        tracep->declBit(c+1961,"ysyxSoCFull asic chipMaster atomics bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+1962,"ysyxSoCFull asic chipMaster atomics d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1963,"ysyxSoCFull asic chipMaster atomics d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1964,"ysyxSoCFull asic chipMaster atomics d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+1965,"ysyxSoCFull asic chipMaster atomics d_ack", false,-1);
        tracep->declBit(c+1966,"ysyxSoCFull asic chipMaster atomics d_replace", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster atomics monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster atomics monitor reset", false,-1);
        tracep->declBit(c+18026,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17926,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1561,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1562,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1563,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1564,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+1967,"ysyxSoCFull asic chipMaster atomics monitor source_ok", false,-1);
        tracep->declBus(c+1968,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+1969,"ysyxSoCFull asic chipMaster atomics monitor is_aligned", false,-1);
        tracep->declBus(c+1970,"ysyxSoCFull asic chipMaster atomics monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+1971,"ysyxSoCFull asic chipMaster atomics monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+1972,"ysyxSoCFull asic chipMaster atomics monitor mask_size", false,-1);
        tracep->declBit(c+1973,"ysyxSoCFull asic chipMaster atomics monitor mask_bit", false,-1);
        tracep->declBit(c+1974,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit", false,-1);
        tracep->declBit(c+1975,"ysyxSoCFull asic chipMaster atomics monitor mask_acc", false,-1);
        tracep->declBit(c+1976,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_1", false,-1);
        tracep->declBit(c+1977,"ysyxSoCFull asic chipMaster atomics monitor mask_size_1", false,-1);
        tracep->declBit(c+1978,"ysyxSoCFull asic chipMaster atomics monitor mask_bit_1", false,-1);
        tracep->declBit(c+1979,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit_1", false,-1);
        tracep->declBit(c+1980,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_2", false,-1);
        tracep->declBit(c+1981,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_2", false,-1);
        tracep->declBit(c+1982,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_3", false,-1);
        tracep->declBit(c+1983,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_3", false,-1);
        tracep->declBit(c+1984,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_4", false,-1);
        tracep->declBit(c+1985,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_4", false,-1);
        tracep->declBit(c+1986,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_5", false,-1);
        tracep->declBit(c+1987,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster atomics monitor mask_size_2", false,-1);
        tracep->declBit(c+1988,"ysyxSoCFull asic chipMaster atomics monitor mask_bit_2", false,-1);
        tracep->declBit(c+1989,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit_2", false,-1);
        tracep->declBit(c+1990,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_6", false,-1);
        tracep->declBit(c+1991,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+1992,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_7", false,-1);
        tracep->declBit(c+1993,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+1994,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_8", false,-1);
        tracep->declBit(c+1995,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+1996,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_9", false,-1);
        tracep->declBit(c+1997,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+1998,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_10", false,-1);
        tracep->declBit(c+1999,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2000,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_11", false,-1);
        tracep->declBit(c+2001,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2002,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_12", false,-1);
        tracep->declBit(c+2003,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2004,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_13", false,-1);
        tracep->declBit(c+2005,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2006,"ysyxSoCFull asic chipMaster atomics monitor mask", false,-1, 7,0);
        tracep->declBit(c+2007,"ysyxSoCFull asic chipMaster atomics monitor source_ok_1", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster atomics monitor source_ok_2", false,-1);
        tracep->declBus(c+241,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_2", false,-1);
        tracep->declBit(c+243,"ysyxSoCFull asic chipMaster atomics monitor address_ok_1", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster atomics monitor sink_ok_1", false,-1);
        tracep->declBus(c+1950,"ysyxSoCFull asic chipMaster atomics monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1951,"ysyxSoCFull asic chipMaster atomics monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2008,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2009,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2010,"ysyxSoCFull asic chipMaster atomics monitor a_first", false,-1);
        tracep->declBus(c+2011,"ysyxSoCFull asic chipMaster atomics monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2012,"ysyxSoCFull asic chipMaster atomics monitor param", false,-1, 2,0);
        tracep->declBus(c+2013,"ysyxSoCFull asic chipMaster atomics monitor size", false,-1, 2,0);
        tracep->declBus(c+2014,"ysyxSoCFull asic chipMaster atomics monitor source", false,-1, 6,0);
        tracep->declBus(c+2015,"ysyxSoCFull asic chipMaster atomics monitor address", false,-1, 31,0);
        tracep->declBus(c+1962,"ysyxSoCFull asic chipMaster atomics monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2016,"ysyxSoCFull asic chipMaster atomics monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2017,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2018,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2019,"ysyxSoCFull asic chipMaster atomics monitor d_first", false,-1);
        tracep->declBus(c+2020,"ysyxSoCFull asic chipMaster atomics monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2021,"ysyxSoCFull asic chipMaster atomics monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2022,"ysyxSoCFull asic chipMaster atomics monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2023,"ysyxSoCFull asic chipMaster atomics monitor source_1", false,-1, 6,0);
        tracep->declBit(c+2024,"ysyxSoCFull asic chipMaster atomics monitor denied", false,-1);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster atomics monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster atomics monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2025,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2026,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2027,"ysyxSoCFull asic chipMaster atomics monitor c_first", false,-1);
        tracep->declBus(c+2028,"ysyxSoCFull asic chipMaster atomics monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2029,"ysyxSoCFull asic chipMaster atomics monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2030,"ysyxSoCFull asic chipMaster atomics monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2031,"ysyxSoCFull asic chipMaster atomics monitor source_3", false,-1, 6,0);
        tracep->declBus(c+2032,"ysyxSoCFull asic chipMaster atomics monitor address_2", false,-1, 31,0);
        tracep->declArray(c+2033,"ysyxSoCFull asic chipMaster atomics monitor inflight", false,-1, 127,0);
        tracep->declArray(c+2037,"ysyxSoCFull asic chipMaster atomics monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+2053,"ysyxSoCFull asic chipMaster atomics monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+2069,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2070,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2071,"ysyxSoCFull asic chipMaster atomics monitor a_first_1", false,-1);
        tracep->declBus(c+2072,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2073,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2074,"ysyxSoCFull asic chipMaster atomics monitor d_first_1", false,-1);
        tracep->declArray(c+18032,"ysyxSoCFull asic chipMaster atomics monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15188,"ysyxSoCFull asic chipMaster atomics monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15189,"ysyxSoCFull asic chipMaster atomics monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15190,"ysyxSoCFull asic chipMaster atomics monitor a_set", false,-1, 127,0);
        tracep->declArray(c+2075,"ysyxSoCFull asic chipMaster atomics monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+2079,"ysyxSoCFull asic chipMaster atomics monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15194,"ysyxSoCFull asic chipMaster atomics monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2083,"ysyxSoCFull asic chipMaster atomics monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2084,"ysyxSoCFull asic chipMaster atomics monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15195,"ysyxSoCFull asic chipMaster atomics monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+2085,"ysyxSoCFull asic chipMaster atomics monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15211,"ysyxSoCFull asic chipMaster atomics monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2101,"ysyxSoCFull asic chipMaster atomics monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+2102,"ysyxSoCFull asic chipMaster atomics monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+2106,"ysyxSoCFull asic chipMaster atomics monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+2122,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2123,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2124,"ysyxSoCFull asic chipMaster atomics monitor c_first_1", false,-1);
        tracep->declBus(c+2125,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2126,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2127,"ysyxSoCFull asic chipMaster atomics monitor d_first_2", false,-1);
        tracep->declArray(c+14329,"ysyxSoCFull asic chipMaster atomics monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14333,"ysyxSoCFull asic chipMaster atomics monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14334,"ysyxSoCFull asic chipMaster atomics monitor c_set", false,-1, 127,0);
        tracep->declArray(c+2128,"ysyxSoCFull asic chipMaster atomics monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+2132,"ysyxSoCFull asic chipMaster atomics monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14338,"ysyxSoCFull asic chipMaster atomics monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2136,"ysyxSoCFull asic chipMaster atomics monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2137,"ysyxSoCFull asic chipMaster atomics monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14339,"ysyxSoCFull asic chipMaster atomics monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2153,"ysyxSoCFull asic chipMaster atomics monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2154,"ysyxSoCFull asic chipMaster atomics monitor inflight_2", false,-1);
        tracep->declBus(c+2155,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2156,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2157,"ysyxSoCFull asic chipMaster atomics monitor d_first_3", false,-1);
        tracep->declBit(c+2158,"ysyxSoCFull asic chipMaster atomics monitor d_set", false,-1);
        tracep->declBit(c+14275,"ysyxSoCFull asic chipMaster atomics monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster fixer_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster fixer_1 reset", false,-1);
        tracep->declBit(c+17927,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+17928,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+194,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17925,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+17926,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+194,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster fixer_1 monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster fixer_1 monitor_reset", false,-1);
        tracep->declBit(c+18036,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17928,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+2159,"ysyxSoCFull asic chipMaster fixer_1 a_id", false,-1, 1,0);
        tracep->declBit(c+2160,"ysyxSoCFull asic chipMaster fixer_1 a_noDomain", false,-1);
        tracep->declBit(c+2161,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel", false,-1);
        tracep->declBus(c+2162,"ysyxSoCFull asic chipMaster fixer_1 a_first_counter", false,-1, 2,0);
        tracep->declBit(c+2163,"ysyxSoCFull asic chipMaster fixer_1 a_first", false,-1);
        tracep->declBit(c+2164,"ysyxSoCFull asic chipMaster fixer_1 flight_16", false,-1);
        tracep->declBit(c+2165,"ysyxSoCFull asic chipMaster fixer_1 flight_17", false,-1);
        tracep->declBit(c+2166,"ysyxSoCFull asic chipMaster fixer_1 flight_18", false,-1);
        tracep->declBit(c+2167,"ysyxSoCFull asic chipMaster fixer_1 flight_19", false,-1);
        tracep->declBit(c+2168,"ysyxSoCFull asic chipMaster fixer_1 flight_20", false,-1);
        tracep->declBit(c+2169,"ysyxSoCFull asic chipMaster fixer_1 flight_21", false,-1);
        tracep->declBit(c+2170,"ysyxSoCFull asic chipMaster fixer_1 flight_22", false,-1);
        tracep->declBit(c+2171,"ysyxSoCFull asic chipMaster fixer_1 flight_23", false,-1);
        tracep->declBit(c+2172,"ysyxSoCFull asic chipMaster fixer_1 flight_24", false,-1);
        tracep->declBit(c+2173,"ysyxSoCFull asic chipMaster fixer_1 flight_25", false,-1);
        tracep->declBit(c+2174,"ysyxSoCFull asic chipMaster fixer_1 flight_26", false,-1);
        tracep->declBit(c+2175,"ysyxSoCFull asic chipMaster fixer_1 flight_27", false,-1);
        tracep->declBit(c+2176,"ysyxSoCFull asic chipMaster fixer_1 flight_28", false,-1);
        tracep->declBit(c+2177,"ysyxSoCFull asic chipMaster fixer_1 flight_29", false,-1);
        tracep->declBit(c+2178,"ysyxSoCFull asic chipMaster fixer_1 flight_30", false,-1);
        tracep->declBit(c+2179,"ysyxSoCFull asic chipMaster fixer_1 flight_31", false,-1);
        tracep->declBus(c+2180,"ysyxSoCFull asic chipMaster fixer_1 stalls_id", false,-1, 1,0);
        tracep->declBit(c+2181,"ysyxSoCFull asic chipMaster fixer_1 stalls_0", false,-1);
        tracep->declBit(c+2182,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_1", false,-1);
        tracep->declBit(c+2183,"ysyxSoCFull asic chipMaster fixer_1 flight_32", false,-1);
        tracep->declBit(c+2184,"ysyxSoCFull asic chipMaster fixer_1 flight_33", false,-1);
        tracep->declBit(c+2185,"ysyxSoCFull asic chipMaster fixer_1 flight_34", false,-1);
        tracep->declBit(c+2186,"ysyxSoCFull asic chipMaster fixer_1 flight_35", false,-1);
        tracep->declBit(c+2187,"ysyxSoCFull asic chipMaster fixer_1 flight_36", false,-1);
        tracep->declBit(c+2188,"ysyxSoCFull asic chipMaster fixer_1 flight_37", false,-1);
        tracep->declBit(c+2189,"ysyxSoCFull asic chipMaster fixer_1 flight_38", false,-1);
        tracep->declBit(c+2190,"ysyxSoCFull asic chipMaster fixer_1 flight_39", false,-1);
        tracep->declBit(c+2191,"ysyxSoCFull asic chipMaster fixer_1 flight_40", false,-1);
        tracep->declBit(c+2192,"ysyxSoCFull asic chipMaster fixer_1 flight_41", false,-1);
        tracep->declBit(c+2193,"ysyxSoCFull asic chipMaster fixer_1 flight_42", false,-1);
        tracep->declBit(c+2194,"ysyxSoCFull asic chipMaster fixer_1 flight_43", false,-1);
        tracep->declBit(c+2195,"ysyxSoCFull asic chipMaster fixer_1 flight_44", false,-1);
        tracep->declBit(c+2196,"ysyxSoCFull asic chipMaster fixer_1 flight_45", false,-1);
        tracep->declBit(c+2197,"ysyxSoCFull asic chipMaster fixer_1 flight_46", false,-1);
        tracep->declBit(c+2198,"ysyxSoCFull asic chipMaster fixer_1 flight_47", false,-1);
        tracep->declBus(c+2199,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+2200,"ysyxSoCFull asic chipMaster fixer_1 stalls_1", false,-1);
        tracep->declBit(c+2201,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_2", false,-1);
        tracep->declBit(c+2202,"ysyxSoCFull asic chipMaster fixer_1 flight_48", false,-1);
        tracep->declBit(c+2203,"ysyxSoCFull asic chipMaster fixer_1 flight_49", false,-1);
        tracep->declBit(c+2204,"ysyxSoCFull asic chipMaster fixer_1 flight_50", false,-1);
        tracep->declBit(c+2205,"ysyxSoCFull asic chipMaster fixer_1 flight_51", false,-1);
        tracep->declBit(c+2206,"ysyxSoCFull asic chipMaster fixer_1 flight_52", false,-1);
        tracep->declBit(c+2207,"ysyxSoCFull asic chipMaster fixer_1 flight_53", false,-1);
        tracep->declBit(c+2208,"ysyxSoCFull asic chipMaster fixer_1 flight_54", false,-1);
        tracep->declBit(c+2209,"ysyxSoCFull asic chipMaster fixer_1 flight_55", false,-1);
        tracep->declBit(c+2210,"ysyxSoCFull asic chipMaster fixer_1 flight_56", false,-1);
        tracep->declBit(c+2211,"ysyxSoCFull asic chipMaster fixer_1 flight_57", false,-1);
        tracep->declBit(c+2212,"ysyxSoCFull asic chipMaster fixer_1 flight_58", false,-1);
        tracep->declBit(c+2213,"ysyxSoCFull asic chipMaster fixer_1 flight_59", false,-1);
        tracep->declBit(c+2214,"ysyxSoCFull asic chipMaster fixer_1 flight_60", false,-1);
        tracep->declBit(c+2215,"ysyxSoCFull asic chipMaster fixer_1 flight_61", false,-1);
        tracep->declBit(c+2216,"ysyxSoCFull asic chipMaster fixer_1 flight_62", false,-1);
        tracep->declBit(c+2217,"ysyxSoCFull asic chipMaster fixer_1 flight_63", false,-1);
        tracep->declBus(c+2218,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_2", false,-1, 1,0);
        tracep->declBit(c+2219,"ysyxSoCFull asic chipMaster fixer_1 stalls_2", false,-1);
        tracep->declBit(c+2220,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_3", false,-1);
        tracep->declBit(c+2221,"ysyxSoCFull asic chipMaster fixer_1 flight_64", false,-1);
        tracep->declBit(c+2222,"ysyxSoCFull asic chipMaster fixer_1 flight_65", false,-1);
        tracep->declBit(c+2223,"ysyxSoCFull asic chipMaster fixer_1 flight_66", false,-1);
        tracep->declBit(c+2224,"ysyxSoCFull asic chipMaster fixer_1 flight_67", false,-1);
        tracep->declBit(c+2225,"ysyxSoCFull asic chipMaster fixer_1 flight_68", false,-1);
        tracep->declBit(c+2226,"ysyxSoCFull asic chipMaster fixer_1 flight_69", false,-1);
        tracep->declBit(c+2227,"ysyxSoCFull asic chipMaster fixer_1 flight_70", false,-1);
        tracep->declBit(c+2228,"ysyxSoCFull asic chipMaster fixer_1 flight_71", false,-1);
        tracep->declBit(c+2229,"ysyxSoCFull asic chipMaster fixer_1 flight_72", false,-1);
        tracep->declBit(c+2230,"ysyxSoCFull asic chipMaster fixer_1 flight_73", false,-1);
        tracep->declBit(c+2231,"ysyxSoCFull asic chipMaster fixer_1 flight_74", false,-1);
        tracep->declBit(c+2232,"ysyxSoCFull asic chipMaster fixer_1 flight_75", false,-1);
        tracep->declBit(c+2233,"ysyxSoCFull asic chipMaster fixer_1 flight_76", false,-1);
        tracep->declBit(c+2234,"ysyxSoCFull asic chipMaster fixer_1 flight_77", false,-1);
        tracep->declBit(c+2235,"ysyxSoCFull asic chipMaster fixer_1 flight_78", false,-1);
        tracep->declBit(c+2236,"ysyxSoCFull asic chipMaster fixer_1 flight_79", false,-1);
        tracep->declBus(c+2237,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_3", false,-1, 1,0);
        tracep->declBit(c+2238,"ysyxSoCFull asic chipMaster fixer_1 stalls_3", false,-1);
        tracep->declBit(c+2239,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_4", false,-1);
        tracep->declBit(c+2240,"ysyxSoCFull asic chipMaster fixer_1 flight_80", false,-1);
        tracep->declBit(c+2241,"ysyxSoCFull asic chipMaster fixer_1 flight_81", false,-1);
        tracep->declBit(c+2242,"ysyxSoCFull asic chipMaster fixer_1 flight_82", false,-1);
        tracep->declBit(c+2243,"ysyxSoCFull asic chipMaster fixer_1 flight_83", false,-1);
        tracep->declBit(c+2244,"ysyxSoCFull asic chipMaster fixer_1 flight_84", false,-1);
        tracep->declBit(c+2245,"ysyxSoCFull asic chipMaster fixer_1 flight_85", false,-1);
        tracep->declBit(c+2246,"ysyxSoCFull asic chipMaster fixer_1 flight_86", false,-1);
        tracep->declBit(c+2247,"ysyxSoCFull asic chipMaster fixer_1 flight_87", false,-1);
        tracep->declBit(c+2248,"ysyxSoCFull asic chipMaster fixer_1 flight_88", false,-1);
        tracep->declBit(c+2249,"ysyxSoCFull asic chipMaster fixer_1 flight_89", false,-1);
        tracep->declBit(c+2250,"ysyxSoCFull asic chipMaster fixer_1 flight_90", false,-1);
        tracep->declBit(c+2251,"ysyxSoCFull asic chipMaster fixer_1 flight_91", false,-1);
        tracep->declBit(c+2252,"ysyxSoCFull asic chipMaster fixer_1 flight_92", false,-1);
        tracep->declBit(c+2253,"ysyxSoCFull asic chipMaster fixer_1 flight_93", false,-1);
        tracep->declBit(c+2254,"ysyxSoCFull asic chipMaster fixer_1 flight_94", false,-1);
        tracep->declBit(c+2255,"ysyxSoCFull asic chipMaster fixer_1 flight_95", false,-1);
        tracep->declBus(c+2256,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_4", false,-1, 1,0);
        tracep->declBit(c+2257,"ysyxSoCFull asic chipMaster fixer_1 stalls_4", false,-1);
        tracep->declBit(c+2258,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_5", false,-1);
        tracep->declBit(c+2259,"ysyxSoCFull asic chipMaster fixer_1 flight_96", false,-1);
        tracep->declBit(c+2260,"ysyxSoCFull asic chipMaster fixer_1 flight_97", false,-1);
        tracep->declBit(c+2261,"ysyxSoCFull asic chipMaster fixer_1 flight_98", false,-1);
        tracep->declBit(c+2262,"ysyxSoCFull asic chipMaster fixer_1 flight_99", false,-1);
        tracep->declBit(c+2263,"ysyxSoCFull asic chipMaster fixer_1 flight_100", false,-1);
        tracep->declBit(c+2264,"ysyxSoCFull asic chipMaster fixer_1 flight_101", false,-1);
        tracep->declBit(c+2265,"ysyxSoCFull asic chipMaster fixer_1 flight_102", false,-1);
        tracep->declBit(c+2266,"ysyxSoCFull asic chipMaster fixer_1 flight_103", false,-1);
        tracep->declBit(c+2267,"ysyxSoCFull asic chipMaster fixer_1 flight_104", false,-1);
        tracep->declBit(c+2268,"ysyxSoCFull asic chipMaster fixer_1 flight_105", false,-1);
        tracep->declBit(c+2269,"ysyxSoCFull asic chipMaster fixer_1 flight_106", false,-1);
        tracep->declBit(c+2270,"ysyxSoCFull asic chipMaster fixer_1 flight_107", false,-1);
        tracep->declBit(c+2271,"ysyxSoCFull asic chipMaster fixer_1 flight_108", false,-1);
        tracep->declBit(c+2272,"ysyxSoCFull asic chipMaster fixer_1 flight_109", false,-1);
        tracep->declBit(c+2273,"ysyxSoCFull asic chipMaster fixer_1 flight_110", false,-1);
        tracep->declBit(c+2274,"ysyxSoCFull asic chipMaster fixer_1 flight_111", false,-1);
        tracep->declBus(c+2275,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_5", false,-1, 1,0);
        tracep->declBit(c+2276,"ysyxSoCFull asic chipMaster fixer_1 stalls_5", false,-1);
        tracep->declBit(c+2277,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_6", false,-1);
        tracep->declBit(c+2278,"ysyxSoCFull asic chipMaster fixer_1 flight_112", false,-1);
        tracep->declBit(c+2279,"ysyxSoCFull asic chipMaster fixer_1 flight_113", false,-1);
        tracep->declBit(c+2280,"ysyxSoCFull asic chipMaster fixer_1 flight_114", false,-1);
        tracep->declBit(c+2281,"ysyxSoCFull asic chipMaster fixer_1 flight_115", false,-1);
        tracep->declBit(c+2282,"ysyxSoCFull asic chipMaster fixer_1 flight_116", false,-1);
        tracep->declBit(c+2283,"ysyxSoCFull asic chipMaster fixer_1 flight_117", false,-1);
        tracep->declBit(c+2284,"ysyxSoCFull asic chipMaster fixer_1 flight_118", false,-1);
        tracep->declBit(c+2285,"ysyxSoCFull asic chipMaster fixer_1 flight_119", false,-1);
        tracep->declBit(c+2286,"ysyxSoCFull asic chipMaster fixer_1 flight_120", false,-1);
        tracep->declBit(c+2287,"ysyxSoCFull asic chipMaster fixer_1 flight_121", false,-1);
        tracep->declBit(c+2288,"ysyxSoCFull asic chipMaster fixer_1 flight_122", false,-1);
        tracep->declBit(c+2289,"ysyxSoCFull asic chipMaster fixer_1 flight_123", false,-1);
        tracep->declBit(c+2290,"ysyxSoCFull asic chipMaster fixer_1 flight_124", false,-1);
        tracep->declBit(c+2291,"ysyxSoCFull asic chipMaster fixer_1 flight_125", false,-1);
        tracep->declBit(c+2292,"ysyxSoCFull asic chipMaster fixer_1 flight_126", false,-1);
        tracep->declBit(c+2293,"ysyxSoCFull asic chipMaster fixer_1 flight_127", false,-1);
        tracep->declBus(c+2294,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_6", false,-1, 1,0);
        tracep->declBit(c+2295,"ysyxSoCFull asic chipMaster fixer_1 stalls_6", false,-1);
        tracep->declBit(c+2296,"ysyxSoCFull asic chipMaster fixer_1 stall", false,-1);
        tracep->declBit(c+15227,"ysyxSoCFull asic chipMaster fixer_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+1950,"ysyxSoCFull asic chipMaster fixer_1 a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1951,"ysyxSoCFull asic chipMaster fixer_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2297,"ysyxSoCFull asic chipMaster fixer_1 a_first_counter1", false,-1, 2,0);
        tracep->declBus(c+1962,"ysyxSoCFull asic chipMaster fixer_1 d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2298,"ysyxSoCFull asic chipMaster fixer_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2299,"ysyxSoCFull asic chipMaster fixer_1 d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2300,"ysyxSoCFull asic chipMaster fixer_1 d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2301,"ysyxSoCFull asic chipMaster fixer_1 d_first_first", false,-1);
        tracep->declBit(c+2302,"ysyxSoCFull asic chipMaster fixer_1 d_first", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster fixer_1 monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster fixer_1 monitor reset", false,-1);
        tracep->declBit(c+18036,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17928,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2303,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok", false,-1);
        tracep->declBus(c+1968,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+1969,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned", false,-1);
        tracep->declBus(c+1970,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+1971,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+1972,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size", false,-1);
        tracep->declBit(c+1973,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit", false,-1);
        tracep->declBit(c+1974,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+2304,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc", false,-1);
        tracep->declBit(c+2305,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+1977,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+1978,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+1979,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2306,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+2307,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+2308,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+2309,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+2310,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+2311,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+2312,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+2313,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+1988,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+1989,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2314,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+2315,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2316,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+2317,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2318,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+2319,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2320,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+2321,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2322,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+2323,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2324,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+2325,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2326,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+2327,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2328,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+2329,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2330,"ysyxSoCFull asic chipMaster fixer_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+2007,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+241,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+243,"ysyxSoCFull asic chipMaster fixer_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster fixer_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+1950,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1951,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2331,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2332,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2333,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first", false,-1);
        tracep->declBus(c+2334,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2335,"ysyxSoCFull asic chipMaster fixer_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+2336,"ysyxSoCFull asic chipMaster fixer_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+2337,"ysyxSoCFull asic chipMaster fixer_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+2338,"ysyxSoCFull asic chipMaster fixer_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+1962,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2298,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2339,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2340,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2341,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first", false,-1);
        tracep->declBus(c+2342,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2343,"ysyxSoCFull asic chipMaster fixer_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2344,"ysyxSoCFull asic chipMaster fixer_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2345,"ysyxSoCFull asic chipMaster fixer_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+2346,"ysyxSoCFull asic chipMaster fixer_1 monitor denied", false,-1);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2347,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2348,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2349,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first", false,-1);
        tracep->declBus(c+2350,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2351,"ysyxSoCFull asic chipMaster fixer_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2352,"ysyxSoCFull asic chipMaster fixer_1 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2353,"ysyxSoCFull asic chipMaster fixer_1 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+2354,"ysyxSoCFull asic chipMaster fixer_1 monitor address_2", false,-1, 31,0);
        tracep->declArray(c+2355,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+2359,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+2375,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+2391,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2392,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2393,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_1", false,-1);
        tracep->declBus(c+2394,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2395,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2396,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_1", false,-1);
        tracep->declArray(c+18037,"ysyxSoCFull asic chipMaster fixer_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15228,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15229,"ysyxSoCFull asic chipMaster fixer_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15230,"ysyxSoCFull asic chipMaster fixer_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+2397,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+2401,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15234,"ysyxSoCFull asic chipMaster fixer_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2405,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2406,"ysyxSoCFull asic chipMaster fixer_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15235,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+2407,"ysyxSoCFull asic chipMaster fixer_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15251,"ysyxSoCFull asic chipMaster fixer_1 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2423,"ysyxSoCFull asic chipMaster fixer_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+2424,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+2428,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+2444,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2445,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2446,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_1", false,-1);
        tracep->declBus(c+2447,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2448,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2449,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_2", false,-1);
        tracep->declArray(c+14355,"ysyxSoCFull asic chipMaster fixer_1 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14359,"ysyxSoCFull asic chipMaster fixer_1 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14360,"ysyxSoCFull asic chipMaster fixer_1 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+2450,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+2454,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14364,"ysyxSoCFull asic chipMaster fixer_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2458,"ysyxSoCFull asic chipMaster fixer_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2459,"ysyxSoCFull asic chipMaster fixer_1 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14365,"ysyxSoCFull asic chipMaster fixer_1 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2475,"ysyxSoCFull asic chipMaster fixer_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2476,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_2", false,-1);
        tracep->declBus(c+2477,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2478,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2479,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_3", false,-1);
        tracep->declBit(c+2480,"ysyxSoCFull asic chipMaster fixer_1 monitor d_set", false,-1);
        tracep->declBit(c+14275,"ysyxSoCFull asic chipMaster fixer_1 monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster hints clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster hints reset", false,-1);
        tracep->declBit(c+17929,"ysyxSoCFull asic chipMaster hints auto_in_a_ready", false,-1);
        tracep->declBit(c+17930,"ysyxSoCFull asic chipMaster hints auto_in_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+194,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster hints auto_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster hints auto_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster hints auto_in_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster hints auto_in_d_valid", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster hints auto_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster hints auto_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster hints auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17927,"ysyxSoCFull asic chipMaster hints auto_out_a_ready", false,-1);
        tracep->declBit(c+17928,"ysyxSoCFull asic chipMaster hints auto_out_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+194,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster hints auto_out_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster hints auto_out_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster hints auto_out_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster hints auto_out_d_valid", false,-1);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster hints auto_out_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster hints auto_out_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster hints auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster hints monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster hints monitor_reset", false,-1);
        tracep->declBit(c+17929,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17930,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+2481,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster hints a_repeater_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster hints a_repeater_reset", false,-1);
        tracep->declBit(c+2482,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat", false,-1);
        tracep->declBit(c+2483,"ysyxSoCFull asic chipMaster hints a_repeater_io_full", false,-1);
        tracep->declBit(c+17929,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+17930,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+17927,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+17928,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+2484,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+2485,"ysyxSoCFull asic chipMaster hints isHint", false,-1);
        tracep->declBit(c+2486,"ysyxSoCFull asic chipMaster hints helpPP", false,-1);
        tracep->declBit(c+17928,"ysyxSoCFull asic chipMaster hints a_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1950,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2487,"ysyxSoCFull asic chipMaster hints mapPP", false,-1);
        tracep->declBus(c+2488,"ysyxSoCFull asic chipMaster hints bundleOut_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+2489,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1_opdata", false,-1);
        tracep->declBus(c+2490,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1", false,-1, 2,0);
        tracep->declBus(c+2491,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_counter", false,-1, 2,0);
        tracep->declBus(c+2492,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_counter1", false,-1, 2,0);
        tracep->declBit(c+2493,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_first", false,-1);
        tracep->declBit(c+2494,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_last", false,-1);
        tracep->declBus(c+2484,"ysyxSoCFull asic chipMaster hints a_bits_source", false,-1, 5,0);
        tracep->declBit(c+2495,"ysyxSoCFull asic chipMaster hints transform", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster hints monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster hints monitor reset", false,-1);
        tracep->declBit(c+17929,"ysyxSoCFull asic chipMaster hints monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17930,"ysyxSoCFull asic chipMaster hints monitor io_in_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster hints monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster hints monitor io_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster hints monitor io_in_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster hints monitor io_in_d_valid", false,-1);
        tracep->declBus(c+2481,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster hints monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster hints monitor io_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster hints monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2496,"ysyxSoCFull asic chipMaster hints monitor source_ok", false,-1);
        tracep->declBus(c+2497,"ysyxSoCFull asic chipMaster hints monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2498,"ysyxSoCFull asic chipMaster hints monitor is_aligned", false,-1);
        tracep->declBus(c+2499,"ysyxSoCFull asic chipMaster hints monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2500,"ysyxSoCFull asic chipMaster hints monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2501,"ysyxSoCFull asic chipMaster hints monitor mask_size", false,-1);
        tracep->declBit(c+2502,"ysyxSoCFull asic chipMaster hints monitor mask_bit", false,-1);
        tracep->declBit(c+2503,"ysyxSoCFull asic chipMaster hints monitor mask_nbit", false,-1);
        tracep->declBit(c+2504,"ysyxSoCFull asic chipMaster hints monitor mask_acc", false,-1);
        tracep->declBit(c+2505,"ysyxSoCFull asic chipMaster hints monitor mask_acc_1", false,-1);
        tracep->declBit(c+2506,"ysyxSoCFull asic chipMaster hints monitor mask_size_1", false,-1);
        tracep->declBit(c+2507,"ysyxSoCFull asic chipMaster hints monitor mask_bit_1", false,-1);
        tracep->declBit(c+2508,"ysyxSoCFull asic chipMaster hints monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2509,"ysyxSoCFull asic chipMaster hints monitor mask_eq_2", false,-1);
        tracep->declBit(c+2510,"ysyxSoCFull asic chipMaster hints monitor mask_acc_2", false,-1);
        tracep->declBit(c+2511,"ysyxSoCFull asic chipMaster hints monitor mask_eq_3", false,-1);
        tracep->declBit(c+2512,"ysyxSoCFull asic chipMaster hints monitor mask_acc_3", false,-1);
        tracep->declBit(c+2513,"ysyxSoCFull asic chipMaster hints monitor mask_eq_4", false,-1);
        tracep->declBit(c+2514,"ysyxSoCFull asic chipMaster hints monitor mask_acc_4", false,-1);
        tracep->declBit(c+2515,"ysyxSoCFull asic chipMaster hints monitor mask_eq_5", false,-1);
        tracep->declBit(c+2516,"ysyxSoCFull asic chipMaster hints monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster hints monitor mask_size_2", false,-1);
        tracep->declBit(c+2517,"ysyxSoCFull asic chipMaster hints monitor mask_bit_2", false,-1);
        tracep->declBit(c+2518,"ysyxSoCFull asic chipMaster hints monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2519,"ysyxSoCFull asic chipMaster hints monitor mask_eq_6", false,-1);
        tracep->declBit(c+2520,"ysyxSoCFull asic chipMaster hints monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2521,"ysyxSoCFull asic chipMaster hints monitor mask_eq_7", false,-1);
        tracep->declBit(c+2522,"ysyxSoCFull asic chipMaster hints monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2523,"ysyxSoCFull asic chipMaster hints monitor mask_eq_8", false,-1);
        tracep->declBit(c+2524,"ysyxSoCFull asic chipMaster hints monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2525,"ysyxSoCFull asic chipMaster hints monitor mask_eq_9", false,-1);
        tracep->declBit(c+2526,"ysyxSoCFull asic chipMaster hints monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2527,"ysyxSoCFull asic chipMaster hints monitor mask_eq_10", false,-1);
        tracep->declBit(c+2528,"ysyxSoCFull asic chipMaster hints monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2529,"ysyxSoCFull asic chipMaster hints monitor mask_eq_11", false,-1);
        tracep->declBit(c+2530,"ysyxSoCFull asic chipMaster hints monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2531,"ysyxSoCFull asic chipMaster hints monitor mask_eq_12", false,-1);
        tracep->declBit(c+2532,"ysyxSoCFull asic chipMaster hints monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2533,"ysyxSoCFull asic chipMaster hints monitor mask_eq_13", false,-1);
        tracep->declBit(c+2534,"ysyxSoCFull asic chipMaster hints monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2535,"ysyxSoCFull asic chipMaster hints monitor mask", false,-1, 7,0);
        tracep->declBit(c+2536,"ysyxSoCFull asic chipMaster hints monitor source_ok_1", false,-1);
        tracep->declBit(c+2537,"ysyxSoCFull asic chipMaster hints monitor source_ok_2", false,-1);
        tracep->declBus(c+241,"ysyxSoCFull asic chipMaster hints monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster hints monitor is_aligned_2", false,-1);
        tracep->declBit(c+243,"ysyxSoCFull asic chipMaster hints monitor address_ok_1", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster hints monitor sink_ok_1", false,-1);
        tracep->declBus(c+2538,"ysyxSoCFull asic chipMaster hints monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2539,"ysyxSoCFull asic chipMaster hints monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2540,"ysyxSoCFull asic chipMaster hints monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2541,"ysyxSoCFull asic chipMaster hints monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2542,"ysyxSoCFull asic chipMaster hints monitor a_first", false,-1);
        tracep->declBus(c+2543,"ysyxSoCFull asic chipMaster hints monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2544,"ysyxSoCFull asic chipMaster hints monitor param", false,-1, 2,0);
        tracep->declBus(c+2545,"ysyxSoCFull asic chipMaster hints monitor size", false,-1, 2,0);
        tracep->declBus(c+2546,"ysyxSoCFull asic chipMaster hints monitor source", false,-1, 5,0);
        tracep->declBus(c+2547,"ysyxSoCFull asic chipMaster hints monitor address", false,-1, 31,0);
        tracep->declBus(c+1962,"ysyxSoCFull asic chipMaster hints monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2548,"ysyxSoCFull asic chipMaster hints monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2549,"ysyxSoCFull asic chipMaster hints monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2550,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2551,"ysyxSoCFull asic chipMaster hints monitor d_first", false,-1);
        tracep->declBus(c+2552,"ysyxSoCFull asic chipMaster hints monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2553,"ysyxSoCFull asic chipMaster hints monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2554,"ysyxSoCFull asic chipMaster hints monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2555,"ysyxSoCFull asic chipMaster hints monitor source_1", false,-1, 5,0);
        tracep->declBit(c+2556,"ysyxSoCFull asic chipMaster hints monitor denied", false,-1);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster hints monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster hints monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2557,"ysyxSoCFull asic chipMaster hints monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2558,"ysyxSoCFull asic chipMaster hints monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2559,"ysyxSoCFull asic chipMaster hints monitor c_first", false,-1);
        tracep->declBus(c+2560,"ysyxSoCFull asic chipMaster hints monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2561,"ysyxSoCFull asic chipMaster hints monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2562,"ysyxSoCFull asic chipMaster hints monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2563,"ysyxSoCFull asic chipMaster hints monitor source_3", false,-1, 5,0);
        tracep->declBus(c+2564,"ysyxSoCFull asic chipMaster hints monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+2565,"ysyxSoCFull asic chipMaster hints monitor inflight", false,-1, 63,0);
        tracep->declArray(c+2567,"ysyxSoCFull asic chipMaster hints monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+2575,"ysyxSoCFull asic chipMaster hints monitor inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+2583,"ysyxSoCFull asic chipMaster hints monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2584,"ysyxSoCFull asic chipMaster hints monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2585,"ysyxSoCFull asic chipMaster hints monitor a_first_1", false,-1);
        tracep->declBus(c+2586,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2587,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2588,"ysyxSoCFull asic chipMaster hints monitor d_first_1", false,-1);
        tracep->declQuad(c+18041,"ysyxSoCFull asic chipMaster hints monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15267,"ysyxSoCFull asic chipMaster hints monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15268,"ysyxSoCFull asic chipMaster hints monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15269,"ysyxSoCFull asic chipMaster hints monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+2589,"ysyxSoCFull asic chipMaster hints monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+2591,"ysyxSoCFull asic chipMaster hints monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+15271,"ysyxSoCFull asic chipMaster hints monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2593,"ysyxSoCFull asic chipMaster hints monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2594,"ysyxSoCFull asic chipMaster hints monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15272,"ysyxSoCFull asic chipMaster hints monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+2595,"ysyxSoCFull asic chipMaster hints monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+15280,"ysyxSoCFull asic chipMaster hints monitor a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2603,"ysyxSoCFull asic chipMaster hints monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+2604,"ysyxSoCFull asic chipMaster hints monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+2606,"ysyxSoCFull asic chipMaster hints monitor inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+2614,"ysyxSoCFull asic chipMaster hints monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2615,"ysyxSoCFull asic chipMaster hints monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2616,"ysyxSoCFull asic chipMaster hints monitor c_first_1", false,-1);
        tracep->declBus(c+2617,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2618,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2619,"ysyxSoCFull asic chipMaster hints monitor d_first_2", false,-1);
        tracep->declQuad(c+14381,"ysyxSoCFull asic chipMaster hints monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+14383,"ysyxSoCFull asic chipMaster hints monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+14384,"ysyxSoCFull asic chipMaster hints monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+2620,"ysyxSoCFull asic chipMaster hints monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+2622,"ysyxSoCFull asic chipMaster hints monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+14386,"ysyxSoCFull asic chipMaster hints monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2624,"ysyxSoCFull asic chipMaster hints monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2625,"ysyxSoCFull asic chipMaster hints monitor d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+14387,"ysyxSoCFull asic chipMaster hints monitor c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2633,"ysyxSoCFull asic chipMaster hints monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2634,"ysyxSoCFull asic chipMaster hints monitor inflight_2", false,-1);
        tracep->declBus(c+2635,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2636,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2637,"ysyxSoCFull asic chipMaster hints monitor d_first_3", false,-1);
        tracep->declBit(c+2638,"ysyxSoCFull asic chipMaster hints monitor d_set", false,-1);
        tracep->declBit(c+14275,"ysyxSoCFull asic chipMaster hints monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster hints a_repeater clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster hints a_repeater reset", false,-1);
        tracep->declBit(c+2482,"ysyxSoCFull asic chipMaster hints a_repeater io_repeat", false,-1);
        tracep->declBit(c+2483,"ysyxSoCFull asic chipMaster hints a_repeater io_full", false,-1);
        tracep->declBit(c+17929,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_ready", false,-1);
        tracep->declBit(c+17930,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_valid", false,-1);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+17927,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_ready", false,-1);
        tracep->declBit(c+17928,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+2484,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+2483,"ysyxSoCFull asic chipMaster hints a_repeater full", false,-1);
        tracep->declBus(c+2639,"ysyxSoCFull asic chipMaster hints a_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+2640,"ysyxSoCFull asic chipMaster hints a_repeater saved_source", false,-1, 5,0);
        tracep->declBus(c+2641,"ysyxSoCFull asic chipMaster hints a_repeater saved_address", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_1 reset", false,-1);
        tracep->declBit(c+17912,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+17913,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+16158,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17929,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+17930,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+194,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_1 monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_1 monitor_reset", false,-1);
        tracep->declBit(c+18043,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17913,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+2642,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16158,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_reset", false,-1);
        tracep->declBit(c+2643,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_denied", false,-1);
        tracep->declQuad(c+2644,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+2539,"ysyxSoCFull asic chipMaster widget_1 hasData", false,-1);
        tracep->declBit(c+2646,"ysyxSoCFull asic chipMaster widget_1 limit", false,-1);
        tracep->declBit(c+2647,"ysyxSoCFull asic chipMaster widget_1 count", false,-1);
        tracep->declBit(c+2648,"ysyxSoCFull asic chipMaster widget_1 last", false,-1);
        tracep->declBit(c+2649,"ysyxSoCFull asic chipMaster widget_1 enable_0", false,-1);
        tracep->declBit(c+15288,"ysyxSoCFull asic chipMaster widget_1 bundleIn_0_a_ready", false,-1);
        tracep->declBit(c+2650,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+2651,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+2652,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+2653,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_lo", false,-1, 31,0);
        tracep->declBus(c+2499,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2500,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2501,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size", false,-1);
        tracep->declBit(c+2502,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit", false,-1);
        tracep->declBit(c+2503,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit", false,-1);
        tracep->declBit(c+2654,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc", false,-1);
        tracep->declBit(c+2655,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_1", false,-1);
        tracep->declBit(c+2506,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size_1", false,-1);
        tracep->declBit(c+2507,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit_1", false,-1);
        tracep->declBit(c+2508,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+2656,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_2", false,-1);
        tracep->declBit(c+2657,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_2", false,-1);
        tracep->declBit(c+2658,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_3", false,-1);
        tracep->declBit(c+2659,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_3", false,-1);
        tracep->declBit(c+2660,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_4", false,-1);
        tracep->declBit(c+2661,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_4", false,-1);
        tracep->declBit(c+2662,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_5", false,-1);
        tracep->declBit(c+2663,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size_2", false,-1);
        tracep->declBit(c+2517,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit_2", false,-1);
        tracep->declBit(c+2518,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit_2", false,-1);
        tracep->declBit(c+2664,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_6", false,-1);
        tracep->declBit(c+2665,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2666,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_7", false,-1);
        tracep->declBit(c+2667,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2668,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_8", false,-1);
        tracep->declBit(c+2669,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2670,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_9", false,-1);
        tracep->declBit(c+2671,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2672,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_10", false,-1);
        tracep->declBit(c+2673,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2674,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_11", false,-1);
        tracep->declBit(c+2675,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2676,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_12", false,-1);
        tracep->declBit(c+2677,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2678,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_13", false,-1);
        tracep->declBit(c+2679,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_hi_hi", false,-1);
        tracep->declBit(c+2680,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_rdata_written_once", false,-1);
        tracep->declBit(c+2681,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_masked_enable_0", false,-1);
        tracep->declBus(c+2682,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_rdata_0", false,-1, 3,0);
        tracep->declBus(c+2683,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_1", false,-1, 3,0);
        tracep->declBus(c+2684,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+2685,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+2686,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_1 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+523,"ysyxSoCFull asic chipMaster widget_1 repeat_hasData", false,-1);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+2688,"ysyxSoCFull asic chipMaster widget_1 repeat_limit", false,-1);
        tracep->declBit(c+2689,"ysyxSoCFull asic chipMaster widget_1 repeat_count", false,-1);
        tracep->declBit(c+2690,"ysyxSoCFull asic chipMaster widget_1 repeat_first", false,-1);
        tracep->declBit(c+2691,"ysyxSoCFull asic chipMaster widget_1 repeat_last", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1 cated_valid", false,-1);
        tracep->declBit(c+2692,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_0", false,-1);
        tracep->declBit(c+2693,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_1", false,-1);
        tracep->declBit(c+2694,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_2", false,-1);
        tracep->declBit(c+2695,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_3", false,-1);
        tracep->declBit(c+2696,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_4", false,-1);
        tracep->declBit(c+2697,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_5", false,-1);
        tracep->declBit(c+2698,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_6", false,-1);
        tracep->declBit(c+2699,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_7", false,-1);
        tracep->declBit(c+2700,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_8", false,-1);
        tracep->declBit(c+2701,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_9", false,-1);
        tracep->declBit(c+2702,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_10", false,-1);
        tracep->declBit(c+2703,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_11", false,-1);
        tracep->declBit(c+2704,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_12", false,-1);
        tracep->declBit(c+2705,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_13", false,-1);
        tracep->declBit(c+2706,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_14", false,-1);
        tracep->declBit(c+2707,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_15", false,-1);
        tracep->declBit(c+2708,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_16", false,-1);
        tracep->declBit(c+2709,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_17", false,-1);
        tracep->declBit(c+2710,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_18", false,-1);
        tracep->declBit(c+2711,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_19", false,-1);
        tracep->declBit(c+2712,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_20", false,-1);
        tracep->declBit(c+2713,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_21", false,-1);
        tracep->declBit(c+2714,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_22", false,-1);
        tracep->declBit(c+2715,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_23", false,-1);
        tracep->declBit(c+2716,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_24", false,-1);
        tracep->declBit(c+2717,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_25", false,-1);
        tracep->declBit(c+2718,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_26", false,-1);
        tracep->declBit(c+2719,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_27", false,-1);
        tracep->declBit(c+2720,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_28", false,-1);
        tracep->declBit(c+2721,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_29", false,-1);
        tracep->declBit(c+2722,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_30", false,-1);
        tracep->declBit(c+2723,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_31", false,-1);
        tracep->declBit(c+2724,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_32", false,-1);
        tracep->declBit(c+2725,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_33", false,-1);
        tracep->declBit(c+2726,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_34", false,-1);
        tracep->declBit(c+2727,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_35", false,-1);
        tracep->declBit(c+2728,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_36", false,-1);
        tracep->declBit(c+2729,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_37", false,-1);
        tracep->declBit(c+2730,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_38", false,-1);
        tracep->declBit(c+2731,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_39", false,-1);
        tracep->declBit(c+2732,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_40", false,-1);
        tracep->declBit(c+2733,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_41", false,-1);
        tracep->declBit(c+2734,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_42", false,-1);
        tracep->declBit(c+2735,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_43", false,-1);
        tracep->declBit(c+2736,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_44", false,-1);
        tracep->declBit(c+2737,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_45", false,-1);
        tracep->declBit(c+2738,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_46", false,-1);
        tracep->declBit(c+2739,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_47", false,-1);
        tracep->declBit(c+2740,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_48", false,-1);
        tracep->declBit(c+2741,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_49", false,-1);
        tracep->declBit(c+2742,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_50", false,-1);
        tracep->declBit(c+2743,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_51", false,-1);
        tracep->declBit(c+2744,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_52", false,-1);
        tracep->declBit(c+2745,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_53", false,-1);
        tracep->declBit(c+2746,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_54", false,-1);
        tracep->declBit(c+2747,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_55", false,-1);
        tracep->declBit(c+2748,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_56", false,-1);
        tracep->declBit(c+2749,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_57", false,-1);
        tracep->declBit(c+2750,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_58", false,-1);
        tracep->declBit(c+2751,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_59", false,-1);
        tracep->declBit(c+2752,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_60", false,-1);
        tracep->declBit(c+2753,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_61", false,-1);
        tracep->declBit(c+2754,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_62", false,-1);
        tracep->declBit(c+2755,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_63", false,-1);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1 cated_bits_source", false,-1, 5,0);
        tracep->declBit(c+2756,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_hold_r", false,-1);
        tracep->declBit(c+2757,"ysyxSoCFull asic chipMaster widget_1 repeat_sel", false,-1);
        tracep->declBit(c+2758,"ysyxSoCFull asic chipMaster widget_1 repeat_index", false,-1);
        tracep->declBus(c+2759,"ysyxSoCFull asic chipMaster widget_1 repeat_bundleIn_0_d_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+2760,"ysyxSoCFull asic chipMaster widget_1 repeat_bundleIn_0_d_bits_data_mux_1", false,-1, 31,0);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster widget_1 hasData_1", false,-1);
        tracep->declBit(c+2761,"ysyxSoCFull asic chipMaster widget_1 limit_1", false,-1);
        tracep->declBit(c+2762,"ysyxSoCFull asic chipMaster widget_1 count_1", false,-1);
        tracep->declBit(c+2763,"ysyxSoCFull asic chipMaster widget_1 last_1", false,-1);
        tracep->declBit(c+2764,"ysyxSoCFull asic chipMaster widget_1 bundleIn_0_c_ready", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_1 monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_1 monitor reset", false,-1);
        tracep->declBit(c+18043,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17913,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+2642,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16158,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2765,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok", false,-1);
        tracep->declBus(c+2497,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2498,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned", false,-1);
        tracep->declBit(c+2766,"ysyxSoCFull asic chipMaster widget_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+2767,"ysyxSoCFull asic chipMaster widget_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+2768,"ysyxSoCFull asic chipMaster widget_1 monitor mask_size", false,-1);
        tracep->declBit(c+2507,"ysyxSoCFull asic chipMaster widget_1 monitor mask_bit", false,-1);
        tracep->declBit(c+2508,"ysyxSoCFull asic chipMaster widget_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+2769,"ysyxSoCFull asic chipMaster widget_1 monitor mask_acc", false,-1);
        tracep->declBit(c+2770,"ysyxSoCFull asic chipMaster widget_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster widget_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+2517,"ysyxSoCFull asic chipMaster widget_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+2518,"ysyxSoCFull asic chipMaster widget_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2771,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+2772,"ysyxSoCFull asic chipMaster widget_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+2773,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+2774,"ysyxSoCFull asic chipMaster widget_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+2775,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+2776,"ysyxSoCFull asic chipMaster widget_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+2777,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+2778,"ysyxSoCFull asic chipMaster widget_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+2779,"ysyxSoCFull asic chipMaster widget_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+583,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+2537,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+241,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+243,"ysyxSoCFull asic chipMaster widget_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster widget_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+2780,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+2539,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2781,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+2782,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+2783,"ysyxSoCFull asic chipMaster widget_1 monitor a_first", false,-1);
        tracep->declBus(c+2784,"ysyxSoCFull asic chipMaster widget_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2785,"ysyxSoCFull asic chipMaster widget_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+2786,"ysyxSoCFull asic chipMaster widget_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+2787,"ysyxSoCFull asic chipMaster widget_1 monitor source", false,-1, 5,0);
        tracep->declBus(c+2788,"ysyxSoCFull asic chipMaster widget_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+523,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2789,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+2790,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+2791,"ysyxSoCFull asic chipMaster widget_1 monitor d_first", false,-1);
        tracep->declBus(c+2792,"ysyxSoCFull asic chipMaster widget_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2793,"ysyxSoCFull asic chipMaster widget_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2794,"ysyxSoCFull asic chipMaster widget_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2795,"ysyxSoCFull asic chipMaster widget_1 monitor source_1", false,-1, 5,0);
        tracep->declBit(c+2796,"ysyxSoCFull asic chipMaster widget_1 monitor denied", false,-1);
        tracep->declBus(c+2797,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2798,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+2799,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+2800,"ysyxSoCFull asic chipMaster widget_1 monitor c_first", false,-1);
        tracep->declBus(c+2801,"ysyxSoCFull asic chipMaster widget_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2802,"ysyxSoCFull asic chipMaster widget_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2803,"ysyxSoCFull asic chipMaster widget_1 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2804,"ysyxSoCFull asic chipMaster widget_1 monitor source_3", false,-1, 5,0);
        tracep->declBus(c+2805,"ysyxSoCFull asic chipMaster widget_1 monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+2806,"ysyxSoCFull asic chipMaster widget_1 monitor inflight", false,-1, 63,0);
        tracep->declArray(c+2808,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+2816,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+2824,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+2825,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+2826,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_1", false,-1);
        tracep->declBus(c+2827,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+2828,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+2829,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_1", false,-1);
        tracep->declQuad(c+18044,"ysyxSoCFull asic chipMaster widget_1 monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15289,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15290,"ysyxSoCFull asic chipMaster widget_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15291,"ysyxSoCFull asic chipMaster widget_1 monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+2830,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+2832,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+15293,"ysyxSoCFull asic chipMaster widget_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2834,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2835,"ysyxSoCFull asic chipMaster widget_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15294,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+2836,"ysyxSoCFull asic chipMaster widget_1 monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+15302,"ysyxSoCFull asic chipMaster widget_1 monitor a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2844,"ysyxSoCFull asic chipMaster widget_1 monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+2845,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+2847,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+2855,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+2856,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+2857,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_1", false,-1);
        tracep->declBus(c+2858,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+2859,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+2860,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_2", false,-1);
        tracep->declQuad(c+14395,"ysyxSoCFull asic chipMaster widget_1 monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+14397,"ysyxSoCFull asic chipMaster widget_1 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+14398,"ysyxSoCFull asic chipMaster widget_1 monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+2861,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+2863,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+14400,"ysyxSoCFull asic chipMaster widget_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2865,"ysyxSoCFull asic chipMaster widget_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2866,"ysyxSoCFull asic chipMaster widget_1 monitor d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+14401,"ysyxSoCFull asic chipMaster widget_1 monitor c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2874,"ysyxSoCFull asic chipMaster widget_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2875,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_2", false,-1);
        tracep->declBus(c+2876,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+2877,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+2878,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_3", false,-1);
        tracep->declBit(c+2879,"ysyxSoCFull asic chipMaster widget_1 monitor d_set", false,-1);
        tracep->declBit(c+14275,"ysyxSoCFull asic chipMaster widget_1 monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater reset", false,-1);
        tracep->declBit(c+2643,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+199,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_denied", false,-1);
        tracep->declQuad(c+200,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_denied", false,-1);
        tracep->declQuad(c+2644,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+2880,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater full", false,-1);
        tracep->declBus(c+2881,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+2882,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_param", false,-1, 1,0);
        tracep->declBus(c+2883,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+2884,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_source", false,-1, 5,0);
        tracep->declBit(c+2885,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_denied", false,-1);
        tracep->declQuad(c+2886,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+2888,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_2 reset", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_ready", false,-1);
        tracep->declBit(c+17907,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17908,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+126,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+127,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_ready", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_valid", false,-1);
        tracep->declBus(c+129,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+133,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic chipMaster widget_2 auto_in_e_valid", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_ready", false,-1);
        tracep->declBit(c+17919,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_valid", false,-1);
        tracep->declBus(c+17920,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15049,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17921,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17922,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17923,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17924,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_ready", false,-1);
        tracep->declBit(c+16159,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_valid", false,-1);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+185,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_ready", false,-1);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_valid", false,-1);
        tracep->declBus(c+129,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+133,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+187,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic chipMaster widget_2 auto_out_e_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_2 monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_2 monitor_reset", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17907,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17908,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+126,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+127,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+2889,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+129,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+133,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+2890,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_reset", false,-1);
        tracep->declBit(c+18046,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+17907,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+17908,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+17919,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+17920,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15049,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+17921,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17922,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+17923,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18047,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_reset", false,-1);
        tracep->declBit(c+2891,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_repeat", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+126,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_ready", false,-1);
        tracep->declBit(c+16159,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_valid", false,-1);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+17920,"ysyxSoCFull asic chipMaster widget_2 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+18020,"ysyxSoCFull asic chipMaster widget_2 repeat_hasData", false,-1);
        tracep->declBus(c+17921,"ysyxSoCFull asic chipMaster widget_2 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+18048,"ysyxSoCFull asic chipMaster widget_2 repeat_limit", false,-1);
        tracep->declBit(c+2892,"ysyxSoCFull asic chipMaster widget_2 repeat_count", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull asic chipMaster widget_2 repeat_last", false,-1);
        tracep->declBit(c+17919,"ysyxSoCFull asic chipMaster widget_2 cated_valid", false,-1);
        tracep->declBus(c+17923,"ysyxSoCFull asic chipMaster widget_2 cated_bits_address", false,-1, 12,0);
        tracep->declBit(c+18050,"ysyxSoCFull asic chipMaster widget_2 repeat_sel", false,-1);
        tracep->declBit(c+15310,"ysyxSoCFull asic chipMaster widget_2 repeat_index", false,-1);
        tracep->declBus(c+18047,"ysyxSoCFull asic chipMaster widget_2 cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+18051,"ysyxSoCFull asic chipMaster widget_2 repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+18052,"ysyxSoCFull asic chipMaster widget_2 repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster widget_2 hasData", false,-1);
        tracep->declBit(c+2893,"ysyxSoCFull asic chipMaster widget_2 limit", false,-1);
        tracep->declBit(c+2894,"ysyxSoCFull asic chipMaster widget_2 count", false,-1);
        tracep->declBit(c+2895,"ysyxSoCFull asic chipMaster widget_2 last", false,-1);
        tracep->declBit(c+2896,"ysyxSoCFull asic chipMaster widget_2 corrupt_reg", false,-1);
        tracep->declBit(c+2890,"ysyxSoCFull asic chipMaster widget_2 corrupt_out", false,-1);
        tracep->declBit(c+2897,"ysyxSoCFull asic chipMaster widget_2 bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster widget_2 cated_1_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1417,"ysyxSoCFull asic chipMaster widget_2 repeat_hasData_1", false,-1);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_2 cated_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+2898,"ysyxSoCFull asic chipMaster widget_2 repeat_limit_1", false,-1);
        tracep->declBit(c+2899,"ysyxSoCFull asic chipMaster widget_2 repeat_count_1", false,-1);
        tracep->declBit(c+2900,"ysyxSoCFull asic chipMaster widget_2 repeat_last_1", false,-1);
        tracep->declBit(c+16159,"ysyxSoCFull asic chipMaster widget_2 cated_1_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_2 monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_2 monitor reset", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17907,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17908,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+126,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+127,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+2889,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+129,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+133,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+2890,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_e_valid", false,-1);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18053,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok", false,-1);
        tracep->declBus(c+17935,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18054,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned", false,-1);
        tracep->declBus(c+17937,"ysyxSoCFull asic chipMaster widget_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+17938,"ysyxSoCFull asic chipMaster widget_2 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+17939,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size", false,-1);
        tracep->declBit(c+18055,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit", false,-1);
        tracep->declBit(c+18056,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit", false,-1);
        tracep->declBit(c+18057,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc", false,-1);
        tracep->declBit(c+18058,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_1", false,-1);
        tracep->declBit(c+17944,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size_1", false,-1);
        tracep->declBit(c+18059,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18060,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18061,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18062,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_2", false,-1);
        tracep->declBit(c+18063,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18064,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_3", false,-1);
        tracep->declBit(c+18065,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_4", false,-1);
        tracep->declBit(c+18067,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18068,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size_2", false,-1);
        tracep->declBit(c+18069,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit_2", false,-1);
        tracep->declBit(c+18070,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18071,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_6", false,-1);
        tracep->declBit(c+18072,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18073,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_7", false,-1);
        tracep->declBit(c+18074,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18075,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_8", false,-1);
        tracep->declBit(c+18076,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18077,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_9", false,-1);
        tracep->declBit(c+18078,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18079,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_10", false,-1);
        tracep->declBit(c+18080,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18081,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_11", false,-1);
        tracep->declBit(c+18082,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18083,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_12", false,-1);
        tracep->declBit(c+18084,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_13", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18087,"ysyxSoCFull asic chipMaster widget_2 monitor mask", false,-1, 7,0);
        tracep->declBit(c+2901,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok_1", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok_2", false,-1);
        tracep->declBus(c+241,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+2902,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_2", false,-1);
        tracep->declBus(c+17974,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+17975,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2903,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2904,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2905,"ysyxSoCFull asic chipMaster widget_2 monitor a_first", false,-1);
        tracep->declBus(c+2906,"ysyxSoCFull asic chipMaster widget_2 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2907,"ysyxSoCFull asic chipMaster widget_2 monitor param", false,-1, 2,0);
        tracep->declBus(c+2908,"ysyxSoCFull asic chipMaster widget_2 monitor size", false,-1, 2,0);
        tracep->declBus(c+2909,"ysyxSoCFull asic chipMaster widget_2 monitor source", false,-1, 6,0);
        tracep->declBus(c+2910,"ysyxSoCFull asic chipMaster widget_2 monitor address", false,-1, 12,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2911,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2912,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2913,"ysyxSoCFull asic chipMaster widget_2 monitor d_first", false,-1);
        tracep->declBus(c+2914,"ysyxSoCFull asic chipMaster widget_2 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2915,"ysyxSoCFull asic chipMaster widget_2 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2916,"ysyxSoCFull asic chipMaster widget_2 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2917,"ysyxSoCFull asic chipMaster widget_2 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+2918,"ysyxSoCFull asic chipMaster widget_2 monitor denied", false,-1);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2919,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2920,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2921,"ysyxSoCFull asic chipMaster widget_2 monitor c_first", false,-1);
        tracep->declBus(c+2922,"ysyxSoCFull asic chipMaster widget_2 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2923,"ysyxSoCFull asic chipMaster widget_2 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2924,"ysyxSoCFull asic chipMaster widget_2 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2925,"ysyxSoCFull asic chipMaster widget_2 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+2926,"ysyxSoCFull asic chipMaster widget_2 monitor address_2", false,-1, 12,0);
        tracep->declArray(c+2927,"ysyxSoCFull asic chipMaster widget_2 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+2931,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+2947,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+2963,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2964,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2965,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_1", false,-1);
        tracep->declBus(c+2966,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2967,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2968,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_1", false,-1);
        tracep->declArray(c+18088,"ysyxSoCFull asic chipMaster widget_2 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15311,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15312,"ysyxSoCFull asic chipMaster widget_2 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15313,"ysyxSoCFull asic chipMaster widget_2 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+2969,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+2973,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15317,"ysyxSoCFull asic chipMaster widget_2 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2977,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2978,"ysyxSoCFull asic chipMaster widget_2 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15318,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+2979,"ysyxSoCFull asic chipMaster widget_2 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15334,"ysyxSoCFull asic chipMaster widget_2 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2995,"ysyxSoCFull asic chipMaster widget_2 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+2996,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+3000,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+3016,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3017,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3018,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_1", false,-1);
        tracep->declBus(c+3019,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+3020,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+3021,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_2", false,-1);
        tracep->declArray(c+14409,"ysyxSoCFull asic chipMaster widget_2 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14413,"ysyxSoCFull asic chipMaster widget_2 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14414,"ysyxSoCFull asic chipMaster widget_2 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+3022,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+3026,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14418,"ysyxSoCFull asic chipMaster widget_2 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+3030,"ysyxSoCFull asic chipMaster widget_2 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+3031,"ysyxSoCFull asic chipMaster widget_2 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14419,"ysyxSoCFull asic chipMaster widget_2 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+3047,"ysyxSoCFull asic chipMaster widget_2 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+3048,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_2", false,-1);
        tracep->declBus(c+3049,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+3050,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+3051,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_3", false,-1);
        tracep->declBit(c+3052,"ysyxSoCFull asic chipMaster widget_2 monitor d_set", false,-1);
        tracep->declBit(c+16177,"ysyxSoCFull asic chipMaster widget_2 monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater reset", false,-1);
        tracep->declBit(c+18046,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+17907,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17900,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17902,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+17908,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+17919,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+17920,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15049,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+17921,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17922,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+17923,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18047,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+3053,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater full", false,-1);
        tracep->declBus(c+3054,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3055,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_param", false,-1, 2,0);
        tracep->declBus(c+3056,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+3057,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_source", false,-1, 6,0);
        tracep->declBus(c+3058,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_address", false,-1, 12,0);
        tracep->declBus(c+3059,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declBit(c+3060,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 reset", false,-1);
        tracep->declBit(c+2891,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_repeat", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_ready", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_valid", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+126,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_ready", false,-1);
        tracep->declBit(c+16159,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_valid", false,-1);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_address", false,-1, 12,0);
        tracep->declBit(c+3061,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 full", false,-1);
        tracep->declBus(c+3062,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3063,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_param", false,-1, 2,0);
        tracep->declBus(c+3064,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_size", false,-1, 2,0);
        tracep->declBus(c+3065,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_source", false,-1, 6,0);
        tracep->declBus(c+3066,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_address", false,-1, 12,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic axi4xbar clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic axi4xbar reset", false,-1);
        tracep->declBit(c+14752,"ysyxSoCFull asic axi4xbar auto_in_awready", false,-1);
        tracep->declBit(c+17049,"ysyxSoCFull asic axi4xbar auto_in_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic axi4xbar auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17029,"ysyxSoCFull asic axi4xbar auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic axi4xbar auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic axi4xbar auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic axi4xbar auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+17050,"ysyxSoCFull asic axi4xbar auto_in_wready", false,-1);
        tracep->declBit(c+17051,"ysyxSoCFull asic axi4xbar auto_in_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic axi4xbar auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic axi4xbar auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic axi4xbar auto_in_wlast", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic axi4xbar auto_in_bready", false,-1);
        tracep->declBit(c+14753,"ysyxSoCFull asic axi4xbar auto_in_bvalid", false,-1);
        tracep->declBus(c+17053,"ysyxSoCFull asic axi4xbar auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+14754,"ysyxSoCFull asic axi4xbar auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+17054,"ysyxSoCFull asic axi4xbar auto_in_arready", false,-1);
        tracep->declBit(c+17055,"ysyxSoCFull asic axi4xbar auto_in_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic axi4xbar auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic axi4xbar auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic axi4xbar auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic axi4xbar auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic axi4xbar auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic axi4xbar auto_in_rready", false,-1);
        tracep->declBit(c+17056,"ysyxSoCFull asic axi4xbar auto_in_rvalid", false,-1);
        tracep->declBus(c+17057,"ysyxSoCFull asic axi4xbar auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+17058,"ysyxSoCFull asic axi4xbar auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14755,"ysyxSoCFull asic axi4xbar auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17060,"ysyxSoCFull asic axi4xbar auto_in_rlast", false,-1);
        tracep->declBit(c+95,"ysyxSoCFull asic axi4xbar auto_out_1_awready", false,-1);
        tracep->declBit(c+17061,"ysyxSoCFull asic axi4xbar auto_out_1_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic axi4xbar auto_out_1_awid", false,-1, 3,0);
        tracep->declBus(c+17062,"ysyxSoCFull asic axi4xbar auto_out_1_awaddr", false,-1, 29,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic axi4xbar auto_out_1_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic axi4xbar auto_out_1_awsize", false,-1, 2,0);
        tracep->declBit(c+96,"ysyxSoCFull asic axi4xbar auto_out_1_wready", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic axi4xbar auto_out_1_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic axi4xbar auto_out_1_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic axi4xbar auto_out_1_wstrb", false,-1, 7,0);
        tracep->declBit(c+14756,"ysyxSoCFull asic axi4xbar auto_out_1_bready", false,-1);
        tracep->declBit(c+97,"ysyxSoCFull asic axi4xbar auto_out_1_bvalid", false,-1);
        tracep->declBus(c+98,"ysyxSoCFull asic axi4xbar auto_out_1_bid", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic axi4xbar auto_out_1_bresp", false,-1, 1,0);
        tracep->declBit(c+99,"ysyxSoCFull asic axi4xbar auto_out_1_arready", false,-1);
        tracep->declBit(c+17064,"ysyxSoCFull asic axi4xbar auto_out_1_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic axi4xbar auto_out_1_arid", false,-1, 3,0);
        tracep->declBus(c+17065,"ysyxSoCFull asic axi4xbar auto_out_1_araddr", false,-1, 29,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic axi4xbar auto_out_1_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic axi4xbar auto_out_1_arsize", false,-1, 2,0);
        tracep->declBit(c+14757,"ysyxSoCFull asic axi4xbar auto_out_1_rready", false,-1);
        tracep->declBit(c+17847,"ysyxSoCFull asic axi4xbar auto_out_1_rvalid", false,-1);
        tracep->declBus(c+100,"ysyxSoCFull asic axi4xbar auto_out_1_rid", false,-1, 3,0);
        tracep->declQuad(c+19358,"ysyxSoCFull asic axi4xbar auto_out_1_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic axi4xbar auto_out_1_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull asic axi4xbar auto_out_0_awready", false,-1);
        tracep->declBit(c+17027,"ysyxSoCFull asic axi4xbar auto_out_0_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic axi4xbar auto_out_0_awid", false,-1, 3,0);
        tracep->declBus(c+17029,"ysyxSoCFull asic axi4xbar auto_out_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic axi4xbar auto_out_0_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic axi4xbar auto_out_0_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic axi4xbar auto_out_0_awburst", false,-1, 1,0);
        tracep->declBit(c+93,"ysyxSoCFull asic axi4xbar auto_out_0_wready", false,-1);
        tracep->declBit(c+17033,"ysyxSoCFull asic axi4xbar auto_out_0_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic axi4xbar auto_out_0_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic axi4xbar auto_out_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic axi4xbar auto_out_0_wlast", false,-1);
        tracep->declBit(c+17038,"ysyxSoCFull asic axi4xbar auto_out_0_bready", false,-1);
        tracep->declBit(c+17039,"ysyxSoCFull asic axi4xbar auto_out_0_bvalid", false,-1);
        tracep->declBus(c+14746,"ysyxSoCFull asic axi4xbar auto_out_0_bid", false,-1, 3,0);
        tracep->declBus(c+14747,"ysyxSoCFull asic axi4xbar auto_out_0_bresp", false,-1, 1,0);
        tracep->declBit(c+94,"ysyxSoCFull asic axi4xbar auto_out_0_arready", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic axi4xbar auto_out_0_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic axi4xbar auto_out_0_arid", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic axi4xbar auto_out_0_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic axi4xbar auto_out_0_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic axi4xbar auto_out_0_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic axi4xbar auto_out_0_arburst", false,-1, 1,0);
        tracep->declBit(c+17046,"ysyxSoCFull asic axi4xbar auto_out_0_rready", false,-1);
        tracep->declBit(c+17047,"ysyxSoCFull asic axi4xbar auto_out_0_rvalid", false,-1);
        tracep->declBus(c+14748,"ysyxSoCFull asic axi4xbar auto_out_0_rid", false,-1, 3,0);
        tracep->declQuad(c+14749,"ysyxSoCFull asic axi4xbar auto_out_0_rdata", false,-1, 63,0);
        tracep->declBus(c+14751,"ysyxSoCFull asic axi4xbar auto_out_0_rresp", false,-1, 1,0);
        tracep->declBit(c+17048,"ysyxSoCFull asic axi4xbar auto_out_0_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic axi4xbar awIn_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic axi4xbar awIn_0_reset", false,-1);
        tracep->declBit(c+3067,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_ready", false,-1);
        tracep->declBit(c+17365,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_valid", false,-1);
        tracep->declBus(c+17366,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_bits", false,-1, 1,0);
        tracep->declBit(c+17367,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_ready", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_valid", false,-1);
        tracep->declBus(c+17369,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_bits", false,-1, 1,0);
        tracep->declBit(c+17370,"ysyxSoCFull asic axi4xbar requestARIO_0_0", false,-1);
        tracep->declBit(c+17371,"ysyxSoCFull asic axi4xbar requestARIO_0_1", false,-1);
        tracep->declBit(c+17372,"ysyxSoCFull asic axi4xbar requestAWIO_0_0", false,-1);
        tracep->declBit(c+17373,"ysyxSoCFull asic axi4xbar requestAWIO_0_1", false,-1);
        tracep->declBit(c+17374,"ysyxSoCFull asic axi4xbar requestWIO_0_0", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull asic axi4xbar requestWIO_0_1", false,-1);
        tracep->declBit(c+3068,"ysyxSoCFull asic axi4xbar idle_2", false,-1);
        tracep->declBus(c+17376,"ysyxSoCFull asic axi4xbar readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+3069,"ysyxSoCFull asic axi4xbar readys_mask", false,-1, 1,0);
        tracep->declBus(c+14807,"ysyxSoCFull asic axi4xbar readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+17377,"ysyxSoCFull asic axi4xbar readys_filter", false,-1, 3,0);
        tracep->declBus(c+17378,"ysyxSoCFull asic axi4xbar readys_unready", false,-1, 3,0);
        tracep->declBus(c+17379,"ysyxSoCFull asic axi4xbar readys_readys", false,-1, 1,0);
        tracep->declBit(c+17380,"ysyxSoCFull asic axi4xbar readys_2_0", false,-1);
        tracep->declBit(c+17381,"ysyxSoCFull asic axi4xbar winner_2_0", false,-1);
        tracep->declBit(c+3070,"ysyxSoCFull asic axi4xbar state_2_0", false,-1);
        tracep->declBit(c+17382,"ysyxSoCFull asic axi4xbar muxState_2_0", false,-1);
        tracep->declBit(c+17383,"ysyxSoCFull asic axi4xbar readys_2_1", false,-1);
        tracep->declBit(c+17384,"ysyxSoCFull asic axi4xbar winner_2_1", false,-1);
        tracep->declBit(c+3071,"ysyxSoCFull asic axi4xbar state_2_1", false,-1);
        tracep->declBit(c+17385,"ysyxSoCFull asic axi4xbar muxState_2_1", false,-1);
        tracep->declBus(c+17386,"ysyxSoCFull asic axi4xbar in_0_rid", false,-1, 3,0);
        tracep->declBit(c+3072,"ysyxSoCFull asic axi4xbar idle_3", false,-1);
        tracep->declBus(c+17387,"ysyxSoCFull asic axi4xbar readys_filter_lo_1", false,-1, 1,0);
        tracep->declBus(c+3073,"ysyxSoCFull asic axi4xbar readys_mask_1", false,-1, 1,0);
        tracep->declBus(c+14808,"ysyxSoCFull asic axi4xbar readys_filter_hi_1", false,-1, 1,0);
        tracep->declBus(c+17388,"ysyxSoCFull asic axi4xbar readys_filter_1", false,-1, 3,0);
        tracep->declBus(c+17389,"ysyxSoCFull asic axi4xbar readys_unready_1", false,-1, 3,0);
        tracep->declBus(c+17390,"ysyxSoCFull asic axi4xbar readys_readys_1", false,-1, 1,0);
        tracep->declBit(c+17391,"ysyxSoCFull asic axi4xbar readys_3_0", false,-1);
        tracep->declBit(c+17392,"ysyxSoCFull asic axi4xbar winner_3_0", false,-1);
        tracep->declBit(c+3074,"ysyxSoCFull asic axi4xbar state_3_0", false,-1);
        tracep->declBit(c+17393,"ysyxSoCFull asic axi4xbar muxState_3_0", false,-1);
        tracep->declBit(c+17394,"ysyxSoCFull asic axi4xbar readys_3_1", false,-1);
        tracep->declBit(c+17395,"ysyxSoCFull asic axi4xbar winner_3_1", false,-1);
        tracep->declBit(c+3075,"ysyxSoCFull asic axi4xbar state_3_1", false,-1);
        tracep->declBit(c+17396,"ysyxSoCFull asic axi4xbar muxState_3_1", false,-1);
        tracep->declBus(c+17397,"ysyxSoCFull asic axi4xbar in_0_bid", false,-1, 3,0);
        tracep->declBus(c+17398,"ysyxSoCFull asic axi4xbar arSel", false,-1, 15,0);
        tracep->declBus(c+17399,"ysyxSoCFull asic axi4xbar awSel", false,-1, 15,0);
        tracep->declBus(c+17400,"ysyxSoCFull asic axi4xbar rSel", false,-1, 15,0);
        tracep->declBus(c+17401,"ysyxSoCFull asic axi4xbar bSel", false,-1, 15,0);
        tracep->declBit(c+17402,"ysyxSoCFull asic axi4xbar arTag", false,-1);
        tracep->declBit(c+17403,"ysyxSoCFull asic axi4xbar awTag", false,-1);
        tracep->declBit(c+17404,"ysyxSoCFull asic axi4xbar in_0_arready", false,-1);
        tracep->declBus(c+3076,"ysyxSoCFull asic axi4xbar arFIFOMap_15_count", false,-1, 2,0);
        tracep->declBit(c+3077,"ysyxSoCFull asic axi4xbar arFIFOMap_15_last", false,-1);
        tracep->declBit(c+14809,"ysyxSoCFull asic axi4xbar arFIFOMap_15_portMatch", false,-1);
        tracep->declBit(c+14810,"ysyxSoCFull asic axi4xbar arFIFOMap_15", false,-1);
        tracep->declBus(c+3078,"ysyxSoCFull asic axi4xbar arFIFOMap_14_count", false,-1, 2,0);
        tracep->declBit(c+3079,"ysyxSoCFull asic axi4xbar arFIFOMap_14_last", false,-1);
        tracep->declBit(c+14811,"ysyxSoCFull asic axi4xbar arFIFOMap_14_portMatch", false,-1);
        tracep->declBit(c+14812,"ysyxSoCFull asic axi4xbar arFIFOMap_14", false,-1);
        tracep->declBus(c+3080,"ysyxSoCFull asic axi4xbar arFIFOMap_13_count", false,-1, 2,0);
        tracep->declBit(c+3081,"ysyxSoCFull asic axi4xbar arFIFOMap_13_last", false,-1);
        tracep->declBit(c+14813,"ysyxSoCFull asic axi4xbar arFIFOMap_13_portMatch", false,-1);
        tracep->declBit(c+14814,"ysyxSoCFull asic axi4xbar arFIFOMap_13", false,-1);
        tracep->declBus(c+3082,"ysyxSoCFull asic axi4xbar arFIFOMap_12_count", false,-1, 2,0);
        tracep->declBit(c+3083,"ysyxSoCFull asic axi4xbar arFIFOMap_12_last", false,-1);
        tracep->declBit(c+14815,"ysyxSoCFull asic axi4xbar arFIFOMap_12_portMatch", false,-1);
        tracep->declBit(c+14816,"ysyxSoCFull asic axi4xbar arFIFOMap_12", false,-1);
        tracep->declBus(c+3084,"ysyxSoCFull asic axi4xbar arFIFOMap_11_count", false,-1, 2,0);
        tracep->declBit(c+3085,"ysyxSoCFull asic axi4xbar arFIFOMap_11_last", false,-1);
        tracep->declBit(c+14817,"ysyxSoCFull asic axi4xbar arFIFOMap_11_portMatch", false,-1);
        tracep->declBit(c+14818,"ysyxSoCFull asic axi4xbar arFIFOMap_11", false,-1);
        tracep->declBus(c+3086,"ysyxSoCFull asic axi4xbar arFIFOMap_10_count", false,-1, 2,0);
        tracep->declBit(c+3087,"ysyxSoCFull asic axi4xbar arFIFOMap_10_last", false,-1);
        tracep->declBit(c+14819,"ysyxSoCFull asic axi4xbar arFIFOMap_10_portMatch", false,-1);
        tracep->declBit(c+14820,"ysyxSoCFull asic axi4xbar arFIFOMap_10", false,-1);
        tracep->declBus(c+3088,"ysyxSoCFull asic axi4xbar arFIFOMap_9_count", false,-1, 2,0);
        tracep->declBit(c+3089,"ysyxSoCFull asic axi4xbar arFIFOMap_9_last", false,-1);
        tracep->declBit(c+14821,"ysyxSoCFull asic axi4xbar arFIFOMap_9_portMatch", false,-1);
        tracep->declBit(c+14822,"ysyxSoCFull asic axi4xbar arFIFOMap_9", false,-1);
        tracep->declBus(c+3090,"ysyxSoCFull asic axi4xbar arFIFOMap_8_count", false,-1, 2,0);
        tracep->declBit(c+3091,"ysyxSoCFull asic axi4xbar arFIFOMap_8_last", false,-1);
        tracep->declBit(c+14823,"ysyxSoCFull asic axi4xbar arFIFOMap_8_portMatch", false,-1);
        tracep->declBit(c+14824,"ysyxSoCFull asic axi4xbar arFIFOMap_8", false,-1);
        tracep->declBus(c+3092,"ysyxSoCFull asic axi4xbar arFIFOMap_7_count", false,-1, 2,0);
        tracep->declBit(c+3093,"ysyxSoCFull asic axi4xbar arFIFOMap_7_last", false,-1);
        tracep->declBit(c+14825,"ysyxSoCFull asic axi4xbar arFIFOMap_7_portMatch", false,-1);
        tracep->declBit(c+14826,"ysyxSoCFull asic axi4xbar arFIFOMap_7", false,-1);
        tracep->declBus(c+3094,"ysyxSoCFull asic axi4xbar arFIFOMap_6_count", false,-1, 2,0);
        tracep->declBit(c+3095,"ysyxSoCFull asic axi4xbar arFIFOMap_6_last", false,-1);
        tracep->declBit(c+14827,"ysyxSoCFull asic axi4xbar arFIFOMap_6_portMatch", false,-1);
        tracep->declBit(c+14828,"ysyxSoCFull asic axi4xbar arFIFOMap_6", false,-1);
        tracep->declBus(c+3096,"ysyxSoCFull asic axi4xbar arFIFOMap_5_count", false,-1, 2,0);
        tracep->declBit(c+3097,"ysyxSoCFull asic axi4xbar arFIFOMap_5_last", false,-1);
        tracep->declBit(c+14829,"ysyxSoCFull asic axi4xbar arFIFOMap_5_portMatch", false,-1);
        tracep->declBit(c+14830,"ysyxSoCFull asic axi4xbar arFIFOMap_5", false,-1);
        tracep->declBus(c+3098,"ysyxSoCFull asic axi4xbar arFIFOMap_4_count", false,-1, 2,0);
        tracep->declBit(c+3099,"ysyxSoCFull asic axi4xbar arFIFOMap_4_last", false,-1);
        tracep->declBit(c+14831,"ysyxSoCFull asic axi4xbar arFIFOMap_4_portMatch", false,-1);
        tracep->declBit(c+14832,"ysyxSoCFull asic axi4xbar arFIFOMap_4", false,-1);
        tracep->declBus(c+3100,"ysyxSoCFull asic axi4xbar arFIFOMap_3_count", false,-1, 2,0);
        tracep->declBit(c+3101,"ysyxSoCFull asic axi4xbar arFIFOMap_3_last", false,-1);
        tracep->declBit(c+14833,"ysyxSoCFull asic axi4xbar arFIFOMap_3_portMatch", false,-1);
        tracep->declBit(c+14834,"ysyxSoCFull asic axi4xbar arFIFOMap_3", false,-1);
        tracep->declBus(c+3102,"ysyxSoCFull asic axi4xbar arFIFOMap_2_count", false,-1, 2,0);
        tracep->declBit(c+3103,"ysyxSoCFull asic axi4xbar arFIFOMap_2_last", false,-1);
        tracep->declBit(c+14835,"ysyxSoCFull asic axi4xbar arFIFOMap_2_portMatch", false,-1);
        tracep->declBit(c+14836,"ysyxSoCFull asic axi4xbar arFIFOMap_2", false,-1);
        tracep->declBus(c+3104,"ysyxSoCFull asic axi4xbar arFIFOMap_1_count", false,-1, 2,0);
        tracep->declBit(c+3105,"ysyxSoCFull asic axi4xbar arFIFOMap_1_last", false,-1);
        tracep->declBit(c+14837,"ysyxSoCFull asic axi4xbar arFIFOMap_1_portMatch", false,-1);
        tracep->declBit(c+14838,"ysyxSoCFull asic axi4xbar arFIFOMap_1", false,-1);
        tracep->declBus(c+3106,"ysyxSoCFull asic axi4xbar arFIFOMap_0_count", false,-1, 2,0);
        tracep->declBit(c+3107,"ysyxSoCFull asic axi4xbar arFIFOMap_0_last", false,-1);
        tracep->declBit(c+14839,"ysyxSoCFull asic axi4xbar arFIFOMap_0_portMatch", false,-1);
        tracep->declBit(c+14840,"ysyxSoCFull asic axi4xbar arFIFOMap_0", false,-1);
        tracep->declBit(c+17054,"ysyxSoCFull asic axi4xbar io_in_0_arready", false,-1);
        tracep->declBit(c+17405,"ysyxSoCFull asic axi4xbar anyValid", false,-1);
        tracep->declBit(c+14841,"ysyxSoCFull asic axi4xbar in_0_rvalid", false,-1);
        tracep->declBit(c+17406,"ysyxSoCFull asic axi4xbar in_0_rlast", false,-1);
        tracep->declBit(c+17407,"ysyxSoCFull asic axi4xbar in_0_awready", false,-1);
        tracep->declBit(c+3108,"ysyxSoCFull asic axi4xbar latched", false,-1);
        tracep->declBus(c+3109,"ysyxSoCFull asic axi4xbar awFIFOMap_15_count", false,-1, 2,0);
        tracep->declBit(c+3110,"ysyxSoCFull asic axi4xbar awFIFOMap_15_last", false,-1);
        tracep->declBit(c+14842,"ysyxSoCFull asic axi4xbar awFIFOMap_15_portMatch", false,-1);
        tracep->declBit(c+14843,"ysyxSoCFull asic axi4xbar awFIFOMap_15", false,-1);
        tracep->declBus(c+3111,"ysyxSoCFull asic axi4xbar awFIFOMap_14_count", false,-1, 2,0);
        tracep->declBit(c+3112,"ysyxSoCFull asic axi4xbar awFIFOMap_14_last", false,-1);
        tracep->declBit(c+14844,"ysyxSoCFull asic axi4xbar awFIFOMap_14_portMatch", false,-1);
        tracep->declBit(c+14845,"ysyxSoCFull asic axi4xbar awFIFOMap_14", false,-1);
        tracep->declBus(c+3113,"ysyxSoCFull asic axi4xbar awFIFOMap_13_count", false,-1, 2,0);
        tracep->declBit(c+3114,"ysyxSoCFull asic axi4xbar awFIFOMap_13_last", false,-1);
        tracep->declBit(c+14846,"ysyxSoCFull asic axi4xbar awFIFOMap_13_portMatch", false,-1);
        tracep->declBit(c+14847,"ysyxSoCFull asic axi4xbar awFIFOMap_13", false,-1);
        tracep->declBus(c+3115,"ysyxSoCFull asic axi4xbar awFIFOMap_12_count", false,-1, 2,0);
        tracep->declBit(c+3116,"ysyxSoCFull asic axi4xbar awFIFOMap_12_last", false,-1);
        tracep->declBit(c+14848,"ysyxSoCFull asic axi4xbar awFIFOMap_12_portMatch", false,-1);
        tracep->declBit(c+14849,"ysyxSoCFull asic axi4xbar awFIFOMap_12", false,-1);
        tracep->declBus(c+3117,"ysyxSoCFull asic axi4xbar awFIFOMap_11_count", false,-1, 2,0);
        tracep->declBit(c+3118,"ysyxSoCFull asic axi4xbar awFIFOMap_11_last", false,-1);
        tracep->declBit(c+14850,"ysyxSoCFull asic axi4xbar awFIFOMap_11_portMatch", false,-1);
        tracep->declBit(c+14851,"ysyxSoCFull asic axi4xbar awFIFOMap_11", false,-1);
        tracep->declBus(c+3119,"ysyxSoCFull asic axi4xbar awFIFOMap_10_count", false,-1, 2,0);
        tracep->declBit(c+3120,"ysyxSoCFull asic axi4xbar awFIFOMap_10_last", false,-1);
        tracep->declBit(c+14852,"ysyxSoCFull asic axi4xbar awFIFOMap_10_portMatch", false,-1);
        tracep->declBit(c+14853,"ysyxSoCFull asic axi4xbar awFIFOMap_10", false,-1);
        tracep->declBus(c+3121,"ysyxSoCFull asic axi4xbar awFIFOMap_9_count", false,-1, 2,0);
        tracep->declBit(c+3122,"ysyxSoCFull asic axi4xbar awFIFOMap_9_last", false,-1);
        tracep->declBit(c+14854,"ysyxSoCFull asic axi4xbar awFIFOMap_9_portMatch", false,-1);
        tracep->declBit(c+14855,"ysyxSoCFull asic axi4xbar awFIFOMap_9", false,-1);
        tracep->declBus(c+3123,"ysyxSoCFull asic axi4xbar awFIFOMap_8_count", false,-1, 2,0);
        tracep->declBit(c+3124,"ysyxSoCFull asic axi4xbar awFIFOMap_8_last", false,-1);
        tracep->declBit(c+14856,"ysyxSoCFull asic axi4xbar awFIFOMap_8_portMatch", false,-1);
        tracep->declBit(c+14857,"ysyxSoCFull asic axi4xbar awFIFOMap_8", false,-1);
        tracep->declBus(c+3125,"ysyxSoCFull asic axi4xbar awFIFOMap_7_count", false,-1, 2,0);
        tracep->declBit(c+3126,"ysyxSoCFull asic axi4xbar awFIFOMap_7_last", false,-1);
        tracep->declBit(c+14858,"ysyxSoCFull asic axi4xbar awFIFOMap_7_portMatch", false,-1);
        tracep->declBit(c+14859,"ysyxSoCFull asic axi4xbar awFIFOMap_7", false,-1);
        tracep->declBus(c+3127,"ysyxSoCFull asic axi4xbar awFIFOMap_6_count", false,-1, 2,0);
        tracep->declBit(c+3128,"ysyxSoCFull asic axi4xbar awFIFOMap_6_last", false,-1);
        tracep->declBit(c+14860,"ysyxSoCFull asic axi4xbar awFIFOMap_6_portMatch", false,-1);
        tracep->declBit(c+14861,"ysyxSoCFull asic axi4xbar awFIFOMap_6", false,-1);
        tracep->declBus(c+3129,"ysyxSoCFull asic axi4xbar awFIFOMap_5_count", false,-1, 2,0);
        tracep->declBit(c+3130,"ysyxSoCFull asic axi4xbar awFIFOMap_5_last", false,-1);
        tracep->declBit(c+14862,"ysyxSoCFull asic axi4xbar awFIFOMap_5_portMatch", false,-1);
        tracep->declBit(c+14863,"ysyxSoCFull asic axi4xbar awFIFOMap_5", false,-1);
        tracep->declBus(c+3131,"ysyxSoCFull asic axi4xbar awFIFOMap_4_count", false,-1, 2,0);
        tracep->declBit(c+3132,"ysyxSoCFull asic axi4xbar awFIFOMap_4_last", false,-1);
        tracep->declBit(c+14864,"ysyxSoCFull asic axi4xbar awFIFOMap_4_portMatch", false,-1);
        tracep->declBit(c+14865,"ysyxSoCFull asic axi4xbar awFIFOMap_4", false,-1);
        tracep->declBus(c+3133,"ysyxSoCFull asic axi4xbar awFIFOMap_3_count", false,-1, 2,0);
        tracep->declBit(c+3134,"ysyxSoCFull asic axi4xbar awFIFOMap_3_last", false,-1);
        tracep->declBit(c+14866,"ysyxSoCFull asic axi4xbar awFIFOMap_3_portMatch", false,-1);
        tracep->declBit(c+14867,"ysyxSoCFull asic axi4xbar awFIFOMap_3", false,-1);
        tracep->declBus(c+3135,"ysyxSoCFull asic axi4xbar awFIFOMap_2_count", false,-1, 2,0);
        tracep->declBit(c+3136,"ysyxSoCFull asic axi4xbar awFIFOMap_2_last", false,-1);
        tracep->declBit(c+14868,"ysyxSoCFull asic axi4xbar awFIFOMap_2_portMatch", false,-1);
        tracep->declBit(c+14869,"ysyxSoCFull asic axi4xbar awFIFOMap_2", false,-1);
        tracep->declBus(c+3137,"ysyxSoCFull asic axi4xbar awFIFOMap_1_count", false,-1, 2,0);
        tracep->declBit(c+3138,"ysyxSoCFull asic axi4xbar awFIFOMap_1_last", false,-1);
        tracep->declBit(c+14870,"ysyxSoCFull asic axi4xbar awFIFOMap_1_portMatch", false,-1);
        tracep->declBit(c+14871,"ysyxSoCFull asic axi4xbar awFIFOMap_1", false,-1);
        tracep->declBus(c+3139,"ysyxSoCFull asic axi4xbar awFIFOMap_0_count", false,-1, 2,0);
        tracep->declBit(c+3140,"ysyxSoCFull asic axi4xbar awFIFOMap_0_last", false,-1);
        tracep->declBit(c+14872,"ysyxSoCFull asic axi4xbar awFIFOMap_0_portMatch", false,-1);
        tracep->declBit(c+14873,"ysyxSoCFull asic axi4xbar awFIFOMap_0", false,-1);
        tracep->declBit(c+14752,"ysyxSoCFull asic axi4xbar io_in_0_awready", false,-1);
        tracep->declBit(c+17408,"ysyxSoCFull asic axi4xbar anyValid_1", false,-1);
        tracep->declBit(c+14753,"ysyxSoCFull asic axi4xbar in_0_bvalid", false,-1);
        tracep->declBit(c+17409,"ysyxSoCFull asic axi4xbar in_0_arvalid", false,-1);
        tracep->declBit(c+17410,"ysyxSoCFull asic axi4xbar in_0_awvalid", false,-1);
        tracep->declBit(c+17411,"ysyxSoCFull asic axi4xbar in_0_wvalid", false,-1);
        tracep->declBit(c+17412,"ysyxSoCFull asic axi4xbar in_0_wready", false,-1);
        tracep->declBit(c+17413,"ysyxSoCFull asic axi4xbar portsAROI_filtered_0_valid", false,-1);
        tracep->declBit(c+17414,"ysyxSoCFull asic axi4xbar portsAROI_filtered_1_valid", false,-1);
        tracep->declBit(c+17415,"ysyxSoCFull asic axi4xbar portsAWOI_filtered_0_valid", false,-1);
        tracep->declBit(c+17416,"ysyxSoCFull asic axi4xbar portsAWOI_filtered_1_valid", false,-1);
        tracep->declBit(c+17046,"ysyxSoCFull asic axi4xbar allowed__0", false,-1);
        tracep->declBit(c+14757,"ysyxSoCFull asic axi4xbar allowed__1", false,-1);
        tracep->declBit(c+14874,"ysyxSoCFull asic axi4xbar allowed_1_0", false,-1);
        tracep->declBit(c+14875,"ysyxSoCFull asic axi4xbar allowed_1_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic axi4xbar awIn_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic axi4xbar awIn_0 reset", false,-1);
        tracep->declBit(c+3067,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_ready", false,-1);
        tracep->declBit(c+17365,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_valid", false,-1);
        tracep->declBus(c+17366,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_bits", false,-1, 1,0);
        tracep->declBit(c+17367,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_ready", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_valid", false,-1);
        tracep->declBus(c+17369,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_bits", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3141+i*1,"ysyxSoCFull asic axi4xbar awIn_0 ram", true,(i+0), 1,0);}}
        tracep->declBus(c+3143,"ysyxSoCFull asic axi4xbar awIn_0 ram_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3144,"ysyxSoCFull asic axi4xbar awIn_0 ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17366,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3145,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_mask", false,-1);
        tracep->declBit(c+14876,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_en", false,-1);
        tracep->declBit(c+3145,"ysyxSoCFull asic axi4xbar awIn_0 enq_ptr_value", false,-1);
        tracep->declBit(c+3144,"ysyxSoCFull asic axi4xbar awIn_0 deq_ptr_value", false,-1);
        tracep->declBit(c+3146,"ysyxSoCFull asic axi4xbar awIn_0 maybe_full", false,-1);
        tracep->declBit(c+3147,"ysyxSoCFull asic axi4xbar awIn_0 ptr_match", false,-1);
        tracep->declBit(c+3148,"ysyxSoCFull asic axi4xbar awIn_0 empty", false,-1);
        tracep->declBit(c+3149,"ysyxSoCFull asic axi4xbar awIn_0 full", false,-1);
        tracep->declBit(c+17417,"ysyxSoCFull asic axi4xbar awIn_0 do_enq", false,-1);
        tracep->declBit(c+17418,"ysyxSoCFull asic axi4xbar awIn_0 do_deq", false,-1);
        tracep->declBit(c+101,"ysyxSoCFull asic apbxbar auto_in_psel", false,-1);
        tracep->declBit(c+102,"ysyxSoCFull asic apbxbar auto_in_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic apbxbar auto_in_pwrite", false,-1);
        tracep->declBus(c+17848,"ysyxSoCFull asic apbxbar auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+104,"ysyxSoCFull asic apbxbar auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic apbxbar auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17849,"ysyxSoCFull asic apbxbar auto_in_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic apbxbar auto_in_pslverr", false,-1);
        tracep->declBus(c+19360,"ysyxSoCFull asic apbxbar auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+17850,"ysyxSoCFull asic apbxbar auto_out_1_psel", false,-1);
        tracep->declBit(c+17851,"ysyxSoCFull asic apbxbar auto_out_1_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic apbxbar auto_out_1_pwrite", false,-1);
        tracep->declBus(c+17852,"ysyxSoCFull asic apbxbar auto_out_1_paddr", false,-1, 28,0);
        tracep->declBus(c+104,"ysyxSoCFull asic apbxbar auto_out_1_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic apbxbar auto_out_1_pstrb", false,-1, 3,0);
        tracep->declBit(c+17853,"ysyxSoCFull asic apbxbar auto_out_1_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic apbxbar auto_out_1_pslverr", false,-1);
        tracep->declBus(c+19361,"ysyxSoCFull asic apbxbar auto_out_1_prdata", false,-1, 31,0);
        tracep->declBit(c+17854,"ysyxSoCFull asic apbxbar auto_out_0_psel", false,-1);
        tracep->declBit(c+17855,"ysyxSoCFull asic apbxbar auto_out_0_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic apbxbar auto_out_0_pwrite", false,-1);
        tracep->declBus(c+17848,"ysyxSoCFull asic apbxbar auto_out_0_paddr", false,-1, 29,0);
        tracep->declBus(c+104,"ysyxSoCFull asic apbxbar auto_out_0_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic apbxbar auto_out_0_pstrb", false,-1, 3,0);
        tracep->declBit(c+17856,"ysyxSoCFull asic apbxbar auto_out_0_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic apbxbar auto_out_0_pslverr", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic apbxbar auto_out_0_prdata", false,-1, 31,0);
        tracep->declBit(c+17857,"ysyxSoCFull asic apbxbar sel_0", false,-1);
        tracep->declBit(c+17858,"ysyxSoCFull asic apbxbar sel_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu reset", false,-1);
        tracep->declBit(c+14752,"ysyxSoCFull asic cpu auto_master_out_awready", false,-1);
        tracep->declBit(c+17049,"ysyxSoCFull asic cpu auto_master_out_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic cpu auto_master_out_awid", false,-1, 3,0);
        tracep->declBus(c+17029,"ysyxSoCFull asic cpu auto_master_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic cpu auto_master_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic cpu auto_master_out_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic cpu auto_master_out_awburst", false,-1, 1,0);
        tracep->declBit(c+17050,"ysyxSoCFull asic cpu auto_master_out_wready", false,-1);
        tracep->declBit(c+17051,"ysyxSoCFull asic cpu auto_master_out_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic cpu auto_master_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic cpu auto_master_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic cpu auto_master_out_wlast", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic cpu auto_master_out_bready", false,-1);
        tracep->declBit(c+14753,"ysyxSoCFull asic cpu auto_master_out_bvalid", false,-1);
        tracep->declBus(c+17053,"ysyxSoCFull asic cpu auto_master_out_bid", false,-1, 3,0);
        tracep->declBus(c+14754,"ysyxSoCFull asic cpu auto_master_out_bresp", false,-1, 1,0);
        tracep->declBit(c+17054,"ysyxSoCFull asic cpu auto_master_out_arready", false,-1);
        tracep->declBit(c+17055,"ysyxSoCFull asic cpu auto_master_out_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic cpu auto_master_out_arid", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic cpu auto_master_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic cpu auto_master_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic cpu auto_master_out_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic cpu auto_master_out_arburst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu auto_master_out_rready", false,-1);
        tracep->declBit(c+17056,"ysyxSoCFull asic cpu auto_master_out_rvalid", false,-1);
        tracep->declBus(c+17057,"ysyxSoCFull asic cpu auto_master_out_rid", false,-1, 3,0);
        tracep->declQuad(c+17058,"ysyxSoCFull asic cpu auto_master_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14755,"ysyxSoCFull asic cpu auto_master_out_rresp", false,-1, 1,0);
        tracep->declBit(c+17060,"ysyxSoCFull asic cpu auto_master_out_rlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu interrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu_clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu_reset", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_interrupt", false,-1);
        tracep->declBit(c+14752,"ysyxSoCFull asic cpu cpu_io_master_awready", false,-1);
        tracep->declBit(c+17049,"ysyxSoCFull asic cpu cpu_io_master_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic cpu cpu_io_master_awid", false,-1, 3,0);
        tracep->declBus(c+17029,"ysyxSoCFull asic cpu cpu_io_master_awaddr", false,-1, 31,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic cpu cpu_io_master_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic cpu cpu_io_master_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic cpu cpu_io_master_awburst", false,-1, 1,0);
        tracep->declBit(c+17050,"ysyxSoCFull asic cpu cpu_io_master_wready", false,-1);
        tracep->declBit(c+17051,"ysyxSoCFull asic cpu cpu_io_master_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic cpu cpu_io_master_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic cpu cpu_io_master_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic cpu cpu_io_master_wlast", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic cpu cpu_io_master_bready", false,-1);
        tracep->declBit(c+14753,"ysyxSoCFull asic cpu cpu_io_master_bvalid", false,-1);
        tracep->declBus(c+17053,"ysyxSoCFull asic cpu cpu_io_master_bid", false,-1, 3,0);
        tracep->declBus(c+14754,"ysyxSoCFull asic cpu cpu_io_master_bresp", false,-1, 1,0);
        tracep->declBit(c+17054,"ysyxSoCFull asic cpu cpu_io_master_arready", false,-1);
        tracep->declBit(c+17055,"ysyxSoCFull asic cpu cpu_io_master_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic cpu cpu_io_master_arid", false,-1, 3,0);
        tracep->declBus(c+17042,"ysyxSoCFull asic cpu cpu_io_master_araddr", false,-1, 31,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic cpu cpu_io_master_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic cpu cpu_io_master_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic cpu cpu_io_master_arburst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu_io_master_rready", false,-1);
        tracep->declBit(c+17056,"ysyxSoCFull asic cpu cpu_io_master_rvalid", false,-1);
        tracep->declBus(c+17057,"ysyxSoCFull asic cpu cpu_io_master_rid", false,-1, 3,0);
        tracep->declQuad(c+17058,"ysyxSoCFull asic cpu cpu_io_master_rdata", false,-1, 63,0);
        tracep->declBus(c+14755,"ysyxSoCFull asic cpu cpu_io_master_rresp", false,-1, 1,0);
        tracep->declBit(c+17060,"ysyxSoCFull asic cpu cpu_io_master_rlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_slave_awready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_slave_awvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu_io_slave_awid", false,-1, 3,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic cpu cpu_io_slave_awaddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull asic cpu cpu_io_slave_awlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull asic cpu cpu_io_slave_awsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu_io_slave_awburst", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_slave_wready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_slave_wvalid", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull asic cpu cpu_io_slave_wdata", false,-1, 63,0);
        tracep->declBus(c+19402,"ysyxSoCFull asic cpu cpu_io_slave_wstrb", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_slave_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_slave_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_slave_bvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu_io_slave_bid", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu_io_slave_bresp", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_slave_arready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_slave_arvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu_io_slave_arid", false,-1, 3,0);
        tracep->declBus(c+19400,"ysyxSoCFull asic cpu cpu_io_slave_araddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull asic cpu cpu_io_slave_arlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull asic cpu cpu_io_slave_arsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu_io_slave_arburst", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_slave_rready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_slave_rvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu_io_slave_rid", false,-1, 3,0);
        tracep->declQuad(c+19390,"ysyxSoCFull asic cpu cpu_io_slave_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu_io_slave_rresp", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu_io_slave_rlast", false,-1);
        tracep->declArray(c+3150,"ysyxSoCFull asic cpu data_out0", false,-1, 127,0);
        tracep->declArray(c+14877,"ysyxSoCFull asic cpu data_in0", false,-1, 127,0);
        tracep->declArray(c+17419,"ysyxSoCFull asic cpu data_strb0", false,-1, 127,0);
        tracep->declBus(c+17423,"ysyxSoCFull asic cpu data_addr0", false,-1, 5,0);
        tracep->declBit(c+17424,"ysyxSoCFull asic cpu ce0", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic cpu we0", false,-1);
        tracep->declArray(c+3154,"ysyxSoCFull asic cpu data_out1", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu data_in1", false,-1, 127,0);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu data_strb1", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu data_addr1", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu ce1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu we1", false,-1);
        tracep->declArray(c+3158,"ysyxSoCFull asic cpu data_out2", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu data_in2", false,-1, 127,0);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu data_strb2", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu data_addr2", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu ce2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu we2", false,-1);
        tracep->declArray(c+3162,"ysyxSoCFull asic cpu data_out3", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu data_in3", false,-1, 127,0);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu data_strb3", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu data_addr3", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu ce3", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu we3", false,-1);
        tracep->declArray(c+3166,"ysyxSoCFull asic cpu data_out4", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu data_in4", false,-1, 127,0);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu data_strb4", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu data_addr4", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu ce4", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu we4", false,-1);
        tracep->declArray(c+3170,"ysyxSoCFull asic cpu data_out5", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu data_in5", false,-1, 127,0);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu data_strb5", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu data_addr5", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu ce5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu we5", false,-1);
        tracep->declArray(c+3174,"ysyxSoCFull asic cpu data_out6", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu data_in6", false,-1, 127,0);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu data_strb6", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu data_addr6", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu ce6", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu we6", false,-1);
        tracep->declArray(c+3178,"ysyxSoCFull asic cpu data_out7", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu data_in7", false,-1, 127,0);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu data_strb7", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu data_addr7", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu ce7", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu we7", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu reset", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_interrupt", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_slave_awready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_slave_awvalid", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull asic cpu cpu io_slave_awaddr", false,-1, 31,0);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu io_slave_awid", false,-1, 3,0);
        tracep->declBus(c+19402,"ysyxSoCFull asic cpu cpu io_slave_awlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull asic cpu cpu io_slave_awsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu io_slave_awburst", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_slave_wready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_slave_wvalid", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull asic cpu cpu io_slave_wdata", false,-1, 63,0);
        tracep->declBus(c+19402,"ysyxSoCFull asic cpu cpu io_slave_wstrb", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_slave_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_slave_bready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_slave_bvalid", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu io_slave_bresp", false,-1, 1,0);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu io_slave_bid", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_slave_arready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_slave_arvalid", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull asic cpu cpu io_slave_araddr", false,-1, 31,0);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu io_slave_arid", false,-1, 3,0);
        tracep->declBus(c+19402,"ysyxSoCFull asic cpu cpu io_slave_arlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull asic cpu cpu io_slave_arsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu io_slave_arburst", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_slave_rready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_slave_rvalid", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu io_slave_rresp", false,-1, 1,0);
        tracep->declQuad(c+19390,"ysyxSoCFull asic cpu cpu io_slave_rdata", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu cpu io_slave_rlast", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu io_slave_rid", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_master_awready", false,-1);
        tracep->declBit(c+17049,"ysyxSoCFull asic cpu cpu io_master_awvalid", false,-1);
        tracep->declBus(c+17029,"ysyxSoCFull asic cpu cpu io_master_awaddr", false,-1, 31,0);
        tracep->declBus(c+17028,"ysyxSoCFull asic cpu cpu io_master_awid", false,-1, 3,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic cpu cpu io_master_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic cpu cpu io_master_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic cpu cpu io_master_awburst", false,-1, 1,0);
        tracep->declBit(c+17050,"ysyxSoCFull asic cpu cpu io_master_wready", false,-1);
        tracep->declBit(c+17051,"ysyxSoCFull asic cpu cpu io_master_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic cpu cpu io_master_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic cpu cpu io_master_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic cpu cpu io_master_wlast", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic cpu cpu io_master_bready", false,-1);
        tracep->declBit(c+14753,"ysyxSoCFull asic cpu cpu io_master_bvalid", false,-1);
        tracep->declBus(c+14754,"ysyxSoCFull asic cpu cpu io_master_bresp", false,-1, 1,0);
        tracep->declBus(c+17053,"ysyxSoCFull asic cpu cpu io_master_bid", false,-1, 3,0);
        tracep->declBit(c+17054,"ysyxSoCFull asic cpu cpu io_master_arready", false,-1);
        tracep->declBit(c+17055,"ysyxSoCFull asic cpu cpu io_master_arvalid", false,-1);
        tracep->declBus(c+17042,"ysyxSoCFull asic cpu cpu io_master_araddr", false,-1, 31,0);
        tracep->declBus(c+17041,"ysyxSoCFull asic cpu cpu io_master_arid", false,-1, 3,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic cpu cpu io_master_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic cpu cpu io_master_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic cpu cpu io_master_arburst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_master_rready", false,-1);
        tracep->declBit(c+17056,"ysyxSoCFull asic cpu cpu io_master_rvalid", false,-1);
        tracep->declBus(c+14755,"ysyxSoCFull asic cpu cpu io_master_rresp", false,-1, 1,0);
        tracep->declQuad(c+17058,"ysyxSoCFull asic cpu cpu io_master_rdata", false,-1, 63,0);
        tracep->declBit(c+17060,"ysyxSoCFull asic cpu cpu io_master_rlast", false,-1);
        tracep->declBus(c+17057,"ysyxSoCFull asic cpu cpu io_master_rid", false,-1, 3,0);
        tracep->declBus(c+17423,"ysyxSoCFull asic cpu cpu io_sram0_addr", false,-1, 5,0);
        tracep->declBit(c+17424,"ysyxSoCFull asic cpu cpu io_sram0_cen", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic cpu cpu io_sram0_wen", false,-1);
        tracep->declArray(c+17419,"ysyxSoCFull asic cpu cpu io_sram0_wmask", false,-1, 127,0);
        tracep->declArray(c+14877,"ysyxSoCFull asic cpu cpu io_sram0_wdata", false,-1, 127,0);
        tracep->declArray(c+3150,"ysyxSoCFull asic cpu cpu io_sram0_rdata", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu cpu io_sram1_addr", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram1_cen", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram1_wen", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu cpu io_sram1_wmask", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu cpu io_sram1_wdata", false,-1, 127,0);
        tracep->declArray(c+3154,"ysyxSoCFull asic cpu cpu io_sram1_rdata", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu cpu io_sram2_addr", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram2_cen", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram2_wen", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu cpu io_sram2_wmask", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu cpu io_sram2_wdata", false,-1, 127,0);
        tracep->declArray(c+3158,"ysyxSoCFull asic cpu cpu io_sram2_rdata", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu cpu io_sram3_addr", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram3_cen", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram3_wen", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu cpu io_sram3_wmask", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu cpu io_sram3_wdata", false,-1, 127,0);
        tracep->declArray(c+3162,"ysyxSoCFull asic cpu cpu io_sram3_rdata", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu cpu io_sram4_addr", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram4_cen", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram4_wen", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu cpu io_sram4_wmask", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu cpu io_sram4_wdata", false,-1, 127,0);
        tracep->declArray(c+3166,"ysyxSoCFull asic cpu cpu io_sram4_rdata", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu cpu io_sram5_addr", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram5_cen", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram5_wen", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu cpu io_sram5_wmask", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu cpu io_sram5_wdata", false,-1, 127,0);
        tracep->declArray(c+3170,"ysyxSoCFull asic cpu cpu io_sram5_rdata", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu cpu io_sram6_addr", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram6_cen", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram6_wen", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu cpu io_sram6_wmask", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu cpu io_sram6_wdata", false,-1, 127,0);
        tracep->declArray(c+3174,"ysyxSoCFull asic cpu cpu io_sram6_rdata", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu cpu io_sram7_addr", false,-1, 5,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram7_cen", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu io_sram7_wen", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu cpu io_sram7_wmask", false,-1, 127,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu cpu io_sram7_wdata", false,-1, 127,0);
        tracep->declArray(c+3178,"ysyxSoCFull asic cpu cpu io_sram7_rdata", false,-1, 127,0);
        tracep->declArray(c+3150,"ysyxSoCFull asic cpu cpu share_rdata", false,-1, 127,0);
        tracep->declArray(c+14877,"ysyxSoCFull asic cpu cpu share_wdata", false,-1, 127,0);
        tracep->declArray(c+17419,"ysyxSoCFull asic cpu cpu share_mask", false,-1, 127,0);
        tracep->declBit(c+17424,"ysyxSoCFull asic cpu cpu share_r", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic cpu cpu share_w", false,-1);
        tracep->declBus(c+17423,"ysyxSoCFull asic cpu cpu share_ad", false,-1, 5,0);
        tracep->declBit(c+14881,"ysyxSoCFull asic cpu cpu hold_line", false,-1);
        tracep->declBit(c+17426,"ysyxSoCFull asic cpu cpu if_ready", false,-1);
        tracep->declBit(c+17427,"ysyxSoCFull asic cpu cpu mem_ready_line", false,-1);
        tracep->declBus(c+3182,"ysyxSoCFull asic cpu cpu mem_f_size", false,-1, 2,0);
        tracep->declBit(c+17428,"ysyxSoCFull asic cpu cpu aw_ready", false,-1);
        tracep->declBit(c+17429,"ysyxSoCFull asic cpu cpu aw_valid", false,-1);
        tracep->declQuad(c+17430,"ysyxSoCFull asic cpu cpu aw_addr", false,-1, 63,0);
        tracep->declBus(c+17432,"ysyxSoCFull asic cpu cpu aw_id", false,-1, 3,0);
        tracep->declBus(c+17433,"ysyxSoCFull asic cpu cpu aw_len", false,-1, 7,0);
        tracep->declBus(c+17434,"ysyxSoCFull asic cpu cpu aw_size", false,-1, 2,0);
        tracep->declBus(c+17435,"ysyxSoCFull asic cpu cpu aw_burst", false,-1, 1,0);
        tracep->declBit(c+14882,"ysyxSoCFull asic cpu cpu w_ready", false,-1);
        tracep->declBit(c+17436,"ysyxSoCFull asic cpu cpu w_valid", false,-1);
        tracep->declQuad(c+17437,"ysyxSoCFull asic cpu cpu w_data_1", false,-1, 63,0);
        tracep->declBus(c+17439,"ysyxSoCFull asic cpu cpu w_strb", false,-1, 7,0);
        tracep->declBit(c+17440,"ysyxSoCFull asic cpu cpu w_last", false,-1);
        tracep->declBit(c+17441,"ysyxSoCFull asic cpu cpu b_ready", false,-1);
        tracep->declBit(c+14883,"ysyxSoCFull asic cpu cpu b_valid", false,-1);
        tracep->declBus(c+14884,"ysyxSoCFull asic cpu cpu b_resp", false,-1, 1,0);
        tracep->declBus(c+17442,"ysyxSoCFull asic cpu cpu b_id", false,-1, 3,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic cpu cpu ar_ready", false,-1);
        tracep->declBit(c+17444,"ysyxSoCFull asic cpu cpu ar_valid", false,-1);
        tracep->declQuad(c+17445,"ysyxSoCFull asic cpu cpu ar_addr", false,-1, 63,0);
        tracep->declBus(c+17447,"ysyxSoCFull asic cpu cpu ar_id", false,-1, 3,0);
        tracep->declBit(c+17448,"ysyxSoCFull asic cpu cpu ar_user", false,-1);
        tracep->declBus(c+17449,"ysyxSoCFull asic cpu cpu ar_len", false,-1, 7,0);
        tracep->declBus(c+17450,"ysyxSoCFull asic cpu cpu ar_size", false,-1, 2,0);
        tracep->declBus(c+17451,"ysyxSoCFull asic cpu cpu ar_burst", false,-1, 1,0);
        tracep->declBit(c+17452,"ysyxSoCFull asic cpu cpu r_ready", false,-1);
        tracep->declBit(c+17453,"ysyxSoCFull asic cpu cpu r_valid", false,-1);
        tracep->declBus(c+14885,"ysyxSoCFull asic cpu cpu r_resp", false,-1, 1,0);
        tracep->declQuad(c+17454,"ysyxSoCFull asic cpu cpu r_data", false,-1, 63,0);
        tracep->declBit(c+17456,"ysyxSoCFull asic cpu cpu r_last", false,-1);
        tracep->declBus(c+17457,"ysyxSoCFull asic cpu cpu r_id", false,-1, 3,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu ram_aw_ready", false,-1);
        tracep->declBit(c+17458,"ysyxSoCFull asic cpu cpu ram_aw_valid", false,-1);
        tracep->declQuad(c+17459,"ysyxSoCFull asic cpu cpu ram_aw_addr", false,-1, 63,0);
        tracep->declBus(c+17028,"ysyxSoCFull asic cpu cpu ram_aw_id", false,-1, 3,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic cpu cpu ram_aw_len", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic cpu cpu ram_aw_size", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic cpu cpu ram_aw_burst", false,-1, 1,0);
        tracep->declBit(c+17050,"ysyxSoCFull asic cpu cpu ram_w_ready", false,-1);
        tracep->declBit(c+17051,"ysyxSoCFull asic cpu cpu ram_w_valid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic cpu cpu ram_w_data", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic cpu cpu ram_w_strb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic cpu cpu ram_w_last", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic cpu cpu ram_b_ready", false,-1);
        tracep->declBit(c+14753,"ysyxSoCFull asic cpu cpu ram_b_valid", false,-1);
        tracep->declBus(c+14754,"ysyxSoCFull asic cpu cpu ram_b_resp", false,-1, 1,0);
        tracep->declBus(c+17053,"ysyxSoCFull asic cpu cpu ram_b_id", false,-1, 3,0);
        tracep->declBit(c+17054,"ysyxSoCFull asic cpu cpu ram_ar_ready", false,-1);
        tracep->declBit(c+17461,"ysyxSoCFull asic cpu cpu ram_ar_valid", false,-1);
        tracep->declQuad(c+17462,"ysyxSoCFull asic cpu cpu ram_ar_addr", false,-1, 63,0);
        tracep->declBus(c+17041,"ysyxSoCFull asic cpu cpu ram_ar_id", false,-1, 3,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic cpu cpu ram_ar_len", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic cpu cpu ram_ar_size", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic cpu cpu ram_ar_burst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu ram_r_ready", false,-1);
        tracep->declBit(c+17056,"ysyxSoCFull asic cpu cpu ram_r_valid", false,-1);
        tracep->declBus(c+14755,"ysyxSoCFull asic cpu cpu ram_r_resp", false,-1, 1,0);
        tracep->declQuad(c+17058,"ysyxSoCFull asic cpu cpu ram_r_data", false,-1, 63,0);
        tracep->declBit(c+17060,"ysyxSoCFull asic cpu cpu ram_r_last", false,-1);
        tracep->declBus(c+17057,"ysyxSoCFull asic cpu cpu ram_r_id", false,-1, 3,0);
        tracep->declBit(c+3183,"ysyxSoCFull asic cpu cpu cache_r_last", false,-1);
        tracep->declBit(c+3184,"ysyxSoCFull asic cpu cpu cache_r_vaild", false,-1);
        tracep->declBit(c+17464,"ysyxSoCFull asic cpu cpu cache_r_ready", false,-1);
        tracep->declQuad(c+17465,"ysyxSoCFull asic cpu cpu cache_r_data", false,-1, 63,0);
        tracep->declQuad(c+17467,"ysyxSoCFull asic cpu cpu cache_ar_addr", false,-1, 63,0);
        tracep->declBit(c+17469,"ysyxSoCFull asic cpu cpu cache_ar_vaild", false,-1);
        tracep->declBit(c+3185,"ysyxSoCFull asic cpu cpu cache_ar_ready", false,-1);
        tracep->declBus(c+17470,"ysyxSoCFull asic cpu cpu d_aw_id", false,-1, 3,0);
        tracep->declQuad(c+17471,"ysyxSoCFull asic cpu cpu d_aw_addr", false,-1, 63,0);
        tracep->declBus(c+17473,"ysyxSoCFull asic cpu cpu d_aw_len", false,-1, 7,0);
        tracep->declBus(c+17474,"ysyxSoCFull asic cpu cpu d_aw_size", false,-1, 2,0);
        tracep->declBus(c+17475,"ysyxSoCFull asic cpu cpu d_aw_burst", false,-1, 1,0);
        tracep->declBit(c+17476,"ysyxSoCFull asic cpu cpu d_aw_valid", false,-1);
        tracep->declBit(c+3186,"ysyxSoCFull asic cpu cpu d_aw_ready", false,-1);
        tracep->declQuad(c+17477,"ysyxSoCFull asic cpu cpu d_w_data", false,-1, 63,0);
        tracep->declBus(c+17479,"ysyxSoCFull asic cpu cpu d_w_strb", false,-1, 7,0);
        tracep->declBit(c+17480,"ysyxSoCFull asic cpu cpu d_w_last", false,-1);
        tracep->declBit(c+17481,"ysyxSoCFull asic cpu cpu d_w_valid", false,-1);
        tracep->declBit(c+3187,"ysyxSoCFull asic cpu cpu d_w_ready", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu d_b_id", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu d_b_resp", false,-1, 1,0);
        tracep->declBit(c+3188,"ysyxSoCFull asic cpu cpu d_b_valid", false,-1);
        tracep->declBit(c+17482,"ysyxSoCFull asic cpu cpu d_b_ready", false,-1);
        tracep->declBus(c+17483,"ysyxSoCFull asic cpu cpu d_ar_id", false,-1, 3,0);
        tracep->declQuad(c+17484,"ysyxSoCFull asic cpu cpu d_ar_addr", false,-1, 63,0);
        tracep->declBus(c+17486,"ysyxSoCFull asic cpu cpu d_ar_len", false,-1, 7,0);
        tracep->declBus(c+17487,"ysyxSoCFull asic cpu cpu d_ar_size", false,-1, 2,0);
        tracep->declBus(c+17488,"ysyxSoCFull asic cpu cpu d_ar_burst", false,-1, 1,0);
        tracep->declBit(c+17489,"ysyxSoCFull asic cpu cpu d_ar_valid", false,-1);
        tracep->declBit(c+3189,"ysyxSoCFull asic cpu cpu d_ar_ready", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu d_r_id", false,-1, 3,0);
        tracep->declQuad(c+3190,"ysyxSoCFull asic cpu cpu d_r_data", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu d_r_resp", false,-1, 1,0);
        tracep->declBit(c+3192,"ysyxSoCFull asic cpu cpu d_r_last", false,-1);
        tracep->declBit(c+3193,"ysyxSoCFull asic cpu cpu d_r_valid", false,-1);
        tracep->declBit(c+17490,"ysyxSoCFull asic cpu cpu d_r_ready", false,-1);
        tracep->declQuad(c+3194,"ysyxSoCFull asic cpu cpu pc", false,-1, 63,0);
        tracep->declQuad(c+3196,"ysyxSoCFull asic cpu cpu inst_addr_line", false,-1, 63,0);
        tracep->declBit(c+17491,"ysyxSoCFull asic cpu cpu ena", false,-1);
        tracep->declBus(c+14886,"ysyxSoCFull asic cpu cpu oinst", false,-1, 31,0);
        tracep->declQuad(c+3198,"ysyxSoCFull asic cpu cpu id_pc_i", false,-1, 63,0);
        tracep->declBus(c+3200,"ysyxSoCFull asic cpu cpu id_inst_i", false,-1, 31,0);
        tracep->declQuad(c+3198,"ysyxSoCFull asic cpu cpu id_pc", false,-1, 63,0);
        tracep->declBus(c+3200,"ysyxSoCFull asic cpu cpu id_inst", false,-1, 31,0);
        tracep->declBit(c+3201,"ysyxSoCFull asic cpu cpu id_wreg_o", false,-1);
        tracep->declBus(c+3202,"ysyxSoCFull asic cpu cpu id_wd_o", false,-1, 4,0);
        tracep->declQuad(c+17492,"ysyxSoCFull asic cpu cpu op1_imm", false,-1, 63,0);
        tracep->declQuad(c+17494,"ysyxSoCFull asic cpu cpu op2_imm", false,-1, 63,0);
        tracep->declQuad(c+17496,"ysyxSoCFull asic cpu cpu op1_jump", false,-1, 63,0);
        tracep->declQuad(c+3203,"ysyxSoCFull asic cpu cpu op2_jump", false,-1, 63,0);
        tracep->declQuad(c+17498,"ysyxSoCFull asic cpu cpu id_data1_o", false,-1, 63,0);
        tracep->declQuad(c+17500,"ysyxSoCFull asic cpu cpu id_data2_o", false,-1, 63,0);
        tracep->declBit(c+3205,"ysyxSoCFull asic cpu cpu csr_w_ena", false,-1);
        tracep->declQuad(c+3206,"ysyxSoCFull asic cpu cpu csr_w_addr", false,-1, 63,0);
        tracep->declQuad(c+14887,"ysyxSoCFull asic cpu cpu csr_r_data", false,-1, 63,0);
        tracep->declBit(c+3208,"ysyxSoCFull asic cpu cpu rs1_en", false,-1);
        tracep->declBus(c+3209,"ysyxSoCFull asic cpu cpu rs1_addr", false,-1, 4,0);
        tracep->declBit(c+3210,"ysyxSoCFull asic cpu cpu rs2_en", false,-1);
        tracep->declBus(c+3211,"ysyxSoCFull asic cpu cpu rs2_addr", false,-1, 4,0);
        tracep->declBit(c+3212,"ysyxSoCFull asic cpu cpu id_ctrl_hold", false,-1);
        tracep->declQuad(c+3213,"ysyxSoCFull asic cpu cpu csr_r_addr", false,-1, 63,0);
        tracep->declQuad(c+3215,"ysyxSoCFull asic cpu cpu idex_op1_imm", false,-1, 63,0);
        tracep->declQuad(c+3217,"ysyxSoCFull asic cpu cpu idex_op2_imm", false,-1, 63,0);
        tracep->declQuad(c+3219,"ysyxSoCFull asic cpu cpu idex_op1_jump", false,-1, 63,0);
        tracep->declQuad(c+3221,"ysyxSoCFull asic cpu cpu idex_op2_jump", false,-1, 63,0);
        tracep->declQuad(c+3223,"ysyxSoCFull asic cpu cpu ex_data1_i", false,-1, 63,0);
        tracep->declQuad(c+3225,"ysyxSoCFull asic cpu cpu ex_data2_i", false,-1, 63,0);
        tracep->declQuad(c+3227,"ysyxSoCFull asic cpu cpu id_ex_pc", false,-1, 63,0);
        tracep->declBus(c+3229,"ysyxSoCFull asic cpu cpu id_ex_inst", false,-1, 31,0);
        tracep->declBus(c+3230,"ysyxSoCFull asic cpu cpu ex_wd_i", false,-1, 4,0);
        tracep->declBit(c+3231,"ysyxSoCFull asic cpu cpu ex_wreg_i", false,-1);
        tracep->declBit(c+3232,"ysyxSoCFull asic cpu cpu idex_csr_we", false,-1);
        tracep->declQuad(c+3233,"ysyxSoCFull asic cpu cpu idex_csr_rdata", false,-1, 63,0);
        tracep->declQuad(c+3235,"ysyxSoCFull asic cpu cpu idex_csr_waddr", false,-1, 63,0);
        tracep->declQuad(c+3227,"ysyxSoCFull asic cpu cpu ex2csr_pc", false,-1, 63,0);
        tracep->declBus(c+17502,"ysyxSoCFull asic cpu cpu ex2int_state", false,-1, 3,0);
        tracep->declQuad(c+3237,"ysyxSoCFull asic cpu cpu ex2csr_wdata", false,-1, 63,0);
        tracep->declBit(c+17503,"ysyxSoCFull asic cpu cpu ex2csr_w_en", false,-1);
        tracep->declQuad(c+3235,"ysyxSoCFull asic cpu cpu ex2csr_waddr", false,-1, 63,0);
        tracep->declQuad(c+3239,"ysyxSoCFull asic cpu cpu ex_mem_wdata", false,-1, 63,0);
        tracep->declQuad(c+3241,"ysyxSoCFull asic cpu cpu ex_mem_addr", false,-1, 63,0);
        tracep->declBit(c+3243,"ysyxSoCFull asic cpu cpu ex_mem_we_en", false,-1);
        tracep->declBit(c+3244,"ysyxSoCFull asic cpu cpu ex_mem_rd_en", false,-1);
        tracep->declBus(c+3230,"ysyxSoCFull asic cpu cpu ex_wd_o", false,-1, 4,0);
        tracep->declBit(c+14889,"ysyxSoCFull asic cpu cpu ex_wreg_o", false,-1);
        tracep->declQuad(c+3245,"ysyxSoCFull asic cpu cpu ex_data_o", false,-1, 63,0);
        tracep->declBus(c+14890,"ysyxSoCFull asic cpu cpu ex_inst", false,-1, 31,0);
        tracep->declBit(c+17504,"ysyxSoCFull asic cpu cpu exmem_jump_flag", false,-1);
        tracep->declQuad(c+17505,"ysyxSoCFull asic cpu cpu exmem_jump_addr", false,-1, 63,0);
        tracep->declQuad(c+3245,"ysyxSoCFull asic cpu cpu exe_id_data", false,-1, 63,0);
        tracep->declBus(c+3230,"ysyxSoCFull asic cpu cpu exe_id_waddr", false,-1, 4,0);
        tracep->declBit(c+3231,"ysyxSoCFull asic cpu cpu exe_id_wreg", false,-1);
        tracep->declBit(c+3244,"ysyxSoCFull asic cpu cpu exe2id_rdline", false,-1);
        tracep->declQuad(c+3247,"ysyxSoCFull asic cpu cpu exmem_mem_wdata", false,-1, 63,0);
        tracep->declQuad(c+3249,"ysyxSoCFull asic cpu cpu exmem_mem_addr", false,-1, 63,0);
        tracep->declBit(c+3251,"ysyxSoCFull asic cpu cpu exmem_mem_we_en", false,-1);
        tracep->declBit(c+3252,"ysyxSoCFull asic cpu cpu exmem_mem_rd_en", false,-1);
        tracep->declBus(c+3253,"ysyxSoCFull asic cpu cpu mem_wd_i", false,-1, 4,0);
        tracep->declBit(c+3254,"ysyxSoCFull asic cpu cpu mem_wreg_i", false,-1);
        tracep->declQuad(c+3255,"ysyxSoCFull asic cpu cpu mem_data_i", false,-1, 63,0);
        tracep->declBus(c+3257,"ysyxSoCFull asic cpu cpu ex_mem_inst", false,-1, 31,0);
        tracep->declBus(c+3253,"ysyxSoCFull asic cpu cpu mem_wd_o", false,-1, 4,0);
        tracep->declBit(c+3254,"ysyxSoCFull asic cpu cpu mem_wreg_o", false,-1);
        tracep->declQuad(c+14891,"ysyxSoCFull asic cpu cpu mem_data_o", false,-1, 63,0);
        tracep->declQuad(c+17507,"ysyxSoCFull asic cpu cpu mem_id_data", false,-1, 63,0);
        tracep->declBus(c+3253,"ysyxSoCFull asic cpu cpu mem_id_waddr", false,-1, 4,0);
        tracep->declBit(c+3254,"ysyxSoCFull asic cpu cpu mem_id_wreg", false,-1);
        tracep->declQuad(c+3258,"ysyxSoCFull asic cpu cpu mask", false,-1, 63,0);
        tracep->declQuad(c+3260,"ysyxSoCFull asic cpu cpu wrdata", false,-1, 63,0);
        tracep->declBit(c+3251,"ysyxSoCFull asic cpu cpu w_en", false,-1);
        tracep->declBit(c+3252,"ysyxSoCFull asic cpu cpu r_en", false,-1);
        tracep->declQuad(c+3249,"ysyxSoCFull asic cpu cpu addr", false,-1, 63,0);
        tracep->declBus(c+3262,"ysyxSoCFull asic cpu cpu wb_wd_i", false,-1, 4,0);
        tracep->declBit(c+3263,"ysyxSoCFull asic cpu cpu wb_wreg_i", false,-1);
        tracep->declQuad(c+3264,"ysyxSoCFull asic cpu cpu wb_data_i", false,-1, 63,0);
        tracep->declBus(c+17509,"ysyxSoCFull asic cpu cpu wb_wd_o", false,-1, 4,0);
        tracep->declBit(c+17510,"ysyxSoCFull asic cpu cpu wb_wreg_o", false,-1);
        tracep->declQuad(c+17511,"ysyxSoCFull asic cpu cpu wb_data_o", false,-1, 63,0);
        tracep->declQuad(c+14893,"ysyxSoCFull asic cpu cpu reg1_data_o", false,-1, 63,0);
        tracep->declQuad(c+14895,"ysyxSoCFull asic cpu cpu reg2_data_o", false,-1, 63,0);
        tracep->declQuad(c+17513,"ysyxSoCFull asic cpu cpu ctrl_jimp_addr", false,-1, 63,0);
        tracep->declBit(c+17515,"ysyxSoCFull asic cpu cpu ctrl_jump_flag", false,-1);
        tracep->declBit(c+17516,"ysyxSoCFull asic cpu cpu ctrl_jump_flag_IF_ID", false,-1);
        tracep->declBit(c+17517,"ysyxSoCFull asic cpu cpu ctrl_jump_flag_ID_EX", false,-1);
        tracep->declBit(c+17518,"ysyxSoCFull asic cpu cpu ctrl_hold_flag", false,-1);
        tracep->declBit(c+17519,"ysyxSoCFull asic cpu cpu ctrl_hold_flag2if", false,-1);
        tracep->declBit(c+17520,"ysyxSoCFull asic cpu cpu rib_hold_if", false,-1);
        tracep->declBit(c+17521,"ysyxSoCFull asic cpu cpu rib_hold_ex_mem", false,-1);
        tracep->declBit(c+17522,"ysyxSoCFull asic cpu cpu rib_hold_if_id", false,-1);
        tracep->declBit(c+17523,"ysyxSoCFull asic cpu cpu rib_hold_mem_wb", false,-1);
        tracep->declBit(c+17524,"ysyxSoCFull asic cpu cpu rib_hold_id_ex", false,-1);
        tracep->declQuad(c+17525,"ysyxSoCFull asic cpu cpu inst_o", false,-1, 63,0);
        tracep->declQuad(c+17527,"ysyxSoCFull asic cpu cpu mem_data", false,-1, 63,0);
        tracep->declQuad(c+14887,"ysyxSoCFull asic cpu cpu csr_rdata_o", false,-1, 63,0);
        tracep->declQuad(c+17529,"ysyxSoCFull asic cpu cpu csr_j_addr", false,-1, 63,0);
        tracep->declQuad(c+3266,"ysyxSoCFull asic cpu cpu csr2wb_mie", false,-1, 63,0);
        tracep->declQuad(c+3268,"ysyxSoCFull asic cpu cpu csr2wb_mstatus", false,-1, 63,0);
        tracep->declQuad(c+3270,"ysyxSoCFull asic cpu cpu csr2wb_mip", false,-1, 63,0);
        tracep->declBit(c+17531,"ysyxSoCFull asic cpu cpu rib_hold_line", false,-1);
        tracep->declBit(c+3272,"ysyxSoCFull asic cpu cpu time_stop", false,-1);
        tracep->declBus(c+19412,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 YSYX210576_AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19412,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 YSYX210576_AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19413,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 YSYX210576_AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19414,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 YSYX210576_AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 reset", false,-1);
        tracep->declBit(c+17426,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 rw_ready_o", false,-1);
        tracep->declBit(c+17491,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 m0_r_en", false,-1);
        tracep->declQuad(c+17525,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 data_read_o", false,-1, 63,0);
        tracep->declQuad(c+3196,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 rw_addr_i", false,-1, 63,0);
        tracep->declBit(c+17427,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 mem_ready_o", false,-1);
        tracep->declBit(c+3252,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 m1_r_en", false,-1);
        tracep->declBit(c+3251,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 m1_w_en", false,-1);
        tracep->declQuad(c+17527,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 mem_data_read_o", false,-1, 63,0);
        tracep->declQuad(c+3260,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 mem_data_write_i", false,-1, 63,0);
        tracep->declQuad(c+3249,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 mem2ram_addr_i", false,-1, 63,0);
        tracep->declQuad(c+3258,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 mask", false,-1, 63,0);
        tracep->declBus(c+3182,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 mem2ram_size", false,-1, 2,0);
        tracep->declBit(c+17428,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_aw_ready_i", false,-1);
        tracep->declBit(c+17429,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_aw_valid_o", false,-1);
        tracep->declQuad(c+17430,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_aw_addr_o", false,-1, 63,0);
        tracep->declBus(c+17432,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_aw_id_o", false,-1, 3,0);
        tracep->declBus(c+17433,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_aw_len_o", false,-1, 7,0);
        tracep->declBus(c+17434,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_aw_size_o", false,-1, 2,0);
        tracep->declBus(c+17435,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+14882,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_w_ready_i", false,-1);
        tracep->declBit(c+17436,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_w_valid_o", false,-1);
        tracep->declQuad(c+17437,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_w_data_o", false,-1, 63,0);
        tracep->declBus(c+17439,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_w_strb_o", false,-1, 7,0);
        tracep->declBit(c+17440,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_w_last_o", false,-1);
        tracep->declBit(c+17441,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_b_ready_o", false,-1);
        tracep->declBit(c+14883,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_b_valid_i", false,-1);
        tracep->declBus(c+14884,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_b_resp_i", false,-1, 1,0);
        tracep->declBus(c+17442,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_b_id_i", false,-1, 3,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_ar_ready_i", false,-1);
        tracep->declBit(c+17444,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_ar_valid_o", false,-1);
        tracep->declQuad(c+17445,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_ar_addr_o", false,-1, 63,0);
        tracep->declBus(c+17447,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_ar_id_o", false,-1, 3,0);
        tracep->declBus(c+17448,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_ar_user_o", false,-1, 0,0);
        tracep->declBus(c+17449,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_ar_len_o", false,-1, 7,0);
        tracep->declBus(c+17450,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_ar_size_o", false,-1, 2,0);
        tracep->declBus(c+17451,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+17452,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_r_ready_o", false,-1);
        tracep->declBit(c+17453,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_r_valid_i", false,-1);
        tracep->declBus(c+14885,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_r_resp_i", false,-1, 1,0);
        tracep->declQuad(c+17454,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_r_data_i", false,-1, 63,0);
        tracep->declBit(c+17456,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_r_last_i", false,-1);
        tracep->declBus(c+17457,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 axi_r_id_i", false,-1, 3,0);
        tracep->declBit(c+17531,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 hold_flag_o", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 grant0", false,-1, 1,0);
        tracep->declBus(c+19415,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 grant1", false,-1, 1,0);
        tracep->declBus(c+19416,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 grant3", false,-1, 1,0);
        tracep->declBus(c+19417,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 grant2", false,-1, 1,0);
        tracep->declBus(c+17532,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 grant", false,-1, 1,0);
        tracep->declBit(c+3251,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 w_valid", false,-1);
        tracep->declBit(c+14897,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 r_valid", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 W_STATE_IDLE", false,-1, 1,0);
        tracep->declBus(c+19415,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 W_STATE_ADDR", false,-1, 1,0);
        tracep->declBus(c+19416,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 W_STATE_WRITE", false,-1, 1,0);
        tracep->declBus(c+19417,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 W_STATE_RESP", false,-1, 1,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 R_STATE_IDLE", false,-1, 1,0);
        tracep->declBus(c+19415,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 R_STATE_ADDR", false,-1, 1,0);
        tracep->declBus(c+19416,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 R_STATE_READ", false,-1, 1,0);
        tracep->declBus(c+3273,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 r_state", false,-1, 1,0);
        tracep->declBus(c+3274,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 w_state", false,-1, 1,0);
        tracep->declBit(c+3275,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_rw0 hs", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint reset", false,-1);
        tracep->declBus(c+17470,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_aw_id", false,-1, 3,0);
        tracep->declQuad(c+17471,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_aw_addr", false,-1, 63,0);
        tracep->declBus(c+17473,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_aw_len", false,-1, 7,0);
        tracep->declBus(c+17474,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_aw_size", false,-1, 2,0);
        tracep->declBus(c+17475,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_aw_burst", false,-1, 1,0);
        tracep->declBit(c+17476,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_aw_valid", false,-1);
        tracep->declBit(c+3186,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_aw_ready", false,-1);
        tracep->declQuad(c+17477,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_w_data", false,-1, 63,0);
        tracep->declBus(c+17479,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_w_strb", false,-1, 7,0);
        tracep->declBit(c+17480,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_w_last", false,-1);
        tracep->declBit(c+17481,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_w_valid", false,-1);
        tracep->declBit(c+3187,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_w_ready", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_b_id", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_b_resp", false,-1, 1,0);
        tracep->declBit(c+3188,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_b_valid", false,-1);
        tracep->declBit(c+17482,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_b_ready", false,-1);
        tracep->declBus(c+17483,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_ar_id", false,-1, 3,0);
        tracep->declQuad(c+17484,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_ar_addr", false,-1, 63,0);
        tracep->declBus(c+17486,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_ar_len", false,-1, 7,0);
        tracep->declBus(c+17487,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_ar_size", false,-1, 2,0);
        tracep->declBus(c+17488,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_ar_burst", false,-1, 1,0);
        tracep->declBit(c+17489,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_ar_valid", false,-1);
        tracep->declBit(c+3189,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_ar_ready", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_r_id", false,-1, 3,0);
        tracep->declQuad(c+3190,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_r_data", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_r_resp", false,-1, 1,0);
        tracep->declBit(c+3192,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_r_last", false,-1);
        tracep->declBit(c+3193,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_r_valid", false,-1);
        tracep->declBit(c+17490,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_r_ready", false,-1);
        tracep->declBit(c+3272,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint clint_time_stop", false,-1);
        tracep->declQuad(c+3276,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint mtime", false,-1, 63,0);
        tracep->declQuad(c+3278,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint mtimecmp", false,-1, 63,0);
        tracep->declQuad(c+3280,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint addr", false,-1, 63,0);
        tracep->declBit(c+3282,"ysyxSoCFull asic cpu cpu ysyx_210576_Clint hs_ar", false,-1);
        tracep->declBus(c+19412,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19412,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 STRB_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19413,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 reset", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_awid", false,-1, 3,0);
        tracep->declQuad(c+17459,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_awaddr", false,-1, 63,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_awsize", false,-1, 2,0);
        tracep->declBus(c+17032,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_awburst", false,-1, 1,0);
        tracep->declBit(c+17458,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_awvalid", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_awready", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_wstrb", false,-1, 7,0);
        tracep->declBit(c+17037,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_wlast", false,-1);
        tracep->declBit(c+17051,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_wvalid", false,-1);
        tracep->declBit(c+17050,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_wready", false,-1);
        tracep->declBus(c+17053,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_bid", false,-1, 3,0);
        tracep->declBus(c+14754,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_bresp", false,-1, 1,0);
        tracep->declBit(c+14753,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_bvalid", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_bready", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_arid", false,-1, 3,0);
        tracep->declQuad(c+17467,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_araddr", false,-1, 63,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_arsize", false,-1, 2,0);
        tracep->declBus(c+17045,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_arburst", false,-1, 1,0);
        tracep->declBit(c+17469,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_arvalid", false,-1);
        tracep->declBit(c+3185,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_arready", false,-1);
        tracep->declBus(c+17057,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_rid", false,-1, 3,0);
        tracep->declQuad(c+17465,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_rdata", false,-1, 63,0);
        tracep->declBus(c+14755,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_rresp", false,-1, 1,0);
        tracep->declBit(c+3183,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_rlast", false,-1);
        tracep->declBit(c+3184,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_rvalid", false,-1);
        tracep->declBit(c+17464,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 ram_slave_rready", false,-1);
        tracep->declBus(c+17470,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_awid", false,-1, 3,0);
        tracep->declQuad(c+17471,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_awaddr", false,-1, 63,0);
        tracep->declBus(c+17473,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_awlen", false,-1, 7,0);
        tracep->declBus(c+17474,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_awsize", false,-1, 2,0);
        tracep->declBus(c+17475,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_awburst", false,-1, 1,0);
        tracep->declBit(c+17476,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_awvalid", false,-1);
        tracep->declBit(c+3186,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_awready", false,-1);
        tracep->declQuad(c+17477,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_wdata", false,-1, 63,0);
        tracep->declBus(c+17479,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_wstrb", false,-1, 7,0);
        tracep->declBit(c+17480,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_wlast", false,-1);
        tracep->declBit(c+17481,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_wvalid", false,-1);
        tracep->declBit(c+3187,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_wready", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_bid", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_bresp", false,-1, 1,0);
        tracep->declBit(c+3188,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_bvalid", false,-1);
        tracep->declBit(c+17482,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_bready", false,-1);
        tracep->declBus(c+17483,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_arid", false,-1, 3,0);
        tracep->declQuad(c+17484,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_araddr", false,-1, 63,0);
        tracep->declBus(c+17486,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_arlen", false,-1, 7,0);
        tracep->declBus(c+17487,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_arsize", false,-1, 2,0);
        tracep->declBus(c+17488,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_arburst", false,-1, 1,0);
        tracep->declBit(c+17489,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_arvalid", false,-1);
        tracep->declBit(c+3189,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_arready", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_rid", false,-1, 3,0);
        tracep->declQuad(c+3190,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_rresp", false,-1, 1,0);
        tracep->declBit(c+3192,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_rlast", false,-1);
        tracep->declBit(c+3193,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_rvalid", false,-1);
        tracep->declBit(c+17490,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 clint_slave_rready", false,-1);
        tracep->declBus(c+17432,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_awid", false,-1, 3,0);
        tracep->declQuad(c+17430,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_awaddr", false,-1, 63,0);
        tracep->declBus(c+17433,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+17434,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+17435,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+17429,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_awvalid", false,-1);
        tracep->declBit(c+17428,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_awready", false,-1);
        tracep->declQuad(c+17437,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+17439,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+17440,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_wlast", false,-1);
        tracep->declBit(c+17436,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_wvalid", false,-1);
        tracep->declBit(c+14882,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_wready", false,-1);
        tracep->declBus(c+17442,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_bid", false,-1, 3,0);
        tracep->declBus(c+14884,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_bresp", false,-1, 1,0);
        tracep->declBit(c+14883,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_bvalid", false,-1);
        tracep->declBit(c+17441,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_bready", false,-1);
        tracep->declBus(c+17447,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_arid", false,-1, 3,0);
        tracep->declQuad(c+17445,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_araddr", false,-1, 63,0);
        tracep->declBus(c+17449,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+17450,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+17451,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+17444,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_arvalid", false,-1);
        tracep->declBit(c+17443,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_arready", false,-1);
        tracep->declBus(c+17457,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_rid", false,-1, 3,0);
        tracep->declQuad(c+17454,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+14885,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+17456,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_rlast", false,-1);
        tracep->declBit(c+17453,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_rvalid", false,-1);
        tracep->declBit(c+17452,"ysyxSoCFull asic cpu cpu ysyx_210576_axi_clint_ctrl0 master_axi_rready", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 reset", false,-1);
        tracep->declBit(c+17504,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 exejump_flag", false,-1);
        tracep->declQuad(c+17505,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 exejump_addr", false,-1, 63,0);
        tracep->declQuad(c+17467,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 cache_d_ar_addr", false,-1, 63,0);
        tracep->declBit(c+17448,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 cache_d_ar_user", false,-1);
        tracep->declBit(c+17469,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 cache_d_ar_valid", false,-1);
        tracep->declArray(c+3150,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 Q", false,-1, 127,0);
        tracep->declBit(c+17424,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 CEN", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 WEN", false,-1);
        tracep->declArray(c+17419,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 BWEN", false,-1, 127,0);
        tracep->declBus(c+17423,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 A", false,-1, 5,0);
        tracep->declArray(c+14877,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 D", false,-1, 127,0);
        tracep->declBit(c+3185,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 cache_d_ar_ready", false,-1);
        tracep->declQuad(c+17465,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 cache_d_r_data", false,-1, 63,0);
        tracep->declBit(c+3183,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 cache_d_r_last", false,-1);
        tracep->declBit(c+3184,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 cache_d_r_valid", false,-1);
        tracep->declBit(c+17464,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 cache_d_r_ready", false,-1);
        tracep->declQuad(c+17462,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 axi_cache_d_ar_addr", false,-1, 63,0);
        tracep->declBit(c+17461,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 axi_cache_d_ar_valid", false,-1);
        tracep->declBit(c+17054,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 axi_cache_d_ar_ready", false,-1);
        tracep->declQuad(c+17058,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 axi_cache_d_r_data", false,-1, 63,0);
        tracep->declBit(c+17060,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 axi_cache_d_r_last", false,-1);
        tracep->declBit(c+17056,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 axi_cache_d_r_valid", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 axi_cache_d_r_ready", false,-1);
        tracep->declBus(c+17423,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 I_index", false,-1, 5,0);
        tracep->declBit(c+17533,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 I_line_offset", false,-1);
        tracep->declBus(c+17534,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 pc_cp_tag", false,-1, 20,0);
        tracep->declArray(c+3150,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 cache_r_data", false,-1, 127,0);
        tracep->declQuad(c+3283,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 pc2", false,-1, 63,0);
        tracep->declBus(c+17535,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 REG_DATA", false,-1, 31,0);
        tracep->declBus(c+17536,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 I_tag", false,-1, 20,0);
        tracep->declBus(c+3285,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 i", false,-1, 31,0);
        tracep->declQuad(c+3286,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 begin_data", false,-1, 63,0);
        tracep->declBit(c+17537,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 pc_change", false,-1);
        tracep->declBit(c+17538,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 I_cache_hit2", false,-1);
        tracep->declBit(c+3288,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 I_cache_hit1", false,-1);
        tracep->declBit(c+14898,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 I_cache_hit3", false,-1);
        tracep->declBit(c+17539,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 I_cache_hit", false,-1);
        tracep->declQuad(c+3289,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 jump_addr_keep", false,-1, 63,0);
        tracep->declBit(c+14899,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 jump_equal_tag", false,-1);
        tracep->declQuad(c+3291,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 axi_r_data1", false,-1, 63,0);
        tracep->declQuad(c+3293,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 axi_r_data2", false,-1, 63,0);
        tracep->declQuad(c+3295,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 axi_r_data4", false,-1, 63,0);
        tracep->declQuad(c+3297,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 axi_r_data3", false,-1, 63,0);
        tracep->declQuad(c+14900,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 axi_choose_data", false,-1, 63,0);
        tracep->declQuad(c+14902,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 choose_cache_rdata", false,-1, 63,0);
        tracep->declBit(c+17540,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 wen_ram", false,-1);
        tracep->declArray(c+14877,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 cache_w_data", false,-1, 127,0);
        tracep->declBit(c+17541,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 cache_cen", false,-1);
        tracep->declArray(c+17419,"ysyxSoCFull asic cpu cpu ysyx_210576_cache0 bwen", false,-1, 127,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 reset", false,-1);
        tracep->declBit(c+17519,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 hold_flag_ctrl2if", false,-1);
        tracep->declQuad(c+17525,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 ram_inst", false,-1, 63,0);
        tracep->declQuad(c+17513,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 jump_addr_i", false,-1, 63,0);
        tracep->declBit(c+17515,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 jump_flag_i", false,-1);
        tracep->declBit(c+17520,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 rib_hold_if", false,-1);
        tracep->declQuad(c+3196,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 inst_addr", false,-1, 63,0);
        tracep->declBit(c+17491,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 inst_ena", false,-1);
        tracep->declQuad(c+3194,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 pc", false,-1, 63,0);
        tracep->declBit(c+17426,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 if_ready", false,-1);
        tracep->declBus(c+14886,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 inst", false,-1, 31,0);
        tracep->declQuad(c+19419,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 PC_START_RESET", false,-1, 63,0);
        tracep->declBit(c+17542,"ysyxSoCFull asic cpu cpu ysyx_210576_if_stage0 handshake_done", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu ysyx_210576_if_id0 clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_if_id0 reset", false,-1);
        tracep->declQuad(c+3194,"ysyxSoCFull asic cpu cpu ysyx_210576_if_id0 if_pc", false,-1, 63,0);
        tracep->declBus(c+14886,"ysyxSoCFull asic cpu cpu ysyx_210576_if_id0 if_inst", false,-1, 31,0);
        tracep->declBit(c+17516,"ysyxSoCFull asic cpu cpu ysyx_210576_if_id0 jump_flag_i", false,-1);
        tracep->declBit(c+17518,"ysyxSoCFull asic cpu cpu ysyx_210576_if_id0 hold_flag_i", false,-1);
        tracep->declBit(c+17522,"ysyxSoCFull asic cpu cpu ysyx_210576_if_id0 rib_hold_if_id", false,-1);
        tracep->declQuad(c+3198,"ysyxSoCFull asic cpu cpu ysyx_210576_if_id0 id_pc", false,-1, 63,0);
        tracep->declBus(c+3200,"ysyxSoCFull asic cpu cpu ysyx_210576_if_id0 id_inst", false,-1, 31,0);
        tracep->declBit(c+17516,"ysyxSoCFull asic cpu cpu ysyx_210576_if_id0 flush_flag", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 reset", false,-1);
        tracep->declQuad(c+3198,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 id_pc", false,-1, 63,0);
        tracep->declBus(c+3200,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 inst", false,-1, 31,0);
        tracep->declQuad(c+14893,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 rs1_data", false,-1, 63,0);
        tracep->declQuad(c+14895,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 rs2_data", false,-1, 63,0);
        tracep->declBit(c+3231,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 exe_wreg", false,-1);
        tracep->declBus(c+3230,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 exe_waddr", false,-1, 4,0);
        tracep->declQuad(c+3245,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 exe_wdata", false,-1, 63,0);
        tracep->declBit(c+3244,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 exe2mem_rd", false,-1);
        tracep->declBit(c+3254,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 mem_wreg", false,-1);
        tracep->declBus(c+3253,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 mem_waddr", false,-1, 4,0);
        tracep->declQuad(c+17507,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 mem_wdata", false,-1, 63,0);
        tracep->declQuad(c+14887,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 csr_rdata_i", false,-1, 63,0);
        tracep->declBit(c+3208,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 rs1_r_ena", false,-1);
        tracep->declBus(c+3209,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 rs1_r_addr", false,-1, 4,0);
        tracep->declBit(c+3210,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 rs2_r_ena", false,-1);
        tracep->declBus(c+3211,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 rs2_r_addr", false,-1, 4,0);
        tracep->declQuad(c+3198,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 id_ex_pc_i", false,-1, 63,0);
        tracep->declBus(c+3200,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 id_ex_inst_i", false,-1, 31,0);
        tracep->declBit(c+3201,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 rd_w_ena", false,-1);
        tracep->declBus(c+3202,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 rd_w_addr", false,-1, 4,0);
        tracep->declQuad(c+17492,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 op1_o", false,-1, 63,0);
        tracep->declQuad(c+17494,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 op2_o", false,-1, 63,0);
        tracep->declQuad(c+17496,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 op1_jump_o", false,-1, 63,0);
        tracep->declQuad(c+3203,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 op2_jump_o", false,-1, 63,0);
        tracep->declQuad(c+17498,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 op1", false,-1, 63,0);
        tracep->declQuad(c+17500,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 op2", false,-1, 63,0);
        tracep->declQuad(c+3206,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 csr_waddr_o", false,-1, 63,0);
        tracep->declBit(c+3205,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 csr_we_o", false,-1);
        tracep->declQuad(c+14887,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 id_csr_rdata_i", false,-1, 63,0);
        tracep->declBit(c+3212,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 Hold_Flag", false,-1);
        tracep->declQuad(c+3213,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 csr_raddr_o", false,-1, 63,0);
        tracep->declBus(c+3299,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 opcode", false,-1, 6,0);
        tracep->declBus(c+3300,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 rd", false,-1, 4,0);
        tracep->declBus(c+3301,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 funct3", false,-1, 2,0);
        tracep->declBus(c+3302,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 rs1", false,-1, 4,0);
        tracep->declBus(c+3303,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 rs2", false,-1, 4,0);
        tracep->declQuad(c+17498,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 op3", false,-1, 63,0);
        tracep->declQuad(c+17500,"ysyxSoCFull asic cpu cpu ysyx_210576_id_stage0 op4", false,-1, 63,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu ysyx_210576_regfile1 clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_regfile1 reset", false,-1);
        tracep->declBus(c+17509,"ysyxSoCFull asic cpu cpu ysyx_210576_regfile1 w_addr", false,-1, 4,0);
        tracep->declQuad(c+17511,"ysyxSoCFull asic cpu cpu ysyx_210576_regfile1 w_data", false,-1, 63,0);
        tracep->declBit(c+17510,"ysyxSoCFull asic cpu cpu ysyx_210576_regfile1 w_ena", false,-1);
        tracep->declBus(c+3209,"ysyxSoCFull asic cpu cpu ysyx_210576_regfile1 r_addr1", false,-1, 4,0);
        tracep->declQuad(c+14893,"ysyxSoCFull asic cpu cpu ysyx_210576_regfile1 r_data1", false,-1, 63,0);
        tracep->declBit(c+3208,"ysyxSoCFull asic cpu cpu ysyx_210576_regfile1 r_ena1", false,-1);
        tracep->declBus(c+3211,"ysyxSoCFull asic cpu cpu ysyx_210576_regfile1 r_addr2", false,-1, 4,0);
        tracep->declQuad(c+14895,"ysyxSoCFull asic cpu cpu ysyx_210576_regfile1 r_data2", false,-1, 63,0);
        tracep->declBit(c+3210,"ysyxSoCFull asic cpu cpu ysyx_210576_regfile1 r_ena2", false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+3304+i*2,"ysyxSoCFull asic cpu cpu ysyx_210576_regfile1 regs", true,(i+0), 63,0);}}
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex reset", false,-1);
        tracep->declBus(c+3202,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex id_w_addr", false,-1, 4,0);
        tracep->declBit(c+3201,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex id_w_ena", false,-1);
        tracep->declQuad(c+17498,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex id_op1", false,-1, 63,0);
        tracep->declQuad(c+17500,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex id_op2", false,-1, 63,0);
        tracep->declQuad(c+3198,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex id_ex_pc", false,-1, 63,0);
        tracep->declBus(c+3200,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex id_ex_inst", false,-1, 31,0);
        tracep->declQuad(c+17492,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex op1_i", false,-1, 63,0);
        tracep->declQuad(c+17494,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex op2_i", false,-1, 63,0);
        tracep->declQuad(c+17496,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex op1_jump_i", false,-1, 63,0);
        tracep->declQuad(c+3203,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex op2_jump_i", false,-1, 63,0);
        tracep->declBit(c+17517,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex jump_flag_i", false,-1);
        tracep->declBit(c+17518,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex hold_flag_i", false,-1);
        tracep->declBit(c+17524,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex rib_hold_id_ex", false,-1);
        tracep->declBit(c+3205,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex csr_we", false,-1);
        tracep->declQuad(c+14887,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex csr_r_data", false,-1, 63,0);
        tracep->declQuad(c+3206,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex csr_waddr", false,-1, 63,0);
        tracep->declBit(c+3232,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex csr_we2exe", false,-1);
        tracep->declQuad(c+3233,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex csr_r_data2exe", false,-1, 63,0);
        tracep->declQuad(c+3235,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex csr_waddr2exe", false,-1, 63,0);
        tracep->declQuad(c+3215,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex op1_o", false,-1, 63,0);
        tracep->declQuad(c+3217,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex op2_o", false,-1, 63,0);
        tracep->declQuad(c+3219,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex op1_jump_o", false,-1, 63,0);
        tracep->declQuad(c+3221,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex op2_jump_o", false,-1, 63,0);
        tracep->declQuad(c+3227,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex ex_pc_i", false,-1, 63,0);
        tracep->declBus(c+3229,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex ex_inst_i", false,-1, 31,0);
        tracep->declBus(c+3230,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex ex_w_addr_i", false,-1, 4,0);
        tracep->declBit(c+3231,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex ex_w_ena_i", false,-1);
        tracep->declQuad(c+3223,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex ex_op1_i", false,-1, 63,0);
        tracep->declQuad(c+3225,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex ex_op2_i", false,-1, 63,0);
        tracep->declBit(c+17517,"ysyxSoCFull asic cpu cpu ysyx_210576_id_ex flush_flag1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage reset", false,-1);
        tracep->declQuad(c+3227,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_pc", false,-1, 63,0);
        tracep->declBus(c+3229,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_inst", false,-1, 31,0);
        tracep->declBus(c+3230,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_w_addr", false,-1, 4,0);
        tracep->declBit(c+3231,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_w_ena", false,-1);
        tracep->declQuad(c+3223,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_op1", false,-1, 63,0);
        tracep->declQuad(c+3225,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_op2", false,-1, 63,0);
        tracep->declQuad(c+3215,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage op1_i", false,-1, 63,0);
        tracep->declQuad(c+3217,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage op2_i", false,-1, 63,0);
        tracep->declQuad(c+3219,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage op1_jump_i", false,-1, 63,0);
        tracep->declQuad(c+3221,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage op2_jump_i", false,-1, 63,0);
        tracep->declBit(c+3272,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage exe_clint_time_stop_i", false,-1);
        tracep->declBit(c+14881,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage hold_line", false,-1);
        tracep->declQuad(c+3270,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage exe_mip_i", false,-1, 63,0);
        tracep->declQuad(c+3266,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage exe_mie_i", false,-1, 63,0);
        tracep->declQuad(c+3268,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage exe_mstatus_i", false,-1, 63,0);
        tracep->declQuad(c+3239,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage mem_wdata_o", false,-1, 63,0);
        tracep->declQuad(c+3241,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage mem_addr_o", false,-1, 63,0);
        tracep->declBit(c+3243,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage mem_we_o", false,-1);
        tracep->declBit(c+3244,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage mem_rd_o", false,-1);
        tracep->declBus(c+3230,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_mem_w_addr_i1", false,-1, 4,0);
        tracep->declBit(c+3231,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_mem_w_ena_i1", false,-1);
        tracep->declQuad(c+3245,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_rd_data_i1", false,-1, 63,0);
        tracep->declBit(c+3244,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage mem_rd2id", false,-1);
        tracep->declBus(c+3230,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_mem_w_addr_i", false,-1, 4,0);
        tracep->declBit(c+14889,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_mem_w_ena_i", false,-1);
        tracep->declQuad(c+3245,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_rd_data_i", false,-1, 63,0);
        tracep->declBus(c+14890,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage ex_mem_ex_inst", false,-1, 31,0);
        tracep->declBit(c+3232,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage csr_we_i", false,-1);
        tracep->declQuad(c+3235,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage csr_waddr_i", false,-1, 63,0);
        tracep->declQuad(c+3233,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage csr_rdata_i", false,-1, 63,0);
        tracep->declQuad(c+17529,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage int_addr_i", false,-1, 63,0);
        tracep->declBus(c+17502,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage int_state_o", false,-1, 3,0);
        tracep->declQuad(c+3237,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage csr_wdata_o", false,-1, 63,0);
        tracep->declBit(c+17503,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage csr_we_o", false,-1);
        tracep->declQuad(c+3235,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage csr_waddr_o", false,-1, 63,0);
        tracep->declQuad(c+3227,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage csr_pc", false,-1, 63,0);
        tracep->declBit(c+17504,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage jump_flag_o", false,-1);
        tracep->declQuad(c+17505,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage jump_addr_o", false,-1, 63,0);
        tracep->declQuad(c+3245,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage reg_wdata", false,-1, 63,0);
        tracep->declQuad(c+3368,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage jump_addr", false,-1, 63,0);
        tracep->declBit(c+3243,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage mem_we", false,-1);
        tracep->declBit(c+3244,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage mem_rd", false,-1);
        tracep->declBus(c+3370,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage opcode", false,-1, 6,0);
        tracep->declBus(c+3371,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage funct3", false,-1, 2,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage S_INT_IDLE", false,-1, 3,0);
        tracep->declBus(c+19422,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage S_INT_SYNC_ASSERT", false,-1, 3,0);
        tracep->declBus(c+19423,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage S_INT_ASYNC_ASSERT", false,-1, 3,0);
        tracep->declBus(c+19424,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage S_INT_MRET", false,-1, 3,0);
        tracep->declQuad(c+3372,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage pc1", false,-1, 63,0);
        tracep->declBit(c+3374,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage jump_flag", false,-1);
        tracep->declBit(c+3375,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage pc_change", false,-1);
        tracep->declBit(c+3376,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage keep", false,-1);
        tracep->declBit(c+3377,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage intterrupt_keep", false,-1);
        tracep->declBit(c+3378,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage intterrupt_banning", false,-1);
        tracep->declQuad(c+3379,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage op1_add_op2_res", false,-1, 63,0);
        tracep->declQuad(c+3381,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage op1_jump_add_op2_jump_res", false,-1, 63,0);
        tracep->declBit(c+3383,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage op1_eq_op2", false,-1);
        tracep->declBit(c+3384,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage op1_ge_op2_signed", false,-1);
        tracep->declBit(c+3385,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage op1_ge_op2_unsigned", false,-1);
        tracep->declBus(c+3386,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage addw_data", false,-1, 31,0);
        tracep->declBus(c+3387,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage subw_data", false,-1, 31,0);
        tracep->declBus(c+3388,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage sllw_data", false,-1, 31,0);
        tracep->declBus(c+3389,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage srlw_data", false,-1, 31,0);
        tracep->declBus(c+3390,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage sraw_data", false,-1, 31,0);
        tracep->declBus(c+3391,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage addiw_data", false,-1, 31,0);
        tracep->declBus(c+3392,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage slliw_data", false,-1, 31,0);
        tracep->declBus(c+3393,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage srliw_data", false,-1, 31,0);
        tracep->declBus(c+3394,"ysyxSoCFull asic cpu cpu ysyx_210576_exe_stage sraiw_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 reset", false,-1);
        tracep->declBit(c+17521,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 hold_ex_mem", false,-1);
        tracep->declBus(c+3230,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 exmem_reg_w_addr", false,-1, 4,0);
        tracep->declBit(c+14889,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 exmem_reg_w_ena", false,-1);
        tracep->declQuad(c+3245,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 exmem_reg_rd_data", false,-1, 63,0);
        tracep->declBus(c+14890,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 exmem_reg_inst", false,-1, 31,0);
        tracep->declQuad(c+3239,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 exmem_mem_wdata_i", false,-1, 63,0);
        tracep->declQuad(c+3241,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 exmem_mem_addr_i", false,-1, 63,0);
        tracep->declBit(c+3243,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 exmem_mem_we_i", false,-1);
        tracep->declBit(c+3244,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 exmem_mem_rd_i", false,-1);
        tracep->declQuad(c+3247,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 exmem_mem_wdata_o", false,-1, 63,0);
        tracep->declQuad(c+3249,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 exmem_mem_addr_o", false,-1, 63,0);
        tracep->declBit(c+3251,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 exmem_mem_we_o", false,-1);
        tracep->declBit(c+3252,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 exmem_mem_rd_o", false,-1);
        tracep->declBus(c+3253,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 reg_w_addr_i", false,-1, 4,0);
        tracep->declBit(c+3254,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 reg_w_ena_i", false,-1);
        tracep->declQuad(c+3255,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 reg_wdata_i", false,-1, 63,0);
        tracep->declBus(c+3257,"ysyxSoCFull asic cpu cpu ysyx_210576_ex_mem0 reg_inst_i", false,-1, 31,0);
        tracep->declBus(c+3253,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 reg_w_addr", false,-1, 4,0);
        tracep->declBit(c+3254,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 reg_w_ena", false,-1);
        tracep->declQuad(c+3255,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 reg_wdata", false,-1, 63,0);
        tracep->declBus(c+3257,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 reg_inst", false,-1, 31,0);
        tracep->declQuad(c+3247,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_wdata_i", false,-1, 63,0);
        tracep->declQuad(c+3249,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_addr_i", false,-1, 63,0);
        tracep->declBit(c+3251,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_we_i", false,-1);
        tracep->declBit(c+3252,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_rd_i", false,-1);
        tracep->declQuad(c+17527,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_rdata_i", false,-1, 63,0);
        tracep->declBit(c+17427,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_ready", false,-1);
        tracep->declBus(c+3253,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 reg_w_addr_i1", false,-1, 4,0);
        tracep->declBit(c+3254,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 reg_w_ena_i1", false,-1);
        tracep->declQuad(c+17507,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 reg_wdata_i1", false,-1, 63,0);
        tracep->declBus(c+3253,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 reg_w_addr_i", false,-1, 4,0);
        tracep->declBit(c+3254,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 reg_w_ena_i", false,-1);
        tracep->declQuad(c+14891,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 reg_wdata_i", false,-1, 63,0);
        tracep->declQuad(c+3260,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_wdata_o", false,-1, 63,0);
        tracep->declQuad(c+3249,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_addr", false,-1, 63,0);
        tracep->declBit(c+3251,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_we", false,-1);
        tracep->declBit(c+3252,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_rd", false,-1);
        tracep->declBus(c+3182,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_size", false,-1, 2,0);
        tracep->declQuad(c+3258,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 ram_wmask", false,-1, 63,0);
        tracep->declBus(c+3395,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 opcode", false,-1, 6,0);
        tracep->declBus(c+3396,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 funct3", false,-1, 2,0);
        tracep->declBus(c+3397,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_raddr_index", false,-1, 2,0);
        tracep->declBus(c+3397,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 mem_waddr_index", false,-1, 2,0);
        tracep->declQuad(c+17543,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 reg_wdata1", false,-1, 63,0);
        tracep->declQuad(c+17545,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_stage0 reg_wdata2", false,-1, 63,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_wb0 clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_wb0 reset", false,-1);
        tracep->declBit(c+17523,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_wb0 hold_mem_wb", false,-1);
        tracep->declBus(c+3253,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_wb0 mem_wb_w_addr", false,-1, 4,0);
        tracep->declBit(c+3254,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_wb0 mem_wb_w_ena", false,-1);
        tracep->declQuad(c+14891,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_wb0 mem_wb_wdata", false,-1, 63,0);
        tracep->declBus(c+3262,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_wb0 wb_w_addr_i", false,-1, 4,0);
        tracep->declBit(c+3263,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_wb0 wb_w_ena_i", false,-1);
        tracep->declQuad(c+3264,"ysyxSoCFull asic cpu cpu ysyx_210576_mem_wb0 wb_wdata_i", false,-1, 63,0);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_wb_stage0 reset", false,-1);
        tracep->declBus(c+3262,"ysyxSoCFull asic cpu cpu ysyx_210576_wb_stage0 wb_w_addr", false,-1, 4,0);
        tracep->declBit(c+3263,"ysyxSoCFull asic cpu cpu ysyx_210576_wb_stage0 wb_w_ena", false,-1);
        tracep->declQuad(c+3264,"ysyxSoCFull asic cpu cpu ysyx_210576_wb_stage0 wb_wdata", false,-1, 63,0);
        tracep->declBus(c+17509,"ysyxSoCFull asic cpu cpu ysyx_210576_wb_stage0 regfile_w_addr_i", false,-1, 4,0);
        tracep->declBit(c+17510,"ysyxSoCFull asic cpu cpu ysyx_210576_wb_stage0 regfile_w_ena_i", false,-1);
        tracep->declQuad(c+17511,"ysyxSoCFull asic cpu cpu ysyx_210576_wb_stage0 regfile_wdata_i", false,-1, 63,0);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 reset", false,-1);
        tracep->declBit(c+17531,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 rib_hold_i", false,-1);
        tracep->declBit(c+17504,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 jump_flag_i", false,-1);
        tracep->declQuad(c+17505,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 jump_addr_i", false,-1, 63,0);
        tracep->declBit(c+3212,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 hold_flag_id_i", false,-1);
        tracep->declBit(c+14881,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 hold_line", false,-1);
        tracep->declBit(c+17522,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 rib_hold_if_id", false,-1);
        tracep->declBit(c+17520,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 rib_hold_if", false,-1);
        tracep->declBit(c+17524,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 rib_hold_id_ex", false,-1);
        tracep->declBit(c+17521,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 rib_hold_ex_mem", false,-1);
        tracep->declBit(c+17523,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 rib_hold_mem_wb", false,-1);
        tracep->declBit(c+17518,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 hold_flag_o", false,-1);
        tracep->declBit(c+17519,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 hold_flag1", false,-1);
        tracep->declBit(c+17516,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 jump_flag_IF_ID", false,-1);
        tracep->declBit(c+17517,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 jump_flag_ID_EX", false,-1);
        tracep->declBit(c+17515,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 jump_flag_IF", false,-1);
        tracep->declQuad(c+17513,"ysyxSoCFull asic cpu cpu ysyx_210576_ctrl_stage0 jump_addr_o", false,-1, 63,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage clock", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage reset", false,-1);
        tracep->declQuad(c+3213,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage raddr_i", false,-1, 63,0);
        tracep->declBit(c+17503,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage we_i", false,-1);
        tracep->declQuad(c+3235,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage waddr_i", false,-1, 63,0);
        tracep->declQuad(c+3237,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage data_i", false,-1, 63,0);
        tracep->declBus(c+17502,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage csr_int_state", false,-1, 3,0);
        tracep->declQuad(c+3227,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage csr_inst_addr_i", false,-1, 63,0);
        tracep->declBit(c+3272,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage csr_clint_time_stop_i", false,-1);
        tracep->declQuad(c+14887,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage csr_data_o", false,-1, 63,0);
        tracep->declQuad(c+17529,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage csr_int_addr_o", false,-1, 63,0);
        tracep->declQuad(c+3266,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage csr_mie_o", false,-1, 63,0);
        tracep->declQuad(c+3268,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage csr_mstatus_o", false,-1, 63,0);
        tracep->declQuad(c+3270,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage csr_mip_o", false,-1, 63,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage S_INT_IDLE", false,-1, 3,0);
        tracep->declBus(c+19422,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage S_INT_SYNC_ASSERT", false,-1, 3,0);
        tracep->declBus(c+19423,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage S_INT_ASYNC_ASSERT", false,-1, 3,0);
        tracep->declBus(c+19424,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage S_INT_MRET", false,-1, 3,0);
        tracep->declBit(c+17547,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage flag", false,-1);
        tracep->declBit(c+3398,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage interrupt_tag", false,-1);
        tracep->declQuad(c+3399,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage mtvec", false,-1, 63,0);
        tracep->declQuad(c+3401,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage mcause", false,-1, 63,0);
        tracep->declQuad(c+3403,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage mepc", false,-1, 63,0);
        tracep->declQuad(c+3266,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage mie", false,-1, 63,0);
        tracep->declQuad(c+3268,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage mstatus", false,-1, 63,0);
        tracep->declQuad(c+3405,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage mscratch", false,-1, 63,0);
        tracep->declQuad(c+3270,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage mip", false,-1, 63,0);
        tracep->declQuad(c+3407,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage cycle", false,-1, 63,0);
        tracep->declQuad(c+3409,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage dirty_data", false,-1, 63,0);
        tracep->declQuad(c+3411,"ysyxSoCFull asic cpu cpu ysyx_210576_Csr_stage mstatus_idle", false,-1, 63,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM0 Bits", false,-1, 31,0);
        tracep->declBus(c+19412,"ysyxSoCFull asic cpu SRAM0 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19426,"ysyxSoCFull asic cpu SRAM0 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM0 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3150,"ysyxSoCFull asic cpu SRAM0 Q", false,-1, 127,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu SRAM0 CLK", false,-1);
        tracep->declBit(c+17424,"ysyxSoCFull asic cpu SRAM0 CEN", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic cpu SRAM0 WEN", false,-1);
        tracep->declArray(c+17419,"ysyxSoCFull asic cpu SRAM0 BWEN", false,-1, 127,0);
        tracep->declBus(c+17423,"ysyxSoCFull asic cpu SRAM0 A", false,-1, 5,0);
        tracep->declArray(c+14877,"ysyxSoCFull asic cpu SRAM0 D", false,-1, 127,0);
        tracep->declBit(c+17548,"ysyxSoCFull asic cpu SRAM0 cen", false,-1);
        tracep->declBit(c+17540,"ysyxSoCFull asic cpu SRAM0 wen", false,-1);
        tracep->declArray(c+17549,"ysyxSoCFull asic cpu SRAM0 bwen", false,-1, 127,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM1 Bits", false,-1, 31,0);
        tracep->declBus(c+19412,"ysyxSoCFull asic cpu SRAM1 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19426,"ysyxSoCFull asic cpu SRAM1 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM1 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3154,"ysyxSoCFull asic cpu SRAM1 Q", false,-1, 127,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu SRAM1 CLK", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM1 CEN", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM1 WEN", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu SRAM1 BWEN", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu SRAM1 A", false,-1, 5,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM1 D", false,-1, 127,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM1 cen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM1 wen", false,-1);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM1 bwen", false,-1, 127,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM2 Bits", false,-1, 31,0);
        tracep->declBus(c+19412,"ysyxSoCFull asic cpu SRAM2 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19426,"ysyxSoCFull asic cpu SRAM2 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM2 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3158,"ysyxSoCFull asic cpu SRAM2 Q", false,-1, 127,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu SRAM2 CLK", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM2 CEN", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM2 WEN", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu SRAM2 BWEN", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu SRAM2 A", false,-1, 5,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM2 D", false,-1, 127,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM2 cen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM2 wen", false,-1);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM2 bwen", false,-1, 127,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM3 Bits", false,-1, 31,0);
        tracep->declBus(c+19412,"ysyxSoCFull asic cpu SRAM3 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19426,"ysyxSoCFull asic cpu SRAM3 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM3 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3162,"ysyxSoCFull asic cpu SRAM3 Q", false,-1, 127,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu SRAM3 CLK", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM3 CEN", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM3 WEN", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu SRAM3 BWEN", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu SRAM3 A", false,-1, 5,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM3 D", false,-1, 127,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM3 cen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM3 wen", false,-1);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM3 bwen", false,-1, 127,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM4 Bits", false,-1, 31,0);
        tracep->declBus(c+19412,"ysyxSoCFull asic cpu SRAM4 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19426,"ysyxSoCFull asic cpu SRAM4 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM4 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3166,"ysyxSoCFull asic cpu SRAM4 Q", false,-1, 127,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu SRAM4 CLK", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM4 CEN", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM4 WEN", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu SRAM4 BWEN", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu SRAM4 A", false,-1, 5,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM4 D", false,-1, 127,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM4 cen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM4 wen", false,-1);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM4 bwen", false,-1, 127,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM5 Bits", false,-1, 31,0);
        tracep->declBus(c+19412,"ysyxSoCFull asic cpu SRAM5 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19426,"ysyxSoCFull asic cpu SRAM5 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM5 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3170,"ysyxSoCFull asic cpu SRAM5 Q", false,-1, 127,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu SRAM5 CLK", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM5 CEN", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM5 WEN", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu SRAM5 BWEN", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu SRAM5 A", false,-1, 5,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM5 D", false,-1, 127,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM5 cen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM5 wen", false,-1);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM5 bwen", false,-1, 127,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM6 Bits", false,-1, 31,0);
        tracep->declBus(c+19412,"ysyxSoCFull asic cpu SRAM6 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19426,"ysyxSoCFull asic cpu SRAM6 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM6 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3174,"ysyxSoCFull asic cpu SRAM6 Q", false,-1, 127,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu SRAM6 CLK", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM6 CEN", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM6 WEN", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu SRAM6 BWEN", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu SRAM6 A", false,-1, 5,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM6 D", false,-1, 127,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM6 cen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM6 wen", false,-1);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM6 bwen", false,-1, 127,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM7 Bits", false,-1, 31,0);
        tracep->declBus(c+19412,"ysyxSoCFull asic cpu SRAM7 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19426,"ysyxSoCFull asic cpu SRAM7 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19425,"ysyxSoCFull asic cpu SRAM7 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3178,"ysyxSoCFull asic cpu SRAM7 Q", false,-1, 127,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu SRAM7 CLK", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM7 CEN", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic cpu SRAM7 WEN", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull asic cpu SRAM7 BWEN", false,-1, 127,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic cpu SRAM7 A", false,-1, 5,0);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM7 D", false,-1, 127,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM7 cen", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic cpu SRAM7 wen", false,-1);
        tracep->declArray(c+19403,"ysyxSoCFull asic cpu SRAM7 bwen", false,-1, 127,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic luart clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic luart reset", false,-1);
        tracep->declBit(c+17850,"ysyxSoCFull asic luart auto_in_psel", false,-1);
        tracep->declBit(c+17851,"ysyxSoCFull asic luart auto_in_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic luart auto_in_pwrite", false,-1);
        tracep->declBus(c+17852,"ysyxSoCFull asic luart auto_in_paddr", false,-1, 28,0);
        tracep->declBus(c+104,"ysyxSoCFull asic luart auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic luart auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17853,"ysyxSoCFull asic luart auto_in_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart auto_in_pslverr", false,-1);
        tracep->declBus(c+19361,"ysyxSoCFull asic luart auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart uart_rx", false,-1);
        tracep->declBit(c+16154,"ysyxSoCFull asic luart uart_tx", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic luart muart_clk", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic luart muart_resetn", false,-1);
        tracep->declBit(c+17850,"ysyxSoCFull asic luart muart_in_psel", false,-1);
        tracep->declBit(c+17851,"ysyxSoCFull asic luart muart_in_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic luart muart_in_pwrite", false,-1);
        tracep->declBus(c+17859,"ysyxSoCFull asic luart muart_in_paddr", false,-1, 31,0);
        tracep->declBus(c+19427,"ysyxSoCFull asic luart muart_in_pprot", false,-1, 2,0);
        tracep->declBus(c+104,"ysyxSoCFull asic luart muart_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic luart muart_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17853,"ysyxSoCFull asic luart muart_in_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart_in_pslverr", false,-1);
        tracep->declBus(c+19361,"ysyxSoCFull asic luart muart_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart_uart_rx", false,-1);
        tracep->declBit(c+16154,"ysyxSoCFull asic luart muart_uart_tx", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic luart muart resetn", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic luart muart clk", false,-1);
        tracep->declBit(c+17850,"ysyxSoCFull asic luart muart in_psel", false,-1);
        tracep->declBit(c+17851,"ysyxSoCFull asic luart muart in_penable", false,-1);
        tracep->declBus(c+19427,"ysyxSoCFull asic luart muart in_pprot", false,-1, 2,0);
        tracep->declBit(c+17853,"ysyxSoCFull asic luart muart in_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart in_pslverr", false,-1);
        tracep->declBus(c+17859,"ysyxSoCFull asic luart muart in_paddr", false,-1, 31,0);
        tracep->declBit(c+103,"ysyxSoCFull asic luart muart in_pwrite", false,-1);
        tracep->declBus(c+19361,"ysyxSoCFull asic luart muart in_prdata", false,-1, 31,0);
        tracep->declBus(c+104,"ysyxSoCFull asic luart muart in_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic luart muart in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart uart_rx", false,-1);
        tracep->declBit(c+16154,"ysyxSoCFull asic luart muart uart_tx", false,-1);
        tracep->declBit(c+16179,"ysyxSoCFull asic luart muart rtsn", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart ctsn", false,-1);
        tracep->declBit(c+16180,"ysyxSoCFull asic luart muart dtr_pad_o", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart dsr_pad_i", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart ri_pad_i", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart dcd_pad_i", false,-1);
        tracep->declBit(c+16181,"ysyxSoCFull asic luart muart interrupt", false,-1);
        tracep->declBit(c+17553,"ysyxSoCFull asic luart muart reg_we", false,-1);
        tracep->declBit(c+17554,"ysyxSoCFull asic luart muart reg_re", false,-1);
        tracep->declBus(c+17860,"ysyxSoCFull asic luart muart reg_adr", false,-1, 2,0);
        tracep->declBus(c+17861,"ysyxSoCFull asic luart muart reg_dat8_w", false,-1, 7,0);
        tracep->declBus(c+3413,"ysyxSoCFull asic luart muart reg_dat8_w_reg", false,-1, 7,0);
        tracep->declBus(c+19369,"ysyxSoCFull asic luart muart reg_dat8_r", false,-1, 7,0);
        tracep->declBit(c+16182,"ysyxSoCFull asic luart muart rts_internal", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic luart muart Uregs clk", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic luart muart Uregs wb_rst_i", false,-1);
        tracep->declBus(c+17860,"ysyxSoCFull asic luart muart Uregs wb_addr_i", false,-1, 2,0);
        tracep->declBus(c+17862,"ysyxSoCFull asic luart muart Uregs wb_dat_i", false,-1, 7,0);
        tracep->declBus(c+19369,"ysyxSoCFull asic luart muart Uregs wb_dat_o", false,-1, 7,0);
        tracep->declBit(c+17553,"ysyxSoCFull asic luart muart Uregs wb_we_i", false,-1);
        tracep->declBit(c+17554,"ysyxSoCFull asic luart muart Uregs wb_re_i", false,-1);
        tracep->declBit(c+16154,"ysyxSoCFull asic luart muart Uregs stx_pad_o", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart Uregs srx_pad_i", false,-1);
        tracep->declBus(c+19424,"ysyxSoCFull asic luart muart Uregs modem_inputs", false,-1, 3,0);
        tracep->declBit(c+16182,"ysyxSoCFull asic luart muart Uregs rts_pad_o", false,-1);
        tracep->declBit(c+16180,"ysyxSoCFull asic luart muart Uregs dtr_pad_o", false,-1);
        tracep->declBit(c+16181,"ysyxSoCFull asic luart muart Uregs int_o", false,-1);
        tracep->declBit(c+16183,"ysyxSoCFull asic luart muart Uregs enable", false,-1);
        tracep->declBit(c+16184,"ysyxSoCFull asic luart muart Uregs srx_pad", false,-1);
        tracep->declBus(c+16185,"ysyxSoCFull asic luart muart Uregs ier", false,-1, 3,0);
        tracep->declBus(c+16186,"ysyxSoCFull asic luart muart Uregs iir", false,-1, 3,0);
        tracep->declBus(c+16187,"ysyxSoCFull asic luart muart Uregs fcr", false,-1, 1,0);
        tracep->declBus(c+16188,"ysyxSoCFull asic luart muart Uregs mcr", false,-1, 4,0);
        tracep->declBus(c+16189,"ysyxSoCFull asic luart muart Uregs lcr", false,-1, 7,0);
        tracep->declBus(c+16190,"ysyxSoCFull asic luart muart Uregs msr", false,-1, 7,0);
        tracep->declBus(c+16191,"ysyxSoCFull asic luart muart Uregs dl", false,-1, 15,0);
        tracep->declBus(c+16192,"ysyxSoCFull asic luart muart Uregs scratch", false,-1, 7,0);
        tracep->declBit(c+16193,"ysyxSoCFull asic luart muart Uregs start_dlc", false,-1);
        tracep->declBit(c+16194,"ysyxSoCFull asic luart muart Uregs lsr_mask_d", false,-1);
        tracep->declBit(c+16195,"ysyxSoCFull asic luart muart Uregs msi_reset", false,-1);
        tracep->declBus(c+16196,"ysyxSoCFull asic luart muart Uregs dlc", false,-1, 15,0);
        tracep->declBus(c+16197,"ysyxSoCFull asic luart muart Uregs trigger_level", false,-1, 3,0);
        tracep->declBit(c+16198,"ysyxSoCFull asic luart muart Uregs rx_reset", false,-1);
        tracep->declBit(c+16199,"ysyxSoCFull asic luart muart Uregs tx_reset", false,-1);
        tracep->declBit(c+16200,"ysyxSoCFull asic luart muart Uregs dlab", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic luart muart Uregs cts_pad_i", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart Uregs dsr_pad_i", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart Uregs ri_pad_i", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart Uregs dcd_pad_i", false,-1);
        tracep->declBit(c+16201,"ysyxSoCFull asic luart muart Uregs loopback", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart Uregs cts", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic luart muart Uregs dsr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic luart muart Uregs ri", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic luart muart Uregs dcd", false,-1);
        tracep->declBit(c+16202,"ysyxSoCFull asic luart muart Uregs cts_c", false,-1);
        tracep->declBit(c+16203,"ysyxSoCFull asic luart muart Uregs dsr_c", false,-1);
        tracep->declBit(c+16204,"ysyxSoCFull asic luart muart Uregs ri_c", false,-1);
        tracep->declBit(c+16205,"ysyxSoCFull asic luart muart Uregs dcd_c", false,-1);
        tracep->declBus(c+16206,"ysyxSoCFull asic luart muart Uregs lsr", false,-1, 7,0);
        tracep->declBit(c+16207,"ysyxSoCFull asic luart muart Uregs lsr0", false,-1);
        tracep->declBit(c+16208,"ysyxSoCFull asic luart muart Uregs lsr1", false,-1);
        tracep->declBit(c+16209,"ysyxSoCFull asic luart muart Uregs lsr2", false,-1);
        tracep->declBit(c+16210,"ysyxSoCFull asic luart muart Uregs lsr3", false,-1);
        tracep->declBit(c+16211,"ysyxSoCFull asic luart muart Uregs lsr4", false,-1);
        tracep->declBit(c+16212,"ysyxSoCFull asic luart muart Uregs lsr5", false,-1);
        tracep->declBit(c+16213,"ysyxSoCFull asic luart muart Uregs lsr6", false,-1);
        tracep->declBit(c+16214,"ysyxSoCFull asic luart muart Uregs lsr7", false,-1);
        tracep->declBit(c+16215,"ysyxSoCFull asic luart muart Uregs lsr0r", false,-1);
        tracep->declBit(c+16216,"ysyxSoCFull asic luart muart Uregs lsr1r", false,-1);
        tracep->declBit(c+16217,"ysyxSoCFull asic luart muart Uregs lsr2r", false,-1);
        tracep->declBit(c+16218,"ysyxSoCFull asic luart muart Uregs lsr3r", false,-1);
        tracep->declBit(c+16219,"ysyxSoCFull asic luart muart Uregs lsr4r", false,-1);
        tracep->declBit(c+16220,"ysyxSoCFull asic luart muart Uregs lsr5r", false,-1);
        tracep->declBit(c+16221,"ysyxSoCFull asic luart muart Uregs lsr6r", false,-1);
        tracep->declBit(c+16222,"ysyxSoCFull asic luart muart Uregs lsr7r", false,-1);
        tracep->declBit(c+17555,"ysyxSoCFull asic luart muart Uregs lsr_mask", false,-1);
        tracep->declBit(c+16223,"ysyxSoCFull asic luart muart Uregs rls_int", false,-1);
        tracep->declBit(c+16224,"ysyxSoCFull asic luart muart Uregs rda_int", false,-1);
        tracep->declBit(c+16225,"ysyxSoCFull asic luart muart Uregs ti_int", false,-1);
        tracep->declBit(c+16226,"ysyxSoCFull asic luart muart Uregs thre_int", false,-1);
        tracep->declBit(c+16227,"ysyxSoCFull asic luart muart Uregs ms_int", false,-1);
        tracep->declBit(c+16228,"ysyxSoCFull asic luart muart Uregs tf_push", false,-1);
        tracep->declBit(c+16229,"ysyxSoCFull asic luart muart Uregs rf_pop", false,-1);
        tracep->declBus(c+16230,"ysyxSoCFull asic luart muart Uregs rf_data_out", false,-1, 10,0);
        tracep->declBit(c+16231,"ysyxSoCFull asic luart muart Uregs rf_error_bit", false,-1);
        tracep->declBit(c+16208,"ysyxSoCFull asic luart muart Uregs rf_overrun", false,-1);
        tracep->declBit(c+16232,"ysyxSoCFull asic luart muart Uregs rf_push_pulse", false,-1);
        tracep->declBus(c+16233,"ysyxSoCFull asic luart muart Uregs rf_count", false,-1, 4,0);
        tracep->declBus(c+16234,"ysyxSoCFull asic luart muart Uregs tf_count", false,-1, 4,0);
        tracep->declBus(c+16235,"ysyxSoCFull asic luart muart Uregs tstate", false,-1, 2,0);
        tracep->declBus(c+16236,"ysyxSoCFull asic luart muart Uregs rstate", false,-1, 3,0);
        tracep->declBus(c+16237,"ysyxSoCFull asic luart muart Uregs counter_t", false,-1, 9,0);
        tracep->declBit(c+16238,"ysyxSoCFull asic luart muart Uregs thre_set_en", false,-1);
        tracep->declBus(c+16239,"ysyxSoCFull asic luart muart Uregs block_cnt", false,-1, 7,0);
        tracep->declBus(c+16240,"ysyxSoCFull asic luart muart Uregs block_value", false,-1, 7,0);
        tracep->declBit(c+16241,"ysyxSoCFull asic luart muart Uregs serial_out", false,-1);
        tracep->declBit(c+16242,"ysyxSoCFull asic luart muart Uregs serial_in", false,-1);
        tracep->declBit(c+17556,"ysyxSoCFull asic luart muart Uregs lsr_mask_condition", false,-1);
        tracep->declBit(c+17557,"ysyxSoCFull asic luart muart Uregs iir_read", false,-1);
        tracep->declBit(c+17558,"ysyxSoCFull asic luart muart Uregs msr_read", false,-1);
        tracep->declBit(c+17559,"ysyxSoCFull asic luart muart Uregs fifo_read", false,-1);
        tracep->declBit(c+17560,"ysyxSoCFull asic luart muart Uregs fifo_write", false,-1);
        tracep->declBus(c+16243,"ysyxSoCFull asic luart muart Uregs delayed_modem_signals", false,-1, 3,0);
        tracep->declBit(c+16244,"ysyxSoCFull asic luart muart Uregs lsr0_d", false,-1);
        tracep->declBit(c+16245,"ysyxSoCFull asic luart muart Uregs lsr1_d", false,-1);
        tracep->declBit(c+16246,"ysyxSoCFull asic luart muart Uregs lsr2_d", false,-1);
        tracep->declBit(c+16247,"ysyxSoCFull asic luart muart Uregs lsr3_d", false,-1);
        tracep->declBit(c+16248,"ysyxSoCFull asic luart muart Uregs lsr4_d", false,-1);
        tracep->declBit(c+16249,"ysyxSoCFull asic luart muart Uregs lsr5_d", false,-1);
        tracep->declBit(c+16250,"ysyxSoCFull asic luart muart Uregs lsr6_d", false,-1);
        tracep->declBit(c+16251,"ysyxSoCFull asic luart muart Uregs lsr7_d", false,-1);
        tracep->declBit(c+16252,"ysyxSoCFull asic luart muart Uregs rls_int_d", false,-1);
        tracep->declBit(c+16253,"ysyxSoCFull asic luart muart Uregs thre_int_d", false,-1);
        tracep->declBit(c+16254,"ysyxSoCFull asic luart muart Uregs ms_int_d", false,-1);
        tracep->declBit(c+16255,"ysyxSoCFull asic luart muart Uregs ti_int_d", false,-1);
        tracep->declBit(c+16256,"ysyxSoCFull asic luart muart Uregs rda_int_d", false,-1);
        tracep->declBit(c+16257,"ysyxSoCFull asic luart muart Uregs rls_int_rise", false,-1);
        tracep->declBit(c+16258,"ysyxSoCFull asic luart muart Uregs thre_int_rise", false,-1);
        tracep->declBit(c+16259,"ysyxSoCFull asic luart muart Uregs ms_int_rise", false,-1);
        tracep->declBit(c+16260,"ysyxSoCFull asic luart muart Uregs ti_int_rise", false,-1);
        tracep->declBit(c+16261,"ysyxSoCFull asic luart muart Uregs rda_int_rise", false,-1);
        tracep->declBit(c+16262,"ysyxSoCFull asic luart muart Uregs rls_int_pnd", false,-1);
        tracep->declBit(c+16263,"ysyxSoCFull asic luart muart Uregs rda_int_pnd", false,-1);
        tracep->declBit(c+16264,"ysyxSoCFull asic luart muart Uregs thre_int_pnd", false,-1);
        tracep->declBit(c+16265,"ysyxSoCFull asic luart muart Uregs ms_int_pnd", false,-1);
        tracep->declBit(c+16266,"ysyxSoCFull asic luart muart Uregs ti_int_pnd", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic luart muart Uregs transmitter clk", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic luart muart Uregs transmitter wb_rst_i", false,-1);
        tracep->declBus(c+16189,"ysyxSoCFull asic luart muart Uregs transmitter lcr", false,-1, 7,0);
        tracep->declBit(c+16228,"ysyxSoCFull asic luart muart Uregs transmitter tf_push", false,-1);
        tracep->declBus(c+17862,"ysyxSoCFull asic luart muart Uregs transmitter wb_dat_i", false,-1, 7,0);
        tracep->declBit(c+16183,"ysyxSoCFull asic luart muart Uregs transmitter enable", false,-1);
        tracep->declBit(c+16199,"ysyxSoCFull asic luart muart Uregs transmitter tx_reset", false,-1);
        tracep->declBit(c+17555,"ysyxSoCFull asic luart muart Uregs transmitter lsr_mask", false,-1);
        tracep->declBit(c+16241,"ysyxSoCFull asic luart muart Uregs transmitter stx_pad_o", false,-1);
        tracep->declBus(c+16235,"ysyxSoCFull asic luart muart Uregs transmitter tstate", false,-1, 2,0);
        tracep->declBus(c+16234,"ysyxSoCFull asic luart muart Uregs transmitter tf_count", false,-1, 4,0);
        tracep->declBus(c+16267,"ysyxSoCFull asic luart muart Uregs transmitter counter", false,-1, 4,0);
        tracep->declBus(c+16268,"ysyxSoCFull asic luart muart Uregs transmitter bit_counter", false,-1, 2,0);
        tracep->declBus(c+16269,"ysyxSoCFull asic luart muart Uregs transmitter shift_out", false,-1, 6,0);
        tracep->declBit(c+16270,"ysyxSoCFull asic luart muart Uregs transmitter stx_o_tmp", false,-1);
        tracep->declBit(c+16271,"ysyxSoCFull asic luart muart Uregs transmitter parity_xor", false,-1);
        tracep->declBit(c+16272,"ysyxSoCFull asic luart muart Uregs transmitter tf_pop", false,-1);
        tracep->declBit(c+16273,"ysyxSoCFull asic luart muart Uregs transmitter bit_out", false,-1);
        tracep->declBus(c+17862,"ysyxSoCFull asic luart muart Uregs transmitter tf_data_in", false,-1, 7,0);
        tracep->declBus(c+16274,"ysyxSoCFull asic luart muart Uregs transmitter tf_data_out", false,-1, 7,0);
        tracep->declBit(c+16275,"ysyxSoCFull asic luart muart Uregs transmitter tf_overrun", false,-1);
        tracep->declBus(c+19393,"ysyxSoCFull asic luart muart Uregs transmitter s_idle", false,-1, 2,0);
        tracep->declBus(c+19427,"ysyxSoCFull asic luart muart Uregs transmitter s_send_start", false,-1, 2,0);
        tracep->declBus(c+19428,"ysyxSoCFull asic luart muart Uregs transmitter s_send_byte", false,-1, 2,0);
        tracep->declBus(c+19429,"ysyxSoCFull asic luart muart Uregs transmitter s_send_parity", false,-1, 2,0);
        tracep->declBus(c+19430,"ysyxSoCFull asic luart muart Uregs transmitter s_send_stop", false,-1, 2,0);
        tracep->declBus(c+19431,"ysyxSoCFull asic luart muart Uregs transmitter s_pop_byte", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_width", false,-1, 31,0);
        tracep->declBus(c+19432,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_depth", false,-1, 31,0);
        tracep->declBus(c+19413,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_pointer_w", false,-1, 31,0);
        tracep->declBus(c+19433,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_counter_w", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx clk", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx wb_rst_i", false,-1);
        tracep->declBit(c+16228,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx push", false,-1);
        tracep->declBit(c+16272,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx pop", false,-1);
        tracep->declBus(c+17862,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx data_in", false,-1, 7,0);
        tracep->declBit(c+16199,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_reset", false,-1);
        tracep->declBit(c+17555,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx reset_status", false,-1);
        tracep->declBus(c+16274,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx data_out", false,-1, 7,0);
        tracep->declBit(c+16275,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx overrun", false,-1);
        tracep->declBus(c+16234,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx count", false,-1, 4,0);
        tracep->declBus(c+16276,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx top", false,-1, 3,0);
        tracep->declBus(c+16277,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx bottom", false,-1, 3,0);
        tracep->declBus(c+16278,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx top_plus_1", false,-1, 3,0);
        tracep->declBus(c+19413,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo addr_width", false,-1, 31,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo data_width", false,-1, 31,0);
        tracep->declBus(c+19432,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo depth", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo clk", false,-1);
        tracep->declBit(c+16228,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo we", false,-1);
        tracep->declBus(c+16276,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo a", false,-1, 3,0);
        tracep->declBus(c+16277,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo dpra", false,-1, 3,0);
        tracep->declBus(c+17862,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo di", false,-1, 7,0);
        tracep->declBus(c+16274,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo dpo", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+3414+i*1,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo ram", true,(i+0), 7,0);}}
        tracep->declBus(c+19414,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops width", false,-1, 31,0);
        tracep->declBus(c+19434,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops init_value", false,-1, 0,0);
        tracep->declBus(c+19414,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops Tp", false,-1, 31,0);
        tracep->declBit(c+19355,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops rst_i", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops clk_i", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops stage1_rst_i", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops stage1_clk_en_i", false,-1);
        tracep->declBus(c+19387,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops async_dat_i", false,-1, 0,0);
        tracep->declBus(c+16184,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops sync_dat_o", false,-1, 0,0);
        tracep->declBus(c+16279,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops flop_0", false,-1, 0,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic luart muart Uregs receiver clk", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic luart muart Uregs receiver wb_rst_i", false,-1);
        tracep->declBus(c+16189,"ysyxSoCFull asic luart muart Uregs receiver lcr", false,-1, 7,0);
        tracep->declBit(c+16229,"ysyxSoCFull asic luart muart Uregs receiver rf_pop", false,-1);
        tracep->declBit(c+16242,"ysyxSoCFull asic luart muart Uregs receiver srx_pad_i", false,-1);
        tracep->declBit(c+16183,"ysyxSoCFull asic luart muart Uregs receiver enable", false,-1);
        tracep->declBit(c+16198,"ysyxSoCFull asic luart muart Uregs receiver rx_reset", false,-1);
        tracep->declBit(c+17555,"ysyxSoCFull asic luart muart Uregs receiver lsr_mask", false,-1);
        tracep->declBus(c+16237,"ysyxSoCFull asic luart muart Uregs receiver counter_t", false,-1, 9,0);
        tracep->declBus(c+16233,"ysyxSoCFull asic luart muart Uregs receiver rf_count", false,-1, 4,0);
        tracep->declBus(c+16230,"ysyxSoCFull asic luart muart Uregs receiver rf_data_out", false,-1, 10,0);
        tracep->declBit(c+16208,"ysyxSoCFull asic luart muart Uregs receiver rf_overrun", false,-1);
        tracep->declBit(c+16231,"ysyxSoCFull asic luart muart Uregs receiver rf_error_bit", false,-1);
        tracep->declBus(c+16236,"ysyxSoCFull asic luart muart Uregs receiver rstate", false,-1, 3,0);
        tracep->declBit(c+16232,"ysyxSoCFull asic luart muart Uregs receiver rf_push_pulse", false,-1);
        tracep->declBus(c+16280,"ysyxSoCFull asic luart muart Uregs receiver rcounter16", false,-1, 3,0);
        tracep->declBus(c+16281,"ysyxSoCFull asic luart muart Uregs receiver rbit_counter", false,-1, 2,0);
        tracep->declBus(c+16282,"ysyxSoCFull asic luart muart Uregs receiver rshift", false,-1, 7,0);
        tracep->declBit(c+16283,"ysyxSoCFull asic luart muart Uregs receiver rparity", false,-1);
        tracep->declBit(c+16284,"ysyxSoCFull asic luart muart Uregs receiver rparity_error", false,-1);
        tracep->declBit(c+16285,"ysyxSoCFull asic luart muart Uregs receiver rframing_error", false,-1);
        tracep->declBit(c+16286,"ysyxSoCFull asic luart muart Uregs receiver rbit_in", false,-1);
        tracep->declBit(c+16287,"ysyxSoCFull asic luart muart Uregs receiver rparity_xor", false,-1);
        tracep->declBus(c+16288,"ysyxSoCFull asic luart muart Uregs receiver counter_b", false,-1, 7,0);
        tracep->declBit(c+16289,"ysyxSoCFull asic luart muart Uregs receiver rf_push_q", false,-1);
        tracep->declBus(c+16290,"ysyxSoCFull asic luart muart Uregs receiver rf_data_in", false,-1, 10,0);
        tracep->declBit(c+16291,"ysyxSoCFull asic luart muart Uregs receiver rf_push", false,-1);
        tracep->declBit(c+16292,"ysyxSoCFull asic luart muart Uregs receiver break_error", false,-1);
        tracep->declBit(c+16293,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_7", false,-1);
        tracep->declBit(c+16294,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_0", false,-1);
        tracep->declBit(c+16295,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_1", false,-1);
        tracep->declBus(c+16296,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_minus_1", false,-1, 3,0);
        tracep->declBus(c+19392,"ysyxSoCFull asic luart muart Uregs receiver sr_idle", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_start", false,-1, 3,0);
        tracep->declBus(c+19422,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_bit", false,-1, 3,0);
        tracep->declBus(c+19435,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_parity", false,-1, 3,0);
        tracep->declBus(c+19423,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_stop", false,-1, 3,0);
        tracep->declBus(c+19436,"ysyxSoCFull asic luart muart Uregs receiver sr_check_parity", false,-1, 3,0);
        tracep->declBus(c+19437,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_prepare", false,-1, 3,0);
        tracep->declBus(c+19438,"ysyxSoCFull asic luart muart Uregs receiver sr_end_bit", false,-1, 3,0);
        tracep->declBus(c+19424,"ysyxSoCFull asic luart muart Uregs receiver sr_ca_lc_parity", false,-1, 3,0);
        tracep->declBus(c+19439,"ysyxSoCFull asic luart muart Uregs receiver sr_wait1", false,-1, 3,0);
        tracep->declBus(c+19440,"ysyxSoCFull asic luart muart Uregs receiver sr_push", false,-1, 3,0);
        tracep->declBus(c+16297,"ysyxSoCFull asic luart muart Uregs receiver toc_value", false,-1, 9,0);
        tracep->declBus(c+16298,"ysyxSoCFull asic luart muart Uregs receiver brc_value", false,-1, 7,0);
        tracep->declBus(c+19441,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_width", false,-1, 31,0);
        tracep->declBus(c+19432,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_depth", false,-1, 31,0);
        tracep->declBus(c+19413,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_pointer_w", false,-1, 31,0);
        tracep->declBus(c+19433,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_counter_w", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx clk", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx wb_rst_i", false,-1);
        tracep->declBit(c+16232,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx push", false,-1);
        tracep->declBit(c+16229,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx pop", false,-1);
        tracep->declBus(c+16290,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data_in", false,-1, 10,0);
        tracep->declBit(c+16198,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_reset", false,-1);
        tracep->declBit(c+17555,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx reset_status", false,-1);
        tracep->declBus(c+16230,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data_out", false,-1, 10,0);
        tracep->declBit(c+16208,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx overrun", false,-1);
        tracep->declBus(c+16233,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx count", false,-1, 4,0);
        tracep->declBit(c+16231,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx error_bit", false,-1);
        tracep->declBus(c+14435,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data8_out", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+16299+i*1,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo", true,(i+0), 2,0);}}
        tracep->declBus(c+16315,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx top", false,-1, 3,0);
        tracep->declBus(c+16316,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx bottom", false,-1, 3,0);
        tracep->declBus(c+16317,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx top_plus_1", false,-1, 3,0);
        tracep->declBus(c+16318,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word0", false,-1, 2,0);
        tracep->declBus(c+16319,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word1", false,-1, 2,0);
        tracep->declBus(c+16320,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word2", false,-1, 2,0);
        tracep->declBus(c+16321,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word3", false,-1, 2,0);
        tracep->declBus(c+16322,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word4", false,-1, 2,0);
        tracep->declBus(c+16323,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word5", false,-1, 2,0);
        tracep->declBus(c+16324,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word6", false,-1, 2,0);
        tracep->declBus(c+16325,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word7", false,-1, 2,0);
        tracep->declBus(c+16326,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word8", false,-1, 2,0);
        tracep->declBus(c+16327,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word9", false,-1, 2,0);
        tracep->declBus(c+16328,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word10", false,-1, 2,0);
        tracep->declBus(c+16329,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word11", false,-1, 2,0);
        tracep->declBus(c+16330,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word12", false,-1, 2,0);
        tracep->declBus(c+16331,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word13", false,-1, 2,0);
        tracep->declBus(c+16332,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word14", false,-1, 2,0);
        tracep->declBus(c+16333,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word15", false,-1, 2,0);
        tracep->declBus(c+19413,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo addr_width", false,-1, 31,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo data_width", false,-1, 31,0);
        tracep->declBus(c+19432,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo depth", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo clk", false,-1);
        tracep->declBit(c+16232,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo we", false,-1);
        tracep->declBus(c+16315,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo a", false,-1, 3,0);
        tracep->declBus(c+16316,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo dpra", false,-1, 3,0);
        tracep->declBus(c+16334,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo di", false,-1, 7,0);
        tracep->declBus(c+14435,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo dpo", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+3430+i*1,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo ram", true,(i+0), 7,0);}}
        tracep->declBit(c+19354,"ysyxSoCFull asic lspi clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic lspi reset", false,-1);
        tracep->declBit(c+17854,"ysyxSoCFull asic lspi auto_in_psel", false,-1);
        tracep->declBit(c+17855,"ysyxSoCFull asic lspi auto_in_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic lspi auto_in_pwrite", false,-1);
        tracep->declBus(c+17848,"ysyxSoCFull asic lspi auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+104,"ysyxSoCFull asic lspi auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic lspi auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17856,"ysyxSoCFull asic lspi auto_in_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic lspi auto_in_pslverr", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic lspi auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi spi_bundle_clk", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull asic lspi spi_bundle_cs", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic lspi spi_bundle_mosi", false,-1);
        tracep->declBit(c+17017,"ysyxSoCFull asic lspi spi_bundle_miso", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic lspi mspi_clk", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic lspi mspi_resetn", false,-1);
        tracep->declBit(c+17854,"ysyxSoCFull asic lspi mspi_in_psel", false,-1);
        tracep->declBit(c+17855,"ysyxSoCFull asic lspi mspi_in_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic lspi mspi_in_pwrite", false,-1);
        tracep->declBus(c+17863,"ysyxSoCFull asic lspi mspi_in_paddr", false,-1, 31,0);
        tracep->declBus(c+19427,"ysyxSoCFull asic lspi mspi_in_pprot", false,-1, 2,0);
        tracep->declBus(c+104,"ysyxSoCFull asic lspi mspi_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic lspi mspi_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17856,"ysyxSoCFull asic lspi mspi_in_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic lspi mspi_in_pslverr", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic lspi mspi_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi mspi_spi_clk", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull asic lspi mspi_spi_cs", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic lspi mspi_spi_mosi", false,-1);
        tracep->declBit(c+17017,"ysyxSoCFull asic lspi mspi_spi_miso", false,-1);
        tracep->declBit(c+19442,"ysyxSoCFull asic lspi mspi_spi_irq_out", false,-1);
        tracep->declBus(c+19443,"ysyxSoCFull asic lspi mspi flash_addr_start", false,-1, 31,0);
        tracep->declBus(c+19444,"ysyxSoCFull asic lspi mspi flash_addr_end", false,-1, 31,0);
        tracep->declBus(c+19445,"ysyxSoCFull asic lspi mspi spi_cs_num", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic lspi mspi clk", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic lspi mspi resetn", false,-1);
        tracep->declBus(c+17863,"ysyxSoCFull asic lspi mspi in_paddr", false,-1, 31,0);
        tracep->declBit(c+17854,"ysyxSoCFull asic lspi mspi in_psel", false,-1);
        tracep->declBit(c+17855,"ysyxSoCFull asic lspi mspi in_penable", false,-1);
        tracep->declBus(c+19427,"ysyxSoCFull asic lspi mspi in_pprot", false,-1, 2,0);
        tracep->declBit(c+103,"ysyxSoCFull asic lspi mspi in_pwrite", false,-1);
        tracep->declBus(c+104,"ysyxSoCFull asic lspi mspi in_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic lspi mspi in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17856,"ysyxSoCFull asic lspi mspi in_pready", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic lspi mspi in_prdata", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull asic lspi mspi in_pslverr", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi mspi spi_clk", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull asic lspi mspi spi_cs", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic lspi mspi spi_mosi", false,-1);
        tracep->declBit(c+17017,"ysyxSoCFull asic lspi mspi spi_miso", false,-1);
        tracep->declBit(c+19442,"ysyxSoCFull asic lspi mspi spi_irq_out", false,-1);
        tracep->declQuad(c+3446,"ysyxSoCFull asic lspi mspi data", false,-1, 63,0);
        tracep->declBit(c+17864,"ysyxSoCFull asic lspi mspi ren", false,-1);
        tracep->declBit(c+19370,"ysyxSoCFull asic lspi mspi wen", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic lspi mspi flashRead clock", false,-1);
        tracep->declBit(c+17864,"ysyxSoCFull asic lspi mspi flashRead ren", false,-1);
        tracep->declQuad(c+17865,"ysyxSoCFull asic lspi mspi flashRead addr", false,-1, 63,0);
        tracep->declQuad(c+3446,"ysyxSoCFull asic lspi mspi flashRead data", false,-1, 63,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic axi42apb clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic axi42apb reset", false,-1);
        tracep->declBit(c+95,"ysyxSoCFull asic axi42apb auto_in_awready", false,-1);
        tracep->declBit(c+17061,"ysyxSoCFull asic axi42apb auto_in_awvalid", false,-1);
        tracep->declBus(c+17028,"ysyxSoCFull asic axi42apb auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17062,"ysyxSoCFull asic axi42apb auto_in_awaddr", false,-1, 29,0);
        tracep->declBus(c+17030,"ysyxSoCFull asic axi42apb auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17031,"ysyxSoCFull asic axi42apb auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+96,"ysyxSoCFull asic axi42apb auto_in_wready", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic axi42apb auto_in_wvalid", false,-1);
        tracep->declQuad(c+17034,"ysyxSoCFull asic axi42apb auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17036,"ysyxSoCFull asic axi42apb auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+14756,"ysyxSoCFull asic axi42apb auto_in_bready", false,-1);
        tracep->declBit(c+97,"ysyxSoCFull asic axi42apb auto_in_bvalid", false,-1);
        tracep->declBus(c+98,"ysyxSoCFull asic axi42apb auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic axi42apb auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+99,"ysyxSoCFull asic axi42apb auto_in_arready", false,-1);
        tracep->declBit(c+17064,"ysyxSoCFull asic axi42apb auto_in_arvalid", false,-1);
        tracep->declBus(c+17041,"ysyxSoCFull asic axi42apb auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17065,"ysyxSoCFull asic axi42apb auto_in_araddr", false,-1, 29,0);
        tracep->declBus(c+17043,"ysyxSoCFull asic axi42apb auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic axi42apb auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+14757,"ysyxSoCFull asic axi42apb auto_in_rready", false,-1);
        tracep->declBit(c+17847,"ysyxSoCFull asic axi42apb auto_in_rvalid", false,-1);
        tracep->declBus(c+100,"ysyxSoCFull asic axi42apb auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19358,"ysyxSoCFull asic axi42apb auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic axi42apb auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+101,"ysyxSoCFull asic axi42apb auto_out_psel", false,-1);
        tracep->declBit(c+102,"ysyxSoCFull asic axi42apb auto_out_penable", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic axi42apb auto_out_pwrite", false,-1);
        tracep->declBus(c+17848,"ysyxSoCFull asic axi42apb auto_out_paddr", false,-1, 29,0);
        tracep->declBus(c+104,"ysyxSoCFull asic axi42apb auto_out_pwdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic axi42apb auto_out_pstrb", false,-1, 3,0);
        tracep->declBit(c+17849,"ysyxSoCFull asic axi42apb auto_out_pready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic axi42apb auto_out_pslverr", false,-1);
        tracep->declBus(c+19360,"ysyxSoCFull asic axi42apb auto_out_prdata", false,-1, 31,0);
        tracep->declBus(c+3448,"ysyxSoCFull asic axi42apb state", false,-1, 2,0);
        tracep->declBit(c+99,"ysyxSoCFull asic axi42apb is_ar", false,-1);
        tracep->declBit(c+3449,"ysyxSoCFull asic axi42apb is_r", false,-1);
        tracep->declBit(c+3450,"ysyxSoCFull asic axi42apb is_aw", false,-1);
        tracep->declBit(c+3451,"ysyxSoCFull asic axi42apb is_w", false,-1);
        tracep->declBit(c+97,"ysyxSoCFull asic axi42apb is_b", false,-1);
        tracep->declBit(c+3452,"ysyxSoCFull asic axi42apb is_write", false,-1);
        tracep->declBus(c+100,"ysyxSoCFull asic axi42apb rid_reg", false,-1, 3,0);
        tracep->declBit(c+3453,"ysyxSoCFull asic axi42apb bundleIn_0_awready_REG", false,-1);
        tracep->declBit(c+95,"ysyxSoCFull asic axi42apb bundleIn_0_awready", false,-1);
        tracep->declBus(c+98,"ysyxSoCFull asic axi42apb bid_reg", false,-1, 3,0);
        tracep->declBus(c+3454,"ysyxSoCFull asic axi42apb araddr_reg", false,-1, 29,0);
        tracep->declBus(c+3455,"ysyxSoCFull asic axi42apb awaddr_reg", false,-1, 29,0);
        tracep->declBit(c+3456,"ysyxSoCFull asic axi42apb bundleIn_0_wready_REG", false,-1);
        tracep->declBit(c+96,"ysyxSoCFull asic axi42apb bundleIn_0_wready", false,-1);
        tracep->declQuad(c+3457,"ysyxSoCFull asic axi42apb wdata_reg", false,-1, 63,0);
        tracep->declBus(c+3459,"ysyxSoCFull asic axi42apb wstrb_reg", false,-1, 7,0);
        tracep->declBit(c+3460,"ysyxSoCFull asic axi42apb bundleOut_0_psel", false,-1);
        tracep->declBit(c+3461,"ysyxSoCFull asic axi42apb bundleOut_0_penable_REG", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu_reset_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic cpu_reset_chain io_d", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic cpu_reset_chain io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic cpu_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic cpu_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic cpu_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic cpu_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic cpu_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic cpu_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+3462,"ysyxSoCFull asic cpu_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+3463,"ysyxSoCFull asic cpu_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+3464,"ysyxSoCFull asic cpu_reset_chain output_chain sync_3", false,-1);
        tracep->declBit(c+3465,"ysyxSoCFull asic cpu_reset_chain output_chain sync_4", false,-1);
        tracep->declBit(c+3466,"ysyxSoCFull asic cpu_reset_chain output_chain sync_5", false,-1);
        tracep->declBit(c+3467,"ysyxSoCFull asic cpu_reset_chain output_chain sync_6", false,-1);
        tracep->declBit(c+3468,"ysyxSoCFull asic cpu_reset_chain output_chain sync_7", false,-1);
        tracep->declBit(c+3469,"ysyxSoCFull asic cpu_reset_chain output_chain sync_8", false,-1);
        tracep->declBit(c+3470,"ysyxSoCFull asic cpu_reset_chain output_chain sync_9", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga master_mem_0_awready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull fpga master_mem_0_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga master_mem_0_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga master_mem_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga master_mem_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga master_mem_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga master_mem_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga master_mem_0_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga master_mem_0_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga master_mem_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga master_mem_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull fpga master_mem_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga master_mem_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga master_mem_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga master_mem_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga master_mem_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga master_mem_0_arready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull fpga master_mem_0_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga master_mem_0_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga master_mem_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga master_mem_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga master_mem_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga master_mem_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga master_mem_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga master_mem_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga master_mem_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga master_mem_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga master_mem_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga master_mem_0_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull fpga fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga fpga_io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull fpga fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga fpga_io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga xbar_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga xbar_reset", false,-1);
        tracep->declBit(c+18388,"ysyxSoCFull fpga xbar_auto_in_a_ready", false,-1);
        tracep->declBit(c+18389,"ysyxSoCFull fpga xbar_auto_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga xbar_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga xbar_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga xbar_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga xbar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga xbar_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga xbar_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga xbar_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga xbar_auto_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga xbar_auto_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga xbar_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga xbar_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga xbar_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga xbar_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga xbar_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3478,"ysyxSoCFull fpga xbar_auto_in_d_ready", false,-1);
        tracep->declBit(c+3479,"ysyxSoCFull fpga xbar_auto_in_d_valid", false,-1);
        tracep->declBus(c+3480,"ysyxSoCFull fpga xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga xbar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga xbar_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga xbar_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3484,"ysyxSoCFull fpga xbar_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3485,"ysyxSoCFull fpga xbar_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3487,"ysyxSoCFull fpga xbar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga xbar_auto_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga xbar_auto_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga xbar_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+3490,"ysyxSoCFull fpga xbar_auto_out_2_a_ready", false,-1);
        tracep->declBit(c+18398,"ysyxSoCFull fpga xbar_auto_out_2_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18400,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_corrupt", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga xbar_auto_out_2_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga xbar_auto_out_2_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3491,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3492,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3493,"ysyxSoCFull fpga xbar_auto_out_2_d_ready", false,-1);
        tracep->declBit(c+3494,"ysyxSoCFull fpga xbar_auto_out_2_d_valid", false,-1);
        tracep->declBus(c+3495,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3496,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3497,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3498,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3499,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_denied", false,-1);
        tracep->declBit(c+3500,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_corrupt", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull fpga xbar_auto_out_2_e_valid", false,-1);
        tracep->declBit(c+18401,"ysyxSoCFull fpga xbar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18402,"ysyxSoCFull fpga xbar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18403,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+3501,"ysyxSoCFull fpga xbar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+3502,"ysyxSoCFull fpga xbar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+3503,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3504,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3505,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3506,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_denied", false,-1);
        tracep->declQuad(c+3507,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3509,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18404,"ysyxSoCFull fpga xbar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull fpga xbar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull fpga xbar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+3511,"ysyxSoCFull fpga xbar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+3512,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3513,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3514,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3515,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3516,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga xbar_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga xbar_1_reset", false,-1);
        tracep->declBit(c+18406,"ysyxSoCFull fpga xbar_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+3517,"ysyxSoCFull fpga xbar_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18407,"ysyxSoCFull fpga xbar_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull fpga xbar_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18410,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18415,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18416,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3524,"ysyxSoCFull fpga xbar_1_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+3525,"ysyxSoCFull fpga xbar_1_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3526,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18417,"ysyxSoCFull fpga xbar_1_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+3527,"ysyxSoCFull fpga xbar_1_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+3528,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3529,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3530,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+3531,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18418,"ysyxSoCFull fpga xbar_1_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+3533,"ysyxSoCFull fpga xbar_1_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18419,"ysyxSoCFull fpga xbar_1_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18420,"ysyxSoCFull fpga xbar_1_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18421,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18422,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18423,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15407,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15408,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18424,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+15409,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18425,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga ferr_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga ferr_reset", false,-1);
        tracep->declBit(c+3524,"ysyxSoCFull fpga ferr_auto_in_a_ready", false,-1);
        tracep->declBit(c+3525,"ysyxSoCFull fpga ferr_auto_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga ferr_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga ferr_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga ferr_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3526,"ysyxSoCFull fpga ferr_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga ferr_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18417,"ysyxSoCFull fpga ferr_auto_in_d_ready", false,-1);
        tracep->declBit(c+3527,"ysyxSoCFull fpga ferr_auto_in_d_valid", false,-1);
        tracep->declBus(c+3528,"ysyxSoCFull fpga ferr_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3529,"ysyxSoCFull fpga ferr_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3530,"ysyxSoCFull fpga ferr_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+3531,"ysyxSoCFull fpga ferr_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull fpga ferr_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink_reset", false,-1);
        tracep->declBit(c+18426,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+18427,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3539,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3540,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3541,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+16338,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3543,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+3544,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3551,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+18418,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+3533,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18420,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18421,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18422,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18423,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15407,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15408,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18424,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15409,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18425,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_reset", false,-1);
        tracep->declBit(c+15410,"ysyxSoCFull fpga axi4yank_auto_in_awready", false,-1);
        tracep->declBit(c+18428,"ysyxSoCFull fpga axi4yank_auto_in_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga axi4yank_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4yank_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4yank_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4yank_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank_auto_in_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga axi4yank_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga axi4yank_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga axi4yank_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull fpga axi4yank_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3552,"ysyxSoCFull fpga axi4yank_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3553,"ysyxSoCFull fpga axi4yank_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3554,"ysyxSoCFull fpga axi4yank_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+15411,"ysyxSoCFull fpga axi4yank_auto_in_arready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull fpga axi4yank_auto_in_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga axi4yank_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4yank_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4yank_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4yank_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4yank_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4yank_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4yank_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3555,"ysyxSoCFull fpga axi4yank_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3556,"ysyxSoCFull fpga axi4yank_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3557,"ysyxSoCFull fpga axi4yank_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank_auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga axi4yank_auto_out_awready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull fpga axi4yank_auto_out_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga axi4yank_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4yank_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4yank_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4yank_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank_auto_out_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga axi4yank_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga axi4yank_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga axi4yank_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull fpga axi4yank_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga axi4yank_auto_out_arready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull fpga axi4yank_auto_out_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga axi4yank_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4yank_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4yank_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4yank_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank_auto_out_rlast", false,-1);
        tracep->declBit(c+15410,"ysyxSoCFull fpga axi4index_auto_in_awready", false,-1);
        tracep->declBit(c+18428,"ysyxSoCFull fpga axi4index_auto_in_awvalid", false,-1);
        tracep->declBus(c+18433,"ysyxSoCFull fpga axi4index_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4index_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4index_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4index_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4index_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4index_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index_auto_in_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga axi4index_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga axi4index_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga axi4index_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull fpga axi4index_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index_auto_in_bvalid", false,-1);
        tracep->declBus(c+3558,"ysyxSoCFull fpga axi4index_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3552,"ysyxSoCFull fpga axi4index_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3553,"ysyxSoCFull fpga axi4index_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15411,"ysyxSoCFull fpga axi4index_auto_in_arready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull fpga axi4index_auto_in_arvalid", false,-1);
        tracep->declBus(c+18433,"ysyxSoCFull fpga axi4index_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4index_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4index_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4index_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4index_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4index_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index_auto_in_rvalid", false,-1);
        tracep->declBus(c+3559,"ysyxSoCFull fpga axi4index_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3555,"ysyxSoCFull fpga axi4index_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3556,"ysyxSoCFull fpga axi4index_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index_auto_in_rlast", false,-1);
        tracep->declBit(c+15410,"ysyxSoCFull fpga axi4index_auto_out_awready", false,-1);
        tracep->declBit(c+18428,"ysyxSoCFull fpga axi4index_auto_out_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga axi4index_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4index_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4index_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4index_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4index_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4index_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4index_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index_auto_out_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga axi4index_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga axi4index_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga axi4index_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull fpga axi4index_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4index_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3552,"ysyxSoCFull fpga axi4index_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3553,"ysyxSoCFull fpga axi4index_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3554,"ysyxSoCFull fpga axi4index_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+15411,"ysyxSoCFull fpga axi4index_auto_out_arready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull fpga axi4index_auto_out_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga axi4index_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4index_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4index_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4index_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4index_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4index_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4index_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4index_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3555,"ysyxSoCFull fpga axi4index_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3556,"ysyxSoCFull fpga axi4index_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3557,"ysyxSoCFull fpga axi4index_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4_reset", false,-1);
        tracep->declBit(c+18404,"ysyxSoCFull fpga tl2axi4_auto_in_a_ready", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull fpga tl2axi4_auto_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull fpga tl2axi4_auto_in_d_ready", false,-1);
        tracep->declBit(c+3511,"ysyxSoCFull fpga tl2axi4_auto_in_d_valid", false,-1);
        tracep->declBus(c+3512,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3513,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3514,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3515,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3516,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+15410,"ysyxSoCFull fpga tl2axi4_auto_out_awready", false,-1);
        tracep->declBit(c+18428,"ysyxSoCFull fpga tl2axi4_auto_out_awvalid", false,-1);
        tracep->declBus(c+18433,"ysyxSoCFull fpga tl2axi4_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga tl2axi4_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga tl2axi4_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga tl2axi4_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4_auto_out_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga tl2axi4_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga tl2axi4_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga tl2axi4_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull fpga tl2axi4_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga tl2axi4_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga tl2axi4_auto_out_bvalid", false,-1);
        tracep->declBus(c+3558,"ysyxSoCFull fpga tl2axi4_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga tl2axi4_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3552,"ysyxSoCFull fpga tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3553,"ysyxSoCFull fpga tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15411,"ysyxSoCFull fpga tl2axi4_auto_out_arready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull fpga tl2axi4_auto_out_arvalid", false,-1);
        tracep->declBus(c+18433,"ysyxSoCFull fpga tl2axi4_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga tl2axi4_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga tl2axi4_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga tl2axi4_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga tl2axi4_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga tl2axi4_auto_out_rvalid", false,-1);
        tracep->declBus(c+3559,"ysyxSoCFull fpga tl2axi4_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga tl2axi4_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3555,"ysyxSoCFull fpga tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3556,"ysyxSoCFull fpga tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga tl2axi4_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4buf_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4buf_reset", false,-1);
        tracep->declBit(c+3560,"ysyxSoCFull fpga axi4buf_auto_in_awready", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull fpga axi4buf_auto_in_awvalid", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4buf_auto_in_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4buf_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4buf_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4buf_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4buf_auto_in_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4buf_auto_in_bvalid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4buf_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4buf_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+3566,"ysyxSoCFull fpga axi4buf_auto_in_arready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull fpga axi4buf_auto_in_arvalid", false,-1);
        tracep->declBit(c+3567,"ysyxSoCFull fpga axi4buf_auto_in_rready", false,-1);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4buf_auto_in_rvalid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4buf_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4buf_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4buf_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4buf_auto_in_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1_reset", false,-1);
        tracep->declBit(c+15415,"ysyxSoCFull fpga axi4yank_1_auto_in_awready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga axi4yank_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4yank_1_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4yank_1_auto_in_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4yank_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4yank_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4yank_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4yank_1_auto_in_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4yank_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4yank_1_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4yank_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3574,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3575,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3576,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+15416,"ysyxSoCFull fpga axi4yank_1_auto_in_arready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga axi4yank_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4yank_1_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+3567,"ysyxSoCFull fpga axi4yank_1_auto_in_rready", false,-1);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4yank_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4yank_1_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4yank_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4yank_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4yank_1_auto_in_rlast", false,-1);
        tracep->declBit(c+3560,"ysyxSoCFull fpga axi4yank_1_auto_out_awready", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull fpga axi4yank_1_auto_out_awvalid", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4yank_1_auto_out_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4yank_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4yank_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4yank_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4yank_1_auto_out_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4yank_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4yank_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4yank_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+3566,"ysyxSoCFull fpga axi4yank_1_auto_out_arready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull fpga axi4yank_1_auto_out_arvalid", false,-1);
        tracep->declBit(c+3567,"ysyxSoCFull fpga axi4yank_1_auto_out_rready", false,-1);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4yank_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4yank_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4yank_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4yank_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4yank_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint_reset", false,-1);
        tracep->declBit(c+15415,"ysyxSoCFull fpga axi4deint_auto_in_awready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga axi4deint_auto_in_awvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4deint_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4deint_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4deint_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4deint_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4deint_auto_in_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4deint_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4deint_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4deint_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4deint_auto_in_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4deint_auto_in_bvalid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4deint_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4deint_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3574,"ysyxSoCFull fpga axi4deint_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3575,"ysyxSoCFull fpga axi4deint_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3576,"ysyxSoCFull fpga axi4deint_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+15416,"ysyxSoCFull fpga axi4deint_auto_in_arready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga axi4deint_auto_in_arvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4deint_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4deint_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4deint_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4deint_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+3580,"ysyxSoCFull fpga axi4deint_auto_in_rready", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull fpga axi4deint_auto_in_rvalid", false,-1);
        tracep->declBus(c+3582,"ysyxSoCFull fpga axi4deint_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+3507,"ysyxSoCFull fpga axi4deint_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3583,"ysyxSoCFull fpga axi4deint_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3584,"ysyxSoCFull fpga axi4deint_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3585,"ysyxSoCFull fpga axi4deint_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3586,"ysyxSoCFull fpga axi4deint_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+3587,"ysyxSoCFull fpga axi4deint_auto_in_rlast", false,-1);
        tracep->declBit(c+15415,"ysyxSoCFull fpga axi4deint_auto_out_awready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga axi4deint_auto_out_awvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4deint_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4deint_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4deint_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4deint_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4deint_auto_out_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4deint_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4deint_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4deint_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4deint_auto_out_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4deint_auto_out_bvalid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4deint_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4deint_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3574,"ysyxSoCFull fpga axi4deint_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3575,"ysyxSoCFull fpga axi4deint_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3576,"ysyxSoCFull fpga axi4deint_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+15416,"ysyxSoCFull fpga axi4deint_auto_out_arready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga axi4deint_auto_out_arvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4deint_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4deint_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4deint_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4deint_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+3567,"ysyxSoCFull fpga axi4deint_auto_out_rready", false,-1);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4deint_auto_out_rvalid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint_auto_out_rlast", false,-1);
        tracep->declBit(c+15415,"ysyxSoCFull fpga axi4index_1_auto_in_awready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga axi4index_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+18443,"ysyxSoCFull fpga axi4index_1_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4index_1_auto_in_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4index_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4index_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4index_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4index_1_auto_in_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4index_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+3588,"ysyxSoCFull fpga axi4index_1_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4index_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3574,"ysyxSoCFull fpga axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3575,"ysyxSoCFull fpga axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15416,"ysyxSoCFull fpga axi4index_1_auto_in_arready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga axi4index_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+18443,"ysyxSoCFull fpga axi4index_1_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3580,"ysyxSoCFull fpga axi4index_1_auto_in_rready", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull fpga axi4index_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull fpga axi4index_1_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+3507,"ysyxSoCFull fpga axi4index_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3583,"ysyxSoCFull fpga axi4index_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3584,"ysyxSoCFull fpga axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3585,"ysyxSoCFull fpga axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3587,"ysyxSoCFull fpga axi4index_1_auto_in_rlast", false,-1);
        tracep->declBit(c+15415,"ysyxSoCFull fpga axi4index_1_auto_out_awready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga axi4index_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4index_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4index_1_auto_out_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4index_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4index_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4index_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4index_1_auto_out_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4index_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4index_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4index_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3574,"ysyxSoCFull fpga axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3575,"ysyxSoCFull fpga axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3576,"ysyxSoCFull fpga axi4index_1_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+15416,"ysyxSoCFull fpga axi4index_1_auto_out_arready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga axi4index_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4index_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+3580,"ysyxSoCFull fpga axi4index_1_auto_out_rready", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull fpga axi4index_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+3582,"ysyxSoCFull fpga axi4index_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+3507,"ysyxSoCFull fpga axi4index_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3583,"ysyxSoCFull fpga axi4index_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3584,"ysyxSoCFull fpga axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3585,"ysyxSoCFull fpga axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3586,"ysyxSoCFull fpga axi4index_1_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+3587,"ysyxSoCFull fpga axi4index_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4_1_reset", false,-1);
        tracep->declBit(c+18401,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18402,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18403,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3501,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+3502,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+3503,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3504,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3505,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3506,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3507,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3509,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+15415,"ysyxSoCFull fpga tl2axi4_1_auto_out_awready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga tl2axi4_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+18443,"ysyxSoCFull fpga tl2axi4_1_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga tl2axi4_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga tl2axi4_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3561,"ysyxSoCFull fpga tl2axi4_1_auto_out_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga tl2axi4_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga tl2axi4_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga tl2axi4_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga tl2axi4_1_auto_out_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga tl2axi4_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+3588,"ysyxSoCFull fpga tl2axi4_1_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga tl2axi4_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3574,"ysyxSoCFull fpga tl2axi4_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3575,"ysyxSoCFull fpga tl2axi4_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15416,"ysyxSoCFull fpga tl2axi4_1_auto_out_arready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga tl2axi4_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+18443,"ysyxSoCFull fpga tl2axi4_1_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga tl2axi4_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga tl2axi4_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3580,"ysyxSoCFull fpga tl2axi4_1_auto_out_rready", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull fpga tl2axi4_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull fpga tl2axi4_1_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+3507,"ysyxSoCFull fpga tl2axi4_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3583,"ysyxSoCFull fpga tl2axi4_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3584,"ysyxSoCFull fpga tl2axi4_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3585,"ysyxSoCFull fpga tl2axi4_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3587,"ysyxSoCFull fpga tl2axi4_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga fixer_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga fixer_reset", false,-1);
        tracep->declBit(c+18444,"ysyxSoCFull fpga fixer_auto_in_a_ready", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull fpga fixer_auto_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga fixer_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga fixer_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga fixer_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga fixer_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga fixer_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga fixer_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18407,"ysyxSoCFull fpga fixer_auto_in_d_ready", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull fpga fixer_auto_in_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga fixer_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18410,"ysyxSoCFull fpga fixer_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga fixer_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga fixer_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull fpga fixer_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga fixer_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18415,"ysyxSoCFull fpga fixer_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18416,"ysyxSoCFull fpga fixer_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18406,"ysyxSoCFull fpga fixer_auto_out_a_ready", false,-1);
        tracep->declBit(c+3517,"ysyxSoCFull fpga fixer_auto_out_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga fixer_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga fixer_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga fixer_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga fixer_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga fixer_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga fixer_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18407,"ysyxSoCFull fpga fixer_auto_out_d_ready", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull fpga fixer_auto_out_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga fixer_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18410,"ysyxSoCFull fpga fixer_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga fixer_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga fixer_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull fpga fixer_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga fixer_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18415,"ysyxSoCFull fpga fixer_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18416,"ysyxSoCFull fpga fixer_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_reset", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull fpga widget_auto_in_a_ready", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull fpga widget_auto_in_a_valid", false,-1);
        tracep->declBus(c+3592,"ysyxSoCFull fpga widget_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3593,"ysyxSoCFull fpga widget_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3594,"ysyxSoCFull fpga widget_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3595,"ysyxSoCFull fpga widget_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3596,"ysyxSoCFull fpga widget_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3597,"ysyxSoCFull fpga widget_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18446,"ysyxSoCFull fpga widget_auto_in_d_ready", false,-1);
        tracep->declBit(c+18447,"ysyxSoCFull fpga widget_auto_in_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga widget_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga widget_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga widget_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga widget_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+18448,"ysyxSoCFull fpga widget_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18450,"ysyxSoCFull fpga widget_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18444,"ysyxSoCFull fpga widget_auto_out_a_ready", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull fpga widget_auto_out_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga widget_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga widget_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga widget_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga widget_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga widget_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga widget_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18407,"ysyxSoCFull fpga widget_auto_out_d_ready", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull fpga widget_auto_out_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga widget_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18410,"ysyxSoCFull fpga widget_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga widget_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga widget_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull fpga widget_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga widget_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18415,"ysyxSoCFull fpga widget_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18416,"ysyxSoCFull fpga widget_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi42tl_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi42tl_reset", false,-1);
        tracep->declBit(c+18451,"ysyxSoCFull fpga axi42tl_auto_in_awready", false,-1);
        tracep->declBit(c+3599,"ysyxSoCFull fpga axi42tl_auto_in_awvalid", false,-1);
        tracep->declBit(c+3600,"ysyxSoCFull fpga axi42tl_auto_in_awid", false,-1);
        tracep->declBus(c+3601,"ysyxSoCFull fpga axi42tl_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+3602,"ysyxSoCFull fpga axi42tl_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+3603,"ysyxSoCFull fpga axi42tl_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+18452,"ysyxSoCFull fpga axi42tl_auto_in_wready", false,-1);
        tracep->declBit(c+3604,"ysyxSoCFull fpga axi42tl_auto_in_wvalid", false,-1);
        tracep->declQuad(c+3605,"ysyxSoCFull fpga axi42tl_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+3607,"ysyxSoCFull fpga axi42tl_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3608,"ysyxSoCFull fpga axi42tl_auto_in_wlast", false,-1);
        tracep->declBit(c+18453,"ysyxSoCFull fpga axi42tl_auto_in_bready", false,-1);
        tracep->declBit(c+18454,"ysyxSoCFull fpga axi42tl_auto_in_bvalid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi42tl_auto_in_bid", false,-1);
        tracep->declBus(c+18456,"ysyxSoCFull fpga axi42tl_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+18457,"ysyxSoCFull fpga axi42tl_auto_in_arready", false,-1);
        tracep->declBit(c+3609,"ysyxSoCFull fpga axi42tl_auto_in_arvalid", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull fpga axi42tl_auto_in_arid", false,-1);
        tracep->declBus(c+3611,"ysyxSoCFull fpga axi42tl_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+3612,"ysyxSoCFull fpga axi42tl_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+3613,"ysyxSoCFull fpga axi42tl_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl_auto_in_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi42tl_auto_in_rvalid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi42tl_auto_in_rid", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi42tl_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi42tl_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+15421,"ysyxSoCFull fpga axi42tl_auto_in_rlast", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull fpga axi42tl_auto_out_a_ready", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull fpga axi42tl_auto_out_a_valid", false,-1);
        tracep->declBus(c+3592,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3593,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3594,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3595,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3596,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3597,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18446,"ysyxSoCFull fpga axi42tl_auto_out_d_ready", false,-1);
        tracep->declBit(c+18447,"ysyxSoCFull fpga axi42tl_auto_out_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+18448,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18450,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_2_reset", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull fpga axi4yank_2_auto_in_awready", false,-1);
        tracep->declBit(c+3614,"ysyxSoCFull fpga axi4yank_2_auto_in_awvalid", false,-1);
        tracep->declBit(c+3600,"ysyxSoCFull fpga axi4yank_2_auto_in_awid", false,-1);
        tracep->declBus(c+3601,"ysyxSoCFull fpga axi4yank_2_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+3602,"ysyxSoCFull fpga axi4yank_2_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+3603,"ysyxSoCFull fpga axi4yank_2_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+3615,"ysyxSoCFull fpga axi4yank_2_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3616,"ysyxSoCFull fpga axi4yank_2_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+18452,"ysyxSoCFull fpga axi4yank_2_auto_in_wready", false,-1);
        tracep->declBit(c+3604,"ysyxSoCFull fpga axi4yank_2_auto_in_wvalid", false,-1);
        tracep->declQuad(c+3605,"ysyxSoCFull fpga axi4yank_2_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+3607,"ysyxSoCFull fpga axi4yank_2_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3608,"ysyxSoCFull fpga axi4yank_2_auto_in_wlast", false,-1);
        tracep->declBit(c+18453,"ysyxSoCFull fpga axi4yank_2_auto_in_bready", false,-1);
        tracep->declBit(c+18454,"ysyxSoCFull fpga axi4yank_2_auto_in_bvalid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi4yank_2_auto_in_bid", false,-1);
        tracep->declBus(c+18456,"ysyxSoCFull fpga axi4yank_2_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+15422,"ysyxSoCFull fpga axi4yank_2_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18460,"ysyxSoCFull fpga axi4yank_2_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+18461,"ysyxSoCFull fpga axi4yank_2_auto_in_arready", false,-1);
        tracep->declBit(c+3617,"ysyxSoCFull fpga axi4yank_2_auto_in_arvalid", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull fpga axi4yank_2_auto_in_arid", false,-1);
        tracep->declBus(c+3611,"ysyxSoCFull fpga axi4yank_2_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+3612,"ysyxSoCFull fpga axi4yank_2_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+3613,"ysyxSoCFull fpga axi4yank_2_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga axi4yank_2_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3619,"ysyxSoCFull fpga axi4yank_2_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_2_auto_in_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi4yank_2_auto_in_rvalid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi4yank_2_auto_in_rid", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi4yank_2_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi4yank_2_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+15423,"ysyxSoCFull fpga axi4yank_2_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15424,"ysyxSoCFull fpga axi4yank_2_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+15421,"ysyxSoCFull fpga axi4yank_2_auto_in_rlast", false,-1);
        tracep->declBit(c+18451,"ysyxSoCFull fpga axi4yank_2_auto_out_awready", false,-1);
        tracep->declBit(c+3599,"ysyxSoCFull fpga axi4yank_2_auto_out_awvalid", false,-1);
        tracep->declBit(c+3600,"ysyxSoCFull fpga axi4yank_2_auto_out_awid", false,-1);
        tracep->declBus(c+3601,"ysyxSoCFull fpga axi4yank_2_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+3602,"ysyxSoCFull fpga axi4yank_2_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+3603,"ysyxSoCFull fpga axi4yank_2_auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+18452,"ysyxSoCFull fpga axi4yank_2_auto_out_wready", false,-1);
        tracep->declBit(c+3604,"ysyxSoCFull fpga axi4yank_2_auto_out_wvalid", false,-1);
        tracep->declQuad(c+3605,"ysyxSoCFull fpga axi4yank_2_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+3607,"ysyxSoCFull fpga axi4yank_2_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3608,"ysyxSoCFull fpga axi4yank_2_auto_out_wlast", false,-1);
        tracep->declBit(c+18453,"ysyxSoCFull fpga axi4yank_2_auto_out_bready", false,-1);
        tracep->declBit(c+18454,"ysyxSoCFull fpga axi4yank_2_auto_out_bvalid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi4yank_2_auto_out_bid", false,-1);
        tracep->declBus(c+18456,"ysyxSoCFull fpga axi4yank_2_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+18457,"ysyxSoCFull fpga axi4yank_2_auto_out_arready", false,-1);
        tracep->declBit(c+3609,"ysyxSoCFull fpga axi4yank_2_auto_out_arvalid", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull fpga axi4yank_2_auto_out_arid", false,-1);
        tracep->declBus(c+3611,"ysyxSoCFull fpga axi4yank_2_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+3612,"ysyxSoCFull fpga axi4yank_2_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+3613,"ysyxSoCFull fpga axi4yank_2_auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_2_auto_out_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi4yank_2_auto_out_rvalid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi4yank_2_auto_out_rid", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi4yank_2_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi4yank_2_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+15421,"ysyxSoCFull fpga axi4yank_2_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4frag_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4frag_reset", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull fpga axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag_auto_in_awvalid", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag_auto_in_awid", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3621,"ysyxSoCFull fpga axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull fpga axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull fpga axi4frag_auto_in_bvalid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi4frag_auto_in_bid", false,-1);
        tracep->declBus(c+15425,"ysyxSoCFull fpga axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+15422,"ysyxSoCFull fpga axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3622,"ysyxSoCFull fpga axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag_auto_in_arvalid", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag_auto_in_arid", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi4frag_auto_in_rvalid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi4frag_auto_in_rid", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+15423,"ysyxSoCFull fpga axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15426,"ysyxSoCFull fpga axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull fpga axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+3614,"ysyxSoCFull fpga axi4frag_auto_out_awvalid", false,-1);
        tracep->declBit(c+3600,"ysyxSoCFull fpga axi4frag_auto_out_awid", false,-1);
        tracep->declBus(c+3601,"ysyxSoCFull fpga axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+3602,"ysyxSoCFull fpga axi4frag_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+3603,"ysyxSoCFull fpga axi4frag_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+3615,"ysyxSoCFull fpga axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3616,"ysyxSoCFull fpga axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+18452,"ysyxSoCFull fpga axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+3604,"ysyxSoCFull fpga axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+3605,"ysyxSoCFull fpga axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+3607,"ysyxSoCFull fpga axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3608,"ysyxSoCFull fpga axi4frag_auto_out_wlast", false,-1);
        tracep->declBit(c+18453,"ysyxSoCFull fpga axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+18454,"ysyxSoCFull fpga axi4frag_auto_out_bvalid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi4frag_auto_out_bid", false,-1);
        tracep->declBus(c+18456,"ysyxSoCFull fpga axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+15422,"ysyxSoCFull fpga axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18460,"ysyxSoCFull fpga axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+18461,"ysyxSoCFull fpga axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+3617,"ysyxSoCFull fpga axi4frag_auto_out_arvalid", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull fpga axi4frag_auto_out_arid", false,-1);
        tracep->declBus(c+3611,"ysyxSoCFull fpga axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+3612,"ysyxSoCFull fpga axi4frag_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+3613,"ysyxSoCFull fpga axi4frag_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3619,"ysyxSoCFull fpga axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi4frag_auto_out_rvalid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi4frag_auto_out_rid", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+15423,"ysyxSoCFull fpga axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15424,"ysyxSoCFull fpga axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+15421,"ysyxSoCFull fpga axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull fpga axi4index_2_auto_in_awready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_in_awvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull fpga axi4index_2_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4index_2_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4index_2_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4index_2_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4index_2_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+3621,"ysyxSoCFull fpga axi4index_2_auto_in_wready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_in_wvalid", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull fpga axi4index_2_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4index_2_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_in_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_in_bready", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull fpga axi4index_2_auto_in_bvalid", false,-1);
        tracep->declBus(c+15427,"ysyxSoCFull fpga axi4index_2_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+15425,"ysyxSoCFull fpga axi4index_2_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+3622,"ysyxSoCFull fpga axi4index_2_auto_in_arready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_in_arvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull fpga axi4index_2_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4index_2_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4index_2_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4index_2_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4index_2_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_in_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi4index_2_auto_in_rvalid", false,-1);
        tracep->declBus(c+15428,"ysyxSoCFull fpga axi4index_2_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi4index_2_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi4index_2_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+15426,"ysyxSoCFull fpga axi4index_2_auto_in_rlast", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull fpga axi4index_2_auto_out_awready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_out_awvalid", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_out_awid", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4index_2_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4index_2_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4index_2_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4index_2_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4index_2_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3621,"ysyxSoCFull fpga axi4index_2_auto_out_wready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_out_wvalid", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull fpga axi4index_2_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4index_2_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_out_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_out_bready", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull fpga axi4index_2_auto_out_bvalid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi4index_2_auto_out_bid", false,-1);
        tracep->declBus(c+15425,"ysyxSoCFull fpga axi4index_2_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+15422,"ysyxSoCFull fpga axi4index_2_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3622,"ysyxSoCFull fpga axi4index_2_auto_out_arready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_out_arvalid", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_out_arid", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4index_2_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4index_2_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4index_2_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4index_2_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4index_2_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2_auto_out_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi4index_2_auto_out_rvalid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi4index_2_auto_out_rid", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi4index_2_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi4index_2_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+15423,"ysyxSoCFull fpga axi4index_2_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15426,"ysyxSoCFull fpga axi4index_2_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga err_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga err_reset", false,-1);
    }
}

void VysyxSoCFull___024root__traceInitSub1(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+3623,"ysyxSoCFull fpga err_auto_in_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga err_auto_in_a_valid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull fpga err_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15429,"ysyxSoCFull fpga err_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18465,"ysyxSoCFull fpga err_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18466,"ysyxSoCFull fpga err_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18467,"ysyxSoCFull fpga err_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18468,"ysyxSoCFull fpga err_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+3624,"ysyxSoCFull fpga err_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3625,"ysyxSoCFull fpga err_auto_in_c_ready", false,-1);
        tracep->declBit(c+16339,"ysyxSoCFull fpga err_auto_in_c_valid", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull fpga err_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3627,"ysyxSoCFull fpga err_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3628,"ysyxSoCFull fpga err_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3629,"ysyxSoCFull fpga err_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3630,"ysyxSoCFull fpga err_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3631,"ysyxSoCFull fpga err_auto_in_d_ready", false,-1);
        tracep->declBit(c+3632,"ysyxSoCFull fpga err_auto_in_d_valid", false,-1);
        tracep->declBus(c+3495,"ysyxSoCFull fpga err_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3496,"ysyxSoCFull fpga err_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3497,"ysyxSoCFull fpga err_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3498,"ysyxSoCFull fpga err_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3499,"ysyxSoCFull fpga err_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+3633,"ysyxSoCFull fpga err_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull fpga err_auto_in_e_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga atomics_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga atomics_reset", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull fpga atomics_auto_in_a_ready", false,-1);
        tracep->declBit(c+18470,"ysyxSoCFull fpga atomics_auto_in_a_valid", false,-1);
        tracep->declBus(c+3634,"ysyxSoCFull fpga atomics_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3635,"ysyxSoCFull fpga atomics_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3636,"ysyxSoCFull fpga atomics_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3637,"ysyxSoCFull fpga atomics_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga atomics_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3639,"ysyxSoCFull fpga atomics_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3640,"ysyxSoCFull fpga atomics_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga atomics_auto_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga atomics_auto_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga atomics_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga atomics_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga atomics_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga atomics_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga atomics_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga atomics_auto_in_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga atomics_auto_in_d_valid", false,-1);
        tracep->declBus(c+3644,"ysyxSoCFull fpga atomics_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga atomics_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga atomics_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga atomics_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga atomics_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga atomics_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga atomics_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga atomics_auto_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga atomics_auto_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga atomics_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18388,"ysyxSoCFull fpga atomics_auto_out_a_ready", false,-1);
        tracep->declBit(c+18389,"ysyxSoCFull fpga atomics_auto_out_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga atomics_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga atomics_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga atomics_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga atomics_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga atomics_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga atomics_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga atomics_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga atomics_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga atomics_auto_out_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga atomics_auto_out_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga atomics_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga atomics_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga atomics_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga atomics_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga atomics_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3478,"ysyxSoCFull fpga atomics_auto_out_d_ready", false,-1);
        tracep->declBit(c+3479,"ysyxSoCFull fpga atomics_auto_out_d_valid", false,-1);
        tracep->declBus(c+3480,"ysyxSoCFull fpga atomics_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga atomics_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga atomics_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga atomics_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3484,"ysyxSoCFull fpga atomics_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3485,"ysyxSoCFull fpga atomics_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3487,"ysyxSoCFull fpga atomics_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga atomics_auto_out_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga atomics_auto_out_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga atomics_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga fixer_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga fixer_1_reset", false,-1);
        tracep->declBit(c+18471,"ysyxSoCFull fpga fixer_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18472,"ysyxSoCFull fpga fixer_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+3634,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3635,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3636,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3637,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3639,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3640,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga fixer_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga fixer_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga fixer_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga fixer_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+3644,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga fixer_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga fixer_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga fixer_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull fpga fixer_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+18470,"ysyxSoCFull fpga fixer_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+3634,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3635,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3636,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3637,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3639,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3640,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga fixer_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga fixer_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga fixer_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga fixer_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+3644,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga fixer_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga fixer_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga fixer_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga hints_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga hints_reset", false,-1);
        tracep->declBit(c+18473,"ysyxSoCFull fpga hints_auto_in_a_ready", false,-1);
        tracep->declBit(c+18474,"ysyxSoCFull fpga hints_auto_in_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga hints_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga hints_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga hints_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga hints_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga hints_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3649,"ysyxSoCFull fpga hints_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3640,"ysyxSoCFull fpga hints_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga hints_auto_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga hints_auto_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga hints_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga hints_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga hints_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga hints_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga hints_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga hints_auto_in_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga hints_auto_in_d_valid", false,-1);
        tracep->declBus(c+3650,"ysyxSoCFull fpga hints_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga hints_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga hints_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3651,"ysyxSoCFull fpga hints_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga hints_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga hints_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga hints_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga hints_auto_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga hints_auto_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga hints_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18471,"ysyxSoCFull fpga hints_auto_out_a_ready", false,-1);
        tracep->declBit(c+18472,"ysyxSoCFull fpga hints_auto_out_a_valid", false,-1);
        tracep->declBus(c+3634,"ysyxSoCFull fpga hints_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3635,"ysyxSoCFull fpga hints_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3636,"ysyxSoCFull fpga hints_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3637,"ysyxSoCFull fpga hints_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga hints_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3639,"ysyxSoCFull fpga hints_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3640,"ysyxSoCFull fpga hints_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga hints_auto_out_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga hints_auto_out_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga hints_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga hints_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga hints_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga hints_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga hints_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga hints_auto_out_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga hints_auto_out_d_valid", false,-1);
        tracep->declBus(c+3644,"ysyxSoCFull fpga hints_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga hints_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga hints_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga hints_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga hints_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga hints_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga hints_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga hints_auto_out_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga hints_auto_out_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga hints_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_1_reset", false,-1);
        tracep->declBit(c+18426,"ysyxSoCFull fpga widget_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18427,"ysyxSoCFull fpga widget_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga widget_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga widget_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga widget_1_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga widget_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3539,"ysyxSoCFull fpga widget_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3540,"ysyxSoCFull fpga widget_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3541,"ysyxSoCFull fpga widget_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+16338,"ysyxSoCFull fpga widget_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga widget_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga widget_1_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga widget_1_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga widget_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3543,"ysyxSoCFull fpga widget_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+3544,"ysyxSoCFull fpga widget_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga widget_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga widget_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga widget_1_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga widget_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga widget_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3551,"ysyxSoCFull fpga widget_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga widget_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga widget_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga widget_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18473,"ysyxSoCFull fpga widget_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+18474,"ysyxSoCFull fpga widget_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga widget_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga widget_1_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga widget_1_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga widget_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3649,"ysyxSoCFull fpga widget_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3640,"ysyxSoCFull fpga widget_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga widget_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga widget_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga widget_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga widget_1_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga widget_1_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga widget_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga widget_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga widget_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+3650,"ysyxSoCFull fpga widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga widget_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga widget_1_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3651,"ysyxSoCFull fpga widget_1_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga widget_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga widget_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga widget_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga widget_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga widget_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga widget_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_2_reset", false,-1);
        tracep->declBit(c+3490,"ysyxSoCFull fpga widget_2_auto_in_a_ready", false,-1);
        tracep->declBit(c+18398,"ysyxSoCFull fpga widget_2_auto_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga widget_2_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga widget_2_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga widget_2_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18400,"ysyxSoCFull fpga widget_2_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga widget_2_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga widget_2_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga widget_2_auto_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga widget_2_auto_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga widget_2_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3491,"ysyxSoCFull fpga widget_2_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga widget_2_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3492,"ysyxSoCFull fpga widget_2_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3493,"ysyxSoCFull fpga widget_2_auto_in_d_ready", false,-1);
        tracep->declBit(c+3494,"ysyxSoCFull fpga widget_2_auto_in_d_valid", false,-1);
        tracep->declBus(c+3495,"ysyxSoCFull fpga widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3496,"ysyxSoCFull fpga widget_2_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3497,"ysyxSoCFull fpga widget_2_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3498,"ysyxSoCFull fpga widget_2_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3499,"ysyxSoCFull fpga widget_2_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+3500,"ysyxSoCFull fpga widget_2_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull fpga widget_2_auto_in_e_valid", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull fpga widget_2_auto_out_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga widget_2_auto_out_a_valid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull fpga widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15429,"ysyxSoCFull fpga widget_2_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18465,"ysyxSoCFull fpga widget_2_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18466,"ysyxSoCFull fpga widget_2_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18467,"ysyxSoCFull fpga widget_2_auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18468,"ysyxSoCFull fpga widget_2_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+3624,"ysyxSoCFull fpga widget_2_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+3625,"ysyxSoCFull fpga widget_2_auto_out_c_ready", false,-1);
        tracep->declBit(c+16339,"ysyxSoCFull fpga widget_2_auto_out_c_valid", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull fpga widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3627,"ysyxSoCFull fpga widget_2_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3628,"ysyxSoCFull fpga widget_2_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3629,"ysyxSoCFull fpga widget_2_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3630,"ysyxSoCFull fpga widget_2_auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3631,"ysyxSoCFull fpga widget_2_auto_out_d_ready", false,-1);
        tracep->declBit(c+3632,"ysyxSoCFull fpga widget_2_auto_out_d_valid", false,-1);
        tracep->declBus(c+3495,"ysyxSoCFull fpga widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3496,"ysyxSoCFull fpga widget_2_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3497,"ysyxSoCFull fpga widget_2_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3498,"ysyxSoCFull fpga widget_2_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3499,"ysyxSoCFull fpga widget_2_auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+3633,"ysyxSoCFull fpga widget_2_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull fpga widget_2_auto_out_e_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga xbar clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga xbar reset", false,-1);
        tracep->declBit(c+18388,"ysyxSoCFull fpga xbar auto_in_a_ready", false,-1);
        tracep->declBit(c+18389,"ysyxSoCFull fpga xbar auto_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga xbar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga xbar auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga xbar auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga xbar auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga xbar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga xbar auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga xbar auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga xbar auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga xbar auto_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga xbar auto_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga xbar auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga xbar auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga xbar auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga xbar auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga xbar auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3478,"ysyxSoCFull fpga xbar auto_in_d_ready", false,-1);
        tracep->declBit(c+3479,"ysyxSoCFull fpga xbar auto_in_d_valid", false,-1);
        tracep->declBus(c+3480,"ysyxSoCFull fpga xbar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga xbar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga xbar auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga xbar auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3484,"ysyxSoCFull fpga xbar auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3485,"ysyxSoCFull fpga xbar auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3487,"ysyxSoCFull fpga xbar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga xbar auto_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga xbar auto_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga xbar auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+3490,"ysyxSoCFull fpga xbar auto_out_2_a_ready", false,-1);
        tracep->declBit(c+18398,"ysyxSoCFull fpga xbar auto_out_2_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga xbar auto_out_2_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga xbar auto_out_2_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga xbar auto_out_2_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga xbar auto_out_2_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18400,"ysyxSoCFull fpga xbar auto_out_2_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga xbar auto_out_2_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga xbar auto_out_2_a_bits_corrupt", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga xbar auto_out_2_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga xbar auto_out_2_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga xbar auto_out_2_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga xbar auto_out_2_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3491,"ysyxSoCFull fpga xbar auto_out_2_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga xbar auto_out_2_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3492,"ysyxSoCFull fpga xbar auto_out_2_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3493,"ysyxSoCFull fpga xbar auto_out_2_d_ready", false,-1);
        tracep->declBit(c+3494,"ysyxSoCFull fpga xbar auto_out_2_d_valid", false,-1);
        tracep->declBus(c+3495,"ysyxSoCFull fpga xbar auto_out_2_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3496,"ysyxSoCFull fpga xbar auto_out_2_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3497,"ysyxSoCFull fpga xbar auto_out_2_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3498,"ysyxSoCFull fpga xbar auto_out_2_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3499,"ysyxSoCFull fpga xbar auto_out_2_d_bits_denied", false,-1);
        tracep->declBit(c+3500,"ysyxSoCFull fpga xbar auto_out_2_d_bits_corrupt", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull fpga xbar auto_out_2_e_valid", false,-1);
        tracep->declBit(c+18401,"ysyxSoCFull fpga xbar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18402,"ysyxSoCFull fpga xbar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga xbar auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga xbar auto_out_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga xbar auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18403,"ysyxSoCFull fpga xbar auto_out_1_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga xbar auto_out_1_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga xbar auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+3501,"ysyxSoCFull fpga xbar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+3502,"ysyxSoCFull fpga xbar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+3503,"ysyxSoCFull fpga xbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3504,"ysyxSoCFull fpga xbar auto_out_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3505,"ysyxSoCFull fpga xbar auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3506,"ysyxSoCFull fpga xbar auto_out_1_d_bits_denied", false,-1);
        tracep->declQuad(c+3507,"ysyxSoCFull fpga xbar auto_out_1_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3509,"ysyxSoCFull fpga xbar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18404,"ysyxSoCFull fpga xbar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull fpga xbar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga xbar auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga xbar auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga xbar auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga xbar auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga xbar auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga xbar auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull fpga xbar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+3511,"ysyxSoCFull fpga xbar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+3512,"ysyxSoCFull fpga xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3513,"ysyxSoCFull fpga xbar auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3514,"ysyxSoCFull fpga xbar auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3515,"ysyxSoCFull fpga xbar auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga xbar auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3516,"ysyxSoCFull fpga xbar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga xbar monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga xbar monitor_reset", false,-1);
        tracep->declBit(c+18475,"ysyxSoCFull fpga xbar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18389,"ysyxSoCFull fpga xbar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga xbar monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga xbar monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3478,"ysyxSoCFull fpga xbar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+3652,"ysyxSoCFull fpga xbar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3653,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3654,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3655,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3656,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3657,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3658,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga xbar monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga xbar monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga xbar monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+3659,"ysyxSoCFull fpga xbar beatsLeft", false,-1, 4,0);
        tracep->declBit(c+3660,"ysyxSoCFull fpga xbar idle", false,-1);
        tracep->declBus(c+3661,"ysyxSoCFull fpga xbar readys_filter_lo", false,-1, 2,0);
        tracep->declBus(c+3662,"ysyxSoCFull fpga xbar readys_mask", false,-1, 2,0);
        tracep->declBus(c+3663,"ysyxSoCFull fpga xbar readys_filter_hi", false,-1, 2,0);
        tracep->declBus(c+3664,"ysyxSoCFull fpga xbar readys_filter", false,-1, 5,0);
        tracep->declBus(c+3665,"ysyxSoCFull fpga xbar readys_unready", false,-1, 5,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga xbar readys_readys", false,-1, 2,0);
        tracep->declBit(c+3667,"ysyxSoCFull fpga xbar readys_0", false,-1);
        tracep->declBit(c+3668,"ysyxSoCFull fpga xbar earlyWinner_0", false,-1);
        tracep->declBit(c+3669,"ysyxSoCFull fpga xbar state_0", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga xbar muxStateEarly_0", false,-1);
        tracep->declBit(c+3671,"ysyxSoCFull fpga xbar readys_1", false,-1);
        tracep->declBit(c+3672,"ysyxSoCFull fpga xbar earlyWinner_1", false,-1);
        tracep->declBit(c+3673,"ysyxSoCFull fpga xbar state_1", false,-1);
        tracep->declBit(c+3674,"ysyxSoCFull fpga xbar muxStateEarly_1", false,-1);
        tracep->declBit(c+3675,"ysyxSoCFull fpga xbar readys_2", false,-1);
        tracep->declBit(c+3676,"ysyxSoCFull fpga xbar earlyWinner_2", false,-1);
        tracep->declBit(c+3677,"ysyxSoCFull fpga xbar state_2", false,-1);
        tracep->declBit(c+3678,"ysyxSoCFull fpga xbar muxStateEarly_2", false,-1);
        tracep->declBit(c+18476,"ysyxSoCFull fpga xbar requestAIO_0_0", false,-1);
        tracep->declBit(c+18477,"ysyxSoCFull fpga xbar requestAIO_0_1", false,-1);
        tracep->declBit(c+18478,"ysyxSoCFull fpga xbar requestAIO_0_2", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga xbar requestEIO_0_2", false,-1);
        tracep->declBus(c+3679,"ysyxSoCFull fpga xbar out_1_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3680,"ysyxSoCFull fpga xbar beatsDO_decode", false,-1, 2,0);
        tracep->declBit(c+3681,"ysyxSoCFull fpga xbar beatsDO_opdata", false,-1);
        tracep->declBus(c+3682,"ysyxSoCFull fpga xbar beatsDO_0", false,-1, 2,0);
        tracep->declBus(c+3683,"ysyxSoCFull fpga xbar beatsDO_decode_1", false,-1, 4,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga xbar beatsDO_opdata_1", false,-1);
        tracep->declBus(c+3685,"ysyxSoCFull fpga xbar beatsDO_1", false,-1, 4,0);
        tracep->declBus(c+3686,"ysyxSoCFull fpga xbar out_1_2_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga xbar beatsDO_decode_2", false,-1, 2,0);
        tracep->declBit(c+3688,"ysyxSoCFull fpga xbar beatsDO_opdata_2", false,-1);
        tracep->declBus(c+3689,"ysyxSoCFull fpga xbar beatsDO_2", false,-1, 2,0);
        tracep->declBit(c+3690,"ysyxSoCFull fpga xbar latch", false,-1);
        tracep->declBit(c+3691,"ysyxSoCFull fpga xbar prefixOR_2", false,-1);
        tracep->declBus(c+3692,"ysyxSoCFull fpga xbar maskedBeats_0", false,-1, 2,0);
        tracep->declBus(c+3693,"ysyxSoCFull fpga xbar maskedBeats_1", false,-1, 4,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga xbar maskedBeats_2", false,-1, 2,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga xbar initBeats", false,-1, 4,0);
        tracep->declBit(c+3696,"ysyxSoCFull fpga xbar sink_ACancel_7_earlyValid", false,-1);
        tracep->declBit(c+3697,"ysyxSoCFull fpga xbar allowed_0", false,-1);
        tracep->declBit(c+3698,"ysyxSoCFull fpga xbar allowed_1", false,-1);
        tracep->declBit(c+3699,"ysyxSoCFull fpga xbar allowed_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga xbar monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga xbar monitor reset", false,-1);
        tracep->declBit(c+18475,"ysyxSoCFull fpga xbar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18389,"ysyxSoCFull fpga xbar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga xbar monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga xbar monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga xbar monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga xbar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga xbar monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga xbar monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga xbar monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga xbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga xbar monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga xbar monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga xbar monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga xbar monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3478,"ysyxSoCFull fpga xbar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+3652,"ysyxSoCFull fpga xbar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3653,"ysyxSoCFull fpga xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3654,"ysyxSoCFull fpga xbar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3655,"ysyxSoCFull fpga xbar monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3656,"ysyxSoCFull fpga xbar monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3657,"ysyxSoCFull fpga xbar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3658,"ysyxSoCFull fpga xbar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga xbar monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga xbar monitor io_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga xbar monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+20,"ysyxSoCFull fpga xbar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18479,"ysyxSoCFull fpga xbar monitor source_ok", false,-1);
        tracep->declBus(c+18480,"ysyxSoCFull fpga xbar monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+18481,"ysyxSoCFull fpga xbar monitor is_aligned", false,-1);
        tracep->declBus(c+18482,"ysyxSoCFull fpga xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18483,"ysyxSoCFull fpga xbar monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18484,"ysyxSoCFull fpga xbar monitor mask_size", false,-1);
        tracep->declBit(c+18485,"ysyxSoCFull fpga xbar monitor mask_bit", false,-1);
        tracep->declBit(c+18486,"ysyxSoCFull fpga xbar monitor mask_nbit", false,-1);
        tracep->declBit(c+18487,"ysyxSoCFull fpga xbar monitor mask_acc", false,-1);
        tracep->declBit(c+18488,"ysyxSoCFull fpga xbar monitor mask_acc_1", false,-1);
        tracep->declBit(c+18489,"ysyxSoCFull fpga xbar monitor mask_size_1", false,-1);
        tracep->declBit(c+18490,"ysyxSoCFull fpga xbar monitor mask_bit_1", false,-1);
        tracep->declBit(c+18491,"ysyxSoCFull fpga xbar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18492,"ysyxSoCFull fpga xbar monitor mask_eq_2", false,-1);
        tracep->declBit(c+18493,"ysyxSoCFull fpga xbar monitor mask_acc_2", false,-1);
        tracep->declBit(c+18494,"ysyxSoCFull fpga xbar monitor mask_eq_3", false,-1);
        tracep->declBit(c+18495,"ysyxSoCFull fpga xbar monitor mask_acc_3", false,-1);
        tracep->declBit(c+18496,"ysyxSoCFull fpga xbar monitor mask_eq_4", false,-1);
        tracep->declBit(c+18497,"ysyxSoCFull fpga xbar monitor mask_acc_4", false,-1);
        tracep->declBit(c+18498,"ysyxSoCFull fpga xbar monitor mask_eq_5", false,-1);
        tracep->declBit(c+18499,"ysyxSoCFull fpga xbar monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga xbar monitor mask_size_2", false,-1);
        tracep->declBit(c+18500,"ysyxSoCFull fpga xbar monitor mask_bit_2", false,-1);
        tracep->declBit(c+18501,"ysyxSoCFull fpga xbar monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18502,"ysyxSoCFull fpga xbar monitor mask_eq_6", false,-1);
        tracep->declBit(c+18503,"ysyxSoCFull fpga xbar monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18504,"ysyxSoCFull fpga xbar monitor mask_eq_7", false,-1);
        tracep->declBit(c+18505,"ysyxSoCFull fpga xbar monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18506,"ysyxSoCFull fpga xbar monitor mask_eq_8", false,-1);
        tracep->declBit(c+18507,"ysyxSoCFull fpga xbar monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18508,"ysyxSoCFull fpga xbar monitor mask_eq_9", false,-1);
        tracep->declBit(c+18509,"ysyxSoCFull fpga xbar monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18510,"ysyxSoCFull fpga xbar monitor mask_eq_10", false,-1);
        tracep->declBit(c+18511,"ysyxSoCFull fpga xbar monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18512,"ysyxSoCFull fpga xbar monitor mask_eq_11", false,-1);
        tracep->declBit(c+18513,"ysyxSoCFull fpga xbar monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18514,"ysyxSoCFull fpga xbar monitor mask_eq_12", false,-1);
        tracep->declBit(c+18515,"ysyxSoCFull fpga xbar monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18516,"ysyxSoCFull fpga xbar monitor mask_eq_13", false,-1);
        tracep->declBit(c+18517,"ysyxSoCFull fpga xbar monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18518,"ysyxSoCFull fpga xbar monitor mask", false,-1, 7,0);
        tracep->declBit(c+3700,"ysyxSoCFull fpga xbar monitor source_ok_1", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga xbar monitor source_ok_2", false,-1);
        tracep->declBus(c+3702,"ysyxSoCFull fpga xbar monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+3703,"ysyxSoCFull fpga xbar monitor is_aligned_2", false,-1);
        tracep->declBit(c+3704,"ysyxSoCFull fpga xbar monitor address_ok_1", false,-1);
        tracep->declBit(c+3705,"ysyxSoCFull fpga xbar monitor sink_ok_1", false,-1);
        tracep->declBus(c+18519,"ysyxSoCFull fpga xbar monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+18520,"ysyxSoCFull fpga xbar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3706,"ysyxSoCFull fpga xbar monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+3707,"ysyxSoCFull fpga xbar monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+3708,"ysyxSoCFull fpga xbar monitor a_first", false,-1);
        tracep->declBus(c+3709,"ysyxSoCFull fpga xbar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+3710,"ysyxSoCFull fpga xbar monitor param", false,-1, 2,0);
        tracep->declBus(c+3711,"ysyxSoCFull fpga xbar monitor size", false,-1, 3,0);
        tracep->declBus(c+3712,"ysyxSoCFull fpga xbar monitor source", false,-1, 6,0);
        tracep->declBus(c+3713,"ysyxSoCFull fpga xbar monitor address", false,-1, 31,0);
        tracep->declBus(c+3714,"ysyxSoCFull fpga xbar monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+3715,"ysyxSoCFull fpga xbar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3716,"ysyxSoCFull fpga xbar monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+3717,"ysyxSoCFull fpga xbar monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+3718,"ysyxSoCFull fpga xbar monitor d_first", false,-1);
        tracep->declBus(c+3719,"ysyxSoCFull fpga xbar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+3720,"ysyxSoCFull fpga xbar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+3721,"ysyxSoCFull fpga xbar monitor size_1", false,-1, 3,0);
        tracep->declBus(c+3722,"ysyxSoCFull fpga xbar monitor source_1", false,-1, 6,0);
        tracep->declBit(c+3723,"ysyxSoCFull fpga xbar monitor denied", false,-1);
        tracep->declBus(c+3724,"ysyxSoCFull fpga xbar monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+3725,"ysyxSoCFull fpga xbar monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+3726,"ysyxSoCFull fpga xbar monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+3727,"ysyxSoCFull fpga xbar monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+3728,"ysyxSoCFull fpga xbar monitor c_first", false,-1);
        tracep->declBus(c+3729,"ysyxSoCFull fpga xbar monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+3730,"ysyxSoCFull fpga xbar monitor param_3", false,-1, 2,0);
        tracep->declBus(c+3731,"ysyxSoCFull fpga xbar monitor size_3", false,-1, 3,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga xbar monitor source_3", false,-1, 6,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga xbar monitor address_2", false,-1, 31,0);
        tracep->declArray(c+3734,"ysyxSoCFull fpga xbar monitor inflight", false,-1, 127,0);
        tracep->declArray(c+3738,"ysyxSoCFull fpga xbar monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+3754,"ysyxSoCFull fpga xbar monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+3786,"ysyxSoCFull fpga xbar monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga xbar monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+3788,"ysyxSoCFull fpga xbar monitor a_first_1", false,-1);
        tracep->declBus(c+3789,"ysyxSoCFull fpga xbar monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga xbar monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+3791,"ysyxSoCFull fpga xbar monitor d_first_1", false,-1);
        tracep->declArray(c+18521,"ysyxSoCFull fpga xbar monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15430,"ysyxSoCFull fpga xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15431,"ysyxSoCFull fpga xbar monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+15432,"ysyxSoCFull fpga xbar monitor a_set", false,-1, 127,0);
        tracep->declArray(c+3792,"ysyxSoCFull fpga xbar monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+3796,"ysyxSoCFull fpga xbar monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15436,"ysyxSoCFull fpga xbar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+3800,"ysyxSoCFull fpga xbar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+3801,"ysyxSoCFull fpga xbar monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15437,"ysyxSoCFull fpga xbar monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+3802,"ysyxSoCFull fpga xbar monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15453,"ysyxSoCFull fpga xbar monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+3818,"ysyxSoCFull fpga xbar monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga xbar monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+3851,"ysyxSoCFull fpga xbar monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+3855,"ysyxSoCFull fpga xbar monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+3887,"ysyxSoCFull fpga xbar monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+3888,"ysyxSoCFull fpga xbar monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+3889,"ysyxSoCFull fpga xbar monitor c_first_1", false,-1);
        tracep->declBus(c+3890,"ysyxSoCFull fpga xbar monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+3891,"ysyxSoCFull fpga xbar monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+3892,"ysyxSoCFull fpga xbar monitor d_first_2", false,-1);
        tracep->declArray(c+14436,"ysyxSoCFull fpga xbar monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14440,"ysyxSoCFull fpga xbar monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+14441,"ysyxSoCFull fpga xbar monitor c_set", false,-1, 127,0);
        tracep->declArray(c+3893,"ysyxSoCFull fpga xbar monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+3897,"ysyxSoCFull fpga xbar monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14445,"ysyxSoCFull fpga xbar monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+3901,"ysyxSoCFull fpga xbar monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+14446,"ysyxSoCFull fpga xbar monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+3902,"ysyxSoCFull fpga xbar monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+3934,"ysyxSoCFull fpga xbar monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+3935,"ysyxSoCFull fpga xbar monitor inflight_2", false,-1);
        tracep->declBus(c+3936,"ysyxSoCFull fpga xbar monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+3937,"ysyxSoCFull fpga xbar monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+3938,"ysyxSoCFull fpga xbar monitor d_first_3", false,-1);
        tracep->declBit(c+3939,"ysyxSoCFull fpga xbar monitor d_set", false,-1);
        tracep->declBit(c+14478,"ysyxSoCFull fpga xbar monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull fpga xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+20,"ysyxSoCFull fpga xbar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+20,"ysyxSoCFull fpga xbar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink reset", false,-1);
        tracep->declBit(c+18426,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+18427,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3539,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3540,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3541,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+16338,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3543,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+3544,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3551,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+18418,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+3533,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18420,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18421,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18422,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18423,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15407,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15408,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18424,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15409,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18425,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull fpga chiplink auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull fpga chiplink auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sbypass_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sbypass_reset", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+18525,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+16340,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+3941,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3942,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3943,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3944,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+3945,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+3946,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3948,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18418,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+3533,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18419,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18420,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18421,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18422,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18423,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15407,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15408,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18424,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15409,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18425,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18527,"ysyxSoCFull fpga chiplink sbypass_io_bypass", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink mbypass_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink mbypass_reset", false,-1);
        tracep->declBit(c+18528,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_ready", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_valid", false,-1);
        tracep->declBus(c+3949,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3950,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3951,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3952,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3953,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3954,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3955,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3956,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_ready", false,-1);
        tracep->declBit(c+16342,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_valid", false,-1);
        tracep->declBus(c+3957,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3958,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3959,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3960,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3961,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3962,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_ready", false,-1);
        tracep->declBit(c+3963,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3964,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_ready", false,-1);
        tracep->declBit(c+16343,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_valid", false,-1);
        tracep->declBit(c+3965,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+18426,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_ready", false,-1);
        tracep->declBit(c+18427,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3539,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3540,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3541,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_ready", false,-1);
        tracep->declBit(c+16338,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3543,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_ready", false,-1);
        tracep->declBit(c+3544,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3551,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+18529,"ysyxSoCFull fpga chiplink mbypass_io_bypass", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink monitor_reset", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull fpga chiplink monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18525,"ysyxSoCFull fpga chiplink monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+16340,"ysyxSoCFull fpga chiplink monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3941,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3942,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3943,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3944,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+3945,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+3946,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3948,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkA_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkA_reset", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull fpga chiplink sinkA_io_a_ready", false,-1);
        tracep->declBit(c+18525,"ysyxSoCFull fpga chiplink sinkA_io_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3966,"ysyxSoCFull fpga chiplink sinkA_io_q_ready", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink sinkA_io_q_valid", false,-1);
        tracep->declBus(c+3967,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+3968,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_last", false,-1);
        tracep->declBus(c+3969,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkB_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkB_reset", false,-1);
        tracep->declBit(c+3970,"ysyxSoCFull fpga chiplink sinkB_io_q_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkB_io_q_valid", false,-1);
        tracep->declBus(c+3971,"ysyxSoCFull fpga chiplink sinkB_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+3972,"ysyxSoCFull fpga chiplink sinkB_io_q_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkC_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkC_reset", false,-1);
        tracep->declBit(c+3973,"ysyxSoCFull fpga chiplink sinkC_io_q_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkC_io_q_valid", false,-1);
        tracep->declBus(c+3974,"ysyxSoCFull fpga chiplink sinkC_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+3975,"ysyxSoCFull fpga chiplink sinkC_io_q_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkD_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkD_reset", false,-1);
        tracep->declBit(c+3962,"ysyxSoCFull fpga chiplink sinkD_io_d_ready", false,-1);
        tracep->declBit(c+3963,"ysyxSoCFull fpga chiplink sinkD_io_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_denied", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3976,"ysyxSoCFull fpga chiplink sinkD_io_q_ready", false,-1);
        tracep->declBit(c+3977,"ysyxSoCFull fpga chiplink sinkD_io_q_valid", false,-1);
        tracep->declBus(c+18531,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+3978,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_last", false,-1);
        tracep->declBus(c+3979,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+3980,"ysyxSoCFull fpga chiplink sinkD_io_a_tlSource_valid", false,-1);
        tracep->declBus(c+3981,"ysyxSoCFull fpga chiplink sinkD_io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15485,"ysyxSoCFull fpga chiplink sinkD_io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+3982,"ysyxSoCFull fpga chiplink sinkD_io_c_tlSource_valid", false,-1);
        tracep->declBus(c+3981,"ysyxSoCFull fpga chiplink sinkD_io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14479,"ysyxSoCFull fpga chiplink sinkD_io_c_clSource", false,-1, 15,0);
        tracep->declBus(c+15486,"ysyxSoCFull fpga chiplink sinkE_io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+15487,"ysyxSoCFull fpga chiplink sinkE_io_d_clSink", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_reset", false,-1);
        tracep->declBit(c+18528,"ysyxSoCFull fpga chiplink sourceA_io_a_ready", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull fpga chiplink sourceA_io_a_valid", false,-1);
        tracep->declBus(c+3949,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3950,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3951,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3952,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3953,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3954,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3955,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18532,"ysyxSoCFull fpga chiplink sourceA_io_q_ready", false,-1);
        tracep->declBit(c+16344,"ysyxSoCFull fpga chiplink sourceA_io_q_valid", false,-1);
        tracep->declBus(c+3983,"ysyxSoCFull fpga chiplink sourceA_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+3980,"ysyxSoCFull fpga chiplink sourceA_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+3981,"ysyxSoCFull fpga chiplink sourceA_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15485,"ysyxSoCFull fpga chiplink sourceA_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_reset", false,-1);
        tracep->declBit(c+3984,"ysyxSoCFull fpga chiplink sourceB_io_q_ready", false,-1);
        tracep->declBit(c+16345,"ysyxSoCFull fpga chiplink sourceB_io_q_valid", false,-1);
        tracep->declBus(c+3985,"ysyxSoCFull fpga chiplink sourceB_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_reset", false,-1);
        tracep->declBit(c+3956,"ysyxSoCFull fpga chiplink sourceC_io_c_ready", false,-1);
        tracep->declBit(c+16342,"ysyxSoCFull fpga chiplink sourceC_io_c_valid", false,-1);
        tracep->declBus(c+3957,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3958,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3959,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3960,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3961,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3986,"ysyxSoCFull fpga chiplink sourceC_io_q_ready", false,-1);
        tracep->declBit(c+16346,"ysyxSoCFull fpga chiplink sourceC_io_q_valid", false,-1);
        tracep->declBus(c+3987,"ysyxSoCFull fpga chiplink sourceC_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+3982,"ysyxSoCFull fpga chiplink sourceC_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+3981,"ysyxSoCFull fpga chiplink sourceC_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14479,"ysyxSoCFull fpga chiplink sourceC_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_reset", false,-1);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink sourceD_io_d_ready", false,-1);
        tracep->declBit(c+16340,"ysyxSoCFull fpga chiplink sourceD_io_d_valid", false,-1);
        tracep->declBus(c+3941,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3942,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3943,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3944,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+3945,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+3946,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_denied", false,-1);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3948,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_corrupt", false,-1);
        tracep->declBit(c+18533,"ysyxSoCFull fpga chiplink sourceD_io_q_ready", false,-1);
        tracep->declBit(c+16347,"ysyxSoCFull fpga chiplink sourceD_io_q_valid", false,-1);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sourceD_io_q_bits", false,-1, 31,0);
        tracep->declBus(c+15487,"ysyxSoCFull fpga chiplink sourceD_io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+3964,"ysyxSoCFull fpga chiplink sourceE_io_e_ready", false,-1);
        tracep->declBit(c+16343,"ysyxSoCFull fpga chiplink sourceE_io_e_valid", false,-1);
        tracep->declBit(c+3965,"ysyxSoCFull fpga chiplink sourceE_io_e_bits_sink", false,-1);
        tracep->declBit(c+3964,"ysyxSoCFull fpga chiplink sourceE_io_q_ready", false,-1);
        tracep->declBit(c+16343,"ysyxSoCFull fpga chiplink sourceE_io_q_valid", false,-1);
        tracep->declBus(c+3988,"ysyxSoCFull fpga chiplink sourceE_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx_reset", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink rx_io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink rx_io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+3989,"ysyxSoCFull fpga chiplink rx_io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+3990,"ysyxSoCFull fpga chiplink rx_io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+3991,"ysyxSoCFull fpga chiplink rx_io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+3992,"ysyxSoCFull fpga chiplink rx_io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+3993,"ysyxSoCFull fpga chiplink rx_io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+3994,"ysyxSoCFull fpga chiplink rx_io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+3995,"ysyxSoCFull fpga chiplink rx_io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+3996,"ysyxSoCFull fpga chiplink rx_io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18227,"ysyxSoCFull fpga chiplink rx_io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+16801,"ysyxSoCFull fpga chiplink rx_io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink rx_io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx_io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx_io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx_io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+3997,"ysyxSoCFull fpga chiplink rx_io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+3998,"ysyxSoCFull fpga chiplink rx_io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+3999,"ysyxSoCFull fpga chiplink rx_io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+4000,"ysyxSoCFull fpga chiplink rx_io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+4001,"ysyxSoCFull fpga chiplink rx_io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+4002,"ysyxSoCFull fpga chiplink rx_io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+4003,"ysyxSoCFull fpga chiplink rx_io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+4004,"ysyxSoCFull fpga chiplink rx_io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18228,"ysyxSoCFull fpga chiplink rx_io_bridx", false,-1, 3,0);
        tracep->declBus(c+16802,"ysyxSoCFull fpga chiplink rx_io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink rx_io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx_io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx_io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx_io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+4005,"ysyxSoCFull fpga chiplink rx_io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+4006,"ysyxSoCFull fpga chiplink rx_io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+4007,"ysyxSoCFull fpga chiplink rx_io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+4008,"ysyxSoCFull fpga chiplink rx_io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+4009,"ysyxSoCFull fpga chiplink rx_io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+4010,"ysyxSoCFull fpga chiplink rx_io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+4011,"ysyxSoCFull fpga chiplink rx_io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+4012,"ysyxSoCFull fpga chiplink rx_io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18229,"ysyxSoCFull fpga chiplink rx_io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+16803,"ysyxSoCFull fpga chiplink rx_io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink rx_io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink rx_io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx_io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx_io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4013,"ysyxSoCFull fpga chiplink rx_io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+4014,"ysyxSoCFull fpga chiplink rx_io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+4015,"ysyxSoCFull fpga chiplink rx_io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+4016,"ysyxSoCFull fpga chiplink rx_io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+4017,"ysyxSoCFull fpga chiplink rx_io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+4018,"ysyxSoCFull fpga chiplink rx_io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+4019,"ysyxSoCFull fpga chiplink rx_io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+4020,"ysyxSoCFull fpga chiplink rx_io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18230,"ysyxSoCFull fpga chiplink rx_io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+16804,"ysyxSoCFull fpga chiplink rx_io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink rx_io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink rx_io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx_io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx_io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4021,"ysyxSoCFull fpga chiplink rx_io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+4022,"ysyxSoCFull fpga chiplink rx_io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+4023,"ysyxSoCFull fpga chiplink rx_io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+4024,"ysyxSoCFull fpga chiplink rx_io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+4025,"ysyxSoCFull fpga chiplink rx_io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+4026,"ysyxSoCFull fpga chiplink rx_io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+4027,"ysyxSoCFull fpga chiplink rx_io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+4028,"ysyxSoCFull fpga chiplink rx_io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18231,"ysyxSoCFull fpga chiplink rx_io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+16805,"ysyxSoCFull fpga chiplink rx_io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink rx_io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink rx_io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx_io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx_io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4029,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4030,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4031,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4032,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4033,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink rx_io_rxc_ridx", false,-1);
        tracep->declBit(c+16806,"ysyxSoCFull fpga chiplink rx_io_rxc_widx", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4034,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4035,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4036,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4037,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink rx_io_txc_ridx", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink rx_io_txc_widx", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink rx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink rx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink rx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink rx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx_reset_reg_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx_reset_reg_io_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull fpga chiplink rx_reset_reg_io_rst", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_reset", false,-1);
        tracep->declBit(c+18532,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16344,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+3983,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+3989,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+3990,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+3991,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+3992,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+3993,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+3994,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+3995,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+3996,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18227,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16801,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19300,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_reset", false,-1);
        tracep->declBit(c+3984,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16345,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+3985,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+3997,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+3998,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+3999,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4000,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4001,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4002,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4003,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4004,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18228,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16802,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19306,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_reset", false,-1);
        tracep->declBit(c+3986,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16346,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+3987,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4005,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4006,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4007,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4008,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4009,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4010,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4011,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4012,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18229,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16803,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19312,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_reset", false,-1);
        tracep->declBit(c+18533,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4013,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4014,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4015,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4016,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4017,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4018,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4019,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4020,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18230,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16804,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19318,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_reset", false,-1);
        tracep->declBit(c+3964,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16343,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+3988,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4021,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4022,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4023,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4024,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4025,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4026,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4027,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4028,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18231,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16805,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink tx_reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink tx_io_c2b_clk", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull fpga chiplink tx_io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx_io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+3966,"ysyxSoCFull fpga chiplink tx_io_sa_ready", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink tx_io_sa_valid", false,-1);
        tracep->declBus(c+3967,"ysyxSoCFull fpga chiplink tx_io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+3968,"ysyxSoCFull fpga chiplink tx_io_sa_bits_last", false,-1);
        tracep->declBus(c+3969,"ysyxSoCFull fpga chiplink tx_io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+3970,"ysyxSoCFull fpga chiplink tx_io_sb_ready", false,-1);
        tracep->declBus(c+3971,"ysyxSoCFull fpga chiplink tx_io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+3972,"ysyxSoCFull fpga chiplink tx_io_sb_bits_last", false,-1);
        tracep->declBit(c+3973,"ysyxSoCFull fpga chiplink tx_io_sc_ready", false,-1);
        tracep->declBus(c+3974,"ysyxSoCFull fpga chiplink tx_io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+3975,"ysyxSoCFull fpga chiplink tx_io_sc_bits_last", false,-1);
        tracep->declBit(c+3976,"ysyxSoCFull fpga chiplink tx_io_sd_ready", false,-1);
        tracep->declBit(c+3977,"ysyxSoCFull fpga chiplink tx_io_sd_valid", false,-1);
        tracep->declBus(c+18531,"ysyxSoCFull fpga chiplink tx_io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+3978,"ysyxSoCFull fpga chiplink tx_io_sd_bits_last", false,-1);
        tracep->declBus(c+3979,"ysyxSoCFull fpga chiplink tx_io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+15486,"ysyxSoCFull fpga chiplink tx_io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+4029,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4030,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4031,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4032,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4033,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18232,"ysyxSoCFull fpga chiplink tx_io_rxc_ridx", false,-1);
        tracep->declBit(c+16806,"ysyxSoCFull fpga chiplink tx_io_rxc_widx", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4034,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4035,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4036,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4037,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18233,"ysyxSoCFull fpga chiplink tx_io_txc_ridx", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink tx_io_txc_widx", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga chiplink tx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull fpga chiplink tx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink tx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull fpga chiplink tx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink do_bypass_catcher_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink do_bypass_catcher_reset", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink do_bypass_catcher_io_sync_reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_reset", false,-1);
        tracep->declBit(c+16348,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_io_sync_reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink mbypass clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink mbypass reset", false,-1);
        tracep->declBit(c+18528,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_ready", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_valid", false,-1);
        tracep->declBus(c+3949,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3950,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3951,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3952,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3953,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3954,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3955,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3956,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_ready", false,-1);
        tracep->declBit(c+16342,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_valid", false,-1);
        tracep->declBus(c+3957,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3958,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3959,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3960,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3961,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3962,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_ready", false,-1);
        tracep->declBit(c+3963,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3964,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_ready", false,-1);
        tracep->declBit(c+16343,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_valid", false,-1);
        tracep->declBit(c+3965,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+18426,"ysyxSoCFull fpga chiplink mbypass auto_out_a_ready", false,-1);
        tracep->declBit(c+18427,"ysyxSoCFull fpga chiplink mbypass auto_out_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3539,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3540,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3541,"ysyxSoCFull fpga chiplink mbypass auto_out_c_ready", false,-1);
        tracep->declBit(c+16338,"ysyxSoCFull fpga chiplink mbypass auto_out_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3543,"ysyxSoCFull fpga chiplink mbypass auto_out_d_ready", false,-1);
        tracep->declBit(c+3544,"ysyxSoCFull fpga chiplink mbypass auto_out_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3551,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga chiplink mbypass auto_out_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga chiplink mbypass auto_out_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga chiplink mbypass auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+18529,"ysyxSoCFull fpga chiplink mbypass io_bypass", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink mbypass monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink mbypass monitor_reset", false,-1);
        tracep->declBit(c+4039,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBit(c+4040,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_source", false,-1);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3551,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink mbypass monitor_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink mbypass monitor_1_reset", false,-1);
        tracep->declBit(c+18534,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_ready", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_valid", false,-1);
        tracep->declBus(c+3949,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3950,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3951,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3952,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3953,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3954,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4041,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_ready", false,-1);
        tracep->declBit(c+16342,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_valid", false,-1);
        tracep->declBus(c+3957,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3958,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3959,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3960,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3961,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3962,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_ready", false,-1);
        tracep->declBit(c+4042,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3551,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3964,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_ready", false,-1);
        tracep->declBit(c+16343,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_valid", false,-1);
        tracep->declBit(c+3965,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+4043,"ysyxSoCFull fpga chiplink mbypass bypass", false,-1);
        tracep->declBus(c+4044,"ysyxSoCFull fpga chiplink mbypass flight", false,-1, 7,0);
        tracep->declBus(c+4045,"ysyxSoCFull fpga chiplink mbypass stall_counter", false,-1, 5,0);
        tracep->declBit(c+4046,"ysyxSoCFull fpga chiplink mbypass stall_first", false,-1);
        tracep->declBit(c+18535,"ysyxSoCFull fpga chiplink mbypass stall", false,-1);
        tracep->declBit(c+19373,"ysyxSoCFull fpga chiplink mbypass out_a_valid", false,-1);
        tracep->declBus(c+4047,"ysyxSoCFull fpga chiplink mbypass out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4048,"ysyxSoCFull fpga chiplink mbypass beats1_decode", false,-1, 5,0);
        tracep->declBus(c+4049,"ysyxSoCFull fpga chiplink mbypass out_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+4050,"ysyxSoCFull fpga chiplink mbypass beats1_opdata", false,-1);
        tracep->declBus(c+4051,"ysyxSoCFull fpga chiplink mbypass counter", false,-1, 5,0);
        tracep->declBus(c+4052,"ysyxSoCFull fpga chiplink mbypass counter1", false,-1, 5,0);
        tracep->declBit(c+4053,"ysyxSoCFull fpga chiplink mbypass a_first", false,-1);
        tracep->declBit(c+4054,"ysyxSoCFull fpga chiplink mbypass divertprobes", false,-1);
        tracep->declBit(c+4055,"ysyxSoCFull fpga chiplink mbypass bypass_c", false,-1);
        tracep->declBit(c+14480,"ysyxSoCFull fpga chiplink mbypass out_c_valid", false,-1);
        tracep->declBus(c+4056,"ysyxSoCFull fpga chiplink mbypass out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4057,"ysyxSoCFull fpga chiplink mbypass beats1_decode_2", false,-1, 5,0);
        tracep->declBus(c+4058,"ysyxSoCFull fpga chiplink mbypass out_c_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+4059,"ysyxSoCFull fpga chiplink mbypass beats1_opdata_2", false,-1);
        tracep->declBus(c+4060,"ysyxSoCFull fpga chiplink mbypass beats1_2", false,-1, 5,0);
        tracep->declBus(c+4061,"ysyxSoCFull fpga chiplink mbypass counter_2", false,-1, 5,0);
        tracep->declBus(c+4062,"ysyxSoCFull fpga chiplink mbypass counter1_2", false,-1, 5,0);
        tracep->declBit(c+4063,"ysyxSoCFull fpga chiplink mbypass c_first", false,-1);
        tracep->declBit(c+4064,"ysyxSoCFull fpga chiplink mbypass c_last", false,-1);
        tracep->declBit(c+4065,"ysyxSoCFull fpga chiplink mbypass out_d_ready", false,-1);
        tracep->declBus(c+4066,"ysyxSoCFull fpga chiplink mbypass beats1_decode_3", false,-1, 5,0);
        tracep->declBit(c+4067,"ysyxSoCFull fpga chiplink mbypass beats1_opdata_3", false,-1);
        tracep->declBus(c+4068,"ysyxSoCFull fpga chiplink mbypass beats1_3", false,-1, 5,0);
        tracep->declBus(c+4069,"ysyxSoCFull fpga chiplink mbypass counter_3", false,-1, 5,0);
        tracep->declBus(c+4070,"ysyxSoCFull fpga chiplink mbypass counter1_3", false,-1, 5,0);
        tracep->declBit(c+4071,"ysyxSoCFull fpga chiplink mbypass d_first", false,-1);
        tracep->declBit(c+4072,"ysyxSoCFull fpga chiplink mbypass d_last", false,-1);
        tracep->declBit(c+14481,"ysyxSoCFull fpga chiplink mbypass out_e_valid", false,-1);
        tracep->declBit(c+14482,"ysyxSoCFull fpga chiplink mbypass done_4", false,-1);
        tracep->declBit(c+4073,"ysyxSoCFull fpga chiplink mbypass c_request", false,-1);
        tracep->declBit(c+4074,"ysyxSoCFull fpga chiplink mbypass c_response", false,-1);
        tracep->declBit(c+4075,"ysyxSoCFull fpga chiplink mbypass d_request", false,-1);
        tracep->declBit(c+15488,"ysyxSoCFull fpga chiplink mbypass inc_hi_hi_hi", false,-1);
        tracep->declBit(c+14483,"ysyxSoCFull fpga chiplink mbypass inc_lo_hi", false,-1);
        tracep->declBit(c+4076,"ysyxSoCFull fpga chiplink mbypass inc_hi_hi_lo", false,-1);
        tracep->declBus(c+18536,"ysyxSoCFull fpga chiplink mbypass inc", false,-1, 4,0);
        tracep->declBit(c+14484,"ysyxSoCFull fpga chiplink mbypass dec_lo_hi", false,-1);
        tracep->declBit(c+4077,"ysyxSoCFull fpga chiplink mbypass dec_hi_hi_lo", false,-1);
        tracep->declBus(c+16349,"ysyxSoCFull fpga chiplink mbypass dec", false,-1, 4,0);
        tracep->declBus(c+18537,"ysyxSoCFull fpga chiplink mbypass next_flight", false,-1, 7,0);
        tracep->declBus(c+4078,"ysyxSoCFull fpga chiplink mbypass stall_counter1", false,-1, 5,0);
        tracep->declBit(c+15489,"ysyxSoCFull fpga chiplink mbypass in1_a_ready", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink mbypass monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink mbypass monitor reset", false,-1);
        tracep->declBit(c+4039,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBit(c+4040,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_source", false,-1);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3551,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+22,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBus(c+4066,"ysyxSoCFull fpga chiplink mbypass monitor d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4067,"ysyxSoCFull fpga chiplink mbypass monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+4079,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter", false,-1, 5,0);
        tracep->declBus(c+4080,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+4081,"ysyxSoCFull fpga chiplink mbypass monitor d_first", false,-1);
        tracep->declBus(c+4082,"ysyxSoCFull fpga chiplink mbypass monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+4083,"ysyxSoCFull fpga chiplink mbypass monitor param_1", false,-1, 1,0);
        tracep->declBus(c+4084,"ysyxSoCFull fpga chiplink mbypass monitor size_1", false,-1, 3,0);
        tracep->declBit(c+4085,"ysyxSoCFull fpga chiplink mbypass monitor source_1", false,-1);
        tracep->declBit(c+4086,"ysyxSoCFull fpga chiplink mbypass monitor denied", false,-1);
        tracep->declBus(c+4087,"ysyxSoCFull fpga chiplink mbypass monitor inflight_opcodes", false,-1, 3,0);
        tracep->declBus(c+4088,"ysyxSoCFull fpga chiplink mbypass monitor inflight_sizes", false,-1, 7,0);
        tracep->declBus(c+4089,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+4090,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+4091,"ysyxSoCFull fpga chiplink mbypass monitor d_first_1", false,-1);
        tracep->declBus(c+4092,"ysyxSoCFull fpga chiplink mbypass monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+4093,"ysyxSoCFull fpga chiplink mbypass monitor a_size_lookup", false,-1, 7,0);
        tracep->declBus(c+4094,"ysyxSoCFull fpga chiplink mbypass monitor d_opcodes_clr", false,-1, 3,0);
        tracep->declBus(c+4095,"ysyxSoCFull fpga chiplink mbypass monitor d_sizes_clr", false,-1, 7,0);
        tracep->declBus(c+4096,"ysyxSoCFull fpga chiplink mbypass monitor inflight_sizes_1", false,-1, 7,0);
        tracep->declBus(c+4097,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+4098,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+4099,"ysyxSoCFull fpga chiplink mbypass monitor d_first_2", false,-1);
        tracep->declBus(c+4100,"ysyxSoCFull fpga chiplink mbypass monitor c_size_lookup", false,-1, 7,0);
        tracep->declBus(c+4101,"ysyxSoCFull fpga chiplink mbypass monitor d_sizes_clr_1", false,-1, 7,0);
        tracep->declBit(c+4102,"ysyxSoCFull fpga chiplink mbypass monitor inflight_2", false,-1);
        tracep->declBus(c+4103,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+4104,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+4105,"ysyxSoCFull fpga chiplink mbypass monitor d_first_3", false,-1);
        tracep->declBit(c+4106,"ysyxSoCFull fpga chiplink mbypass monitor d_set", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+22,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+22,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink mbypass monitor_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink mbypass monitor_1 reset", false,-1);
        tracep->declBit(c+18534,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_ready", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_valid", false,-1);
        tracep->declBus(c+3949,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3950,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3951,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3952,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3953,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3954,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4041,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_ready", false,-1);
        tracep->declBit(c+16342,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_valid", false,-1);
        tracep->declBus(c+3957,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3958,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3959,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3960,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3961,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3962,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_ready", false,-1);
        tracep->declBit(c+4042,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3551,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3964,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_ready", false,-1);
        tracep->declBit(c+16343,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_valid", false,-1);
        tracep->declBit(c+3965,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_bits_sink", false,-1);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+4107,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok", false,-1);
        tracep->declBus(c+4108,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+4109,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned", false,-1);
        tracep->declBit(c+4110,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+4111,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+4112,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_size", false,-1);
        tracep->declBit(c+4113,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_bit", false,-1);
        tracep->declBit(c+4114,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_nbit", false,-1);
        tracep->declBit(c+4115,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_acc", false,-1);
        tracep->declBit(c+4116,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_size_1", false,-1);
        tracep->declBit(c+4117,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_bit_1", false,-1);
        tracep->declBit(c+4118,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_nbit_1", false,-1);
        tracep->declBit(c+4119,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_2", false,-1);
        tracep->declBit(c+4120,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_lo_lo", false,-1);
        tracep->declBit(c+4121,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_3", false,-1);
        tracep->declBit(c+4122,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_lo_hi", false,-1);
        tracep->declBit(c+4123,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_4", false,-1);
        tracep->declBit(c+4124,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_hi_lo", false,-1);
        tracep->declBit(c+4125,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_5", false,-1);
        tracep->declBit(c+4126,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_hi_hi", false,-1);
        tracep->declBus(c+4127,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask", false,-1, 3,0);
        tracep->declBit(c+4128,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok_1", false,-1);
        tracep->declBit(c+4129,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok_2", false,-1);
        tracep->declBus(c+4130,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+4131,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_2", false,-1);
        tracep->declBit(c+4132,"ysyxSoCFull fpga chiplink mbypass monitor_1 address_ok_1", false,-1);
        tracep->declBit(c+4133,"ysyxSoCFull fpga chiplink mbypass monitor_1 sink_ok_1", false,-1);
        tracep->declBus(c+4134,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4135,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+4136,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter", false,-1, 5,0);
        tracep->declBus(c+4137,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter1", false,-1, 5,0);
        tracep->declBit(c+4138,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first", false,-1);
        tracep->declBus(c+4139,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode", false,-1, 2,0);
        tracep->declBus(c+4140,"ysyxSoCFull fpga chiplink mbypass monitor_1 param", false,-1, 2,0);
        tracep->declBus(c+4141,"ysyxSoCFull fpga chiplink mbypass monitor_1 size", false,-1, 3,0);
        tracep->declBus(c+4142,"ysyxSoCFull fpga chiplink mbypass monitor_1 source", false,-1, 5,0);
        tracep->declBus(c+4143,"ysyxSoCFull fpga chiplink mbypass monitor_1 address", false,-1, 31,0);
        tracep->declBus(c+4066,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4067,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+4144,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter", false,-1, 5,0);
        tracep->declBus(c+4145,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+4146,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first", false,-1);
        tracep->declBus(c+4147,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode_1", false,-1, 2,0);
        tracep->declBus(c+4148,"ysyxSoCFull fpga chiplink mbypass monitor_1 param_1", false,-1, 1,0);
        tracep->declBus(c+4149,"ysyxSoCFull fpga chiplink mbypass monitor_1 size_1", false,-1, 3,0);
        tracep->declBus(c+4150,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_1", false,-1, 5,0);
        tracep->declBit(c+4151,"ysyxSoCFull fpga chiplink mbypass monitor_1 denied", false,-1);
        tracep->declBus(c+4152,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4153,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_beats1_opdata", false,-1);
        tracep->declBus(c+4154,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter", false,-1, 5,0);
        tracep->declBus(c+4155,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter1", false,-1, 5,0);
        tracep->declBit(c+4156,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first", false,-1);
        tracep->declBus(c+4157,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode_3", false,-1, 2,0);
        tracep->declBus(c+4158,"ysyxSoCFull fpga chiplink mbypass monitor_1 param_3", false,-1, 2,0);
        tracep->declBus(c+4159,"ysyxSoCFull fpga chiplink mbypass monitor_1 size_3", false,-1, 3,0);
        tracep->declBus(c+4160,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_3", false,-1, 5,0);
        tracep->declBus(c+4161,"ysyxSoCFull fpga chiplink mbypass monitor_1 address_2", false,-1, 31,0);
        tracep->declQuad(c+4162,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight", false,-1, 63,0);
        tracep->declArray(c+4164,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+4172,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+4188,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+4189,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+4190,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_1", false,-1);
        tracep->declBus(c+4191,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+4192,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+4193,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_1", false,-1);
        tracep->declQuad(c+16350,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15490,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15491,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+15492,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_set", false,-1, 63,0);
        tracep->declQuad(c+4194,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+4196,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr", false,-1, 63,0);
        tracep->declBit(c+14485,"ysyxSoCFull fpga chiplink mbypass monitor_1 same_cycle_resp", false,-1);
        tracep->declBus(c+4198,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+4199,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15494,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+4200,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+15502,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+4208,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+4224,"ysyxSoCFull fpga chiplink mbypass monitor_1 watchdog", false,-1, 31,0);
        tracep->declQuad(c+4225,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_1", false,-1, 63,0);
        tracep->declArray(c+4227,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+4245,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_1", false,-1);
        tracep->declBus(c+4246,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+4248,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_2", false,-1);
        tracep->declQuad(c+14486,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+14488,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+14489,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_set", false,-1, 63,0);
        tracep->declQuad(c+4249,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+4251,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_1", false,-1, 63,0);
        tracep->declBit(c+14491,"ysyxSoCFull fpga chiplink mbypass monitor_1 same_cycle_resp_1", false,-1);
        tracep->declBus(c+4253,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+14492,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+4254,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+4270,"ysyxSoCFull fpga chiplink mbypass monitor_1 watchdog_1", false,-1, 31,0);
        tracep->declBit(c+4271,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_2", false,-1);
        tracep->declBus(c+4272,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+4273,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+4274,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_3", false,-1);
        tracep->declBit(c+4275,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_set", false,-1);
        tracep->declBit(c+14508,"ysyxSoCFull fpga chiplink mbypass monitor_1 e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkA clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkA reset", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull fpga chiplink sinkA io_a_ready", false,-1);
        tracep->declBit(c+18525,"ysyxSoCFull fpga chiplink sinkA io_a_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sinkA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sinkA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sinkA io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sinkA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sinkA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sinkA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3966,"ysyxSoCFull fpga chiplink sinkA io_q_ready", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink sinkA io_q_valid", false,-1);
        tracep->declBus(c+3967,"ysyxSoCFull fpga chiplink sinkA io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+3968,"ysyxSoCFull fpga chiplink sinkA io_q_bits_last", false,-1);
        tracep->declBus(c+3969,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkA inject_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkA inject_reset", false,-1);
        tracep->declBit(c+4276,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last", false,-1);
        tracep->declBit(c+4277,"ysyxSoCFull fpga chiplink sinkA inject_io_o_last", false,-1);
        tracep->declBit(c+4278,"ysyxSoCFull fpga chiplink sinkA inject_io_i_ready", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink sinkA inject_io_i_valid", false,-1);
        tracep->declBus(c+4279,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4280,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+4281,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+4282,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+4283,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+4284,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4285,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+4286,"ysyxSoCFull fpga chiplink sinkA inject_io_o_ready", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink sinkA inject_io_o_valid", false,-1);
        tracep->declBus(c+4279,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4280,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+4281,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+4282,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+4283,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+4287,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_data", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_reset", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_ready", false,-1);
        tracep->declBit(c+18525,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4278,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_ready", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_valid", false,-1);
        tracep->declBus(c+4279,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4280,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4281,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4282,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4283,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+4284,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4285,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+4288,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+4289,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1_opdata", false,-1);
        tracep->declBus(c+4290,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1", false,-1, 3,0);
        tracep->declBus(c+4291,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_counter", false,-1, 3,0);
        tracep->declBus(c+4292,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_counter1", false,-1, 3,0);
        tracep->declBit(c+4293,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_first", false,-1);
        tracep->declBit(c+4289,"ysyxSoCFull fpga chiplink sinkA a_hasData", false,-1);
        tracep->declBit(c+4294,"ysyxSoCFull fpga chiplink sinkA a_partial", false,-1);
        tracep->declBus(c+4295,"ysyxSoCFull fpga chiplink sinkA state", false,-1, 1,0);
        tracep->declBus(c+4296,"ysyxSoCFull fpga chiplink sinkA header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga chiplink sinkA header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+4298,"ysyxSoCFull fpga chiplink sinkA header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+4280,"ysyxSoCFull fpga chiplink sinkA header_lo_hi_hi", false,-1, 2,0);
        tracep->declBus(c+4279,"ysyxSoCFull fpga chiplink sinkA header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+4299,"ysyxSoCFull fpga chiplink sinkA header", false,-1, 31,0);
        tracep->declBit(c+4300,"ysyxSoCFull fpga chiplink sinkA isLastState", false,-1);
        tracep->declBus(c+4281,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+4301,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+4302,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+4303,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_hi_1", false,-1);
        tracep->declBit(c+4304,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_lo_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkA inject clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkA inject reset", false,-1);
        tracep->declBit(c+4276,"ysyxSoCFull fpga chiplink sinkA inject io_i_last", false,-1);
        tracep->declBit(c+4277,"ysyxSoCFull fpga chiplink sinkA inject io_o_last", false,-1);
        tracep->declBit(c+4278,"ysyxSoCFull fpga chiplink sinkA inject io_i_ready", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink sinkA inject io_i_valid", false,-1);
        tracep->declBus(c+4279,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4280,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+4281,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+4282,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+4283,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+4284,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4285,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+4286,"ysyxSoCFull fpga chiplink sinkA inject io_o_ready", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink sinkA inject io_o_valid", false,-1);
        tracep->declBus(c+4279,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4280,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+4281,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+4282,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+4283,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+4287,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+4305,"ysyxSoCFull fpga chiplink sinkA inject state", false,-1, 3,0);
        tracep->declBus(c+4306,"ysyxSoCFull fpga chiplink sinkA inject shift", false,-1, 31,0);
        tracep->declBit(c+4307,"ysyxSoCFull fpga chiplink sinkA inject full", false,-1);
        tracep->declBit(c+4294,"ysyxSoCFull fpga chiplink sinkA inject partial", false,-1);
        tracep->declBit(c+4308,"ysyxSoCFull fpga chiplink sinkA inject last", false,-1);
        tracep->declBus(c+4309,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4310,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+4311,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4312,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_hi_hi", false,-1, 7,0);
        tracep->declBit(c+4313,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_lo_lo", false,-1);
        tracep->declBit(c+4314,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_hi_lo", false,-1);
        tracep->declBit(c+4315,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_lo_lo", false,-1);
        tracep->declBit(c+4316,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_hi_lo", false,-1);
        tracep->declQuad(c+4317,"ysyxSoCFull fpga chiplink sinkA inject mixed", false,-1, 35,0);
        tracep->declArray(c+4319,"ysyxSoCFull fpga chiplink sinkA inject wide", false,-1, 98,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q reset", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_ready", false,-1);
        tracep->declBit(c+18525,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_valid", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4278,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_ready", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_valid", false,-1);
        tracep->declBus(c+4279,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4280,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4281,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4282,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4283,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+4284,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4285,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4323+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+4324,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3518,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+15518,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4325+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+4326,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19393,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+15518,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4327+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+4328,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3519,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15518,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4329+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+4330,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3520,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+15518,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4331+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address", true,(i+0), 31,0);}}
        tracep->declBus(c+4332,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3521,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_mask", false,-1);
        tracep->declBit(c+15518,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4333+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask", true,(i+0), 3,0);}}
        tracep->declBus(c+4334,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3522,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_mask", false,-1);
        tracep->declBit(c+15518,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4335+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+4336,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3523,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+15518,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_en", false,-1);
        tracep->declBit(c+4337,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q maybe_full", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q empty", false,-1);
        tracep->declBit(c+15518,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q do_enq", false,-1);
        tracep->declBit(c+15519,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkB clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkB reset", false,-1);
        tracep->declBit(c+3970,"ysyxSoCFull fpga chiplink sinkB io_q_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkB io_q_valid", false,-1);
        tracep->declBus(c+3971,"ysyxSoCFull fpga chiplink sinkB io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+3972,"ysyxSoCFull fpga chiplink sinkB io_q_bits_last", false,-1);
        tracep->declBus(c+4338,"ysyxSoCFull fpga chiplink sinkB state", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkC clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkC reset", false,-1);
        tracep->declBit(c+3973,"ysyxSoCFull fpga chiplink sinkC io_q_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkC io_q_valid", false,-1);
        tracep->declBus(c+3974,"ysyxSoCFull fpga chiplink sinkC io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+3975,"ysyxSoCFull fpga chiplink sinkC io_q_bits_last", false,-1);
        tracep->declBus(c+4339,"ysyxSoCFull fpga chiplink sinkC state", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkD clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkD reset", false,-1);
        tracep->declBit(c+3962,"ysyxSoCFull fpga chiplink sinkD io_d_ready", false,-1);
        tracep->declBit(c+3963,"ysyxSoCFull fpga chiplink sinkD io_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink sinkD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink sinkD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink sinkD io_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink sinkD io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink sinkD io_d_bits_denied", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga chiplink sinkD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3976,"ysyxSoCFull fpga chiplink sinkD io_q_ready", false,-1);
        tracep->declBit(c+3977,"ysyxSoCFull fpga chiplink sinkD io_q_valid", false,-1);
        tracep->declBus(c+18531,"ysyxSoCFull fpga chiplink sinkD io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+3978,"ysyxSoCFull fpga chiplink sinkD io_q_bits_last", false,-1);
        tracep->declBus(c+3979,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+3980,"ysyxSoCFull fpga chiplink sinkD io_a_tlSource_valid", false,-1);
        tracep->declBus(c+3981,"ysyxSoCFull fpga chiplink sinkD io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15485,"ysyxSoCFull fpga chiplink sinkD io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+3982,"ysyxSoCFull fpga chiplink sinkD io_c_tlSource_valid", false,-1);
        tracep->declBus(c+3981,"ysyxSoCFull fpga chiplink sinkD io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14479,"ysyxSoCFull fpga chiplink sinkD io_c_clSource", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkD d_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkD d_reset", false,-1);
        tracep->declBit(c+3962,"ysyxSoCFull fpga chiplink sinkD d_io_enq_ready", false,-1);
        tracep->declBit(c+3963,"ysyxSoCFull fpga chiplink sinkD d_io_enq_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_denied", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4340,"ysyxSoCFull fpga chiplink sinkD d_io_deq_ready", false,-1);
        tracep->declBit(c+3977,"ysyxSoCFull fpga chiplink sinkD d_io_deq_valid", false,-1);
        tracep->declBus(c+4341,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4342,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4343,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3981,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4344,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_sink", false,-1);
        tracep->declBit(c+4345,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_denied", false,-1);
        tracep->declBus(c+4346,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+4347,"ysyxSoCFull fpga chiplink sinkD state", false,-1, 1,0);
        tracep->declBus(c+4348,"ysyxSoCFull fpga chiplink sinkD d_last_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4349,"ysyxSoCFull fpga chiplink sinkD d_last_beats1_opdata", false,-1);
        tracep->declBus(c+4350,"ysyxSoCFull fpga chiplink sinkD d_last_beats1", false,-1, 5,0);
        tracep->declBus(c+4351,"ysyxSoCFull fpga chiplink sinkD d_last_counter", false,-1, 5,0);
        tracep->declBus(c+4352,"ysyxSoCFull fpga chiplink sinkD d_last_counter1", false,-1, 5,0);
        tracep->declBit(c+4353,"ysyxSoCFull fpga chiplink sinkD d_last_first", false,-1);
        tracep->declBit(c+4354,"ysyxSoCFull fpga chiplink sinkD d_last", false,-1);
        tracep->declBit(c+4355,"ysyxSoCFull fpga chiplink sinkD d_grant", false,-1);
        tracep->declBit(c+4356,"ysyxSoCFull fpga chiplink sinkD relack", false,-1);
        tracep->declBus(c+4357,"ysyxSoCFull fpga chiplink sinkD header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19374,"ysyxSoCFull fpga chiplink sinkD header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+4343,"ysyxSoCFull fpga chiplink sinkD header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+4341,"ysyxSoCFull fpga chiplink sinkD header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19375,"ysyxSoCFull fpga chiplink sinkD header", false,-1, 31,0);
        tracep->declBit(c+4358,"ysyxSoCFull fpga chiplink sinkD isLastState", false,-1);
        tracep->declBus(c+4359,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+4360,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+4361,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sinkD d clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sinkD d reset", false,-1);
        tracep->declBit(c+3962,"ysyxSoCFull fpga chiplink sinkD d io_enq_ready", false,-1);
        tracep->declBit(c+3963,"ysyxSoCFull fpga chiplink sinkD d io_enq_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_denied", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4340,"ysyxSoCFull fpga chiplink sinkD d io_deq_ready", false,-1);
        tracep->declBit(c+3977,"ysyxSoCFull fpga chiplink sinkD d io_deq_valid", false,-1);
        tracep->declBus(c+4341,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4342,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4343,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3981,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4344,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_sink", false,-1);
        tracep->declBit(c+4345,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_denied", false,-1);
        tracep->declBus(c+4346,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4362+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+4363,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+4364,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4365+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_param", true,(i+0), 1,0);}}
        tracep->declBus(c+4366,"ysyxSoCFull fpga chiplink sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3546,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+4364,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4367+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4368,"ysyxSoCFull fpga chiplink sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3547,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+4364,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4369+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_source", true,(i+0), 5,0);}}
        tracep->declBus(c+4370,"ysyxSoCFull fpga chiplink sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3548,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+4364,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+4371+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_sink", true,(i+0));}}
        tracep->declBit(c+4372,"ysyxSoCFull fpga chiplink sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_mask", false,-1);
        tracep->declBit(c+4364,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+4373+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_denied", true,(i+0));}}
        tracep->declBit(c+4374,"ysyxSoCFull fpga chiplink sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+3549,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_mask", false,-1);
        tracep->declBit(c+4364,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4375+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+4376,"ysyxSoCFull fpga chiplink sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+4364,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_en", false,-1);
        tracep->declBit(c+4377,"ysyxSoCFull fpga chiplink sinkD d maybe_full", false,-1);
        tracep->declBit(c+3962,"ysyxSoCFull fpga chiplink sinkD d empty", false,-1);
        tracep->declBit(c+4364,"ysyxSoCFull fpga chiplink sinkD d do_enq", false,-1);
        tracep->declBit(c+4378,"ysyxSoCFull fpga chiplink sinkD d do_deq", false,-1);
        tracep->declBus(c+15486,"ysyxSoCFull fpga chiplink sinkE io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+15487,"ysyxSoCFull fpga chiplink sinkE io_d_clSink", false,-1, 15,0);
        tracep->declBus(c+15520,"ysyxSoCFull fpga chiplink sinkE header_hi", false,-1, 22,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA reset", false,-1);
        tracep->declBit(c+18528,"ysyxSoCFull fpga chiplink sourceA io_a_ready", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull fpga chiplink sourceA io_a_valid", false,-1);
        tracep->declBus(c+3949,"ysyxSoCFull fpga chiplink sourceA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3950,"ysyxSoCFull fpga chiplink sourceA io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3951,"ysyxSoCFull fpga chiplink sourceA io_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3952,"ysyxSoCFull fpga chiplink sourceA io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3953,"ysyxSoCFull fpga chiplink sourceA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3954,"ysyxSoCFull fpga chiplink sourceA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3955,"ysyxSoCFull fpga chiplink sourceA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18532,"ysyxSoCFull fpga chiplink sourceA io_q_ready", false,-1);
        tracep->declBit(c+16344,"ysyxSoCFull fpga chiplink sourceA io_q_valid", false,-1);
        tracep->declBus(c+3983,"ysyxSoCFull fpga chiplink sourceA io_q_bits", false,-1, 31,0);
        tracep->declBit(c+3980,"ysyxSoCFull fpga chiplink sourceA io_d_tlSource_valid", false,-1);
        tracep->declBus(c+3981,"ysyxSoCFull fpga chiplink sourceA io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15485,"ysyxSoCFull fpga chiplink sourceA io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_0_reset", false,-1);
        tracep->declBit(c+4379,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_ready", false,-1);
        tracep->declBit(c+18538,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_valid", false,-1);
        tracep->declBus(c+4380,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4381,"ysyxSoCFull fpga chiplink sourceA cams_0_io_key", false,-1, 2,0);
        tracep->declBit(c+4382,"ysyxSoCFull fpga chiplink sourceA cams_0_io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_0_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15521,"ysyxSoCFull fpga chiplink sourceA cams_0_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_1_reset", false,-1);
        tracep->declBit(c+4384,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_ready", false,-1);
        tracep->declBit(c+18539,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_valid", false,-1);
        tracep->declBus(c+4385,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4386,"ysyxSoCFull fpga chiplink sourceA cams_1_io_key", false,-1, 2,0);
        tracep->declBit(c+4387,"ysyxSoCFull fpga chiplink sourceA cams_1_io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_1_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15522,"ysyxSoCFull fpga chiplink sourceA cams_1_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_2_reset", false,-1);
        tracep->declBit(c+4388,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_ready", false,-1);
        tracep->declBit(c+18540,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_valid", false,-1);
        tracep->declBus(c+4389,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4390,"ysyxSoCFull fpga chiplink sourceA cams_2_io_key", false,-1, 2,0);
        tracep->declBit(c+4391,"ysyxSoCFull fpga chiplink sourceA cams_2_io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_2_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15523,"ysyxSoCFull fpga chiplink sourceA cams_2_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_3_reset", false,-1);
        tracep->declBit(c+4392,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_ready", false,-1);
        tracep->declBit(c+18541,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_valid", false,-1);
        tracep->declBus(c+4393,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4394,"ysyxSoCFull fpga chiplink sourceA cams_3_io_key", false,-1, 2,0);
        tracep->declBit(c+4395,"ysyxSoCFull fpga chiplink sourceA cams_3_io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_3_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15524,"ysyxSoCFull fpga chiplink sourceA cams_3_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_4_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_4_reset", false,-1);
        tracep->declBit(c+4396,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_ready", false,-1);
        tracep->declBit(c+18542,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_valid", false,-1);
        tracep->declBus(c+4397,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4398,"ysyxSoCFull fpga chiplink sourceA cams_4_io_key", false,-1, 2,0);
        tracep->declBit(c+4399,"ysyxSoCFull fpga chiplink sourceA cams_4_io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_4_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15525,"ysyxSoCFull fpga chiplink sourceA cams_4_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_5_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_5_reset", false,-1);
        tracep->declBit(c+4400,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_ready", false,-1);
        tracep->declBit(c+18543,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_valid", false,-1);
        tracep->declBus(c+4401,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4402,"ysyxSoCFull fpga chiplink sourceA cams_5_io_key", false,-1, 2,0);
        tracep->declBit(c+4403,"ysyxSoCFull fpga chiplink sourceA cams_5_io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_5_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15526,"ysyxSoCFull fpga chiplink sourceA cams_5_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_6_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_6_reset", false,-1);
        tracep->declBit(c+4404,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_ready", false,-1);
        tracep->declBit(c+18544,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_valid", false,-1);
        tracep->declBus(c+4405,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4406,"ysyxSoCFull fpga chiplink sourceA cams_6_io_key", false,-1, 2,0);
        tracep->declBit(c+4407,"ysyxSoCFull fpga chiplink sourceA cams_6_io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_6_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15527,"ysyxSoCFull fpga chiplink sourceA cams_6_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_7_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_7_reset", false,-1);
        tracep->declBit(c+4408,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_ready", false,-1);
        tracep->declBit(c+18545,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_valid", false,-1);
        tracep->declBus(c+4409,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4410,"ysyxSoCFull fpga chiplink sourceA cams_7_io_key", false,-1, 2,0);
        tracep->declBit(c+4411,"ysyxSoCFull fpga chiplink sourceA cams_7_io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_7_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15528,"ysyxSoCFull fpga chiplink sourceA cams_7_io_data", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA extract_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA extract_reset", false,-1);
        tracep->declBit(c+4412,"ysyxSoCFull fpga chiplink sourceA extract_io_last", false,-1);
        tracep->declBit(c+18546,"ysyxSoCFull fpga chiplink sourceA extract_io_i_ready", false,-1);
        tracep->declBit(c+16352,"ysyxSoCFull fpga chiplink sourceA extract_io_i_valid", false,-1);
        tracep->declBus(c+3949,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3950,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+3951,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_size", false,-1, 3,0);
        tracep->declBus(c+3952,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+3953,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+4413,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3983,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+18528,"ysyxSoCFull fpga chiplink sourceA extract_io_o_ready", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull fpga chiplink sourceA extract_io_o_valid", false,-1);
        tracep->declBus(c+3949,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3950,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+3951,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_size", false,-1, 3,0);
        tracep->declBus(c+3952,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+3953,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+3954,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3955,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+4414,"ysyxSoCFull fpga chiplink sourceA state", false,-1, 1,0);
        tracep->declBus(c+4415,"ysyxSoCFull fpga chiplink sourceA opcode", false,-1, 2,0);
        tracep->declBus(c+4416,"ysyxSoCFull fpga chiplink sourceA param", false,-1, 2,0);
        tracep->declBus(c+4417,"ysyxSoCFull fpga chiplink sourceA size", false,-1, 3,0);
        tracep->declBus(c+4418,"ysyxSoCFull fpga chiplink sourceA domain", false,-1, 2,0);
        tracep->declBus(c+4419,"ysyxSoCFull fpga chiplink sourceA source", false,-1, 15,0);
        tracep->declBit(c+4420,"ysyxSoCFull fpga chiplink sourceA enable", false,-1);
        tracep->declBus(c+4421,"ysyxSoCFull fpga chiplink sourceA r_1", false,-1, 2,0);
        tracep->declBus(c+4422,"ysyxSoCFull fpga chiplink sourceA r_2", false,-1, 2,0);
        tracep->declBus(c+4423,"ysyxSoCFull fpga chiplink sourceA r_3", false,-1, 3,0);
        tracep->declBus(c+4424,"ysyxSoCFull fpga chiplink sourceA r_4", false,-1, 2,0);
        tracep->declBus(c+4425,"ysyxSoCFull fpga chiplink sourceA r_5", false,-1, 15,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga chiplink sourceA q_address0_enable", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga chiplink sourceA q_address0_r", false,-1, 31,0);
        tracep->declBit(c+4428,"ysyxSoCFull fpga chiplink sourceA q_address1_enable", false,-1);
        tracep->declBus(c+4429,"ysyxSoCFull fpga chiplink sourceA q_address1_r", false,-1, 31,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga chiplink sourceA q_last_count", false,-1, 4,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+4432,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+4433,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+4434,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+4435,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+4436,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+4437,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+4438,"ysyxSoCFull fpga chiplink sourceA q_last_beats_partial", false,-1);
        tracep->declBus(c+4439,"ysyxSoCFull fpga chiplink sourceA q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+4440,"ysyxSoCFull fpga chiplink sourceA q_last_first", false,-1);
        tracep->declBit(c+4441,"ysyxSoCFull fpga chiplink sourceA q_last", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga chiplink sourceA q_hasData", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga chiplink sourceA a_first", false,-1);
        tracep->declQuad(c+4444,"ysyxSoCFull fpga chiplink sourceA q_address", false,-1, 63,0);
        tracep->declBit(c+4446,"ysyxSoCFull fpga chiplink sourceA q_acq", false,-1);
        tracep->declBit(c+4447,"ysyxSoCFull fpga chiplink sourceA exists", false,-1);
        tracep->declBit(c+4448,"ysyxSoCFull fpga chiplink sourceA acquireOk", false,-1);
        tracep->declBit(c+4449,"ysyxSoCFull fpga chiplink sourceA q_legal", false,-1);
        tracep->declBus(c+4450,"ysyxSoCFull fpga chiplink sourceA source_r", false,-1, 2,0);
        tracep->declBus(c+4451,"ysyxSoCFull fpga chiplink sourceA a_sel", false,-1, 7,0);
        tracep->declQuad(c+4452,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+4454,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+4455,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+4456,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+4457,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_size", false,-1);
        tracep->declBit(c+4458,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_bit", false,-1);
        tracep->declBit(c+4459,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_nbit", false,-1);
        tracep->declBit(c+4460,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_acc", false,-1);
        tracep->declBit(c+4461,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_size_1", false,-1);
        tracep->declBit(c+4462,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_bit_1", false,-1);
        tracep->declBit(c+4463,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+4464,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_2", false,-1);
        tracep->declBit(c+4465,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo_lo", false,-1);
        tracep->declBit(c+4466,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_3", false,-1);
        tracep->declBit(c+4467,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo_hi", false,-1);
        tracep->declBit(c+4468,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_4", false,-1);
        tracep->declBit(c+4469,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi_lo", false,-1);
        tracep->declBit(c+4470,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_5", false,-1);
        tracep->declBit(c+4471,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi_hi", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo", false,-1, 1,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi", false,-1, 1,0);
        tracep->declBit(c+4474,"ysyxSoCFull fpga chiplink sourceA stall", false,-1);
        tracep->declBit(c+4475,"ysyxSoCFull fpga chiplink sourceA xmit", false,-1);
        tracep->declBus(c+4357,"ysyxSoCFull fpga chiplink sourceA d_clDomain", false,-1, 2,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga chiplink sourceA d_sel", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_0 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_0 reset", false,-1);
        tracep->declBit(c+4379,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_ready", false,-1);
        tracep->declBit(c+18538,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_valid", false,-1);
        tracep->declBus(c+4380,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4381,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key", false,-1, 2,0);
        tracep->declBit(c+4382,"ysyxSoCFull fpga chiplink sourceA cams_0 io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_0 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15521,"ysyxSoCFull fpga chiplink sourceA cams_0 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4477+i*1,"ysyxSoCFull fpga chiplink sourceA cams_0 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4485,"ysyxSoCFull fpga chiplink sourceA cams_0 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_0 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4380,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4381,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_mask", false,-1);
        tracep->declBit(c+15529,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_en", false,-1);
        tracep->declBus(c+4486,"ysyxSoCFull fpga chiplink sourceA cams_0 free", false,-1, 7,0);
        tracep->declBus(c+4487,"ysyxSoCFull fpga chiplink sourceA cams_0 free_sel", false,-1, 8,0);
        tracep->declBus(c+4488,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4490,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_1", false,-1);
        tracep->declBus(c+4491,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4493,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_3", false,-1);
        tracep->declBit(c+4494,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_2", false,-1);
        tracep->declBus(c+4495,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15530,"ysyxSoCFull fpga chiplink sourceA cams_0 bypass", false,-1);
        tracep->declBus(c+15531,"ysyxSoCFull fpga chiplink sourceA cams_0 clr", false,-1, 8,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga chiplink sourceA cams_0 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_1 reset", false,-1);
        tracep->declBit(c+4384,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_ready", false,-1);
        tracep->declBit(c+18539,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_valid", false,-1);
        tracep->declBus(c+4385,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4386,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key", false,-1, 2,0);
        tracep->declBit(c+4387,"ysyxSoCFull fpga chiplink sourceA cams_1 io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_1 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15522,"ysyxSoCFull fpga chiplink sourceA cams_1 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4497+i*1,"ysyxSoCFull fpga chiplink sourceA cams_1 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4505,"ysyxSoCFull fpga chiplink sourceA cams_1 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_1 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4385,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4386,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_mask", false,-1);
        tracep->declBit(c+15532,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_en", false,-1);
        tracep->declBus(c+4506,"ysyxSoCFull fpga chiplink sourceA cams_1 free", false,-1, 7,0);
        tracep->declBus(c+4507,"ysyxSoCFull fpga chiplink sourceA cams_1 free_sel", false,-1, 8,0);
        tracep->declBus(c+4508,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4509,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4510,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_1", false,-1);
        tracep->declBus(c+4511,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4512,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4513,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_3", false,-1);
        tracep->declBit(c+4514,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_2", false,-1);
        tracep->declBus(c+4515,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15533,"ysyxSoCFull fpga chiplink sourceA cams_1 bypass", false,-1);
        tracep->declBus(c+15534,"ysyxSoCFull fpga chiplink sourceA cams_1 clr", false,-1, 8,0);
        tracep->declBus(c+4516,"ysyxSoCFull fpga chiplink sourceA cams_1 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_2 reset", false,-1);
        tracep->declBit(c+4388,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_ready", false,-1);
        tracep->declBit(c+18540,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_valid", false,-1);
        tracep->declBus(c+4389,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4390,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key", false,-1, 2,0);
        tracep->declBit(c+4391,"ysyxSoCFull fpga chiplink sourceA cams_2 io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_2 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15523,"ysyxSoCFull fpga chiplink sourceA cams_2 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4517+i*1,"ysyxSoCFull fpga chiplink sourceA cams_2 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4525,"ysyxSoCFull fpga chiplink sourceA cams_2 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_2 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4389,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4390,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_mask", false,-1);
        tracep->declBit(c+15535,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_en", false,-1);
        tracep->declBus(c+4526,"ysyxSoCFull fpga chiplink sourceA cams_2 free", false,-1, 7,0);
        tracep->declBus(c+4527,"ysyxSoCFull fpga chiplink sourceA cams_2 free_sel", false,-1, 8,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4530,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_1", false,-1);
        tracep->declBus(c+4531,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_3", false,-1);
        tracep->declBit(c+4534,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_2", false,-1);
        tracep->declBus(c+4535,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15536,"ysyxSoCFull fpga chiplink sourceA cams_2 bypass", false,-1);
        tracep->declBus(c+15537,"ysyxSoCFull fpga chiplink sourceA cams_2 clr", false,-1, 8,0);
        tracep->declBus(c+4536,"ysyxSoCFull fpga chiplink sourceA cams_2 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_3 reset", false,-1);
        tracep->declBit(c+4392,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_ready", false,-1);
        tracep->declBit(c+18541,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_valid", false,-1);
        tracep->declBus(c+4393,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4394,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key", false,-1, 2,0);
        tracep->declBit(c+4395,"ysyxSoCFull fpga chiplink sourceA cams_3 io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_3 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15524,"ysyxSoCFull fpga chiplink sourceA cams_3 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4537+i*1,"ysyxSoCFull fpga chiplink sourceA cams_3 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4545,"ysyxSoCFull fpga chiplink sourceA cams_3 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_3 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4393,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4394,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_mask", false,-1);
        tracep->declBit(c+15538,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_en", false,-1);
        tracep->declBus(c+4546,"ysyxSoCFull fpga chiplink sourceA cams_3 free", false,-1, 7,0);
        tracep->declBus(c+4547,"ysyxSoCFull fpga chiplink sourceA cams_3 free_sel", false,-1, 8,0);
        tracep->declBus(c+4548,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4549,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4550,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_1", false,-1);
        tracep->declBus(c+4551,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4552,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4553,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_3", false,-1);
        tracep->declBit(c+4554,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_2", false,-1);
        tracep->declBus(c+4555,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15539,"ysyxSoCFull fpga chiplink sourceA cams_3 bypass", false,-1);
        tracep->declBus(c+15540,"ysyxSoCFull fpga chiplink sourceA cams_3 clr", false,-1, 8,0);
        tracep->declBus(c+4556,"ysyxSoCFull fpga chiplink sourceA cams_3 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_4 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_4 reset", false,-1);
        tracep->declBit(c+4396,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_ready", false,-1);
        tracep->declBit(c+18542,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_valid", false,-1);
        tracep->declBus(c+4397,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4398,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key", false,-1, 2,0);
        tracep->declBit(c+4399,"ysyxSoCFull fpga chiplink sourceA cams_4 io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_4 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15525,"ysyxSoCFull fpga chiplink sourceA cams_4 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4557+i*1,"ysyxSoCFull fpga chiplink sourceA cams_4 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4565,"ysyxSoCFull fpga chiplink sourceA cams_4 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_4 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4397,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4398,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_mask", false,-1);
        tracep->declBit(c+15541,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_en", false,-1);
        tracep->declBus(c+4566,"ysyxSoCFull fpga chiplink sourceA cams_4 free", false,-1, 7,0);
        tracep->declBus(c+4567,"ysyxSoCFull fpga chiplink sourceA cams_4 free_sel", false,-1, 8,0);
        tracep->declBus(c+4568,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4569,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4570,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_1", false,-1);
        tracep->declBus(c+4571,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4572,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4573,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_3", false,-1);
        tracep->declBit(c+4574,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_2", false,-1);
        tracep->declBus(c+4575,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15542,"ysyxSoCFull fpga chiplink sourceA cams_4 bypass", false,-1);
        tracep->declBus(c+15543,"ysyxSoCFull fpga chiplink sourceA cams_4 clr", false,-1, 8,0);
        tracep->declBus(c+4576,"ysyxSoCFull fpga chiplink sourceA cams_4 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_5 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_5 reset", false,-1);
        tracep->declBit(c+4400,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_ready", false,-1);
        tracep->declBit(c+18543,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_valid", false,-1);
        tracep->declBus(c+4401,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4402,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key", false,-1, 2,0);
        tracep->declBit(c+4403,"ysyxSoCFull fpga chiplink sourceA cams_5 io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_5 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15526,"ysyxSoCFull fpga chiplink sourceA cams_5 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4577+i*1,"ysyxSoCFull fpga chiplink sourceA cams_5 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4585,"ysyxSoCFull fpga chiplink sourceA cams_5 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_5 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4401,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4402,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_mask", false,-1);
        tracep->declBit(c+15544,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_en", false,-1);
        tracep->declBus(c+4586,"ysyxSoCFull fpga chiplink sourceA cams_5 free", false,-1, 7,0);
        tracep->declBus(c+4587,"ysyxSoCFull fpga chiplink sourceA cams_5 free_sel", false,-1, 8,0);
        tracep->declBus(c+4588,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4590,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_1", false,-1);
        tracep->declBus(c+4591,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4593,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_3", false,-1);
        tracep->declBit(c+4594,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_2", false,-1);
        tracep->declBus(c+4595,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15545,"ysyxSoCFull fpga chiplink sourceA cams_5 bypass", false,-1);
        tracep->declBus(c+15546,"ysyxSoCFull fpga chiplink sourceA cams_5 clr", false,-1, 8,0);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_5 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_6 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_6 reset", false,-1);
        tracep->declBit(c+4404,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_ready", false,-1);
        tracep->declBit(c+18544,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_valid", false,-1);
        tracep->declBus(c+4405,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4406,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key", false,-1, 2,0);
        tracep->declBit(c+4407,"ysyxSoCFull fpga chiplink sourceA cams_6 io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_6 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15527,"ysyxSoCFull fpga chiplink sourceA cams_6 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4597+i*1,"ysyxSoCFull fpga chiplink sourceA cams_6 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4605,"ysyxSoCFull fpga chiplink sourceA cams_6 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_6 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4405,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4406,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_mask", false,-1);
        tracep->declBit(c+15547,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_en", false,-1);
        tracep->declBus(c+4606,"ysyxSoCFull fpga chiplink sourceA cams_6 free", false,-1, 7,0);
        tracep->declBus(c+4607,"ysyxSoCFull fpga chiplink sourceA cams_6 free_sel", false,-1, 8,0);
        tracep->declBus(c+4608,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4609,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4610,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_1", false,-1);
        tracep->declBus(c+4611,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4612,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4613,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_3", false,-1);
        tracep->declBit(c+4614,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_2", false,-1);
        tracep->declBus(c+4615,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15548,"ysyxSoCFull fpga chiplink sourceA cams_6 bypass", false,-1);
        tracep->declBus(c+15549,"ysyxSoCFull fpga chiplink sourceA cams_6 clr", false,-1, 8,0);
        tracep->declBus(c+4616,"ysyxSoCFull fpga chiplink sourceA cams_6 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA cams_7 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA cams_7 reset", false,-1);
        tracep->declBit(c+4408,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_ready", false,-1);
        tracep->declBit(c+18545,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_valid", false,-1);
        tracep->declBus(c+4409,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4410,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key", false,-1, 2,0);
        tracep->declBit(c+4411,"ysyxSoCFull fpga chiplink sourceA cams_7 io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_7 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15528,"ysyxSoCFull fpga chiplink sourceA cams_7 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4617+i*1,"ysyxSoCFull fpga chiplink sourceA cams_7 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4625,"ysyxSoCFull fpga chiplink sourceA cams_7 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceA cams_7 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4409,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4410,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_mask", false,-1);
        tracep->declBit(c+15550,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_en", false,-1);
        tracep->declBus(c+4626,"ysyxSoCFull fpga chiplink sourceA cams_7 free", false,-1, 7,0);
        tracep->declBus(c+4627,"ysyxSoCFull fpga chiplink sourceA cams_7 free_sel", false,-1, 8,0);
        tracep->declBus(c+4628,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4629,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4630,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_1", false,-1);
        tracep->declBus(c+4631,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4632,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4633,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_3", false,-1);
        tracep->declBit(c+4634,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_2", false,-1);
        tracep->declBus(c+4635,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15551,"ysyxSoCFull fpga chiplink sourceA cams_7 bypass", false,-1);
        tracep->declBus(c+15552,"ysyxSoCFull fpga chiplink sourceA cams_7 clr", false,-1, 8,0);
        tracep->declBus(c+4636,"ysyxSoCFull fpga chiplink sourceA cams_7 set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceA extract clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceA extract reset", false,-1);
        tracep->declBit(c+4412,"ysyxSoCFull fpga chiplink sourceA extract io_last", false,-1);
        tracep->declBit(c+18546,"ysyxSoCFull fpga chiplink sourceA extract io_i_ready", false,-1);
        tracep->declBit(c+16352,"ysyxSoCFull fpga chiplink sourceA extract io_i_valid", false,-1);
        tracep->declBus(c+3949,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3950,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+3951,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_size", false,-1, 3,0);
        tracep->declBus(c+3952,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+3953,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+4413,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3983,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+18528,"ysyxSoCFull fpga chiplink sourceA extract io_o_ready", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull fpga chiplink sourceA extract io_o_valid", false,-1);
        tracep->declBus(c+3949,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3950,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+3951,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_size", false,-1, 3,0);
        tracep->declBus(c+3952,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+3953,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+3954,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3955,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+4637,"ysyxSoCFull fpga chiplink sourceA extract state", false,-1, 3,0);
        tracep->declBus(c+4638,"ysyxSoCFull fpga chiplink sourceA extract shift", false,-1, 31,0);
        tracep->declBit(c+4639,"ysyxSoCFull fpga chiplink sourceA extract enable", false,-1);
        tracep->declBit(c+4640,"ysyxSoCFull fpga chiplink sourceA extract empty", false,-1);
        tracep->declArray(c+4641,"ysyxSoCFull fpga chiplink sourceA extract wide", false,-1, 94,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB reset", false,-1);
        tracep->declBit(c+3984,"ysyxSoCFull fpga chiplink sourceB io_q_ready", false,-1);
        tracep->declBit(c+16345,"ysyxSoCFull fpga chiplink sourceB io_q_valid", false,-1);
        tracep->declBus(c+3985,"ysyxSoCFull fpga chiplink sourceB io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB extract_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB extract_reset", false,-1);
        tracep->declBit(c+4644,"ysyxSoCFull fpga chiplink sourceB extract_io_last", false,-1);
        tracep->declBit(c+4645,"ysyxSoCFull fpga chiplink sourceB extract_io_i_ready", false,-1);
        tracep->declBit(c+14509,"ysyxSoCFull fpga chiplink sourceB extract_io_i_valid", false,-1);
        tracep->declBus(c+4646,"ysyxSoCFull fpga chiplink sourceB extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4647,"ysyxSoCFull fpga chiplink sourceB state", false,-1, 1,0);
        tracep->declBus(c+4648,"ysyxSoCFull fpga chiplink sourceB opcode", false,-1, 2,0);
        tracep->declBus(c+4649,"ysyxSoCFull fpga chiplink sourceB size", false,-1, 3,0);
        tracep->declBit(c+4650,"ysyxSoCFull fpga chiplink sourceB enable", false,-1);
        tracep->declBus(c+4651,"ysyxSoCFull fpga chiplink sourceB r_1", false,-1, 2,0);
        tracep->declBus(c+4652,"ysyxSoCFull fpga chiplink sourceB q_last_count", false,-1, 4,0);
        tracep->declBus(c+4653,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+4654,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+4655,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+4656,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+4657,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+4658,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+4659,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+4660,"ysyxSoCFull fpga chiplink sourceB q_last_beats_partial", false,-1);
        tracep->declBus(c+4661,"ysyxSoCFull fpga chiplink sourceB q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+4662,"ysyxSoCFull fpga chiplink sourceB q_last_first", false,-1);
        tracep->declBit(c+4663,"ysyxSoCFull fpga chiplink sourceB q_last", false,-1);
        tracep->declBit(c+4664,"ysyxSoCFull fpga chiplink sourceB q_hasData", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga chiplink sourceB xmit", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceB extract clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceB extract reset", false,-1);
        tracep->declBit(c+4644,"ysyxSoCFull fpga chiplink sourceB extract io_last", false,-1);
        tracep->declBit(c+4645,"ysyxSoCFull fpga chiplink sourceB extract io_i_ready", false,-1);
        tracep->declBit(c+14509,"ysyxSoCFull fpga chiplink sourceB extract io_i_valid", false,-1);
        tracep->declBus(c+4646,"ysyxSoCFull fpga chiplink sourceB extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4666,"ysyxSoCFull fpga chiplink sourceB extract state", false,-1, 3,0);
        tracep->declBit(c+4667,"ysyxSoCFull fpga chiplink sourceB extract enable", false,-1);
        tracep->declBit(c+4668,"ysyxSoCFull fpga chiplink sourceB extract empty", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC reset", false,-1);
        tracep->declBit(c+3956,"ysyxSoCFull fpga chiplink sourceC io_c_ready", false,-1);
        tracep->declBit(c+16342,"ysyxSoCFull fpga chiplink sourceC io_c_valid", false,-1);
        tracep->declBus(c+3957,"ysyxSoCFull fpga chiplink sourceC io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3958,"ysyxSoCFull fpga chiplink sourceC io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3959,"ysyxSoCFull fpga chiplink sourceC io_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3960,"ysyxSoCFull fpga chiplink sourceC io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3961,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3986,"ysyxSoCFull fpga chiplink sourceC io_q_ready", false,-1);
        tracep->declBit(c+16346,"ysyxSoCFull fpga chiplink sourceC io_q_valid", false,-1);
        tracep->declBus(c+3987,"ysyxSoCFull fpga chiplink sourceC io_q_bits", false,-1, 31,0);
        tracep->declBit(c+3982,"ysyxSoCFull fpga chiplink sourceC io_d_tlSource_valid", false,-1);
        tracep->declBus(c+3981,"ysyxSoCFull fpga chiplink sourceC io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14479,"ysyxSoCFull fpga chiplink sourceC io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC cam_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC cam_reset", false,-1);
        tracep->declBit(c+4669,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_ready", false,-1);
        tracep->declBit(c+16353,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_valid", false,-1);
        tracep->declBus(c+4670,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4671,"ysyxSoCFull fpga chiplink sourceC cam_io_key", false,-1, 2,0);
        tracep->declBit(c+3982,"ysyxSoCFull fpga chiplink sourceC cam_io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceC cam_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+14479,"ysyxSoCFull fpga chiplink sourceC cam_io_data", false,-1, 15,0);
        tracep->declBus(c+4672,"ysyxSoCFull fpga chiplink sourceC state", false,-1, 1,0);
        tracep->declBus(c+4673,"ysyxSoCFull fpga chiplink sourceC opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga chiplink sourceC param", false,-1, 2,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga chiplink sourceC size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga chiplink sourceC source", false,-1, 15,0);
        tracep->declBit(c+4677,"ysyxSoCFull fpga chiplink sourceC enable", false,-1);
        tracep->declBus(c+4678,"ysyxSoCFull fpga chiplink sourceC r_1", false,-1, 2,0);
        tracep->declBus(c+4679,"ysyxSoCFull fpga chiplink sourceC r_2", false,-1, 2,0);
        tracep->declBus(c+4680,"ysyxSoCFull fpga chiplink sourceC r_3", false,-1, 3,0);
        tracep->declBus(c+4681,"ysyxSoCFull fpga chiplink sourceC r_5", false,-1, 15,0);
        tracep->declBit(c+4682,"ysyxSoCFull fpga chiplink sourceC q_address0_enable", false,-1);
        tracep->declBus(c+4683,"ysyxSoCFull fpga chiplink sourceC q_address0_r", false,-1, 31,0);
        tracep->declBit(c+4684,"ysyxSoCFull fpga chiplink sourceC q_address1_enable", false,-1);
        tracep->declBus(c+4685,"ysyxSoCFull fpga chiplink sourceC q_address1_r", false,-1, 31,0);
        tracep->declBus(c+4686,"ysyxSoCFull fpga chiplink sourceC q_last_count", false,-1, 4,0);
        tracep->declBus(c+4687,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+4688,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+4689,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+4690,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats", false,-1, 4,0);
        tracep->declBus(c+4691,"ysyxSoCFull fpga chiplink sourceC q_last_beats_c", false,-1, 4,0);
        tracep->declBit(c+4692,"ysyxSoCFull fpga chiplink sourceC q_last_first", false,-1);
        tracep->declBit(c+4693,"ysyxSoCFull fpga chiplink sourceC q_last", false,-1);
        tracep->declBit(c+4694,"ysyxSoCFull fpga chiplink sourceC q_hasData", false,-1);
        tracep->declBit(c+4695,"ysyxSoCFull fpga chiplink sourceC c_first", false,-1);
        tracep->declQuad(c+4696,"ysyxSoCFull fpga chiplink sourceC q_address", false,-1, 63,0);
        tracep->declBit(c+4698,"ysyxSoCFull fpga chiplink sourceC exists", false,-1);
        tracep->declBit(c+4699,"ysyxSoCFull fpga chiplink sourceC acquireOk", false,-1);
        tracep->declBit(c+4700,"ysyxSoCFull fpga chiplink sourceC q_legal", false,-1);
        tracep->declBit(c+4701,"ysyxSoCFull fpga chiplink sourceC q_release", false,-1);
        tracep->declBit(c+4702,"ysyxSoCFull fpga chiplink sourceC source_ok", false,-1);
        tracep->declBus(c+4703,"ysyxSoCFull fpga chiplink sourceC source_r", false,-1, 2,0);
        tracep->declQuad(c+4704,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+4706,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+4707,"ysyxSoCFull fpga chiplink sourceC stall", false,-1);
        tracep->declBit(c+4708,"ysyxSoCFull fpga chiplink sourceC xmit", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceC cam clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceC cam reset", false,-1);
        tracep->declBit(c+4669,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_ready", false,-1);
        tracep->declBit(c+16353,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_valid", false,-1);
        tracep->declBus(c+4670,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4671,"ysyxSoCFull fpga chiplink sourceC cam io_key", false,-1, 2,0);
        tracep->declBit(c+3982,"ysyxSoCFull fpga chiplink sourceC cam io_free_valid", false,-1);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceC cam io_free_bits", false,-1, 2,0);
        tracep->declBus(c+14479,"ysyxSoCFull fpga chiplink sourceC cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4709+i*1,"ysyxSoCFull fpga chiplink sourceC cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+4717,"ysyxSoCFull fpga chiplink sourceC cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4383,"ysyxSoCFull fpga chiplink sourceC cam data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4671,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_mask", false,-1);
        tracep->declBit(c+14510,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_en", false,-1);
        tracep->declBus(c+4718,"ysyxSoCFull fpga chiplink sourceC cam free", false,-1, 7,0);
        tracep->declBus(c+4719,"ysyxSoCFull fpga chiplink sourceC cam free_sel", false,-1, 8,0);
        tracep->declBus(c+4720,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4721,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4722,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_1", false,-1);
        tracep->declBus(c+4723,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4724,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4725,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_3", false,-1);
        tracep->declBit(c+4726,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_2", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+14511,"ysyxSoCFull fpga chiplink sourceC cam bypass", false,-1);
        tracep->declBus(c+14512,"ysyxSoCFull fpga chiplink sourceC cam clr", false,-1, 8,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga chiplink sourceC cam set", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD reset", false,-1);
        tracep->declBit(c+18526,"ysyxSoCFull fpga chiplink sourceD io_d_ready", false,-1);
        tracep->declBit(c+16340,"ysyxSoCFull fpga chiplink sourceD io_d_valid", false,-1);
        tracep->declBus(c+3941,"ysyxSoCFull fpga chiplink sourceD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3942,"ysyxSoCFull fpga chiplink sourceD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3943,"ysyxSoCFull fpga chiplink sourceD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3944,"ysyxSoCFull fpga chiplink sourceD io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+3945,"ysyxSoCFull fpga chiplink sourceD io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+3946,"ysyxSoCFull fpga chiplink sourceD io_d_bits_denied", false,-1);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sourceD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3948,"ysyxSoCFull fpga chiplink sourceD io_d_bits_corrupt", false,-1);
        tracep->declBit(c+18533,"ysyxSoCFull fpga chiplink sourceD io_q_ready", false,-1);
        tracep->declBit(c+16347,"ysyxSoCFull fpga chiplink sourceD io_q_valid", false,-1);
        tracep->declBus(c+3947,"ysyxSoCFull fpga chiplink sourceD io_q_bits", false,-1, 31,0);
        tracep->declBus(c+15487,"ysyxSoCFull fpga chiplink sourceD io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD cam_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD cam_reset", false,-1);
        tracep->declBit(c+4729,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_ready", false,-1);
        tracep->declBit(c+18547,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_valid", false,-1);
        tracep->declBus(c+4730,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga chiplink sourceD cam_io_key", false,-1, 4,0);
        tracep->declBus(c+15487,"ysyxSoCFull fpga chiplink sourceD cam_io_data", false,-1, 15,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga chiplink sourceD state", false,-1, 1,0);
        tracep->declBus(c+4733,"ysyxSoCFull fpga chiplink sourceD opcode", false,-1, 2,0);
        tracep->declBus(c+4734,"ysyxSoCFull fpga chiplink sourceD param", false,-1, 2,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga chiplink sourceD size", false,-1, 3,0);
        tracep->declBus(c+4736,"ysyxSoCFull fpga chiplink sourceD domain", false,-1, 2,0);
        tracep->declBus(c+4737,"ysyxSoCFull fpga chiplink sourceD source", false,-1, 15,0);
        tracep->declBit(c+4738,"ysyxSoCFull fpga chiplink sourceD enable", false,-1);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink sourceD r_1", false,-1, 2,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink sourceD r_2", false,-1, 2,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink sourceD r_3", false,-1, 3,0);
        tracep->declBus(c+4742,"ysyxSoCFull fpga chiplink sourceD r_4", false,-1, 2,0);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink sourceD r_5", false,-1, 15,0);
        tracep->declBit(c+4744,"ysyxSoCFull fpga chiplink sourceD q_sink_enable", false,-1);
        tracep->declBus(c+4745,"ysyxSoCFull fpga chiplink sourceD q_sink_r", false,-1, 15,0);
        tracep->declBit(c+4746,"ysyxSoCFull fpga chiplink sourceD q_grant", false,-1);
        tracep->declBus(c+4747,"ysyxSoCFull fpga chiplink sourceD q_last_count", false,-1, 4,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+4750,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+4751,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+4752,"ysyxSoCFull fpga chiplink sourceD q_last_beats_grant", false,-1);
        tracep->declBus(c+4753,"ysyxSoCFull fpga chiplink sourceD q_last_beats_d", false,-1, 4,0);
        tracep->declBit(c+4754,"ysyxSoCFull fpga chiplink sourceD q_last_first", false,-1);
        tracep->declBit(c+4755,"ysyxSoCFull fpga chiplink sourceD q_last", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga chiplink sourceD d_first", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga chiplink sourceD s_maybe_data", false,-1, 1,0);
        tracep->declBit(c+4758,"ysyxSoCFull fpga chiplink sourceD sink_ok", false,-1);
        tracep->declBus(c+4759,"ysyxSoCFull fpga chiplink sourceD sink_r", false,-1, 4,0);
        tracep->declBit(c+4760,"ysyxSoCFull fpga chiplink sourceD stall", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga chiplink sourceD xmit", false,-1);
        tracep->declBit(c+4762,"ysyxSoCFull fpga chiplink sourceD io_d_bits_corrupt_opdata", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink sourceD cam clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink sourceD cam reset", false,-1);
        tracep->declBit(c+4729,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_ready", false,-1);
        tracep->declBit(c+18547,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_valid", false,-1);
        tracep->declBus(c+4730,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga chiplink sourceD cam io_key", false,-1, 4,0);
        tracep->declBus(c+15487,"ysyxSoCFull fpga chiplink sourceD cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+4763+i*1,"ysyxSoCFull fpga chiplink sourceD cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+4795,"ysyxSoCFull fpga chiplink sourceD cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+19401,"ysyxSoCFull fpga chiplink sourceD cam data_io_data_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_mask", false,-1);
        tracep->declBit(c+15553,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_en", false,-1);
        tracep->declBus(c+4796,"ysyxSoCFull fpga chiplink sourceD cam free", false,-1, 31,0);
        tracep->declQuad(c+4797,"ysyxSoCFull fpga chiplink sourceD cam free_sel", false,-1, 32,0);
        tracep->declBus(c+4799,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi", false,-1, 15,0);
        tracep->declBus(c+4800,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo", false,-1, 15,0);
        tracep->declBit(c+4801,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_1", false,-1);
        tracep->declBus(c+4802,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_2", false,-1, 7,0);
        tracep->declBus(c+4803,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_1", false,-1, 7,0);
        tracep->declBit(c+4804,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_3", false,-1);
        tracep->declBus(c+4805,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_4", false,-1, 3,0);
        tracep->declBus(c+4806,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_2", false,-1, 3,0);
        tracep->declBit(c+4807,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_5", false,-1);
        tracep->declBus(c+4808,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_6", false,-1, 1,0);
        tracep->declBus(c+4809,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+4810,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_7", false,-1);
        tracep->declBit(c+4811,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_4", false,-1);
        tracep->declBus(c+4812,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_7", false,-1, 3,0);
        tracep->declBit(c+15554,"ysyxSoCFull fpga chiplink sourceD cam bypass", false,-1);
        tracep->declQuad(c+15555,"ysyxSoCFull fpga chiplink sourceD cam clr", false,-1, 32,0);
        tracep->declBit(c+3964,"ysyxSoCFull fpga chiplink sourceE io_e_ready", false,-1);
        tracep->declBit(c+16343,"ysyxSoCFull fpga chiplink sourceE io_e_valid", false,-1);
        tracep->declBit(c+3965,"ysyxSoCFull fpga chiplink sourceE io_e_bits_sink", false,-1);
        tracep->declBit(c+3964,"ysyxSoCFull fpga chiplink sourceE io_q_ready", false,-1);
        tracep->declBit(c+16343,"ysyxSoCFull fpga chiplink sourceE io_q_valid", false,-1);
        tracep->declBus(c+3988,"ysyxSoCFull fpga chiplink sourceE io_q_bits", false,-1, 31,0);
        tracep->declBus(c+4813,"ysyxSoCFull fpga chiplink sourceE q_sink", false,-1, 15,0);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx_reset_reg io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink rx_reset_reg io_clk", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull fpga chiplink rx_reset_reg io_rst", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink rx_reset_reg reg_", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink do_bypass_catcher clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink do_bypass_catcher reset", false,-1);
        tracep->declBit(c+16808,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+16810,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+16811,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 reset", false,-1);
        tracep->declBit(c+16348,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+16354,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+16354,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+16354,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+16354,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+16354,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+16355,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+16356,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+15410,"ysyxSoCFull fpga axi4index auto_in_awready", false,-1);
        tracep->declBit(c+18428,"ysyxSoCFull fpga axi4index auto_in_awvalid", false,-1);
        tracep->declBus(c+18433,"ysyxSoCFull fpga axi4index auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4index auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4index auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4index auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4index auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4index auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index auto_in_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga axi4index auto_in_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga axi4index auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga axi4index auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull fpga axi4index auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index auto_in_bvalid", false,-1);
        tracep->declBus(c+3558,"ysyxSoCFull fpga axi4index auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3552,"ysyxSoCFull fpga axi4index auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3553,"ysyxSoCFull fpga axi4index auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15411,"ysyxSoCFull fpga axi4index auto_in_arready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull fpga axi4index auto_in_arvalid", false,-1);
        tracep->declBus(c+18433,"ysyxSoCFull fpga axi4index auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4index auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4index auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4index auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4index auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4index auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index auto_in_rvalid", false,-1);
        tracep->declBus(c+3559,"ysyxSoCFull fpga axi4index auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3555,"ysyxSoCFull fpga axi4index auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3556,"ysyxSoCFull fpga axi4index auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index auto_in_rlast", false,-1);
        tracep->declBit(c+15410,"ysyxSoCFull fpga axi4index auto_out_awready", false,-1);
        tracep->declBit(c+18428,"ysyxSoCFull fpga axi4index auto_out_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga axi4index auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4index auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4index auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4index auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4index auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4index auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4index auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index auto_out_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull fpga axi4index auto_out_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga axi4index auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull fpga axi4index auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull fpga axi4index auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4index auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3552,"ysyxSoCFull fpga axi4index auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3553,"ysyxSoCFull fpga axi4index auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3554,"ysyxSoCFull fpga axi4index auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+15411,"ysyxSoCFull fpga axi4index auto_out_arready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull fpga axi4index auto_out_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull fpga axi4index auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull fpga axi4index auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga axi4index auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull fpga axi4index auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18429,"ysyxSoCFull fpga axi4index auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18430,"ysyxSoCFull fpga axi4index auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull fpga axi4index auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4index auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3555,"ysyxSoCFull fpga axi4index auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3556,"ysyxSoCFull fpga axi4index auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3557,"ysyxSoCFull fpga axi4index auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4buf clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4buf reset", false,-1);
        tracep->declBit(c+3560,"ysyxSoCFull fpga axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull fpga axi4buf auto_in_awvalid", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+3566,"ysyxSoCFull fpga axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull fpga axi4buf auto_in_arvalid", false,-1);
        tracep->declBit(c+3567,"ysyxSoCFull fpga axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+3560,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+4814,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+4815,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4817,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+3566,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+3567,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+3560,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBit(c+4818,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq value", false,-1);
        tracep->declBit(c+4819,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq maybe_full", false,-1);
        tracep->declBit(c+4820,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq ptr_match", false,-1);
        tracep->declBit(c+4821,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq full", false,-1);
        tracep->declBit(c+18548,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq do_enq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq reset", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+4814,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+4815,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4817,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_bits_strb", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+4822+i*2,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+4815,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+4826,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+4827,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+15557,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+4828+i*1,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+4817,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+4826,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+4827,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+15557,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_en", false,-1);
        tracep->declBit(c+4827,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq value", false,-1);
        tracep->declBit(c+4826,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq value_1", false,-1);
        tracep->declBit(c+4830,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq maybe_full", false,-1);
        tracep->declBit(c+4831,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ptr_match", false,-1);
        tracep->declBit(c+4832,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq empty", false,-1);
        tracep->declBit(c+4833,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq full", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq reset", false,-1);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_valid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19446+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19448+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq value_1", false,-1);
        tracep->declBit(c+4834,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ptr_match", false,-1);
        tracep->declBit(c+4835,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq reset", false,-1);
        tracep->declBit(c+3566,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq io_enq_ready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq io_enq_valid", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq value", false,-1);
        tracep->declBit(c+4837,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq maybe_full", false,-1);
        tracep->declBit(c+4838,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq ptr_match", false,-1);
        tracep->declBit(c+4839,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq full", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq do_enq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq reset", false,-1);
        tracep->declBit(c+3567,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_ready", false,-1);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19450+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+19452+i*2,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19456+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+19458+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last", true,(i+0));}}
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq value_1", false,-1);
        tracep->declBit(c+4840,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ptr_match", false,-1);
        tracep->declBit(c+4841,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 reset", false,-1);
        tracep->declBit(c+15415,"ysyxSoCFull fpga axi4yank_1 auto_in_awready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga axi4yank_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4yank_1 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4yank_1 auto_in_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4yank_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4yank_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4yank_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4yank_1 auto_in_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4yank_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4yank_1 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4yank_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3574,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3575,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3576,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+15416,"ysyxSoCFull fpga axi4yank_1 auto_in_arready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga axi4yank_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4yank_1 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+3567,"ysyxSoCFull fpga axi4yank_1 auto_in_rready", false,-1);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4yank_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4yank_1 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4yank_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4yank_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4yank_1 auto_in_rlast", false,-1);
        tracep->declBit(c+3560,"ysyxSoCFull fpga axi4yank_1 auto_out_awready", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull fpga axi4yank_1 auto_out_awvalid", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4yank_1 auto_out_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4yank_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4yank_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4yank_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4yank_1 auto_out_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4yank_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4yank_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4yank_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+3566,"ysyxSoCFull fpga axi4yank_1 auto_out_arready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull fpga axi4yank_1 auto_out_arvalid", false,-1);
        tracep->declBit(c+3567,"ysyxSoCFull fpga axi4yank_1 auto_out_rready", false,-1);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4yank_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4yank_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4yank_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4yank_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4yank_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+4842,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+18551,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4843,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+4844,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+4845,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4846,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4847,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+4848,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+18552,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+4850,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+4851,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+4854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+18553,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4855,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+4856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+4857,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4859,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+4860,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+18554,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4861,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+4862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+4863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+4866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+18555,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+4868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+4869,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4870,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4871,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+4872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+18556,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+4874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+4875,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4877,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+4878,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+18557,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4879,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+4880,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+4881,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4882,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4883,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+4884,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+18558,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4885,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+4886,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+4887,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+4890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+18559,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+4892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+4893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4894,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4895,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+4896,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+18560,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4897,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+4898,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+4899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4900,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4901,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+4902,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+18561,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4903,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+4904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+4905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4907,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+4908,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+18562,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4909,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+4910,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+4911,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+4914,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+18563,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4915,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+4916,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+4917,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4918,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4919,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+4920,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+18564,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4921,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+4922,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+4923,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4924,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4925,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+4926,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+18565,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4927,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+4928,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+4929,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4930,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4931,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+4932,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+18566,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4933,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+4934,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+4935,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4936,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4937,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+4938,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+18567,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+4940,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+4941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4942,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4943,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+4944,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+18568,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4945,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+4946,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+4947,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4948,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4949,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+4950,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+18569,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4951,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+4952,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+4953,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4954,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4955,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+4956,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+18570,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4957,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+4958,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+4959,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4960,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4961,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+4962,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+18571,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4963,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+4964,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+4965,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4966,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4967,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+4968,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+18572,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4969,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+4970,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+4971,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4972,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4973,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+4974,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+18573,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4975,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+4976,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+4977,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4978,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4979,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+4980,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+18574,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4981,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+4982,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+4983,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4984,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4985,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+4986,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+18575,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4987,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+4988,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+4989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+4992,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+18576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4993,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+4994,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+4995,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4996,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4997,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+4998,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+18577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4999,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+5000,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+5001,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5002,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5003,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+5004,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+18578,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5005,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+5006,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+5007,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5008,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5009,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+5010,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+18579,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5011,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+5012,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+5013,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5014,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5015,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+5016,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+18580,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5017,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+5018,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+5019,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5020,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5021,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+5022,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+18581,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5023,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+5024,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+5025,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5026,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5027,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+5028,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+18582,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5029,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+5030,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+5031,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5032,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5033,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+18583,"ysyxSoCFull fpga axi4yank_1 arsel_0", false,-1);
        tracep->declBit(c+18584,"ysyxSoCFull fpga axi4yank_1 arsel_1", false,-1);
        tracep->declBit(c+18585,"ysyxSoCFull fpga axi4yank_1 arsel_2", false,-1);
        tracep->declBit(c+18586,"ysyxSoCFull fpga axi4yank_1 arsel_3", false,-1);
        tracep->declBit(c+18587,"ysyxSoCFull fpga axi4yank_1 arsel_4", false,-1);
        tracep->declBit(c+18588,"ysyxSoCFull fpga axi4yank_1 arsel_5", false,-1);
        tracep->declBit(c+18589,"ysyxSoCFull fpga axi4yank_1 arsel_6", false,-1);
        tracep->declBit(c+18590,"ysyxSoCFull fpga axi4yank_1 arsel_7", false,-1);
        tracep->declBit(c+18591,"ysyxSoCFull fpga axi4yank_1 arsel_8", false,-1);
        tracep->declBit(c+18592,"ysyxSoCFull fpga axi4yank_1 arsel_9", false,-1);
        tracep->declBit(c+18593,"ysyxSoCFull fpga axi4yank_1 arsel_10", false,-1);
        tracep->declBit(c+18594,"ysyxSoCFull fpga axi4yank_1 arsel_11", false,-1);
        tracep->declBit(c+18595,"ysyxSoCFull fpga axi4yank_1 arsel_12", false,-1);
        tracep->declBit(c+18596,"ysyxSoCFull fpga axi4yank_1 arsel_13", false,-1);
        tracep->declBit(c+18597,"ysyxSoCFull fpga axi4yank_1 arsel_14", false,-1);
        tracep->declBit(c+18598,"ysyxSoCFull fpga axi4yank_1 arsel_15", false,-1);
        tracep->declBit(c+5034,"ysyxSoCFull fpga axi4yank_1 rsel_0", false,-1);
        tracep->declBit(c+5035,"ysyxSoCFull fpga axi4yank_1 rsel_1", false,-1);
        tracep->declBit(c+5036,"ysyxSoCFull fpga axi4yank_1 rsel_2", false,-1);
        tracep->declBit(c+5037,"ysyxSoCFull fpga axi4yank_1 rsel_3", false,-1);
        tracep->declBit(c+5038,"ysyxSoCFull fpga axi4yank_1 rsel_4", false,-1);
        tracep->declBit(c+5039,"ysyxSoCFull fpga axi4yank_1 rsel_5", false,-1);
        tracep->declBit(c+5040,"ysyxSoCFull fpga axi4yank_1 rsel_6", false,-1);
        tracep->declBit(c+5041,"ysyxSoCFull fpga axi4yank_1 rsel_7", false,-1);
        tracep->declBit(c+5042,"ysyxSoCFull fpga axi4yank_1 rsel_8", false,-1);
        tracep->declBit(c+5043,"ysyxSoCFull fpga axi4yank_1 rsel_9", false,-1);
        tracep->declBit(c+5044,"ysyxSoCFull fpga axi4yank_1 rsel_10", false,-1);
        tracep->declBit(c+5045,"ysyxSoCFull fpga axi4yank_1 rsel_11", false,-1);
        tracep->declBit(c+5046,"ysyxSoCFull fpga axi4yank_1 rsel_12", false,-1);
        tracep->declBit(c+5047,"ysyxSoCFull fpga axi4yank_1 rsel_13", false,-1);
        tracep->declBit(c+5048,"ysyxSoCFull fpga axi4yank_1 rsel_14", false,-1);
        tracep->declBit(c+5049,"ysyxSoCFull fpga axi4yank_1 rsel_15", false,-1);
        tracep->declBit(c+18583,"ysyxSoCFull fpga axi4yank_1 awsel_0", false,-1);
        tracep->declBit(c+18584,"ysyxSoCFull fpga axi4yank_1 awsel_1", false,-1);
        tracep->declBit(c+18585,"ysyxSoCFull fpga axi4yank_1 awsel_2", false,-1);
        tracep->declBit(c+18586,"ysyxSoCFull fpga axi4yank_1 awsel_3", false,-1);
        tracep->declBit(c+18587,"ysyxSoCFull fpga axi4yank_1 awsel_4", false,-1);
        tracep->declBit(c+18588,"ysyxSoCFull fpga axi4yank_1 awsel_5", false,-1);
        tracep->declBit(c+18589,"ysyxSoCFull fpga axi4yank_1 awsel_6", false,-1);
        tracep->declBit(c+18590,"ysyxSoCFull fpga axi4yank_1 awsel_7", false,-1);
        tracep->declBit(c+18591,"ysyxSoCFull fpga axi4yank_1 awsel_8", false,-1);
        tracep->declBit(c+18592,"ysyxSoCFull fpga axi4yank_1 awsel_9", false,-1);
        tracep->declBit(c+18593,"ysyxSoCFull fpga axi4yank_1 awsel_10", false,-1);
        tracep->declBit(c+18594,"ysyxSoCFull fpga axi4yank_1 awsel_11", false,-1);
        tracep->declBit(c+18595,"ysyxSoCFull fpga axi4yank_1 awsel_12", false,-1);
        tracep->declBit(c+18596,"ysyxSoCFull fpga axi4yank_1 awsel_13", false,-1);
        tracep->declBit(c+18597,"ysyxSoCFull fpga axi4yank_1 awsel_14", false,-1);
        tracep->declBit(c+18598,"ysyxSoCFull fpga axi4yank_1 awsel_15", false,-1);
        tracep->declBit(c+5050,"ysyxSoCFull fpga axi4yank_1 bsel_0", false,-1);
        tracep->declBit(c+5051,"ysyxSoCFull fpga axi4yank_1 bsel_1", false,-1);
        tracep->declBit(c+5052,"ysyxSoCFull fpga axi4yank_1 bsel_2", false,-1);
        tracep->declBit(c+5053,"ysyxSoCFull fpga axi4yank_1 bsel_3", false,-1);
        tracep->declBit(c+5054,"ysyxSoCFull fpga axi4yank_1 bsel_4", false,-1);
        tracep->declBit(c+5055,"ysyxSoCFull fpga axi4yank_1 bsel_5", false,-1);
        tracep->declBit(c+5056,"ysyxSoCFull fpga axi4yank_1 bsel_6", false,-1);
        tracep->declBit(c+5057,"ysyxSoCFull fpga axi4yank_1 bsel_7", false,-1);
        tracep->declBit(c+5058,"ysyxSoCFull fpga axi4yank_1 bsel_8", false,-1);
        tracep->declBit(c+5059,"ysyxSoCFull fpga axi4yank_1 bsel_9", false,-1);
        tracep->declBit(c+5060,"ysyxSoCFull fpga axi4yank_1 bsel_10", false,-1);
        tracep->declBit(c+5061,"ysyxSoCFull fpga axi4yank_1 bsel_11", false,-1);
        tracep->declBit(c+5062,"ysyxSoCFull fpga axi4yank_1 bsel_12", false,-1);
        tracep->declBit(c+5063,"ysyxSoCFull fpga axi4yank_1 bsel_13", false,-1);
        tracep->declBit(c+5064,"ysyxSoCFull fpga axi4yank_1 bsel_14", false,-1);
        tracep->declBit(c+5065,"ysyxSoCFull fpga axi4yank_1 bsel_15", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility reset", false,-1);
        tracep->declBit(c+4842,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+18551,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4843,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+4844,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+4845,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4846,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4847,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5066+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4845,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5083,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5084,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15558,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5085+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4846,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5083,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5084,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15558,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5102+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4847,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5083,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5084,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15558,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5084,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5083,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5119,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+5120,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+5121,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility empty", false,-1);
        tracep->declBit(c+5122,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility full", false,-1);
        tracep->declBit(c+18599,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+5123,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+5124,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility wrap", false,-1);
        tracep->declBit(c+5125,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+4848,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+18552,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+4850,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+4851,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5126+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4851,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5144,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15559,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5145+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5144,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15559,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5162+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5143,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5144,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15559,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5144,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5179,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+5180,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+5181,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+5182,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+18600,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+5183,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+5184,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+5185,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+4854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+18553,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4855,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+4856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+4857,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4859,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5186+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4857,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5203,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5204,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15560,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5205+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5203,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5204,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15560,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5222+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4859,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5203,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5204,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15560,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5204,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5203,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5239,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+5240,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+5241,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+5242,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+18601,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+5243,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+5244,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+5245,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+4860,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+18554,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4861,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+4862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+4863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5246+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5263,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5264,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15561,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5265+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5263,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5264,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15561,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5282+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5263,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5264,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15561,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5264,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5263,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5299,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+5300,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+5301,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+5302,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+18602,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+5303,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+5304,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+5305,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+4866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+18555,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+4868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+4869,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4870,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4871,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5306+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4869,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5323,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5324,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15562,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5325+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4870,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5323,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5324,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15562,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5342+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4871,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5323,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5324,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15562,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5324,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5323,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5359,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+5360,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+5361,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+5362,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+18603,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+5363,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+5364,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+5365,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+4872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+18556,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+4874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+4875,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4877,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5366+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4875,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5383,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5384,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15563,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5385+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5383,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5384,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15563,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5402+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4877,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5383,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5384,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15563,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5384,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5383,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5419,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+5420,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+5421,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+5422,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+18604,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+5423,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+5424,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+5425,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+4878,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+18557,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4879,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+4880,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+4881,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4882,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4883,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5426+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4881,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15564,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5445+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4882,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15564,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5462+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4883,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5443,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5444,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15564,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5444,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5479,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+5480,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+5481,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+5482,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+18605,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+5483,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+5484,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+5485,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+4884,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+18558,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4885,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+4886,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+4887,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5486+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4887,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15565,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5487+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15565,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5488+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15565,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4886,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+4884,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+18606,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+5489,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+4890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+18559,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+4892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+4893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4894,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4895,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5490+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15566,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5491+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4894,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15566,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5492+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4895,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15566,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+4890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+18607,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+5493,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+4896,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+18560,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4897,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+4898,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+4899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4900,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4901,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5494+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15567,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5495+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4900,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15567,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5496+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4901,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15567,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4898,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+4896,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+18608,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+5497,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+4902,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+18561,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4903,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+4904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+4905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4907,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5498+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15568,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5499+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4906,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15568,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5500+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4907,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15568,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+4902,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+18609,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+5501,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+4908,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+18562,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4909,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+4910,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+4911,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5502+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4911,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15569,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5503+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15569,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5504+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15569,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4910,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+4908,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+18610,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+5505,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+4914,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+18563,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4915,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+4916,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+4917,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4918,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4919,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5506+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4917,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15570,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5507+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4918,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15570,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5508+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4919,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15570,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4916,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+4914,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+18611,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+5509,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+4920,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+18564,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4921,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+4922,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+4923,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4924,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4925,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5510+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4923,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15571,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5511+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4924,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15571,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5512+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4925,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15571,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4922,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+4920,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+5513,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+4926,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+18565,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4927,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+4928,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+4929,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4930,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4931,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5514+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4929,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15572,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5515+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4930,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15572,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5516+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4931,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15572,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4928,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+4926,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+5517,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+4932,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+18566,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4933,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+4934,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+4935,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4936,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4937,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5518+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4935,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15573,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5519+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4936,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15573,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5520+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4937,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15573,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4934,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+4932,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+5521,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+4938,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+18567,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+4940,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+4941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4942,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4943,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5522+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5539,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5540,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15574,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5541+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4942,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5539,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5540,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15574,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5558+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4943,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5539,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15574,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5539,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5575,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+5576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+5577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+5578,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+5579,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+5580,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+5581,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+4944,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+18568,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4945,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+4946,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+4947,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4948,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4949,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5582+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4947,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5599,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5600,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15575,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5601+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4948,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5599,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5600,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15575,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5618+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4949,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5599,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5600,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15575,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5600,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5599,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5635,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+5636,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+5637,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+5638,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+5639,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+5640,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+5641,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+4950,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+18569,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4951,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+4952,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+4953,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4954,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4955,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5642+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4953,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5659,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5660,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5661+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4954,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5659,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5660,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5678+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4955,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5659,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5660,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5660,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5659,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5695,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+5696,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+5697,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+5698,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+5699,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+5700,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+5701,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+4956,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+18570,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4957,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+4958,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+4959,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4960,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4961,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5702+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4959,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5719,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5720,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5721+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4960,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5719,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5720,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5738+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4961,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5719,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5720,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5720,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5719,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5755,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+5756,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+5757,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+5758,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+5759,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+5760,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+5761,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+4962,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+18571,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4963,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+4964,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+4965,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4966,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4967,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5762+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4965,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5779,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5780,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15578,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5781+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4966,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5779,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5780,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15578,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5798+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4967,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5779,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5780,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15578,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5780,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5779,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+5816,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+5817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+5818,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+18619,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+5819,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+5820,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+5821,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+4968,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+18572,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4969,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+4970,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+4971,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4972,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4973,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5822+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4971,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5839,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5840,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15579,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5841+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4972,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5839,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5840,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15579,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5858+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4973,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5839,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5840,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15579,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5840,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5839,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5875,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+5876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+5877,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+5878,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+5879,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+5880,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+5881,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+4974,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+18573,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4975,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+4976,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+4977,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4978,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4979,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5882+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4977,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5900,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15580,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5901+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4978,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5900,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15580,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5918+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4979,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5900,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15580,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5900,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5935,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+5936,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+5937,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+5938,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+18621,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+5939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+5940,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+5941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+4980,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+18574,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4981,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+4982,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+4983,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4984,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4985,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5942+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4983,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15581,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5943+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4984,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15581,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5944+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4985,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15581,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4982,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+4980,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+18622,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+5945,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+4986,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+18575,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4987,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+4988,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+4989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5946+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15582,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5947+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15582,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5948+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15582,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4988,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+4986,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+18623,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+5949,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+4992,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+18576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4993,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+4994,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+4995,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4996,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4997,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5950+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4995,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15583,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5951+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+4996,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15583,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5952+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+4997,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15583,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4994,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+4992,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+18624,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+5953,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+4998,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+18577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+4999,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+5000,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+5001,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5002,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5003,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5954+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5001,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15584,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5955+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5002,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15584,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5956+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5003,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15584,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5000,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+4998,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+18625,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+5957,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+5004,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+18578,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5005,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+5006,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+5007,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5008,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5009,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5958+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5007,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15585,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5959+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5008,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15585,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5960+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5009,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15585,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5006,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+5004,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+18626,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+5961,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+5010,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+18579,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5011,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+5012,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+5013,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5014,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5015,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5962+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5013,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15586,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5963+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5014,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15586,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5964+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5015,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15586,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5012,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+5010,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+18627,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+5965,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+5016,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+18580,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5017,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+5018,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+5019,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5020,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5021,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5966+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5019,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15587,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5967+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5020,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15587,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5968+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5021,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15587,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5018,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+5016,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+18628,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+5969,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+5022,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+18581,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5023,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+5024,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+5025,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5026,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5027,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5970+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5025,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15588,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5971+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5026,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15588,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5972+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5027,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15588,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5024,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+5022,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+18629,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+5973,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+5028,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+18582,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5029,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+5030,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+5031,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5032,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5033,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5974+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5031,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15589,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5975+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5032,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15589,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5976+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5033,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15589,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5030,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+5028,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+18630,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+5977,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint reset", false,-1);
        tracep->declBit(c+15415,"ysyxSoCFull fpga axi4deint auto_in_awready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga axi4deint auto_in_awvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4deint auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4deint auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4deint auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4deint auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4deint auto_in_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4deint auto_in_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4deint auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4deint auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4deint auto_in_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4deint auto_in_bvalid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4deint auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4deint auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3574,"ysyxSoCFull fpga axi4deint auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3575,"ysyxSoCFull fpga axi4deint auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3576,"ysyxSoCFull fpga axi4deint auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+15416,"ysyxSoCFull fpga axi4deint auto_in_arready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga axi4deint auto_in_arvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4deint auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4deint auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4deint auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4deint auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+3580,"ysyxSoCFull fpga axi4deint auto_in_rready", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull fpga axi4deint auto_in_rvalid", false,-1);
        tracep->declBus(c+3582,"ysyxSoCFull fpga axi4deint auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+3507,"ysyxSoCFull fpga axi4deint auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3583,"ysyxSoCFull fpga axi4deint auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3584,"ysyxSoCFull fpga axi4deint auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3585,"ysyxSoCFull fpga axi4deint auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3586,"ysyxSoCFull fpga axi4deint auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+3587,"ysyxSoCFull fpga axi4deint auto_in_rlast", false,-1);
        tracep->declBit(c+15415,"ysyxSoCFull fpga axi4deint auto_out_awready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga axi4deint auto_out_awvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4deint auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4deint auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4deint auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4deint auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4deint auto_out_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4deint auto_out_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4deint auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4deint auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4deint auto_out_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4deint auto_out_bvalid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4deint auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4deint auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3574,"ysyxSoCFull fpga axi4deint auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3575,"ysyxSoCFull fpga axi4deint auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3576,"ysyxSoCFull fpga axi4deint auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+15416,"ysyxSoCFull fpga axi4deint auto_out_arready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga axi4deint auto_out_arvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4deint auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4deint auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4deint auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4deint auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+3567,"ysyxSoCFull fpga axi4deint auto_out_rready", false,-1);
        tracep->declBit(c+3568,"ysyxSoCFull fpga axi4deint auto_out_rvalid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_0_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_0_reset", false,-1);
        tracep->declBit(c+5978,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_ready", false,-1);
        tracep->declBit(c+5979,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_last", false,-1);
        tracep->declBit(c+5980,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_ready", false,-1);
        tracep->declBit(c+5981,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_valid", false,-1);
        tracep->declBus(c+5982,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5983,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5985,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5986,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5987,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5988,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5989,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_1_reset", false,-1);
        tracep->declBit(c+5990,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_ready", false,-1);
        tracep->declBit(c+5991,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_last", false,-1);
        tracep->declBit(c+5992,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_ready", false,-1);
        tracep->declBit(c+5993,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_valid", false,-1);
        tracep->declBus(c+5994,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5995,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5997,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5998,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5999,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6000,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6001,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_2_reset", false,-1);
        tracep->declBit(c+6002,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_ready", false,-1);
        tracep->declBit(c+6003,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_last", false,-1);
        tracep->declBit(c+6004,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_ready", false,-1);
        tracep->declBit(c+6005,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_valid", false,-1);
        tracep->declBus(c+6006,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6007,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6009,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6010,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6011,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6012,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6013,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_3_reset", false,-1);
        tracep->declBit(c+6014,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_ready", false,-1);
        tracep->declBit(c+6015,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_last", false,-1);
        tracep->declBit(c+6016,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_ready", false,-1);
        tracep->declBit(c+6017,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_valid", false,-1);
        tracep->declBus(c+6018,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6019,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6021,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6022,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6023,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6024,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6025,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_4_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_4_reset", false,-1);
        tracep->declBit(c+6026,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_ready", false,-1);
        tracep->declBit(c+6027,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_last", false,-1);
        tracep->declBit(c+6028,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_ready", false,-1);
        tracep->declBit(c+6029,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_valid", false,-1);
        tracep->declBus(c+6030,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6031,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6033,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6034,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6035,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6036,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6037,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_5_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_5_reset", false,-1);
        tracep->declBit(c+6038,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_ready", false,-1);
        tracep->declBit(c+6039,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_last", false,-1);
        tracep->declBit(c+6040,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_ready", false,-1);
        tracep->declBit(c+6041,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_valid", false,-1);
        tracep->declBus(c+6042,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6043,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6045,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6046,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6047,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6048,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6049,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_6_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_6_reset", false,-1);
        tracep->declBit(c+6050,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_ready", false,-1);
        tracep->declBit(c+6051,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_last", false,-1);
        tracep->declBit(c+6052,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_ready", false,-1);
        tracep->declBit(c+6053,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_valid", false,-1);
        tracep->declBus(c+6054,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6055,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6057,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6058,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6059,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6060,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6061,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_7_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_7_reset", false,-1);
        tracep->declBit(c+6062,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_ready", false,-1);
        tracep->declBit(c+6063,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_last", false,-1);
        tracep->declBit(c+6064,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_ready", false,-1);
        tracep->declBit(c+6065,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_valid", false,-1);
        tracep->declBus(c+6066,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6067,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6069,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6070,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6071,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6072,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6073,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_8_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_8_reset", false,-1);
        tracep->declBit(c+6074,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_ready", false,-1);
        tracep->declBit(c+6075,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_last", false,-1);
        tracep->declBit(c+6076,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_ready", false,-1);
        tracep->declBit(c+6077,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_valid", false,-1);
        tracep->declBus(c+6078,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6079,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6081,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6082,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6083,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6084,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6085,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_9_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_9_reset", false,-1);
        tracep->declBit(c+6086,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_ready", false,-1);
        tracep->declBit(c+6087,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_last", false,-1);
        tracep->declBit(c+6088,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_ready", false,-1);
        tracep->declBit(c+6089,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_valid", false,-1);
        tracep->declBus(c+6090,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6091,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6093,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6094,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6095,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6096,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6097,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_10_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_10_reset", false,-1);
        tracep->declBit(c+6098,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_ready", false,-1);
        tracep->declBit(c+6099,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_last", false,-1);
        tracep->declBit(c+6100,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_ready", false,-1);
        tracep->declBit(c+6101,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_valid", false,-1);
        tracep->declBus(c+6102,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6103,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6105,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6106,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6107,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6108,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6109,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_11_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_11_reset", false,-1);
        tracep->declBit(c+6110,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_ready", false,-1);
        tracep->declBit(c+6111,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_last", false,-1);
        tracep->declBit(c+6112,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_ready", false,-1);
        tracep->declBit(c+6113,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_valid", false,-1);
        tracep->declBus(c+6114,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6115,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6117,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6118,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6119,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6120,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6121,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_12_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_12_reset", false,-1);
        tracep->declBit(c+6122,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_ready", false,-1);
        tracep->declBit(c+6123,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_last", false,-1);
        tracep->declBit(c+6124,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_ready", false,-1);
        tracep->declBit(c+6125,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_valid", false,-1);
        tracep->declBus(c+6126,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6127,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6129,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6130,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6131,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6132,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6133,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_13_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_13_reset", false,-1);
        tracep->declBit(c+6134,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_ready", false,-1);
        tracep->declBit(c+6135,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_last", false,-1);
        tracep->declBit(c+6136,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_ready", false,-1);
        tracep->declBit(c+6137,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_valid", false,-1);
        tracep->declBus(c+6138,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6139,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6141,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6142,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6143,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6144,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6145,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_14_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_14_reset", false,-1);
        tracep->declBit(c+6146,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_ready", false,-1);
        tracep->declBit(c+6147,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_last", false,-1);
        tracep->declBit(c+6148,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_ready", false,-1);
        tracep->declBit(c+6149,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_valid", false,-1);
        tracep->declBus(c+6150,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6151,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6153,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6154,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6155,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6156,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6157,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4deint qs_queue_15_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4deint qs_queue_15_reset", false,-1);
        tracep->declBit(c+6158,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_ready", false,-1);
        tracep->declBit(c+6159,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_valid", false,-1);
        tracep->declBus(c+3569,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3570,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3572,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3577,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3578,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3579,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_last", false,-1);
        tracep->declBit(c+6160,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_ready", false,-1);
        tracep->declBit(c+6161,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_valid", false,-1);
        tracep->declBus(c+6162,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6163,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6165,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6166,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6167,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6168,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6169,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_last", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull fpga axi4deint locked", false,-1);
        tracep->declBus(c+6170,"ysyxSoCFull fpga axi4deint deq_id", false,-1, 3,0);
        tracep->declBus(c+6171,"ysyxSoCFull fpga axi4deint deq_OH", false,-1, 15,0);
        tracep->declBus(c+6172,"ysyxSoCFull fpga axi4deint enq_OH", false,-1, 15,0);
        tracep->declBus(c+6173,"ysyxSoCFull fpga axi4deint pending_count", false,-1, 3,0);
        tracep->declBit(c+6158,"ysyxSoCFull fpga axi4deint enq_readys_15", false,-1);
        tracep->declBit(c+6146,"ysyxSoCFull fpga axi4deint enq_readys_14", false,-1);
        tracep->declBit(c+6134,"ysyxSoCFull fpga axi4deint enq_readys_13", false,-1);
        tracep->declBit(c+6122,"ysyxSoCFull fpga axi4deint enq_readys_12", false,-1);
        tracep->declBit(c+6110,"ysyxSoCFull fpga axi4deint enq_readys_11", false,-1);
        tracep->declBit(c+6098,"ysyxSoCFull fpga axi4deint enq_readys_10", false,-1);
        tracep->declBit(c+6086,"ysyxSoCFull fpga axi4deint enq_readys_9", false,-1);
        tracep->declBit(c+6074,"ysyxSoCFull fpga axi4deint enq_readys_8", false,-1);
        tracep->declBit(c+6062,"ysyxSoCFull fpga axi4deint enq_readys_7", false,-1);
        tracep->declBit(c+6050,"ysyxSoCFull fpga axi4deint enq_readys_6", false,-1);
        tracep->declBit(c+6038,"ysyxSoCFull fpga axi4deint enq_readys_5", false,-1);
        tracep->declBit(c+6026,"ysyxSoCFull fpga axi4deint enq_readys_4", false,-1);
        tracep->declBit(c+6014,"ysyxSoCFull fpga axi4deint enq_readys_3", false,-1);
        tracep->declBit(c+6002,"ysyxSoCFull fpga axi4deint enq_readys_2", false,-1);
        tracep->declBit(c+5990,"ysyxSoCFull fpga axi4deint enq_readys_1", false,-1);
        tracep->declBit(c+5978,"ysyxSoCFull fpga axi4deint enq_readys_0", false,-1);
        tracep->declBit(c+6174,"ysyxSoCFull fpga axi4deint bundleOut_0_rready", false,-1);
        tracep->declBit(c+6175,"ysyxSoCFull fpga axi4deint pending_inc", false,-1);
        tracep->declBit(c+6169,"ysyxSoCFull fpga axi4deint deq_bits_15_last", false,-1);
        tracep->declBit(c+6157,"ysyxSoCFull fpga axi4deint deq_bits_14_last", false,-1);
        tracep->declBit(c+6145,"ysyxSoCFull fpga axi4deint deq_bits_13_last", false,-1);
        tracep->declBit(c+6133,"ysyxSoCFull fpga axi4deint deq_bits_12_last", false,-1);
        tracep->declBit(c+6121,"ysyxSoCFull fpga axi4deint deq_bits_11_last", false,-1);
        tracep->declBit(c+6109,"ysyxSoCFull fpga axi4deint deq_bits_10_last", false,-1);
        tracep->declBit(c+6097,"ysyxSoCFull fpga axi4deint deq_bits_9_last", false,-1);
        tracep->declBit(c+6085,"ysyxSoCFull fpga axi4deint deq_bits_8_last", false,-1);
        tracep->declBit(c+6073,"ysyxSoCFull fpga axi4deint deq_bits_7_last", false,-1);
        tracep->declBit(c+6061,"ysyxSoCFull fpga axi4deint deq_bits_6_last", false,-1);
        tracep->declBit(c+6049,"ysyxSoCFull fpga axi4deint deq_bits_5_last", false,-1);
        tracep->declBit(c+6037,"ysyxSoCFull fpga axi4deint deq_bits_4_last", false,-1);
        tracep->declBit(c+6025,"ysyxSoCFull fpga axi4deint deq_bits_3_last", false,-1);
        tracep->declBit(c+6013,"ysyxSoCFull fpga axi4deint deq_bits_2_last", false,-1);
        tracep->declBit(c+6001,"ysyxSoCFull fpga axi4deint deq_bits_1_last", false,-1);
        tracep->declBit(c+5989,"ysyxSoCFull fpga axi4deint deq_bits_0_last", false,-1);
        tracep->declBit(c+6176,"ysyxSoCFull fpga axi4deint bundleIn_0_rlast", false,-1);
        tracep->declBit(c+6177,"ysyxSoCFull fpga axi4deint pending_dec", false,-1);
        tracep->declBus(c+6178,"ysyxSoCFull fpga axi4deint pending_next", false,-1, 3,0);
        tracep->declBit(c+6179,"ysyxSoCFull fpga axi4deint pending_lo_lo_lo_lo", false,-1);
        tracep->declBus(c+6180,"ysyxSoCFull fpga axi4deint pending_count_1", false,-1, 3,0);
        tracep->declBit(c+6181,"ysyxSoCFull fpga axi4deint pending_inc_1", false,-1);
        tracep->declBit(c+6182,"ysyxSoCFull fpga axi4deint pending_dec_1", false,-1);
        tracep->declBus(c+6183,"ysyxSoCFull fpga axi4deint pending_next_1", false,-1, 3,0);
        tracep->declBit(c+6184,"ysyxSoCFull fpga axi4deint pending_lo_lo_lo_hi", false,-1);
        tracep->declBus(c+6185,"ysyxSoCFull fpga axi4deint pending_count_2", false,-1, 3,0);
        tracep->declBit(c+6186,"ysyxSoCFull fpga axi4deint pending_inc_2", false,-1);
        tracep->declBit(c+6187,"ysyxSoCFull fpga axi4deint pending_dec_2", false,-1);
        tracep->declBus(c+6188,"ysyxSoCFull fpga axi4deint pending_next_2", false,-1, 3,0);
        tracep->declBit(c+6189,"ysyxSoCFull fpga axi4deint pending_lo_lo_hi_lo", false,-1);
        tracep->declBus(c+6190,"ysyxSoCFull fpga axi4deint pending_count_3", false,-1, 3,0);
        tracep->declBit(c+6191,"ysyxSoCFull fpga axi4deint pending_inc_3", false,-1);
        tracep->declBit(c+6192,"ysyxSoCFull fpga axi4deint pending_dec_3", false,-1);
        tracep->declBus(c+6193,"ysyxSoCFull fpga axi4deint pending_next_3", false,-1, 3,0);
        tracep->declBit(c+6194,"ysyxSoCFull fpga axi4deint pending_lo_lo_hi_hi", false,-1);
        tracep->declBus(c+6195,"ysyxSoCFull fpga axi4deint pending_count_4", false,-1, 3,0);
        tracep->declBit(c+6196,"ysyxSoCFull fpga axi4deint pending_inc_4", false,-1);
        tracep->declBit(c+6197,"ysyxSoCFull fpga axi4deint pending_dec_4", false,-1);
        tracep->declBus(c+6198,"ysyxSoCFull fpga axi4deint pending_next_4", false,-1, 3,0);
        tracep->declBit(c+6199,"ysyxSoCFull fpga axi4deint pending_lo_hi_lo_lo", false,-1);
        tracep->declBus(c+6200,"ysyxSoCFull fpga axi4deint pending_count_5", false,-1, 3,0);
        tracep->declBit(c+6201,"ysyxSoCFull fpga axi4deint pending_inc_5", false,-1);
        tracep->declBit(c+6202,"ysyxSoCFull fpga axi4deint pending_dec_5", false,-1);
        tracep->declBus(c+6203,"ysyxSoCFull fpga axi4deint pending_next_5", false,-1, 3,0);
        tracep->declBit(c+6204,"ysyxSoCFull fpga axi4deint pending_lo_hi_lo_hi", false,-1);
        tracep->declBus(c+6205,"ysyxSoCFull fpga axi4deint pending_count_6", false,-1, 3,0);
        tracep->declBit(c+6206,"ysyxSoCFull fpga axi4deint pending_inc_6", false,-1);
        tracep->declBit(c+6207,"ysyxSoCFull fpga axi4deint pending_dec_6", false,-1);
        tracep->declBus(c+6208,"ysyxSoCFull fpga axi4deint pending_next_6", false,-1, 3,0);
        tracep->declBit(c+6209,"ysyxSoCFull fpga axi4deint pending_lo_hi_hi_lo", false,-1);
        tracep->declBus(c+6210,"ysyxSoCFull fpga axi4deint pending_count_7", false,-1, 3,0);
        tracep->declBit(c+6211,"ysyxSoCFull fpga axi4deint pending_inc_7", false,-1);
        tracep->declBit(c+6212,"ysyxSoCFull fpga axi4deint pending_dec_7", false,-1);
        tracep->declBus(c+6213,"ysyxSoCFull fpga axi4deint pending_next_7", false,-1, 3,0);
        tracep->declBit(c+6214,"ysyxSoCFull fpga axi4deint pending_lo_hi_hi_hi", false,-1);
        tracep->declBus(c+6215,"ysyxSoCFull fpga axi4deint pending_count_8", false,-1, 3,0);
        tracep->declBit(c+6216,"ysyxSoCFull fpga axi4deint pending_inc_8", false,-1);
        tracep->declBit(c+6217,"ysyxSoCFull fpga axi4deint pending_dec_8", false,-1);
        tracep->declBus(c+6218,"ysyxSoCFull fpga axi4deint pending_next_8", false,-1, 3,0);
        tracep->declBit(c+6219,"ysyxSoCFull fpga axi4deint pending_hi_lo_lo_lo", false,-1);
        tracep->declBus(c+6220,"ysyxSoCFull fpga axi4deint pending_count_9", false,-1, 3,0);
        tracep->declBit(c+6221,"ysyxSoCFull fpga axi4deint pending_inc_9", false,-1);
        tracep->declBit(c+6222,"ysyxSoCFull fpga axi4deint pending_dec_9", false,-1);
        tracep->declBus(c+6223,"ysyxSoCFull fpga axi4deint pending_next_9", false,-1, 3,0);
        tracep->declBit(c+6224,"ysyxSoCFull fpga axi4deint pending_hi_lo_lo_hi", false,-1);
        tracep->declBus(c+6225,"ysyxSoCFull fpga axi4deint pending_count_10", false,-1, 3,0);
        tracep->declBit(c+6226,"ysyxSoCFull fpga axi4deint pending_inc_10", false,-1);
        tracep->declBit(c+6227,"ysyxSoCFull fpga axi4deint pending_dec_10", false,-1);
        tracep->declBus(c+6228,"ysyxSoCFull fpga axi4deint pending_next_10", false,-1, 3,0);
        tracep->declBit(c+6229,"ysyxSoCFull fpga axi4deint pending_hi_lo_hi_lo", false,-1);
        tracep->declBus(c+6230,"ysyxSoCFull fpga axi4deint pending_count_11", false,-1, 3,0);
        tracep->declBit(c+6231,"ysyxSoCFull fpga axi4deint pending_inc_11", false,-1);
        tracep->declBit(c+6232,"ysyxSoCFull fpga axi4deint pending_dec_11", false,-1);
        tracep->declBus(c+6233,"ysyxSoCFull fpga axi4deint pending_next_11", false,-1, 3,0);
        tracep->declBit(c+6234,"ysyxSoCFull fpga axi4deint pending_hi_lo_hi_hi", false,-1);
        tracep->declBus(c+6235,"ysyxSoCFull fpga axi4deint pending_count_12", false,-1, 3,0);
        tracep->declBit(c+6236,"ysyxSoCFull fpga axi4deint pending_inc_12", false,-1);
        tracep->declBit(c+6237,"ysyxSoCFull fpga axi4deint pending_dec_12", false,-1);
        tracep->declBus(c+6238,"ysyxSoCFull fpga axi4deint pending_next_12", false,-1, 3,0);
        tracep->declBit(c+6239,"ysyxSoCFull fpga axi4deint pending_hi_hi_lo_lo", false,-1);
        tracep->declBus(c+6240,"ysyxSoCFull fpga axi4deint pending_count_13", false,-1, 3,0);
        tracep->declBit(c+6241,"ysyxSoCFull fpga axi4deint pending_inc_13", false,-1);
        tracep->declBit(c+6242,"ysyxSoCFull fpga axi4deint pending_dec_13", false,-1);
        tracep->declBus(c+6243,"ysyxSoCFull fpga axi4deint pending_next_13", false,-1, 3,0);
        tracep->declBit(c+6244,"ysyxSoCFull fpga axi4deint pending_hi_hi_lo_hi", false,-1);
        tracep->declBus(c+6245,"ysyxSoCFull fpga axi4deint pending_count_14", false,-1, 3,0);
        tracep->declBit(c+6246,"ysyxSoCFull fpga axi4deint pending_inc_14", false,-1);
        tracep->declBit(c+6247,"ysyxSoCFull fpga axi4deint pending_dec_14", false,-1);
        tracep->declBus(c+6248,"ysyxSoCFull fpga axi4deint pending_next_14", false,-1, 3,0);
        tracep->declBit(c+6249,"ysyxSoCFull fpga axi4deint pending_hi_hi_hi_lo", false,-1);
        tracep->declBus(c+6250,"ysyxSoCFull fpga axi4deint pending_count_15", false,-1, 3,0);
        tracep->declBit(c+6251,"ysyxSoCFull fpga axi4deint pending_inc_15", false,-1);
        tracep->declBit(c+6252,"ysyxSoCFull fpga axi4deint pending_dec_15", false,-1);
        tracep->declBus(c+6253,"ysyxSoCFull fpga axi4deint pending_next_15", false,-1, 3,0);
        tracep->declBit(c+6254,"ysyxSoCFull fpga axi4deint pending_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+6255,"ysyxSoCFull fpga axi4deint pending_lo", false,-1, 7,0);
        tracep->declBus(c+6256,"ysyxSoCFull fpga axi4deint pending", false,-1, 15,0);
        tracep->declBus(c+6257,"ysyxSoCFull fpga axi4deint winner", false,-1, 16,0);
        tracep->declBit(c+6258,"ysyxSoCFull fpga axi4deint deq_id_hi", false,-1);
        tracep->declBus(c+6259,"ysyxSoCFull fpga axi4deint deq_id_lo", false,-1, 15,0);
        tracep->declBit(c+6258,"ysyxSoCFull fpga axi4deint deq_id_hi_1", false,-1);
        tracep->declBus(c+6260,"ysyxSoCFull fpga axi4deint deq_id_hi_2", false,-1, 7,0);
        tracep->declBus(c+6261,"ysyxSoCFull fpga axi4deint deq_id_lo_1", false,-1, 7,0);
        tracep->declBit(c+6262,"ysyxSoCFull fpga axi4deint deq_id_hi_3", false,-1);
        tracep->declBus(c+6263,"ysyxSoCFull fpga axi4deint deq_id_hi_4", false,-1, 3,0);
        tracep->declBus(c+6264,"ysyxSoCFull fpga axi4deint deq_id_lo_2", false,-1, 3,0);
        tracep->declBit(c+6265,"ysyxSoCFull fpga axi4deint deq_id_hi_5", false,-1);
        tracep->declBus(c+6266,"ysyxSoCFull fpga axi4deint deq_id_hi_6", false,-1, 1,0);
        tracep->declBus(c+6267,"ysyxSoCFull fpga axi4deint deq_id_lo_3", false,-1, 1,0);
        tracep->declBit(c+6268,"ysyxSoCFull fpga axi4deint deq_id_hi_7", false,-1);
        tracep->declBit(c+6269,"ysyxSoCFull fpga axi4deint deq_id_lo_4", false,-1);
        tracep->declBit(c+5988,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_extra_id", false,-1);
        tracep->declBit(c+6000,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_extra_id", false,-1);
        tracep->declBit(c+6012,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_extra_id", false,-1);
        tracep->declBit(c+6024,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_extra_id", false,-1);
        tracep->declBit(c+6036,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_extra_id", false,-1);
        tracep->declBit(c+6048,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_extra_id", false,-1);
        tracep->declBit(c+6060,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_extra_id", false,-1);
        tracep->declBit(c+6072,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_extra_id", false,-1);
        tracep->declBit(c+6084,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_extra_id", false,-1);
        tracep->declBit(c+6096,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_extra_id", false,-1);
        tracep->declBit(c+6108,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_extra_id", false,-1);
        tracep->declBit(c+6120,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_extra_id", false,-1);
        tracep->declBit(c+6132,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_extra_id", false,-1);
        tracep->declBit(c+6144,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_extra_id", false,-1);
        tracep->declBit(c+6156,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_extra_id", false,-1);
        tracep->declBit(c+6168,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_extra_id", false,-1);
        tracep->declBus(c+5987,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+5999,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6011,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6023,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6035,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6047,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6059,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6071,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6083,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6095,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6107,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6119,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6131,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6143,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6155,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6167,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+5986,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5998,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6010,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6022,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6034,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6046,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6058,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6070,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6082,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6094,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6106,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6118,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6130,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6142,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6154,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6166,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5985,"ysyxSoCFull fpga axi4deint deq_bits_0_resp", false,-1, 1,0);
        tracep->declBus(c+5997,"ysyxSoCFull fpga axi4deint deq_bits_1_resp", false,-1, 1,0);
        tracep->declBus(c+6009,"ysyxSoCFull fpga axi4deint deq_bits_2_resp", false,-1, 1,0);
        tracep->declBus(c+6021,"ysyxSoCFull fpga axi4deint deq_bits_3_resp", false,-1, 1,0);
        tracep->declBus(c+6033,"ysyxSoCFull fpga axi4deint deq_bits_4_resp", false,-1, 1,0);
        tracep->declBus(c+6045,"ysyxSoCFull fpga axi4deint deq_bits_5_resp", false,-1, 1,0);
        tracep->declBus(c+6057,"ysyxSoCFull fpga axi4deint deq_bits_6_resp", false,-1, 1,0);
        tracep->declBus(c+6069,"ysyxSoCFull fpga axi4deint deq_bits_7_resp", false,-1, 1,0);
        tracep->declBus(c+6081,"ysyxSoCFull fpga axi4deint deq_bits_8_resp", false,-1, 1,0);
        tracep->declBus(c+6093,"ysyxSoCFull fpga axi4deint deq_bits_9_resp", false,-1, 1,0);
        tracep->declBus(c+6105,"ysyxSoCFull fpga axi4deint deq_bits_10_resp", false,-1, 1,0);
        tracep->declBus(c+6117,"ysyxSoCFull fpga axi4deint deq_bits_11_resp", false,-1, 1,0);
        tracep->declBus(c+6129,"ysyxSoCFull fpga axi4deint deq_bits_12_resp", false,-1, 1,0);
        tracep->declBus(c+6141,"ysyxSoCFull fpga axi4deint deq_bits_13_resp", false,-1, 1,0);
        tracep->declBus(c+6153,"ysyxSoCFull fpga axi4deint deq_bits_14_resp", false,-1, 1,0);
        tracep->declBus(c+6165,"ysyxSoCFull fpga axi4deint deq_bits_15_resp", false,-1, 1,0);
        tracep->declQuad(c+5983,"ysyxSoCFull fpga axi4deint deq_bits_0_data", false,-1, 63,0);
        tracep->declQuad(c+5995,"ysyxSoCFull fpga axi4deint deq_bits_1_data", false,-1, 63,0);
        tracep->declQuad(c+6007,"ysyxSoCFull fpga axi4deint deq_bits_2_data", false,-1, 63,0);
        tracep->declQuad(c+6019,"ysyxSoCFull fpga axi4deint deq_bits_3_data", false,-1, 63,0);
        tracep->declQuad(c+6031,"ysyxSoCFull fpga axi4deint deq_bits_4_data", false,-1, 63,0);
        tracep->declQuad(c+6043,"ysyxSoCFull fpga axi4deint deq_bits_5_data", false,-1, 63,0);
        tracep->declQuad(c+6055,"ysyxSoCFull fpga axi4deint deq_bits_6_data", false,-1, 63,0);
        tracep->declQuad(c+6067,"ysyxSoCFull fpga axi4deint deq_bits_7_data", false,-1, 63,0);
        tracep->declQuad(c+6079,"ysyxSoCFull fpga axi4deint deq_bits_8_data", false,-1, 63,0);
        tracep->declQuad(c+6091,"ysyxSoCFull fpga axi4deint deq_bits_9_data", false,-1, 63,0);
        tracep->declQuad(c+6103,"ysyxSoCFull fpga axi4deint deq_bits_10_data", false,-1, 63,0);
        tracep->declQuad(c+6115,"ysyxSoCFull fpga axi4deint deq_bits_11_data", false,-1, 63,0);
        tracep->declQuad(c+6127,"ysyxSoCFull fpga axi4deint deq_bits_12_data", false,-1, 63,0);
        tracep->declQuad(c+6139,"ysyxSoCFull fpga axi4deint deq_bits_13_data", false,-1, 63,0);
        tracep->declQuad(c+6151,"ysyxSoCFull fpga axi4deint deq_bits_14_data", false,-1, 63,0);
        tracep->declQuad(c+6163,"ysyxSoCFull fpga axi4deint deq_bits_15_data", false,-1, 63,0);
        tracep->declBus(c+5982,"ysyxSoCFull fpga axi4deint deq_bits_0_id", false,-1, 3,0);
        tracep->declBus(c+5994,"ysyxSoCFull fpga axi4deint deq_bits_1_id", false,-1, 3,0);
        tracep->declBus(c+6006,"ysyxSoCFull fpga axi4deint deq_bits_2_id", false,-1, 3,0);
        tracep->declBus(c+6018,"ysyxSoCFull fpga axi4deint deq_bits_3_id", false,-1, 3,0);
        tracep->declBus(c+6030,"ysyxSoCFull fpga axi4deint deq_bits_4_id", false,-1, 3,0);
        tracep->declBus(c+6042,"ysyxSoCFull fpga axi4deint deq_bits_5_id", false,-1, 3,0);
        tracep->declBus(c+6054,"ysyxSoCFull fpga axi4deint deq_bits_6_id", false,-1, 3,0);
        tracep->declBus(c+6066,"ysyxSoCFull fpga axi4deint deq_bits_7_id", false,-1, 3,0);
        tracep->declBus(c+6078,"ysyxSoCFull fpga axi4deint deq_bits_8_id", false,-1, 3,0);
        tracep->declBus(c+6090,"ysyxSoCFull fpga axi4deint deq_bits_9_id", false,-1, 3,0);
        tracep->declBus(c+6102,"ysyxSoCFull fpga axi4deint deq_bits_10_id", false,-1, 3,0);
        tracep->declBus(c+6114,"ysyxSoCFull fpga axi4deint deq_bits_11_id", false,-1, 3,0);
        tracep->declBus(c+6126,"ysyxSoCFull fpga axi4deint deq_bits_12_id", false,-1, 3,0);
        tracep->declBus(c+6138,"ysyxSoCFull fpga axi4deint deq_bits_13_id", false,-1, 3,0);
        tracep->declBus(c+6150,"ysyxSoCFull fpga axi4deint deq_bits_14_id", false,-1, 3,0);
        tracep->declBus(c+6162,"ysyxSoCFull fpga axi4deint deq_bits_15_id", false,-1, 3,0);
        tracep->declBit(c+15415,"ysyxSoCFull fpga axi4index_1 auto_in_awready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga axi4index_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+18443,"ysyxSoCFull fpga axi4index_1 auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4index_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4index_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4index_1 auto_in_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4index_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4index_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4index_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4index_1 auto_in_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4index_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+3588,"ysyxSoCFull fpga axi4index_1 auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4index_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3574,"ysyxSoCFull fpga axi4index_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3575,"ysyxSoCFull fpga axi4index_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15416,"ysyxSoCFull fpga axi4index_1 auto_in_arready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga axi4index_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+18443,"ysyxSoCFull fpga axi4index_1 auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4index_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4index_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3580,"ysyxSoCFull fpga axi4index_1 auto_in_rready", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull fpga axi4index_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull fpga axi4index_1 auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+3507,"ysyxSoCFull fpga axi4index_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3583,"ysyxSoCFull fpga axi4index_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3584,"ysyxSoCFull fpga axi4index_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3585,"ysyxSoCFull fpga axi4index_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3587,"ysyxSoCFull fpga axi4index_1 auto_in_rlast", false,-1);
        tracep->declBit(c+15415,"ysyxSoCFull fpga axi4index_1 auto_out_awready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga axi4index_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4index_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga axi4index_1 auto_out_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga axi4index_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga axi4index_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga axi4index_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga axi4index_1 auto_out_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga axi4index_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+3564,"ysyxSoCFull fpga axi4index_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga axi4index_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3574,"ysyxSoCFull fpga axi4index_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3575,"ysyxSoCFull fpga axi4index_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3576,"ysyxSoCFull fpga axi4index_1 auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+15416,"ysyxSoCFull fpga axi4index_1 auto_out_arready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga axi4index_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+18438,"ysyxSoCFull fpga axi4index_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18441,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+3580,"ysyxSoCFull fpga axi4index_1 auto_out_rready", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull fpga axi4index_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+3582,"ysyxSoCFull fpga axi4index_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+3507,"ysyxSoCFull fpga axi4index_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3583,"ysyxSoCFull fpga axi4index_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3584,"ysyxSoCFull fpga axi4index_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3585,"ysyxSoCFull fpga axi4index_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3586,"ysyxSoCFull fpga axi4index_1 auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+3587,"ysyxSoCFull fpga axi4index_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4_1 reset", false,-1);
        tracep->declBit(c+18401,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18402,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18403,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3501,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+3502,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+3503,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3504,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3505,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3506,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3507,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3509,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+15415,"ysyxSoCFull fpga tl2axi4_1 auto_out_awready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull fpga tl2axi4_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+18443,"ysyxSoCFull fpga tl2axi4_1 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga tl2axi4_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga tl2axi4_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3561,"ysyxSoCFull fpga tl2axi4_1 auto_out_wready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga tl2axi4_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga tl2axi4_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga tl2axi4_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3562,"ysyxSoCFull fpga tl2axi4_1 auto_out_bready", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull fpga tl2axi4_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+3588,"ysyxSoCFull fpga tl2axi4_1 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+3565,"ysyxSoCFull fpga tl2axi4_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3574,"ysyxSoCFull fpga tl2axi4_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3575,"ysyxSoCFull fpga tl2axi4_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15416,"ysyxSoCFull fpga tl2axi4_1 auto_out_arready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull fpga tl2axi4_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+18443,"ysyxSoCFull fpga tl2axi4_1 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga tl2axi4_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga tl2axi4_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3580,"ysyxSoCFull fpga tl2axi4_1 auto_out_rready", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull fpga tl2axi4_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull fpga tl2axi4_1 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+3507,"ysyxSoCFull fpga tl2axi4_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3583,"ysyxSoCFull fpga tl2axi4_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3584,"ysyxSoCFull fpga tl2axi4_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3585,"ysyxSoCFull fpga tl2axi4_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3587,"ysyxSoCFull fpga tl2axi4_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4_1 monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4_1 monitor_reset", false,-1);
        tracep->declBit(c+18631,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18402,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18403,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3501,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+6270,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3503,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6271,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6272,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6273,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6274,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4_1 deq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4_1 deq_reset", false,-1);
        tracep->declBit(c+6275,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_ready", false,-1);
        tracep->declBit(c+18632,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18633,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_ready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15590,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+6276,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+18634,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+18635,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18520,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+18636,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+18443,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18638,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+18520,"ysyxSoCFull fpga tl2axi4_1 a_isPut", false,-1);
        tracep->declBus(c+6277,"ysyxSoCFull fpga tl2axi4_1 count_7", false,-1, 4,0);
        tracep->declBit(c+6278,"ysyxSoCFull fpga tl2axi4_1 idle_6", false,-1);
        tracep->declBit(c+6279,"ysyxSoCFull fpga tl2axi4_1 write_6", false,-1);
        tracep->declBit(c+15591,"ysyxSoCFull fpga tl2axi4_1 mismatch_6", false,-1);
        tracep->declBit(c+18639,"ysyxSoCFull fpga tl2axi4_1 idStall_6", false,-1);
        tracep->declBus(c+6280,"ysyxSoCFull fpga tl2axi4_1 count_6", false,-1, 4,0);
        tracep->declBit(c+6281,"ysyxSoCFull fpga tl2axi4_1 idle_5", false,-1);
        tracep->declBit(c+6282,"ysyxSoCFull fpga tl2axi4_1 write_5", false,-1);
        tracep->declBit(c+15592,"ysyxSoCFull fpga tl2axi4_1 mismatch_5", false,-1);
        tracep->declBit(c+18640,"ysyxSoCFull fpga tl2axi4_1 idStall_5", false,-1);
        tracep->declBus(c+6283,"ysyxSoCFull fpga tl2axi4_1 count_5", false,-1, 4,0);
        tracep->declBit(c+6284,"ysyxSoCFull fpga tl2axi4_1 idle_4", false,-1);
        tracep->declBit(c+6285,"ysyxSoCFull fpga tl2axi4_1 write_4", false,-1);
        tracep->declBit(c+15593,"ysyxSoCFull fpga tl2axi4_1 mismatch_4", false,-1);
        tracep->declBit(c+18641,"ysyxSoCFull fpga tl2axi4_1 idStall_4", false,-1);
        tracep->declBus(c+6286,"ysyxSoCFull fpga tl2axi4_1 count_4", false,-1, 4,0);
        tracep->declBit(c+6287,"ysyxSoCFull fpga tl2axi4_1 idle_3", false,-1);
        tracep->declBit(c+6288,"ysyxSoCFull fpga tl2axi4_1 write_3", false,-1);
        tracep->declBit(c+15594,"ysyxSoCFull fpga tl2axi4_1 mismatch_3", false,-1);
        tracep->declBit(c+18642,"ysyxSoCFull fpga tl2axi4_1 idStall_3", false,-1);
        tracep->declBus(c+6289,"ysyxSoCFull fpga tl2axi4_1 count_3", false,-1, 4,0);
        tracep->declBit(c+6290,"ysyxSoCFull fpga tl2axi4_1 idle_2", false,-1);
        tracep->declBit(c+6291,"ysyxSoCFull fpga tl2axi4_1 write_2", false,-1);
        tracep->declBit(c+15595,"ysyxSoCFull fpga tl2axi4_1 mismatch_2", false,-1);
        tracep->declBit(c+18643,"ysyxSoCFull fpga tl2axi4_1 idStall_2", false,-1);
        tracep->declBus(c+6292,"ysyxSoCFull fpga tl2axi4_1 count_2", false,-1, 4,0);
        tracep->declBit(c+6293,"ysyxSoCFull fpga tl2axi4_1 idle_1", false,-1);
        tracep->declBit(c+6294,"ysyxSoCFull fpga tl2axi4_1 write_1", false,-1);
        tracep->declBit(c+15596,"ysyxSoCFull fpga tl2axi4_1 mismatch_1", false,-1);
        tracep->declBit(c+18644,"ysyxSoCFull fpga tl2axi4_1 idStall_1", false,-1);
        tracep->declBus(c+6295,"ysyxSoCFull fpga tl2axi4_1 count_1", false,-1, 4,0);
        tracep->declBit(c+6296,"ysyxSoCFull fpga tl2axi4_1 idle", false,-1);
        tracep->declBit(c+6297,"ysyxSoCFull fpga tl2axi4_1 write", false,-1);
        tracep->declBit(c+15597,"ysyxSoCFull fpga tl2axi4_1 mismatch", false,-1);
        tracep->declBit(c+18645,"ysyxSoCFull fpga tl2axi4_1 idStall_0", false,-1);
        tracep->declBit(c+6298,"ysyxSoCFull fpga tl2axi4_1 count_23", false,-1);
        tracep->declBit(c+6299,"ysyxSoCFull fpga tl2axi4_1 idle_22", false,-1);
        tracep->declBit(c+6300,"ysyxSoCFull fpga tl2axi4_1 count_22", false,-1);
        tracep->declBit(c+6301,"ysyxSoCFull fpga tl2axi4_1 idle_21", false,-1);
        tracep->declBit(c+6302,"ysyxSoCFull fpga tl2axi4_1 count_21", false,-1);
        tracep->declBit(c+6303,"ysyxSoCFull fpga tl2axi4_1 idle_20", false,-1);
        tracep->declBit(c+6304,"ysyxSoCFull fpga tl2axi4_1 count_20", false,-1);
        tracep->declBit(c+6305,"ysyxSoCFull fpga tl2axi4_1 idle_19", false,-1);
        tracep->declBit(c+6306,"ysyxSoCFull fpga tl2axi4_1 count_19", false,-1);
        tracep->declBit(c+6307,"ysyxSoCFull fpga tl2axi4_1 idle_18", false,-1);
        tracep->declBit(c+6308,"ysyxSoCFull fpga tl2axi4_1 count_18", false,-1);
        tracep->declBit(c+6309,"ysyxSoCFull fpga tl2axi4_1 idle_17", false,-1);
        tracep->declBit(c+6310,"ysyxSoCFull fpga tl2axi4_1 count_17", false,-1);
        tracep->declBit(c+6311,"ysyxSoCFull fpga tl2axi4_1 idle_16", false,-1);
        tracep->declBit(c+6312,"ysyxSoCFull fpga tl2axi4_1 count_16", false,-1);
        tracep->declBit(c+6313,"ysyxSoCFull fpga tl2axi4_1 idle_15", false,-1);
        tracep->declBit(c+6314,"ysyxSoCFull fpga tl2axi4_1 count_15", false,-1);
        tracep->declBit(c+6315,"ysyxSoCFull fpga tl2axi4_1 idle_14", false,-1);
        tracep->declBit(c+6316,"ysyxSoCFull fpga tl2axi4_1 count_14", false,-1);
        tracep->declBit(c+6317,"ysyxSoCFull fpga tl2axi4_1 idle_13", false,-1);
        tracep->declBit(c+6318,"ysyxSoCFull fpga tl2axi4_1 count_13", false,-1);
        tracep->declBit(c+6319,"ysyxSoCFull fpga tl2axi4_1 idle_12", false,-1);
        tracep->declBit(c+6320,"ysyxSoCFull fpga tl2axi4_1 count_12", false,-1);
        tracep->declBit(c+6321,"ysyxSoCFull fpga tl2axi4_1 idle_11", false,-1);
        tracep->declBit(c+6322,"ysyxSoCFull fpga tl2axi4_1 count_11", false,-1);
        tracep->declBit(c+6323,"ysyxSoCFull fpga tl2axi4_1 idle_10", false,-1);
        tracep->declBit(c+6324,"ysyxSoCFull fpga tl2axi4_1 count_10", false,-1);
        tracep->declBit(c+6325,"ysyxSoCFull fpga tl2axi4_1 idle_9", false,-1);
        tracep->declBit(c+6326,"ysyxSoCFull fpga tl2axi4_1 count_9", false,-1);
        tracep->declBit(c+6327,"ysyxSoCFull fpga tl2axi4_1 idle_8", false,-1);
        tracep->declBit(c+6328,"ysyxSoCFull fpga tl2axi4_1 count_8", false,-1);
        tracep->declBit(c+6329,"ysyxSoCFull fpga tl2axi4_1 idle_7", false,-1);
        tracep->declBus(c+6330,"ysyxSoCFull fpga tl2axi4_1 counter", false,-1, 4,0);
        tracep->declBit(c+6331,"ysyxSoCFull fpga tl2axi4_1 a_first", false,-1);
        tracep->declBit(c+18646,"ysyxSoCFull fpga tl2axi4_1 stall", false,-1);
        tracep->declBit(c+6332,"ysyxSoCFull fpga tl2axi4_1 doneAW", false,-1);
        tracep->declBit(c+6276,"ysyxSoCFull fpga tl2axi4_1 out_arw_ready", false,-1);
        tracep->declBit(c+6275,"ysyxSoCFull fpga tl2axi4_1 out_wready", false,-1);
        tracep->declBit(c+18647,"ysyxSoCFull fpga tl2axi4_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+18519,"ysyxSoCFull fpga tl2axi4_1 beats1_decode", false,-1, 4,0);
        tracep->declBus(c+18648,"ysyxSoCFull fpga tl2axi4_1 beats1", false,-1, 4,0);
        tracep->declBus(c+6333,"ysyxSoCFull fpga tl2axi4_1 counter1", false,-1, 4,0);
        tracep->declBit(c+15598,"ysyxSoCFull fpga tl2axi4_1 a_last", false,-1);
        tracep->declBit(c+18638,"ysyxSoCFull fpga tl2axi4_1 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull fpga tl2axi4_1 queue_arw_valid", false,-1);
        tracep->declBus(c+18649,"ysyxSoCFull fpga tl2axi4_1 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+18650,"ysyxSoCFull fpga tl2axi4_1 out_arw_valid", false,-1);
        tracep->declBit(c+6334,"ysyxSoCFull fpga tl2axi4_1 r_holds_d", false,-1);
        tracep->declBus(c+6335,"ysyxSoCFull fpga tl2axi4_1 b_delay", false,-1, 2,0);
        tracep->declBit(c+6336,"ysyxSoCFull fpga tl2axi4_1 r_wins", false,-1);
        tracep->declBit(c+3580,"ysyxSoCFull fpga tl2axi4_1 bundleOut_0_rready", false,-1);
        tracep->declBit(c+6337,"ysyxSoCFull fpga tl2axi4_1 bundleOut_0_bready", false,-1);
        tracep->declBit(c+6338,"ysyxSoCFull fpga tl2axi4_1 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+6339,"ysyxSoCFull fpga tl2axi4_1 r_first", false,-1);
        tracep->declBit(c+6340,"ysyxSoCFull fpga tl2axi4_1 r_denied_r", false,-1);
        tracep->declBit(c+6341,"ysyxSoCFull fpga tl2axi4_1 r_corrupt", false,-1);
        tracep->declBit(c+6342,"ysyxSoCFull fpga tl2axi4_1 b_denied", false,-1);
        tracep->declBit(c+6343,"ysyxSoCFull fpga tl2axi4_1 r_d_corrupt", false,-1);
        tracep->declBit(c+18651,"ysyxSoCFull fpga tl2axi4_1 a_sel_0", false,-1);
        tracep->declBit(c+18652,"ysyxSoCFull fpga tl2axi4_1 a_sel_1", false,-1);
        tracep->declBit(c+18653,"ysyxSoCFull fpga tl2axi4_1 a_sel_2", false,-1);
        tracep->declBit(c+18654,"ysyxSoCFull fpga tl2axi4_1 a_sel_3", false,-1);
        tracep->declBit(c+18655,"ysyxSoCFull fpga tl2axi4_1 a_sel_4", false,-1);
        tracep->declBit(c+18656,"ysyxSoCFull fpga tl2axi4_1 a_sel_5", false,-1);
        tracep->declBit(c+18657,"ysyxSoCFull fpga tl2axi4_1 a_sel_6", false,-1);
        tracep->declBit(c+18658,"ysyxSoCFull fpga tl2axi4_1 a_sel_7", false,-1);
        tracep->declBit(c+18659,"ysyxSoCFull fpga tl2axi4_1 a_sel_8", false,-1);
        tracep->declBit(c+18660,"ysyxSoCFull fpga tl2axi4_1 a_sel_9", false,-1);
        tracep->declBit(c+18661,"ysyxSoCFull fpga tl2axi4_1 a_sel_10", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull fpga tl2axi4_1 a_sel_11", false,-1);
        tracep->declBit(c+18663,"ysyxSoCFull fpga tl2axi4_1 a_sel_12", false,-1);
        tracep->declBit(c+18664,"ysyxSoCFull fpga tl2axi4_1 a_sel_13", false,-1);
        tracep->declBit(c+18665,"ysyxSoCFull fpga tl2axi4_1 a_sel_14", false,-1);
        tracep->declBit(c+18666,"ysyxSoCFull fpga tl2axi4_1 a_sel_15", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull fpga tl2axi4_1 a_sel_16", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull fpga tl2axi4_1 a_sel_17", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull fpga tl2axi4_1 a_sel_18", false,-1);
        tracep->declBit(c+18670,"ysyxSoCFull fpga tl2axi4_1 a_sel_19", false,-1);
        tracep->declBit(c+18671,"ysyxSoCFull fpga tl2axi4_1 a_sel_20", false,-1);
        tracep->declBit(c+18672,"ysyxSoCFull fpga tl2axi4_1 a_sel_21", false,-1);
        tracep->declBit(c+18673,"ysyxSoCFull fpga tl2axi4_1 a_sel_22", false,-1);
        tracep->declBus(c+6344,"ysyxSoCFull fpga tl2axi4_1 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+6345,"ysyxSoCFull fpga tl2axi4_1 d_sel_0", false,-1);
        tracep->declBit(c+6346,"ysyxSoCFull fpga tl2axi4_1 d_sel_1", false,-1);
        tracep->declBit(c+6347,"ysyxSoCFull fpga tl2axi4_1 d_sel_2", false,-1);
        tracep->declBit(c+6348,"ysyxSoCFull fpga tl2axi4_1 d_sel_3", false,-1);
        tracep->declBit(c+6349,"ysyxSoCFull fpga tl2axi4_1 d_sel_4", false,-1);
        tracep->declBit(c+6350,"ysyxSoCFull fpga tl2axi4_1 d_sel_5", false,-1);
        tracep->declBit(c+6351,"ysyxSoCFull fpga tl2axi4_1 d_sel_6", false,-1);
        tracep->declBit(c+6352,"ysyxSoCFull fpga tl2axi4_1 d_sel_7", false,-1);
        tracep->declBit(c+6353,"ysyxSoCFull fpga tl2axi4_1 d_sel_8", false,-1);
        tracep->declBit(c+6354,"ysyxSoCFull fpga tl2axi4_1 d_sel_9", false,-1);
        tracep->declBit(c+6355,"ysyxSoCFull fpga tl2axi4_1 d_sel_10", false,-1);
        tracep->declBit(c+6356,"ysyxSoCFull fpga tl2axi4_1 d_sel_11", false,-1);
        tracep->declBit(c+6357,"ysyxSoCFull fpga tl2axi4_1 d_sel_12", false,-1);
        tracep->declBit(c+6358,"ysyxSoCFull fpga tl2axi4_1 d_sel_13", false,-1);
        tracep->declBit(c+6359,"ysyxSoCFull fpga tl2axi4_1 d_sel_14", false,-1);
        tracep->declBit(c+6360,"ysyxSoCFull fpga tl2axi4_1 d_sel_15", false,-1);
        tracep->declBit(c+6361,"ysyxSoCFull fpga tl2axi4_1 d_sel_16", false,-1);
        tracep->declBit(c+6362,"ysyxSoCFull fpga tl2axi4_1 d_sel_17", false,-1);
        tracep->declBit(c+6363,"ysyxSoCFull fpga tl2axi4_1 d_sel_18", false,-1);
        tracep->declBit(c+6364,"ysyxSoCFull fpga tl2axi4_1 d_sel_19", false,-1);
        tracep->declBit(c+6365,"ysyxSoCFull fpga tl2axi4_1 d_sel_20", false,-1);
        tracep->declBit(c+6366,"ysyxSoCFull fpga tl2axi4_1 d_sel_21", false,-1);
        tracep->declBit(c+6367,"ysyxSoCFull fpga tl2axi4_1 d_sel_22", false,-1);
        tracep->declBit(c+6368,"ysyxSoCFull fpga tl2axi4_1 d_last", false,-1);
        tracep->declBit(c+18674,"ysyxSoCFull fpga tl2axi4_1 inc", false,-1);
        tracep->declBit(c+6369,"ysyxSoCFull fpga tl2axi4_1 dec", false,-1);
        tracep->declBit(c+18675,"ysyxSoCFull fpga tl2axi4_1 inc_1", false,-1);
        tracep->declBit(c+6370,"ysyxSoCFull fpga tl2axi4_1 dec_1", false,-1);
        tracep->declBit(c+18676,"ysyxSoCFull fpga tl2axi4_1 inc_2", false,-1);
        tracep->declBit(c+6371,"ysyxSoCFull fpga tl2axi4_1 dec_2", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull fpga tl2axi4_1 inc_3", false,-1);
        tracep->declBit(c+6372,"ysyxSoCFull fpga tl2axi4_1 dec_3", false,-1);
        tracep->declBit(c+18678,"ysyxSoCFull fpga tl2axi4_1 inc_4", false,-1);
        tracep->declBit(c+6373,"ysyxSoCFull fpga tl2axi4_1 dec_4", false,-1);
        tracep->declBit(c+18679,"ysyxSoCFull fpga tl2axi4_1 inc_5", false,-1);
        tracep->declBit(c+6374,"ysyxSoCFull fpga tl2axi4_1 dec_5", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull fpga tl2axi4_1 inc_6", false,-1);
        tracep->declBit(c+6375,"ysyxSoCFull fpga tl2axi4_1 dec_6", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull fpga tl2axi4_1 inc_7", false,-1);
        tracep->declBit(c+6376,"ysyxSoCFull fpga tl2axi4_1 dec_7", false,-1);
        tracep->declBit(c+18682,"ysyxSoCFull fpga tl2axi4_1 inc_8", false,-1);
        tracep->declBit(c+6377,"ysyxSoCFull fpga tl2axi4_1 dec_8", false,-1);
        tracep->declBit(c+18683,"ysyxSoCFull fpga tl2axi4_1 inc_9", false,-1);
        tracep->declBit(c+6378,"ysyxSoCFull fpga tl2axi4_1 dec_9", false,-1);
        tracep->declBit(c+18684,"ysyxSoCFull fpga tl2axi4_1 inc_10", false,-1);
        tracep->declBit(c+6379,"ysyxSoCFull fpga tl2axi4_1 dec_10", false,-1);
        tracep->declBit(c+18685,"ysyxSoCFull fpga tl2axi4_1 inc_11", false,-1);
        tracep->declBit(c+6380,"ysyxSoCFull fpga tl2axi4_1 dec_11", false,-1);
        tracep->declBit(c+18686,"ysyxSoCFull fpga tl2axi4_1 inc_12", false,-1);
        tracep->declBit(c+6381,"ysyxSoCFull fpga tl2axi4_1 dec_12", false,-1);
        tracep->declBit(c+18687,"ysyxSoCFull fpga tl2axi4_1 inc_13", false,-1);
        tracep->declBit(c+6382,"ysyxSoCFull fpga tl2axi4_1 dec_13", false,-1);
        tracep->declBit(c+18688,"ysyxSoCFull fpga tl2axi4_1 inc_14", false,-1);
        tracep->declBit(c+6383,"ysyxSoCFull fpga tl2axi4_1 dec_14", false,-1);
        tracep->declBit(c+18689,"ysyxSoCFull fpga tl2axi4_1 inc_15", false,-1);
        tracep->declBit(c+6384,"ysyxSoCFull fpga tl2axi4_1 dec_15", false,-1);
        tracep->declBit(c+18690,"ysyxSoCFull fpga tl2axi4_1 inc_16", false,-1);
        tracep->declBit(c+6385,"ysyxSoCFull fpga tl2axi4_1 dec_16", false,-1);
        tracep->declBit(c+18691,"ysyxSoCFull fpga tl2axi4_1 inc_17", false,-1);
        tracep->declBit(c+6386,"ysyxSoCFull fpga tl2axi4_1 dec_17", false,-1);
        tracep->declBit(c+18692,"ysyxSoCFull fpga tl2axi4_1 inc_18", false,-1);
        tracep->declBit(c+6387,"ysyxSoCFull fpga tl2axi4_1 dec_18", false,-1);
        tracep->declBit(c+18693,"ysyxSoCFull fpga tl2axi4_1 inc_19", false,-1);
        tracep->declBit(c+6388,"ysyxSoCFull fpga tl2axi4_1 dec_19", false,-1);
        tracep->declBit(c+18694,"ysyxSoCFull fpga tl2axi4_1 inc_20", false,-1);
        tracep->declBit(c+6389,"ysyxSoCFull fpga tl2axi4_1 dec_20", false,-1);
        tracep->declBit(c+18695,"ysyxSoCFull fpga tl2axi4_1 inc_21", false,-1);
        tracep->declBit(c+6390,"ysyxSoCFull fpga tl2axi4_1 dec_21", false,-1);
        tracep->declBit(c+18696,"ysyxSoCFull fpga tl2axi4_1 inc_22", false,-1);
        tracep->declBit(c+6391,"ysyxSoCFull fpga tl2axi4_1 dec_22", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4_1 monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4_1 monitor reset", false,-1);
        tracep->declBit(c+18631,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18402,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18403,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3501,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+6270,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3503,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6271,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6272,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6273,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6274,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+26,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18479,"ysyxSoCFull fpga tl2axi4_1 monitor source_ok", false,-1);
        tracep->declBus(c+18480,"ysyxSoCFull fpga tl2axi4_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+18697,"ysyxSoCFull fpga tl2axi4_1 monitor is_aligned", false,-1);
        tracep->declBus(c+18482,"ysyxSoCFull fpga tl2axi4_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18483,"ysyxSoCFull fpga tl2axi4_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18484,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size", false,-1);
        tracep->declBit(c+18698,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit", false,-1);
        tracep->declBit(c+18699,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+18489,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+18702,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18703,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18704,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18705,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+18706,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18707,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+18708,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18709,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+18710,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18711,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+18712,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+18713,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18714,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+18715,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18716,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+18717,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18718,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+18719,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+18721,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18722,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+18723,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18724,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+18725,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18726,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+18727,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18728,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+18729,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18730,"ysyxSoCFull fpga tl2axi4_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+6392,"ysyxSoCFull fpga tl2axi4_1 monitor source_ok_1", false,-1);
        tracep->declBus(c+18519,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+18520,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+6393,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+6394,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+6395,"ysyxSoCFull fpga tl2axi4_1 monitor a_first", false,-1);
        tracep->declBus(c+6396,"ysyxSoCFull fpga tl2axi4_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+6397,"ysyxSoCFull fpga tl2axi4_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+6398,"ysyxSoCFull fpga tl2axi4_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+6399,"ysyxSoCFull fpga tl2axi4_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+6400,"ysyxSoCFull fpga tl2axi4_1 monitor address", false,-1, 30,0);
        tracep->declBus(c+6401,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+6402,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+6403,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+6404,"ysyxSoCFull fpga tl2axi4_1 monitor d_first", false,-1);
        tracep->declBus(c+6405,"ysyxSoCFull fpga tl2axi4_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+6406,"ysyxSoCFull fpga tl2axi4_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+6407,"ysyxSoCFull fpga tl2axi4_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+6408,"ysyxSoCFull fpga tl2axi4_1 monitor denied", false,-1);
        tracep->declArray(c+6409,"ysyxSoCFull fpga tl2axi4_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+6413,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+6429,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+6461,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+6462,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+6463,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_1", false,-1);
        tracep->declBus(c+6464,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+6465,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+6466,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_1", false,-1);
        tracep->declArray(c+18731,"ysyxSoCFull fpga tl2axi4_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15599,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15600,"ysyxSoCFull fpga tl2axi4_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+15601,"ysyxSoCFull fpga tl2axi4_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+6467,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+6471,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15605,"ysyxSoCFull fpga tl2axi4_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+6475,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+6476,"ysyxSoCFull fpga tl2axi4_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15606,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+6477,"ysyxSoCFull fpga tl2axi4_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15622,"ysyxSoCFull fpga tl2axi4_1 monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+6493,"ysyxSoCFull fpga tl2axi4_1 monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+6525,"ysyxSoCFull fpga tl2axi4_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+6526,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+6530,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+6562,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+6563,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+6564,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_2", false,-1);
        tracep->declArray(c+6565,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+6569,"ysyxSoCFull fpga tl2axi4_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+6570,"ysyxSoCFull fpga tl2axi4_1 monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+6602,"ysyxSoCFull fpga tl2axi4_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+26,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+26,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4_1 deq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4_1 deq reset", false,-1);
        tracep->declBit(c+6275,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_ready", false,-1);
        tracep->declBit(c+18632,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_valid", false,-1);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18633,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_ready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_valid", false,-1);
        tracep->declQuad(c+15412,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15590,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+6603+i*2,"ysyxSoCFull fpga tl2axi4_1 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6605,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+15654,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6607+i*1,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+6608,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18395,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+15654,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6609+i*1,"ysyxSoCFull fpga tl2axi4_1 deq ram_last", true,(i+0));}}
        tracep->declBit(c+6610,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18633,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+15654,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+6611,"ysyxSoCFull fpga tl2axi4_1 deq maybe_full", false,-1);
        tracep->declBit(c+6275,"ysyxSoCFull fpga tl2axi4_1 deq empty", false,-1);
        tracep->declBit(c+15654,"ysyxSoCFull fpga tl2axi4_1 deq do_enq", false,-1);
        tracep->declBit(c+15655,"ysyxSoCFull fpga tl2axi4_1 deq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq reset", false,-1);
        tracep->declBit(c+6276,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+18634,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+18635,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18520,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+18636,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+18443,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18439,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18440,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18638,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6612+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+6613,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18635,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+15656,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6614+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6615,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18392,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15656,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6616+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6617,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18393,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15656,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6618+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+6619,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18520,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+15656,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+6620,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+6276,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq empty", false,-1);
        tracep->declBit(c+15656,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+15657,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi42tl clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi42tl reset", false,-1);
        tracep->declBit(c+18451,"ysyxSoCFull fpga axi42tl auto_in_awready", false,-1);
        tracep->declBit(c+3599,"ysyxSoCFull fpga axi42tl auto_in_awvalid", false,-1);
        tracep->declBit(c+3600,"ysyxSoCFull fpga axi42tl auto_in_awid", false,-1);
        tracep->declBus(c+3601,"ysyxSoCFull fpga axi42tl auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+3602,"ysyxSoCFull fpga axi42tl auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+3603,"ysyxSoCFull fpga axi42tl auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+18452,"ysyxSoCFull fpga axi42tl auto_in_wready", false,-1);
        tracep->declBit(c+3604,"ysyxSoCFull fpga axi42tl auto_in_wvalid", false,-1);
        tracep->declQuad(c+3605,"ysyxSoCFull fpga axi42tl auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+3607,"ysyxSoCFull fpga axi42tl auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3608,"ysyxSoCFull fpga axi42tl auto_in_wlast", false,-1);
        tracep->declBit(c+18453,"ysyxSoCFull fpga axi42tl auto_in_bready", false,-1);
        tracep->declBit(c+18454,"ysyxSoCFull fpga axi42tl auto_in_bvalid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi42tl auto_in_bid", false,-1);
        tracep->declBus(c+18456,"ysyxSoCFull fpga axi42tl auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+18457,"ysyxSoCFull fpga axi42tl auto_in_arready", false,-1);
        tracep->declBit(c+3609,"ysyxSoCFull fpga axi42tl auto_in_arvalid", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull fpga axi42tl auto_in_arid", false,-1);
        tracep->declBus(c+3611,"ysyxSoCFull fpga axi42tl auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+3612,"ysyxSoCFull fpga axi42tl auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+3613,"ysyxSoCFull fpga axi42tl auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl auto_in_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi42tl auto_in_rvalid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi42tl auto_in_rid", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi42tl auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi42tl auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+15421,"ysyxSoCFull fpga axi42tl auto_in_rlast", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull fpga axi42tl auto_out_a_ready", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull fpga axi42tl auto_out_a_valid", false,-1);
        tracep->declBus(c+3592,"ysyxSoCFull fpga axi42tl auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3593,"ysyxSoCFull fpga axi42tl auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3594,"ysyxSoCFull fpga axi42tl auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3595,"ysyxSoCFull fpga axi42tl auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3596,"ysyxSoCFull fpga axi42tl auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3597,"ysyxSoCFull fpga axi42tl auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18446,"ysyxSoCFull fpga axi42tl auto_out_d_ready", false,-1);
        tracep->declBit(c+18447,"ysyxSoCFull fpga axi42tl auto_out_d_valid", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull fpga axi42tl auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18411,"ysyxSoCFull fpga axi42tl auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga axi42tl auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18414,"ysyxSoCFull fpga axi42tl auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+18448,"ysyxSoCFull fpga axi42tl auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18450,"ysyxSoCFull fpga axi42tl auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi42tl deq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi42tl deq_reset", false,-1);
        tracep->declBit(c+6621,"ysyxSoCFull fpga axi42tl deq_io_enq_ready", false,-1);
        tracep->declBit(c+18735,"ysyxSoCFull fpga axi42tl deq_io_enq_valid", false,-1);
        tracep->declBit(c+18736,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_id", false,-1);
        tracep->declQuad(c+18448,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18737,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15658,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl deq_io_deq_ready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi42tl deq_io_deq_valid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_id", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15421,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi42tl q_bdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi42tl q_bdeq_reset", false,-1);
        tracep->declBit(c+6622,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18738,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_valid", false,-1);
        tracep->declBit(c+18736,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_bits_id", false,-1);
        tracep->declBus(c+18739,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+18740,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+18741,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_valid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_bits_id", false,-1);
        tracep->declBus(c+18456,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6623,"ysyxSoCFull fpga axi42tl r_size_lo", false,-1, 14,0);
        tracep->declBus(c+6624,"ysyxSoCFull fpga axi42tl r_size_hi", false,-1, 7,0);
        tracep->declBus(c+6625,"ysyxSoCFull fpga axi42tl r_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+6626,"ysyxSoCFull fpga axi42tl r_size_hi_1", false,-1);
        tracep->declBus(c+6627,"ysyxSoCFull fpga axi42tl r_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+6628,"ysyxSoCFull fpga axi42tl r_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+6629,"ysyxSoCFull fpga axi42tl r_size_hi_3", false,-1);
        tracep->declBus(c+6630,"ysyxSoCFull fpga axi42tl r_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+6631,"ysyxSoCFull fpga axi42tl r_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+6632,"ysyxSoCFull fpga axi42tl r_size_hi_5", false,-1);
        tracep->declBit(c+6633,"ysyxSoCFull fpga axi42tl r_size_lo_4", false,-1);
        tracep->declBus(c+6634,"ysyxSoCFull fpga axi42tl r_size", false,-1, 3,0);
        tracep->declBit(c+6635,"ysyxSoCFull fpga axi42tl r_ok", false,-1);
        tracep->declBus(c+6636,"ysyxSoCFull fpga axi42tl r_addr", false,-1, 31,0);
        tracep->declBus(c+6637,"ysyxSoCFull fpga axi42tl r_count_0", false,-1, 2,0);
        tracep->declBus(c+6638,"ysyxSoCFull fpga axi42tl r_count_1", false,-1, 2,0);
        tracep->declBus(c+6639,"ysyxSoCFull fpga axi42tl r_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+6640,"ysyxSoCFull fpga axi42tl r_id", false,-1, 3,0);
        tracep->declBus(c+6641,"ysyxSoCFull fpga axi42tl a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+6642,"ysyxSoCFull fpga axi42tl a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+6643,"ysyxSoCFull fpga axi42tl a_mask_size", false,-1);
        tracep->declBit(c+6644,"ysyxSoCFull fpga axi42tl a_mask_bit", false,-1);
        tracep->declBit(c+6645,"ysyxSoCFull fpga axi42tl a_mask_nbit", false,-1);
        tracep->declBit(c+6646,"ysyxSoCFull fpga axi42tl a_mask_acc", false,-1);
        tracep->declBit(c+6647,"ysyxSoCFull fpga axi42tl a_mask_acc_1", false,-1);
        tracep->declBit(c+6648,"ysyxSoCFull fpga axi42tl a_mask_size_1", false,-1);
        tracep->declBit(c+6649,"ysyxSoCFull fpga axi42tl a_mask_bit_1", false,-1);
        tracep->declBit(c+6650,"ysyxSoCFull fpga axi42tl a_mask_nbit_1", false,-1);
        tracep->declBit(c+6651,"ysyxSoCFull fpga axi42tl a_mask_eq_2", false,-1);
        tracep->declBit(c+6652,"ysyxSoCFull fpga axi42tl a_mask_acc_2", false,-1);
        tracep->declBit(c+6653,"ysyxSoCFull fpga axi42tl a_mask_eq_3", false,-1);
        tracep->declBit(c+6654,"ysyxSoCFull fpga axi42tl a_mask_acc_3", false,-1);
        tracep->declBit(c+6655,"ysyxSoCFull fpga axi42tl a_mask_eq_4", false,-1);
        tracep->declBit(c+6656,"ysyxSoCFull fpga axi42tl a_mask_acc_4", false,-1);
        tracep->declBit(c+6657,"ysyxSoCFull fpga axi42tl a_mask_eq_5", false,-1);
        tracep->declBit(c+6658,"ysyxSoCFull fpga axi42tl a_mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi42tl a_mask_size_2", false,-1);
        tracep->declBit(c+6659,"ysyxSoCFull fpga axi42tl a_mask_bit_2", false,-1);
        tracep->declBit(c+6660,"ysyxSoCFull fpga axi42tl a_mask_nbit_2", false,-1);
        tracep->declBit(c+6661,"ysyxSoCFull fpga axi42tl a_mask_eq_6", false,-1);
        tracep->declBit(c+6662,"ysyxSoCFull fpga axi42tl a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+6663,"ysyxSoCFull fpga axi42tl a_mask_eq_7", false,-1);
        tracep->declBit(c+6664,"ysyxSoCFull fpga axi42tl a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+6665,"ysyxSoCFull fpga axi42tl a_mask_eq_8", false,-1);
        tracep->declBit(c+6666,"ysyxSoCFull fpga axi42tl a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+6667,"ysyxSoCFull fpga axi42tl a_mask_eq_9", false,-1);
        tracep->declBit(c+6668,"ysyxSoCFull fpga axi42tl a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+6669,"ysyxSoCFull fpga axi42tl a_mask_eq_10", false,-1);
        tracep->declBit(c+6670,"ysyxSoCFull fpga axi42tl a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+6671,"ysyxSoCFull fpga axi42tl a_mask_eq_11", false,-1);
        tracep->declBit(c+6672,"ysyxSoCFull fpga axi42tl a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+6673,"ysyxSoCFull fpga axi42tl a_mask_eq_12", false,-1);
        tracep->declBit(c+6674,"ysyxSoCFull fpga axi42tl a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+6675,"ysyxSoCFull fpga axi42tl a_mask_eq_13", false,-1);
        tracep->declBit(c+6676,"ysyxSoCFull fpga axi42tl a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+6677,"ysyxSoCFull fpga axi42tl a_mask", false,-1, 7,0);
        tracep->declBus(c+6678,"ysyxSoCFull fpga axi42tl r_sel", false,-1, 1,0);
        tracep->declBus(c+6679,"ysyxSoCFull fpga axi42tl beatsLeft", false,-1, 7,0);
        tracep->declBit(c+6680,"ysyxSoCFull fpga axi42tl idle", false,-1);
        tracep->declBit(c+6681,"ysyxSoCFull fpga axi42tl w_out_valid", false,-1);
        tracep->declBus(c+6682,"ysyxSoCFull fpga axi42tl readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+6683,"ysyxSoCFull fpga axi42tl readys_mask", false,-1, 1,0);
        tracep->declBus(c+6684,"ysyxSoCFull fpga axi42tl readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+6685,"ysyxSoCFull fpga axi42tl readys_filter", false,-1, 3,0);
        tracep->declBus(c+6686,"ysyxSoCFull fpga axi42tl readys_unready", false,-1, 3,0);
        tracep->declBus(c+6687,"ysyxSoCFull fpga axi42tl readys_readys", false,-1, 1,0);
        tracep->declBit(c+6688,"ysyxSoCFull fpga axi42tl readys_0", false,-1);
        tracep->declBit(c+6689,"ysyxSoCFull fpga axi42tl state_0", false,-1);
        tracep->declBit(c+6690,"ysyxSoCFull fpga axi42tl allowed_0", false,-1);
        tracep->declBit(c+15659,"ysyxSoCFull fpga axi42tl out_ready", false,-1);
        tracep->declBus(c+6691,"ysyxSoCFull fpga axi42tl w_size_lo", false,-1, 14,0);
        tracep->declBus(c+6692,"ysyxSoCFull fpga axi42tl w_size_hi", false,-1, 7,0);
        tracep->declBus(c+6693,"ysyxSoCFull fpga axi42tl w_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+6694,"ysyxSoCFull fpga axi42tl w_size_hi_1", false,-1);
        tracep->declBus(c+6695,"ysyxSoCFull fpga axi42tl w_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+6696,"ysyxSoCFull fpga axi42tl w_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+6697,"ysyxSoCFull fpga axi42tl w_size_hi_3", false,-1);
        tracep->declBus(c+6698,"ysyxSoCFull fpga axi42tl w_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+6699,"ysyxSoCFull fpga axi42tl w_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+6700,"ysyxSoCFull fpga axi42tl w_size_hi_5", false,-1);
        tracep->declBit(c+6701,"ysyxSoCFull fpga axi42tl w_size_lo_4", false,-1);
        tracep->declBus(c+6702,"ysyxSoCFull fpga axi42tl w_size", false,-1, 3,0);
        tracep->declBit(c+6703,"ysyxSoCFull fpga axi42tl w_ok", false,-1);
        tracep->declBus(c+6704,"ysyxSoCFull fpga axi42tl w_addr", false,-1, 31,0);
        tracep->declBus(c+6705,"ysyxSoCFull fpga axi42tl w_count_0", false,-1, 2,0);
        tracep->declBus(c+6706,"ysyxSoCFull fpga axi42tl w_count_1", false,-1, 2,0);
        tracep->declBus(c+6707,"ysyxSoCFull fpga axi42tl w_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+6708,"ysyxSoCFull fpga axi42tl w_id", false,-1, 3,0);
        tracep->declBit(c+6709,"ysyxSoCFull fpga axi42tl readys_1", false,-1);
        tracep->declBit(c+6710,"ysyxSoCFull fpga axi42tl state_1", false,-1);
        tracep->declBit(c+6711,"ysyxSoCFull fpga axi42tl allowed_1", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga axi42tl out_1_ready", false,-1);
        tracep->declBit(c+15660,"ysyxSoCFull fpga axi42tl bundleIn_0_awready", false,-1);
        tracep->declBus(c+6712,"ysyxSoCFull fpga axi42tl w_sel", false,-1, 1,0);
        tracep->declBit(c+18743,"ysyxSoCFull fpga axi42tl latch", false,-1);
        tracep->declBit(c+6713,"ysyxSoCFull fpga axi42tl earlyWinner_0", false,-1);
        tracep->declBit(c+6714,"ysyxSoCFull fpga axi42tl earlyWinner_1", false,-1);
        tracep->declBit(c+6715,"ysyxSoCFull fpga axi42tl muxStateEarly_0", false,-1);
        tracep->declBit(c+6716,"ysyxSoCFull fpga axi42tl muxStateEarly_1", false,-1);
        tracep->declBit(c+6717,"ysyxSoCFull fpga axi42tl sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+6718,"ysyxSoCFull fpga axi42tl a_size", false,-1, 2,0);
        tracep->declBus(c+6719,"ysyxSoCFull fpga axi42tl a_1_size", false,-1, 2,0);
        tracep->declBit(c+18744,"ysyxSoCFull fpga axi42tl d_hasData", false,-1);
        tracep->declBit(c+6621,"ysyxSoCFull fpga axi42tl ok_rready", false,-1);
        tracep->declBit(c+6622,"ysyxSoCFull fpga axi42tl ok_bready", false,-1);
        tracep->declBit(c+15661,"ysyxSoCFull fpga axi42tl bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+18745,"ysyxSoCFull fpga axi42tl d_last_beats1_decode", false,-1, 2,0);
        tracep->declBus(c+18746,"ysyxSoCFull fpga axi42tl d_last_beats1", false,-1, 2,0);
        tracep->declBus(c+6720,"ysyxSoCFull fpga axi42tl d_last_counter", false,-1, 2,0);
        tracep->declBus(c+6721,"ysyxSoCFull fpga axi42tl d_last_counter1", false,-1, 2,0);
        tracep->declBit(c+6722,"ysyxSoCFull fpga axi42tl d_last_first", false,-1);
        tracep->declBus(c+6723,"ysyxSoCFull fpga axi42tl b_count_0", false,-1, 2,0);
        tracep->declBus(c+6724,"ysyxSoCFull fpga axi42tl b_count_1", false,-1, 2,0);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi42tl q_bid", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull fpga axi42tl b_allow", false,-1);
        tracep->declBus(c+18748,"ysyxSoCFull fpga axi42tl b_sel", false,-1, 1,0);
        tracep->declBit(c+18741,"ysyxSoCFull fpga axi42tl q_bvalid", false,-1);
        tracep->declBit(c+18749,"ysyxSoCFull fpga axi42tl bundleIn_0_bvalid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi42tl deq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi42tl deq reset", false,-1);
        tracep->declBit(c+6621,"ysyxSoCFull fpga axi42tl deq io_enq_ready", false,-1);
        tracep->declBit(c+18735,"ysyxSoCFull fpga axi42tl deq io_enq_valid", false,-1);
        tracep->declBit(c+18736,"ysyxSoCFull fpga axi42tl deq io_enq_bits_id", false,-1);
        tracep->declQuad(c+18448,"ysyxSoCFull fpga axi42tl deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18737,"ysyxSoCFull fpga axi42tl deq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15658,"ysyxSoCFull fpga axi42tl deq io_enq_bits_last", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl deq io_deq_ready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi42tl deq io_deq_valid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi42tl deq io_deq_bits_id", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi42tl deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi42tl deq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15421,"ysyxSoCFull fpga axi42tl deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6725+i*1,"ysyxSoCFull fpga axi42tl deq ram_id", true,(i+0));}}
        tracep->declBit(c+6726,"ysyxSoCFull fpga axi42tl deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18736,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+18750,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+6727+i*2,"ysyxSoCFull fpga axi42tl deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6729,"ysyxSoCFull fpga axi42tl deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18448,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+18750,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6731+i*1,"ysyxSoCFull fpga axi42tl deq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6732,"ysyxSoCFull fpga axi42tl deq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl deq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18737,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+18750,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6733+i*1,"ysyxSoCFull fpga axi42tl deq ram_last", true,(i+0));}}
        tracep->declBit(c+6734,"ysyxSoCFull fpga axi42tl deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+15658,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+18750,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+6735,"ysyxSoCFull fpga axi42tl deq maybe_full", false,-1);
        tracep->declBit(c+6621,"ysyxSoCFull fpga axi42tl deq empty", false,-1);
        tracep->declBit(c+18750,"ysyxSoCFull fpga axi42tl deq do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl deq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi42tl q_bdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi42tl q_bdeq reset", false,-1);
        tracep->declBit(c+6622,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+18738,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_valid", false,-1);
        tracep->declBit(c+18736,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_bits_id", false,-1);
        tracep->declBus(c+18739,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+18740,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+18741,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_valid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_bits_id", false,-1);
        tracep->declBus(c+18456,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6736+i*1,"ysyxSoCFull fpga axi42tl q_bdeq ram_id", true,(i+0));}}
        tracep->declBit(c+6737,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18736,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+15662,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6738+i*1,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6739,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18739,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+15662,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+6740,"ysyxSoCFull fpga axi42tl q_bdeq maybe_full", false,-1);
        tracep->declBit(c+6622,"ysyxSoCFull fpga axi42tl q_bdeq empty", false,-1);
        tracep->declBit(c+15662,"ysyxSoCFull fpga axi42tl q_bdeq do_enq", false,-1);
        tracep->declBit(c+15663,"ysyxSoCFull fpga axi42tl q_bdeq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_2 reset", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull fpga axi4yank_2 auto_in_awready", false,-1);
        tracep->declBit(c+3614,"ysyxSoCFull fpga axi4yank_2 auto_in_awvalid", false,-1);
        tracep->declBit(c+3600,"ysyxSoCFull fpga axi4yank_2 auto_in_awid", false,-1);
        tracep->declBus(c+3601,"ysyxSoCFull fpga axi4yank_2 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+3602,"ysyxSoCFull fpga axi4yank_2 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+3603,"ysyxSoCFull fpga axi4yank_2 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+3615,"ysyxSoCFull fpga axi4yank_2 auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3616,"ysyxSoCFull fpga axi4yank_2 auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+18452,"ysyxSoCFull fpga axi4yank_2 auto_in_wready", false,-1);
        tracep->declBit(c+3604,"ysyxSoCFull fpga axi4yank_2 auto_in_wvalid", false,-1);
        tracep->declQuad(c+3605,"ysyxSoCFull fpga axi4yank_2 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+3607,"ysyxSoCFull fpga axi4yank_2 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3608,"ysyxSoCFull fpga axi4yank_2 auto_in_wlast", false,-1);
        tracep->declBit(c+18453,"ysyxSoCFull fpga axi4yank_2 auto_in_bready", false,-1);
        tracep->declBit(c+18454,"ysyxSoCFull fpga axi4yank_2 auto_in_bvalid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi4yank_2 auto_in_bid", false,-1);
        tracep->declBus(c+18456,"ysyxSoCFull fpga axi4yank_2 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+15422,"ysyxSoCFull fpga axi4yank_2 auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18460,"ysyxSoCFull fpga axi4yank_2 auto_in_becho_real_last", false,-1);
        tracep->declBit(c+18461,"ysyxSoCFull fpga axi4yank_2 auto_in_arready", false,-1);
        tracep->declBit(c+3617,"ysyxSoCFull fpga axi4yank_2 auto_in_arvalid", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull fpga axi4yank_2 auto_in_arid", false,-1);
        tracep->declBus(c+3611,"ysyxSoCFull fpga axi4yank_2 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+3612,"ysyxSoCFull fpga axi4yank_2 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+3613,"ysyxSoCFull fpga axi4yank_2 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga axi4yank_2 auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3619,"ysyxSoCFull fpga axi4yank_2 auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_2 auto_in_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi4yank_2 auto_in_rvalid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi4yank_2 auto_in_rid", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi4yank_2 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi4yank_2 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+15423,"ysyxSoCFull fpga axi4yank_2 auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15424,"ysyxSoCFull fpga axi4yank_2 auto_in_recho_real_last", false,-1);
        tracep->declBit(c+15421,"ysyxSoCFull fpga axi4yank_2 auto_in_rlast", false,-1);
        tracep->declBit(c+18451,"ysyxSoCFull fpga axi4yank_2 auto_out_awready", false,-1);
        tracep->declBit(c+3599,"ysyxSoCFull fpga axi4yank_2 auto_out_awvalid", false,-1);
        tracep->declBit(c+3600,"ysyxSoCFull fpga axi4yank_2 auto_out_awid", false,-1);
        tracep->declBus(c+3601,"ysyxSoCFull fpga axi4yank_2 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+3602,"ysyxSoCFull fpga axi4yank_2 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+3603,"ysyxSoCFull fpga axi4yank_2 auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+18452,"ysyxSoCFull fpga axi4yank_2 auto_out_wready", false,-1);
        tracep->declBit(c+3604,"ysyxSoCFull fpga axi4yank_2 auto_out_wvalid", false,-1);
        tracep->declQuad(c+3605,"ysyxSoCFull fpga axi4yank_2 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+3607,"ysyxSoCFull fpga axi4yank_2 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3608,"ysyxSoCFull fpga axi4yank_2 auto_out_wlast", false,-1);
        tracep->declBit(c+18453,"ysyxSoCFull fpga axi4yank_2 auto_out_bready", false,-1);
        tracep->declBit(c+18454,"ysyxSoCFull fpga axi4yank_2 auto_out_bvalid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi4yank_2 auto_out_bid", false,-1);
        tracep->declBus(c+18456,"ysyxSoCFull fpga axi4yank_2 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+18457,"ysyxSoCFull fpga axi4yank_2 auto_out_arready", false,-1);
        tracep->declBit(c+3609,"ysyxSoCFull fpga axi4yank_2 auto_out_arvalid", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull fpga axi4yank_2 auto_out_arid", false,-1);
        tracep->declBus(c+3611,"ysyxSoCFull fpga axi4yank_2 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+3612,"ysyxSoCFull fpga axi4yank_2 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+3613,"ysyxSoCFull fpga axi4yank_2 auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_2 auto_out_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi4yank_2 auto_out_rvalid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi4yank_2 auto_out_rid", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi4yank_2 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi4yank_2 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+15421,"ysyxSoCFull fpga axi4yank_2 auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+6741,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+15664,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+3618,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3619,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+15665,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+6742,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6743,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+6744,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+15666,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+3618,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3619,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+15667,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+6745,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6746,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+6747,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+18751,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3616,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+18752,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+18753,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+6748,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6749,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+6750,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3616,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+18755,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+18756,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+6751,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6752,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+6753,"ysyxSoCFull fpga axi4yank_2 arsel_0", false,-1);
        tracep->declBit(c+6754,"ysyxSoCFull fpga axi4yank_2 arsel_1", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull fpga axi4yank_2 rsel_0", false,-1);
        tracep->declBit(c+18758,"ysyxSoCFull fpga axi4yank_2 rsel_1", false,-1);
        tracep->declBit(c+6755,"ysyxSoCFull fpga axi4yank_2 awsel_0", false,-1);
        tracep->declBit(c+6756,"ysyxSoCFull fpga axi4yank_2 awsel_1", false,-1);
        tracep->declBit(c+18759,"ysyxSoCFull fpga axi4yank_2 bsel_0", false,-1);
        tracep->declBit(c+18760,"ysyxSoCFull fpga axi4yank_2 bsel_1", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility reset", false,-1);
        tracep->declBit(c+6741,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+15664,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+3618,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3619,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+15665,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+6742,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6743,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+6757+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+6761,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+6762,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+6763,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18761,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+6764+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last", true,(i+0));}}
        tracep->declBit(c+6768,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6762,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+3619,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+6763,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+18761,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+6763,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+6762,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+6769,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+6770,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+6771,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility empty", false,-1);
        tracep->declBit(c+6772,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility full", false,-1);
        tracep->declBit(c+18761,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+6744,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+15666,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+3618,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3619,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+15667,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+6745,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6746,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+6773+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+6777,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+6778,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+6779,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18762,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+6780+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last", true,(i+0));}}
        tracep->declBit(c+6784,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6778,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+3619,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+6779,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+18762,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+6779,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+6778,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+6785,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+6786,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+6787,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+6788,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+18762,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+6747,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+18751,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3616,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+18752,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+18753,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+6748,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6749,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+6789+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+6793,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+6794,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+3615,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+6795,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15668,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+6796+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last", true,(i+0));}}
        tracep->declBit(c+6800,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6794,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+3616,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+6795,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+15668,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+6795,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+6794,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+6801,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+6802,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+6803,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+6804,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+18763,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+18764,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+6750,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3616,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+18755,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+18756,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+6751,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6752,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+6805+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+6809,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+6810,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+3615,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+6811,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15669,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+6812+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last", true,(i+0));}}
        tracep->declBit(c+6816,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6810,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+3616,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+6811,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+15669,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+6811,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+6810,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+6817,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+6818,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+6819,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+6820,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4frag clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4frag reset", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull fpga axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag auto_in_awvalid", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag auto_in_awid", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3621,"ysyxSoCFull fpga axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull fpga axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull fpga axi4frag auto_in_bvalid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi4frag auto_in_bid", false,-1);
        tracep->declBus(c+15425,"ysyxSoCFull fpga axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+15422,"ysyxSoCFull fpga axi4frag auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3622,"ysyxSoCFull fpga axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag auto_in_arvalid", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag auto_in_arid", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi4frag auto_in_rvalid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi4frag auto_in_rid", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+15423,"ysyxSoCFull fpga axi4frag auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15426,"ysyxSoCFull fpga axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull fpga axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+3614,"ysyxSoCFull fpga axi4frag auto_out_awvalid", false,-1);
        tracep->declBit(c+3600,"ysyxSoCFull fpga axi4frag auto_out_awid", false,-1);
        tracep->declBus(c+3601,"ysyxSoCFull fpga axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+3602,"ysyxSoCFull fpga axi4frag auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+3603,"ysyxSoCFull fpga axi4frag auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+3615,"ysyxSoCFull fpga axi4frag auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3616,"ysyxSoCFull fpga axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+18452,"ysyxSoCFull fpga axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+3604,"ysyxSoCFull fpga axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+3605,"ysyxSoCFull fpga axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+3607,"ysyxSoCFull fpga axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3608,"ysyxSoCFull fpga axi4frag auto_out_wlast", false,-1);
        tracep->declBit(c+18453,"ysyxSoCFull fpga axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+18454,"ysyxSoCFull fpga axi4frag auto_out_bvalid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi4frag auto_out_bid", false,-1);
        tracep->declBus(c+18456,"ysyxSoCFull fpga axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+15422,"ysyxSoCFull fpga axi4frag auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18460,"ysyxSoCFull fpga axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+18461,"ysyxSoCFull fpga axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+3617,"ysyxSoCFull fpga axi4frag auto_out_arvalid", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull fpga axi4frag auto_out_arid", false,-1);
        tracep->declBus(c+3611,"ysyxSoCFull fpga axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+3612,"ysyxSoCFull fpga axi4frag auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+3613,"ysyxSoCFull fpga axi4frag auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga axi4frag auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3619,"ysyxSoCFull fpga axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi4frag auto_out_rvalid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi4frag auto_out_rid", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+15423,"ysyxSoCFull fpga axi4frag auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15424,"ysyxSoCFull fpga axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+15421,"ysyxSoCFull fpga axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4frag deq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4frag deq_reset", false,-1);
        tracep->declBit(c+3622,"ysyxSoCFull fpga axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_io_enq_valid", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_id", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+15670,"ysyxSoCFull fpga axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+3617,"ysyxSoCFull fpga axi4frag deq_io_deq_valid", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_id", false,-1);
        tracep->declBus(c+6821,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+6822,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+3613,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6823,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull fpga axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_id", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+15671,"ysyxSoCFull fpga axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+6824,"ysyxSoCFull fpga axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBit(c+3600,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_id", false,-1);
        tracep->declBus(c+6825,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+6826,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+3603,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6827,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+3615,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+15672,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+6828,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+3605,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3607,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+6829,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+6830,"ysyxSoCFull fpga axi4frag busy", false,-1);
        tracep->declBus(c+6831,"ysyxSoCFull fpga axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+6832,"ysyxSoCFull fpga axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+6822,"ysyxSoCFull fpga axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+6833,"ysyxSoCFull fpga axi4frag len", false,-1, 7,0);
        tracep->declBus(c+6821,"ysyxSoCFull fpga axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+6834,"ysyxSoCFull fpga axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+6835,"ysyxSoCFull fpga axi4frag alignment", false,-1, 7,0);
        tracep->declBus(c+6836,"ysyxSoCFull fpga axi4frag fillLow", false,-1, 6,0);
        tracep->declBus(c+6837,"ysyxSoCFull fpga axi4frag wipeHigh", false,-1, 7,0);
        tracep->declBus(c+6838,"ysyxSoCFull fpga axi4frag remain1", false,-1, 7,0);
        tracep->declBus(c+6839,"ysyxSoCFull fpga axi4frag align1", false,-1, 7,0);
        tracep->declBus(c+6840,"ysyxSoCFull fpga axi4frag maxSupported1", false,-1, 7,0);
        tracep->declBus(c+6823,"ysyxSoCFull fpga axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+6841,"ysyxSoCFull fpga axi4frag fixed", false,-1);
        tracep->declBus(c+3613,"ysyxSoCFull fpga axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBit(c+6842,"ysyxSoCFull fpga axi4frag narrow", false,-1);
        tracep->declBit(c+6843,"ysyxSoCFull fpga axi4frag bad", false,-1);
        tracep->declBus(c+6844,"ysyxSoCFull fpga axi4frag beats_lo", false,-1, 7,0);
        tracep->declBus(c+6845,"ysyxSoCFull fpga axi4frag beats", false,-1, 8,0);
        tracep->declBus(c+6846,"ysyxSoCFull fpga axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+6847,"ysyxSoCFull fpga axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+6848,"ysyxSoCFull fpga axi4frag ar_last", false,-1);
        tracep->declBit(c+3617,"ysyxSoCFull fpga axi4frag irr_valid", false,-1);
        tracep->declBit(c+6849,"ysyxSoCFull fpga axi4frag busy_1", false,-1);
        tracep->declBus(c+6850,"ysyxSoCFull fpga axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+6851,"ysyxSoCFull fpga axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+6826,"ysyxSoCFull fpga axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+6852,"ysyxSoCFull fpga axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+6825,"ysyxSoCFull fpga axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+6853,"ysyxSoCFull fpga axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+6854,"ysyxSoCFull fpga axi4frag alignment_1", false,-1, 7,0);
        tracep->declBus(c+6855,"ysyxSoCFull fpga axi4frag fillLow_1", false,-1, 6,0);
        tracep->declBus(c+6856,"ysyxSoCFull fpga axi4frag wipeHigh_1", false,-1, 7,0);
        tracep->declBus(c+6857,"ysyxSoCFull fpga axi4frag remain1_1", false,-1, 7,0);
        tracep->declBus(c+6858,"ysyxSoCFull fpga axi4frag align1_1", false,-1, 7,0);
        tracep->declBus(c+6859,"ysyxSoCFull fpga axi4frag maxSupported1_1", false,-1, 7,0);
        tracep->declBus(c+6827,"ysyxSoCFull fpga axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+6860,"ysyxSoCFull fpga axi4frag fixed_1", false,-1);
        tracep->declBus(c+3603,"ysyxSoCFull fpga axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+6861,"ysyxSoCFull fpga axi4frag narrow_1", false,-1);
        tracep->declBit(c+6862,"ysyxSoCFull fpga axi4frag bad_1", false,-1);
        tracep->declBus(c+6863,"ysyxSoCFull fpga axi4frag beats_lo_1", false,-1, 7,0);
        tracep->declBus(c+6864,"ysyxSoCFull fpga axi4frag w_beats", false,-1, 8,0);
        tracep->declBus(c+6865,"ysyxSoCFull fpga axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+6866,"ysyxSoCFull fpga axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+6867,"ysyxSoCFull fpga axi4frag aw_last", false,-1);
        tracep->declBus(c+6868,"ysyxSoCFull fpga axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+6869,"ysyxSoCFull fpga axi4frag w_idle", false,-1);
        tracep->declBit(c+6870,"ysyxSoCFull fpga axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+18767,"ysyxSoCFull fpga axi4frag in_awready", false,-1);
        tracep->declBit(c+6824,"ysyxSoCFull fpga axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+6871,"ysyxSoCFull fpga axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+6872,"ysyxSoCFull fpga axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+6873,"ysyxSoCFull fpga axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+3608,"ysyxSoCFull fpga axi4frag w_last", false,-1);
        tracep->declBit(c+6828,"ysyxSoCFull fpga axi4frag in_wvalid", false,-1);
        tracep->declBit(c+6874,"ysyxSoCFull fpga axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+6829,"ysyxSoCFull fpga axi4frag in_wlast", false,-1);
        tracep->declBit(c+18453,"ysyxSoCFull fpga axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+6875,"ysyxSoCFull fpga axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+6876,"ysyxSoCFull fpga axi4frag error_1", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4frag deq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4frag deq reset", false,-1);
        tracep->declBit(c+3622,"ysyxSoCFull fpga axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq io_enq_valid", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq io_enq_bits_id", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag deq io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+15670,"ysyxSoCFull fpga axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+3617,"ysyxSoCFull fpga axi4frag deq io_deq_valid", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull fpga axi4frag deq io_deq_bits_id", false,-1);
        tracep->declBus(c+6821,"ysyxSoCFull fpga axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+6822,"ysyxSoCFull fpga axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+3613,"ysyxSoCFull fpga axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6823,"ysyxSoCFull fpga axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga axi4frag deq io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19460+i*1,"ysyxSoCFull fpga axi4frag deq ram_id", true,(i+0));}}
        tracep->declBit(c+19461,"ysyxSoCFull fpga axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19462+i*1,"ysyxSoCFull fpga axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+19463,"ysyxSoCFull fpga axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19464+i*1,"ysyxSoCFull fpga axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+19465,"ysyxSoCFull fpga axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19466+i*1,"ysyxSoCFull fpga axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+19467,"ysyxSoCFull fpga axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19468+i*1,"ysyxSoCFull fpga axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+19469,"ysyxSoCFull fpga axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19470+i*1,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+19471,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3617,"ysyxSoCFull fpga axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+3622,"ysyxSoCFull fpga axi4frag deq empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq do_enq", false,-1);
        tracep->declBit(c+15673,"ysyxSoCFull fpga axi4frag deq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull fpga axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_id", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+15671,"ysyxSoCFull fpga axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+6824,"ysyxSoCFull fpga axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBit(c+3600,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_id", false,-1);
        tracep->declBus(c+6825,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+6826,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+3603,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6827,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+3615,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19472+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_id", true,(i+0));}}
        tracep->declBit(c+19473,"ysyxSoCFull fpga axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19474+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+19475,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19476+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+19477,"ysyxSoCFull fpga axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19478+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+19479,"ysyxSoCFull fpga axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19480+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+19481,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19482+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+19483,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6824,"ysyxSoCFull fpga axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull fpga axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+15674,"ysyxSoCFull fpga axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+15672,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+6828,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+3605,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3607,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+6829,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+19484+i*2,"ysyxSoCFull fpga axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+19486,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19488+i*1,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+19489,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19490+i*1,"ysyxSoCFull fpga axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+19491,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+6828,"ysyxSoCFull fpga axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull fpga axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+15675,"ysyxSoCFull fpga axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull fpga axi4index_2 auto_in_awready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_in_awvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull fpga axi4index_2 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4index_2 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4index_2 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4index_2 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4index_2 auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+3621,"ysyxSoCFull fpga axi4index_2 auto_in_wready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_in_wvalid", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull fpga axi4index_2 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4index_2 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_in_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_in_bready", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull fpga axi4index_2 auto_in_bvalid", false,-1);
        tracep->declBus(c+15427,"ysyxSoCFull fpga axi4index_2 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+15425,"ysyxSoCFull fpga axi4index_2 auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+3622,"ysyxSoCFull fpga axi4index_2 auto_in_arready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_in_arvalid", false,-1);
        tracep->declBus(c+19392,"ysyxSoCFull fpga axi4index_2 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4index_2 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4index_2 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4index_2 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4index_2 auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_in_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi4index_2 auto_in_rvalid", false,-1);
        tracep->declBus(c+15428,"ysyxSoCFull fpga axi4index_2 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi4index_2 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi4index_2 auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+15426,"ysyxSoCFull fpga axi4index_2 auto_in_rlast", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull fpga axi4index_2 auto_out_awready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_out_awvalid", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_out_awid", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4index_2 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4index_2 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4index_2 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4index_2 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4index_2 auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3621,"ysyxSoCFull fpga axi4index_2 auto_out_wready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_out_wvalid", false,-1);
        tracep->declQuad(c+19390,"ysyxSoCFull fpga axi4index_2 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4index_2 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_out_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_out_bready", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull fpga axi4index_2 auto_out_bvalid", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull fpga axi4index_2 auto_out_bid", false,-1);
        tracep->declBus(c+15425,"ysyxSoCFull fpga axi4index_2 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+15422,"ysyxSoCFull fpga axi4index_2 auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3622,"ysyxSoCFull fpga axi4index_2 auto_out_arready", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_out_arvalid", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_out_arid", false,-1);
        tracep->declBus(c+19400,"ysyxSoCFull fpga axi4index_2 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19402,"ysyxSoCFull fpga axi4index_2 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4index_2 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+19388,"ysyxSoCFull fpga axi4index_2 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19393,"ysyxSoCFull fpga axi4index_2 auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga axi4index_2 auto_out_rready", false,-1);
        tracep->declBit(c+15417,"ysyxSoCFull fpga axi4index_2 auto_out_rvalid", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull fpga axi4index_2 auto_out_rid", false,-1);
        tracep->declQuad(c+15418,"ysyxSoCFull fpga axi4index_2 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15420,"ysyxSoCFull fpga axi4index_2 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+15423,"ysyxSoCFull fpga axi4index_2 auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15426,"ysyxSoCFull fpga axi4index_2 auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga err clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga err reset", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull fpga err auto_in_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga err auto_in_a_valid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull fpga err auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15429,"ysyxSoCFull fpga err auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18465,"ysyxSoCFull fpga err auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18466,"ysyxSoCFull fpga err auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18467,"ysyxSoCFull fpga err auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18468,"ysyxSoCFull fpga err auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+3624,"ysyxSoCFull fpga err auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3625,"ysyxSoCFull fpga err auto_in_c_ready", false,-1);
        tracep->declBit(c+16339,"ysyxSoCFull fpga err auto_in_c_valid", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull fpga err auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3627,"ysyxSoCFull fpga err auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3628,"ysyxSoCFull fpga err auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3629,"ysyxSoCFull fpga err auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3630,"ysyxSoCFull fpga err auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3631,"ysyxSoCFull fpga err auto_in_d_ready", false,-1);
        tracep->declBit(c+3632,"ysyxSoCFull fpga err auto_in_d_valid", false,-1);
        tracep->declBus(c+3495,"ysyxSoCFull fpga err auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3496,"ysyxSoCFull fpga err auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3497,"ysyxSoCFull fpga err auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3498,"ysyxSoCFull fpga err auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3499,"ysyxSoCFull fpga err auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+3633,"ysyxSoCFull fpga err auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull fpga err auto_in_e_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga err monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga err monitor_reset", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull fpga err monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga err monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull fpga err monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15429,"ysyxSoCFull fpga err monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18465,"ysyxSoCFull fpga err monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18466,"ysyxSoCFull fpga err monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18467,"ysyxSoCFull fpga err monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18468,"ysyxSoCFull fpga err monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+3624,"ysyxSoCFull fpga err monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3625,"ysyxSoCFull fpga err monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16339,"ysyxSoCFull fpga err monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull fpga err monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3627,"ysyxSoCFull fpga err monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3628,"ysyxSoCFull fpga err monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3629,"ysyxSoCFull fpga err monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3630,"ysyxSoCFull fpga err monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3631,"ysyxSoCFull fpga err monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+6877,"ysyxSoCFull fpga err monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+6878,"ysyxSoCFull fpga err monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6879,"ysyxSoCFull fpga err monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6880,"ysyxSoCFull fpga err monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6881,"ysyxSoCFull fpga err monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6882,"ysyxSoCFull fpga err monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6883,"ysyxSoCFull fpga err monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull fpga err monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga err a_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga err a_reset", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull fpga err a_io_enq_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga err a_io_enq_valid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull fpga err a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18465,"ysyxSoCFull fpga err a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18466,"ysyxSoCFull fpga err a_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+6884,"ysyxSoCFull fpga err a_io_deq_ready", false,-1);
        tracep->declBit(c+6885,"ysyxSoCFull fpga err a_io_deq_valid", false,-1);
        tracep->declBus(c+6886,"ysyxSoCFull fpga err a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6887,"ysyxSoCFull fpga err a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6888,"ysyxSoCFull fpga err a_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga err c_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga err c_reset", false,-1);
        tracep->declBit(c+3625,"ysyxSoCFull fpga err c_io_enq_ready", false,-1);
        tracep->declBit(c+16339,"ysyxSoCFull fpga err c_io_enq_valid", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull fpga err c_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3627,"ysyxSoCFull fpga err c_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3628,"ysyxSoCFull fpga err c_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3629,"ysyxSoCFull fpga err c_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+6889,"ysyxSoCFull fpga err c_io_deq_ready", false,-1);
        tracep->declBit(c+6890,"ysyxSoCFull fpga err c_io_deq_valid", false,-1);
        tracep->declBus(c+6891,"ysyxSoCFull fpga err c_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6892,"ysyxSoCFull fpga err c_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+6893,"ysyxSoCFull fpga err c_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6894,"ysyxSoCFull fpga err c_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+6895,"ysyxSoCFull fpga err idle", false,-1);
        tracep->declBus(c+6896,"ysyxSoCFull fpga err a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6897,"ysyxSoCFull fpga err a_last_beats1_opdata", false,-1);
        tracep->declBus(c+6898,"ysyxSoCFull fpga err a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+6899,"ysyxSoCFull fpga err a_last_counter", false,-1, 3,0);
        tracep->declBus(c+6900,"ysyxSoCFull fpga err a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+6901,"ysyxSoCFull fpga err a_last_first", false,-1);
        tracep->declBit(c+6902,"ysyxSoCFull fpga err a_last", false,-1);
        tracep->declBus(c+6903,"ysyxSoCFull fpga err beatsLeft", false,-1, 3,0);
        tracep->declBit(c+6904,"ysyxSoCFull fpga err idle_1", false,-1);
        tracep->declBit(c+6905,"ysyxSoCFull fpga err da_valid", false,-1);
        tracep->declBus(c+6906,"ysyxSoCFull fpga err c_last_counter", false,-1, 3,0);
        tracep->declBit(c+6907,"ysyxSoCFull fpga err c_last_beats1_opdata", false,-1);
        tracep->declBus(c+6908,"ysyxSoCFull fpga err c_last_beats1_decode", false,-1, 3,0);
        tracep->declBus(c+6909,"ysyxSoCFull fpga err c_last_beats1", false,-1, 3,0);
        tracep->declBit(c+6910,"ysyxSoCFull fpga err c_last", false,-1);
        tracep->declBit(c+6911,"ysyxSoCFull fpga err dc_valid", false,-1);
        tracep->declBit(c+6912,"ysyxSoCFull fpga err readys_1", false,-1);
        tracep->declBit(c+6913,"ysyxSoCFull fpga err state_1", false,-1);
        tracep->declBit(c+6914,"ysyxSoCFull fpga err allowed_1", false,-1);
        tracep->declBit(c+6915,"ysyxSoCFull fpga err out_1_ready", false,-1);
        tracep->declBus(c+6887,"ysyxSoCFull fpga err da_bits_size", false,-1, 2,0);
        tracep->declBus(c+6896,"ysyxSoCFull fpga err beats1_decode", false,-1, 3,0);
        tracep->declBus(c+6916,"ysyxSoCFull fpga err da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+6917,"ysyxSoCFull fpga err beats1_opdata", false,-1);
        tracep->declBus(c+6918,"ysyxSoCFull fpga err beats1", false,-1, 3,0);
        tracep->declBus(c+6919,"ysyxSoCFull fpga err counter", false,-1, 3,0);
        tracep->declBus(c+6920,"ysyxSoCFull fpga err counter1", false,-1, 3,0);
        tracep->declBit(c+6921,"ysyxSoCFull fpga err da_first", false,-1);
        tracep->declBit(c+6922,"ysyxSoCFull fpga err da_last", false,-1);
        tracep->declBus(c+6923,"ysyxSoCFull fpga err c_last_counter1", false,-1, 3,0);
        tracep->declBit(c+6924,"ysyxSoCFull fpga err c_last_first", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga err readys_0", false,-1);
        tracep->declBit(c+6925,"ysyxSoCFull fpga err state_0", false,-1);
        tracep->declBit(c+6926,"ysyxSoCFull fpga err allowed_0", false,-1);
        tracep->declBit(c+6927,"ysyxSoCFull fpga err out_ready", false,-1);
        tracep->declBus(c+6893,"ysyxSoCFull fpga err dc_bits_size", false,-1, 2,0);
        tracep->declBus(c+6928,"ysyxSoCFull fpga err dc_bits_param", false,-1, 1,0);
        tracep->declBit(c+6929,"ysyxSoCFull fpga err latch", false,-1);
        tracep->declBit(c+6911,"ysyxSoCFull fpga err earlyWinner_0", false,-1);
        tracep->declBit(c+6930,"ysyxSoCFull fpga err earlyWinner_1", false,-1);
        tracep->declBit(c+6931,"ysyxSoCFull fpga err muxStateEarly_0", false,-1);
        tracep->declBit(c+6932,"ysyxSoCFull fpga err muxStateEarly_1", false,-1);
        tracep->declBit(c+6933,"ysyxSoCFull fpga err sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+6894,"ysyxSoCFull fpga err dc_bits_source", false,-1, 6,0);
        tracep->declBus(c+6888,"ysyxSoCFull fpga err da_bits_source", false,-1, 6,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga err monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga err monitor reset", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull fpga err monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga err monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull fpga err monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15429,"ysyxSoCFull fpga err monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18465,"ysyxSoCFull fpga err monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18466,"ysyxSoCFull fpga err monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18467,"ysyxSoCFull fpga err monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18468,"ysyxSoCFull fpga err monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+3624,"ysyxSoCFull fpga err monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3625,"ysyxSoCFull fpga err monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16339,"ysyxSoCFull fpga err monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull fpga err monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3627,"ysyxSoCFull fpga err monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3628,"ysyxSoCFull fpga err monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3629,"ysyxSoCFull fpga err monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3630,"ysyxSoCFull fpga err monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3631,"ysyxSoCFull fpga err monitor io_in_d_ready", false,-1);
        tracep->declBit(c+6877,"ysyxSoCFull fpga err monitor io_in_d_valid", false,-1);
        tracep->declBus(c+6878,"ysyxSoCFull fpga err monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6879,"ysyxSoCFull fpga err monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6880,"ysyxSoCFull fpga err monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6881,"ysyxSoCFull fpga err monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6882,"ysyxSoCFull fpga err monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6883,"ysyxSoCFull fpga err monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull fpga err monitor io_in_e_valid", false,-1);
        tracep->declBus(c+28,"ysyxSoCFull fpga err monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18768,"ysyxSoCFull fpga err monitor source_ok", false,-1);
        tracep->declBus(c+18769,"ysyxSoCFull fpga err monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18770,"ysyxSoCFull fpga err monitor is_aligned", false,-1);
        tracep->declBit(c+18771,"ysyxSoCFull fpga err monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18772,"ysyxSoCFull fpga err monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18773,"ysyxSoCFull fpga err monitor mask_size", false,-1);
        tracep->declBit(c+18774,"ysyxSoCFull fpga err monitor mask_bit", false,-1);
        tracep->declBit(c+18775,"ysyxSoCFull fpga err monitor mask_nbit", false,-1);
        tracep->declBit(c+18776,"ysyxSoCFull fpga err monitor mask_acc", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga err monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga err monitor mask_size_1", false,-1);
        tracep->declBit(c+18778,"ysyxSoCFull fpga err monitor mask_bit_1", false,-1);
        tracep->declBit(c+18779,"ysyxSoCFull fpga err monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18780,"ysyxSoCFull fpga err monitor mask_eq_2", false,-1);
        tracep->declBit(c+18781,"ysyxSoCFull fpga err monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18782,"ysyxSoCFull fpga err monitor mask_eq_3", false,-1);
        tracep->declBit(c+18783,"ysyxSoCFull fpga err monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18784,"ysyxSoCFull fpga err monitor mask_eq_4", false,-1);
        tracep->declBit(c+18785,"ysyxSoCFull fpga err monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18786,"ysyxSoCFull fpga err monitor mask_eq_5", false,-1);
        tracep->declBit(c+18787,"ysyxSoCFull fpga err monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18788,"ysyxSoCFull fpga err monitor mask", false,-1, 3,0);
        tracep->declBit(c+6934,"ysyxSoCFull fpga err monitor source_ok_1", false,-1);
        tracep->declBit(c+6935,"ysyxSoCFull fpga err monitor source_ok_2", false,-1);
        tracep->declBus(c+6936,"ysyxSoCFull fpga err monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+6937,"ysyxSoCFull fpga err monitor is_aligned_2", false,-1);
        tracep->declBus(c+18789,"ysyxSoCFull fpga err monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18790,"ysyxSoCFull fpga err monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+6938,"ysyxSoCFull fpga err monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+6939,"ysyxSoCFull fpga err monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+6940,"ysyxSoCFull fpga err monitor a_first", false,-1);
        tracep->declBus(c+6941,"ysyxSoCFull fpga err monitor opcode", false,-1, 2,0);
        tracep->declBus(c+6942,"ysyxSoCFull fpga err monitor param", false,-1, 2,0);
        tracep->declBus(c+6943,"ysyxSoCFull fpga err monitor size", false,-1, 2,0);
        tracep->declBus(c+6944,"ysyxSoCFull fpga err monitor source", false,-1, 6,0);
        tracep->declBus(c+6945,"ysyxSoCFull fpga err monitor address", false,-1, 12,0);
        tracep->declBus(c+6946,"ysyxSoCFull fpga err monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6947,"ysyxSoCFull fpga err monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+6948,"ysyxSoCFull fpga err monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+6949,"ysyxSoCFull fpga err monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+6950,"ysyxSoCFull fpga err monitor d_first", false,-1);
        tracep->declBus(c+6951,"ysyxSoCFull fpga err monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+6952,"ysyxSoCFull fpga err monitor param_1", false,-1, 1,0);
        tracep->declBus(c+6953,"ysyxSoCFull fpga err monitor size_1", false,-1, 2,0);
        tracep->declBus(c+6954,"ysyxSoCFull fpga err monitor source_1", false,-1, 6,0);
        tracep->declBit(c+6955,"ysyxSoCFull fpga err monitor denied", false,-1);
        tracep->declBus(c+6956,"ysyxSoCFull fpga err monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6957,"ysyxSoCFull fpga err monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+6958,"ysyxSoCFull fpga err monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+6959,"ysyxSoCFull fpga err monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+6960,"ysyxSoCFull fpga err monitor c_first", false,-1);
        tracep->declBus(c+6961,"ysyxSoCFull fpga err monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+6962,"ysyxSoCFull fpga err monitor param_3", false,-1, 2,0);
        tracep->declBus(c+6963,"ysyxSoCFull fpga err monitor size_3", false,-1, 2,0);
        tracep->declBus(c+6964,"ysyxSoCFull fpga err monitor source_3", false,-1, 6,0);
        tracep->declBus(c+6965,"ysyxSoCFull fpga err monitor address_2", false,-1, 12,0);
        tracep->declArray(c+6966,"ysyxSoCFull fpga err monitor inflight", false,-1, 127,0);
        tracep->declArray(c+6970,"ysyxSoCFull fpga err monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+6986,"ysyxSoCFull fpga err monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+7002,"ysyxSoCFull fpga err monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+7003,"ysyxSoCFull fpga err monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+7004,"ysyxSoCFull fpga err monitor a_first_1", false,-1);
        tracep->declBus(c+7005,"ysyxSoCFull fpga err monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+7006,"ysyxSoCFull fpga err monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+7007,"ysyxSoCFull fpga err monitor d_first_1", false,-1);
        tracep->declArray(c+18791,"ysyxSoCFull fpga err monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15676,"ysyxSoCFull fpga err monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15677,"ysyxSoCFull fpga err monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15678,"ysyxSoCFull fpga err monitor a_set", false,-1, 127,0);
        tracep->declArray(c+7008,"ysyxSoCFull fpga err monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+7012,"ysyxSoCFull fpga err monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15682,"ysyxSoCFull fpga err monitor same_cycle_resp", false,-1);
        tracep->declBus(c+7016,"ysyxSoCFull fpga err monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+7017,"ysyxSoCFull fpga err monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15683,"ysyxSoCFull fpga err monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+7018,"ysyxSoCFull fpga err monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15699,"ysyxSoCFull fpga err monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+7034,"ysyxSoCFull fpga err monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+7035,"ysyxSoCFull fpga err monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+7039,"ysyxSoCFull fpga err monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+7055,"ysyxSoCFull fpga err monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+7056,"ysyxSoCFull fpga err monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+7057,"ysyxSoCFull fpga err monitor c_first_1", false,-1);
        tracep->declBus(c+7058,"ysyxSoCFull fpga err monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+7059,"ysyxSoCFull fpga err monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+7060,"ysyxSoCFull fpga err monitor d_first_2", false,-1);
        tracep->declArray(c+14513,"ysyxSoCFull fpga err monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14517,"ysyxSoCFull fpga err monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14518,"ysyxSoCFull fpga err monitor c_set", false,-1, 127,0);
        tracep->declArray(c+7061,"ysyxSoCFull fpga err monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+7065,"ysyxSoCFull fpga err monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14522,"ysyxSoCFull fpga err monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+7069,"ysyxSoCFull fpga err monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+7070,"ysyxSoCFull fpga err monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14523,"ysyxSoCFull fpga err monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+7086,"ysyxSoCFull fpga err monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+7087,"ysyxSoCFull fpga err monitor inflight_2", false,-1);
        tracep->declBus(c+7088,"ysyxSoCFull fpga err monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+7089,"ysyxSoCFull fpga err monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+7090,"ysyxSoCFull fpga err monitor d_first_3", false,-1);
        tracep->declBit(c+7091,"ysyxSoCFull fpga err monitor d_set", false,-1);
        tracep->declBit(c+16357,"ysyxSoCFull fpga err monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull fpga err monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga err monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga err monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+28,"ysyxSoCFull fpga err monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+28,"ysyxSoCFull fpga err monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga err monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga err monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga err monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga err a clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga err a reset", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull fpga err a io_enq_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga err a io_enq_valid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull fpga err a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18465,"ysyxSoCFull fpga err a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18466,"ysyxSoCFull fpga err a io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+6884,"ysyxSoCFull fpga err a io_deq_ready", false,-1);
        tracep->declBit(c+6885,"ysyxSoCFull fpga err a io_deq_valid", false,-1);
        tracep->declBus(c+6886,"ysyxSoCFull fpga err a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6887,"ysyxSoCFull fpga err a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6888,"ysyxSoCFull fpga err a io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7092+i*1,"ysyxSoCFull fpga err a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+6886,"ysyxSoCFull fpga err a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull fpga err a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga err a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+15715,"ysyxSoCFull fpga err a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7093+i*1,"ysyxSoCFull fpga err a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+6887,"ysyxSoCFull fpga err a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18465,"ysyxSoCFull fpga err a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga err a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15715,"ysyxSoCFull fpga err a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7094+i*1,"ysyxSoCFull fpga err a ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6888,"ysyxSoCFull fpga err a ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18466,"ysyxSoCFull fpga err a ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga err a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+15715,"ysyxSoCFull fpga err a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+6885,"ysyxSoCFull fpga err a maybe_full", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull fpga err a empty", false,-1);
        tracep->declBit(c+18795,"ysyxSoCFull fpga err a do_enq", false,-1);
        tracep->declBit(c+7095,"ysyxSoCFull fpga err a do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga err c clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga err c reset", false,-1);
        tracep->declBit(c+3625,"ysyxSoCFull fpga err c io_enq_ready", false,-1);
        tracep->declBit(c+16339,"ysyxSoCFull fpga err c io_enq_valid", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull fpga err c io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3627,"ysyxSoCFull fpga err c io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3628,"ysyxSoCFull fpga err c io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3629,"ysyxSoCFull fpga err c io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+6889,"ysyxSoCFull fpga err c io_deq_ready", false,-1);
        tracep->declBit(c+6890,"ysyxSoCFull fpga err c io_deq_valid", false,-1);
        tracep->declBus(c+6891,"ysyxSoCFull fpga err c io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6892,"ysyxSoCFull fpga err c io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+6893,"ysyxSoCFull fpga err c io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6894,"ysyxSoCFull fpga err c io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7096+i*1,"ysyxSoCFull fpga err c ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+6891,"ysyxSoCFull fpga err c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull fpga err c ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err c ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga err c ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+14539,"ysyxSoCFull fpga err c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7097+i*1,"ysyxSoCFull fpga err c ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+6892,"ysyxSoCFull fpga err c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err c ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3627,"ysyxSoCFull fpga err c ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err c ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga err c ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+14539,"ysyxSoCFull fpga err c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7098+i*1,"ysyxSoCFull fpga err c ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+6893,"ysyxSoCFull fpga err c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err c ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3628,"ysyxSoCFull fpga err c ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err c ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga err c ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+14539,"ysyxSoCFull fpga err c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7099+i*1,"ysyxSoCFull fpga err c ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6894,"ysyxSoCFull fpga err c ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err c ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3629,"ysyxSoCFull fpga err c ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19387,"ysyxSoCFull fpga err c ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga err c ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+14539,"ysyxSoCFull fpga err c ram_source_MPORT_en", false,-1);
        tracep->declBit(c+6890,"ysyxSoCFull fpga err c maybe_full", false,-1);
        tracep->declBit(c+3625,"ysyxSoCFull fpga err c empty", false,-1);
        tracep->declBit(c+16358,"ysyxSoCFull fpga err c do_enq", false,-1);
        tracep->declBit(c+7100,"ysyxSoCFull fpga err c do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga atomics clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga atomics reset", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull fpga atomics auto_in_a_ready", false,-1);
        tracep->declBit(c+18470,"ysyxSoCFull fpga atomics auto_in_a_valid", false,-1);
        tracep->declBus(c+3634,"ysyxSoCFull fpga atomics auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3635,"ysyxSoCFull fpga atomics auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3636,"ysyxSoCFull fpga atomics auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3637,"ysyxSoCFull fpga atomics auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga atomics auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3639,"ysyxSoCFull fpga atomics auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3640,"ysyxSoCFull fpga atomics auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga atomics auto_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga atomics auto_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga atomics auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga atomics auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga atomics auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga atomics auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga atomics auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga atomics auto_in_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga atomics auto_in_d_valid", false,-1);
        tracep->declBus(c+3644,"ysyxSoCFull fpga atomics auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga atomics auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga atomics auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga atomics auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga atomics auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga atomics auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga atomics auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga atomics auto_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga atomics auto_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga atomics auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18388,"ysyxSoCFull fpga atomics auto_out_a_ready", false,-1);
        tracep->declBit(c+18389,"ysyxSoCFull fpga atomics auto_out_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga atomics auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga atomics auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18392,"ysyxSoCFull fpga atomics auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga atomics auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga atomics auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga atomics auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18396,"ysyxSoCFull fpga atomics auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga atomics auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga atomics auto_out_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga atomics auto_out_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga atomics auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga atomics auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga atomics auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga atomics auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga atomics auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3478,"ysyxSoCFull fpga atomics auto_out_d_ready", false,-1);
        tracep->declBit(c+3479,"ysyxSoCFull fpga atomics auto_out_d_valid", false,-1);
        tracep->declBus(c+3480,"ysyxSoCFull fpga atomics auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga atomics auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga atomics auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga atomics auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3484,"ysyxSoCFull fpga atomics auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3485,"ysyxSoCFull fpga atomics auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3487,"ysyxSoCFull fpga atomics auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga atomics auto_out_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga atomics auto_out_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga atomics auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga atomics monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga atomics monitor_reset", false,-1);
        tracep->declBit(c+18796,"ysyxSoCFull fpga atomics monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18470,"ysyxSoCFull fpga atomics monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3634,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3635,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3636,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3637,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3639,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga atomics monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga atomics monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga atomics monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+7101,"ysyxSoCFull fpga atomics monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+7102,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+7103,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+7104,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga atomics monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga atomics monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga atomics monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+7105,"ysyxSoCFull fpga atomics cam_s_0_state", false,-1, 1,0);
        tracep->declBus(c+7106,"ysyxSoCFull fpga atomics cam_a_0_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7107,"ysyxSoCFull fpga atomics cam_a_0_bits_param", false,-1, 2,0);
        tracep->declBus(c+7108,"ysyxSoCFull fpga atomics cam_a_0_bits_size", false,-1, 3,0);
        tracep->declBus(c+7109,"ysyxSoCFull fpga atomics cam_a_0_bits_source", false,-1, 6,0);
        tracep->declBus(c+7110,"ysyxSoCFull fpga atomics cam_a_0_bits_address", false,-1, 31,0);
        tracep->declBus(c+7111,"ysyxSoCFull fpga atomics cam_a_0_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+7112,"ysyxSoCFull fpga atomics cam_a_0_bits_data", false,-1, 63,0);
        tracep->declBus(c+7114,"ysyxSoCFull fpga atomics cam_a_0_fifoId", false,-1, 1,0);
        tracep->declBus(c+7115,"ysyxSoCFull fpga atomics cam_a_0_lut", false,-1, 3,0);
        tracep->declQuad(c+7116,"ysyxSoCFull fpga atomics cam_d_0_data", false,-1, 63,0);
        tracep->declBit(c+7118,"ysyxSoCFull fpga atomics cam_d_0_denied", false,-1);
        tracep->declBit(c+7119,"ysyxSoCFull fpga atomics cam_d_0_corrupt", false,-1);
        tracep->declBit(c+7120,"ysyxSoCFull fpga atomics cam_free_0", false,-1);
        tracep->declBit(c+7121,"ysyxSoCFull fpga atomics cam_amo_0", false,-1);
        tracep->declBit(c+7122,"ysyxSoCFull fpga atomics cam_abusy_0", false,-1);
        tracep->declBit(c+7123,"ysyxSoCFull fpga atomics cam_dmatch_0", false,-1);
        tracep->declBit(c+7124,"ysyxSoCFull fpga atomics a_isLogical", false,-1);
        tracep->declBit(c+7125,"ysyxSoCFull fpga atomics a_isArithmetic", false,-1);
        tracep->declBit(c+7126,"ysyxSoCFull fpga atomics a_isSupported", false,-1);
        tracep->declBus(c+7127,"ysyxSoCFull fpga atomics a_fifoId", false,-1, 1,0);
        tracep->declBit(c+7128,"ysyxSoCFull fpga atomics a_cam_busy", false,-1);
        tracep->declBit(c+7129,"ysyxSoCFull fpga atomics indexes_hi", false,-1);
        tracep->declBit(c+7130,"ysyxSoCFull fpga atomics indexes_lo", false,-1);
        tracep->declBus(c+7131,"ysyxSoCFull fpga atomics indexes_0", false,-1, 1,0);
        tracep->declBit(c+7132,"ysyxSoCFull fpga atomics indexes_hi_1", false,-1);
        tracep->declBit(c+7133,"ysyxSoCFull fpga atomics indexes_lo_1", false,-1);
        tracep->declBus(c+7134,"ysyxSoCFull fpga atomics indexes_1", false,-1, 1,0);
        tracep->declBit(c+7135,"ysyxSoCFull fpga atomics indexes_hi_2", false,-1);
        tracep->declBit(c+7136,"ysyxSoCFull fpga atomics indexes_lo_2", false,-1);
        tracep->declBus(c+7137,"ysyxSoCFull fpga atomics indexes_2", false,-1, 1,0);
        tracep->declBit(c+7138,"ysyxSoCFull fpga atomics indexes_hi_3", false,-1);
        tracep->declBit(c+7139,"ysyxSoCFull fpga atomics indexes_lo_3", false,-1);
        tracep->declBus(c+7140,"ysyxSoCFull fpga atomics indexes_3", false,-1, 1,0);
        tracep->declBit(c+7141,"ysyxSoCFull fpga atomics indexes_hi_4", false,-1);
        tracep->declBit(c+7142,"ysyxSoCFull fpga atomics indexes_lo_4", false,-1);
        tracep->declBus(c+7143,"ysyxSoCFull fpga atomics indexes_4", false,-1, 1,0);
        tracep->declBit(c+7144,"ysyxSoCFull fpga atomics indexes_hi_5", false,-1);
        tracep->declBit(c+7145,"ysyxSoCFull fpga atomics indexes_lo_5", false,-1);
        tracep->declBus(c+7146,"ysyxSoCFull fpga atomics indexes_5", false,-1, 1,0);
        tracep->declBit(c+7147,"ysyxSoCFull fpga atomics indexes_hi_6", false,-1);
        tracep->declBit(c+7148,"ysyxSoCFull fpga atomics indexes_lo_6", false,-1);
        tracep->declBus(c+7149,"ysyxSoCFull fpga atomics indexes_6", false,-1, 1,0);
        tracep->declBit(c+7150,"ysyxSoCFull fpga atomics indexes_hi_7", false,-1);
        tracep->declBit(c+7151,"ysyxSoCFull fpga atomics indexes_lo_7", false,-1);
        tracep->declBus(c+7152,"ysyxSoCFull fpga atomics indexes_7", false,-1, 1,0);
        tracep->declBit(c+7153,"ysyxSoCFull fpga atomics indexes_hi_8", false,-1);
        tracep->declBit(c+7154,"ysyxSoCFull fpga atomics indexes_lo_8", false,-1);
        tracep->declBus(c+7155,"ysyxSoCFull fpga atomics indexes_8", false,-1, 1,0);
        tracep->declBit(c+7156,"ysyxSoCFull fpga atomics indexes_hi_9", false,-1);
        tracep->declBit(c+7157,"ysyxSoCFull fpga atomics indexes_lo_9", false,-1);
        tracep->declBus(c+7158,"ysyxSoCFull fpga atomics indexes_9", false,-1, 1,0);
        tracep->declBit(c+7159,"ysyxSoCFull fpga atomics indexes_hi_10", false,-1);
        tracep->declBit(c+7160,"ysyxSoCFull fpga atomics indexes_lo_10", false,-1);
        tracep->declBus(c+7161,"ysyxSoCFull fpga atomics indexes_10", false,-1, 1,0);
        tracep->declBit(c+7162,"ysyxSoCFull fpga atomics indexes_hi_11", false,-1);
        tracep->declBit(c+7163,"ysyxSoCFull fpga atomics indexes_lo_11", false,-1);
        tracep->declBus(c+7164,"ysyxSoCFull fpga atomics indexes_11", false,-1, 1,0);
        tracep->declBit(c+7165,"ysyxSoCFull fpga atomics indexes_hi_12", false,-1);
        tracep->declBit(c+7166,"ysyxSoCFull fpga atomics indexes_lo_12", false,-1);
        tracep->declBus(c+7167,"ysyxSoCFull fpga atomics indexes_12", false,-1, 1,0);
        tracep->declBit(c+7168,"ysyxSoCFull fpga atomics indexes_hi_13", false,-1);
        tracep->declBit(c+7169,"ysyxSoCFull fpga atomics indexes_lo_13", false,-1);
        tracep->declBus(c+7170,"ysyxSoCFull fpga atomics indexes_13", false,-1, 1,0);
        tracep->declBit(c+7171,"ysyxSoCFull fpga atomics indexes_hi_14", false,-1);
        tracep->declBit(c+7172,"ysyxSoCFull fpga atomics indexes_lo_14", false,-1);
        tracep->declBus(c+7173,"ysyxSoCFull fpga atomics indexes_14", false,-1, 1,0);
        tracep->declBit(c+7174,"ysyxSoCFull fpga atomics indexes_hi_15", false,-1);
        tracep->declBit(c+7175,"ysyxSoCFull fpga atomics indexes_lo_15", false,-1);
        tracep->declBus(c+7176,"ysyxSoCFull fpga atomics indexes_15", false,-1, 1,0);
        tracep->declBit(c+7177,"ysyxSoCFull fpga atomics indexes_hi_16", false,-1);
        tracep->declBit(c+7178,"ysyxSoCFull fpga atomics indexes_lo_16", false,-1);
        tracep->declBus(c+7179,"ysyxSoCFull fpga atomics indexes_16", false,-1, 1,0);
        tracep->declBit(c+7180,"ysyxSoCFull fpga atomics indexes_hi_17", false,-1);
        tracep->declBit(c+7181,"ysyxSoCFull fpga atomics indexes_lo_17", false,-1);
        tracep->declBus(c+7182,"ysyxSoCFull fpga atomics indexes_17", false,-1, 1,0);
        tracep->declBit(c+7183,"ysyxSoCFull fpga atomics indexes_hi_18", false,-1);
        tracep->declBit(c+7184,"ysyxSoCFull fpga atomics indexes_lo_18", false,-1);
        tracep->declBus(c+7185,"ysyxSoCFull fpga atomics indexes_18", false,-1, 1,0);
        tracep->declBit(c+7186,"ysyxSoCFull fpga atomics indexes_hi_19", false,-1);
        tracep->declBit(c+7187,"ysyxSoCFull fpga atomics indexes_lo_19", false,-1);
        tracep->declBus(c+7188,"ysyxSoCFull fpga atomics indexes_19", false,-1, 1,0);
        tracep->declBit(c+7189,"ysyxSoCFull fpga atomics indexes_hi_20", false,-1);
        tracep->declBit(c+7190,"ysyxSoCFull fpga atomics indexes_lo_20", false,-1);
        tracep->declBus(c+7191,"ysyxSoCFull fpga atomics indexes_20", false,-1, 1,0);
        tracep->declBit(c+7192,"ysyxSoCFull fpga atomics indexes_hi_21", false,-1);
        tracep->declBit(c+7193,"ysyxSoCFull fpga atomics indexes_lo_21", false,-1);
        tracep->declBus(c+7194,"ysyxSoCFull fpga atomics indexes_21", false,-1, 1,0);
        tracep->declBit(c+7195,"ysyxSoCFull fpga atomics indexes_hi_22", false,-1);
        tracep->declBit(c+7196,"ysyxSoCFull fpga atomics indexes_lo_22", false,-1);
        tracep->declBus(c+7197,"ysyxSoCFull fpga atomics indexes_22", false,-1, 1,0);
        tracep->declBit(c+7198,"ysyxSoCFull fpga atomics indexes_hi_23", false,-1);
        tracep->declBit(c+7199,"ysyxSoCFull fpga atomics indexes_lo_23", false,-1);
        tracep->declBus(c+7200,"ysyxSoCFull fpga atomics indexes_23", false,-1, 1,0);
        tracep->declBit(c+7201,"ysyxSoCFull fpga atomics indexes_hi_24", false,-1);
        tracep->declBit(c+7202,"ysyxSoCFull fpga atomics indexes_lo_24", false,-1);
        tracep->declBus(c+7203,"ysyxSoCFull fpga atomics indexes_24", false,-1, 1,0);
        tracep->declBit(c+7204,"ysyxSoCFull fpga atomics indexes_hi_25", false,-1);
        tracep->declBit(c+7205,"ysyxSoCFull fpga atomics indexes_lo_25", false,-1);
        tracep->declBus(c+7206,"ysyxSoCFull fpga atomics indexes_25", false,-1, 1,0);
        tracep->declBit(c+7207,"ysyxSoCFull fpga atomics indexes_hi_26", false,-1);
        tracep->declBit(c+7208,"ysyxSoCFull fpga atomics indexes_lo_26", false,-1);
        tracep->declBus(c+7209,"ysyxSoCFull fpga atomics indexes_26", false,-1, 1,0);
        tracep->declBit(c+7210,"ysyxSoCFull fpga atomics indexes_hi_27", false,-1);
        tracep->declBit(c+7211,"ysyxSoCFull fpga atomics indexes_lo_27", false,-1);
        tracep->declBus(c+7212,"ysyxSoCFull fpga atomics indexes_27", false,-1, 1,0);
        tracep->declBit(c+7213,"ysyxSoCFull fpga atomics indexes_hi_28", false,-1);
        tracep->declBit(c+7214,"ysyxSoCFull fpga atomics indexes_lo_28", false,-1);
        tracep->declBus(c+7215,"ysyxSoCFull fpga atomics indexes_28", false,-1, 1,0);
        tracep->declBit(c+7216,"ysyxSoCFull fpga atomics indexes_hi_29", false,-1);
        tracep->declBit(c+7217,"ysyxSoCFull fpga atomics indexes_lo_29", false,-1);
        tracep->declBus(c+7218,"ysyxSoCFull fpga atomics indexes_29", false,-1, 1,0);
        tracep->declBit(c+7219,"ysyxSoCFull fpga atomics indexes_hi_30", false,-1);
        tracep->declBit(c+7220,"ysyxSoCFull fpga atomics indexes_lo_30", false,-1);
        tracep->declBus(c+7221,"ysyxSoCFull fpga atomics indexes_30", false,-1, 1,0);
        tracep->declBit(c+7222,"ysyxSoCFull fpga atomics indexes_hi_31", false,-1);
        tracep->declBit(c+7223,"ysyxSoCFull fpga atomics indexes_lo_31", false,-1);
        tracep->declBus(c+7224,"ysyxSoCFull fpga atomics indexes_31", false,-1, 1,0);
        tracep->declBit(c+7225,"ysyxSoCFull fpga atomics indexes_hi_32", false,-1);
        tracep->declBit(c+7226,"ysyxSoCFull fpga atomics indexes_lo_32", false,-1);
        tracep->declBus(c+7227,"ysyxSoCFull fpga atomics indexes_32", false,-1, 1,0);
        tracep->declBit(c+7228,"ysyxSoCFull fpga atomics indexes_hi_33", false,-1);
        tracep->declBit(c+7229,"ysyxSoCFull fpga atomics indexes_lo_33", false,-1);
        tracep->declBus(c+7230,"ysyxSoCFull fpga atomics indexes_33", false,-1, 1,0);
        tracep->declBit(c+7231,"ysyxSoCFull fpga atomics indexes_hi_34", false,-1);
        tracep->declBit(c+7232,"ysyxSoCFull fpga atomics indexes_lo_34", false,-1);
        tracep->declBus(c+7233,"ysyxSoCFull fpga atomics indexes_34", false,-1, 1,0);
        tracep->declBit(c+7234,"ysyxSoCFull fpga atomics indexes_hi_35", false,-1);
        tracep->declBit(c+7235,"ysyxSoCFull fpga atomics indexes_lo_35", false,-1);
        tracep->declBus(c+7236,"ysyxSoCFull fpga atomics indexes_35", false,-1, 1,0);
        tracep->declBit(c+7237,"ysyxSoCFull fpga atomics indexes_hi_36", false,-1);
        tracep->declBit(c+7238,"ysyxSoCFull fpga atomics indexes_lo_36", false,-1);
        tracep->declBus(c+7239,"ysyxSoCFull fpga atomics indexes_36", false,-1, 1,0);
        tracep->declBit(c+7240,"ysyxSoCFull fpga atomics indexes_hi_37", false,-1);
        tracep->declBit(c+7241,"ysyxSoCFull fpga atomics indexes_lo_37", false,-1);
        tracep->declBus(c+7242,"ysyxSoCFull fpga atomics indexes_37", false,-1, 1,0);
        tracep->declBit(c+7243,"ysyxSoCFull fpga atomics indexes_hi_38", false,-1);
        tracep->declBit(c+7244,"ysyxSoCFull fpga atomics indexes_lo_38", false,-1);
        tracep->declBus(c+7245,"ysyxSoCFull fpga atomics indexes_38", false,-1, 1,0);
        tracep->declBit(c+7246,"ysyxSoCFull fpga atomics indexes_hi_39", false,-1);
        tracep->declBit(c+7247,"ysyxSoCFull fpga atomics indexes_lo_39", false,-1);
        tracep->declBus(c+7248,"ysyxSoCFull fpga atomics indexes_39", false,-1, 1,0);
        tracep->declBit(c+7249,"ysyxSoCFull fpga atomics indexes_hi_40", false,-1);
        tracep->declBit(c+7250,"ysyxSoCFull fpga atomics indexes_lo_40", false,-1);
        tracep->declBus(c+7251,"ysyxSoCFull fpga atomics indexes_40", false,-1, 1,0);
        tracep->declBit(c+7252,"ysyxSoCFull fpga atomics indexes_hi_41", false,-1);
        tracep->declBit(c+7253,"ysyxSoCFull fpga atomics indexes_lo_41", false,-1);
        tracep->declBus(c+7254,"ysyxSoCFull fpga atomics indexes_41", false,-1, 1,0);
        tracep->declBit(c+7255,"ysyxSoCFull fpga atomics indexes_hi_42", false,-1);
        tracep->declBit(c+7256,"ysyxSoCFull fpga atomics indexes_lo_42", false,-1);
        tracep->declBus(c+7257,"ysyxSoCFull fpga atomics indexes_42", false,-1, 1,0);
        tracep->declBit(c+7258,"ysyxSoCFull fpga atomics indexes_hi_43", false,-1);
        tracep->declBit(c+7259,"ysyxSoCFull fpga atomics indexes_lo_43", false,-1);
        tracep->declBus(c+7260,"ysyxSoCFull fpga atomics indexes_43", false,-1, 1,0);
        tracep->declBit(c+7261,"ysyxSoCFull fpga atomics indexes_hi_44", false,-1);
        tracep->declBit(c+7262,"ysyxSoCFull fpga atomics indexes_lo_44", false,-1);
        tracep->declBus(c+7263,"ysyxSoCFull fpga atomics indexes_44", false,-1, 1,0);
        tracep->declBit(c+7264,"ysyxSoCFull fpga atomics indexes_hi_45", false,-1);
        tracep->declBit(c+7265,"ysyxSoCFull fpga atomics indexes_lo_45", false,-1);
        tracep->declBus(c+7266,"ysyxSoCFull fpga atomics indexes_45", false,-1, 1,0);
        tracep->declBit(c+7267,"ysyxSoCFull fpga atomics indexes_hi_46", false,-1);
        tracep->declBit(c+7268,"ysyxSoCFull fpga atomics indexes_lo_46", false,-1);
        tracep->declBus(c+7269,"ysyxSoCFull fpga atomics indexes_46", false,-1, 1,0);
        tracep->declBit(c+7270,"ysyxSoCFull fpga atomics indexes_hi_47", false,-1);
        tracep->declBit(c+7271,"ysyxSoCFull fpga atomics indexes_lo_47", false,-1);
        tracep->declBus(c+7272,"ysyxSoCFull fpga atomics indexes_47", false,-1, 1,0);
        tracep->declBit(c+7273,"ysyxSoCFull fpga atomics indexes_hi_48", false,-1);
        tracep->declBit(c+7274,"ysyxSoCFull fpga atomics indexes_lo_48", false,-1);
        tracep->declBus(c+7275,"ysyxSoCFull fpga atomics indexes_48", false,-1, 1,0);
        tracep->declBit(c+7276,"ysyxSoCFull fpga atomics indexes_hi_49", false,-1);
        tracep->declBit(c+7277,"ysyxSoCFull fpga atomics indexes_lo_49", false,-1);
        tracep->declBus(c+7278,"ysyxSoCFull fpga atomics indexes_49", false,-1, 1,0);
        tracep->declBit(c+7279,"ysyxSoCFull fpga atomics indexes_hi_50", false,-1);
        tracep->declBit(c+7280,"ysyxSoCFull fpga atomics indexes_lo_50", false,-1);
        tracep->declBus(c+7281,"ysyxSoCFull fpga atomics indexes_50", false,-1, 1,0);
        tracep->declBit(c+7282,"ysyxSoCFull fpga atomics indexes_hi_51", false,-1);
        tracep->declBit(c+7283,"ysyxSoCFull fpga atomics indexes_lo_51", false,-1);
        tracep->declBus(c+7284,"ysyxSoCFull fpga atomics indexes_51", false,-1, 1,0);
        tracep->declBit(c+7285,"ysyxSoCFull fpga atomics indexes_hi_52", false,-1);
        tracep->declBit(c+7286,"ysyxSoCFull fpga atomics indexes_lo_52", false,-1);
        tracep->declBus(c+7287,"ysyxSoCFull fpga atomics indexes_52", false,-1, 1,0);
        tracep->declBit(c+7288,"ysyxSoCFull fpga atomics indexes_hi_53", false,-1);
        tracep->declBit(c+7289,"ysyxSoCFull fpga atomics indexes_lo_53", false,-1);
        tracep->declBus(c+7290,"ysyxSoCFull fpga atomics indexes_53", false,-1, 1,0);
        tracep->declBit(c+7291,"ysyxSoCFull fpga atomics indexes_hi_54", false,-1);
        tracep->declBit(c+7292,"ysyxSoCFull fpga atomics indexes_lo_54", false,-1);
        tracep->declBus(c+7293,"ysyxSoCFull fpga atomics indexes_54", false,-1, 1,0);
        tracep->declBit(c+7294,"ysyxSoCFull fpga atomics indexes_hi_55", false,-1);
        tracep->declBit(c+7295,"ysyxSoCFull fpga atomics indexes_lo_55", false,-1);
        tracep->declBus(c+7296,"ysyxSoCFull fpga atomics indexes_55", false,-1, 1,0);
        tracep->declBit(c+7297,"ysyxSoCFull fpga atomics indexes_hi_56", false,-1);
        tracep->declBit(c+7298,"ysyxSoCFull fpga atomics indexes_lo_56", false,-1);
        tracep->declBus(c+7299,"ysyxSoCFull fpga atomics indexes_56", false,-1, 1,0);
        tracep->declBit(c+7300,"ysyxSoCFull fpga atomics indexes_hi_57", false,-1);
        tracep->declBit(c+7301,"ysyxSoCFull fpga atomics indexes_lo_57", false,-1);
        tracep->declBus(c+7302,"ysyxSoCFull fpga atomics indexes_57", false,-1, 1,0);
        tracep->declBit(c+7303,"ysyxSoCFull fpga atomics indexes_hi_58", false,-1);
        tracep->declBit(c+7304,"ysyxSoCFull fpga atomics indexes_lo_58", false,-1);
        tracep->declBus(c+7305,"ysyxSoCFull fpga atomics indexes_58", false,-1, 1,0);
        tracep->declBit(c+7306,"ysyxSoCFull fpga atomics indexes_hi_59", false,-1);
        tracep->declBit(c+7307,"ysyxSoCFull fpga atomics indexes_lo_59", false,-1);
        tracep->declBus(c+7308,"ysyxSoCFull fpga atomics indexes_59", false,-1, 1,0);
        tracep->declBit(c+7309,"ysyxSoCFull fpga atomics indexes_hi_60", false,-1);
        tracep->declBit(c+7310,"ysyxSoCFull fpga atomics indexes_lo_60", false,-1);
        tracep->declBus(c+7311,"ysyxSoCFull fpga atomics indexes_60", false,-1, 1,0);
        tracep->declBit(c+7312,"ysyxSoCFull fpga atomics indexes_hi_61", false,-1);
        tracep->declBit(c+7313,"ysyxSoCFull fpga atomics indexes_lo_61", false,-1);
        tracep->declBus(c+7314,"ysyxSoCFull fpga atomics indexes_61", false,-1, 1,0);
        tracep->declBit(c+7315,"ysyxSoCFull fpga atomics indexes_hi_62", false,-1);
        tracep->declBit(c+7316,"ysyxSoCFull fpga atomics indexes_lo_62", false,-1);
        tracep->declBus(c+7317,"ysyxSoCFull fpga atomics indexes_62", false,-1, 1,0);
        tracep->declBit(c+7318,"ysyxSoCFull fpga atomics indexes_hi_63", false,-1);
        tracep->declBit(c+7319,"ysyxSoCFull fpga atomics indexes_lo_63", false,-1);
        tracep->declBus(c+7320,"ysyxSoCFull fpga atomics indexes_63", false,-1, 1,0);
        tracep->declBit(c+7321,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+7322,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+7323,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+7324,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+7325,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+7326,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+7327,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+7328,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+7329,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+7330,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+7331,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+7332,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+7333,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+7334,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+7335,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+7336,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+7337,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+7338,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+7339,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+7340,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+7341,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+7342,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+7343,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+7344,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+7345,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+7346,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+7347,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+7348,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+7349,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+7350,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+7351,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+7352,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+7353,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+7354,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+7355,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+7356,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+7357,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+7358,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+7359,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+7360,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+7361,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+7362,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+7363,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+7364,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+7365,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+7366,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+7367,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+7368,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+7369,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+7370,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+7371,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+7372,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+7373,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+7374,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+7375,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+7376,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+7377,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+7378,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+7379,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+7380,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+7381,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+7382,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+7383,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+7384,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+7385,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7386,"ysyxSoCFull fpga atomics logic_out_lo_lo", false,-1, 15,0);
        tracep->declBus(c+7387,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7388,"ysyxSoCFull fpga atomics logic_out_lo", false,-1, 31,0);
        tracep->declBus(c+7389,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7390,"ysyxSoCFull fpga atomics logic_out_hi_lo", false,-1, 15,0);
        tracep->declBus(c+7391,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7392,"ysyxSoCFull fpga atomics logic_out_hi", false,-1, 31,0);
        tracep->declQuad(c+7393,"ysyxSoCFull fpga atomics logic_out", false,-1, 63,0);
        tracep->declBit(c+7395,"ysyxSoCFull fpga atomics unsigned_", false,-1);
        tracep->declBit(c+7396,"ysyxSoCFull fpga atomics take_max", false,-1);
        tracep->declBit(c+7397,"ysyxSoCFull fpga atomics adder", false,-1);
        tracep->declBus(c+7398,"ysyxSoCFull fpga atomics signSel", false,-1, 7,0);
        tracep->declBus(c+7399,"ysyxSoCFull fpga atomics signbits_a", false,-1, 7,0);
        tracep->declBus(c+7400,"ysyxSoCFull fpga atomics signbits_d", false,-1, 7,0);
        tracep->declBus(c+7401,"ysyxSoCFull fpga atomics signbit_a", false,-1, 7,0);
        tracep->declBus(c+7402,"ysyxSoCFull fpga atomics signbit_d", false,-1, 7,0);
        tracep->declBus(c+7403,"ysyxSoCFull fpga atomics signext_a_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7404,"ysyxSoCFull fpga atomics signext_a_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7405,"ysyxSoCFull fpga atomics signext_a_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7406,"ysyxSoCFull fpga atomics signext_a_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+7407,"ysyxSoCFull fpga atomics signext_a_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7408,"ysyxSoCFull fpga atomics signext_a_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7409,"ysyxSoCFull fpga atomics signext_a_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7410,"ysyxSoCFull fpga atomics signext_a_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+7411,"ysyxSoCFull fpga atomics signext_a", false,-1, 63,0);
        tracep->declBus(c+7413,"ysyxSoCFull fpga atomics signext_d_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7414,"ysyxSoCFull fpga atomics signext_d_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7415,"ysyxSoCFull fpga atomics signext_d_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7416,"ysyxSoCFull fpga atomics signext_d_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+7417,"ysyxSoCFull fpga atomics signext_d_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7418,"ysyxSoCFull fpga atomics signext_d_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7419,"ysyxSoCFull fpga atomics signext_d_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7420,"ysyxSoCFull fpga atomics signext_d_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+7421,"ysyxSoCFull fpga atomics signext_d", false,-1, 63,0);
        tracep->declBus(c+7423,"ysyxSoCFull fpga atomics wide_mask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7424,"ysyxSoCFull fpga atomics wide_mask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7425,"ysyxSoCFull fpga atomics wide_mask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7426,"ysyxSoCFull fpga atomics wide_mask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+7427,"ysyxSoCFull fpga atomics wide_mask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7428,"ysyxSoCFull fpga atomics wide_mask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7429,"ysyxSoCFull fpga atomics wide_mask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7430,"ysyxSoCFull fpga atomics wide_mask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+7431,"ysyxSoCFull fpga atomics wide_mask", false,-1, 63,0);
        tracep->declQuad(c+7433,"ysyxSoCFull fpga atomics a_a_ext", false,-1, 63,0);
        tracep->declQuad(c+7435,"ysyxSoCFull fpga atomics a_d_ext", false,-1, 63,0);
        tracep->declQuad(c+7437,"ysyxSoCFull fpga atomics a_d_inv", false,-1, 63,0);
        tracep->declQuad(c+7439,"ysyxSoCFull fpga atomics adder_out", false,-1, 63,0);
        tracep->declBit(c+7441,"ysyxSoCFull fpga atomics a_bigger_uneq", false,-1);
        tracep->declBit(c+7442,"ysyxSoCFull fpga atomics a_bigger", false,-1);
        tracep->declBit(c+7443,"ysyxSoCFull fpga atomics pick_a", false,-1);
        tracep->declQuad(c+7444,"ysyxSoCFull fpga atomics arith_out", false,-1, 63,0);
        tracep->declQuad(c+7446,"ysyxSoCFull fpga atomics amo_data", false,-1, 63,0);
        tracep->declBit(c+7448,"ysyxSoCFull fpga atomics a_allow", false,-1);
        tracep->declBus(c+7449,"ysyxSoCFull fpga atomics beatsLeft", false,-1, 4,0);
        tracep->declBit(c+7450,"ysyxSoCFull fpga atomics idle", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull fpga atomics source_i_valid", false,-1);
        tracep->declBit(c+18798,"ysyxSoCFull fpga atomics readys_1", false,-1);
        tracep->declBit(c+7451,"ysyxSoCFull fpga atomics state_1", false,-1);
        tracep->declBit(c+15716,"ysyxSoCFull fpga atomics allowed_1", false,-1);
        tracep->declBit(c+18799,"ysyxSoCFull fpga atomics out_1_ready", false,-1);
        tracep->declBus(c+7452,"ysyxSoCFull fpga atomics source_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7453,"ysyxSoCFull fpga atomics source_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+7454,"ysyxSoCFull fpga atomics source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+7455,"ysyxSoCFull fpga atomics source_c_bits_a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+7456,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size", false,-1);
        tracep->declBit(c+7457,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit", false,-1);
        tracep->declBit(c+7458,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit", false,-1);
        tracep->declBit(c+7459,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc", false,-1);
        tracep->declBit(c+7460,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_1", false,-1);
        tracep->declBit(c+7461,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size_1", false,-1);
        tracep->declBit(c+7462,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit_1", false,-1);
        tracep->declBit(c+7463,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit_1", false,-1);
        tracep->declBit(c+7464,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_2", false,-1);
        tracep->declBit(c+7465,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_2", false,-1);
        tracep->declBit(c+7466,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_3", false,-1);
        tracep->declBit(c+7467,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_3", false,-1);
        tracep->declBit(c+7468,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_4", false,-1);
        tracep->declBit(c+7469,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_4", false,-1);
        tracep->declBit(c+7470,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_5", false,-1);
        tracep->declBit(c+7471,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size_2", false,-1);
        tracep->declBit(c+7472,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit_2", false,-1);
        tracep->declBit(c+7473,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit_2", false,-1);
        tracep->declBit(c+7474,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_6", false,-1);
        tracep->declBit(c+7475,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+7476,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_7", false,-1);
        tracep->declBit(c+7477,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+7478,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_8", false,-1);
        tracep->declBit(c+7479,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+7480,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_9", false,-1);
        tracep->declBit(c+7481,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+7482,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_10", false,-1);
        tracep->declBit(c+7483,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+7484,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_11", false,-1);
        tracep->declBit(c+7485,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+7486,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_12", false,-1);
        tracep->declBit(c+7487,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+7488,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_13", false,-1);
        tracep->declBit(c+7489,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+7490,"ysyxSoCFull fpga atomics source_c_bits_a_mask", false,-1, 7,0);
        tracep->declBus(c+7491,"ysyxSoCFull fpga atomics decode", false,-1, 4,0);
        tracep->declBit(c+7492,"ysyxSoCFull fpga atomics opdata", false,-1);
        tracep->declBit(c+15717,"ysyxSoCFull fpga atomics latch", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga atomics readys_0", false,-1);
        tracep->declBit(c+7121,"ysyxSoCFull fpga atomics earlyWinner_0", false,-1);
        tracep->declBit(c+18800,"ysyxSoCFull fpga atomics earlyWinner_1", false,-1);
        tracep->declBit(c+7493,"ysyxSoCFull fpga atomics state_0", false,-1);
        tracep->declBit(c+7494,"ysyxSoCFull fpga atomics muxStateEarly_0", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull fpga atomics muxStateEarly_1", false,-1);
        tracep->declBit(c+15718,"ysyxSoCFull fpga atomics sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+7495,"ysyxSoCFull fpga atomics allowed_0", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull fpga atomics out_ready", false,-1);
        tracep->declBus(c+7496,"ysyxSoCFull fpga atomics d_first_counter", false,-1, 4,0);
        tracep->declBit(c+7497,"ysyxSoCFull fpga atomics d_first", false,-1);
        tracep->declBit(c+7498,"ysyxSoCFull fpga atomics d_ackd", false,-1);
        tracep->declBit(c+7499,"ysyxSoCFull fpga atomics d_cam_sel_raw_0", false,-1);
        tracep->declBit(c+7500,"ysyxSoCFull fpga atomics d_cam_sel_match_0", false,-1);
        tracep->declBit(c+7501,"ysyxSoCFull fpga atomics d_drop", false,-1);
        tracep->declBit(c+7502,"ysyxSoCFull fpga atomics bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+7503,"ysyxSoCFull fpga atomics d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+7504,"ysyxSoCFull fpga atomics d_first_beats1_opdata", false,-1);
        tracep->declBus(c+7505,"ysyxSoCFull fpga atomics d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7506,"ysyxSoCFull fpga atomics d_ack", false,-1);
        tracep->declBit(c+7507,"ysyxSoCFull fpga atomics d_replace", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga atomics monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga atomics monitor reset", false,-1);
        tracep->declBit(c+18796,"ysyxSoCFull fpga atomics monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18470,"ysyxSoCFull fpga atomics monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3634,"ysyxSoCFull fpga atomics monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3635,"ysyxSoCFull fpga atomics monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3636,"ysyxSoCFull fpga atomics monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3637,"ysyxSoCFull fpga atomics monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga atomics monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3639,"ysyxSoCFull fpga atomics monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga atomics monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga atomics monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga atomics monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga atomics monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga atomics monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga atomics monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga atomics monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga atomics monitor io_in_d_ready", false,-1);
        tracep->declBit(c+7101,"ysyxSoCFull fpga atomics monitor io_in_d_valid", false,-1);
        tracep->declBus(c+7102,"ysyxSoCFull fpga atomics monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga atomics monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga atomics monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga atomics monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+7103,"ysyxSoCFull fpga atomics monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+7104,"ysyxSoCFull fpga atomics monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga atomics monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga atomics monitor io_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga atomics monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+30,"ysyxSoCFull fpga atomics monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+7508,"ysyxSoCFull fpga atomics monitor source_ok", false,-1);
        tracep->declBus(c+7509,"ysyxSoCFull fpga atomics monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+7510,"ysyxSoCFull fpga atomics monitor is_aligned", false,-1);
        tracep->declBus(c+7511,"ysyxSoCFull fpga atomics monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+7512,"ysyxSoCFull fpga atomics monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+7513,"ysyxSoCFull fpga atomics monitor mask_size", false,-1);
        tracep->declBit(c+7514,"ysyxSoCFull fpga atomics monitor mask_bit", false,-1);
        tracep->declBit(c+7515,"ysyxSoCFull fpga atomics monitor mask_nbit", false,-1);
        tracep->declBit(c+7516,"ysyxSoCFull fpga atomics monitor mask_acc", false,-1);
        tracep->declBit(c+7517,"ysyxSoCFull fpga atomics monitor mask_acc_1", false,-1);
        tracep->declBit(c+7518,"ysyxSoCFull fpga atomics monitor mask_size_1", false,-1);
        tracep->declBit(c+7519,"ysyxSoCFull fpga atomics monitor mask_bit_1", false,-1);
        tracep->declBit(c+7520,"ysyxSoCFull fpga atomics monitor mask_nbit_1", false,-1);
        tracep->declBit(c+7521,"ysyxSoCFull fpga atomics monitor mask_eq_2", false,-1);
        tracep->declBit(c+7522,"ysyxSoCFull fpga atomics monitor mask_acc_2", false,-1);
        tracep->declBit(c+7523,"ysyxSoCFull fpga atomics monitor mask_eq_3", false,-1);
        tracep->declBit(c+7524,"ysyxSoCFull fpga atomics monitor mask_acc_3", false,-1);
        tracep->declBit(c+7525,"ysyxSoCFull fpga atomics monitor mask_eq_4", false,-1);
        tracep->declBit(c+7526,"ysyxSoCFull fpga atomics monitor mask_acc_4", false,-1);
        tracep->declBit(c+7527,"ysyxSoCFull fpga atomics monitor mask_eq_5", false,-1);
        tracep->declBit(c+7528,"ysyxSoCFull fpga atomics monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga atomics monitor mask_size_2", false,-1);
        tracep->declBit(c+7529,"ysyxSoCFull fpga atomics monitor mask_bit_2", false,-1);
        tracep->declBit(c+7530,"ysyxSoCFull fpga atomics monitor mask_nbit_2", false,-1);
        tracep->declBit(c+7531,"ysyxSoCFull fpga atomics monitor mask_eq_6", false,-1);
        tracep->declBit(c+7532,"ysyxSoCFull fpga atomics monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+7533,"ysyxSoCFull fpga atomics monitor mask_eq_7", false,-1);
        tracep->declBit(c+7534,"ysyxSoCFull fpga atomics monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+7535,"ysyxSoCFull fpga atomics monitor mask_eq_8", false,-1);
        tracep->declBit(c+7536,"ysyxSoCFull fpga atomics monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+7537,"ysyxSoCFull fpga atomics monitor mask_eq_9", false,-1);
        tracep->declBit(c+7538,"ysyxSoCFull fpga atomics monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+7539,"ysyxSoCFull fpga atomics monitor mask_eq_10", false,-1);
        tracep->declBit(c+7540,"ysyxSoCFull fpga atomics monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+7541,"ysyxSoCFull fpga atomics monitor mask_eq_11", false,-1);
        tracep->declBit(c+7542,"ysyxSoCFull fpga atomics monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+7543,"ysyxSoCFull fpga atomics monitor mask_eq_12", false,-1);
        tracep->declBit(c+7544,"ysyxSoCFull fpga atomics monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+7545,"ysyxSoCFull fpga atomics monitor mask_eq_13", false,-1);
        tracep->declBit(c+7546,"ysyxSoCFull fpga atomics monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+7547,"ysyxSoCFull fpga atomics monitor mask", false,-1, 7,0);
        tracep->declBit(c+7548,"ysyxSoCFull fpga atomics monitor source_ok_1", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga atomics monitor source_ok_2", false,-1);
        tracep->declBus(c+3702,"ysyxSoCFull fpga atomics monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+3703,"ysyxSoCFull fpga atomics monitor is_aligned_2", false,-1);
        tracep->declBit(c+3704,"ysyxSoCFull fpga atomics monitor address_ok_1", false,-1);
        tracep->declBit(c+3705,"ysyxSoCFull fpga atomics monitor sink_ok_1", false,-1);
        tracep->declBus(c+7491,"ysyxSoCFull fpga atomics monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+7492,"ysyxSoCFull fpga atomics monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+7549,"ysyxSoCFull fpga atomics monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+7550,"ysyxSoCFull fpga atomics monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7551,"ysyxSoCFull fpga atomics monitor a_first", false,-1);
        tracep->declBus(c+7552,"ysyxSoCFull fpga atomics monitor opcode", false,-1, 2,0);
        tracep->declBus(c+7553,"ysyxSoCFull fpga atomics monitor param", false,-1, 2,0);
        tracep->declBus(c+7554,"ysyxSoCFull fpga atomics monitor size", false,-1, 3,0);
        tracep->declBus(c+7555,"ysyxSoCFull fpga atomics monitor source", false,-1, 6,0);
        tracep->declBus(c+7556,"ysyxSoCFull fpga atomics monitor address", false,-1, 31,0);
        tracep->declBus(c+7503,"ysyxSoCFull fpga atomics monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+7557,"ysyxSoCFull fpga atomics monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+7558,"ysyxSoCFull fpga atomics monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+7559,"ysyxSoCFull fpga atomics monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7560,"ysyxSoCFull fpga atomics monitor d_first", false,-1);
        tracep->declBus(c+7561,"ysyxSoCFull fpga atomics monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+7562,"ysyxSoCFull fpga atomics monitor param_1", false,-1, 1,0);
        tracep->declBus(c+7563,"ysyxSoCFull fpga atomics monitor size_1", false,-1, 3,0);
        tracep->declBus(c+7564,"ysyxSoCFull fpga atomics monitor source_1", false,-1, 6,0);
        tracep->declBit(c+7565,"ysyxSoCFull fpga atomics monitor denied", false,-1);
        tracep->declBus(c+3724,"ysyxSoCFull fpga atomics monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+3725,"ysyxSoCFull fpga atomics monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+7566,"ysyxSoCFull fpga atomics monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+7567,"ysyxSoCFull fpga atomics monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7568,"ysyxSoCFull fpga atomics monitor c_first", false,-1);
        tracep->declBus(c+7569,"ysyxSoCFull fpga atomics monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+7570,"ysyxSoCFull fpga atomics monitor param_3", false,-1, 2,0);
        tracep->declBus(c+7571,"ysyxSoCFull fpga atomics monitor size_3", false,-1, 3,0);
        tracep->declBus(c+7572,"ysyxSoCFull fpga atomics monitor source_3", false,-1, 6,0);
        tracep->declBus(c+7573,"ysyxSoCFull fpga atomics monitor address_2", false,-1, 31,0);
        tracep->declArray(c+7574,"ysyxSoCFull fpga atomics monitor inflight", false,-1, 127,0);
        tracep->declArray(c+7578,"ysyxSoCFull fpga atomics monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+7594,"ysyxSoCFull fpga atomics monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+7626,"ysyxSoCFull fpga atomics monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+7627,"ysyxSoCFull fpga atomics monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+7628,"ysyxSoCFull fpga atomics monitor a_first_1", false,-1);
        tracep->declBus(c+7629,"ysyxSoCFull fpga atomics monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+7630,"ysyxSoCFull fpga atomics monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+7631,"ysyxSoCFull fpga atomics monitor d_first_1", false,-1);
        tracep->declArray(c+18802,"ysyxSoCFull fpga atomics monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15720,"ysyxSoCFull fpga atomics monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15721,"ysyxSoCFull fpga atomics monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+15722,"ysyxSoCFull fpga atomics monitor a_set", false,-1, 127,0);
        tracep->declArray(c+7632,"ysyxSoCFull fpga atomics monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+7636,"ysyxSoCFull fpga atomics monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15726,"ysyxSoCFull fpga atomics monitor same_cycle_resp", false,-1);
        tracep->declBus(c+7640,"ysyxSoCFull fpga atomics monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+7641,"ysyxSoCFull fpga atomics monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15727,"ysyxSoCFull fpga atomics monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+7642,"ysyxSoCFull fpga atomics monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15743,"ysyxSoCFull fpga atomics monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+7658,"ysyxSoCFull fpga atomics monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+7690,"ysyxSoCFull fpga atomics monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+7691,"ysyxSoCFull fpga atomics monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+7695,"ysyxSoCFull fpga atomics monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+7727,"ysyxSoCFull fpga atomics monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+7728,"ysyxSoCFull fpga atomics monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+7729,"ysyxSoCFull fpga atomics monitor c_first_1", false,-1);
        tracep->declBus(c+7730,"ysyxSoCFull fpga atomics monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+7731,"ysyxSoCFull fpga atomics monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+7732,"ysyxSoCFull fpga atomics monitor d_first_2", false,-1);
        tracep->declArray(c+14540,"ysyxSoCFull fpga atomics monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14544,"ysyxSoCFull fpga atomics monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+14545,"ysyxSoCFull fpga atomics monitor c_set", false,-1, 127,0);
        tracep->declArray(c+7733,"ysyxSoCFull fpga atomics monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+7737,"ysyxSoCFull fpga atomics monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14549,"ysyxSoCFull fpga atomics monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+7741,"ysyxSoCFull fpga atomics monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+14550,"ysyxSoCFull fpga atomics monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+7742,"ysyxSoCFull fpga atomics monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+7774,"ysyxSoCFull fpga atomics monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+7775,"ysyxSoCFull fpga atomics monitor inflight_2", false,-1);
        tracep->declBus(c+7776,"ysyxSoCFull fpga atomics monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+7777,"ysyxSoCFull fpga atomics monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+7778,"ysyxSoCFull fpga atomics monitor d_first_3", false,-1);
        tracep->declBit(c+7779,"ysyxSoCFull fpga atomics monitor d_set", false,-1);
        tracep->declBit(c+14478,"ysyxSoCFull fpga atomics monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull fpga atomics monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga atomics monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga atomics monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+30,"ysyxSoCFull fpga atomics monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+30,"ysyxSoCFull fpga atomics monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga fixer_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga fixer_1 reset", false,-1);
        tracep->declBit(c+18471,"ysyxSoCFull fpga fixer_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18472,"ysyxSoCFull fpga fixer_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+3634,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3635,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3636,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3637,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3639,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3640,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga fixer_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga fixer_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga fixer_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga fixer_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+3644,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga fixer_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga fixer_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga fixer_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull fpga fixer_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+18470,"ysyxSoCFull fpga fixer_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+3634,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3635,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3636,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3637,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3639,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3640,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga fixer_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga fixer_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga fixer_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga fixer_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+3644,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga fixer_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga fixer_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga fixer_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga fixer_1 monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga fixer_1 monitor_reset", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18472,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3634,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3635,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3636,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3637,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3639,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3644,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3648,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+7780,"ysyxSoCFull fpga fixer_1 a_id", false,-1, 1,0);
        tracep->declBit(c+7781,"ysyxSoCFull fpga fixer_1 a_noDomain", false,-1);
        tracep->declBit(c+7782,"ysyxSoCFull fpga fixer_1 stalls_a_sel", false,-1);
        tracep->declBus(c+7783,"ysyxSoCFull fpga fixer_1 a_first_counter", false,-1, 4,0);
        tracep->declBit(c+7784,"ysyxSoCFull fpga fixer_1 a_first", false,-1);
        tracep->declBit(c+7785,"ysyxSoCFull fpga fixer_1 flight_16", false,-1);
        tracep->declBit(c+7786,"ysyxSoCFull fpga fixer_1 flight_17", false,-1);
        tracep->declBit(c+7787,"ysyxSoCFull fpga fixer_1 flight_18", false,-1);
        tracep->declBit(c+7788,"ysyxSoCFull fpga fixer_1 flight_19", false,-1);
        tracep->declBit(c+7789,"ysyxSoCFull fpga fixer_1 flight_20", false,-1);
        tracep->declBit(c+7790,"ysyxSoCFull fpga fixer_1 flight_21", false,-1);
        tracep->declBit(c+7791,"ysyxSoCFull fpga fixer_1 flight_22", false,-1);
        tracep->declBit(c+7792,"ysyxSoCFull fpga fixer_1 flight_23", false,-1);
        tracep->declBit(c+7793,"ysyxSoCFull fpga fixer_1 flight_24", false,-1);
        tracep->declBit(c+7794,"ysyxSoCFull fpga fixer_1 flight_25", false,-1);
        tracep->declBit(c+7795,"ysyxSoCFull fpga fixer_1 flight_26", false,-1);
        tracep->declBit(c+7796,"ysyxSoCFull fpga fixer_1 flight_27", false,-1);
        tracep->declBit(c+7797,"ysyxSoCFull fpga fixer_1 flight_28", false,-1);
        tracep->declBit(c+7798,"ysyxSoCFull fpga fixer_1 flight_29", false,-1);
        tracep->declBit(c+7799,"ysyxSoCFull fpga fixer_1 flight_30", false,-1);
        tracep->declBit(c+7800,"ysyxSoCFull fpga fixer_1 flight_31", false,-1);
        tracep->declBus(c+7801,"ysyxSoCFull fpga fixer_1 stalls_id", false,-1, 1,0);
        tracep->declBit(c+7802,"ysyxSoCFull fpga fixer_1 stalls_0", false,-1);
        tracep->declBit(c+7803,"ysyxSoCFull fpga fixer_1 stalls_a_sel_1", false,-1);
        tracep->declBit(c+7804,"ysyxSoCFull fpga fixer_1 flight_32", false,-1);
        tracep->declBit(c+7805,"ysyxSoCFull fpga fixer_1 flight_33", false,-1);
        tracep->declBit(c+7806,"ysyxSoCFull fpga fixer_1 flight_34", false,-1);
        tracep->declBit(c+7807,"ysyxSoCFull fpga fixer_1 flight_35", false,-1);
        tracep->declBit(c+7808,"ysyxSoCFull fpga fixer_1 flight_36", false,-1);
        tracep->declBit(c+7809,"ysyxSoCFull fpga fixer_1 flight_37", false,-1);
        tracep->declBit(c+7810,"ysyxSoCFull fpga fixer_1 flight_38", false,-1);
        tracep->declBit(c+7811,"ysyxSoCFull fpga fixer_1 flight_39", false,-1);
        tracep->declBit(c+7812,"ysyxSoCFull fpga fixer_1 flight_40", false,-1);
        tracep->declBit(c+7813,"ysyxSoCFull fpga fixer_1 flight_41", false,-1);
        tracep->declBit(c+7814,"ysyxSoCFull fpga fixer_1 flight_42", false,-1);
        tracep->declBit(c+7815,"ysyxSoCFull fpga fixer_1 flight_43", false,-1);
        tracep->declBit(c+7816,"ysyxSoCFull fpga fixer_1 flight_44", false,-1);
        tracep->declBit(c+7817,"ysyxSoCFull fpga fixer_1 flight_45", false,-1);
        tracep->declBit(c+7818,"ysyxSoCFull fpga fixer_1 flight_46", false,-1);
        tracep->declBit(c+7819,"ysyxSoCFull fpga fixer_1 flight_47", false,-1);
        tracep->declBus(c+7820,"ysyxSoCFull fpga fixer_1 stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+7821,"ysyxSoCFull fpga fixer_1 stalls_1", false,-1);
        tracep->declBit(c+7822,"ysyxSoCFull fpga fixer_1 stalls_a_sel_2", false,-1);
        tracep->declBit(c+7823,"ysyxSoCFull fpga fixer_1 flight_48", false,-1);
        tracep->declBit(c+7824,"ysyxSoCFull fpga fixer_1 flight_49", false,-1);
        tracep->declBit(c+7825,"ysyxSoCFull fpga fixer_1 flight_50", false,-1);
        tracep->declBit(c+7826,"ysyxSoCFull fpga fixer_1 flight_51", false,-1);
        tracep->declBit(c+7827,"ysyxSoCFull fpga fixer_1 flight_52", false,-1);
        tracep->declBit(c+7828,"ysyxSoCFull fpga fixer_1 flight_53", false,-1);
        tracep->declBit(c+7829,"ysyxSoCFull fpga fixer_1 flight_54", false,-1);
        tracep->declBit(c+7830,"ysyxSoCFull fpga fixer_1 flight_55", false,-1);
        tracep->declBit(c+7831,"ysyxSoCFull fpga fixer_1 flight_56", false,-1);
        tracep->declBit(c+7832,"ysyxSoCFull fpga fixer_1 flight_57", false,-1);
        tracep->declBit(c+7833,"ysyxSoCFull fpga fixer_1 flight_58", false,-1);
        tracep->declBit(c+7834,"ysyxSoCFull fpga fixer_1 flight_59", false,-1);
        tracep->declBit(c+7835,"ysyxSoCFull fpga fixer_1 flight_60", false,-1);
        tracep->declBit(c+7836,"ysyxSoCFull fpga fixer_1 flight_61", false,-1);
        tracep->declBit(c+7837,"ysyxSoCFull fpga fixer_1 flight_62", false,-1);
        tracep->declBit(c+7838,"ysyxSoCFull fpga fixer_1 flight_63", false,-1);
        tracep->declBus(c+7839,"ysyxSoCFull fpga fixer_1 stalls_id_2", false,-1, 1,0);
        tracep->declBit(c+7840,"ysyxSoCFull fpga fixer_1 stalls_2", false,-1);
        tracep->declBit(c+7841,"ysyxSoCFull fpga fixer_1 stalls_a_sel_3", false,-1);
        tracep->declBit(c+7842,"ysyxSoCFull fpga fixer_1 flight_64", false,-1);
        tracep->declBit(c+7843,"ysyxSoCFull fpga fixer_1 flight_65", false,-1);
        tracep->declBit(c+7844,"ysyxSoCFull fpga fixer_1 flight_66", false,-1);
        tracep->declBit(c+7845,"ysyxSoCFull fpga fixer_1 flight_67", false,-1);
        tracep->declBit(c+7846,"ysyxSoCFull fpga fixer_1 flight_68", false,-1);
        tracep->declBit(c+7847,"ysyxSoCFull fpga fixer_1 flight_69", false,-1);
        tracep->declBit(c+7848,"ysyxSoCFull fpga fixer_1 flight_70", false,-1);
        tracep->declBit(c+7849,"ysyxSoCFull fpga fixer_1 flight_71", false,-1);
        tracep->declBit(c+7850,"ysyxSoCFull fpga fixer_1 flight_72", false,-1);
        tracep->declBit(c+7851,"ysyxSoCFull fpga fixer_1 flight_73", false,-1);
        tracep->declBit(c+7852,"ysyxSoCFull fpga fixer_1 flight_74", false,-1);
        tracep->declBit(c+7853,"ysyxSoCFull fpga fixer_1 flight_75", false,-1);
        tracep->declBit(c+7854,"ysyxSoCFull fpga fixer_1 flight_76", false,-1);
        tracep->declBit(c+7855,"ysyxSoCFull fpga fixer_1 flight_77", false,-1);
        tracep->declBit(c+7856,"ysyxSoCFull fpga fixer_1 flight_78", false,-1);
        tracep->declBit(c+7857,"ysyxSoCFull fpga fixer_1 flight_79", false,-1);
        tracep->declBus(c+7858,"ysyxSoCFull fpga fixer_1 stalls_id_3", false,-1, 1,0);
        tracep->declBit(c+7859,"ysyxSoCFull fpga fixer_1 stalls_3", false,-1);
        tracep->declBit(c+7860,"ysyxSoCFull fpga fixer_1 stalls_a_sel_4", false,-1);
        tracep->declBit(c+7861,"ysyxSoCFull fpga fixer_1 flight_80", false,-1);
        tracep->declBit(c+7862,"ysyxSoCFull fpga fixer_1 flight_81", false,-1);
        tracep->declBit(c+7863,"ysyxSoCFull fpga fixer_1 flight_82", false,-1);
        tracep->declBit(c+7864,"ysyxSoCFull fpga fixer_1 flight_83", false,-1);
        tracep->declBit(c+7865,"ysyxSoCFull fpga fixer_1 flight_84", false,-1);
        tracep->declBit(c+7866,"ysyxSoCFull fpga fixer_1 flight_85", false,-1);
        tracep->declBit(c+7867,"ysyxSoCFull fpga fixer_1 flight_86", false,-1);
        tracep->declBit(c+7868,"ysyxSoCFull fpga fixer_1 flight_87", false,-1);
        tracep->declBit(c+7869,"ysyxSoCFull fpga fixer_1 flight_88", false,-1);
        tracep->declBit(c+7870,"ysyxSoCFull fpga fixer_1 flight_89", false,-1);
        tracep->declBit(c+7871,"ysyxSoCFull fpga fixer_1 flight_90", false,-1);
        tracep->declBit(c+7872,"ysyxSoCFull fpga fixer_1 flight_91", false,-1);
        tracep->declBit(c+7873,"ysyxSoCFull fpga fixer_1 flight_92", false,-1);
        tracep->declBit(c+7874,"ysyxSoCFull fpga fixer_1 flight_93", false,-1);
        tracep->declBit(c+7875,"ysyxSoCFull fpga fixer_1 flight_94", false,-1);
        tracep->declBit(c+7876,"ysyxSoCFull fpga fixer_1 flight_95", false,-1);
        tracep->declBus(c+7877,"ysyxSoCFull fpga fixer_1 stalls_id_4", false,-1, 1,0);
        tracep->declBit(c+7878,"ysyxSoCFull fpga fixer_1 stalls_4", false,-1);
        tracep->declBit(c+7879,"ysyxSoCFull fpga fixer_1 stalls_a_sel_5", false,-1);
        tracep->declBit(c+7880,"ysyxSoCFull fpga fixer_1 flight_96", false,-1);
        tracep->declBit(c+7881,"ysyxSoCFull fpga fixer_1 flight_97", false,-1);
        tracep->declBit(c+7882,"ysyxSoCFull fpga fixer_1 flight_98", false,-1);
        tracep->declBit(c+7883,"ysyxSoCFull fpga fixer_1 flight_99", false,-1);
        tracep->declBit(c+7884,"ysyxSoCFull fpga fixer_1 flight_100", false,-1);
        tracep->declBit(c+7885,"ysyxSoCFull fpga fixer_1 flight_101", false,-1);
        tracep->declBit(c+7886,"ysyxSoCFull fpga fixer_1 flight_102", false,-1);
        tracep->declBit(c+7887,"ysyxSoCFull fpga fixer_1 flight_103", false,-1);
        tracep->declBit(c+7888,"ysyxSoCFull fpga fixer_1 flight_104", false,-1);
        tracep->declBit(c+7889,"ysyxSoCFull fpga fixer_1 flight_105", false,-1);
        tracep->declBit(c+7890,"ysyxSoCFull fpga fixer_1 flight_106", false,-1);
        tracep->declBit(c+7891,"ysyxSoCFull fpga fixer_1 flight_107", false,-1);
        tracep->declBit(c+7892,"ysyxSoCFull fpga fixer_1 flight_108", false,-1);
        tracep->declBit(c+7893,"ysyxSoCFull fpga fixer_1 flight_109", false,-1);
        tracep->declBit(c+7894,"ysyxSoCFull fpga fixer_1 flight_110", false,-1);
        tracep->declBit(c+7895,"ysyxSoCFull fpga fixer_1 flight_111", false,-1);
        tracep->declBus(c+7896,"ysyxSoCFull fpga fixer_1 stalls_id_5", false,-1, 1,0);
        tracep->declBit(c+7897,"ysyxSoCFull fpga fixer_1 stalls_5", false,-1);
        tracep->declBit(c+7898,"ysyxSoCFull fpga fixer_1 stalls_a_sel_6", false,-1);
        tracep->declBit(c+7899,"ysyxSoCFull fpga fixer_1 flight_112", false,-1);
        tracep->declBit(c+7900,"ysyxSoCFull fpga fixer_1 flight_113", false,-1);
        tracep->declBit(c+7901,"ysyxSoCFull fpga fixer_1 flight_114", false,-1);
        tracep->declBit(c+7902,"ysyxSoCFull fpga fixer_1 flight_115", false,-1);
        tracep->declBit(c+7903,"ysyxSoCFull fpga fixer_1 flight_116", false,-1);
        tracep->declBit(c+7904,"ysyxSoCFull fpga fixer_1 flight_117", false,-1);
        tracep->declBit(c+7905,"ysyxSoCFull fpga fixer_1 flight_118", false,-1);
        tracep->declBit(c+7906,"ysyxSoCFull fpga fixer_1 flight_119", false,-1);
        tracep->declBit(c+7907,"ysyxSoCFull fpga fixer_1 flight_120", false,-1);
        tracep->declBit(c+7908,"ysyxSoCFull fpga fixer_1 flight_121", false,-1);
        tracep->declBit(c+7909,"ysyxSoCFull fpga fixer_1 flight_122", false,-1);
        tracep->declBit(c+7910,"ysyxSoCFull fpga fixer_1 flight_123", false,-1);
        tracep->declBit(c+7911,"ysyxSoCFull fpga fixer_1 flight_124", false,-1);
        tracep->declBit(c+7912,"ysyxSoCFull fpga fixer_1 flight_125", false,-1);
        tracep->declBit(c+7913,"ysyxSoCFull fpga fixer_1 flight_126", false,-1);
        tracep->declBit(c+7914,"ysyxSoCFull fpga fixer_1 flight_127", false,-1);
        tracep->declBus(c+7915,"ysyxSoCFull fpga fixer_1 stalls_id_6", false,-1, 1,0);
        tracep->declBit(c+7916,"ysyxSoCFull fpga fixer_1 stalls_6", false,-1);
        tracep->declBit(c+7917,"ysyxSoCFull fpga fixer_1 stall", false,-1);
        tracep->declBit(c+15775,"ysyxSoCFull fpga fixer_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+7491,"ysyxSoCFull fpga fixer_1 a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+7492,"ysyxSoCFull fpga fixer_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+7918,"ysyxSoCFull fpga fixer_1 a_first_counter1", false,-1, 4,0);
        tracep->declBus(c+7503,"ysyxSoCFull fpga fixer_1 d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+7919,"ysyxSoCFull fpga fixer_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+7920,"ysyxSoCFull fpga fixer_1 d_first_counter", false,-1, 4,0);
        tracep->declBus(c+7921,"ysyxSoCFull fpga fixer_1 d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7922,"ysyxSoCFull fpga fixer_1 d_first_first", false,-1);
        tracep->declBit(c+7923,"ysyxSoCFull fpga fixer_1 d_first", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga fixer_1 monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga fixer_1 monitor reset", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull fpga fixer_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18472,"ysyxSoCFull fpga fixer_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3634,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3635,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3636,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3637,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3639,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga fixer_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga fixer_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga fixer_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga fixer_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3644,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3648,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga fixer_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga fixer_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga fixer_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+32,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+7508,"ysyxSoCFull fpga fixer_1 monitor source_ok", false,-1);
        tracep->declBus(c+7509,"ysyxSoCFull fpga fixer_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+7510,"ysyxSoCFull fpga fixer_1 monitor is_aligned", false,-1);
        tracep->declBus(c+7511,"ysyxSoCFull fpga fixer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+7512,"ysyxSoCFull fpga fixer_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+7513,"ysyxSoCFull fpga fixer_1 monitor mask_size", false,-1);
        tracep->declBit(c+7514,"ysyxSoCFull fpga fixer_1 monitor mask_bit", false,-1);
        tracep->declBit(c+7515,"ysyxSoCFull fpga fixer_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+7924,"ysyxSoCFull fpga fixer_1 monitor mask_acc", false,-1);
        tracep->declBit(c+7925,"ysyxSoCFull fpga fixer_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+7518,"ysyxSoCFull fpga fixer_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+7519,"ysyxSoCFull fpga fixer_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+7520,"ysyxSoCFull fpga fixer_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+7926,"ysyxSoCFull fpga fixer_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+7927,"ysyxSoCFull fpga fixer_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+7928,"ysyxSoCFull fpga fixer_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+7929,"ysyxSoCFull fpga fixer_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+7930,"ysyxSoCFull fpga fixer_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+7931,"ysyxSoCFull fpga fixer_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+7932,"ysyxSoCFull fpga fixer_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+7933,"ysyxSoCFull fpga fixer_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga fixer_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+7529,"ysyxSoCFull fpga fixer_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+7530,"ysyxSoCFull fpga fixer_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+7934,"ysyxSoCFull fpga fixer_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+7935,"ysyxSoCFull fpga fixer_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+7936,"ysyxSoCFull fpga fixer_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+7937,"ysyxSoCFull fpga fixer_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+7938,"ysyxSoCFull fpga fixer_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+7939,"ysyxSoCFull fpga fixer_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+7940,"ysyxSoCFull fpga fixer_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+7941,"ysyxSoCFull fpga fixer_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+7942,"ysyxSoCFull fpga fixer_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+7943,"ysyxSoCFull fpga fixer_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+7944,"ysyxSoCFull fpga fixer_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+7945,"ysyxSoCFull fpga fixer_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+7946,"ysyxSoCFull fpga fixer_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+7947,"ysyxSoCFull fpga fixer_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+7948,"ysyxSoCFull fpga fixer_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+7949,"ysyxSoCFull fpga fixer_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+7950,"ysyxSoCFull fpga fixer_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+7548,"ysyxSoCFull fpga fixer_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga fixer_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+3702,"ysyxSoCFull fpga fixer_1 monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+3703,"ysyxSoCFull fpga fixer_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+3704,"ysyxSoCFull fpga fixer_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+3705,"ysyxSoCFull fpga fixer_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+7491,"ysyxSoCFull fpga fixer_1 monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+7492,"ysyxSoCFull fpga fixer_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+7951,"ysyxSoCFull fpga fixer_1 monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+7952,"ysyxSoCFull fpga fixer_1 monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7953,"ysyxSoCFull fpga fixer_1 monitor a_first", false,-1);
        tracep->declBus(c+7954,"ysyxSoCFull fpga fixer_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+7955,"ysyxSoCFull fpga fixer_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+7956,"ysyxSoCFull fpga fixer_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+7957,"ysyxSoCFull fpga fixer_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+7958,"ysyxSoCFull fpga fixer_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+7503,"ysyxSoCFull fpga fixer_1 monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+7919,"ysyxSoCFull fpga fixer_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+7959,"ysyxSoCFull fpga fixer_1 monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+7960,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7961,"ysyxSoCFull fpga fixer_1 monitor d_first", false,-1);
        tracep->declBus(c+7962,"ysyxSoCFull fpga fixer_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+7963,"ysyxSoCFull fpga fixer_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+7964,"ysyxSoCFull fpga fixer_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+7965,"ysyxSoCFull fpga fixer_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+7966,"ysyxSoCFull fpga fixer_1 monitor denied", false,-1);
        tracep->declBus(c+3724,"ysyxSoCFull fpga fixer_1 monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+3725,"ysyxSoCFull fpga fixer_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+7967,"ysyxSoCFull fpga fixer_1 monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+7968,"ysyxSoCFull fpga fixer_1 monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7969,"ysyxSoCFull fpga fixer_1 monitor c_first", false,-1);
        tracep->declBus(c+7970,"ysyxSoCFull fpga fixer_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+7971,"ysyxSoCFull fpga fixer_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+7972,"ysyxSoCFull fpga fixer_1 monitor size_3", false,-1, 3,0);
        tracep->declBus(c+7973,"ysyxSoCFull fpga fixer_1 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+7974,"ysyxSoCFull fpga fixer_1 monitor address_2", false,-1, 31,0);
        tracep->declArray(c+7975,"ysyxSoCFull fpga fixer_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+7979,"ysyxSoCFull fpga fixer_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+7995,"ysyxSoCFull fpga fixer_1 monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+8027,"ysyxSoCFull fpga fixer_1 monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8028,"ysyxSoCFull fpga fixer_1 monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8029,"ysyxSoCFull fpga fixer_1 monitor a_first_1", false,-1);
        tracep->declBus(c+8030,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8031,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8032,"ysyxSoCFull fpga fixer_1 monitor d_first_1", false,-1);
        tracep->declArray(c+18807,"ysyxSoCFull fpga fixer_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15776,"ysyxSoCFull fpga fixer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15777,"ysyxSoCFull fpga fixer_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+15778,"ysyxSoCFull fpga fixer_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+8033,"ysyxSoCFull fpga fixer_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+8037,"ysyxSoCFull fpga fixer_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15782,"ysyxSoCFull fpga fixer_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8041,"ysyxSoCFull fpga fixer_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8042,"ysyxSoCFull fpga fixer_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15783,"ysyxSoCFull fpga fixer_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+8043,"ysyxSoCFull fpga fixer_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15799,"ysyxSoCFull fpga fixer_1 monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+8059,"ysyxSoCFull fpga fixer_1 monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+8091,"ysyxSoCFull fpga fixer_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+8092,"ysyxSoCFull fpga fixer_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+8096,"ysyxSoCFull fpga fixer_1 monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+8128,"ysyxSoCFull fpga fixer_1 monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8129,"ysyxSoCFull fpga fixer_1 monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8130,"ysyxSoCFull fpga fixer_1 monitor c_first_1", false,-1);
        tracep->declBus(c+8131,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+8132,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+8133,"ysyxSoCFull fpga fixer_1 monitor d_first_2", false,-1);
        tracep->declArray(c+14582,"ysyxSoCFull fpga fixer_1 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14586,"ysyxSoCFull fpga fixer_1 monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+14587,"ysyxSoCFull fpga fixer_1 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+8134,"ysyxSoCFull fpga fixer_1 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+8138,"ysyxSoCFull fpga fixer_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14591,"ysyxSoCFull fpga fixer_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+8142,"ysyxSoCFull fpga fixer_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+14592,"ysyxSoCFull fpga fixer_1 monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+8143,"ysyxSoCFull fpga fixer_1 monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+8175,"ysyxSoCFull fpga fixer_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+8176,"ysyxSoCFull fpga fixer_1 monitor inflight_2", false,-1);
        tracep->declBus(c+8177,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+8178,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+8179,"ysyxSoCFull fpga fixer_1 monitor d_first_3", false,-1);
        tracep->declBit(c+8180,"ysyxSoCFull fpga fixer_1 monitor d_set", false,-1);
        tracep->declBit(c+14478,"ysyxSoCFull fpga fixer_1 monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+32,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+32,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga hints clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga hints reset", false,-1);
        tracep->declBit(c+18473,"ysyxSoCFull fpga hints auto_in_a_ready", false,-1);
        tracep->declBit(c+18474,"ysyxSoCFull fpga hints auto_in_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga hints auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga hints auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga hints auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga hints auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga hints auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3649,"ysyxSoCFull fpga hints auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3640,"ysyxSoCFull fpga hints auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga hints auto_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga hints auto_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga hints auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga hints auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga hints auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga hints auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga hints auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga hints auto_in_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga hints auto_in_d_valid", false,-1);
        tracep->declBus(c+3650,"ysyxSoCFull fpga hints auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga hints auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga hints auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3651,"ysyxSoCFull fpga hints auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga hints auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga hints auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga hints auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga hints auto_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga hints auto_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga hints auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18471,"ysyxSoCFull fpga hints auto_out_a_ready", false,-1);
        tracep->declBit(c+18472,"ysyxSoCFull fpga hints auto_out_a_valid", false,-1);
        tracep->declBus(c+3634,"ysyxSoCFull fpga hints auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3635,"ysyxSoCFull fpga hints auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3636,"ysyxSoCFull fpga hints auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3637,"ysyxSoCFull fpga hints auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga hints auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3639,"ysyxSoCFull fpga hints auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3640,"ysyxSoCFull fpga hints auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga hints auto_out_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga hints auto_out_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga hints auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga hints auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga hints auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga hints auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga hints auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga hints auto_out_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga hints auto_out_d_valid", false,-1);
        tracep->declBus(c+3644,"ysyxSoCFull fpga hints auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga hints auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga hints auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3483,"ysyxSoCFull fpga hints auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga hints auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga hints auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga hints auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga hints auto_out_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga hints auto_out_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga hints auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga hints monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga hints monitor_reset", false,-1);
        tracep->declBit(c+18473,"ysyxSoCFull fpga hints monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18474,"ysyxSoCFull fpga hints monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga hints monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga hints monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga hints monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga hints monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga hints monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3649,"ysyxSoCFull fpga hints monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga hints monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga hints monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga hints monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga hints monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga hints monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga hints monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga hints monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga hints monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga hints monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+8181,"ysyxSoCFull fpga hints monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga hints monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga hints monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3651,"ysyxSoCFull fpga hints monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga hints monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3648,"ysyxSoCFull fpga hints monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga hints monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga hints monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga hints monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga hints a_repeater_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga hints a_repeater_reset", false,-1);
        tracep->declBit(c+8182,"ysyxSoCFull fpga hints a_repeater_io_repeat", false,-1);
        tracep->declBit(c+8183,"ysyxSoCFull fpga hints a_repeater_io_full", false,-1);
        tracep->declBit(c+18473,"ysyxSoCFull fpga hints a_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+18474,"ysyxSoCFull fpga hints a_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+3536,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+18471,"ysyxSoCFull fpga hints a_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+18472,"ysyxSoCFull fpga hints a_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+3636,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+8184,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+8185,"ysyxSoCFull fpga hints isHint", false,-1);
        tracep->declBit(c+8186,"ysyxSoCFull fpga hints helpPP", false,-1);
        tracep->declBit(c+18472,"ysyxSoCFull fpga hints a_valid", false,-1);
        tracep->declBus(c+3636,"ysyxSoCFull fpga hints a_bits_size", false,-1, 3,0);
        tracep->declBus(c+7491,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8187,"ysyxSoCFull fpga hints mapPP", false,-1);
        tracep->declBus(c+8188,"ysyxSoCFull fpga hints bundleOut_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+8189,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1_opdata", false,-1);
        tracep->declBus(c+8190,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1", false,-1, 4,0);
        tracep->declBus(c+8191,"ysyxSoCFull fpga hints a_repeater_io_repeat_counter", false,-1, 4,0);
        tracep->declBus(c+8192,"ysyxSoCFull fpga hints a_repeater_io_repeat_counter1", false,-1, 4,0);
        tracep->declBit(c+8193,"ysyxSoCFull fpga hints a_repeater_io_repeat_first", false,-1);
        tracep->declBit(c+8194,"ysyxSoCFull fpga hints a_repeater_io_repeat_last", false,-1);
        tracep->declBus(c+8184,"ysyxSoCFull fpga hints a_bits_source", false,-1, 5,0);
        tracep->declBit(c+8195,"ysyxSoCFull fpga hints transform", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga hints monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga hints monitor reset", false,-1);
        tracep->declBit(c+18473,"ysyxSoCFull fpga hints monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18474,"ysyxSoCFull fpga hints monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga hints monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga hints monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga hints monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga hints monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga hints monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3649,"ysyxSoCFull fpga hints monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga hints monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga hints monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga hints monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga hints monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga hints monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga hints monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga hints monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga hints monitor io_in_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga hints monitor io_in_d_valid", false,-1);
        tracep->declBus(c+8181,"ysyxSoCFull fpga hints monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga hints monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga hints monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3651,"ysyxSoCFull fpga hints monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga hints monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3648,"ysyxSoCFull fpga hints monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga hints monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga hints monitor io_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga hints monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+34,"ysyxSoCFull fpga hints monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+8196,"ysyxSoCFull fpga hints monitor source_ok", false,-1);
        tracep->declBus(c+8197,"ysyxSoCFull fpga hints monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+8198,"ysyxSoCFull fpga hints monitor is_aligned", false,-1);
        tracep->declBus(c+8199,"ysyxSoCFull fpga hints monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+8200,"ysyxSoCFull fpga hints monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+8201,"ysyxSoCFull fpga hints monitor mask_size", false,-1);
        tracep->declBit(c+8202,"ysyxSoCFull fpga hints monitor mask_bit", false,-1);
        tracep->declBit(c+8203,"ysyxSoCFull fpga hints monitor mask_nbit", false,-1);
        tracep->declBit(c+8204,"ysyxSoCFull fpga hints monitor mask_acc", false,-1);
        tracep->declBit(c+8205,"ysyxSoCFull fpga hints monitor mask_acc_1", false,-1);
        tracep->declBit(c+8206,"ysyxSoCFull fpga hints monitor mask_size_1", false,-1);
        tracep->declBit(c+8207,"ysyxSoCFull fpga hints monitor mask_bit_1", false,-1);
        tracep->declBit(c+8208,"ysyxSoCFull fpga hints monitor mask_nbit_1", false,-1);
        tracep->declBit(c+8209,"ysyxSoCFull fpga hints monitor mask_eq_2", false,-1);
        tracep->declBit(c+8210,"ysyxSoCFull fpga hints monitor mask_acc_2", false,-1);
        tracep->declBit(c+8211,"ysyxSoCFull fpga hints monitor mask_eq_3", false,-1);
        tracep->declBit(c+8212,"ysyxSoCFull fpga hints monitor mask_acc_3", false,-1);
        tracep->declBit(c+8213,"ysyxSoCFull fpga hints monitor mask_eq_4", false,-1);
        tracep->declBit(c+8214,"ysyxSoCFull fpga hints monitor mask_acc_4", false,-1);
        tracep->declBit(c+8215,"ysyxSoCFull fpga hints monitor mask_eq_5", false,-1);
        tracep->declBit(c+8216,"ysyxSoCFull fpga hints monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga hints monitor mask_size_2", false,-1);
        tracep->declBit(c+8217,"ysyxSoCFull fpga hints monitor mask_bit_2", false,-1);
        tracep->declBit(c+8218,"ysyxSoCFull fpga hints monitor mask_nbit_2", false,-1);
        tracep->declBit(c+8219,"ysyxSoCFull fpga hints monitor mask_eq_6", false,-1);
        tracep->declBit(c+8220,"ysyxSoCFull fpga hints monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+8221,"ysyxSoCFull fpga hints monitor mask_eq_7", false,-1);
        tracep->declBit(c+8222,"ysyxSoCFull fpga hints monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+8223,"ysyxSoCFull fpga hints monitor mask_eq_8", false,-1);
        tracep->declBit(c+8224,"ysyxSoCFull fpga hints monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+8225,"ysyxSoCFull fpga hints monitor mask_eq_9", false,-1);
        tracep->declBit(c+8226,"ysyxSoCFull fpga hints monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+8227,"ysyxSoCFull fpga hints monitor mask_eq_10", false,-1);
        tracep->declBit(c+8228,"ysyxSoCFull fpga hints monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+8229,"ysyxSoCFull fpga hints monitor mask_eq_11", false,-1);
        tracep->declBit(c+8230,"ysyxSoCFull fpga hints monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+8231,"ysyxSoCFull fpga hints monitor mask_eq_12", false,-1);
        tracep->declBit(c+8232,"ysyxSoCFull fpga hints monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+8233,"ysyxSoCFull fpga hints monitor mask_eq_13", false,-1);
        tracep->declBit(c+8234,"ysyxSoCFull fpga hints monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+8235,"ysyxSoCFull fpga hints monitor mask", false,-1, 7,0);
        tracep->declBit(c+8236,"ysyxSoCFull fpga hints monitor source_ok_1", false,-1);
        tracep->declBit(c+8237,"ysyxSoCFull fpga hints monitor source_ok_2", false,-1);
        tracep->declBus(c+3702,"ysyxSoCFull fpga hints monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+3703,"ysyxSoCFull fpga hints monitor is_aligned_2", false,-1);
        tracep->declBit(c+3704,"ysyxSoCFull fpga hints monitor address_ok_1", false,-1);
        tracep->declBit(c+3705,"ysyxSoCFull fpga hints monitor sink_ok_1", false,-1);
        tracep->declBus(c+8238,"ysyxSoCFull fpga hints monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8239,"ysyxSoCFull fpga hints monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8240,"ysyxSoCFull fpga hints monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+8241,"ysyxSoCFull fpga hints monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8242,"ysyxSoCFull fpga hints monitor a_first", false,-1);
        tracep->declBus(c+8243,"ysyxSoCFull fpga hints monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8244,"ysyxSoCFull fpga hints monitor param", false,-1, 2,0);
        tracep->declBus(c+8245,"ysyxSoCFull fpga hints monitor size", false,-1, 3,0);
        tracep->declBus(c+8246,"ysyxSoCFull fpga hints monitor source", false,-1, 5,0);
        tracep->declBus(c+8247,"ysyxSoCFull fpga hints monitor address", false,-1, 31,0);
        tracep->declBus(c+7503,"ysyxSoCFull fpga hints monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8248,"ysyxSoCFull fpga hints monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8249,"ysyxSoCFull fpga hints monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+8250,"ysyxSoCFull fpga hints monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8251,"ysyxSoCFull fpga hints monitor d_first", false,-1);
        tracep->declBus(c+8252,"ysyxSoCFull fpga hints monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8253,"ysyxSoCFull fpga hints monitor param_1", false,-1, 1,0);
        tracep->declBus(c+8254,"ysyxSoCFull fpga hints monitor size_1", false,-1, 3,0);
        tracep->declBus(c+8255,"ysyxSoCFull fpga hints monitor source_1", false,-1, 5,0);
        tracep->declBit(c+8256,"ysyxSoCFull fpga hints monitor denied", false,-1);
        tracep->declBus(c+3724,"ysyxSoCFull fpga hints monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+3725,"ysyxSoCFull fpga hints monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+8257,"ysyxSoCFull fpga hints monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+8258,"ysyxSoCFull fpga hints monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8259,"ysyxSoCFull fpga hints monitor c_first", false,-1);
        tracep->declBus(c+8260,"ysyxSoCFull fpga hints monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+8261,"ysyxSoCFull fpga hints monitor param_3", false,-1, 2,0);
        tracep->declBus(c+8262,"ysyxSoCFull fpga hints monitor size_3", false,-1, 3,0);
        tracep->declBus(c+8263,"ysyxSoCFull fpga hints monitor source_3", false,-1, 5,0);
        tracep->declBus(c+8264,"ysyxSoCFull fpga hints monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+8265,"ysyxSoCFull fpga hints monitor inflight", false,-1, 63,0);
        tracep->declArray(c+8267,"ysyxSoCFull fpga hints monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+8275,"ysyxSoCFull fpga hints monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+8291,"ysyxSoCFull fpga hints monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8292,"ysyxSoCFull fpga hints monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8293,"ysyxSoCFull fpga hints monitor a_first_1", false,-1);
        tracep->declBus(c+8294,"ysyxSoCFull fpga hints monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8295,"ysyxSoCFull fpga hints monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8296,"ysyxSoCFull fpga hints monitor d_first_1", false,-1);
        tracep->declQuad(c+18811,"ysyxSoCFull fpga hints monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15831,"ysyxSoCFull fpga hints monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15832,"ysyxSoCFull fpga hints monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+15833,"ysyxSoCFull fpga hints monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+8297,"ysyxSoCFull fpga hints monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+8299,"ysyxSoCFull fpga hints monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+15835,"ysyxSoCFull fpga hints monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8301,"ysyxSoCFull fpga hints monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8302,"ysyxSoCFull fpga hints monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15836,"ysyxSoCFull fpga hints monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+8303,"ysyxSoCFull fpga hints monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+15844,"ysyxSoCFull fpga hints monitor a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+8311,"ysyxSoCFull fpga hints monitor d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+8327,"ysyxSoCFull fpga hints monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+8328,"ysyxSoCFull fpga hints monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+8330,"ysyxSoCFull fpga hints monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+8346,"ysyxSoCFull fpga hints monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8347,"ysyxSoCFull fpga hints monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8348,"ysyxSoCFull fpga hints monitor c_first_1", false,-1);
        tracep->declBus(c+8349,"ysyxSoCFull fpga hints monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+8350,"ysyxSoCFull fpga hints monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+8351,"ysyxSoCFull fpga hints monitor d_first_2", false,-1);
        tracep->declQuad(c+14624,"ysyxSoCFull fpga hints monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+14626,"ysyxSoCFull fpga hints monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+14627,"ysyxSoCFull fpga hints monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+8352,"ysyxSoCFull fpga hints monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+8354,"ysyxSoCFull fpga hints monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+14629,"ysyxSoCFull fpga hints monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+8356,"ysyxSoCFull fpga hints monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+14630,"ysyxSoCFull fpga hints monitor c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+8357,"ysyxSoCFull fpga hints monitor d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+8373,"ysyxSoCFull fpga hints monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+8374,"ysyxSoCFull fpga hints monitor inflight_2", false,-1);
        tracep->declBus(c+8375,"ysyxSoCFull fpga hints monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+8376,"ysyxSoCFull fpga hints monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+8377,"ysyxSoCFull fpga hints monitor d_first_3", false,-1);
        tracep->declBit(c+8378,"ysyxSoCFull fpga hints monitor d_set", false,-1);
        tracep->declBit(c+14478,"ysyxSoCFull fpga hints monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull fpga hints monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga hints monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga hints monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+34,"ysyxSoCFull fpga hints monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+34,"ysyxSoCFull fpga hints monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga hints monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga hints monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga hints monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga hints a_repeater clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga hints a_repeater reset", false,-1);
        tracep->declBit(c+8182,"ysyxSoCFull fpga hints a_repeater io_repeat", false,-1);
        tracep->declBit(c+8183,"ysyxSoCFull fpga hints a_repeater io_full", false,-1);
        tracep->declBit(c+18473,"ysyxSoCFull fpga hints a_repeater io_enq_ready", false,-1);
        tracep->declBit(c+18474,"ysyxSoCFull fpga hints a_repeater io_enq_valid", false,-1);
        tracep->declBus(c+3536,"ysyxSoCFull fpga hints a_repeater io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga hints a_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga hints a_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+18471,"ysyxSoCFull fpga hints a_repeater io_deq_ready", false,-1);
        tracep->declBit(c+18472,"ysyxSoCFull fpga hints a_repeater io_deq_valid", false,-1);
        tracep->declBus(c+3636,"ysyxSoCFull fpga hints a_repeater io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+8184,"ysyxSoCFull fpga hints a_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+3638,"ysyxSoCFull fpga hints a_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+8183,"ysyxSoCFull fpga hints a_repeater full", false,-1);
        tracep->declBus(c+8379,"ysyxSoCFull fpga hints a_repeater saved_size", false,-1, 3,0);
        tracep->declBus(c+8380,"ysyxSoCFull fpga hints a_repeater saved_source", false,-1, 5,0);
        tracep->declBus(c+8381,"ysyxSoCFull fpga hints a_repeater saved_address", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_1 reset", false,-1);
        tracep->declBit(c+18426,"ysyxSoCFull fpga widget_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18427,"ysyxSoCFull fpga widget_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga widget_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga widget_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga widget_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga widget_1 auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga widget_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3539,"ysyxSoCFull fpga widget_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3540,"ysyxSoCFull fpga widget_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3541,"ysyxSoCFull fpga widget_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+16338,"ysyxSoCFull fpga widget_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga widget_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga widget_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga widget_1 auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga widget_1 auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga widget_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3543,"ysyxSoCFull fpga widget_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+3544,"ysyxSoCFull fpga widget_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga widget_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga widget_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga widget_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga widget_1 auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga widget_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull fpga widget_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3551,"ysyxSoCFull fpga widget_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga widget_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga widget_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga widget_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18473,"ysyxSoCFull fpga widget_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+18474,"ysyxSoCFull fpga widget_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga widget_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga widget_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga widget_1 auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga widget_1 auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga widget_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3649,"ysyxSoCFull fpga widget_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3640,"ysyxSoCFull fpga widget_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3472,"ysyxSoCFull fpga widget_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga widget_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga widget_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga widget_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga widget_1 auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga widget_1 auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga widget_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3642,"ysyxSoCFull fpga widget_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga widget_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+3650,"ysyxSoCFull fpga widget_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga widget_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga widget_1 auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3651,"ysyxSoCFull fpga widget_1 auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga widget_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga widget_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga widget_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga widget_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga widget_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga widget_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_1 monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_1 monitor_reset", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull fpga widget_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18427,"ysyxSoCFull fpga widget_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3539,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+8382,"ysyxSoCFull fpga widget_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16338,"ysyxSoCFull fpga widget_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3543,"ysyxSoCFull fpga widget_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+3544,"ysyxSoCFull fpga widget_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3551,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga widget_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga widget_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga widget_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_1 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_1 repeated_repeater_reset", false,-1);
        tracep->declBit(c+8383,"ysyxSoCFull fpga widget_1 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+3642,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+3650,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3651,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+3543,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+3544,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_denied", false,-1);
        tracep->declQuad(c+8384,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+3551,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+8239,"ysyxSoCFull fpga widget_1 hasData", false,-1);
        tracep->declBit(c+8386,"ysyxSoCFull fpga widget_1 limit", false,-1);
        tracep->declBit(c+8387,"ysyxSoCFull fpga widget_1 count", false,-1);
        tracep->declBit(c+8388,"ysyxSoCFull fpga widget_1 last", false,-1);
        tracep->declBit(c+8389,"ysyxSoCFull fpga widget_1 enable_0", false,-1);
        tracep->declBit(c+15860,"ysyxSoCFull fpga widget_1 bundleIn_0_a_ready", false,-1);
        tracep->declBit(c+8390,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+8391,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+8392,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+8393,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_lo", false,-1, 31,0);
        tracep->declBus(c+8199,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+8200,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+8201,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size", false,-1);
        tracep->declBit(c+8202,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit", false,-1);
        tracep->declBit(c+8203,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit", false,-1);
        tracep->declBit(c+8394,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc", false,-1);
        tracep->declBit(c+8395,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_1", false,-1);
        tracep->declBit(c+8206,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size_1", false,-1);
        tracep->declBit(c+8207,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit_1", false,-1);
        tracep->declBit(c+8208,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+8396,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_2", false,-1);
        tracep->declBit(c+8397,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_2", false,-1);
        tracep->declBit(c+8398,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_3", false,-1);
        tracep->declBit(c+8399,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_3", false,-1);
        tracep->declBit(c+8400,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_4", false,-1);
        tracep->declBit(c+8401,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_4", false,-1);
        tracep->declBit(c+8402,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_5", false,-1);
        tracep->declBit(c+8403,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size_2", false,-1);
        tracep->declBit(c+8217,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit_2", false,-1);
        tracep->declBit(c+8218,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit_2", false,-1);
        tracep->declBit(c+8404,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_6", false,-1);
        tracep->declBit(c+8405,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+8406,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_7", false,-1);
        tracep->declBit(c+8407,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+8408,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_8", false,-1);
        tracep->declBit(c+8409,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+8410,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_9", false,-1);
        tracep->declBit(c+8411,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+8412,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_10", false,-1);
        tracep->declBit(c+8413,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+8414,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_11", false,-1);
        tracep->declBit(c+8415,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+8416,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_12", false,-1);
        tracep->declBit(c+8417,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+8418,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_13", false,-1);
        tracep->declBit(c+8419,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_hi_hi", false,-1);
        tracep->declBit(c+8420,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_rdata_written_once", false,-1);
        tracep->declBit(c+8421,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_masked_enable_0", false,-1);
        tracep->declBus(c+8422,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_rdata_0", false,-1, 3,0);
        tracep->declBus(c+8423,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_1", false,-1, 3,0);
        tracep->declBus(c+8424,"ysyxSoCFull fpga widget_1 cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+8425,"ysyxSoCFull fpga widget_1 cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+8426,"ysyxSoCFull fpga widget_1 cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+3545,"ysyxSoCFull fpga widget_1 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+4067,"ysyxSoCFull fpga widget_1 repeat_hasData", false,-1);
        tracep->declBus(c+3547,"ysyxSoCFull fpga widget_1 cated_bits_size", false,-1, 3,0);
        tracep->declBit(c+8428,"ysyxSoCFull fpga widget_1 repeat_limit", false,-1);
        tracep->declBit(c+8429,"ysyxSoCFull fpga widget_1 repeat_count", false,-1);
        tracep->declBit(c+8430,"ysyxSoCFull fpga widget_1 repeat_first", false,-1);
        tracep->declBit(c+8431,"ysyxSoCFull fpga widget_1 repeat_last", false,-1);
        tracep->declBit(c+3544,"ysyxSoCFull fpga widget_1 cated_valid", false,-1);
        tracep->declBit(c+8432,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_0", false,-1);
        tracep->declBit(c+8433,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_1", false,-1);
        tracep->declBit(c+8434,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_2", false,-1);
        tracep->declBit(c+8435,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_3", false,-1);
        tracep->declBit(c+8436,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_4", false,-1);
        tracep->declBit(c+8437,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_5", false,-1);
        tracep->declBit(c+8438,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_6", false,-1);
        tracep->declBit(c+8439,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_7", false,-1);
        tracep->declBit(c+8440,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_8", false,-1);
        tracep->declBit(c+8441,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_9", false,-1);
        tracep->declBit(c+8442,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_10", false,-1);
        tracep->declBit(c+8443,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_11", false,-1);
        tracep->declBit(c+8444,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_12", false,-1);
        tracep->declBit(c+8445,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_13", false,-1);
        tracep->declBit(c+8446,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_14", false,-1);
        tracep->declBit(c+8447,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_15", false,-1);
        tracep->declBit(c+8448,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_16", false,-1);
        tracep->declBit(c+8449,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_17", false,-1);
        tracep->declBit(c+8450,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_18", false,-1);
        tracep->declBit(c+8451,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_19", false,-1);
        tracep->declBit(c+8452,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_20", false,-1);
        tracep->declBit(c+8453,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_21", false,-1);
        tracep->declBit(c+8454,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_22", false,-1);
        tracep->declBit(c+8455,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_23", false,-1);
        tracep->declBit(c+8456,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_24", false,-1);
        tracep->declBit(c+8457,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_25", false,-1);
        tracep->declBit(c+8458,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_26", false,-1);
        tracep->declBit(c+8459,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_27", false,-1);
        tracep->declBit(c+8460,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_28", false,-1);
        tracep->declBit(c+8461,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_29", false,-1);
        tracep->declBit(c+8462,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_30", false,-1);
        tracep->declBit(c+8463,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_31", false,-1);
        tracep->declBit(c+8464,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_32", false,-1);
        tracep->declBit(c+8465,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_33", false,-1);
        tracep->declBit(c+8466,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_34", false,-1);
        tracep->declBit(c+8467,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_35", false,-1);
        tracep->declBit(c+8468,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_36", false,-1);
        tracep->declBit(c+8469,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_37", false,-1);
        tracep->declBit(c+8470,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_38", false,-1);
        tracep->declBit(c+8471,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_39", false,-1);
        tracep->declBit(c+8472,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_40", false,-1);
        tracep->declBit(c+8473,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_41", false,-1);
        tracep->declBit(c+8474,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_42", false,-1);
        tracep->declBit(c+8475,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_43", false,-1);
        tracep->declBit(c+8476,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_44", false,-1);
        tracep->declBit(c+8477,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_45", false,-1);
        tracep->declBit(c+8478,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_46", false,-1);
        tracep->declBit(c+8479,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_47", false,-1);
        tracep->declBit(c+8480,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_48", false,-1);
        tracep->declBit(c+8481,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_49", false,-1);
        tracep->declBit(c+8482,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_50", false,-1);
        tracep->declBit(c+8483,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_51", false,-1);
        tracep->declBit(c+8484,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_52", false,-1);
        tracep->declBit(c+8485,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_53", false,-1);
        tracep->declBit(c+8486,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_54", false,-1);
        tracep->declBit(c+8487,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_55", false,-1);
        tracep->declBit(c+8488,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_56", false,-1);
        tracep->declBit(c+8489,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_57", false,-1);
        tracep->declBit(c+8490,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_58", false,-1);
        tracep->declBit(c+8491,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_59", false,-1);
        tracep->declBit(c+8492,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_60", false,-1);
        tracep->declBit(c+8493,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_61", false,-1);
        tracep->declBit(c+8494,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_62", false,-1);
        tracep->declBit(c+8495,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_63", false,-1);
        tracep->declBus(c+3548,"ysyxSoCFull fpga widget_1 cated_bits_source", false,-1, 5,0);
        tracep->declBit(c+8496,"ysyxSoCFull fpga widget_1 repeat_sel_hold_r", false,-1);
        tracep->declBit(c+8497,"ysyxSoCFull fpga widget_1 repeat_sel", false,-1);
        tracep->declBit(c+8498,"ysyxSoCFull fpga widget_1 repeat_index", false,-1);
        tracep->declBus(c+8499,"ysyxSoCFull fpga widget_1 repeat_bundleIn_0_d_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+8500,"ysyxSoCFull fpga widget_1 repeat_bundleIn_0_d_bits_data_mux_1", false,-1, 31,0);
        tracep->declBit(c+3725,"ysyxSoCFull fpga widget_1 hasData_1", false,-1);
        tracep->declBit(c+8501,"ysyxSoCFull fpga widget_1 limit_1", false,-1);
        tracep->declBit(c+8502,"ysyxSoCFull fpga widget_1 count_1", false,-1);
        tracep->declBit(c+8503,"ysyxSoCFull fpga widget_1 last_1", false,-1);
        tracep->declBit(c+8504,"ysyxSoCFull fpga widget_1 bundleIn_0_c_ready", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_1 monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_1 monitor reset", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull fpga widget_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18427,"ysyxSoCFull fpga widget_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3535,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3536,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3537,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3538,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3539,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+8382,"ysyxSoCFull fpga widget_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16338,"ysyxSoCFull fpga widget_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3475,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3542,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3477,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3543,"ysyxSoCFull fpga widget_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+3544,"ysyxSoCFull fpga widget_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3551,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull fpga widget_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga widget_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull fpga widget_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+36,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+8196,"ysyxSoCFull fpga widget_1 monitor source_ok", false,-1);
        tracep->declBus(c+8197,"ysyxSoCFull fpga widget_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+8198,"ysyxSoCFull fpga widget_1 monitor is_aligned", false,-1);
        tracep->declBit(c+8505,"ysyxSoCFull fpga widget_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+8506,"ysyxSoCFull fpga widget_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+8507,"ysyxSoCFull fpga widget_1 monitor mask_size", false,-1);
        tracep->declBit(c+8207,"ysyxSoCFull fpga widget_1 monitor mask_bit", false,-1);
        tracep->declBit(c+8208,"ysyxSoCFull fpga widget_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+8508,"ysyxSoCFull fpga widget_1 monitor mask_acc", false,-1);
        tracep->declBit(c+8509,"ysyxSoCFull fpga widget_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga widget_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+8217,"ysyxSoCFull fpga widget_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+8218,"ysyxSoCFull fpga widget_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+8510,"ysyxSoCFull fpga widget_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+8511,"ysyxSoCFull fpga widget_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+8512,"ysyxSoCFull fpga widget_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+8513,"ysyxSoCFull fpga widget_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+8514,"ysyxSoCFull fpga widget_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+8515,"ysyxSoCFull fpga widget_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+8516,"ysyxSoCFull fpga widget_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+8517,"ysyxSoCFull fpga widget_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+8518,"ysyxSoCFull fpga widget_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+4128,"ysyxSoCFull fpga widget_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+8237,"ysyxSoCFull fpga widget_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+3702,"ysyxSoCFull fpga widget_1 monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+3703,"ysyxSoCFull fpga widget_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+3704,"ysyxSoCFull fpga widget_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+3705,"ysyxSoCFull fpga widget_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+8519,"ysyxSoCFull fpga widget_1 monitor a_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+8239,"ysyxSoCFull fpga widget_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8520,"ysyxSoCFull fpga widget_1 monitor a_first_counter", false,-1, 5,0);
        tracep->declBus(c+8521,"ysyxSoCFull fpga widget_1 monitor a_first_counter1", false,-1, 5,0);
        tracep->declBit(c+8522,"ysyxSoCFull fpga widget_1 monitor a_first", false,-1);
        tracep->declBus(c+8523,"ysyxSoCFull fpga widget_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8524,"ysyxSoCFull fpga widget_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+8525,"ysyxSoCFull fpga widget_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+8526,"ysyxSoCFull fpga widget_1 monitor source", false,-1, 5,0);
        tracep->declBus(c+8527,"ysyxSoCFull fpga widget_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+4066,"ysyxSoCFull fpga widget_1 monitor d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4067,"ysyxSoCFull fpga widget_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8528,"ysyxSoCFull fpga widget_1 monitor d_first_counter", false,-1, 5,0);
        tracep->declBus(c+8529,"ysyxSoCFull fpga widget_1 monitor d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+8530,"ysyxSoCFull fpga widget_1 monitor d_first", false,-1);
        tracep->declBus(c+8531,"ysyxSoCFull fpga widget_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8532,"ysyxSoCFull fpga widget_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+8533,"ysyxSoCFull fpga widget_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+8534,"ysyxSoCFull fpga widget_1 monitor source_1", false,-1, 5,0);
        tracep->declBit(c+8535,"ysyxSoCFull fpga widget_1 monitor denied", false,-1);
        tracep->declBus(c+8536,"ysyxSoCFull fpga widget_1 monitor c_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+3725,"ysyxSoCFull fpga widget_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+8537,"ysyxSoCFull fpga widget_1 monitor c_first_counter", false,-1, 5,0);
        tracep->declBus(c+8538,"ysyxSoCFull fpga widget_1 monitor c_first_counter1", false,-1, 5,0);
        tracep->declBit(c+8539,"ysyxSoCFull fpga widget_1 monitor c_first", false,-1);
        tracep->declBus(c+8540,"ysyxSoCFull fpga widget_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+8541,"ysyxSoCFull fpga widget_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+8542,"ysyxSoCFull fpga widget_1 monitor size_3", false,-1, 3,0);
        tracep->declBus(c+8543,"ysyxSoCFull fpga widget_1 monitor source_3", false,-1, 5,0);
        tracep->declBus(c+8544,"ysyxSoCFull fpga widget_1 monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+8545,"ysyxSoCFull fpga widget_1 monitor inflight", false,-1, 63,0);
        tracep->declArray(c+8547,"ysyxSoCFull fpga widget_1 monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+8555,"ysyxSoCFull fpga widget_1 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+8571,"ysyxSoCFull fpga widget_1 monitor a_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+8572,"ysyxSoCFull fpga widget_1 monitor a_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+8573,"ysyxSoCFull fpga widget_1 monitor a_first_1", false,-1);
        tracep->declBus(c+8574,"ysyxSoCFull fpga widget_1 monitor d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+8575,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+8576,"ysyxSoCFull fpga widget_1 monitor d_first_1", false,-1);
        tracep->declQuad(c+18814,"ysyxSoCFull fpga widget_1 monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15861,"ysyxSoCFull fpga widget_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15862,"ysyxSoCFull fpga widget_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+15863,"ysyxSoCFull fpga widget_1 monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+8577,"ysyxSoCFull fpga widget_1 monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+8579,"ysyxSoCFull fpga widget_1 monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+15865,"ysyxSoCFull fpga widget_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8581,"ysyxSoCFull fpga widget_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8582,"ysyxSoCFull fpga widget_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15866,"ysyxSoCFull fpga widget_1 monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+8583,"ysyxSoCFull fpga widget_1 monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+15874,"ysyxSoCFull fpga widget_1 monitor a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+8591,"ysyxSoCFull fpga widget_1 monitor d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+8607,"ysyxSoCFull fpga widget_1 monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+8608,"ysyxSoCFull fpga widget_1 monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+8610,"ysyxSoCFull fpga widget_1 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+8626,"ysyxSoCFull fpga widget_1 monitor c_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+8627,"ysyxSoCFull fpga widget_1 monitor c_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+8628,"ysyxSoCFull fpga widget_1 monitor c_first_1", false,-1);
        tracep->declBus(c+8629,"ysyxSoCFull fpga widget_1 monitor d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+8630,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+8631,"ysyxSoCFull fpga widget_1 monitor d_first_2", false,-1);
        tracep->declQuad(c+14646,"ysyxSoCFull fpga widget_1 monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+14648,"ysyxSoCFull fpga widget_1 monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+14649,"ysyxSoCFull fpga widget_1 monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+8632,"ysyxSoCFull fpga widget_1 monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+8634,"ysyxSoCFull fpga widget_1 monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+14651,"ysyxSoCFull fpga widget_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+8636,"ysyxSoCFull fpga widget_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+14652,"ysyxSoCFull fpga widget_1 monitor c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+8637,"ysyxSoCFull fpga widget_1 monitor d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+8653,"ysyxSoCFull fpga widget_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+8654,"ysyxSoCFull fpga widget_1 monitor inflight_2", false,-1);
        tracep->declBus(c+8655,"ysyxSoCFull fpga widget_1 monitor d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+8656,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+8657,"ysyxSoCFull fpga widget_1 monitor d_first_3", false,-1);
        tracep->declBit(c+8658,"ysyxSoCFull fpga widget_1 monitor d_set", false,-1);
        tracep->declBit(c+14478,"ysyxSoCFull fpga widget_1 monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull fpga widget_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga widget_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga widget_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+36,"ysyxSoCFull fpga widget_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+36,"ysyxSoCFull fpga widget_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_1 repeated_repeater clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_1 repeated_repeater reset", false,-1);
        tracep->declBit(c+8383,"ysyxSoCFull fpga widget_1 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+3642,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+3643,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+3650,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3481,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+3482,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3651,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+3645,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_denied", false,-1);
        tracep->declQuad(c+3646,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+3543,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+3544,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+3545,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3546,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+3547,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3548,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+3549,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_denied", false,-1);
        tracep->declQuad(c+8384,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+3551,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+8659,"ysyxSoCFull fpga widget_1 repeated_repeater full", false,-1);
        tracep->declBus(c+8660,"ysyxSoCFull fpga widget_1 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+8661,"ysyxSoCFull fpga widget_1 repeated_repeater saved_param", false,-1, 1,0);
        tracep->declBus(c+8662,"ysyxSoCFull fpga widget_1 repeated_repeater saved_size", false,-1, 3,0);
        tracep->declBus(c+8663,"ysyxSoCFull fpga widget_1 repeated_repeater saved_source", false,-1, 5,0);
        tracep->declBit(c+8664,"ysyxSoCFull fpga widget_1 repeated_repeater saved_denied", false,-1);
        tracep->declQuad(c+8665,"ysyxSoCFull fpga widget_1 repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+8667,"ysyxSoCFull fpga widget_1 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_2 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_2 reset", false,-1);
        tracep->declBit(c+3490,"ysyxSoCFull fpga widget_2 auto_in_a_ready", false,-1);
        tracep->declBit(c+18398,"ysyxSoCFull fpga widget_2 auto_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga widget_2 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga widget_2 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga widget_2 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga widget_2 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18400,"ysyxSoCFull fpga widget_2 auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga widget_2 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga widget_2 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga widget_2 auto_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga widget_2 auto_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga widget_2 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga widget_2 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3491,"ysyxSoCFull fpga widget_2 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga widget_2 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3492,"ysyxSoCFull fpga widget_2 auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3493,"ysyxSoCFull fpga widget_2 auto_in_d_ready", false,-1);
        tracep->declBit(c+3494,"ysyxSoCFull fpga widget_2 auto_in_d_valid", false,-1);
        tracep->declBus(c+3495,"ysyxSoCFull fpga widget_2 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3496,"ysyxSoCFull fpga widget_2 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3497,"ysyxSoCFull fpga widget_2 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3498,"ysyxSoCFull fpga widget_2 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3499,"ysyxSoCFull fpga widget_2 auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+3500,"ysyxSoCFull fpga widget_2 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull fpga widget_2 auto_in_e_valid", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull fpga widget_2 auto_out_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga widget_2 auto_out_a_valid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull fpga widget_2 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15429,"ysyxSoCFull fpga widget_2 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18465,"ysyxSoCFull fpga widget_2 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18466,"ysyxSoCFull fpga widget_2 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18467,"ysyxSoCFull fpga widget_2 auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18468,"ysyxSoCFull fpga widget_2 auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+3624,"ysyxSoCFull fpga widget_2 auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+3625,"ysyxSoCFull fpga widget_2 auto_out_c_ready", false,-1);
        tracep->declBit(c+16339,"ysyxSoCFull fpga widget_2 auto_out_c_valid", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull fpga widget_2 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3627,"ysyxSoCFull fpga widget_2 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3628,"ysyxSoCFull fpga widget_2 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3629,"ysyxSoCFull fpga widget_2 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3630,"ysyxSoCFull fpga widget_2 auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3631,"ysyxSoCFull fpga widget_2 auto_out_d_ready", false,-1);
        tracep->declBit(c+3632,"ysyxSoCFull fpga widget_2 auto_out_d_valid", false,-1);
        tracep->declBus(c+3495,"ysyxSoCFull fpga widget_2 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3496,"ysyxSoCFull fpga widget_2 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3497,"ysyxSoCFull fpga widget_2 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3498,"ysyxSoCFull fpga widget_2 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3499,"ysyxSoCFull fpga widget_2 auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+3633,"ysyxSoCFull fpga widget_2 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull fpga widget_2 auto_out_e_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_2 monitor_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_2 monitor_reset", false,-1);
        tracep->declBit(c+3490,"ysyxSoCFull fpga widget_2 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18398,"ysyxSoCFull fpga widget_2 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18400,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga widget_2 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga widget_2 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3491,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3492,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3493,"ysyxSoCFull fpga widget_2 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+8668,"ysyxSoCFull fpga widget_2 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3495,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3496,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3497,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3498,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3499,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8669,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull fpga widget_2 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_2 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_2 repeated_repeater_reset", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull fpga widget_2 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+3490,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+18398,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18400,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15429,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18465,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18466,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18467,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18817,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3624,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_2 repeated_repeater_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_2 repeated_repeater_1_reset", false,-1);
        tracep->declBit(c+8670,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_repeat", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3491,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+3492,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+3625,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_ready", false,-1);
        tracep->declBit(c+16339,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_valid", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3627,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3628,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3629,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+3630,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18464,"ysyxSoCFull fpga widget_2 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+18790,"ysyxSoCFull fpga widget_2 repeat_hasData", false,-1);
        tracep->declBus(c+18465,"ysyxSoCFull fpga widget_2 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+18818,"ysyxSoCFull fpga widget_2 repeat_limit", false,-1);
        tracep->declBit(c+8671,"ysyxSoCFull fpga widget_2 repeat_count", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull fpga widget_2 repeat_last", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga widget_2 cated_valid", false,-1);
        tracep->declBus(c+18467,"ysyxSoCFull fpga widget_2 cated_bits_address", false,-1, 12,0);
        tracep->declBit(c+18820,"ysyxSoCFull fpga widget_2 repeat_sel", false,-1);
        tracep->declBit(c+15890,"ysyxSoCFull fpga widget_2 repeat_index", false,-1);
        tracep->declBus(c+18817,"ysyxSoCFull fpga widget_2 cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+18821,"ysyxSoCFull fpga widget_2 repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+18822,"ysyxSoCFull fpga widget_2 repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+3688,"ysyxSoCFull fpga widget_2 hasData", false,-1);
        tracep->declBit(c+8672,"ysyxSoCFull fpga widget_2 limit", false,-1);
        tracep->declBit(c+8673,"ysyxSoCFull fpga widget_2 count", false,-1);
        tracep->declBit(c+8674,"ysyxSoCFull fpga widget_2 last", false,-1);
        tracep->declBit(c+8675,"ysyxSoCFull fpga widget_2 corrupt_reg", false,-1);
        tracep->declBit(c+8669,"ysyxSoCFull fpga widget_2 corrupt_out", false,-1);
        tracep->declBit(c+8676,"ysyxSoCFull fpga widget_2 bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull fpga widget_2 cated_1_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+6957,"ysyxSoCFull fpga widget_2 repeat_hasData_1", false,-1);
        tracep->declBus(c+3628,"ysyxSoCFull fpga widget_2 cated_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+8677,"ysyxSoCFull fpga widget_2 repeat_limit_1", false,-1);
        tracep->declBit(c+8678,"ysyxSoCFull fpga widget_2 repeat_count_1", false,-1);
        tracep->declBit(c+8679,"ysyxSoCFull fpga widget_2 repeat_last_1", false,-1);
        tracep->declBit(c+16339,"ysyxSoCFull fpga widget_2 cated_1_valid", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_2 monitor clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_2 monitor reset", false,-1);
        tracep->declBit(c+3490,"ysyxSoCFull fpga widget_2 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18398,"ysyxSoCFull fpga widget_2 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18400,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga widget_2 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga widget_2 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3491,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3492,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3493,"ysyxSoCFull fpga widget_2 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+8668,"ysyxSoCFull fpga widget_2 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3495,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3496,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3497,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3498,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3499,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8669,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull fpga widget_2 monitor io_in_e_valid", false,-1);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18479,"ysyxSoCFull fpga widget_2 monitor source_ok", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga widget_2 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18824,"ysyxSoCFull fpga widget_2 monitor is_aligned", false,-1);
        tracep->declBus(c+18825,"ysyxSoCFull fpga widget_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga widget_2 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18827,"ysyxSoCFull fpga widget_2 monitor mask_size", false,-1);
        tracep->declBit(c+18698,"ysyxSoCFull fpga widget_2 monitor mask_bit", false,-1);
        tracep->declBit(c+18699,"ysyxSoCFull fpga widget_2 monitor mask_nbit", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull fpga widget_2 monitor mask_acc", false,-1);
        tracep->declBit(c+18829,"ysyxSoCFull fpga widget_2 monitor mask_acc_1", false,-1);
        tracep->declBit(c+18830,"ysyxSoCFull fpga widget_2 monitor mask_size_1", false,-1);
        tracep->declBit(c+18702,"ysyxSoCFull fpga widget_2 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18703,"ysyxSoCFull fpga widget_2 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull fpga widget_2 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull fpga widget_2 monitor mask_acc_2", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull fpga widget_2 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18834,"ysyxSoCFull fpga widget_2 monitor mask_acc_3", false,-1);
        tracep->declBit(c+18835,"ysyxSoCFull fpga widget_2 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18836,"ysyxSoCFull fpga widget_2 monitor mask_acc_4", false,-1);
        tracep->declBit(c+18837,"ysyxSoCFull fpga widget_2 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18838,"ysyxSoCFull fpga widget_2 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga widget_2 monitor mask_size_2", false,-1);
        tracep->declBit(c+18712,"ysyxSoCFull fpga widget_2 monitor mask_bit_2", false,-1);
        tracep->declBit(c+18713,"ysyxSoCFull fpga widget_2 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull fpga widget_2 monitor mask_eq_6", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull fpga widget_2 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18841,"ysyxSoCFull fpga widget_2 monitor mask_eq_7", false,-1);
        tracep->declBit(c+18842,"ysyxSoCFull fpga widget_2 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull fpga widget_2 monitor mask_eq_8", false,-1);
        tracep->declBit(c+18844,"ysyxSoCFull fpga widget_2 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18845,"ysyxSoCFull fpga widget_2 monitor mask_eq_9", false,-1);
        tracep->declBit(c+18846,"ysyxSoCFull fpga widget_2 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18847,"ysyxSoCFull fpga widget_2 monitor mask_eq_10", false,-1);
        tracep->declBit(c+18848,"ysyxSoCFull fpga widget_2 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18849,"ysyxSoCFull fpga widget_2 monitor mask_eq_11", false,-1);
        tracep->declBit(c+18850,"ysyxSoCFull fpga widget_2 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga widget_2 monitor mask_eq_12", false,-1);
        tracep->declBit(c+18852,"ysyxSoCFull fpga widget_2 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18853,"ysyxSoCFull fpga widget_2 monitor mask_eq_13", false,-1);
        tracep->declBit(c+18854,"ysyxSoCFull fpga widget_2 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18855,"ysyxSoCFull fpga widget_2 monitor mask", false,-1, 7,0);
        tracep->declBit(c+8680,"ysyxSoCFull fpga widget_2 monitor source_ok_1", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga widget_2 monitor source_ok_2", false,-1);
        tracep->declBus(c+8681,"ysyxSoCFull fpga widget_2 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+8682,"ysyxSoCFull fpga widget_2 monitor is_aligned_2", false,-1);
        tracep->declBus(c+18856,"ysyxSoCFull fpga widget_2 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18520,"ysyxSoCFull fpga widget_2 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8683,"ysyxSoCFull fpga widget_2 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+8684,"ysyxSoCFull fpga widget_2 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+8685,"ysyxSoCFull fpga widget_2 monitor a_first", false,-1);
        tracep->declBus(c+8686,"ysyxSoCFull fpga widget_2 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8687,"ysyxSoCFull fpga widget_2 monitor param", false,-1, 2,0);
        tracep->declBus(c+8688,"ysyxSoCFull fpga widget_2 monitor size", false,-1, 2,0);
        tracep->declBus(c+8689,"ysyxSoCFull fpga widget_2 monitor source", false,-1, 6,0);
        tracep->declBus(c+8690,"ysyxSoCFull fpga widget_2 monitor address", false,-1, 12,0);
        tracep->declBus(c+8691,"ysyxSoCFull fpga widget_2 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+3688,"ysyxSoCFull fpga widget_2 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8692,"ysyxSoCFull fpga widget_2 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+8693,"ysyxSoCFull fpga widget_2 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+8694,"ysyxSoCFull fpga widget_2 monitor d_first", false,-1);
        tracep->declBus(c+8695,"ysyxSoCFull fpga widget_2 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8696,"ysyxSoCFull fpga widget_2 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+8697,"ysyxSoCFull fpga widget_2 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+8698,"ysyxSoCFull fpga widget_2 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+8699,"ysyxSoCFull fpga widget_2 monitor denied", false,-1);
        tracep->declBus(c+8700,"ysyxSoCFull fpga widget_2 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+3725,"ysyxSoCFull fpga widget_2 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+8701,"ysyxSoCFull fpga widget_2 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+8702,"ysyxSoCFull fpga widget_2 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+8703,"ysyxSoCFull fpga widget_2 monitor c_first", false,-1);
        tracep->declBus(c+8704,"ysyxSoCFull fpga widget_2 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+8705,"ysyxSoCFull fpga widget_2 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+8706,"ysyxSoCFull fpga widget_2 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+8707,"ysyxSoCFull fpga widget_2 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+8708,"ysyxSoCFull fpga widget_2 monitor address_2", false,-1, 12,0);
        tracep->declArray(c+8709,"ysyxSoCFull fpga widget_2 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+8713,"ysyxSoCFull fpga widget_2 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+8729,"ysyxSoCFull fpga widget_2 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+8745,"ysyxSoCFull fpga widget_2 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+8746,"ysyxSoCFull fpga widget_2 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+8747,"ysyxSoCFull fpga widget_2 monitor a_first_1", false,-1);
        tracep->declBus(c+8748,"ysyxSoCFull fpga widget_2 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+8749,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+8750,"ysyxSoCFull fpga widget_2 monitor d_first_1", false,-1);
        tracep->declArray(c+18857,"ysyxSoCFull fpga widget_2 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15891,"ysyxSoCFull fpga widget_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15892,"ysyxSoCFull fpga widget_2 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15893,"ysyxSoCFull fpga widget_2 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+8751,"ysyxSoCFull fpga widget_2 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+8755,"ysyxSoCFull fpga widget_2 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15897,"ysyxSoCFull fpga widget_2 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8759,"ysyxSoCFull fpga widget_2 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8760,"ysyxSoCFull fpga widget_2 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15898,"ysyxSoCFull fpga widget_2 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+8761,"ysyxSoCFull fpga widget_2 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15914,"ysyxSoCFull fpga widget_2 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+8777,"ysyxSoCFull fpga widget_2 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+8778,"ysyxSoCFull fpga widget_2 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+8782,"ysyxSoCFull fpga widget_2 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+8798,"ysyxSoCFull fpga widget_2 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+8799,"ysyxSoCFull fpga widget_2 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+8800,"ysyxSoCFull fpga widget_2 monitor c_first_1", false,-1);
        tracep->declBus(c+8801,"ysyxSoCFull fpga widget_2 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+8802,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+8803,"ysyxSoCFull fpga widget_2 monitor d_first_2", false,-1);
        tracep->declArray(c+14668,"ysyxSoCFull fpga widget_2 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14672,"ysyxSoCFull fpga widget_2 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14673,"ysyxSoCFull fpga widget_2 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+8804,"ysyxSoCFull fpga widget_2 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+8808,"ysyxSoCFull fpga widget_2 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14677,"ysyxSoCFull fpga widget_2 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+8812,"ysyxSoCFull fpga widget_2 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+8813,"ysyxSoCFull fpga widget_2 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14678,"ysyxSoCFull fpga widget_2 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+8829,"ysyxSoCFull fpga widget_2 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+8830,"ysyxSoCFull fpga widget_2 monitor inflight_2", false,-1);
        tracep->declBus(c+8831,"ysyxSoCFull fpga widget_2 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+8832,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+8833,"ysyxSoCFull fpga widget_2 monitor d_first_3", false,-1);
        tracep->declBit(c+8834,"ysyxSoCFull fpga widget_2 monitor d_set", false,-1);
        tracep->declBit(c+16357,"ysyxSoCFull fpga widget_2 monitor e_clr", false,-1);
        tracep->declArray(c+19394,"ysyxSoCFull fpga widget_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga widget_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga widget_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_2 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_2 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19394,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19399,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19400,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_2 repeated_repeater clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_2 repeated_repeater reset", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull fpga widget_2 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+3490,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+18398,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+18390,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18391,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18399,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18393,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18400,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3471,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15429,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18465,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18466,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18467,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18817,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3624,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+8835,"ysyxSoCFull fpga widget_2 repeated_repeater full", false,-1);
        tracep->declBus(c+8836,"ysyxSoCFull fpga widget_2 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+8837,"ysyxSoCFull fpga widget_2 repeated_repeater saved_param", false,-1, 2,0);
        tracep->declBus(c+8838,"ysyxSoCFull fpga widget_2 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+8839,"ysyxSoCFull fpga widget_2 repeated_repeater saved_source", false,-1, 6,0);
        tracep->declBus(c+8840,"ysyxSoCFull fpga widget_2 repeated_repeater saved_address", false,-1, 12,0);
        tracep->declBus(c+8841,"ysyxSoCFull fpga widget_2 repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declBit(c+8842,"ysyxSoCFull fpga widget_2 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull fpga widget_2 repeated_repeater_1 clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull fpga widget_2 repeated_repeater_1 reset", false,-1);
        tracep->declBit(c+8670,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_repeat", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_ready", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_valid", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3474,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3491,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3476,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+3492,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+3625,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_ready", false,-1);
        tracep->declBit(c+16339,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_valid", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3627,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3628,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3629,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+3630,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_address", false,-1, 12,0);
        tracep->declBit(c+8843,"ysyxSoCFull fpga widget_2 repeated_repeater_1 full", false,-1);
        tracep->declBus(c+8844,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_opcode", false,-1, 2,0);
        tracep->declBus(c+8845,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_param", false,-1, 2,0);
        tracep->declBus(c+8846,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_size", false,-1, 2,0);
        tracep->declBus(c+8847,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_source", false,-1, 6,0);
        tracep->declBus(c+8848,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_address", false,-1, 12,0);
        tracep->declBit(c+19354,"ysyxSoCFull mem clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem io_axi4_0_awready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull mem io_axi4_0_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem io_axi4_0_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem io_axi4_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem io_axi4_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem io_axi4_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem io_axi4_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem io_axi4_0_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull mem io_axi4_0_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull mem io_axi4_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull mem io_axi4_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull mem io_axi4_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem io_axi4_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem io_axi4_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem io_axi4_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem io_axi4_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem io_axi4_0_arready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull mem io_axi4_0_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem io_axi4_0_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem io_axi4_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem io_axi4_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem io_axi4_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem io_axi4_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem io_axi4_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem io_axi4_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem io_axi4_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem io_axi4_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem io_axi4_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem io_axi4_0_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem srams_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem srams_reset", false,-1);
        tracep->declBit(c+8849,"ysyxSoCFull mem srams_auto_in_awready", false,-1);
        tracep->declBit(c+8850,"ysyxSoCFull mem srams_auto_in_awvalid", false,-1);
        tracep->declBus(c+8851,"ysyxSoCFull mem srams_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+8852,"ysyxSoCFull mem srams_auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+8853,"ysyxSoCFull mem srams_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+8854,"ysyxSoCFull mem srams_auto_in_wready", false,-1);
        tracep->declBit(c+8855,"ysyxSoCFull mem srams_auto_in_wvalid", false,-1);
        tracep->declQuad(c+8856,"ysyxSoCFull mem srams_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+8858,"ysyxSoCFull mem srams_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+8859,"ysyxSoCFull mem srams_auto_in_bready", false,-1);
        tracep->declBit(c+8860,"ysyxSoCFull mem srams_auto_in_bvalid", false,-1);
        tracep->declBus(c+8861,"ysyxSoCFull mem srams_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+8862,"ysyxSoCFull mem srams_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+8863,"ysyxSoCFull mem srams_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+8864,"ysyxSoCFull mem srams_auto_in_arready", false,-1);
        tracep->declBit(c+8865,"ysyxSoCFull mem srams_auto_in_arvalid", false,-1);
        tracep->declBus(c+8866,"ysyxSoCFull mem srams_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+8867,"ysyxSoCFull mem srams_auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+8868,"ysyxSoCFull mem srams_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+8869,"ysyxSoCFull mem srams_auto_in_rready", false,-1);
        tracep->declBit(c+8870,"ysyxSoCFull mem srams_auto_in_rvalid", false,-1);
        tracep->declBus(c+8871,"ysyxSoCFull mem srams_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+8872,"ysyxSoCFull mem srams_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+8874,"ysyxSoCFull mem srams_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+8875,"ysyxSoCFull mem srams_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4xbar_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4xbar_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar_auto_in_awready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull mem axi4xbar_auto_in_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4xbar_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4xbar_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4xbar_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4xbar_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar_auto_in_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull mem axi4xbar_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull mem axi4xbar_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull mem axi4xbar_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull mem axi4xbar_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar_auto_in_arready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull mem axi4xbar_auto_in_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4xbar_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4xbar_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4xbar_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4xbar_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar_auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar_auto_out_awready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull mem axi4xbar_auto_out_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4xbar_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4xbar_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4xbar_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4xbar_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar_auto_out_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull mem axi4xbar_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull mem axi4xbar_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull mem axi4xbar_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull mem axi4xbar_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar_auto_out_arready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull mem axi4xbar_auto_out_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4xbar_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4xbar_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4xbar_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4xbar_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4buf_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4buf_reset", false,-1);
        tracep->declBit(c+8876,"ysyxSoCFull mem axi4buf_auto_in_awready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull mem axi4buf_auto_in_awvalid", false,-1);
        tracep->declBus(c+15930,"ysyxSoCFull mem axi4buf_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18862,"ysyxSoCFull mem axi4buf_auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+18863,"ysyxSoCFull mem axi4buf_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+8877,"ysyxSoCFull mem axi4buf_auto_in_wready", false,-1);
        tracep->declBit(c+18864,"ysyxSoCFull mem axi4buf_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15931,"ysyxSoCFull mem axi4buf_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15933,"ysyxSoCFull mem axi4buf_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+8878,"ysyxSoCFull mem axi4buf_auto_in_bready", false,-1);
        tracep->declBit(c+8879,"ysyxSoCFull mem axi4buf_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+8880,"ysyxSoCFull mem axi4buf_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+8881,"ysyxSoCFull mem axi4buf_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+8882,"ysyxSoCFull mem axi4buf_auto_in_arready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull mem axi4buf_auto_in_arvalid", false,-1);
        tracep->declBus(c+15934,"ysyxSoCFull mem axi4buf_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull mem axi4buf_auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+18867,"ysyxSoCFull mem axi4buf_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+8883,"ysyxSoCFull mem axi4buf_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+8884,"ysyxSoCFull mem axi4buf_auto_in_rlast", false,-1);
        tracep->declBit(c+8849,"ysyxSoCFull mem axi4buf_auto_out_awready", false,-1);
        tracep->declBit(c+8850,"ysyxSoCFull mem axi4buf_auto_out_awvalid", false,-1);
        tracep->declBus(c+8851,"ysyxSoCFull mem axi4buf_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+8852,"ysyxSoCFull mem axi4buf_auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+8853,"ysyxSoCFull mem axi4buf_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+8854,"ysyxSoCFull mem axi4buf_auto_out_wready", false,-1);
        tracep->declBit(c+8855,"ysyxSoCFull mem axi4buf_auto_out_wvalid", false,-1);
        tracep->declQuad(c+8856,"ysyxSoCFull mem axi4buf_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+8858,"ysyxSoCFull mem axi4buf_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+8859,"ysyxSoCFull mem axi4buf_auto_out_bready", false,-1);
        tracep->declBit(c+8860,"ysyxSoCFull mem axi4buf_auto_out_bvalid", false,-1);
        tracep->declBus(c+8861,"ysyxSoCFull mem axi4buf_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+8862,"ysyxSoCFull mem axi4buf_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+8863,"ysyxSoCFull mem axi4buf_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+8864,"ysyxSoCFull mem axi4buf_auto_out_arready", false,-1);
        tracep->declBit(c+8865,"ysyxSoCFull mem axi4buf_auto_out_arvalid", false,-1);
        tracep->declBus(c+8866,"ysyxSoCFull mem axi4buf_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+8867,"ysyxSoCFull mem axi4buf_auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+8868,"ysyxSoCFull mem axi4buf_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+8869,"ysyxSoCFull mem axi4buf_auto_out_rready", false,-1);
        tracep->declBit(c+8870,"ysyxSoCFull mem axi4buf_auto_out_rvalid", false,-1);
        tracep->declBus(c+8871,"ysyxSoCFull mem axi4buf_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+8872,"ysyxSoCFull mem axi4buf_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+8874,"ysyxSoCFull mem axi4buf_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+8875,"ysyxSoCFull mem axi4buf_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4frag_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4frag_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull mem axi4frag_auto_in_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4frag_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull mem axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull mem axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull mem axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull mem axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4frag_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull mem axi4frag_auto_in_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4frag_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+8876,"ysyxSoCFull mem axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull mem axi4frag_auto_out_awvalid", false,-1);
        tracep->declBus(c+15930,"ysyxSoCFull mem axi4frag_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18862,"ysyxSoCFull mem axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+18863,"ysyxSoCFull mem axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+8877,"ysyxSoCFull mem axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+18864,"ysyxSoCFull mem axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15931,"ysyxSoCFull mem axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15933,"ysyxSoCFull mem axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+8878,"ysyxSoCFull mem axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+8879,"ysyxSoCFull mem axi4frag_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+8880,"ysyxSoCFull mem axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+8881,"ysyxSoCFull mem axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+8882,"ysyxSoCFull mem axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull mem axi4frag_auto_out_arvalid", false,-1);
        tracep->declBus(c+15934,"ysyxSoCFull mem axi4frag_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull mem axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+18867,"ysyxSoCFull mem axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+8883,"ysyxSoCFull mem axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+8884,"ysyxSoCFull mem axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem srams clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem srams reset", false,-1);
        tracep->declBit(c+8849,"ysyxSoCFull mem srams auto_in_awready", false,-1);
        tracep->declBit(c+8850,"ysyxSoCFull mem srams auto_in_awvalid", false,-1);
        tracep->declBus(c+8851,"ysyxSoCFull mem srams auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+8852,"ysyxSoCFull mem srams auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+8853,"ysyxSoCFull mem srams auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+8854,"ysyxSoCFull mem srams auto_in_wready", false,-1);
        tracep->declBit(c+8855,"ysyxSoCFull mem srams auto_in_wvalid", false,-1);
        tracep->declQuad(c+8856,"ysyxSoCFull mem srams auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+8858,"ysyxSoCFull mem srams auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+8859,"ysyxSoCFull mem srams auto_in_bready", false,-1);
        tracep->declBit(c+8860,"ysyxSoCFull mem srams auto_in_bvalid", false,-1);
        tracep->declBus(c+8861,"ysyxSoCFull mem srams auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+8862,"ysyxSoCFull mem srams auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+8863,"ysyxSoCFull mem srams auto_in_becho_real_last", false,-1);
        tracep->declBit(c+8864,"ysyxSoCFull mem srams auto_in_arready", false,-1);
        tracep->declBit(c+8865,"ysyxSoCFull mem srams auto_in_arvalid", false,-1);
        tracep->declBus(c+8866,"ysyxSoCFull mem srams auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+8867,"ysyxSoCFull mem srams auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+8868,"ysyxSoCFull mem srams auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+8869,"ysyxSoCFull mem srams auto_in_rready", false,-1);
        tracep->declBit(c+8870,"ysyxSoCFull mem srams auto_in_rvalid", false,-1);
        tracep->declBus(c+8871,"ysyxSoCFull mem srams auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+8872,"ysyxSoCFull mem srams auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+8874,"ysyxSoCFull mem srams auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+8875,"ysyxSoCFull mem srams auto_in_recho_real_last", false,-1);
        tracep->declBus(c+8885,"ysyxSoCFull mem srams mem_R0_addr", false,-1, 27,0);
        tracep->declBit(c+8886,"ysyxSoCFull mem srams mem_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem srams mem_R0_clk", false,-1);
        tracep->declBus(c+8887,"ysyxSoCFull mem srams mem_R0_data_0", false,-1, 7,0);
        tracep->declBus(c+8888,"ysyxSoCFull mem srams mem_R0_data_1", false,-1, 7,0);
        tracep->declBus(c+8889,"ysyxSoCFull mem srams mem_R0_data_2", false,-1, 7,0);
        tracep->declBus(c+8890,"ysyxSoCFull mem srams mem_R0_data_3", false,-1, 7,0);
        tracep->declBus(c+8891,"ysyxSoCFull mem srams mem_R0_data_4", false,-1, 7,0);
        tracep->declBus(c+8892,"ysyxSoCFull mem srams mem_R0_data_5", false,-1, 7,0);
        tracep->declBus(c+8893,"ysyxSoCFull mem srams mem_R0_data_6", false,-1, 7,0);
        tracep->declBus(c+8894,"ysyxSoCFull mem srams mem_R0_data_7", false,-1, 7,0);
        tracep->declBus(c+8895,"ysyxSoCFull mem srams mem_W0_addr", false,-1, 27,0);
        tracep->declBit(c+8896,"ysyxSoCFull mem srams mem_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem srams mem_W0_clk", false,-1);
        tracep->declBus(c+8897,"ysyxSoCFull mem srams mem_W0_data_0", false,-1, 7,0);
        tracep->declBus(c+8898,"ysyxSoCFull mem srams mem_W0_data_1", false,-1, 7,0);
        tracep->declBus(c+8899,"ysyxSoCFull mem srams mem_W0_data_2", false,-1, 7,0);
        tracep->declBus(c+8900,"ysyxSoCFull mem srams mem_W0_data_3", false,-1, 7,0);
        tracep->declBus(c+8901,"ysyxSoCFull mem srams mem_W0_data_4", false,-1, 7,0);
        tracep->declBus(c+8902,"ysyxSoCFull mem srams mem_W0_data_5", false,-1, 7,0);
        tracep->declBus(c+8903,"ysyxSoCFull mem srams mem_W0_data_6", false,-1, 7,0);
        tracep->declBus(c+8904,"ysyxSoCFull mem srams mem_W0_data_7", false,-1, 7,0);
        tracep->declBit(c+8905,"ysyxSoCFull mem srams mem_W0_mask_0", false,-1);
        tracep->declBit(c+8906,"ysyxSoCFull mem srams mem_W0_mask_1", false,-1);
        tracep->declBit(c+8907,"ysyxSoCFull mem srams mem_W0_mask_2", false,-1);
        tracep->declBit(c+8908,"ysyxSoCFull mem srams mem_W0_mask_3", false,-1);
        tracep->declBit(c+8909,"ysyxSoCFull mem srams mem_W0_mask_4", false,-1);
        tracep->declBit(c+8910,"ysyxSoCFull mem srams mem_W0_mask_5", false,-1);
        tracep->declBit(c+8911,"ysyxSoCFull mem srams mem_W0_mask_6", false,-1);
        tracep->declBit(c+8912,"ysyxSoCFull mem srams mem_W0_mask_7", false,-1);
        tracep->declBit(c+8913,"ysyxSoCFull mem srams r_addr_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+8914,"ysyxSoCFull mem srams r_addr_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+8915,"ysyxSoCFull mem srams r_addr_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+8916,"ysyxSoCFull mem srams r_addr_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8917,"ysyxSoCFull mem srams r_addr_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+8918,"ysyxSoCFull mem srams r_addr_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+8919,"ysyxSoCFull mem srams r_addr_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+8920,"ysyxSoCFull mem srams r_addr_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8921,"ysyxSoCFull mem srams r_addr_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+8922,"ysyxSoCFull mem srams r_addr_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+8923,"ysyxSoCFull mem srams r_addr_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8924,"ysyxSoCFull mem srams r_addr_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+8925,"ysyxSoCFull mem srams r_addr_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+8926,"ysyxSoCFull mem srams r_addr_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+8927,"ysyxSoCFull mem srams r_addr_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+8928,"ysyxSoCFull mem srams r_addr_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+8929,"ysyxSoCFull mem srams r_addr_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+8930,"ysyxSoCFull mem srams r_addr_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8931,"ysyxSoCFull mem srams r_addr_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+8932,"ysyxSoCFull mem srams r_addr_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+8933,"ysyxSoCFull mem srams r_addr_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+8934,"ysyxSoCFull mem srams r_addr_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8935,"ysyxSoCFull mem srams r_addr_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+8936,"ysyxSoCFull mem srams r_addr_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+8937,"ysyxSoCFull mem srams r_addr_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8938,"ysyxSoCFull mem srams r_addr_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+8939,"ysyxSoCFull mem srams r_addr_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+8940,"ysyxSoCFull mem srams r_addr_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+8941,"ysyxSoCFull mem srams r_addr_lo_lo", false,-1, 6,0);
        tracep->declBus(c+8942,"ysyxSoCFull mem srams r_addr_lo", false,-1, 13,0);
        tracep->declBus(c+8943,"ysyxSoCFull mem srams r_addr_hi_lo", false,-1, 6,0);
        tracep->declBus(c+8944,"ysyxSoCFull mem srams r_addr_hi", false,-1, 13,0);
        tracep->declBit(c+8945,"ysyxSoCFull mem srams w_addr_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+8946,"ysyxSoCFull mem srams w_addr_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+8947,"ysyxSoCFull mem srams w_addr_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+8948,"ysyxSoCFull mem srams w_addr_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8949,"ysyxSoCFull mem srams w_addr_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+8950,"ysyxSoCFull mem srams w_addr_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+8951,"ysyxSoCFull mem srams w_addr_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+8952,"ysyxSoCFull mem srams w_addr_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8953,"ysyxSoCFull mem srams w_addr_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+8954,"ysyxSoCFull mem srams w_addr_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+8955,"ysyxSoCFull mem srams w_addr_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8956,"ysyxSoCFull mem srams w_addr_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+8957,"ysyxSoCFull mem srams w_addr_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+8958,"ysyxSoCFull mem srams w_addr_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+8959,"ysyxSoCFull mem srams w_addr_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+8960,"ysyxSoCFull mem srams w_addr_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+8961,"ysyxSoCFull mem srams w_addr_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+8962,"ysyxSoCFull mem srams w_addr_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8963,"ysyxSoCFull mem srams w_addr_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+8964,"ysyxSoCFull mem srams w_addr_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+8965,"ysyxSoCFull mem srams w_addr_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+8966,"ysyxSoCFull mem srams w_addr_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8967,"ysyxSoCFull mem srams w_addr_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+8968,"ysyxSoCFull mem srams w_addr_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+8969,"ysyxSoCFull mem srams w_addr_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8970,"ysyxSoCFull mem srams w_addr_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+8971,"ysyxSoCFull mem srams w_addr_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+8972,"ysyxSoCFull mem srams w_addr_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+8973,"ysyxSoCFull mem srams w_addr_lo_lo", false,-1, 6,0);
        tracep->declBus(c+8974,"ysyxSoCFull mem srams w_addr_lo", false,-1, 13,0);
        tracep->declBus(c+8975,"ysyxSoCFull mem srams w_addr_hi_lo", false,-1, 6,0);
        tracep->declBus(c+8976,"ysyxSoCFull mem srams w_addr_hi", false,-1, 13,0);
        tracep->declBit(c+8977,"ysyxSoCFull mem srams r_sel0", false,-1);
        tracep->declBit(c+8978,"ysyxSoCFull mem srams w_sel0", false,-1);
        tracep->declBit(c+8860,"ysyxSoCFull mem srams w_full", false,-1);
        tracep->declBus(c+8861,"ysyxSoCFull mem srams w_id", false,-1, 3,0);
        tracep->declBit(c+8863,"ysyxSoCFull mem srams w_echo_real_last", false,-1);
        tracep->declBit(c+8979,"ysyxSoCFull mem srams r_sel1", false,-1);
        tracep->declBit(c+8980,"ysyxSoCFull mem srams w_sel1", false,-1);
        tracep->declBit(c+8849,"ysyxSoCFull mem srams in_awready", false,-1);
        tracep->declBit(c+8870,"ysyxSoCFull mem srams r_full", false,-1);
        tracep->declBus(c+8871,"ysyxSoCFull mem srams r_id", false,-1, 3,0);
        tracep->declBit(c+8875,"ysyxSoCFull mem srams r_echo_real_last", false,-1);
        tracep->declBit(c+8981,"ysyxSoCFull mem srams in_arready", false,-1);
        tracep->declBit(c+8982,"ysyxSoCFull mem srams rdata_REG", false,-1);
        tracep->declBus(c+8983,"ysyxSoCFull mem srams rdata_r0", false,-1, 7,0);
        tracep->declBus(c+8984,"ysyxSoCFull mem srams rdata_r1", false,-1, 7,0);
        tracep->declBus(c+8985,"ysyxSoCFull mem srams rdata_r2", false,-1, 7,0);
        tracep->declBus(c+8986,"ysyxSoCFull mem srams rdata_r3", false,-1, 7,0);
        tracep->declBus(c+8987,"ysyxSoCFull mem srams rdata_r4", false,-1, 7,0);
        tracep->declBus(c+8988,"ysyxSoCFull mem srams rdata_r5", false,-1, 7,0);
        tracep->declBus(c+8989,"ysyxSoCFull mem srams rdata_r6", false,-1, 7,0);
        tracep->declBus(c+8990,"ysyxSoCFull mem srams rdata_r7", false,-1, 7,0);
        tracep->declBus(c+8991,"ysyxSoCFull mem srams bundleIn_0_rdata_lo", false,-1, 31,0);
        tracep->declBus(c+8992,"ysyxSoCFull mem srams bundleIn_0_rdata_hi", false,-1, 31,0);
        tracep->declBus(c+8885,"ysyxSoCFull mem srams mem R0_addr", false,-1, 27,0);
        tracep->declBit(c+8886,"ysyxSoCFull mem srams mem R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem srams mem R0_clk", false,-1);
        tracep->declBus(c+8887,"ysyxSoCFull mem srams mem R0_data_0", false,-1, 7,0);
        tracep->declBus(c+8888,"ysyxSoCFull mem srams mem R0_data_1", false,-1, 7,0);
        tracep->declBus(c+8889,"ysyxSoCFull mem srams mem R0_data_2", false,-1, 7,0);
        tracep->declBus(c+8890,"ysyxSoCFull mem srams mem R0_data_3", false,-1, 7,0);
        tracep->declBus(c+8891,"ysyxSoCFull mem srams mem R0_data_4", false,-1, 7,0);
        tracep->declBus(c+8892,"ysyxSoCFull mem srams mem R0_data_5", false,-1, 7,0);
        tracep->declBus(c+8893,"ysyxSoCFull mem srams mem R0_data_6", false,-1, 7,0);
        tracep->declBus(c+8894,"ysyxSoCFull mem srams mem R0_data_7", false,-1, 7,0);
        tracep->declBus(c+8895,"ysyxSoCFull mem srams mem W0_addr", false,-1, 27,0);
        tracep->declBit(c+8896,"ysyxSoCFull mem srams mem W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem srams mem W0_clk", false,-1);
        tracep->declBus(c+8897,"ysyxSoCFull mem srams mem W0_data_0", false,-1, 7,0);
        tracep->declBus(c+8898,"ysyxSoCFull mem srams mem W0_data_1", false,-1, 7,0);
        tracep->declBus(c+8899,"ysyxSoCFull mem srams mem W0_data_2", false,-1, 7,0);
        tracep->declBus(c+8900,"ysyxSoCFull mem srams mem W0_data_3", false,-1, 7,0);
        tracep->declBus(c+8901,"ysyxSoCFull mem srams mem W0_data_4", false,-1, 7,0);
        tracep->declBus(c+8902,"ysyxSoCFull mem srams mem W0_data_5", false,-1, 7,0);
        tracep->declBus(c+8903,"ysyxSoCFull mem srams mem W0_data_6", false,-1, 7,0);
        tracep->declBus(c+8904,"ysyxSoCFull mem srams mem W0_data_7", false,-1, 7,0);
        tracep->declBit(c+8905,"ysyxSoCFull mem srams mem W0_mask_0", false,-1);
        tracep->declBit(c+8906,"ysyxSoCFull mem srams mem W0_mask_1", false,-1);
        tracep->declBit(c+8907,"ysyxSoCFull mem srams mem W0_mask_2", false,-1);
        tracep->declBit(c+8908,"ysyxSoCFull mem srams mem W0_mask_3", false,-1);
        tracep->declBit(c+8909,"ysyxSoCFull mem srams mem W0_mask_4", false,-1);
        tracep->declBit(c+8910,"ysyxSoCFull mem srams mem W0_mask_5", false,-1);
        tracep->declBit(c+8911,"ysyxSoCFull mem srams mem W0_mask_6", false,-1);
        tracep->declBit(c+8912,"ysyxSoCFull mem srams mem W0_mask_7", false,-1);
        tracep->declBus(c+8885,"ysyxSoCFull mem srams mem mem_ext_R0_addr", false,-1, 27,0);
        tracep->declBit(c+8886,"ysyxSoCFull mem srams mem mem_ext_R0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem srams mem mem_ext_R0_clk", false,-1);
        tracep->declQuad(c+8993,"ysyxSoCFull mem srams mem mem_ext_R0_data", false,-1, 63,0);
        tracep->declBus(c+8895,"ysyxSoCFull mem srams mem mem_ext_W0_addr", false,-1, 27,0);
        tracep->declBit(c+8896,"ysyxSoCFull mem srams mem mem_ext_W0_en", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem srams mem mem_ext_W0_clk", false,-1);
        tracep->declQuad(c+8856,"ysyxSoCFull mem srams mem mem_ext_W0_data", false,-1, 63,0);
        tracep->declBus(c+8858,"ysyxSoCFull mem srams mem mem_ext_W0_mask", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull mem srams mem mem_ext W0_clk", false,-1);
        tracep->declBus(c+8895,"ysyxSoCFull mem srams mem mem_ext W0_addr", false,-1, 27,0);
        tracep->declBit(c+8896,"ysyxSoCFull mem srams mem mem_ext W0_en", false,-1);
        tracep->declQuad(c+8856,"ysyxSoCFull mem srams mem mem_ext W0_data", false,-1, 63,0);
        tracep->declBus(c+8858,"ysyxSoCFull mem srams mem mem_ext W0_mask", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull mem srams mem mem_ext R0_clk", false,-1);
        tracep->declBus(c+8885,"ysyxSoCFull mem srams mem mem_ext R0_addr", false,-1, 27,0);
        tracep->declBit(c+8886,"ysyxSoCFull mem srams mem mem_ext R0_en", false,-1);
        tracep->declQuad(c+8993,"ysyxSoCFull mem srams mem mem_ext R0_data", false,-1, 63,0);
        tracep->declBit(c+8995,"ysyxSoCFull mem srams mem mem_ext reg_R0_ren", false,-1);
        tracep->declBus(c+8996,"ysyxSoCFull mem srams mem mem_ext reg_R0_addr", false,-1, 27,0);
        tracep->declBus(c+19492,"ysyxSoCFull mem srams mem mem_ext i", false,-1, 31,0);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4xbar clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4xbar reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar auto_in_awready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull mem axi4xbar auto_in_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4xbar auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4xbar auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4xbar auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4xbar auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar auto_in_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull mem axi4xbar auto_in_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull mem axi4xbar auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull mem axi4xbar auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull mem axi4xbar auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar auto_in_arready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull mem axi4xbar auto_in_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4xbar auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4xbar auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4xbar auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4xbar auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar auto_out_awready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull mem axi4xbar auto_out_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4xbar auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4xbar auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4xbar auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4xbar auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar auto_out_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull mem axi4xbar auto_out_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull mem axi4xbar auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull mem axi4xbar auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull mem axi4xbar auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar auto_out_arready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull mem axi4xbar auto_out_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4xbar auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4xbar auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4xbar auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4xbar auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4buf clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4buf reset", false,-1);
        tracep->declBit(c+8876,"ysyxSoCFull mem axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull mem axi4buf auto_in_awvalid", false,-1);
        tracep->declBus(c+15930,"ysyxSoCFull mem axi4buf auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18862,"ysyxSoCFull mem axi4buf auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+18863,"ysyxSoCFull mem axi4buf auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+8877,"ysyxSoCFull mem axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+18864,"ysyxSoCFull mem axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+15931,"ysyxSoCFull mem axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15933,"ysyxSoCFull mem axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+8878,"ysyxSoCFull mem axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+8879,"ysyxSoCFull mem axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+8880,"ysyxSoCFull mem axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+8881,"ysyxSoCFull mem axi4buf auto_in_becho_real_last", false,-1);
        tracep->declBit(c+8882,"ysyxSoCFull mem axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull mem axi4buf auto_in_arvalid", false,-1);
        tracep->declBus(c+15934,"ysyxSoCFull mem axi4buf auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull mem axi4buf auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+18867,"ysyxSoCFull mem axi4buf auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+8883,"ysyxSoCFull mem axi4buf auto_in_recho_real_last", false,-1);
        tracep->declBit(c+8884,"ysyxSoCFull mem axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+8849,"ysyxSoCFull mem axi4buf auto_out_awready", false,-1);
        tracep->declBit(c+8850,"ysyxSoCFull mem axi4buf auto_out_awvalid", false,-1);
        tracep->declBus(c+8851,"ysyxSoCFull mem axi4buf auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+8852,"ysyxSoCFull mem axi4buf auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+8853,"ysyxSoCFull mem axi4buf auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+8854,"ysyxSoCFull mem axi4buf auto_out_wready", false,-1);
        tracep->declBit(c+8855,"ysyxSoCFull mem axi4buf auto_out_wvalid", false,-1);
        tracep->declQuad(c+8856,"ysyxSoCFull mem axi4buf auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+8858,"ysyxSoCFull mem axi4buf auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+8859,"ysyxSoCFull mem axi4buf auto_out_bready", false,-1);
        tracep->declBit(c+8860,"ysyxSoCFull mem axi4buf auto_out_bvalid", false,-1);
        tracep->declBus(c+8861,"ysyxSoCFull mem axi4buf auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+8862,"ysyxSoCFull mem axi4buf auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+8863,"ysyxSoCFull mem axi4buf auto_out_becho_real_last", false,-1);
        tracep->declBit(c+8864,"ysyxSoCFull mem axi4buf auto_out_arready", false,-1);
        tracep->declBit(c+8865,"ysyxSoCFull mem axi4buf auto_out_arvalid", false,-1);
        tracep->declBus(c+8866,"ysyxSoCFull mem axi4buf auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+8867,"ysyxSoCFull mem axi4buf auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+8868,"ysyxSoCFull mem axi4buf auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+8869,"ysyxSoCFull mem axi4buf auto_out_rready", false,-1);
        tracep->declBit(c+8870,"ysyxSoCFull mem axi4buf auto_out_rvalid", false,-1);
        tracep->declBus(c+8871,"ysyxSoCFull mem axi4buf auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+8872,"ysyxSoCFull mem axi4buf auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+8874,"ysyxSoCFull mem axi4buf auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+8875,"ysyxSoCFull mem axi4buf auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+8876,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBus(c+15930,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18862,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+18863,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8849,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_ready", false,-1);
        tracep->declBit(c+8850,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_valid", false,-1);
        tracep->declBus(c+8851,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8852,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+8853,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+8877,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18864,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+15931,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15933,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+8854,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+8855,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+8856,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8858,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+8859,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+8860,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_valid", false,-1);
        tracep->declBus(c+8861,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8862,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8863,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8878,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+8879,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8880,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8881,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+8882,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBus(c+15934,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+18867,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8864,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_ready", false,-1);
        tracep->declBit(c+8865,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_valid", false,-1);
        tracep->declBus(c+8866,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8867,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+8868,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+8869,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_ready", false,-1);
        tracep->declBit(c+8870,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_valid", false,-1);
        tracep->declBus(c+8871,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8872,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8874,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8875,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8883,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8884,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+8876,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBus(c+15930,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18862,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+18863,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8849,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_ready", false,-1);
        tracep->declBit(c+8850,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_valid", false,-1);
        tracep->declBus(c+8851,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8852,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+8853,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+8997+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+8851,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+8999,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15930,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9000,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+15935,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9001+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+8852,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+8999,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18862,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9000,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+15935,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9003+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+8853,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+8999,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18863,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9000,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+15935,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+9000,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq value", false,-1);
        tracep->declBit(c+8999,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq value_1", false,-1);
        tracep->declBit(c+9005,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq maybe_full", false,-1);
        tracep->declBit(c+9006,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ptr_match", false,-1);
        tracep->declBit(c+9007,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq empty", false,-1);
        tracep->declBit(c+9008,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq full", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq do_enq", false,-1);
        tracep->declBit(c+9009,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq reset", false,-1);
        tracep->declBit(c+8877,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+18864,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+15931,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15933,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+8854,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+8855,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+8856,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8858,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_bits_strb", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+9010+i*2,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+8856,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9014,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+15931,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9015,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+15936,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9016+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+8858,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+9014,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15933,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+9015,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+15936,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_en", false,-1);
        tracep->declBit(c+9015,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq value", false,-1);
        tracep->declBit(c+9014,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq value_1", false,-1);
        tracep->declBit(c+9018,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq maybe_full", false,-1);
        tracep->declBit(c+9019,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ptr_match", false,-1);
        tracep->declBit(c+9020,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq empty", false,-1);
        tracep->declBit(c+9021,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq full", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq do_enq", false,-1);
        tracep->declBit(c+9022,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq reset", false,-1);
        tracep->declBit(c+8859,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+8860,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_valid", false,-1);
        tracep->declBus(c+8861,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8862,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8863,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8878,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+8879,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_valid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8880,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8881,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9023+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9025,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+8861,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9026,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+9027,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9028+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+8880,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+9025,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+8862,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+9026,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+9027,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9030+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+8881,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9025,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+8863,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9026,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+9027,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+9026,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq value", false,-1);
        tracep->declBit(c+9025,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq value_1", false,-1);
        tracep->declBit(c+9032,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq maybe_full", false,-1);
        tracep->declBit(c+9033,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ptr_match", false,-1);
        tracep->declBit(c+9034,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq empty", false,-1);
        tracep->declBit(c+9035,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq full", false,-1);
        tracep->declBit(c+9036,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq do_enq", false,-1);
        tracep->declBit(c+9037,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq reset", false,-1);
        tracep->declBit(c+8882,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_ready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_valid", false,-1);
        tracep->declBus(c+15934,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+18867,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8864,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_ready", false,-1);
        tracep->declBit(c+8865,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_valid", false,-1);
        tracep->declBus(c+8866,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8867,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+8868,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9038+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+8866,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9040,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15934,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9041,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+15937,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9042+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+8867,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9040,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18866,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9041,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+15937,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9044+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+8868,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9040,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9041,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+15937,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+9041,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq value", false,-1);
        tracep->declBit(c+9040,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq value_1", false,-1);
        tracep->declBit(c+9046,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq maybe_full", false,-1);
        tracep->declBit(c+9047,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ptr_match", false,-1);
        tracep->declBit(c+9048,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq empty", false,-1);
        tracep->declBit(c+9049,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq full", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq do_enq", false,-1);
        tracep->declBit(c+9050,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq reset", false,-1);
        tracep->declBit(c+8869,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_ready", false,-1);
        tracep->declBit(c+8870,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_valid", false,-1);
        tracep->declBus(c+8871,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8872,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8874,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8875,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_ready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_valid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8883,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8884,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9051+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9053,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+8871,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9054,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+9055,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+9056+i*2,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9053,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+8872,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9054,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+9055,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9060+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+9053,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+8874,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+9054,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+9055,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9062+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+8883,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9053,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+8875,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9054,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+9055,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9064+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last", true,(i+0));}}
        tracep->declBit(c+8884,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9053,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+9054,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+9055,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+9054,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq value", false,-1);
        tracep->declBit(c+9053,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq value_1", false,-1);
        tracep->declBit(c+9066,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq maybe_full", false,-1);
        tracep->declBit(c+9067,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ptr_match", false,-1);
        tracep->declBit(c+9068,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq empty", false,-1);
        tracep->declBit(c+9069,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq full", false,-1);
        tracep->declBit(c+9070,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq do_enq", false,-1);
        tracep->declBit(c+9071,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq do_deq", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4frag clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4frag reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull mem axi4frag auto_in_awvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4frag auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull mem axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull mem axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull mem axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull mem axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4frag auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull mem axi4frag auto_in_arvalid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4frag auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+8876,"ysyxSoCFull mem axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull mem axi4frag auto_out_awvalid", false,-1);
        tracep->declBus(c+15930,"ysyxSoCFull mem axi4frag auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18862,"ysyxSoCFull mem axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+18863,"ysyxSoCFull mem axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+8877,"ysyxSoCFull mem axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+18864,"ysyxSoCFull mem axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+15931,"ysyxSoCFull mem axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15933,"ysyxSoCFull mem axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+8878,"ysyxSoCFull mem axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+8879,"ysyxSoCFull mem axi4frag auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+8880,"ysyxSoCFull mem axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+8881,"ysyxSoCFull mem axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+8882,"ysyxSoCFull mem axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull mem axi4frag auto_out_arvalid", false,-1);
        tracep->declBus(c+15934,"ysyxSoCFull mem axi4frag auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull mem axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+18867,"ysyxSoCFull mem axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+8883,"ysyxSoCFull mem axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+8884,"ysyxSoCFull mem axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4frag deq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4frag deq_reset", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+18387,"ysyxSoCFull mem axi4frag deq_io_enq_valid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4frag deq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+18871,"ysyxSoCFull mem axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull mem axi4frag deq_io_deq_valid", false,-1);
        tracep->declBus(c+15934,"ysyxSoCFull mem axi4frag deq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull mem axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18873,"ysyxSoCFull mem axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18874,"ysyxSoCFull mem axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9072,"ysyxSoCFull mem axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+18378,"ysyxSoCFull mem axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBus(c+18379,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18380,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18381,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18382,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+18875,"ysyxSoCFull mem axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull mem axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBus(c+15930,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18877,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18878,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18879,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9073,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19354,"ysyxSoCFull mem axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull mem axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+18384,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18386,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15406,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+18880,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+18881,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+15931,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15933,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15938,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+9074,"ysyxSoCFull mem axi4frag busy", false,-1);
    }
}
