Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  1 22:08:05 2024
| Host         : Macbook-SE-M16-Pepper running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_system_control_sets_placed.rpt
| Design       : uart_system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |              34 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              74 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal         |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-----------------------------------+------------------+------------------+----------------+--------------+
|  tx_byte_count_reg[1]_i_2_n_0 | tx_inst/tx_busy_reg_0             |                  |                1 |              1 |         1.00 |
|  divClock_inst/CLK            |                                   |                  |                1 |              2 |         2.00 |
|  tx_byte_count_reg[1]_i_2_n_0 | rx_inst/bit_counter[3]_i_1__0_n_0 |                  |                2 |              4 |         2.00 |
|  tx_byte_count_reg[1]_i_2_n_0 | rx_inst/rx_shift_reg[7]_i_1_n_0   |                  |                1 |              8 |         8.00 |
|  tx_byte_count_reg[1]_i_2_n_0 |                                   |                  |                4 |             10 |         2.50 |
|  tx_byte_count_reg[1]_i_2_n_0 | tx_inst/tx_shift_reg              |                  |                5 |             13 |         2.60 |
|  tx_byte_count_reg[1]_i_2_n_0 | rx_inst/rx_data[23]_i_1_n_0       |                  |                6 |             24 |         4.00 |
|  tx_byte_count_reg[1]_i_2_n_0 | rx_inst/utf8_buffer[23]_i_1_n_0   |                  |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                |                                   | btnC_IBUF        |               12 |             34 |         2.83 |
+-------------------------------+-----------------------------------+------------------+------------------+----------------+--------------+


