EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +3.3VADC
#
DEF +3.3VADC #PWR 0 0 Y Y 1 F P
F0 "#PWR" 150 -50 50 H I C CNN
F1 "+3.3VADC" 0 100 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
X +3.3VADC 1 0 0 0 U 50 50 0 0 W N
P 3 0 1 0 0 0 0 40 0 40 N
P 6 0 1 0 0 40 20 20 0 70 -20 20 0 40 0 40 N
ENDDRAW
ENDDEF
#
# +3V3
#
DEF +3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# C
#
DEF C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 40 40 1 1 P
X ~ 2 0 -150 110 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# GNDA
#
DEF GNDA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GNDA" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GNDA 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# GNDD
#
DEF GNDD #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GNDD" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GNDD 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# STM32F103RC
#
DEF STM32F103RC U 0 40 Y Y 1 F N
F0 "U" -1350 1950 50 H V C CNN
F1 "STM32F103RC" 1150 -1950 50 H V C CNN
F2 "LQFP64" 0 0 50 H V C CNN
F3 "" 0 300 60 H V C CNN
ALIAS STM32F103RD STM32F103RE
DRAW
S -1400 1900 1400 -1900 0 1 10 f
X VBAT 1 -1550 1000 150 R 40 40 1 1 W
X PC13/TAMPER_RTC 2 -1550 300 150 R 40 40 1 1 B
X PC14/OSC32_IN 3 -1550 200 150 R 40 40 1 1 B
X PC15/OSC32_OUT 4 -1550 100 150 R 40 40 1 1 B
X PD0/OSC_IN 5 -1550 1350 150 R 40 40 1 1 B
X PD1/OSC_OUT 6 -1550 1200 150 R 40 40 1 1 B
X ~NRST 7 -1550 1700 150 R 40 40 1 1 I
X PC0/ADC123_IN10 8 -1550 -100 150 R 40 40 1 1 B
X PC1/ADC123_IN11 9 -1550 -200 150 R 40 40 1 1 B
X PC2/ADC123_IN12 10 -1550 -300 150 R 40 40 1 1 B
X SPI1_NSS/USART2_CK/DAC_OUT1/ADC12_IN4/PA4 20 1550 1200 150 L 40 40 1 1 B
X I2C2_SDA/USART3_RX/PB11 30 1550 -1200 150 L 40 40 1 1 B
X PC9/TIM8_CH4/SDIO_D1 40 -1550 -1000 150 R 40 40 1 1 B
X JTDI/SPI3_NSS/I2S3_WS/PA15 50 1550 100 150 L 40 40 1 1 B
X BOOT0 60 -1550 1550 150 R 40 40 1 1 I
X PC3/ADC123_IN13 11 -1550 -400 150 R 40 40 1 1 B
X SPI1_SCK/DAC_OUT2/ADC12_IN5/PA5 21 1550 1100 150 L 40 40 1 1 B
X VSS 31 -300 -2050 150 U 40 40 1 1 W
X USART1_CK/TIM1_CH1/MCO/PA8 41 1550 800 150 L 40 40 1 1 B
X PC10/UART4_TX/SDIO_D2 51 -1550 -1100 150 R 40 40 1 1 B
X TIM4_CH3/SDIO_D4/PB8 61 1550 -900 150 L 40 40 1 1 B
X VSSA 12 300 -2050 150 U 40 40 1 1 W
X SPI1_MISO/TIM8_BKIN/ADC12_IN6/TIM3_CH1/PA6 22 1550 1000 150 L 40 40 1 1 B
X VDD 32 -300 2050 150 D 40 40 1 1 W
X USART1_TX/TIM1_CH2/PA9 42 1550 700 150 L 40 40 1 1 B
X PC11/UART4_RX/SDIO_D3 52 -1550 -1200 150 R 40 40 1 1 B
X TIM4_CH4/SDIO_D5/PB9 62 1550 -1000 150 L 40 40 1 1 B
X VDDA 13 300 2050 150 D 40 40 1 1 W
X SPI1_MOSI/TIM8_CH1N/ADC12_IN7/TIM3_CH2/PA7 23 1550 900 150 L 40 40 1 1 B
X SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN/PB12 33 1550 -1300 150 L 40 40 1 1 B
X USART1_RX/TIM1_CH3/PA10 43 1550 600 150 L 40 40 1 1 B
X PC12/UART5_TX/SDIO_CK 53 -1550 -1300 150 R 40 40 1 1 B
X VSS 63 0 -2050 150 U 40 40 1 1 W
X WKUP/USART2_CTS/ADC123_IN0/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR/PA0 14 1550 1600 150 L 40 40 1 1 B
X PC4/ADC12_IN14 24 -1550 -500 150 R 40 40 1 1 B
X SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/PB13 34 1550 -1400 150 L 40 40 1 1 B
X USART1_CTS/USBDM/CAN_RX/TIM1_CH4/PA11 44 1550 500 150 L 40 40 1 1 B
X PD2/TIM3_ETR/UART5_RX/SDIO_CMD 54 -1550 500 150 R 40 40 1 1 B
X VDD 64 0 2050 150 D 40 40 1 1 W
X USART2_RTS/ADC123_IN1/TIM5_CH2/TIM2_CH2/PA1 15 1550 1500 150 L 40 40 1 1 B
X PC5/ADC12_IN15 25 -1550 -600 150 R 40 40 1 1 B
X SPI2_MISO/TIM1_CH2N/USART3_RTS/PB14 35 1550 -1500 150 L 40 40 1 1 B
X USART1_RTS/USBDP/CAN_TX/TIM1_ETR/PA11 45 1550 400 150 L 40 40 1 1 B
X JTDO/SPI3_SCK/I2S3_CK/PB3 55 1550 -400 150 L 40 40 1 1 B
X USART2_TX/TIM5_CH3/ADC123_IN2/TIM2_CH3/PA2 16 1550 1400 150 L 40 40 1 1 B
X ADC12_IN8/TIM3_CH3/TIM8_CH2N/PB0 26 1550 -100 150 L 40 40 1 1 B
X SPI2_MOSI/I2S2_SD/TIM1_CH3N/PB15 36 1550 -1600 150 L 40 40 1 1 B
X JTMS/SWDIO/PA13 46 1550 300 150 L 40 40 1 1 B
X NJTRST/SPI3_MISO/PB4 56 1550 -500 150 L 40 40 1 1 B
X USART2_RX/TIM5_CH4/ADC123_IN3/TIM2_CH4/PA3 17 1550 1300 150 L 40 40 1 1 B
X ADC12_IN9/TIM3_CH4/TIM8_CH3N/PB1 27 1550 -200 150 L 40 40 1 1 B
X PC6/I2S2_MCK/TIM8_CH1/SDIO_D6 37 -1550 -700 150 R 40 40 1 1 B
X VSS 47 -150 -2050 150 U 40 40 1 1 W
X I2C1_SMBA/SPI3_MOSI/I2S3_CD/PB5 57 1550 -600 150 L 40 40 1 1 B
X VSS 18 -450 -2050 150 U 40 40 1 1 W
X BOOT1/PB2 28 1550 -300 150 L 40 40 1 1 B
X PC7/I2S3_MCK/TIM8_CH2/SDIO_D7 38 -1550 -800 150 R 40 40 1 1 B
X VDD 48 -150 2050 150 D 40 40 1 1 W
X I2C1_SCL/TIM4_CH1/PB6 58 1550 -700 150 L 40 40 1 1 B
X VDD 19 -450 2050 150 D 40 40 1 1 W
X I2C2_SCL/USART3_TX/PB10 29 1550 -1100 150 L 40 40 1 1 B
X PC8/TIM8_CH3/SDIO_D0 39 -1550 -900 150 R 40 40 1 1 B
X JTCK/SWCLK/PA14 49 1550 200 150 L 40 40 1 1 B
X I2C1_SDA/TIM4_CH2/PB7 59 1550 -800 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
#End Library
