
in-class-2-10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a78  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08009c50  08009c50  00019c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c6c  08009c6c  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  08009c6c  08009c6c  00019c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c74  08009c74  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c74  08009c74  00019c74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c78  08009c78  00019c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08009c7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000aa0  20000094  08009d10  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b34  08009d10  00020b34  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023375  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000463e  00000000  00000000  00043439  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001b38  00000000  00000000  00047a78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001920  00000000  00000000  000495b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027ddd  00000000  00000000  0004aed0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00019f76  00000000  00000000  00072cad  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e42ed  00000000  00000000  0008cc23  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00170f10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000754c  00000000  00000000  00170f8c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000094 	.word	0x20000094
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009c38 	.word	0x08009c38

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000098 	.word	0x20000098
 8000214:	08009c38 	.word	0x08009c38

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b972 	b.w	8000514 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	4688      	mov	r8, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14b      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000256:	428a      	cmp	r2, r1
 8000258:	4615      	mov	r5, r2
 800025a:	d967      	bls.n	800032c <__udivmoddi4+0xe4>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0720 	rsb	r7, r2, #32
 8000266:	fa01 f302 	lsl.w	r3, r1, r2
 800026a:	fa20 f707 	lsr.w	r7, r0, r7
 800026e:	4095      	lsls	r5, r2
 8000270:	ea47 0803 	orr.w	r8, r7, r3
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000280:	fa1f fc85 	uxth.w	ip, r5
 8000284:	fb0e 8817 	mls	r8, lr, r7, r8
 8000288:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028c:	fb07 f10c 	mul.w	r1, r7, ip
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18eb      	adds	r3, r5, r3
 8000296:	f107 30ff 	add.w	r0, r7, #4294967295
 800029a:	f080 811b 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8118 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002a4:	3f02      	subs	r7, #2
 80002a6:	442b      	add	r3, r5
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0fe 	udiv	r0, r3, lr
 80002b0:	fb0e 3310 	mls	r3, lr, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fc0c 	mul.w	ip, r0, ip
 80002bc:	45a4      	cmp	ip, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	192c      	adds	r4, r5, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c6:	f080 8107 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002ca:	45a4      	cmp	ip, r4
 80002cc:	f240 8104 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002d0:	3802      	subs	r0, #2
 80002d2:	442c      	add	r4, r5
 80002d4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d8:	eba4 040c 	sub.w	r4, r4, ip
 80002dc:	2700      	movs	r7, #0
 80002de:	b11e      	cbz	r6, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c6 4300 	strd	r4, r3, [r6]
 80002e8:	4639      	mov	r1, r7
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0xbe>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80eb 	beq.w	80004ce <__udivmoddi4+0x286>
 80002f8:	2700      	movs	r7, #0
 80002fa:	e9c6 0100 	strd	r0, r1, [r6]
 80002fe:	4638      	mov	r0, r7
 8000300:	4639      	mov	r1, r7
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	fab3 f783 	clz	r7, r3
 800030a:	2f00      	cmp	r7, #0
 800030c:	d147      	bne.n	800039e <__udivmoddi4+0x156>
 800030e:	428b      	cmp	r3, r1
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xd0>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 80fa 	bhi.w	800050c <__udivmoddi4+0x2c4>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb61 0303 	sbc.w	r3, r1, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4698      	mov	r8, r3
 8000322:	2e00      	cmp	r6, #0
 8000324:	d0e0      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000326:	e9c6 4800 	strd	r4, r8, [r6]
 800032a:	e7dd      	b.n	80002e8 <__udivmoddi4+0xa0>
 800032c:	b902      	cbnz	r2, 8000330 <__udivmoddi4+0xe8>
 800032e:	deff      	udf	#255	; 0xff
 8000330:	fab2 f282 	clz	r2, r2
 8000334:	2a00      	cmp	r2, #0
 8000336:	f040 808f 	bne.w	8000458 <__udivmoddi4+0x210>
 800033a:	1b49      	subs	r1, r1, r5
 800033c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000340:	fa1f f885 	uxth.w	r8, r5
 8000344:	2701      	movs	r7, #1
 8000346:	fbb1 fcfe 	udiv	ip, r1, lr
 800034a:	0c23      	lsrs	r3, r4, #16
 800034c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb08 f10c 	mul.w	r1, r8, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x124>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4299      	cmp	r1, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 800036a:	4684      	mov	ip, r0
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	b2a3      	uxth	r3, r4
 8000370:	fbb1 f0fe 	udiv	r0, r1, lr
 8000374:	fb0e 1410 	mls	r4, lr, r0, r1
 8000378:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800037c:	fb08 f800 	mul.w	r8, r8, r0
 8000380:	45a0      	cmp	r8, r4
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x14c>
 8000384:	192c      	adds	r4, r5, r4
 8000386:	f100 33ff 	add.w	r3, r0, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x14a>
 800038c:	45a0      	cmp	r8, r4
 800038e:	f200 80b6 	bhi.w	80004fe <__udivmoddi4+0x2b6>
 8000392:	4618      	mov	r0, r3
 8000394:	eba4 0408 	sub.w	r4, r4, r8
 8000398:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800039c:	e79f      	b.n	80002de <__udivmoddi4+0x96>
 800039e:	f1c7 0c20 	rsb	ip, r7, #32
 80003a2:	40bb      	lsls	r3, r7
 80003a4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a8:	ea4e 0e03 	orr.w	lr, lr, r3
 80003ac:	fa01 f407 	lsl.w	r4, r1, r7
 80003b0:	fa20 f50c 	lsr.w	r5, r0, ip
 80003b4:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003bc:	4325      	orrs	r5, r4
 80003be:	fbb3 f9f8 	udiv	r9, r3, r8
 80003c2:	0c2c      	lsrs	r4, r5, #16
 80003c4:	fb08 3319 	mls	r3, r8, r9, r3
 80003c8:	fa1f fa8e 	uxth.w	sl, lr
 80003cc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003d0:	fb09 f40a 	mul.w	r4, r9, sl
 80003d4:	429c      	cmp	r4, r3
 80003d6:	fa02 f207 	lsl.w	r2, r2, r7
 80003da:	fa00 f107 	lsl.w	r1, r0, r7
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1e 0303 	adds.w	r3, lr, r3
 80003e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e8:	f080 8087 	bcs.w	80004fa <__udivmoddi4+0x2b2>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f240 8084 	bls.w	80004fa <__udivmoddi4+0x2b2>
 80003f2:	f1a9 0902 	sub.w	r9, r9, #2
 80003f6:	4473      	add	r3, lr
 80003f8:	1b1b      	subs	r3, r3, r4
 80003fa:	b2ad      	uxth	r5, r5
 80003fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000400:	fb08 3310 	mls	r3, r8, r0, r3
 8000404:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000408:	fb00 fa0a 	mul.w	sl, r0, sl
 800040c:	45a2      	cmp	sl, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1e 0404 	adds.w	r4, lr, r4
 8000414:	f100 33ff 	add.w	r3, r0, #4294967295
 8000418:	d26b      	bcs.n	80004f2 <__udivmoddi4+0x2aa>
 800041a:	45a2      	cmp	sl, r4
 800041c:	d969      	bls.n	80004f2 <__udivmoddi4+0x2aa>
 800041e:	3802      	subs	r0, #2
 8000420:	4474      	add	r4, lr
 8000422:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000426:	fba0 8902 	umull	r8, r9, r0, r2
 800042a:	eba4 040a 	sub.w	r4, r4, sl
 800042e:	454c      	cmp	r4, r9
 8000430:	46c2      	mov	sl, r8
 8000432:	464b      	mov	r3, r9
 8000434:	d354      	bcc.n	80004e0 <__udivmoddi4+0x298>
 8000436:	d051      	beq.n	80004dc <__udivmoddi4+0x294>
 8000438:	2e00      	cmp	r6, #0
 800043a:	d069      	beq.n	8000510 <__udivmoddi4+0x2c8>
 800043c:	ebb1 050a 	subs.w	r5, r1, sl
 8000440:	eb64 0403 	sbc.w	r4, r4, r3
 8000444:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000448:	40fd      	lsrs	r5, r7
 800044a:	40fc      	lsrs	r4, r7
 800044c:	ea4c 0505 	orr.w	r5, ip, r5
 8000450:	e9c6 5400 	strd	r5, r4, [r6]
 8000454:	2700      	movs	r7, #0
 8000456:	e747      	b.n	80002e8 <__udivmoddi4+0xa0>
 8000458:	f1c2 0320 	rsb	r3, r2, #32
 800045c:	fa20 f703 	lsr.w	r7, r0, r3
 8000460:	4095      	lsls	r5, r2
 8000462:	fa01 f002 	lsl.w	r0, r1, r2
 8000466:	fa21 f303 	lsr.w	r3, r1, r3
 800046a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800046e:	4338      	orrs	r0, r7
 8000470:	0c01      	lsrs	r1, r0, #16
 8000472:	fbb3 f7fe 	udiv	r7, r3, lr
 8000476:	fa1f f885 	uxth.w	r8, r5
 800047a:	fb0e 3317 	mls	r3, lr, r7, r3
 800047e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000482:	fb07 f308 	mul.w	r3, r7, r8
 8000486:	428b      	cmp	r3, r1
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x256>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f107 3cff 	add.w	ip, r7, #4294967295
 8000494:	d22f      	bcs.n	80004f6 <__udivmoddi4+0x2ae>
 8000496:	428b      	cmp	r3, r1
 8000498:	d92d      	bls.n	80004f6 <__udivmoddi4+0x2ae>
 800049a:	3f02      	subs	r7, #2
 800049c:	4429      	add	r1, r5
 800049e:	1acb      	subs	r3, r1, r3
 80004a0:	b281      	uxth	r1, r0
 80004a2:	fbb3 f0fe 	udiv	r0, r3, lr
 80004a6:	fb0e 3310 	mls	r3, lr, r0, r3
 80004aa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ae:	fb00 f308 	mul.w	r3, r0, r8
 80004b2:	428b      	cmp	r3, r1
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x27e>
 80004b6:	1869      	adds	r1, r5, r1
 80004b8:	f100 3cff 	add.w	ip, r0, #4294967295
 80004bc:	d217      	bcs.n	80004ee <__udivmoddi4+0x2a6>
 80004be:	428b      	cmp	r3, r1
 80004c0:	d915      	bls.n	80004ee <__udivmoddi4+0x2a6>
 80004c2:	3802      	subs	r0, #2
 80004c4:	4429      	add	r1, r5
 80004c6:	1ac9      	subs	r1, r1, r3
 80004c8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004cc:	e73b      	b.n	8000346 <__udivmoddi4+0xfe>
 80004ce:	4637      	mov	r7, r6
 80004d0:	4630      	mov	r0, r6
 80004d2:	e709      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d4:	4607      	mov	r7, r0
 80004d6:	e6e7      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d8:	4618      	mov	r0, r3
 80004da:	e6fb      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004dc:	4541      	cmp	r1, r8
 80004de:	d2ab      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004e4:	eb69 020e 	sbc.w	r2, r9, lr
 80004e8:	3801      	subs	r0, #1
 80004ea:	4613      	mov	r3, r2
 80004ec:	e7a4      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004ee:	4660      	mov	r0, ip
 80004f0:	e7e9      	b.n	80004c6 <__udivmoddi4+0x27e>
 80004f2:	4618      	mov	r0, r3
 80004f4:	e795      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f6:	4667      	mov	r7, ip
 80004f8:	e7d1      	b.n	800049e <__udivmoddi4+0x256>
 80004fa:	4681      	mov	r9, r0
 80004fc:	e77c      	b.n	80003f8 <__udivmoddi4+0x1b0>
 80004fe:	3802      	subs	r0, #2
 8000500:	442c      	add	r4, r5
 8000502:	e747      	b.n	8000394 <__udivmoddi4+0x14c>
 8000504:	f1ac 0c02 	sub.w	ip, ip, #2
 8000508:	442b      	add	r3, r5
 800050a:	e72f      	b.n	800036c <__udivmoddi4+0x124>
 800050c:	4638      	mov	r0, r7
 800050e:	e708      	b.n	8000322 <__udivmoddi4+0xda>
 8000510:	4637      	mov	r7, r6
 8000512:	e6e9      	b.n	80002e8 <__udivmoddi4+0xa0>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	bool counter = true;
 800051e:	2301      	movs	r3, #1
 8000520:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000522:	f001 fb2d 	bl	8001b80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000526:	f000 f843 	bl	80005b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800052a:	f000 fb1f 	bl	8000b6c <MX_GPIO_Init>
  MX_ADC1_Init();
 800052e:	f000 f8eb 	bl	8000708 <MX_ADC1_Init>
  MX_DAC_Init();
 8000532:	f000 f93b 	bl	80007ac <MX_DAC_Init>
  MX_DFSDM1_Init();
 8000536:	f000 f963 	bl	8000800 <MX_DFSDM1_Init>
  MX_DFSDM2_Init();
 800053a:	f000 f999 	bl	8000870 <MX_DFSDM2_Init>
  MX_FMPI2C1_Init();
 800053e:	f000 fa01 	bl	8000944 <MX_FMPI2C1_Init>
  MX_FSMC_Init();
 8000542:	f000 fcbb 	bl	8000ebc <MX_FSMC_Init>
  MX_I2S2_Init();
 8000546:	f000 fa33 	bl	80009b0 <MX_I2S2_Init>
  MX_QUADSPI_Init();
 800054a:	f000 fa5f 	bl	8000a0c <MX_QUADSPI_Init>
  MX_SDIO_SD_Init();
 800054e:	f000 fa89 	bl	8000a64 <MX_SDIO_SD_Init>
  MX_UART10_Init();
 8000552:	f000 fab7 	bl	8000ac4 <MX_UART10_Init>
  MX_USART6_UART_Init();
 8000556:	f000 fadf 	bl	8000b18 <MX_USART6_UART_Init>
  MX_USB_HOST_Init();
 800055a:	f008 ffd7 	bl	800950c <MX_USB_HOST_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800055e:	f000 f8c7 	bl	80006f0 <MX_NVIC_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000562:	f008 fff9 	bl	8009558 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
	if(!processed)
 8000566:	4b0f      	ldr	r3, [pc, #60]	; (80005a4 <main+0x8c>)
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	f083 0301 	eor.w	r3, r3, #1
 800056e:	b2db      	uxtb	r3, r3
 8000570:	2b00      	cmp	r3, #0
 8000572:	d0f6      	beq.n	8000562 <main+0x4a>
	{
		if(counter)
 8000574:	79fb      	ldrb	r3, [r7, #7]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d006      	beq.n	8000588 <main+0x70>
		{
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_5);
 800057a:	2120      	movs	r1, #32
 800057c:	480a      	ldr	r0, [pc, #40]	; (80005a8 <main+0x90>)
 800057e:	f002 fb4a 	bl	8002c16 <HAL_GPIO_TogglePin>
			counter = false;
 8000582:	2300      	movs	r3, #0
 8000584:	71fb      	strb	r3, [r7, #7]
 8000586:	e009      	b.n	800059c <main+0x84>
		} else {
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_5);
 8000588:	2120      	movs	r1, #32
 800058a:	4807      	ldr	r0, [pc, #28]	; (80005a8 <main+0x90>)
 800058c:	f002 fb43 	bl	8002c16 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);
 8000590:	2108      	movs	r1, #8
 8000592:	4806      	ldr	r0, [pc, #24]	; (80005ac <main+0x94>)
 8000594:	f002 fb3f 	bl	8002c16 <HAL_GPIO_TogglePin>
			counter = true;
 8000598:	2301      	movs	r3, #1
 800059a:	71fb      	strb	r3, [r7, #7]
		}
		processed = true;
 800059c:	4b01      	ldr	r3, [pc, #4]	; (80005a4 <main+0x8c>)
 800059e:	2201      	movs	r2, #1
 80005a0:	701a      	strb	r2, [r3, #0]
    MX_USB_HOST_Process();
 80005a2:	e7de      	b.n	8000562 <main+0x4a>
 80005a4:	20000000 	.word	0x20000000
 80005a8:	40020800 	.word	0x40020800
 80005ac:	40021000 	.word	0x40021000

080005b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b0aa      	sub	sp, #168	; 0xa8
 80005b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80005ba:	2234      	movs	r2, #52	; 0x34
 80005bc:	2100      	movs	r1, #0
 80005be:	4618      	mov	r0, r3
 80005c0:	f009 fa78 	bl	8009ab4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80005c8:	2200      	movs	r2, #0
 80005ca:	601a      	str	r2, [r3, #0]
 80005cc:	605a      	str	r2, [r3, #4]
 80005ce:	609a      	str	r2, [r3, #8]
 80005d0:	60da      	str	r2, [r3, #12]
 80005d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80005d4:	f107 0308 	add.w	r3, r7, #8
 80005d8:	2258      	movs	r2, #88	; 0x58
 80005da:	2100      	movs	r1, #0
 80005dc:	4618      	mov	r0, r3
 80005de:	f009 fa69 	bl	8009ab4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e2:	2300      	movs	r3, #0
 80005e4:	607b      	str	r3, [r7, #4]
 80005e6:	4b40      	ldr	r3, [pc, #256]	; (80006e8 <SystemClock_Config+0x138>)
 80005e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005ea:	4a3f      	ldr	r2, [pc, #252]	; (80006e8 <SystemClock_Config+0x138>)
 80005ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005f0:	6413      	str	r3, [r2, #64]	; 0x40
 80005f2:	4b3d      	ldr	r3, [pc, #244]	; (80006e8 <SystemClock_Config+0x138>)
 80005f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005fa:	607b      	str	r3, [r7, #4]
 80005fc:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005fe:	2300      	movs	r3, #0
 8000600:	603b      	str	r3, [r7, #0]
 8000602:	4b3a      	ldr	r3, [pc, #232]	; (80006ec <SystemClock_Config+0x13c>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4a39      	ldr	r2, [pc, #228]	; (80006ec <SystemClock_Config+0x13c>)
 8000608:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800060c:	6013      	str	r3, [r2, #0]
 800060e:	4b37      	ldr	r3, [pc, #220]	; (80006ec <SystemClock_Config+0x13c>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000616:	603b      	str	r3, [r7, #0]
 8000618:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800061a:	2303      	movs	r3, #3
 800061c:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800061e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000622:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000624:	2301      	movs	r3, #1
 8000626:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800062a:	2310      	movs	r3, #16
 800062c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000630:	2302      	movs	r3, #2
 8000632:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000636:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800063a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLM = 15;
 800063e:	230f      	movs	r3, #15
 8000640:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000644:	2390      	movs	r3, #144	; 0x90
 8000646:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800064a:	2302      	movs	r3, #2
 800064c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000650:	2305      	movs	r3, #5
 8000652:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000656:	2302      	movs	r3, #2
 8000658:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000660:	4618      	mov	r0, r3
 8000662:	f004 f949 	bl	80048f8 <HAL_RCC_OscConfig>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800066c:	f000 fcd8 	bl	8001020 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000670:	230f      	movs	r3, #15
 8000672:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000674:	2300      	movs	r3, #0
 8000676:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000678:	2300      	movs	r3, #0
 800067a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800067c:	2300      	movs	r3, #0
 800067e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000680:	2300      	movs	r3, #0
 8000682:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000684:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f003 fb8c 	bl	8003da8 <HAL_RCC_ClockConfig>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000696:	f000 fcc3 	bl	8001020 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1|RCC_PERIPHCLK_DFSDM1
 800069a:	f240 1371 	movw	r3, #369	; 0x171
 800069e:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48
                              |RCC_PERIPHCLK_FMPI2C1;
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 80006a0:	2332      	movs	r3, #50	; 0x32
 80006a2:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 12;
 80006a4:	230c      	movs	r3, #12
 80006a6:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80006a8:	2302      	movs	r3, #2
 80006aa:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 80006ac:	2302      	movs	r3, #2
 80006ae:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80006b0:	2300      	movs	r3, #0
 80006b2:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_APB2;
 80006b4:	2300      	movs	r3, #0
 80006b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_SYSCLK;
 80006b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80006bc:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLI2SSelection = RCC_PLLI2SCLKSOURCE_PLLSRC;
 80006be:	2300      	movs	r3, #0
 80006c0:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 80006c2:	2300      	movs	r3, #0
 80006c4:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.Fmpi2c1ClockSelection = RCC_FMPI2C1CLKSOURCE_APB;
 80006c6:	2300      	movs	r3, #0
 80006c8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006ca:	f107 0308 	add.w	r3, r7, #8
 80006ce:	4618      	mov	r0, r3
 80006d0:	f003 fd36 	bl	8004140 <HAL_RCCEx_PeriphCLKConfig>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0x12e>
  {
    Error_Handler();
 80006da:	f000 fca1 	bl	8001020 <Error_Handler>
  }
}
 80006de:	bf00      	nop
 80006e0:	37a8      	adds	r7, #168	; 0xa8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	40023800 	.word	0x40023800
 80006ec:	40007000 	.word	0x40007000

080006f0 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* EXTI0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80006f4:	2200      	movs	r2, #0
 80006f6:	2100      	movs	r1, #0
 80006f8:	2006      	movs	r0, #6
 80006fa:	f001 fe0e 	bl	800231a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80006fe:	2006      	movs	r0, #6
 8000700:	f001 fe27 	bl	8002352 <HAL_NVIC_EnableIRQ>
}
 8000704:	bf00      	nop
 8000706:	bd80      	pop	{r7, pc}

08000708 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800070e:	463b      	mov	r3, r7
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
 8000716:	609a      	str	r2, [r3, #8]
 8000718:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800071a:	4b21      	ldr	r3, [pc, #132]	; (80007a0 <MX_ADC1_Init+0x98>)
 800071c:	4a21      	ldr	r2, [pc, #132]	; (80007a4 <MX_ADC1_Init+0x9c>)
 800071e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000720:	4b1f      	ldr	r3, [pc, #124]	; (80007a0 <MX_ADC1_Init+0x98>)
 8000722:	2200      	movs	r2, #0
 8000724:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000726:	4b1e      	ldr	r3, [pc, #120]	; (80007a0 <MX_ADC1_Init+0x98>)
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800072c:	4b1c      	ldr	r3, [pc, #112]	; (80007a0 <MX_ADC1_Init+0x98>)
 800072e:	2200      	movs	r2, #0
 8000730:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000732:	4b1b      	ldr	r3, [pc, #108]	; (80007a0 <MX_ADC1_Init+0x98>)
 8000734:	2200      	movs	r2, #0
 8000736:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000738:	4b19      	ldr	r3, [pc, #100]	; (80007a0 <MX_ADC1_Init+0x98>)
 800073a:	2200      	movs	r2, #0
 800073c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000740:	4b17      	ldr	r3, [pc, #92]	; (80007a0 <MX_ADC1_Init+0x98>)
 8000742:	2200      	movs	r2, #0
 8000744:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000746:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <MX_ADC1_Init+0x98>)
 8000748:	4a17      	ldr	r2, [pc, #92]	; (80007a8 <MX_ADC1_Init+0xa0>)
 800074a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800074c:	4b14      	ldr	r3, [pc, #80]	; (80007a0 <MX_ADC1_Init+0x98>)
 800074e:	2200      	movs	r2, #0
 8000750:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000752:	4b13      	ldr	r3, [pc, #76]	; (80007a0 <MX_ADC1_Init+0x98>)
 8000754:	2201      	movs	r2, #1
 8000756:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000758:	4b11      	ldr	r3, [pc, #68]	; (80007a0 <MX_ADC1_Init+0x98>)
 800075a:	2200      	movs	r2, #0
 800075c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000760:	4b0f      	ldr	r3, [pc, #60]	; (80007a0 <MX_ADC1_Init+0x98>)
 8000762:	2201      	movs	r2, #1
 8000764:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000766:	480e      	ldr	r0, [pc, #56]	; (80007a0 <MX_ADC1_Init+0x98>)
 8000768:	f001 fa8a 	bl	8001c80 <HAL_ADC_Init>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000772:	f000 fc55 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000776:	230a      	movs	r3, #10
 8000778:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800077a:	2301      	movs	r3, #1
 800077c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800077e:	2300      	movs	r3, #0
 8000780:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000782:	463b      	mov	r3, r7
 8000784:	4619      	mov	r1, r3
 8000786:	4806      	ldr	r0, [pc, #24]	; (80007a0 <MX_ADC1_Init+0x98>)
 8000788:	f001 fabe 	bl	8001d08 <HAL_ADC_ConfigChannel>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000792:	f000 fc45 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000796:	bf00      	nop
 8000798:	3710      	adds	r7, #16
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000240 	.word	0x20000240
 80007a4:	40012000 	.word	0x40012000
 80007a8:	0f000001 	.word	0x0f000001

080007ac <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80007b2:	463b      	mov	r3, r7
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80007ba:	4b0f      	ldr	r3, [pc, #60]	; (80007f8 <MX_DAC_Init+0x4c>)
 80007bc:	4a0f      	ldr	r2, [pc, #60]	; (80007fc <MX_DAC_Init+0x50>)
 80007be:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80007c0:	480d      	ldr	r0, [pc, #52]	; (80007f8 <MX_DAC_Init+0x4c>)
 80007c2:	f001 fde0 	bl	8002386 <HAL_DAC_Init>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80007cc:	f000 fc28 	bl	8001020 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80007d0:	2300      	movs	r3, #0
 80007d2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007d4:	2300      	movs	r3, #0
 80007d6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007d8:	463b      	mov	r3, r7
 80007da:	2200      	movs	r2, #0
 80007dc:	4619      	mov	r1, r3
 80007de:	4806      	ldr	r0, [pc, #24]	; (80007f8 <MX_DAC_Init+0x4c>)
 80007e0:	f001 fdf3 	bl	80023ca <HAL_DAC_ConfigChannel>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80007ea:	f000 fc19 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80007ee:	bf00      	nop
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	20000288 	.word	0x20000288
 80007fc:	40007400 	.word	0x40007400

08000800 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000804:	4b18      	ldr	r3, [pc, #96]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000806:	4a19      	ldr	r2, [pc, #100]	; (800086c <MX_DFSDM1_Init+0x6c>)
 8000808:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800080a:	4b17      	ldr	r3, [pc, #92]	; (8000868 <MX_DFSDM1_Init+0x68>)
 800080c:	2201      	movs	r2, #1
 800080e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000810:	4b15      	ldr	r3, [pc, #84]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000816:	4b14      	ldr	r3, [pc, #80]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000818:	2202      	movs	r2, #2
 800081a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800081c:	4b12      	ldr	r3, [pc, #72]	; (8000868 <MX_DFSDM1_Init+0x68>)
 800081e:	2200      	movs	r2, #0
 8000820:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000822:	4b11      	ldr	r3, [pc, #68]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000824:	2200      	movs	r2, #0
 8000826:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000828:	4b0f      	ldr	r3, [pc, #60]	; (8000868 <MX_DFSDM1_Init+0x68>)
 800082a:	2200      	movs	r2, #0
 800082c:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_MANCHESTER_RISING;
 800082e:	4b0e      	ldr	r3, [pc, #56]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000830:	2202      	movs	r2, #2
 8000832:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 8000834:	4b0c      	ldr	r3, [pc, #48]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000836:	2200      	movs	r2, #0
 8000838:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800083a:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <MX_DFSDM1_Init+0x68>)
 800083c:	2200      	movs	r2, #0
 800083e:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000840:	4b09      	ldr	r3, [pc, #36]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000842:	2201      	movs	r2, #1
 8000844:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000846:	4b08      	ldr	r3, [pc, #32]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000848:	2200      	movs	r2, #0
 800084a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800084c:	4b06      	ldr	r3, [pc, #24]	; (8000868 <MX_DFSDM1_Init+0x68>)
 800084e:	2200      	movs	r2, #0
 8000850:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000852:	4805      	ldr	r0, [pc, #20]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000854:	f001 fe06 	bl	8002464 <HAL_DFSDM_ChannelInit>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 800085e:	f000 fbdf 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	20000108 	.word	0x20000108
 800086c:	40016020 	.word	0x40016020

08000870 <MX_DFSDM2_Init>:
  * @brief DFSDM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM2_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM2_Init 0 */

  /* USER CODE BEGIN DFSDM2_Init 1 */

  /* USER CODE END DFSDM2_Init 1 */
  hdfsdm2_channel1.Instance = DFSDM2_Channel1;
 8000874:	4b2f      	ldr	r3, [pc, #188]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 8000876:	4a30      	ldr	r2, [pc, #192]	; (8000938 <MX_DFSDM2_Init+0xc8>)
 8000878:	601a      	str	r2, [r3, #0]
  hdfsdm2_channel1.Init.OutputClock.Activation = ENABLE;
 800087a:	4b2e      	ldr	r3, [pc, #184]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 800087c:	2201      	movs	r2, #1
 800087e:	711a      	strb	r2, [r3, #4]
  hdfsdm2_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000880:	4b2c      	ldr	r3, [pc, #176]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  hdfsdm2_channel1.Init.OutputClock.Divider = 2;
 8000886:	4b2b      	ldr	r3, [pc, #172]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 8000888:	2202      	movs	r2, #2
 800088a:	60da      	str	r2, [r3, #12]
  hdfsdm2_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800088c:	4b29      	ldr	r3, [pc, #164]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 800088e:	2200      	movs	r2, #0
 8000890:	611a      	str	r2, [r3, #16]
  hdfsdm2_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000892:	4b28      	ldr	r3, [pc, #160]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 8000894:	2200      	movs	r2, #0
 8000896:	615a      	str	r2, [r3, #20]
  hdfsdm2_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000898:	4b26      	ldr	r3, [pc, #152]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 800089a:	2200      	movs	r2, #0
 800089c:	619a      	str	r2, [r3, #24]
  hdfsdm2_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_MANCHESTER_RISING;
 800089e:	4b25      	ldr	r3, [pc, #148]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 80008a0:	2202      	movs	r2, #2
 80008a2:	61da      	str	r2, [r3, #28]
  hdfsdm2_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 80008a4:	4b23      	ldr	r3, [pc, #140]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	621a      	str	r2, [r3, #32]
  hdfsdm2_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80008aa:	4b22      	ldr	r3, [pc, #136]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm2_channel1.Init.Awd.Oversampling = 1;
 80008b0:	4b20      	ldr	r3, [pc, #128]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 80008b2:	2201      	movs	r2, #1
 80008b4:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm2_channel1.Init.Offset = 0;
 80008b6:	4b1f      	ldr	r3, [pc, #124]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm2_channel1.Init.RightBitShift = 0x00;
 80008bc:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 80008be:	2200      	movs	r2, #0
 80008c0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm2_channel1) != HAL_OK)
 80008c2:	481c      	ldr	r0, [pc, #112]	; (8000934 <MX_DFSDM2_Init+0xc4>)
 80008c4:	f001 fdce 	bl	8002464 <HAL_DFSDM_ChannelInit>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <MX_DFSDM2_Init+0x62>
  {
    Error_Handler();
 80008ce:	f000 fba7 	bl	8001020 <Error_Handler>
  }
  hdfsdm2_channel7.Instance = DFSDM2_Channel7;
 80008d2:	4b1a      	ldr	r3, [pc, #104]	; (800093c <MX_DFSDM2_Init+0xcc>)
 80008d4:	4a1a      	ldr	r2, [pc, #104]	; (8000940 <MX_DFSDM2_Init+0xd0>)
 80008d6:	601a      	str	r2, [r3, #0]
  hdfsdm2_channel7.Init.OutputClock.Activation = ENABLE;
 80008d8:	4b18      	ldr	r3, [pc, #96]	; (800093c <MX_DFSDM2_Init+0xcc>)
 80008da:	2201      	movs	r2, #1
 80008dc:	711a      	strb	r2, [r3, #4]
  hdfsdm2_channel7.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80008de:	4b17      	ldr	r3, [pc, #92]	; (800093c <MX_DFSDM2_Init+0xcc>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  hdfsdm2_channel7.Init.OutputClock.Divider = 2;
 80008e4:	4b15      	ldr	r3, [pc, #84]	; (800093c <MX_DFSDM2_Init+0xcc>)
 80008e6:	2202      	movs	r2, #2
 80008e8:	60da      	str	r2, [r3, #12]
  hdfsdm2_channel7.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80008ea:	4b14      	ldr	r3, [pc, #80]	; (800093c <MX_DFSDM2_Init+0xcc>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  hdfsdm2_channel7.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80008f0:	4b12      	ldr	r3, [pc, #72]	; (800093c <MX_DFSDM2_Init+0xcc>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	615a      	str	r2, [r3, #20]
  hdfsdm2_channel7.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80008f6:	4b11      	ldr	r3, [pc, #68]	; (800093c <MX_DFSDM2_Init+0xcc>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	619a      	str	r2, [r3, #24]
  hdfsdm2_channel7.Init.SerialInterface.Type = DFSDM_CHANNEL_MANCHESTER_RISING;
 80008fc:	4b0f      	ldr	r3, [pc, #60]	; (800093c <MX_DFSDM2_Init+0xcc>)
 80008fe:	2202      	movs	r2, #2
 8000900:	61da      	str	r2, [r3, #28]
  hdfsdm2_channel7.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 8000902:	4b0e      	ldr	r3, [pc, #56]	; (800093c <MX_DFSDM2_Init+0xcc>)
 8000904:	2200      	movs	r2, #0
 8000906:	621a      	str	r2, [r3, #32]
  hdfsdm2_channel7.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000908:	4b0c      	ldr	r3, [pc, #48]	; (800093c <MX_DFSDM2_Init+0xcc>)
 800090a:	2200      	movs	r2, #0
 800090c:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm2_channel7.Init.Awd.Oversampling = 1;
 800090e:	4b0b      	ldr	r3, [pc, #44]	; (800093c <MX_DFSDM2_Init+0xcc>)
 8000910:	2201      	movs	r2, #1
 8000912:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm2_channel7.Init.Offset = 0;
 8000914:	4b09      	ldr	r3, [pc, #36]	; (800093c <MX_DFSDM2_Init+0xcc>)
 8000916:	2200      	movs	r2, #0
 8000918:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm2_channel7.Init.RightBitShift = 0x00;
 800091a:	4b08      	ldr	r3, [pc, #32]	; (800093c <MX_DFSDM2_Init+0xcc>)
 800091c:	2200      	movs	r2, #0
 800091e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm2_channel7) != HAL_OK)
 8000920:	4806      	ldr	r0, [pc, #24]	; (800093c <MX_DFSDM2_Init+0xcc>)
 8000922:	f001 fd9f 	bl	8002464 <HAL_DFSDM_ChannelInit>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_DFSDM2_Init+0xc0>
  {
    Error_Handler();
 800092c:	f000 fb78 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM2_Init 2 */

  /* USER CODE END DFSDM2_Init 2 */

}
 8000930:	bf00      	nop
 8000932:	bd80      	pop	{r7, pc}
 8000934:	20000208 	.word	0x20000208
 8000938:	40016420 	.word	0x40016420
 800093c:	20000140 	.word	0x20000140
 8000940:	400164e0 	.word	0x400164e0

08000944 <MX_FMPI2C1_Init>:
  * @brief FMPI2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMPI2C1_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE END FMPI2C1_Init 0 */

  /* USER CODE BEGIN FMPI2C1_Init 1 */

  /* USER CODE END FMPI2C1_Init 1 */
  hfmpi2c1.Instance = FMPI2C1;
 8000948:	4b16      	ldr	r3, [pc, #88]	; (80009a4 <MX_FMPI2C1_Init+0x60>)
 800094a:	4a17      	ldr	r2, [pc, #92]	; (80009a8 <MX_FMPI2C1_Init+0x64>)
 800094c:	601a      	str	r2, [r3, #0]
  hfmpi2c1.Init.Timing = 0x00303D5B;
 800094e:	4b15      	ldr	r3, [pc, #84]	; (80009a4 <MX_FMPI2C1_Init+0x60>)
 8000950:	4a16      	ldr	r2, [pc, #88]	; (80009ac <MX_FMPI2C1_Init+0x68>)
 8000952:	605a      	str	r2, [r3, #4]
  hfmpi2c1.Init.OwnAddress1 = 0;
 8000954:	4b13      	ldr	r3, [pc, #76]	; (80009a4 <MX_FMPI2C1_Init+0x60>)
 8000956:	2200      	movs	r2, #0
 8000958:	609a      	str	r2, [r3, #8]
  hfmpi2c1.Init.AddressingMode = FMPI2C_ADDRESSINGMODE_7BIT;
 800095a:	4b12      	ldr	r3, [pc, #72]	; (80009a4 <MX_FMPI2C1_Init+0x60>)
 800095c:	2201      	movs	r2, #1
 800095e:	60da      	str	r2, [r3, #12]
  hfmpi2c1.Init.DualAddressMode = FMPI2C_DUALADDRESS_DISABLE;
 8000960:	4b10      	ldr	r3, [pc, #64]	; (80009a4 <MX_FMPI2C1_Init+0x60>)
 8000962:	2200      	movs	r2, #0
 8000964:	611a      	str	r2, [r3, #16]
  hfmpi2c1.Init.OwnAddress2 = 0;
 8000966:	4b0f      	ldr	r3, [pc, #60]	; (80009a4 <MX_FMPI2C1_Init+0x60>)
 8000968:	2200      	movs	r2, #0
 800096a:	615a      	str	r2, [r3, #20]
  hfmpi2c1.Init.OwnAddress2Masks = FMPI2C_OA2_NOMASK;
 800096c:	4b0d      	ldr	r3, [pc, #52]	; (80009a4 <MX_FMPI2C1_Init+0x60>)
 800096e:	2200      	movs	r2, #0
 8000970:	619a      	str	r2, [r3, #24]
  hfmpi2c1.Init.GeneralCallMode = FMPI2C_GENERALCALL_DISABLE;
 8000972:	4b0c      	ldr	r3, [pc, #48]	; (80009a4 <MX_FMPI2C1_Init+0x60>)
 8000974:	2200      	movs	r2, #0
 8000976:	61da      	str	r2, [r3, #28]
  hfmpi2c1.Init.NoStretchMode = FMPI2C_NOSTRETCH_DISABLE;
 8000978:	4b0a      	ldr	r3, [pc, #40]	; (80009a4 <MX_FMPI2C1_Init+0x60>)
 800097a:	2200      	movs	r2, #0
 800097c:	621a      	str	r2, [r3, #32]
  if (HAL_FMPI2C_Init(&hfmpi2c1) != HAL_OK)
 800097e:	4809      	ldr	r0, [pc, #36]	; (80009a4 <MX_FMPI2C1_Init+0x60>)
 8000980:	f001 fec4 	bl	800270c <HAL_FMPI2C_Init>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_FMPI2C1_Init+0x4a>
  {
    Error_Handler();
 800098a:	f000 fb49 	bl	8001020 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_FMPI2CEx_ConfigAnalogFilter(&hfmpi2c1, FMPI2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800098e:	2100      	movs	r1, #0
 8000990:	4804      	ldr	r0, [pc, #16]	; (80009a4 <MX_FMPI2C1_Init+0x60>)
 8000992:	f001 ff4a 	bl	800282a <HAL_FMPI2CEx_ConfigAnalogFilter>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_FMPI2C1_Init+0x5c>
  {
    Error_Handler();
 800099c:	f000 fb40 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN FMPI2C1_Init 2 */

  /* USER CODE END FMPI2C1_Init 2 */

}
 80009a0:	bf00      	nop
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	2000029c 	.word	0x2000029c
 80009a8:	40006000 	.word	0x40006000
 80009ac:	00303d5b 	.word	0x00303d5b

080009b0 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80009b4:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <MX_I2S2_Init+0x54>)
 80009b6:	4a14      	ldr	r2, [pc, #80]	; (8000a08 <MX_I2S2_Init+0x58>)
 80009b8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80009ba:	4b12      	ldr	r3, [pc, #72]	; (8000a04 <MX_I2S2_Init+0x54>)
 80009bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009c0:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <MX_I2S2_Init+0x54>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80009c8:	4b0e      	ldr	r3, [pc, #56]	; (8000a04 <MX_I2S2_Init+0x54>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80009ce:	4b0d      	ldr	r3, [pc, #52]	; (8000a04 <MX_I2S2_Init+0x54>)
 80009d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009d4:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 80009d6:	4b0b      	ldr	r3, [pc, #44]	; (8000a04 <MX_I2S2_Init+0x54>)
 80009d8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80009dc:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80009de:	4b09      	ldr	r3, [pc, #36]	; (8000a04 <MX_I2S2_Init+0x54>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80009e4:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <MX_I2S2_Init+0x54>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80009ea:	4b06      	ldr	r3, [pc, #24]	; (8000a04 <MX_I2S2_Init+0x54>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80009f0:	4804      	ldr	r0, [pc, #16]	; (8000a04 <MX_I2S2_Init+0x54>)
 80009f2:	f002 fc55 	bl	80032a0 <HAL_I2S_Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 80009fc:	f000 fb10 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000a00:	bf00      	nop
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	200003fc 	.word	0x200003fc
 8000a08:	40003800 	.word	0x40003800

08000a0c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000a10:	4b12      	ldr	r3, [pc, #72]	; (8000a5c <MX_QUADSPI_Init+0x50>)
 8000a12:	4a13      	ldr	r2, [pc, #76]	; (8000a60 <MX_QUADSPI_Init+0x54>)
 8000a14:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000a16:	4b11      	ldr	r3, [pc, #68]	; (8000a5c <MX_QUADSPI_Init+0x50>)
 8000a18:	22ff      	movs	r2, #255	; 0xff
 8000a1a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000a1c:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <MX_QUADSPI_Init+0x50>)
 8000a1e:	2201      	movs	r2, #1
 8000a20:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000a22:	4b0e      	ldr	r3, [pc, #56]	; (8000a5c <MX_QUADSPI_Init+0x50>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000a28:	4b0c      	ldr	r3, [pc, #48]	; (8000a5c <MX_QUADSPI_Init+0x50>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000a2e:	4b0b      	ldr	r3, [pc, #44]	; (8000a5c <MX_QUADSPI_Init+0x50>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000a34:	4b09      	ldr	r3, [pc, #36]	; (8000a5c <MX_QUADSPI_Init+0x50>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000a3a:	4b08      	ldr	r3, [pc, #32]	; (8000a5c <MX_QUADSPI_Init+0x50>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000a40:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <MX_QUADSPI_Init+0x50>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000a46:	4805      	ldr	r0, [pc, #20]	; (8000a5c <MX_QUADSPI_Init+0x50>)
 8000a48:	f003 f8ec 	bl	8003c24 <HAL_QSPI_Init>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000a52:	f000 fae5 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000a56:	bf00      	nop
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	20000444 	.word	0x20000444
 8000a60:	a0001000 	.word	0xa0001000

08000a64 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000a68:	4b14      	ldr	r3, [pc, #80]	; (8000abc <MX_SDIO_SD_Init+0x58>)
 8000a6a:	4a15      	ldr	r2, [pc, #84]	; (8000ac0 <MX_SDIO_SD_Init+0x5c>)
 8000a6c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000a6e:	4b13      	ldr	r3, [pc, #76]	; (8000abc <MX_SDIO_SD_Init+0x58>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000a74:	4b11      	ldr	r3, [pc, #68]	; (8000abc <MX_SDIO_SD_Init+0x58>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000a7a:	4b10      	ldr	r3, [pc, #64]	; (8000abc <MX_SDIO_SD_Init+0x58>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000a80:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <MX_SDIO_SD_Init+0x58>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000a86:	4b0d      	ldr	r3, [pc, #52]	; (8000abc <MX_SDIO_SD_Init+0x58>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000a8c:	4b0b      	ldr	r3, [pc, #44]	; (8000abc <MX_SDIO_SD_Init+0x58>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 8000a92:	480a      	ldr	r0, [pc, #40]	; (8000abc <MX_SDIO_SD_Init+0x58>)
 8000a94:	f004 f972 	bl	8004d7c <HAL_SD_Init>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 8000a9e:	f000 fabf 	bl	8001020 <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8000aa2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000aa6:	4805      	ldr	r0, [pc, #20]	; (8000abc <MX_SDIO_SD_Init+0x58>)
 8000aa8:	f004 fb9c 	bl	80051e4 <HAL_SD_ConfigWideBusOperation>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_SDIO_SD_Init+0x52>
  {
    Error_Handler();
 8000ab2:	f000 fab5 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000338 	.word	0x20000338
 8000ac0:	40012c00 	.word	0x40012c00

08000ac4 <MX_UART10_Init>:
  * @brief UART10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART10_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE END UART10_Init 0 */

  /* USER CODE BEGIN UART10_Init 1 */

  /* USER CODE END UART10_Init 1 */
  huart10.Instance = UART10;
 8000ac8:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <MX_UART10_Init+0x4c>)
 8000aca:	4a12      	ldr	r2, [pc, #72]	; (8000b14 <MX_UART10_Init+0x50>)
 8000acc:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 8000ace:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <MX_UART10_Init+0x4c>)
 8000ad0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ad4:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 8000ad6:	4b0e      	ldr	r3, [pc, #56]	; (8000b10 <MX_UART10_Init+0x4c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8000adc:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <MX_UART10_Init+0x4c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 8000ae2:	4b0b      	ldr	r3, [pc, #44]	; (8000b10 <MX_UART10_Init+0x4c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 8000ae8:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <MX_UART10_Init+0x4c>)
 8000aea:	220c      	movs	r2, #12
 8000aec:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aee:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <MX_UART10_Init+0x4c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af4:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <MX_UART10_Init+0x4c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8000afa:	4805      	ldr	r0, [pc, #20]	; (8000b10 <MX_UART10_Init+0x4c>)
 8000afc:	f004 feee 	bl	80058dc <HAL_UART_Init>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_UART10_Init+0x46>
  {
    Error_Handler();
 8000b06:	f000 fa8b 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN UART10_Init 2 */

  /* USER CODE END UART10_Init 2 */

}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	20000178 	.word	0x20000178
 8000b14:	40011c00 	.word	0x40011c00

08000b18 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000b1c:	4b11      	ldr	r3, [pc, #68]	; (8000b64 <MX_USART6_UART_Init+0x4c>)
 8000b1e:	4a12      	ldr	r2, [pc, #72]	; (8000b68 <MX_USART6_UART_Init+0x50>)
 8000b20:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000b22:	4b10      	ldr	r3, [pc, #64]	; (8000b64 <MX_USART6_UART_Init+0x4c>)
 8000b24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b28:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	; (8000b64 <MX_USART6_UART_Init+0x4c>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <MX_USART6_UART_Init+0x4c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <MX_USART6_UART_Init+0x4c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000b3c:	4b09      	ldr	r3, [pc, #36]	; (8000b64 <MX_USART6_UART_Init+0x4c>)
 8000b3e:	220c      	movs	r2, #12
 8000b40:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b42:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <MX_USART6_UART_Init+0x4c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b48:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <MX_USART6_UART_Init+0x4c>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000b4e:	4805      	ldr	r0, [pc, #20]	; (8000b64 <MX_USART6_UART_Init+0x4c>)
 8000b50:	f004 fec4 	bl	80058dc <HAL_UART_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000b5a:	f000 fa61 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	200003bc 	.word	0x200003bc
 8000b68:	40011400 	.word	0x40011400

08000b6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08e      	sub	sp, #56	; 0x38
 8000b70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
 8000b7e:	60da      	str	r2, [r3, #12]
 8000b80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	623b      	str	r3, [r7, #32]
 8000b86:	4bb0      	ldr	r3, [pc, #704]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8a:	4aaf      	ldr	r2, [pc, #700]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000b8c:	f043 0310 	orr.w	r3, r3, #16
 8000b90:	6313      	str	r3, [r2, #48]	; 0x30
 8000b92:	4bad      	ldr	r3, [pc, #692]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	f003 0310 	and.w	r3, r3, #16
 8000b9a:	623b      	str	r3, [r7, #32]
 8000b9c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	61fb      	str	r3, [r7, #28]
 8000ba2:	4ba9      	ldr	r3, [pc, #676]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	4aa8      	ldr	r2, [pc, #672]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000ba8:	f043 0304 	orr.w	r3, r3, #4
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4ba6      	ldr	r3, [pc, #664]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	61fb      	str	r3, [r7, #28]
 8000bb8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61bb      	str	r3, [r7, #24]
 8000bbe:	4ba2      	ldr	r3, [pc, #648]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc2:	4aa1      	ldr	r2, [pc, #644]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000bc4:	f043 0320 	orr.w	r3, r3, #32
 8000bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bca:	4b9f      	ldr	r3, [pc, #636]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	f003 0320 	and.w	r3, r3, #32
 8000bd2:	61bb      	str	r3, [r7, #24]
 8000bd4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	617b      	str	r3, [r7, #20]
 8000bda:	4b9b      	ldr	r3, [pc, #620]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	4a9a      	ldr	r2, [pc, #616]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000be0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000be4:	6313      	str	r3, [r2, #48]	; 0x30
 8000be6:	4b98      	ldr	r3, [pc, #608]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bee:	617b      	str	r3, [r7, #20]
 8000bf0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	613b      	str	r3, [r7, #16]
 8000bf6:	4b94      	ldr	r3, [pc, #592]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	4a93      	ldr	r2, [pc, #588]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6313      	str	r3, [r2, #48]	; 0x30
 8000c02:	4b91      	ldr	r3, [pc, #580]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	613b      	str	r3, [r7, #16]
 8000c0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	4b8d      	ldr	r3, [pc, #564]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	4a8c      	ldr	r2, [pc, #560]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000c18:	f043 0302 	orr.w	r3, r3, #2
 8000c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1e:	4b8a      	ldr	r3, [pc, #552]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	f003 0302 	and.w	r3, r3, #2
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	60bb      	str	r3, [r7, #8]
 8000c2e:	4b86      	ldr	r3, [pc, #536]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	4a85      	ldr	r2, [pc, #532]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000c34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c38:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3a:	4b83      	ldr	r3, [pc, #524]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c42:	60bb      	str	r3, [r7, #8]
 8000c44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	607b      	str	r3, [r7, #4]
 8000c4a:	4b7f      	ldr	r3, [pc, #508]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4a7e      	ldr	r2, [pc, #504]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000c50:	f043 0308 	orr.w	r3, r3, #8
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4b7c      	ldr	r3, [pc, #496]	; (8000e48 <MX_GPIO_Init+0x2dc>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f003 0308 	and.w	r3, r3, #8
 8000c5e:	607b      	str	r3, [r7, #4]
 8000c60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED1_RED_Pin|MEMS_LED_Pin|LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2138      	movs	r1, #56	; 0x38
 8000c66:	4879      	ldr	r0, [pc, #484]	; (8000e4c <MX_GPIO_Init+0x2e0>)
 8000c68:	f001 ffbc 	bl	8002be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, GPIO_PIN_RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2120      	movs	r1, #32
 8000c70:	4877      	ldr	r0, [pc, #476]	; (8000e50 <MX_GPIO_Init+0x2e4>)
 8000c72:	f001 ffb7 	bl	8002be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CTP_RST_Pin|LCD_TE_Pin|WIFI_WKUP_Pin, GPIO_PIN_RESET);
 8000c76:	2200      	movs	r2, #0
 8000c78:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8000c7c:	4875      	ldr	r0, [pc, #468]	; (8000e54 <MX_GPIO_Init+0x2e8>)
 8000c7e:	f001 ffb1 	bl	8002be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin, GPIO_PIN_RESET);
 8000c82:	2200      	movs	r2, #0
 8000c84:	f44f 5104 	mov.w	r1, #8448	; 0x2100
 8000c88:	4873      	ldr	r0, [pc, #460]	; (8000e58 <MX_GPIO_Init+0x2ec>)
 8000c8a:	f001 ffab 	bl	8002be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_RED_Pin MEMS_LED_Pin LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LED1_RED_Pin|MEMS_LED_Pin|LCD_BL_CTRL_Pin;
 8000c8e:	2338      	movs	r3, #56	; 0x38
 8000c90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c92:	2301      	movs	r3, #1
 8000c94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4869      	ldr	r0, [pc, #420]	; (8000e4c <MX_GPIO_Init+0x2e0>)
 8000ca6:	f001 fe0b 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8000caa:	2340      	movs	r3, #64	; 0x40
 8000cac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8000cba:	2303      	movs	r3, #3
 8000cbc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8000cbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4861      	ldr	r0, [pc, #388]	; (8000e4c <MX_GPIO_Init+0x2e0>)
 8000cc6:	f001 fdfb 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000cca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000cdc:	2302      	movs	r3, #2
 8000cde:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000ce0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	485d      	ldr	r0, [pc, #372]	; (8000e5c <MX_GPIO_Init+0x2f0>)
 8000ce8:	f001 fdea 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 8000cec:	2302      	movs	r3, #2
 8000cee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cf0:	4b5b      	ldr	r3, [pc, #364]	; (8000e60 <MX_GPIO_Init+0x2f4>)
 8000cf2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 8000cf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4854      	ldr	r0, [pc, #336]	; (8000e50 <MX_GPIO_Init+0x2e4>)
 8000d00:	f001 fdde 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d04:	2301      	movs	r3, #1
 8000d06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d08:	4b55      	ldr	r3, [pc, #340]	; (8000e60 <MX_GPIO_Init+0x2f4>)
 8000d0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d14:	4619      	mov	r1, r3
 8000d16:	4853      	ldr	r0, [pc, #332]	; (8000e64 <MX_GPIO_Init+0x2f8>)
 8000d18:	f001 fdd2 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_GREEN_Pin */
  GPIO_InitStruct.Pin = LED2_GREEN_Pin;
 8000d1c:	2320      	movs	r3, #32
 8000d1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d20:	2301      	movs	r3, #1
 8000d22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED2_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000d2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d30:	4619      	mov	r1, r3
 8000d32:	4847      	ldr	r0, [pc, #284]	; (8000e50 <MX_GPIO_Init+0x2e4>)
 8000d34:	f001 fdc4 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d44:	2300      	movs	r3, #0
 8000d46:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000d4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d50:	4619      	mov	r1, r3
 8000d52:	4840      	ldr	r0, [pc, #256]	; (8000e54 <MX_GPIO_Init+0x2e8>)
 8000d54:	f001 fdb4 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_Detect_Pin */
  GPIO_InitStruct.Pin = SD_Detect_Pin;
 8000d58:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d5e:	4b40      	ldr	r3, [pc, #256]	; (8000e60 <MX_GPIO_Init+0x2f4>)
 8000d60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000d66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	483b      	ldr	r0, [pc, #236]	; (8000e5c <MX_GPIO_Init+0x2f0>)
 8000d6e:	f001 fda7 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000d72:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000d76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d78:	2312      	movs	r3, #18
 8000d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d80:	2303      	movs	r3, #3
 8000d82:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000d84:	2304      	movs	r3, #4
 8000d86:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4831      	ldr	r0, [pc, #196]	; (8000e54 <MX_GPIO_Init+0x2e8>)
 8000d90:	f001 fd96 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D13_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin;
 8000d94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da2:	2303      	movs	r3, #3
 8000da4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8000da6:	2307      	movs	r3, #7
 8000da8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D13_GPIO_Port, &GPIO_InitStruct);
 8000daa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dae:	4619      	mov	r1, r3
 8000db0:	4828      	ldr	r0, [pc, #160]	; (8000e54 <MX_GPIO_Init+0x2e8>)
 8000db2:	f001 fd85 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CTP_RST_Pin LCD_TE_Pin WIFI_WKUP_Pin */
  GPIO_InitStruct.Pin = LCD_CTP_RST_Pin|LCD_TE_Pin|WIFI_WKUP_Pin;
 8000db6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000dba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4821      	ldr	r0, [pc, #132]	; (8000e54 <MX_GPIO_Init+0x2e8>)
 8000dd0:	f001 fd76 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_Pin CODEC_INT_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_Pin|CODEC_INT_Pin;
 8000dd4:	f248 0380 	movw	r3, #32896	; 0x8080
 8000dd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dda:	4b21      	ldr	r3, [pc, #132]	; (8000e60 <MX_GPIO_Init+0x2f4>)
 8000ddc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000de2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000de6:	4619      	mov	r1, r3
 8000de8:	481b      	ldr	r0, [pc, #108]	; (8000e58 <MX_GPIO_Init+0x2ec>)
 8000dea:	f001 fd69 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin;
 8000dee:	f44f 5304 	mov.w	r3, #8448	; 0x2100
 8000df2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df4:	2301      	movs	r3, #1
 8000df6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e04:	4619      	mov	r1, r3
 8000e06:	4814      	ldr	r0, [pc, #80]	; (8000e58 <MX_GPIO_Init+0x2ec>)
 8000e08:	f001 fd5a 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D10_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin;
 8000e0c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e12:	2302      	movs	r3, #2
 8000e14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D10_GPIO_Port, &GPIO_InitStruct);
 8000e22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e26:	4619      	mov	r1, r3
 8000e28:	480e      	ldr	r0, [pc, #56]	; (8000e64 <MX_GPIO_Init+0x2f8>)
 8000e2a:	f001 fd49 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8000e2e:	2330      	movs	r3, #48	; 0x30
 8000e30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e32:	2302      	movs	r3, #2
 8000e34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e3e:	2306      	movs	r3, #6
 8000e40:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e46:	e00f      	b.n	8000e68 <MX_GPIO_Init+0x2fc>
 8000e48:	40023800 	.word	0x40023800
 8000e4c:	40021000 	.word	0x40021000
 8000e50:	40020800 	.word	0x40020800
 8000e54:	40020400 	.word	0x40020400
 8000e58:	40021800 	.word	0x40021800
 8000e5c:	40021400 	.word	0x40021400
 8000e60:	10110000 	.word	0x10110000
 8000e64:	40020000 	.word	0x40020000
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4812      	ldr	r0, [pc, #72]	; (8000eb4 <MX_GPIO_Init+0x348>)
 8000e6c:	f001 fd28 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000e70:	2340      	movs	r3, #64	; 0x40
 8000e72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e74:	4b10      	ldr	r3, [pc, #64]	; (8000eb8 <MX_GPIO_Init+0x34c>)
 8000e76:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000e7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e80:	4619      	mov	r1, r3
 8000e82:	480c      	ldr	r0, [pc, #48]	; (8000eb4 <MX_GPIO_Init+0x348>)
 8000e84:	f001 fd1c 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 8000e88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e96:	2300      	movs	r3, #0
 8000e98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8000e9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4803      	ldr	r0, [pc, #12]	; (8000eb4 <MX_GPIO_Init+0x348>)
 8000ea6:	f001 fd0b 	bl	80028c0 <HAL_GPIO_Init>

}
 8000eaa:	bf00      	nop
 8000eac:	3738      	adds	r7, #56	; 0x38
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40020400 	.word	0x40020400
 8000eb8:	10110000 	.word	0x10110000

08000ebc <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b088      	sub	sp, #32
 8000ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000ec2:	1d3b      	adds	r3, r7, #4
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
 8000ece:	611a      	str	r2, [r3, #16]
 8000ed0:	615a      	str	r2, [r3, #20]
 8000ed2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000ed4:	4b4f      	ldr	r3, [pc, #316]	; (8001014 <MX_FSMC_Init+0x158>)
 8000ed6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000eda:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000edc:	4b4d      	ldr	r3, [pc, #308]	; (8001014 <MX_FSMC_Init+0x158>)
 8000ede:	4a4e      	ldr	r2, [pc, #312]	; (8001018 <MX_FSMC_Init+0x15c>)
 8000ee0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000ee2:	4b4c      	ldr	r3, [pc, #304]	; (8001014 <MX_FSMC_Init+0x158>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000ee8:	4b4a      	ldr	r3, [pc, #296]	; (8001014 <MX_FSMC_Init+0x158>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000eee:	4b49      	ldr	r3, [pc, #292]	; (8001014 <MX_FSMC_Init+0x158>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000ef4:	4b47      	ldr	r3, [pc, #284]	; (8001014 <MX_FSMC_Init+0x158>)
 8000ef6:	2210      	movs	r2, #16
 8000ef8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000efa:	4b46      	ldr	r3, [pc, #280]	; (8001014 <MX_FSMC_Init+0x158>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000f00:	4b44      	ldr	r3, [pc, #272]	; (8001014 <MX_FSMC_Init+0x158>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000f06:	4b43      	ldr	r3, [pc, #268]	; (8001014 <MX_FSMC_Init+0x158>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_DISABLE;
 8000f0c:	4b41      	ldr	r3, [pc, #260]	; (8001014 <MX_FSMC_Init+0x158>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000f12:	4b40      	ldr	r3, [pc, #256]	; (8001014 <MX_FSMC_Init+0x158>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000f18:	4b3e      	ldr	r3, [pc, #248]	; (8001014 <MX_FSMC_Init+0x158>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000f1e:	4b3d      	ldr	r3, [pc, #244]	; (8001014 <MX_FSMC_Init+0x158>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000f24:	4b3b      	ldr	r3, [pc, #236]	; (8001014 <MX_FSMC_Init+0x158>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000f2a:	4b3a      	ldr	r3, [pc, #232]	; (8001014 <MX_FSMC_Init+0x158>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 8000f30:	4b38      	ldr	r3, [pc, #224]	; (8001014 <MX_FSMC_Init+0x158>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000f36:	4b37      	ldr	r3, [pc, #220]	; (8001014 <MX_FSMC_Init+0x158>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000f3c:	230f      	movs	r3, #15
 8000f3e:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000f40:	230f      	movs	r3, #15
 8000f42:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8000f44:	23ff      	movs	r3, #255	; 0xff
 8000f46:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000f48:	230f      	movs	r3, #15
 8000f4a:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000f4c:	2310      	movs	r3, #16
 8000f4e:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000f50:	2311      	movs	r3, #17
 8000f52:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000f54:	2300      	movs	r3, #0
 8000f56:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000f58:	1d3b      	adds	r3, r7, #4
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	482d      	ldr	r0, [pc, #180]	; (8001014 <MX_FSMC_Init+0x158>)
 8000f60:	f004 fc78 	bl	8005854 <HAL_SRAM_Init>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_FSMC_Init+0xb2>
  {
    Error_Handler( );
 8000f6a:	f000 f859 	bl	8001020 <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FSMC_NORSRAM_DEVICE;
 8000f6e:	4b2b      	ldr	r3, [pc, #172]	; (800101c <MX_FSMC_Init+0x160>)
 8000f70:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000f74:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000f76:	4b29      	ldr	r3, [pc, #164]	; (800101c <MX_FSMC_Init+0x160>)
 8000f78:	4a27      	ldr	r2, [pc, #156]	; (8001018 <MX_FSMC_Init+0x15c>)
 8000f7a:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FSMC_NORSRAM_BANK3;
 8000f7c:	4b27      	ldr	r3, [pc, #156]	; (800101c <MX_FSMC_Init+0x160>)
 8000f7e:	2204      	movs	r2, #4
 8000f80:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000f82:	4b26      	ldr	r3, [pc, #152]	; (800101c <MX_FSMC_Init+0x160>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000f88:	4b24      	ldr	r3, [pc, #144]	; (800101c <MX_FSMC_Init+0x160>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000f8e:	4b23      	ldr	r3, [pc, #140]	; (800101c <MX_FSMC_Init+0x160>)
 8000f90:	2210      	movs	r2, #16
 8000f92:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000f94:	4b21      	ldr	r3, [pc, #132]	; (800101c <MX_FSMC_Init+0x160>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000f9a:	4b20      	ldr	r3, [pc, #128]	; (800101c <MX_FSMC_Init+0x160>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000fa0:	4b1e      	ldr	r3, [pc, #120]	; (800101c <MX_FSMC_Init+0x160>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	625a      	str	r2, [r3, #36]	; 0x24
  hsram2.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000fa6:	4b1d      	ldr	r3, [pc, #116]	; (800101c <MX_FSMC_Init+0x160>)
 8000fa8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000fac:	629a      	str	r2, [r3, #40]	; 0x28
  hsram2.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000fae:	4b1b      	ldr	r3, [pc, #108]	; (800101c <MX_FSMC_Init+0x160>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram2.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000fb4:	4b19      	ldr	r3, [pc, #100]	; (800101c <MX_FSMC_Init+0x160>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	631a      	str	r2, [r3, #48]	; 0x30
  hsram2.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000fba:	4b18      	ldr	r3, [pc, #96]	; (800101c <MX_FSMC_Init+0x160>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	635a      	str	r2, [r3, #52]	; 0x34
  hsram2.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000fc0:	4b16      	ldr	r3, [pc, #88]	; (800101c <MX_FSMC_Init+0x160>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	639a      	str	r2, [r3, #56]	; 0x38
  hsram2.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000fc6:	4b15      	ldr	r3, [pc, #84]	; (800101c <MX_FSMC_Init+0x160>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram2.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 8000fcc:	4b13      	ldr	r3, [pc, #76]	; (800101c <MX_FSMC_Init+0x160>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	641a      	str	r2, [r3, #64]	; 0x40
  hsram2.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000fd2:	4b12      	ldr	r3, [pc, #72]	; (800101c <MX_FSMC_Init+0x160>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000fd8:	230f      	movs	r3, #15
 8000fda:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000fdc:	230f      	movs	r3, #15
 8000fde:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8000fe0:	23ff      	movs	r3, #255	; 0xff
 8000fe2:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000fe4:	230f      	movs	r3, #15
 8000fe6:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000fe8:	2310      	movs	r3, #16
 8000fea:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000fec:	2311      	movs	r3, #17
 8000fee:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 8000ff4:	1d3b      	adds	r3, r7, #4
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4808      	ldr	r0, [pc, #32]	; (800101c <MX_FSMC_Init+0x160>)
 8000ffc:	f004 fc2a 	bl	8005854 <HAL_SRAM_Init>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_FSMC_Init+0x14e>
  {
    Error_Handler( );
 8001006:	f000 f80b 	bl	8001020 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800100a:	bf00      	nop
 800100c:	3720      	adds	r7, #32
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	200001b8 	.word	0x200001b8
 8001018:	a0000104 	.word	0xa0000104
 800101c:	200002e8 	.word	0x200002e8

08001020 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
	...

08001030 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	607b      	str	r3, [r7, #4]
 800103a:	4b10      	ldr	r3, [pc, #64]	; (800107c <HAL_MspInit+0x4c>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103e:	4a0f      	ldr	r2, [pc, #60]	; (800107c <HAL_MspInit+0x4c>)
 8001040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001044:	6453      	str	r3, [r2, #68]	; 0x44
 8001046:	4b0d      	ldr	r3, [pc, #52]	; (800107c <HAL_MspInit+0x4c>)
 8001048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800104a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800104e:	607b      	str	r3, [r7, #4]
 8001050:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	603b      	str	r3, [r7, #0]
 8001056:	4b09      	ldr	r3, [pc, #36]	; (800107c <HAL_MspInit+0x4c>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105a:	4a08      	ldr	r2, [pc, #32]	; (800107c <HAL_MspInit+0x4c>)
 800105c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001060:	6413      	str	r3, [r2, #64]	; 0x40
 8001062:	4b06      	ldr	r3, [pc, #24]	; (800107c <HAL_MspInit+0x4c>)
 8001064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800106a:	603b      	str	r3, [r7, #0]
 800106c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800106e:	bf00      	nop
 8001070:	370c      	adds	r7, #12
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	40023800 	.word	0x40023800

08001080 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b08c      	sub	sp, #48	; 0x30
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001088:	f107 031c 	add.w	r3, r7, #28
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a31      	ldr	r2, [pc, #196]	; (8001164 <HAL_ADC_MspInit+0xe4>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d15b      	bne.n	800115a <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
 80010a6:	4b30      	ldr	r3, [pc, #192]	; (8001168 <HAL_ADC_MspInit+0xe8>)
 80010a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010aa:	4a2f      	ldr	r2, [pc, #188]	; (8001168 <HAL_ADC_MspInit+0xe8>)
 80010ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b0:	6453      	str	r3, [r2, #68]	; 0x44
 80010b2:	4b2d      	ldr	r3, [pc, #180]	; (8001168 <HAL_ADC_MspInit+0xe8>)
 80010b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010ba:	61bb      	str	r3, [r7, #24]
 80010bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	4b29      	ldr	r3, [pc, #164]	; (8001168 <HAL_ADC_MspInit+0xe8>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	4a28      	ldr	r2, [pc, #160]	; (8001168 <HAL_ADC_MspInit+0xe8>)
 80010c8:	f043 0304 	orr.w	r3, r3, #4
 80010cc:	6313      	str	r3, [r2, #48]	; 0x30
 80010ce:	4b26      	ldr	r3, [pc, #152]	; (8001168 <HAL_ADC_MspInit+0xe8>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	f003 0304 	and.w	r3, r3, #4
 80010d6:	617b      	str	r3, [r7, #20]
 80010d8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
 80010de:	4b22      	ldr	r3, [pc, #136]	; (8001168 <HAL_ADC_MspInit+0xe8>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	4a21      	ldr	r2, [pc, #132]	; (8001168 <HAL_ADC_MspInit+0xe8>)
 80010e4:	f043 0301 	orr.w	r3, r3, #1
 80010e8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ea:	4b1f      	ldr	r3, [pc, #124]	; (8001168 <HAL_ADC_MspInit+0xe8>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b1b      	ldr	r3, [pc, #108]	; (8001168 <HAL_ADC_MspInit+0xe8>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	4a1a      	ldr	r2, [pc, #104]	; (8001168 <HAL_ADC_MspInit+0xe8>)
 8001100:	f043 0302 	orr.w	r3, r3, #2
 8001104:	6313      	str	r3, [r2, #48]	; 0x30
 8001106:	4b18      	ldr	r3, [pc, #96]	; (8001168 <HAL_ADC_MspInit+0xe8>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA5     ------> ADC1_IN5
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A5_Pin;
 8001112:	2311      	movs	r3, #17
 8001114:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001116:	2303      	movs	r3, #3
 8001118:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800111e:	f107 031c 	add.w	r3, r7, #28
 8001122:	4619      	mov	r1, r3
 8001124:	4811      	ldr	r0, [pc, #68]	; (800116c <HAL_ADC_MspInit+0xec>)
 8001126:	f001 fbcb 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A2_Pin|ARD_A3_Pin;
 800112a:	2326      	movs	r3, #38	; 0x26
 800112c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800112e:	2303      	movs	r3, #3
 8001130:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001136:	f107 031c 	add.w	r3, r7, #28
 800113a:	4619      	mov	r1, r3
 800113c:	480c      	ldr	r0, [pc, #48]	; (8001170 <HAL_ADC_MspInit+0xf0>)
 800113e:	f001 fbbf 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A4_Pin;
 8001142:	2302      	movs	r3, #2
 8001144:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001146:	2303      	movs	r3, #3
 8001148:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_A4_GPIO_Port, &GPIO_InitStruct);
 800114e:	f107 031c 	add.w	r3, r7, #28
 8001152:	4619      	mov	r1, r3
 8001154:	4807      	ldr	r0, [pc, #28]	; (8001174 <HAL_ADC_MspInit+0xf4>)
 8001156:	f001 fbb3 	bl	80028c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800115a:	bf00      	nop
 800115c:	3730      	adds	r7, #48	; 0x30
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40012000 	.word	0x40012000
 8001168:	40023800 	.word	0x40023800
 800116c:	40020800 	.word	0x40020800
 8001170:	40020000 	.word	0x40020000
 8001174:	40020400 	.word	0x40020400

08001178 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b08a      	sub	sp, #40	; 0x28
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a17      	ldr	r2, [pc, #92]	; (80011f4 <HAL_DAC_MspInit+0x7c>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d127      	bne.n	80011ea <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	613b      	str	r3, [r7, #16]
 800119e:	4b16      	ldr	r3, [pc, #88]	; (80011f8 <HAL_DAC_MspInit+0x80>)
 80011a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a2:	4a15      	ldr	r2, [pc, #84]	; (80011f8 <HAL_DAC_MspInit+0x80>)
 80011a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80011a8:	6413      	str	r3, [r2, #64]	; 0x40
 80011aa:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <HAL_DAC_MspInit+0x80>)
 80011ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011b2:	613b      	str	r3, [r7, #16]
 80011b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	60fb      	str	r3, [r7, #12]
 80011ba:	4b0f      	ldr	r3, [pc, #60]	; (80011f8 <HAL_DAC_MspInit+0x80>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	4a0e      	ldr	r2, [pc, #56]	; (80011f8 <HAL_DAC_MspInit+0x80>)
 80011c0:	f043 0301 	orr.w	r3, r3, #1
 80011c4:	6313      	str	r3, [r2, #48]	; 0x30
 80011c6:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <HAL_DAC_MspInit+0x80>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	60fb      	str	r3, [r7, #12]
 80011d0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = ARD_D8_Pin;
 80011d2:	2310      	movs	r3, #16
 80011d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011d6:	2303      	movs	r3, #3
 80011d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARD_D8_GPIO_Port, &GPIO_InitStruct);
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	4619      	mov	r1, r3
 80011e4:	4805      	ldr	r0, [pc, #20]	; (80011fc <HAL_DAC_MspInit+0x84>)
 80011e6:	f001 fb6b 	bl	80028c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80011ea:	bf00      	nop
 80011ec:	3728      	adds	r7, #40	; 0x28
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40007400 	.word	0x40007400
 80011f8:	40023800 	.word	0x40023800
 80011fc:	40020000 	.word	0x40020000

08001200 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b08e      	sub	sp, #56	; 0x38
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001208:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]
  if((IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))&&(DFSDM1_Init == 0))
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a77      	ldr	r2, [pc, #476]	; (80013fc <HAL_DFSDM_ChannelMspInit+0x1fc>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d00e      	beq.n	8001240 <HAL_DFSDM_ChannelMspInit+0x40>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a76      	ldr	r2, [pc, #472]	; (8001400 <HAL_DFSDM_ChannelMspInit+0x200>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d009      	beq.n	8001240 <HAL_DFSDM_ChannelMspInit+0x40>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a74      	ldr	r2, [pc, #464]	; (8001404 <HAL_DFSDM_ChannelMspInit+0x204>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d004      	beq.n	8001240 <HAL_DFSDM_ChannelMspInit+0x40>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a73      	ldr	r2, [pc, #460]	; (8001408 <HAL_DFSDM_ChannelMspInit+0x208>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d154      	bne.n	80012ea <HAL_DFSDM_ChannelMspInit+0xea>
 8001240:	4b72      	ldr	r3, [pc, #456]	; (800140c <HAL_DFSDM_ChannelMspInit+0x20c>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d150      	bne.n	80012ea <HAL_DFSDM_ChannelMspInit+0xea>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001248:	2300      	movs	r3, #0
 800124a:	623b      	str	r3, [r7, #32]
 800124c:	4b70      	ldr	r3, [pc, #448]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 800124e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001250:	4a6f      	ldr	r2, [pc, #444]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001252:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001256:	6453      	str	r3, [r2, #68]	; 0x44
 8001258:	4b6d      	ldr	r3, [pc, #436]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 800125a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001260:	623b      	str	r3, [r7, #32]
 8001262:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001264:	2300      	movs	r3, #0
 8001266:	61fb      	str	r3, [r7, #28]
 8001268:	4b69      	ldr	r3, [pc, #420]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 800126a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126c:	4a68      	ldr	r2, [pc, #416]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	6313      	str	r3, [r2, #48]	; 0x30
 8001274:	4b66      	ldr	r3, [pc, #408]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001278:	f003 0301 	and.w	r3, r3, #1
 800127c:	61fb      	str	r3, [r7, #28]
 800127e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001280:	2300      	movs	r3, #0
 8001282:	61bb      	str	r3, [r7, #24]
 8001284:	4b62      	ldr	r3, [pc, #392]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001288:	4a61      	ldr	r2, [pc, #388]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 800128a:	f043 0308 	orr.w	r3, r3, #8
 800128e:	6313      	str	r3, [r2, #48]	; 0x30
 8001290:	4b5f      	ldr	r3, [pc, #380]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001294:	f003 0308 	and.w	r3, r3, #8
 8001298:	61bb      	str	r3, [r7, #24]
 800129a:	69bb      	ldr	r3, [r7, #24]
    /**DFSDM1 GPIO Configuration
    PA8     ------> DFSDM1_CKOUT
    PD6     ------> DFSDM1_DATIN1
    */
    GPIO_InitStruct.Pin = DFSDM1_CKOUT_Pin;
 800129c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a2:	2302      	movs	r3, #2
 80012a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012aa:	2300      	movs	r3, #0
 80012ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80012ae:	2306      	movs	r3, #6
 80012b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM1_CKOUT_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012b6:	4619      	mov	r1, r3
 80012b8:	4856      	ldr	r0, [pc, #344]	; (8001414 <HAL_DFSDM_ChannelMspInit+0x214>)
 80012ba:	f001 fb01 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFSDM1_DATIN1_Pin;
 80012be:	2340      	movs	r3, #64	; 0x40
 80012c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c2:	2302      	movs	r3, #2
 80012c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ca:	2300      	movs	r3, #0
 80012cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80012ce:	2306      	movs	r3, #6
 80012d0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM1_DATIN1_GPIO_Port, &GPIO_InitStruct);
 80012d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012d6:	4619      	mov	r1, r3
 80012d8:	484f      	ldr	r0, [pc, #316]	; (8001418 <HAL_DFSDM_ChannelMspInit+0x218>)
 80012da:	f001 faf1 	bl	80028c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80012de:	4b4b      	ldr	r3, [pc, #300]	; (800140c <HAL_DFSDM_ChannelMspInit+0x20c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	3301      	adds	r3, #1
 80012e4:	4a49      	ldr	r2, [pc, #292]	; (800140c <HAL_DFSDM_ChannelMspInit+0x20c>)
 80012e6:	6013      	str	r3, [r2, #0]

  /* USER CODE END DFSDM2_MspInit 1 */
  DFSDM2_Init++;
  }

}
 80012e8:	e084      	b.n	80013f4 <HAL_DFSDM_ChannelMspInit+0x1f4>
  else if(!(IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))&&(DFSDM2_Init == 0))
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a43      	ldr	r2, [pc, #268]	; (80013fc <HAL_DFSDM_ChannelMspInit+0x1fc>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d07f      	beq.n	80013f4 <HAL_DFSDM_ChannelMspInit+0x1f4>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a41      	ldr	r2, [pc, #260]	; (8001400 <HAL_DFSDM_ChannelMspInit+0x200>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d07a      	beq.n	80013f4 <HAL_DFSDM_ChannelMspInit+0x1f4>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a40      	ldr	r2, [pc, #256]	; (8001404 <HAL_DFSDM_ChannelMspInit+0x204>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d075      	beq.n	80013f4 <HAL_DFSDM_ChannelMspInit+0x1f4>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a3e      	ldr	r2, [pc, #248]	; (8001408 <HAL_DFSDM_ChannelMspInit+0x208>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d070      	beq.n	80013f4 <HAL_DFSDM_ChannelMspInit+0x1f4>
 8001312:	4b42      	ldr	r3, [pc, #264]	; (800141c <HAL_DFSDM_ChannelMspInit+0x21c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d16c      	bne.n	80013f4 <HAL_DFSDM_ChannelMspInit+0x1f4>
    __HAL_RCC_DFSDM2_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
 800131e:	4b3c      	ldr	r3, [pc, #240]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001322:	4a3b      	ldr	r2, [pc, #236]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001324:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001328:	6453      	str	r3, [r2, #68]	; 0x44
 800132a:	4b39      	ldr	r3, [pc, #228]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 800132c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800132e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001332:	617b      	str	r3, [r7, #20]
 8001334:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]
 800133a:	4b35      	ldr	r3, [pc, #212]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	4a34      	ldr	r2, [pc, #208]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	6313      	str	r3, [r2, #48]	; 0x30
 8001346:	4b32      	ldr	r3, [pc, #200]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	613b      	str	r3, [r7, #16]
 8001350:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	4b2e      	ldr	r3, [pc, #184]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	4a2d      	ldr	r2, [pc, #180]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 800135c:	f043 0308 	orr.w	r3, r3, #8
 8001360:	6313      	str	r3, [r2, #48]	; 0x30
 8001362:	4b2b      	ldr	r3, [pc, #172]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	f003 0308 	and.w	r3, r3, #8
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	60bb      	str	r3, [r7, #8]
 8001372:	4b27      	ldr	r3, [pc, #156]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	4a26      	ldr	r2, [pc, #152]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001378:	f043 0302 	orr.w	r3, r3, #2
 800137c:	6313      	str	r3, [r2, #48]	; 0x30
 800137e:	4b24      	ldr	r3, [pc, #144]	; (8001410 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	60bb      	str	r3, [r7, #8]
 8001388:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DFSDM2_DATIN1_Pin;
 800138a:	2380      	movs	r3, #128	; 0x80
 800138c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138e:	2302      	movs	r3, #2
 8001390:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001396:	2300      	movs	r3, #0
 8001398:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_DFSDM2;
 800139a:	2307      	movs	r3, #7
 800139c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_DATIN1_GPIO_Port, &GPIO_InitStruct);
 800139e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013a2:	4619      	mov	r1, r3
 80013a4:	481b      	ldr	r0, [pc, #108]	; (8001414 <HAL_DFSDM_ChannelMspInit+0x214>)
 80013a6:	f001 fa8b 	bl	80028c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DFSDM2_CKOUT_Pin;
 80013aa:	2304      	movs	r3, #4
 80013ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ae:	2302      	movs	r3, #2
 80013b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b6:	2300      	movs	r3, #0
 80013b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM2;
 80013ba:	2303      	movs	r3, #3
 80013bc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_CKOUT_GPIO_Port, &GPIO_InitStruct);
 80013be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c2:	4619      	mov	r1, r3
 80013c4:	4814      	ldr	r0, [pc, #80]	; (8001418 <HAL_DFSDM_ChannelMspInit+0x218>)
 80013c6:	f001 fa7b 	bl	80028c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DFSDM2_DATIN7_Pin;
 80013ca:	2380      	movs	r3, #128	; 0x80
 80013cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ce:	2302      	movs	r3, #2
 80013d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d6:	2300      	movs	r3, #0
 80013d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM2;
 80013da:	2306      	movs	r3, #6
 80013dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_DATIN7_GPIO_Port, &GPIO_InitStruct);
 80013de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013e2:	4619      	mov	r1, r3
 80013e4:	480e      	ldr	r0, [pc, #56]	; (8001420 <HAL_DFSDM_ChannelMspInit+0x220>)
 80013e6:	f001 fa6b 	bl	80028c0 <HAL_GPIO_Init>
  DFSDM2_Init++;
 80013ea:	4b0c      	ldr	r3, [pc, #48]	; (800141c <HAL_DFSDM_ChannelMspInit+0x21c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	3301      	adds	r3, #1
 80013f0:	4a0a      	ldr	r2, [pc, #40]	; (800141c <HAL_DFSDM_ChannelMspInit+0x21c>)
 80013f2:	6013      	str	r3, [r2, #0]
}
 80013f4:	bf00      	nop
 80013f6:	3738      	adds	r7, #56	; 0x38
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40016000 	.word	0x40016000
 8001400:	40016020 	.word	0x40016020
 8001404:	40016040 	.word	0x40016040
 8001408:	40016060 	.word	0x40016060
 800140c:	200000b0 	.word	0x200000b0
 8001410:	40023800 	.word	0x40023800
 8001414:	40020000 	.word	0x40020000
 8001418:	40020c00 	.word	0x40020c00
 800141c:	200000b4 	.word	0x200000b4
 8001420:	40020400 	.word	0x40020400

08001424 <HAL_FMPI2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmpi2c: FMPI2C handle pointer
* @retval None
*/
void HAL_FMPI2C_MspInit(FMPI2C_HandleTypeDef* hfmpi2c)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	; 0x28
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142c:	f107 0314 	add.w	r3, r7, #20
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
 800143a:	611a      	str	r2, [r3, #16]
  if(hfmpi2c->Instance==FMPI2C1)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a19      	ldr	r2, [pc, #100]	; (80014a8 <HAL_FMPI2C_MspInit+0x84>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d12b      	bne.n	800149e <HAL_FMPI2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN FMPI2C1_MspInit 0 */

  /* USER CODE END FMPI2C1_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	613b      	str	r3, [r7, #16]
 800144a:	4b18      	ldr	r3, [pc, #96]	; (80014ac <HAL_FMPI2C_MspInit+0x88>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	4a17      	ldr	r2, [pc, #92]	; (80014ac <HAL_FMPI2C_MspInit+0x88>)
 8001450:	f043 0304 	orr.w	r3, r3, #4
 8001454:	6313      	str	r3, [r2, #48]	; 0x30
 8001456:	4b15      	ldr	r3, [pc, #84]	; (80014ac <HAL_FMPI2C_MspInit+0x88>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	f003 0304 	and.w	r3, r3, #4
 800145e:	613b      	str	r3, [r7, #16]
 8001460:	693b      	ldr	r3, [r7, #16]
    /**FMPI2C1 GPIO Configuration
    PC6     ------> FMPI2C1_SCL
    PC7     ------> FMPI2C1_SDA
    */
    GPIO_InitStruct.Pin = I2CFMP1_SCL_Pin|I2CFMP_SDA_Pin;
 8001462:	23c0      	movs	r3, #192	; 0xc0
 8001464:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001466:	2312      	movs	r3, #18
 8001468:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800146a:	2301      	movs	r3, #1
 800146c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146e:	2303      	movs	r3, #3
 8001470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_FMPI2C1;
 8001472:	2304      	movs	r3, #4
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001476:	f107 0314 	add.w	r3, r7, #20
 800147a:	4619      	mov	r1, r3
 800147c:	480c      	ldr	r0, [pc, #48]	; (80014b0 <HAL_FMPI2C_MspInit+0x8c>)
 800147e:	f001 fa1f 	bl	80028c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_FMPI2C1_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	60fb      	str	r3, [r7, #12]
 8001486:	4b09      	ldr	r3, [pc, #36]	; (80014ac <HAL_FMPI2C_MspInit+0x88>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148a:	4a08      	ldr	r2, [pc, #32]	; (80014ac <HAL_FMPI2C_MspInit+0x88>)
 800148c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001490:	6413      	str	r3, [r2, #64]	; 0x40
 8001492:	4b06      	ldr	r3, [pc, #24]	; (80014ac <HAL_FMPI2C_MspInit+0x88>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001496:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800149a:	60fb      	str	r3, [r7, #12]
 800149c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMPI2C1_MspInit 1 */

  /* USER CODE END FMPI2C1_MspInit 1 */
  }

}
 800149e:	bf00      	nop
 80014a0:	3728      	adds	r7, #40	; 0x28
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40006000 	.word	0x40006000
 80014ac:	40023800 	.word	0x40023800
 80014b0:	40020800 	.word	0x40020800

080014b4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08c      	sub	sp, #48	; 0x30
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014bc:	f107 031c 	add.w	r3, r7, #28
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a4f      	ldr	r2, [pc, #316]	; (8001610 <HAL_I2S_MspInit+0x15c>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	f040 8097 	bne.w	8001606 <HAL_I2S_MspInit+0x152>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80014d8:	2300      	movs	r3, #0
 80014da:	61bb      	str	r3, [r7, #24]
 80014dc:	4b4d      	ldr	r3, [pc, #308]	; (8001614 <HAL_I2S_MspInit+0x160>)
 80014de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e0:	4a4c      	ldr	r2, [pc, #304]	; (8001614 <HAL_I2S_MspInit+0x160>)
 80014e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014e6:	6413      	str	r3, [r2, #64]	; 0x40
 80014e8:	4b4a      	ldr	r3, [pc, #296]	; (8001614 <HAL_I2S_MspInit+0x160>)
 80014ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014f0:	61bb      	str	r3, [r7, #24]
 80014f2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f4:	2300      	movs	r3, #0
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	4b46      	ldr	r3, [pc, #280]	; (8001614 <HAL_I2S_MspInit+0x160>)
 80014fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fc:	4a45      	ldr	r2, [pc, #276]	; (8001614 <HAL_I2S_MspInit+0x160>)
 80014fe:	f043 0304 	orr.w	r3, r3, #4
 8001502:	6313      	str	r3, [r2, #48]	; 0x30
 8001504:	4b43      	ldr	r3, [pc, #268]	; (8001614 <HAL_I2S_MspInit+0x160>)
 8001506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001508:	f003 0304 	and.w	r3, r3, #4
 800150c:	617b      	str	r3, [r7, #20]
 800150e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001510:	2300      	movs	r3, #0
 8001512:	613b      	str	r3, [r7, #16]
 8001514:	4b3f      	ldr	r3, [pc, #252]	; (8001614 <HAL_I2S_MspInit+0x160>)
 8001516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001518:	4a3e      	ldr	r2, [pc, #248]	; (8001614 <HAL_I2S_MspInit+0x160>)
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	6313      	str	r3, [r2, #48]	; 0x30
 8001520:	4b3c      	ldr	r3, [pc, #240]	; (8001614 <HAL_I2S_MspInit+0x160>)
 8001522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	613b      	str	r3, [r7, #16]
 800152a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800152c:	2300      	movs	r3, #0
 800152e:	60fb      	str	r3, [r7, #12]
 8001530:	4b38      	ldr	r3, [pc, #224]	; (8001614 <HAL_I2S_MspInit+0x160>)
 8001532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001534:	4a37      	ldr	r2, [pc, #220]	; (8001614 <HAL_I2S_MspInit+0x160>)
 8001536:	f043 0308 	orr.w	r3, r3, #8
 800153a:	6313      	str	r3, [r2, #48]	; 0x30
 800153c:	4b35      	ldr	r3, [pc, #212]	; (8001614 <HAL_I2S_MspInit+0x160>)
 800153e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001540:	f003 0308 	and.w	r3, r3, #8
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001548:	2300      	movs	r3, #0
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	4b31      	ldr	r3, [pc, #196]	; (8001614 <HAL_I2S_MspInit+0x160>)
 800154e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001550:	4a30      	ldr	r2, [pc, #192]	; (8001614 <HAL_I2S_MspInit+0x160>)
 8001552:	f043 0302 	orr.w	r3, r3, #2
 8001556:	6313      	str	r3, [r2, #48]	; 0x30
 8001558:	4b2e      	ldr	r3, [pc, #184]	; (8001614 <HAL_I2S_MspInit+0x160>)
 800155a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	60bb      	str	r3, [r7, #8]
 8001562:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PA3     ------> I2S2_MCK
    PD3     ------> I2S2_CK
    PB9     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = CODEC_ext_SD_Pin;
 8001564:	2304      	movs	r3, #4
 8001566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001568:	2302      	movs	r3, #2
 800156a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001570:	2300      	movs	r3, #0
 8001572:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 8001574:	2306      	movs	r3, #6
 8001576:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_ext_SD_GPIO_Port, &GPIO_InitStruct);
 8001578:	f107 031c 	add.w	r3, r7, #28
 800157c:	4619      	mov	r1, r3
 800157e:	4826      	ldr	r0, [pc, #152]	; (8001618 <HAL_I2S_MspInit+0x164>)
 8001580:	f001 f99e 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_SD_Pin;
 8001584:	2308      	movs	r3, #8
 8001586:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001588:	2302      	movs	r3, #2
 800158a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	2300      	movs	r3, #0
 8001592:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001594:	2305      	movs	r3, #5
 8001596:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_SD_GPIO_Port, &GPIO_InitStruct);
 8001598:	f107 031c 	add.w	r3, r7, #28
 800159c:	4619      	mov	r1, r3
 800159e:	481e      	ldr	r0, [pc, #120]	; (8001618 <HAL_I2S_MspInit+0x164>)
 80015a0:	f001 f98e 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_MCK_Pin;
 80015a4:	2308      	movs	r3, #8
 80015a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a8:	2302      	movs	r3, #2
 80015aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b0:	2300      	movs	r3, #0
 80015b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015b4:	2305      	movs	r3, #5
 80015b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_MCK_GPIO_Port, &GPIO_InitStruct);
 80015b8:	f107 031c 	add.w	r3, r7, #28
 80015bc:	4619      	mov	r1, r3
 80015be:	4817      	ldr	r0, [pc, #92]	; (800161c <HAL_I2S_MspInit+0x168>)
 80015c0:	f001 f97e 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_CK_Pin;
 80015c4:	2308      	movs	r3, #8
 80015c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c8:	2302      	movs	r3, #2
 80015ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d0:	2300      	movs	r3, #0
 80015d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015d4:	2305      	movs	r3, #5
 80015d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_CK_GPIO_Port, &GPIO_InitStruct);
 80015d8:	f107 031c 	add.w	r3, r7, #28
 80015dc:	4619      	mov	r1, r3
 80015de:	4810      	ldr	r0, [pc, #64]	; (8001620 <HAL_I2S_MspInit+0x16c>)
 80015e0:	f001 f96e 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_WS_Pin;
 80015e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ea:	2302      	movs	r3, #2
 80015ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f2:	2300      	movs	r3, #0
 80015f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015f6:	2305      	movs	r3, #5
 80015f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_WS_GPIO_Port, &GPIO_InitStruct);
 80015fa:	f107 031c 	add.w	r3, r7, #28
 80015fe:	4619      	mov	r1, r3
 8001600:	4808      	ldr	r0, [pc, #32]	; (8001624 <HAL_I2S_MspInit+0x170>)
 8001602:	f001 f95d 	bl	80028c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001606:	bf00      	nop
 8001608:	3730      	adds	r7, #48	; 0x30
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40003800 	.word	0x40003800
 8001614:	40023800 	.word	0x40023800
 8001618:	40020800 	.word	0x40020800
 800161c:	40020000 	.word	0x40020000
 8001620:	40020c00 	.word	0x40020c00
 8001624:	40020400 	.word	0x40020400

08001628 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08e      	sub	sp, #56	; 0x38
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001630:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
 800163e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a56      	ldr	r2, [pc, #344]	; (80017a0 <HAL_QSPI_MspInit+0x178>)
 8001646:	4293      	cmp	r3, r2
 8001648:	f040 80a6 	bne.w	8001798 <HAL_QSPI_MspInit+0x170>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800164c:	2300      	movs	r3, #0
 800164e:	623b      	str	r3, [r7, #32]
 8001650:	4b54      	ldr	r3, [pc, #336]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 8001652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001654:	4a53      	ldr	r2, [pc, #332]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 8001656:	f043 0302 	orr.w	r3, r3, #2
 800165a:	6393      	str	r3, [r2, #56]	; 0x38
 800165c:	4b51      	ldr	r3, [pc, #324]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 800165e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	623b      	str	r3, [r7, #32]
 8001666:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001668:	2300      	movs	r3, #0
 800166a:	61fb      	str	r3, [r7, #28]
 800166c:	4b4d      	ldr	r3, [pc, #308]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 800166e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001670:	4a4c      	ldr	r2, [pc, #304]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 8001672:	f043 0310 	orr.w	r3, r3, #16
 8001676:	6313      	str	r3, [r2, #48]	; 0x30
 8001678:	4b4a      	ldr	r3, [pc, #296]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 800167a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167c:	f003 0310 	and.w	r3, r3, #16
 8001680:	61fb      	str	r3, [r7, #28]
 8001682:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001684:	2300      	movs	r3, #0
 8001686:	61bb      	str	r3, [r7, #24]
 8001688:	4b46      	ldr	r3, [pc, #280]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 800168a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168c:	4a45      	ldr	r2, [pc, #276]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 800168e:	f043 0320 	orr.w	r3, r3, #32
 8001692:	6313      	str	r3, [r2, #48]	; 0x30
 8001694:	4b43      	ldr	r3, [pc, #268]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 8001696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001698:	f003 0320 	and.w	r3, r3, #32
 800169c:	61bb      	str	r3, [r7, #24]
 800169e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	4b3f      	ldr	r3, [pc, #252]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 80016a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a8:	4a3e      	ldr	r2, [pc, #248]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 80016aa:	f043 0302 	orr.w	r3, r3, #2
 80016ae:	6313      	str	r3, [r2, #48]	; 0x30
 80016b0:	4b3c      	ldr	r3, [pc, #240]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 80016b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b4:	f003 0302 	and.w	r3, r3, #2
 80016b8:	617b      	str	r3, [r7, #20]
 80016ba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016bc:	2300      	movs	r3, #0
 80016be:	613b      	str	r3, [r7, #16]
 80016c0:	4b38      	ldr	r3, [pc, #224]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 80016c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c4:	4a37      	ldr	r2, [pc, #220]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 80016c6:	f043 0308 	orr.w	r3, r3, #8
 80016ca:	6313      	str	r3, [r2, #48]	; 0x30
 80016cc:	4b35      	ldr	r3, [pc, #212]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 80016ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d0:	f003 0308 	and.w	r3, r3, #8
 80016d4:	613b      	str	r3, [r7, #16]
 80016d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80016d8:	2300      	movs	r3, #0
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	4b31      	ldr	r3, [pc, #196]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 80016de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e0:	4a30      	ldr	r2, [pc, #192]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 80016e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016e6:	6313      	str	r3, [r2, #48]	; 0x30
 80016e8:	4b2e      	ldr	r3, [pc, #184]	; (80017a4 <HAL_QSPI_MspInit+0x17c>)
 80016ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016f0:	60fb      	str	r3, [r7, #12]
 80016f2:	68fb      	ldr	r3, [r7, #12]
    PF9     ------> QUADSPI_BK1_IO1
    PB2     ------> QUADSPI_CLK
    PD13     ------> QUADSPI_BK1_IO3
    PG6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin;
 80016f4:	2304      	movs	r3, #4
 80016f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f8:	2302      	movs	r3, #2
 80016fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001700:	2303      	movs	r3, #3
 8001702:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001704:	2309      	movs	r3, #9
 8001706:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_IO2_GPIO_Port, &GPIO_InitStruct);
 8001708:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800170c:	4619      	mov	r1, r3
 800170e:	4826      	ldr	r0, [pc, #152]	; (80017a8 <HAL_QSPI_MspInit+0x180>)
 8001710:	f001 f8d6 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO0_Pin|QSPI_BK1_IO1_Pin;
 8001714:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001718:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171a:	2302      	movs	r3, #2
 800171c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001722:	2303      	movs	r3, #3
 8001724:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001726:	230a      	movs	r3, #10
 8001728:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800172a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800172e:	4619      	mov	r1, r3
 8001730:	481e      	ldr	r0, [pc, #120]	; (80017ac <HAL_QSPI_MspInit+0x184>)
 8001732:	f001 f8c5 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_CLK_Pin;
 8001736:	2304      	movs	r3, #4
 8001738:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173a:	2302      	movs	r3, #2
 800173c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173e:	2300      	movs	r3, #0
 8001740:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001742:	2303      	movs	r3, #3
 8001744:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001746:	2309      	movs	r3, #9
 8001748:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 800174a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800174e:	4619      	mov	r1, r3
 8001750:	4817      	ldr	r0, [pc, #92]	; (80017b0 <HAL_QSPI_MspInit+0x188>)
 8001752:	f001 f8b5 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO3_Pin;
 8001756:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800175a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175c:	2302      	movs	r3, #2
 800175e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001764:	2303      	movs	r3, #3
 8001766:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001768:	2309      	movs	r3, #9
 800176a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_IO3_GPIO_Port, &GPIO_InitStruct);
 800176c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001770:	4619      	mov	r1, r3
 8001772:	4810      	ldr	r0, [pc, #64]	; (80017b4 <HAL_QSPI_MspInit+0x18c>)
 8001774:	f001 f8a4 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin;
 8001778:	2340      	movs	r3, #64	; 0x40
 800177a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177c:	2302      	movs	r3, #2
 800177e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001784:	2303      	movs	r3, #3
 8001786:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001788:	230a      	movs	r3, #10
 800178a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_NCS_GPIO_Port, &GPIO_InitStruct);
 800178c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001790:	4619      	mov	r1, r3
 8001792:	4809      	ldr	r0, [pc, #36]	; (80017b8 <HAL_QSPI_MspInit+0x190>)
 8001794:	f001 f894 	bl	80028c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001798:	bf00      	nop
 800179a:	3738      	adds	r7, #56	; 0x38
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	a0001000 	.word	0xa0001000
 80017a4:	40023800 	.word	0x40023800
 80017a8:	40021000 	.word	0x40021000
 80017ac:	40021400 	.word	0x40021400
 80017b0:	40020400 	.word	0x40020400
 80017b4:	40020c00 	.word	0x40020c00
 80017b8:	40021800 	.word	0x40021800

080017bc <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08a      	sub	sp, #40	; 0x28
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]
 80017d2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a28      	ldr	r2, [pc, #160]	; (800187c <HAL_SD_MspInit+0xc0>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d14a      	bne.n	8001874 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	613b      	str	r3, [r7, #16]
 80017e2:	4b27      	ldr	r3, [pc, #156]	; (8001880 <HAL_SD_MspInit+0xc4>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e6:	4a26      	ldr	r2, [pc, #152]	; (8001880 <HAL_SD_MspInit+0xc4>)
 80017e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017ec:	6453      	str	r3, [r2, #68]	; 0x44
 80017ee:	4b24      	ldr	r3, [pc, #144]	; (8001880 <HAL_SD_MspInit+0xc4>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017f6:	613b      	str	r3, [r7, #16]
 80017f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	4b20      	ldr	r3, [pc, #128]	; (8001880 <HAL_SD_MspInit+0xc4>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	4a1f      	ldr	r2, [pc, #124]	; (8001880 <HAL_SD_MspInit+0xc4>)
 8001804:	f043 0301 	orr.w	r3, r3, #1
 8001808:	6313      	str	r3, [r2, #48]	; 0x30
 800180a:	4b1d      	ldr	r3, [pc, #116]	; (8001880 <HAL_SD_MspInit+0xc4>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60bb      	str	r3, [r7, #8]
 800181a:	4b19      	ldr	r3, [pc, #100]	; (8001880 <HAL_SD_MspInit+0xc4>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	4a18      	ldr	r2, [pc, #96]	; (8001880 <HAL_SD_MspInit+0xc4>)
 8001820:	f043 0304 	orr.w	r3, r3, #4
 8001824:	6313      	str	r3, [r2, #48]	; 0x30
 8001826:	4b16      	ldr	r3, [pc, #88]	; (8001880 <HAL_SD_MspInit+0xc4>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	f003 0304 	and.w	r3, r3, #4
 800182e:	60bb      	str	r3, [r7, #8]
 8001830:	68bb      	ldr	r3, [r7, #8]
    PC9     ------> SDIO_D1
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    */
    GPIO_InitStruct.Pin = SD_CMD_Pin;
 8001832:	2340      	movs	r3, #64	; 0x40
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001836:	2302      	movs	r3, #2
 8001838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800183e:	2303      	movs	r3, #3
 8001840:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001842:	230c      	movs	r3, #12
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001846:	f107 0314 	add.w	r3, r7, #20
 800184a:	4619      	mov	r1, r3
 800184c:	480d      	ldr	r0, [pc, #52]	; (8001884 <HAL_SD_MspInit+0xc8>)
 800184e:	f001 f837 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin|SD_D2_Pin|SD_D3_Pin
 8001852:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001856:	617b      	str	r3, [r7, #20]
                          |SD_CLK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001858:	2302      	movs	r3, #2
 800185a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001860:	2303      	movs	r3, #3
 8001862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001864:	230c      	movs	r3, #12
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	4619      	mov	r1, r3
 800186e:	4806      	ldr	r0, [pc, #24]	; (8001888 <HAL_SD_MspInit+0xcc>)
 8001870:	f001 f826 	bl	80028c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001874:	bf00      	nop
 8001876:	3728      	adds	r7, #40	; 0x28
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	40012c00 	.word	0x40012c00
 8001880:	40023800 	.word	0x40023800
 8001884:	40020000 	.word	0x40020000
 8001888:	40020800 	.word	0x40020800

0800188c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08c      	sub	sp, #48	; 0x30
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 031c 	add.w	r3, r7, #28
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART10)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a33      	ldr	r2, [pc, #204]	; (8001978 <HAL_UART_MspInit+0xec>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d12d      	bne.n	800190a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART10_MspInit 0 */

  /* USER CODE END UART10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART10_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	61bb      	str	r3, [r7, #24]
 80018b2:	4b32      	ldr	r3, [pc, #200]	; (800197c <HAL_UART_MspInit+0xf0>)
 80018b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b6:	4a31      	ldr	r2, [pc, #196]	; (800197c <HAL_UART_MspInit+0xf0>)
 80018b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018bc:	6453      	str	r3, [r2, #68]	; 0x44
 80018be:	4b2f      	ldr	r3, [pc, #188]	; (800197c <HAL_UART_MspInit+0xf0>)
 80018c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018c6:	61bb      	str	r3, [r7, #24]
 80018c8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
 80018ce:	4b2b      	ldr	r3, [pc, #172]	; (800197c <HAL_UART_MspInit+0xf0>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	4a2a      	ldr	r2, [pc, #168]	; (800197c <HAL_UART_MspInit+0xf0>)
 80018d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018d8:	6313      	str	r3, [r2, #48]	; 0x30
 80018da:	4b28      	ldr	r3, [pc, #160]	; (800197c <HAL_UART_MspInit+0xf0>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018e2:	617b      	str	r3, [r7, #20]
 80018e4:	697b      	ldr	r3, [r7, #20]
    /**UART10 GPIO Configuration
    PG11     ------> UART10_RX
    PG12     ------> UART10_TX
    */
    GPIO_InitStruct.Pin = WIFI_SPI_CSN_Pin|WIFI_DRDY_Pin;
 80018e6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80018ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ec:	2302      	movs	r3, #2
 80018ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018f0:	2301      	movs	r3, #1
 80018f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f4:	2303      	movs	r3, #3
 80018f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_UART10;
 80018f8:	230b      	movs	r3, #11
 80018fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018fc:	f107 031c 	add.w	r3, r7, #28
 8001900:	4619      	mov	r1, r3
 8001902:	481f      	ldr	r0, [pc, #124]	; (8001980 <HAL_UART_MspInit+0xf4>)
 8001904:	f000 ffdc 	bl	80028c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001908:	e031      	b.n	800196e <HAL_UART_MspInit+0xe2>
  else if(huart->Instance==USART6)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a1d      	ldr	r2, [pc, #116]	; (8001984 <HAL_UART_MspInit+0xf8>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d12c      	bne.n	800196e <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001914:	2300      	movs	r3, #0
 8001916:	613b      	str	r3, [r7, #16]
 8001918:	4b18      	ldr	r3, [pc, #96]	; (800197c <HAL_UART_MspInit+0xf0>)
 800191a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800191c:	4a17      	ldr	r2, [pc, #92]	; (800197c <HAL_UART_MspInit+0xf0>)
 800191e:	f043 0320 	orr.w	r3, r3, #32
 8001922:	6453      	str	r3, [r2, #68]	; 0x44
 8001924:	4b15      	ldr	r3, [pc, #84]	; (800197c <HAL_UART_MspInit+0xf0>)
 8001926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001928:	f003 0320 	and.w	r3, r3, #32
 800192c:	613b      	str	r3, [r7, #16]
 800192e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001930:	2300      	movs	r3, #0
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	4b11      	ldr	r3, [pc, #68]	; (800197c <HAL_UART_MspInit+0xf0>)
 8001936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001938:	4a10      	ldr	r2, [pc, #64]	; (800197c <HAL_UART_MspInit+0xf0>)
 800193a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800193e:	6313      	str	r3, [r2, #48]	; 0x30
 8001940:	4b0e      	ldr	r3, [pc, #56]	; (800197c <HAL_UART_MspInit+0xf0>)
 8001942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 800194c:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001950:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001952:	2302      	movs	r3, #2
 8001954:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800195a:	2303      	movs	r3, #3
 800195c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800195e:	2308      	movs	r3, #8
 8001960:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001962:	f107 031c 	add.w	r3, r7, #28
 8001966:	4619      	mov	r1, r3
 8001968:	4805      	ldr	r0, [pc, #20]	; (8001980 <HAL_UART_MspInit+0xf4>)
 800196a:	f000 ffa9 	bl	80028c0 <HAL_GPIO_Init>
}
 800196e:	bf00      	nop
 8001970:	3730      	adds	r7, #48	; 0x30
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	40011c00 	.word	0x40011c00
 800197c:	40023800 	.word	0x40023800
 8001980:	40021800 	.word	0x40021800
 8001984:	40011400 	.word	0x40011400

08001988 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001988:	b580      	push	{r7, lr}
 800198a:	b086      	sub	sp, #24
 800198c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800198e:	1d3b      	adds	r3, r7, #4
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]
 800199a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800199c:	4b2c      	ldr	r3, [pc, #176]	; (8001a50 <HAL_FSMC_MspInit+0xc8>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d151      	bne.n	8001a48 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 80019a4:	4b2a      	ldr	r3, [pc, #168]	; (8001a50 <HAL_FSMC_MspInit+0xc8>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	603b      	str	r3, [r7, #0]
 80019ae:	4b29      	ldr	r3, [pc, #164]	; (8001a54 <HAL_FSMC_MspInit+0xcc>)
 80019b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019b2:	4a28      	ldr	r2, [pc, #160]	; (8001a54 <HAL_FSMC_MspInit+0xcc>)
 80019b4:	f043 0301 	orr.w	r3, r3, #1
 80019b8:	6393      	str	r3, [r2, #56]	; 0x38
 80019ba:	4b26      	ldr	r3, [pc, #152]	; (8001a54 <HAL_FSMC_MspInit+0xcc>)
 80019bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	603b      	str	r3, [r7, #0]
 80019c4:	683b      	ldr	r3, [r7, #0]
  PD7   ------> FSMC_NE1
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = PSRAM_A0_Pin|PSRAM_A1_Pin|PSRAM_A2_Pin|PSRAM_A3_Pin
 80019c6:	f24f 033f 	movw	r3, #61503	; 0xf03f
 80019ca:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A6_Pin|PSRAM_A7_Pin
                          |PSRAM_A8_Pin|PSRAM_A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019cc:	2302      	movs	r3, #2
 80019ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d4:	2303      	movs	r3, #3
 80019d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80019d8:	230c      	movs	r3, #12
 80019da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	4619      	mov	r1, r3
 80019e0:	481d      	ldr	r0, [pc, #116]	; (8001a58 <HAL_FSMC_MspInit+0xd0>)
 80019e2:	f000 ff6d 	bl	80028c0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A10_Pin|PSRAM_A11_Pin|PSRAM_A12_Pin|PSRAM_A13_Pin
 80019e6:	f240 433f 	movw	r3, #1087	; 0x43f
 80019ea:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A15_Pin|LCD_NE3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ec:	2302      	movs	r3, #2
 80019ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f4:	2303      	movs	r3, #3
 80019f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80019f8:	230c      	movs	r3, #12
 80019fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019fc:	1d3b      	adds	r3, r7, #4
 80019fe:	4619      	mov	r1, r3
 8001a00:	4816      	ldr	r0, [pc, #88]	; (8001a5c <HAL_FSMC_MspInit+0xd4>)
 8001a02:	f000 ff5d 	bl	80028c0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_PSRAM_D4_Pin|LCD_PSRAM_D5_Pin|LCD_PSRAM_D6_Pin|LCD_PSRAM_D7_Pin
 8001a06:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001a0a:	607b      	str	r3, [r7, #4]
                          |LCD_PSRAM_D8_Pin|LCD_PSRAM_D9_Pin|LCD_PSRAM_D10_Pin|LCD_PSRAM_D11_Pin
                          |LCD_PSRAM_D12_Pin|PSRAM_NBL0_Pin|PSRAM_NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a14:	2303      	movs	r3, #3
 8001a16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001a18:	230c      	movs	r3, #12
 8001a1a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a1c:	1d3b      	adds	r3, r7, #4
 8001a1e:	4619      	mov	r1, r3
 8001a20:	480f      	ldr	r0, [pc, #60]	; (8001a60 <HAL_FSMC_MspInit+0xd8>)
 8001a22:	f000 ff4d 	bl	80028c0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_PSRAM_D13_Pin|LCD_PSRAM_D14_Pin|LCd_PSRAM_D15_Pin|PSRAM_A16_Pin
 8001a26:	f64d 73b3 	movw	r3, #57267	; 0xdfb3
 8001a2a:	607b      	str	r3, [r7, #4]
                          |PSRAM_A17_Pin|LCD_PSRAM_D0_Pin|LCD_PSRAM_D1_Pin|LCD_PSRAM_D2_Pin
                          |LCD_PSRAM_D3_Pin|LCD_PSRAM_NOE_Pin|LCD_PSRAM_NWE_Pin|PSRAM_NE1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a34:	2303      	movs	r3, #3
 8001a36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001a38:	230c      	movs	r3, #12
 8001a3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a3c:	1d3b      	adds	r3, r7, #4
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4808      	ldr	r0, [pc, #32]	; (8001a64 <HAL_FSMC_MspInit+0xdc>)
 8001a42:	f000 ff3d 	bl	80028c0 <HAL_GPIO_Init>
 8001a46:	e000      	b.n	8001a4a <HAL_FSMC_MspInit+0xc2>
    return;
 8001a48:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001a4a:	3718      	adds	r7, #24
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	200000b8 	.word	0x200000b8
 8001a54:	40023800 	.word	0x40023800
 8001a58:	40021400 	.word	0x40021400
 8001a5c:	40021800 	.word	0x40021800
 8001a60:	40021000 	.word	0x40021000
 8001a64:	40020c00 	.word	0x40020c00

08001a68 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001a70:	f7ff ff8a 	bl	8001988 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001a74:	bf00      	nop
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001a80:	2001      	movs	r0, #1
 8001a82:	f001 f8e3 	bl	8002c4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  processed = false;
 8001a86:	4b02      	ldr	r3, [pc, #8]	; (8001a90 <EXTI0_IRQHandler+0x14>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI0_IRQn 1 */
}
 8001a8c:	bf00      	nop
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000000 	.word	0x20000000

08001a94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a9c:	4a14      	ldr	r2, [pc, #80]	; (8001af0 <_sbrk+0x5c>)
 8001a9e:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <_sbrk+0x60>)
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aa8:	4b13      	ldr	r3, [pc, #76]	; (8001af8 <_sbrk+0x64>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d102      	bne.n	8001ab6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ab0:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <_sbrk+0x64>)
 8001ab2:	4a12      	ldr	r2, [pc, #72]	; (8001afc <_sbrk+0x68>)
 8001ab4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ab6:	4b10      	ldr	r3, [pc, #64]	; (8001af8 <_sbrk+0x64>)
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4413      	add	r3, r2
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d207      	bcs.n	8001ad4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ac4:	f007 ffbc 	bl	8009a40 <__errno>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	230c      	movs	r3, #12
 8001acc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001ace:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad2:	e009      	b.n	8001ae8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ad4:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <_sbrk+0x64>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ada:	4b07      	ldr	r3, [pc, #28]	; (8001af8 <_sbrk+0x64>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	4a05      	ldr	r2, [pc, #20]	; (8001af8 <_sbrk+0x64>)
 8001ae4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3718      	adds	r7, #24
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20050000 	.word	0x20050000
 8001af4:	00000400 	.word	0x00000400
 8001af8:	200000bc 	.word	0x200000bc
 8001afc:	20000b38 	.word	0x20000b38

08001b00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b04:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <SystemInit+0x28>)
 8001b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b0a:	4a07      	ldr	r2, [pc, #28]	; (8001b28 <SystemInit+0x28>)
 8001b0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b14:	4b04      	ldr	r3, [pc, #16]	; (8001b28 <SystemInit+0x28>)
 8001b16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b1a:	609a      	str	r2, [r3, #8]
#endif
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8001b2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b64 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001b30:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001b32:	e003      	b.n	8001b3c <LoopCopyDataInit>

08001b34 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001b34:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001b36:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001b38:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001b3a:	3104      	adds	r1, #4

08001b3c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001b3c:	480b      	ldr	r0, [pc, #44]	; (8001b6c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001b40:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001b42:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001b44:	d3f6      	bcc.n	8001b34 <CopyDataInit>
  ldr  r2, =_sbss
 8001b46:	4a0b      	ldr	r2, [pc, #44]	; (8001b74 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001b48:	e002      	b.n	8001b50 <LoopFillZerobss>

08001b4a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001b4a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001b4c:	f842 3b04 	str.w	r3, [r2], #4

08001b50 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001b50:	4b09      	ldr	r3, [pc, #36]	; (8001b78 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001b52:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001b54:	d3f9      	bcc.n	8001b4a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b56:	f7ff ffd3 	bl	8001b00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b5a:	f007 ff77 	bl	8009a4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b5e:	f7fe fcdb 	bl	8000518 <main>
  bx  lr    
 8001b62:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001b64:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8001b68:	08009c7c 	.word	0x08009c7c
  ldr  r0, =_sdata
 8001b6c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001b70:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 8001b74:	20000094 	.word	0x20000094
  ldr  r3, = _ebss
 8001b78:	20000b34 	.word	0x20000b34

08001b7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b7c:	e7fe      	b.n	8001b7c <ADC_IRQHandler>
	...

08001b80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b84:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <HAL_Init+0x40>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a0d      	ldr	r2, [pc, #52]	; (8001bc0 <HAL_Init+0x40>)
 8001b8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b90:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <HAL_Init+0x40>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a0a      	ldr	r2, [pc, #40]	; (8001bc0 <HAL_Init+0x40>)
 8001b96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b9c:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <HAL_Init+0x40>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a07      	ldr	r2, [pc, #28]	; (8001bc0 <HAL_Init+0x40>)
 8001ba2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ba6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ba8:	2003      	movs	r0, #3
 8001baa:	f000 fbab 	bl	8002304 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bae:	2000      	movs	r0, #0
 8001bb0:	f000 f808 	bl	8001bc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bb4:	f7ff fa3c 	bl	8001030 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40023c00 	.word	0x40023c00

08001bc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bcc:	4b12      	ldr	r3, [pc, #72]	; (8001c18 <HAL_InitTick+0x54>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	4b12      	ldr	r3, [pc, #72]	; (8001c1c <HAL_InitTick+0x58>)
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bda:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001be2:	4618      	mov	r0, r3
 8001be4:	f000 fbc3 	bl	800236e <HAL_SYSTICK_Config>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e00e      	b.n	8001c10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b0f      	cmp	r3, #15
 8001bf6:	d80a      	bhi.n	8001c0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	6879      	ldr	r1, [r7, #4]
 8001bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8001c00:	f000 fb8b 	bl	800231a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c04:	4a06      	ldr	r2, [pc, #24]	; (8001c20 <HAL_InitTick+0x5c>)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	e000      	b.n	8001c10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	20000004 	.word	0x20000004
 8001c1c:	2000000c 	.word	0x2000000c
 8001c20:	20000008 	.word	0x20000008

08001c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  return uwTick;
 8001c28:	4b03      	ldr	r3, [pc, #12]	; (8001c38 <HAL_GetTick+0x14>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	20000490 	.word	0x20000490

08001c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c44:	f7ff ffee 	bl	8001c24 <HAL_GetTick>
 8001c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c54:	d005      	beq.n	8001c62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c56:	4b09      	ldr	r3, [pc, #36]	; (8001c7c <HAL_Delay+0x40>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	4413      	add	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c62:	bf00      	nop
 8001c64:	f7ff ffde 	bl	8001c24 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d8f7      	bhi.n	8001c64 <HAL_Delay+0x28>
  {
  }
}
 8001c74:	bf00      	nop
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	2000000c 	.word	0x2000000c

08001c80 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e033      	b.n	8001cfe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d109      	bne.n	8001cb2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff f9ee 	bl	8001080 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb6:	f003 0310 	and.w	r3, r3, #16
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d118      	bne.n	8001cf0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001cc6:	f023 0302 	bic.w	r3, r3, #2
 8001cca:	f043 0202 	orr.w	r2, r3, #2
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f000 f94a 	bl	8001f6c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce2:	f023 0303 	bic.w	r3, r3, #3
 8001ce6:	f043 0201 	orr.w	r2, r3, #1
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	641a      	str	r2, [r3, #64]	; 0x40
 8001cee:	e001      	b.n	8001cf4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
	...

08001d08 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d101      	bne.n	8001d24 <HAL_ADC_ConfigChannel+0x1c>
 8001d20:	2302      	movs	r3, #2
 8001d22:	e113      	b.n	8001f4c <HAL_ADC_ConfigChannel+0x244>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2b09      	cmp	r3, #9
 8001d32:	d925      	bls.n	8001d80 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	68d9      	ldr	r1, [r3, #12]
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	461a      	mov	r2, r3
 8001d42:	4613      	mov	r3, r2
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	4413      	add	r3, r2
 8001d48:	3b1e      	subs	r3, #30
 8001d4a:	2207      	movs	r2, #7
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	43da      	mvns	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	400a      	ands	r2, r1
 8001d58:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	68d9      	ldr	r1, [r3, #12]
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	4403      	add	r3, r0
 8001d72:	3b1e      	subs	r3, #30
 8001d74:	409a      	lsls	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	e022      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6919      	ldr	r1, [r3, #16]
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4613      	mov	r3, r2
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	4413      	add	r3, r2
 8001d94:	2207      	movs	r2, #7
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	43da      	mvns	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	400a      	ands	r2, r1
 8001da2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	6919      	ldr	r1, [r3, #16]
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	689a      	ldr	r2, [r3, #8]
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	4618      	mov	r0, r3
 8001db6:	4603      	mov	r3, r0
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	4403      	add	r3, r0
 8001dbc:	409a      	lsls	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b06      	cmp	r3, #6
 8001dcc:	d824      	bhi.n	8001e18 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685a      	ldr	r2, [r3, #4]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	4413      	add	r3, r2
 8001dde:	3b05      	subs	r3, #5
 8001de0:	221f      	movs	r2, #31
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43da      	mvns	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	400a      	ands	r2, r1
 8001dee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685a      	ldr	r2, [r3, #4]
 8001e02:	4613      	mov	r3, r2
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4413      	add	r3, r2
 8001e08:	3b05      	subs	r3, #5
 8001e0a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	430a      	orrs	r2, r1
 8001e14:	635a      	str	r2, [r3, #52]	; 0x34
 8001e16:	e04c      	b.n	8001eb2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	2b0c      	cmp	r3, #12
 8001e1e:	d824      	bhi.n	8001e6a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	4413      	add	r3, r2
 8001e30:	3b23      	subs	r3, #35	; 0x23
 8001e32:	221f      	movs	r2, #31
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	43da      	mvns	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	400a      	ands	r2, r1
 8001e40:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	4618      	mov	r0, r3
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685a      	ldr	r2, [r3, #4]
 8001e54:	4613      	mov	r3, r2
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	4413      	add	r3, r2
 8001e5a:	3b23      	subs	r3, #35	; 0x23
 8001e5c:	fa00 f203 	lsl.w	r2, r0, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	430a      	orrs	r2, r1
 8001e66:	631a      	str	r2, [r3, #48]	; 0x30
 8001e68:	e023      	b.n	8001eb2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	4613      	mov	r3, r2
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	4413      	add	r3, r2
 8001e7a:	3b41      	subs	r3, #65	; 0x41
 8001e7c:	221f      	movs	r2, #31
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43da      	mvns	r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	400a      	ands	r2, r1
 8001e8a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	4618      	mov	r0, r3
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685a      	ldr	r2, [r3, #4]
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	4413      	add	r3, r2
 8001ea4:	3b41      	subs	r3, #65	; 0x41
 8001ea6:	fa00 f203 	lsl.w	r2, r0, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001eb2:	4b29      	ldr	r3, [pc, #164]	; (8001f58 <HAL_ADC_ConfigChannel+0x250>)
 8001eb4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a28      	ldr	r2, [pc, #160]	; (8001f5c <HAL_ADC_ConfigChannel+0x254>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d10f      	bne.n	8001ee0 <HAL_ADC_ConfigChannel+0x1d8>
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2b12      	cmp	r3, #18
 8001ec6:	d10b      	bne.n	8001ee0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a1d      	ldr	r2, [pc, #116]	; (8001f5c <HAL_ADC_ConfigChannel+0x254>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d12b      	bne.n	8001f42 <HAL_ADC_ConfigChannel+0x23a>
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a1c      	ldr	r2, [pc, #112]	; (8001f60 <HAL_ADC_ConfigChannel+0x258>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d003      	beq.n	8001efc <HAL_ADC_ConfigChannel+0x1f4>
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2b11      	cmp	r3, #17
 8001efa:	d122      	bne.n	8001f42 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a11      	ldr	r2, [pc, #68]	; (8001f60 <HAL_ADC_ConfigChannel+0x258>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d111      	bne.n	8001f42 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f1e:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <HAL_ADC_ConfigChannel+0x25c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a11      	ldr	r2, [pc, #68]	; (8001f68 <HAL_ADC_ConfigChannel+0x260>)
 8001f24:	fba2 2303 	umull	r2, r3, r2, r3
 8001f28:	0c9a      	lsrs	r2, r3, #18
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4413      	add	r3, r2
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001f34:	e002      	b.n	8001f3c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1f9      	bne.n	8001f36 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001f4a:	2300      	movs	r3, #0
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3714      	adds	r7, #20
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	40012300 	.word	0x40012300
 8001f5c:	40012000 	.word	0x40012000
 8001f60:	10000012 	.word	0x10000012
 8001f64:	20000004 	.word	0x20000004
 8001f68:	431bde83 	.word	0x431bde83

08001f6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f74:	4b79      	ldr	r3, [pc, #484]	; (800215c <ADC_Init+0x1f0>)
 8001f76:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	685a      	ldr	r2, [r3, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	685a      	ldr	r2, [r3, #4]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fa0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6859      	ldr	r1, [r3, #4]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	691b      	ldr	r3, [r3, #16]
 8001fac:	021a      	lsls	r2, r3, #8
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	685a      	ldr	r2, [r3, #4]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001fc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	6859      	ldr	r1, [r3, #4]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	689a      	ldr	r2, [r3, #8]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fe6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	6899      	ldr	r1, [r3, #8]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	68da      	ldr	r2, [r3, #12]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffe:	4a58      	ldr	r2, [pc, #352]	; (8002160 <ADC_Init+0x1f4>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d022      	beq.n	800204a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002012:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6899      	ldr	r1, [r3, #8]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	430a      	orrs	r2, r1
 8002024:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002034:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	6899      	ldr	r1, [r3, #8]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	430a      	orrs	r2, r1
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	e00f      	b.n	800206a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002058:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	689a      	ldr	r2, [r3, #8]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002068:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	689a      	ldr	r2, [r3, #8]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f022 0202 	bic.w	r2, r2, #2
 8002078:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	6899      	ldr	r1, [r3, #8]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	7e1b      	ldrb	r3, [r3, #24]
 8002084:	005a      	lsls	r2, r3, #1
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d01b      	beq.n	80020d0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	685a      	ldr	r2, [r3, #4]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020a6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	685a      	ldr	r2, [r3, #4]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80020b6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6859      	ldr	r1, [r3, #4]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c2:	3b01      	subs	r3, #1
 80020c4:	035a      	lsls	r2, r3, #13
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	430a      	orrs	r2, r1
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	e007      	b.n	80020e0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	685a      	ldr	r2, [r3, #4]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020de:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80020ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	3b01      	subs	r3, #1
 80020fc:	051a      	lsls	r2, r3, #20
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	430a      	orrs	r2, r1
 8002104:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002114:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6899      	ldr	r1, [r3, #8]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002122:	025a      	lsls	r2, r3, #9
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	430a      	orrs	r2, r1
 800212a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	689a      	ldr	r2, [r3, #8]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800213a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6899      	ldr	r1, [r3, #8]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	695b      	ldr	r3, [r3, #20]
 8002146:	029a      	lsls	r2, r3, #10
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	430a      	orrs	r2, r1
 800214e:	609a      	str	r2, [r3, #8]
}
 8002150:	bf00      	nop
 8002152:	3714      	adds	r7, #20
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr
 800215c:	40012300 	.word	0x40012300
 8002160:	0f000001 	.word	0x0f000001

08002164 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f003 0307 	and.w	r3, r3, #7
 8002172:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002174:	4b0c      	ldr	r3, [pc, #48]	; (80021a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800217a:	68ba      	ldr	r2, [r7, #8]
 800217c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002180:	4013      	ands	r3, r2
 8002182:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800218c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002190:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002194:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002196:	4a04      	ldr	r2, [pc, #16]	; (80021a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	60d3      	str	r3, [r2, #12]
}
 800219c:	bf00      	nop
 800219e:	3714      	adds	r7, #20
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	e000ed00 	.word	0xe000ed00

080021ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021b0:	4b04      	ldr	r3, [pc, #16]	; (80021c4 <__NVIC_GetPriorityGrouping+0x18>)
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	0a1b      	lsrs	r3, r3, #8
 80021b6:	f003 0307 	and.w	r3, r3, #7
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr
 80021c4:	e000ed00 	.word	0xe000ed00

080021c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4603      	mov	r3, r0
 80021d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	db0b      	blt.n	80021f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021da:	79fb      	ldrb	r3, [r7, #7]
 80021dc:	f003 021f 	and.w	r2, r3, #31
 80021e0:	4907      	ldr	r1, [pc, #28]	; (8002200 <__NVIC_EnableIRQ+0x38>)
 80021e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e6:	095b      	lsrs	r3, r3, #5
 80021e8:	2001      	movs	r0, #1
 80021ea:	fa00 f202 	lsl.w	r2, r0, r2
 80021ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	e000e100 	.word	0xe000e100

08002204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	6039      	str	r1, [r7, #0]
 800220e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002214:	2b00      	cmp	r3, #0
 8002216:	db0a      	blt.n	800222e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	b2da      	uxtb	r2, r3
 800221c:	490c      	ldr	r1, [pc, #48]	; (8002250 <__NVIC_SetPriority+0x4c>)
 800221e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002222:	0112      	lsls	r2, r2, #4
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	440b      	add	r3, r1
 8002228:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800222c:	e00a      	b.n	8002244 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	b2da      	uxtb	r2, r3
 8002232:	4908      	ldr	r1, [pc, #32]	; (8002254 <__NVIC_SetPriority+0x50>)
 8002234:	79fb      	ldrb	r3, [r7, #7]
 8002236:	f003 030f 	and.w	r3, r3, #15
 800223a:	3b04      	subs	r3, #4
 800223c:	0112      	lsls	r2, r2, #4
 800223e:	b2d2      	uxtb	r2, r2
 8002240:	440b      	add	r3, r1
 8002242:	761a      	strb	r2, [r3, #24]
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	e000e100 	.word	0xe000e100
 8002254:	e000ed00 	.word	0xe000ed00

08002258 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002258:	b480      	push	{r7}
 800225a:	b089      	sub	sp, #36	; 0x24
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	f1c3 0307 	rsb	r3, r3, #7
 8002272:	2b04      	cmp	r3, #4
 8002274:	bf28      	it	cs
 8002276:	2304      	movcs	r3, #4
 8002278:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	3304      	adds	r3, #4
 800227e:	2b06      	cmp	r3, #6
 8002280:	d902      	bls.n	8002288 <NVIC_EncodePriority+0x30>
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	3b03      	subs	r3, #3
 8002286:	e000      	b.n	800228a <NVIC_EncodePriority+0x32>
 8002288:	2300      	movs	r3, #0
 800228a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800228c:	f04f 32ff 	mov.w	r2, #4294967295
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43da      	mvns	r2, r3
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	401a      	ands	r2, r3
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022a0:	f04f 31ff 	mov.w	r1, #4294967295
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	fa01 f303 	lsl.w	r3, r1, r3
 80022aa:	43d9      	mvns	r1, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b0:	4313      	orrs	r3, r2
         );
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3724      	adds	r7, #36	; 0x24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
	...

080022c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	3b01      	subs	r3, #1
 80022cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022d0:	d301      	bcc.n	80022d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022d2:	2301      	movs	r3, #1
 80022d4:	e00f      	b.n	80022f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022d6:	4a0a      	ldr	r2, [pc, #40]	; (8002300 <SysTick_Config+0x40>)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3b01      	subs	r3, #1
 80022dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022de:	210f      	movs	r1, #15
 80022e0:	f04f 30ff 	mov.w	r0, #4294967295
 80022e4:	f7ff ff8e 	bl	8002204 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022e8:	4b05      	ldr	r3, [pc, #20]	; (8002300 <SysTick_Config+0x40>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ee:	4b04      	ldr	r3, [pc, #16]	; (8002300 <SysTick_Config+0x40>)
 80022f0:	2207      	movs	r2, #7
 80022f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	e000e010 	.word	0xe000e010

08002304 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f7ff ff29 	bl	8002164 <__NVIC_SetPriorityGrouping>
}
 8002312:	bf00      	nop
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800231a:	b580      	push	{r7, lr}
 800231c:	b086      	sub	sp, #24
 800231e:	af00      	add	r7, sp, #0
 8002320:	4603      	mov	r3, r0
 8002322:	60b9      	str	r1, [r7, #8]
 8002324:	607a      	str	r2, [r7, #4]
 8002326:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002328:	2300      	movs	r3, #0
 800232a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800232c:	f7ff ff3e 	bl	80021ac <__NVIC_GetPriorityGrouping>
 8002330:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	68b9      	ldr	r1, [r7, #8]
 8002336:	6978      	ldr	r0, [r7, #20]
 8002338:	f7ff ff8e 	bl	8002258 <NVIC_EncodePriority>
 800233c:	4602      	mov	r2, r0
 800233e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002342:	4611      	mov	r1, r2
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff ff5d 	bl	8002204 <__NVIC_SetPriority>
}
 800234a:	bf00      	nop
 800234c:	3718      	adds	r7, #24
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b082      	sub	sp, #8
 8002356:	af00      	add	r7, sp, #0
 8002358:	4603      	mov	r3, r0
 800235a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800235c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff ff31 	bl	80021c8 <__NVIC_EnableIRQ>
}
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800236e:	b580      	push	{r7, lr}
 8002370:	b082      	sub	sp, #8
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f7ff ffa2 	bl	80022c0 <SysTick_Config>
 800237c:	4603      	mov	r3, r0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8002386:	b580      	push	{r7, lr}
 8002388:	b082      	sub	sp, #8
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d101      	bne.n	8002398 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e014      	b.n	80023c2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	791b      	ldrb	r3, [r3, #4]
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d105      	bne.n	80023ae <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f7fe fee5 	bl	8001178 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2202      	movs	r2, #2
 80023b2:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2201      	movs	r2, #1
 80023be:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b087      	sub	sp, #28
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80023d6:	2300      	movs	r3, #0
 80023d8:	617b      	str	r3, [r7, #20]
 80023da:	2300      	movs	r3, #0
 80023dc:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	795b      	ldrb	r3, [r3, #5]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d101      	bne.n	80023ea <HAL_DAC_ConfigChannel+0x20>
 80023e6:	2302      	movs	r3, #2
 80023e8:	e036      	b.n	8002458 <HAL_DAC_ConfigChannel+0x8e>
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2201      	movs	r2, #1
 80023ee:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2202      	movs	r2, #2
 80023f4:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80023fe:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	43db      	mvns	r3, r3
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	4013      	ands	r3, r2
 800240e:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	4313      	orrs	r3, r2
 800241a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	697a      	ldr	r2, [r7, #20]
 8002426:	4313      	orrs	r3, r2
 8002428:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	6819      	ldr	r1, [r3, #0]
 8002438:	22c0      	movs	r2, #192	; 0xc0
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	43da      	mvns	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	400a      	ands	r2, r1
 8002448:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2201      	movs	r2, #1
 800244e:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2200      	movs	r2, #0
 8002454:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	371c      	adds	r7, #28
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  DFSDM_Channel_HandleTypeDef  **channelHandleTable;
  DFSDM_Channel_TypeDef*       channel0Instance;
#endif /* defined(DFSDM2_Channel0) */
  
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e0cf      	b.n	8002616 <HAL_DFSDM_ChannelInit+0x1b2>
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));
  
#if defined(DFSDM2_Channel0)
  /* Get channel counter, channel handle table and channel 0 instance */
  if(IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a69      	ldr	r2, [pc, #420]	; (8002620 <HAL_DFSDM_ChannelInit+0x1bc>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d00e      	beq.n	800249e <HAL_DFSDM_ChannelInit+0x3a>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a67      	ldr	r2, [pc, #412]	; (8002624 <HAL_DFSDM_ChannelInit+0x1c0>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d009      	beq.n	800249e <HAL_DFSDM_ChannelInit+0x3a>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a66      	ldr	r2, [pc, #408]	; (8002628 <HAL_DFSDM_ChannelInit+0x1c4>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d004      	beq.n	800249e <HAL_DFSDM_ChannelInit+0x3a>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a64      	ldr	r2, [pc, #400]	; (800262c <HAL_DFSDM_ChannelInit+0x1c8>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d106      	bne.n	80024ac <HAL_DFSDM_ChannelInit+0x48>
  {
    channelCounterPtr  = &v_dfsdm1ChannelCounter;
 800249e:	4b64      	ldr	r3, [pc, #400]	; (8002630 <HAL_DFSDM_ChannelInit+0x1cc>)
 80024a0:	617b      	str	r3, [r7, #20]
    channelHandleTable =  a_dfsdm1ChannelHandle;
 80024a2:	4b64      	ldr	r3, [pc, #400]	; (8002634 <HAL_DFSDM_ChannelInit+0x1d0>)
 80024a4:	613b      	str	r3, [r7, #16]
    channel0Instance   = DFSDM1_Channel0;
 80024a6:	4b5e      	ldr	r3, [pc, #376]	; (8002620 <HAL_DFSDM_ChannelInit+0x1bc>)
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	e005      	b.n	80024b8 <HAL_DFSDM_ChannelInit+0x54>
  }
  else
  {
    channelCounterPtr  = &v_dfsdm2ChannelCounter;
 80024ac:	4b62      	ldr	r3, [pc, #392]	; (8002638 <HAL_DFSDM_ChannelInit+0x1d4>)
 80024ae:	617b      	str	r3, [r7, #20]
    channelHandleTable = a_dfsdm2ChannelHandle;
 80024b0:	4b62      	ldr	r3, [pc, #392]	; (800263c <HAL_DFSDM_ChannelInit+0x1d8>)
 80024b2:	613b      	str	r3, [r7, #16]
    channel0Instance   = DFSDM2_Channel0;
 80024b4:	4b62      	ldr	r3, [pc, #392]	; (8002640 <HAL_DFSDM_ChannelInit+0x1dc>)
 80024b6:	60fb      	str	r3, [r7, #12]
  }
  
  /* Check that channel has not been already initialized */
  if(channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4618      	mov	r0, r3
 80024be:	f000 f8c1 	bl	8002644 <DFSDM_GetChannelFromInstance>
 80024c2:	4603      	mov	r3, r0
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	4413      	add	r3, r2
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <HAL_DFSDM_ChannelInit+0x70>
  {
    return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e0a0      	b.n	8002616 <HAL_DFSDM_ChannelInit+0x1b2>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f7fe fe93 	bl	8001200 <HAL_DFSDM_ChannelMspInit>
#endif
  
  /* Update the channel counter */
  (*channelCounterPtr)++;
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	1c5a      	adds	r2, r3, #1
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	601a      	str	r2, [r3, #0]
  
  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(*channelCounterPtr == 1U)
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d125      	bne.n	8002538 <HAL_DFSDM_ChannelInit+0xd4>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	601a      	str	r2, [r3, #0]
    channel0Instance->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	431a      	orrs	r2, r3
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	601a      	str	r2, [r3, #0]
    
    /* Reset clock divider */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	601a      	str	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	791b      	ldrb	r3, [r3, #4]
 8002516:	2b01      	cmp	r3, #1
 8002518:	d108      	bne.n	800252c <HAL_DFSDM_ChannelInit+0xc8>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      channel0Instance->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1U) << 
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	3b01      	subs	r3, #1
 8002524:	041b      	lsls	r3, r3, #16
 8002526:	431a      	orrs	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	601a      	str	r2, [r3, #0]
                                               DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }
    
    /* enable the DFSDM global interface */
    channel0Instance->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	601a      	str	r2, [r3, #0]
  }
  
  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002546:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	6819      	ldr	r1, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002556:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 800255c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	601a      	str	r2, [r3, #0]
  
  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f022 020f 	bic.w	r2, r2, #15
 8002574:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6819      	ldr	r1, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002584:	431a      	orrs	r2, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	430a      	orrs	r2, r1
 800258c:	601a      	str	r2, [r3, #0]
  
  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	689a      	ldr	r2, [r3, #8]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 800259c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	6899      	ldr	r1, [r3, #8]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ac:	3b01      	subs	r3, #1
 80025ae:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 80025b0:	431a      	orrs	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f002 0207 	and.w	r2, r2, #7
 80025c8:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6859      	ldr	r1, [r3, #4]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d4:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025da:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 80025dc:	431a      	orrs	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025f4:	601a      	str	r2, [r3, #0]
  
  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2201      	movs	r2, #1
 80025fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f000 f81e 	bl	8002644 <DFSDM_GetChannelFromInstance>
 8002608:	4603      	mov	r3, r0
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	4413      	add	r3, r2
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	601a      	str	r2, [r3, #0]

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
#endif /* DFSDM2_Channel0 */
  
  return HAL_OK;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3718      	adds	r7, #24
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	40016000 	.word	0x40016000
 8002624:	40016020 	.word	0x40016020
 8002628:	40016040 	.word	0x40016040
 800262c:	40016060 	.word	0x40016060
 8002630:	200000c0 	.word	0x200000c0
 8002634:	200000c4 	.word	0x200000c4
 8002638:	200000d4 	.word	0x200000d4
 800263c:	200000d8 	.word	0x200000d8
 8002640:	40016400 	.word	0x40016400

08002644 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  uint32_t channel;
  
  /* Get channel from instance */
#if defined(DFSDM2_Channel0)
  if((Instance == DFSDM1_Channel0) || (Instance == DFSDM2_Channel0))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4a24      	ldr	r2, [pc, #144]	; (80026e0 <DFSDM_GetChannelFromInstance+0x9c>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d003      	beq.n	800265c <DFSDM_GetChannelFromInstance+0x18>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a23      	ldr	r2, [pc, #140]	; (80026e4 <DFSDM_GetChannelFromInstance+0xa0>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d102      	bne.n	8002662 <DFSDM_GetChannelFromInstance+0x1e>
  {
    channel = 0U;
 800265c:	2300      	movs	r3, #0
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	e037      	b.n	80026d2 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel1) ||  (Instance == DFSDM2_Channel1))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a20      	ldr	r2, [pc, #128]	; (80026e8 <DFSDM_GetChannelFromInstance+0xa4>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d003      	beq.n	8002672 <DFSDM_GetChannelFromInstance+0x2e>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a1f      	ldr	r2, [pc, #124]	; (80026ec <DFSDM_GetChannelFromInstance+0xa8>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d102      	bne.n	8002678 <DFSDM_GetChannelFromInstance+0x34>
  {
    channel = 1U;
 8002672:	2301      	movs	r3, #1
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	e02c      	b.n	80026d2 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel2) ||  (Instance == DFSDM2_Channel2))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a1d      	ldr	r2, [pc, #116]	; (80026f0 <DFSDM_GetChannelFromInstance+0xac>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d003      	beq.n	8002688 <DFSDM_GetChannelFromInstance+0x44>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a1c      	ldr	r2, [pc, #112]	; (80026f4 <DFSDM_GetChannelFromInstance+0xb0>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d102      	bne.n	800268e <DFSDM_GetChannelFromInstance+0x4a>
  {
    channel = 2U;
 8002688:	2302      	movs	r3, #2
 800268a:	60fb      	str	r3, [r7, #12]
 800268c:	e021      	b.n	80026d2 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel3) ||  (Instance == DFSDM2_Channel3))
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4a19      	ldr	r2, [pc, #100]	; (80026f8 <DFSDM_GetChannelFromInstance+0xb4>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d003      	beq.n	800269e <DFSDM_GetChannelFromInstance+0x5a>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4a18      	ldr	r2, [pc, #96]	; (80026fc <DFSDM_GetChannelFromInstance+0xb8>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d102      	bne.n	80026a4 <DFSDM_GetChannelFromInstance+0x60>
  {
    channel = 3U;
 800269e:	2303      	movs	r3, #3
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	e016      	b.n	80026d2 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel4)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	4a16      	ldr	r2, [pc, #88]	; (8002700 <DFSDM_GetChannelFromInstance+0xbc>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d102      	bne.n	80026b2 <DFSDM_GetChannelFromInstance+0x6e>
  {
    channel = 4U;
 80026ac:	2304      	movs	r3, #4
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	e00f      	b.n	80026d2 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel5)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a13      	ldr	r2, [pc, #76]	; (8002704 <DFSDM_GetChannelFromInstance+0xc0>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d102      	bne.n	80026c0 <DFSDM_GetChannelFromInstance+0x7c>
  {
    channel = 5U;
 80026ba:	2305      	movs	r3, #5
 80026bc:	60fb      	str	r3, [r7, #12]
 80026be:	e008      	b.n	80026d2 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel6)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a11      	ldr	r2, [pc, #68]	; (8002708 <DFSDM_GetChannelFromInstance+0xc4>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d102      	bne.n	80026ce <DFSDM_GetChannelFromInstance+0x8a>
  {
    channel = 6U;
 80026c8:	2306      	movs	r3, #6
 80026ca:	60fb      	str	r3, [r7, #12]
 80026cc:	e001      	b.n	80026d2 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else /* DFSDM2_Channel7 */
  {
    channel = 7U;
 80026ce:	2307      	movs	r3, #7
 80026d0:	60fb      	str	r3, [r7, #12]
  {
    channel = 3U;
  }
#endif /* defined(DFSDM2_Channel0) */

  return channel;
 80026d2:	68fb      	ldr	r3, [r7, #12]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3714      	adds	r7, #20
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	40016000 	.word	0x40016000
 80026e4:	40016400 	.word	0x40016400
 80026e8:	40016020 	.word	0x40016020
 80026ec:	40016420 	.word	0x40016420
 80026f0:	40016040 	.word	0x40016040
 80026f4:	40016440 	.word	0x40016440
 80026f8:	40016060 	.word	0x40016060
 80026fc:	40016460 	.word	0x40016460
 8002700:	40016480 	.word	0x40016480
 8002704:	400164a0 	.word	0x400164a0
 8002708:	400164c0 	.word	0x400164c0

0800270c <HAL_FMPI2C_Init>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Init(FMPI2C_HandleTypeDef *hfmpi2c)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Check the FMPI2C handle allocation */
  if (hfmpi2c == NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_FMPI2C_Init+0x12>
  {
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e081      	b.n	8002822 <HAL_FMPI2C_Init+0x116>
  assert_param(IS_FMPI2C_OWN_ADDRESS2(hfmpi2c->Init.OwnAddress2));
  assert_param(IS_FMPI2C_OWN_ADDRESS2_MASK(hfmpi2c->Init.OwnAddress2Masks));
  assert_param(IS_FMPI2C_GENERAL_CALL(hfmpi2c->Init.GeneralCallMode));
  assert_param(IS_FMPI2C_NO_STRETCH(hfmpi2c->Init.NoStretchMode));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b00      	cmp	r3, #0
 8002728:	d106      	bne.n	8002738 <HAL_FMPI2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfmpi2c->Lock = HAL_UNLOCKED;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hfmpi2c->MspInitCallback(hfmpi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_FMPI2C_MspInit(hfmpi2c);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f7fe fe76 	bl	8001424 <HAL_FMPI2C_MspInit>
#endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  }

  hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2224      	movs	r2, #36	; 0x24
 800273c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected FMPI2C peripheral */
  __HAL_FMPI2C_DISABLE(hfmpi2c);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f022 0201 	bic.w	r2, r2, #1
 800274e:	601a      	str	r2, [r3, #0]

  /*---------------------------- FMPI2Cx TIMINGR Configuration ------------------*/
  /* Configure FMPI2Cx: Frequency range */
  hfmpi2c->Instance->TIMINGR = hfmpi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685a      	ldr	r2, [r3, #4]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800275c:	611a      	str	r2, [r3, #16]

  /*---------------------------- FMPI2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hfmpi2c->Instance->OAR1 &= ~FMPI2C_OAR1_OA1EN;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	689a      	ldr	r2, [r3, #8]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800276c:	609a      	str	r2, [r3, #8]

  /* Configure FMPI2Cx: Own Address1 and ack own address1 mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_7BIT)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	2b01      	cmp	r3, #1
 8002774:	d107      	bne.n	8002786 <HAL_FMPI2C_Init+0x7a>
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | hfmpi2c->Init.OwnAddress1);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689a      	ldr	r2, [r3, #8]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002782:	609a      	str	r2, [r3, #8]
 8002784:	e006      	b.n	8002794 <HAL_FMPI2C_Init+0x88>
  }
  else /* FMPI2C_ADDRESSINGMODE_10BIT */
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | FMPI2C_OAR1_OA1MODE | hfmpi2c->Init.OwnAddress1);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002792:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- FMPI2Cx CR2 Configuration ----------------------*/
  /* Configure FMPI2Cx: Addressing Master mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_10BIT)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	2b02      	cmp	r3, #2
 800279a:	d104      	bne.n	80027a6 <HAL_FMPI2C_Init+0x9a>
  {
    hfmpi2c->Instance->CR2 = (FMPI2C_CR2_ADD10);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hfmpi2c->Instance->CR2 |= (FMPI2C_CR2_AUTOEND | FMPI2C_CR2_NACK);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	6812      	ldr	r2, [r2, #0]
 80027b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- FMPI2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hfmpi2c->Instance->OAR2 &= ~FMPI2C_DUALADDRESS_ENABLE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68da      	ldr	r2, [r3, #12]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027c8:	60da      	str	r2, [r3, #12]

  /* Configure FMPI2Cx: Dual mode and Own Address2 */
  hfmpi2c->Instance->OAR2 = (hfmpi2c->Init.DualAddressMode | hfmpi2c->Init.OwnAddress2 | (hfmpi2c->Init.OwnAddress2Masks << 8));
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	691a      	ldr	r2, [r3, #16]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	ea42 0103 	orr.w	r1, r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	699b      	ldr	r3, [r3, #24]
 80027da:	021a      	lsls	r2, r3, #8
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	430a      	orrs	r2, r1
 80027e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- FMPI2Cx CR1 Configuration ----------------------*/
  /* Configure FMPI2Cx: Generalcall and NoStretch mode */
  hfmpi2c->Instance->CR1 = (hfmpi2c->Init.GeneralCallMode | hfmpi2c->Init.NoStretchMode);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	69d9      	ldr	r1, [r3, #28]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a1a      	ldr	r2, [r3, #32]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	430a      	orrs	r2, r1
 80027f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected FMPI2C peripheral */
  __HAL_FMPI2C_ENABLE(hfmpi2c);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 0201 	orr.w	r2, r2, #1
 8002802:	601a      	str	r2, [r3, #0]

  hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	645a      	str	r2, [r3, #68]	; 0x44
  hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2220      	movs	r2, #32
 800280e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	631a      	str	r2, [r3, #48]	; 0x30
  hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_FMPI2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified FMPI2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2CEx_ConfigAnalogFilter(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t AnalogFilter)
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMPI2C_ALL_INSTANCE(hfmpi2c->Instance));
  assert_param(IS_FMPI2C_ANALOG_FILTER(AnalogFilter));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2b20      	cmp	r3, #32
 800283e:	d138      	bne.n	80028b2 <HAL_FMPI2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002846:	2b01      	cmp	r3, #1
 8002848:	d101      	bne.n	800284e <HAL_FMPI2CEx_ConfigAnalogFilter+0x24>
 800284a:	2302      	movs	r3, #2
 800284c:	e032      	b.n	80028b4 <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2224      	movs	r2, #36	; 0x24
 800285a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected FMPI2C peripheral */
    __HAL_FMPI2C_DISABLE(hfmpi2c);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 0201 	bic.w	r2, r2, #1
 800286c:	601a      	str	r2, [r3, #0]

    /* Reset FMPI2Cx ANOFF bit */
    hfmpi2c->Instance->CR1 &= ~(FMPI2C_CR1_ANFOFF);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800287c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hfmpi2c->Instance->CR1 |= AnalogFilter;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6819      	ldr	r1, [r3, #0]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	601a      	str	r2, [r3, #0]

    __HAL_FMPI2C_ENABLE(hfmpi2c);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f042 0201 	orr.w	r2, r2, #1
 800289c:	601a      	str	r2, [r3, #0]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2220      	movs	r2, #32
 80028a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	e000      	b.n	80028b4 <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80028b2:	2302      	movs	r3, #2
  }
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b089      	sub	sp, #36	; 0x24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028ca:	2300      	movs	r3, #0
 80028cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028ce:	2300      	movs	r3, #0
 80028d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
 80028da:	e165      	b.n	8002ba8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028dc:	2201      	movs	r2, #1
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	4013      	ands	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	f040 8154 	bne.w	8002ba2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d00b      	beq.n	800291a <HAL_GPIO_Init+0x5a>
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2b02      	cmp	r3, #2
 8002908:	d007      	beq.n	800291a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800290e:	2b11      	cmp	r3, #17
 8002910:	d003      	beq.n	800291a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2b12      	cmp	r3, #18
 8002918:	d130      	bne.n	800297c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	2203      	movs	r2, #3
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	43db      	mvns	r3, r3
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	4013      	ands	r3, r2
 8002930:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	68da      	ldr	r2, [r3, #12]
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	4313      	orrs	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002950:	2201      	movs	r2, #1
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	43db      	mvns	r3, r3
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	4013      	ands	r3, r2
 800295e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	091b      	lsrs	r3, r3, #4
 8002966:	f003 0201 	and.w	r2, r3, #1
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	4313      	orrs	r3, r2
 8002974:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	2203      	movs	r2, #3
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43db      	mvns	r3, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4013      	ands	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	689a      	ldr	r2, [r3, #8]
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	fa02 f303 	lsl.w	r3, r2, r3
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d003      	beq.n	80029bc <HAL_GPIO_Init+0xfc>
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	2b12      	cmp	r3, #18
 80029ba:	d123      	bne.n	8002a04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	08da      	lsrs	r2, r3, #3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3208      	adds	r2, #8
 80029c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	f003 0307 	and.w	r3, r3, #7
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	220f      	movs	r2, #15
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	43db      	mvns	r3, r3
 80029da:	69ba      	ldr	r2, [r7, #24]
 80029dc:	4013      	ands	r3, r2
 80029de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	691a      	ldr	r2, [r3, #16]
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	08da      	lsrs	r2, r3, #3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	3208      	adds	r2, #8
 80029fe:	69b9      	ldr	r1, [r7, #24]
 8002a00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	2203      	movs	r2, #3
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f003 0203 	and.w	r2, r3, #3
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 80ae 	beq.w	8002ba2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a46:	2300      	movs	r3, #0
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	4b5c      	ldr	r3, [pc, #368]	; (8002bbc <HAL_GPIO_Init+0x2fc>)
 8002a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a4e:	4a5b      	ldr	r2, [pc, #364]	; (8002bbc <HAL_GPIO_Init+0x2fc>)
 8002a50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a54:	6453      	str	r3, [r2, #68]	; 0x44
 8002a56:	4b59      	ldr	r3, [pc, #356]	; (8002bbc <HAL_GPIO_Init+0x2fc>)
 8002a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a62:	4a57      	ldr	r2, [pc, #348]	; (8002bc0 <HAL_GPIO_Init+0x300>)
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	089b      	lsrs	r3, r3, #2
 8002a68:	3302      	adds	r3, #2
 8002a6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	220f      	movs	r2, #15
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4013      	ands	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a4e      	ldr	r2, [pc, #312]	; (8002bc4 <HAL_GPIO_Init+0x304>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d025      	beq.n	8002ada <HAL_GPIO_Init+0x21a>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a4d      	ldr	r2, [pc, #308]	; (8002bc8 <HAL_GPIO_Init+0x308>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d01f      	beq.n	8002ad6 <HAL_GPIO_Init+0x216>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a4c      	ldr	r2, [pc, #304]	; (8002bcc <HAL_GPIO_Init+0x30c>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d019      	beq.n	8002ad2 <HAL_GPIO_Init+0x212>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a4b      	ldr	r2, [pc, #300]	; (8002bd0 <HAL_GPIO_Init+0x310>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d013      	beq.n	8002ace <HAL_GPIO_Init+0x20e>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a4a      	ldr	r2, [pc, #296]	; (8002bd4 <HAL_GPIO_Init+0x314>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d00d      	beq.n	8002aca <HAL_GPIO_Init+0x20a>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a49      	ldr	r2, [pc, #292]	; (8002bd8 <HAL_GPIO_Init+0x318>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d007      	beq.n	8002ac6 <HAL_GPIO_Init+0x206>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a48      	ldr	r2, [pc, #288]	; (8002bdc <HAL_GPIO_Init+0x31c>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d101      	bne.n	8002ac2 <HAL_GPIO_Init+0x202>
 8002abe:	2306      	movs	r3, #6
 8002ac0:	e00c      	b.n	8002adc <HAL_GPIO_Init+0x21c>
 8002ac2:	2307      	movs	r3, #7
 8002ac4:	e00a      	b.n	8002adc <HAL_GPIO_Init+0x21c>
 8002ac6:	2305      	movs	r3, #5
 8002ac8:	e008      	b.n	8002adc <HAL_GPIO_Init+0x21c>
 8002aca:	2304      	movs	r3, #4
 8002acc:	e006      	b.n	8002adc <HAL_GPIO_Init+0x21c>
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e004      	b.n	8002adc <HAL_GPIO_Init+0x21c>
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	e002      	b.n	8002adc <HAL_GPIO_Init+0x21c>
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <HAL_GPIO_Init+0x21c>
 8002ada:	2300      	movs	r3, #0
 8002adc:	69fa      	ldr	r2, [r7, #28]
 8002ade:	f002 0203 	and.w	r2, r2, #3
 8002ae2:	0092      	lsls	r2, r2, #2
 8002ae4:	4093      	lsls	r3, r2
 8002ae6:	69ba      	ldr	r2, [r7, #24]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002aec:	4934      	ldr	r1, [pc, #208]	; (8002bc0 <HAL_GPIO_Init+0x300>)
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	089b      	lsrs	r3, r3, #2
 8002af2:	3302      	adds	r3, #2
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002afa:	4b39      	ldr	r3, [pc, #228]	; (8002be0 <HAL_GPIO_Init+0x320>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	43db      	mvns	r3, r3
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	4013      	ands	r3, r2
 8002b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b1e:	4a30      	ldr	r2, [pc, #192]	; (8002be0 <HAL_GPIO_Init+0x320>)
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b24:	4b2e      	ldr	r3, [pc, #184]	; (8002be0 <HAL_GPIO_Init+0x320>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	4013      	ands	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b48:	4a25      	ldr	r2, [pc, #148]	; (8002be0 <HAL_GPIO_Init+0x320>)
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b4e:	4b24      	ldr	r3, [pc, #144]	; (8002be0 <HAL_GPIO_Init+0x320>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	43db      	mvns	r3, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d003      	beq.n	8002b72 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b72:	4a1b      	ldr	r2, [pc, #108]	; (8002be0 <HAL_GPIO_Init+0x320>)
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b78:	4b19      	ldr	r3, [pc, #100]	; (8002be0 <HAL_GPIO_Init+0x320>)
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	43db      	mvns	r3, r3
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4013      	ands	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b9c:	4a10      	ldr	r2, [pc, #64]	; (8002be0 <HAL_GPIO_Init+0x320>)
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	61fb      	str	r3, [r7, #28]
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	2b0f      	cmp	r3, #15
 8002bac:	f67f ae96 	bls.w	80028dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bb0:	bf00      	nop
 8002bb2:	3724      	adds	r7, #36	; 0x24
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	40013800 	.word	0x40013800
 8002bc4:	40020000 	.word	0x40020000
 8002bc8:	40020400 	.word	0x40020400
 8002bcc:	40020800 	.word	0x40020800
 8002bd0:	40020c00 	.word	0x40020c00
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	40021400 	.word	0x40021400
 8002bdc:	40021800 	.word	0x40021800
 8002be0:	40013c00 	.word	0x40013c00

08002be4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	460b      	mov	r3, r1
 8002bee:	807b      	strh	r3, [r7, #2]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bf4:	787b      	ldrb	r3, [r7, #1]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d003      	beq.n	8002c02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bfa:	887a      	ldrh	r2, [r7, #2]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c00:	e003      	b.n	8002c0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c02:	887b      	ldrh	r3, [r7, #2]
 8002c04:	041a      	lsls	r2, r3, #16
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	619a      	str	r2, [r3, #24]
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b083      	sub	sp, #12
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
 8002c1e:	460b      	mov	r3, r1
 8002c20:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	695a      	ldr	r2, [r3, #20]
 8002c26:	887b      	ldrh	r3, [r7, #2]
 8002c28:	401a      	ands	r2, r3
 8002c2a:	887b      	ldrh	r3, [r7, #2]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d104      	bne.n	8002c3a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002c30:	887b      	ldrh	r3, [r7, #2]
 8002c32:	041a      	lsls	r2, r3, #16
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002c38:	e002      	b.n	8002c40 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002c3a:	887a      	ldrh	r2, [r7, #2]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	619a      	str	r2, [r3, #24]
}
 8002c40:	bf00      	nop
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c56:	4b08      	ldr	r3, [pc, #32]	; (8002c78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c58:	695a      	ldr	r2, [r3, #20]
 8002c5a:	88fb      	ldrh	r3, [r7, #6]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d006      	beq.n	8002c70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c62:	4a05      	ldr	r2, [pc, #20]	; (8002c78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c64:	88fb      	ldrh	r3, [r7, #6]
 8002c66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c68:	88fb      	ldrh	r3, [r7, #6]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f000 f806 	bl	8002c7c <HAL_GPIO_EXTI_Callback>
  }
}
 8002c70:	bf00      	nop
 8002c72:	3708      	adds	r7, #8
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	40013c00 	.word	0x40013c00

08002c7c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr

08002c92 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002c92:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c94:	b08f      	sub	sp, #60	; 0x3c
 8002c96:	af0a      	add	r7, sp, #40	; 0x28
 8002c98:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d101      	bne.n	8002ca4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e054      	b.n	8002d4e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d106      	bne.n	8002cc4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f006 fc82 	bl	80095c8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2203      	movs	r2, #3
 8002cc8:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d102      	bne.n	8002cde <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f003 ffde 	bl	8006ca4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	603b      	str	r3, [r7, #0]
 8002cee:	687e      	ldr	r6, [r7, #4]
 8002cf0:	466d      	mov	r5, sp
 8002cf2:	f106 0410 	add.w	r4, r6, #16
 8002cf6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cf8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cfa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cfc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cfe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002d02:	e885 0003 	stmia.w	r5, {r0, r1}
 8002d06:	1d33      	adds	r3, r6, #4
 8002d08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d0a:	6838      	ldr	r0, [r7, #0]
 8002d0c:	f003 ff58 	bl	8006bc0 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2101      	movs	r1, #1
 8002d16:	4618      	mov	r0, r3
 8002d18:	f003 ffd5 	bl	8006cc6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	603b      	str	r3, [r7, #0]
 8002d22:	687e      	ldr	r6, [r7, #4]
 8002d24:	466d      	mov	r5, sp
 8002d26:	f106 0410 	add.w	r4, r6, #16
 8002d2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d32:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002d36:	e885 0003 	stmia.w	r5, {r0, r1}
 8002d3a:	1d33      	adds	r3, r6, #4
 8002d3c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d3e:	6838      	ldr	r0, [r7, #0]
 8002d40:	f004 f89e 	bl	8006e80 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3714      	adds	r7, #20
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d56 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002d56:	b590      	push	{r4, r7, lr}
 8002d58:	b089      	sub	sp, #36	; 0x24
 8002d5a:	af04      	add	r7, sp, #16
 8002d5c:	6078      	str	r0, [r7, #4]
 8002d5e:	4608      	mov	r0, r1
 8002d60:	4611      	mov	r1, r2
 8002d62:	461a      	mov	r2, r3
 8002d64:	4603      	mov	r3, r0
 8002d66:	70fb      	strb	r3, [r7, #3]
 8002d68:	460b      	mov	r3, r1
 8002d6a:	70bb      	strb	r3, [r7, #2]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d101      	bne.n	8002d7e <HAL_HCD_HC_Init+0x28>
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	e07f      	b.n	8002e7e <HAL_HCD_HC_Init+0x128>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2201      	movs	r2, #1
 8002d82:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8002d86:	78fa      	ldrb	r2, [r7, #3]
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	4413      	add	r3, r2
 8002d90:	00db      	lsls	r3, r3, #3
 8002d92:	440b      	add	r3, r1
 8002d94:	333d      	adds	r3, #61	; 0x3d
 8002d96:	2200      	movs	r2, #0
 8002d98:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002d9a:	78fa      	ldrb	r2, [r7, #3]
 8002d9c:	6879      	ldr	r1, [r7, #4]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	4413      	add	r3, r2
 8002da4:	00db      	lsls	r3, r3, #3
 8002da6:	440b      	add	r3, r1
 8002da8:	3338      	adds	r3, #56	; 0x38
 8002daa:	787a      	ldrb	r2, [r7, #1]
 8002dac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002dae:	78fa      	ldrb	r2, [r7, #3]
 8002db0:	6879      	ldr	r1, [r7, #4]
 8002db2:	4613      	mov	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	4413      	add	r3, r2
 8002db8:	00db      	lsls	r3, r3, #3
 8002dba:	440b      	add	r3, r1
 8002dbc:	3340      	adds	r3, #64	; 0x40
 8002dbe:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002dc0:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002dc2:	78fa      	ldrb	r2, [r7, #3]
 8002dc4:	6879      	ldr	r1, [r7, #4]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	4413      	add	r3, r2
 8002dcc:	00db      	lsls	r3, r3, #3
 8002dce:	440b      	add	r3, r1
 8002dd0:	3339      	adds	r3, #57	; 0x39
 8002dd2:	78fa      	ldrb	r2, [r7, #3]
 8002dd4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002dd6:	78fa      	ldrb	r2, [r7, #3]
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	4413      	add	r3, r2
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	440b      	add	r3, r1
 8002de4:	333f      	adds	r3, #63	; 0x3f
 8002de6:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002dea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	78bb      	ldrb	r3, [r7, #2]
 8002df0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002df4:	b2d8      	uxtb	r0, r3
 8002df6:	6879      	ldr	r1, [r7, #4]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	4413      	add	r3, r2
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	440b      	add	r3, r1
 8002e02:	333a      	adds	r3, #58	; 0x3a
 8002e04:	4602      	mov	r2, r0
 8002e06:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002e08:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	da0a      	bge.n	8002e26 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002e10:	78fa      	ldrb	r2, [r7, #3]
 8002e12:	6879      	ldr	r1, [r7, #4]
 8002e14:	4613      	mov	r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	4413      	add	r3, r2
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	440b      	add	r3, r1
 8002e1e:	333b      	adds	r3, #59	; 0x3b
 8002e20:	2201      	movs	r2, #1
 8002e22:	701a      	strb	r2, [r3, #0]
 8002e24:	e009      	b.n	8002e3a <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002e26:	78fa      	ldrb	r2, [r7, #3]
 8002e28:	6879      	ldr	r1, [r7, #4]
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	4413      	add	r3, r2
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	440b      	add	r3, r1
 8002e34:	333b      	adds	r3, #59	; 0x3b
 8002e36:	2200      	movs	r2, #0
 8002e38:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002e3a:	78fa      	ldrb	r2, [r7, #3]
 8002e3c:	6879      	ldr	r1, [r7, #4]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	4413      	add	r3, r2
 8002e44:	00db      	lsls	r3, r3, #3
 8002e46:	440b      	add	r3, r1
 8002e48:	333c      	adds	r3, #60	; 0x3c
 8002e4a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002e4e:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6818      	ldr	r0, [r3, #0]
 8002e54:	787c      	ldrb	r4, [r7, #1]
 8002e56:	78ba      	ldrb	r2, [r7, #2]
 8002e58:	78f9      	ldrb	r1, [r7, #3]
 8002e5a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002e5c:	9302      	str	r3, [sp, #8]
 8002e5e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e62:	9301      	str	r3, [sp, #4]
 8002e64:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	4623      	mov	r3, r4
 8002e6c:	f004 f94a 	bl	8007104 <USB_HC_Init>
 8002e70:	4603      	mov	r3, r0
 8002e72:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3714      	adds	r7, #20
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd90      	pop	{r4, r7, pc}

08002e86 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b084      	sub	sp, #16
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
 8002e8e:	460b      	mov	r3, r1
 8002e90:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002e92:	2300      	movs	r3, #0
 8002e94:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d101      	bne.n	8002ea4 <HAL_HCD_HC_Halt+0x1e>
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	e00f      	b.n	8002ec4 <HAL_HCD_HC_Halt+0x3e>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	78fa      	ldrb	r2, [r7, #3]
 8002eb2:	4611      	mov	r1, r2
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f004 fb75 	bl	80075a4 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	4608      	mov	r0, r1
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	70fb      	strb	r3, [r7, #3]
 8002ede:	460b      	mov	r3, r1
 8002ee0:	70bb      	strb	r3, [r7, #2]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002ee6:	78fa      	ldrb	r2, [r7, #3]
 8002ee8:	6879      	ldr	r1, [r7, #4]
 8002eea:	4613      	mov	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	4413      	add	r3, r2
 8002ef0:	00db      	lsls	r3, r3, #3
 8002ef2:	440b      	add	r3, r1
 8002ef4:	333b      	adds	r3, #59	; 0x3b
 8002ef6:	78ba      	ldrb	r2, [r7, #2]
 8002ef8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002efa:	78fa      	ldrb	r2, [r7, #3]
 8002efc:	6879      	ldr	r1, [r7, #4]
 8002efe:	4613      	mov	r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4413      	add	r3, r2
 8002f04:	00db      	lsls	r3, r3, #3
 8002f06:	440b      	add	r3, r1
 8002f08:	333f      	adds	r3, #63	; 0x3f
 8002f0a:	787a      	ldrb	r2, [r7, #1]
 8002f0c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002f0e:	7c3b      	ldrb	r3, [r7, #16]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d114      	bne.n	8002f3e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002f14:	78fa      	ldrb	r2, [r7, #3]
 8002f16:	6879      	ldr	r1, [r7, #4]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	4413      	add	r3, r2
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	440b      	add	r3, r1
 8002f22:	3342      	adds	r3, #66	; 0x42
 8002f24:	2203      	movs	r2, #3
 8002f26:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002f28:	78fa      	ldrb	r2, [r7, #3]
 8002f2a:	6879      	ldr	r1, [r7, #4]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4413      	add	r3, r2
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	440b      	add	r3, r1
 8002f36:	333d      	adds	r3, #61	; 0x3d
 8002f38:	7f3a      	ldrb	r2, [r7, #28]
 8002f3a:	701a      	strb	r2, [r3, #0]
 8002f3c:	e009      	b.n	8002f52 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f3e:	78fa      	ldrb	r2, [r7, #3]
 8002f40:	6879      	ldr	r1, [r7, #4]
 8002f42:	4613      	mov	r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	4413      	add	r3, r2
 8002f48:	00db      	lsls	r3, r3, #3
 8002f4a:	440b      	add	r3, r1
 8002f4c:	3342      	adds	r3, #66	; 0x42
 8002f4e:	2202      	movs	r2, #2
 8002f50:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002f52:	787b      	ldrb	r3, [r7, #1]
 8002f54:	2b03      	cmp	r3, #3
 8002f56:	f200 80d6 	bhi.w	8003106 <HAL_HCD_HC_SubmitRequest+0x23a>
 8002f5a:	a201      	add	r2, pc, #4	; (adr r2, 8002f60 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f60:	08002f71 	.word	0x08002f71
 8002f64:	080030f1 	.word	0x080030f1
 8002f68:	08002fdd 	.word	0x08002fdd
 8002f6c:	08003067 	.word	0x08003067
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002f70:	7c3b      	ldrb	r3, [r7, #16]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	f040 80c9 	bne.w	800310a <HAL_HCD_HC_SubmitRequest+0x23e>
 8002f78:	78bb      	ldrb	r3, [r7, #2]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f040 80c5 	bne.w	800310a <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8002f80:	8b3b      	ldrh	r3, [r7, #24]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d109      	bne.n	8002f9a <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002f86:	78fa      	ldrb	r2, [r7, #3]
 8002f88:	6879      	ldr	r1, [r7, #4]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	4413      	add	r3, r2
 8002f90:	00db      	lsls	r3, r3, #3
 8002f92:	440b      	add	r3, r1
 8002f94:	3351      	adds	r3, #81	; 0x51
 8002f96:	2201      	movs	r2, #1
 8002f98:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f9a:	78fa      	ldrb	r2, [r7, #3]
 8002f9c:	6879      	ldr	r1, [r7, #4]
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4413      	add	r3, r2
 8002fa4:	00db      	lsls	r3, r3, #3
 8002fa6:	440b      	add	r3, r1
 8002fa8:	3351      	adds	r3, #81	; 0x51
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d10a      	bne.n	8002fc6 <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fb0:	78fa      	ldrb	r2, [r7, #3]
 8002fb2:	6879      	ldr	r1, [r7, #4]
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	4413      	add	r3, r2
 8002fba:	00db      	lsls	r3, r3, #3
 8002fbc:	440b      	add	r3, r1
 8002fbe:	3342      	adds	r3, #66	; 0x42
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002fc4:	e0a1      	b.n	800310a <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fc6:	78fa      	ldrb	r2, [r7, #3]
 8002fc8:	6879      	ldr	r1, [r7, #4]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	4413      	add	r3, r2
 8002fd0:	00db      	lsls	r3, r3, #3
 8002fd2:	440b      	add	r3, r1
 8002fd4:	3342      	adds	r3, #66	; 0x42
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	701a      	strb	r2, [r3, #0]
      break;
 8002fda:	e096      	b.n	800310a <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002fdc:	78bb      	ldrb	r3, [r7, #2]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d120      	bne.n	8003024 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002fe2:	78fa      	ldrb	r2, [r7, #3]
 8002fe4:	6879      	ldr	r1, [r7, #4]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	4413      	add	r3, r2
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	440b      	add	r3, r1
 8002ff0:	3351      	adds	r3, #81	; 0x51
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d10a      	bne.n	800300e <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ff8:	78fa      	ldrb	r2, [r7, #3]
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	4413      	add	r3, r2
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	440b      	add	r3, r1
 8003006:	3342      	adds	r3, #66	; 0x42
 8003008:	2200      	movs	r2, #0
 800300a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800300c:	e07e      	b.n	800310c <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800300e:	78fa      	ldrb	r2, [r7, #3]
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	440b      	add	r3, r1
 800301c:	3342      	adds	r3, #66	; 0x42
 800301e:	2202      	movs	r2, #2
 8003020:	701a      	strb	r2, [r3, #0]
      break;
 8003022:	e073      	b.n	800310c <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003024:	78fa      	ldrb	r2, [r7, #3]
 8003026:	6879      	ldr	r1, [r7, #4]
 8003028:	4613      	mov	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	440b      	add	r3, r1
 8003032:	3350      	adds	r3, #80	; 0x50
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d10a      	bne.n	8003050 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800303a:	78fa      	ldrb	r2, [r7, #3]
 800303c:	6879      	ldr	r1, [r7, #4]
 800303e:	4613      	mov	r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	4413      	add	r3, r2
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	440b      	add	r3, r1
 8003048:	3342      	adds	r3, #66	; 0x42
 800304a:	2200      	movs	r2, #0
 800304c:	701a      	strb	r2, [r3, #0]
      break;
 800304e:	e05d      	b.n	800310c <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003050:	78fa      	ldrb	r2, [r7, #3]
 8003052:	6879      	ldr	r1, [r7, #4]
 8003054:	4613      	mov	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	4413      	add	r3, r2
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	440b      	add	r3, r1
 800305e:	3342      	adds	r3, #66	; 0x42
 8003060:	2202      	movs	r2, #2
 8003062:	701a      	strb	r2, [r3, #0]
      break;
 8003064:	e052      	b.n	800310c <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003066:	78bb      	ldrb	r3, [r7, #2]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d120      	bne.n	80030ae <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800306c:	78fa      	ldrb	r2, [r7, #3]
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	4613      	mov	r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	4413      	add	r3, r2
 8003076:	00db      	lsls	r3, r3, #3
 8003078:	440b      	add	r3, r1
 800307a:	3351      	adds	r3, #81	; 0x51
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10a      	bne.n	8003098 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003082:	78fa      	ldrb	r2, [r7, #3]
 8003084:	6879      	ldr	r1, [r7, #4]
 8003086:	4613      	mov	r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	4413      	add	r3, r2
 800308c:	00db      	lsls	r3, r3, #3
 800308e:	440b      	add	r3, r1
 8003090:	3342      	adds	r3, #66	; 0x42
 8003092:	2200      	movs	r2, #0
 8003094:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003096:	e039      	b.n	800310c <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003098:	78fa      	ldrb	r2, [r7, #3]
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	4613      	mov	r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	4413      	add	r3, r2
 80030a2:	00db      	lsls	r3, r3, #3
 80030a4:	440b      	add	r3, r1
 80030a6:	3342      	adds	r3, #66	; 0x42
 80030a8:	2202      	movs	r2, #2
 80030aa:	701a      	strb	r2, [r3, #0]
      break;
 80030ac:	e02e      	b.n	800310c <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80030ae:	78fa      	ldrb	r2, [r7, #3]
 80030b0:	6879      	ldr	r1, [r7, #4]
 80030b2:	4613      	mov	r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	4413      	add	r3, r2
 80030b8:	00db      	lsls	r3, r3, #3
 80030ba:	440b      	add	r3, r1
 80030bc:	3350      	adds	r3, #80	; 0x50
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d10a      	bne.n	80030da <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030c4:	78fa      	ldrb	r2, [r7, #3]
 80030c6:	6879      	ldr	r1, [r7, #4]
 80030c8:	4613      	mov	r3, r2
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	4413      	add	r3, r2
 80030ce:	00db      	lsls	r3, r3, #3
 80030d0:	440b      	add	r3, r1
 80030d2:	3342      	adds	r3, #66	; 0x42
 80030d4:	2200      	movs	r2, #0
 80030d6:	701a      	strb	r2, [r3, #0]
      break;
 80030d8:	e018      	b.n	800310c <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030da:	78fa      	ldrb	r2, [r7, #3]
 80030dc:	6879      	ldr	r1, [r7, #4]
 80030de:	4613      	mov	r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4413      	add	r3, r2
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	440b      	add	r3, r1
 80030e8:	3342      	adds	r3, #66	; 0x42
 80030ea:	2202      	movs	r2, #2
 80030ec:	701a      	strb	r2, [r3, #0]
      break;
 80030ee:	e00d      	b.n	800310c <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030f0:	78fa      	ldrb	r2, [r7, #3]
 80030f2:	6879      	ldr	r1, [r7, #4]
 80030f4:	4613      	mov	r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	4413      	add	r3, r2
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	440b      	add	r3, r1
 80030fe:	3342      	adds	r3, #66	; 0x42
 8003100:	2200      	movs	r2, #0
 8003102:	701a      	strb	r2, [r3, #0]
      break;
 8003104:	e002      	b.n	800310c <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8003106:	bf00      	nop
 8003108:	e000      	b.n	800310c <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 800310a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800310c:	78fa      	ldrb	r2, [r7, #3]
 800310e:	6879      	ldr	r1, [r7, #4]
 8003110:	4613      	mov	r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	4413      	add	r3, r2
 8003116:	00db      	lsls	r3, r3, #3
 8003118:	440b      	add	r3, r1
 800311a:	3344      	adds	r3, #68	; 0x44
 800311c:	697a      	ldr	r2, [r7, #20]
 800311e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003120:	78fa      	ldrb	r2, [r7, #3]
 8003122:	8b39      	ldrh	r1, [r7, #24]
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	4613      	mov	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	00db      	lsls	r3, r3, #3
 800312e:	4403      	add	r3, r0
 8003130:	3348      	adds	r3, #72	; 0x48
 8003132:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003134:	78fa      	ldrb	r2, [r7, #3]
 8003136:	6879      	ldr	r1, [r7, #4]
 8003138:	4613      	mov	r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4413      	add	r3, r2
 800313e:	00db      	lsls	r3, r3, #3
 8003140:	440b      	add	r3, r1
 8003142:	335c      	adds	r3, #92	; 0x5c
 8003144:	2200      	movs	r2, #0
 8003146:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003148:	78fa      	ldrb	r2, [r7, #3]
 800314a:	6879      	ldr	r1, [r7, #4]
 800314c:	4613      	mov	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	440b      	add	r3, r1
 8003156:	334c      	adds	r3, #76	; 0x4c
 8003158:	2200      	movs	r2, #0
 800315a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800315c:	78fa      	ldrb	r2, [r7, #3]
 800315e:	6879      	ldr	r1, [r7, #4]
 8003160:	4613      	mov	r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	4413      	add	r3, r2
 8003166:	00db      	lsls	r3, r3, #3
 8003168:	440b      	add	r3, r1
 800316a:	3339      	adds	r3, #57	; 0x39
 800316c:	78fa      	ldrb	r2, [r7, #3]
 800316e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003170:	78fa      	ldrb	r2, [r7, #3]
 8003172:	6879      	ldr	r1, [r7, #4]
 8003174:	4613      	mov	r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	4413      	add	r3, r2
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	440b      	add	r3, r1
 800317e:	335d      	adds	r3, #93	; 0x5d
 8003180:	2200      	movs	r2, #0
 8003182:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6818      	ldr	r0, [r3, #0]
 8003188:	78fa      	ldrb	r2, [r7, #3]
 800318a:	4613      	mov	r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	4413      	add	r3, r2
 8003190:	00db      	lsls	r3, r3, #3
 8003192:	3338      	adds	r3, #56	; 0x38
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	18d1      	adds	r1, r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	b2db      	uxtb	r3, r3
 800319e:	461a      	mov	r2, r3
 80031a0:	f004 f8ba 	bl	8007318 <USB_HC_StartXfer>
 80031a4:	4603      	mov	r3, r0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3708      	adds	r7, #8
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop

080031b0 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d101      	bne.n	80031c6 <HAL_HCD_Start+0x16>
 80031c2:	2302      	movs	r3, #2
 80031c4:	e013      	b.n	80031ee <HAL_HCD_Start+0x3e>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f003 fd55 	bl	8006c82 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2101      	movs	r1, #1
 80031de:	4618      	mov	r0, r3
 80031e0:	f003 ff2e 	bl	8007040 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b082      	sub	sp, #8
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4618      	mov	r0, r3
 8003204:	f003 fef2 	bl	8006fec <USB_ResetPort>
 8003208:	4603      	mov	r3, r0
}
 800320a:	4618      	mov	r0, r3
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003212:	b480      	push	{r7}
 8003214:	b083      	sub	sp, #12
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
 800321a:	460b      	mov	r3, r1
 800321c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800321e:	78fa      	ldrb	r2, [r7, #3]
 8003220:	6879      	ldr	r1, [r7, #4]
 8003222:	4613      	mov	r3, r2
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	4413      	add	r3, r2
 8003228:	00db      	lsls	r3, r3, #3
 800322a:	440b      	add	r3, r1
 800322c:	335c      	adds	r3, #92	; 0x5c
 800322e:	781b      	ldrb	r3, [r3, #0]
}
 8003230:	4618      	mov	r0, r3
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	460b      	mov	r3, r1
 8003246:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003248:	78fa      	ldrb	r2, [r7, #3]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	4413      	add	r3, r2
 8003252:	00db      	lsls	r3, r3, #3
 8003254:	440b      	add	r3, r1
 8003256:	334c      	adds	r3, #76	; 0x4c
 8003258:	681b      	ldr	r3, [r3, #0]
}
 800325a:	4618      	mov	r0, r3
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr

08003266 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003266:	b580      	push	{r7, lr}
 8003268:	b082      	sub	sp, #8
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4618      	mov	r0, r3
 8003274:	f003 ff34 	bl	80070e0 <USB_GetCurrentFrame>
 8003278:	4603      	mov	r3, r0
}
 800327a:	4618      	mov	r0, r3
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b082      	sub	sp, #8
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4618      	mov	r0, r3
 8003290:	f003 ff0f 	bl	80070b2 <USB_GetHostSpeed>
 8003294:	4603      	mov	r3, r0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
	...

080032a0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b088      	sub	sp, #32
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d101      	bne.n	80032b2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e154      	b.n	800355c <HAL_I2S_Init+0x2bc>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d109      	bne.n	80032d2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a98      	ldr	r2, [pc, #608]	; (800352c <HAL_I2S_Init+0x28c>)
 80032ca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f7fe f8f1 	bl	80014b4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2202      	movs	r2, #2
 80032d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80032e8:	f023 030f 	bic.w	r3, r3, #15
 80032ec:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2202      	movs	r2, #2
 80032f4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d06f      	beq.n	80033de <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d102      	bne.n	800330c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003306:	2310      	movs	r3, #16
 8003308:	617b      	str	r3, [r7, #20]
 800330a:	e001      	b.n	8003310 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800330c:	2320      	movs	r3, #32
 800330e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	2b20      	cmp	r3, #32
 8003316:	d802      	bhi.n	800331e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a83      	ldr	r2, [pc, #524]	; (8003530 <HAL_I2S_Init+0x290>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d004      	beq.n	8003332 <HAL_I2S_Init+0x92>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a81      	ldr	r2, [pc, #516]	; (8003534 <HAL_I2S_Init+0x294>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d104      	bne.n	800333c <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8003332:	2001      	movs	r0, #1
 8003334:	f001 f990 	bl	8004658 <HAL_RCCEx_GetPeriphCLKFreq>
 8003338:	60f8      	str	r0, [r7, #12]
 800333a:	e003      	b.n	8003344 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 800333c:	2002      	movs	r0, #2
 800333e:	f001 f98b 	bl	8004658 <HAL_RCCEx_GetPeriphCLKFreq>
 8003342:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800334c:	d125      	bne.n	800339a <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d010      	beq.n	8003378 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003360:	4613      	mov	r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	4413      	add	r3, r2
 8003366:	005b      	lsls	r3, r3, #1
 8003368:	461a      	mov	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003372:	3305      	adds	r3, #5
 8003374:	613b      	str	r3, [r7, #16]
 8003376:	e01f      	b.n	80033b8 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	00db      	lsls	r3, r3, #3
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003382:	4613      	mov	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	461a      	mov	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	fbb2 f3f3 	udiv	r3, r2, r3
 8003394:	3305      	adds	r3, #5
 8003396:	613b      	str	r3, [r7, #16]
 8003398:	e00e      	b.n	80033b8 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	fbb2 f2f3 	udiv	r2, r2, r3
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	461a      	mov	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	695b      	ldr	r3, [r3, #20]
 80033b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b4:	3305      	adds	r3, #5
 80033b6:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	4a5f      	ldr	r2, [pc, #380]	; (8003538 <HAL_I2S_Init+0x298>)
 80033bc:	fba2 2303 	umull	r2, r3, r2, r3
 80033c0:	08db      	lsrs	r3, r3, #3
 80033c2:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	085b      	lsrs	r3, r3, #1
 80033d4:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	021b      	lsls	r3, r3, #8
 80033da:	61bb      	str	r3, [r7, #24]
 80033dc:	e003      	b.n	80033e6 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80033de:	2302      	movs	r3, #2
 80033e0:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80033e2:	2300      	movs	r3, #0
 80033e4:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d902      	bls.n	80033f2 <HAL_I2S_Init+0x152>
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	2bff      	cmp	r3, #255	; 0xff
 80033f0:	d907      	bls.n	8003402 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033f6:	f043 0210 	orr.w	r2, r3, #16
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e0ac      	b.n	800355c <HAL_I2S_Init+0x2bc>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	691a      	ldr	r2, [r3, #16]
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	ea42 0103 	orr.w	r1, r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	69fa      	ldr	r2, [r7, #28]
 8003412:	430a      	orrs	r2, r1
 8003414:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	69db      	ldr	r3, [r3, #28]
 800341c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003420:	f023 030f 	bic.w	r3, r3, #15
 8003424:	687a      	ldr	r2, [r7, #4]
 8003426:	6851      	ldr	r1, [r2, #4]
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	6892      	ldr	r2, [r2, #8]
 800342c:	4311      	orrs	r1, r2
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	68d2      	ldr	r2, [r2, #12]
 8003432:	4311      	orrs	r1, r2
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	6992      	ldr	r2, [r2, #24]
 8003438:	430a      	orrs	r2, r1
 800343a:	431a      	orrs	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003444:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	2b30      	cmp	r3, #48	; 0x30
 800344c:	d003      	beq.n	8003456 <HAL_I2S_Init+0x1b6>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	2bb0      	cmp	r3, #176	; 0xb0
 8003454:	d107      	bne.n	8003466 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	69da      	ldr	r2, [r3, #28]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003464:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a1b      	ldr	r3, [r3, #32]
 800346a:	2b01      	cmp	r3, #1
 800346c:	d16e      	bne.n	800354c <HAL_I2S_Init+0x2ac>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a32      	ldr	r2, [pc, #200]	; (800353c <HAL_I2S_Init+0x29c>)
 8003472:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a2d      	ldr	r2, [pc, #180]	; (8003530 <HAL_I2S_Init+0x290>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d101      	bne.n	8003482 <HAL_I2S_Init+0x1e2>
 800347e:	4b30      	ldr	r3, [pc, #192]	; (8003540 <HAL_I2S_Init+0x2a0>)
 8003480:	e001      	b.n	8003486 <HAL_I2S_Init+0x1e6>
 8003482:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003486:	69db      	ldr	r3, [r3, #28]
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6812      	ldr	r2, [r2, #0]
 800348c:	4928      	ldr	r1, [pc, #160]	; (8003530 <HAL_I2S_Init+0x290>)
 800348e:	428a      	cmp	r2, r1
 8003490:	d101      	bne.n	8003496 <HAL_I2S_Init+0x1f6>
 8003492:	4a2b      	ldr	r2, [pc, #172]	; (8003540 <HAL_I2S_Init+0x2a0>)
 8003494:	e001      	b.n	800349a <HAL_I2S_Init+0x1fa>
 8003496:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800349a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800349e:	f023 030f 	bic.w	r3, r3, #15
 80034a2:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a21      	ldr	r2, [pc, #132]	; (8003530 <HAL_I2S_Init+0x290>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d101      	bne.n	80034b2 <HAL_I2S_Init+0x212>
 80034ae:	4b24      	ldr	r3, [pc, #144]	; (8003540 <HAL_I2S_Init+0x2a0>)
 80034b0:	e001      	b.n	80034b6 <HAL_I2S_Init+0x216>
 80034b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034b6:	2202      	movs	r2, #2
 80034b8:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a1c      	ldr	r2, [pc, #112]	; (8003530 <HAL_I2S_Init+0x290>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d101      	bne.n	80034c8 <HAL_I2S_Init+0x228>
 80034c4:	4b1e      	ldr	r3, [pc, #120]	; (8003540 <HAL_I2S_Init+0x2a0>)
 80034c6:	e001      	b.n	80034cc <HAL_I2S_Init+0x22c>
 80034c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034cc:	69db      	ldr	r3, [r3, #28]
 80034ce:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034d8:	d003      	beq.n	80034e2 <HAL_I2S_Init+0x242>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d103      	bne.n	80034ea <HAL_I2S_Init+0x24a>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80034e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034e6:	613b      	str	r3, [r7, #16]
 80034e8:	e001      	b.n	80034ee <HAL_I2S_Init+0x24e>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80034ea:	2300      	movs	r3, #0
 80034ec:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	b299      	uxth	r1, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	699b      	ldr	r3, [r3, #24]
 8003502:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8003504:	4303      	orrs	r3, r0
 8003506:	b29b      	uxth	r3, r3
 8003508:	430b      	orrs	r3, r1
 800350a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800350c:	4313      	orrs	r3, r2
 800350e:	b29a      	uxth	r2, r3
 8003510:	897b      	ldrh	r3, [r7, #10]
 8003512:	4313      	orrs	r3, r2
 8003514:	b29b      	uxth	r3, r3
 8003516:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800351a:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a03      	ldr	r2, [pc, #12]	; (8003530 <HAL_I2S_Init+0x290>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d10e      	bne.n	8003544 <HAL_I2S_Init+0x2a4>
 8003526:	4b06      	ldr	r3, [pc, #24]	; (8003540 <HAL_I2S_Init+0x2a0>)
 8003528:	e00e      	b.n	8003548 <HAL_I2S_Init+0x2a8>
 800352a:	bf00      	nop
 800352c:	0800365b 	.word	0x0800365b
 8003530:	40003800 	.word	0x40003800
 8003534:	40003c00 	.word	0x40003c00
 8003538:	cccccccd 	.word	0xcccccccd
 800353c:	08003771 	.word	0x08003771
 8003540:	40003400 	.word	0x40003400
 8003544:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003548:	897a      	ldrh	r2, [r7, #10]
 800354a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2201      	movs	r2, #1
 8003556:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3720      	adds	r7, #32
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800356c:	bf00      	nop
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003580:	bf00      	nop
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003594:	bf00      	nop
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr

080035a0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ac:	881a      	ldrh	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b8:	1c9a      	adds	r2, r3, #2
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	3b01      	subs	r3, #1
 80035c6:	b29a      	uxth	r2, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d10e      	bne.n	80035f4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	685a      	ldr	r2, [r3, #4]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035e4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f7ff ffb8 	bl	8003564 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80035f4:	bf00      	nop
 80035f6:	3708      	adds	r7, #8
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68da      	ldr	r2, [r3, #12]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800360e:	b292      	uxth	r2, r2
 8003610:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003616:	1c9a      	adds	r2, r3, #2
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003620:	b29b      	uxth	r3, r3
 8003622:	3b01      	subs	r3, #1
 8003624:	b29a      	uxth	r2, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800362e:	b29b      	uxth	r3, r3
 8003630:	2b00      	cmp	r3, #0
 8003632:	d10e      	bne.n	8003652 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	685a      	ldr	r2, [r3, #4]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003642:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f7ff ff93 	bl	8003578 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003652:	bf00      	nop
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}

0800365a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800365a:	b580      	push	{r7, lr}
 800365c:	b086      	sub	sp, #24
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003670:	b2db      	uxtb	r3, r3
 8003672:	2b04      	cmp	r3, #4
 8003674:	d13a      	bne.n	80036ec <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b01      	cmp	r3, #1
 800367e:	d109      	bne.n	8003694 <I2S_IRQHandler+0x3a>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800368a:	2b40      	cmp	r3, #64	; 0x40
 800368c:	d102      	bne.n	8003694 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f7ff ffb4 	bl	80035fc <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800369a:	2b40      	cmp	r3, #64	; 0x40
 800369c:	d126      	bne.n	80036ec <I2S_IRQHandler+0x92>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f003 0320 	and.w	r3, r3, #32
 80036a8:	2b20      	cmp	r3, #32
 80036aa:	d11f      	bne.n	80036ec <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	685a      	ldr	r2, [r3, #4]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80036ba:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80036bc:	2300      	movs	r3, #0
 80036be:	613b      	str	r3, [r7, #16]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	613b      	str	r3, [r7, #16]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	613b      	str	r3, [r7, #16]
 80036d0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2201      	movs	r2, #1
 80036d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036de:	f043 0202 	orr.w	r2, r3, #2
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7ff ff50 	bl	800358c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b03      	cmp	r3, #3
 80036f6:	d136      	bne.n	8003766 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d109      	bne.n	8003716 <I2S_IRQHandler+0xbc>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800370c:	2b80      	cmp	r3, #128	; 0x80
 800370e:	d102      	bne.n	8003716 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f7ff ff45 	bl	80035a0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	f003 0308 	and.w	r3, r3, #8
 800371c:	2b08      	cmp	r3, #8
 800371e:	d122      	bne.n	8003766 <I2S_IRQHandler+0x10c>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f003 0320 	and.w	r3, r3, #32
 800372a:	2b20      	cmp	r3, #32
 800372c:	d11b      	bne.n	8003766 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	685a      	ldr	r2, [r3, #4]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800373c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800373e:	2300      	movs	r3, #0
 8003740:	60fb      	str	r3, [r7, #12]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	60fb      	str	r3, [r7, #12]
 800374a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003758:	f043 0204 	orr.w	r2, r3, #4
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f7ff ff13 	bl	800358c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003766:	bf00      	nop
 8003768:	3718      	adds	r7, #24
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
	...

08003770 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b088      	sub	sp, #32
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4aa2      	ldr	r2, [pc, #648]	; (8003a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d101      	bne.n	800378e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800378a:	4ba2      	ldr	r3, [pc, #648]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800378c:	e001      	b.n	8003792 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800378e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a9b      	ldr	r2, [pc, #620]	; (8003a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d101      	bne.n	80037ac <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80037a8:	4b9a      	ldr	r3, [pc, #616]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80037aa:	e001      	b.n	80037b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80037ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037bc:	d004      	beq.n	80037c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f040 8099 	bne.w	80038fa <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d107      	bne.n	80037e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d002      	beq.n	80037e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f000 f925 	bl	8003a2c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d107      	bne.n	80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d002      	beq.n	80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 f9c8 	bl	8003b8c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003802:	2b40      	cmp	r3, #64	; 0x40
 8003804:	d13a      	bne.n	800387c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	f003 0320 	and.w	r3, r3, #32
 800380c:	2b00      	cmp	r3, #0
 800380e:	d035      	beq.n	800387c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a7e      	ldr	r2, [pc, #504]	; (8003a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d101      	bne.n	800381e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800381a:	4b7e      	ldr	r3, [pc, #504]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800381c:	e001      	b.n	8003822 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800381e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4979      	ldr	r1, [pc, #484]	; (8003a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800382a:	428b      	cmp	r3, r1
 800382c:	d101      	bne.n	8003832 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800382e:	4b79      	ldr	r3, [pc, #484]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003830:	e001      	b.n	8003836 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003832:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003836:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800383a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	685a      	ldr	r2, [r3, #4]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800384a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800384c:	2300      	movs	r3, #0
 800384e:	60fb      	str	r3, [r7, #12]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	60fb      	str	r3, [r7, #12]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	60fb      	str	r3, [r7, #12]
 8003860:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2201      	movs	r2, #1
 8003866:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800386e:	f043 0202 	orr.w	r2, r3, #2
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f7ff fe88 	bl	800358c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	f003 0308 	and.w	r3, r3, #8
 8003882:	2b08      	cmp	r3, #8
 8003884:	f040 80be 	bne.w	8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	f003 0320 	and.w	r3, r3, #32
 800388e:	2b00      	cmp	r3, #0
 8003890:	f000 80b8 	beq.w	8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038a2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a59      	ldr	r2, [pc, #356]	; (8003a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d101      	bne.n	80038b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80038ae:	4b59      	ldr	r3, [pc, #356]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80038b0:	e001      	b.n	80038b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80038b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038b6:	685a      	ldr	r2, [r3, #4]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4954      	ldr	r1, [pc, #336]	; (8003a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80038be:	428b      	cmp	r3, r1
 80038c0:	d101      	bne.n	80038c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80038c2:	4b54      	ldr	r3, [pc, #336]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80038c4:	e001      	b.n	80038ca <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80038c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038ca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80038ce:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80038d0:	2300      	movs	r3, #0
 80038d2:	60bb      	str	r3, [r7, #8]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	60bb      	str	r3, [r7, #8]
 80038dc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ea:	f043 0204 	orr.w	r2, r3, #4
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f7ff fe4a 	bl	800358c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80038f8:	e084      	b.n	8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80038fa:	69bb      	ldr	r3, [r7, #24]
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	2b02      	cmp	r3, #2
 8003902:	d107      	bne.n	8003914 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800390a:	2b00      	cmp	r3, #0
 800390c:	d002      	beq.n	8003914 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 f8be 	bl	8003a90 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	f003 0301 	and.w	r3, r3, #1
 800391a:	2b01      	cmp	r3, #1
 800391c:	d107      	bne.n	800392e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003924:	2b00      	cmp	r3, #0
 8003926:	d002      	beq.n	800392e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 f8fd 	bl	8003b28 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003934:	2b40      	cmp	r3, #64	; 0x40
 8003936:	d12f      	bne.n	8003998 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	f003 0320 	and.w	r3, r3, #32
 800393e:	2b00      	cmp	r3, #0
 8003940:	d02a      	beq.n	8003998 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003950:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a2e      	ldr	r2, [pc, #184]	; (8003a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d101      	bne.n	8003960 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800395c:	4b2d      	ldr	r3, [pc, #180]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800395e:	e001      	b.n	8003964 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003960:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003964:	685a      	ldr	r2, [r3, #4]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4929      	ldr	r1, [pc, #164]	; (8003a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800396c:	428b      	cmp	r3, r1
 800396e:	d101      	bne.n	8003974 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003970:	4b28      	ldr	r3, [pc, #160]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003972:	e001      	b.n	8003978 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003974:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003978:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800397c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2201      	movs	r2, #1
 8003982:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800398a:	f043 0202 	orr.w	r2, r3, #2
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f7ff fdfa 	bl	800358c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	f003 0308 	and.w	r3, r3, #8
 800399e:	2b08      	cmp	r3, #8
 80039a0:	d131      	bne.n	8003a06 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	f003 0320 	and.w	r3, r3, #32
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d02c      	beq.n	8003a06 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a17      	ldr	r2, [pc, #92]	; (8003a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d101      	bne.n	80039ba <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80039b6:	4b17      	ldr	r3, [pc, #92]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80039b8:	e001      	b.n	80039be <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80039ba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039be:	685a      	ldr	r2, [r3, #4]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4912      	ldr	r1, [pc, #72]	; (8003a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80039c6:	428b      	cmp	r3, r1
 80039c8:	d101      	bne.n	80039ce <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80039ca:	4b12      	ldr	r3, [pc, #72]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80039cc:	e001      	b.n	80039d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80039ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039d2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80039d6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80039e6:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f4:	f043 0204 	orr.w	r2, r3, #4
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f7ff fdc5 	bl	800358c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a02:	e000      	b.n	8003a06 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003a04:	bf00      	nop
}
 8003a06:	bf00      	nop
 8003a08:	3720      	adds	r7, #32
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	40003800 	.word	0x40003800
 8003a14:	40003400 	.word	0x40003400

08003a18 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003a20:	bf00      	nop
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a38:	1c99      	adds	r1, r3, #2
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	6251      	str	r1, [r2, #36]	; 0x24
 8003a3e:	881a      	ldrh	r2, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	3b01      	subs	r3, #1
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d113      	bne.n	8003a86 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003a6c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d106      	bne.n	8003a86 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f7ff ffc9 	bl	8003a18 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a86:	bf00      	nop
 8003a88:	3708      	adds	r7, #8
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
	...

08003a90 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9c:	1c99      	adds	r1, r3, #2
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	6251      	str	r1, [r2, #36]	; 0x24
 8003aa2:	8819      	ldrh	r1, [r3, #0]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a1d      	ldr	r2, [pc, #116]	; (8003b20 <I2SEx_TxISR_I2SExt+0x90>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d101      	bne.n	8003ab2 <I2SEx_TxISR_I2SExt+0x22>
 8003aae:	4b1d      	ldr	r3, [pc, #116]	; (8003b24 <I2SEx_TxISR_I2SExt+0x94>)
 8003ab0:	e001      	b.n	8003ab6 <I2SEx_TxISR_I2SExt+0x26>
 8003ab2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ab6:	460a      	mov	r2, r1
 8003ab8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d121      	bne.n	8003b16 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a12      	ldr	r2, [pc, #72]	; (8003b20 <I2SEx_TxISR_I2SExt+0x90>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d101      	bne.n	8003ae0 <I2SEx_TxISR_I2SExt+0x50>
 8003adc:	4b11      	ldr	r3, [pc, #68]	; (8003b24 <I2SEx_TxISR_I2SExt+0x94>)
 8003ade:	e001      	b.n	8003ae4 <I2SEx_TxISR_I2SExt+0x54>
 8003ae0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ae4:	685a      	ldr	r2, [r3, #4]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	490d      	ldr	r1, [pc, #52]	; (8003b20 <I2SEx_TxISR_I2SExt+0x90>)
 8003aec:	428b      	cmp	r3, r1
 8003aee:	d101      	bne.n	8003af4 <I2SEx_TxISR_I2SExt+0x64>
 8003af0:	4b0c      	ldr	r3, [pc, #48]	; (8003b24 <I2SEx_TxISR_I2SExt+0x94>)
 8003af2:	e001      	b.n	8003af8 <I2SEx_TxISR_I2SExt+0x68>
 8003af4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003af8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003afc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d106      	bne.n	8003b16 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7ff ff81 	bl	8003a18 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003b16:	bf00      	nop
 8003b18:	3708      	adds	r7, #8
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	40003800 	.word	0x40003800
 8003b24:	40003400 	.word	0x40003400

08003b28 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68d8      	ldr	r0, [r3, #12]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b3a:	1c99      	adds	r1, r3, #2
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003b40:	b282      	uxth	r2, r0
 8003b42:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d113      	bne.n	8003b84 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003b6a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d106      	bne.n	8003b84 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7ff ff4a 	bl	8003a18 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003b84:	bf00      	nop
 8003b86:	3708      	adds	r7, #8
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a20      	ldr	r2, [pc, #128]	; (8003c1c <I2SEx_RxISR_I2SExt+0x90>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d101      	bne.n	8003ba2 <I2SEx_RxISR_I2SExt+0x16>
 8003b9e:	4b20      	ldr	r3, [pc, #128]	; (8003c20 <I2SEx_RxISR_I2SExt+0x94>)
 8003ba0:	e001      	b.n	8003ba6 <I2SEx_RxISR_I2SExt+0x1a>
 8003ba2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ba6:	68d8      	ldr	r0, [r3, #12]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bac:	1c99      	adds	r1, r3, #2
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003bb2:	b282      	uxth	r2, r0
 8003bb4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	b29a      	uxth	r2, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d121      	bne.n	8003c12 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a12      	ldr	r2, [pc, #72]	; (8003c1c <I2SEx_RxISR_I2SExt+0x90>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d101      	bne.n	8003bdc <I2SEx_RxISR_I2SExt+0x50>
 8003bd8:	4b11      	ldr	r3, [pc, #68]	; (8003c20 <I2SEx_RxISR_I2SExt+0x94>)
 8003bda:	e001      	b.n	8003be0 <I2SEx_RxISR_I2SExt+0x54>
 8003bdc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003be0:	685a      	ldr	r2, [r3, #4]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	490d      	ldr	r1, [pc, #52]	; (8003c1c <I2SEx_RxISR_I2SExt+0x90>)
 8003be8:	428b      	cmp	r3, r1
 8003bea:	d101      	bne.n	8003bf0 <I2SEx_RxISR_I2SExt+0x64>
 8003bec:	4b0c      	ldr	r3, [pc, #48]	; (8003c20 <I2SEx_RxISR_I2SExt+0x94>)
 8003bee:	e001      	b.n	8003bf4 <I2SEx_RxISR_I2SExt+0x68>
 8003bf0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003bf4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003bf8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d106      	bne.n	8003c12 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f7ff ff03 	bl	8003a18 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003c12:	bf00      	nop
 8003c14:	3708      	adds	r7, #8
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	40003800 	.word	0x40003800
 8003c20:	40003400 	.word	0x40003400

08003c24 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af02      	add	r7, sp, #8
 8003c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003c2c:	f7fd fffa 	bl	8001c24 <HAL_GetTick>
 8003c30:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d101      	bne.n	8003c3c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e069      	b.n	8003d10 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d10b      	bne.n	8003c60 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f7fd fce9 	bl	8001628 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003c56:	f241 3188 	movw	r1, #5000	; 0x1388
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f85e 	bl	8003d1c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	021a      	lsls	r2, r3, #8
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	430a      	orrs	r2, r1
 8003c78:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	2120      	movs	r1, #32
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 f856 	bl	8003d38 <QSPI_WaitFlagStateUntilTimeout>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003c90:	7afb      	ldrb	r3, [r7, #11]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d137      	bne.n	8003d06 <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003ca0:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	6852      	ldr	r2, [r2, #4]
 8003ca8:	0611      	lsls	r1, r2, #24
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	68d2      	ldr	r2, [r2, #12]
 8003cae:	4311      	orrs	r1, r2
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	69d2      	ldr	r2, [r2, #28]
 8003cb4:	4311      	orrs	r1, r2
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	6a12      	ldr	r2, [r2, #32]
 8003cba:	4311      	orrs	r1, r2
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	6812      	ldr	r2, [r2, #0]
 8003cc0:	430b      	orrs	r3, r1
 8003cc2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	685a      	ldr	r2, [r3, #4]
 8003cca:	4b13      	ldr	r3, [pc, #76]	; (8003d18 <HAL_QSPI_Init+0xf4>)
 8003ccc:	4013      	ands	r3, r2
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6912      	ldr	r2, [r2, #16]
 8003cd2:	0411      	lsls	r1, r2, #16
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	6952      	ldr	r2, [r2, #20]
 8003cd8:	4311      	orrs	r1, r2
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	6992      	ldr	r2, [r2, #24]
 8003cde:	4311      	orrs	r1, r2
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	6812      	ldr	r2, [r2, #0]
 8003ce4:	430b      	orrs	r3, r1
 8003ce6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0201 	orr.w	r2, r2, #1
 8003cf6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8003d0e:	7afb      	ldrb	r3, [r7, #11]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3710      	adds	r7, #16
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	ffe0f8fe 	.word	0xffe0f8fe

08003d1c <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	649a      	str	r2, [r3, #72]	; 0x48
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	603b      	str	r3, [r7, #0]
 8003d44:	4613      	mov	r3, r2
 8003d46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003d48:	e01a      	b.n	8003d80 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d50:	d016      	beq.n	8003d80 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d52:	f7fd ff67 	bl	8001c24 <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	69ba      	ldr	r2, [r7, #24]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d302      	bcc.n	8003d68 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d10b      	bne.n	8003d80 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2204      	movs	r2, #4
 8003d6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d74:	f043 0201 	orr.w	r2, r3, #1
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e00e      	b.n	8003d9e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689a      	ldr	r2, [r3, #8]
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	bf14      	ite	ne
 8003d8e:	2301      	movne	r3, #1
 8003d90:	2300      	moveq	r3, #0
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	461a      	mov	r2, r3
 8003d96:	79fb      	ldrb	r3, [r7, #7]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d1d6      	bne.n	8003d4a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3710      	adds	r7, #16
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
	...

08003da8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d101      	bne.n	8003dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e0cc      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003dbc:	4b68      	ldr	r3, [pc, #416]	; (8003f60 <HAL_RCC_ClockConfig+0x1b8>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 030f 	and.w	r3, r3, #15
 8003dc4:	683a      	ldr	r2, [r7, #0]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d90c      	bls.n	8003de4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dca:	4b65      	ldr	r3, [pc, #404]	; (8003f60 <HAL_RCC_ClockConfig+0x1b8>)
 8003dcc:	683a      	ldr	r2, [r7, #0]
 8003dce:	b2d2      	uxtb	r2, r2
 8003dd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd2:	4b63      	ldr	r3, [pc, #396]	; (8003f60 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 030f 	and.w	r3, r3, #15
 8003dda:	683a      	ldr	r2, [r7, #0]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d001      	beq.n	8003de4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e0b8      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d020      	beq.n	8003e32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d005      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003dfc:	4b59      	ldr	r3, [pc, #356]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	4a58      	ldr	r2, [pc, #352]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0308 	and.w	r3, r3, #8
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d005      	beq.n	8003e20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e14:	4b53      	ldr	r3, [pc, #332]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	4a52      	ldr	r2, [pc, #328]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e20:	4b50      	ldr	r3, [pc, #320]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	494d      	ldr	r1, [pc, #308]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d044      	beq.n	8003ec8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d107      	bne.n	8003e56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e46:	4b47      	ldr	r3, [pc, #284]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d119      	bne.n	8003e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e07f      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d003      	beq.n	8003e66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e62:	2b03      	cmp	r3, #3
 8003e64:	d107      	bne.n	8003e76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e66:	4b3f      	ldr	r3, [pc, #252]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d109      	bne.n	8003e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e06f      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e76:	4b3b      	ldr	r3, [pc, #236]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e067      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e86:	4b37      	ldr	r3, [pc, #220]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	f023 0203 	bic.w	r2, r3, #3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	4934      	ldr	r1, [pc, #208]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e98:	f7fd fec4 	bl	8001c24 <HAL_GetTick>
 8003e9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e9e:	e00a      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ea0:	f7fd fec0 	bl	8001c24 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d901      	bls.n	8003eb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e04f      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eb6:	4b2b      	ldr	r3, [pc, #172]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	f003 020c 	and.w	r2, r3, #12
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d1eb      	bne.n	8003ea0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ec8:	4b25      	ldr	r3, [pc, #148]	; (8003f60 <HAL_RCC_ClockConfig+0x1b8>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 030f 	and.w	r3, r3, #15
 8003ed0:	683a      	ldr	r2, [r7, #0]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d20c      	bcs.n	8003ef0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ed6:	4b22      	ldr	r3, [pc, #136]	; (8003f60 <HAL_RCC_ClockConfig+0x1b8>)
 8003ed8:	683a      	ldr	r2, [r7, #0]
 8003eda:	b2d2      	uxtb	r2, r2
 8003edc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ede:	4b20      	ldr	r3, [pc, #128]	; (8003f60 <HAL_RCC_ClockConfig+0x1b8>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 030f 	and.w	r3, r3, #15
 8003ee6:	683a      	ldr	r2, [r7, #0]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d001      	beq.n	8003ef0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e032      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0304 	and.w	r3, r3, #4
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d008      	beq.n	8003f0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003efc:	4b19      	ldr	r3, [pc, #100]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	4916      	ldr	r1, [pc, #88]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0308 	and.w	r3, r3, #8
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d009      	beq.n	8003f2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f1a:	4b12      	ldr	r3, [pc, #72]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	00db      	lsls	r3, r3, #3
 8003f28:	490e      	ldr	r1, [pc, #56]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f2e:	f000 f821 	bl	8003f74 <HAL_RCC_GetSysClockFreq>
 8003f32:	4601      	mov	r1, r0
 8003f34:	4b0b      	ldr	r3, [pc, #44]	; (8003f64 <HAL_RCC_ClockConfig+0x1bc>)
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	091b      	lsrs	r3, r3, #4
 8003f3a:	f003 030f 	and.w	r3, r3, #15
 8003f3e:	4a0a      	ldr	r2, [pc, #40]	; (8003f68 <HAL_RCC_ClockConfig+0x1c0>)
 8003f40:	5cd3      	ldrb	r3, [r2, r3]
 8003f42:	fa21 f303 	lsr.w	r3, r1, r3
 8003f46:	4a09      	ldr	r2, [pc, #36]	; (8003f6c <HAL_RCC_ClockConfig+0x1c4>)
 8003f48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003f4a:	4b09      	ldr	r3, [pc, #36]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7fd fe38 	bl	8001bc4 <HAL_InitTick>

  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	40023c00 	.word	0x40023c00
 8003f64:	40023800 	.word	0x40023800
 8003f68:	08009c54 	.word	0x08009c54
 8003f6c:	20000004 	.word	0x20000004
 8003f70:	20000008 	.word	0x20000008

08003f74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	607b      	str	r3, [r7, #4]
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60fb      	str	r3, [r7, #12]
 8003f82:	2300      	movs	r3, #0
 8003f84:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003f86:	2300      	movs	r3, #0
 8003f88:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f8a:	4b50      	ldr	r3, [pc, #320]	; (80040cc <HAL_RCC_GetSysClockFreq+0x158>)
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f003 030c 	and.w	r3, r3, #12
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	d007      	beq.n	8003fa6 <HAL_RCC_GetSysClockFreq+0x32>
 8003f96:	2b08      	cmp	r3, #8
 8003f98:	d008      	beq.n	8003fac <HAL_RCC_GetSysClockFreq+0x38>
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	f040 808d 	bne.w	80040ba <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fa0:	4b4b      	ldr	r3, [pc, #300]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003fa2:	60bb      	str	r3, [r7, #8]
       break;
 8003fa4:	e08c      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fa6:	4b4b      	ldr	r3, [pc, #300]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003fa8:	60bb      	str	r3, [r7, #8]
      break;
 8003faa:	e089      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fac:	4b47      	ldr	r3, [pc, #284]	; (80040cc <HAL_RCC_GetSysClockFreq+0x158>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fb4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fb6:	4b45      	ldr	r3, [pc, #276]	; (80040cc <HAL_RCC_GetSysClockFreq+0x158>)
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d023      	beq.n	800400a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fc2:	4b42      	ldr	r3, [pc, #264]	; (80040cc <HAL_RCC_GetSysClockFreq+0x158>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	099b      	lsrs	r3, r3, #6
 8003fc8:	f04f 0400 	mov.w	r4, #0
 8003fcc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003fd0:	f04f 0200 	mov.w	r2, #0
 8003fd4:	ea03 0501 	and.w	r5, r3, r1
 8003fd8:	ea04 0602 	and.w	r6, r4, r2
 8003fdc:	4a3d      	ldr	r2, [pc, #244]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003fde:	fb02 f106 	mul.w	r1, r2, r6
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	fb02 f205 	mul.w	r2, r2, r5
 8003fe8:	440a      	add	r2, r1
 8003fea:	493a      	ldr	r1, [pc, #232]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003fec:	fba5 0101 	umull	r0, r1, r5, r1
 8003ff0:	1853      	adds	r3, r2, r1
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f04f 0400 	mov.w	r4, #0
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	4623      	mov	r3, r4
 8003ffe:	f7fc f90b 	bl	8000218 <__aeabi_uldivmod>
 8004002:	4603      	mov	r3, r0
 8004004:	460c      	mov	r4, r1
 8004006:	60fb      	str	r3, [r7, #12]
 8004008:	e049      	b.n	800409e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800400a:	4b30      	ldr	r3, [pc, #192]	; (80040cc <HAL_RCC_GetSysClockFreq+0x158>)
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	099b      	lsrs	r3, r3, #6
 8004010:	f04f 0400 	mov.w	r4, #0
 8004014:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004018:	f04f 0200 	mov.w	r2, #0
 800401c:	ea03 0501 	and.w	r5, r3, r1
 8004020:	ea04 0602 	and.w	r6, r4, r2
 8004024:	4629      	mov	r1, r5
 8004026:	4632      	mov	r2, r6
 8004028:	f04f 0300 	mov.w	r3, #0
 800402c:	f04f 0400 	mov.w	r4, #0
 8004030:	0154      	lsls	r4, r2, #5
 8004032:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004036:	014b      	lsls	r3, r1, #5
 8004038:	4619      	mov	r1, r3
 800403a:	4622      	mov	r2, r4
 800403c:	1b49      	subs	r1, r1, r5
 800403e:	eb62 0206 	sbc.w	r2, r2, r6
 8004042:	f04f 0300 	mov.w	r3, #0
 8004046:	f04f 0400 	mov.w	r4, #0
 800404a:	0194      	lsls	r4, r2, #6
 800404c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004050:	018b      	lsls	r3, r1, #6
 8004052:	1a5b      	subs	r3, r3, r1
 8004054:	eb64 0402 	sbc.w	r4, r4, r2
 8004058:	f04f 0100 	mov.w	r1, #0
 800405c:	f04f 0200 	mov.w	r2, #0
 8004060:	00e2      	lsls	r2, r4, #3
 8004062:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004066:	00d9      	lsls	r1, r3, #3
 8004068:	460b      	mov	r3, r1
 800406a:	4614      	mov	r4, r2
 800406c:	195b      	adds	r3, r3, r5
 800406e:	eb44 0406 	adc.w	r4, r4, r6
 8004072:	f04f 0100 	mov.w	r1, #0
 8004076:	f04f 0200 	mov.w	r2, #0
 800407a:	02a2      	lsls	r2, r4, #10
 800407c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004080:	0299      	lsls	r1, r3, #10
 8004082:	460b      	mov	r3, r1
 8004084:	4614      	mov	r4, r2
 8004086:	4618      	mov	r0, r3
 8004088:	4621      	mov	r1, r4
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f04f 0400 	mov.w	r4, #0
 8004090:	461a      	mov	r2, r3
 8004092:	4623      	mov	r3, r4
 8004094:	f7fc f8c0 	bl	8000218 <__aeabi_uldivmod>
 8004098:	4603      	mov	r3, r0
 800409a:	460c      	mov	r4, r1
 800409c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800409e:	4b0b      	ldr	r3, [pc, #44]	; (80040cc <HAL_RCC_GetSysClockFreq+0x158>)
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	0c1b      	lsrs	r3, r3, #16
 80040a4:	f003 0303 	and.w	r3, r3, #3
 80040a8:	3301      	adds	r3, #1
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b6:	60bb      	str	r3, [r7, #8]
      break;
 80040b8:	e002      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040ba:	4b05      	ldr	r3, [pc, #20]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x15c>)
 80040bc:	60bb      	str	r3, [r7, #8]
      break;
 80040be:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040c0:	68bb      	ldr	r3, [r7, #8]
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040ca:	bf00      	nop
 80040cc:	40023800 	.word	0x40023800
 80040d0:	00f42400 	.word	0x00f42400
 80040d4:	017d7840 	.word	0x017d7840

080040d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040d8:	b480      	push	{r7}
 80040da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040dc:	4b03      	ldr	r3, [pc, #12]	; (80040ec <HAL_RCC_GetHCLKFreq+0x14>)
 80040de:	681b      	ldr	r3, [r3, #0]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	20000004 	.word	0x20000004

080040f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80040f4:	f7ff fff0 	bl	80040d8 <HAL_RCC_GetHCLKFreq>
 80040f8:	4601      	mov	r1, r0
 80040fa:	4b05      	ldr	r3, [pc, #20]	; (8004110 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	0a9b      	lsrs	r3, r3, #10
 8004100:	f003 0307 	and.w	r3, r3, #7
 8004104:	4a03      	ldr	r2, [pc, #12]	; (8004114 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004106:	5cd3      	ldrb	r3, [r2, r3]
 8004108:	fa21 f303 	lsr.w	r3, r1, r3
}
 800410c:	4618      	mov	r0, r3
 800410e:	bd80      	pop	{r7, pc}
 8004110:	40023800 	.word	0x40023800
 8004114:	08009c64 	.word	0x08009c64

08004118 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800411c:	f7ff ffdc 	bl	80040d8 <HAL_RCC_GetHCLKFreq>
 8004120:	4601      	mov	r1, r0
 8004122:	4b05      	ldr	r3, [pc, #20]	; (8004138 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	0b5b      	lsrs	r3, r3, #13
 8004128:	f003 0307 	and.w	r3, r3, #7
 800412c:	4a03      	ldr	r2, [pc, #12]	; (800413c <HAL_RCC_GetPCLK2Freq+0x24>)
 800412e:	5cd3      	ldrb	r3, [r2, r3]
 8004130:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004134:	4618      	mov	r0, r3
 8004136:	bd80      	pop	{r7, pc}
 8004138:	40023800 	.word	0x40023800
 800413c:	08009c64 	.word	0x08009c64

08004140 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b088      	sub	sp, #32
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004148:	2300      	movs	r3, #0
 800414a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg1 = 0U;
 800414c:	2300      	movs	r3, #0
 800414e:	617b      	str	r3, [r7, #20]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
 8004150:	2300      	movs	r3, #0
 8004152:	613b      	str	r3, [r7, #16]
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8004154:	2300      	movs	r3, #0
 8004156:	61fb      	str	r3, [r7, #28]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0301 	and.w	r3, r3, #1
 8004160:	2b00      	cmp	r3, #0
 8004162:	d010      	beq.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004164:	4b7a      	ldr	r3, [pc, #488]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004166:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800416a:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	4977      	ldr	r1, [pc, #476]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004174:	4313      	orrs	r3, r2
 8004176:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	69db      	ldr	r3, [r3, #28]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      plli2sused = 1U;
 8004182:	2301      	movs	r3, #1
 8004184:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d010      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004192:	4b6f      	ldr	r3, [pc, #444]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004194:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004198:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	496b      	ldr	r1, [pc, #428]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a1b      	ldr	r3, [r3, #32]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d101      	bne.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      plli2sused = 1U;
 80041b0:	2301      	movs	r3, #1
 80041b2:	61fb      	str	r3, [r7, #28]
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d022      	beq.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
 80041c0:	4b63      	ldr	r3, [pc, #396]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80041c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041c6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041ce:	4960      	ldr	r1, [pc, #384]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      plli2sused = 1U;
 80041de:	2301      	movs	r3, #1
 80041e0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80041ea:	d10c      	bne.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 80041ec:	4b58      	ldr	r3, [pc, #352]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80041ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041f2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	695b      	ldr	r3, [r3, #20]
 80041fa:	3b01      	subs	r3, #1
 80041fc:	021b      	lsls	r3, r3, #8
 80041fe:	4954      	ldr	r1, [pc, #336]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004200:	4313      	orrs	r3, r2
 8004202:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d022      	beq.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
 8004212:	4b4f      	ldr	r3, [pc, #316]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004214:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004218:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004220:	494b      	ldr	r1, [pc, #300]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004222:	4313      	orrs	r3, r2
 8004224:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800422c:	2b00      	cmp	r3, #0
 800422e:	d101      	bne.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004230:	2301      	movs	r3, #1
 8004232:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004238:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800423c:	d10c      	bne.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 800423e:	4b44      	ldr	r3, [pc, #272]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004240:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004244:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	3b01      	subs	r3, #1
 800424e:	021b      	lsls	r3, r3, #8
 8004250:	493f      	ldr	r1, [pc, #252]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004252:	4313      	orrs	r3, r2
 8004254:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0308 	and.w	r3, r3, #8
 8004260:	2b00      	cmp	r3, #0
 8004262:	f000 808a 	beq.w	800437a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004266:	2300      	movs	r3, #0
 8004268:	60fb      	str	r3, [r7, #12]
 800426a:	4b39      	ldr	r3, [pc, #228]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426e:	4a38      	ldr	r2, [pc, #224]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004274:	6413      	str	r3, [r2, #64]	; 0x40
 8004276:	4b36      	ldr	r3, [pc, #216]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004282:	4b34      	ldr	r3, [pc, #208]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a33      	ldr	r2, [pc, #204]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8004288:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800428c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800428e:	f7fd fcc9 	bl	8001c24 <HAL_GetTick>
 8004292:	61b8      	str	r0, [r7, #24]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004294:	e008      	b.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004296:	f7fd fcc5 	bl	8001c24 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d901      	bls.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        return HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	e1d1      	b.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80042a8:	4b2a      	ldr	r3, [pc, #168]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d0f0      	beq.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x156>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042b4:	4b26      	ldr	r3, [pc, #152]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80042b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042bc:	617b      	str	r3, [r7, #20]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d02f      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042cc:	697a      	ldr	r2, [r7, #20]
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d028      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042d2:	4b1f      	ldr	r3, [pc, #124]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80042d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042da:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042dc:	4b1e      	ldr	r3, [pc, #120]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80042de:	2201      	movs	r2, #1
 80042e0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042e2:	4b1d      	ldr	r3, [pc, #116]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80042e8:	4a19      	ldr	r2, [pc, #100]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80042ee:	4b18      	ldr	r3, [pc, #96]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80042f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042f2:	f003 0301 	and.w	r3, r3, #1
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d114      	bne.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80042fa:	f7fd fc93 	bl	8001c24 <HAL_GetTick>
 80042fe:	61b8      	str	r0, [r7, #24]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004300:	e00a      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004302:	f7fd fc8f 	bl	8001c24 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004310:	4293      	cmp	r3, r2
 8004312:	d901      	bls.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e199      	b.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004318:	4b0d      	ldr	r3, [pc, #52]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800431a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b00      	cmp	r3, #0
 8004322:	d0ee      	beq.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004328:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800432c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004330:	d114      	bne.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8004332:	4b07      	ldr	r3, [pc, #28]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004346:	4902      	ldr	r1, [pc, #8]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004348:	4313      	orrs	r3, r2
 800434a:	608b      	str	r3, [r1, #8]
 800434c:	e00c      	b.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x228>
 800434e:	bf00      	nop
 8004350:	40023800 	.word	0x40023800
 8004354:	40007000 	.word	0x40007000
 8004358:	42470e40 	.word	0x42470e40
 800435c:	4b89      	ldr	r3, [pc, #548]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	4a88      	ldr	r2, [pc, #544]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004362:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004366:	6093      	str	r3, [r2, #8]
 8004368:	4b86      	ldr	r3, [pc, #536]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800436a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004370:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004374:	4983      	ldr	r1, [pc, #524]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004376:	4313      	orrs	r3, r2
 8004378:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0304 	and.w	r3, r3, #4
 8004382:	2b00      	cmp	r3, #0
 8004384:	d004      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 800438c:	4b7e      	ldr	r3, [pc, #504]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800438e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0310 	and.w	r3, r3, #16
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00a      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800439c:	4b79      	ldr	r3, [pc, #484]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800439e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043aa:	4976      	ldr	r1, [pc, #472]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0320 	and.w	r3, r3, #32
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d011      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80043be:	4b71      	ldr	r3, [pc, #452]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80043c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043c4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043cc:	496d      	ldr	r1, [pc, #436]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80043dc:	d101      	bne.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    {
      plli2sused = 1U;
 80043de:	2301      	movs	r3, #1
 80043e0:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00a      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80043ee:	4b65      	ldr	r3, [pc, #404]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80043f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043f4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043fc:	4961      	ldr	r1, [pc, #388]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d004      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2b80      	cmp	r3, #128	; 0x80
 8004410:	f040 80c6 	bne.w	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004414:	4b5d      	ldr	r3, [pc, #372]	; (800458c <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8004416:	2200      	movs	r2, #0
 8004418:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800441a:	f7fd fc03 	bl	8001c24 <HAL_GetTick>
 800441e:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004420:	e008      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004422:	f7fd fbff 	bl	8001c24 <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	2b02      	cmp	r3, #2
 800442e:	d901      	bls.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	e10b      	b.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004434:	4b53      	ldr	r3, [pc, #332]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1f0      	bne.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8004440:	4a53      	ldr	r2, [pc, #332]	; (8004590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004446:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0301 	and.w	r3, r3, #1
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d023      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004464:	2b00      	cmp	r3, #0
 8004466:	d003      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x330>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6a1b      	ldr	r3, [r3, #32]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d019      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8004478:	2b00      	cmp	r3, #0
 800447a:	d004      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x346>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004480:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004484:	d00e      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 800448e:	2b00      	cmp	r3, #0
 8004490:	d019      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x386>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004496:	2b00      	cmp	r3, #0
 8004498:	d115      	bne.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x386>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800449e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80044a2:	d110      	bne.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x386>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	019b      	lsls	r3, r3, #6
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	061b      	lsls	r3, r3, #24
 80044b6:	431a      	orrs	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	691b      	ldr	r3, [r3, #16]
 80044bc:	071b      	lsls	r3, r3, #28
 80044be:	4931      	ldr	r1, [pc, #196]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d003      	beq.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x39a>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d009      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x3ae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d026      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d122      	bne.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80044ee:	4b25      	ldr	r3, [pc, #148]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80044f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044f4:	0e1b      	lsrs	r3, r3, #24
 80044f6:	f003 030f 	and.w	r3, r3, #15
 80044fa:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685a      	ldr	r2, [r3, #4]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	019b      	lsls	r3, r3, #6
 8004506:	431a      	orrs	r2, r3
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	061b      	lsls	r3, r3, #24
 800450c:	431a      	orrs	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	071b      	lsls	r3, r3, #28
 8004514:	491b      	ldr	r1, [pc, #108]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004516:	4313      	orrs	r3, r2
 8004518:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
 800451c:	4b19      	ldr	r3, [pc, #100]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800451e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004522:	f023 021f 	bic.w	r2, r3, #31
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	3b01      	subs	r3, #1
 800452c:	4915      	ldr	r1, [pc, #84]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800452e:	4313      	orrs	r3, r2
 8004530:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800453c:	2b00      	cmp	r3, #0
 800453e:	d010      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x422>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685a      	ldr	r2, [r3, #4]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	019b      	lsls	r3, r3, #6
 800454a:	431a      	orrs	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	061b      	lsls	r3, r3, #24
 8004552:	431a      	orrs	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	071b      	lsls	r3, r3, #28
 800455a:	490a      	ldr	r1, [pc, #40]	; (8004584 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800455c:	4313      	orrs	r3, r2
 800455e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004562:	4b0a      	ldr	r3, [pc, #40]	; (800458c <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8004564:	2201      	movs	r2, #1
 8004566:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004568:	f7fd fb5c 	bl	8001c24 <HAL_GetTick>
 800456c:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800456e:	e011      	b.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004570:	f7fd fb58 	bl	8001c24 <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	2b02      	cmp	r3, #2
 800457c:	d90a      	bls.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x454>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e064      	b.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004582:	bf00      	nop
 8004584:	40023800 	.word	0x40023800
 8004588:	424711e0 	.word	0x424711e0
 800458c:	42470068 	.word	0x42470068
 8004590:	424710d8 	.word	0x424710d8
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004594:	4b2f      	ldr	r3, [pc, #188]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d0e7      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x430>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d00a      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045ac:	4b29      	ldr	r3, [pc, #164]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80045ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045b2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ba:	4926      	ldr	r1, [pc, #152]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80045bc:	4313      	orrs	r3, r2
 80045be:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00a      	beq.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80045ce:	4b21      	ldr	r3, [pc, #132]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80045d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045d4:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045dc:	491d      	ldr	r1, [pc, #116]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d00a      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80045f0:	4b18      	ldr	r3, [pc, #96]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80045f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045f6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045fe:	4915      	ldr	r1, [pc, #84]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8004600:	4313      	orrs	r3, r2
 8004602:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00a      	beq.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
 8004612:	4b10      	ldr	r3, [pc, #64]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8004614:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004618:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004620:	490c      	ldr	r1, [pc, #48]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8004622:	4313      	orrs	r3, r2
 8004624:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d00a      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004634:	4b07      	ldr	r3, [pc, #28]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8004636:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800463a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004642:	4904      	ldr	r1, [pc, #16]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8004644:	4313      	orrs	r3, r2
 8004646:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	3720      	adds	r7, #32
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	40023800 	.word	0x40023800

08004658 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004658:	b480      	push	{r7}
 800465a:	b087      	sub	sp, #28
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004660:	2300      	movs	r3, #0
 8004662:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004664:	2300      	movs	r3, #0
 8004666:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004668:	2300      	movs	r3, #0
 800466a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800466c:	2300      	movs	r3, #0
 800466e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d003      	beq.n	800467e <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 8004676:	2b02      	cmp	r3, #2
 8004678:	f000 8098 	beq.w	80047ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800467c:	e12d      	b.n	80048da <HAL_RCCEx_GetPeriphCLKFreq+0x282>
  {
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 800467e:	4b9a      	ldr	r3, [pc, #616]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004680:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004684:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8004688:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004690:	d00c      	beq.n	80046ac <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 8004692:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004696:	d802      	bhi.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00a      	beq.n	80046b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
 800469c:	e082      	b.n	80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 800469e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046a2:	d047      	beq.n	8004734 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80046a4:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80046a8:	d06f      	beq.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0x132>
 80046aa:	e07b      	b.n	80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80046ac:	4b8f      	ldr	r3, [pc, #572]	; (80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80046ae:	617b      	str	r3, [r7, #20]
          break;
 80046b0:	e07b      	b.n	80047aa <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 80046b2:	4b8d      	ldr	r3, [pc, #564]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80046b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046c0:	d109      	bne.n	80046d6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80046c2:	4b89      	ldr	r3, [pc, #548]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80046c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046cc:	4a87      	ldr	r2, [pc, #540]	; (80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80046ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d2:	613b      	str	r3, [r7, #16]
 80046d4:	e019      	b.n	800470a <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80046d6:	4b84      	ldr	r3, [pc, #528]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046e2:	d109      	bne.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80046e4:	4b80      	ldr	r3, [pc, #512]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80046e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046ee:	4a80      	ldr	r2, [pc, #512]	; (80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80046f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f4:	613b      	str	r3, [r7, #16]
 80046f6:	e008      	b.n	800470a <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80046f8:	4b7b      	ldr	r3, [pc, #492]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80046fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004702:	4a7c      	ldr	r2, [pc, #496]	; (80048f4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8004704:	fbb2 f3f3 	udiv	r3, r2, r3
 8004708:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800470a:	4b77      	ldr	r3, [pc, #476]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800470c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004710:	099b      	lsrs	r3, r3, #6
 8004712:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	fb02 f303 	mul.w	r3, r2, r3
 800471c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800471e:	4b72      	ldr	r3, [pc, #456]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004720:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004724:	0f1b      	lsrs	r3, r3, #28
 8004726:	f003 0307 	and.w	r3, r3, #7
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004730:	617b      	str	r3, [r7, #20]
          break;
 8004732:	e03a      	b.n	80047aa <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004734:	4b6c      	ldr	r3, [pc, #432]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800473c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004740:	d108      	bne.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004742:	4b69      	ldr	r3, [pc, #420]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800474a:	4a69      	ldr	r2, [pc, #420]	; (80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800474c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004750:	613b      	str	r3, [r7, #16]
 8004752:	e007      	b.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004754:	4b64      	ldr	r3, [pc, #400]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800475c:	4a65      	ldr	r2, [pc, #404]	; (80048f4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800475e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004762:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8004764:	4b60      	ldr	r3, [pc, #384]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	099b      	lsrs	r3, r3, #6
 800476a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	fb02 f303 	mul.w	r3, r2, r3
 8004774:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8004776:	4b5c      	ldr	r3, [pc, #368]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	0f1b      	lsrs	r3, r3, #28
 800477c:	f003 0307 	and.w	r3, r3, #7
 8004780:	68ba      	ldr	r2, [r7, #8]
 8004782:	fbb2 f3f3 	udiv	r3, r2, r3
 8004786:	617b      	str	r3, [r7, #20]
          break;
 8004788:	e00f      	b.n	80047aa <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800478a:	4b57      	ldr	r3, [pc, #348]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004792:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004796:	d102      	bne.n	800479e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
          {
            frequency = HSE_VALUE;
 8004798:	4b55      	ldr	r3, [pc, #340]	; (80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800479a:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 800479c:	e005      	b.n	80047aa <HAL_RCCEx_GetPeriphCLKFreq+0x152>
            frequency = HSI_VALUE;
 800479e:	4b55      	ldr	r3, [pc, #340]	; (80048f4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80047a0:	617b      	str	r3, [r7, #20]
          break;
 80047a2:	e002      	b.n	80047aa <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80047a4:	2300      	movs	r3, #0
 80047a6:	617b      	str	r3, [r7, #20]
          break;
 80047a8:	bf00      	nop
        }
      }
      break;
 80047aa:	e096      	b.n	80048da <HAL_RCCEx_GetPeriphCLKFreq+0x282>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 80047ac:	4b4e      	ldr	r3, [pc, #312]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80047ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047b2:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 80047b6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047be:	d00c      	beq.n	80047da <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 80047c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047c4:	d802      	bhi.n	80047cc <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00a      	beq.n	80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 80047ca:	e082      	b.n	80048d2 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 80047cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047d0:	d047      	beq.n	8004862 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80047d2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80047d6:	d06f      	beq.n	80048b8 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 80047d8:	e07b      	b.n	80048d2 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80047da:	4b44      	ldr	r3, [pc, #272]	; (80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80047dc:	617b      	str	r3, [r7, #20]
          break;
 80047de:	e07b      	b.n	80048d8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 80047e0:	4b41      	ldr	r3, [pc, #260]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80047e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047ee:	d109      	bne.n	8004804 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80047f0:	4b3d      	ldr	r3, [pc, #244]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80047f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047fa:	4a3c      	ldr	r2, [pc, #240]	; (80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80047fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004800:	613b      	str	r3, [r7, #16]
 8004802:	e019      	b.n	8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004804:	4b38      	ldr	r3, [pc, #224]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800480c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004810:	d109      	bne.n	8004826 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004812:	4b35      	ldr	r3, [pc, #212]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004814:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004818:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800481c:	4a34      	ldr	r2, [pc, #208]	; (80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800481e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004822:	613b      	str	r3, [r7, #16]
 8004824:	e008      	b.n	8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004826:	4b30      	ldr	r3, [pc, #192]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004828:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800482c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004830:	4a30      	ldr	r2, [pc, #192]	; (80048f4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8004832:	fbb2 f3f3 	udiv	r3, r2, r3
 8004836:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004838:	4b2b      	ldr	r3, [pc, #172]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800483a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800483e:	099b      	lsrs	r3, r3, #6
 8004840:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	fb02 f303 	mul.w	r3, r2, r3
 800484a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800484c:	4b26      	ldr	r3, [pc, #152]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800484e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004852:	0f1b      	lsrs	r3, r3, #28
 8004854:	f003 0307 	and.w	r3, r3, #7
 8004858:	68ba      	ldr	r2, [r7, #8]
 800485a:	fbb2 f3f3 	udiv	r3, r2, r3
 800485e:	617b      	str	r3, [r7, #20]
          break;
 8004860:	e03a      	b.n	80048d8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004862:	4b21      	ldr	r3, [pc, #132]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800486a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800486e:	d108      	bne.n	8004882 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004870:	4b1d      	ldr	r3, [pc, #116]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004878:	4a1d      	ldr	r2, [pc, #116]	; (80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800487a:	fbb2 f3f3 	udiv	r3, r2, r3
 800487e:	613b      	str	r3, [r7, #16]
 8004880:	e007      	b.n	8004892 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004882:	4b19      	ldr	r3, [pc, #100]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800488a:	4a1a      	ldr	r2, [pc, #104]	; (80048f4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800488c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004890:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8004892:	4b15      	ldr	r3, [pc, #84]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	099b      	lsrs	r3, r3, #6
 8004898:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	fb02 f303 	mul.w	r3, r2, r3
 80048a2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80048a4:	4b10      	ldr	r3, [pc, #64]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	0f1b      	lsrs	r3, r3, #28
 80048aa:	f003 0307 	and.w	r3, r3, #7
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b4:	617b      	str	r3, [r7, #20]
          break;
 80048b6:	e00f      	b.n	80048d8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80048b8:	4b0b      	ldr	r3, [pc, #44]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048c4:	d102      	bne.n	80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x274>
          {
            frequency = HSE_VALUE;
 80048c6:	4b0a      	ldr	r3, [pc, #40]	; (80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80048c8:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80048ca:	e005      	b.n	80048d8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
            frequency = HSI_VALUE;
 80048cc:	4b09      	ldr	r3, [pc, #36]	; (80048f4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80048ce:	617b      	str	r3, [r7, #20]
          break;
 80048d0:	e002      	b.n	80048d8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
      /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	617b      	str	r3, [r7, #20]
          break;
 80048d6:	bf00      	nop
        }
      }
      break;
 80048d8:	bf00      	nop
    }
  }
  return frequency;
 80048da:	697b      	ldr	r3, [r7, #20]
}
 80048dc:	4618      	mov	r0, r3
 80048de:	371c      	adds	r7, #28
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr
 80048e8:	40023800 	.word	0x40023800
 80048ec:	00bb8000 	.word	0x00bb8000
 80048f0:	017d7840 	.word	0x017d7840
 80048f4:	00f42400 	.word	0x00f42400

080048f8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004900:	2300      	movs	r3, #0
 8004902:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b00      	cmp	r3, #0
 800490e:	d075      	beq.n	80049fc <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004910:	4ba2      	ldr	r3, [pc, #648]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f003 030c 	and.w	r3, r3, #12
 8004918:	2b04      	cmp	r3, #4
 800491a:	d00c      	beq.n	8004936 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800491c:	4b9f      	ldr	r3, [pc, #636]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004924:	2b08      	cmp	r3, #8
 8004926:	d112      	bne.n	800494e <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004928:	4b9c      	ldr	r3, [pc, #624]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004930:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004934:	d10b      	bne.n	800494e <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004936:	4b99      	ldr	r3, [pc, #612]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d05b      	beq.n	80049fa <HAL_RCC_OscConfig+0x102>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d157      	bne.n	80049fa <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e20b      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004956:	d106      	bne.n	8004966 <HAL_RCC_OscConfig+0x6e>
 8004958:	4b90      	ldr	r3, [pc, #576]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a8f      	ldr	r2, [pc, #572]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 800495e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004962:	6013      	str	r3, [r2, #0]
 8004964:	e01d      	b.n	80049a2 <HAL_RCC_OscConfig+0xaa>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800496e:	d10c      	bne.n	800498a <HAL_RCC_OscConfig+0x92>
 8004970:	4b8a      	ldr	r3, [pc, #552]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a89      	ldr	r2, [pc, #548]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004976:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800497a:	6013      	str	r3, [r2, #0]
 800497c:	4b87      	ldr	r3, [pc, #540]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a86      	ldr	r2, [pc, #536]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004982:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004986:	6013      	str	r3, [r2, #0]
 8004988:	e00b      	b.n	80049a2 <HAL_RCC_OscConfig+0xaa>
 800498a:	4b84      	ldr	r3, [pc, #528]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a83      	ldr	r2, [pc, #524]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004990:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004994:	6013      	str	r3, [r2, #0]
 8004996:	4b81      	ldr	r3, [pc, #516]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a80      	ldr	r2, [pc, #512]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 800499c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049a0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d013      	beq.n	80049d2 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049aa:	f7fd f93b 	bl	8001c24 <HAL_GetTick>
 80049ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049b0:	e008      	b.n	80049c4 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049b2:	f7fd f937 	bl	8001c24 <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b64      	cmp	r3, #100	; 0x64
 80049be:	d901      	bls.n	80049c4 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e1d0      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049c4:	4b75      	ldr	r3, [pc, #468]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d0f0      	beq.n	80049b2 <HAL_RCC_OscConfig+0xba>
 80049d0:	e014      	b.n	80049fc <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049d2:	f7fd f927 	bl	8001c24 <HAL_GetTick>
 80049d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049d8:	e008      	b.n	80049ec <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049da:	f7fd f923 	bl	8001c24 <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	2b64      	cmp	r3, #100	; 0x64
 80049e6:	d901      	bls.n	80049ec <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 80049e8:	2303      	movs	r3, #3
 80049ea:	e1bc      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ec:	4b6b      	ldr	r3, [pc, #428]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1f0      	bne.n	80049da <HAL_RCC_OscConfig+0xe2>
 80049f8:	e000      	b.n	80049fc <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049fa:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d063      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004a08:	4b64      	ldr	r3, [pc, #400]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f003 030c 	and.w	r3, r3, #12
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d00b      	beq.n	8004a2c <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a14:	4b61      	ldr	r3, [pc, #388]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004a1c:	2b08      	cmp	r3, #8
 8004a1e:	d11c      	bne.n	8004a5a <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a20:	4b5e      	ldr	r3, [pc, #376]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d116      	bne.n	8004a5a <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a2c:	4b5b      	ldr	r3, [pc, #364]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0302 	and.w	r3, r3, #2
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d005      	beq.n	8004a44 <HAL_RCC_OscConfig+0x14c>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d001      	beq.n	8004a44 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e190      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a44:	4b55      	ldr	r3, [pc, #340]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	00db      	lsls	r3, r3, #3
 8004a52:	4952      	ldr	r1, [pc, #328]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a58:	e03a      	b.n	8004ad0 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d020      	beq.n	8004aa4 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a62:	4b4f      	ldr	r3, [pc, #316]	; (8004ba0 <HAL_RCC_OscConfig+0x2a8>)
 8004a64:	2201      	movs	r2, #1
 8004a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a68:	f7fd f8dc 	bl	8001c24 <HAL_GetTick>
 8004a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a6e:	e008      	b.n	8004a82 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a70:	f7fd f8d8 	bl	8001c24 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d901      	bls.n	8004a82 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e171      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a82:	4b46      	ldr	r3, [pc, #280]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d0f0      	beq.n	8004a70 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a8e:	4b43      	ldr	r3, [pc, #268]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	00db      	lsls	r3, r3, #3
 8004a9c:	493f      	ldr	r1, [pc, #252]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	600b      	str	r3, [r1, #0]
 8004aa2:	e015      	b.n	8004ad0 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004aa4:	4b3e      	ldr	r3, [pc, #248]	; (8004ba0 <HAL_RCC_OscConfig+0x2a8>)
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aaa:	f7fd f8bb 	bl	8001c24 <HAL_GetTick>
 8004aae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ab0:	e008      	b.n	8004ac4 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ab2:	f7fd f8b7 	bl	8001c24 <HAL_GetTick>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	d901      	bls.n	8004ac4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	e150      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ac4:	4b35      	ldr	r3, [pc, #212]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0302 	and.w	r3, r3, #2
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d1f0      	bne.n	8004ab2 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0308 	and.w	r3, r3, #8
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d030      	beq.n	8004b3e <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	695b      	ldr	r3, [r3, #20]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d016      	beq.n	8004b12 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ae4:	4b2f      	ldr	r3, [pc, #188]	; (8004ba4 <HAL_RCC_OscConfig+0x2ac>)
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aea:	f7fd f89b 	bl	8001c24 <HAL_GetTick>
 8004aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004af0:	e008      	b.n	8004b04 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004af2:	f7fd f897 	bl	8001c24 <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d901      	bls.n	8004b04 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e130      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b04:	4b25      	ldr	r3, [pc, #148]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004b06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b08:	f003 0302 	and.w	r3, r3, #2
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d0f0      	beq.n	8004af2 <HAL_RCC_OscConfig+0x1fa>
 8004b10:	e015      	b.n	8004b3e <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b12:	4b24      	ldr	r3, [pc, #144]	; (8004ba4 <HAL_RCC_OscConfig+0x2ac>)
 8004b14:	2200      	movs	r2, #0
 8004b16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b18:	f7fd f884 	bl	8001c24 <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b1e:	e008      	b.n	8004b32 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b20:	f7fd f880 	bl	8001c24 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e119      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b32:	4b1a      	ldr	r3, [pc, #104]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004b34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b36:	f003 0302 	and.w	r3, r3, #2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1f0      	bne.n	8004b20 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 0304 	and.w	r3, r3, #4
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	f000 809f 	beq.w	8004c8a <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b50:	4b12      	ldr	r3, [pc, #72]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d10f      	bne.n	8004b7c <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	60fb      	str	r3, [r7, #12]
 8004b60:	4b0e      	ldr	r3, [pc, #56]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b64:	4a0d      	ldr	r2, [pc, #52]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004b66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b6a:	6413      	str	r3, [r2, #64]	; 0x40
 8004b6c:	4b0b      	ldr	r3, [pc, #44]	; (8004b9c <HAL_RCC_OscConfig+0x2a4>)
 8004b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b74:	60fb      	str	r3, [r7, #12]
 8004b76:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b7c:	4b0a      	ldr	r3, [pc, #40]	; (8004ba8 <HAL_RCC_OscConfig+0x2b0>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d120      	bne.n	8004bca <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b88:	4b07      	ldr	r3, [pc, #28]	; (8004ba8 <HAL_RCC_OscConfig+0x2b0>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a06      	ldr	r2, [pc, #24]	; (8004ba8 <HAL_RCC_OscConfig+0x2b0>)
 8004b8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b94:	f7fd f846 	bl	8001c24 <HAL_GetTick>
 8004b98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b9a:	e010      	b.n	8004bbe <HAL_RCC_OscConfig+0x2c6>
 8004b9c:	40023800 	.word	0x40023800
 8004ba0:	42470000 	.word	0x42470000
 8004ba4:	42470e80 	.word	0x42470e80
 8004ba8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bac:	f7fd f83a 	bl	8001c24 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e0d3      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bbe:	4b6c      	ldr	r3, [pc, #432]	; (8004d70 <HAL_RCC_OscConfig+0x478>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d0f0      	beq.n	8004bac <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d106      	bne.n	8004be0 <HAL_RCC_OscConfig+0x2e8>
 8004bd2:	4b68      	ldr	r3, [pc, #416]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bd6:	4a67      	ldr	r2, [pc, #412]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004bd8:	f043 0301 	orr.w	r3, r3, #1
 8004bdc:	6713      	str	r3, [r2, #112]	; 0x70
 8004bde:	e01c      	b.n	8004c1a <HAL_RCC_OscConfig+0x322>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	2b05      	cmp	r3, #5
 8004be6:	d10c      	bne.n	8004c02 <HAL_RCC_OscConfig+0x30a>
 8004be8:	4b62      	ldr	r3, [pc, #392]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bec:	4a61      	ldr	r2, [pc, #388]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004bee:	f043 0304 	orr.w	r3, r3, #4
 8004bf2:	6713      	str	r3, [r2, #112]	; 0x70
 8004bf4:	4b5f      	ldr	r3, [pc, #380]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004bf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bf8:	4a5e      	ldr	r2, [pc, #376]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004bfa:	f043 0301 	orr.w	r3, r3, #1
 8004bfe:	6713      	str	r3, [r2, #112]	; 0x70
 8004c00:	e00b      	b.n	8004c1a <HAL_RCC_OscConfig+0x322>
 8004c02:	4b5c      	ldr	r3, [pc, #368]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004c04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c06:	4a5b      	ldr	r2, [pc, #364]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004c08:	f023 0301 	bic.w	r3, r3, #1
 8004c0c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c0e:	4b59      	ldr	r3, [pc, #356]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004c10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c12:	4a58      	ldr	r2, [pc, #352]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004c14:	f023 0304 	bic.w	r3, r3, #4
 8004c18:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d015      	beq.n	8004c4e <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c22:	f7fc ffff 	bl	8001c24 <HAL_GetTick>
 8004c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c28:	e00a      	b.n	8004c40 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c2a:	f7fc fffb 	bl	8001c24 <HAL_GetTick>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	1ad3      	subs	r3, r2, r3
 8004c34:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d901      	bls.n	8004c40 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8004c3c:	2303      	movs	r3, #3
 8004c3e:	e092      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c40:	4b4c      	ldr	r3, [pc, #304]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004c42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d0ee      	beq.n	8004c2a <HAL_RCC_OscConfig+0x332>
 8004c4c:	e014      	b.n	8004c78 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c4e:	f7fc ffe9 	bl	8001c24 <HAL_GetTick>
 8004c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c54:	e00a      	b.n	8004c6c <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c56:	f7fc ffe5 	bl	8001c24 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d901      	bls.n	8004c6c <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e07c      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c6c:	4b41      	ldr	r3, [pc, #260]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d1ee      	bne.n	8004c56 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c78:	7dfb      	ldrb	r3, [r7, #23]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d105      	bne.n	8004c8a <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c7e:	4b3d      	ldr	r3, [pc, #244]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c82:	4a3c      	ldr	r2, [pc, #240]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004c84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c88:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d068      	beq.n	8004d64 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c92:	4b38      	ldr	r3, [pc, #224]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f003 030c 	and.w	r3, r3, #12
 8004c9a:	2b08      	cmp	r3, #8
 8004c9c:	d060      	beq.n	8004d60 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d145      	bne.n	8004d32 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ca6:	4b34      	ldr	r3, [pc, #208]	; (8004d78 <HAL_RCC_OscConfig+0x480>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cac:	f7fc ffba 	bl	8001c24 <HAL_GetTick>
 8004cb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cb2:	e008      	b.n	8004cc6 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cb4:	f7fc ffb6 	bl	8001c24 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e04f      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cc6:	4b2b      	ldr	r3, [pc, #172]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1f0      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	69da      	ldr	r2, [r3, #28]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce0:	019b      	lsls	r3, r3, #6
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce8:	085b      	lsrs	r3, r3, #1
 8004cea:	3b01      	subs	r3, #1
 8004cec:	041b      	lsls	r3, r3, #16
 8004cee:	431a      	orrs	r2, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf4:	061b      	lsls	r3, r3, #24
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfc:	071b      	lsls	r3, r3, #28
 8004cfe:	491d      	ldr	r1, [pc, #116]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d04:	4b1c      	ldr	r3, [pc, #112]	; (8004d78 <HAL_RCC_OscConfig+0x480>)
 8004d06:	2201      	movs	r2, #1
 8004d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d0a:	f7fc ff8b 	bl	8001c24 <HAL_GetTick>
 8004d0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d10:	e008      	b.n	8004d24 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d12:	f7fc ff87 	bl	8001c24 <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d901      	bls.n	8004d24 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e020      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d24:	4b13      	ldr	r3, [pc, #76]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d0f0      	beq.n	8004d12 <HAL_RCC_OscConfig+0x41a>
 8004d30:	e018      	b.n	8004d64 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d32:	4b11      	ldr	r3, [pc, #68]	; (8004d78 <HAL_RCC_OscConfig+0x480>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d38:	f7fc ff74 	bl	8001c24 <HAL_GetTick>
 8004d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d3e:	e008      	b.n	8004d52 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d40:	f7fc ff70 	bl	8001c24 <HAL_GetTick>
 8004d44:	4602      	mov	r2, r0
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	1ad3      	subs	r3, r2, r3
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d901      	bls.n	8004d52 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e009      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d52:	4b08      	ldr	r3, [pc, #32]	; (8004d74 <HAL_RCC_OscConfig+0x47c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d1f0      	bne.n	8004d40 <HAL_RCC_OscConfig+0x448>
 8004d5e:	e001      	b.n	8004d64 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e000      	b.n	8004d66 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3718      	adds	r7, #24
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	40007000 	.word	0x40007000
 8004d74:	40023800 	.word	0x40023800
 8004d78:	42470060 	.word	0x42470060

08004d7c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b082      	sub	sp, #8
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e022      	b.n	8004dd4 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d105      	bne.n	8004da6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f7fc fd0b 	bl	80017bc <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2203      	movs	r2, #3
 8004daa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 f814 	bl	8004ddc <HAL_SD_InitCard>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e00a      	b.n	8004dd4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2201      	movs	r2, #1
 8004dce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3708      	adds	r7, #8
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004ddc:	b5b0      	push	{r4, r5, r7, lr}
 8004dde:	b08e      	sub	sp, #56	; 0x38
 8004de0:	af04      	add	r7, sp, #16
 8004de2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004de4:	2300      	movs	r3, #0
 8004de6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004de8:	2300      	movs	r3, #0
 8004dea:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004dec:	2300      	movs	r3, #0
 8004dee:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004df0:	2300      	movs	r3, #0
 8004df2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004df4:	2300      	movs	r3, #0
 8004df6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004df8:	2376      	movs	r3, #118	; 0x76
 8004dfa:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681d      	ldr	r5, [r3, #0]
 8004e00:	466c      	mov	r4, sp
 8004e02:	f107 0314 	add.w	r3, r7, #20
 8004e06:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004e0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004e0e:	f107 0308 	add.w	r3, r7, #8
 8004e12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e14:	4628      	mov	r0, r5
 8004e16:	f001 fa4b 	bl	80062b0 <SDIO_Init>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8004e20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d001      	beq.n	8004e2c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e031      	b.n	8004e90 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004e2c:	4b1a      	ldr	r3, [pc, #104]	; (8004e98 <HAL_SD_InitCard+0xbc>)
 8004e2e:	2200      	movs	r2, #0
 8004e30:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4618      	mov	r0, r3
 8004e38:	f001 fa72 	bl	8006320 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004e3c:	4b16      	ldr	r3, [pc, #88]	; (8004e98 <HAL_SD_InitCard+0xbc>)
 8004e3e:	2201      	movs	r2, #1
 8004e40:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f000 fb18 	bl	8005478 <SD_PowerON>
 8004e48:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e4a:	6a3b      	ldr	r3, [r7, #32]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00b      	beq.n	8004e68 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e5c:	6a3b      	ldr	r3, [r7, #32]
 8004e5e:	431a      	orrs	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e013      	b.n	8004e90 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f000 fa37 	bl	80052dc <SD_InitCard>
 8004e6e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e70:	6a3b      	ldr	r3, [r7, #32]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d00b      	beq.n	8004e8e <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2201      	movs	r2, #1
 8004e7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e82:	6a3b      	ldr	r3, [r7, #32]
 8004e84:	431a      	orrs	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e000      	b.n	8004e90 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3728      	adds	r7, #40	; 0x28
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bdb0      	pop	{r4, r5, r7, pc}
 8004e98:	422580a0 	.word	0x422580a0

08004e9c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004eaa:	0f9b      	lsrs	r3, r3, #30
 8004eac:	b2da      	uxtb	r2, r3
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004eb6:	0e9b      	lsrs	r3, r3, #26
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	f003 030f 	and.w	r3, r3, #15
 8004ebe:	b2da      	uxtb	r2, r3
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ec8:	0e1b      	lsrs	r3, r3, #24
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	f003 0303 	and.w	r3, r3, #3
 8004ed0:	b2da      	uxtb	r2, r3
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004eda:	0c1b      	lsrs	r3, r3, #16
 8004edc:	b2da      	uxtb	r2, r3
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ee6:	0a1b      	lsrs	r3, r3, #8
 8004ee8:	b2da      	uxtb	r2, r3
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ef2:	b2da      	uxtb	r2, r3
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004efc:	0d1b      	lsrs	r3, r3, #20
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f08:	0c1b      	lsrs	r3, r3, #16
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	f003 030f 	and.w	r3, r3, #15
 8004f10:	b2da      	uxtb	r2, r3
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f1a:	0bdb      	lsrs	r3, r3, #15
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	b2da      	uxtb	r2, r3
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f2c:	0b9b      	lsrs	r3, r3, #14
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	f003 0301 	and.w	r3, r3, #1
 8004f34:	b2da      	uxtb	r2, r3
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f3e:	0b5b      	lsrs	r3, r3, #13
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	f003 0301 	and.w	r3, r3, #1
 8004f46:	b2da      	uxtb	r2, r3
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f50:	0b1b      	lsrs	r3, r3, #12
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	b2da      	uxtb	r2, r3
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	2200      	movs	r2, #0
 8004f62:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d163      	bne.n	8005034 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f70:	009a      	lsls	r2, r3, #2
 8004f72:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004f76:	4013      	ands	r3, r2
 8004f78:	687a      	ldr	r2, [r7, #4]
 8004f7a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004f7c:	0f92      	lsrs	r2, r2, #30
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f88:	0edb      	lsrs	r3, r3, #27
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	f003 0307 	and.w	r3, r3, #7
 8004f90:	b2da      	uxtb	r2, r3
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f9a:	0e1b      	lsrs	r3, r3, #24
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	f003 0307 	and.w	r3, r3, #7
 8004fa2:	b2da      	uxtb	r2, r3
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fac:	0d5b      	lsrs	r3, r3, #21
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	f003 0307 	and.w	r3, r3, #7
 8004fb4:	b2da      	uxtb	r2, r3
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fbe:	0c9b      	lsrs	r3, r3, #18
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	f003 0307 	and.w	r3, r3, #7
 8004fc6:	b2da      	uxtb	r2, r3
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fd0:	0bdb      	lsrs	r3, r3, #15
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	f003 0307 	and.w	r3, r3, #7
 8004fd8:	b2da      	uxtb	r2, r3
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	691b      	ldr	r3, [r3, #16]
 8004fe2:	1c5a      	adds	r2, r3, #1
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	7e1b      	ldrb	r3, [r3, #24]
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	f003 0307 	and.w	r3, r3, #7
 8004ff2:	3302      	adds	r3, #2
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004ffe:	fb02 f203 	mul.w	r2, r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	7a1b      	ldrb	r3, [r3, #8]
 800500a:	b2db      	uxtb	r3, r3
 800500c:	f003 030f 	and.w	r3, r3, #15
 8005010:	2201      	movs	r2, #1
 8005012:	409a      	lsls	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005020:	0a52      	lsrs	r2, r2, #9
 8005022:	fb02 f203 	mul.w	r2, r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005030:	661a      	str	r2, [r3, #96]	; 0x60
 8005032:	e031      	b.n	8005098 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005038:	2b01      	cmp	r3, #1
 800503a:	d11d      	bne.n	8005078 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005040:	041b      	lsls	r3, r3, #16
 8005042:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800504a:	0c1b      	lsrs	r3, r3, #16
 800504c:	431a      	orrs	r2, r3
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	3301      	adds	r3, #1
 8005058:	029a      	lsls	r2, r3, #10
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f44f 7200 	mov.w	r2, #512	; 0x200
 800506c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	661a      	str	r2, [r3, #96]	; 0x60
 8005076:	e00f      	b.n	8005098 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a58      	ldr	r2, [pc, #352]	; (80051e0 <HAL_SD_GetCardCSD+0x344>)
 800507e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005084:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e09d      	b.n	80051d4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800509c:	0b9b      	lsrs	r3, r3, #14
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050ae:	09db      	lsrs	r3, r3, #7
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80050b6:	b2da      	uxtb	r2, r3
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80050c6:	b2da      	uxtb	r2, r3
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050d0:	0fdb      	lsrs	r3, r3, #31
 80050d2:	b2da      	uxtb	r2, r3
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050dc:	0f5b      	lsrs	r3, r3, #29
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	f003 0303 	and.w	r3, r3, #3
 80050e4:	b2da      	uxtb	r2, r3
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ee:	0e9b      	lsrs	r3, r3, #26
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	f003 0307 	and.w	r3, r3, #7
 80050f6:	b2da      	uxtb	r2, r3
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005100:	0d9b      	lsrs	r3, r3, #22
 8005102:	b2db      	uxtb	r3, r3
 8005104:	f003 030f 	and.w	r3, r3, #15
 8005108:	b2da      	uxtb	r2, r3
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005112:	0d5b      	lsrs	r3, r3, #21
 8005114:	b2db      	uxtb	r3, r3
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	b2da      	uxtb	r2, r3
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800512e:	0c1b      	lsrs	r3, r3, #16
 8005130:	b2db      	uxtb	r3, r3
 8005132:	f003 0301 	and.w	r3, r3, #1
 8005136:	b2da      	uxtb	r2, r3
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005142:	0bdb      	lsrs	r3, r3, #15
 8005144:	b2db      	uxtb	r3, r3
 8005146:	f003 0301 	and.w	r3, r3, #1
 800514a:	b2da      	uxtb	r2, r3
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005156:	0b9b      	lsrs	r3, r3, #14
 8005158:	b2db      	uxtb	r3, r3
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	b2da      	uxtb	r2, r3
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800516a:	0b5b      	lsrs	r3, r3, #13
 800516c:	b2db      	uxtb	r3, r3
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	b2da      	uxtb	r2, r3
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800517e:	0b1b      	lsrs	r3, r3, #12
 8005180:	b2db      	uxtb	r3, r3
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	b2da      	uxtb	r2, r3
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005192:	0a9b      	lsrs	r3, r3, #10
 8005194:	b2db      	uxtb	r3, r3
 8005196:	f003 0303 	and.w	r3, r3, #3
 800519a:	b2da      	uxtb	r2, r3
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051a6:	0a1b      	lsrs	r3, r3, #8
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	f003 0303 	and.w	r3, r3, #3
 80051ae:	b2da      	uxtb	r2, r3
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ba:	085b      	lsrs	r3, r3, #1
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	370c      	adds	r7, #12
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	004005ff 	.word	0x004005ff

080051e4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80051e4:	b5b0      	push	{r4, r5, r7, lr}
 80051e6:	b08e      	sub	sp, #56	; 0x38
 80051e8:	af04      	add	r7, sp, #16
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2203      	movs	r2, #3
 80051f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051fa:	2b03      	cmp	r3, #3
 80051fc:	d02e      	beq.n	800525c <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005204:	d106      	bne.n	8005214 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800520a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	639a      	str	r2, [r3, #56]	; 0x38
 8005212:	e029      	b.n	8005268 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800521a:	d10a      	bne.n	8005232 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f000 f9b9 	bl	8005594 <SD_WideBus_Enable>
 8005222:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522a:	431a      	orrs	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	639a      	str	r2, [r3, #56]	; 0x38
 8005230:	e01a      	b.n	8005268 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d10a      	bne.n	800524e <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 f9f6 	bl	800562a <SD_WideBus_Disable>
 800523e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005246:	431a      	orrs	r2, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	639a      	str	r2, [r3, #56]	; 0x38
 800524c:	e00c      	b.n	8005268 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005252:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	639a      	str	r2, [r3, #56]	; 0x38
 800525a:	e005      	b.n	8005268 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005260:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800526c:	2b00      	cmp	r3, #0
 800526e:	d009      	beq.n	8005284 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a18      	ldr	r2, [pc, #96]	; (80052d8 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8005276:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e024      	b.n	80052ce <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	699b      	ldr	r3, [r3, #24]
 80052a4:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681d      	ldr	r5, [r3, #0]
 80052aa:	466c      	mov	r4, sp
 80052ac:	f107 0318 	add.w	r3, r7, #24
 80052b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80052b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80052b8:	f107 030c 	add.w	r3, r7, #12
 80052bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80052be:	4628      	mov	r0, r5
 80052c0:	f000 fff6 	bl	80062b0 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3728      	adds	r7, #40	; 0x28
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bdb0      	pop	{r4, r5, r7, pc}
 80052d6:	bf00      	nop
 80052d8:	004005ff 	.word	0x004005ff

080052dc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80052dc:	b5b0      	push	{r4, r5, r7, lr}
 80052de:	b094      	sub	sp, #80	; 0x50
 80052e0:	af04      	add	r7, sp, #16
 80052e2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80052e4:	2301      	movs	r3, #1
 80052e6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4618      	mov	r0, r3
 80052ee:	f001 f826 	bl	800633e <SDIO_GetPowerState>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d102      	bne.n	80052fe <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80052f8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80052fc:	e0b7      	b.n	800546e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005302:	2b03      	cmp	r3, #3
 8005304:	d02f      	beq.n	8005366 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4618      	mov	r0, r3
 800530c:	f001 f9a5 	bl	800665a <SDMMC_CmdSendCID>
 8005310:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005312:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005314:	2b00      	cmp	r3, #0
 8005316:	d001      	beq.n	800531c <SD_InitCard+0x40>
    {
      return errorstate;
 8005318:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800531a:	e0a8      	b.n	800546e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2100      	movs	r1, #0
 8005322:	4618      	mov	r0, r3
 8005324:	f001 f850 	bl	80063c8 <SDIO_GetResponse>
 8005328:	4602      	mov	r2, r0
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2104      	movs	r1, #4
 8005334:	4618      	mov	r0, r3
 8005336:	f001 f847 	bl	80063c8 <SDIO_GetResponse>
 800533a:	4602      	mov	r2, r0
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2108      	movs	r1, #8
 8005346:	4618      	mov	r0, r3
 8005348:	f001 f83e 	bl	80063c8 <SDIO_GetResponse>
 800534c:	4602      	mov	r2, r0
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	210c      	movs	r1, #12
 8005358:	4618      	mov	r0, r3
 800535a:	f001 f835 	bl	80063c8 <SDIO_GetResponse>
 800535e:	4602      	mov	r2, r0
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800536a:	2b03      	cmp	r3, #3
 800536c:	d00d      	beq.n	800538a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f107 020e 	add.w	r2, r7, #14
 8005376:	4611      	mov	r1, r2
 8005378:	4618      	mov	r0, r3
 800537a:	f001 f9ab 	bl	80066d4 <SDMMC_CmdSetRelAdd>
 800537e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005382:	2b00      	cmp	r3, #0
 8005384:	d001      	beq.n	800538a <SD_InitCard+0xae>
    {
      return errorstate;
 8005386:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005388:	e071      	b.n	800546e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800538e:	2b03      	cmp	r3, #3
 8005390:	d036      	beq.n	8005400 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005392:	89fb      	ldrh	r3, [r7, #14]
 8005394:	461a      	mov	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053a2:	041b      	lsls	r3, r3, #16
 80053a4:	4619      	mov	r1, r3
 80053a6:	4610      	mov	r0, r2
 80053a8:	f001 f975 	bl	8006696 <SDMMC_CmdSendCSD>
 80053ac:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80053ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d001      	beq.n	80053b8 <SD_InitCard+0xdc>
    {
      return errorstate;
 80053b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053b6:	e05a      	b.n	800546e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	2100      	movs	r1, #0
 80053be:	4618      	mov	r0, r3
 80053c0:	f001 f802 	bl	80063c8 <SDIO_GetResponse>
 80053c4:	4602      	mov	r2, r0
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2104      	movs	r1, #4
 80053d0:	4618      	mov	r0, r3
 80053d2:	f000 fff9 	bl	80063c8 <SDIO_GetResponse>
 80053d6:	4602      	mov	r2, r0
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2108      	movs	r1, #8
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 fff0 	bl	80063c8 <SDIO_GetResponse>
 80053e8:	4602      	mov	r2, r0
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	210c      	movs	r1, #12
 80053f4:	4618      	mov	r0, r3
 80053f6:	f000 ffe7 	bl	80063c8 <SDIO_GetResponse>
 80053fa:	4602      	mov	r2, r0
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2104      	movs	r1, #4
 8005406:	4618      	mov	r0, r3
 8005408:	f000 ffde 	bl	80063c8 <SDIO_GetResponse>
 800540c:	4603      	mov	r3, r0
 800540e:	0d1a      	lsrs	r2, r3, #20
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005414:	f107 0310 	add.w	r3, r7, #16
 8005418:	4619      	mov	r1, r3
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f7ff fd3e 	bl	8004e9c <HAL_SD_GetCardCSD>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d002      	beq.n	800542c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005426:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800542a:	e020      	b.n	800546e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6819      	ldr	r1, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005434:	041b      	lsls	r3, r3, #16
 8005436:	f04f 0400 	mov.w	r4, #0
 800543a:	461a      	mov	r2, r3
 800543c:	4623      	mov	r3, r4
 800543e:	4608      	mov	r0, r1
 8005440:	f001 f823 	bl	800648a <SDMMC_CmdSelDesel>
 8005444:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005446:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005448:	2b00      	cmp	r3, #0
 800544a:	d001      	beq.n	8005450 <SD_InitCard+0x174>
  {
    return errorstate;
 800544c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800544e:	e00e      	b.n	800546e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681d      	ldr	r5, [r3, #0]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	466c      	mov	r4, sp
 8005458:	f103 0210 	add.w	r2, r3, #16
 800545c:	ca07      	ldmia	r2, {r0, r1, r2}
 800545e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005462:	3304      	adds	r3, #4
 8005464:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005466:	4628      	mov	r0, r5
 8005468:	f000 ff22 	bl	80062b0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3740      	adds	r7, #64	; 0x40
 8005472:	46bd      	mov	sp, r7
 8005474:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005478 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b086      	sub	sp, #24
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005484:	2300      	movs	r3, #0
 8005486:	617b      	str	r3, [r7, #20]
 8005488:	2300      	movs	r3, #0
 800548a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4618      	mov	r0, r3
 8005492:	f001 f81d 	bl	80064d0 <SDMMC_CmdGoIdleState>
 8005496:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d001      	beq.n	80054a2 <SD_PowerON+0x2a>
  {
    return errorstate;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	e072      	b.n	8005588 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4618      	mov	r0, r3
 80054a8:	f001 f830 	bl	800650c <SDMMC_CmdOperCond>
 80054ac:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00d      	beq.n	80054d0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4618      	mov	r0, r3
 80054c0:	f001 f806 	bl	80064d0 <SDMMC_CmdGoIdleState>
 80054c4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d004      	beq.n	80054d6 <SD_PowerON+0x5e>
    {
      return errorstate;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	e05b      	b.n	8005588 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d137      	bne.n	800554e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	2100      	movs	r1, #0
 80054e4:	4618      	mov	r0, r3
 80054e6:	f001 f830 	bl	800654a <SDMMC_CmdAppCommand>
 80054ea:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d02d      	beq.n	800554e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80054f2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80054f6:	e047      	b.n	8005588 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2100      	movs	r1, #0
 80054fe:	4618      	mov	r0, r3
 8005500:	f001 f823 	bl	800654a <SDMMC_CmdAppCommand>
 8005504:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d001      	beq.n	8005510 <SD_PowerON+0x98>
    {
      return errorstate;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	e03b      	b.n	8005588 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	491e      	ldr	r1, [pc, #120]	; (8005590 <SD_PowerON+0x118>)
 8005516:	4618      	mov	r0, r3
 8005518:	f001 f839 	bl	800658e <SDMMC_CmdAppOperCommand>
 800551c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d002      	beq.n	800552a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005524:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005528:	e02e      	b.n	8005588 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2100      	movs	r1, #0
 8005530:	4618      	mov	r0, r3
 8005532:	f000 ff49 	bl	80063c8 <SDIO_GetResponse>
 8005536:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	0fdb      	lsrs	r3, r3, #31
 800553c:	2b01      	cmp	r3, #1
 800553e:	d101      	bne.n	8005544 <SD_PowerON+0xcc>
 8005540:	2301      	movs	r3, #1
 8005542:	e000      	b.n	8005546 <SD_PowerON+0xce>
 8005544:	2300      	movs	r3, #0
 8005546:	613b      	str	r3, [r7, #16]

    count++;
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	3301      	adds	r3, #1
 800554c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005554:	4293      	cmp	r3, r2
 8005556:	d802      	bhi.n	800555e <SD_PowerON+0xe6>
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d0cc      	beq.n	80054f8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005564:	4293      	cmp	r3, r2
 8005566:	d902      	bls.n	800556e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005568:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800556c:	e00c      	b.n	8005588 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d003      	beq.n	8005580 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	645a      	str	r2, [r3, #68]	; 0x44
 800557e:	e002      	b.n	8005586 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005586:	2300      	movs	r3, #0
}
 8005588:	4618      	mov	r0, r3
 800558a:	3718      	adds	r7, #24
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}
 8005590:	c1100000 	.word	0xc1100000

08005594 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800559c:	2300      	movs	r3, #0
 800559e:	60fb      	str	r3, [r7, #12]
 80055a0:	2300      	movs	r3, #0
 80055a2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2100      	movs	r1, #0
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 ff0c 	bl	80063c8 <SDIO_GetResponse>
 80055b0:	4603      	mov	r3, r0
 80055b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80055ba:	d102      	bne.n	80055c2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80055bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80055c0:	e02f      	b.n	8005622 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80055c2:	f107 030c 	add.w	r3, r7, #12
 80055c6:	4619      	mov	r1, r3
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f000 f879 	bl	80056c0 <SD_FindSCR>
 80055ce:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d001      	beq.n	80055da <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	e023      	b.n	8005622 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d01c      	beq.n	800561e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ec:	041b      	lsls	r3, r3, #16
 80055ee:	4619      	mov	r1, r3
 80055f0:	4610      	mov	r0, r2
 80055f2:	f000 ffaa 	bl	800654a <SDMMC_CmdAppCommand>
 80055f6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d001      	beq.n	8005602 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	e00f      	b.n	8005622 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	2102      	movs	r1, #2
 8005608:	4618      	mov	r0, r3
 800560a:	f000 ffe3 	bl	80065d4 <SDMMC_CmdBusWidth>
 800560e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d001      	beq.n	800561a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	e003      	b.n	8005622 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800561a:	2300      	movs	r3, #0
 800561c:	e001      	b.n	8005622 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800561e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005622:	4618      	mov	r0, r3
 8005624:	3718      	adds	r7, #24
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800562a:	b580      	push	{r7, lr}
 800562c:	b086      	sub	sp, #24
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005632:	2300      	movs	r3, #0
 8005634:	60fb      	str	r3, [r7, #12]
 8005636:	2300      	movs	r3, #0
 8005638:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	2100      	movs	r1, #0
 8005640:	4618      	mov	r0, r3
 8005642:	f000 fec1 	bl	80063c8 <SDIO_GetResponse>
 8005646:	4603      	mov	r3, r0
 8005648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800564c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005650:	d102      	bne.n	8005658 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005652:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005656:	e02f      	b.n	80056b8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005658:	f107 030c 	add.w	r3, r7, #12
 800565c:	4619      	mov	r1, r3
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f82e 	bl	80056c0 <SD_FindSCR>
 8005664:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d001      	beq.n	8005670 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	e023      	b.n	80056b8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005676:	2b00      	cmp	r3, #0
 8005678:	d01c      	beq.n	80056b4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005682:	041b      	lsls	r3, r3, #16
 8005684:	4619      	mov	r1, r3
 8005686:	4610      	mov	r0, r2
 8005688:	f000 ff5f 	bl	800654a <SDMMC_CmdAppCommand>
 800568c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d001      	beq.n	8005698 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	e00f      	b.n	80056b8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2100      	movs	r1, #0
 800569e:	4618      	mov	r0, r3
 80056a0:	f000 ff98 	bl	80065d4 <SDMMC_CmdBusWidth>
 80056a4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d001      	beq.n	80056b0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	e003      	b.n	80056b8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80056b0:	2300      	movs	r3, #0
 80056b2:	e001      	b.n	80056b8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80056b4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3718      	adds	r7, #24
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}

080056c0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80056c0:	b590      	push	{r4, r7, lr}
 80056c2:	b08f      	sub	sp, #60	; 0x3c
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80056ca:	f7fc faab 	bl	8001c24 <HAL_GetTick>
 80056ce:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80056d0:	2300      	movs	r3, #0
 80056d2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80056d4:	2300      	movs	r3, #0
 80056d6:	60bb      	str	r3, [r7, #8]
 80056d8:	2300      	movs	r3, #0
 80056da:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2108      	movs	r1, #8
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 fead 	bl	8006446 <SDMMC_CmdBlockLength>
 80056ec:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80056ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d001      	beq.n	80056f8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80056f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056f6:	e0a9      	b.n	800584c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005700:	041b      	lsls	r3, r3, #16
 8005702:	4619      	mov	r1, r3
 8005704:	4610      	mov	r0, r2
 8005706:	f000 ff20 	bl	800654a <SDMMC_CmdAppCommand>
 800570a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800570c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800570e:	2b00      	cmp	r3, #0
 8005710:	d001      	beq.n	8005716 <SD_FindSCR+0x56>
  {
    return errorstate;
 8005712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005714:	e09a      	b.n	800584c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005716:	f04f 33ff 	mov.w	r3, #4294967295
 800571a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800571c:	2308      	movs	r3, #8
 800571e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8005720:	2330      	movs	r3, #48	; 0x30
 8005722:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005724:	2302      	movs	r3, #2
 8005726:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005728:	2300      	movs	r3, #0
 800572a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800572c:	2301      	movs	r3, #1
 800572e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f107 0210 	add.w	r2, r7, #16
 8005738:	4611      	mov	r1, r2
 800573a:	4618      	mov	r0, r3
 800573c:	f000 fe57 	bl	80063ee <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4618      	mov	r0, r3
 8005746:	f000 ff67 	bl	8006618 <SDMMC_CmdSendSCR>
 800574a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800574c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800574e:	2b00      	cmp	r3, #0
 8005750:	d022      	beq.n	8005798 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8005752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005754:	e07a      	b.n	800584c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800575c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005760:	2b00      	cmp	r3, #0
 8005762:	d00e      	beq.n	8005782 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6819      	ldr	r1, [r3, #0]
 8005768:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	f107 0208 	add.w	r2, r7, #8
 8005770:	18d4      	adds	r4, r2, r3
 8005772:	4608      	mov	r0, r1
 8005774:	f000 fdc7 	bl	8006306 <SDIO_ReadFIFO>
 8005778:	4603      	mov	r3, r0
 800577a:	6023      	str	r3, [r4, #0]
      index++;
 800577c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800577e:	3301      	adds	r3, #1
 8005780:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8005782:	f7fc fa4f 	bl	8001c24 <HAL_GetTick>
 8005786:	4602      	mov	r2, r0
 8005788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800578a:	1ad3      	subs	r3, r2, r3
 800578c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005790:	d102      	bne.n	8005798 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8005792:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005796:	e059      	b.n	800584c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800579e:	f240 432a 	movw	r3, #1066	; 0x42a
 80057a2:	4013      	ands	r3, r2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d0d6      	beq.n	8005756 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ae:	f003 0308 	and.w	r3, r3, #8
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d005      	beq.n	80057c2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2208      	movs	r2, #8
 80057bc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80057be:	2308      	movs	r3, #8
 80057c0:	e044      	b.n	800584c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057c8:	f003 0302 	and.w	r3, r3, #2
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d005      	beq.n	80057dc <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2202      	movs	r2, #2
 80057d6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80057d8:	2302      	movs	r3, #2
 80057da:	e037      	b.n	800584c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057e2:	f003 0320 	and.w	r3, r3, #32
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d005      	beq.n	80057f6 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	2220      	movs	r2, #32
 80057f0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80057f2:	2320      	movs	r3, #32
 80057f4:	e02a      	b.n	800584c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f240 523a 	movw	r2, #1338	; 0x53a
 80057fe:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	061a      	lsls	r2, r3, #24
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	021b      	lsls	r3, r3, #8
 8005808:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800580c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	0a1b      	lsrs	r3, r3, #8
 8005812:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005816:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	0e1b      	lsrs	r3, r3, #24
 800581c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800581e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005820:	601a      	str	r2, [r3, #0]
    scr++;
 8005822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005824:	3304      	adds	r3, #4
 8005826:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	061a      	lsls	r2, r3, #24
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	021b      	lsls	r3, r3, #8
 8005830:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005834:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	0a1b      	lsrs	r3, r3, #8
 800583a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800583e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	0e1b      	lsrs	r3, r3, #24
 8005844:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005848:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	373c      	adds	r7, #60	; 0x3c
 8005850:	46bd      	mov	sp, r7
 8005852:	bd90      	pop	{r4, r7, pc}

08005854 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d101      	bne.n	800586a <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e034      	b.n	80058d4 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2b00      	cmp	r3, #0
 8005874:	d106      	bne.n	8005884 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800587e:	68f8      	ldr	r0, [r7, #12]
 8005880:	f7fc f8f2 	bl	8001a68 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	3308      	adds	r3, #8
 800588c:	4619      	mov	r1, r3
 800588e:	4610      	mov	r0, r2
 8005890:	f000 fc0a 	bl	80060a8 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6818      	ldr	r0, [r3, #0]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	461a      	mov	r2, r3
 800589e:	68b9      	ldr	r1, [r7, #8]
 80058a0:	f000 fc72 	bl	8006188 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6858      	ldr	r0, [r3, #4]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058b0:	6879      	ldr	r1, [r7, #4]
 80058b2:	f000 fcbd 	bl	8006230 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68fa      	ldr	r2, [r7, #12]
 80058bc:	6892      	ldr	r2, [r2, #8]
 80058be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	6892      	ldr	r2, [r2, #8]
 80058ca:	f041 0101 	orr.w	r1, r1, #1
 80058ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80058d2:	2300      	movs	r3, #0
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d101      	bne.n	80058ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e03f      	b.n	800596e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d106      	bne.n	8005908 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f7fb ffc2 	bl	800188c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2224      	movs	r2, #36	; 0x24
 800590c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68da      	ldr	r2, [r3, #12]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800591e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 f829 	bl	8005978 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	691a      	ldr	r2, [r3, #16]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005934:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	695a      	ldr	r2, [r3, #20]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005944:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68da      	ldr	r2, [r3, #12]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005954:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2220      	movs	r2, #32
 8005968:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800596c:	2300      	movs	r3, #0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3708      	adds	r7, #8
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
	...

08005978 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800597c:	b085      	sub	sp, #20
 800597e:	af00      	add	r7, sp, #0
 8005980:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	68da      	ldr	r2, [r3, #12]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	430a      	orrs	r2, r1
 8005996:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	689a      	ldr	r2, [r3, #8]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	691b      	ldr	r3, [r3, #16]
 80059a0:	431a      	orrs	r2, r3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	69db      	ldr	r3, [r3, #28]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80059ba:	f023 030c 	bic.w	r3, r3, #12
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	6812      	ldr	r2, [r2, #0]
 80059c2:	68f9      	ldr	r1, [r7, #12]
 80059c4:	430b      	orrs	r3, r1
 80059c6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	699a      	ldr	r2, [r3, #24]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	430a      	orrs	r2, r1
 80059dc:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	69db      	ldr	r3, [r3, #28]
 80059e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059e6:	f040 8199 	bne.w	8005d1c <UART_SetConfig+0x3a4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4ac6      	ldr	r2, [pc, #792]	; (8005d08 <UART_SetConfig+0x390>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d00f      	beq.n	8005a14 <UART_SetConfig+0x9c>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4ac4      	ldr	r2, [pc, #784]	; (8005d0c <UART_SetConfig+0x394>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d00a      	beq.n	8005a14 <UART_SetConfig+0x9c>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4ac3      	ldr	r2, [pc, #780]	; (8005d10 <UART_SetConfig+0x398>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d005      	beq.n	8005a14 <UART_SetConfig+0x9c>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4ac1      	ldr	r2, [pc, #772]	; (8005d14 <UART_SetConfig+0x39c>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	f040 80bd 	bne.w	8005b8e <UART_SetConfig+0x216>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a14:	f7fe fb80 	bl	8004118 <HAL_RCC_GetPCLK2Freq>
 8005a18:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	461d      	mov	r5, r3
 8005a1e:	f04f 0600 	mov.w	r6, #0
 8005a22:	46a8      	mov	r8, r5
 8005a24:	46b1      	mov	r9, r6
 8005a26:	eb18 0308 	adds.w	r3, r8, r8
 8005a2a:	eb49 0409 	adc.w	r4, r9, r9
 8005a2e:	4698      	mov	r8, r3
 8005a30:	46a1      	mov	r9, r4
 8005a32:	eb18 0805 	adds.w	r8, r8, r5
 8005a36:	eb49 0906 	adc.w	r9, r9, r6
 8005a3a:	f04f 0100 	mov.w	r1, #0
 8005a3e:	f04f 0200 	mov.w	r2, #0
 8005a42:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005a46:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005a4a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005a4e:	4688      	mov	r8, r1
 8005a50:	4691      	mov	r9, r2
 8005a52:	eb18 0005 	adds.w	r0, r8, r5
 8005a56:	eb49 0106 	adc.w	r1, r9, r6
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	461d      	mov	r5, r3
 8005a60:	f04f 0600 	mov.w	r6, #0
 8005a64:	196b      	adds	r3, r5, r5
 8005a66:	eb46 0406 	adc.w	r4, r6, r6
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	4623      	mov	r3, r4
 8005a6e:	f7fa fbd3 	bl	8000218 <__aeabi_uldivmod>
 8005a72:	4603      	mov	r3, r0
 8005a74:	460c      	mov	r4, r1
 8005a76:	461a      	mov	r2, r3
 8005a78:	4ba7      	ldr	r3, [pc, #668]	; (8005d18 <UART_SetConfig+0x3a0>)
 8005a7a:	fba3 2302 	umull	r2, r3, r3, r2
 8005a7e:	095b      	lsrs	r3, r3, #5
 8005a80:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	461d      	mov	r5, r3
 8005a88:	f04f 0600 	mov.w	r6, #0
 8005a8c:	46a9      	mov	r9, r5
 8005a8e:	46b2      	mov	sl, r6
 8005a90:	eb19 0309 	adds.w	r3, r9, r9
 8005a94:	eb4a 040a 	adc.w	r4, sl, sl
 8005a98:	4699      	mov	r9, r3
 8005a9a:	46a2      	mov	sl, r4
 8005a9c:	eb19 0905 	adds.w	r9, r9, r5
 8005aa0:	eb4a 0a06 	adc.w	sl, sl, r6
 8005aa4:	f04f 0100 	mov.w	r1, #0
 8005aa8:	f04f 0200 	mov.w	r2, #0
 8005aac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ab0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005ab4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005ab8:	4689      	mov	r9, r1
 8005aba:	4692      	mov	sl, r2
 8005abc:	eb19 0005 	adds.w	r0, r9, r5
 8005ac0:	eb4a 0106 	adc.w	r1, sl, r6
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	461d      	mov	r5, r3
 8005aca:	f04f 0600 	mov.w	r6, #0
 8005ace:	196b      	adds	r3, r5, r5
 8005ad0:	eb46 0406 	adc.w	r4, r6, r6
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	4623      	mov	r3, r4
 8005ad8:	f7fa fb9e 	bl	8000218 <__aeabi_uldivmod>
 8005adc:	4603      	mov	r3, r0
 8005ade:	460c      	mov	r4, r1
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	4b8d      	ldr	r3, [pc, #564]	; (8005d18 <UART_SetConfig+0x3a0>)
 8005ae4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ae8:	095b      	lsrs	r3, r3, #5
 8005aea:	2164      	movs	r1, #100	; 0x64
 8005aec:	fb01 f303 	mul.w	r3, r1, r3
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	00db      	lsls	r3, r3, #3
 8005af4:	3332      	adds	r3, #50	; 0x32
 8005af6:	4a88      	ldr	r2, [pc, #544]	; (8005d18 <UART_SetConfig+0x3a0>)
 8005af8:	fba2 2303 	umull	r2, r3, r2, r3
 8005afc:	095b      	lsrs	r3, r3, #5
 8005afe:	005b      	lsls	r3, r3, #1
 8005b00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b04:	4498      	add	r8, r3
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	461d      	mov	r5, r3
 8005b0a:	f04f 0600 	mov.w	r6, #0
 8005b0e:	46a9      	mov	r9, r5
 8005b10:	46b2      	mov	sl, r6
 8005b12:	eb19 0309 	adds.w	r3, r9, r9
 8005b16:	eb4a 040a 	adc.w	r4, sl, sl
 8005b1a:	4699      	mov	r9, r3
 8005b1c:	46a2      	mov	sl, r4
 8005b1e:	eb19 0905 	adds.w	r9, r9, r5
 8005b22:	eb4a 0a06 	adc.w	sl, sl, r6
 8005b26:	f04f 0100 	mov.w	r1, #0
 8005b2a:	f04f 0200 	mov.w	r2, #0
 8005b2e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b32:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005b36:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005b3a:	4689      	mov	r9, r1
 8005b3c:	4692      	mov	sl, r2
 8005b3e:	eb19 0005 	adds.w	r0, r9, r5
 8005b42:	eb4a 0106 	adc.w	r1, sl, r6
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	461d      	mov	r5, r3
 8005b4c:	f04f 0600 	mov.w	r6, #0
 8005b50:	196b      	adds	r3, r5, r5
 8005b52:	eb46 0406 	adc.w	r4, r6, r6
 8005b56:	461a      	mov	r2, r3
 8005b58:	4623      	mov	r3, r4
 8005b5a:	f7fa fb5d 	bl	8000218 <__aeabi_uldivmod>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	460c      	mov	r4, r1
 8005b62:	461a      	mov	r2, r3
 8005b64:	4b6c      	ldr	r3, [pc, #432]	; (8005d18 <UART_SetConfig+0x3a0>)
 8005b66:	fba3 1302 	umull	r1, r3, r3, r2
 8005b6a:	095b      	lsrs	r3, r3, #5
 8005b6c:	2164      	movs	r1, #100	; 0x64
 8005b6e:	fb01 f303 	mul.w	r3, r1, r3
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	00db      	lsls	r3, r3, #3
 8005b76:	3332      	adds	r3, #50	; 0x32
 8005b78:	4a67      	ldr	r2, [pc, #412]	; (8005d18 <UART_SetConfig+0x3a0>)
 8005b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b7e:	095b      	lsrs	r3, r3, #5
 8005b80:	f003 0207 	and.w	r2, r3, #7
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4442      	add	r2, r8
 8005b8a:	609a      	str	r2, [r3, #8]
 8005b8c:	e27d      	b.n	800608a <UART_SetConfig+0x712>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b8e:	f7fe faaf 	bl	80040f0 <HAL_RCC_GetPCLK1Freq>
 8005b92:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	461d      	mov	r5, r3
 8005b98:	f04f 0600 	mov.w	r6, #0
 8005b9c:	46a8      	mov	r8, r5
 8005b9e:	46b1      	mov	r9, r6
 8005ba0:	eb18 0308 	adds.w	r3, r8, r8
 8005ba4:	eb49 0409 	adc.w	r4, r9, r9
 8005ba8:	4698      	mov	r8, r3
 8005baa:	46a1      	mov	r9, r4
 8005bac:	eb18 0805 	adds.w	r8, r8, r5
 8005bb0:	eb49 0906 	adc.w	r9, r9, r6
 8005bb4:	f04f 0100 	mov.w	r1, #0
 8005bb8:	f04f 0200 	mov.w	r2, #0
 8005bbc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005bc0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005bc4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005bc8:	4688      	mov	r8, r1
 8005bca:	4691      	mov	r9, r2
 8005bcc:	eb18 0005 	adds.w	r0, r8, r5
 8005bd0:	eb49 0106 	adc.w	r1, r9, r6
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	461d      	mov	r5, r3
 8005bda:	f04f 0600 	mov.w	r6, #0
 8005bde:	196b      	adds	r3, r5, r5
 8005be0:	eb46 0406 	adc.w	r4, r6, r6
 8005be4:	461a      	mov	r2, r3
 8005be6:	4623      	mov	r3, r4
 8005be8:	f7fa fb16 	bl	8000218 <__aeabi_uldivmod>
 8005bec:	4603      	mov	r3, r0
 8005bee:	460c      	mov	r4, r1
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	4b49      	ldr	r3, [pc, #292]	; (8005d18 <UART_SetConfig+0x3a0>)
 8005bf4:	fba3 2302 	umull	r2, r3, r3, r2
 8005bf8:	095b      	lsrs	r3, r3, #5
 8005bfa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	461d      	mov	r5, r3
 8005c02:	f04f 0600 	mov.w	r6, #0
 8005c06:	46a9      	mov	r9, r5
 8005c08:	46b2      	mov	sl, r6
 8005c0a:	eb19 0309 	adds.w	r3, r9, r9
 8005c0e:	eb4a 040a 	adc.w	r4, sl, sl
 8005c12:	4699      	mov	r9, r3
 8005c14:	46a2      	mov	sl, r4
 8005c16:	eb19 0905 	adds.w	r9, r9, r5
 8005c1a:	eb4a 0a06 	adc.w	sl, sl, r6
 8005c1e:	f04f 0100 	mov.w	r1, #0
 8005c22:	f04f 0200 	mov.w	r2, #0
 8005c26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c2a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005c2e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005c32:	4689      	mov	r9, r1
 8005c34:	4692      	mov	sl, r2
 8005c36:	eb19 0005 	adds.w	r0, r9, r5
 8005c3a:	eb4a 0106 	adc.w	r1, sl, r6
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	461d      	mov	r5, r3
 8005c44:	f04f 0600 	mov.w	r6, #0
 8005c48:	196b      	adds	r3, r5, r5
 8005c4a:	eb46 0406 	adc.w	r4, r6, r6
 8005c4e:	461a      	mov	r2, r3
 8005c50:	4623      	mov	r3, r4
 8005c52:	f7fa fae1 	bl	8000218 <__aeabi_uldivmod>
 8005c56:	4603      	mov	r3, r0
 8005c58:	460c      	mov	r4, r1
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	4b2e      	ldr	r3, [pc, #184]	; (8005d18 <UART_SetConfig+0x3a0>)
 8005c5e:	fba3 1302 	umull	r1, r3, r3, r2
 8005c62:	095b      	lsrs	r3, r3, #5
 8005c64:	2164      	movs	r1, #100	; 0x64
 8005c66:	fb01 f303 	mul.w	r3, r1, r3
 8005c6a:	1ad3      	subs	r3, r2, r3
 8005c6c:	00db      	lsls	r3, r3, #3
 8005c6e:	3332      	adds	r3, #50	; 0x32
 8005c70:	4a29      	ldr	r2, [pc, #164]	; (8005d18 <UART_SetConfig+0x3a0>)
 8005c72:	fba2 2303 	umull	r2, r3, r2, r3
 8005c76:	095b      	lsrs	r3, r3, #5
 8005c78:	005b      	lsls	r3, r3, #1
 8005c7a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c7e:	4498      	add	r8, r3
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	461d      	mov	r5, r3
 8005c84:	f04f 0600 	mov.w	r6, #0
 8005c88:	46a9      	mov	r9, r5
 8005c8a:	46b2      	mov	sl, r6
 8005c8c:	eb19 0309 	adds.w	r3, r9, r9
 8005c90:	eb4a 040a 	adc.w	r4, sl, sl
 8005c94:	4699      	mov	r9, r3
 8005c96:	46a2      	mov	sl, r4
 8005c98:	eb19 0905 	adds.w	r9, r9, r5
 8005c9c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005ca0:	f04f 0100 	mov.w	r1, #0
 8005ca4:	f04f 0200 	mov.w	r2, #0
 8005ca8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005cb0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005cb4:	4689      	mov	r9, r1
 8005cb6:	4692      	mov	sl, r2
 8005cb8:	eb19 0005 	adds.w	r0, r9, r5
 8005cbc:	eb4a 0106 	adc.w	r1, sl, r6
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	461d      	mov	r5, r3
 8005cc6:	f04f 0600 	mov.w	r6, #0
 8005cca:	196b      	adds	r3, r5, r5
 8005ccc:	eb46 0406 	adc.w	r4, r6, r6
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	4623      	mov	r3, r4
 8005cd4:	f7fa faa0 	bl	8000218 <__aeabi_uldivmod>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	460c      	mov	r4, r1
 8005cdc:	461a      	mov	r2, r3
 8005cde:	4b0e      	ldr	r3, [pc, #56]	; (8005d18 <UART_SetConfig+0x3a0>)
 8005ce0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ce4:	095b      	lsrs	r3, r3, #5
 8005ce6:	2164      	movs	r1, #100	; 0x64
 8005ce8:	fb01 f303 	mul.w	r3, r1, r3
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	00db      	lsls	r3, r3, #3
 8005cf0:	3332      	adds	r3, #50	; 0x32
 8005cf2:	4a09      	ldr	r2, [pc, #36]	; (8005d18 <UART_SetConfig+0x3a0>)
 8005cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf8:	095b      	lsrs	r3, r3, #5
 8005cfa:	f003 0207 	and.w	r2, r3, #7
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4442      	add	r2, r8
 8005d04:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005d06:	e1c0      	b.n	800608a <UART_SetConfig+0x712>
 8005d08:	40011000 	.word	0x40011000
 8005d0c:	40011400 	.word	0x40011400
 8005d10:	40011800 	.word	0x40011800
 8005d14:	40011c00 	.word	0x40011c00
 8005d18:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4adc      	ldr	r2, [pc, #880]	; (8006094 <UART_SetConfig+0x71c>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d00f      	beq.n	8005d46 <UART_SetConfig+0x3ce>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4adb      	ldr	r2, [pc, #876]	; (8006098 <UART_SetConfig+0x720>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d00a      	beq.n	8005d46 <UART_SetConfig+0x3ce>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4ad9      	ldr	r2, [pc, #868]	; (800609c <UART_SetConfig+0x724>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d005      	beq.n	8005d46 <UART_SetConfig+0x3ce>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4ad8      	ldr	r2, [pc, #864]	; (80060a0 <UART_SetConfig+0x728>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	f040 80d1 	bne.w	8005ee8 <UART_SetConfig+0x570>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d46:	f7fe f9e7 	bl	8004118 <HAL_RCC_GetPCLK2Freq>
 8005d4a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	469a      	mov	sl, r3
 8005d50:	f04f 0b00 	mov.w	fp, #0
 8005d54:	46d0      	mov	r8, sl
 8005d56:	46d9      	mov	r9, fp
 8005d58:	eb18 0308 	adds.w	r3, r8, r8
 8005d5c:	eb49 0409 	adc.w	r4, r9, r9
 8005d60:	4698      	mov	r8, r3
 8005d62:	46a1      	mov	r9, r4
 8005d64:	eb18 080a 	adds.w	r8, r8, sl
 8005d68:	eb49 090b 	adc.w	r9, r9, fp
 8005d6c:	f04f 0100 	mov.w	r1, #0
 8005d70:	f04f 0200 	mov.w	r2, #0
 8005d74:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005d78:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005d7c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005d80:	4688      	mov	r8, r1
 8005d82:	4691      	mov	r9, r2
 8005d84:	eb1a 0508 	adds.w	r5, sl, r8
 8005d88:	eb4b 0609 	adc.w	r6, fp, r9
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	4619      	mov	r1, r3
 8005d92:	f04f 0200 	mov.w	r2, #0
 8005d96:	f04f 0300 	mov.w	r3, #0
 8005d9a:	f04f 0400 	mov.w	r4, #0
 8005d9e:	0094      	lsls	r4, r2, #2
 8005da0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005da4:	008b      	lsls	r3, r1, #2
 8005da6:	461a      	mov	r2, r3
 8005da8:	4623      	mov	r3, r4
 8005daa:	4628      	mov	r0, r5
 8005dac:	4631      	mov	r1, r6
 8005dae:	f7fa fa33 	bl	8000218 <__aeabi_uldivmod>
 8005db2:	4603      	mov	r3, r0
 8005db4:	460c      	mov	r4, r1
 8005db6:	461a      	mov	r2, r3
 8005db8:	4bba      	ldr	r3, [pc, #744]	; (80060a4 <UART_SetConfig+0x72c>)
 8005dba:	fba3 2302 	umull	r2, r3, r3, r2
 8005dbe:	095b      	lsrs	r3, r3, #5
 8005dc0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	469b      	mov	fp, r3
 8005dc8:	f04f 0c00 	mov.w	ip, #0
 8005dcc:	46d9      	mov	r9, fp
 8005dce:	46e2      	mov	sl, ip
 8005dd0:	eb19 0309 	adds.w	r3, r9, r9
 8005dd4:	eb4a 040a 	adc.w	r4, sl, sl
 8005dd8:	4699      	mov	r9, r3
 8005dda:	46a2      	mov	sl, r4
 8005ddc:	eb19 090b 	adds.w	r9, r9, fp
 8005de0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005de4:	f04f 0100 	mov.w	r1, #0
 8005de8:	f04f 0200 	mov.w	r2, #0
 8005dec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005df0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005df4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005df8:	4689      	mov	r9, r1
 8005dfa:	4692      	mov	sl, r2
 8005dfc:	eb1b 0509 	adds.w	r5, fp, r9
 8005e00:	eb4c 060a 	adc.w	r6, ip, sl
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	4619      	mov	r1, r3
 8005e0a:	f04f 0200 	mov.w	r2, #0
 8005e0e:	f04f 0300 	mov.w	r3, #0
 8005e12:	f04f 0400 	mov.w	r4, #0
 8005e16:	0094      	lsls	r4, r2, #2
 8005e18:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005e1c:	008b      	lsls	r3, r1, #2
 8005e1e:	461a      	mov	r2, r3
 8005e20:	4623      	mov	r3, r4
 8005e22:	4628      	mov	r0, r5
 8005e24:	4631      	mov	r1, r6
 8005e26:	f7fa f9f7 	bl	8000218 <__aeabi_uldivmod>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	460c      	mov	r4, r1
 8005e2e:	461a      	mov	r2, r3
 8005e30:	4b9c      	ldr	r3, [pc, #624]	; (80060a4 <UART_SetConfig+0x72c>)
 8005e32:	fba3 1302 	umull	r1, r3, r3, r2
 8005e36:	095b      	lsrs	r3, r3, #5
 8005e38:	2164      	movs	r1, #100	; 0x64
 8005e3a:	fb01 f303 	mul.w	r3, r1, r3
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	011b      	lsls	r3, r3, #4
 8005e42:	3332      	adds	r3, #50	; 0x32
 8005e44:	4a97      	ldr	r2, [pc, #604]	; (80060a4 <UART_SetConfig+0x72c>)
 8005e46:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4a:	095b      	lsrs	r3, r3, #5
 8005e4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e50:	4498      	add	r8, r3
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	469b      	mov	fp, r3
 8005e56:	f04f 0c00 	mov.w	ip, #0
 8005e5a:	46d9      	mov	r9, fp
 8005e5c:	46e2      	mov	sl, ip
 8005e5e:	eb19 0309 	adds.w	r3, r9, r9
 8005e62:	eb4a 040a 	adc.w	r4, sl, sl
 8005e66:	4699      	mov	r9, r3
 8005e68:	46a2      	mov	sl, r4
 8005e6a:	eb19 090b 	adds.w	r9, r9, fp
 8005e6e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005e72:	f04f 0100 	mov.w	r1, #0
 8005e76:	f04f 0200 	mov.w	r2, #0
 8005e7a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e7e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005e82:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005e86:	4689      	mov	r9, r1
 8005e88:	4692      	mov	sl, r2
 8005e8a:	eb1b 0509 	adds.w	r5, fp, r9
 8005e8e:	eb4c 060a 	adc.w	r6, ip, sl
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	4619      	mov	r1, r3
 8005e98:	f04f 0200 	mov.w	r2, #0
 8005e9c:	f04f 0300 	mov.w	r3, #0
 8005ea0:	f04f 0400 	mov.w	r4, #0
 8005ea4:	0094      	lsls	r4, r2, #2
 8005ea6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005eaa:	008b      	lsls	r3, r1, #2
 8005eac:	461a      	mov	r2, r3
 8005eae:	4623      	mov	r3, r4
 8005eb0:	4628      	mov	r0, r5
 8005eb2:	4631      	mov	r1, r6
 8005eb4:	f7fa f9b0 	bl	8000218 <__aeabi_uldivmod>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	460c      	mov	r4, r1
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	4b79      	ldr	r3, [pc, #484]	; (80060a4 <UART_SetConfig+0x72c>)
 8005ec0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ec4:	095b      	lsrs	r3, r3, #5
 8005ec6:	2164      	movs	r1, #100	; 0x64
 8005ec8:	fb01 f303 	mul.w	r3, r1, r3
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	011b      	lsls	r3, r3, #4
 8005ed0:	3332      	adds	r3, #50	; 0x32
 8005ed2:	4a74      	ldr	r2, [pc, #464]	; (80060a4 <UART_SetConfig+0x72c>)
 8005ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed8:	095b      	lsrs	r3, r3, #5
 8005eda:	f003 020f 	and.w	r2, r3, #15
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4442      	add	r2, r8
 8005ee4:	609a      	str	r2, [r3, #8]
 8005ee6:	e0d0      	b.n	800608a <UART_SetConfig+0x712>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ee8:	f7fe f902 	bl	80040f0 <HAL_RCC_GetPCLK1Freq>
 8005eec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	469a      	mov	sl, r3
 8005ef2:	f04f 0b00 	mov.w	fp, #0
 8005ef6:	46d0      	mov	r8, sl
 8005ef8:	46d9      	mov	r9, fp
 8005efa:	eb18 0308 	adds.w	r3, r8, r8
 8005efe:	eb49 0409 	adc.w	r4, r9, r9
 8005f02:	4698      	mov	r8, r3
 8005f04:	46a1      	mov	r9, r4
 8005f06:	eb18 080a 	adds.w	r8, r8, sl
 8005f0a:	eb49 090b 	adc.w	r9, r9, fp
 8005f0e:	f04f 0100 	mov.w	r1, #0
 8005f12:	f04f 0200 	mov.w	r2, #0
 8005f16:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005f1a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005f1e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005f22:	4688      	mov	r8, r1
 8005f24:	4691      	mov	r9, r2
 8005f26:	eb1a 0508 	adds.w	r5, sl, r8
 8005f2a:	eb4b 0609 	adc.w	r6, fp, r9
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	4619      	mov	r1, r3
 8005f34:	f04f 0200 	mov.w	r2, #0
 8005f38:	f04f 0300 	mov.w	r3, #0
 8005f3c:	f04f 0400 	mov.w	r4, #0
 8005f40:	0094      	lsls	r4, r2, #2
 8005f42:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005f46:	008b      	lsls	r3, r1, #2
 8005f48:	461a      	mov	r2, r3
 8005f4a:	4623      	mov	r3, r4
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	4631      	mov	r1, r6
 8005f50:	f7fa f962 	bl	8000218 <__aeabi_uldivmod>
 8005f54:	4603      	mov	r3, r0
 8005f56:	460c      	mov	r4, r1
 8005f58:	461a      	mov	r2, r3
 8005f5a:	4b52      	ldr	r3, [pc, #328]	; (80060a4 <UART_SetConfig+0x72c>)
 8005f5c:	fba3 2302 	umull	r2, r3, r3, r2
 8005f60:	095b      	lsrs	r3, r3, #5
 8005f62:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	469b      	mov	fp, r3
 8005f6a:	f04f 0c00 	mov.w	ip, #0
 8005f6e:	46d9      	mov	r9, fp
 8005f70:	46e2      	mov	sl, ip
 8005f72:	eb19 0309 	adds.w	r3, r9, r9
 8005f76:	eb4a 040a 	adc.w	r4, sl, sl
 8005f7a:	4699      	mov	r9, r3
 8005f7c:	46a2      	mov	sl, r4
 8005f7e:	eb19 090b 	adds.w	r9, r9, fp
 8005f82:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005f86:	f04f 0100 	mov.w	r1, #0
 8005f8a:	f04f 0200 	mov.w	r2, #0
 8005f8e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f92:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005f96:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005f9a:	4689      	mov	r9, r1
 8005f9c:	4692      	mov	sl, r2
 8005f9e:	eb1b 0509 	adds.w	r5, fp, r9
 8005fa2:	eb4c 060a 	adc.w	r6, ip, sl
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	4619      	mov	r1, r3
 8005fac:	f04f 0200 	mov.w	r2, #0
 8005fb0:	f04f 0300 	mov.w	r3, #0
 8005fb4:	f04f 0400 	mov.w	r4, #0
 8005fb8:	0094      	lsls	r4, r2, #2
 8005fba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005fbe:	008b      	lsls	r3, r1, #2
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	4623      	mov	r3, r4
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	4631      	mov	r1, r6
 8005fc8:	f7fa f926 	bl	8000218 <__aeabi_uldivmod>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	460c      	mov	r4, r1
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	4b34      	ldr	r3, [pc, #208]	; (80060a4 <UART_SetConfig+0x72c>)
 8005fd4:	fba3 1302 	umull	r1, r3, r3, r2
 8005fd8:	095b      	lsrs	r3, r3, #5
 8005fda:	2164      	movs	r1, #100	; 0x64
 8005fdc:	fb01 f303 	mul.w	r3, r1, r3
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	011b      	lsls	r3, r3, #4
 8005fe4:	3332      	adds	r3, #50	; 0x32
 8005fe6:	4a2f      	ldr	r2, [pc, #188]	; (80060a4 <UART_SetConfig+0x72c>)
 8005fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fec:	095b      	lsrs	r3, r3, #5
 8005fee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ff2:	4498      	add	r8, r3
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	469b      	mov	fp, r3
 8005ff8:	f04f 0c00 	mov.w	ip, #0
 8005ffc:	46d9      	mov	r9, fp
 8005ffe:	46e2      	mov	sl, ip
 8006000:	eb19 0309 	adds.w	r3, r9, r9
 8006004:	eb4a 040a 	adc.w	r4, sl, sl
 8006008:	4699      	mov	r9, r3
 800600a:	46a2      	mov	sl, r4
 800600c:	eb19 090b 	adds.w	r9, r9, fp
 8006010:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006014:	f04f 0100 	mov.w	r1, #0
 8006018:	f04f 0200 	mov.w	r2, #0
 800601c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006020:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006024:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006028:	4689      	mov	r9, r1
 800602a:	4692      	mov	sl, r2
 800602c:	eb1b 0509 	adds.w	r5, fp, r9
 8006030:	eb4c 060a 	adc.w	r6, ip, sl
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	4619      	mov	r1, r3
 800603a:	f04f 0200 	mov.w	r2, #0
 800603e:	f04f 0300 	mov.w	r3, #0
 8006042:	f04f 0400 	mov.w	r4, #0
 8006046:	0094      	lsls	r4, r2, #2
 8006048:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800604c:	008b      	lsls	r3, r1, #2
 800604e:	461a      	mov	r2, r3
 8006050:	4623      	mov	r3, r4
 8006052:	4628      	mov	r0, r5
 8006054:	4631      	mov	r1, r6
 8006056:	f7fa f8df 	bl	8000218 <__aeabi_uldivmod>
 800605a:	4603      	mov	r3, r0
 800605c:	460c      	mov	r4, r1
 800605e:	461a      	mov	r2, r3
 8006060:	4b10      	ldr	r3, [pc, #64]	; (80060a4 <UART_SetConfig+0x72c>)
 8006062:	fba3 1302 	umull	r1, r3, r3, r2
 8006066:	095b      	lsrs	r3, r3, #5
 8006068:	2164      	movs	r1, #100	; 0x64
 800606a:	fb01 f303 	mul.w	r3, r1, r3
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	011b      	lsls	r3, r3, #4
 8006072:	3332      	adds	r3, #50	; 0x32
 8006074:	4a0b      	ldr	r2, [pc, #44]	; (80060a4 <UART_SetConfig+0x72c>)
 8006076:	fba2 2303 	umull	r2, r3, r2, r3
 800607a:	095b      	lsrs	r3, r3, #5
 800607c:	f003 020f 	and.w	r2, r3, #15
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4442      	add	r2, r8
 8006086:	609a      	str	r2, [r3, #8]
}
 8006088:	e7ff      	b.n	800608a <UART_SetConfig+0x712>
 800608a:	bf00      	nop
 800608c:	3714      	adds	r7, #20
 800608e:	46bd      	mov	sp, r7
 8006090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006094:	40011000 	.word	0x40011000
 8006098:	40011400 	.word	0x40011400
 800609c:	40011800 	.word	0x40011800
 80060a0:	40011c00 	.word	0x40011c00
 80060a4:	51eb851f 	.word	0x51eb851f

080060a8 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80060a8:	b480      	push	{r7}
 80060aa:	b085      	sub	sp, #20
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80060b2:	2300      	movs	r3, #0
 80060b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060c0:	60fb      	str	r3, [r7, #12]
                     Init->WriteBurst
                     );
#else /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT,CPSIZE,  CBURSTRW, CCLKEN and WFDIS bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP      | \
 80060c2:	68fa      	ldr	r2, [r7, #12]
 80060c4:	4b2f      	ldr	r3, [pc, #188]	; (8006184 <FSMC_NORSRAM_Init+0xdc>)
 80060c6:	4013      	ands	r3, r2
 80060c8:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WAITCFG  | FSMC_BCR1_WREN      | \
                       FSMC_BCR1_WAITEN    | FSMC_BCR1_EXTMOD   | FSMC_BCR1_ASYNCWAIT | \
                       FSMC_BCR1_CPSIZE    | FSMC_BCR1_CBURSTRW | FSMC_BCR1_CCLKEN    | \
                       FSMC_BCR1_WFDIS));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80060d2:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 80060d8:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 80060de:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 80060e4:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	69db      	ldr	r3, [r3, #28]
                     Init->WaitSignalPolarity   |\
 80060ea:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 80060f0:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 80060f6:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 80060fc:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8006102:	431a      	orrs	r2, r3
                     Init->WriteBurst           |\
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->AsynchronousWait     |\
 8006108:	431a      	orrs	r2, r3
                     Init->ContinuousClock      |\
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                     Init->WriteBurst           |\
 800610e:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->ContinuousClock      |\
 8006114:	431a      	orrs	r2, r3
                     Init->WriteFifo);
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                     Init->PageSize             |\
 800611a:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	4313      	orrs	r3, r2
 8006120:	60fb      	str	r3, [r7, #12]
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	2b08      	cmp	r3, #8
 8006128:	d103      	bne.n	8006132 <FSMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006130:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68f9      	ldr	r1, [r7, #12]
 800613a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FSMC_NORSRAM_BANK1))
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006142:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006146:	d10a      	bne.n	800615e <FSMC_NORSRAM_Init+0xb6>
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d006      	beq.n	800615e <FSMC_NORSRAM_Init+0xb6>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006158:	431a      	orrs	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	601a      	str	r2, [r3, #0]
  }

  if(Init->NSBank != FSMC_NORSRAM_BANK1)
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d006      	beq.n	8006174 <FSMC_NORSRAM_Init+0xcc>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800616e:	431a      	orrs	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	3714      	adds	r7, #20
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	ffc00480 	.word	0xffc00480

08006188 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006188:	b480      	push	{r7}
 800618a:	b087      	sub	sp, #28
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8006194:	2300      	movs	r3, #0
 8006196:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	1c5a      	adds	r2, r3, #1
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061a2:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80061aa:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80061b6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80061be:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80061c6:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	3b01      	subs	r3, #1
 80061ce:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80061d0:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	695b      	ldr	r3, [r3, #20]
 80061d6:	3b02      	subs	r3, #2
 80061d8:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80061da:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80061e0:	4313      	orrs	r3, r2
 80061e2:	697a      	ldr	r2, [r7, #20]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	1c5a      	adds	r2, r3, #1
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6979      	ldr	r1, [r7, #20]
 80061f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN))
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006200:	d10e      	bne.n	8006220 <FSMC_NORSRAM_Timing_Init+0x98>
  {
    tmpr = (uint32_t)(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] & ~(0x0FU << 20U)); 
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800620a:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	3b01      	subs	r3, #1
 8006212:	051b      	lsls	r3, r3, #20
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	4313      	orrs	r3, r2
 8006218:	617b      	str	r3, [r7, #20]
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	697a      	ldr	r2, [r7, #20]
 800621e:	605a      	str	r2, [r3, #4]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8006220:	2300      	movs	r3, #0
}
 8006222:	4618      	mov	r0, r3
 8006224:	371c      	adds	r7, #28
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
	...

08006230 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8006230:	b480      	push	{r7}
 8006232:	b087      	sub	sp, #28
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	607a      	str	r2, [r7, #4]
 800623c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800623e:	2300      	movs	r3, #0
 8006240:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006248:	d122      	bne.n	8006290 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	687a      	ldr	r2, [r7, #4]
 800624e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006252:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	4b15      	ldr	r3, [pc, #84]	; (80062ac <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8006258:	4013      	ands	r3, r2
 800625a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006266:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800626e:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8006276:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800627c:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800627e:	697a      	ldr	r2, [r7, #20]
 8006280:	4313      	orrs	r3, r2
 8006282:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	6979      	ldr	r1, [r7, #20]
 800628a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800628e:	e005      	b.n	800629c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8006298:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	371c      	adds	r7, #28
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	cff00000 	.word	0xcff00000

080062b0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80062b0:	b084      	sub	sp, #16
 80062b2:	b480      	push	{r7}
 80062b4:	b085      	sub	sp, #20
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	6078      	str	r0, [r7, #4]
 80062ba:	f107 001c 	add.w	r0, r7, #28
 80062be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80062c2:	2300      	movs	r3, #0
 80062c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80062c6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80062c8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80062ca:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80062cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80062ce:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80062d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80062d2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80062d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80062d6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80062d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80062da:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80062dc:	68fa      	ldr	r2, [r7, #12]
 80062de:	4313      	orrs	r3, r2
 80062e0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80062ea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	431a      	orrs	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80062f6:	2300      	movs	r3, #0
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3714      	adds	r7, #20
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	b004      	add	sp, #16
 8006304:	4770      	bx	lr

08006306 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8006306:	b480      	push	{r7}
 8006308:	b083      	sub	sp, #12
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006314:	4618      	mov	r0, r3
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8006320:	b580      	push	{r7, lr}
 8006322:	b082      	sub	sp, #8
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2203      	movs	r2, #3
 800632c:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800632e:	2002      	movs	r0, #2
 8006330:	f7fb fc84 	bl	8001c3c <HAL_Delay>
  
  return HAL_OK;
 8006334:	2300      	movs	r3, #0
}
 8006336:	4618      	mov	r0, r3
 8006338:	3708      	adds	r7, #8
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}

0800633e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800633e:	b480      	push	{r7}
 8006340:	b083      	sub	sp, #12
 8006342:	af00      	add	r7, sp, #0
 8006344:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 0303 	and.w	r3, r3, #3
}
 800634e:	4618      	mov	r0, r3
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr

0800635a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800635a:	b480      	push	{r7}
 800635c:	b085      	sub	sp, #20
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
 8006362:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006364:	2300      	movs	r3, #0
 8006366:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006378:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800637e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006384:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	4313      	orrs	r3, r2
 800638a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006394:	f023 030f 	bic.w	r3, r3, #15
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	431a      	orrs	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80063a0:	2300      	movs	r3, #0
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3714      	adds	r7, #20
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr

080063ae <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80063ae:	b480      	push	{r7}
 80063b0:	b083      	sub	sp, #12
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	b2db      	uxtb	r3, r3
}
 80063bc:	4618      	mov	r0, r3
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
 80063d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	3314      	adds	r3, #20
 80063d6:	461a      	mov	r2, r3
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	4413      	add	r3, r2
 80063dc:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
}  
 80063e2:	4618      	mov	r0, r3
 80063e4:	3714      	adds	r7, #20
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr

080063ee <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b085      	sub	sp, #20
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
 80063f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80063f8:	2300      	movs	r3, #0
 80063fa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	685a      	ldr	r2, [r3, #4]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006414:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800641a:	431a      	orrs	r2, r3
                       Data->DPSM);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006420:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	4313      	orrs	r3, r2
 8006426:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800642c:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	431a      	orrs	r2, r3
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006438:	2300      	movs	r3, #0

}
 800643a:	4618      	mov	r0, r3
 800643c:	3714      	adds	r7, #20
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr

08006446 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b088      	sub	sp, #32
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
 800644e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006454:	2310      	movs	r3, #16
 8006456:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006458:	2340      	movs	r3, #64	; 0x40
 800645a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800645c:	2300      	movs	r3, #0
 800645e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006460:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006464:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006466:	f107 0308 	add.w	r3, r7, #8
 800646a:	4619      	mov	r1, r3
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f7ff ff74 	bl	800635a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006472:	f241 3288 	movw	r2, #5000	; 0x1388
 8006476:	2110      	movs	r1, #16
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f000 f975 	bl	8006768 <SDMMC_GetCmdResp1>
 800647e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006480:	69fb      	ldr	r3, [r7, #28]
}
 8006482:	4618      	mov	r0, r3
 8006484:	3720      	adds	r7, #32
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b08a      	sub	sp, #40	; 0x28
 800648e:	af00      	add	r7, sp, #0
 8006490:	60f8      	str	r0, [r7, #12]
 8006492:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800649a:	2307      	movs	r3, #7
 800649c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800649e:	2340      	movs	r3, #64	; 0x40
 80064a0:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80064a2:	2300      	movs	r3, #0
 80064a4:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80064a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064aa:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80064ac:	f107 0310 	add.w	r3, r7, #16
 80064b0:	4619      	mov	r1, r3
 80064b2:	68f8      	ldr	r0, [r7, #12]
 80064b4:	f7ff ff51 	bl	800635a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80064b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80064bc:	2107      	movs	r1, #7
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	f000 f952 	bl	8006768 <SDMMC_GetCmdResp1>
 80064c4:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80064c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3728      	adds	r7, #40	; 0x28
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}

080064d0 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b088      	sub	sp, #32
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80064d8:	2300      	movs	r3, #0
 80064da:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80064dc:	2300      	movs	r3, #0
 80064de:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80064e0:	2300      	movs	r3, #0
 80064e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80064e4:	2300      	movs	r3, #0
 80064e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80064e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064ec:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80064ee:	f107 0308 	add.w	r3, r7, #8
 80064f2:	4619      	mov	r1, r3
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f7ff ff30 	bl	800635a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f90c 	bl	8006718 <SDMMC_GetCmdError>
 8006500:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006502:	69fb      	ldr	r3, [r7, #28]
}
 8006504:	4618      	mov	r0, r3
 8006506:	3720      	adds	r7, #32
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b088      	sub	sp, #32
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006514:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006518:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800651a:	2308      	movs	r3, #8
 800651c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800651e:	2340      	movs	r3, #64	; 0x40
 8006520:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006522:	2300      	movs	r3, #0
 8006524:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006526:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800652a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800652c:	f107 0308 	add.w	r3, r7, #8
 8006530:	4619      	mov	r1, r3
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f7ff ff11 	bl	800635a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 faf5 	bl	8006b28 <SDMMC_GetCmdResp7>
 800653e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006540:	69fb      	ldr	r3, [r7, #28]
}
 8006542:	4618      	mov	r0, r3
 8006544:	3720      	adds	r7, #32
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}

0800654a <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800654a:	b580      	push	{r7, lr}
 800654c:	b088      	sub	sp, #32
 800654e:	af00      	add	r7, sp, #0
 8006550:	6078      	str	r0, [r7, #4]
 8006552:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006558:	2337      	movs	r3, #55	; 0x37
 800655a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800655c:	2340      	movs	r3, #64	; 0x40
 800655e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006560:	2300      	movs	r3, #0
 8006562:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006564:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006568:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800656a:	f107 0308 	add.w	r3, r7, #8
 800656e:	4619      	mov	r1, r3
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f7ff fef2 	bl	800635a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006576:	f241 3288 	movw	r2, #5000	; 0x1388
 800657a:	2137      	movs	r1, #55	; 0x37
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 f8f3 	bl	8006768 <SDMMC_GetCmdResp1>
 8006582:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006584:	69fb      	ldr	r3, [r7, #28]
}
 8006586:	4618      	mov	r0, r3
 8006588:	3720      	adds	r7, #32
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}

0800658e <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b088      	sub	sp, #32
 8006592:	af00      	add	r7, sp, #0
 8006594:	6078      	str	r0, [r7, #4]
 8006596:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800659e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80065a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80065a4:	2329      	movs	r3, #41	; 0x29
 80065a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80065a8:	2340      	movs	r3, #64	; 0x40
 80065aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80065ac:	2300      	movs	r3, #0
 80065ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80065b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065b4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80065b6:	f107 0308 	add.w	r3, r7, #8
 80065ba:	4619      	mov	r1, r3
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f7ff fecc 	bl	800635a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 fa02 	bl	80069cc <SDMMC_GetCmdResp3>
 80065c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80065ca:	69fb      	ldr	r3, [r7, #28]
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3720      	adds	r7, #32
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b088      	sub	sp, #32
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80065e2:	2306      	movs	r3, #6
 80065e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80065e6:	2340      	movs	r3, #64	; 0x40
 80065e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80065ea:	2300      	movs	r3, #0
 80065ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80065ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065f2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80065f4:	f107 0308 	add.w	r3, r7, #8
 80065f8:	4619      	mov	r1, r3
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f7ff fead 	bl	800635a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006600:	f241 3288 	movw	r2, #5000	; 0x1388
 8006604:	2106      	movs	r1, #6
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 f8ae 	bl	8006768 <SDMMC_GetCmdResp1>
 800660c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800660e:	69fb      	ldr	r3, [r7, #28]
}
 8006610:	4618      	mov	r0, r3
 8006612:	3720      	adds	r7, #32
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b088      	sub	sp, #32
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006620:	2300      	movs	r3, #0
 8006622:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006624:	2333      	movs	r3, #51	; 0x33
 8006626:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006628:	2340      	movs	r3, #64	; 0x40
 800662a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800662c:	2300      	movs	r3, #0
 800662e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006630:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006634:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006636:	f107 0308 	add.w	r3, r7, #8
 800663a:	4619      	mov	r1, r3
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f7ff fe8c 	bl	800635a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006642:	f241 3288 	movw	r2, #5000	; 0x1388
 8006646:	2133      	movs	r1, #51	; 0x33
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f000 f88d 	bl	8006768 <SDMMC_GetCmdResp1>
 800664e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006650:	69fb      	ldr	r3, [r7, #28]
}
 8006652:	4618      	mov	r0, r3
 8006654:	3720      	adds	r7, #32
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}

0800665a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800665a:	b580      	push	{r7, lr}
 800665c:	b088      	sub	sp, #32
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006662:	2300      	movs	r3, #0
 8006664:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006666:	2302      	movs	r3, #2
 8006668:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800666a:	23c0      	movs	r3, #192	; 0xc0
 800666c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800666e:	2300      	movs	r3, #0
 8006670:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006672:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006676:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006678:	f107 0308 	add.w	r3, r7, #8
 800667c:	4619      	mov	r1, r3
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f7ff fe6b 	bl	800635a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f000 f95b 	bl	8006940 <SDMMC_GetCmdResp2>
 800668a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800668c:	69fb      	ldr	r3, [r7, #28]
}
 800668e:	4618      	mov	r0, r3
 8006690:	3720      	adds	r7, #32
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}

08006696 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b088      	sub	sp, #32
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
 800669e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80066a4:	2309      	movs	r3, #9
 80066a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80066a8:	23c0      	movs	r3, #192	; 0xc0
 80066aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80066ac:	2300      	movs	r3, #0
 80066ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80066b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066b4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80066b6:	f107 0308 	add.w	r3, r7, #8
 80066ba:	4619      	mov	r1, r3
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f7ff fe4c 	bl	800635a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f000 f93c 	bl	8006940 <SDMMC_GetCmdResp2>
 80066c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80066ca:	69fb      	ldr	r3, [r7, #28]
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	3720      	adds	r7, #32
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}

080066d4 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b088      	sub	sp, #32
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80066de:	2300      	movs	r3, #0
 80066e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80066e2:	2303      	movs	r3, #3
 80066e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80066e6:	2340      	movs	r3, #64	; 0x40
 80066e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80066ea:	2300      	movs	r3, #0
 80066ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80066ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066f2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80066f4:	f107 0308 	add.w	r3, r7, #8
 80066f8:	4619      	mov	r1, r3
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f7ff fe2d 	bl	800635a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	2103      	movs	r1, #3
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f000 f99b 	bl	8006a40 <SDMMC_GetCmdResp6>
 800670a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800670c:	69fb      	ldr	r3, [r7, #28]
}
 800670e:	4618      	mov	r0, r3
 8006710:	3720      	adds	r7, #32
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}
	...

08006718 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8006718:	b490      	push	{r4, r7}
 800671a:	b082      	sub	sp, #8
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006720:	4b0f      	ldr	r3, [pc, #60]	; (8006760 <SDMMC_GetCmdError+0x48>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a0f      	ldr	r2, [pc, #60]	; (8006764 <SDMMC_GetCmdError+0x4c>)
 8006726:	fba2 2303 	umull	r2, r3, r2, r3
 800672a:	0a5b      	lsrs	r3, r3, #9
 800672c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006730:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006734:	4623      	mov	r3, r4
 8006736:	1e5c      	subs	r4, r3, #1
 8006738:	2b00      	cmp	r3, #0
 800673a:	d102      	bne.n	8006742 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800673c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006740:	e009      	b.n	8006756 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800674a:	2b00      	cmp	r3, #0
 800674c:	d0f2      	beq.n	8006734 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	22c5      	movs	r2, #197	; 0xc5
 8006752:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	3708      	adds	r7, #8
 800675a:	46bd      	mov	sp, r7
 800675c:	bc90      	pop	{r4, r7}
 800675e:	4770      	bx	lr
 8006760:	20000004 	.word	0x20000004
 8006764:	10624dd3 	.word	0x10624dd3

08006768 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006768:	b590      	push	{r4, r7, lr}
 800676a:	b087      	sub	sp, #28
 800676c:	af00      	add	r7, sp, #0
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	460b      	mov	r3, r1
 8006772:	607a      	str	r2, [r7, #4]
 8006774:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006776:	4b6f      	ldr	r3, [pc, #444]	; (8006934 <SDMMC_GetCmdResp1+0x1cc>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a6f      	ldr	r2, [pc, #444]	; (8006938 <SDMMC_GetCmdResp1+0x1d0>)
 800677c:	fba2 2303 	umull	r2, r3, r2, r3
 8006780:	0a5b      	lsrs	r3, r3, #9
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006788:	4623      	mov	r3, r4
 800678a:	1e5c      	subs	r4, r3, #1
 800678c:	2b00      	cmp	r3, #0
 800678e:	d102      	bne.n	8006796 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006790:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006794:	e0c9      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800679a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d0f0      	beq.n	8006788 <SDMMC_GetCmdResp1+0x20>
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1eb      	bne.n	8006788 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067b4:	f003 0304 	and.w	r3, r3, #4
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d004      	beq.n	80067c6 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2204      	movs	r2, #4
 80067c0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80067c2:	2304      	movs	r3, #4
 80067c4:	e0b1      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067ca:	f003 0301 	and.w	r3, r3, #1
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d004      	beq.n	80067dc <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2201      	movs	r2, #1
 80067d6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80067d8:	2301      	movs	r3, #1
 80067da:	e0a6      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	22c5      	movs	r2, #197	; 0xc5
 80067e0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80067e2:	68f8      	ldr	r0, [r7, #12]
 80067e4:	f7ff fde3 	bl	80063ae <SDIO_GetCommandResponse>
 80067e8:	4603      	mov	r3, r0
 80067ea:	461a      	mov	r2, r3
 80067ec:	7afb      	ldrb	r3, [r7, #11]
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d001      	beq.n	80067f6 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80067f2:	2301      	movs	r3, #1
 80067f4:	e099      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80067f6:	2100      	movs	r1, #0
 80067f8:	68f8      	ldr	r0, [r7, #12]
 80067fa:	f7ff fde5 	bl	80063c8 <SDIO_GetResponse>
 80067fe:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	4b4e      	ldr	r3, [pc, #312]	; (800693c <SDMMC_GetCmdResp1+0x1d4>)
 8006804:	4013      	ands	r3, r2
 8006806:	2b00      	cmp	r3, #0
 8006808:	d101      	bne.n	800680e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800680a:	2300      	movs	r3, #0
 800680c:	e08d      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	2b00      	cmp	r3, #0
 8006812:	da02      	bge.n	800681a <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006814:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006818:	e087      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006824:	2340      	movs	r3, #64	; 0x40
 8006826:	e080      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800682e:	2b00      	cmp	r3, #0
 8006830:	d001      	beq.n	8006836 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006832:	2380      	movs	r3, #128	; 0x80
 8006834:	e079      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800683c:	2b00      	cmp	r3, #0
 800683e:	d002      	beq.n	8006846 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006840:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006844:	e071      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800684c:	2b00      	cmp	r3, #0
 800684e:	d002      	beq.n	8006856 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006850:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006854:	e069      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d002      	beq.n	8006866 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006860:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006864:	e061      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d002      	beq.n	8006876 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006870:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006874:	e059      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800687c:	2b00      	cmp	r3, #0
 800687e:	d002      	beq.n	8006886 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006880:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006884:	e051      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800688c:	2b00      	cmp	r3, #0
 800688e:	d002      	beq.n	8006896 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006890:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006894:	e049      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800689c:	2b00      	cmp	r3, #0
 800689e:	d002      	beq.n	80068a6 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80068a0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80068a4:	e041      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d002      	beq.n	80068b6 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 80068b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068b4:	e039      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d002      	beq.n	80068c6 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80068c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80068c4:	e031      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d002      	beq.n	80068d6 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80068d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80068d4:	e029      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d002      	beq.n	80068e6 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80068e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80068e4:	e021      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d002      	beq.n	80068f6 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80068f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80068f4:	e019      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d002      	beq.n	8006906 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006900:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006904:	e011      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800690c:	2b00      	cmp	r3, #0
 800690e:	d002      	beq.n	8006916 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8006910:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006914:	e009      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f003 0308 	and.w	r3, r3, #8
 800691c:	2b00      	cmp	r3, #0
 800691e:	d002      	beq.n	8006926 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006920:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8006924:	e001      	b.n	800692a <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006926:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800692a:	4618      	mov	r0, r3
 800692c:	371c      	adds	r7, #28
 800692e:	46bd      	mov	sp, r7
 8006930:	bd90      	pop	{r4, r7, pc}
 8006932:	bf00      	nop
 8006934:	20000004 	.word	0x20000004
 8006938:	10624dd3 	.word	0x10624dd3
 800693c:	fdffe008 	.word	0xfdffe008

08006940 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8006940:	b490      	push	{r4, r7}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006948:	4b1e      	ldr	r3, [pc, #120]	; (80069c4 <SDMMC_GetCmdResp2+0x84>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a1e      	ldr	r2, [pc, #120]	; (80069c8 <SDMMC_GetCmdResp2+0x88>)
 800694e:	fba2 2303 	umull	r2, r3, r2, r3
 8006952:	0a5b      	lsrs	r3, r3, #9
 8006954:	f241 3288 	movw	r2, #5000	; 0x1388
 8006958:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800695c:	4623      	mov	r3, r4
 800695e:	1e5c      	subs	r4, r3, #1
 8006960:	2b00      	cmp	r3, #0
 8006962:	d102      	bne.n	800696a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006964:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006968:	e026      	b.n	80069b8 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800696e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006976:	2b00      	cmp	r3, #0
 8006978:	d0f0      	beq.n	800695c <SDMMC_GetCmdResp2+0x1c>
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1eb      	bne.n	800695c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006988:	f003 0304 	and.w	r3, r3, #4
 800698c:	2b00      	cmp	r3, #0
 800698e:	d004      	beq.n	800699a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2204      	movs	r2, #4
 8006994:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006996:	2304      	movs	r3, #4
 8006998:	e00e      	b.n	80069b8 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800699e:	f003 0301 	and.w	r3, r3, #1
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d004      	beq.n	80069b0 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2201      	movs	r2, #1
 80069aa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e003      	b.n	80069b8 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	22c5      	movs	r2, #197	; 0xc5
 80069b4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80069b6:	2300      	movs	r3, #0
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3710      	adds	r7, #16
 80069bc:	46bd      	mov	sp, r7
 80069be:	bc90      	pop	{r4, r7}
 80069c0:	4770      	bx	lr
 80069c2:	bf00      	nop
 80069c4:	20000004 	.word	0x20000004
 80069c8:	10624dd3 	.word	0x10624dd3

080069cc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80069cc:	b490      	push	{r4, r7}
 80069ce:	b084      	sub	sp, #16
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80069d4:	4b18      	ldr	r3, [pc, #96]	; (8006a38 <SDMMC_GetCmdResp3+0x6c>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a18      	ldr	r2, [pc, #96]	; (8006a3c <SDMMC_GetCmdResp3+0x70>)
 80069da:	fba2 2303 	umull	r2, r3, r2, r3
 80069de:	0a5b      	lsrs	r3, r3, #9
 80069e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80069e4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80069e8:	4623      	mov	r3, r4
 80069ea:	1e5c      	subs	r4, r3, #1
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d102      	bne.n	80069f6 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80069f0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80069f4:	e01b      	b.n	8006a2e <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069fa:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d0f0      	beq.n	80069e8 <SDMMC_GetCmdResp3+0x1c>
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1eb      	bne.n	80069e8 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a14:	f003 0304 	and.w	r3, r3, #4
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d004      	beq.n	8006a26 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2204      	movs	r2, #4
 8006a20:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006a22:	2304      	movs	r3, #4
 8006a24:	e003      	b.n	8006a2e <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	22c5      	movs	r2, #197	; 0xc5
 8006a2a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3710      	adds	r7, #16
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bc90      	pop	{r4, r7}
 8006a36:	4770      	bx	lr
 8006a38:	20000004 	.word	0x20000004
 8006a3c:	10624dd3 	.word	0x10624dd3

08006a40 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8006a40:	b590      	push	{r4, r7, lr}
 8006a42:	b087      	sub	sp, #28
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	460b      	mov	r3, r1
 8006a4a:	607a      	str	r2, [r7, #4]
 8006a4c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006a4e:	4b34      	ldr	r3, [pc, #208]	; (8006b20 <SDMMC_GetCmdResp6+0xe0>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a34      	ldr	r2, [pc, #208]	; (8006b24 <SDMMC_GetCmdResp6+0xe4>)
 8006a54:	fba2 2303 	umull	r2, r3, r2, r3
 8006a58:	0a5b      	lsrs	r3, r3, #9
 8006a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a5e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006a62:	4623      	mov	r3, r4
 8006a64:	1e5c      	subs	r4, r3, #1
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d102      	bne.n	8006a70 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006a6a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006a6e:	e052      	b.n	8006b16 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a74:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d0f0      	beq.n	8006a62 <SDMMC_GetCmdResp6+0x22>
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d1eb      	bne.n	8006a62 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a8e:	f003 0304 	and.w	r3, r3, #4
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d004      	beq.n	8006aa0 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2204      	movs	r2, #4
 8006a9a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006a9c:	2304      	movs	r3, #4
 8006a9e:	e03a      	b.n	8006b16 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aa4:	f003 0301 	and.w	r3, r3, #1
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d004      	beq.n	8006ab6 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e02f      	b.n	8006b16 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	f7ff fc79 	bl	80063ae <SDIO_GetCommandResponse>
 8006abc:	4603      	mov	r3, r0
 8006abe:	461a      	mov	r2, r3
 8006ac0:	7afb      	ldrb	r3, [r7, #11]
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d001      	beq.n	8006aca <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e025      	b.n	8006b16 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	22c5      	movs	r2, #197	; 0xc5
 8006ace:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006ad0:	2100      	movs	r1, #0
 8006ad2:	68f8      	ldr	r0, [r7, #12]
 8006ad4:	f7ff fc78 	bl	80063c8 <SDIO_GetResponse>
 8006ad8:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d106      	bne.n	8006af2 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	0c1b      	lsrs	r3, r3, #16
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8006aee:	2300      	movs	r3, #0
 8006af0:	e011      	b.n	8006b16 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d002      	beq.n	8006b02 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006afc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006b00:	e009      	b.n	8006b16 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d002      	beq.n	8006b12 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b10:	e001      	b.n	8006b16 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006b12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	371c      	adds	r7, #28
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd90      	pop	{r4, r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	20000004 	.word	0x20000004
 8006b24:	10624dd3 	.word	0x10624dd3

08006b28 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8006b28:	b490      	push	{r4, r7}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006b30:	4b21      	ldr	r3, [pc, #132]	; (8006bb8 <SDMMC_GetCmdResp7+0x90>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a21      	ldr	r2, [pc, #132]	; (8006bbc <SDMMC_GetCmdResp7+0x94>)
 8006b36:	fba2 2303 	umull	r2, r3, r2, r3
 8006b3a:	0a5b      	lsrs	r3, r3, #9
 8006b3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b40:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006b44:	4623      	mov	r3, r4
 8006b46:	1e5c      	subs	r4, r3, #1
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d102      	bne.n	8006b52 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006b4c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006b50:	e02c      	b.n	8006bac <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b56:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d0f0      	beq.n	8006b44 <SDMMC_GetCmdResp7+0x1c>
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1eb      	bne.n	8006b44 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b70:	f003 0304 	and.w	r3, r3, #4
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d004      	beq.n	8006b82 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2204      	movs	r2, #4
 8006b7c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006b7e:	2304      	movs	r3, #4
 8006b80:	e014      	b.n	8006bac <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b86:	f003 0301 	and.w	r3, r3, #1
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d004      	beq.n	8006b98 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2201      	movs	r2, #1
 8006b92:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e009      	b.n	8006bac <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d002      	beq.n	8006baa <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2240      	movs	r2, #64	; 0x40
 8006ba8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006baa:	2300      	movs	r3, #0
  
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3710      	adds	r7, #16
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bc90      	pop	{r4, r7}
 8006bb4:	4770      	bx	lr
 8006bb6:	bf00      	nop
 8006bb8:	20000004 	.word	0x20000004
 8006bbc:	10624dd3 	.word	0x10624dd3

08006bc0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006bc0:	b084      	sub	sp, #16
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b084      	sub	sp, #16
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
 8006bca:	f107 001c 	add.w	r0, r7, #28
 8006bce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d122      	bne.n	8006c1e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bdc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006bec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006c00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	d105      	bne.n	8006c12 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f000 f900 	bl	8006e18 <USB_CoreReset>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	73fb      	strb	r3, [r7, #15]
 8006c1c:	e01a      	b.n	8006c54 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	68db      	ldr	r3, [r3, #12]
 8006c22:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 f8f4 	bl	8006e18 <USB_CoreReset>
 8006c30:	4603      	mov	r3, r0
 8006c32:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006c34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d106      	bne.n	8006c48 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c3e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	639a      	str	r2, [r3, #56]	; 0x38
 8006c46:	e005      	b.n	8006c54 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c4c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d10b      	bne.n	8006c72 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	f043 0206 	orr.w	r2, r3, #6
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	f043 0220 	orr.w	r2, r3, #32
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3710      	adds	r7, #16
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c7e:	b004      	add	sp, #16
 8006c80:	4770      	bx	lr

08006c82 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c82:	b480      	push	{r7}
 8006c84:	b083      	sub	sp, #12
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	f043 0201 	orr.w	r2, r3, #1
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c96:	2300      	movs	r3, #0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr

08006ca4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	f023 0201 	bic.w	r2, r3, #1
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	370c      	adds	r7, #12
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr

08006cc6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b082      	sub	sp, #8
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
 8006cce:	460b      	mov	r3, r1
 8006cd0:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006cde:	78fb      	ldrb	r3, [r7, #3]
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d106      	bne.n	8006cf2 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	60da      	str	r2, [r3, #12]
 8006cf0:	e00b      	b.n	8006d0a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006cf2:	78fb      	ldrb	r3, [r7, #3]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d106      	bne.n	8006d06 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	68db      	ldr	r3, [r3, #12]
 8006cfc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	60da      	str	r2, [r3, #12]
 8006d04:	e001      	b.n	8006d0a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e003      	b.n	8006d12 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006d0a:	2032      	movs	r0, #50	; 0x32
 8006d0c:	f7fa ff96 	bl	8001c3c <HAL_Delay>

  return HAL_OK;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3708      	adds	r7, #8
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
	...

08006d1c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b085      	sub	sp, #20
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006d26:	2300      	movs	r3, #0
 8006d28:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	019b      	lsls	r3, r3, #6
 8006d2e:	f043 0220 	orr.w	r2, r3, #32
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	3301      	adds	r3, #1
 8006d3a:	60fb      	str	r3, [r7, #12]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	4a09      	ldr	r2, [pc, #36]	; (8006d64 <USB_FlushTxFifo+0x48>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d901      	bls.n	8006d48 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006d44:	2303      	movs	r3, #3
 8006d46:	e006      	b.n	8006d56 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	691b      	ldr	r3, [r3, #16]
 8006d4c:	f003 0320 	and.w	r3, r3, #32
 8006d50:	2b20      	cmp	r3, #32
 8006d52:	d0f0      	beq.n	8006d36 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3714      	adds	r7, #20
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr
 8006d62:	bf00      	nop
 8006d64:	00030d40 	.word	0x00030d40

08006d68 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b085      	sub	sp, #20
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006d70:	2300      	movs	r3, #0
 8006d72:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2210      	movs	r2, #16
 8006d78:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	3301      	adds	r3, #1
 8006d7e:	60fb      	str	r3, [r7, #12]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	4a09      	ldr	r2, [pc, #36]	; (8006da8 <USB_FlushRxFifo+0x40>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d901      	bls.n	8006d8c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006d88:	2303      	movs	r3, #3
 8006d8a:	e006      	b.n	8006d9a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	691b      	ldr	r3, [r3, #16]
 8006d90:	f003 0310 	and.w	r3, r3, #16
 8006d94:	2b10      	cmp	r3, #16
 8006d96:	d0f0      	beq.n	8006d7a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006d98:	2300      	movs	r3, #0
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3714      	adds	r7, #20
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop
 8006da8:	00030d40 	.word	0x00030d40

08006dac <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b089      	sub	sp, #36	; 0x24
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	60b9      	str	r1, [r7, #8]
 8006db6:	4611      	mov	r1, r2
 8006db8:	461a      	mov	r2, r3
 8006dba:	460b      	mov	r3, r1
 8006dbc:	71fb      	strb	r3, [r7, #7]
 8006dbe:	4613      	mov	r3, r2
 8006dc0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8006dca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d11a      	bne.n	8006e08 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006dd2:	88bb      	ldrh	r3, [r7, #4]
 8006dd4:	3303      	adds	r3, #3
 8006dd6:	089b      	lsrs	r3, r3, #2
 8006dd8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006dda:	2300      	movs	r3, #0
 8006ddc:	61bb      	str	r3, [r7, #24]
 8006dde:	e00f      	b.n	8006e00 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006de0:	79fb      	ldrb	r3, [r7, #7]
 8006de2:	031a      	lsls	r2, r3, #12
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	4413      	add	r3, r2
 8006de8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006dec:	461a      	mov	r2, r3
 8006dee:	69fb      	ldr	r3, [r7, #28]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	3304      	adds	r3, #4
 8006df8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006dfa:	69bb      	ldr	r3, [r7, #24]
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	61bb      	str	r3, [r7, #24]
 8006e00:	69ba      	ldr	r2, [r7, #24]
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d3eb      	bcc.n	8006de0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3724      	adds	r7, #36	; 0x24
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr
	...

08006e18 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b085      	sub	sp, #20
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006e20:	2300      	movs	r3, #0
 8006e22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	3301      	adds	r3, #1
 8006e28:	60fb      	str	r3, [r7, #12]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	4a13      	ldr	r2, [pc, #76]	; (8006e7c <USB_CoreReset+0x64>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d901      	bls.n	8006e36 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006e32:	2303      	movs	r3, #3
 8006e34:	e01b      	b.n	8006e6e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	daf2      	bge.n	8006e24 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	f043 0201 	orr.w	r2, r3, #1
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	3301      	adds	r3, #1
 8006e52:	60fb      	str	r3, [r7, #12]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	4a09      	ldr	r2, [pc, #36]	; (8006e7c <USB_CoreReset+0x64>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d901      	bls.n	8006e60 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e006      	b.n	8006e6e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	691b      	ldr	r3, [r3, #16]
 8006e64:	f003 0301 	and.w	r3, r3, #1
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d0f0      	beq.n	8006e4e <USB_CoreReset+0x36>

  return HAL_OK;
 8006e6c:	2300      	movs	r3, #0
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3714      	adds	r7, #20
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	00030d40 	.word	0x00030d40

08006e80 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e80:	b084      	sub	sp, #16
 8006e82:	b580      	push	{r7, lr}
 8006e84:	b084      	sub	sp, #16
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
 8006e8a:	f107 001c 	add.w	r0, r7, #28
 8006e8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	6013      	str	r3, [r2, #0]

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable HW VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d018      	beq.n	8006ef8 <USB_HostInit+0x78>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d10a      	bne.n	8006ee2 <USB_HostInit+0x62>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68ba      	ldr	r2, [r7, #8]
 8006ed6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006eda:	f043 0304 	orr.w	r3, r3, #4
 8006ede:	6013      	str	r3, [r2, #0]
 8006ee0:	e014      	b.n	8006f0c <USB_HostInit+0x8c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68ba      	ldr	r2, [r7, #8]
 8006eec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006ef0:	f023 0304 	bic.w	r3, r3, #4
 8006ef4:	6013      	str	r3, [r2, #0]
 8006ef6:	e009      	b.n	8006f0c <USB_HostInit+0x8c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f06:	f023 0304 	bic.w	r3, r3, #4
 8006f0a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8006f0c:	2110      	movs	r1, #16
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f7ff ff04 	bl	8006d1c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f7ff ff27 	bl	8006d68 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	60fb      	str	r3, [r7, #12]
 8006f1e:	e015      	b.n	8006f4c <USB_HostInit+0xcc>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	015a      	lsls	r2, r3, #5
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	4413      	add	r3, r2
 8006f28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f32:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	015a      	lsls	r2, r3, #5
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	4413      	add	r3, r2
 8006f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f40:	461a      	mov	r2, r3
 8006f42:	2300      	movs	r3, #0
 8006f44:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	3301      	adds	r3, #1
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	6a3b      	ldr	r3, [r7, #32]
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d3e5      	bcc.n	8006f20 <USB_HostInit+0xa0>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8006f54:	2101      	movs	r1, #1
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 f872 	bl	8007040 <USB_DriveVbus>

  HAL_Delay(200U);
 8006f5c:	20c8      	movs	r0, #200	; 0xc8
 8006f5e:	f7fa fe6d 	bl	8001c3c <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2200      	movs	r2, #0
 8006f66:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f04f 32ff 	mov.w	r2, #4294967295
 8006f6e:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d00b      	beq.n	8006f94 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f82:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a14      	ldr	r2, [pc, #80]	; (8006fd8 <USB_HostInit+0x158>)
 8006f88:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4a13      	ldr	r2, [pc, #76]	; (8006fdc <USB_HostInit+0x15c>)
 8006f8e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8006f92:	e009      	b.n	8006fa8 <USB_HostInit+0x128>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2280      	movs	r2, #128	; 0x80
 8006f98:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	4a10      	ldr	r2, [pc, #64]	; (8006fe0 <USB_HostInit+0x160>)
 8006f9e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a10      	ldr	r2, [pc, #64]	; (8006fe4 <USB_HostInit+0x164>)
 8006fa4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d105      	bne.n	8006fba <USB_HostInit+0x13a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	699b      	ldr	r3, [r3, #24]
 8006fb2:	f043 0210 	orr.w	r2, r3, #16
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	699a      	ldr	r2, [r3, #24]
 8006fbe:	4b0a      	ldr	r3, [pc, #40]	; (8006fe8 <USB_HostInit+0x168>)
 8006fc0:	4313      	orrs	r3, r2
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3710      	adds	r7, #16
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006fd2:	b004      	add	sp, #16
 8006fd4:	4770      	bx	lr
 8006fd6:	bf00      	nop
 8006fd8:	01000200 	.word	0x01000200
 8006fdc:	00e00300 	.word	0x00e00300
 8006fe0:	00600080 	.word	0x00600080
 8006fe4:	004000e0 	.word	0x004000e0
 8006fe8:	a3200008 	.word	0xa3200008

08006fec <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800700c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	68fa      	ldr	r2, [r7, #12]
 8007012:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007016:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800701a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800701c:	2064      	movs	r0, #100	; 0x64
 800701e:	f7fa fe0d 	bl	8001c3c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800702a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800702e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007030:	200a      	movs	r0, #10
 8007032:	f7fa fe03 	bl	8001c3c <HAL_Delay>

  return HAL_OK;
 8007036:	2300      	movs	r3, #0
}
 8007038:	4618      	mov	r0, r3
 800703a:	3710      	adds	r7, #16
 800703c:	46bd      	mov	sp, r7
 800703e:	bd80      	pop	{r7, pc}

08007040 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007040:	b480      	push	{r7}
 8007042:	b085      	sub	sp, #20
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
 8007048:	460b      	mov	r3, r1
 800704a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007050:	2300      	movs	r3, #0
 8007052:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007064:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800706c:	2b00      	cmp	r3, #0
 800706e:	d109      	bne.n	8007084 <USB_DriveVbus+0x44>
 8007070:	78fb      	ldrb	r3, [r7, #3]
 8007072:	2b01      	cmp	r3, #1
 8007074:	d106      	bne.n	8007084 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	68fa      	ldr	r2, [r7, #12]
 800707a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800707e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007082:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800708a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800708e:	d109      	bne.n	80070a4 <USB_DriveVbus+0x64>
 8007090:	78fb      	ldrb	r3, [r7, #3]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d106      	bne.n	80070a4 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	68fa      	ldr	r2, [r7, #12]
 800709a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800709e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070a2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80070a4:	2300      	movs	r3, #0
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3714      	adds	r7, #20
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr

080070b2 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80070b2:	b480      	push	{r7}
 80070b4:	b085      	sub	sp, #20
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80070be:	2300      	movs	r3, #0
 80070c0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	0c5b      	lsrs	r3, r3, #17
 80070d0:	f003 0303 	and.w	r3, r3, #3
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3714      	adds	r7, #20
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr

080070e0 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b085      	sub	sp, #20
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	b29b      	uxth	r3, r3
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3714      	adds	r7, #20
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr
	...

08007104 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007104:	b480      	push	{r7}
 8007106:	b087      	sub	sp, #28
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	4608      	mov	r0, r1
 800710e:	4611      	mov	r1, r2
 8007110:	461a      	mov	r2, r3
 8007112:	4603      	mov	r3, r0
 8007114:	70fb      	strb	r3, [r7, #3]
 8007116:	460b      	mov	r3, r1
 8007118:	70bb      	strb	r3, [r7, #2]
 800711a:	4613      	mov	r3, r2
 800711c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800711e:	2300      	movs	r3, #0
 8007120:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8007126:	78fb      	ldrb	r3, [r7, #3]
 8007128:	015a      	lsls	r2, r3, #5
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	4413      	add	r3, r2
 800712e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007132:	461a      	mov	r2, r3
 8007134:	f04f 33ff 	mov.w	r3, #4294967295
 8007138:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800713a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800713e:	2b03      	cmp	r3, #3
 8007140:	d87e      	bhi.n	8007240 <USB_HC_Init+0x13c>
 8007142:	a201      	add	r2, pc, #4	; (adr r2, 8007148 <USB_HC_Init+0x44>)
 8007144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007148:	08007159 	.word	0x08007159
 800714c:	08007203 	.word	0x08007203
 8007150:	08007159 	.word	0x08007159
 8007154:	080071c5 	.word	0x080071c5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007158:	78fb      	ldrb	r3, [r7, #3]
 800715a:	015a      	lsls	r2, r3, #5
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	4413      	add	r3, r2
 8007160:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007164:	461a      	mov	r2, r3
 8007166:	f240 439d 	movw	r3, #1181	; 0x49d
 800716a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800716c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007170:	2b00      	cmp	r3, #0
 8007172:	da10      	bge.n	8007196 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007174:	78fb      	ldrb	r3, [r7, #3]
 8007176:	015a      	lsls	r2, r3, #5
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	4413      	add	r3, r2
 800717c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	78fa      	ldrb	r2, [r7, #3]
 8007184:	0151      	lsls	r1, r2, #5
 8007186:	68ba      	ldr	r2, [r7, #8]
 8007188:	440a      	add	r2, r1
 800718a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800718e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007192:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8007194:	e057      	b.n	8007246 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800719a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d051      	beq.n	8007246 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 80071a2:	78fb      	ldrb	r3, [r7, #3]
 80071a4:	015a      	lsls	r2, r3, #5
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	4413      	add	r3, r2
 80071aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	78fa      	ldrb	r2, [r7, #3]
 80071b2:	0151      	lsls	r1, r2, #5
 80071b4:	68ba      	ldr	r2, [r7, #8]
 80071b6:	440a      	add	r2, r1
 80071b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80071bc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80071c0:	60d3      	str	r3, [r2, #12]
      break;
 80071c2:	e040      	b.n	8007246 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80071c4:	78fb      	ldrb	r3, [r7, #3]
 80071c6:	015a      	lsls	r2, r3, #5
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	4413      	add	r3, r2
 80071cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071d0:	461a      	mov	r2, r3
 80071d2:	f240 639d 	movw	r3, #1693	; 0x69d
 80071d6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80071d8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	da34      	bge.n	800724a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80071e0:	78fb      	ldrb	r3, [r7, #3]
 80071e2:	015a      	lsls	r2, r3, #5
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	4413      	add	r3, r2
 80071e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	78fa      	ldrb	r2, [r7, #3]
 80071f0:	0151      	lsls	r1, r2, #5
 80071f2:	68ba      	ldr	r2, [r7, #8]
 80071f4:	440a      	add	r2, r1
 80071f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80071fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071fe:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007200:	e023      	b.n	800724a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007202:	78fb      	ldrb	r3, [r7, #3]
 8007204:	015a      	lsls	r2, r3, #5
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	4413      	add	r3, r2
 800720a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800720e:	461a      	mov	r2, r3
 8007210:	f240 2325 	movw	r3, #549	; 0x225
 8007214:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007216:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800721a:	2b00      	cmp	r3, #0
 800721c:	da17      	bge.n	800724e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800721e:	78fb      	ldrb	r3, [r7, #3]
 8007220:	015a      	lsls	r2, r3, #5
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	4413      	add	r3, r2
 8007226:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800722a:	68db      	ldr	r3, [r3, #12]
 800722c:	78fa      	ldrb	r2, [r7, #3]
 800722e:	0151      	lsls	r1, r2, #5
 8007230:	68ba      	ldr	r2, [r7, #8]
 8007232:	440a      	add	r2, r1
 8007234:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007238:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800723c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800723e:	e006      	b.n	800724e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	75fb      	strb	r3, [r7, #23]
      break;
 8007244:	e004      	b.n	8007250 <USB_HC_Init+0x14c>
      break;
 8007246:	bf00      	nop
 8007248:	e002      	b.n	8007250 <USB_HC_Init+0x14c>
      break;
 800724a:	bf00      	nop
 800724c:	e000      	b.n	8007250 <USB_HC_Init+0x14c>
      break;
 800724e:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007256:	699a      	ldr	r2, [r3, #24]
 8007258:	78fb      	ldrb	r3, [r7, #3]
 800725a:	f003 030f 	and.w	r3, r3, #15
 800725e:	2101      	movs	r1, #1
 8007260:	fa01 f303 	lsl.w	r3, r1, r3
 8007264:	68b9      	ldr	r1, [r7, #8]
 8007266:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800726a:	4313      	orrs	r3, r2
 800726c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	699b      	ldr	r3, [r3, #24]
 8007272:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800727a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800727e:	2b00      	cmp	r3, #0
 8007280:	da03      	bge.n	800728a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007282:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007286:	613b      	str	r3, [r7, #16]
 8007288:	e001      	b.n	800728e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800728a:	2300      	movs	r3, #0
 800728c:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800728e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007292:	2b02      	cmp	r3, #2
 8007294:	d103      	bne.n	800729e <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007296:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800729a:	60fb      	str	r3, [r7, #12]
 800729c:	e001      	b.n	80072a2 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800729e:	2300      	movs	r3, #0
 80072a0:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80072a2:	787b      	ldrb	r3, [r7, #1]
 80072a4:	059b      	lsls	r3, r3, #22
 80072a6:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80072aa:	78bb      	ldrb	r3, [r7, #2]
 80072ac:	02db      	lsls	r3, r3, #11
 80072ae:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80072b2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80072b4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80072b8:	049b      	lsls	r3, r3, #18
 80072ba:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80072be:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80072c0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80072c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80072c6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80072cc:	78fb      	ldrb	r3, [r7, #3]
 80072ce:	0159      	lsls	r1, r3, #5
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	440b      	add	r3, r1
 80072d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072d8:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80072de:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 80072e0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80072e4:	2b03      	cmp	r3, #3
 80072e6:	d10f      	bne.n	8007308 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 80072e8:	78fb      	ldrb	r3, [r7, #3]
 80072ea:	015a      	lsls	r2, r3, #5
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	4413      	add	r3, r2
 80072f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	78fa      	ldrb	r2, [r7, #3]
 80072f8:	0151      	lsls	r1, r2, #5
 80072fa:	68ba      	ldr	r2, [r7, #8]
 80072fc:	440a      	add	r2, r1
 80072fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007302:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007306:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007308:	7dfb      	ldrb	r3, [r7, #23]
}
 800730a:	4618      	mov	r0, r3
 800730c:	371c      	adds	r7, #28
 800730e:	46bd      	mov	sp, r7
 8007310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007314:	4770      	bx	lr
 8007316:	bf00      	nop

08007318 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b08c      	sub	sp, #48	; 0x30
 800731c:	af02      	add	r7, sp, #8
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	60b9      	str	r1, [r7, #8]
 8007322:	4613      	mov	r3, r2
 8007324:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	785b      	ldrb	r3, [r3, #1]
 800732e:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8007330:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007334:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800733a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800733e:	2b00      	cmp	r3, #0
 8007340:	d028      	beq.n	8007394 <USB_HC_StartXfer+0x7c>
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	791b      	ldrb	r3, [r3, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d124      	bne.n	8007394 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 800734a:	79fb      	ldrb	r3, [r7, #7]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d10b      	bne.n	8007368 <USB_HC_StartXfer+0x50>
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	795b      	ldrb	r3, [r3, #5]
 8007354:	2b01      	cmp	r3, #1
 8007356:	d107      	bne.n	8007368 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	785b      	ldrb	r3, [r3, #1]
 800735c:	4619      	mov	r1, r3
 800735e:	68f8      	ldr	r0, [r7, #12]
 8007360:	f000 fa20 	bl	80077a4 <USB_DoPing>
      return HAL_OK;
 8007364:	2300      	movs	r3, #0
 8007366:	e114      	b.n	8007592 <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 8007368:	79fb      	ldrb	r3, [r7, #7]
 800736a:	2b01      	cmp	r3, #1
 800736c:	d112      	bne.n	8007394 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800736e:	69fb      	ldr	r3, [r7, #28]
 8007370:	015a      	lsls	r2, r3, #5
 8007372:	6a3b      	ldr	r3, [r7, #32]
 8007374:	4413      	add	r3, r2
 8007376:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	69fa      	ldr	r2, [r7, #28]
 800737e:	0151      	lsls	r1, r2, #5
 8007380:	6a3a      	ldr	r2, [r7, #32]
 8007382:	440a      	add	r2, r1
 8007384:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007388:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800738c:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	2200      	movs	r2, #0
 8007392:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	691b      	ldr	r3, [r3, #16]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d018      	beq.n	80073ce <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	68ba      	ldr	r2, [r7, #8]
 80073a2:	8912      	ldrh	r2, [r2, #8]
 80073a4:	4413      	add	r3, r2
 80073a6:	3b01      	subs	r3, #1
 80073a8:	68ba      	ldr	r2, [r7, #8]
 80073aa:	8912      	ldrh	r2, [r2, #8]
 80073ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80073b0:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80073b2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80073b4:	8b7b      	ldrh	r3, [r7, #26]
 80073b6:	429a      	cmp	r2, r3
 80073b8:	d90b      	bls.n	80073d2 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 80073ba:	8b7b      	ldrh	r3, [r7, #26]
 80073bc:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 80073be:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80073c0:	68ba      	ldr	r2, [r7, #8]
 80073c2:	8912      	ldrh	r2, [r2, #8]
 80073c4:	fb02 f203 	mul.w	r2, r2, r3
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	611a      	str	r2, [r3, #16]
 80073cc:	e001      	b.n	80073d2 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 80073ce:	2301      	movs	r3, #1
 80073d0:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	78db      	ldrb	r3, [r3, #3]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d006      	beq.n	80073e8 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 80073da:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80073dc:	68ba      	ldr	r2, [r7, #8]
 80073de:	8912      	ldrh	r2, [r2, #8]
 80073e0:	fb02 f203 	mul.w	r2, r2, r3
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	691b      	ldr	r3, [r3, #16]
 80073ec:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80073f0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80073f2:	04d9      	lsls	r1, r3, #19
 80073f4:	4b69      	ldr	r3, [pc, #420]	; (800759c <USB_HC_StartXfer+0x284>)
 80073f6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80073f8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	7a9b      	ldrb	r3, [r3, #10]
 80073fe:	075b      	lsls	r3, r3, #29
 8007400:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8007404:	69f9      	ldr	r1, [r7, #28]
 8007406:	0148      	lsls	r0, r1, #5
 8007408:	6a39      	ldr	r1, [r7, #32]
 800740a:	4401      	add	r1, r0
 800740c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007410:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8007412:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007414:	79fb      	ldrb	r3, [r7, #7]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d009      	beq.n	800742e <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	68d9      	ldr	r1, [r3, #12]
 800741e:	69fb      	ldr	r3, [r7, #28]
 8007420:	015a      	lsls	r2, r3, #5
 8007422:	6a3b      	ldr	r3, [r7, #32]
 8007424:	4413      	add	r3, r2
 8007426:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800742a:	460a      	mov	r2, r1
 800742c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800742e:	6a3b      	ldr	r3, [r7, #32]
 8007430:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	f003 0301 	and.w	r3, r3, #1
 800743a:	2b00      	cmp	r3, #0
 800743c:	bf0c      	ite	eq
 800743e:	2301      	moveq	r3, #1
 8007440:	2300      	movne	r3, #0
 8007442:	b2db      	uxtb	r3, r3
 8007444:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	015a      	lsls	r2, r3, #5
 800744a:	6a3b      	ldr	r3, [r7, #32]
 800744c:	4413      	add	r3, r2
 800744e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	69fa      	ldr	r2, [r7, #28]
 8007456:	0151      	lsls	r1, r2, #5
 8007458:	6a3a      	ldr	r2, [r7, #32]
 800745a:	440a      	add	r2, r1
 800745c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007460:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007464:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007466:	69fb      	ldr	r3, [r7, #28]
 8007468:	015a      	lsls	r2, r3, #5
 800746a:	6a3b      	ldr	r3, [r7, #32]
 800746c:	4413      	add	r3, r2
 800746e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	7e7b      	ldrb	r3, [r7, #25]
 8007476:	075b      	lsls	r3, r3, #29
 8007478:	69f9      	ldr	r1, [r7, #28]
 800747a:	0148      	lsls	r0, r1, #5
 800747c:	6a39      	ldr	r1, [r7, #32]
 800747e:	4401      	add	r1, r0
 8007480:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8007484:	4313      	orrs	r3, r2
 8007486:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007488:	69fb      	ldr	r3, [r7, #28]
 800748a:	015a      	lsls	r2, r3, #5
 800748c:	6a3b      	ldr	r3, [r7, #32]
 800748e:	4413      	add	r3, r2
 8007490:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a42      	ldr	r2, [pc, #264]	; (80075a0 <USB_HC_StartXfer+0x288>)
 8007498:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800749a:	4b41      	ldr	r3, [pc, #260]	; (80075a0 <USB_HC_StartXfer+0x288>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80074a2:	4a3f      	ldr	r2, [pc, #252]	; (80075a0 <USB_HC_StartXfer+0x288>)
 80074a4:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	78db      	ldrb	r3, [r3, #3]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d006      	beq.n	80074bc <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80074ae:	4b3c      	ldr	r3, [pc, #240]	; (80075a0 <USB_HC_StartXfer+0x288>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074b6:	4a3a      	ldr	r2, [pc, #232]	; (80075a0 <USB_HC_StartXfer+0x288>)
 80074b8:	6013      	str	r3, [r2, #0]
 80074ba:	e005      	b.n	80074c8 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80074bc:	4b38      	ldr	r3, [pc, #224]	; (80075a0 <USB_HC_StartXfer+0x288>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80074c4:	4a36      	ldr	r2, [pc, #216]	; (80075a0 <USB_HC_StartXfer+0x288>)
 80074c6:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80074c8:	4b35      	ldr	r3, [pc, #212]	; (80075a0 <USB_HC_StartXfer+0x288>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80074d0:	4a33      	ldr	r2, [pc, #204]	; (80075a0 <USB_HC_StartXfer+0x288>)
 80074d2:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80074d4:	69fb      	ldr	r3, [r7, #28]
 80074d6:	015a      	lsls	r2, r3, #5
 80074d8:	6a3b      	ldr	r3, [r7, #32]
 80074da:	4413      	add	r3, r2
 80074dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074e0:	461a      	mov	r2, r3
 80074e2:	4b2f      	ldr	r3, [pc, #188]	; (80075a0 <USB_HC_StartXfer+0x288>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80074e8:	79fb      	ldrb	r3, [r7, #7]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d001      	beq.n	80074f2 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 80074ee:	2300      	movs	r3, #0
 80074f0:	e04f      	b.n	8007592 <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	78db      	ldrb	r3, [r3, #3]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d14a      	bne.n	8007590 <USB_HC_StartXfer+0x278>
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	691b      	ldr	r3, [r3, #16]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d046      	beq.n	8007590 <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	79db      	ldrb	r3, [r3, #7]
 8007506:	2b03      	cmp	r3, #3
 8007508:	d830      	bhi.n	800756c <USB_HC_StartXfer+0x254>
 800750a:	a201      	add	r2, pc, #4	; (adr r2, 8007510 <USB_HC_StartXfer+0x1f8>)
 800750c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007510:	08007521 	.word	0x08007521
 8007514:	08007545 	.word	0x08007545
 8007518:	08007521 	.word	0x08007521
 800751c:	08007545 	.word	0x08007545
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	3303      	adds	r3, #3
 8007526:	089b      	lsrs	r3, r3, #2
 8007528:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800752a:	8afa      	ldrh	r2, [r7, #22]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007530:	b29b      	uxth	r3, r3
 8007532:	429a      	cmp	r2, r3
 8007534:	d91c      	bls.n	8007570 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	699b      	ldr	r3, [r3, #24]
 800753a:	f043 0220 	orr.w	r2, r3, #32
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	619a      	str	r2, [r3, #24]
        }
        break;
 8007542:	e015      	b.n	8007570 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	691b      	ldr	r3, [r3, #16]
 8007548:	3303      	adds	r3, #3
 800754a:	089b      	lsrs	r3, r3, #2
 800754c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800754e:	8afa      	ldrh	r2, [r7, #22]
 8007550:	6a3b      	ldr	r3, [r7, #32]
 8007552:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007556:	691b      	ldr	r3, [r3, #16]
 8007558:	b29b      	uxth	r3, r3
 800755a:	429a      	cmp	r2, r3
 800755c:	d90a      	bls.n	8007574 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	699b      	ldr	r3, [r3, #24]
 8007562:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	619a      	str	r2, [r3, #24]
        }
        break;
 800756a:	e003      	b.n	8007574 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800756c:	bf00      	nop
 800756e:	e002      	b.n	8007576 <USB_HC_StartXfer+0x25e>
        break;
 8007570:	bf00      	nop
 8007572:	e000      	b.n	8007576 <USB_HC_StartXfer+0x25e>
        break;
 8007574:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	68d9      	ldr	r1, [r3, #12]
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	785a      	ldrb	r2, [r3, #1]
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	691b      	ldr	r3, [r3, #16]
 8007582:	b298      	uxth	r0, r3
 8007584:	2300      	movs	r3, #0
 8007586:	9300      	str	r3, [sp, #0]
 8007588:	4603      	mov	r3, r0
 800758a:	68f8      	ldr	r0, [r7, #12]
 800758c:	f7ff fc0e 	bl	8006dac <USB_WritePacket>
  }

  return HAL_OK;
 8007590:	2300      	movs	r3, #0
}
 8007592:	4618      	mov	r0, r3
 8007594:	3728      	adds	r7, #40	; 0x28
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}
 800759a:	bf00      	nop
 800759c:	1ff80000 	.word	0x1ff80000
 80075a0:	200000f8 	.word	0x200000f8

080075a4 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b087      	sub	sp, #28
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	460b      	mov	r3, r1
 80075ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 80075b4:	78fb      	ldrb	r3, [r7, #3]
 80075b6:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80075b8:	2300      	movs	r3, #0
 80075ba:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	015a      	lsls	r2, r3, #5
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	4413      	add	r3, r2
 80075c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	0c9b      	lsrs	r3, r3, #18
 80075cc:	f003 0303 	and.w	r3, r3, #3
 80075d0:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d002      	beq.n	80075de <USB_HC_Halt+0x3a>
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	2b02      	cmp	r3, #2
 80075dc:	d16c      	bne.n	80076b8 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	015a      	lsls	r2, r3, #5
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	4413      	add	r3, r2
 80075e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68fa      	ldr	r2, [r7, #12]
 80075ee:	0151      	lsls	r1, r2, #5
 80075f0:	693a      	ldr	r2, [r7, #16]
 80075f2:	440a      	add	r2, r1
 80075f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80075f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80075fc:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007602:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007606:	2b00      	cmp	r3, #0
 8007608:	d143      	bne.n	8007692 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	015a      	lsls	r2, r3, #5
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	4413      	add	r3, r2
 8007612:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	68fa      	ldr	r2, [r7, #12]
 800761a:	0151      	lsls	r1, r2, #5
 800761c:	693a      	ldr	r2, [r7, #16]
 800761e:	440a      	add	r2, r1
 8007620:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007624:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007628:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	015a      	lsls	r2, r3, #5
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	4413      	add	r3, r2
 8007632:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68fa      	ldr	r2, [r7, #12]
 800763a:	0151      	lsls	r1, r2, #5
 800763c:	693a      	ldr	r2, [r7, #16]
 800763e:	440a      	add	r2, r1
 8007640:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007644:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007648:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	015a      	lsls	r2, r3, #5
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	4413      	add	r3, r2
 8007652:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	68fa      	ldr	r2, [r7, #12]
 800765a:	0151      	lsls	r1, r2, #5
 800765c:	693a      	ldr	r2, [r7, #16]
 800765e:	440a      	add	r2, r1
 8007660:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007664:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007668:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	3301      	adds	r3, #1
 800766e:	617b      	str	r3, [r7, #20]
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007676:	d81d      	bhi.n	80076b4 <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	015a      	lsls	r2, r3, #5
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	4413      	add	r3, r2
 8007680:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800768a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800768e:	d0ec      	beq.n	800766a <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007690:	e080      	b.n	8007794 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	015a      	lsls	r2, r3, #5
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	4413      	add	r3, r2
 800769a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	68fa      	ldr	r2, [r7, #12]
 80076a2:	0151      	lsls	r1, r2, #5
 80076a4:	693a      	ldr	r2, [r7, #16]
 80076a6:	440a      	add	r2, r1
 80076a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80076ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80076b0:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80076b2:	e06f      	b.n	8007794 <USB_HC_Halt+0x1f0>
          break;
 80076b4:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80076b6:	e06d      	b.n	8007794 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	015a      	lsls	r2, r3, #5
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	4413      	add	r3, r2
 80076c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	68fa      	ldr	r2, [r7, #12]
 80076c8:	0151      	lsls	r1, r2, #5
 80076ca:	693a      	ldr	r2, [r7, #16]
 80076cc:	440a      	add	r2, r1
 80076ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80076d2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076d6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076de:	691b      	ldr	r3, [r3, #16]
 80076e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d143      	bne.n	8007770 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	015a      	lsls	r2, r3, #5
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	4413      	add	r3, r2
 80076f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	68fa      	ldr	r2, [r7, #12]
 80076f8:	0151      	lsls	r1, r2, #5
 80076fa:	693a      	ldr	r2, [r7, #16]
 80076fc:	440a      	add	r2, r1
 80076fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007702:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007706:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	015a      	lsls	r2, r3, #5
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	4413      	add	r3, r2
 8007710:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	68fa      	ldr	r2, [r7, #12]
 8007718:	0151      	lsls	r1, r2, #5
 800771a:	693a      	ldr	r2, [r7, #16]
 800771c:	440a      	add	r2, r1
 800771e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007722:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007726:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	015a      	lsls	r2, r3, #5
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	4413      	add	r3, r2
 8007730:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	0151      	lsls	r1, r2, #5
 800773a:	693a      	ldr	r2, [r7, #16]
 800773c:	440a      	add	r2, r1
 800773e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007742:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007746:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	3301      	adds	r3, #1
 800774c:	617b      	str	r3, [r7, #20]
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007754:	d81d      	bhi.n	8007792 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	015a      	lsls	r2, r3, #5
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	4413      	add	r3, r2
 800775e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007768:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800776c:	d0ec      	beq.n	8007748 <USB_HC_Halt+0x1a4>
 800776e:	e011      	b.n	8007794 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	015a      	lsls	r2, r3, #5
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	4413      	add	r3, r2
 8007778:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	68fa      	ldr	r2, [r7, #12]
 8007780:	0151      	lsls	r1, r2, #5
 8007782:	693a      	ldr	r2, [r7, #16]
 8007784:	440a      	add	r2, r1
 8007786:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800778a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800778e:	6013      	str	r3, [r2, #0]
 8007790:	e000      	b.n	8007794 <USB_HC_Halt+0x1f0>
          break;
 8007792:	bf00      	nop
    }
  }

  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	371c      	adds	r7, #28
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr
	...

080077a4 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b087      	sub	sp, #28
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	460b      	mov	r3, r1
 80077ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80077b4:	78fb      	ldrb	r3, [r7, #3]
 80077b6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80077b8:	2301      	movs	r3, #1
 80077ba:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	04da      	lsls	r2, r3, #19
 80077c0:	4b15      	ldr	r3, [pc, #84]	; (8007818 <USB_DoPing+0x74>)
 80077c2:	4013      	ands	r3, r2
 80077c4:	693a      	ldr	r2, [r7, #16]
 80077c6:	0151      	lsls	r1, r2, #5
 80077c8:	697a      	ldr	r2, [r7, #20]
 80077ca:	440a      	add	r2, r1
 80077cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80077d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80077d4:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	015a      	lsls	r2, r3, #5
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	4413      	add	r3, r2
 80077de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80077ec:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80077f4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	015a      	lsls	r2, r3, #5
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	4413      	add	r3, r2
 80077fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007802:	461a      	mov	r2, r3
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007808:	2300      	movs	r3, #0
}
 800780a:	4618      	mov	r0, r3
 800780c:	371c      	adds	r7, #28
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr
 8007816:	bf00      	nop
 8007818:	1ff80000 	.word	0x1ff80000

0800781c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800781c:	b590      	push	{r4, r7, lr}
 800781e:	b089      	sub	sp, #36	; 0x24
 8007820:	af04      	add	r7, sp, #16
 8007822:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007824:	2301      	movs	r3, #1
 8007826:	2202      	movs	r2, #2
 8007828:	2102      	movs	r1, #2
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 fc68 	bl	8008100 <USBH_FindInterface>
 8007830:	4603      	mov	r3, r0
 8007832:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007834:	7bfb      	ldrb	r3, [r7, #15]
 8007836:	2bff      	cmp	r3, #255	; 0xff
 8007838:	d002      	beq.n	8007840 <USBH_CDC_InterfaceInit+0x24>
 800783a:	7bfb      	ldrb	r3, [r7, #15]
 800783c:	2b01      	cmp	r3, #1
 800783e:	d901      	bls.n	8007844 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007840:	2302      	movs	r3, #2
 8007842:	e13d      	b.n	8007ac0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007844:	7bfb      	ldrb	r3, [r7, #15]
 8007846:	4619      	mov	r1, r3
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f000 fc3d 	bl	80080c8 <USBH_SelectInterface>
 800784e:	4603      	mov	r3, r0
 8007850:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007852:	7bbb      	ldrb	r3, [r7, #14]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d001      	beq.n	800785c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007858:	2302      	movs	r3, #2
 800785a:	e131      	b.n	8007ac0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8007862:	2050      	movs	r0, #80	; 0x50
 8007864:	f002 f916 	bl	8009a94 <malloc>
 8007868:	4603      	mov	r3, r0
 800786a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007872:	69db      	ldr	r3, [r3, #28]
 8007874:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d101      	bne.n	8007880 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800787c:	2302      	movs	r3, #2
 800787e:	e11f      	b.n	8007ac0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007880:	2250      	movs	r2, #80	; 0x50
 8007882:	2100      	movs	r1, #0
 8007884:	68b8      	ldr	r0, [r7, #8]
 8007886:	f002 f915 	bl	8009ab4 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800788a:	7bfb      	ldrb	r3, [r7, #15]
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	211a      	movs	r1, #26
 8007890:	fb01 f303 	mul.w	r3, r1, r3
 8007894:	4413      	add	r3, r2
 8007896:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	b25b      	sxtb	r3, r3
 800789e:	2b00      	cmp	r3, #0
 80078a0:	da15      	bge.n	80078ce <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80078a2:	7bfb      	ldrb	r3, [r7, #15]
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	211a      	movs	r1, #26
 80078a8:	fb01 f303 	mul.w	r3, r1, r3
 80078ac:	4413      	add	r3, r2
 80078ae:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80078b2:	781a      	ldrb	r2, [r3, #0]
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80078b8:	7bfb      	ldrb	r3, [r7, #15]
 80078ba:	687a      	ldr	r2, [r7, #4]
 80078bc:	211a      	movs	r1, #26
 80078be:	fb01 f303 	mul.w	r3, r1, r3
 80078c2:	4413      	add	r3, r2
 80078c4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80078c8:	881a      	ldrh	r2, [r3, #0]
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	785b      	ldrb	r3, [r3, #1]
 80078d2:	4619      	mov	r1, r3
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f001 fdb6 	bl	8009446 <USBH_AllocPipe>
 80078da:	4603      	mov	r3, r0
 80078dc:	461a      	mov	r2, r3
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	7819      	ldrb	r1, [r3, #0]
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	7858      	ldrb	r0, [r3, #1]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80078f6:	68ba      	ldr	r2, [r7, #8]
 80078f8:	8952      	ldrh	r2, [r2, #10]
 80078fa:	9202      	str	r2, [sp, #8]
 80078fc:	2203      	movs	r2, #3
 80078fe:	9201      	str	r2, [sp, #4]
 8007900:	9300      	str	r3, [sp, #0]
 8007902:	4623      	mov	r3, r4
 8007904:	4602      	mov	r2, r0
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f001 fd6e 	bl	80093e8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	2200      	movs	r2, #0
 8007912:	4619      	mov	r1, r3
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f002 f80c 	bl	8009932 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800791a:	2300      	movs	r3, #0
 800791c:	2200      	movs	r2, #0
 800791e:	210a      	movs	r1, #10
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f000 fbed 	bl	8008100 <USBH_FindInterface>
 8007926:	4603      	mov	r3, r0
 8007928:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800792a:	7bfb      	ldrb	r3, [r7, #15]
 800792c:	2bff      	cmp	r3, #255	; 0xff
 800792e:	d002      	beq.n	8007936 <USBH_CDC_InterfaceInit+0x11a>
 8007930:	7bfb      	ldrb	r3, [r7, #15]
 8007932:	2b01      	cmp	r3, #1
 8007934:	d901      	bls.n	800793a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007936:	2302      	movs	r3, #2
 8007938:	e0c2      	b.n	8007ac0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800793a:	7bfb      	ldrb	r3, [r7, #15]
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	211a      	movs	r1, #26
 8007940:	fb01 f303 	mul.w	r3, r1, r3
 8007944:	4413      	add	r3, r2
 8007946:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800794a:	781b      	ldrb	r3, [r3, #0]
 800794c:	b25b      	sxtb	r3, r3
 800794e:	2b00      	cmp	r3, #0
 8007950:	da16      	bge.n	8007980 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007952:	7bfb      	ldrb	r3, [r7, #15]
 8007954:	687a      	ldr	r2, [r7, #4]
 8007956:	211a      	movs	r1, #26
 8007958:	fb01 f303 	mul.w	r3, r1, r3
 800795c:	4413      	add	r3, r2
 800795e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007962:	781a      	ldrb	r2, [r3, #0]
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007968:	7bfb      	ldrb	r3, [r7, #15]
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	211a      	movs	r1, #26
 800796e:	fb01 f303 	mul.w	r3, r1, r3
 8007972:	4413      	add	r3, r2
 8007974:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007978:	881a      	ldrh	r2, [r3, #0]
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	835a      	strh	r2, [r3, #26]
 800797e:	e015      	b.n	80079ac <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007980:	7bfb      	ldrb	r3, [r7, #15]
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	211a      	movs	r1, #26
 8007986:	fb01 f303 	mul.w	r3, r1, r3
 800798a:	4413      	add	r3, r2
 800798c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007990:	781a      	ldrb	r2, [r3, #0]
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007996:	7bfb      	ldrb	r3, [r7, #15]
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	211a      	movs	r1, #26
 800799c:	fb01 f303 	mul.w	r3, r1, r3
 80079a0:	4413      	add	r3, r2
 80079a2:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80079a6:	881a      	ldrh	r2, [r3, #0]
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80079ac:	7bfb      	ldrb	r3, [r7, #15]
 80079ae:	687a      	ldr	r2, [r7, #4]
 80079b0:	211a      	movs	r1, #26
 80079b2:	fb01 f303 	mul.w	r3, r1, r3
 80079b6:	4413      	add	r3, r2
 80079b8:	f203 3356 	addw	r3, r3, #854	; 0x356
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	b25b      	sxtb	r3, r3
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	da16      	bge.n	80079f2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80079c4:	7bfb      	ldrb	r3, [r7, #15]
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	211a      	movs	r1, #26
 80079ca:	fb01 f303 	mul.w	r3, r1, r3
 80079ce:	4413      	add	r3, r2
 80079d0:	f203 3356 	addw	r3, r3, #854	; 0x356
 80079d4:	781a      	ldrb	r2, [r3, #0]
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80079da:	7bfb      	ldrb	r3, [r7, #15]
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	211a      	movs	r1, #26
 80079e0:	fb01 f303 	mul.w	r3, r1, r3
 80079e4:	4413      	add	r3, r2
 80079e6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80079ea:	881a      	ldrh	r2, [r3, #0]
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	835a      	strh	r2, [r3, #26]
 80079f0:	e015      	b.n	8007a1e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80079f2:	7bfb      	ldrb	r3, [r7, #15]
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	211a      	movs	r1, #26
 80079f8:	fb01 f303 	mul.w	r3, r1, r3
 80079fc:	4413      	add	r3, r2
 80079fe:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007a02:	781a      	ldrb	r2, [r3, #0]
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007a08:	7bfb      	ldrb	r3, [r7, #15]
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	211a      	movs	r1, #26
 8007a0e:	fb01 f303 	mul.w	r3, r1, r3
 8007a12:	4413      	add	r3, r2
 8007a14:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007a18:	881a      	ldrh	r2, [r3, #0]
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	7b9b      	ldrb	r3, [r3, #14]
 8007a22:	4619      	mov	r1, r3
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f001 fd0e 	bl	8009446 <USBH_AllocPipe>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	7bdb      	ldrb	r3, [r3, #15]
 8007a36:	4619      	mov	r1, r3
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f001 fd04 	bl	8009446 <USBH_AllocPipe>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	461a      	mov	r2, r3
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	7b59      	ldrb	r1, [r3, #13]
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	7b98      	ldrb	r0, [r3, #14]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007a5a:	68ba      	ldr	r2, [r7, #8]
 8007a5c:	8b12      	ldrh	r2, [r2, #24]
 8007a5e:	9202      	str	r2, [sp, #8]
 8007a60:	2202      	movs	r2, #2
 8007a62:	9201      	str	r2, [sp, #4]
 8007a64:	9300      	str	r3, [sp, #0]
 8007a66:	4623      	mov	r3, r4
 8007a68:	4602      	mov	r2, r0
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f001 fcbc 	bl	80093e8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	7b19      	ldrb	r1, [r3, #12]
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	7bd8      	ldrb	r0, [r3, #15]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007a84:	68ba      	ldr	r2, [r7, #8]
 8007a86:	8b52      	ldrh	r2, [r2, #26]
 8007a88:	9202      	str	r2, [sp, #8]
 8007a8a:	2202      	movs	r2, #2
 8007a8c:	9201      	str	r2, [sp, #4]
 8007a8e:	9300      	str	r3, [sp, #0]
 8007a90:	4623      	mov	r3, r4
 8007a92:	4602      	mov	r2, r0
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f001 fca7 	bl	80093e8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	7b5b      	ldrb	r3, [r3, #13]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f001 ff41 	bl	8009932 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	7b1b      	ldrb	r3, [r3, #12]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f001 ff3a 	bl	8009932 <USBH_LL_SetToggle>

  return USBH_OK;
 8007abe:	2300      	movs	r3, #0
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3714      	adds	r7, #20
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd90      	pop	{r4, r7, pc}

08007ac8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b084      	sub	sp, #16
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007ad6:	69db      	ldr	r3, [r3, #28]
 8007ad8:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d00e      	beq.n	8007b00 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	781b      	ldrb	r3, [r3, #0]
 8007ae6:	4619      	mov	r1, r3
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f001 fc9c 	bl	8009426 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	781b      	ldrb	r3, [r3, #0]
 8007af2:	4619      	mov	r1, r3
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f001 fcc7 	bl	8009488 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	7b1b      	ldrb	r3, [r3, #12]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d00e      	beq.n	8007b26 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	7b1b      	ldrb	r3, [r3, #12]
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f001 fc89 	bl	8009426 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	7b1b      	ldrb	r3, [r3, #12]
 8007b18:	4619      	mov	r1, r3
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f001 fcb4 	bl	8009488 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2200      	movs	r2, #0
 8007b24:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	7b5b      	ldrb	r3, [r3, #13]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00e      	beq.n	8007b4c <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	7b5b      	ldrb	r3, [r3, #13]
 8007b32:	4619      	mov	r1, r3
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f001 fc76 	bl	8009426 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	7b5b      	ldrb	r3, [r3, #13]
 8007b3e:	4619      	mov	r1, r3
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f001 fca1 	bl	8009488 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007b52:	69db      	ldr	r3, [r3, #28]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d00b      	beq.n	8007b70 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007b5e:	69db      	ldr	r3, [r3, #28]
 8007b60:	4618      	mov	r0, r3
 8007b62:	f001 ff9f 	bl	8009aa4 <free>
    phost->pActiveClass->pData = 0U;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007b70:	2300      	movs	r3, #0
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3710      	adds	r7, #16
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}

08007b7a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8007b7a:	b580      	push	{r7, lr}
 8007b7c:	b084      	sub	sp, #16
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007b88:	69db      	ldr	r3, [r3, #28]
 8007b8a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	3340      	adds	r3, #64	; 0x40
 8007b90:	4619      	mov	r1, r3
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f000 f8b1 	bl	8007cfa <GetLineCoding>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8007b9c:	7afb      	ldrb	r3, [r7, #11]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d105      	bne.n	8007bae <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007ba8:	2102      	movs	r1, #2
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007bae:	7afb      	ldrb	r3, [r7, #11]
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3710      	adds	r7, #16
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}

08007bb8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b084      	sub	sp, #16
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007bce:	69db      	ldr	r3, [r3, #28]
 8007bd0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007bd8:	2b04      	cmp	r3, #4
 8007bda:	d877      	bhi.n	8007ccc <USBH_CDC_Process+0x114>
 8007bdc:	a201      	add	r2, pc, #4	; (adr r2, 8007be4 <USBH_CDC_Process+0x2c>)
 8007bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007be2:	bf00      	nop
 8007be4:	08007bf9 	.word	0x08007bf9
 8007be8:	08007bff 	.word	0x08007bff
 8007bec:	08007c2f 	.word	0x08007c2f
 8007bf0:	08007ca3 	.word	0x08007ca3
 8007bf4:	08007cb1 	.word	0x08007cb1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	73fb      	strb	r3, [r7, #15]
      break;
 8007bfc:	e06d      	b.n	8007cda <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c02:	4619      	mov	r1, r3
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 f897 	bl	8007d38 <SetLineCoding>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007c0e:	7bbb      	ldrb	r3, [r7, #14]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d104      	bne.n	8007c1e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	2202      	movs	r2, #2
 8007c18:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007c1c:	e058      	b.n	8007cd0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8007c1e:	7bbb      	ldrb	r3, [r7, #14]
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d055      	beq.n	8007cd0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	2204      	movs	r2, #4
 8007c28:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8007c2c:	e050      	b.n	8007cd0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	3340      	adds	r3, #64	; 0x40
 8007c32:	4619      	mov	r1, r3
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f000 f860 	bl	8007cfa <GetLineCoding>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007c3e:	7bbb      	ldrb	r3, [r7, #14]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d126      	bne.n	8007c92 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	2200      	movs	r2, #0
 8007c48:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c56:	791b      	ldrb	r3, [r3, #4]
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d13b      	bne.n	8007cd4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c66:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d133      	bne.n	8007cd4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c76:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d12b      	bne.n	8007cd4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c84:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d124      	bne.n	8007cd4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f000 f95a 	bl	8007f44 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007c90:	e020      	b.n	8007cd4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8007c92:	7bbb      	ldrb	r3, [r7, #14]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d01d      	beq.n	8007cd4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	2204      	movs	r2, #4
 8007c9c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8007ca0:	e018      	b.n	8007cd4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f000 f867 	bl	8007d76 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f000 f8dc 	bl	8007e66 <CDC_ProcessReception>
      break;
 8007cae:	e014      	b.n	8007cda <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007cb0:	2100      	movs	r1, #0
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 ff64 	bl	8008b80 <USBH_ClrFeature>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007cbc:	7bbb      	ldrb	r3, [r7, #14]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d10a      	bne.n	8007cd8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8007cca:	e005      	b.n	8007cd8 <USBH_CDC_Process+0x120>

    default:
      break;
 8007ccc:	bf00      	nop
 8007cce:	e004      	b.n	8007cda <USBH_CDC_Process+0x122>
      break;
 8007cd0:	bf00      	nop
 8007cd2:	e002      	b.n	8007cda <USBH_CDC_Process+0x122>
      break;
 8007cd4:	bf00      	nop
 8007cd6:	e000      	b.n	8007cda <USBH_CDC_Process+0x122>
      break;
 8007cd8:	bf00      	nop

  }

  return status;
 8007cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3710      	adds	r7, #16
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b083      	sub	sp, #12
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007cec:	2300      	movs	r3, #0
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	370c      	adds	r7, #12
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr

08007cfa <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007cfa:	b580      	push	{r7, lr}
 8007cfc:	b082      	sub	sp, #8
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	6078      	str	r0, [r7, #4]
 8007d02:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	22a1      	movs	r2, #161	; 0xa1
 8007d08:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2221      	movs	r2, #33	; 0x21
 8007d0e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2207      	movs	r2, #7
 8007d20:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	2207      	movs	r2, #7
 8007d26:	4619      	mov	r1, r3
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f001 f909 	bl	8008f40 <USBH_CtlReq>
 8007d2e:	4603      	mov	r3, r0
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3708      	adds	r7, #8
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b082      	sub	sp, #8
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2221      	movs	r2, #33	; 0x21
 8007d46:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2220      	movs	r2, #32
 8007d4c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2200      	movs	r2, #0
 8007d52:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2207      	movs	r2, #7
 8007d5e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	2207      	movs	r2, #7
 8007d64:	4619      	mov	r1, r3
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f001 f8ea 	bl	8008f40 <USBH_CtlReq>
 8007d6c:	4603      	mov	r3, r0
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3708      	adds	r7, #8
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}

08007d76 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8007d76:	b580      	push	{r7, lr}
 8007d78:	b086      	sub	sp, #24
 8007d7a:	af02      	add	r7, sp, #8
 8007d7c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007d84:	69db      	ldr	r3, [r3, #28]
 8007d86:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	d002      	beq.n	8007d9c <CDC_ProcessTransmission+0x26>
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	d025      	beq.n	8007de6 <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 8007d9a:	e060      	b.n	8007e5e <CDC_ProcessTransmission+0xe8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	8b12      	ldrh	r2, [r2, #24]
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d90c      	bls.n	8007dc2 <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	69d9      	ldr	r1, [r3, #28]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	8b1a      	ldrh	r2, [r3, #24]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	7b58      	ldrb	r0, [r3, #13]
 8007db4:	2301      	movs	r3, #1
 8007db6:	9300      	str	r3, [sp, #0]
 8007db8:	4603      	mov	r3, r0
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f001 fad1 	bl	8009362 <USBH_BulkSendData>
 8007dc0:	e00c      	b.n	8007ddc <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8007dca:	b29a      	uxth	r2, r3
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	7b58      	ldrb	r0, [r3, #13]
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	9300      	str	r3, [sp, #0]
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f001 fac3 	bl	8009362 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	2202      	movs	r2, #2
 8007de0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8007de4:	e03b      	b.n	8007e5e <CDC_ProcessTransmission+0xe8>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	7b5b      	ldrb	r3, [r3, #13]
 8007dea:	4619      	mov	r1, r3
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f001 fd76 	bl	80098de <USBH_LL_GetURBState>
 8007df2:	4603      	mov	r3, r0
 8007df4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8007df6:	7afb      	ldrb	r3, [r7, #11]
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	d128      	bne.n	8007e4e <CDC_ProcessTransmission+0xd8>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	8b12      	ldrh	r2, [r2, #24]
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d90e      	bls.n	8007e26 <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	8b12      	ldrh	r2, [r2, #24]
 8007e10:	1a9a      	subs	r2, r3, r2
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	69db      	ldr	r3, [r3, #28]
 8007e1a:	68fa      	ldr	r2, [r7, #12]
 8007e1c:	8b12      	ldrh	r2, [r2, #24]
 8007e1e:	441a      	add	r2, r3
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	61da      	str	r2, [r3, #28]
 8007e24:	e002      	b.n	8007e2c <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d004      	beq.n	8007e3e <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2201      	movs	r2, #1
 8007e38:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8007e3c:	e00e      	b.n	8007e5c <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 f868 	bl	8007f1c <USBH_CDC_TransmitCallback>
      break;
 8007e4c:	e006      	b.n	8007e5c <CDC_ProcessTransmission+0xe6>
        if (URB_Status == USBH_URB_NOTREADY)
 8007e4e:	7afb      	ldrb	r3, [r7, #11]
 8007e50:	2b02      	cmp	r3, #2
 8007e52:	d103      	bne.n	8007e5c <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2201      	movs	r2, #1
 8007e58:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8007e5c:	bf00      	nop
  }
}
 8007e5e:	bf00      	nop
 8007e60:	3710      	adds	r7, #16
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}

08007e66 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8007e66:	b580      	push	{r7, lr}
 8007e68:	b086      	sub	sp, #24
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007e74:	69db      	ldr	r3, [r3, #28]
 8007e76:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8007e82:	2b03      	cmp	r3, #3
 8007e84:	d002      	beq.n	8007e8c <CDC_ProcessReception+0x26>
 8007e86:	2b04      	cmp	r3, #4
 8007e88:	d00e      	beq.n	8007ea8 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8007e8a:	e043      	b.n	8007f14 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	6a19      	ldr	r1, [r3, #32]
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	8b5a      	ldrh	r2, [r3, #26]
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	7b1b      	ldrb	r3, [r3, #12]
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f001 fa87 	bl	80093ac <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	2204      	movs	r2, #4
 8007ea2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8007ea6:	e035      	b.n	8007f14 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	7b1b      	ldrb	r3, [r3, #12]
 8007eac:	4619      	mov	r1, r3
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f001 fd15 	bl	80098de <USBH_LL_GetURBState>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007eb8:	7cfb      	ldrb	r3, [r7, #19]
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d129      	bne.n	8007f12 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	7b1b      	ldrb	r3, [r3, #12]
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f001 fc78 	bl	80097ba <USBH_LL_GetLastXferSize>
 8007eca:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ed0:	68fa      	ldr	r2, [r7, #12]
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d016      	beq.n	8007f04 <CDC_ProcessReception+0x9e>
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	8b5b      	ldrh	r3, [r3, #26]
 8007eda:	461a      	mov	r2, r3
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d910      	bls.n	8007f04 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	1ad2      	subs	r2, r2, r3
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	6a1a      	ldr	r2, [r3, #32]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	441a      	add	r2, r3
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	2203      	movs	r2, #3
 8007efe:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8007f02:	e006      	b.n	8007f12 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 f80f 	bl	8007f30 <USBH_CDC_ReceiveCallback>
      break;
 8007f12:	bf00      	nop
  }
}
 8007f14:	bf00      	nop
 8007f16:	3718      	adds	r7, #24
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b083      	sub	sp, #12
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007f24:	bf00      	nop
 8007f26:	370c      	adds	r7, #12
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b083      	sub	sp, #12
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007f38:	bf00      	nop
 8007f3a:	370c      	adds	r7, #12
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f42:	4770      	bx	lr

08007f44 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007f4c:	bf00      	nop
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b084      	sub	sp, #16
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	60f8      	str	r0, [r7, #12]
 8007f60:	60b9      	str	r1, [r7, #8]
 8007f62:	4613      	mov	r3, r2
 8007f64:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d101      	bne.n	8007f70 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007f6c:	2302      	movs	r3, #2
 8007f6e:	e029      	b.n	8007fc4 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	79fa      	ldrb	r2, [r7, #7]
 8007f74:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2200      	movs	r2, #0
 8007f84:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8007f88:	68f8      	ldr	r0, [r7, #12]
 8007f8a:	f000 f81f 	bl	8007fcc <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2200      	movs	r2, #0
 8007f92:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d003      	beq.n	8007fbc <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	68ba      	ldr	r2, [r7, #8]
 8007fb8:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8007fbc:	68f8      	ldr	r0, [r7, #12]
 8007fbe:	f001 fb65 	bl	800968c <USBH_LL_Init>

  return USBH_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3710      	adds	r7, #16
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b085      	sub	sp, #20
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007fd8:	2300      	movs	r3, #0
 8007fda:	60fb      	str	r3, [r7, #12]
 8007fdc:	e009      	b.n	8007ff2 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8007fde:	687a      	ldr	r2, [r7, #4]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	33e0      	adds	r3, #224	; 0xe0
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	4413      	add	r3, r2
 8007fe8:	2200      	movs	r2, #0
 8007fea:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	3301      	adds	r3, #1
 8007ff0:	60fb      	str	r3, [r7, #12]
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2b0e      	cmp	r3, #14
 8007ff6:	d9f2      	bls.n	8007fde <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	60fb      	str	r3, [r7, #12]
 8007ffc:	e009      	b.n	8008012 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	4413      	add	r3, r2
 8008004:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008008:	2200      	movs	r2, #0
 800800a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	3301      	adds	r3, #1
 8008010:	60fb      	str	r3, [r7, #12]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008018:	d3f1      	bcc.n	8007ffe <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2200      	movs	r2, #0
 800801e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2200      	movs	r2, #0
 8008024:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2201      	movs	r2, #1
 800802a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2200      	movs	r2, #0
 8008030:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2201      	movs	r2, #1
 8008038:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2240      	movs	r2, #64	; 0x40
 800803e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2200      	movs	r2, #0
 8008044:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2200      	movs	r2, #0
 800804a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2201      	movs	r2, #1
 8008052:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8008066:	2300      	movs	r3, #0
}
 8008068:	4618      	mov	r0, r3
 800806a:	3714      	adds	r7, #20
 800806c:	46bd      	mov	sp, r7
 800806e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008072:	4770      	bx	lr

08008074 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008074:	b480      	push	{r7}
 8008076:	b085      	sub	sp, #20
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
 800807c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800807e:	2300      	movs	r3, #0
 8008080:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d016      	beq.n	80080b6 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800808e:	2b00      	cmp	r3, #0
 8008090:	d10e      	bne.n	80080b0 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008098:	1c59      	adds	r1, r3, #1
 800809a:	687a      	ldr	r2, [r7, #4]
 800809c:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80080a0:	687a      	ldr	r2, [r7, #4]
 80080a2:	33de      	adds	r3, #222	; 0xde
 80080a4:	6839      	ldr	r1, [r7, #0]
 80080a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80080aa:	2300      	movs	r3, #0
 80080ac:	73fb      	strb	r3, [r7, #15]
 80080ae:	e004      	b.n	80080ba <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80080b0:	2302      	movs	r3, #2
 80080b2:	73fb      	strb	r3, [r7, #15]
 80080b4:	e001      	b.n	80080ba <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80080b6:	2302      	movs	r3, #2
 80080b8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80080ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3714      	adds	r7, #20
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b085      	sub	sp, #20
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
 80080d0:	460b      	mov	r3, r1
 80080d2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80080d4:	2300      	movs	r3, #0
 80080d6:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80080de:	78fa      	ldrb	r2, [r7, #3]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d204      	bcs.n	80080ee <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	78fa      	ldrb	r2, [r7, #3]
 80080e8:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80080ec:	e001      	b.n	80080f2 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80080ee:	2302      	movs	r3, #2
 80080f0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80080f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3714      	adds	r7, #20
 80080f8:	46bd      	mov	sp, r7
 80080fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fe:	4770      	bx	lr

08008100 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008100:	b480      	push	{r7}
 8008102:	b087      	sub	sp, #28
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
 8008108:	4608      	mov	r0, r1
 800810a:	4611      	mov	r1, r2
 800810c:	461a      	mov	r2, r3
 800810e:	4603      	mov	r3, r0
 8008110:	70fb      	strb	r3, [r7, #3]
 8008112:	460b      	mov	r3, r1
 8008114:	70bb      	strb	r3, [r7, #2]
 8008116:	4613      	mov	r3, r2
 8008118:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800811a:	2300      	movs	r3, #0
 800811c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800811e:	2300      	movs	r3, #0
 8008120:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8008128:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800812a:	e025      	b.n	8008178 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800812c:	7dfb      	ldrb	r3, [r7, #23]
 800812e:	221a      	movs	r2, #26
 8008130:	fb02 f303 	mul.w	r3, r2, r3
 8008134:	3308      	adds	r3, #8
 8008136:	68fa      	ldr	r2, [r7, #12]
 8008138:	4413      	add	r3, r2
 800813a:	3302      	adds	r3, #2
 800813c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	795b      	ldrb	r3, [r3, #5]
 8008142:	78fa      	ldrb	r2, [r7, #3]
 8008144:	429a      	cmp	r2, r3
 8008146:	d002      	beq.n	800814e <USBH_FindInterface+0x4e>
 8008148:	78fb      	ldrb	r3, [r7, #3]
 800814a:	2bff      	cmp	r3, #255	; 0xff
 800814c:	d111      	bne.n	8008172 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008152:	78ba      	ldrb	r2, [r7, #2]
 8008154:	429a      	cmp	r2, r3
 8008156:	d002      	beq.n	800815e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008158:	78bb      	ldrb	r3, [r7, #2]
 800815a:	2bff      	cmp	r3, #255	; 0xff
 800815c:	d109      	bne.n	8008172 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008162:	787a      	ldrb	r2, [r7, #1]
 8008164:	429a      	cmp	r2, r3
 8008166:	d002      	beq.n	800816e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008168:	787b      	ldrb	r3, [r7, #1]
 800816a:	2bff      	cmp	r3, #255	; 0xff
 800816c:	d101      	bne.n	8008172 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800816e:	7dfb      	ldrb	r3, [r7, #23]
 8008170:	e006      	b.n	8008180 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008172:	7dfb      	ldrb	r3, [r7, #23]
 8008174:	3301      	adds	r3, #1
 8008176:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008178:	7dfb      	ldrb	r3, [r7, #23]
 800817a:	2b01      	cmp	r3, #1
 800817c:	d9d6      	bls.n	800812c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800817e:	23ff      	movs	r3, #255	; 0xff
}
 8008180:	4618      	mov	r0, r3
 8008182:	371c      	adds	r7, #28
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr

0800818c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b082      	sub	sp, #8
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f001 fab5 	bl	8009704 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800819a:	2101      	movs	r1, #1
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f001 fbb1 	bl	8009904 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80081a2:	2300      	movs	r3, #0
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	3708      	adds	r7, #8
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b088      	sub	sp, #32
 80081b0:	af04      	add	r7, sp, #16
 80081b2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80081b4:	2302      	movs	r3, #2
 80081b6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80081b8:	2300      	movs	r3, #0
 80081ba:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	2b01      	cmp	r3, #1
 80081c6:	d102      	bne.n	80081ce <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2203      	movs	r2, #3
 80081cc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	781b      	ldrb	r3, [r3, #0]
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	2b0b      	cmp	r3, #11
 80081d6:	f200 81b3 	bhi.w	8008540 <USBH_Process+0x394>
 80081da:	a201      	add	r2, pc, #4	; (adr r2, 80081e0 <USBH_Process+0x34>)
 80081dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081e0:	08008211 	.word	0x08008211
 80081e4:	08008243 	.word	0x08008243
 80081e8:	080082ab 	.word	0x080082ab
 80081ec:	080084db 	.word	0x080084db
 80081f0:	08008541 	.word	0x08008541
 80081f4:	0800834f 	.word	0x0800834f
 80081f8:	08008481 	.word	0x08008481
 80081fc:	08008385 	.word	0x08008385
 8008200:	080083a5 	.word	0x080083a5
 8008204:	080083c5 	.word	0x080083c5
 8008208:	080083f3 	.word	0x080083f3
 800820c:	080084c3 	.word	0x080084c3
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8008216:	b2db      	uxtb	r3, r3
 8008218:	2b00      	cmp	r3, #0
 800821a:	f000 8193 	beq.w	8008544 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2201      	movs	r2, #1
 8008222:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008224:	20c8      	movs	r0, #200	; 0xc8
 8008226:	f001 fbb7 	bl	8009998 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f001 faaa 	bl	8009784 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2200      	movs	r2, #0
 800823c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8008240:	e180      	b.n	8008544 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8008248:	2b01      	cmp	r3, #1
 800824a:	d107      	bne.n	800825c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2200      	movs	r2, #0
 8008250:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2202      	movs	r2, #2
 8008258:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800825a:	e182      	b.n	8008562 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008262:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008266:	d914      	bls.n	8008292 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800826e:	3301      	adds	r3, #1
 8008270:	b2da      	uxtb	r2, r3
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800827e:	2b03      	cmp	r3, #3
 8008280:	d903      	bls.n	800828a <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	220d      	movs	r2, #13
 8008286:	701a      	strb	r2, [r3, #0]
      break;
 8008288:	e16b      	b.n	8008562 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	701a      	strb	r2, [r3, #0]
      break;
 8008290:	e167      	b.n	8008562 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008298:	f103 020a 	add.w	r2, r3, #10
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80082a2:	200a      	movs	r0, #10
 80082a4:	f001 fb78 	bl	8009998 <USBH_Delay>
      break;
 80082a8:	e15b      	b.n	8008562 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d005      	beq.n	80082c0 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80082ba:	2104      	movs	r1, #4
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80082c0:	2064      	movs	r0, #100	; 0x64
 80082c2:	f001 fb69 	bl	8009998 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f001 fa37 	bl	800973a <USBH_LL_GetSpeed>
 80082cc:	4603      	mov	r3, r0
 80082ce:	461a      	mov	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2205      	movs	r2, #5
 80082da:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80082dc:	2100      	movs	r1, #0
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f001 f8b1 	bl	8009446 <USBH_AllocPipe>
 80082e4:	4603      	mov	r3, r0
 80082e6:	461a      	mov	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80082ec:	2180      	movs	r1, #128	; 0x80
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f001 f8a9 	bl	8009446 <USBH_AllocPipe>
 80082f4:	4603      	mov	r3, r0
 80082f6:	461a      	mov	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	7919      	ldrb	r1, [r3, #4]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800830c:	687a      	ldr	r2, [r7, #4]
 800830e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008310:	b292      	uxth	r2, r2
 8008312:	9202      	str	r2, [sp, #8]
 8008314:	2200      	movs	r2, #0
 8008316:	9201      	str	r2, [sp, #4]
 8008318:	9300      	str	r3, [sp, #0]
 800831a:	4603      	mov	r3, r0
 800831c:	2280      	movs	r2, #128	; 0x80
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f001 f862 	bl	80093e8 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	7959      	ldrb	r1, [r3, #5]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008338:	b292      	uxth	r2, r2
 800833a:	9202      	str	r2, [sp, #8]
 800833c:	2200      	movs	r2, #0
 800833e:	9201      	str	r2, [sp, #4]
 8008340:	9300      	str	r3, [sp, #0]
 8008342:	4603      	mov	r3, r0
 8008344:	2200      	movs	r2, #0
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f001 f84e 	bl	80093e8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800834c:	e109      	b.n	8008562 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 f90c 	bl	800856c <USBH_HandleEnum>
 8008354:	4603      	mov	r3, r0
 8008356:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008358:	7bbb      	ldrb	r3, [r7, #14]
 800835a:	b2db      	uxtb	r3, r3
 800835c:	2b00      	cmp	r3, #0
 800835e:	f040 80f3 	bne.w	8008548 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2200      	movs	r2, #0
 8008366:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8008370:	2b01      	cmp	r3, #1
 8008372:	d103      	bne.n	800837c <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2208      	movs	r2, #8
 8008378:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800837a:	e0e5      	b.n	8008548 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2207      	movs	r2, #7
 8008380:	701a      	strb	r2, [r3, #0]
      break;
 8008382:	e0e1      	b.n	8008548 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800838a:	2b00      	cmp	r3, #0
 800838c:	f000 80de 	beq.w	800854c <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008396:	2101      	movs	r1, #1
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2208      	movs	r2, #8
 80083a0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80083a2:	e0d3      	b.n	800854c <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	4619      	mov	r1, r3
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 fb9f 	bl	8008af2 <USBH_SetCfg>
 80083b4:	4603      	mov	r3, r0
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	f040 80ca 	bne.w	8008550 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2209      	movs	r2, #9
 80083c0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80083c2:	e0c5      	b.n	8008550 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80083ca:	f003 0320 	and.w	r3, r3, #32
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d00b      	beq.n	80083ea <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 80083d2:	2101      	movs	r1, #1
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f000 fbaf 	bl	8008b38 <USBH_SetFeature>
 80083da:	4603      	mov	r3, r0
 80083dc:	2b00      	cmp	r3, #0
 80083de:	f040 80b9 	bne.w	8008554 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	220a      	movs	r2, #10
 80083e6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80083e8:	e0b4      	b.n	8008554 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	220a      	movs	r2, #10
 80083ee:	701a      	strb	r2, [r3, #0]
      break;
 80083f0:	e0b0      	b.n	8008554 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f000 80ad 	beq.w	8008558 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008406:	2300      	movs	r3, #0
 8008408:	73fb      	strb	r3, [r7, #15]
 800840a:	e016      	b.n	800843a <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800840c:	7bfa      	ldrb	r2, [r7, #15]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	32de      	adds	r2, #222	; 0xde
 8008412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008416:	791a      	ldrb	r2, [r3, #4]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800841e:	429a      	cmp	r2, r3
 8008420:	d108      	bne.n	8008434 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008422:	7bfa      	ldrb	r2, [r7, #15]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	32de      	adds	r2, #222	; 0xde
 8008428:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8008432:	e005      	b.n	8008440 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008434:	7bfb      	ldrb	r3, [r7, #15]
 8008436:	3301      	adds	r3, #1
 8008438:	73fb      	strb	r3, [r7, #15]
 800843a:	7bfb      	ldrb	r3, [r7, #15]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d0e5      	beq.n	800840c <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008446:	2b00      	cmp	r3, #0
 8008448:	d016      	beq.n	8008478 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008450:	689b      	ldr	r3, [r3, #8]
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	4798      	blx	r3
 8008456:	4603      	mov	r3, r0
 8008458:	2b00      	cmp	r3, #0
 800845a:	d109      	bne.n	8008470 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2206      	movs	r2, #6
 8008460:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008468:	2103      	movs	r1, #3
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800846e:	e073      	b.n	8008558 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	220d      	movs	r2, #13
 8008474:	701a      	strb	r2, [r3, #0]
      break;
 8008476:	e06f      	b.n	8008558 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	220d      	movs	r2, #13
 800847c:	701a      	strb	r2, [r3, #0]
      break;
 800847e:	e06b      	b.n	8008558 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008486:	2b00      	cmp	r3, #0
 8008488:	d017      	beq.n	80084ba <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008490:	691b      	ldr	r3, [r3, #16]
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	4798      	blx	r3
 8008496:	4603      	mov	r3, r0
 8008498:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800849a:	7bbb      	ldrb	r3, [r7, #14]
 800849c:	b2db      	uxtb	r3, r3
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d103      	bne.n	80084aa <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	220b      	movs	r2, #11
 80084a6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80084a8:	e058      	b.n	800855c <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 80084aa:	7bbb      	ldrb	r3, [r7, #14]
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	2b02      	cmp	r3, #2
 80084b0:	d154      	bne.n	800855c <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	220d      	movs	r2, #13
 80084b6:	701a      	strb	r2, [r3, #0]
      break;
 80084b8:	e050      	b.n	800855c <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	220d      	movs	r2, #13
 80084be:	701a      	strb	r2, [r3, #0]
      break;
 80084c0:	e04c      	b.n	800855c <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d049      	beq.n	8008560 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80084d2:	695b      	ldr	r3, [r3, #20]
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	4798      	blx	r3
      }
      break;
 80084d8:	e042      	b.n	8008560 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2200      	movs	r2, #0
 80084de:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f7ff fd72 	bl	8007fcc <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d009      	beq.n	8008506 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80084f8:	68db      	ldr	r3, [r3, #12]
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2200      	movs	r2, #0
 8008502:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800850c:	2b00      	cmp	r3, #0
 800850e:	d005      	beq.n	800851c <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008516:	2105      	movs	r1, #5
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8008522:	b2db      	uxtb	r3, r3
 8008524:	2b01      	cmp	r3, #1
 8008526:	d107      	bne.n	8008538 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2200      	movs	r2, #0
 800852c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f7ff fe2b 	bl	800818c <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8008536:	e014      	b.n	8008562 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f001 f8e3 	bl	8009704 <USBH_LL_Start>
      break;
 800853e:	e010      	b.n	8008562 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8008540:	bf00      	nop
 8008542:	e00e      	b.n	8008562 <USBH_Process+0x3b6>
      break;
 8008544:	bf00      	nop
 8008546:	e00c      	b.n	8008562 <USBH_Process+0x3b6>
      break;
 8008548:	bf00      	nop
 800854a:	e00a      	b.n	8008562 <USBH_Process+0x3b6>
    break;
 800854c:	bf00      	nop
 800854e:	e008      	b.n	8008562 <USBH_Process+0x3b6>
      break;
 8008550:	bf00      	nop
 8008552:	e006      	b.n	8008562 <USBH_Process+0x3b6>
      break;
 8008554:	bf00      	nop
 8008556:	e004      	b.n	8008562 <USBH_Process+0x3b6>
      break;
 8008558:	bf00      	nop
 800855a:	e002      	b.n	8008562 <USBH_Process+0x3b6>
      break;
 800855c:	bf00      	nop
 800855e:	e000      	b.n	8008562 <USBH_Process+0x3b6>
      break;
 8008560:	bf00      	nop
  }
  return USBH_OK;
 8008562:	2300      	movs	r3, #0
}
 8008564:	4618      	mov	r0, r3
 8008566:	3710      	adds	r7, #16
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b088      	sub	sp, #32
 8008570:	af04      	add	r7, sp, #16
 8008572:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008574:	2301      	movs	r3, #1
 8008576:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008578:	2301      	movs	r3, #1
 800857a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	785b      	ldrb	r3, [r3, #1]
 8008580:	2b07      	cmp	r3, #7
 8008582:	f200 81c1 	bhi.w	8008908 <USBH_HandleEnum+0x39c>
 8008586:	a201      	add	r2, pc, #4	; (adr r2, 800858c <USBH_HandleEnum+0x20>)
 8008588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800858c:	080085ad 	.word	0x080085ad
 8008590:	0800866b 	.word	0x0800866b
 8008594:	080086d5 	.word	0x080086d5
 8008598:	08008763 	.word	0x08008763
 800859c:	080087cd 	.word	0x080087cd
 80085a0:	0800883d 	.word	0x0800883d
 80085a4:	08008883 	.word	0x08008883
 80085a8:	080088c9 	.word	0x080088c9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80085ac:	2108      	movs	r1, #8
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f000 f9cf 	bl	8008952 <USBH_Get_DevDesc>
 80085b4:	4603      	mov	r3, r0
 80085b6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80085b8:	7bbb      	ldrb	r3, [r7, #14]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d130      	bne.n	8008620 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2201      	movs	r2, #1
 80085cc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	7919      	ldrb	r1, [r3, #4]
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80085e2:	b292      	uxth	r2, r2
 80085e4:	9202      	str	r2, [sp, #8]
 80085e6:	2200      	movs	r2, #0
 80085e8:	9201      	str	r2, [sp, #4]
 80085ea:	9300      	str	r3, [sp, #0]
 80085ec:	4603      	mov	r3, r0
 80085ee:	2280      	movs	r2, #128	; 0x80
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f000 fef9 	bl	80093e8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	7959      	ldrb	r1, [r3, #5]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800860a:	b292      	uxth	r2, r2
 800860c:	9202      	str	r2, [sp, #8]
 800860e:	2200      	movs	r2, #0
 8008610:	9201      	str	r2, [sp, #4]
 8008612:	9300      	str	r3, [sp, #0]
 8008614:	4603      	mov	r3, r0
 8008616:	2200      	movs	r2, #0
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f000 fee5 	bl	80093e8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800861e:	e175      	b.n	800890c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008620:	7bbb      	ldrb	r3, [r7, #14]
 8008622:	2b03      	cmp	r3, #3
 8008624:	f040 8172 	bne.w	800890c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800862e:	3301      	adds	r3, #1
 8008630:	b2da      	uxtb	r2, r3
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800863e:	2b03      	cmp	r3, #3
 8008640:	d903      	bls.n	800864a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	220d      	movs	r2, #13
 8008646:	701a      	strb	r2, [r3, #0]
      break;
 8008648:	e160      	b.n	800890c <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	795b      	ldrb	r3, [r3, #5]
 800864e:	4619      	mov	r1, r3
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 ff19 	bl	8009488 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	791b      	ldrb	r3, [r3, #4]
 800865a:	4619      	mov	r1, r3
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f000 ff13 	bl	8009488 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	701a      	strb	r2, [r3, #0]
      break;
 8008668:	e150      	b.n	800890c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800866a:	2112      	movs	r1, #18
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f000 f970 	bl	8008952 <USBH_Get_DevDesc>
 8008672:	4603      	mov	r3, r0
 8008674:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008676:	7bbb      	ldrb	r3, [r7, #14]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d103      	bne.n	8008684 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2202      	movs	r2, #2
 8008680:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008682:	e145      	b.n	8008910 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008684:	7bbb      	ldrb	r3, [r7, #14]
 8008686:	2b03      	cmp	r3, #3
 8008688:	f040 8142 	bne.w	8008910 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008692:	3301      	adds	r3, #1
 8008694:	b2da      	uxtb	r2, r3
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80086a2:	2b03      	cmp	r3, #3
 80086a4:	d903      	bls.n	80086ae <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	220d      	movs	r2, #13
 80086aa:	701a      	strb	r2, [r3, #0]
      break;
 80086ac:	e130      	b.n	8008910 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	795b      	ldrb	r3, [r3, #5]
 80086b2:	4619      	mov	r1, r3
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f000 fee7 	bl	8009488 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	791b      	ldrb	r3, [r3, #4]
 80086be:	4619      	mov	r1, r3
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 fee1 	bl	8009488 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2200      	movs	r2, #0
 80086ca:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2200      	movs	r2, #0
 80086d0:	701a      	strb	r2, [r3, #0]
      break;
 80086d2:	e11d      	b.n	8008910 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80086d4:	2101      	movs	r1, #1
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 f9e7 	bl	8008aaa <USBH_SetAddress>
 80086dc:	4603      	mov	r3, r0
 80086de:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80086e0:	7bbb      	ldrb	r3, [r7, #14]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d132      	bne.n	800874c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80086e6:	2002      	movs	r0, #2
 80086e8:	f001 f956 	bl	8009998 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2203      	movs	r2, #3
 80086f8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	7919      	ldrb	r1, [r3, #4]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800870e:	b292      	uxth	r2, r2
 8008710:	9202      	str	r2, [sp, #8]
 8008712:	2200      	movs	r2, #0
 8008714:	9201      	str	r2, [sp, #4]
 8008716:	9300      	str	r3, [sp, #0]
 8008718:	4603      	mov	r3, r0
 800871a:	2280      	movs	r2, #128	; 0x80
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f000 fe63 	bl	80093e8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	7959      	ldrb	r1, [r3, #5]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008736:	b292      	uxth	r2, r2
 8008738:	9202      	str	r2, [sp, #8]
 800873a:	2200      	movs	r2, #0
 800873c:	9201      	str	r2, [sp, #4]
 800873e:	9300      	str	r3, [sp, #0]
 8008740:	4603      	mov	r3, r0
 8008742:	2200      	movs	r2, #0
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f000 fe4f 	bl	80093e8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800874a:	e0e3      	b.n	8008914 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800874c:	7bbb      	ldrb	r3, [r7, #14]
 800874e:	2b03      	cmp	r3, #3
 8008750:	f040 80e0 	bne.w	8008914 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	220d      	movs	r2, #13
 8008758:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2200      	movs	r2, #0
 800875e:	705a      	strb	r2, [r3, #1]
      break;
 8008760:	e0d8      	b.n	8008914 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008762:	2109      	movs	r1, #9
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f000 f91c 	bl	80089a2 <USBH_Get_CfgDesc>
 800876a:	4603      	mov	r3, r0
 800876c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800876e:	7bbb      	ldrb	r3, [r7, #14]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d103      	bne.n	800877c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2204      	movs	r2, #4
 8008778:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800877a:	e0cd      	b.n	8008918 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800877c:	7bbb      	ldrb	r3, [r7, #14]
 800877e:	2b03      	cmp	r3, #3
 8008780:	f040 80ca 	bne.w	8008918 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800878a:	3301      	adds	r3, #1
 800878c:	b2da      	uxtb	r2, r3
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800879a:	2b03      	cmp	r3, #3
 800879c:	d903      	bls.n	80087a6 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	220d      	movs	r2, #13
 80087a2:	701a      	strb	r2, [r3, #0]
      break;
 80087a4:	e0b8      	b.n	8008918 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	795b      	ldrb	r3, [r3, #5]
 80087aa:	4619      	mov	r1, r3
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f000 fe6b 	bl	8009488 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	791b      	ldrb	r3, [r3, #4]
 80087b6:	4619      	mov	r1, r3
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f000 fe65 	bl	8009488 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2200      	movs	r2, #0
 80087c2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	701a      	strb	r2, [r3, #0]
      break;
 80087ca:	e0a5      	b.n	8008918 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80087d2:	4619      	mov	r1, r3
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f000 f8e4 	bl	80089a2 <USBH_Get_CfgDesc>
 80087da:	4603      	mov	r3, r0
 80087dc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80087de:	7bbb      	ldrb	r3, [r7, #14]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d103      	bne.n	80087ec <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2205      	movs	r2, #5
 80087e8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80087ea:	e097      	b.n	800891c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80087ec:	7bbb      	ldrb	r3, [r7, #14]
 80087ee:	2b03      	cmp	r3, #3
 80087f0:	f040 8094 	bne.w	800891c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80087fa:	3301      	adds	r3, #1
 80087fc:	b2da      	uxtb	r2, r3
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800880a:	2b03      	cmp	r3, #3
 800880c:	d903      	bls.n	8008816 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	220d      	movs	r2, #13
 8008812:	701a      	strb	r2, [r3, #0]
      break;
 8008814:	e082      	b.n	800891c <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	795b      	ldrb	r3, [r3, #5]
 800881a:	4619      	mov	r1, r3
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f000 fe33 	bl	8009488 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	791b      	ldrb	r3, [r3, #4]
 8008826:	4619      	mov	r1, r3
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f000 fe2d 	bl	8009488 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2200      	movs	r2, #0
 8008832:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	701a      	strb	r2, [r3, #0]
      break;
 800883a:	e06f      	b.n	800891c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8008842:	2b00      	cmp	r3, #0
 8008844:	d019      	beq.n	800887a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008852:	23ff      	movs	r3, #255	; 0xff
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 f8c8 	bl	80089ea <USBH_Get_StringDesc>
 800885a:	4603      	mov	r3, r0
 800885c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800885e:	7bbb      	ldrb	r3, [r7, #14]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d103      	bne.n	800886c <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2206      	movs	r2, #6
 8008868:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800886a:	e059      	b.n	8008920 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800886c:	7bbb      	ldrb	r3, [r7, #14]
 800886e:	2b03      	cmp	r3, #3
 8008870:	d156      	bne.n	8008920 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2206      	movs	r2, #6
 8008876:	705a      	strb	r2, [r3, #1]
      break;
 8008878:	e052      	b.n	8008920 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2206      	movs	r2, #6
 800887e:	705a      	strb	r2, [r3, #1]
      break;
 8008880:	e04e      	b.n	8008920 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8008888:	2b00      	cmp	r3, #0
 800888a:	d019      	beq.n	80088c0 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008898:	23ff      	movs	r3, #255	; 0xff
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f000 f8a5 	bl	80089ea <USBH_Get_StringDesc>
 80088a0:	4603      	mov	r3, r0
 80088a2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80088a4:	7bbb      	ldrb	r3, [r7, #14]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d103      	bne.n	80088b2 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2207      	movs	r2, #7
 80088ae:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80088b0:	e038      	b.n	8008924 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80088b2:	7bbb      	ldrb	r3, [r7, #14]
 80088b4:	2b03      	cmp	r3, #3
 80088b6:	d135      	bne.n	8008924 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2207      	movs	r2, #7
 80088bc:	705a      	strb	r2, [r3, #1]
      break;
 80088be:	e031      	b.n	8008924 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2207      	movs	r2, #7
 80088c4:	705a      	strb	r2, [r3, #1]
      break;
 80088c6:	e02d      	b.n	8008924 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d017      	beq.n	8008902 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80088de:	23ff      	movs	r3, #255	; 0xff
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f000 f882 	bl	80089ea <USBH_Get_StringDesc>
 80088e6:	4603      	mov	r3, r0
 80088e8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80088ea:	7bbb      	ldrb	r3, [r7, #14]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d102      	bne.n	80088f6 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80088f0:	2300      	movs	r3, #0
 80088f2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80088f4:	e018      	b.n	8008928 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80088f6:	7bbb      	ldrb	r3, [r7, #14]
 80088f8:	2b03      	cmp	r3, #3
 80088fa:	d115      	bne.n	8008928 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80088fc:	2300      	movs	r3, #0
 80088fe:	73fb      	strb	r3, [r7, #15]
      break;
 8008900:	e012      	b.n	8008928 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8008902:	2300      	movs	r3, #0
 8008904:	73fb      	strb	r3, [r7, #15]
      break;
 8008906:	e00f      	b.n	8008928 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8008908:	bf00      	nop
 800890a:	e00e      	b.n	800892a <USBH_HandleEnum+0x3be>
      break;
 800890c:	bf00      	nop
 800890e:	e00c      	b.n	800892a <USBH_HandleEnum+0x3be>
      break;
 8008910:	bf00      	nop
 8008912:	e00a      	b.n	800892a <USBH_HandleEnum+0x3be>
      break;
 8008914:	bf00      	nop
 8008916:	e008      	b.n	800892a <USBH_HandleEnum+0x3be>
      break;
 8008918:	bf00      	nop
 800891a:	e006      	b.n	800892a <USBH_HandleEnum+0x3be>
      break;
 800891c:	bf00      	nop
 800891e:	e004      	b.n	800892a <USBH_HandleEnum+0x3be>
      break;
 8008920:	bf00      	nop
 8008922:	e002      	b.n	800892a <USBH_HandleEnum+0x3be>
      break;
 8008924:	bf00      	nop
 8008926:	e000      	b.n	800892a <USBH_HandleEnum+0x3be>
      break;
 8008928:	bf00      	nop
  }
  return Status;
 800892a:	7bfb      	ldrb	r3, [r7, #15]
}
 800892c:	4618      	mov	r0, r3
 800892e:	3710      	adds	r7, #16
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}

08008934 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008934:	b480      	push	{r7}
 8008936:	b083      	sub	sp, #12
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
 800893c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	683a      	ldr	r2, [r7, #0]
 8008942:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8008946:	bf00      	nop
 8008948:	370c      	adds	r7, #12
 800894a:	46bd      	mov	sp, r7
 800894c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008950:	4770      	bx	lr

08008952 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8008952:	b580      	push	{r7, lr}
 8008954:	b086      	sub	sp, #24
 8008956:	af02      	add	r7, sp, #8
 8008958:	6078      	str	r0, [r7, #4]
 800895a:	460b      	mov	r3, r1
 800895c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8008964:	78fb      	ldrb	r3, [r7, #3]
 8008966:	b29b      	uxth	r3, r3
 8008968:	9300      	str	r3, [sp, #0]
 800896a:	4613      	mov	r3, r2
 800896c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008970:	2100      	movs	r1, #0
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f000 f864 	bl	8008a40 <USBH_GetDescriptor>
 8008978:	4603      	mov	r3, r0
 800897a:	73fb      	strb	r3, [r7, #15]
 800897c:	7bfb      	ldrb	r3, [r7, #15]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d10a      	bne.n	8008998 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f203 3026 	addw	r0, r3, #806	; 0x326
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800898e:	78fa      	ldrb	r2, [r7, #3]
 8008990:	b292      	uxth	r2, r2
 8008992:	4619      	mov	r1, r3
 8008994:	f000 f918 	bl	8008bc8 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8008998:	7bfb      	ldrb	r3, [r7, #15]
}
 800899a:	4618      	mov	r0, r3
 800899c:	3710      	adds	r7, #16
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}

080089a2 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80089a2:	b580      	push	{r7, lr}
 80089a4:	b086      	sub	sp, #24
 80089a6:	af02      	add	r7, sp, #8
 80089a8:	6078      	str	r0, [r7, #4]
 80089aa:	460b      	mov	r3, r1
 80089ac:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	331c      	adds	r3, #28
 80089b2:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80089b4:	887b      	ldrh	r3, [r7, #2]
 80089b6:	9300      	str	r3, [sp, #0]
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80089be:	2100      	movs	r1, #0
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 f83d 	bl	8008a40 <USBH_GetDescriptor>
 80089c6:	4603      	mov	r3, r0
 80089c8:	72fb      	strb	r3, [r7, #11]
 80089ca:	7afb      	ldrb	r3, [r7, #11]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d107      	bne.n	80089e0 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80089d6:	887a      	ldrh	r2, [r7, #2]
 80089d8:	68f9      	ldr	r1, [r7, #12]
 80089da:	4618      	mov	r0, r3
 80089dc:	f000 f964 	bl	8008ca8 <USBH_ParseCfgDesc>
  }

  return status;
 80089e0:	7afb      	ldrb	r3, [r7, #11]
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3710      	adds	r7, #16
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}

080089ea <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80089ea:	b580      	push	{r7, lr}
 80089ec:	b088      	sub	sp, #32
 80089ee:	af02      	add	r7, sp, #8
 80089f0:	60f8      	str	r0, [r7, #12]
 80089f2:	607a      	str	r2, [r7, #4]
 80089f4:	461a      	mov	r2, r3
 80089f6:	460b      	mov	r3, r1
 80089f8:	72fb      	strb	r3, [r7, #11]
 80089fa:	4613      	mov	r3, r2
 80089fc:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 80089fe:	7afb      	ldrb	r3, [r7, #11]
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8008a06:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8008a0e:	893b      	ldrh	r3, [r7, #8]
 8008a10:	9300      	str	r3, [sp, #0]
 8008a12:	460b      	mov	r3, r1
 8008a14:	2100      	movs	r1, #0
 8008a16:	68f8      	ldr	r0, [r7, #12]
 8008a18:	f000 f812 	bl	8008a40 <USBH_GetDescriptor>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	75fb      	strb	r3, [r7, #23]
 8008a20:	7dfb      	ldrb	r3, [r7, #23]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d107      	bne.n	8008a36 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008a2c:	893a      	ldrh	r2, [r7, #8]
 8008a2e:	6879      	ldr	r1, [r7, #4]
 8008a30:	4618      	mov	r0, r3
 8008a32:	f000 fa37 	bl	8008ea4 <USBH_ParseStringDesc>
  }

  return status;
 8008a36:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3718      	adds	r7, #24
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}

08008a40 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	607b      	str	r3, [r7, #4]
 8008a4a:	460b      	mov	r3, r1
 8008a4c:	72fb      	strb	r3, [r7, #11]
 8008a4e:	4613      	mov	r3, r2
 8008a50:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	789b      	ldrb	r3, [r3, #2]
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d11c      	bne.n	8008a94 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008a5a:	7afb      	ldrb	r3, [r7, #11]
 8008a5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008a60:	b2da      	uxtb	r2, r3
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2206      	movs	r2, #6
 8008a6a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	893a      	ldrh	r2, [r7, #8]
 8008a70:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008a72:	893b      	ldrh	r3, [r7, #8]
 8008a74:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008a78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008a7c:	d104      	bne.n	8008a88 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	f240 4209 	movw	r2, #1033	; 0x409
 8008a84:	829a      	strh	r2, [r3, #20]
 8008a86:	e002      	b.n	8008a8e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	8b3a      	ldrh	r2, [r7, #24]
 8008a92:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008a94:	8b3b      	ldrh	r3, [r7, #24]
 8008a96:	461a      	mov	r2, r3
 8008a98:	6879      	ldr	r1, [r7, #4]
 8008a9a:	68f8      	ldr	r0, [r7, #12]
 8008a9c:	f000 fa50 	bl	8008f40 <USBH_CtlReq>
 8008aa0:	4603      	mov	r3, r0
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3710      	adds	r7, #16
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}

08008aaa <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008aaa:	b580      	push	{r7, lr}
 8008aac:	b082      	sub	sp, #8
 8008aae:	af00      	add	r7, sp, #0
 8008ab0:	6078      	str	r0, [r7, #4]
 8008ab2:	460b      	mov	r3, r1
 8008ab4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	789b      	ldrb	r3, [r3, #2]
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d10f      	bne.n	8008ade <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2205      	movs	r2, #5
 8008ac8:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008aca:	78fb      	ldrb	r3, [r7, #3]
 8008acc:	b29a      	uxth	r2, r3
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2200      	movs	r2, #0
 8008adc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8008ade:	2200      	movs	r2, #0
 8008ae0:	2100      	movs	r1, #0
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 fa2c 	bl	8008f40 <USBH_CtlReq>
 8008ae8:	4603      	mov	r3, r0
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	3708      	adds	r7, #8
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}

08008af2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008af2:	b580      	push	{r7, lr}
 8008af4:	b082      	sub	sp, #8
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	6078      	str	r0, [r7, #4]
 8008afa:	460b      	mov	r3, r1
 8008afc:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	789b      	ldrb	r3, [r3, #2]
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	d10e      	bne.n	8008b24 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2209      	movs	r2, #9
 8008b10:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	887a      	ldrh	r2, [r7, #2]
 8008b16:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2200      	movs	r2, #0
 8008b22:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8008b24:	2200      	movs	r2, #0
 8008b26:	2100      	movs	r1, #0
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f000 fa09 	bl	8008f40 <USBH_CtlReq>
 8008b2e:	4603      	mov	r3, r0
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3708      	adds	r7, #8
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}

08008b38 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b082      	sub	sp, #8
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
 8008b40:	460b      	mov	r3, r1
 8008b42:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	789b      	ldrb	r3, [r3, #2]
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d10f      	bne.n	8008b6c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2203      	movs	r2, #3
 8008b56:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008b58:	78fb      	ldrb	r3, [r7, #3]
 8008b5a:	b29a      	uxth	r2, r3
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2200      	movs	r2, #0
 8008b64:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	2100      	movs	r1, #0
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 f9e5 	bl	8008f40 <USBH_CtlReq>
 8008b76:	4603      	mov	r3, r0
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	3708      	adds	r7, #8
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}

08008b80 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b082      	sub	sp, #8
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
 8008b88:	460b      	mov	r3, r1
 8008b8a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	789b      	ldrb	r3, [r3, #2]
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d10f      	bne.n	8008bb4 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2202      	movs	r2, #2
 8008b98:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008ba6:	78fb      	ldrb	r3, [r7, #3]
 8008ba8:	b29a      	uxth	r2, r3
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	2100      	movs	r1, #0
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f000 f9c1 	bl	8008f40 <USBH_CtlReq>
 8008bbe:	4603      	mov	r3, r0
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3708      	adds	r7, #8
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b085      	sub	sp, #20
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	60f8      	str	r0, [r7, #12]
 8008bd0:	60b9      	str	r1, [r7, #8]
 8008bd2:	4613      	mov	r3, r2
 8008bd4:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	781a      	ldrb	r2, [r3, #0]
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	785a      	ldrb	r2, [r3, #1]
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8008be6:	68bb      	ldr	r3, [r7, #8]
 8008be8:	3302      	adds	r3, #2
 8008bea:	781b      	ldrb	r3, [r3, #0]
 8008bec:	b29a      	uxth	r2, r3
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	3303      	adds	r3, #3
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	021b      	lsls	r3, r3, #8
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	b29a      	uxth	r2, r3
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	791a      	ldrb	r2, [r3, #4]
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	795a      	ldrb	r2, [r3, #5]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	799a      	ldrb	r2, [r3, #6]
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	79da      	ldrb	r2, [r3, #7]
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8008c22:	88fb      	ldrh	r3, [r7, #6]
 8008c24:	2b08      	cmp	r3, #8
 8008c26:	d939      	bls.n	8008c9c <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	3308      	adds	r3, #8
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	b29a      	uxth	r2, r3
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	3309      	adds	r3, #9
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	b29b      	uxth	r3, r3
 8008c38:	021b      	lsls	r3, r3, #8
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	b29a      	uxth	r2, r3
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	330a      	adds	r3, #10
 8008c48:	781b      	ldrb	r3, [r3, #0]
 8008c4a:	b29a      	uxth	r2, r3
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	330b      	adds	r3, #11
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	b29b      	uxth	r3, r3
 8008c54:	021b      	lsls	r3, r3, #8
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	4313      	orrs	r3, r2
 8008c5a:	b29a      	uxth	r2, r3
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	330c      	adds	r3, #12
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	b29a      	uxth	r2, r3
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	330d      	adds	r3, #13
 8008c6c:	781b      	ldrb	r3, [r3, #0]
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	021b      	lsls	r3, r3, #8
 8008c72:	b29b      	uxth	r3, r3
 8008c74:	4313      	orrs	r3, r2
 8008c76:	b29a      	uxth	r2, r3
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	7b9a      	ldrb	r2, [r3, #14]
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	7bda      	ldrb	r2, [r3, #15]
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	7c1a      	ldrb	r2, [r3, #16]
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	7c5a      	ldrb	r2, [r3, #17]
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	745a      	strb	r2, [r3, #17]
  }
}
 8008c9c:	bf00      	nop
 8008c9e:	3714      	adds	r7, #20
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b08a      	sub	sp, #40	; 0x28
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	781a      	ldrb	r2, [r3, #0]
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	785a      	ldrb	r2, [r3, #1]
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	3302      	adds	r3, #2
 8008cde:	781b      	ldrb	r3, [r3, #0]
 8008ce0:	b29a      	uxth	r2, r3
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	3303      	adds	r3, #3
 8008ce6:	781b      	ldrb	r3, [r3, #0]
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	021b      	lsls	r3, r3, #8
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	b29a      	uxth	r2, r3
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	791a      	ldrb	r2, [r3, #4]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	795a      	ldrb	r2, [r3, #5]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	799a      	ldrb	r2, [r3, #6]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8008d0e:	68bb      	ldr	r3, [r7, #8]
 8008d10:	79da      	ldrb	r2, [r3, #7]
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	7a1a      	ldrb	r2, [r3, #8]
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008d1e:	88fb      	ldrh	r3, [r7, #6]
 8008d20:	2b09      	cmp	r3, #9
 8008d22:	d95f      	bls.n	8008de4 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8008d24:	2309      	movs	r3, #9
 8008d26:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8008d28:	2300      	movs	r3, #0
 8008d2a:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008d2c:	e051      	b.n	8008dd2 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008d2e:	f107 0316 	add.w	r3, r7, #22
 8008d32:	4619      	mov	r1, r3
 8008d34:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008d36:	f000 f8e8 	bl	8008f0a <USBH_GetNextDesc>
 8008d3a:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8008d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d3e:	785b      	ldrb	r3, [r3, #1]
 8008d40:	2b04      	cmp	r3, #4
 8008d42:	d146      	bne.n	8008dd2 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8008d44:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d48:	221a      	movs	r2, #26
 8008d4a:	fb02 f303 	mul.w	r3, r2, r3
 8008d4e:	3308      	adds	r3, #8
 8008d50:	68fa      	ldr	r2, [r7, #12]
 8008d52:	4413      	add	r3, r2
 8008d54:	3302      	adds	r3, #2
 8008d56:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008d58:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008d5a:	69f8      	ldr	r0, [r7, #28]
 8008d5c:	f000 f846 	bl	8008dec <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008d60:	2300      	movs	r3, #0
 8008d62:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8008d66:	2300      	movs	r3, #0
 8008d68:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008d6a:	e022      	b.n	8008db2 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008d6c:	f107 0316 	add.w	r3, r7, #22
 8008d70:	4619      	mov	r1, r3
 8008d72:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008d74:	f000 f8c9 	bl	8008f0a <USBH_GetNextDesc>
 8008d78:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8008d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d7c:	785b      	ldrb	r3, [r3, #1]
 8008d7e:	2b05      	cmp	r3, #5
 8008d80:	d117      	bne.n	8008db2 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008d82:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d86:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008d8a:	3201      	adds	r2, #1
 8008d8c:	00d2      	lsls	r2, r2, #3
 8008d8e:	211a      	movs	r1, #26
 8008d90:	fb01 f303 	mul.w	r3, r1, r3
 8008d94:	4413      	add	r3, r2
 8008d96:	3308      	adds	r3, #8
 8008d98:	68fa      	ldr	r2, [r7, #12]
 8008d9a:	4413      	add	r3, r2
 8008d9c:	3304      	adds	r3, #4
 8008d9e:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8008da0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008da2:	69b8      	ldr	r0, [r7, #24]
 8008da4:	f000 f851 	bl	8008e4a <USBH_ParseEPDesc>
            ep_ix++;
 8008da8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8008dac:	3301      	adds	r3, #1
 8008dae:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008db2:	69fb      	ldr	r3, [r7, #28]
 8008db4:	791b      	ldrb	r3, [r3, #4]
 8008db6:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d204      	bcs.n	8008dc8 <USBH_ParseCfgDesc+0x120>
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	885a      	ldrh	r2, [r3, #2]
 8008dc2:	8afb      	ldrh	r3, [r7, #22]
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	d8d1      	bhi.n	8008d6c <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8008dc8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008dcc:	3301      	adds	r3, #1
 8008dce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008dd2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008dd6:	2b01      	cmp	r3, #1
 8008dd8:	d804      	bhi.n	8008de4 <USBH_ParseCfgDesc+0x13c>
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	885a      	ldrh	r2, [r3, #2]
 8008dde:	8afb      	ldrh	r3, [r7, #22]
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d8a4      	bhi.n	8008d2e <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8008de4:	bf00      	nop
 8008de6:	3728      	adds	r7, #40	; 0x28
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}

08008dec <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
 8008df4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	781a      	ldrb	r2, [r3, #0]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	785a      	ldrb	r2, [r3, #1]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	789a      	ldrb	r2, [r3, #2]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	78da      	ldrb	r2, [r3, #3]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	791a      	ldrb	r2, [r3, #4]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	795a      	ldrb	r2, [r3, #5]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	799a      	ldrb	r2, [r3, #6]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	79da      	ldrb	r2, [r3, #7]
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	7a1a      	ldrb	r2, [r3, #8]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	721a      	strb	r2, [r3, #8]
}
 8008e3e:	bf00      	nop
 8008e40:	370c      	adds	r7, #12
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr

08008e4a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8008e4a:	b480      	push	{r7}
 8008e4c:	b083      	sub	sp, #12
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
 8008e52:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	781a      	ldrb	r2, [r3, #0]
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	785a      	ldrb	r2, [r3, #1]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	789a      	ldrb	r2, [r3, #2]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	78da      	ldrb	r2, [r3, #3]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	3304      	adds	r3, #4
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	b29a      	uxth	r2, r3
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	3305      	adds	r3, #5
 8008e80:	781b      	ldrb	r3, [r3, #0]
 8008e82:	b29b      	uxth	r3, r3
 8008e84:	021b      	lsls	r3, r3, #8
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	b29a      	uxth	r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	799a      	ldrb	r2, [r3, #6]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	719a      	strb	r2, [r3, #6]
}
 8008e98:	bf00      	nop
 8008e9a:	370c      	adds	r7, #12
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b087      	sub	sp, #28
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	60f8      	str	r0, [r7, #12]
 8008eac:	60b9      	str	r1, [r7, #8]
 8008eae:	4613      	mov	r3, r2
 8008eb0:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	3301      	adds	r3, #1
 8008eb6:	781b      	ldrb	r3, [r3, #0]
 8008eb8:	2b03      	cmp	r3, #3
 8008eba:	d120      	bne.n	8008efe <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	1e9a      	subs	r2, r3, #2
 8008ec2:	88fb      	ldrh	r3, [r7, #6]
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	bf28      	it	cs
 8008ec8:	4613      	movcs	r3, r2
 8008eca:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	3302      	adds	r3, #2
 8008ed0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	82fb      	strh	r3, [r7, #22]
 8008ed6:	e00b      	b.n	8008ef0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008ed8:	8afb      	ldrh	r3, [r7, #22]
 8008eda:	68fa      	ldr	r2, [r7, #12]
 8008edc:	4413      	add	r3, r2
 8008ede:	781a      	ldrb	r2, [r3, #0]
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008eea:	8afb      	ldrh	r3, [r7, #22]
 8008eec:	3302      	adds	r3, #2
 8008eee:	82fb      	strh	r3, [r7, #22]
 8008ef0:	8afa      	ldrh	r2, [r7, #22]
 8008ef2:	8abb      	ldrh	r3, [r7, #20]
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d3ef      	bcc.n	8008ed8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	2200      	movs	r2, #0
 8008efc:	701a      	strb	r2, [r3, #0]
  }
}
 8008efe:	bf00      	nop
 8008f00:	371c      	adds	r7, #28
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr

08008f0a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8008f0a:	b480      	push	{r7}
 8008f0c:	b085      	sub	sp, #20
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	6078      	str	r0, [r7, #4]
 8008f12:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	881a      	ldrh	r2, [r3, #0]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	781b      	ldrb	r3, [r3, #0]
 8008f1c:	b29b      	uxth	r3, r3
 8008f1e:	4413      	add	r3, r2
 8008f20:	b29a      	uxth	r2, r3
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	781b      	ldrb	r3, [r3, #0]
 8008f2a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	4413      	add	r3, r2
 8008f30:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008f32:	68fb      	ldr	r3, [r7, #12]
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3714      	adds	r7, #20
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3e:	4770      	bx	lr

08008f40 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b086      	sub	sp, #24
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	60f8      	str	r0, [r7, #12]
 8008f48:	60b9      	str	r1, [r7, #8]
 8008f4a:	4613      	mov	r3, r2
 8008f4c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	789b      	ldrb	r3, [r3, #2]
 8008f56:	2b01      	cmp	r3, #1
 8008f58:	d002      	beq.n	8008f60 <USBH_CtlReq+0x20>
 8008f5a:	2b02      	cmp	r3, #2
 8008f5c:	d00f      	beq.n	8008f7e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8008f5e:	e027      	b.n	8008fb0 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	68ba      	ldr	r2, [r7, #8]
 8008f64:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	88fa      	ldrh	r2, [r7, #6]
 8008f6a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2201      	movs	r2, #1
 8008f70:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2202      	movs	r2, #2
 8008f76:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008f78:	2301      	movs	r3, #1
 8008f7a:	75fb      	strb	r3, [r7, #23]
      break;
 8008f7c:	e018      	b.n	8008fb0 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8008f7e:	68f8      	ldr	r0, [r7, #12]
 8008f80:	f000 f81c 	bl	8008fbc <USBH_HandleControl>
 8008f84:	4603      	mov	r3, r0
 8008f86:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008f88:	7dfb      	ldrb	r3, [r7, #23]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d002      	beq.n	8008f94 <USBH_CtlReq+0x54>
 8008f8e:	7dfb      	ldrb	r3, [r7, #23]
 8008f90:	2b03      	cmp	r3, #3
 8008f92:	d106      	bne.n	8008fa2 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	2201      	movs	r2, #1
 8008f98:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	761a      	strb	r2, [r3, #24]
      break;
 8008fa0:	e005      	b.n	8008fae <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008fa2:	7dfb      	ldrb	r3, [r7, #23]
 8008fa4:	2b02      	cmp	r3, #2
 8008fa6:	d102      	bne.n	8008fae <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2201      	movs	r2, #1
 8008fac:	709a      	strb	r2, [r3, #2]
      break;
 8008fae:	bf00      	nop
  }
  return status;
 8008fb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3718      	adds	r7, #24
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}
	...

08008fbc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b086      	sub	sp, #24
 8008fc0:	af02      	add	r7, sp, #8
 8008fc2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	7e1b      	ldrb	r3, [r3, #24]
 8008fd0:	3b01      	subs	r3, #1
 8008fd2:	2b0a      	cmp	r3, #10
 8008fd4:	f200 8158 	bhi.w	8009288 <USBH_HandleControl+0x2cc>
 8008fd8:	a201      	add	r2, pc, #4	; (adr r2, 8008fe0 <USBH_HandleControl+0x24>)
 8008fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fde:	bf00      	nop
 8008fe0:	0800900d 	.word	0x0800900d
 8008fe4:	08009027 	.word	0x08009027
 8008fe8:	08009091 	.word	0x08009091
 8008fec:	080090b7 	.word	0x080090b7
 8008ff0:	080090ef 	.word	0x080090ef
 8008ff4:	0800911b 	.word	0x0800911b
 8008ff8:	0800916d 	.word	0x0800916d
 8008ffc:	0800918f 	.word	0x0800918f
 8009000:	080091cb 	.word	0x080091cb
 8009004:	080091f3 	.word	0x080091f3
 8009008:	08009231 	.word	0x08009231
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f103 0110 	add.w	r1, r3, #16
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	795b      	ldrb	r3, [r3, #5]
 8009016:	461a      	mov	r2, r3
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 f945 	bl	80092a8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2202      	movs	r2, #2
 8009022:	761a      	strb	r2, [r3, #24]
      break;
 8009024:	e13b      	b.n	800929e <USBH_HandleControl+0x2e2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	795b      	ldrb	r3, [r3, #5]
 800902a:	4619      	mov	r1, r3
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f000 fc56 	bl	80098de <USBH_LL_GetURBState>
 8009032:	4603      	mov	r3, r0
 8009034:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009036:	7bbb      	ldrb	r3, [r7, #14]
 8009038:	2b01      	cmp	r3, #1
 800903a:	d11e      	bne.n	800907a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	7c1b      	ldrb	r3, [r3, #16]
 8009040:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009044:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	8adb      	ldrh	r3, [r3, #22]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d00a      	beq.n	8009064 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800904e:	7b7b      	ldrb	r3, [r7, #13]
 8009050:	2b80      	cmp	r3, #128	; 0x80
 8009052:	d103      	bne.n	800905c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2203      	movs	r2, #3
 8009058:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800905a:	e117      	b.n	800928c <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_DATA_OUT;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2205      	movs	r2, #5
 8009060:	761a      	strb	r2, [r3, #24]
      break;
 8009062:	e113      	b.n	800928c <USBH_HandleControl+0x2d0>
          if (direction == USB_D2H)
 8009064:	7b7b      	ldrb	r3, [r7, #13]
 8009066:	2b80      	cmp	r3, #128	; 0x80
 8009068:	d103      	bne.n	8009072 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2209      	movs	r2, #9
 800906e:	761a      	strb	r2, [r3, #24]
      break;
 8009070:	e10c      	b.n	800928c <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_STATUS_IN;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2207      	movs	r2, #7
 8009076:	761a      	strb	r2, [r3, #24]
      break;
 8009078:	e108      	b.n	800928c <USBH_HandleControl+0x2d0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800907a:	7bbb      	ldrb	r3, [r7, #14]
 800907c:	2b04      	cmp	r3, #4
 800907e:	d003      	beq.n	8009088 <USBH_HandleControl+0xcc>
 8009080:	7bbb      	ldrb	r3, [r7, #14]
 8009082:	2b02      	cmp	r3, #2
 8009084:	f040 8102 	bne.w	800928c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	220b      	movs	r2, #11
 800908c:	761a      	strb	r2, [r3, #24]
      break;
 800908e:	e0fd      	b.n	800928c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009096:	b29a      	uxth	r2, r3
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6899      	ldr	r1, [r3, #8]
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	899a      	ldrh	r2, [r3, #12]
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	791b      	ldrb	r3, [r3, #4]
 80090a8:	6878      	ldr	r0, [r7, #4]
 80090aa:	f000 f93c 	bl	8009326 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2204      	movs	r2, #4
 80090b2:	761a      	strb	r2, [r3, #24]
      break;
 80090b4:	e0f3      	b.n	800929e <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	791b      	ldrb	r3, [r3, #4]
 80090ba:	4619      	mov	r1, r3
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f000 fc0e 	bl	80098de <USBH_LL_GetURBState>
 80090c2:	4603      	mov	r3, r0
 80090c4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80090c6:	7bbb      	ldrb	r3, [r7, #14]
 80090c8:	2b01      	cmp	r3, #1
 80090ca:	d102      	bne.n	80090d2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2209      	movs	r2, #9
 80090d0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80090d2:	7bbb      	ldrb	r3, [r7, #14]
 80090d4:	2b05      	cmp	r3, #5
 80090d6:	d102      	bne.n	80090de <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80090d8:	2303      	movs	r3, #3
 80090da:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80090dc:	e0d8      	b.n	8009290 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 80090de:	7bbb      	ldrb	r3, [r7, #14]
 80090e0:	2b04      	cmp	r3, #4
 80090e2:	f040 80d5 	bne.w	8009290 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	220b      	movs	r2, #11
 80090ea:	761a      	strb	r2, [r3, #24]
      break;
 80090ec:	e0d0      	b.n	8009290 <USBH_HandleControl+0x2d4>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6899      	ldr	r1, [r3, #8]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	899a      	ldrh	r2, [r3, #12]
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	7958      	ldrb	r0, [r3, #5]
 80090fa:	2301      	movs	r3, #1
 80090fc:	9300      	str	r3, [sp, #0]
 80090fe:	4603      	mov	r3, r0
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 f8eb 	bl	80092dc <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800910c:	b29a      	uxth	r2, r3
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2206      	movs	r2, #6
 8009116:	761a      	strb	r2, [r3, #24]
      break;
 8009118:	e0c1      	b.n	800929e <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	795b      	ldrb	r3, [r3, #5]
 800911e:	4619      	mov	r1, r3
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f000 fbdc 	bl	80098de <USBH_LL_GetURBState>
 8009126:	4603      	mov	r3, r0
 8009128:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800912a:	7bbb      	ldrb	r3, [r7, #14]
 800912c:	2b01      	cmp	r3, #1
 800912e:	d103      	bne.n	8009138 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2207      	movs	r2, #7
 8009134:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8009136:	e0ad      	b.n	8009294 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_STALL)
 8009138:	7bbb      	ldrb	r3, [r7, #14]
 800913a:	2b05      	cmp	r3, #5
 800913c:	d105      	bne.n	800914a <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	220c      	movs	r2, #12
 8009142:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009144:	2303      	movs	r3, #3
 8009146:	73fb      	strb	r3, [r7, #15]
      break;
 8009148:	e0a4      	b.n	8009294 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_NOTREADY)
 800914a:	7bbb      	ldrb	r3, [r7, #14]
 800914c:	2b02      	cmp	r3, #2
 800914e:	d103      	bne.n	8009158 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2205      	movs	r2, #5
 8009154:	761a      	strb	r2, [r3, #24]
      break;
 8009156:	e09d      	b.n	8009294 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_ERROR)
 8009158:	7bbb      	ldrb	r3, [r7, #14]
 800915a:	2b04      	cmp	r3, #4
 800915c:	f040 809a 	bne.w	8009294 <USBH_HandleControl+0x2d8>
          phost->Control.state = CTRL_ERROR;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	220b      	movs	r2, #11
 8009164:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009166:	2302      	movs	r3, #2
 8009168:	73fb      	strb	r3, [r7, #15]
      break;
 800916a:	e093      	b.n	8009294 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	791b      	ldrb	r3, [r3, #4]
 8009170:	2200      	movs	r2, #0
 8009172:	2100      	movs	r1, #0
 8009174:	6878      	ldr	r0, [r7, #4]
 8009176:	f000 f8d6 	bl	8009326 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009180:	b29a      	uxth	r2, r3
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2208      	movs	r2, #8
 800918a:	761a      	strb	r2, [r3, #24]

      break;
 800918c:	e087      	b.n	800929e <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	791b      	ldrb	r3, [r3, #4]
 8009192:	4619      	mov	r1, r3
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	f000 fba2 	bl	80098de <USBH_LL_GetURBState>
 800919a:	4603      	mov	r3, r0
 800919c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800919e:	7bbb      	ldrb	r3, [r7, #14]
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d105      	bne.n	80091b0 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	220d      	movs	r2, #13
 80091a8:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80091aa:	2300      	movs	r3, #0
 80091ac:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80091ae:	e073      	b.n	8009298 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_ERROR)
 80091b0:	7bbb      	ldrb	r3, [r7, #14]
 80091b2:	2b04      	cmp	r3, #4
 80091b4:	d103      	bne.n	80091be <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	220b      	movs	r2, #11
 80091ba:	761a      	strb	r2, [r3, #24]
      break;
 80091bc:	e06c      	b.n	8009298 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_STALL)
 80091be:	7bbb      	ldrb	r3, [r7, #14]
 80091c0:	2b05      	cmp	r3, #5
 80091c2:	d169      	bne.n	8009298 <USBH_HandleControl+0x2dc>
          status = USBH_NOT_SUPPORTED;
 80091c4:	2303      	movs	r3, #3
 80091c6:	73fb      	strb	r3, [r7, #15]
      break;
 80091c8:	e066      	b.n	8009298 <USBH_HandleControl+0x2dc>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	795a      	ldrb	r2, [r3, #5]
 80091ce:	2301      	movs	r3, #1
 80091d0:	9300      	str	r3, [sp, #0]
 80091d2:	4613      	mov	r3, r2
 80091d4:	2200      	movs	r2, #0
 80091d6:	2100      	movs	r1, #0
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 f87f 	bl	80092dc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80091e4:	b29a      	uxth	r2, r3
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	220a      	movs	r2, #10
 80091ee:	761a      	strb	r2, [r3, #24]
      break;
 80091f0:	e055      	b.n	800929e <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	795b      	ldrb	r3, [r3, #5]
 80091f6:	4619      	mov	r1, r3
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f000 fb70 	bl	80098de <USBH_LL_GetURBState>
 80091fe:	4603      	mov	r3, r0
 8009200:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009202:	7bbb      	ldrb	r3, [r7, #14]
 8009204:	2b01      	cmp	r3, #1
 8009206:	d105      	bne.n	8009214 <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 8009208:	2300      	movs	r3, #0
 800920a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	220d      	movs	r2, #13
 8009210:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8009212:	e043      	b.n	800929c <USBH_HandleControl+0x2e0>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009214:	7bbb      	ldrb	r3, [r7, #14]
 8009216:	2b02      	cmp	r3, #2
 8009218:	d103      	bne.n	8009222 <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2209      	movs	r2, #9
 800921e:	761a      	strb	r2, [r3, #24]
      break;
 8009220:	e03c      	b.n	800929c <USBH_HandleControl+0x2e0>
        if (URB_Status == USBH_URB_ERROR)
 8009222:	7bbb      	ldrb	r3, [r7, #14]
 8009224:	2b04      	cmp	r3, #4
 8009226:	d139      	bne.n	800929c <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	220b      	movs	r2, #11
 800922c:	761a      	strb	r2, [r3, #24]
      break;
 800922e:	e035      	b.n	800929c <USBH_HandleControl+0x2e0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	7e5b      	ldrb	r3, [r3, #25]
 8009234:	3301      	adds	r3, #1
 8009236:	b2da      	uxtb	r2, r3
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	765a      	strb	r2, [r3, #25]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	7e5b      	ldrb	r3, [r3, #25]
 8009240:	2b02      	cmp	r3, #2
 8009242:	d806      	bhi.n	8009252 <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2201      	movs	r2, #1
 8009248:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2201      	movs	r2, #1
 800924e:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009250:	e025      	b.n	800929e <USBH_HandleControl+0x2e2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009258:	2106      	movs	r1, #6
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2200      	movs	r2, #0
 8009262:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	795b      	ldrb	r3, [r3, #5]
 8009268:	4619      	mov	r1, r3
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f000 f90c 	bl	8009488 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	791b      	ldrb	r3, [r3, #4]
 8009274:	4619      	mov	r1, r3
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f000 f906 	bl	8009488 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2200      	movs	r2, #0
 8009280:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009282:	2302      	movs	r3, #2
 8009284:	73fb      	strb	r3, [r7, #15]
      break;
 8009286:	e00a      	b.n	800929e <USBH_HandleControl+0x2e2>

    default:
      break;
 8009288:	bf00      	nop
 800928a:	e008      	b.n	800929e <USBH_HandleControl+0x2e2>
      break;
 800928c:	bf00      	nop
 800928e:	e006      	b.n	800929e <USBH_HandleControl+0x2e2>
      break;
 8009290:	bf00      	nop
 8009292:	e004      	b.n	800929e <USBH_HandleControl+0x2e2>
      break;
 8009294:	bf00      	nop
 8009296:	e002      	b.n	800929e <USBH_HandleControl+0x2e2>
      break;
 8009298:	bf00      	nop
 800929a:	e000      	b.n	800929e <USBH_HandleControl+0x2e2>
      break;
 800929c:	bf00      	nop
  }

  return status;
 800929e:	7bfb      	ldrb	r3, [r7, #15]
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	3710      	adds	r7, #16
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}

080092a8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b088      	sub	sp, #32
 80092ac:	af04      	add	r7, sp, #16
 80092ae:	60f8      	str	r0, [r7, #12]
 80092b0:	60b9      	str	r1, [r7, #8]
 80092b2:	4613      	mov	r3, r2
 80092b4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80092b6:	79f9      	ldrb	r1, [r7, #7]
 80092b8:	2300      	movs	r3, #0
 80092ba:	9303      	str	r3, [sp, #12]
 80092bc:	2308      	movs	r3, #8
 80092be:	9302      	str	r3, [sp, #8]
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	9301      	str	r3, [sp, #4]
 80092c4:	2300      	movs	r3, #0
 80092c6:	9300      	str	r3, [sp, #0]
 80092c8:	2300      	movs	r3, #0
 80092ca:	2200      	movs	r2, #0
 80092cc:	68f8      	ldr	r0, [r7, #12]
 80092ce:	f000 fad5 	bl	800987c <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 80092d2:	2300      	movs	r3, #0
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3710      	adds	r7, #16
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b088      	sub	sp, #32
 80092e0:	af04      	add	r7, sp, #16
 80092e2:	60f8      	str	r0, [r7, #12]
 80092e4:	60b9      	str	r1, [r7, #8]
 80092e6:	4611      	mov	r1, r2
 80092e8:	461a      	mov	r2, r3
 80092ea:	460b      	mov	r3, r1
 80092ec:	80fb      	strh	r3, [r7, #6]
 80092ee:	4613      	mov	r3, r2
 80092f0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d001      	beq.n	8009300 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80092fc:	2300      	movs	r3, #0
 80092fe:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8009300:	7979      	ldrb	r1, [r7, #5]
 8009302:	7e3b      	ldrb	r3, [r7, #24]
 8009304:	9303      	str	r3, [sp, #12]
 8009306:	88fb      	ldrh	r3, [r7, #6]
 8009308:	9302      	str	r3, [sp, #8]
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	9301      	str	r3, [sp, #4]
 800930e:	2301      	movs	r3, #1
 8009310:	9300      	str	r3, [sp, #0]
 8009312:	2300      	movs	r3, #0
 8009314:	2200      	movs	r2, #0
 8009316:	68f8      	ldr	r0, [r7, #12]
 8009318:	f000 fab0 	bl	800987c <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800931c:	2300      	movs	r3, #0
}
 800931e:	4618      	mov	r0, r3
 8009320:	3710      	adds	r7, #16
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}

08009326 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009326:	b580      	push	{r7, lr}
 8009328:	b088      	sub	sp, #32
 800932a:	af04      	add	r7, sp, #16
 800932c:	60f8      	str	r0, [r7, #12]
 800932e:	60b9      	str	r1, [r7, #8]
 8009330:	4611      	mov	r1, r2
 8009332:	461a      	mov	r2, r3
 8009334:	460b      	mov	r3, r1
 8009336:	80fb      	strh	r3, [r7, #6]
 8009338:	4613      	mov	r3, r2
 800933a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800933c:	7979      	ldrb	r1, [r7, #5]
 800933e:	2300      	movs	r3, #0
 8009340:	9303      	str	r3, [sp, #12]
 8009342:	88fb      	ldrh	r3, [r7, #6]
 8009344:	9302      	str	r3, [sp, #8]
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	9301      	str	r3, [sp, #4]
 800934a:	2301      	movs	r3, #1
 800934c:	9300      	str	r3, [sp, #0]
 800934e:	2300      	movs	r3, #0
 8009350:	2201      	movs	r2, #1
 8009352:	68f8      	ldr	r0, [r7, #12]
 8009354:	f000 fa92 	bl	800987c <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8009358:	2300      	movs	r3, #0

}
 800935a:	4618      	mov	r0, r3
 800935c:	3710      	adds	r7, #16
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}

08009362 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009362:	b580      	push	{r7, lr}
 8009364:	b088      	sub	sp, #32
 8009366:	af04      	add	r7, sp, #16
 8009368:	60f8      	str	r0, [r7, #12]
 800936a:	60b9      	str	r1, [r7, #8]
 800936c:	4611      	mov	r1, r2
 800936e:	461a      	mov	r2, r3
 8009370:	460b      	mov	r3, r1
 8009372:	80fb      	strh	r3, [r7, #6]
 8009374:	4613      	mov	r3, r2
 8009376:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800937e:	2b00      	cmp	r3, #0
 8009380:	d001      	beq.n	8009386 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009382:	2300      	movs	r3, #0
 8009384:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8009386:	7979      	ldrb	r1, [r7, #5]
 8009388:	7e3b      	ldrb	r3, [r7, #24]
 800938a:	9303      	str	r3, [sp, #12]
 800938c:	88fb      	ldrh	r3, [r7, #6]
 800938e:	9302      	str	r3, [sp, #8]
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	9301      	str	r3, [sp, #4]
 8009394:	2301      	movs	r3, #1
 8009396:	9300      	str	r3, [sp, #0]
 8009398:	2302      	movs	r3, #2
 800939a:	2200      	movs	r2, #0
 800939c:	68f8      	ldr	r0, [r7, #12]
 800939e:	f000 fa6d 	bl	800987c <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80093a2:	2300      	movs	r3, #0
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3710      	adds	r7, #16
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b088      	sub	sp, #32
 80093b0:	af04      	add	r7, sp, #16
 80093b2:	60f8      	str	r0, [r7, #12]
 80093b4:	60b9      	str	r1, [r7, #8]
 80093b6:	4611      	mov	r1, r2
 80093b8:	461a      	mov	r2, r3
 80093ba:	460b      	mov	r3, r1
 80093bc:	80fb      	strh	r3, [r7, #6]
 80093be:	4613      	mov	r3, r2
 80093c0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80093c2:	7979      	ldrb	r1, [r7, #5]
 80093c4:	2300      	movs	r3, #0
 80093c6:	9303      	str	r3, [sp, #12]
 80093c8:	88fb      	ldrh	r3, [r7, #6]
 80093ca:	9302      	str	r3, [sp, #8]
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	9301      	str	r3, [sp, #4]
 80093d0:	2301      	movs	r3, #1
 80093d2:	9300      	str	r3, [sp, #0]
 80093d4:	2302      	movs	r3, #2
 80093d6:	2201      	movs	r2, #1
 80093d8:	68f8      	ldr	r0, [r7, #12]
 80093da:	f000 fa4f 	bl	800987c <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80093de:	2300      	movs	r3, #0
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3710      	adds	r7, #16
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}

080093e8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b086      	sub	sp, #24
 80093ec:	af04      	add	r7, sp, #16
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	4608      	mov	r0, r1
 80093f2:	4611      	mov	r1, r2
 80093f4:	461a      	mov	r2, r3
 80093f6:	4603      	mov	r3, r0
 80093f8:	70fb      	strb	r3, [r7, #3]
 80093fa:	460b      	mov	r3, r1
 80093fc:	70bb      	strb	r3, [r7, #2]
 80093fe:	4613      	mov	r3, r2
 8009400:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009402:	7878      	ldrb	r0, [r7, #1]
 8009404:	78ba      	ldrb	r2, [r7, #2]
 8009406:	78f9      	ldrb	r1, [r7, #3]
 8009408:	8b3b      	ldrh	r3, [r7, #24]
 800940a:	9302      	str	r3, [sp, #8]
 800940c:	7d3b      	ldrb	r3, [r7, #20]
 800940e:	9301      	str	r3, [sp, #4]
 8009410:	7c3b      	ldrb	r3, [r7, #16]
 8009412:	9300      	str	r3, [sp, #0]
 8009414:	4603      	mov	r3, r0
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 f9e2 	bl	80097e0 <USBH_LL_OpenPipe>

  return USBH_OK;
 800941c:	2300      	movs	r3, #0
}
 800941e:	4618      	mov	r0, r3
 8009420:	3708      	adds	r7, #8
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}

08009426 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009426:	b580      	push	{r7, lr}
 8009428:	b082      	sub	sp, #8
 800942a:	af00      	add	r7, sp, #0
 800942c:	6078      	str	r0, [r7, #4]
 800942e:	460b      	mov	r3, r1
 8009430:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8009432:	78fb      	ldrb	r3, [r7, #3]
 8009434:	4619      	mov	r1, r3
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f000 fa01 	bl	800983e <USBH_LL_ClosePipe>

  return USBH_OK;
 800943c:	2300      	movs	r3, #0
}
 800943e:	4618      	mov	r0, r3
 8009440:	3708      	adds	r7, #8
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}

08009446 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009446:	b580      	push	{r7, lr}
 8009448:	b084      	sub	sp, #16
 800944a:	af00      	add	r7, sp, #0
 800944c:	6078      	str	r0, [r7, #4]
 800944e:	460b      	mov	r3, r1
 8009450:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f000 f836 	bl	80094c4 <USBH_GetFreePipe>
 8009458:	4603      	mov	r3, r0
 800945a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800945c:	89fb      	ldrh	r3, [r7, #14]
 800945e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009462:	4293      	cmp	r3, r2
 8009464:	d00a      	beq.n	800947c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8009466:	78fa      	ldrb	r2, [r7, #3]
 8009468:	89fb      	ldrh	r3, [r7, #14]
 800946a:	f003 030f 	and.w	r3, r3, #15
 800946e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009472:	6879      	ldr	r1, [r7, #4]
 8009474:	33e0      	adds	r3, #224	; 0xe0
 8009476:	009b      	lsls	r3, r3, #2
 8009478:	440b      	add	r3, r1
 800947a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800947c:	89fb      	ldrh	r3, [r7, #14]
 800947e:	b2db      	uxtb	r3, r3
}
 8009480:	4618      	mov	r0, r3
 8009482:	3710      	adds	r7, #16
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009488:	b480      	push	{r7}
 800948a:	b083      	sub	sp, #12
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
 8009490:	460b      	mov	r3, r1
 8009492:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8009494:	78fb      	ldrb	r3, [r7, #3]
 8009496:	2b0a      	cmp	r3, #10
 8009498:	d80d      	bhi.n	80094b6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800949a:	78fb      	ldrb	r3, [r7, #3]
 800949c:	687a      	ldr	r2, [r7, #4]
 800949e:	33e0      	adds	r3, #224	; 0xe0
 80094a0:	009b      	lsls	r3, r3, #2
 80094a2:	4413      	add	r3, r2
 80094a4:	685a      	ldr	r2, [r3, #4]
 80094a6:	78fb      	ldrb	r3, [r7, #3]
 80094a8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80094ac:	6879      	ldr	r1, [r7, #4]
 80094ae:	33e0      	adds	r3, #224	; 0xe0
 80094b0:	009b      	lsls	r3, r3, #2
 80094b2:	440b      	add	r3, r1
 80094b4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80094b6:	2300      	movs	r3, #0
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	370c      	adds	r7, #12
 80094bc:	46bd      	mov	sp, r7
 80094be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c2:	4770      	bx	lr

080094c4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b085      	sub	sp, #20
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80094cc:	2300      	movs	r3, #0
 80094ce:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80094d0:	2300      	movs	r3, #0
 80094d2:	73fb      	strb	r3, [r7, #15]
 80094d4:	e00f      	b.n	80094f6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80094d6:	7bfb      	ldrb	r3, [r7, #15]
 80094d8:	687a      	ldr	r2, [r7, #4]
 80094da:	33e0      	adds	r3, #224	; 0xe0
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	4413      	add	r3, r2
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d102      	bne.n	80094f0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80094ea:	7bfb      	ldrb	r3, [r7, #15]
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	e007      	b.n	8009500 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 80094f0:	7bfb      	ldrb	r3, [r7, #15]
 80094f2:	3301      	adds	r3, #1
 80094f4:	73fb      	strb	r3, [r7, #15]
 80094f6:	7bfb      	ldrb	r3, [r7, #15]
 80094f8:	2b0a      	cmp	r3, #10
 80094fa:	d9ec      	bls.n	80094d6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80094fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8009500:	4618      	mov	r0, r3
 8009502:	3714      	adds	r7, #20
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr

0800950c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009510:	2201      	movs	r2, #1
 8009512:	490e      	ldr	r1, [pc, #56]	; (800954c <MX_USB_HOST_Init+0x40>)
 8009514:	480e      	ldr	r0, [pc, #56]	; (8009550 <MX_USB_HOST_Init+0x44>)
 8009516:	f7fe fd1f 	bl	8007f58 <USBH_Init>
 800951a:	4603      	mov	r3, r0
 800951c:	2b00      	cmp	r3, #0
 800951e:	d001      	beq.n	8009524 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009520:	f7f7 fd7e 	bl	8001020 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009524:	490b      	ldr	r1, [pc, #44]	; (8009554 <MX_USB_HOST_Init+0x48>)
 8009526:	480a      	ldr	r0, [pc, #40]	; (8009550 <MX_USB_HOST_Init+0x44>)
 8009528:	f7fe fda4 	bl	8008074 <USBH_RegisterClass>
 800952c:	4603      	mov	r3, r0
 800952e:	2b00      	cmp	r3, #0
 8009530:	d001      	beq.n	8009536 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009532:	f7f7 fd75 	bl	8001020 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009536:	4806      	ldr	r0, [pc, #24]	; (8009550 <MX_USB_HOST_Init+0x44>)
 8009538:	f7fe fe28 	bl	800818c <USBH_Start>
 800953c:	4603      	mov	r3, r0
 800953e:	2b00      	cmp	r3, #0
 8009540:	d001      	beq.n	8009546 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009542:	f7f7 fd6d 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009546:	bf00      	nop
 8009548:	bd80      	pop	{r7, pc}
 800954a:	bf00      	nop
 800954c:	0800956d 	.word	0x0800956d
 8009550:	20000494 	.word	0x20000494
 8009554:	20000010 	.word	0x20000010

08009558 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800955c:	4802      	ldr	r0, [pc, #8]	; (8009568 <MX_USB_HOST_Process+0x10>)
 800955e:	f7fe fe25 	bl	80081ac <USBH_Process>
}
 8009562:	bf00      	nop
 8009564:	bd80      	pop	{r7, pc}
 8009566:	bf00      	nop
 8009568:	20000494 	.word	0x20000494

0800956c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800956c:	b480      	push	{r7}
 800956e:	b083      	sub	sp, #12
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
 8009574:	460b      	mov	r3, r1
 8009576:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009578:	78fb      	ldrb	r3, [r7, #3]
 800957a:	3b01      	subs	r3, #1
 800957c:	2b04      	cmp	r3, #4
 800957e:	d819      	bhi.n	80095b4 <USBH_UserProcess+0x48>
 8009580:	a201      	add	r2, pc, #4	; (adr r2, 8009588 <USBH_UserProcess+0x1c>)
 8009582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009586:	bf00      	nop
 8009588:	080095b5 	.word	0x080095b5
 800958c:	080095a5 	.word	0x080095a5
 8009590:	080095b5 	.word	0x080095b5
 8009594:	080095ad 	.word	0x080095ad
 8009598:	0800959d 	.word	0x0800959d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800959c:	4b09      	ldr	r3, [pc, #36]	; (80095c4 <USBH_UserProcess+0x58>)
 800959e:	2203      	movs	r2, #3
 80095a0:	701a      	strb	r2, [r3, #0]
  break;
 80095a2:	e008      	b.n	80095b6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80095a4:	4b07      	ldr	r3, [pc, #28]	; (80095c4 <USBH_UserProcess+0x58>)
 80095a6:	2202      	movs	r2, #2
 80095a8:	701a      	strb	r2, [r3, #0]
  break;
 80095aa:	e004      	b.n	80095b6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80095ac:	4b05      	ldr	r3, [pc, #20]	; (80095c4 <USBH_UserProcess+0x58>)
 80095ae:	2201      	movs	r2, #1
 80095b0:	701a      	strb	r2, [r3, #0]
  break;
 80095b2:	e000      	b.n	80095b6 <USBH_UserProcess+0x4a>

  default:
  break;
 80095b4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80095b6:	bf00      	nop
 80095b8:	370c      	adds	r7, #12
 80095ba:	46bd      	mov	sp, r7
 80095bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c0:	4770      	bx	lr
 80095c2:	bf00      	nop
 80095c4:	200000fc 	.word	0x200000fc

080095c8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b08a      	sub	sp, #40	; 0x28
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80095d0:	f107 0314 	add.w	r3, r7, #20
 80095d4:	2200      	movs	r2, #0
 80095d6:	601a      	str	r2, [r3, #0]
 80095d8:	605a      	str	r2, [r3, #4]
 80095da:	609a      	str	r2, [r3, #8]
 80095dc:	60da      	str	r2, [r3, #12]
 80095de:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80095e8:	d147      	bne.n	800967a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80095ea:	2300      	movs	r3, #0
 80095ec:	613b      	str	r3, [r7, #16]
 80095ee:	4b25      	ldr	r3, [pc, #148]	; (8009684 <HAL_HCD_MspInit+0xbc>)
 80095f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095f2:	4a24      	ldr	r2, [pc, #144]	; (8009684 <HAL_HCD_MspInit+0xbc>)
 80095f4:	f043 0301 	orr.w	r3, r3, #1
 80095f8:	6313      	str	r3, [r2, #48]	; 0x30
 80095fa:	4b22      	ldr	r3, [pc, #136]	; (8009684 <HAL_HCD_MspInit+0xbc>)
 80095fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095fe:	f003 0301 	and.w	r3, r3, #1
 8009602:	613b      	str	r3, [r7, #16]
 8009604:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8009606:	f44f 7300 	mov.w	r3, #512	; 0x200
 800960a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800960c:	2300      	movs	r3, #0
 800960e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009610:	2300      	movs	r3, #0
 8009612:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8009614:	f107 0314 	add.w	r3, r7, #20
 8009618:	4619      	mov	r1, r3
 800961a:	481b      	ldr	r0, [pc, #108]	; (8009688 <HAL_HCD_MspInit+0xc0>)
 800961c:	f7f9 f950 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8009620:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8009624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009626:	2302      	movs	r3, #2
 8009628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800962a:	2300      	movs	r3, #0
 800962c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800962e:	2303      	movs	r3, #3
 8009630:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009632:	230a      	movs	r3, #10
 8009634:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009636:	f107 0314 	add.w	r3, r7, #20
 800963a:	4619      	mov	r1, r3
 800963c:	4812      	ldr	r0, [pc, #72]	; (8009688 <HAL_HCD_MspInit+0xc0>)
 800963e:	f7f9 f93f 	bl	80028c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009642:	4b10      	ldr	r3, [pc, #64]	; (8009684 <HAL_HCD_MspInit+0xbc>)
 8009644:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009646:	4a0f      	ldr	r2, [pc, #60]	; (8009684 <HAL_HCD_MspInit+0xbc>)
 8009648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800964c:	6353      	str	r3, [r2, #52]	; 0x34
 800964e:	2300      	movs	r3, #0
 8009650:	60fb      	str	r3, [r7, #12]
 8009652:	4b0c      	ldr	r3, [pc, #48]	; (8009684 <HAL_HCD_MspInit+0xbc>)
 8009654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009656:	4a0b      	ldr	r2, [pc, #44]	; (8009684 <HAL_HCD_MspInit+0xbc>)
 8009658:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800965c:	6453      	str	r3, [r2, #68]	; 0x44
 800965e:	4b09      	ldr	r3, [pc, #36]	; (8009684 <HAL_HCD_MspInit+0xbc>)
 8009660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009662:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009666:	60fb      	str	r3, [r7, #12]
 8009668:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800966a:	2200      	movs	r2, #0
 800966c:	2100      	movs	r1, #0
 800966e:	2043      	movs	r0, #67	; 0x43
 8009670:	f7f8 fe53 	bl	800231a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009674:	2043      	movs	r0, #67	; 0x43
 8009676:	f7f8 fe6c 	bl	8002352 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800967a:	bf00      	nop
 800967c:	3728      	adds	r7, #40	; 0x28
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
 8009682:	bf00      	nop
 8009684:	40023800 	.word	0x40023800
 8009688:	40020000 	.word	0x40020000

0800968c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b082      	sub	sp, #8
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800969a:	2b01      	cmp	r3, #1
 800969c:	d12a      	bne.n	80096f4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800969e:	4a18      	ldr	r2, [pc, #96]	; (8009700 <USBH_LL_Init+0x74>)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	4a15      	ldr	r2, [pc, #84]	; (8009700 <USBH_LL_Init+0x74>)
 80096aa:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80096ae:	4b14      	ldr	r3, [pc, #80]	; (8009700 <USBH_LL_Init+0x74>)
 80096b0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80096b4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 80096b6:	4b12      	ldr	r3, [pc, #72]	; (8009700 <USBH_LL_Init+0x74>)
 80096b8:	220c      	movs	r2, #12
 80096ba:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80096bc:	4b10      	ldr	r3, [pc, #64]	; (8009700 <USBH_LL_Init+0x74>)
 80096be:	2201      	movs	r2, #1
 80096c0:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80096c2:	4b0f      	ldr	r3, [pc, #60]	; (8009700 <USBH_LL_Init+0x74>)
 80096c4:	2200      	movs	r2, #0
 80096c6:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80096c8:	4b0d      	ldr	r3, [pc, #52]	; (8009700 <USBH_LL_Init+0x74>)
 80096ca:	2202      	movs	r2, #2
 80096cc:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80096ce:	4b0c      	ldr	r3, [pc, #48]	; (8009700 <USBH_LL_Init+0x74>)
 80096d0:	2200      	movs	r2, #0
 80096d2:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80096d4:	480a      	ldr	r0, [pc, #40]	; (8009700 <USBH_LL_Init+0x74>)
 80096d6:	f7f9 fadc 	bl	8002c92 <HAL_HCD_Init>
 80096da:	4603      	mov	r3, r0
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d001      	beq.n	80096e4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80096e0:	f7f7 fc9e 	bl	8001020 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80096e4:	4806      	ldr	r0, [pc, #24]	; (8009700 <USBH_LL_Init+0x74>)
 80096e6:	f7f9 fdbe 	bl	8003266 <HAL_HCD_GetCurrentFrame>
 80096ea:	4603      	mov	r3, r0
 80096ec:	4619      	mov	r1, r3
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f7ff f920 	bl	8008934 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80096f4:	2300      	movs	r3, #0
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3708      	adds	r7, #8
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
 80096fe:	bf00      	nop
 8009700:	2000086c 	.word	0x2000086c

08009704 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800970c:	2300      	movs	r3, #0
 800970e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009710:	2300      	movs	r3, #0
 8009712:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800971a:	4618      	mov	r0, r3
 800971c:	f7f9 fd48 	bl	80031b0 <HAL_HCD_Start>
 8009720:	4603      	mov	r3, r0
 8009722:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009724:	7bfb      	ldrb	r3, [r7, #15]
 8009726:	4618      	mov	r0, r3
 8009728:	f000 f942 	bl	80099b0 <USBH_Get_USB_Status>
 800972c:	4603      	mov	r3, r0
 800972e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009730:	7bbb      	ldrb	r3, [r7, #14]
}
 8009732:	4618      	mov	r0, r3
 8009734:	3710      	adds	r7, #16
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}

0800973a <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800973a:	b580      	push	{r7, lr}
 800973c:	b084      	sub	sp, #16
 800973e:	af00      	add	r7, sp, #0
 8009740:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009742:	2301      	movs	r3, #1
 8009744:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800974c:	4618      	mov	r0, r3
 800974e:	f7f9 fd98 	bl	8003282 <HAL_HCD_GetCurrentSpeed>
 8009752:	4603      	mov	r3, r0
 8009754:	2b01      	cmp	r3, #1
 8009756:	d007      	beq.n	8009768 <USBH_LL_GetSpeed+0x2e>
 8009758:	2b01      	cmp	r3, #1
 800975a:	d302      	bcc.n	8009762 <USBH_LL_GetSpeed+0x28>
 800975c:	2b02      	cmp	r3, #2
 800975e:	d006      	beq.n	800976e <USBH_LL_GetSpeed+0x34>
 8009760:	e008      	b.n	8009774 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8009762:	2300      	movs	r3, #0
 8009764:	73fb      	strb	r3, [r7, #15]
    break;
 8009766:	e008      	b.n	800977a <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 8009768:	2301      	movs	r3, #1
 800976a:	73fb      	strb	r3, [r7, #15]
    break;
 800976c:	e005      	b.n	800977a <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800976e:	2302      	movs	r3, #2
 8009770:	73fb      	strb	r3, [r7, #15]
    break;
 8009772:	e002      	b.n	800977a <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 8009774:	2301      	movs	r3, #1
 8009776:	73fb      	strb	r3, [r7, #15]
    break;
 8009778:	bf00      	nop
  }
  return  speed;
 800977a:	7bfb      	ldrb	r3, [r7, #15]
}
 800977c:	4618      	mov	r0, r3
 800977e:	3710      	adds	r7, #16
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b084      	sub	sp, #16
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800978c:	2300      	movs	r3, #0
 800978e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009790:	2300      	movs	r3, #0
 8009792:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800979a:	4618      	mov	r0, r3
 800979c:	f7f9 fd2b 	bl	80031f6 <HAL_HCD_ResetPort>
 80097a0:	4603      	mov	r3, r0
 80097a2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80097a4:	7bfb      	ldrb	r3, [r7, #15]
 80097a6:	4618      	mov	r0, r3
 80097a8:	f000 f902 	bl	80099b0 <USBH_Get_USB_Status>
 80097ac:	4603      	mov	r3, r0
 80097ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3710      	adds	r7, #16
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}

080097ba <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80097ba:	b580      	push	{r7, lr}
 80097bc:	b082      	sub	sp, #8
 80097be:	af00      	add	r7, sp, #0
 80097c0:	6078      	str	r0, [r7, #4]
 80097c2:	460b      	mov	r3, r1
 80097c4:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80097cc:	78fa      	ldrb	r2, [r7, #3]
 80097ce:	4611      	mov	r1, r2
 80097d0:	4618      	mov	r0, r3
 80097d2:	f7f9 fd33 	bl	800323c <HAL_HCD_HC_GetXferCount>
 80097d6:	4603      	mov	r3, r0
}
 80097d8:	4618      	mov	r0, r3
 80097da:	3708      	adds	r7, #8
 80097dc:	46bd      	mov	sp, r7
 80097de:	bd80      	pop	{r7, pc}

080097e0 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80097e0:	b590      	push	{r4, r7, lr}
 80097e2:	b089      	sub	sp, #36	; 0x24
 80097e4:	af04      	add	r7, sp, #16
 80097e6:	6078      	str	r0, [r7, #4]
 80097e8:	4608      	mov	r0, r1
 80097ea:	4611      	mov	r1, r2
 80097ec:	461a      	mov	r2, r3
 80097ee:	4603      	mov	r3, r0
 80097f0:	70fb      	strb	r3, [r7, #3]
 80097f2:	460b      	mov	r3, r1
 80097f4:	70bb      	strb	r3, [r7, #2]
 80097f6:	4613      	mov	r3, r2
 80097f8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097fa:	2300      	movs	r3, #0
 80097fc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80097fe:	2300      	movs	r3, #0
 8009800:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8009808:	787c      	ldrb	r4, [r7, #1]
 800980a:	78ba      	ldrb	r2, [r7, #2]
 800980c:	78f9      	ldrb	r1, [r7, #3]
 800980e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009810:	9302      	str	r3, [sp, #8]
 8009812:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009816:	9301      	str	r3, [sp, #4]
 8009818:	f897 3020 	ldrb.w	r3, [r7, #32]
 800981c:	9300      	str	r3, [sp, #0]
 800981e:	4623      	mov	r3, r4
 8009820:	f7f9 fa99 	bl	8002d56 <HAL_HCD_HC_Init>
 8009824:	4603      	mov	r3, r0
 8009826:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8009828:	7bfb      	ldrb	r3, [r7, #15]
 800982a:	4618      	mov	r0, r3
 800982c:	f000 f8c0 	bl	80099b0 <USBH_Get_USB_Status>
 8009830:	4603      	mov	r3, r0
 8009832:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009834:	7bbb      	ldrb	r3, [r7, #14]
}
 8009836:	4618      	mov	r0, r3
 8009838:	3714      	adds	r7, #20
 800983a:	46bd      	mov	sp, r7
 800983c:	bd90      	pop	{r4, r7, pc}

0800983e <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800983e:	b580      	push	{r7, lr}
 8009840:	b084      	sub	sp, #16
 8009842:	af00      	add	r7, sp, #0
 8009844:	6078      	str	r0, [r7, #4]
 8009846:	460b      	mov	r3, r1
 8009848:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800984a:	2300      	movs	r3, #0
 800984c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800984e:	2300      	movs	r3, #0
 8009850:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009858:	78fa      	ldrb	r2, [r7, #3]
 800985a:	4611      	mov	r1, r2
 800985c:	4618      	mov	r0, r3
 800985e:	f7f9 fb12 	bl	8002e86 <HAL_HCD_HC_Halt>
 8009862:	4603      	mov	r3, r0
 8009864:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009866:	7bfb      	ldrb	r3, [r7, #15]
 8009868:	4618      	mov	r0, r3
 800986a:	f000 f8a1 	bl	80099b0 <USBH_Get_USB_Status>
 800986e:	4603      	mov	r3, r0
 8009870:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009872:	7bbb      	ldrb	r3, [r7, #14]
}
 8009874:	4618      	mov	r0, r3
 8009876:	3710      	adds	r7, #16
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}

0800987c <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800987c:	b590      	push	{r4, r7, lr}
 800987e:	b089      	sub	sp, #36	; 0x24
 8009880:	af04      	add	r7, sp, #16
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	4608      	mov	r0, r1
 8009886:	4611      	mov	r1, r2
 8009888:	461a      	mov	r2, r3
 800988a:	4603      	mov	r3, r0
 800988c:	70fb      	strb	r3, [r7, #3]
 800988e:	460b      	mov	r3, r1
 8009890:	70bb      	strb	r3, [r7, #2]
 8009892:	4613      	mov	r3, r2
 8009894:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009896:	2300      	movs	r3, #0
 8009898:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800989a:	2300      	movs	r3, #0
 800989c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80098a4:	787c      	ldrb	r4, [r7, #1]
 80098a6:	78ba      	ldrb	r2, [r7, #2]
 80098a8:	78f9      	ldrb	r1, [r7, #3]
 80098aa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80098ae:	9303      	str	r3, [sp, #12]
 80098b0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80098b2:	9302      	str	r3, [sp, #8]
 80098b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b6:	9301      	str	r3, [sp, #4]
 80098b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80098bc:	9300      	str	r3, [sp, #0]
 80098be:	4623      	mov	r3, r4
 80098c0:	f7f9 fb04 	bl	8002ecc <HAL_HCD_HC_SubmitRequest>
 80098c4:	4603      	mov	r3, r0
 80098c6:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80098c8:	7bfb      	ldrb	r3, [r7, #15]
 80098ca:	4618      	mov	r0, r3
 80098cc:	f000 f870 	bl	80099b0 <USBH_Get_USB_Status>
 80098d0:	4603      	mov	r3, r0
 80098d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80098d6:	4618      	mov	r0, r3
 80098d8:	3714      	adds	r7, #20
 80098da:	46bd      	mov	sp, r7
 80098dc:	bd90      	pop	{r4, r7, pc}

080098de <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80098de:	b580      	push	{r7, lr}
 80098e0:	b082      	sub	sp, #8
 80098e2:	af00      	add	r7, sp, #0
 80098e4:	6078      	str	r0, [r7, #4]
 80098e6:	460b      	mov	r3, r1
 80098e8:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80098f0:	78fa      	ldrb	r2, [r7, #3]
 80098f2:	4611      	mov	r1, r2
 80098f4:	4618      	mov	r0, r3
 80098f6:	f7f9 fc8c 	bl	8003212 <HAL_HCD_HC_GetURBState>
 80098fa:	4603      	mov	r3, r0
}
 80098fc:	4618      	mov	r0, r3
 80098fe:	3708      	adds	r7, #8
 8009900:	46bd      	mov	sp, r7
 8009902:	bd80      	pop	{r7, pc}

08009904 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b082      	sub	sp, #8
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
 800990c:	460b      	mov	r3, r1
 800990e:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8009916:	2b01      	cmp	r3, #1
 8009918:	d103      	bne.n	8009922 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800991a:	78fb      	ldrb	r3, [r7, #3]
 800991c:	4618      	mov	r0, r3
 800991e:	f000 f873 	bl	8009a08 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009922:	20c8      	movs	r0, #200	; 0xc8
 8009924:	f7f8 f98a 	bl	8001c3c <HAL_Delay>
  return USBH_OK;
 8009928:	2300      	movs	r3, #0
}
 800992a:	4618      	mov	r0, r3
 800992c:	3708      	adds	r7, #8
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}

08009932 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009932:	b480      	push	{r7}
 8009934:	b085      	sub	sp, #20
 8009936:	af00      	add	r7, sp, #0
 8009938:	6078      	str	r0, [r7, #4]
 800993a:	460b      	mov	r3, r1
 800993c:	70fb      	strb	r3, [r7, #3]
 800993e:	4613      	mov	r3, r2
 8009940:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009948:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800994a:	78fa      	ldrb	r2, [r7, #3]
 800994c:	68f9      	ldr	r1, [r7, #12]
 800994e:	4613      	mov	r3, r2
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	4413      	add	r3, r2
 8009954:	00db      	lsls	r3, r3, #3
 8009956:	440b      	add	r3, r1
 8009958:	333b      	adds	r3, #59	; 0x3b
 800995a:	781b      	ldrb	r3, [r3, #0]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d00a      	beq.n	8009976 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8009960:	78fa      	ldrb	r2, [r7, #3]
 8009962:	68f9      	ldr	r1, [r7, #12]
 8009964:	4613      	mov	r3, r2
 8009966:	009b      	lsls	r3, r3, #2
 8009968:	4413      	add	r3, r2
 800996a:	00db      	lsls	r3, r3, #3
 800996c:	440b      	add	r3, r1
 800996e:	3350      	adds	r3, #80	; 0x50
 8009970:	78ba      	ldrb	r2, [r7, #2]
 8009972:	701a      	strb	r2, [r3, #0]
 8009974:	e009      	b.n	800998a <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8009976:	78fa      	ldrb	r2, [r7, #3]
 8009978:	68f9      	ldr	r1, [r7, #12]
 800997a:	4613      	mov	r3, r2
 800997c:	009b      	lsls	r3, r3, #2
 800997e:	4413      	add	r3, r2
 8009980:	00db      	lsls	r3, r3, #3
 8009982:	440b      	add	r3, r1
 8009984:	3351      	adds	r3, #81	; 0x51
 8009986:	78ba      	ldrb	r2, [r7, #2]
 8009988:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800998a:	2300      	movs	r3, #0
}
 800998c:	4618      	mov	r0, r3
 800998e:	3714      	adds	r7, #20
 8009990:	46bd      	mov	sp, r7
 8009992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009996:	4770      	bx	lr

08009998 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b082      	sub	sp, #8
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f7f8 f94b 	bl	8001c3c <HAL_Delay>
}
 80099a6:	bf00      	nop
 80099a8:	3708      	adds	r7, #8
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
	...

080099b0 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b085      	sub	sp, #20
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	4603      	mov	r3, r0
 80099b8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80099ba:	2300      	movs	r3, #0
 80099bc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80099be:	79fb      	ldrb	r3, [r7, #7]
 80099c0:	2b03      	cmp	r3, #3
 80099c2:	d817      	bhi.n	80099f4 <USBH_Get_USB_Status+0x44>
 80099c4:	a201      	add	r2, pc, #4	; (adr r2, 80099cc <USBH_Get_USB_Status+0x1c>)
 80099c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ca:	bf00      	nop
 80099cc:	080099dd 	.word	0x080099dd
 80099d0:	080099e3 	.word	0x080099e3
 80099d4:	080099e9 	.word	0x080099e9
 80099d8:	080099ef 	.word	0x080099ef
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80099dc:	2300      	movs	r3, #0
 80099de:	73fb      	strb	r3, [r7, #15]
    break;
 80099e0:	e00b      	b.n	80099fa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80099e2:	2302      	movs	r3, #2
 80099e4:	73fb      	strb	r3, [r7, #15]
    break;
 80099e6:	e008      	b.n	80099fa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80099e8:	2301      	movs	r3, #1
 80099ea:	73fb      	strb	r3, [r7, #15]
    break;
 80099ec:	e005      	b.n	80099fa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80099ee:	2302      	movs	r3, #2
 80099f0:	73fb      	strb	r3, [r7, #15]
    break;
 80099f2:	e002      	b.n	80099fa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80099f4:	2302      	movs	r3, #2
 80099f6:	73fb      	strb	r3, [r7, #15]
    break;
 80099f8:	bf00      	nop
  }
  return usb_status;
 80099fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3714      	adds	r7, #20
 8009a00:	46bd      	mov	sp, r7
 8009a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a06:	4770      	bx	lr

08009a08 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b084      	sub	sp, #16
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	4603      	mov	r3, r0
 8009a10:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009a12:	79fb      	ldrb	r3, [r7, #7]
 8009a14:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009a16:	79fb      	ldrb	r3, [r7, #7]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d102      	bne.n	8009a22 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	73fb      	strb	r3, [r7, #15]
 8009a20:	e001      	b.n	8009a26 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8009a22:	2300      	movs	r3, #0
 8009a24:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_8,(GPIO_PinState)data);
 8009a26:	7bfb      	ldrb	r3, [r7, #15]
 8009a28:	461a      	mov	r2, r3
 8009a2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009a2e:	4803      	ldr	r0, [pc, #12]	; (8009a3c <MX_DriverVbusFS+0x34>)
 8009a30:	f7f9 f8d8 	bl	8002be4 <HAL_GPIO_WritePin>
}
 8009a34:	bf00      	nop
 8009a36:	3710      	adds	r7, #16
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}
 8009a3c:	40021800 	.word	0x40021800

08009a40 <__errno>:
 8009a40:	4b01      	ldr	r3, [pc, #4]	; (8009a48 <__errno+0x8>)
 8009a42:	6818      	ldr	r0, [r3, #0]
 8009a44:	4770      	bx	lr
 8009a46:	bf00      	nop
 8009a48:	20000030 	.word	0x20000030

08009a4c <__libc_init_array>:
 8009a4c:	b570      	push	{r4, r5, r6, lr}
 8009a4e:	4e0d      	ldr	r6, [pc, #52]	; (8009a84 <__libc_init_array+0x38>)
 8009a50:	4c0d      	ldr	r4, [pc, #52]	; (8009a88 <__libc_init_array+0x3c>)
 8009a52:	1ba4      	subs	r4, r4, r6
 8009a54:	10a4      	asrs	r4, r4, #2
 8009a56:	2500      	movs	r5, #0
 8009a58:	42a5      	cmp	r5, r4
 8009a5a:	d109      	bne.n	8009a70 <__libc_init_array+0x24>
 8009a5c:	4e0b      	ldr	r6, [pc, #44]	; (8009a8c <__libc_init_array+0x40>)
 8009a5e:	4c0c      	ldr	r4, [pc, #48]	; (8009a90 <__libc_init_array+0x44>)
 8009a60:	f000 f8ea 	bl	8009c38 <_init>
 8009a64:	1ba4      	subs	r4, r4, r6
 8009a66:	10a4      	asrs	r4, r4, #2
 8009a68:	2500      	movs	r5, #0
 8009a6a:	42a5      	cmp	r5, r4
 8009a6c:	d105      	bne.n	8009a7a <__libc_init_array+0x2e>
 8009a6e:	bd70      	pop	{r4, r5, r6, pc}
 8009a70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009a74:	4798      	blx	r3
 8009a76:	3501      	adds	r5, #1
 8009a78:	e7ee      	b.n	8009a58 <__libc_init_array+0xc>
 8009a7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009a7e:	4798      	blx	r3
 8009a80:	3501      	adds	r5, #1
 8009a82:	e7f2      	b.n	8009a6a <__libc_init_array+0x1e>
 8009a84:	08009c74 	.word	0x08009c74
 8009a88:	08009c74 	.word	0x08009c74
 8009a8c:	08009c74 	.word	0x08009c74
 8009a90:	08009c78 	.word	0x08009c78

08009a94 <malloc>:
 8009a94:	4b02      	ldr	r3, [pc, #8]	; (8009aa0 <malloc+0xc>)
 8009a96:	4601      	mov	r1, r0
 8009a98:	6818      	ldr	r0, [r3, #0]
 8009a9a:	f000 b861 	b.w	8009b60 <_malloc_r>
 8009a9e:	bf00      	nop
 8009aa0:	20000030 	.word	0x20000030

08009aa4 <free>:
 8009aa4:	4b02      	ldr	r3, [pc, #8]	; (8009ab0 <free+0xc>)
 8009aa6:	4601      	mov	r1, r0
 8009aa8:	6818      	ldr	r0, [r3, #0]
 8009aaa:	f000 b80b 	b.w	8009ac4 <_free_r>
 8009aae:	bf00      	nop
 8009ab0:	20000030 	.word	0x20000030

08009ab4 <memset>:
 8009ab4:	4402      	add	r2, r0
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d100      	bne.n	8009abe <memset+0xa>
 8009abc:	4770      	bx	lr
 8009abe:	f803 1b01 	strb.w	r1, [r3], #1
 8009ac2:	e7f9      	b.n	8009ab8 <memset+0x4>

08009ac4 <_free_r>:
 8009ac4:	b538      	push	{r3, r4, r5, lr}
 8009ac6:	4605      	mov	r5, r0
 8009ac8:	2900      	cmp	r1, #0
 8009aca:	d045      	beq.n	8009b58 <_free_r+0x94>
 8009acc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ad0:	1f0c      	subs	r4, r1, #4
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	bfb8      	it	lt
 8009ad6:	18e4      	addlt	r4, r4, r3
 8009ad8:	f000 f8ac 	bl	8009c34 <__malloc_lock>
 8009adc:	4a1f      	ldr	r2, [pc, #124]	; (8009b5c <_free_r+0x98>)
 8009ade:	6813      	ldr	r3, [r2, #0]
 8009ae0:	4610      	mov	r0, r2
 8009ae2:	b933      	cbnz	r3, 8009af2 <_free_r+0x2e>
 8009ae4:	6063      	str	r3, [r4, #4]
 8009ae6:	6014      	str	r4, [r2, #0]
 8009ae8:	4628      	mov	r0, r5
 8009aea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009aee:	f000 b8a2 	b.w	8009c36 <__malloc_unlock>
 8009af2:	42a3      	cmp	r3, r4
 8009af4:	d90c      	bls.n	8009b10 <_free_r+0x4c>
 8009af6:	6821      	ldr	r1, [r4, #0]
 8009af8:	1862      	adds	r2, r4, r1
 8009afa:	4293      	cmp	r3, r2
 8009afc:	bf04      	itt	eq
 8009afe:	681a      	ldreq	r2, [r3, #0]
 8009b00:	685b      	ldreq	r3, [r3, #4]
 8009b02:	6063      	str	r3, [r4, #4]
 8009b04:	bf04      	itt	eq
 8009b06:	1852      	addeq	r2, r2, r1
 8009b08:	6022      	streq	r2, [r4, #0]
 8009b0a:	6004      	str	r4, [r0, #0]
 8009b0c:	e7ec      	b.n	8009ae8 <_free_r+0x24>
 8009b0e:	4613      	mov	r3, r2
 8009b10:	685a      	ldr	r2, [r3, #4]
 8009b12:	b10a      	cbz	r2, 8009b18 <_free_r+0x54>
 8009b14:	42a2      	cmp	r2, r4
 8009b16:	d9fa      	bls.n	8009b0e <_free_r+0x4a>
 8009b18:	6819      	ldr	r1, [r3, #0]
 8009b1a:	1858      	adds	r0, r3, r1
 8009b1c:	42a0      	cmp	r0, r4
 8009b1e:	d10b      	bne.n	8009b38 <_free_r+0x74>
 8009b20:	6820      	ldr	r0, [r4, #0]
 8009b22:	4401      	add	r1, r0
 8009b24:	1858      	adds	r0, r3, r1
 8009b26:	4282      	cmp	r2, r0
 8009b28:	6019      	str	r1, [r3, #0]
 8009b2a:	d1dd      	bne.n	8009ae8 <_free_r+0x24>
 8009b2c:	6810      	ldr	r0, [r2, #0]
 8009b2e:	6852      	ldr	r2, [r2, #4]
 8009b30:	605a      	str	r2, [r3, #4]
 8009b32:	4401      	add	r1, r0
 8009b34:	6019      	str	r1, [r3, #0]
 8009b36:	e7d7      	b.n	8009ae8 <_free_r+0x24>
 8009b38:	d902      	bls.n	8009b40 <_free_r+0x7c>
 8009b3a:	230c      	movs	r3, #12
 8009b3c:	602b      	str	r3, [r5, #0]
 8009b3e:	e7d3      	b.n	8009ae8 <_free_r+0x24>
 8009b40:	6820      	ldr	r0, [r4, #0]
 8009b42:	1821      	adds	r1, r4, r0
 8009b44:	428a      	cmp	r2, r1
 8009b46:	bf04      	itt	eq
 8009b48:	6811      	ldreq	r1, [r2, #0]
 8009b4a:	6852      	ldreq	r2, [r2, #4]
 8009b4c:	6062      	str	r2, [r4, #4]
 8009b4e:	bf04      	itt	eq
 8009b50:	1809      	addeq	r1, r1, r0
 8009b52:	6021      	streq	r1, [r4, #0]
 8009b54:	605c      	str	r4, [r3, #4]
 8009b56:	e7c7      	b.n	8009ae8 <_free_r+0x24>
 8009b58:	bd38      	pop	{r3, r4, r5, pc}
 8009b5a:	bf00      	nop
 8009b5c:	20000100 	.word	0x20000100

08009b60 <_malloc_r>:
 8009b60:	b570      	push	{r4, r5, r6, lr}
 8009b62:	1ccd      	adds	r5, r1, #3
 8009b64:	f025 0503 	bic.w	r5, r5, #3
 8009b68:	3508      	adds	r5, #8
 8009b6a:	2d0c      	cmp	r5, #12
 8009b6c:	bf38      	it	cc
 8009b6e:	250c      	movcc	r5, #12
 8009b70:	2d00      	cmp	r5, #0
 8009b72:	4606      	mov	r6, r0
 8009b74:	db01      	blt.n	8009b7a <_malloc_r+0x1a>
 8009b76:	42a9      	cmp	r1, r5
 8009b78:	d903      	bls.n	8009b82 <_malloc_r+0x22>
 8009b7a:	230c      	movs	r3, #12
 8009b7c:	6033      	str	r3, [r6, #0]
 8009b7e:	2000      	movs	r0, #0
 8009b80:	bd70      	pop	{r4, r5, r6, pc}
 8009b82:	f000 f857 	bl	8009c34 <__malloc_lock>
 8009b86:	4a21      	ldr	r2, [pc, #132]	; (8009c0c <_malloc_r+0xac>)
 8009b88:	6814      	ldr	r4, [r2, #0]
 8009b8a:	4621      	mov	r1, r4
 8009b8c:	b991      	cbnz	r1, 8009bb4 <_malloc_r+0x54>
 8009b8e:	4c20      	ldr	r4, [pc, #128]	; (8009c10 <_malloc_r+0xb0>)
 8009b90:	6823      	ldr	r3, [r4, #0]
 8009b92:	b91b      	cbnz	r3, 8009b9c <_malloc_r+0x3c>
 8009b94:	4630      	mov	r0, r6
 8009b96:	f000 f83d 	bl	8009c14 <_sbrk_r>
 8009b9a:	6020      	str	r0, [r4, #0]
 8009b9c:	4629      	mov	r1, r5
 8009b9e:	4630      	mov	r0, r6
 8009ba0:	f000 f838 	bl	8009c14 <_sbrk_r>
 8009ba4:	1c43      	adds	r3, r0, #1
 8009ba6:	d124      	bne.n	8009bf2 <_malloc_r+0x92>
 8009ba8:	230c      	movs	r3, #12
 8009baa:	6033      	str	r3, [r6, #0]
 8009bac:	4630      	mov	r0, r6
 8009bae:	f000 f842 	bl	8009c36 <__malloc_unlock>
 8009bb2:	e7e4      	b.n	8009b7e <_malloc_r+0x1e>
 8009bb4:	680b      	ldr	r3, [r1, #0]
 8009bb6:	1b5b      	subs	r3, r3, r5
 8009bb8:	d418      	bmi.n	8009bec <_malloc_r+0x8c>
 8009bba:	2b0b      	cmp	r3, #11
 8009bbc:	d90f      	bls.n	8009bde <_malloc_r+0x7e>
 8009bbe:	600b      	str	r3, [r1, #0]
 8009bc0:	50cd      	str	r5, [r1, r3]
 8009bc2:	18cc      	adds	r4, r1, r3
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	f000 f836 	bl	8009c36 <__malloc_unlock>
 8009bca:	f104 000b 	add.w	r0, r4, #11
 8009bce:	1d23      	adds	r3, r4, #4
 8009bd0:	f020 0007 	bic.w	r0, r0, #7
 8009bd4:	1ac3      	subs	r3, r0, r3
 8009bd6:	d0d3      	beq.n	8009b80 <_malloc_r+0x20>
 8009bd8:	425a      	negs	r2, r3
 8009bda:	50e2      	str	r2, [r4, r3]
 8009bdc:	e7d0      	b.n	8009b80 <_malloc_r+0x20>
 8009bde:	428c      	cmp	r4, r1
 8009be0:	684b      	ldr	r3, [r1, #4]
 8009be2:	bf16      	itet	ne
 8009be4:	6063      	strne	r3, [r4, #4]
 8009be6:	6013      	streq	r3, [r2, #0]
 8009be8:	460c      	movne	r4, r1
 8009bea:	e7eb      	b.n	8009bc4 <_malloc_r+0x64>
 8009bec:	460c      	mov	r4, r1
 8009bee:	6849      	ldr	r1, [r1, #4]
 8009bf0:	e7cc      	b.n	8009b8c <_malloc_r+0x2c>
 8009bf2:	1cc4      	adds	r4, r0, #3
 8009bf4:	f024 0403 	bic.w	r4, r4, #3
 8009bf8:	42a0      	cmp	r0, r4
 8009bfa:	d005      	beq.n	8009c08 <_malloc_r+0xa8>
 8009bfc:	1a21      	subs	r1, r4, r0
 8009bfe:	4630      	mov	r0, r6
 8009c00:	f000 f808 	bl	8009c14 <_sbrk_r>
 8009c04:	3001      	adds	r0, #1
 8009c06:	d0cf      	beq.n	8009ba8 <_malloc_r+0x48>
 8009c08:	6025      	str	r5, [r4, #0]
 8009c0a:	e7db      	b.n	8009bc4 <_malloc_r+0x64>
 8009c0c:	20000100 	.word	0x20000100
 8009c10:	20000104 	.word	0x20000104

08009c14 <_sbrk_r>:
 8009c14:	b538      	push	{r3, r4, r5, lr}
 8009c16:	4c06      	ldr	r4, [pc, #24]	; (8009c30 <_sbrk_r+0x1c>)
 8009c18:	2300      	movs	r3, #0
 8009c1a:	4605      	mov	r5, r0
 8009c1c:	4608      	mov	r0, r1
 8009c1e:	6023      	str	r3, [r4, #0]
 8009c20:	f7f7 ff38 	bl	8001a94 <_sbrk>
 8009c24:	1c43      	adds	r3, r0, #1
 8009c26:	d102      	bne.n	8009c2e <_sbrk_r+0x1a>
 8009c28:	6823      	ldr	r3, [r4, #0]
 8009c2a:	b103      	cbz	r3, 8009c2e <_sbrk_r+0x1a>
 8009c2c:	602b      	str	r3, [r5, #0]
 8009c2e:	bd38      	pop	{r3, r4, r5, pc}
 8009c30:	20000b30 	.word	0x20000b30

08009c34 <__malloc_lock>:
 8009c34:	4770      	bx	lr

08009c36 <__malloc_unlock>:
 8009c36:	4770      	bx	lr

08009c38 <_init>:
 8009c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c3a:	bf00      	nop
 8009c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c3e:	bc08      	pop	{r3}
 8009c40:	469e      	mov	lr, r3
 8009c42:	4770      	bx	lr

08009c44 <_fini>:
 8009c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c46:	bf00      	nop
 8009c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c4a:	bc08      	pop	{r3}
 8009c4c:	469e      	mov	lr, r3
 8009c4e:	4770      	bx	lr
