
freertos_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000554c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  080056dc  080056dc  000156dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005818  08005818  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08005818  08005818  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005818  08005818  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005818  08005818  00015818  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800581c  0800581c  0001581c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005820  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012e28  20000078  08005898  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012ea0  08005898  00022ea0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010883  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028fc  00000000  00000000  0003092b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f8  00000000  00000000  00033228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fc0  00000000  00000000  00034320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000285dd  00000000  00000000  000352e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000121e9  00000000  00000000  0005d8bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8921  00000000  00000000  0006faa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001683c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dc8  00000000  00000000  00168418  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080056c4 	.word	0x080056c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	080056c4 	.word	0x080056c4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b088      	sub	sp, #32
 8000274:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000276:	f000 fad5 	bl	8000824 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027a:	f000 f845 	bl	8000308 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800027e:	f000 f895 	bl	80003ac <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 8000282:	f107 0308 	add.w	r3, r7, #8
 8000286:	9301      	str	r3, [sp, #4]
 8000288:	2302      	movs	r3, #2
 800028a:	9300      	str	r3, [sp, #0]
 800028c:	4b18      	ldr	r3, [pc, #96]	; (80002f0 <main+0x80>)
 800028e:	22c8      	movs	r2, #200	; 0xc8
 8000290:	4918      	ldr	r1, [pc, #96]	; (80002f4 <main+0x84>)
 8000292:	4819      	ldr	r0, [pc, #100]	; (80002f8 <main+0x88>)
 8000294:	f002 fc90 	bl	8002bb8 <xTaskCreate>
 8000298:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 800029a:	697b      	ldr	r3, [r7, #20]
 800029c:	2b01      	cmp	r3, #1
 800029e:	d00a      	beq.n	80002b6 <main+0x46>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80002a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80002a4:	f383 8811 	msr	BASEPRI, r3
 80002a8:	f3bf 8f6f 	isb	sy
 80002ac:	f3bf 8f4f 	dsb	sy
 80002b0:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80002b2:	bf00      	nop
 80002b4:	e7fe      	b.n	80002b4 <main+0x44>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	9301      	str	r3, [sp, #4]
 80002ba:	2302      	movs	r3, #2
 80002bc:	9300      	str	r3, [sp, #0]
 80002be:	4b0f      	ldr	r3, [pc, #60]	; (80002fc <main+0x8c>)
 80002c0:	22c8      	movs	r2, #200	; 0xc8
 80002c2:	490f      	ldr	r1, [pc, #60]	; (8000300 <main+0x90>)
 80002c4:	480f      	ldr	r0, [pc, #60]	; (8000304 <main+0x94>)
 80002c6:	f002 fc77 	bl	8002bb8 <xTaskCreate>
 80002ca:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 80002cc:	697b      	ldr	r3, [r7, #20]
 80002ce:	2b01      	cmp	r3, #1
 80002d0:	d00a      	beq.n	80002e8 <main+0x78>
        __asm volatile
 80002d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80002d6:	f383 8811 	msr	BASEPRI, r3
 80002da:	f3bf 8f6f 	isb	sy
 80002de:	f3bf 8f4f 	dsb	sy
 80002e2:	60fb      	str	r3, [r7, #12]
    }
 80002e4:	bf00      	nop
 80002e6:	e7fe      	b.n	80002e6 <main+0x76>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 80002e8:	f002 fdac 	bl	8002e44 <vTaskStartScheduler>
  //insufficient memory in heap
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002ec:	e7fe      	b.n	80002ec <main+0x7c>
 80002ee:	bf00      	nop
 80002f0:	080056dc 	.word	0x080056dc
 80002f4:	080056f4 	.word	0x080056f4
 80002f8:	0800049d 	.word	0x0800049d
 80002fc:	080056fc 	.word	0x080056fc
 8000300:	08005714 	.word	0x08005714
 8000304:	080004b9 	.word	0x080004b9

08000308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b096      	sub	sp, #88	; 0x58
 800030c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030e:	f107 0314 	add.w	r3, r7, #20
 8000312:	2244      	movs	r2, #68	; 0x44
 8000314:	2100      	movs	r1, #0
 8000316:	4618      	mov	r0, r3
 8000318:	f004 fa30 	bl	800477c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800031c:	463b      	mov	r3, r7
 800031e:	2200      	movs	r2, #0
 8000320:	601a      	str	r2, [r3, #0]
 8000322:	605a      	str	r2, [r3, #4]
 8000324:	609a      	str	r2, [r3, #8]
 8000326:	60da      	str	r2, [r3, #12]
 8000328:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800032a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800032e:	f000 fd6b 	bl	8000e08 <HAL_PWREx_ControlVoltageScaling>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d001      	beq.n	800033c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000338:	f000 f8de 	bl	80004f8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800033c:	2302      	movs	r3, #2
 800033e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000340:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000344:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000346:	2310      	movs	r3, #16
 8000348:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800034a:	2302      	movs	r3, #2
 800034c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800034e:	2302      	movs	r3, #2
 8000350:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000352:	2301      	movs	r3, #1
 8000354:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000356:	230a      	movs	r3, #10
 8000358:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800035a:	2307      	movs	r3, #7
 800035c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800035e:	2302      	movs	r3, #2
 8000360:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000362:	2302      	movs	r3, #2
 8000364:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000366:	f107 0314 	add.w	r3, r7, #20
 800036a:	4618      	mov	r0, r3
 800036c:	f000 fda2 	bl	8000eb4 <HAL_RCC_OscConfig>
 8000370:	4603      	mov	r3, r0
 8000372:	2b00      	cmp	r3, #0
 8000374:	d001      	beq.n	800037a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000376:	f000 f8bf 	bl	80004f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800037a:	230f      	movs	r3, #15
 800037c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800037e:	2303      	movs	r3, #3
 8000380:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000382:	2300      	movs	r3, #0
 8000384:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000386:	2300      	movs	r3, #0
 8000388:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800038a:	2300      	movs	r3, #0
 800038c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800038e:	463b      	mov	r3, r7
 8000390:	2104      	movs	r1, #4
 8000392:	4618      	mov	r0, r3
 8000394:	f001 f96a 	bl	800166c <HAL_RCC_ClockConfig>
 8000398:	4603      	mov	r3, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d001      	beq.n	80003a2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800039e:	f000 f8ab 	bl	80004f8 <Error_Handler>
  }
}
 80003a2:	bf00      	nop
 80003a4:	3758      	adds	r7, #88	; 0x58
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}
	...

080003ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b08a      	sub	sp, #40	; 0x28
 80003b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b2:	f107 0314 	add.w	r3, r7, #20
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]
 80003bc:	609a      	str	r2, [r3, #8]
 80003be:	60da      	str	r2, [r3, #12]
 80003c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003c2:	4b34      	ldr	r3, [pc, #208]	; (8000494 <MX_GPIO_Init+0xe8>)
 80003c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003c6:	4a33      	ldr	r2, [pc, #204]	; (8000494 <MX_GPIO_Init+0xe8>)
 80003c8:	f043 0304 	orr.w	r3, r3, #4
 80003cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80003ce:	4b31      	ldr	r3, [pc, #196]	; (8000494 <MX_GPIO_Init+0xe8>)
 80003d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003d2:	f003 0304 	and.w	r3, r3, #4
 80003d6:	613b      	str	r3, [r7, #16]
 80003d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003da:	4b2e      	ldr	r3, [pc, #184]	; (8000494 <MX_GPIO_Init+0xe8>)
 80003dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003de:	4a2d      	ldr	r2, [pc, #180]	; (8000494 <MX_GPIO_Init+0xe8>)
 80003e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80003e6:	4b2b      	ldr	r3, [pc, #172]	; (8000494 <MX_GPIO_Init+0xe8>)
 80003e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003ee:	60fb      	str	r3, [r7, #12]
 80003f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f2:	4b28      	ldr	r3, [pc, #160]	; (8000494 <MX_GPIO_Init+0xe8>)
 80003f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003f6:	4a27      	ldr	r2, [pc, #156]	; (8000494 <MX_GPIO_Init+0xe8>)
 80003f8:	f043 0301 	orr.w	r3, r3, #1
 80003fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80003fe:	4b25      	ldr	r3, [pc, #148]	; (8000494 <MX_GPIO_Init+0xe8>)
 8000400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000402:	f003 0301 	and.w	r3, r3, #1
 8000406:	60bb      	str	r3, [r7, #8]
 8000408:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800040a:	4b22      	ldr	r3, [pc, #136]	; (8000494 <MX_GPIO_Init+0xe8>)
 800040c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800040e:	4a21      	ldr	r2, [pc, #132]	; (8000494 <MX_GPIO_Init+0xe8>)
 8000410:	f043 0302 	orr.w	r3, r3, #2
 8000414:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000416:	4b1f      	ldr	r3, [pc, #124]	; (8000494 <MX_GPIO_Init+0xe8>)
 8000418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800041a:	f003 0302 	and.w	r3, r3, #2
 800041e:	607b      	str	r3, [r7, #4]
 8000420:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000422:	2200      	movs	r2, #0
 8000424:	2120      	movs	r1, #32
 8000426:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800042a:	f000 fcc7 	bl	8000dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800042e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000434:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000438:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043a:	2300      	movs	r3, #0
 800043c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800043e:	f107 0314 	add.w	r3, r7, #20
 8000442:	4619      	mov	r1, r3
 8000444:	4814      	ldr	r0, [pc, #80]	; (8000498 <MX_GPIO_Init+0xec>)
 8000446:	f000 fb0f 	bl	8000a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800044a:	230c      	movs	r3, #12
 800044c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800044e:	2302      	movs	r3, #2
 8000450:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000452:	2300      	movs	r3, #0
 8000454:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000456:	2303      	movs	r3, #3
 8000458:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800045a:	2307      	movs	r3, #7
 800045c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800045e:	f107 0314 	add.w	r3, r7, #20
 8000462:	4619      	mov	r1, r3
 8000464:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000468:	f000 fafe 	bl	8000a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800046c:	2320      	movs	r3, #32
 800046e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000470:	2301      	movs	r3, #1
 8000472:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000474:	2300      	movs	r3, #0
 8000476:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000478:	2300      	movs	r3, #0
 800047a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800047c:	f107 0314 	add.w	r3, r7, #20
 8000480:	4619      	mov	r1, r3
 8000482:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000486:	f000 faef 	bl	8000a68 <HAL_GPIO_Init>

}
 800048a:	bf00      	nop
 800048c:	3728      	adds	r7, #40	; 0x28
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	40021000 	.word	0x40021000
 8000498:	48000800 	.word	0x48000800

0800049c <task1_handler>:

/* USER CODE BEGIN 4 */
static void task1_handler(void* parameters)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b09c      	sub	sp, #112	; 0x70
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
	char msg[100];

	while(1)
	{
		printf(msg,100,"%s\n", (char*)parameters);
 80004a4:	f107 000c 	add.w	r0, r7, #12
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	4a02      	ldr	r2, [pc, #8]	; (80004b4 <task1_handler+0x18>)
 80004ac:	2164      	movs	r1, #100	; 0x64
 80004ae:	f004 f96d 	bl	800478c <iprintf>
 80004b2:	e7f7      	b.n	80004a4 <task1_handler+0x8>
 80004b4:	0800571c 	.word	0x0800571c

080004b8 <task2_handler>:
		//taskYIELD();
	}
}

static void task2_handler(void* parameters)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b09c      	sub	sp, #112	; 0x70
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1)
	{
		printf(msg,100,"%s\n", (char*)parameters);
 80004c0:	f107 000c 	add.w	r0, r7, #12
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	4a02      	ldr	r2, [pc, #8]	; (80004d0 <task2_handler+0x18>)
 80004c8:	2164      	movs	r1, #100	; 0x64
 80004ca:	f004 f95f 	bl	800478c <iprintf>
 80004ce:	e7f7      	b.n	80004c0 <task2_handler+0x8>
 80004d0:	0800571c 	.word	0x0800571c

080004d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b082      	sub	sp, #8
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a04      	ldr	r2, [pc, #16]	; (80004f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d101      	bne.n	80004ea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80004e6:	f000 f9bd 	bl	8000864 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80004ea:	bf00      	nop
 80004ec:	3708      	adds	r7, #8
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	40001000 	.word	0x40001000

080004f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004fc:	b672      	cpsid	i
}
 80004fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000500:	e7fe      	b.n	8000500 <Error_Handler+0x8>
	...

08000504 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800050a:	4b0f      	ldr	r3, [pc, #60]	; (8000548 <HAL_MspInit+0x44>)
 800050c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800050e:	4a0e      	ldr	r2, [pc, #56]	; (8000548 <HAL_MspInit+0x44>)
 8000510:	f043 0301 	orr.w	r3, r3, #1
 8000514:	6613      	str	r3, [r2, #96]	; 0x60
 8000516:	4b0c      	ldr	r3, [pc, #48]	; (8000548 <HAL_MspInit+0x44>)
 8000518:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800051a:	f003 0301 	and.w	r3, r3, #1
 800051e:	607b      	str	r3, [r7, #4]
 8000520:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000522:	4b09      	ldr	r3, [pc, #36]	; (8000548 <HAL_MspInit+0x44>)
 8000524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000526:	4a08      	ldr	r2, [pc, #32]	; (8000548 <HAL_MspInit+0x44>)
 8000528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800052c:	6593      	str	r3, [r2, #88]	; 0x58
 800052e:	4b06      	ldr	r3, [pc, #24]	; (8000548 <HAL_MspInit+0x44>)
 8000530:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000536:	603b      	str	r3, [r7, #0]
 8000538:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800053a:	bf00      	nop
 800053c:	370c      	adds	r7, #12
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	40021000 	.word	0x40021000

0800054c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b08e      	sub	sp, #56	; 0x38
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000554:	2300      	movs	r3, #0
 8000556:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800055a:	4b34      	ldr	r3, [pc, #208]	; (800062c <HAL_InitTick+0xe0>)
 800055c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800055e:	4a33      	ldr	r2, [pc, #204]	; (800062c <HAL_InitTick+0xe0>)
 8000560:	f043 0310 	orr.w	r3, r3, #16
 8000564:	6593      	str	r3, [r2, #88]	; 0x58
 8000566:	4b31      	ldr	r3, [pc, #196]	; (800062c <HAL_InitTick+0xe0>)
 8000568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800056a:	f003 0310 	and.w	r3, r3, #16
 800056e:	60fb      	str	r3, [r7, #12]
 8000570:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000572:	f107 0210 	add.w	r2, r7, #16
 8000576:	f107 0314 	add.w	r3, r7, #20
 800057a:	4611      	mov	r1, r2
 800057c:	4618      	mov	r0, r3
 800057e:	f001 fa23 	bl	80019c8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000582:	6a3b      	ldr	r3, [r7, #32]
 8000584:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000588:	2b00      	cmp	r3, #0
 800058a:	d103      	bne.n	8000594 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800058c:	f001 fa06 	bl	800199c <HAL_RCC_GetPCLK1Freq>
 8000590:	6378      	str	r0, [r7, #52]	; 0x34
 8000592:	e004      	b.n	800059e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000594:	f001 fa02 	bl	800199c <HAL_RCC_GetPCLK1Freq>
 8000598:	4603      	mov	r3, r0
 800059a:	005b      	lsls	r3, r3, #1
 800059c:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800059e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80005a0:	4a23      	ldr	r2, [pc, #140]	; (8000630 <HAL_InitTick+0xe4>)
 80005a2:	fba2 2303 	umull	r2, r3, r2, r3
 80005a6:	0c9b      	lsrs	r3, r3, #18
 80005a8:	3b01      	subs	r3, #1
 80005aa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80005ac:	4b21      	ldr	r3, [pc, #132]	; (8000634 <HAL_InitTick+0xe8>)
 80005ae:	4a22      	ldr	r2, [pc, #136]	; (8000638 <HAL_InitTick+0xec>)
 80005b0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80005b2:	4b20      	ldr	r3, [pc, #128]	; (8000634 <HAL_InitTick+0xe8>)
 80005b4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80005b8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80005ba:	4a1e      	ldr	r2, [pc, #120]	; (8000634 <HAL_InitTick+0xe8>)
 80005bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005be:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80005c0:	4b1c      	ldr	r3, [pc, #112]	; (8000634 <HAL_InitTick+0xe8>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005c6:	4b1b      	ldr	r3, [pc, #108]	; (8000634 <HAL_InitTick+0xe8>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005cc:	4b19      	ldr	r3, [pc, #100]	; (8000634 <HAL_InitTick+0xe8>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80005d2:	4818      	ldr	r0, [pc, #96]	; (8000634 <HAL_InitTick+0xe8>)
 80005d4:	f001 fa8a 	bl	8001aec <HAL_TIM_Base_Init>
 80005d8:	4603      	mov	r3, r0
 80005da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80005de:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d11b      	bne.n	800061e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80005e6:	4813      	ldr	r0, [pc, #76]	; (8000634 <HAL_InitTick+0xe8>)
 80005e8:	f001 fae2 	bl	8001bb0 <HAL_TIM_Base_Start_IT>
 80005ec:	4603      	mov	r3, r0
 80005ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80005f2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d111      	bne.n	800061e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80005fa:	2036      	movs	r0, #54	; 0x36
 80005fc:	f000 fa26 	bl	8000a4c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2b0f      	cmp	r3, #15
 8000604:	d808      	bhi.n	8000618 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000606:	2200      	movs	r2, #0
 8000608:	6879      	ldr	r1, [r7, #4]
 800060a:	2036      	movs	r0, #54	; 0x36
 800060c:	f000 fa02 	bl	8000a14 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000610:	4a0a      	ldr	r2, [pc, #40]	; (800063c <HAL_InitTick+0xf0>)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	6013      	str	r3, [r2, #0]
 8000616:	e002      	b.n	800061e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000618:	2301      	movs	r3, #1
 800061a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800061e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000622:	4618      	mov	r0, r3
 8000624:	3738      	adds	r7, #56	; 0x38
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40021000 	.word	0x40021000
 8000630:	431bde83 	.word	0x431bde83
 8000634:	20000094 	.word	0x20000094
 8000638:	40001000 	.word	0x40001000
 800063c:	20000004 	.word	0x20000004

08000640 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000644:	e7fe      	b.n	8000644 <NMI_Handler+0x4>

08000646 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000646:	b480      	push	{r7}
 8000648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800064a:	e7fe      	b.n	800064a <HardFault_Handler+0x4>

0800064c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000650:	e7fe      	b.n	8000650 <MemManage_Handler+0x4>

08000652 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000652:	b480      	push	{r7}
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000656:	e7fe      	b.n	8000656 <BusFault_Handler+0x4>

08000658 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800065c:	e7fe      	b.n	800065c <UsageFault_Handler+0x4>

0800065e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800065e:	b480      	push	{r7}
 8000660:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000662:	bf00      	nop
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr

0800066c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000670:	4802      	ldr	r0, [pc, #8]	; (800067c <TIM6_DAC_IRQHandler+0x10>)
 8000672:	f001 fb0d 	bl	8001c90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000676:	bf00      	nop
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	20000094 	.word	0x20000094

08000680 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800068a:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <ITM_SendChar+0x48>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4a0e      	ldr	r2, [pc, #56]	; (80006c8 <ITM_SendChar+0x48>)
 8000690:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000694:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000696:	4b0d      	ldr	r3, [pc, #52]	; (80006cc <ITM_SendChar+0x4c>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4a0c      	ldr	r2, [pc, #48]	; (80006cc <ITM_SendChar+0x4c>)
 800069c:	f043 0301 	orr.w	r3, r3, #1
 80006a0:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80006a2:	bf00      	nop
 80006a4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	f003 0301 	and.w	r3, r3, #1
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d0f8      	beq.n	80006a4 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80006b2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	6013      	str	r3, [r2, #0]
}
 80006ba:	bf00      	nop
 80006bc:	370c      	adds	r7, #12
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	e000edfc 	.word	0xe000edfc
 80006cc:	e0000e00 	.word	0xe0000e00

080006d0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b086      	sub	sp, #24
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	60f8      	str	r0, [r7, #12]
 80006d8:	60b9      	str	r1, [r7, #8]
 80006da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006dc:	2300      	movs	r3, #0
 80006de:	617b      	str	r3, [r7, #20]
 80006e0:	e00a      	b.n	80006f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80006e2:	f3af 8000 	nop.w
 80006e6:	4601      	mov	r1, r0
 80006e8:	68bb      	ldr	r3, [r7, #8]
 80006ea:	1c5a      	adds	r2, r3, #1
 80006ec:	60ba      	str	r2, [r7, #8]
 80006ee:	b2ca      	uxtb	r2, r1
 80006f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006f2:	697b      	ldr	r3, [r7, #20]
 80006f4:	3301      	adds	r3, #1
 80006f6:	617b      	str	r3, [r7, #20]
 80006f8:	697a      	ldr	r2, [r7, #20]
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	429a      	cmp	r2, r3
 80006fe:	dbf0      	blt.n	80006e2 <_read+0x12>
  }

  return len;
 8000700:	687b      	ldr	r3, [r7, #4]
}
 8000702:	4618      	mov	r0, r3
 8000704:	3718      	adds	r7, #24
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}

0800070a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800070a:	b580      	push	{r7, lr}
 800070c:	b086      	sub	sp, #24
 800070e:	af00      	add	r7, sp, #0
 8000710:	60f8      	str	r0, [r7, #12]
 8000712:	60b9      	str	r1, [r7, #8]
 8000714:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000716:	2300      	movs	r3, #0
 8000718:	617b      	str	r3, [r7, #20]
 800071a:	e009      	b.n	8000730 <_write+0x26>
  {
    //__io_putchar(*ptr++);
	ITM_SendChar(*ptr++);
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	1c5a      	adds	r2, r3, #1
 8000720:	60ba      	str	r2, [r7, #8]
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	4618      	mov	r0, r3
 8000726:	f7ff ffab 	bl	8000680 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800072a:	697b      	ldr	r3, [r7, #20]
 800072c:	3301      	adds	r3, #1
 800072e:	617b      	str	r3, [r7, #20]
 8000730:	697a      	ldr	r2, [r7, #20]
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	429a      	cmp	r2, r3
 8000736:	dbf1      	blt.n	800071c <_write+0x12>
  }
  return len;
 8000738:	687b      	ldr	r3, [r7, #4]
}
 800073a:	4618      	mov	r0, r3
 800073c:	3718      	adds	r7, #24
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}

08000742 <_close>:

int _close(int file)
{
 8000742:	b480      	push	{r7}
 8000744:	b083      	sub	sp, #12
 8000746:	af00      	add	r7, sp, #0
 8000748:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800074a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800074e:	4618      	mov	r0, r3
 8000750:	370c      	adds	r7, #12
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr

0800075a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800075a:	b480      	push	{r7}
 800075c:	b083      	sub	sp, #12
 800075e:	af00      	add	r7, sp, #0
 8000760:	6078      	str	r0, [r7, #4]
 8000762:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800076a:	605a      	str	r2, [r3, #4]
  return 0;
 800076c:	2300      	movs	r3, #0
}
 800076e:	4618      	mov	r0, r3
 8000770:	370c      	adds	r7, #12
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr

0800077a <_isatty>:

int _isatty(int file)
{
 800077a:	b480      	push	{r7}
 800077c:	b083      	sub	sp, #12
 800077e:	af00      	add	r7, sp, #0
 8000780:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000782:	2301      	movs	r3, #1
}
 8000784:	4618      	mov	r0, r3
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr

08000790 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000790:	b480      	push	{r7}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	60b9      	str	r1, [r7, #8]
 800079a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800079c:	2300      	movs	r3, #0
}
 800079e:	4618      	mov	r0, r3
 80007a0:	3714      	adds	r7, #20
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
	...

080007ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <SystemInit+0x20>)
 80007b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007b6:	4a05      	ldr	r2, [pc, #20]	; (80007cc <SystemInit+0x20>)
 80007b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80007c0:	bf00      	nop
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	e000ed00 	.word	0xe000ed00

080007d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80007d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000808 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007d4:	f7ff ffea 	bl	80007ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007d8:	480c      	ldr	r0, [pc, #48]	; (800080c <LoopForever+0x6>)
  ldr r1, =_edata
 80007da:	490d      	ldr	r1, [pc, #52]	; (8000810 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007dc:	4a0d      	ldr	r2, [pc, #52]	; (8000814 <LoopForever+0xe>)
  movs r3, #0
 80007de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007e0:	e002      	b.n	80007e8 <LoopCopyDataInit>

080007e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007e6:	3304      	adds	r3, #4

080007e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007ec:	d3f9      	bcc.n	80007e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ee:	4a0a      	ldr	r2, [pc, #40]	; (8000818 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007f0:	4c0a      	ldr	r4, [pc, #40]	; (800081c <LoopForever+0x16>)
  movs r3, #0
 80007f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007f4:	e001      	b.n	80007fa <LoopFillZerobss>

080007f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007f8:	3204      	adds	r2, #4

080007fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007fc:	d3fb      	bcc.n	80007f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007fe:	f003 ff8b 	bl	8004718 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000802:	f7ff fd35 	bl	8000270 <main>

08000806 <LoopForever>:

LoopForever:
    b LoopForever
 8000806:	e7fe      	b.n	8000806 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000808:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800080c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000810:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000814:	08005820 	.word	0x08005820
  ldr r2, =_sbss
 8000818:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800081c:	20012ea0 	.word	0x20012ea0

08000820 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000820:	e7fe      	b.n	8000820 <ADC1_2_IRQHandler>
	...

08000824 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800082a:	2300      	movs	r3, #0
 800082c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800082e:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <HAL_Init+0x3c>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4a0b      	ldr	r2, [pc, #44]	; (8000860 <HAL_Init+0x3c>)
 8000834:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000838:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800083a:	2003      	movs	r0, #3
 800083c:	f000 f8df 	bl	80009fe <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000840:	200f      	movs	r0, #15
 8000842:	f7ff fe83 	bl	800054c <HAL_InitTick>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d002      	beq.n	8000852 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800084c:	2301      	movs	r3, #1
 800084e:	71fb      	strb	r3, [r7, #7]
 8000850:	e001      	b.n	8000856 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000852:	f7ff fe57 	bl	8000504 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000856:	79fb      	ldrb	r3, [r7, #7]
}
 8000858:	4618      	mov	r0, r3
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40022000 	.word	0x40022000

08000864 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000868:	4b06      	ldr	r3, [pc, #24]	; (8000884 <HAL_IncTick+0x20>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	461a      	mov	r2, r3
 800086e:	4b06      	ldr	r3, [pc, #24]	; (8000888 <HAL_IncTick+0x24>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4413      	add	r3, r2
 8000874:	4a04      	ldr	r2, [pc, #16]	; (8000888 <HAL_IncTick+0x24>)
 8000876:	6013      	str	r3, [r2, #0]
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	20000008 	.word	0x20000008
 8000888:	200000e0 	.word	0x200000e0

0800088c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  return uwTick;
 8000890:	4b03      	ldr	r3, [pc, #12]	; (80008a0 <HAL_GetTick+0x14>)
 8000892:	681b      	ldr	r3, [r3, #0]
}
 8000894:	4618      	mov	r0, r3
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	200000e0 	.word	0x200000e0

080008a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b085      	sub	sp, #20
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	f003 0307 	and.w	r3, r3, #7
 80008b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008b4:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <__NVIC_SetPriorityGrouping+0x44>)
 80008b6:	68db      	ldr	r3, [r3, #12]
 80008b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008ba:	68ba      	ldr	r2, [r7, #8]
 80008bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008c0:	4013      	ands	r3, r2
 80008c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008d6:	4a04      	ldr	r2, [pc, #16]	; (80008e8 <__NVIC_SetPriorityGrouping+0x44>)
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	60d3      	str	r3, [r2, #12]
}
 80008dc:	bf00      	nop
 80008de:	3714      	adds	r7, #20
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008f0:	4b04      	ldr	r3, [pc, #16]	; (8000904 <__NVIC_GetPriorityGrouping+0x18>)
 80008f2:	68db      	ldr	r3, [r3, #12]
 80008f4:	0a1b      	lsrs	r3, r3, #8
 80008f6:	f003 0307 	and.w	r3, r3, #7
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr
 8000904:	e000ed00 	.word	0xe000ed00

08000908 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000916:	2b00      	cmp	r3, #0
 8000918:	db0b      	blt.n	8000932 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	f003 021f 	and.w	r2, r3, #31
 8000920:	4907      	ldr	r1, [pc, #28]	; (8000940 <__NVIC_EnableIRQ+0x38>)
 8000922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000926:	095b      	lsrs	r3, r3, #5
 8000928:	2001      	movs	r0, #1
 800092a:	fa00 f202 	lsl.w	r2, r0, r2
 800092e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000932:	bf00      	nop
 8000934:	370c      	adds	r7, #12
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	e000e100 	.word	0xe000e100

08000944 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	6039      	str	r1, [r7, #0]
 800094e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000954:	2b00      	cmp	r3, #0
 8000956:	db0a      	blt.n	800096e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	b2da      	uxtb	r2, r3
 800095c:	490c      	ldr	r1, [pc, #48]	; (8000990 <__NVIC_SetPriority+0x4c>)
 800095e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000962:	0112      	lsls	r2, r2, #4
 8000964:	b2d2      	uxtb	r2, r2
 8000966:	440b      	add	r3, r1
 8000968:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800096c:	e00a      	b.n	8000984 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	b2da      	uxtb	r2, r3
 8000972:	4908      	ldr	r1, [pc, #32]	; (8000994 <__NVIC_SetPriority+0x50>)
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	f003 030f 	and.w	r3, r3, #15
 800097a:	3b04      	subs	r3, #4
 800097c:	0112      	lsls	r2, r2, #4
 800097e:	b2d2      	uxtb	r2, r2
 8000980:	440b      	add	r3, r1
 8000982:	761a      	strb	r2, [r3, #24]
}
 8000984:	bf00      	nop
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr
 8000990:	e000e100 	.word	0xe000e100
 8000994:	e000ed00 	.word	0xe000ed00

08000998 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000998:	b480      	push	{r7}
 800099a:	b089      	sub	sp, #36	; 0x24
 800099c:	af00      	add	r7, sp, #0
 800099e:	60f8      	str	r0, [r7, #12]
 80009a0:	60b9      	str	r1, [r7, #8]
 80009a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	f003 0307 	and.w	r3, r3, #7
 80009aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009ac:	69fb      	ldr	r3, [r7, #28]
 80009ae:	f1c3 0307 	rsb	r3, r3, #7
 80009b2:	2b04      	cmp	r3, #4
 80009b4:	bf28      	it	cs
 80009b6:	2304      	movcs	r3, #4
 80009b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009ba:	69fb      	ldr	r3, [r7, #28]
 80009bc:	3304      	adds	r3, #4
 80009be:	2b06      	cmp	r3, #6
 80009c0:	d902      	bls.n	80009c8 <NVIC_EncodePriority+0x30>
 80009c2:	69fb      	ldr	r3, [r7, #28]
 80009c4:	3b03      	subs	r3, #3
 80009c6:	e000      	b.n	80009ca <NVIC_EncodePriority+0x32>
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009cc:	f04f 32ff 	mov.w	r2, #4294967295
 80009d0:	69bb      	ldr	r3, [r7, #24]
 80009d2:	fa02 f303 	lsl.w	r3, r2, r3
 80009d6:	43da      	mvns	r2, r3
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	401a      	ands	r2, r3
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009e0:	f04f 31ff 	mov.w	r1, #4294967295
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	fa01 f303 	lsl.w	r3, r1, r3
 80009ea:	43d9      	mvns	r1, r3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009f0:	4313      	orrs	r3, r2
         );
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3724      	adds	r7, #36	; 0x24
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr

080009fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b082      	sub	sp, #8
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a06:	6878      	ldr	r0, [r7, #4]
 8000a08:	f7ff ff4c 	bl	80008a4 <__NVIC_SetPriorityGrouping>
}
 8000a0c:	bf00      	nop
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	60b9      	str	r1, [r7, #8]
 8000a1e:	607a      	str	r2, [r7, #4]
 8000a20:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000a22:	2300      	movs	r3, #0
 8000a24:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a26:	f7ff ff61 	bl	80008ec <__NVIC_GetPriorityGrouping>
 8000a2a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a2c:	687a      	ldr	r2, [r7, #4]
 8000a2e:	68b9      	ldr	r1, [r7, #8]
 8000a30:	6978      	ldr	r0, [r7, #20]
 8000a32:	f7ff ffb1 	bl	8000998 <NVIC_EncodePriority>
 8000a36:	4602      	mov	r2, r0
 8000a38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a3c:	4611      	mov	r1, r2
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff ff80 	bl	8000944 <__NVIC_SetPriority>
}
 8000a44:	bf00      	nop
 8000a46:	3718      	adds	r7, #24
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4603      	mov	r3, r0
 8000a54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f7ff ff54 	bl	8000908 <__NVIC_EnableIRQ>
}
 8000a60:	bf00      	nop
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b087      	sub	sp, #28
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a72:	2300      	movs	r3, #0
 8000a74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a76:	e17f      	b.n	8000d78 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	fa01 f303 	lsl.w	r3, r1, r3
 8000a84:	4013      	ands	r3, r2
 8000a86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	f000 8171 	beq.w	8000d72 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	f003 0303 	and.w	r3, r3, #3
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d005      	beq.n	8000aa8 <HAL_GPIO_Init+0x40>
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	f003 0303 	and.w	r3, r3, #3
 8000aa4:	2b02      	cmp	r3, #2
 8000aa6:	d130      	bne.n	8000b0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	689b      	ldr	r3, [r3, #8]
 8000aac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	005b      	lsls	r3, r3, #1
 8000ab2:	2203      	movs	r2, #3
 8000ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab8:	43db      	mvns	r3, r3
 8000aba:	693a      	ldr	r2, [r7, #16]
 8000abc:	4013      	ands	r3, r2
 8000abe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	68da      	ldr	r2, [r3, #12]
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	005b      	lsls	r3, r3, #1
 8000ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8000acc:	693a      	ldr	r2, [r7, #16]
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ade:	2201      	movs	r2, #1
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae6:	43db      	mvns	r3, r3
 8000ae8:	693a      	ldr	r2, [r7, #16]
 8000aea:	4013      	ands	r3, r2
 8000aec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	091b      	lsrs	r3, r3, #4
 8000af4:	f003 0201 	and.w	r2, r3, #1
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	fa02 f303 	lsl.w	r3, r2, r3
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	693a      	ldr	r2, [r7, #16]
 8000b08:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	f003 0303 	and.w	r3, r3, #3
 8000b12:	2b03      	cmp	r3, #3
 8000b14:	d118      	bne.n	8000b48 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	fa02 f303 	lsl.w	r3, r2, r3
 8000b24:	43db      	mvns	r3, r3
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	4013      	ands	r3, r2
 8000b2a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	08db      	lsrs	r3, r3, #3
 8000b32:	f003 0201 	and.w	r2, r3, #1
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3c:	693a      	ldr	r2, [r7, #16]
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	f003 0303 	and.w	r3, r3, #3
 8000b50:	2b03      	cmp	r3, #3
 8000b52:	d017      	beq.n	8000b84 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	68db      	ldr	r3, [r3, #12]
 8000b58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	005b      	lsls	r3, r3, #1
 8000b5e:	2203      	movs	r2, #3
 8000b60:	fa02 f303 	lsl.w	r3, r2, r3
 8000b64:	43db      	mvns	r3, r3
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	4013      	ands	r3, r2
 8000b6a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	689a      	ldr	r2, [r3, #8]
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	fa02 f303 	lsl.w	r3, r2, r3
 8000b78:	693a      	ldr	r2, [r7, #16]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	693a      	ldr	r2, [r7, #16]
 8000b82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	f003 0303 	and.w	r3, r3, #3
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	d123      	bne.n	8000bd8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	08da      	lsrs	r2, r3, #3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	3208      	adds	r2, #8
 8000b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	f003 0307 	and.w	r3, r3, #7
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	220f      	movs	r2, #15
 8000ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bac:	43db      	mvns	r3, r3
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	691a      	ldr	r2, [r3, #16]
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	f003 0307 	and.w	r3, r3, #7
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc4:	693a      	ldr	r2, [r7, #16]
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000bca:	697b      	ldr	r3, [r7, #20]
 8000bcc:	08da      	lsrs	r2, r3, #3
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	3208      	adds	r2, #8
 8000bd2:	6939      	ldr	r1, [r7, #16]
 8000bd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	2203      	movs	r2, #3
 8000be4:	fa02 f303 	lsl.w	r3, r2, r3
 8000be8:	43db      	mvns	r3, r3
 8000bea:	693a      	ldr	r2, [r7, #16]
 8000bec:	4013      	ands	r3, r2
 8000bee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f003 0203 	and.w	r2, r3, #3
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	005b      	lsls	r3, r3, #1
 8000bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000c00:	693a      	ldr	r2, [r7, #16]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	f000 80ac 	beq.w	8000d72 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1a:	4b5f      	ldr	r3, [pc, #380]	; (8000d98 <HAL_GPIO_Init+0x330>)
 8000c1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c1e:	4a5e      	ldr	r2, [pc, #376]	; (8000d98 <HAL_GPIO_Init+0x330>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	6613      	str	r3, [r2, #96]	; 0x60
 8000c26:	4b5c      	ldr	r3, [pc, #368]	; (8000d98 <HAL_GPIO_Init+0x330>)
 8000c28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	60bb      	str	r3, [r7, #8]
 8000c30:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c32:	4a5a      	ldr	r2, [pc, #360]	; (8000d9c <HAL_GPIO_Init+0x334>)
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	089b      	lsrs	r3, r3, #2
 8000c38:	3302      	adds	r3, #2
 8000c3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	f003 0303 	and.w	r3, r3, #3
 8000c46:	009b      	lsls	r3, r3, #2
 8000c48:	220f      	movs	r2, #15
 8000c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4e:	43db      	mvns	r3, r3
 8000c50:	693a      	ldr	r2, [r7, #16]
 8000c52:	4013      	ands	r3, r2
 8000c54:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c5c:	d025      	beq.n	8000caa <HAL_GPIO_Init+0x242>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4a4f      	ldr	r2, [pc, #316]	; (8000da0 <HAL_GPIO_Init+0x338>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d01f      	beq.n	8000ca6 <HAL_GPIO_Init+0x23e>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4a4e      	ldr	r2, [pc, #312]	; (8000da4 <HAL_GPIO_Init+0x33c>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d019      	beq.n	8000ca2 <HAL_GPIO_Init+0x23a>
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4a4d      	ldr	r2, [pc, #308]	; (8000da8 <HAL_GPIO_Init+0x340>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d013      	beq.n	8000c9e <HAL_GPIO_Init+0x236>
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4a4c      	ldr	r2, [pc, #304]	; (8000dac <HAL_GPIO_Init+0x344>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d00d      	beq.n	8000c9a <HAL_GPIO_Init+0x232>
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4a4b      	ldr	r2, [pc, #300]	; (8000db0 <HAL_GPIO_Init+0x348>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d007      	beq.n	8000c96 <HAL_GPIO_Init+0x22e>
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4a4a      	ldr	r2, [pc, #296]	; (8000db4 <HAL_GPIO_Init+0x34c>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d101      	bne.n	8000c92 <HAL_GPIO_Init+0x22a>
 8000c8e:	2306      	movs	r3, #6
 8000c90:	e00c      	b.n	8000cac <HAL_GPIO_Init+0x244>
 8000c92:	2307      	movs	r3, #7
 8000c94:	e00a      	b.n	8000cac <HAL_GPIO_Init+0x244>
 8000c96:	2305      	movs	r3, #5
 8000c98:	e008      	b.n	8000cac <HAL_GPIO_Init+0x244>
 8000c9a:	2304      	movs	r3, #4
 8000c9c:	e006      	b.n	8000cac <HAL_GPIO_Init+0x244>
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	e004      	b.n	8000cac <HAL_GPIO_Init+0x244>
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	e002      	b.n	8000cac <HAL_GPIO_Init+0x244>
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e000      	b.n	8000cac <HAL_GPIO_Init+0x244>
 8000caa:	2300      	movs	r3, #0
 8000cac:	697a      	ldr	r2, [r7, #20]
 8000cae:	f002 0203 	and.w	r2, r2, #3
 8000cb2:	0092      	lsls	r2, r2, #2
 8000cb4:	4093      	lsls	r3, r2
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000cbc:	4937      	ldr	r1, [pc, #220]	; (8000d9c <HAL_GPIO_Init+0x334>)
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	089b      	lsrs	r3, r3, #2
 8000cc2:	3302      	adds	r3, #2
 8000cc4:	693a      	ldr	r2, [r7, #16]
 8000cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000cca:	4b3b      	ldr	r3, [pc, #236]	; (8000db8 <HAL_GPIO_Init+0x350>)
 8000ccc:	689b      	ldr	r3, [r3, #8]
 8000cce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	43db      	mvns	r3, r3
 8000cd4:	693a      	ldr	r2, [r7, #16]
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d003      	beq.n	8000cee <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	4313      	orrs	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000cee:	4a32      	ldr	r2, [pc, #200]	; (8000db8 <HAL_GPIO_Init+0x350>)
 8000cf0:	693b      	ldr	r3, [r7, #16]
 8000cf2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000cf4:	4b30      	ldr	r3, [pc, #192]	; (8000db8 <HAL_GPIO_Init+0x350>)
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	43db      	mvns	r3, r3
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	4013      	ands	r3, r2
 8000d02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d003      	beq.n	8000d18 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000d10:	693a      	ldr	r2, [r7, #16]
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	4313      	orrs	r3, r2
 8000d16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000d18:	4a27      	ldr	r2, [pc, #156]	; (8000db8 <HAL_GPIO_Init+0x350>)
 8000d1a:	693b      	ldr	r3, [r7, #16]
 8000d1c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000d1e:	4b26      	ldr	r3, [pc, #152]	; (8000db8 <HAL_GPIO_Init+0x350>)
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	43db      	mvns	r3, r3
 8000d28:	693a      	ldr	r2, [r7, #16]
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d003      	beq.n	8000d42 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000d42:	4a1d      	ldr	r2, [pc, #116]	; (8000db8 <HAL_GPIO_Init+0x350>)
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000d48:	4b1b      	ldr	r3, [pc, #108]	; (8000db8 <HAL_GPIO_Init+0x350>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	43db      	mvns	r3, r3
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	4013      	ands	r3, r2
 8000d56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d003      	beq.n	8000d6c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000d64:	693a      	ldr	r2, [r7, #16]
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d6c:	4a12      	ldr	r2, [pc, #72]	; (8000db8 <HAL_GPIO_Init+0x350>)
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	3301      	adds	r3, #1
 8000d76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	fa22 f303 	lsr.w	r3, r2, r3
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f47f ae78 	bne.w	8000a78 <HAL_GPIO_Init+0x10>
  }
}
 8000d88:	bf00      	nop
 8000d8a:	bf00      	nop
 8000d8c:	371c      	adds	r7, #28
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	40010000 	.word	0x40010000
 8000da0:	48000400 	.word	0x48000400
 8000da4:	48000800 	.word	0x48000800
 8000da8:	48000c00 	.word	0x48000c00
 8000dac:	48001000 	.word	0x48001000
 8000db0:	48001400 	.word	0x48001400
 8000db4:	48001800 	.word	0x48001800
 8000db8:	40010400 	.word	0x40010400

08000dbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	460b      	mov	r3, r1
 8000dc6:	807b      	strh	r3, [r7, #2]
 8000dc8:	4613      	mov	r3, r2
 8000dca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000dcc:	787b      	ldrb	r3, [r7, #1]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d003      	beq.n	8000dda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000dd2:	887a      	ldrh	r2, [r7, #2]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000dd8:	e002      	b.n	8000de0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000dda:	887a      	ldrh	r2, [r7, #2]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000de0:	bf00      	nop
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr

08000dec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000df0:	4b04      	ldr	r3, [pc, #16]	; (8000e04 <HAL_PWREx_GetVoltageRange+0x18>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	40007000 	.word	0x40007000

08000e08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b085      	sub	sp, #20
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000e16:	d130      	bne.n	8000e7a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e18:	4b23      	ldr	r3, [pc, #140]	; (8000ea8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000e20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000e24:	d038      	beq.n	8000e98 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e26:	4b20      	ldr	r3, [pc, #128]	; (8000ea8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000e2e:	4a1e      	ldr	r2, [pc, #120]	; (8000ea8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e30:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e34:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000e36:	4b1d      	ldr	r3, [pc, #116]	; (8000eac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2232      	movs	r2, #50	; 0x32
 8000e3c:	fb02 f303 	mul.w	r3, r2, r3
 8000e40:	4a1b      	ldr	r2, [pc, #108]	; (8000eb0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000e42:	fba2 2303 	umull	r2, r3, r2, r3
 8000e46:	0c9b      	lsrs	r3, r3, #18
 8000e48:	3301      	adds	r3, #1
 8000e4a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e4c:	e002      	b.n	8000e54 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	3b01      	subs	r3, #1
 8000e52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e54:	4b14      	ldr	r3, [pc, #80]	; (8000ea8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e56:	695b      	ldr	r3, [r3, #20]
 8000e58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e60:	d102      	bne.n	8000e68 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d1f2      	bne.n	8000e4e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000e68:	4b0f      	ldr	r3, [pc, #60]	; (8000ea8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e6a:	695b      	ldr	r3, [r3, #20]
 8000e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e74:	d110      	bne.n	8000e98 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000e76:	2303      	movs	r3, #3
 8000e78:	e00f      	b.n	8000e9a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000e7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ea8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000e82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e86:	d007      	beq.n	8000e98 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e88:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000e90:	4a05      	ldr	r2, [pc, #20]	; (8000ea8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e96:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3714      	adds	r7, #20
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	40007000 	.word	0x40007000
 8000eac:	20000000 	.word	0x20000000
 8000eb0:	431bde83 	.word	0x431bde83

08000eb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b088      	sub	sp, #32
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d101      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	e3ca      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ec6:	4b97      	ldr	r3, [pc, #604]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000ec8:	689b      	ldr	r3, [r3, #8]
 8000eca:	f003 030c 	and.w	r3, r3, #12
 8000ece:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ed0:	4b94      	ldr	r3, [pc, #592]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	f003 0303 	and.w	r3, r3, #3
 8000ed8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f003 0310 	and.w	r3, r3, #16
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	f000 80e4 	beq.w	80010b0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000ee8:	69bb      	ldr	r3, [r7, #24]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d007      	beq.n	8000efe <HAL_RCC_OscConfig+0x4a>
 8000eee:	69bb      	ldr	r3, [r7, #24]
 8000ef0:	2b0c      	cmp	r3, #12
 8000ef2:	f040 808b 	bne.w	800100c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	f040 8087 	bne.w	800100c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000efe:	4b89      	ldr	r3, [pc, #548]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f003 0302 	and.w	r3, r3, #2
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d005      	beq.n	8000f16 <HAL_RCC_OscConfig+0x62>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	699b      	ldr	r3, [r3, #24]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d101      	bne.n	8000f16 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e3a2      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6a1a      	ldr	r2, [r3, #32]
 8000f1a:	4b82      	ldr	r3, [pc, #520]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f003 0308 	and.w	r3, r3, #8
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d004      	beq.n	8000f30 <HAL_RCC_OscConfig+0x7c>
 8000f26:	4b7f      	ldr	r3, [pc, #508]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000f2e:	e005      	b.n	8000f3c <HAL_RCC_OscConfig+0x88>
 8000f30:	4b7c      	ldr	r3, [pc, #496]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f36:	091b      	lsrs	r3, r3, #4
 8000f38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d223      	bcs.n	8000f88 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a1b      	ldr	r3, [r3, #32]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f000 fd71 	bl	8001a2c <RCC_SetFlashLatencyFromMSIRange>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000f50:	2301      	movs	r3, #1
 8000f52:	e383      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f54:	4b73      	ldr	r3, [pc, #460]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a72      	ldr	r2, [pc, #456]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f5a:	f043 0308 	orr.w	r3, r3, #8
 8000f5e:	6013      	str	r3, [r2, #0]
 8000f60:	4b70      	ldr	r3, [pc, #448]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6a1b      	ldr	r3, [r3, #32]
 8000f6c:	496d      	ldr	r1, [pc, #436]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f72:	4b6c      	ldr	r3, [pc, #432]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	021b      	lsls	r3, r3, #8
 8000f80:	4968      	ldr	r1, [pc, #416]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f82:	4313      	orrs	r3, r2
 8000f84:	604b      	str	r3, [r1, #4]
 8000f86:	e025      	b.n	8000fd4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f88:	4b66      	ldr	r3, [pc, #408]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a65      	ldr	r2, [pc, #404]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f8e:	f043 0308 	orr.w	r3, r3, #8
 8000f92:	6013      	str	r3, [r2, #0]
 8000f94:	4b63      	ldr	r3, [pc, #396]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6a1b      	ldr	r3, [r3, #32]
 8000fa0:	4960      	ldr	r1, [pc, #384]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fa6:	4b5f      	ldr	r3, [pc, #380]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	69db      	ldr	r3, [r3, #28]
 8000fb2:	021b      	lsls	r3, r3, #8
 8000fb4:	495b      	ldr	r1, [pc, #364]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d109      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6a1b      	ldr	r3, [r3, #32]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f000 fd31 	bl	8001a2c <RCC_SetFlashLatencyFromMSIRange>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	e343      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000fd4:	f000 fc4a 	bl	800186c <HAL_RCC_GetSysClockFreq>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	4b52      	ldr	r3, [pc, #328]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	091b      	lsrs	r3, r3, #4
 8000fe0:	f003 030f 	and.w	r3, r3, #15
 8000fe4:	4950      	ldr	r1, [pc, #320]	; (8001128 <HAL_RCC_OscConfig+0x274>)
 8000fe6:	5ccb      	ldrb	r3, [r1, r3]
 8000fe8:	f003 031f 	and.w	r3, r3, #31
 8000fec:	fa22 f303 	lsr.w	r3, r2, r3
 8000ff0:	4a4e      	ldr	r2, [pc, #312]	; (800112c <HAL_RCC_OscConfig+0x278>)
 8000ff2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000ff4:	4b4e      	ldr	r3, [pc, #312]	; (8001130 <HAL_RCC_OscConfig+0x27c>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff faa7 	bl	800054c <HAL_InitTick>
 8000ffe:	4603      	mov	r3, r0
 8001000:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d052      	beq.n	80010ae <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001008:	7bfb      	ldrb	r3, [r7, #15]
 800100a:	e327      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d032      	beq.n	800107a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001014:	4b43      	ldr	r3, [pc, #268]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a42      	ldr	r2, [pc, #264]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 800101a:	f043 0301 	orr.w	r3, r3, #1
 800101e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001020:	f7ff fc34 	bl	800088c <HAL_GetTick>
 8001024:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001026:	e008      	b.n	800103a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001028:	f7ff fc30 	bl	800088c <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	2b02      	cmp	r3, #2
 8001034:	d901      	bls.n	800103a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001036:	2303      	movs	r3, #3
 8001038:	e310      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800103a:	4b3a      	ldr	r3, [pc, #232]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 0302 	and.w	r3, r3, #2
 8001042:	2b00      	cmp	r3, #0
 8001044:	d0f0      	beq.n	8001028 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001046:	4b37      	ldr	r3, [pc, #220]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a36      	ldr	r2, [pc, #216]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 800104c:	f043 0308 	orr.w	r3, r3, #8
 8001050:	6013      	str	r3, [r2, #0]
 8001052:	4b34      	ldr	r3, [pc, #208]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6a1b      	ldr	r3, [r3, #32]
 800105e:	4931      	ldr	r1, [pc, #196]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8001060:	4313      	orrs	r3, r2
 8001062:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001064:	4b2f      	ldr	r3, [pc, #188]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	69db      	ldr	r3, [r3, #28]
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	492c      	ldr	r1, [pc, #176]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8001074:	4313      	orrs	r3, r2
 8001076:	604b      	str	r3, [r1, #4]
 8001078:	e01a      	b.n	80010b0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800107a:	4b2a      	ldr	r3, [pc, #168]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a29      	ldr	r2, [pc, #164]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8001080:	f023 0301 	bic.w	r3, r3, #1
 8001084:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001086:	f7ff fc01 	bl	800088c <HAL_GetTick>
 800108a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800108c:	e008      	b.n	80010a0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800108e:	f7ff fbfd 	bl	800088c <HAL_GetTick>
 8001092:	4602      	mov	r2, r0
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	2b02      	cmp	r3, #2
 800109a:	d901      	bls.n	80010a0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800109c:	2303      	movs	r3, #3
 800109e:	e2dd      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80010a0:	4b20      	ldr	r3, [pc, #128]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f003 0302 	and.w	r3, r3, #2
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d1f0      	bne.n	800108e <HAL_RCC_OscConfig+0x1da>
 80010ac:	e000      	b.n	80010b0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80010ae:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d074      	beq.n	80011a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	2b08      	cmp	r3, #8
 80010c0:	d005      	beq.n	80010ce <HAL_RCC_OscConfig+0x21a>
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	2b0c      	cmp	r3, #12
 80010c6:	d10e      	bne.n	80010e6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	2b03      	cmp	r3, #3
 80010cc:	d10b      	bne.n	80010e6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010ce:	4b15      	ldr	r3, [pc, #84]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d064      	beq.n	80011a4 <HAL_RCC_OscConfig+0x2f0>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d160      	bne.n	80011a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e2ba      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010ee:	d106      	bne.n	80010fe <HAL_RCC_OscConfig+0x24a>
 80010f0:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a0b      	ldr	r2, [pc, #44]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 80010f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010fa:	6013      	str	r3, [r2, #0]
 80010fc:	e026      	b.n	800114c <HAL_RCC_OscConfig+0x298>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001106:	d115      	bne.n	8001134 <HAL_RCC_OscConfig+0x280>
 8001108:	4b06      	ldr	r3, [pc, #24]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a05      	ldr	r2, [pc, #20]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 800110e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001112:	6013      	str	r3, [r2, #0]
 8001114:	4b03      	ldr	r3, [pc, #12]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a02      	ldr	r2, [pc, #8]	; (8001124 <HAL_RCC_OscConfig+0x270>)
 800111a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800111e:	6013      	str	r3, [r2, #0]
 8001120:	e014      	b.n	800114c <HAL_RCC_OscConfig+0x298>
 8001122:	bf00      	nop
 8001124:	40021000 	.word	0x40021000
 8001128:	08005738 	.word	0x08005738
 800112c:	20000000 	.word	0x20000000
 8001130:	20000004 	.word	0x20000004
 8001134:	4ba0      	ldr	r3, [pc, #640]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a9f      	ldr	r2, [pc, #636]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 800113a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800113e:	6013      	str	r3, [r2, #0]
 8001140:	4b9d      	ldr	r3, [pc, #628]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a9c      	ldr	r2, [pc, #624]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001146:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800114a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d013      	beq.n	800117c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001154:	f7ff fb9a 	bl	800088c <HAL_GetTick>
 8001158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800115a:	e008      	b.n	800116e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800115c:	f7ff fb96 	bl	800088c <HAL_GetTick>
 8001160:	4602      	mov	r2, r0
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b64      	cmp	r3, #100	; 0x64
 8001168:	d901      	bls.n	800116e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800116a:	2303      	movs	r3, #3
 800116c:	e276      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800116e:	4b92      	ldr	r3, [pc, #584]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d0f0      	beq.n	800115c <HAL_RCC_OscConfig+0x2a8>
 800117a:	e014      	b.n	80011a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800117c:	f7ff fb86 	bl	800088c <HAL_GetTick>
 8001180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001182:	e008      	b.n	8001196 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001184:	f7ff fb82 	bl	800088c <HAL_GetTick>
 8001188:	4602      	mov	r2, r0
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	2b64      	cmp	r3, #100	; 0x64
 8001190:	d901      	bls.n	8001196 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001192:	2303      	movs	r3, #3
 8001194:	e262      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001196:	4b88      	ldr	r3, [pc, #544]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d1f0      	bne.n	8001184 <HAL_RCC_OscConfig+0x2d0>
 80011a2:	e000      	b.n	80011a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d060      	beq.n	8001274 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	2b04      	cmp	r3, #4
 80011b6:	d005      	beq.n	80011c4 <HAL_RCC_OscConfig+0x310>
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	2b0c      	cmp	r3, #12
 80011bc:	d119      	bne.n	80011f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	d116      	bne.n	80011f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011c4:	4b7c      	ldr	r3, [pc, #496]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d005      	beq.n	80011dc <HAL_RCC_OscConfig+0x328>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d101      	bne.n	80011dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e23f      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011dc:	4b76      	ldr	r3, [pc, #472]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	691b      	ldr	r3, [r3, #16]
 80011e8:	061b      	lsls	r3, r3, #24
 80011ea:	4973      	ldr	r1, [pc, #460]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 80011ec:	4313      	orrs	r3, r2
 80011ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011f0:	e040      	b.n	8001274 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	68db      	ldr	r3, [r3, #12]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d023      	beq.n	8001242 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011fa:	4b6f      	ldr	r3, [pc, #444]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a6e      	ldr	r2, [pc, #440]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001200:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001204:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001206:	f7ff fb41 	bl	800088c <HAL_GetTick>
 800120a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800120c:	e008      	b.n	8001220 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800120e:	f7ff fb3d 	bl	800088c <HAL_GetTick>
 8001212:	4602      	mov	r2, r0
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e21d      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001220:	4b65      	ldr	r3, [pc, #404]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001228:	2b00      	cmp	r3, #0
 800122a:	d0f0      	beq.n	800120e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800122c:	4b62      	ldr	r3, [pc, #392]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	691b      	ldr	r3, [r3, #16]
 8001238:	061b      	lsls	r3, r3, #24
 800123a:	495f      	ldr	r1, [pc, #380]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 800123c:	4313      	orrs	r3, r2
 800123e:	604b      	str	r3, [r1, #4]
 8001240:	e018      	b.n	8001274 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001242:	4b5d      	ldr	r3, [pc, #372]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a5c      	ldr	r2, [pc, #368]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001248:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800124c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800124e:	f7ff fb1d 	bl	800088c <HAL_GetTick>
 8001252:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001254:	e008      	b.n	8001268 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001256:	f7ff fb19 	bl	800088c <HAL_GetTick>
 800125a:	4602      	mov	r2, r0
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	2b02      	cmp	r3, #2
 8001262:	d901      	bls.n	8001268 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001264:	2303      	movs	r3, #3
 8001266:	e1f9      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001268:	4b53      	ldr	r3, [pc, #332]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001270:	2b00      	cmp	r3, #0
 8001272:	d1f0      	bne.n	8001256 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0308 	and.w	r3, r3, #8
 800127c:	2b00      	cmp	r3, #0
 800127e:	d03c      	beq.n	80012fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	695b      	ldr	r3, [r3, #20]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d01c      	beq.n	80012c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001288:	4b4b      	ldr	r3, [pc, #300]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 800128a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800128e:	4a4a      	ldr	r2, [pc, #296]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001298:	f7ff faf8 	bl	800088c <HAL_GetTick>
 800129c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800129e:	e008      	b.n	80012b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a0:	f7ff faf4 	bl	800088c <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d901      	bls.n	80012b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e1d4      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012b2:	4b41      	ldr	r3, [pc, #260]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 80012b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012b8:	f003 0302 	and.w	r3, r3, #2
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d0ef      	beq.n	80012a0 <HAL_RCC_OscConfig+0x3ec>
 80012c0:	e01b      	b.n	80012fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012c2:	4b3d      	ldr	r3, [pc, #244]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 80012c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012c8:	4a3b      	ldr	r2, [pc, #236]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 80012ca:	f023 0301 	bic.w	r3, r3, #1
 80012ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012d2:	f7ff fadb 	bl	800088c <HAL_GetTick>
 80012d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012d8:	e008      	b.n	80012ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012da:	f7ff fad7 	bl	800088c <HAL_GetTick>
 80012de:	4602      	mov	r2, r0
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d901      	bls.n	80012ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80012e8:	2303      	movs	r3, #3
 80012ea:	e1b7      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012ec:	4b32      	ldr	r3, [pc, #200]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 80012ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012f2:	f003 0302 	and.w	r3, r3, #2
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d1ef      	bne.n	80012da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f003 0304 	and.w	r3, r3, #4
 8001302:	2b00      	cmp	r3, #0
 8001304:	f000 80a6 	beq.w	8001454 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001308:	2300      	movs	r3, #0
 800130a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800130c:	4b2a      	ldr	r3, [pc, #168]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 800130e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d10d      	bne.n	8001334 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001318:	4b27      	ldr	r3, [pc, #156]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 800131a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800131c:	4a26      	ldr	r2, [pc, #152]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 800131e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001322:	6593      	str	r3, [r2, #88]	; 0x58
 8001324:	4b24      	ldr	r3, [pc, #144]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001328:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800132c:	60bb      	str	r3, [r7, #8]
 800132e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001330:	2301      	movs	r3, #1
 8001332:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001334:	4b21      	ldr	r3, [pc, #132]	; (80013bc <HAL_RCC_OscConfig+0x508>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800133c:	2b00      	cmp	r3, #0
 800133e:	d118      	bne.n	8001372 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001340:	4b1e      	ldr	r3, [pc, #120]	; (80013bc <HAL_RCC_OscConfig+0x508>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a1d      	ldr	r2, [pc, #116]	; (80013bc <HAL_RCC_OscConfig+0x508>)
 8001346:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800134a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800134c:	f7ff fa9e 	bl	800088c <HAL_GetTick>
 8001350:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001352:	e008      	b.n	8001366 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001354:	f7ff fa9a 	bl	800088c <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	2b02      	cmp	r3, #2
 8001360:	d901      	bls.n	8001366 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001362:	2303      	movs	r3, #3
 8001364:	e17a      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001366:	4b15      	ldr	r3, [pc, #84]	; (80013bc <HAL_RCC_OscConfig+0x508>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800136e:	2b00      	cmp	r3, #0
 8001370:	d0f0      	beq.n	8001354 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	2b01      	cmp	r3, #1
 8001378:	d108      	bne.n	800138c <HAL_RCC_OscConfig+0x4d8>
 800137a:	4b0f      	ldr	r3, [pc, #60]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 800137c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001380:	4a0d      	ldr	r2, [pc, #52]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001382:	f043 0301 	orr.w	r3, r3, #1
 8001386:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800138a:	e029      	b.n	80013e0 <HAL_RCC_OscConfig+0x52c>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	2b05      	cmp	r3, #5
 8001392:	d115      	bne.n	80013c0 <HAL_RCC_OscConfig+0x50c>
 8001394:	4b08      	ldr	r3, [pc, #32]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 8001396:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800139a:	4a07      	ldr	r2, [pc, #28]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 800139c:	f043 0304 	orr.w	r3, r3, #4
 80013a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80013a4:	4b04      	ldr	r3, [pc, #16]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 80013a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013aa:	4a03      	ldr	r2, [pc, #12]	; (80013b8 <HAL_RCC_OscConfig+0x504>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80013b4:	e014      	b.n	80013e0 <HAL_RCC_OscConfig+0x52c>
 80013b6:	bf00      	nop
 80013b8:	40021000 	.word	0x40021000
 80013bc:	40007000 	.word	0x40007000
 80013c0:	4b9c      	ldr	r3, [pc, #624]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80013c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013c6:	4a9b      	ldr	r2, [pc, #620]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80013c8:	f023 0301 	bic.w	r3, r3, #1
 80013cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80013d0:	4b98      	ldr	r3, [pc, #608]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80013d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013d6:	4a97      	ldr	r2, [pc, #604]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80013d8:	f023 0304 	bic.w	r3, r3, #4
 80013dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d016      	beq.n	8001416 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013e8:	f7ff fa50 	bl	800088c <HAL_GetTick>
 80013ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013ee:	e00a      	b.n	8001406 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013f0:	f7ff fa4c 	bl	800088c <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80013fe:	4293      	cmp	r3, r2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e12a      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001406:	4b8b      	ldr	r3, [pc, #556]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 8001408:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800140c:	f003 0302 	and.w	r3, r3, #2
 8001410:	2b00      	cmp	r3, #0
 8001412:	d0ed      	beq.n	80013f0 <HAL_RCC_OscConfig+0x53c>
 8001414:	e015      	b.n	8001442 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001416:	f7ff fa39 	bl	800088c <HAL_GetTick>
 800141a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800141c:	e00a      	b.n	8001434 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800141e:	f7ff fa35 	bl	800088c <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	f241 3288 	movw	r2, #5000	; 0x1388
 800142c:	4293      	cmp	r3, r2
 800142e:	d901      	bls.n	8001434 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001430:	2303      	movs	r3, #3
 8001432:	e113      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001434:	4b7f      	ldr	r3, [pc, #508]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 8001436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	2b00      	cmp	r3, #0
 8001440:	d1ed      	bne.n	800141e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001442:	7ffb      	ldrb	r3, [r7, #31]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d105      	bne.n	8001454 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001448:	4b7a      	ldr	r3, [pc, #488]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 800144a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800144c:	4a79      	ldr	r2, [pc, #484]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 800144e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001452:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001458:	2b00      	cmp	r3, #0
 800145a:	f000 80fe 	beq.w	800165a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001462:	2b02      	cmp	r3, #2
 8001464:	f040 80d0 	bne.w	8001608 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001468:	4b72      	ldr	r3, [pc, #456]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	f003 0203 	and.w	r2, r3, #3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001478:	429a      	cmp	r2, r3
 800147a:	d130      	bne.n	80014de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	3b01      	subs	r3, #1
 8001488:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800148a:	429a      	cmp	r2, r3
 800148c:	d127      	bne.n	80014de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001498:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800149a:	429a      	cmp	r2, r3
 800149c:	d11f      	bne.n	80014de <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80014a8:	2a07      	cmp	r2, #7
 80014aa:	bf14      	ite	ne
 80014ac:	2201      	movne	r2, #1
 80014ae:	2200      	moveq	r2, #0
 80014b0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d113      	bne.n	80014de <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014c0:	085b      	lsrs	r3, r3, #1
 80014c2:	3b01      	subs	r3, #1
 80014c4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d109      	bne.n	80014de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d4:	085b      	lsrs	r3, r3, #1
 80014d6:	3b01      	subs	r3, #1
 80014d8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014da:	429a      	cmp	r2, r3
 80014dc:	d06e      	beq.n	80015bc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	2b0c      	cmp	r3, #12
 80014e2:	d069      	beq.n	80015b8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80014e4:	4b53      	ldr	r3, [pc, #332]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d105      	bne.n	80014fc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80014f0:	4b50      	ldr	r3, [pc, #320]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e0ad      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001500:	4b4c      	ldr	r3, [pc, #304]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a4b      	ldr	r2, [pc, #300]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 8001506:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800150a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800150c:	f7ff f9be 	bl	800088c <HAL_GetTick>
 8001510:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001512:	e008      	b.n	8001526 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001514:	f7ff f9ba 	bl	800088c <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b02      	cmp	r3, #2
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e09a      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001526:	4b43      	ldr	r3, [pc, #268]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1f0      	bne.n	8001514 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001532:	4b40      	ldr	r3, [pc, #256]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 8001534:	68da      	ldr	r2, [r3, #12]
 8001536:	4b40      	ldr	r3, [pc, #256]	; (8001638 <HAL_RCC_OscConfig+0x784>)
 8001538:	4013      	ands	r3, r2
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001542:	3a01      	subs	r2, #1
 8001544:	0112      	lsls	r2, r2, #4
 8001546:	4311      	orrs	r1, r2
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800154c:	0212      	lsls	r2, r2, #8
 800154e:	4311      	orrs	r1, r2
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001554:	0852      	lsrs	r2, r2, #1
 8001556:	3a01      	subs	r2, #1
 8001558:	0552      	lsls	r2, r2, #21
 800155a:	4311      	orrs	r1, r2
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001560:	0852      	lsrs	r2, r2, #1
 8001562:	3a01      	subs	r2, #1
 8001564:	0652      	lsls	r2, r2, #25
 8001566:	4311      	orrs	r1, r2
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800156c:	0912      	lsrs	r2, r2, #4
 800156e:	0452      	lsls	r2, r2, #17
 8001570:	430a      	orrs	r2, r1
 8001572:	4930      	ldr	r1, [pc, #192]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 8001574:	4313      	orrs	r3, r2
 8001576:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001578:	4b2e      	ldr	r3, [pc, #184]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a2d      	ldr	r2, [pc, #180]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 800157e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001582:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001584:	4b2b      	ldr	r3, [pc, #172]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	4a2a      	ldr	r2, [pc, #168]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 800158a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800158e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001590:	f7ff f97c 	bl	800088c <HAL_GetTick>
 8001594:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001596:	e008      	b.n	80015aa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001598:	f7ff f978 	bl	800088c <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	2b02      	cmp	r3, #2
 80015a4:	d901      	bls.n	80015aa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e058      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015aa:	4b22      	ldr	r3, [pc, #136]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d0f0      	beq.n	8001598 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80015b6:	e050      	b.n	800165a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e04f      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015bc:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d148      	bne.n	800165a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80015c8:	4b1a      	ldr	r3, [pc, #104]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a19      	ldr	r2, [pc, #100]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80015ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015d2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80015d4:	4b17      	ldr	r3, [pc, #92]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	4a16      	ldr	r2, [pc, #88]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80015da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80015e0:	f7ff f954 	bl	800088c <HAL_GetTick>
 80015e4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015e6:	e008      	b.n	80015fa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015e8:	f7ff f950 	bl	800088c <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e030      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015fa:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d0f0      	beq.n	80015e8 <HAL_RCC_OscConfig+0x734>
 8001606:	e028      	b.n	800165a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	2b0c      	cmp	r3, #12
 800160c:	d023      	beq.n	8001656 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a08      	ldr	r2, [pc, #32]	; (8001634 <HAL_RCC_OscConfig+0x780>)
 8001614:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001618:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800161a:	f7ff f937 	bl	800088c <HAL_GetTick>
 800161e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001620:	e00c      	b.n	800163c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001622:	f7ff f933 	bl	800088c <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d905      	bls.n	800163c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e013      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
 8001634:	40021000 	.word	0x40021000
 8001638:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800163c:	4b09      	ldr	r3, [pc, #36]	; (8001664 <HAL_RCC_OscConfig+0x7b0>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001644:	2b00      	cmp	r3, #0
 8001646:	d1ec      	bne.n	8001622 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001648:	4b06      	ldr	r3, [pc, #24]	; (8001664 <HAL_RCC_OscConfig+0x7b0>)
 800164a:	68da      	ldr	r2, [r3, #12]
 800164c:	4905      	ldr	r1, [pc, #20]	; (8001664 <HAL_RCC_OscConfig+0x7b0>)
 800164e:	4b06      	ldr	r3, [pc, #24]	; (8001668 <HAL_RCC_OscConfig+0x7b4>)
 8001650:	4013      	ands	r3, r2
 8001652:	60cb      	str	r3, [r1, #12]
 8001654:	e001      	b.n	800165a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e000      	b.n	800165c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800165a:	2300      	movs	r3, #0
}
 800165c:	4618      	mov	r0, r3
 800165e:	3720      	adds	r7, #32
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40021000 	.word	0x40021000
 8001668:	feeefffc 	.word	0xfeeefffc

0800166c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d101      	bne.n	8001680 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	e0e7      	b.n	8001850 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001680:	4b75      	ldr	r3, [pc, #468]	; (8001858 <HAL_RCC_ClockConfig+0x1ec>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0307 	and.w	r3, r3, #7
 8001688:	683a      	ldr	r2, [r7, #0]
 800168a:	429a      	cmp	r2, r3
 800168c:	d910      	bls.n	80016b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800168e:	4b72      	ldr	r3, [pc, #456]	; (8001858 <HAL_RCC_ClockConfig+0x1ec>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f023 0207 	bic.w	r2, r3, #7
 8001696:	4970      	ldr	r1, [pc, #448]	; (8001858 <HAL_RCC_ClockConfig+0x1ec>)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	4313      	orrs	r3, r2
 800169c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800169e:	4b6e      	ldr	r3, [pc, #440]	; (8001858 <HAL_RCC_ClockConfig+0x1ec>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0307 	and.w	r3, r3, #7
 80016a6:	683a      	ldr	r2, [r7, #0]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d001      	beq.n	80016b0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e0cf      	b.n	8001850 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0302 	and.w	r3, r3, #2
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d010      	beq.n	80016de <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	4b66      	ldr	r3, [pc, #408]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d908      	bls.n	80016de <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016cc:	4b63      	ldr	r3, [pc, #396]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	4960      	ldr	r1, [pc, #384]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 80016da:	4313      	orrs	r3, r2
 80016dc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d04c      	beq.n	8001784 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2b03      	cmp	r3, #3
 80016f0:	d107      	bne.n	8001702 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016f2:	4b5a      	ldr	r3, [pc, #360]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d121      	bne.n	8001742 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e0a6      	b.n	8001850 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	2b02      	cmp	r3, #2
 8001708:	d107      	bne.n	800171a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800170a:	4b54      	ldr	r3, [pc, #336]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d115      	bne.n	8001742 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e09a      	b.n	8001850 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d107      	bne.n	8001732 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001722:	4b4e      	ldr	r3, [pc, #312]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d109      	bne.n	8001742 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e08e      	b.n	8001850 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001732:	4b4a      	ldr	r3, [pc, #296]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800173a:	2b00      	cmp	r3, #0
 800173c:	d101      	bne.n	8001742 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e086      	b.n	8001850 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001742:	4b46      	ldr	r3, [pc, #280]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	f023 0203 	bic.w	r2, r3, #3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	4943      	ldr	r1, [pc, #268]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 8001750:	4313      	orrs	r3, r2
 8001752:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001754:	f7ff f89a 	bl	800088c <HAL_GetTick>
 8001758:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800175a:	e00a      	b.n	8001772 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800175c:	f7ff f896 	bl	800088c <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	f241 3288 	movw	r2, #5000	; 0x1388
 800176a:	4293      	cmp	r3, r2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e06e      	b.n	8001850 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001772:	4b3a      	ldr	r3, [pc, #232]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	f003 020c 	and.w	r2, r3, #12
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	429a      	cmp	r2, r3
 8001782:	d1eb      	bne.n	800175c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0302 	and.w	r3, r3, #2
 800178c:	2b00      	cmp	r3, #0
 800178e:	d010      	beq.n	80017b2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	4b31      	ldr	r3, [pc, #196]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800179c:	429a      	cmp	r2, r3
 800179e:	d208      	bcs.n	80017b2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017a0:	4b2e      	ldr	r3, [pc, #184]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	492b      	ldr	r1, [pc, #172]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 80017ae:	4313      	orrs	r3, r2
 80017b0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017b2:	4b29      	ldr	r3, [pc, #164]	; (8001858 <HAL_RCC_ClockConfig+0x1ec>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	683a      	ldr	r2, [r7, #0]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d210      	bcs.n	80017e2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017c0:	4b25      	ldr	r3, [pc, #148]	; (8001858 <HAL_RCC_ClockConfig+0x1ec>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f023 0207 	bic.w	r2, r3, #7
 80017c8:	4923      	ldr	r1, [pc, #140]	; (8001858 <HAL_RCC_ClockConfig+0x1ec>)
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017d0:	4b21      	ldr	r3, [pc, #132]	; (8001858 <HAL_RCC_ClockConfig+0x1ec>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0307 	and.w	r3, r3, #7
 80017d8:	683a      	ldr	r2, [r7, #0]
 80017da:	429a      	cmp	r2, r3
 80017dc:	d001      	beq.n	80017e2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e036      	b.n	8001850 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0304 	and.w	r3, r3, #4
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d008      	beq.n	8001800 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017ee:	4b1b      	ldr	r3, [pc, #108]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	4918      	ldr	r1, [pc, #96]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 80017fc:	4313      	orrs	r3, r2
 80017fe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0308 	and.w	r3, r3, #8
 8001808:	2b00      	cmp	r3, #0
 800180a:	d009      	beq.n	8001820 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800180c:	4b13      	ldr	r3, [pc, #76]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	691b      	ldr	r3, [r3, #16]
 8001818:	00db      	lsls	r3, r3, #3
 800181a:	4910      	ldr	r1, [pc, #64]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 800181c:	4313      	orrs	r3, r2
 800181e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001820:	f000 f824 	bl	800186c <HAL_RCC_GetSysClockFreq>
 8001824:	4602      	mov	r2, r0
 8001826:	4b0d      	ldr	r3, [pc, #52]	; (800185c <HAL_RCC_ClockConfig+0x1f0>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	091b      	lsrs	r3, r3, #4
 800182c:	f003 030f 	and.w	r3, r3, #15
 8001830:	490b      	ldr	r1, [pc, #44]	; (8001860 <HAL_RCC_ClockConfig+0x1f4>)
 8001832:	5ccb      	ldrb	r3, [r1, r3]
 8001834:	f003 031f 	and.w	r3, r3, #31
 8001838:	fa22 f303 	lsr.w	r3, r2, r3
 800183c:	4a09      	ldr	r2, [pc, #36]	; (8001864 <HAL_RCC_ClockConfig+0x1f8>)
 800183e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001840:	4b09      	ldr	r3, [pc, #36]	; (8001868 <HAL_RCC_ClockConfig+0x1fc>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f7fe fe81 	bl	800054c <HAL_InitTick>
 800184a:	4603      	mov	r3, r0
 800184c:	72fb      	strb	r3, [r7, #11]

  return status;
 800184e:	7afb      	ldrb	r3, [r7, #11]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3710      	adds	r7, #16
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	40022000 	.word	0x40022000
 800185c:	40021000 	.word	0x40021000
 8001860:	08005738 	.word	0x08005738
 8001864:	20000000 	.word	0x20000000
 8001868:	20000004 	.word	0x20000004

0800186c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800186c:	b480      	push	{r7}
 800186e:	b089      	sub	sp, #36	; 0x24
 8001870:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001872:	2300      	movs	r3, #0
 8001874:	61fb      	str	r3, [r7, #28]
 8001876:	2300      	movs	r3, #0
 8001878:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800187a:	4b3e      	ldr	r3, [pc, #248]	; (8001974 <HAL_RCC_GetSysClockFreq+0x108>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 030c 	and.w	r3, r3, #12
 8001882:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001884:	4b3b      	ldr	r3, [pc, #236]	; (8001974 <HAL_RCC_GetSysClockFreq+0x108>)
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	f003 0303 	and.w	r3, r3, #3
 800188c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d005      	beq.n	80018a0 <HAL_RCC_GetSysClockFreq+0x34>
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	2b0c      	cmp	r3, #12
 8001898:	d121      	bne.n	80018de <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d11e      	bne.n	80018de <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80018a0:	4b34      	ldr	r3, [pc, #208]	; (8001974 <HAL_RCC_GetSysClockFreq+0x108>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0308 	and.w	r3, r3, #8
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d107      	bne.n	80018bc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80018ac:	4b31      	ldr	r3, [pc, #196]	; (8001974 <HAL_RCC_GetSysClockFreq+0x108>)
 80018ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018b2:	0a1b      	lsrs	r3, r3, #8
 80018b4:	f003 030f 	and.w	r3, r3, #15
 80018b8:	61fb      	str	r3, [r7, #28]
 80018ba:	e005      	b.n	80018c8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80018bc:	4b2d      	ldr	r3, [pc, #180]	; (8001974 <HAL_RCC_GetSysClockFreq+0x108>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	091b      	lsrs	r3, r3, #4
 80018c2:	f003 030f 	and.w	r3, r3, #15
 80018c6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80018c8:	4a2b      	ldr	r2, [pc, #172]	; (8001978 <HAL_RCC_GetSysClockFreq+0x10c>)
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018d0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d10d      	bne.n	80018f4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018dc:	e00a      	b.n	80018f4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	2b04      	cmp	r3, #4
 80018e2:	d102      	bne.n	80018ea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80018e4:	4b25      	ldr	r3, [pc, #148]	; (800197c <HAL_RCC_GetSysClockFreq+0x110>)
 80018e6:	61bb      	str	r3, [r7, #24]
 80018e8:	e004      	b.n	80018f4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	2b08      	cmp	r3, #8
 80018ee:	d101      	bne.n	80018f4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80018f0:	4b23      	ldr	r3, [pc, #140]	; (8001980 <HAL_RCC_GetSysClockFreq+0x114>)
 80018f2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	2b0c      	cmp	r3, #12
 80018f8:	d134      	bne.n	8001964 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80018fa:	4b1e      	ldr	r3, [pc, #120]	; (8001974 <HAL_RCC_GetSysClockFreq+0x108>)
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	f003 0303 	and.w	r3, r3, #3
 8001902:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	2b02      	cmp	r3, #2
 8001908:	d003      	beq.n	8001912 <HAL_RCC_GetSysClockFreq+0xa6>
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	2b03      	cmp	r3, #3
 800190e:	d003      	beq.n	8001918 <HAL_RCC_GetSysClockFreq+0xac>
 8001910:	e005      	b.n	800191e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001912:	4b1a      	ldr	r3, [pc, #104]	; (800197c <HAL_RCC_GetSysClockFreq+0x110>)
 8001914:	617b      	str	r3, [r7, #20]
      break;
 8001916:	e005      	b.n	8001924 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001918:	4b19      	ldr	r3, [pc, #100]	; (8001980 <HAL_RCC_GetSysClockFreq+0x114>)
 800191a:	617b      	str	r3, [r7, #20]
      break;
 800191c:	e002      	b.n	8001924 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	617b      	str	r3, [r7, #20]
      break;
 8001922:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001924:	4b13      	ldr	r3, [pc, #76]	; (8001974 <HAL_RCC_GetSysClockFreq+0x108>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	091b      	lsrs	r3, r3, #4
 800192a:	f003 0307 	and.w	r3, r3, #7
 800192e:	3301      	adds	r3, #1
 8001930:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001932:	4b10      	ldr	r3, [pc, #64]	; (8001974 <HAL_RCC_GetSysClockFreq+0x108>)
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	0a1b      	lsrs	r3, r3, #8
 8001938:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800193c:	697a      	ldr	r2, [r7, #20]
 800193e:	fb03 f202 	mul.w	r2, r3, r2
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	fbb2 f3f3 	udiv	r3, r2, r3
 8001948:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800194a:	4b0a      	ldr	r3, [pc, #40]	; (8001974 <HAL_RCC_GetSysClockFreq+0x108>)
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	0e5b      	lsrs	r3, r3, #25
 8001950:	f003 0303 	and.w	r3, r3, #3
 8001954:	3301      	adds	r3, #1
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800195a:	697a      	ldr	r2, [r7, #20]
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001962:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001964:	69bb      	ldr	r3, [r7, #24]
}
 8001966:	4618      	mov	r0, r3
 8001968:	3724      	adds	r7, #36	; 0x24
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	40021000 	.word	0x40021000
 8001978:	08005750 	.word	0x08005750
 800197c:	00f42400 	.word	0x00f42400
 8001980:	007a1200 	.word	0x007a1200

08001984 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001988:	4b03      	ldr	r3, [pc, #12]	; (8001998 <HAL_RCC_GetHCLKFreq+0x14>)
 800198a:	681b      	ldr	r3, [r3, #0]
}
 800198c:	4618      	mov	r0, r3
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	20000000 	.word	0x20000000

0800199c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80019a0:	f7ff fff0 	bl	8001984 <HAL_RCC_GetHCLKFreq>
 80019a4:	4602      	mov	r2, r0
 80019a6:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	0a1b      	lsrs	r3, r3, #8
 80019ac:	f003 0307 	and.w	r3, r3, #7
 80019b0:	4904      	ldr	r1, [pc, #16]	; (80019c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80019b2:	5ccb      	ldrb	r3, [r1, r3]
 80019b4:	f003 031f 	and.w	r3, r3, #31
 80019b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019bc:	4618      	mov	r0, r3
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40021000 	.word	0x40021000
 80019c4:	08005748 	.word	0x08005748

080019c8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	220f      	movs	r2, #15
 80019d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80019d8:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <HAL_RCC_GetClockConfig+0x5c>)
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f003 0203 	and.w	r2, r3, #3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80019e4:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <HAL_RCC_GetClockConfig+0x5c>)
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80019f0:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <HAL_RCC_GetClockConfig+0x5c>)
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80019fc:	4b09      	ldr	r3, [pc, #36]	; (8001a24 <HAL_RCC_GetClockConfig+0x5c>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	08db      	lsrs	r3, r3, #3
 8001a02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001a0a:	4b07      	ldr	r3, [pc, #28]	; (8001a28 <HAL_RCC_GetClockConfig+0x60>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0207 	and.w	r2, r3, #7
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	601a      	str	r2, [r3, #0]
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	40021000 	.word	0x40021000
 8001a28:	40022000 	.word	0x40022000

08001a2c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001a34:	2300      	movs	r3, #0
 8001a36:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001a38:	4b2a      	ldr	r3, [pc, #168]	; (8001ae4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d003      	beq.n	8001a4c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001a44:	f7ff f9d2 	bl	8000dec <HAL_PWREx_GetVoltageRange>
 8001a48:	6178      	str	r0, [r7, #20]
 8001a4a:	e014      	b.n	8001a76 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a4c:	4b25      	ldr	r3, [pc, #148]	; (8001ae4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a50:	4a24      	ldr	r2, [pc, #144]	; (8001ae4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a56:	6593      	str	r3, [r2, #88]	; 0x58
 8001a58:	4b22      	ldr	r3, [pc, #136]	; (8001ae4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001a64:	f7ff f9c2 	bl	8000dec <HAL_PWREx_GetVoltageRange>
 8001a68:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001a6a:	4b1e      	ldr	r3, [pc, #120]	; (8001ae4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a6e:	4a1d      	ldr	r2, [pc, #116]	; (8001ae4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a74:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a7c:	d10b      	bne.n	8001a96 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b80      	cmp	r3, #128	; 0x80
 8001a82:	d919      	bls.n	8001ab8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2ba0      	cmp	r3, #160	; 0xa0
 8001a88:	d902      	bls.n	8001a90 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	613b      	str	r3, [r7, #16]
 8001a8e:	e013      	b.n	8001ab8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a90:	2301      	movs	r3, #1
 8001a92:	613b      	str	r3, [r7, #16]
 8001a94:	e010      	b.n	8001ab8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2b80      	cmp	r3, #128	; 0x80
 8001a9a:	d902      	bls.n	8001aa2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	e00a      	b.n	8001ab8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2b80      	cmp	r3, #128	; 0x80
 8001aa6:	d102      	bne.n	8001aae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	e004      	b.n	8001ab8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b70      	cmp	r3, #112	; 0x70
 8001ab2:	d101      	bne.n	8001ab8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ab8:	4b0b      	ldr	r3, [pc, #44]	; (8001ae8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f023 0207 	bic.w	r2, r3, #7
 8001ac0:	4909      	ldr	r1, [pc, #36]	; (8001ae8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ac8:	4b07      	ldr	r3, [pc, #28]	; (8001ae8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0307 	and.w	r3, r3, #7
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d001      	beq.n	8001ada <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e000      	b.n	8001adc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	40022000 	.word	0x40022000

08001aec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d101      	bne.n	8001afe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e049      	b.n	8001b92 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d106      	bne.n	8001b18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 f841 	bl	8001b9a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2202      	movs	r2, #2
 8001b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	3304      	adds	r3, #4
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4610      	mov	r0, r2
 8001b2c:	f000 f9f8 	bl	8001f20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2201      	movs	r2, #1
 8001b34:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2201      	movs	r2, #1
 8001b44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2201      	movs	r2, #1
 8001b64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2201      	movs	r2, #1
 8001b74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2201      	movs	r2, #1
 8001b84:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	b083      	sub	sp, #12
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ba2:	bf00      	nop
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
	...

08001bb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d001      	beq.n	8001bc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e04f      	b.n	8001c68 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2202      	movs	r2, #2
 8001bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	68da      	ldr	r2, [r3, #12]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f042 0201 	orr.w	r2, r2, #1
 8001bde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a23      	ldr	r2, [pc, #140]	; (8001c74 <HAL_TIM_Base_Start_IT+0xc4>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d01d      	beq.n	8001c26 <HAL_TIM_Base_Start_IT+0x76>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bf2:	d018      	beq.n	8001c26 <HAL_TIM_Base_Start_IT+0x76>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a1f      	ldr	r2, [pc, #124]	; (8001c78 <HAL_TIM_Base_Start_IT+0xc8>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d013      	beq.n	8001c26 <HAL_TIM_Base_Start_IT+0x76>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a1e      	ldr	r2, [pc, #120]	; (8001c7c <HAL_TIM_Base_Start_IT+0xcc>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d00e      	beq.n	8001c26 <HAL_TIM_Base_Start_IT+0x76>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a1c      	ldr	r2, [pc, #112]	; (8001c80 <HAL_TIM_Base_Start_IT+0xd0>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d009      	beq.n	8001c26 <HAL_TIM_Base_Start_IT+0x76>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a1b      	ldr	r2, [pc, #108]	; (8001c84 <HAL_TIM_Base_Start_IT+0xd4>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d004      	beq.n	8001c26 <HAL_TIM_Base_Start_IT+0x76>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a19      	ldr	r2, [pc, #100]	; (8001c88 <HAL_TIM_Base_Start_IT+0xd8>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d115      	bne.n	8001c52 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	4b17      	ldr	r3, [pc, #92]	; (8001c8c <HAL_TIM_Base_Start_IT+0xdc>)
 8001c2e:	4013      	ands	r3, r2
 8001c30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2b06      	cmp	r3, #6
 8001c36:	d015      	beq.n	8001c64 <HAL_TIM_Base_Start_IT+0xb4>
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c3e:	d011      	beq.n	8001c64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f042 0201 	orr.w	r2, r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c50:	e008      	b.n	8001c64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f042 0201 	orr.w	r2, r2, #1
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	e000      	b.n	8001c66 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c64:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3714      	adds	r7, #20
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	40012c00 	.word	0x40012c00
 8001c78:	40000400 	.word	0x40000400
 8001c7c:	40000800 	.word	0x40000800
 8001c80:	40000c00 	.word	0x40000c00
 8001c84:	40013400 	.word	0x40013400
 8001c88:	40014000 	.word	0x40014000
 8001c8c:	00010007 	.word	0x00010007

08001c90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d122      	bne.n	8001cec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	f003 0302 	and.w	r3, r3, #2
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d11b      	bne.n	8001cec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f06f 0202 	mvn.w	r2, #2
 8001cbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	f003 0303 	and.w	r3, r3, #3
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d003      	beq.n	8001cda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f000 f905 	bl	8001ee2 <HAL_TIM_IC_CaptureCallback>
 8001cd8:	e005      	b.n	8001ce6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f000 f8f7 	bl	8001ece <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f000 f908 	bl	8001ef6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	f003 0304 	and.w	r3, r3, #4
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	d122      	bne.n	8001d40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	f003 0304 	and.w	r3, r3, #4
 8001d04:	2b04      	cmp	r3, #4
 8001d06:	d11b      	bne.n	8001d40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f06f 0204 	mvn.w	r2, #4
 8001d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2202      	movs	r2, #2
 8001d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f000 f8db 	bl	8001ee2 <HAL_TIM_IC_CaptureCallback>
 8001d2c:	e005      	b.n	8001d3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f000 f8cd 	bl	8001ece <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f000 f8de 	bl	8001ef6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	691b      	ldr	r3, [r3, #16]
 8001d46:	f003 0308 	and.w	r3, r3, #8
 8001d4a:	2b08      	cmp	r3, #8
 8001d4c:	d122      	bne.n	8001d94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	f003 0308 	and.w	r3, r3, #8
 8001d58:	2b08      	cmp	r3, #8
 8001d5a:	d11b      	bne.n	8001d94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f06f 0208 	mvn.w	r2, #8
 8001d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2204      	movs	r2, #4
 8001d6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d003      	beq.n	8001d82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f000 f8b1 	bl	8001ee2 <HAL_TIM_IC_CaptureCallback>
 8001d80:	e005      	b.n	8001d8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f000 f8a3 	bl	8001ece <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f000 f8b4 	bl	8001ef6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2200      	movs	r2, #0
 8001d92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	691b      	ldr	r3, [r3, #16]
 8001d9a:	f003 0310 	and.w	r3, r3, #16
 8001d9e:	2b10      	cmp	r3, #16
 8001da0:	d122      	bne.n	8001de8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	f003 0310 	and.w	r3, r3, #16
 8001dac:	2b10      	cmp	r3, #16
 8001dae:	d11b      	bne.n	8001de8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f06f 0210 	mvn.w	r2, #16
 8001db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2208      	movs	r2, #8
 8001dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d003      	beq.n	8001dd6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f000 f887 	bl	8001ee2 <HAL_TIM_IC_CaptureCallback>
 8001dd4:	e005      	b.n	8001de2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f000 f879 	bl	8001ece <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f000 f88a 	bl	8001ef6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	691b      	ldr	r3, [r3, #16]
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d10e      	bne.n	8001e14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d107      	bne.n	8001e14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f06f 0201 	mvn.w	r2, #1
 8001e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f7fe fb60 	bl	80004d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e1e:	2b80      	cmp	r3, #128	; 0x80
 8001e20:	d10e      	bne.n	8001e40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e2c:	2b80      	cmp	r3, #128	; 0x80
 8001e2e:	d107      	bne.n	8001e40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f000 f914 	bl	8002068 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e4e:	d10e      	bne.n	8001e6e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e5a:	2b80      	cmp	r3, #128	; 0x80
 8001e5c:	d107      	bne.n	8001e6e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001e66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f000 f907 	bl	800207c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e78:	2b40      	cmp	r3, #64	; 0x40
 8001e7a:	d10e      	bne.n	8001e9a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e86:	2b40      	cmp	r3, #64	; 0x40
 8001e88:	d107      	bne.n	8001e9a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f838 	bl	8001f0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	691b      	ldr	r3, [r3, #16]
 8001ea0:	f003 0320 	and.w	r3, r3, #32
 8001ea4:	2b20      	cmp	r3, #32
 8001ea6:	d10e      	bne.n	8001ec6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	f003 0320 	and.w	r3, r3, #32
 8001eb2:	2b20      	cmp	r3, #32
 8001eb4:	d107      	bne.n	8001ec6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f06f 0220 	mvn.w	r2, #32
 8001ebe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f000 f8c7 	bl	8002054 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ec6:	bf00      	nop
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ed6:	bf00      	nop
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr

08001ee2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b083      	sub	sp, #12
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	b083      	sub	sp, #12
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	b083      	sub	sp, #12
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
	...

08001f20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a40      	ldr	r2, [pc, #256]	; (8002034 <TIM_Base_SetConfig+0x114>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d013      	beq.n	8001f60 <TIM_Base_SetConfig+0x40>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f3e:	d00f      	beq.n	8001f60 <TIM_Base_SetConfig+0x40>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a3d      	ldr	r2, [pc, #244]	; (8002038 <TIM_Base_SetConfig+0x118>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d00b      	beq.n	8001f60 <TIM_Base_SetConfig+0x40>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	4a3c      	ldr	r2, [pc, #240]	; (800203c <TIM_Base_SetConfig+0x11c>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d007      	beq.n	8001f60 <TIM_Base_SetConfig+0x40>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4a3b      	ldr	r2, [pc, #236]	; (8002040 <TIM_Base_SetConfig+0x120>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d003      	beq.n	8001f60 <TIM_Base_SetConfig+0x40>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a3a      	ldr	r2, [pc, #232]	; (8002044 <TIM_Base_SetConfig+0x124>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d108      	bne.n	8001f72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	68fa      	ldr	r2, [r7, #12]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a2f      	ldr	r2, [pc, #188]	; (8002034 <TIM_Base_SetConfig+0x114>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d01f      	beq.n	8001fba <TIM_Base_SetConfig+0x9a>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f80:	d01b      	beq.n	8001fba <TIM_Base_SetConfig+0x9a>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a2c      	ldr	r2, [pc, #176]	; (8002038 <TIM_Base_SetConfig+0x118>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d017      	beq.n	8001fba <TIM_Base_SetConfig+0x9a>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a2b      	ldr	r2, [pc, #172]	; (800203c <TIM_Base_SetConfig+0x11c>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d013      	beq.n	8001fba <TIM_Base_SetConfig+0x9a>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a2a      	ldr	r2, [pc, #168]	; (8002040 <TIM_Base_SetConfig+0x120>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d00f      	beq.n	8001fba <TIM_Base_SetConfig+0x9a>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a29      	ldr	r2, [pc, #164]	; (8002044 <TIM_Base_SetConfig+0x124>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d00b      	beq.n	8001fba <TIM_Base_SetConfig+0x9a>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a28      	ldr	r2, [pc, #160]	; (8002048 <TIM_Base_SetConfig+0x128>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d007      	beq.n	8001fba <TIM_Base_SetConfig+0x9a>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a27      	ldr	r2, [pc, #156]	; (800204c <TIM_Base_SetConfig+0x12c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d003      	beq.n	8001fba <TIM_Base_SetConfig+0x9a>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a26      	ldr	r2, [pc, #152]	; (8002050 <TIM_Base_SetConfig+0x130>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d108      	bne.n	8001fcc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	68fa      	ldr	r2, [r7, #12]
 8001fde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	689a      	ldr	r2, [r3, #8]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a10      	ldr	r2, [pc, #64]	; (8002034 <TIM_Base_SetConfig+0x114>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d00f      	beq.n	8002018 <TIM_Base_SetConfig+0xf8>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a12      	ldr	r2, [pc, #72]	; (8002044 <TIM_Base_SetConfig+0x124>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d00b      	beq.n	8002018 <TIM_Base_SetConfig+0xf8>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a11      	ldr	r2, [pc, #68]	; (8002048 <TIM_Base_SetConfig+0x128>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d007      	beq.n	8002018 <TIM_Base_SetConfig+0xf8>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a10      	ldr	r2, [pc, #64]	; (800204c <TIM_Base_SetConfig+0x12c>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d003      	beq.n	8002018 <TIM_Base_SetConfig+0xf8>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a0f      	ldr	r2, [pc, #60]	; (8002050 <TIM_Base_SetConfig+0x130>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d103      	bne.n	8002020 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	691a      	ldr	r2, [r3, #16]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2201      	movs	r2, #1
 8002024:	615a      	str	r2, [r3, #20]
}
 8002026:	bf00      	nop
 8002028:	3714      	adds	r7, #20
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	40012c00 	.word	0x40012c00
 8002038:	40000400 	.word	0x40000400
 800203c:	40000800 	.word	0x40000800
 8002040:	40000c00 	.word	0x40000c00
 8002044:	40013400 	.word	0x40013400
 8002048:	40014000 	.word	0x40014000
 800204c:	40014400 	.word	0x40014400
 8002050:	40014800 	.word	0x40014800

08002054 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f103 0208 	add.w	r2, r3, #8
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f04f 32ff 	mov.w	r2, #4294967295
 80020a8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f103 0208 	add.w	r2, r3, #8
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f103 0208 	add.w	r2, r3, #8
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2200      	movs	r2, #0
 80020dc:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80020de:	bf00      	nop
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr

080020ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80020ea:	b480      	push	{r7}
 80020ec:	b085      	sub	sp, #20
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
 80020f2:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	683a      	ldr	r2, [r7, #0]
 800210e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	683a      	ldr	r2, [r7, #0]
 8002114:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	1c5a      	adds	r2, r3, #1
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	601a      	str	r2, [r3, #0]
}
 8002126:	bf00      	nop
 8002128:	3714      	adds	r7, #20
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr

08002132 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002132:	b480      	push	{r7}
 8002134:	b085      	sub	sp, #20
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
 800213a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002148:	d103      	bne.n	8002152 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	e00c      	b.n	800216c <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	3308      	adds	r3, #8
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	e002      	b.n	8002160 <vListInsert+0x2e>
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	68ba      	ldr	r2, [r7, #8]
 8002168:	429a      	cmp	r2, r3
 800216a:	d2f6      	bcs.n	800215a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	683a      	ldr	r2, [r7, #0]
 800217a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	1c5a      	adds	r2, r3, #1
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	601a      	str	r2, [r3, #0]
}
 8002198:	bf00      	nop
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	691b      	ldr	r3, [r3, #16]
 80021b0:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	6892      	ldr	r2, [r2, #8]
 80021ba:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	6852      	ldr	r2, [r2, #4]
 80021c4:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d103      	bne.n	80021d8 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689a      	ldr	r2, [r3, #8]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	1e5a      	subs	r2, r3, #1
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d10a      	bne.n	8002222 <xQueueGenericReset+0x2a>
        __asm volatile
 800220c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002210:	f383 8811 	msr	BASEPRI, r3
 8002214:	f3bf 8f6f 	isb	sy
 8002218:	f3bf 8f4f 	dsb	sy
 800221c:	60bb      	str	r3, [r7, #8]
    }
 800221e:	bf00      	nop
 8002220:	e7fe      	b.n	8002220 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8002222:	f001 ff59 	bl	80040d8 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800222e:	68f9      	ldr	r1, [r7, #12]
 8002230:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002232:	fb01 f303 	mul.w	r3, r1, r3
 8002236:	441a      	add	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2200      	movs	r2, #0
 8002240:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002252:	3b01      	subs	r3, #1
 8002254:	68f9      	ldr	r1, [r7, #12]
 8002256:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002258:	fb01 f303 	mul.w	r3, r1, r3
 800225c:	441a      	add	r2, r3
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	22ff      	movs	r2, #255	; 0xff
 8002266:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	22ff      	movs	r2, #255	; 0xff
 800226e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d114      	bne.n	80022a2 <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d01a      	beq.n	80022b6 <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	3310      	adds	r3, #16
 8002284:	4618      	mov	r0, r3
 8002286:	f001 f84d 	bl	8003324 <xTaskRemoveFromEventList>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d012      	beq.n	80022b6 <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8002290:	4b0c      	ldr	r3, [pc, #48]	; (80022c4 <xQueueGenericReset+0xcc>)
 8002292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002296:	601a      	str	r2, [r3, #0]
 8002298:	f3bf 8f4f 	dsb	sy
 800229c:	f3bf 8f6f 	isb	sy
 80022a0:	e009      	b.n	80022b6 <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	3310      	adds	r3, #16
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff fef2 	bl	8002090 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	3324      	adds	r3, #36	; 0x24
 80022b0:	4618      	mov	r0, r3
 80022b2:	f7ff feed 	bl	8002090 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80022b6:	f001 ff3f 	bl	8004138 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80022ba:	2301      	movs	r3, #1
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3710      	adds	r7, #16
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	e000ed04 	.word	0xe000ed04

080022c8 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08c      	sub	sp, #48	; 0x30
 80022cc:	af02      	add	r7, sp, #8
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	4613      	mov	r3, r2
 80022d4:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10a      	bne.n	80022f2 <xQueueGenericCreate+0x2a>
        __asm volatile
 80022dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022e0:	f383 8811 	msr	BASEPRI, r3
 80022e4:	f3bf 8f6f 	isb	sy
 80022e8:	f3bf 8f4f 	dsb	sy
 80022ec:	61bb      	str	r3, [r7, #24]
    }
 80022ee:	bf00      	nop
 80022f0:	e7fe      	b.n	80022f0 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	68ba      	ldr	r2, [r7, #8]
 80022f6:	fb02 f303 	mul.w	r3, r2, r3
 80022fa:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d006      	beq.n	8002310 <xQueueGenericCreate+0x48>
 8002302:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	fbb2 f3f3 	udiv	r3, r2, r3
 800230a:	68fa      	ldr	r2, [r7, #12]
 800230c:	429a      	cmp	r2, r3
 800230e:	d101      	bne.n	8002314 <xQueueGenericCreate+0x4c>
 8002310:	2301      	movs	r3, #1
 8002312:	e000      	b.n	8002316 <xQueueGenericCreate+0x4e>
 8002314:	2300      	movs	r3, #0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d10a      	bne.n	8002330 <xQueueGenericCreate+0x68>
        __asm volatile
 800231a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800231e:	f383 8811 	msr	BASEPRI, r3
 8002322:	f3bf 8f6f 	isb	sy
 8002326:	f3bf 8f4f 	dsb	sy
 800232a:	617b      	str	r3, [r7, #20]
    }
 800232c:	bf00      	nop
 800232e:	e7fe      	b.n	800232e <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8002330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002332:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002336:	d90a      	bls.n	800234e <xQueueGenericCreate+0x86>
        __asm volatile
 8002338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800233c:	f383 8811 	msr	BASEPRI, r3
 8002340:	f3bf 8f6f 	isb	sy
 8002344:	f3bf 8f4f 	dsb	sy
 8002348:	613b      	str	r3, [r7, #16]
    }
 800234a:	bf00      	nop
 800234c:	e7fe      	b.n	800234c <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800234e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002350:	3350      	adds	r3, #80	; 0x50
 8002352:	4618      	mov	r0, r3
 8002354:	f001 ffe2 	bl	800431c <pvPortMalloc>
 8002358:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 800235a:	6a3b      	ldr	r3, [r7, #32]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d00d      	beq.n	800237c <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002360:	6a3b      	ldr	r3, [r7, #32]
 8002362:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	3350      	adds	r3, #80	; 0x50
 8002368:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800236a:	79fa      	ldrb	r2, [r7, #7]
 800236c:	6a3b      	ldr	r3, [r7, #32]
 800236e:	9300      	str	r3, [sp, #0]
 8002370:	4613      	mov	r3, r2
 8002372:	69fa      	ldr	r2, [r7, #28]
 8002374:	68b9      	ldr	r1, [r7, #8]
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 f805 	bl	8002386 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800237c:	6a3b      	ldr	r3, [r7, #32]
    }
 800237e:	4618      	mov	r0, r3
 8002380:	3728      	adds	r7, #40	; 0x28
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002386:	b580      	push	{r7, lr}
 8002388:	b084      	sub	sp, #16
 800238a:	af00      	add	r7, sp, #0
 800238c:	60f8      	str	r0, [r7, #12]
 800238e:	60b9      	str	r1, [r7, #8]
 8002390:	607a      	str	r2, [r7, #4]
 8002392:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d103      	bne.n	80023a2 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	e002      	b.n	80023a8 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	68ba      	ldr	r2, [r7, #8]
 80023b2:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80023b4:	2101      	movs	r1, #1
 80023b6:	69b8      	ldr	r0, [r7, #24]
 80023b8:	f7ff ff1e 	bl	80021f8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	78fa      	ldrb	r2, [r7, #3]
 80023c0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80023c4:	bf00      	nop
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b08e      	sub	sp, #56	; 0x38
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
 80023d8:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80023da:	2300      	movs	r3, #0
 80023dc:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 80023e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d10a      	bne.n	80023fe <xQueueGenericSend+0x32>
        __asm volatile
 80023e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023ec:	f383 8811 	msr	BASEPRI, r3
 80023f0:	f3bf 8f6f 	isb	sy
 80023f4:	f3bf 8f4f 	dsb	sy
 80023f8:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80023fa:	bf00      	nop
 80023fc:	e7fe      	b.n	80023fc <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d103      	bne.n	800240c <xQueueGenericSend+0x40>
 8002404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	2b00      	cmp	r3, #0
 800240a:	d101      	bne.n	8002410 <xQueueGenericSend+0x44>
 800240c:	2301      	movs	r3, #1
 800240e:	e000      	b.n	8002412 <xQueueGenericSend+0x46>
 8002410:	2300      	movs	r3, #0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d10a      	bne.n	800242c <xQueueGenericSend+0x60>
        __asm volatile
 8002416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800241a:	f383 8811 	msr	BASEPRI, r3
 800241e:	f3bf 8f6f 	isb	sy
 8002422:	f3bf 8f4f 	dsb	sy
 8002426:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002428:	bf00      	nop
 800242a:	e7fe      	b.n	800242a <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	2b02      	cmp	r3, #2
 8002430:	d103      	bne.n	800243a <xQueueGenericSend+0x6e>
 8002432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002436:	2b01      	cmp	r3, #1
 8002438:	d101      	bne.n	800243e <xQueueGenericSend+0x72>
 800243a:	2301      	movs	r3, #1
 800243c:	e000      	b.n	8002440 <xQueueGenericSend+0x74>
 800243e:	2300      	movs	r3, #0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d10a      	bne.n	800245a <xQueueGenericSend+0x8e>
        __asm volatile
 8002444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002448:	f383 8811 	msr	BASEPRI, r3
 800244c:	f3bf 8f6f 	isb	sy
 8002450:	f3bf 8f4f 	dsb	sy
 8002454:	623b      	str	r3, [r7, #32]
    }
 8002456:	bf00      	nop
 8002458:	e7fe      	b.n	8002458 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800245a:	f001 f8ff 	bl	800365c <xTaskGetSchedulerState>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d102      	bne.n	800246a <xQueueGenericSend+0x9e>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <xQueueGenericSend+0xa2>
 800246a:	2301      	movs	r3, #1
 800246c:	e000      	b.n	8002470 <xQueueGenericSend+0xa4>
 800246e:	2300      	movs	r3, #0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d10a      	bne.n	800248a <xQueueGenericSend+0xbe>
        __asm volatile
 8002474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002478:	f383 8811 	msr	BASEPRI, r3
 800247c:	f3bf 8f6f 	isb	sy
 8002480:	f3bf 8f4f 	dsb	sy
 8002484:	61fb      	str	r3, [r7, #28]
    }
 8002486:	bf00      	nop
 8002488:	e7fe      	b.n	8002488 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800248a:	f001 fe25 	bl	80040d8 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800248e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002490:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002496:	429a      	cmp	r2, r3
 8002498:	d302      	bcc.n	80024a0 <xQueueGenericSend+0xd4>
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	2b02      	cmp	r3, #2
 800249e:	d129      	bne.n	80024f4 <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80024a0:	683a      	ldr	r2, [r7, #0]
 80024a2:	68b9      	ldr	r1, [r7, #8]
 80024a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024a6:	f000 fa19 	bl	80028dc <prvCopyDataToQueue>
 80024aa:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80024ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d010      	beq.n	80024d6 <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80024b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024b6:	3324      	adds	r3, #36	; 0x24
 80024b8:	4618      	mov	r0, r3
 80024ba:	f000 ff33 	bl	8003324 <xTaskRemoveFromEventList>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d013      	beq.n	80024ec <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80024c4:	4b3f      	ldr	r3, [pc, #252]	; (80025c4 <xQueueGenericSend+0x1f8>)
 80024c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	f3bf 8f4f 	dsb	sy
 80024d0:	f3bf 8f6f 	isb	sy
 80024d4:	e00a      	b.n	80024ec <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80024d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d007      	beq.n	80024ec <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 80024dc:	4b39      	ldr	r3, [pc, #228]	; (80025c4 <xQueueGenericSend+0x1f8>)
 80024de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	f3bf 8f4f 	dsb	sy
 80024e8:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80024ec:	f001 fe24 	bl	8004138 <vPortExitCritical>
                return pdPASS;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e063      	b.n	80025bc <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d103      	bne.n	8002502 <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80024fa:	f001 fe1d 	bl	8004138 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	e05c      	b.n	80025bc <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002504:	2b00      	cmp	r3, #0
 8002506:	d106      	bne.n	8002516 <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002508:	f107 0314 	add.w	r3, r7, #20
 800250c:	4618      	mov	r0, r3
 800250e:	f000 ff6b 	bl	80033e8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002512:	2301      	movs	r3, #1
 8002514:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002516:	f001 fe0f 	bl	8004138 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800251a:	f000 fce5 	bl	8002ee8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800251e:	f001 fddb 	bl	80040d8 <vPortEnterCritical>
 8002522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002524:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002528:	b25b      	sxtb	r3, r3
 800252a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800252e:	d103      	bne.n	8002538 <xQueueGenericSend+0x16c>
 8002530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002532:	2200      	movs	r2, #0
 8002534:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800253a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800253e:	b25b      	sxtb	r3, r3
 8002540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002544:	d103      	bne.n	800254e <xQueueGenericSend+0x182>
 8002546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800254e:	f001 fdf3 	bl	8004138 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002552:	1d3a      	adds	r2, r7, #4
 8002554:	f107 0314 	add.w	r3, r7, #20
 8002558:	4611      	mov	r1, r2
 800255a:	4618      	mov	r0, r3
 800255c:	f000 ff5a 	bl	8003414 <xTaskCheckForTimeOut>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d124      	bne.n	80025b0 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002566:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002568:	f000 fab0 	bl	8002acc <prvIsQueueFull>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d018      	beq.n	80025a4 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002574:	3310      	adds	r3, #16
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	4611      	mov	r1, r2
 800257a:	4618      	mov	r0, r3
 800257c:	f000 fe82 	bl	8003284 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002580:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002582:	f000 fa3b 	bl	80029fc <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8002586:	f000 fcbd 	bl	8002f04 <xTaskResumeAll>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	f47f af7c 	bne.w	800248a <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8002592:	4b0c      	ldr	r3, [pc, #48]	; (80025c4 <xQueueGenericSend+0x1f8>)
 8002594:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	f3bf 8f4f 	dsb	sy
 800259e:	f3bf 8f6f 	isb	sy
 80025a2:	e772      	b.n	800248a <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80025a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025a6:	f000 fa29 	bl	80029fc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80025aa:	f000 fcab 	bl	8002f04 <xTaskResumeAll>
 80025ae:	e76c      	b.n	800248a <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80025b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025b2:	f000 fa23 	bl	80029fc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80025b6:	f000 fca5 	bl	8002f04 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80025ba:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3738      	adds	r7, #56	; 0x38
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	e000ed04 	.word	0xe000ed04

080025c8 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b090      	sub	sp, #64	; 0x40
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
 80025d4:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 80025da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d10a      	bne.n	80025f6 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 80025e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025e4:	f383 8811 	msr	BASEPRI, r3
 80025e8:	f3bf 8f6f 	isb	sy
 80025ec:	f3bf 8f4f 	dsb	sy
 80025f0:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80025f2:	bf00      	nop
 80025f4:	e7fe      	b.n	80025f4 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d103      	bne.n	8002604 <xQueueGenericSendFromISR+0x3c>
 80025fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002600:	2b00      	cmp	r3, #0
 8002602:	d101      	bne.n	8002608 <xQueueGenericSendFromISR+0x40>
 8002604:	2301      	movs	r3, #1
 8002606:	e000      	b.n	800260a <xQueueGenericSendFromISR+0x42>
 8002608:	2300      	movs	r3, #0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d10a      	bne.n	8002624 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 800260e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002612:	f383 8811 	msr	BASEPRI, r3
 8002616:	f3bf 8f6f 	isb	sy
 800261a:	f3bf 8f4f 	dsb	sy
 800261e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002620:	bf00      	nop
 8002622:	e7fe      	b.n	8002622 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	2b02      	cmp	r3, #2
 8002628:	d103      	bne.n	8002632 <xQueueGenericSendFromISR+0x6a>
 800262a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800262c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800262e:	2b01      	cmp	r3, #1
 8002630:	d101      	bne.n	8002636 <xQueueGenericSendFromISR+0x6e>
 8002632:	2301      	movs	r3, #1
 8002634:	e000      	b.n	8002638 <xQueueGenericSendFromISR+0x70>
 8002636:	2300      	movs	r3, #0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d10a      	bne.n	8002652 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 800263c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002640:	f383 8811 	msr	BASEPRI, r3
 8002644:	f3bf 8f6f 	isb	sy
 8002648:	f3bf 8f4f 	dsb	sy
 800264c:	623b      	str	r3, [r7, #32]
    }
 800264e:	bf00      	nop
 8002650:	e7fe      	b.n	8002650 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002652:	f001 fe23 	bl	800429c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8002656:	f3ef 8211 	mrs	r2, BASEPRI
 800265a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800265e:	f383 8811 	msr	BASEPRI, r3
 8002662:	f3bf 8f6f 	isb	sy
 8002666:	f3bf 8f4f 	dsb	sy
 800266a:	61fa      	str	r2, [r7, #28]
 800266c:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 800266e:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002670:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002674:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800267a:	429a      	cmp	r2, r3
 800267c:	d302      	bcc.n	8002684 <xQueueGenericSendFromISR+0xbc>
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	2b02      	cmp	r3, #2
 8002682:	d13e      	bne.n	8002702 <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8002684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002686:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800268a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800268e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002692:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002694:	683a      	ldr	r2, [r7, #0]
 8002696:	68b9      	ldr	r1, [r7, #8]
 8002698:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800269a:	f000 f91f 	bl	80028dc <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800269e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80026a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026a6:	d112      	bne.n	80026ce <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80026a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d025      	beq.n	80026fc <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80026b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026b2:	3324      	adds	r3, #36	; 0x24
 80026b4:	4618      	mov	r0, r3
 80026b6:	f000 fe35 	bl	8003324 <xTaskRemoveFromEventList>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d01d      	beq.n	80026fc <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d01a      	beq.n	80026fc <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2201      	movs	r2, #1
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	e016      	b.n	80026fc <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 80026ce:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80026d2:	2b7f      	cmp	r3, #127	; 0x7f
 80026d4:	d10a      	bne.n	80026ec <xQueueGenericSendFromISR+0x124>
        __asm volatile
 80026d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026da:	f383 8811 	msr	BASEPRI, r3
 80026de:	f3bf 8f6f 	isb	sy
 80026e2:	f3bf 8f4f 	dsb	sy
 80026e6:	617b      	str	r3, [r7, #20]
    }
 80026e8:	bf00      	nop
 80026ea:	e7fe      	b.n	80026ea <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80026ec:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80026f0:	3301      	adds	r3, #1
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	b25a      	sxtb	r2, r3
 80026f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80026fc:	2301      	movs	r3, #1
 80026fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8002700:	e001      	b.n	8002706 <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8002702:	2300      	movs	r3, #0
 8002704:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002706:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002708:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002710:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002712:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002714:	4618      	mov	r0, r3
 8002716:	3740      	adds	r7, #64	; 0x40
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b08c      	sub	sp, #48	; 0x30
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002728:	2300      	movs	r3, #0
 800272a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002732:	2b00      	cmp	r3, #0
 8002734:	d10a      	bne.n	800274c <xQueueReceive+0x30>
        __asm volatile
 8002736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800273a:	f383 8811 	msr	BASEPRI, r3
 800273e:	f3bf 8f6f 	isb	sy
 8002742:	f3bf 8f4f 	dsb	sy
 8002746:	623b      	str	r3, [r7, #32]
    }
 8002748:	bf00      	nop
 800274a:	e7fe      	b.n	800274a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d103      	bne.n	800275a <xQueueReceive+0x3e>
 8002752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <xQueueReceive+0x42>
 800275a:	2301      	movs	r3, #1
 800275c:	e000      	b.n	8002760 <xQueueReceive+0x44>
 800275e:	2300      	movs	r3, #0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d10a      	bne.n	800277a <xQueueReceive+0x5e>
        __asm volatile
 8002764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002768:	f383 8811 	msr	BASEPRI, r3
 800276c:	f3bf 8f6f 	isb	sy
 8002770:	f3bf 8f4f 	dsb	sy
 8002774:	61fb      	str	r3, [r7, #28]
    }
 8002776:	bf00      	nop
 8002778:	e7fe      	b.n	8002778 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800277a:	f000 ff6f 	bl	800365c <xTaskGetSchedulerState>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d102      	bne.n	800278a <xQueueReceive+0x6e>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d101      	bne.n	800278e <xQueueReceive+0x72>
 800278a:	2301      	movs	r3, #1
 800278c:	e000      	b.n	8002790 <xQueueReceive+0x74>
 800278e:	2300      	movs	r3, #0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d10a      	bne.n	80027aa <xQueueReceive+0x8e>
        __asm volatile
 8002794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002798:	f383 8811 	msr	BASEPRI, r3
 800279c:	f3bf 8f6f 	isb	sy
 80027a0:	f3bf 8f4f 	dsb	sy
 80027a4:	61bb      	str	r3, [r7, #24]
    }
 80027a6:	bf00      	nop
 80027a8:	e7fe      	b.n	80027a8 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80027aa:	f001 fc95 	bl	80040d8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80027ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027b2:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80027b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d01f      	beq.n	80027fa <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80027ba:	68b9      	ldr	r1, [r7, #8]
 80027bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027be:	f000 f8f7 	bl	80029b0 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80027c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c4:	1e5a      	subs	r2, r3, #1
 80027c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027c8:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80027ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027cc:	691b      	ldr	r3, [r3, #16]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d00f      	beq.n	80027f2 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80027d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027d4:	3310      	adds	r3, #16
 80027d6:	4618      	mov	r0, r3
 80027d8:	f000 fda4 	bl	8003324 <xTaskRemoveFromEventList>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d007      	beq.n	80027f2 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80027e2:	4b3d      	ldr	r3, [pc, #244]	; (80028d8 <xQueueReceive+0x1bc>)
 80027e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027e8:	601a      	str	r2, [r3, #0]
 80027ea:	f3bf 8f4f 	dsb	sy
 80027ee:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80027f2:	f001 fca1 	bl	8004138 <vPortExitCritical>
                return pdPASS;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e069      	b.n	80028ce <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d103      	bne.n	8002808 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002800:	f001 fc9a 	bl	8004138 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002804:	2300      	movs	r3, #0
 8002806:	e062      	b.n	80028ce <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800280a:	2b00      	cmp	r3, #0
 800280c:	d106      	bne.n	800281c <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800280e:	f107 0310 	add.w	r3, r7, #16
 8002812:	4618      	mov	r0, r3
 8002814:	f000 fde8 	bl	80033e8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002818:	2301      	movs	r3, #1
 800281a:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800281c:	f001 fc8c 	bl	8004138 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002820:	f000 fb62 	bl	8002ee8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002824:	f001 fc58 	bl	80040d8 <vPortEnterCritical>
 8002828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800282a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800282e:	b25b      	sxtb	r3, r3
 8002830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002834:	d103      	bne.n	800283e <xQueueReceive+0x122>
 8002836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002838:	2200      	movs	r2, #0
 800283a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800283e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002840:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002844:	b25b      	sxtb	r3, r3
 8002846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800284a:	d103      	bne.n	8002854 <xQueueReceive+0x138>
 800284c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800284e:	2200      	movs	r2, #0
 8002850:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002854:	f001 fc70 	bl	8004138 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002858:	1d3a      	adds	r2, r7, #4
 800285a:	f107 0310 	add.w	r3, r7, #16
 800285e:	4611      	mov	r1, r2
 8002860:	4618      	mov	r0, r3
 8002862:	f000 fdd7 	bl	8003414 <xTaskCheckForTimeOut>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d123      	bne.n	80028b4 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800286c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800286e:	f000 f917 	bl	8002aa0 <prvIsQueueEmpty>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d017      	beq.n	80028a8 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800287a:	3324      	adds	r3, #36	; 0x24
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	4611      	mov	r1, r2
 8002880:	4618      	mov	r0, r3
 8002882:	f000 fcff 	bl	8003284 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002886:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002888:	f000 f8b8 	bl	80029fc <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800288c:	f000 fb3a 	bl	8002f04 <xTaskResumeAll>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d189      	bne.n	80027aa <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8002896:	4b10      	ldr	r3, [pc, #64]	; (80028d8 <xQueueReceive+0x1bc>)
 8002898:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800289c:	601a      	str	r2, [r3, #0]
 800289e:	f3bf 8f4f 	dsb	sy
 80028a2:	f3bf 8f6f 	isb	sy
 80028a6:	e780      	b.n	80027aa <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80028a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028aa:	f000 f8a7 	bl	80029fc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80028ae:	f000 fb29 	bl	8002f04 <xTaskResumeAll>
 80028b2:	e77a      	b.n	80027aa <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80028b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028b6:	f000 f8a1 	bl	80029fc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80028ba:	f000 fb23 	bl	8002f04 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80028be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028c0:	f000 f8ee 	bl	8002aa0 <prvIsQueueEmpty>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	f43f af6f 	beq.w	80027aa <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80028cc:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3730      	adds	r7, #48	; 0x30
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	e000ed04 	.word	0xe000ed04

080028dc <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b086      	sub	sp, #24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80028e8:	2300      	movs	r3, #0
 80028ea:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028f0:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d10d      	bne.n	8002916 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d14d      	bne.n	800299e <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	4618      	mov	r0, r3
 8002908:	f000 fec6 	bl	8003698 <xTaskPriorityDisinherit>
 800290c:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2200      	movs	r2, #0
 8002912:	609a      	str	r2, [r3, #8]
 8002914:	e043      	b.n	800299e <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d119      	bne.n	8002950 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6858      	ldr	r0, [r3, #4]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002924:	461a      	mov	r2, r3
 8002926:	68b9      	ldr	r1, [r7, #8]
 8002928:	f001 ff1a 	bl	8004760 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	685a      	ldr	r2, [r3, #4]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002934:	441a      	add	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	429a      	cmp	r2, r3
 8002944:	d32b      	bcc.n	800299e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	e026      	b.n	800299e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	68d8      	ldr	r0, [r3, #12]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002958:	461a      	mov	r2, r3
 800295a:	68b9      	ldr	r1, [r7, #8]
 800295c:	f001 ff00 	bl	8004760 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	68da      	ldr	r2, [r3, #12]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002968:	425b      	negs	r3, r3
 800296a:	441a      	add	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	68da      	ldr	r2, [r3, #12]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	429a      	cmp	r2, r3
 800297a:	d207      	bcs.n	800298c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002984:	425b      	negs	r3, r3
 8002986:	441a      	add	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b02      	cmp	r3, #2
 8002990:	d105      	bne.n	800299e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d002      	beq.n	800299e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	3b01      	subs	r3, #1
 800299c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1c5a      	adds	r2, r3, #1
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 80029a6:	697b      	ldr	r3, [r7, #20]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3718      	adds	r7, #24
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d018      	beq.n	80029f4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	68da      	ldr	r2, [r3, #12]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	441a      	add	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	68da      	ldr	r2, [r3, #12]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d303      	bcc.n	80029e4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	68d9      	ldr	r1, [r3, #12]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	461a      	mov	r2, r3
 80029ee:	6838      	ldr	r0, [r7, #0]
 80029f0:	f001 feb6 	bl	8004760 <memcpy>
    }
}
 80029f4:	bf00      	nop
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002a04:	f001 fb68 	bl	80040d8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a0e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a10:	e011      	b.n	8002a36 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d012      	beq.n	8002a40 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	3324      	adds	r3, #36	; 0x24
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f000 fc80 	bl	8003324 <xTaskRemoveFromEventList>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002a2a:	f000 fd59 	bl	80034e0 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002a2e:	7bfb      	ldrb	r3, [r7, #15]
 8002a30:	3b01      	subs	r3, #1
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	dce9      	bgt.n	8002a12 <prvUnlockQueue+0x16>
 8002a3e:	e000      	b.n	8002a42 <prvUnlockQueue+0x46>
                        break;
 8002a40:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	22ff      	movs	r2, #255	; 0xff
 8002a46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002a4a:	f001 fb75 	bl	8004138 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002a4e:	f001 fb43 	bl	80040d8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a58:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002a5a:	e011      	b.n	8002a80 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d012      	beq.n	8002a8a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3310      	adds	r3, #16
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f000 fc5b 	bl	8003324 <xTaskRemoveFromEventList>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002a74:	f000 fd34 	bl	80034e0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002a78:	7bbb      	ldrb	r3, [r7, #14]
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002a80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	dce9      	bgt.n	8002a5c <prvUnlockQueue+0x60>
 8002a88:	e000      	b.n	8002a8c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002a8a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	22ff      	movs	r2, #255	; 0xff
 8002a90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002a94:	f001 fb50 	bl	8004138 <vPortExitCritical>
}
 8002a98:	bf00      	nop
 8002a9a:	3710      	adds	r7, #16
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002aa8:	f001 fb16 	bl	80040d8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d102      	bne.n	8002aba <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	e001      	b.n	8002abe <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002aba:	2300      	movs	r3, #0
 8002abc:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002abe:	f001 fb3b 	bl	8004138 <vPortExitCritical>

    return xReturn;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3710      	adds	r7, #16
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002ad4:	f001 fb00 	bl	80040d8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d102      	bne.n	8002aea <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	e001      	b.n	8002aee <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002aea:	2300      	movs	r3, #0
 8002aec:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002aee:	f001 fb23 	bl	8004138 <vPortExitCritical>

    return xReturn;
 8002af2:	68fb      	ldr	r3, [r7, #12]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002afc:	b480      	push	{r7}
 8002afe:	b085      	sub	sp, #20
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b06:	2300      	movs	r3, #0
 8002b08:	60fb      	str	r3, [r7, #12]
 8002b0a:	e014      	b.n	8002b36 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002b0c:	4a0f      	ldr	r2, [pc, #60]	; (8002b4c <vQueueAddToRegistry+0x50>)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d10b      	bne.n	8002b30 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002b18:	490c      	ldr	r1, [pc, #48]	; (8002b4c <vQueueAddToRegistry+0x50>)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002b22:	4a0a      	ldr	r2, [pc, #40]	; (8002b4c <vQueueAddToRegistry+0x50>)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	00db      	lsls	r3, r3, #3
 8002b28:	4413      	add	r3, r2
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8002b2e:	e006      	b.n	8002b3e <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	3301      	adds	r3, #1
 8002b34:	60fb      	str	r3, [r7, #12]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2b07      	cmp	r3, #7
 8002b3a:	d9e7      	bls.n	8002b0c <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002b3c:	bf00      	nop
 8002b3e:	bf00      	nop
 8002b40:	3714      	adds	r7, #20
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	200000e4 	.word	0x200000e4

08002b50 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002b60:	f001 faba 	bl	80040d8 <vPortEnterCritical>
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b6a:	b25b      	sxtb	r3, r3
 8002b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b70:	d103      	bne.n	8002b7a <vQueueWaitForMessageRestricted+0x2a>
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b80:	b25b      	sxtb	r3, r3
 8002b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b86:	d103      	bne.n	8002b90 <vQueueWaitForMessageRestricted+0x40>
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b90:	f001 fad2 	bl	8004138 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d106      	bne.n	8002baa <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	3324      	adds	r3, #36	; 0x24
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	68b9      	ldr	r1, [r7, #8]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f000 fb91 	bl	80032cc <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002baa:	6978      	ldr	r0, [r7, #20]
 8002bac:	f7ff ff26 	bl	80029fc <prvUnlockQueue>
    }
 8002bb0:	bf00      	nop
 8002bb2:	3718      	adds	r7, #24
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b08c      	sub	sp, #48	; 0x30
 8002bbc:	af04      	add	r7, sp, #16
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	60b9      	str	r1, [r7, #8]
 8002bc2:	603b      	str	r3, [r7, #0]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002bc8:	88fb      	ldrh	r3, [r7, #6]
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f001 fba5 	bl	800431c <pvPortMalloc>
 8002bd2:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00e      	beq.n	8002bf8 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002bda:	2058      	movs	r0, #88	; 0x58
 8002bdc:	f001 fb9e 	bl	800431c <pvPortMalloc>
 8002be0:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d003      	beq.n	8002bf0 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	631a      	str	r2, [r3, #48]	; 0x30
 8002bee:	e005      	b.n	8002bfc <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002bf0:	6978      	ldr	r0, [r7, #20]
 8002bf2:	f001 fc73 	bl	80044dc <vPortFree>
 8002bf6:	e001      	b.n	8002bfc <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d013      	beq.n	8002c2a <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002c02:	88fa      	ldrh	r2, [r7, #6]
 8002c04:	2300      	movs	r3, #0
 8002c06:	9303      	str	r3, [sp, #12]
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	9302      	str	r3, [sp, #8]
 8002c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c0e:	9301      	str	r3, [sp, #4]
 8002c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	68b9      	ldr	r1, [r7, #8]
 8002c18:	68f8      	ldr	r0, [r7, #12]
 8002c1a:	f000 f80e 	bl	8002c3a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002c1e:	69f8      	ldr	r0, [r7, #28]
 8002c20:	f000 f8a2 	bl	8002d68 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002c24:	2301      	movs	r3, #1
 8002c26:	61bb      	str	r3, [r7, #24]
 8002c28:	e002      	b.n	8002c30 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c2e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002c30:	69bb      	ldr	r3, [r7, #24]
    }
 8002c32:	4618      	mov	r0, r3
 8002c34:	3720      	adds	r7, #32
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b088      	sub	sp, #32
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	60f8      	str	r0, [r7, #12]
 8002c42:	60b9      	str	r1, [r7, #8]
 8002c44:	607a      	str	r2, [r7, #4]
 8002c46:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c4a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	461a      	mov	r2, r3
 8002c52:	21a5      	movs	r1, #165	; 0xa5
 8002c54:	f001 fd92 	bl	800477c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002c62:	3b01      	subs	r3, #1
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	4413      	add	r3, r2
 8002c68:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	f023 0307 	bic.w	r3, r3, #7
 8002c70:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d00a      	beq.n	8002c92 <prvInitialiseNewTask+0x58>
        __asm volatile
 8002c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c80:	f383 8811 	msr	BASEPRI, r3
 8002c84:	f3bf 8f6f 	isb	sy
 8002c88:	f3bf 8f4f 	dsb	sy
 8002c8c:	617b      	str	r3, [r7, #20]
    }
 8002c8e:	bf00      	nop
 8002c90:	e7fe      	b.n	8002c90 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d01f      	beq.n	8002cd8 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002c98:	2300      	movs	r3, #0
 8002c9a:	61fb      	str	r3, [r7, #28]
 8002c9c:	e012      	b.n	8002cc4 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002c9e:	68ba      	ldr	r2, [r7, #8]
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	7819      	ldrb	r1, [r3, #0]
 8002ca6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	4413      	add	r3, r2
 8002cac:	3334      	adds	r3, #52	; 0x34
 8002cae:	460a      	mov	r2, r1
 8002cb0:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002cb2:	68ba      	ldr	r2, [r7, #8]
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d006      	beq.n	8002ccc <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	61fb      	str	r3, [r7, #28]
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	2b09      	cmp	r3, #9
 8002cc8:	d9e9      	bls.n	8002c9e <prvInitialiseNewTask+0x64>
 8002cca:	e000      	b.n	8002cce <prvInitialiseNewTask+0x94>
            {
                break;
 8002ccc:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002cd6:	e003      	b.n	8002ce0 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	d901      	bls.n	8002cea <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002ce6:	2304      	movs	r3, #4
 8002ce8:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cee:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cf4:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfe:	3304      	adds	r3, #4
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff f9e5 	bl	80020d0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d08:	3318      	adds	r3, #24
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff f9e0 	bl	80020d0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d14:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d18:	f1c3 0205 	rsb	r2, r3, #5
 8002d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d1e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d24:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d28:	3350      	adds	r3, #80	; 0x50
 8002d2a:	2204      	movs	r2, #4
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f001 fd24 	bl	800477c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d36:	3354      	adds	r3, #84	; 0x54
 8002d38:	2201      	movs	r2, #1
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f001 fd1d 	bl	800477c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	68f9      	ldr	r1, [r7, #12]
 8002d46:	69b8      	ldr	r0, [r7, #24]
 8002d48:	f001 f898 	bl	8003e7c <pxPortInitialiseStack>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d50:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d5c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002d5e:	bf00      	nop
 8002d60:	3720      	adds	r7, #32
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
	...

08002d68 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002d70:	f001 f9b2 	bl	80040d8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002d74:	4b2c      	ldr	r3, [pc, #176]	; (8002e28 <prvAddNewTaskToReadyList+0xc0>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	3301      	adds	r3, #1
 8002d7a:	4a2b      	ldr	r2, [pc, #172]	; (8002e28 <prvAddNewTaskToReadyList+0xc0>)
 8002d7c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002d7e:	4b2b      	ldr	r3, [pc, #172]	; (8002e2c <prvAddNewTaskToReadyList+0xc4>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d109      	bne.n	8002d9a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002d86:	4a29      	ldr	r2, [pc, #164]	; (8002e2c <prvAddNewTaskToReadyList+0xc4>)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002d8c:	4b26      	ldr	r3, [pc, #152]	; (8002e28 <prvAddNewTaskToReadyList+0xc0>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d110      	bne.n	8002db6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002d94:	f000 fbc8 	bl	8003528 <prvInitialiseTaskLists>
 8002d98:	e00d      	b.n	8002db6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002d9a:	4b25      	ldr	r3, [pc, #148]	; (8002e30 <prvAddNewTaskToReadyList+0xc8>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d109      	bne.n	8002db6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002da2:	4b22      	ldr	r3, [pc, #136]	; (8002e2c <prvAddNewTaskToReadyList+0xc4>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d802      	bhi.n	8002db6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002db0:	4a1e      	ldr	r2, [pc, #120]	; (8002e2c <prvAddNewTaskToReadyList+0xc4>)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002db6:	4b1f      	ldr	r3, [pc, #124]	; (8002e34 <prvAddNewTaskToReadyList+0xcc>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	3301      	adds	r3, #1
 8002dbc:	4a1d      	ldr	r2, [pc, #116]	; (8002e34 <prvAddNewTaskToReadyList+0xcc>)
 8002dbe:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002dc0:	4b1c      	ldr	r3, [pc, #112]	; (8002e34 <prvAddNewTaskToReadyList+0xcc>)
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dcc:	2201      	movs	r2, #1
 8002dce:	409a      	lsls	r2, r3
 8002dd0:	4b19      	ldr	r3, [pc, #100]	; (8002e38 <prvAddNewTaskToReadyList+0xd0>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	4a18      	ldr	r2, [pc, #96]	; (8002e38 <prvAddNewTaskToReadyList+0xd0>)
 8002dd8:	6013      	str	r3, [r2, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dde:	4613      	mov	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	4413      	add	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	4a15      	ldr	r2, [pc, #84]	; (8002e3c <prvAddNewTaskToReadyList+0xd4>)
 8002de8:	441a      	add	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	3304      	adds	r3, #4
 8002dee:	4619      	mov	r1, r3
 8002df0:	4610      	mov	r0, r2
 8002df2:	f7ff f97a 	bl	80020ea <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002df6:	f001 f99f 	bl	8004138 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002dfa:	4b0d      	ldr	r3, [pc, #52]	; (8002e30 <prvAddNewTaskToReadyList+0xc8>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d00e      	beq.n	8002e20 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002e02:	4b0a      	ldr	r3, [pc, #40]	; (8002e2c <prvAddNewTaskToReadyList+0xc4>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d207      	bcs.n	8002e20 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002e10:	4b0b      	ldr	r3, [pc, #44]	; (8002e40 <prvAddNewTaskToReadyList+0xd8>)
 8002e12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	f3bf 8f4f 	dsb	sy
 8002e1c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002e20:	bf00      	nop
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	200001fc 	.word	0x200001fc
 8002e2c:	20000124 	.word	0x20000124
 8002e30:	20000208 	.word	0x20000208
 8002e34:	20000218 	.word	0x20000218
 8002e38:	20000204 	.word	0x20000204
 8002e3c:	20000128 	.word	0x20000128
 8002e40:	e000ed04 	.word	0xe000ed04

08002e44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002e4a:	4b20      	ldr	r3, [pc, #128]	; (8002ecc <vTaskStartScheduler+0x88>)
 8002e4c:	9301      	str	r3, [sp, #4]
 8002e4e:	2300      	movs	r3, #0
 8002e50:	9300      	str	r3, [sp, #0]
 8002e52:	2300      	movs	r3, #0
 8002e54:	2282      	movs	r2, #130	; 0x82
 8002e56:	491e      	ldr	r1, [pc, #120]	; (8002ed0 <vTaskStartScheduler+0x8c>)
 8002e58:	481e      	ldr	r0, [pc, #120]	; (8002ed4 <vTaskStartScheduler+0x90>)
 8002e5a:	f7ff fead 	bl	8002bb8 <xTaskCreate>
 8002e5e:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d102      	bne.n	8002e6c <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8002e66:	f000 fcf7 	bl	8003858 <xTimerCreateTimerTask>
 8002e6a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d116      	bne.n	8002ea0 <vTaskStartScheduler+0x5c>
        __asm volatile
 8002e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e76:	f383 8811 	msr	BASEPRI, r3
 8002e7a:	f3bf 8f6f 	isb	sy
 8002e7e:	f3bf 8f4f 	dsb	sy
 8002e82:	60bb      	str	r3, [r7, #8]
    }
 8002e84:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002e86:	4b14      	ldr	r3, [pc, #80]	; (8002ed8 <vTaskStartScheduler+0x94>)
 8002e88:	f04f 32ff 	mov.w	r2, #4294967295
 8002e8c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002e8e:	4b13      	ldr	r3, [pc, #76]	; (8002edc <vTaskStartScheduler+0x98>)
 8002e90:	2201      	movs	r2, #1
 8002e92:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002e94:	4b12      	ldr	r3, [pc, #72]	; (8002ee0 <vTaskStartScheduler+0x9c>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002e9a:	f001 f87b 	bl	8003f94 <xPortStartScheduler>
 8002e9e:	e00e      	b.n	8002ebe <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea6:	d10a      	bne.n	8002ebe <vTaskStartScheduler+0x7a>
        __asm volatile
 8002ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eac:	f383 8811 	msr	BASEPRI, r3
 8002eb0:	f3bf 8f6f 	isb	sy
 8002eb4:	f3bf 8f4f 	dsb	sy
 8002eb8:	607b      	str	r3, [r7, #4]
    }
 8002eba:	bf00      	nop
 8002ebc:	e7fe      	b.n	8002ebc <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002ebe:	4b09      	ldr	r3, [pc, #36]	; (8002ee4 <vTaskStartScheduler+0xa0>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
}
 8002ec2:	bf00      	nop
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	20000220 	.word	0x20000220
 8002ed0:	08005720 	.word	0x08005720
 8002ed4:	080034f9 	.word	0x080034f9
 8002ed8:	2000021c 	.word	0x2000021c
 8002edc:	20000208 	.word	0x20000208
 8002ee0:	20000200 	.word	0x20000200
 8002ee4:	2000000c 	.word	0x2000000c

08002ee8 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002eec:	4b04      	ldr	r3, [pc, #16]	; (8002f00 <vTaskSuspendAll+0x18>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	4a03      	ldr	r2, [pc, #12]	; (8002f00 <vTaskSuspendAll+0x18>)
 8002ef4:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002ef6:	bf00      	nop
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr
 8002f00:	20000224 	.word	0x20000224

08002f04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002f12:	4b41      	ldr	r3, [pc, #260]	; (8003018 <xTaskResumeAll+0x114>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d10a      	bne.n	8002f30 <xTaskResumeAll+0x2c>
        __asm volatile
 8002f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f1e:	f383 8811 	msr	BASEPRI, r3
 8002f22:	f3bf 8f6f 	isb	sy
 8002f26:	f3bf 8f4f 	dsb	sy
 8002f2a:	603b      	str	r3, [r7, #0]
    }
 8002f2c:	bf00      	nop
 8002f2e:	e7fe      	b.n	8002f2e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002f30:	f001 f8d2 	bl	80040d8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002f34:	4b38      	ldr	r3, [pc, #224]	; (8003018 <xTaskResumeAll+0x114>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	4a37      	ldr	r2, [pc, #220]	; (8003018 <xTaskResumeAll+0x114>)
 8002f3c:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f3e:	4b36      	ldr	r3, [pc, #216]	; (8003018 <xTaskResumeAll+0x114>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d161      	bne.n	800300a <xTaskResumeAll+0x106>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002f46:	4b35      	ldr	r3, [pc, #212]	; (800301c <xTaskResumeAll+0x118>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d05d      	beq.n	800300a <xTaskResumeAll+0x106>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002f4e:	e02e      	b.n	8002fae <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f50:	4b33      	ldr	r3, [pc, #204]	; (8003020 <xTaskResumeAll+0x11c>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	3318      	adds	r3, #24
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff f921 	bl	80021a4 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	3304      	adds	r3, #4
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7ff f91c 	bl	80021a4 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f70:	2201      	movs	r2, #1
 8002f72:	409a      	lsls	r2, r3
 8002f74:	4b2b      	ldr	r3, [pc, #172]	; (8003024 <xTaskResumeAll+0x120>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	4a2a      	ldr	r2, [pc, #168]	; (8003024 <xTaskResumeAll+0x120>)
 8002f7c:	6013      	str	r3, [r2, #0]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f82:	4613      	mov	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4413      	add	r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4a27      	ldr	r2, [pc, #156]	; (8003028 <xTaskResumeAll+0x124>)
 8002f8c:	441a      	add	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	3304      	adds	r3, #4
 8002f92:	4619      	mov	r1, r3
 8002f94:	4610      	mov	r0, r2
 8002f96:	f7ff f8a8 	bl	80020ea <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f9e:	4b23      	ldr	r3, [pc, #140]	; (800302c <xTaskResumeAll+0x128>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d302      	bcc.n	8002fae <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 8002fa8:	4b21      	ldr	r3, [pc, #132]	; (8003030 <xTaskResumeAll+0x12c>)
 8002faa:	2201      	movs	r2, #1
 8002fac:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002fae:	4b1c      	ldr	r3, [pc, #112]	; (8003020 <xTaskResumeAll+0x11c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1cc      	bne.n	8002f50 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d001      	beq.n	8002fc0 <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002fbc:	f000 fb32 	bl	8003624 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002fc0:	4b1c      	ldr	r3, [pc, #112]	; (8003034 <xTaskResumeAll+0x130>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d010      	beq.n	8002fee <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002fcc:	f000 f846 	bl	800305c <xTaskIncrementTick>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d002      	beq.n	8002fdc <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 8002fd6:	4b16      	ldr	r3, [pc, #88]	; (8003030 <xTaskResumeAll+0x12c>)
 8002fd8:	2201      	movs	r2, #1
 8002fda:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1f1      	bne.n	8002fcc <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 8002fe8:	4b12      	ldr	r3, [pc, #72]	; (8003034 <xTaskResumeAll+0x130>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002fee:	4b10      	ldr	r3, [pc, #64]	; (8003030 <xTaskResumeAll+0x12c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d009      	beq.n	800300a <xTaskResumeAll+0x106>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002ffa:	4b0f      	ldr	r3, [pc, #60]	; (8003038 <xTaskResumeAll+0x134>)
 8002ffc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003000:	601a      	str	r2, [r3, #0]
 8003002:	f3bf 8f4f 	dsb	sy
 8003006:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800300a:	f001 f895 	bl	8004138 <vPortExitCritical>

    return xAlreadyYielded;
 800300e:	68bb      	ldr	r3, [r7, #8]
}
 8003010:	4618      	mov	r0, r3
 8003012:	3710      	adds	r7, #16
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	20000224 	.word	0x20000224
 800301c:	200001fc 	.word	0x200001fc
 8003020:	200001bc 	.word	0x200001bc
 8003024:	20000204 	.word	0x20000204
 8003028:	20000128 	.word	0x20000128
 800302c:	20000124 	.word	0x20000124
 8003030:	20000210 	.word	0x20000210
 8003034:	2000020c 	.word	0x2000020c
 8003038:	e000ed04 	.word	0xe000ed04

0800303c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003042:	4b05      	ldr	r3, [pc, #20]	; (8003058 <xTaskGetTickCount+0x1c>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003048:	687b      	ldr	r3, [r7, #4]
}
 800304a:	4618      	mov	r0, r3
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	20000200 	.word	0x20000200

0800305c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003062:	2300      	movs	r3, #0
 8003064:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003066:	4b4e      	ldr	r3, [pc, #312]	; (80031a0 <xTaskIncrementTick+0x144>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	f040 808e 	bne.w	800318c <xTaskIncrementTick+0x130>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003070:	4b4c      	ldr	r3, [pc, #304]	; (80031a4 <xTaskIncrementTick+0x148>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	3301      	adds	r3, #1
 8003076:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003078:	4a4a      	ldr	r2, [pc, #296]	; (80031a4 <xTaskIncrementTick+0x148>)
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d120      	bne.n	80030c6 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8003084:	4b48      	ldr	r3, [pc, #288]	; (80031a8 <xTaskIncrementTick+0x14c>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00a      	beq.n	80030a4 <xTaskIncrementTick+0x48>
        __asm volatile
 800308e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003092:	f383 8811 	msr	BASEPRI, r3
 8003096:	f3bf 8f6f 	isb	sy
 800309a:	f3bf 8f4f 	dsb	sy
 800309e:	603b      	str	r3, [r7, #0]
    }
 80030a0:	bf00      	nop
 80030a2:	e7fe      	b.n	80030a2 <xTaskIncrementTick+0x46>
 80030a4:	4b40      	ldr	r3, [pc, #256]	; (80031a8 <xTaskIncrementTick+0x14c>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	60fb      	str	r3, [r7, #12]
 80030aa:	4b40      	ldr	r3, [pc, #256]	; (80031ac <xTaskIncrementTick+0x150>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a3e      	ldr	r2, [pc, #248]	; (80031a8 <xTaskIncrementTick+0x14c>)
 80030b0:	6013      	str	r3, [r2, #0]
 80030b2:	4a3e      	ldr	r2, [pc, #248]	; (80031ac <xTaskIncrementTick+0x150>)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6013      	str	r3, [r2, #0]
 80030b8:	4b3d      	ldr	r3, [pc, #244]	; (80031b0 <xTaskIncrementTick+0x154>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	3301      	adds	r3, #1
 80030be:	4a3c      	ldr	r2, [pc, #240]	; (80031b0 <xTaskIncrementTick+0x154>)
 80030c0:	6013      	str	r3, [r2, #0]
 80030c2:	f000 faaf 	bl	8003624 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80030c6:	4b3b      	ldr	r3, [pc, #236]	; (80031b4 <xTaskIncrementTick+0x158>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	693a      	ldr	r2, [r7, #16]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d348      	bcc.n	8003162 <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80030d0:	4b35      	ldr	r3, [pc, #212]	; (80031a8 <xTaskIncrementTick+0x14c>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d104      	bne.n	80030e4 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80030da:	4b36      	ldr	r3, [pc, #216]	; (80031b4 <xTaskIncrementTick+0x158>)
 80030dc:	f04f 32ff 	mov.w	r2, #4294967295
 80030e0:	601a      	str	r2, [r3, #0]
                    break;
 80030e2:	e03e      	b.n	8003162 <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030e4:	4b30      	ldr	r3, [pc, #192]	; (80031a8 <xTaskIncrementTick+0x14c>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80030f4:	693a      	ldr	r2, [r7, #16]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d203      	bcs.n	8003104 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80030fc:	4a2d      	ldr	r2, [pc, #180]	; (80031b4 <xTaskIncrementTick+0x158>)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003102:	e02e      	b.n	8003162 <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	3304      	adds	r3, #4
 8003108:	4618      	mov	r0, r3
 800310a:	f7ff f84b 	bl	80021a4 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003112:	2b00      	cmp	r3, #0
 8003114:	d004      	beq.n	8003120 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	3318      	adds	r3, #24
 800311a:	4618      	mov	r0, r3
 800311c:	f7ff f842 	bl	80021a4 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003124:	2201      	movs	r2, #1
 8003126:	409a      	lsls	r2, r3
 8003128:	4b23      	ldr	r3, [pc, #140]	; (80031b8 <xTaskIncrementTick+0x15c>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4313      	orrs	r3, r2
 800312e:	4a22      	ldr	r2, [pc, #136]	; (80031b8 <xTaskIncrementTick+0x15c>)
 8003130:	6013      	str	r3, [r2, #0]
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003136:	4613      	mov	r3, r2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	4413      	add	r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	4a1f      	ldr	r2, [pc, #124]	; (80031bc <xTaskIncrementTick+0x160>)
 8003140:	441a      	add	r2, r3
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	3304      	adds	r3, #4
 8003146:	4619      	mov	r1, r3
 8003148:	4610      	mov	r0, r2
 800314a:	f7fe ffce 	bl	80020ea <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003152:	4b1b      	ldr	r3, [pc, #108]	; (80031c0 <xTaskIncrementTick+0x164>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003158:	429a      	cmp	r2, r3
 800315a:	d3b9      	bcc.n	80030d0 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 800315c:	2301      	movs	r3, #1
 800315e:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003160:	e7b6      	b.n	80030d0 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003162:	4b17      	ldr	r3, [pc, #92]	; (80031c0 <xTaskIncrementTick+0x164>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003168:	4914      	ldr	r1, [pc, #80]	; (80031bc <xTaskIncrementTick+0x160>)
 800316a:	4613      	mov	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	4413      	add	r3, r2
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	440b      	add	r3, r1
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d901      	bls.n	800317e <xTaskIncrementTick+0x122>
                {
                    xSwitchRequired = pdTRUE;
 800317a:	2301      	movs	r3, #1
 800317c:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800317e:	4b11      	ldr	r3, [pc, #68]	; (80031c4 <xTaskIncrementTick+0x168>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d007      	beq.n	8003196 <xTaskIncrementTick+0x13a>
                {
                    xSwitchRequired = pdTRUE;
 8003186:	2301      	movs	r3, #1
 8003188:	617b      	str	r3, [r7, #20]
 800318a:	e004      	b.n	8003196 <xTaskIncrementTick+0x13a>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800318c:	4b0e      	ldr	r3, [pc, #56]	; (80031c8 <xTaskIncrementTick+0x16c>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	3301      	adds	r3, #1
 8003192:	4a0d      	ldr	r2, [pc, #52]	; (80031c8 <xTaskIncrementTick+0x16c>)
 8003194:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8003196:	697b      	ldr	r3, [r7, #20]
}
 8003198:	4618      	mov	r0, r3
 800319a:	3718      	adds	r7, #24
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}
 80031a0:	20000224 	.word	0x20000224
 80031a4:	20000200 	.word	0x20000200
 80031a8:	200001b4 	.word	0x200001b4
 80031ac:	200001b8 	.word	0x200001b8
 80031b0:	20000214 	.word	0x20000214
 80031b4:	2000021c 	.word	0x2000021c
 80031b8:	20000204 	.word	0x20000204
 80031bc:	20000128 	.word	0x20000128
 80031c0:	20000124 	.word	0x20000124
 80031c4:	20000210 	.word	0x20000210
 80031c8:	2000020c 	.word	0x2000020c

080031cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80031cc:	b480      	push	{r7}
 80031ce:	b087      	sub	sp, #28
 80031d0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80031d2:	4b27      	ldr	r3, [pc, #156]	; (8003270 <vTaskSwitchContext+0xa4>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80031da:	4b26      	ldr	r3, [pc, #152]	; (8003274 <vTaskSwitchContext+0xa8>)
 80031dc:	2201      	movs	r2, #1
 80031de:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80031e0:	e03f      	b.n	8003262 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 80031e2:	4b24      	ldr	r3, [pc, #144]	; (8003274 <vTaskSwitchContext+0xa8>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031e8:	4b23      	ldr	r3, [pc, #140]	; (8003278 <vTaskSwitchContext+0xac>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	fab3 f383 	clz	r3, r3
 80031f4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80031f6:	7afb      	ldrb	r3, [r7, #11]
 80031f8:	f1c3 031f 	rsb	r3, r3, #31
 80031fc:	617b      	str	r3, [r7, #20]
 80031fe:	491f      	ldr	r1, [pc, #124]	; (800327c <vTaskSwitchContext+0xb0>)
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	4613      	mov	r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	440b      	add	r3, r1
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10a      	bne.n	8003228 <vTaskSwitchContext+0x5c>
        __asm volatile
 8003212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003216:	f383 8811 	msr	BASEPRI, r3
 800321a:	f3bf 8f6f 	isb	sy
 800321e:	f3bf 8f4f 	dsb	sy
 8003222:	607b      	str	r3, [r7, #4]
    }
 8003224:	bf00      	nop
 8003226:	e7fe      	b.n	8003226 <vTaskSwitchContext+0x5a>
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	4613      	mov	r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	4413      	add	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	4a12      	ldr	r2, [pc, #72]	; (800327c <vTaskSwitchContext+0xb0>)
 8003234:	4413      	add	r3, r2
 8003236:	613b      	str	r3, [r7, #16]
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	685a      	ldr	r2, [r3, #4]
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	605a      	str	r2, [r3, #4]
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	3308      	adds	r3, #8
 800324a:	429a      	cmp	r2, r3
 800324c:	d104      	bne.n	8003258 <vTaskSwitchContext+0x8c>
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	685a      	ldr	r2, [r3, #4]
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	605a      	str	r2, [r3, #4]
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	4a08      	ldr	r2, [pc, #32]	; (8003280 <vTaskSwitchContext+0xb4>)
 8003260:	6013      	str	r3, [r2, #0]
}
 8003262:	bf00      	nop
 8003264:	371c      	adds	r7, #28
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	20000224 	.word	0x20000224
 8003274:	20000210 	.word	0x20000210
 8003278:	20000204 	.word	0x20000204
 800327c:	20000128 	.word	0x20000128
 8003280:	20000124 	.word	0x20000124

08003284 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d10a      	bne.n	80032aa <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003298:	f383 8811 	msr	BASEPRI, r3
 800329c:	f3bf 8f6f 	isb	sy
 80032a0:	f3bf 8f4f 	dsb	sy
 80032a4:	60fb      	str	r3, [r7, #12]
    }
 80032a6:	bf00      	nop
 80032a8:	e7fe      	b.n	80032a8 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80032aa:	4b07      	ldr	r3, [pc, #28]	; (80032c8 <vTaskPlaceOnEventList+0x44>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	3318      	adds	r3, #24
 80032b0:	4619      	mov	r1, r3
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f7fe ff3d 	bl	8002132 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80032b8:	2101      	movs	r1, #1
 80032ba:	6838      	ldr	r0, [r7, #0]
 80032bc:	f000 fa66 	bl	800378c <prvAddCurrentTaskToDelayedList>
}
 80032c0:	bf00      	nop
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	20000124 	.word	0x20000124

080032cc <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d10a      	bne.n	80032f4 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 80032de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032e2:	f383 8811 	msr	BASEPRI, r3
 80032e6:	f3bf 8f6f 	isb	sy
 80032ea:	f3bf 8f4f 	dsb	sy
 80032ee:	617b      	str	r3, [r7, #20]
    }
 80032f0:	bf00      	nop
 80032f2:	e7fe      	b.n	80032f2 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80032f4:	4b0a      	ldr	r3, [pc, #40]	; (8003320 <vTaskPlaceOnEventListRestricted+0x54>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	3318      	adds	r3, #24
 80032fa:	4619      	mov	r1, r3
 80032fc:	68f8      	ldr	r0, [r7, #12]
 80032fe:	f7fe fef4 	bl	80020ea <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d002      	beq.n	800330e <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8003308:	f04f 33ff 	mov.w	r3, #4294967295
 800330c:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800330e:	6879      	ldr	r1, [r7, #4]
 8003310:	68b8      	ldr	r0, [r7, #8]
 8003312:	f000 fa3b 	bl	800378c <prvAddCurrentTaskToDelayedList>
    }
 8003316:	bf00      	nop
 8003318:	3718      	adds	r7, #24
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	20000124 	.word	0x20000124

08003324 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b086      	sub	sp, #24
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10a      	bne.n	8003350 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 800333a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800333e:	f383 8811 	msr	BASEPRI, r3
 8003342:	f3bf 8f6f 	isb	sy
 8003346:	f3bf 8f4f 	dsb	sy
 800334a:	60fb      	str	r3, [r7, #12]
    }
 800334c:	bf00      	nop
 800334e:	e7fe      	b.n	800334e <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	3318      	adds	r3, #24
 8003354:	4618      	mov	r0, r3
 8003356:	f7fe ff25 	bl	80021a4 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800335a:	4b1d      	ldr	r3, [pc, #116]	; (80033d0 <xTaskRemoveFromEventList+0xac>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d11c      	bne.n	800339c <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	3304      	adds	r3, #4
 8003366:	4618      	mov	r0, r3
 8003368:	f7fe ff1c 	bl	80021a4 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003370:	2201      	movs	r2, #1
 8003372:	409a      	lsls	r2, r3
 8003374:	4b17      	ldr	r3, [pc, #92]	; (80033d4 <xTaskRemoveFromEventList+0xb0>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4313      	orrs	r3, r2
 800337a:	4a16      	ldr	r2, [pc, #88]	; (80033d4 <xTaskRemoveFromEventList+0xb0>)
 800337c:	6013      	str	r3, [r2, #0]
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003382:	4613      	mov	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	4a13      	ldr	r2, [pc, #76]	; (80033d8 <xTaskRemoveFromEventList+0xb4>)
 800338c:	441a      	add	r2, r3
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	3304      	adds	r3, #4
 8003392:	4619      	mov	r1, r3
 8003394:	4610      	mov	r0, r2
 8003396:	f7fe fea8 	bl	80020ea <vListInsertEnd>
 800339a:	e005      	b.n	80033a8 <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	3318      	adds	r3, #24
 80033a0:	4619      	mov	r1, r3
 80033a2:	480e      	ldr	r0, [pc, #56]	; (80033dc <xTaskRemoveFromEventList+0xb8>)
 80033a4:	f7fe fea1 	bl	80020ea <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033ac:	4b0c      	ldr	r3, [pc, #48]	; (80033e0 <xTaskRemoveFromEventList+0xbc>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d905      	bls.n	80033c2 <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80033b6:	2301      	movs	r3, #1
 80033b8:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80033ba:	4b0a      	ldr	r3, [pc, #40]	; (80033e4 <xTaskRemoveFromEventList+0xc0>)
 80033bc:	2201      	movs	r2, #1
 80033be:	601a      	str	r2, [r3, #0]
 80033c0:	e001      	b.n	80033c6 <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 80033c2:	2300      	movs	r3, #0
 80033c4:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80033c6:	697b      	ldr	r3, [r7, #20]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3718      	adds	r7, #24
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	20000224 	.word	0x20000224
 80033d4:	20000204 	.word	0x20000204
 80033d8:	20000128 	.word	0x20000128
 80033dc:	200001bc 	.word	0x200001bc
 80033e0:	20000124 	.word	0x20000124
 80033e4:	20000210 	.word	0x20000210

080033e8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80033f0:	4b06      	ldr	r3, [pc, #24]	; (800340c <vTaskInternalSetTimeOutState+0x24>)
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80033f8:	4b05      	ldr	r3, [pc, #20]	; (8003410 <vTaskInternalSetTimeOutState+0x28>)
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	605a      	str	r2, [r3, #4]
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	20000214 	.word	0x20000214
 8003410:	20000200 	.word	0x20000200

08003414 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b088      	sub	sp, #32
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d10a      	bne.n	800343a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8003424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003428:	f383 8811 	msr	BASEPRI, r3
 800342c:	f3bf 8f6f 	isb	sy
 8003430:	f3bf 8f4f 	dsb	sy
 8003434:	613b      	str	r3, [r7, #16]
    }
 8003436:	bf00      	nop
 8003438:	e7fe      	b.n	8003438 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d10a      	bne.n	8003456 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8003440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003444:	f383 8811 	msr	BASEPRI, r3
 8003448:	f3bf 8f6f 	isb	sy
 800344c:	f3bf 8f4f 	dsb	sy
 8003450:	60fb      	str	r3, [r7, #12]
    }
 8003452:	bf00      	nop
 8003454:	e7fe      	b.n	8003454 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8003456:	f000 fe3f 	bl	80040d8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800345a:	4b1f      	ldr	r3, [pc, #124]	; (80034d8 <xTaskCheckForTimeOut+0xc4>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003472:	d102      	bne.n	800347a <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003474:	2300      	movs	r3, #0
 8003476:	61fb      	str	r3, [r7, #28]
 8003478:	e026      	b.n	80034c8 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	4b17      	ldr	r3, [pc, #92]	; (80034dc <xTaskCheckForTimeOut+0xc8>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	429a      	cmp	r2, r3
 8003484:	d00a      	beq.n	800349c <xTaskCheckForTimeOut+0x88>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	429a      	cmp	r2, r3
 800348e:	d305      	bcc.n	800349c <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003490:	2301      	movs	r3, #1
 8003492:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	2200      	movs	r2, #0
 8003498:	601a      	str	r2, [r3, #0]
 800349a:	e015      	b.n	80034c8 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	697a      	ldr	r2, [r7, #20]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d20b      	bcs.n	80034be <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	1ad2      	subs	r2, r2, r3
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f7ff ff98 	bl	80033e8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80034b8:	2300      	movs	r3, #0
 80034ba:	61fb      	str	r3, [r7, #28]
 80034bc:	e004      	b.n	80034c8 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	2200      	movs	r2, #0
 80034c2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80034c4:	2301      	movs	r3, #1
 80034c6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80034c8:	f000 fe36 	bl	8004138 <vPortExitCritical>

    return xReturn;
 80034cc:	69fb      	ldr	r3, [r7, #28]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3720      	adds	r7, #32
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	20000200 	.word	0x20000200
 80034dc:	20000214 	.word	0x20000214

080034e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80034e4:	4b03      	ldr	r3, [pc, #12]	; (80034f4 <vTaskMissedYield+0x14>)
 80034e6:	2201      	movs	r2, #1
 80034e8:	601a      	str	r2, [r3, #0]
}
 80034ea:	bf00      	nop
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	20000210 	.word	0x20000210

080034f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003500:	f000 f852 	bl	80035a8 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003504:	4b06      	ldr	r3, [pc, #24]	; (8003520 <prvIdleTask+0x28>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2b01      	cmp	r3, #1
 800350a:	d9f9      	bls.n	8003500 <prvIdleTask+0x8>
                {
                    taskYIELD();
 800350c:	4b05      	ldr	r3, [pc, #20]	; (8003524 <prvIdleTask+0x2c>)
 800350e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003512:	601a      	str	r2, [r3, #0]
 8003514:	f3bf 8f4f 	dsb	sy
 8003518:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800351c:	e7f0      	b.n	8003500 <prvIdleTask+0x8>
 800351e:	bf00      	nop
 8003520:	20000128 	.word	0x20000128
 8003524:	e000ed04 	.word	0xe000ed04

08003528 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800352e:	2300      	movs	r3, #0
 8003530:	607b      	str	r3, [r7, #4]
 8003532:	e00c      	b.n	800354e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	4613      	mov	r3, r2
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	4413      	add	r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	4a12      	ldr	r2, [pc, #72]	; (8003588 <prvInitialiseTaskLists+0x60>)
 8003540:	4413      	add	r3, r2
 8003542:	4618      	mov	r0, r3
 8003544:	f7fe fda4 	bl	8002090 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	3301      	adds	r3, #1
 800354c:	607b      	str	r3, [r7, #4]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2b04      	cmp	r3, #4
 8003552:	d9ef      	bls.n	8003534 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003554:	480d      	ldr	r0, [pc, #52]	; (800358c <prvInitialiseTaskLists+0x64>)
 8003556:	f7fe fd9b 	bl	8002090 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800355a:	480d      	ldr	r0, [pc, #52]	; (8003590 <prvInitialiseTaskLists+0x68>)
 800355c:	f7fe fd98 	bl	8002090 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003560:	480c      	ldr	r0, [pc, #48]	; (8003594 <prvInitialiseTaskLists+0x6c>)
 8003562:	f7fe fd95 	bl	8002090 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003566:	480c      	ldr	r0, [pc, #48]	; (8003598 <prvInitialiseTaskLists+0x70>)
 8003568:	f7fe fd92 	bl	8002090 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 800356c:	480b      	ldr	r0, [pc, #44]	; (800359c <prvInitialiseTaskLists+0x74>)
 800356e:	f7fe fd8f 	bl	8002090 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003572:	4b0b      	ldr	r3, [pc, #44]	; (80035a0 <prvInitialiseTaskLists+0x78>)
 8003574:	4a05      	ldr	r2, [pc, #20]	; (800358c <prvInitialiseTaskLists+0x64>)
 8003576:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003578:	4b0a      	ldr	r3, [pc, #40]	; (80035a4 <prvInitialiseTaskLists+0x7c>)
 800357a:	4a05      	ldr	r2, [pc, #20]	; (8003590 <prvInitialiseTaskLists+0x68>)
 800357c:	601a      	str	r2, [r3, #0]
}
 800357e:	bf00      	nop
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	20000128 	.word	0x20000128
 800358c:	2000018c 	.word	0x2000018c
 8003590:	200001a0 	.word	0x200001a0
 8003594:	200001bc 	.word	0x200001bc
 8003598:	200001d0 	.word	0x200001d0
 800359c:	200001e8 	.word	0x200001e8
 80035a0:	200001b4 	.word	0x200001b4
 80035a4:	200001b8 	.word	0x200001b8

080035a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80035ae:	e019      	b.n	80035e4 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80035b0:	f000 fd92 	bl	80040d8 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035b4:	4b10      	ldr	r3, [pc, #64]	; (80035f8 <prvCheckTasksWaitingTermination+0x50>)
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	3304      	adds	r3, #4
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7fe fdef 	bl	80021a4 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80035c6:	4b0d      	ldr	r3, [pc, #52]	; (80035fc <prvCheckTasksWaitingTermination+0x54>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	3b01      	subs	r3, #1
 80035cc:	4a0b      	ldr	r2, [pc, #44]	; (80035fc <prvCheckTasksWaitingTermination+0x54>)
 80035ce:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80035d0:	4b0b      	ldr	r3, [pc, #44]	; (8003600 <prvCheckTasksWaitingTermination+0x58>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	3b01      	subs	r3, #1
 80035d6:	4a0a      	ldr	r2, [pc, #40]	; (8003600 <prvCheckTasksWaitingTermination+0x58>)
 80035d8:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80035da:	f000 fdad 	bl	8004138 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 f810 	bl	8003604 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80035e4:	4b06      	ldr	r3, [pc, #24]	; (8003600 <prvCheckTasksWaitingTermination+0x58>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1e1      	bne.n	80035b0 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80035ec:	bf00      	nop
 80035ee:	bf00      	nop
 80035f0:	3708      	adds	r7, #8
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	200001d0 	.word	0x200001d0
 80035fc:	200001fc 	.word	0x200001fc
 8003600:	200001e4 	.word	0x200001e4

08003604 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003610:	4618      	mov	r0, r3
 8003612:	f000 ff63 	bl	80044dc <vPortFree>
                vPortFree( pxTCB );
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 ff60 	bl	80044dc <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800361c:	bf00      	nop
 800361e:	3708      	adds	r7, #8
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003624:	b480      	push	{r7}
 8003626:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003628:	4b0a      	ldr	r3, [pc, #40]	; (8003654 <prvResetNextTaskUnblockTime+0x30>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d104      	bne.n	800363c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003632:	4b09      	ldr	r3, [pc, #36]	; (8003658 <prvResetNextTaskUnblockTime+0x34>)
 8003634:	f04f 32ff 	mov.w	r2, #4294967295
 8003638:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800363a:	e005      	b.n	8003648 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800363c:	4b05      	ldr	r3, [pc, #20]	; (8003654 <prvResetNextTaskUnblockTime+0x30>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a04      	ldr	r2, [pc, #16]	; (8003658 <prvResetNextTaskUnblockTime+0x34>)
 8003646:	6013      	str	r3, [r2, #0]
}
 8003648:	bf00      	nop
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	200001b4 	.word	0x200001b4
 8003658:	2000021c 	.word	0x2000021c

0800365c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003662:	4b0b      	ldr	r3, [pc, #44]	; (8003690 <xTaskGetSchedulerState+0x34>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d102      	bne.n	8003670 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800366a:	2301      	movs	r3, #1
 800366c:	607b      	str	r3, [r7, #4]
 800366e:	e008      	b.n	8003682 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003670:	4b08      	ldr	r3, [pc, #32]	; (8003694 <xTaskGetSchedulerState+0x38>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d102      	bne.n	800367e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003678:	2302      	movs	r3, #2
 800367a:	607b      	str	r3, [r7, #4]
 800367c:	e001      	b.n	8003682 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800367e:	2300      	movs	r3, #0
 8003680:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003682:	687b      	ldr	r3, [r7, #4]
    }
 8003684:	4618      	mov	r0, r3
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr
 8003690:	20000208 	.word	0x20000208
 8003694:	20000224 	.word	0x20000224

08003698 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80036a4:	2300      	movs	r3, #0
 80036a6:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d063      	beq.n	8003776 <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80036ae:	4b34      	ldr	r3, [pc, #208]	; (8003780 <xTaskPriorityDisinherit+0xe8>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d00a      	beq.n	80036ce <xTaskPriorityDisinherit+0x36>
        __asm volatile
 80036b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036bc:	f383 8811 	msr	BASEPRI, r3
 80036c0:	f3bf 8f6f 	isb	sy
 80036c4:	f3bf 8f4f 	dsb	sy
 80036c8:	60fb      	str	r3, [r7, #12]
    }
 80036ca:	bf00      	nop
 80036cc:	e7fe      	b.n	80036cc <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10a      	bne.n	80036ec <xTaskPriorityDisinherit+0x54>
        __asm volatile
 80036d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036da:	f383 8811 	msr	BASEPRI, r3
 80036de:	f3bf 8f6f 	isb	sy
 80036e2:	f3bf 8f4f 	dsb	sy
 80036e6:	60bb      	str	r3, [r7, #8]
    }
 80036e8:	bf00      	nop
 80036ea:	e7fe      	b.n	80036ea <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036f0:	1e5a      	subs	r2, r3, #1
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036fe:	429a      	cmp	r2, r3
 8003700:	d039      	beq.n	8003776 <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003706:	2b00      	cmp	r3, #0
 8003708:	d135      	bne.n	8003776 <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	3304      	adds	r3, #4
 800370e:	4618      	mov	r0, r3
 8003710:	f7fe fd48 	bl	80021a4 <uxListRemove>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10a      	bne.n	8003730 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800371e:	2201      	movs	r2, #1
 8003720:	fa02 f303 	lsl.w	r3, r2, r3
 8003724:	43da      	mvns	r2, r3
 8003726:	4b17      	ldr	r3, [pc, #92]	; (8003784 <xTaskPriorityDisinherit+0xec>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4013      	ands	r3, r2
 800372c:	4a15      	ldr	r2, [pc, #84]	; (8003784 <xTaskPriorityDisinherit+0xec>)
 800372e:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	f1c3 0205 	rsb	r2, r3, #5
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003748:	2201      	movs	r2, #1
 800374a:	409a      	lsls	r2, r3
 800374c:	4b0d      	ldr	r3, [pc, #52]	; (8003784 <xTaskPriorityDisinherit+0xec>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4313      	orrs	r3, r2
 8003752:	4a0c      	ldr	r2, [pc, #48]	; (8003784 <xTaskPriorityDisinherit+0xec>)
 8003754:	6013      	str	r3, [r2, #0]
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800375a:	4613      	mov	r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	4413      	add	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	4a09      	ldr	r2, [pc, #36]	; (8003788 <xTaskPriorityDisinherit+0xf0>)
 8003764:	441a      	add	r2, r3
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	3304      	adds	r3, #4
 800376a:	4619      	mov	r1, r3
 800376c:	4610      	mov	r0, r2
 800376e:	f7fe fcbc 	bl	80020ea <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003772:	2301      	movs	r3, #1
 8003774:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003776:	697b      	ldr	r3, [r7, #20]
    }
 8003778:	4618      	mov	r0, r3
 800377a:	3718      	adds	r7, #24
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	20000124 	.word	0x20000124
 8003784:	20000204 	.word	0x20000204
 8003788:	20000128 	.word	0x20000128

0800378c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003796:	4b29      	ldr	r3, [pc, #164]	; (800383c <prvAddCurrentTaskToDelayedList+0xb0>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800379c:	4b28      	ldr	r3, [pc, #160]	; (8003840 <prvAddCurrentTaskToDelayedList+0xb4>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	3304      	adds	r3, #4
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fe fcfe 	bl	80021a4 <uxListRemove>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10b      	bne.n	80037c6 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80037ae:	4b24      	ldr	r3, [pc, #144]	; (8003840 <prvAddCurrentTaskToDelayedList+0xb4>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b4:	2201      	movs	r2, #1
 80037b6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ba:	43da      	mvns	r2, r3
 80037bc:	4b21      	ldr	r3, [pc, #132]	; (8003844 <prvAddCurrentTaskToDelayedList+0xb8>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4013      	ands	r3, r2
 80037c2:	4a20      	ldr	r2, [pc, #128]	; (8003844 <prvAddCurrentTaskToDelayedList+0xb8>)
 80037c4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037cc:	d10a      	bne.n	80037e4 <prvAddCurrentTaskToDelayedList+0x58>
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d007      	beq.n	80037e4 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037d4:	4b1a      	ldr	r3, [pc, #104]	; (8003840 <prvAddCurrentTaskToDelayedList+0xb4>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	3304      	adds	r3, #4
 80037da:	4619      	mov	r1, r3
 80037dc:	481a      	ldr	r0, [pc, #104]	; (8003848 <prvAddCurrentTaskToDelayedList+0xbc>)
 80037de:	f7fe fc84 	bl	80020ea <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80037e2:	e026      	b.n	8003832 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80037e4:	68fa      	ldr	r2, [r7, #12]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4413      	add	r3, r2
 80037ea:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80037ec:	4b14      	ldr	r3, [pc, #80]	; (8003840 <prvAddCurrentTaskToDelayedList+0xb4>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80037f4:	68ba      	ldr	r2, [r7, #8]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d209      	bcs.n	8003810 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037fc:	4b13      	ldr	r3, [pc, #76]	; (800384c <prvAddCurrentTaskToDelayedList+0xc0>)
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	4b0f      	ldr	r3, [pc, #60]	; (8003840 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	3304      	adds	r3, #4
 8003806:	4619      	mov	r1, r3
 8003808:	4610      	mov	r0, r2
 800380a:	f7fe fc92 	bl	8002132 <vListInsert>
}
 800380e:	e010      	b.n	8003832 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003810:	4b0f      	ldr	r3, [pc, #60]	; (8003850 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	4b0a      	ldr	r3, [pc, #40]	; (8003840 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	3304      	adds	r3, #4
 800381a:	4619      	mov	r1, r3
 800381c:	4610      	mov	r0, r2
 800381e:	f7fe fc88 	bl	8002132 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003822:	4b0c      	ldr	r3, [pc, #48]	; (8003854 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	68ba      	ldr	r2, [r7, #8]
 8003828:	429a      	cmp	r2, r3
 800382a:	d202      	bcs.n	8003832 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 800382c:	4a09      	ldr	r2, [pc, #36]	; (8003854 <prvAddCurrentTaskToDelayedList+0xc8>)
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	6013      	str	r3, [r2, #0]
}
 8003832:	bf00      	nop
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	20000200 	.word	0x20000200
 8003840:	20000124 	.word	0x20000124
 8003844:	20000204 	.word	0x20000204
 8003848:	200001e8 	.word	0x200001e8
 800384c:	200001b8 	.word	0x200001b8
 8003850:	200001b4 	.word	0x200001b4
 8003854:	2000021c 	.word	0x2000021c

08003858 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800385e:	2300      	movs	r3, #0
 8003860:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003862:	f000 fad5 	bl	8003e10 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003866:	4b11      	ldr	r3, [pc, #68]	; (80038ac <xTimerCreateTimerTask+0x54>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00b      	beq.n	8003886 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800386e:	4b10      	ldr	r3, [pc, #64]	; (80038b0 <xTimerCreateTimerTask+0x58>)
 8003870:	9301      	str	r3, [sp, #4]
 8003872:	2302      	movs	r3, #2
 8003874:	9300      	str	r3, [sp, #0]
 8003876:	2300      	movs	r3, #0
 8003878:	f44f 7282 	mov.w	r2, #260	; 0x104
 800387c:	490d      	ldr	r1, [pc, #52]	; (80038b4 <xTimerCreateTimerTask+0x5c>)
 800387e:	480e      	ldr	r0, [pc, #56]	; (80038b8 <xTimerCreateTimerTask+0x60>)
 8003880:	f7ff f99a 	bl	8002bb8 <xTaskCreate>
 8003884:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d10a      	bne.n	80038a2 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 800388c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003890:	f383 8811 	msr	BASEPRI, r3
 8003894:	f3bf 8f6f 	isb	sy
 8003898:	f3bf 8f4f 	dsb	sy
 800389c:	603b      	str	r3, [r7, #0]
    }
 800389e:	bf00      	nop
 80038a0:	e7fe      	b.n	80038a0 <xTimerCreateTimerTask+0x48>
        return xReturn;
 80038a2:	687b      	ldr	r3, [r7, #4]
    }
 80038a4:	4618      	mov	r0, r3
 80038a6:	3708      	adds	r7, #8
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	20000258 	.word	0x20000258
 80038b0:	2000025c 	.word	0x2000025c
 80038b4:	08005728 	.word	0x08005728
 80038b8:	080039f1 	.word	0x080039f1

080038bc <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80038bc:	b580      	push	{r7, lr}
 80038be:	b08a      	sub	sp, #40	; 0x28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	607a      	str	r2, [r7, #4]
 80038c8:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80038ca:	2300      	movs	r3, #0
 80038cc:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d10a      	bne.n	80038ea <xTimerGenericCommand+0x2e>
        __asm volatile
 80038d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038d8:	f383 8811 	msr	BASEPRI, r3
 80038dc:	f3bf 8f6f 	isb	sy
 80038e0:	f3bf 8f4f 	dsb	sy
 80038e4:	623b      	str	r3, [r7, #32]
    }
 80038e6:	bf00      	nop
 80038e8:	e7fe      	b.n	80038e8 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80038ea:	4b1a      	ldr	r3, [pc, #104]	; (8003954 <xTimerGenericCommand+0x98>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d02a      	beq.n	8003948 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	2b05      	cmp	r3, #5
 8003902:	dc18      	bgt.n	8003936 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003904:	f7ff feaa 	bl	800365c <xTaskGetSchedulerState>
 8003908:	4603      	mov	r3, r0
 800390a:	2b02      	cmp	r3, #2
 800390c:	d109      	bne.n	8003922 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800390e:	4b11      	ldr	r3, [pc, #68]	; (8003954 <xTimerGenericCommand+0x98>)
 8003910:	6818      	ldr	r0, [r3, #0]
 8003912:	f107 0114 	add.w	r1, r7, #20
 8003916:	2300      	movs	r3, #0
 8003918:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800391a:	f7fe fd57 	bl	80023cc <xQueueGenericSend>
 800391e:	6278      	str	r0, [r7, #36]	; 0x24
 8003920:	e012      	b.n	8003948 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003922:	4b0c      	ldr	r3, [pc, #48]	; (8003954 <xTimerGenericCommand+0x98>)
 8003924:	6818      	ldr	r0, [r3, #0]
 8003926:	f107 0114 	add.w	r1, r7, #20
 800392a:	2300      	movs	r3, #0
 800392c:	2200      	movs	r2, #0
 800392e:	f7fe fd4d 	bl	80023cc <xQueueGenericSend>
 8003932:	6278      	str	r0, [r7, #36]	; 0x24
 8003934:	e008      	b.n	8003948 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003936:	4b07      	ldr	r3, [pc, #28]	; (8003954 <xTimerGenericCommand+0x98>)
 8003938:	6818      	ldr	r0, [r3, #0]
 800393a:	f107 0114 	add.w	r1, r7, #20
 800393e:	2300      	movs	r3, #0
 8003940:	683a      	ldr	r2, [r7, #0]
 8003942:	f7fe fe41 	bl	80025c8 <xQueueGenericSendFromISR>
 8003946:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800394a:	4618      	mov	r0, r3
 800394c:	3728      	adds	r7, #40	; 0x28
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20000258 	.word	0x20000258

08003958 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003958:	b580      	push	{r7, lr}
 800395a:	b088      	sub	sp, #32
 800395c:	af02      	add	r7, sp, #8
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003962:	4b22      	ldr	r3, [pc, #136]	; (80039ec <prvProcessExpiredTimer+0x94>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	3304      	adds	r3, #4
 8003970:	4618      	mov	r0, r3
 8003972:	f7fe fc17 	bl	80021a4 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b00      	cmp	r3, #0
 8003982:	d022      	beq.n	80039ca <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	699a      	ldr	r2, [r3, #24]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	18d1      	adds	r1, r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	683a      	ldr	r2, [r7, #0]
 8003990:	6978      	ldr	r0, [r7, #20]
 8003992:	f000 f8d1 	bl	8003b38 <prvInsertTimerInActiveList>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d01f      	beq.n	80039dc <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800399c:	2300      	movs	r3, #0
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	2300      	movs	r3, #0
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	2100      	movs	r1, #0
 80039a6:	6978      	ldr	r0, [r7, #20]
 80039a8:	f7ff ff88 	bl	80038bc <xTimerGenericCommand>
 80039ac:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d113      	bne.n	80039dc <prvProcessExpiredTimer+0x84>
        __asm volatile
 80039b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b8:	f383 8811 	msr	BASEPRI, r3
 80039bc:	f3bf 8f6f 	isb	sy
 80039c0:	f3bf 8f4f 	dsb	sy
 80039c4:	60fb      	str	r3, [r7, #12]
    }
 80039c6:	bf00      	nop
 80039c8:	e7fe      	b.n	80039c8 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80039d0:	f023 0301 	bic.w	r3, r3, #1
 80039d4:	b2da      	uxtb	r2, r3
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	6a1b      	ldr	r3, [r3, #32]
 80039e0:	6978      	ldr	r0, [r7, #20]
 80039e2:	4798      	blx	r3
    }
 80039e4:	bf00      	nop
 80039e6:	3718      	adds	r7, #24
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	20000250 	.word	0x20000250

080039f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80039f8:	f107 0308 	add.w	r3, r7, #8
 80039fc:	4618      	mov	r0, r3
 80039fe:	f000 f857 	bl	8003ab0 <prvGetNextExpireTime>
 8003a02:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	4619      	mov	r1, r3
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f000 f803 	bl	8003a14 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003a0e:	f000 f8d5 	bl	8003bbc <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003a12:	e7f1      	b.n	80039f8 <prvTimerTask+0x8>

08003a14 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003a1e:	f7ff fa63 	bl	8002ee8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003a22:	f107 0308 	add.w	r3, r7, #8
 8003a26:	4618      	mov	r0, r3
 8003a28:	f000 f866 	bl	8003af8 <prvSampleTimeNow>
 8003a2c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d130      	bne.n	8003a96 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10a      	bne.n	8003a50 <prvProcessTimerOrBlockTask+0x3c>
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d806      	bhi.n	8003a50 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003a42:	f7ff fa5f 	bl	8002f04 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003a46:	68f9      	ldr	r1, [r7, #12]
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f7ff ff85 	bl	8003958 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003a4e:	e024      	b.n	8003a9a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d008      	beq.n	8003a68 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003a56:	4b13      	ldr	r3, [pc, #76]	; (8003aa4 <prvProcessTimerOrBlockTask+0x90>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d101      	bne.n	8003a64 <prvProcessTimerOrBlockTask+0x50>
 8003a60:	2301      	movs	r3, #1
 8003a62:	e000      	b.n	8003a66 <prvProcessTimerOrBlockTask+0x52>
 8003a64:	2300      	movs	r3, #0
 8003a66:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003a68:	4b0f      	ldr	r3, [pc, #60]	; (8003aa8 <prvProcessTimerOrBlockTask+0x94>)
 8003a6a:	6818      	ldr	r0, [r3, #0]
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	4619      	mov	r1, r3
 8003a76:	f7ff f86b 	bl	8002b50 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003a7a:	f7ff fa43 	bl	8002f04 <xTaskResumeAll>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d10a      	bne.n	8003a9a <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003a84:	4b09      	ldr	r3, [pc, #36]	; (8003aac <prvProcessTimerOrBlockTask+0x98>)
 8003a86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	f3bf 8f4f 	dsb	sy
 8003a90:	f3bf 8f6f 	isb	sy
    }
 8003a94:	e001      	b.n	8003a9a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003a96:	f7ff fa35 	bl	8002f04 <xTaskResumeAll>
    }
 8003a9a:	bf00      	nop
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	20000254 	.word	0x20000254
 8003aa8:	20000258 	.word	0x20000258
 8003aac:	e000ed04 	.word	0xe000ed04

08003ab0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003ab8:	4b0e      	ldr	r3, [pc, #56]	; (8003af4 <prvGetNextExpireTime+0x44>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <prvGetNextExpireTime+0x16>
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	e000      	b.n	8003ac8 <prvGetNextExpireTime+0x18>
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d105      	bne.n	8003ae0 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ad4:	4b07      	ldr	r3, [pc, #28]	; (8003af4 <prvGetNextExpireTime+0x44>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	60fb      	str	r3, [r7, #12]
 8003ade:	e001      	b.n	8003ae4 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
    }
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3714      	adds	r7, #20
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	20000250 	.word	0x20000250

08003af8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003b00:	f7ff fa9c 	bl	800303c <xTaskGetTickCount>
 8003b04:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003b06:	4b0b      	ldr	r3, [pc, #44]	; (8003b34 <prvSampleTimeNow+0x3c>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d205      	bcs.n	8003b1c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003b10:	f000 f91a 	bl	8003d48 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	601a      	str	r2, [r3, #0]
 8003b1a:	e002      	b.n	8003b22 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003b22:	4a04      	ldr	r2, [pc, #16]	; (8003b34 <prvSampleTimeNow+0x3c>)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003b28:	68fb      	ldr	r3, [r7, #12]
    }
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3710      	adds	r7, #16
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	20000260 	.word	0x20000260

08003b38 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
 8003b44:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003b46:	2300      	movs	r3, #0
 8003b48:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003b56:	68ba      	ldr	r2, [r7, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d812      	bhi.n	8003b84 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	1ad2      	subs	r2, r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d302      	bcc.n	8003b72 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	617b      	str	r3, [r7, #20]
 8003b70:	e01b      	b.n	8003baa <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003b72:	4b10      	ldr	r3, [pc, #64]	; (8003bb4 <prvInsertTimerInActiveList+0x7c>)
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	3304      	adds	r3, #4
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	4610      	mov	r0, r2
 8003b7e:	f7fe fad8 	bl	8002132 <vListInsert>
 8003b82:	e012      	b.n	8003baa <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d206      	bcs.n	8003b9a <prvInsertTimerInActiveList+0x62>
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d302      	bcc.n	8003b9a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003b94:	2301      	movs	r3, #1
 8003b96:	617b      	str	r3, [r7, #20]
 8003b98:	e007      	b.n	8003baa <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003b9a:	4b07      	ldr	r3, [pc, #28]	; (8003bb8 <prvInsertTimerInActiveList+0x80>)
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	3304      	adds	r3, #4
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	4610      	mov	r0, r2
 8003ba6:	f7fe fac4 	bl	8002132 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003baa:	697b      	ldr	r3, [r7, #20]
    }
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	20000254 	.word	0x20000254
 8003bb8:	20000250 	.word	0x20000250

08003bbc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b08c      	sub	sp, #48	; 0x30
 8003bc0:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003bc2:	e0ae      	b.n	8003d22 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f2c0 80aa 	blt.w	8003d20 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d004      	beq.n	8003be2 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bda:	3304      	adds	r3, #4
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7fe fae1 	bl	80021a4 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003be2:	1d3b      	adds	r3, r7, #4
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7ff ff87 	bl	8003af8 <prvSampleTimeNow>
 8003bea:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	2b09      	cmp	r3, #9
 8003bf0:	f200 8097 	bhi.w	8003d22 <prvProcessReceivedCommands+0x166>
 8003bf4:	a201      	add	r2, pc, #4	; (adr r2, 8003bfc <prvProcessReceivedCommands+0x40>)
 8003bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bfa:	bf00      	nop
 8003bfc:	08003c25 	.word	0x08003c25
 8003c00:	08003c25 	.word	0x08003c25
 8003c04:	08003c25 	.word	0x08003c25
 8003c08:	08003c99 	.word	0x08003c99
 8003c0c:	08003cad 	.word	0x08003cad
 8003c10:	08003cf7 	.word	0x08003cf7
 8003c14:	08003c25 	.word	0x08003c25
 8003c18:	08003c25 	.word	0x08003c25
 8003c1c:	08003c99 	.word	0x08003c99
 8003c20:	08003cad 	.word	0x08003cad
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c2a:	f043 0301 	orr.w	r3, r3, #1
 8003c2e:	b2da      	uxtb	r2, r3
 8003c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3a:	699b      	ldr	r3, [r3, #24]
 8003c3c:	18d1      	adds	r1, r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6a3a      	ldr	r2, [r7, #32]
 8003c42:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c44:	f7ff ff78 	bl	8003b38 <prvInsertTimerInActiveList>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d069      	beq.n	8003d22 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c50:	6a1b      	ldr	r3, [r3, #32]
 8003c52:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c54:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c5c:	f003 0304 	and.w	r3, r3, #4
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d05e      	beq.n	8003d22 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c68:	699b      	ldr	r3, [r3, #24]
 8003c6a:	441a      	add	r2, r3
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	9300      	str	r3, [sp, #0]
 8003c70:	2300      	movs	r3, #0
 8003c72:	2100      	movs	r1, #0
 8003c74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c76:	f7ff fe21 	bl	80038bc <xTimerGenericCommand>
 8003c7a:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d14f      	bne.n	8003d22 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8003c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c86:	f383 8811 	msr	BASEPRI, r3
 8003c8a:	f3bf 8f6f 	isb	sy
 8003c8e:	f3bf 8f4f 	dsb	sy
 8003c92:	61bb      	str	r3, [r7, #24]
    }
 8003c94:	bf00      	nop
 8003c96:	e7fe      	b.n	8003c96 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c9e:	f023 0301 	bic.w	r3, r3, #1
 8003ca2:	b2da      	uxtb	r2, r3
 8003ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003caa:	e03a      	b.n	8003d22 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003cb2:	f043 0301 	orr.w	r3, r3, #1
 8003cb6:	b2da      	uxtb	r2, r3
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc6:	699b      	ldr	r3, [r3, #24]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d10a      	bne.n	8003ce2 <prvProcessReceivedCommands+0x126>
        __asm volatile
 8003ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cd0:	f383 8811 	msr	BASEPRI, r3
 8003cd4:	f3bf 8f6f 	isb	sy
 8003cd8:	f3bf 8f4f 	dsb	sy
 8003cdc:	617b      	str	r3, [r7, #20]
    }
 8003cde:	bf00      	nop
 8003ce0:	e7fe      	b.n	8003ce0 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce4:	699a      	ldr	r2, [r3, #24]
 8003ce6:	6a3b      	ldr	r3, [r7, #32]
 8003ce8:	18d1      	adds	r1, r2, r3
 8003cea:	6a3b      	ldr	r3, [r7, #32]
 8003cec:	6a3a      	ldr	r2, [r7, #32]
 8003cee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003cf0:	f7ff ff22 	bl	8003b38 <prvInsertTimerInActiveList>
                        break;
 8003cf4:	e015      	b.n	8003d22 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d103      	bne.n	8003d0c <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8003d04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d06:	f000 fbe9 	bl	80044dc <vPortFree>
 8003d0a:	e00a      	b.n	8003d22 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d12:	f023 0301 	bic.w	r3, r3, #1
 8003d16:	b2da      	uxtb	r2, r3
 8003d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003d1e:	e000      	b.n	8003d22 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003d20:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003d22:	4b08      	ldr	r3, [pc, #32]	; (8003d44 <prvProcessReceivedCommands+0x188>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f107 0108 	add.w	r1, r7, #8
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7fe fcf5 	bl	800271c <xQueueReceive>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f47f af45 	bne.w	8003bc4 <prvProcessReceivedCommands+0x8>
        }
    }
 8003d3a:	bf00      	nop
 8003d3c:	bf00      	nop
 8003d3e:	3728      	adds	r7, #40	; 0x28
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	20000258 	.word	0x20000258

08003d48 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b088      	sub	sp, #32
 8003d4c:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003d4e:	e048      	b.n	8003de2 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d50:	4b2d      	ldr	r3, [pc, #180]	; (8003e08 <prvSwitchTimerLists+0xc0>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d5a:	4b2b      	ldr	r3, [pc, #172]	; (8003e08 <prvSwitchTimerLists+0xc0>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	3304      	adds	r3, #4
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f7fe fa1b 	bl	80021a4 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	68f8      	ldr	r0, [r7, #12]
 8003d74:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d7c:	f003 0304 	and.w	r3, r3, #4
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d02e      	beq.n	8003de2 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	693a      	ldr	r2, [r7, #16]
 8003d8a:	4413      	add	r3, r2
 8003d8c:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8003d8e:	68ba      	ldr	r2, [r7, #8]
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d90e      	bls.n	8003db4 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	68ba      	ldr	r2, [r7, #8]
 8003d9a:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003da2:	4b19      	ldr	r3, [pc, #100]	; (8003e08 <prvSwitchTimerLists+0xc0>)
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	3304      	adds	r3, #4
 8003daa:	4619      	mov	r1, r3
 8003dac:	4610      	mov	r0, r2
 8003dae:	f7fe f9c0 	bl	8002132 <vListInsert>
 8003db2:	e016      	b.n	8003de2 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003db4:	2300      	movs	r3, #0
 8003db6:	9300      	str	r3, [sp, #0]
 8003db8:	2300      	movs	r3, #0
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	2100      	movs	r1, #0
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f7ff fd7c 	bl	80038bc <xTimerGenericCommand>
 8003dc4:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10a      	bne.n	8003de2 <prvSwitchTimerLists+0x9a>
        __asm volatile
 8003dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dd0:	f383 8811 	msr	BASEPRI, r3
 8003dd4:	f3bf 8f6f 	isb	sy
 8003dd8:	f3bf 8f4f 	dsb	sy
 8003ddc:	603b      	str	r3, [r7, #0]
    }
 8003dde:	bf00      	nop
 8003de0:	e7fe      	b.n	8003de0 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003de2:	4b09      	ldr	r3, [pc, #36]	; (8003e08 <prvSwitchTimerLists+0xc0>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1b1      	bne.n	8003d50 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8003dec:	4b06      	ldr	r3, [pc, #24]	; (8003e08 <prvSwitchTimerLists+0xc0>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8003df2:	4b06      	ldr	r3, [pc, #24]	; (8003e0c <prvSwitchTimerLists+0xc4>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a04      	ldr	r2, [pc, #16]	; (8003e08 <prvSwitchTimerLists+0xc0>)
 8003df8:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003dfa:	4a04      	ldr	r2, [pc, #16]	; (8003e0c <prvSwitchTimerLists+0xc4>)
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	6013      	str	r3, [r2, #0]
    }
 8003e00:	bf00      	nop
 8003e02:	3718      	adds	r7, #24
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	20000250 	.word	0x20000250
 8003e0c:	20000254 	.word	0x20000254

08003e10 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003e14:	f000 f960 	bl	80040d8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003e18:	4b12      	ldr	r3, [pc, #72]	; (8003e64 <prvCheckForValidListAndQueue+0x54>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d11d      	bne.n	8003e5c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003e20:	4811      	ldr	r0, [pc, #68]	; (8003e68 <prvCheckForValidListAndQueue+0x58>)
 8003e22:	f7fe f935 	bl	8002090 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003e26:	4811      	ldr	r0, [pc, #68]	; (8003e6c <prvCheckForValidListAndQueue+0x5c>)
 8003e28:	f7fe f932 	bl	8002090 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003e2c:	4b10      	ldr	r3, [pc, #64]	; (8003e70 <prvCheckForValidListAndQueue+0x60>)
 8003e2e:	4a0e      	ldr	r2, [pc, #56]	; (8003e68 <prvCheckForValidListAndQueue+0x58>)
 8003e30:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003e32:	4b10      	ldr	r3, [pc, #64]	; (8003e74 <prvCheckForValidListAndQueue+0x64>)
 8003e34:	4a0d      	ldr	r2, [pc, #52]	; (8003e6c <prvCheckForValidListAndQueue+0x5c>)
 8003e36:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003e38:	2200      	movs	r2, #0
 8003e3a:	210c      	movs	r1, #12
 8003e3c:	200a      	movs	r0, #10
 8003e3e:	f7fe fa43 	bl	80022c8 <xQueueGenericCreate>
 8003e42:	4603      	mov	r3, r0
 8003e44:	4a07      	ldr	r2, [pc, #28]	; (8003e64 <prvCheckForValidListAndQueue+0x54>)
 8003e46:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8003e48:	4b06      	ldr	r3, [pc, #24]	; (8003e64 <prvCheckForValidListAndQueue+0x54>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d005      	beq.n	8003e5c <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003e50:	4b04      	ldr	r3, [pc, #16]	; (8003e64 <prvCheckForValidListAndQueue+0x54>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4908      	ldr	r1, [pc, #32]	; (8003e78 <prvCheckForValidListAndQueue+0x68>)
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7fe fe50 	bl	8002afc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003e5c:	f000 f96c 	bl	8004138 <vPortExitCritical>
    }
 8003e60:	bf00      	nop
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	20000258 	.word	0x20000258
 8003e68:	20000228 	.word	0x20000228
 8003e6c:	2000023c 	.word	0x2000023c
 8003e70:	20000250 	.word	0x20000250
 8003e74:	20000254 	.word	0x20000254
 8003e78:	08005730 	.word	0x08005730

08003e7c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	3b04      	subs	r3, #4
 8003e8c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003e94:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	3b04      	subs	r3, #4
 8003e9a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	f023 0201 	bic.w	r2, r3, #1
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	3b04      	subs	r3, #4
 8003eaa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003eac:	4a0c      	ldr	r2, [pc, #48]	; (8003ee0 <pxPortInitialiseStack+0x64>)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	3b14      	subs	r3, #20
 8003eb6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	3b04      	subs	r3, #4
 8003ec2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f06f 0202 	mvn.w	r2, #2
 8003eca:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	3b20      	subs	r3, #32
 8003ed0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3714      	adds	r7, #20
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	08003ee5 	.word	0x08003ee5

08003ee4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b085      	sub	sp, #20
 8003ee8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003eea:	2300      	movs	r3, #0
 8003eec:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003eee:	4b12      	ldr	r3, [pc, #72]	; (8003f38 <prvTaskExitError+0x54>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef6:	d00a      	beq.n	8003f0e <prvTaskExitError+0x2a>
        __asm volatile
 8003ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003efc:	f383 8811 	msr	BASEPRI, r3
 8003f00:	f3bf 8f6f 	isb	sy
 8003f04:	f3bf 8f4f 	dsb	sy
 8003f08:	60fb      	str	r3, [r7, #12]
    }
 8003f0a:	bf00      	nop
 8003f0c:	e7fe      	b.n	8003f0c <prvTaskExitError+0x28>
        __asm volatile
 8003f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f12:	f383 8811 	msr	BASEPRI, r3
 8003f16:	f3bf 8f6f 	isb	sy
 8003f1a:	f3bf 8f4f 	dsb	sy
 8003f1e:	60bb      	str	r3, [r7, #8]
    }
 8003f20:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003f22:	bf00      	nop
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d0fc      	beq.n	8003f24 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003f2a:	bf00      	nop
 8003f2c:	bf00      	nop
 8003f2e:	3714      	adds	r7, #20
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr
 8003f38:	20000010 	.word	0x20000010
 8003f3c:	00000000 	.word	0x00000000

08003f40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003f40:	4b07      	ldr	r3, [pc, #28]	; (8003f60 <pxCurrentTCBConst2>)
 8003f42:	6819      	ldr	r1, [r3, #0]
 8003f44:	6808      	ldr	r0, [r1, #0]
 8003f46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f4a:	f380 8809 	msr	PSP, r0
 8003f4e:	f3bf 8f6f 	isb	sy
 8003f52:	f04f 0000 	mov.w	r0, #0
 8003f56:	f380 8811 	msr	BASEPRI, r0
 8003f5a:	4770      	bx	lr
 8003f5c:	f3af 8000 	nop.w

08003f60 <pxCurrentTCBConst2>:
 8003f60:	20000124 	.word	0x20000124
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003f64:	bf00      	nop
 8003f66:	bf00      	nop

08003f68 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003f68:	4808      	ldr	r0, [pc, #32]	; (8003f8c <prvPortStartFirstTask+0x24>)
 8003f6a:	6800      	ldr	r0, [r0, #0]
 8003f6c:	6800      	ldr	r0, [r0, #0]
 8003f6e:	f380 8808 	msr	MSP, r0
 8003f72:	f04f 0000 	mov.w	r0, #0
 8003f76:	f380 8814 	msr	CONTROL, r0
 8003f7a:	b662      	cpsie	i
 8003f7c:	b661      	cpsie	f
 8003f7e:	f3bf 8f4f 	dsb	sy
 8003f82:	f3bf 8f6f 	isb	sy
 8003f86:	df00      	svc	0
 8003f88:	bf00      	nop
 8003f8a:	0000      	.short	0x0000
 8003f8c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003f90:	bf00      	nop
 8003f92:	bf00      	nop

08003f94 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003f9a:	4b46      	ldr	r3, [pc, #280]	; (80040b4 <xPortStartScheduler+0x120>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a46      	ldr	r2, [pc, #280]	; (80040b8 <xPortStartScheduler+0x124>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d10a      	bne.n	8003fba <xPortStartScheduler+0x26>
        __asm volatile
 8003fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa8:	f383 8811 	msr	BASEPRI, r3
 8003fac:	f3bf 8f6f 	isb	sy
 8003fb0:	f3bf 8f4f 	dsb	sy
 8003fb4:	613b      	str	r3, [r7, #16]
    }
 8003fb6:	bf00      	nop
 8003fb8:	e7fe      	b.n	8003fb8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003fba:	4b3e      	ldr	r3, [pc, #248]	; (80040b4 <xPortStartScheduler+0x120>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a3f      	ldr	r2, [pc, #252]	; (80040bc <xPortStartScheduler+0x128>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d10a      	bne.n	8003fda <xPortStartScheduler+0x46>
        __asm volatile
 8003fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc8:	f383 8811 	msr	BASEPRI, r3
 8003fcc:	f3bf 8f6f 	isb	sy
 8003fd0:	f3bf 8f4f 	dsb	sy
 8003fd4:	60fb      	str	r3, [r7, #12]
    }
 8003fd6:	bf00      	nop
 8003fd8:	e7fe      	b.n	8003fd8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003fda:	4b39      	ldr	r3, [pc, #228]	; (80040c0 <xPortStartScheduler+0x12c>)
 8003fdc:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	22ff      	movs	r2, #255	; 0xff
 8003fea:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003ff4:	78fb      	ldrb	r3, [r7, #3]
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003ffc:	b2da      	uxtb	r2, r3
 8003ffe:	4b31      	ldr	r3, [pc, #196]	; (80040c4 <xPortStartScheduler+0x130>)
 8004000:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004002:	4b31      	ldr	r3, [pc, #196]	; (80040c8 <xPortStartScheduler+0x134>)
 8004004:	2207      	movs	r2, #7
 8004006:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004008:	e009      	b.n	800401e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800400a:	4b2f      	ldr	r3, [pc, #188]	; (80040c8 <xPortStartScheduler+0x134>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	3b01      	subs	r3, #1
 8004010:	4a2d      	ldr	r2, [pc, #180]	; (80040c8 <xPortStartScheduler+0x134>)
 8004012:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004014:	78fb      	ldrb	r3, [r7, #3]
 8004016:	b2db      	uxtb	r3, r3
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	b2db      	uxtb	r3, r3
 800401c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800401e:	78fb      	ldrb	r3, [r7, #3]
 8004020:	b2db      	uxtb	r3, r3
 8004022:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004026:	2b80      	cmp	r3, #128	; 0x80
 8004028:	d0ef      	beq.n	800400a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800402a:	4b27      	ldr	r3, [pc, #156]	; (80040c8 <xPortStartScheduler+0x134>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f1c3 0307 	rsb	r3, r3, #7
 8004032:	2b04      	cmp	r3, #4
 8004034:	d00a      	beq.n	800404c <xPortStartScheduler+0xb8>
        __asm volatile
 8004036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800403a:	f383 8811 	msr	BASEPRI, r3
 800403e:	f3bf 8f6f 	isb	sy
 8004042:	f3bf 8f4f 	dsb	sy
 8004046:	60bb      	str	r3, [r7, #8]
    }
 8004048:	bf00      	nop
 800404a:	e7fe      	b.n	800404a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800404c:	4b1e      	ldr	r3, [pc, #120]	; (80040c8 <xPortStartScheduler+0x134>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	021b      	lsls	r3, r3, #8
 8004052:	4a1d      	ldr	r2, [pc, #116]	; (80040c8 <xPortStartScheduler+0x134>)
 8004054:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004056:	4b1c      	ldr	r3, [pc, #112]	; (80040c8 <xPortStartScheduler+0x134>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800405e:	4a1a      	ldr	r2, [pc, #104]	; (80040c8 <xPortStartScheduler+0x134>)
 8004060:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	b2da      	uxtb	r2, r3
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800406a:	4b18      	ldr	r3, [pc, #96]	; (80040cc <xPortStartScheduler+0x138>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a17      	ldr	r2, [pc, #92]	; (80040cc <xPortStartScheduler+0x138>)
 8004070:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004074:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004076:	4b15      	ldr	r3, [pc, #84]	; (80040cc <xPortStartScheduler+0x138>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a14      	ldr	r2, [pc, #80]	; (80040cc <xPortStartScheduler+0x138>)
 800407c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004080:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004082:	f000 f8db 	bl	800423c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004086:	4b12      	ldr	r3, [pc, #72]	; (80040d0 <xPortStartScheduler+0x13c>)
 8004088:	2200      	movs	r2, #0
 800408a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800408c:	f000 f8fa 	bl	8004284 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004090:	4b10      	ldr	r3, [pc, #64]	; (80040d4 <xPortStartScheduler+0x140>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a0f      	ldr	r2, [pc, #60]	; (80040d4 <xPortStartScheduler+0x140>)
 8004096:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800409a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800409c:	f7ff ff64 	bl	8003f68 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80040a0:	f7ff f894 	bl	80031cc <vTaskSwitchContext>
    prvTaskExitError();
 80040a4:	f7ff ff1e 	bl	8003ee4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3718      	adds	r7, #24
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	e000ed00 	.word	0xe000ed00
 80040b8:	410fc271 	.word	0x410fc271
 80040bc:	410fc270 	.word	0x410fc270
 80040c0:	e000e400 	.word	0xe000e400
 80040c4:	20000264 	.word	0x20000264
 80040c8:	20000268 	.word	0x20000268
 80040cc:	e000ed20 	.word	0xe000ed20
 80040d0:	20000010 	.word	0x20000010
 80040d4:	e000ef34 	.word	0xe000ef34

080040d8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
        __asm volatile
 80040de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e2:	f383 8811 	msr	BASEPRI, r3
 80040e6:	f3bf 8f6f 	isb	sy
 80040ea:	f3bf 8f4f 	dsb	sy
 80040ee:	607b      	str	r3, [r7, #4]
    }
 80040f0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80040f2:	4b0f      	ldr	r3, [pc, #60]	; (8004130 <vPortEnterCritical+0x58>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	3301      	adds	r3, #1
 80040f8:	4a0d      	ldr	r2, [pc, #52]	; (8004130 <vPortEnterCritical+0x58>)
 80040fa:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80040fc:	4b0c      	ldr	r3, [pc, #48]	; (8004130 <vPortEnterCritical+0x58>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d10f      	bne.n	8004124 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004104:	4b0b      	ldr	r3, [pc, #44]	; (8004134 <vPortEnterCritical+0x5c>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00a      	beq.n	8004124 <vPortEnterCritical+0x4c>
        __asm volatile
 800410e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004112:	f383 8811 	msr	BASEPRI, r3
 8004116:	f3bf 8f6f 	isb	sy
 800411a:	f3bf 8f4f 	dsb	sy
 800411e:	603b      	str	r3, [r7, #0]
    }
 8004120:	bf00      	nop
 8004122:	e7fe      	b.n	8004122 <vPortEnterCritical+0x4a>
    }
}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr
 8004130:	20000010 	.word	0x20000010
 8004134:	e000ed04 	.word	0xe000ed04

08004138 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800413e:	4b12      	ldr	r3, [pc, #72]	; (8004188 <vPortExitCritical+0x50>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10a      	bne.n	800415c <vPortExitCritical+0x24>
        __asm volatile
 8004146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800414a:	f383 8811 	msr	BASEPRI, r3
 800414e:	f3bf 8f6f 	isb	sy
 8004152:	f3bf 8f4f 	dsb	sy
 8004156:	607b      	str	r3, [r7, #4]
    }
 8004158:	bf00      	nop
 800415a:	e7fe      	b.n	800415a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800415c:	4b0a      	ldr	r3, [pc, #40]	; (8004188 <vPortExitCritical+0x50>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	3b01      	subs	r3, #1
 8004162:	4a09      	ldr	r2, [pc, #36]	; (8004188 <vPortExitCritical+0x50>)
 8004164:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004166:	4b08      	ldr	r3, [pc, #32]	; (8004188 <vPortExitCritical+0x50>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d105      	bne.n	800417a <vPortExitCritical+0x42>
 800416e:	2300      	movs	r3, #0
 8004170:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	f383 8811 	msr	BASEPRI, r3
    }
 8004178:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800417a:	bf00      	nop
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	20000010 	.word	0x20000010
 800418c:	00000000 	.word	0x00000000

08004190 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004190:	f3ef 8009 	mrs	r0, PSP
 8004194:	f3bf 8f6f 	isb	sy
 8004198:	4b15      	ldr	r3, [pc, #84]	; (80041f0 <pxCurrentTCBConst>)
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	f01e 0f10 	tst.w	lr, #16
 80041a0:	bf08      	it	eq
 80041a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80041a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041aa:	6010      	str	r0, [r2, #0]
 80041ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80041b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80041b4:	f380 8811 	msr	BASEPRI, r0
 80041b8:	f3bf 8f4f 	dsb	sy
 80041bc:	f3bf 8f6f 	isb	sy
 80041c0:	f7ff f804 	bl	80031cc <vTaskSwitchContext>
 80041c4:	f04f 0000 	mov.w	r0, #0
 80041c8:	f380 8811 	msr	BASEPRI, r0
 80041cc:	bc09      	pop	{r0, r3}
 80041ce:	6819      	ldr	r1, [r3, #0]
 80041d0:	6808      	ldr	r0, [r1, #0]
 80041d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041d6:	f01e 0f10 	tst.w	lr, #16
 80041da:	bf08      	it	eq
 80041dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80041e0:	f380 8809 	msr	PSP, r0
 80041e4:	f3bf 8f6f 	isb	sy
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	f3af 8000 	nop.w

080041f0 <pxCurrentTCBConst>:
 80041f0:	20000124 	.word	0x20000124
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80041f4:	bf00      	nop
 80041f6:	bf00      	nop

080041f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
        __asm volatile
 80041fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004202:	f383 8811 	msr	BASEPRI, r3
 8004206:	f3bf 8f6f 	isb	sy
 800420a:	f3bf 8f4f 	dsb	sy
 800420e:	607b      	str	r3, [r7, #4]
    }
 8004210:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004212:	f7fe ff23 	bl	800305c <xTaskIncrementTick>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d003      	beq.n	8004224 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800421c:	4b06      	ldr	r3, [pc, #24]	; (8004238 <SysTick_Handler+0x40>)
 800421e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004222:	601a      	str	r2, [r3, #0]
 8004224:	2300      	movs	r3, #0
 8004226:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	f383 8811 	msr	BASEPRI, r3
    }
 800422e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8004230:	bf00      	nop
 8004232:	3708      	adds	r7, #8
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	e000ed04 	.word	0xe000ed04

0800423c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800423c:	b480      	push	{r7}
 800423e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004240:	4b0b      	ldr	r3, [pc, #44]	; (8004270 <vPortSetupTimerInterrupt+0x34>)
 8004242:	2200      	movs	r2, #0
 8004244:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004246:	4b0b      	ldr	r3, [pc, #44]	; (8004274 <vPortSetupTimerInterrupt+0x38>)
 8004248:	2200      	movs	r2, #0
 800424a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800424c:	4b0a      	ldr	r3, [pc, #40]	; (8004278 <vPortSetupTimerInterrupt+0x3c>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a0a      	ldr	r2, [pc, #40]	; (800427c <vPortSetupTimerInterrupt+0x40>)
 8004252:	fba2 2303 	umull	r2, r3, r2, r3
 8004256:	099b      	lsrs	r3, r3, #6
 8004258:	4a09      	ldr	r2, [pc, #36]	; (8004280 <vPortSetupTimerInterrupt+0x44>)
 800425a:	3b01      	subs	r3, #1
 800425c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800425e:	4b04      	ldr	r3, [pc, #16]	; (8004270 <vPortSetupTimerInterrupt+0x34>)
 8004260:	2207      	movs	r2, #7
 8004262:	601a      	str	r2, [r3, #0]
}
 8004264:	bf00      	nop
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop
 8004270:	e000e010 	.word	0xe000e010
 8004274:	e000e018 	.word	0xe000e018
 8004278:	20000000 	.word	0x20000000
 800427c:	10624dd3 	.word	0x10624dd3
 8004280:	e000e014 	.word	0xe000e014

08004284 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004284:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004294 <vPortEnableVFP+0x10>
 8004288:	6801      	ldr	r1, [r0, #0]
 800428a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800428e:	6001      	str	r1, [r0, #0]
 8004290:	4770      	bx	lr
 8004292:	0000      	.short	0x0000
 8004294:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004298:	bf00      	nop
 800429a:	bf00      	nop

0800429c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80042a2:	f3ef 8305 	mrs	r3, IPSR
 80042a6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2b0f      	cmp	r3, #15
 80042ac:	d914      	bls.n	80042d8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80042ae:	4a17      	ldr	r2, [pc, #92]	; (800430c <vPortValidateInterruptPriority+0x70>)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4413      	add	r3, r2
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80042b8:	4b15      	ldr	r3, [pc, #84]	; (8004310 <vPortValidateInterruptPriority+0x74>)
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	7afa      	ldrb	r2, [r7, #11]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d20a      	bcs.n	80042d8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 80042c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c6:	f383 8811 	msr	BASEPRI, r3
 80042ca:	f3bf 8f6f 	isb	sy
 80042ce:	f3bf 8f4f 	dsb	sy
 80042d2:	607b      	str	r3, [r7, #4]
    }
 80042d4:	bf00      	nop
 80042d6:	e7fe      	b.n	80042d6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80042d8:	4b0e      	ldr	r3, [pc, #56]	; (8004314 <vPortValidateInterruptPriority+0x78>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80042e0:	4b0d      	ldr	r3, [pc, #52]	; (8004318 <vPortValidateInterruptPriority+0x7c>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d90a      	bls.n	80042fe <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80042e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ec:	f383 8811 	msr	BASEPRI, r3
 80042f0:	f3bf 8f6f 	isb	sy
 80042f4:	f3bf 8f4f 	dsb	sy
 80042f8:	603b      	str	r3, [r7, #0]
    }
 80042fa:	bf00      	nop
 80042fc:	e7fe      	b.n	80042fc <vPortValidateInterruptPriority+0x60>
    }
 80042fe:	bf00      	nop
 8004300:	3714      	adds	r7, #20
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	e000e3f0 	.word	0xe000e3f0
 8004310:	20000264 	.word	0x20000264
 8004314:	e000ed0c 	.word	0xe000ed0c
 8004318:	20000268 	.word	0x20000268

0800431c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b08a      	sub	sp, #40	; 0x28
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004324:	2300      	movs	r3, #0
 8004326:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8004328:	f7fe fdde 	bl	8002ee8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800432c:	4b65      	ldr	r3, [pc, #404]	; (80044c4 <pvPortMalloc+0x1a8>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d101      	bne.n	8004338 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004334:	f000 f934 	bl	80045a0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004338:	4b63      	ldr	r3, [pc, #396]	; (80044c8 <pvPortMalloc+0x1ac>)
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4013      	ands	r3, r2
 8004340:	2b00      	cmp	r3, #0
 8004342:	f040 80a7 	bne.w	8004494 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d02d      	beq.n	80043a8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800434c:	2208      	movs	r2, #8
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	429a      	cmp	r2, r3
 8004356:	d227      	bcs.n	80043a8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8004358:	2208      	movs	r2, #8
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4413      	add	r3, r2
 800435e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f003 0307 	and.w	r3, r3, #7
 8004366:	2b00      	cmp	r3, #0
 8004368:	d021      	beq.n	80043ae <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f023 0307 	bic.w	r3, r3, #7
 8004370:	3308      	adds	r3, #8
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	429a      	cmp	r2, r3
 8004376:	d214      	bcs.n	80043a2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f023 0307 	bic.w	r3, r3, #7
 800437e:	3308      	adds	r3, #8
 8004380:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f003 0307 	and.w	r3, r3, #7
 8004388:	2b00      	cmp	r3, #0
 800438a:	d010      	beq.n	80043ae <pvPortMalloc+0x92>
        __asm volatile
 800438c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004390:	f383 8811 	msr	BASEPRI, r3
 8004394:	f3bf 8f6f 	isb	sy
 8004398:	f3bf 8f4f 	dsb	sy
 800439c:	617b      	str	r3, [r7, #20]
    }
 800439e:	bf00      	nop
 80043a0:	e7fe      	b.n	80043a0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80043a2:	2300      	movs	r3, #0
 80043a4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80043a6:	e002      	b.n	80043ae <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80043a8:	2300      	movs	r3, #0
 80043aa:	607b      	str	r3, [r7, #4]
 80043ac:	e000      	b.n	80043b0 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80043ae:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d06e      	beq.n	8004494 <pvPortMalloc+0x178>
 80043b6:	4b45      	ldr	r3, [pc, #276]	; (80044cc <pvPortMalloc+0x1b0>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d869      	bhi.n	8004494 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80043c0:	4b43      	ldr	r3, [pc, #268]	; (80044d0 <pvPortMalloc+0x1b4>)
 80043c2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80043c4:	4b42      	ldr	r3, [pc, #264]	; (80044d0 <pvPortMalloc+0x1b4>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80043ca:	e004      	b.n	80043d6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80043cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ce:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80043d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80043d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d903      	bls.n	80043e8 <pvPortMalloc+0xcc>
 80043e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d1f1      	bne.n	80043cc <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80043e8:	4b36      	ldr	r3, [pc, #216]	; (80044c4 <pvPortMalloc+0x1a8>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d050      	beq.n	8004494 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80043f2:	6a3b      	ldr	r3, [r7, #32]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2208      	movs	r2, #8
 80043f8:	4413      	add	r3, r2
 80043fa:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80043fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	6a3b      	ldr	r3, [r7, #32]
 8004402:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004406:	685a      	ldr	r2, [r3, #4]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	1ad2      	subs	r2, r2, r3
 800440c:	2308      	movs	r3, #8
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	429a      	cmp	r2, r3
 8004412:	d91f      	bls.n	8004454 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004414:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4413      	add	r3, r2
 800441a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	f003 0307 	and.w	r3, r3, #7
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00a      	beq.n	800443c <pvPortMalloc+0x120>
        __asm volatile
 8004426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800442a:	f383 8811 	msr	BASEPRI, r3
 800442e:	f3bf 8f6f 	isb	sy
 8004432:	f3bf 8f4f 	dsb	sy
 8004436:	613b      	str	r3, [r7, #16]
    }
 8004438:	bf00      	nop
 800443a:	e7fe      	b.n	800443a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800443c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443e:	685a      	ldr	r2, [r3, #4]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	1ad2      	subs	r2, r2, r3
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800444e:	69b8      	ldr	r0, [r7, #24]
 8004450:	f000 f908 	bl	8004664 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004454:	4b1d      	ldr	r3, [pc, #116]	; (80044cc <pvPortMalloc+0x1b0>)
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	4a1b      	ldr	r2, [pc, #108]	; (80044cc <pvPortMalloc+0x1b0>)
 8004460:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004462:	4b1a      	ldr	r3, [pc, #104]	; (80044cc <pvPortMalloc+0x1b0>)
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	4b1b      	ldr	r3, [pc, #108]	; (80044d4 <pvPortMalloc+0x1b8>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	429a      	cmp	r2, r3
 800446c:	d203      	bcs.n	8004476 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800446e:	4b17      	ldr	r3, [pc, #92]	; (80044cc <pvPortMalloc+0x1b0>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a18      	ldr	r2, [pc, #96]	; (80044d4 <pvPortMalloc+0x1b8>)
 8004474:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	4b13      	ldr	r3, [pc, #76]	; (80044c8 <pvPortMalloc+0x1ac>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	431a      	orrs	r2, r3
 8004480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004482:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004486:	2200      	movs	r2, #0
 8004488:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800448a:	4b13      	ldr	r3, [pc, #76]	; (80044d8 <pvPortMalloc+0x1bc>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	3301      	adds	r3, #1
 8004490:	4a11      	ldr	r2, [pc, #68]	; (80044d8 <pvPortMalloc+0x1bc>)
 8004492:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004494:	f7fe fd36 	bl	8002f04 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004498:	69fb      	ldr	r3, [r7, #28]
 800449a:	f003 0307 	and.w	r3, r3, #7
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00a      	beq.n	80044b8 <pvPortMalloc+0x19c>
        __asm volatile
 80044a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a6:	f383 8811 	msr	BASEPRI, r3
 80044aa:	f3bf 8f6f 	isb	sy
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	60fb      	str	r3, [r7, #12]
    }
 80044b4:	bf00      	nop
 80044b6:	e7fe      	b.n	80044b6 <pvPortMalloc+0x19a>
    return pvReturn;
 80044b8:	69fb      	ldr	r3, [r7, #28]
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3728      	adds	r7, #40	; 0x28
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	20012e74 	.word	0x20012e74
 80044c8:	20012e88 	.word	0x20012e88
 80044cc:	20012e78 	.word	0x20012e78
 80044d0:	20012e6c 	.word	0x20012e6c
 80044d4:	20012e7c 	.word	0x20012e7c
 80044d8:	20012e80 	.word	0x20012e80

080044dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b086      	sub	sp, #24
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d04d      	beq.n	800458a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80044ee:	2308      	movs	r3, #8
 80044f0:	425b      	negs	r3, r3
 80044f2:	697a      	ldr	r2, [r7, #20]
 80044f4:	4413      	add	r3, r2
 80044f6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	685a      	ldr	r2, [r3, #4]
 8004500:	4b24      	ldr	r3, [pc, #144]	; (8004594 <vPortFree+0xb8>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4013      	ands	r3, r2
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10a      	bne.n	8004520 <vPortFree+0x44>
        __asm volatile
 800450a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800450e:	f383 8811 	msr	BASEPRI, r3
 8004512:	f3bf 8f6f 	isb	sy
 8004516:	f3bf 8f4f 	dsb	sy
 800451a:	60fb      	str	r3, [r7, #12]
    }
 800451c:	bf00      	nop
 800451e:	e7fe      	b.n	800451e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00a      	beq.n	800453e <vPortFree+0x62>
        __asm volatile
 8004528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800452c:	f383 8811 	msr	BASEPRI, r3
 8004530:	f3bf 8f6f 	isb	sy
 8004534:	f3bf 8f4f 	dsb	sy
 8004538:	60bb      	str	r3, [r7, #8]
    }
 800453a:	bf00      	nop
 800453c:	e7fe      	b.n	800453c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	685a      	ldr	r2, [r3, #4]
 8004542:	4b14      	ldr	r3, [pc, #80]	; (8004594 <vPortFree+0xb8>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4013      	ands	r3, r2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d01e      	beq.n	800458a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d11a      	bne.n	800458a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	685a      	ldr	r2, [r3, #4]
 8004558:	4b0e      	ldr	r3, [pc, #56]	; (8004594 <vPortFree+0xb8>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	43db      	mvns	r3, r3
 800455e:	401a      	ands	r2, r3
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004564:	f7fe fcc0 	bl	8002ee8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	4b0a      	ldr	r3, [pc, #40]	; (8004598 <vPortFree+0xbc>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4413      	add	r3, r2
 8004572:	4a09      	ldr	r2, [pc, #36]	; (8004598 <vPortFree+0xbc>)
 8004574:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004576:	6938      	ldr	r0, [r7, #16]
 8004578:	f000 f874 	bl	8004664 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800457c:	4b07      	ldr	r3, [pc, #28]	; (800459c <vPortFree+0xc0>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	3301      	adds	r3, #1
 8004582:	4a06      	ldr	r2, [pc, #24]	; (800459c <vPortFree+0xc0>)
 8004584:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004586:	f7fe fcbd 	bl	8002f04 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800458a:	bf00      	nop
 800458c:	3718      	adds	r7, #24
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	20012e88 	.word	0x20012e88
 8004598:	20012e78 	.word	0x20012e78
 800459c:	20012e84 	.word	0x20012e84

080045a0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80045a0:	b480      	push	{r7}
 80045a2:	b085      	sub	sp, #20
 80045a4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80045a6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80045aa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80045ac:	4b27      	ldr	r3, [pc, #156]	; (800464c <prvHeapInit+0xac>)
 80045ae:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f003 0307 	and.w	r3, r3, #7
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00c      	beq.n	80045d4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	3307      	adds	r3, #7
 80045be:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f023 0307 	bic.w	r3, r3, #7
 80045c6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80045c8:	68ba      	ldr	r2, [r7, #8]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	4a1f      	ldr	r2, [pc, #124]	; (800464c <prvHeapInit+0xac>)
 80045d0:	4413      	add	r3, r2
 80045d2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80045d8:	4a1d      	ldr	r2, [pc, #116]	; (8004650 <prvHeapInit+0xb0>)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80045de:	4b1c      	ldr	r3, [pc, #112]	; (8004650 <prvHeapInit+0xb0>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	68ba      	ldr	r2, [r7, #8]
 80045e8:	4413      	add	r3, r2
 80045ea:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80045ec:	2208      	movs	r2, #8
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	1a9b      	subs	r3, r3, r2
 80045f2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f023 0307 	bic.w	r3, r3, #7
 80045fa:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4a15      	ldr	r2, [pc, #84]	; (8004654 <prvHeapInit+0xb4>)
 8004600:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004602:	4b14      	ldr	r3, [pc, #80]	; (8004654 <prvHeapInit+0xb4>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	2200      	movs	r2, #0
 8004608:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800460a:	4b12      	ldr	r3, [pc, #72]	; (8004654 <prvHeapInit+0xb4>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2200      	movs	r2, #0
 8004610:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	1ad2      	subs	r2, r2, r3
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004620:	4b0c      	ldr	r3, [pc, #48]	; (8004654 <prvHeapInit+0xb4>)
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	4a0a      	ldr	r2, [pc, #40]	; (8004658 <prvHeapInit+0xb8>)
 800462e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	4a09      	ldr	r2, [pc, #36]	; (800465c <prvHeapInit+0xbc>)
 8004636:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004638:	4b09      	ldr	r3, [pc, #36]	; (8004660 <prvHeapInit+0xc0>)
 800463a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800463e:	601a      	str	r2, [r3, #0]
}
 8004640:	bf00      	nop
 8004642:	3714      	adds	r7, #20
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr
 800464c:	2000026c 	.word	0x2000026c
 8004650:	20012e6c 	.word	0x20012e6c
 8004654:	20012e74 	.word	0x20012e74
 8004658:	20012e7c 	.word	0x20012e7c
 800465c:	20012e78 	.word	0x20012e78
 8004660:	20012e88 	.word	0x20012e88

08004664 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800466c:	4b28      	ldr	r3, [pc, #160]	; (8004710 <prvInsertBlockIntoFreeList+0xac>)
 800466e:	60fb      	str	r3, [r7, #12]
 8004670:	e002      	b.n	8004678 <prvInsertBlockIntoFreeList+0x14>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	60fb      	str	r3, [r7, #12]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	429a      	cmp	r2, r3
 8004680:	d8f7      	bhi.n	8004672 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	68ba      	ldr	r2, [r7, #8]
 800468c:	4413      	add	r3, r2
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	429a      	cmp	r2, r3
 8004692:	d108      	bne.n	80046a6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	685a      	ldr	r2, [r3, #4]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	441a      	add	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	68ba      	ldr	r2, [r7, #8]
 80046b0:	441a      	add	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d118      	bne.n	80046ec <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	4b15      	ldr	r3, [pc, #84]	; (8004714 <prvInsertBlockIntoFreeList+0xb0>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d00d      	beq.n	80046e2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685a      	ldr	r2, [r3, #4]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	441a      	add	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	601a      	str	r2, [r3, #0]
 80046e0:	e008      	b.n	80046f4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80046e2:	4b0c      	ldr	r3, [pc, #48]	; (8004714 <prvInsertBlockIntoFreeList+0xb0>)
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	601a      	str	r2, [r3, #0]
 80046ea:	e003      	b.n	80046f4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80046f4:	68fa      	ldr	r2, [r7, #12]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d002      	beq.n	8004702 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004702:	bf00      	nop
 8004704:	3714      	adds	r7, #20
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	20012e6c 	.word	0x20012e6c
 8004714:	20012e74 	.word	0x20012e74

08004718 <__libc_init_array>:
 8004718:	b570      	push	{r4, r5, r6, lr}
 800471a:	4d0d      	ldr	r5, [pc, #52]	; (8004750 <__libc_init_array+0x38>)
 800471c:	4c0d      	ldr	r4, [pc, #52]	; (8004754 <__libc_init_array+0x3c>)
 800471e:	1b64      	subs	r4, r4, r5
 8004720:	10a4      	asrs	r4, r4, #2
 8004722:	2600      	movs	r6, #0
 8004724:	42a6      	cmp	r6, r4
 8004726:	d109      	bne.n	800473c <__libc_init_array+0x24>
 8004728:	4d0b      	ldr	r5, [pc, #44]	; (8004758 <__libc_init_array+0x40>)
 800472a:	4c0c      	ldr	r4, [pc, #48]	; (800475c <__libc_init_array+0x44>)
 800472c:	f000 ffca 	bl	80056c4 <_init>
 8004730:	1b64      	subs	r4, r4, r5
 8004732:	10a4      	asrs	r4, r4, #2
 8004734:	2600      	movs	r6, #0
 8004736:	42a6      	cmp	r6, r4
 8004738:	d105      	bne.n	8004746 <__libc_init_array+0x2e>
 800473a:	bd70      	pop	{r4, r5, r6, pc}
 800473c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004740:	4798      	blx	r3
 8004742:	3601      	adds	r6, #1
 8004744:	e7ee      	b.n	8004724 <__libc_init_array+0xc>
 8004746:	f855 3b04 	ldr.w	r3, [r5], #4
 800474a:	4798      	blx	r3
 800474c:	3601      	adds	r6, #1
 800474e:	e7f2      	b.n	8004736 <__libc_init_array+0x1e>
 8004750:	08005818 	.word	0x08005818
 8004754:	08005818 	.word	0x08005818
 8004758:	08005818 	.word	0x08005818
 800475c:	0800581c 	.word	0x0800581c

08004760 <memcpy>:
 8004760:	440a      	add	r2, r1
 8004762:	4291      	cmp	r1, r2
 8004764:	f100 33ff 	add.w	r3, r0, #4294967295
 8004768:	d100      	bne.n	800476c <memcpy+0xc>
 800476a:	4770      	bx	lr
 800476c:	b510      	push	{r4, lr}
 800476e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004772:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004776:	4291      	cmp	r1, r2
 8004778:	d1f9      	bne.n	800476e <memcpy+0xe>
 800477a:	bd10      	pop	{r4, pc}

0800477c <memset>:
 800477c:	4402      	add	r2, r0
 800477e:	4603      	mov	r3, r0
 8004780:	4293      	cmp	r3, r2
 8004782:	d100      	bne.n	8004786 <memset+0xa>
 8004784:	4770      	bx	lr
 8004786:	f803 1b01 	strb.w	r1, [r3], #1
 800478a:	e7f9      	b.n	8004780 <memset+0x4>

0800478c <iprintf>:
 800478c:	b40f      	push	{r0, r1, r2, r3}
 800478e:	4b0a      	ldr	r3, [pc, #40]	; (80047b8 <iprintf+0x2c>)
 8004790:	b513      	push	{r0, r1, r4, lr}
 8004792:	681c      	ldr	r4, [r3, #0]
 8004794:	b124      	cbz	r4, 80047a0 <iprintf+0x14>
 8004796:	69a3      	ldr	r3, [r4, #24]
 8004798:	b913      	cbnz	r3, 80047a0 <iprintf+0x14>
 800479a:	4620      	mov	r0, r4
 800479c:	f000 f866 	bl	800486c <__sinit>
 80047a0:	ab05      	add	r3, sp, #20
 80047a2:	9a04      	ldr	r2, [sp, #16]
 80047a4:	68a1      	ldr	r1, [r4, #8]
 80047a6:	9301      	str	r3, [sp, #4]
 80047a8:	4620      	mov	r0, r4
 80047aa:	f000 f9bd 	bl	8004b28 <_vfiprintf_r>
 80047ae:	b002      	add	sp, #8
 80047b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047b4:	b004      	add	sp, #16
 80047b6:	4770      	bx	lr
 80047b8:	20000014 	.word	0x20000014

080047bc <std>:
 80047bc:	2300      	movs	r3, #0
 80047be:	b510      	push	{r4, lr}
 80047c0:	4604      	mov	r4, r0
 80047c2:	e9c0 3300 	strd	r3, r3, [r0]
 80047c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80047ca:	6083      	str	r3, [r0, #8]
 80047cc:	8181      	strh	r1, [r0, #12]
 80047ce:	6643      	str	r3, [r0, #100]	; 0x64
 80047d0:	81c2      	strh	r2, [r0, #14]
 80047d2:	6183      	str	r3, [r0, #24]
 80047d4:	4619      	mov	r1, r3
 80047d6:	2208      	movs	r2, #8
 80047d8:	305c      	adds	r0, #92	; 0x5c
 80047da:	f7ff ffcf 	bl	800477c <memset>
 80047de:	4b05      	ldr	r3, [pc, #20]	; (80047f4 <std+0x38>)
 80047e0:	6263      	str	r3, [r4, #36]	; 0x24
 80047e2:	4b05      	ldr	r3, [pc, #20]	; (80047f8 <std+0x3c>)
 80047e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80047e6:	4b05      	ldr	r3, [pc, #20]	; (80047fc <std+0x40>)
 80047e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80047ea:	4b05      	ldr	r3, [pc, #20]	; (8004800 <std+0x44>)
 80047ec:	6224      	str	r4, [r4, #32]
 80047ee:	6323      	str	r3, [r4, #48]	; 0x30
 80047f0:	bd10      	pop	{r4, pc}
 80047f2:	bf00      	nop
 80047f4:	080050d1 	.word	0x080050d1
 80047f8:	080050f3 	.word	0x080050f3
 80047fc:	0800512b 	.word	0x0800512b
 8004800:	0800514f 	.word	0x0800514f

08004804 <_cleanup_r>:
 8004804:	4901      	ldr	r1, [pc, #4]	; (800480c <_cleanup_r+0x8>)
 8004806:	f000 b8af 	b.w	8004968 <_fwalk_reent>
 800480a:	bf00      	nop
 800480c:	08005429 	.word	0x08005429

08004810 <__sfmoreglue>:
 8004810:	b570      	push	{r4, r5, r6, lr}
 8004812:	2268      	movs	r2, #104	; 0x68
 8004814:	1e4d      	subs	r5, r1, #1
 8004816:	4355      	muls	r5, r2
 8004818:	460e      	mov	r6, r1
 800481a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800481e:	f000 f8e5 	bl	80049ec <_malloc_r>
 8004822:	4604      	mov	r4, r0
 8004824:	b140      	cbz	r0, 8004838 <__sfmoreglue+0x28>
 8004826:	2100      	movs	r1, #0
 8004828:	e9c0 1600 	strd	r1, r6, [r0]
 800482c:	300c      	adds	r0, #12
 800482e:	60a0      	str	r0, [r4, #8]
 8004830:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004834:	f7ff ffa2 	bl	800477c <memset>
 8004838:	4620      	mov	r0, r4
 800483a:	bd70      	pop	{r4, r5, r6, pc}

0800483c <__sfp_lock_acquire>:
 800483c:	4801      	ldr	r0, [pc, #4]	; (8004844 <__sfp_lock_acquire+0x8>)
 800483e:	f000 b8b3 	b.w	80049a8 <__retarget_lock_acquire_recursive>
 8004842:	bf00      	nop
 8004844:	20012e8d 	.word	0x20012e8d

08004848 <__sfp_lock_release>:
 8004848:	4801      	ldr	r0, [pc, #4]	; (8004850 <__sfp_lock_release+0x8>)
 800484a:	f000 b8ae 	b.w	80049aa <__retarget_lock_release_recursive>
 800484e:	bf00      	nop
 8004850:	20012e8d 	.word	0x20012e8d

08004854 <__sinit_lock_acquire>:
 8004854:	4801      	ldr	r0, [pc, #4]	; (800485c <__sinit_lock_acquire+0x8>)
 8004856:	f000 b8a7 	b.w	80049a8 <__retarget_lock_acquire_recursive>
 800485a:	bf00      	nop
 800485c:	20012e8e 	.word	0x20012e8e

08004860 <__sinit_lock_release>:
 8004860:	4801      	ldr	r0, [pc, #4]	; (8004868 <__sinit_lock_release+0x8>)
 8004862:	f000 b8a2 	b.w	80049aa <__retarget_lock_release_recursive>
 8004866:	bf00      	nop
 8004868:	20012e8e 	.word	0x20012e8e

0800486c <__sinit>:
 800486c:	b510      	push	{r4, lr}
 800486e:	4604      	mov	r4, r0
 8004870:	f7ff fff0 	bl	8004854 <__sinit_lock_acquire>
 8004874:	69a3      	ldr	r3, [r4, #24]
 8004876:	b11b      	cbz	r3, 8004880 <__sinit+0x14>
 8004878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800487c:	f7ff bff0 	b.w	8004860 <__sinit_lock_release>
 8004880:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004884:	6523      	str	r3, [r4, #80]	; 0x50
 8004886:	4b13      	ldr	r3, [pc, #76]	; (80048d4 <__sinit+0x68>)
 8004888:	4a13      	ldr	r2, [pc, #76]	; (80048d8 <__sinit+0x6c>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	62a2      	str	r2, [r4, #40]	; 0x28
 800488e:	42a3      	cmp	r3, r4
 8004890:	bf04      	itt	eq
 8004892:	2301      	moveq	r3, #1
 8004894:	61a3      	streq	r3, [r4, #24]
 8004896:	4620      	mov	r0, r4
 8004898:	f000 f820 	bl	80048dc <__sfp>
 800489c:	6060      	str	r0, [r4, #4]
 800489e:	4620      	mov	r0, r4
 80048a0:	f000 f81c 	bl	80048dc <__sfp>
 80048a4:	60a0      	str	r0, [r4, #8]
 80048a6:	4620      	mov	r0, r4
 80048a8:	f000 f818 	bl	80048dc <__sfp>
 80048ac:	2200      	movs	r2, #0
 80048ae:	60e0      	str	r0, [r4, #12]
 80048b0:	2104      	movs	r1, #4
 80048b2:	6860      	ldr	r0, [r4, #4]
 80048b4:	f7ff ff82 	bl	80047bc <std>
 80048b8:	68a0      	ldr	r0, [r4, #8]
 80048ba:	2201      	movs	r2, #1
 80048bc:	2109      	movs	r1, #9
 80048be:	f7ff ff7d 	bl	80047bc <std>
 80048c2:	68e0      	ldr	r0, [r4, #12]
 80048c4:	2202      	movs	r2, #2
 80048c6:	2112      	movs	r1, #18
 80048c8:	f7ff ff78 	bl	80047bc <std>
 80048cc:	2301      	movs	r3, #1
 80048ce:	61a3      	str	r3, [r4, #24]
 80048d0:	e7d2      	b.n	8004878 <__sinit+0xc>
 80048d2:	bf00      	nop
 80048d4:	08005780 	.word	0x08005780
 80048d8:	08004805 	.word	0x08004805

080048dc <__sfp>:
 80048dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048de:	4607      	mov	r7, r0
 80048e0:	f7ff ffac 	bl	800483c <__sfp_lock_acquire>
 80048e4:	4b1e      	ldr	r3, [pc, #120]	; (8004960 <__sfp+0x84>)
 80048e6:	681e      	ldr	r6, [r3, #0]
 80048e8:	69b3      	ldr	r3, [r6, #24]
 80048ea:	b913      	cbnz	r3, 80048f2 <__sfp+0x16>
 80048ec:	4630      	mov	r0, r6
 80048ee:	f7ff ffbd 	bl	800486c <__sinit>
 80048f2:	3648      	adds	r6, #72	; 0x48
 80048f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80048f8:	3b01      	subs	r3, #1
 80048fa:	d503      	bpl.n	8004904 <__sfp+0x28>
 80048fc:	6833      	ldr	r3, [r6, #0]
 80048fe:	b30b      	cbz	r3, 8004944 <__sfp+0x68>
 8004900:	6836      	ldr	r6, [r6, #0]
 8004902:	e7f7      	b.n	80048f4 <__sfp+0x18>
 8004904:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004908:	b9d5      	cbnz	r5, 8004940 <__sfp+0x64>
 800490a:	4b16      	ldr	r3, [pc, #88]	; (8004964 <__sfp+0x88>)
 800490c:	60e3      	str	r3, [r4, #12]
 800490e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004912:	6665      	str	r5, [r4, #100]	; 0x64
 8004914:	f000 f847 	bl	80049a6 <__retarget_lock_init_recursive>
 8004918:	f7ff ff96 	bl	8004848 <__sfp_lock_release>
 800491c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004920:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004924:	6025      	str	r5, [r4, #0]
 8004926:	61a5      	str	r5, [r4, #24]
 8004928:	2208      	movs	r2, #8
 800492a:	4629      	mov	r1, r5
 800492c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004930:	f7ff ff24 	bl	800477c <memset>
 8004934:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004938:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800493c:	4620      	mov	r0, r4
 800493e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004940:	3468      	adds	r4, #104	; 0x68
 8004942:	e7d9      	b.n	80048f8 <__sfp+0x1c>
 8004944:	2104      	movs	r1, #4
 8004946:	4638      	mov	r0, r7
 8004948:	f7ff ff62 	bl	8004810 <__sfmoreglue>
 800494c:	4604      	mov	r4, r0
 800494e:	6030      	str	r0, [r6, #0]
 8004950:	2800      	cmp	r0, #0
 8004952:	d1d5      	bne.n	8004900 <__sfp+0x24>
 8004954:	f7ff ff78 	bl	8004848 <__sfp_lock_release>
 8004958:	230c      	movs	r3, #12
 800495a:	603b      	str	r3, [r7, #0]
 800495c:	e7ee      	b.n	800493c <__sfp+0x60>
 800495e:	bf00      	nop
 8004960:	08005780 	.word	0x08005780
 8004964:	ffff0001 	.word	0xffff0001

08004968 <_fwalk_reent>:
 8004968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800496c:	4606      	mov	r6, r0
 800496e:	4688      	mov	r8, r1
 8004970:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004974:	2700      	movs	r7, #0
 8004976:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800497a:	f1b9 0901 	subs.w	r9, r9, #1
 800497e:	d505      	bpl.n	800498c <_fwalk_reent+0x24>
 8004980:	6824      	ldr	r4, [r4, #0]
 8004982:	2c00      	cmp	r4, #0
 8004984:	d1f7      	bne.n	8004976 <_fwalk_reent+0xe>
 8004986:	4638      	mov	r0, r7
 8004988:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800498c:	89ab      	ldrh	r3, [r5, #12]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d907      	bls.n	80049a2 <_fwalk_reent+0x3a>
 8004992:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004996:	3301      	adds	r3, #1
 8004998:	d003      	beq.n	80049a2 <_fwalk_reent+0x3a>
 800499a:	4629      	mov	r1, r5
 800499c:	4630      	mov	r0, r6
 800499e:	47c0      	blx	r8
 80049a0:	4307      	orrs	r7, r0
 80049a2:	3568      	adds	r5, #104	; 0x68
 80049a4:	e7e9      	b.n	800497a <_fwalk_reent+0x12>

080049a6 <__retarget_lock_init_recursive>:
 80049a6:	4770      	bx	lr

080049a8 <__retarget_lock_acquire_recursive>:
 80049a8:	4770      	bx	lr

080049aa <__retarget_lock_release_recursive>:
 80049aa:	4770      	bx	lr

080049ac <sbrk_aligned>:
 80049ac:	b570      	push	{r4, r5, r6, lr}
 80049ae:	4e0e      	ldr	r6, [pc, #56]	; (80049e8 <sbrk_aligned+0x3c>)
 80049b0:	460c      	mov	r4, r1
 80049b2:	6831      	ldr	r1, [r6, #0]
 80049b4:	4605      	mov	r5, r0
 80049b6:	b911      	cbnz	r1, 80049be <sbrk_aligned+0x12>
 80049b8:	f000 fb7a 	bl	80050b0 <_sbrk_r>
 80049bc:	6030      	str	r0, [r6, #0]
 80049be:	4621      	mov	r1, r4
 80049c0:	4628      	mov	r0, r5
 80049c2:	f000 fb75 	bl	80050b0 <_sbrk_r>
 80049c6:	1c43      	adds	r3, r0, #1
 80049c8:	d00a      	beq.n	80049e0 <sbrk_aligned+0x34>
 80049ca:	1cc4      	adds	r4, r0, #3
 80049cc:	f024 0403 	bic.w	r4, r4, #3
 80049d0:	42a0      	cmp	r0, r4
 80049d2:	d007      	beq.n	80049e4 <sbrk_aligned+0x38>
 80049d4:	1a21      	subs	r1, r4, r0
 80049d6:	4628      	mov	r0, r5
 80049d8:	f000 fb6a 	bl	80050b0 <_sbrk_r>
 80049dc:	3001      	adds	r0, #1
 80049de:	d101      	bne.n	80049e4 <sbrk_aligned+0x38>
 80049e0:	f04f 34ff 	mov.w	r4, #4294967295
 80049e4:	4620      	mov	r0, r4
 80049e6:	bd70      	pop	{r4, r5, r6, pc}
 80049e8:	20012e94 	.word	0x20012e94

080049ec <_malloc_r>:
 80049ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049f0:	1ccd      	adds	r5, r1, #3
 80049f2:	f025 0503 	bic.w	r5, r5, #3
 80049f6:	3508      	adds	r5, #8
 80049f8:	2d0c      	cmp	r5, #12
 80049fa:	bf38      	it	cc
 80049fc:	250c      	movcc	r5, #12
 80049fe:	2d00      	cmp	r5, #0
 8004a00:	4607      	mov	r7, r0
 8004a02:	db01      	blt.n	8004a08 <_malloc_r+0x1c>
 8004a04:	42a9      	cmp	r1, r5
 8004a06:	d905      	bls.n	8004a14 <_malloc_r+0x28>
 8004a08:	230c      	movs	r3, #12
 8004a0a:	603b      	str	r3, [r7, #0]
 8004a0c:	2600      	movs	r6, #0
 8004a0e:	4630      	mov	r0, r6
 8004a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a14:	4e2e      	ldr	r6, [pc, #184]	; (8004ad0 <_malloc_r+0xe4>)
 8004a16:	f000 fdbb 	bl	8005590 <__malloc_lock>
 8004a1a:	6833      	ldr	r3, [r6, #0]
 8004a1c:	461c      	mov	r4, r3
 8004a1e:	bb34      	cbnz	r4, 8004a6e <_malloc_r+0x82>
 8004a20:	4629      	mov	r1, r5
 8004a22:	4638      	mov	r0, r7
 8004a24:	f7ff ffc2 	bl	80049ac <sbrk_aligned>
 8004a28:	1c43      	adds	r3, r0, #1
 8004a2a:	4604      	mov	r4, r0
 8004a2c:	d14d      	bne.n	8004aca <_malloc_r+0xde>
 8004a2e:	6834      	ldr	r4, [r6, #0]
 8004a30:	4626      	mov	r6, r4
 8004a32:	2e00      	cmp	r6, #0
 8004a34:	d140      	bne.n	8004ab8 <_malloc_r+0xcc>
 8004a36:	6823      	ldr	r3, [r4, #0]
 8004a38:	4631      	mov	r1, r6
 8004a3a:	4638      	mov	r0, r7
 8004a3c:	eb04 0803 	add.w	r8, r4, r3
 8004a40:	f000 fb36 	bl	80050b0 <_sbrk_r>
 8004a44:	4580      	cmp	r8, r0
 8004a46:	d13a      	bne.n	8004abe <_malloc_r+0xd2>
 8004a48:	6821      	ldr	r1, [r4, #0]
 8004a4a:	3503      	adds	r5, #3
 8004a4c:	1a6d      	subs	r5, r5, r1
 8004a4e:	f025 0503 	bic.w	r5, r5, #3
 8004a52:	3508      	adds	r5, #8
 8004a54:	2d0c      	cmp	r5, #12
 8004a56:	bf38      	it	cc
 8004a58:	250c      	movcc	r5, #12
 8004a5a:	4629      	mov	r1, r5
 8004a5c:	4638      	mov	r0, r7
 8004a5e:	f7ff ffa5 	bl	80049ac <sbrk_aligned>
 8004a62:	3001      	adds	r0, #1
 8004a64:	d02b      	beq.n	8004abe <_malloc_r+0xd2>
 8004a66:	6823      	ldr	r3, [r4, #0]
 8004a68:	442b      	add	r3, r5
 8004a6a:	6023      	str	r3, [r4, #0]
 8004a6c:	e00e      	b.n	8004a8c <_malloc_r+0xa0>
 8004a6e:	6822      	ldr	r2, [r4, #0]
 8004a70:	1b52      	subs	r2, r2, r5
 8004a72:	d41e      	bmi.n	8004ab2 <_malloc_r+0xc6>
 8004a74:	2a0b      	cmp	r2, #11
 8004a76:	d916      	bls.n	8004aa6 <_malloc_r+0xba>
 8004a78:	1961      	adds	r1, r4, r5
 8004a7a:	42a3      	cmp	r3, r4
 8004a7c:	6025      	str	r5, [r4, #0]
 8004a7e:	bf18      	it	ne
 8004a80:	6059      	strne	r1, [r3, #4]
 8004a82:	6863      	ldr	r3, [r4, #4]
 8004a84:	bf08      	it	eq
 8004a86:	6031      	streq	r1, [r6, #0]
 8004a88:	5162      	str	r2, [r4, r5]
 8004a8a:	604b      	str	r3, [r1, #4]
 8004a8c:	4638      	mov	r0, r7
 8004a8e:	f104 060b 	add.w	r6, r4, #11
 8004a92:	f000 fd83 	bl	800559c <__malloc_unlock>
 8004a96:	f026 0607 	bic.w	r6, r6, #7
 8004a9a:	1d23      	adds	r3, r4, #4
 8004a9c:	1af2      	subs	r2, r6, r3
 8004a9e:	d0b6      	beq.n	8004a0e <_malloc_r+0x22>
 8004aa0:	1b9b      	subs	r3, r3, r6
 8004aa2:	50a3      	str	r3, [r4, r2]
 8004aa4:	e7b3      	b.n	8004a0e <_malloc_r+0x22>
 8004aa6:	6862      	ldr	r2, [r4, #4]
 8004aa8:	42a3      	cmp	r3, r4
 8004aaa:	bf0c      	ite	eq
 8004aac:	6032      	streq	r2, [r6, #0]
 8004aae:	605a      	strne	r2, [r3, #4]
 8004ab0:	e7ec      	b.n	8004a8c <_malloc_r+0xa0>
 8004ab2:	4623      	mov	r3, r4
 8004ab4:	6864      	ldr	r4, [r4, #4]
 8004ab6:	e7b2      	b.n	8004a1e <_malloc_r+0x32>
 8004ab8:	4634      	mov	r4, r6
 8004aba:	6876      	ldr	r6, [r6, #4]
 8004abc:	e7b9      	b.n	8004a32 <_malloc_r+0x46>
 8004abe:	230c      	movs	r3, #12
 8004ac0:	603b      	str	r3, [r7, #0]
 8004ac2:	4638      	mov	r0, r7
 8004ac4:	f000 fd6a 	bl	800559c <__malloc_unlock>
 8004ac8:	e7a1      	b.n	8004a0e <_malloc_r+0x22>
 8004aca:	6025      	str	r5, [r4, #0]
 8004acc:	e7de      	b.n	8004a8c <_malloc_r+0xa0>
 8004ace:	bf00      	nop
 8004ad0:	20012e90 	.word	0x20012e90

08004ad4 <__sfputc_r>:
 8004ad4:	6893      	ldr	r3, [r2, #8]
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	b410      	push	{r4}
 8004adc:	6093      	str	r3, [r2, #8]
 8004ade:	da08      	bge.n	8004af2 <__sfputc_r+0x1e>
 8004ae0:	6994      	ldr	r4, [r2, #24]
 8004ae2:	42a3      	cmp	r3, r4
 8004ae4:	db01      	blt.n	8004aea <__sfputc_r+0x16>
 8004ae6:	290a      	cmp	r1, #10
 8004ae8:	d103      	bne.n	8004af2 <__sfputc_r+0x1e>
 8004aea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004aee:	f000 bb33 	b.w	8005158 <__swbuf_r>
 8004af2:	6813      	ldr	r3, [r2, #0]
 8004af4:	1c58      	adds	r0, r3, #1
 8004af6:	6010      	str	r0, [r2, #0]
 8004af8:	7019      	strb	r1, [r3, #0]
 8004afa:	4608      	mov	r0, r1
 8004afc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b00:	4770      	bx	lr

08004b02 <__sfputs_r>:
 8004b02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b04:	4606      	mov	r6, r0
 8004b06:	460f      	mov	r7, r1
 8004b08:	4614      	mov	r4, r2
 8004b0a:	18d5      	adds	r5, r2, r3
 8004b0c:	42ac      	cmp	r4, r5
 8004b0e:	d101      	bne.n	8004b14 <__sfputs_r+0x12>
 8004b10:	2000      	movs	r0, #0
 8004b12:	e007      	b.n	8004b24 <__sfputs_r+0x22>
 8004b14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b18:	463a      	mov	r2, r7
 8004b1a:	4630      	mov	r0, r6
 8004b1c:	f7ff ffda 	bl	8004ad4 <__sfputc_r>
 8004b20:	1c43      	adds	r3, r0, #1
 8004b22:	d1f3      	bne.n	8004b0c <__sfputs_r+0xa>
 8004b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004b28 <_vfiprintf_r>:
 8004b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b2c:	460d      	mov	r5, r1
 8004b2e:	b09d      	sub	sp, #116	; 0x74
 8004b30:	4614      	mov	r4, r2
 8004b32:	4698      	mov	r8, r3
 8004b34:	4606      	mov	r6, r0
 8004b36:	b118      	cbz	r0, 8004b40 <_vfiprintf_r+0x18>
 8004b38:	6983      	ldr	r3, [r0, #24]
 8004b3a:	b90b      	cbnz	r3, 8004b40 <_vfiprintf_r+0x18>
 8004b3c:	f7ff fe96 	bl	800486c <__sinit>
 8004b40:	4b89      	ldr	r3, [pc, #548]	; (8004d68 <_vfiprintf_r+0x240>)
 8004b42:	429d      	cmp	r5, r3
 8004b44:	d11b      	bne.n	8004b7e <_vfiprintf_r+0x56>
 8004b46:	6875      	ldr	r5, [r6, #4]
 8004b48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b4a:	07d9      	lsls	r1, r3, #31
 8004b4c:	d405      	bmi.n	8004b5a <_vfiprintf_r+0x32>
 8004b4e:	89ab      	ldrh	r3, [r5, #12]
 8004b50:	059a      	lsls	r2, r3, #22
 8004b52:	d402      	bmi.n	8004b5a <_vfiprintf_r+0x32>
 8004b54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b56:	f7ff ff27 	bl	80049a8 <__retarget_lock_acquire_recursive>
 8004b5a:	89ab      	ldrh	r3, [r5, #12]
 8004b5c:	071b      	lsls	r3, r3, #28
 8004b5e:	d501      	bpl.n	8004b64 <_vfiprintf_r+0x3c>
 8004b60:	692b      	ldr	r3, [r5, #16]
 8004b62:	b9eb      	cbnz	r3, 8004ba0 <_vfiprintf_r+0x78>
 8004b64:	4629      	mov	r1, r5
 8004b66:	4630      	mov	r0, r6
 8004b68:	f000 fb5a 	bl	8005220 <__swsetup_r>
 8004b6c:	b1c0      	cbz	r0, 8004ba0 <_vfiprintf_r+0x78>
 8004b6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b70:	07dc      	lsls	r4, r3, #31
 8004b72:	d50e      	bpl.n	8004b92 <_vfiprintf_r+0x6a>
 8004b74:	f04f 30ff 	mov.w	r0, #4294967295
 8004b78:	b01d      	add	sp, #116	; 0x74
 8004b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b7e:	4b7b      	ldr	r3, [pc, #492]	; (8004d6c <_vfiprintf_r+0x244>)
 8004b80:	429d      	cmp	r5, r3
 8004b82:	d101      	bne.n	8004b88 <_vfiprintf_r+0x60>
 8004b84:	68b5      	ldr	r5, [r6, #8]
 8004b86:	e7df      	b.n	8004b48 <_vfiprintf_r+0x20>
 8004b88:	4b79      	ldr	r3, [pc, #484]	; (8004d70 <_vfiprintf_r+0x248>)
 8004b8a:	429d      	cmp	r5, r3
 8004b8c:	bf08      	it	eq
 8004b8e:	68f5      	ldreq	r5, [r6, #12]
 8004b90:	e7da      	b.n	8004b48 <_vfiprintf_r+0x20>
 8004b92:	89ab      	ldrh	r3, [r5, #12]
 8004b94:	0598      	lsls	r0, r3, #22
 8004b96:	d4ed      	bmi.n	8004b74 <_vfiprintf_r+0x4c>
 8004b98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b9a:	f7ff ff06 	bl	80049aa <__retarget_lock_release_recursive>
 8004b9e:	e7e9      	b.n	8004b74 <_vfiprintf_r+0x4c>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	9309      	str	r3, [sp, #36]	; 0x24
 8004ba4:	2320      	movs	r3, #32
 8004ba6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004baa:	f8cd 800c 	str.w	r8, [sp, #12]
 8004bae:	2330      	movs	r3, #48	; 0x30
 8004bb0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004d74 <_vfiprintf_r+0x24c>
 8004bb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004bb8:	f04f 0901 	mov.w	r9, #1
 8004bbc:	4623      	mov	r3, r4
 8004bbe:	469a      	mov	sl, r3
 8004bc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004bc4:	b10a      	cbz	r2, 8004bca <_vfiprintf_r+0xa2>
 8004bc6:	2a25      	cmp	r2, #37	; 0x25
 8004bc8:	d1f9      	bne.n	8004bbe <_vfiprintf_r+0x96>
 8004bca:	ebba 0b04 	subs.w	fp, sl, r4
 8004bce:	d00b      	beq.n	8004be8 <_vfiprintf_r+0xc0>
 8004bd0:	465b      	mov	r3, fp
 8004bd2:	4622      	mov	r2, r4
 8004bd4:	4629      	mov	r1, r5
 8004bd6:	4630      	mov	r0, r6
 8004bd8:	f7ff ff93 	bl	8004b02 <__sfputs_r>
 8004bdc:	3001      	adds	r0, #1
 8004bde:	f000 80aa 	beq.w	8004d36 <_vfiprintf_r+0x20e>
 8004be2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004be4:	445a      	add	r2, fp
 8004be6:	9209      	str	r2, [sp, #36]	; 0x24
 8004be8:	f89a 3000 	ldrb.w	r3, [sl]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	f000 80a2 	beq.w	8004d36 <_vfiprintf_r+0x20e>
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8004bf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bfc:	f10a 0a01 	add.w	sl, sl, #1
 8004c00:	9304      	str	r3, [sp, #16]
 8004c02:	9307      	str	r3, [sp, #28]
 8004c04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004c08:	931a      	str	r3, [sp, #104]	; 0x68
 8004c0a:	4654      	mov	r4, sl
 8004c0c:	2205      	movs	r2, #5
 8004c0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c12:	4858      	ldr	r0, [pc, #352]	; (8004d74 <_vfiprintf_r+0x24c>)
 8004c14:	f7fb fadc 	bl	80001d0 <memchr>
 8004c18:	9a04      	ldr	r2, [sp, #16]
 8004c1a:	b9d8      	cbnz	r0, 8004c54 <_vfiprintf_r+0x12c>
 8004c1c:	06d1      	lsls	r1, r2, #27
 8004c1e:	bf44      	itt	mi
 8004c20:	2320      	movmi	r3, #32
 8004c22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004c26:	0713      	lsls	r3, r2, #28
 8004c28:	bf44      	itt	mi
 8004c2a:	232b      	movmi	r3, #43	; 0x2b
 8004c2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004c30:	f89a 3000 	ldrb.w	r3, [sl]
 8004c34:	2b2a      	cmp	r3, #42	; 0x2a
 8004c36:	d015      	beq.n	8004c64 <_vfiprintf_r+0x13c>
 8004c38:	9a07      	ldr	r2, [sp, #28]
 8004c3a:	4654      	mov	r4, sl
 8004c3c:	2000      	movs	r0, #0
 8004c3e:	f04f 0c0a 	mov.w	ip, #10
 8004c42:	4621      	mov	r1, r4
 8004c44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c48:	3b30      	subs	r3, #48	; 0x30
 8004c4a:	2b09      	cmp	r3, #9
 8004c4c:	d94e      	bls.n	8004cec <_vfiprintf_r+0x1c4>
 8004c4e:	b1b0      	cbz	r0, 8004c7e <_vfiprintf_r+0x156>
 8004c50:	9207      	str	r2, [sp, #28]
 8004c52:	e014      	b.n	8004c7e <_vfiprintf_r+0x156>
 8004c54:	eba0 0308 	sub.w	r3, r0, r8
 8004c58:	fa09 f303 	lsl.w	r3, r9, r3
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	9304      	str	r3, [sp, #16]
 8004c60:	46a2      	mov	sl, r4
 8004c62:	e7d2      	b.n	8004c0a <_vfiprintf_r+0xe2>
 8004c64:	9b03      	ldr	r3, [sp, #12]
 8004c66:	1d19      	adds	r1, r3, #4
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	9103      	str	r1, [sp, #12]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	bfbb      	ittet	lt
 8004c70:	425b      	neglt	r3, r3
 8004c72:	f042 0202 	orrlt.w	r2, r2, #2
 8004c76:	9307      	strge	r3, [sp, #28]
 8004c78:	9307      	strlt	r3, [sp, #28]
 8004c7a:	bfb8      	it	lt
 8004c7c:	9204      	strlt	r2, [sp, #16]
 8004c7e:	7823      	ldrb	r3, [r4, #0]
 8004c80:	2b2e      	cmp	r3, #46	; 0x2e
 8004c82:	d10c      	bne.n	8004c9e <_vfiprintf_r+0x176>
 8004c84:	7863      	ldrb	r3, [r4, #1]
 8004c86:	2b2a      	cmp	r3, #42	; 0x2a
 8004c88:	d135      	bne.n	8004cf6 <_vfiprintf_r+0x1ce>
 8004c8a:	9b03      	ldr	r3, [sp, #12]
 8004c8c:	1d1a      	adds	r2, r3, #4
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	9203      	str	r2, [sp, #12]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	bfb8      	it	lt
 8004c96:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c9a:	3402      	adds	r4, #2
 8004c9c:	9305      	str	r3, [sp, #20]
 8004c9e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004d84 <_vfiprintf_r+0x25c>
 8004ca2:	7821      	ldrb	r1, [r4, #0]
 8004ca4:	2203      	movs	r2, #3
 8004ca6:	4650      	mov	r0, sl
 8004ca8:	f7fb fa92 	bl	80001d0 <memchr>
 8004cac:	b140      	cbz	r0, 8004cc0 <_vfiprintf_r+0x198>
 8004cae:	2340      	movs	r3, #64	; 0x40
 8004cb0:	eba0 000a 	sub.w	r0, r0, sl
 8004cb4:	fa03 f000 	lsl.w	r0, r3, r0
 8004cb8:	9b04      	ldr	r3, [sp, #16]
 8004cba:	4303      	orrs	r3, r0
 8004cbc:	3401      	adds	r4, #1
 8004cbe:	9304      	str	r3, [sp, #16]
 8004cc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cc4:	482c      	ldr	r0, [pc, #176]	; (8004d78 <_vfiprintf_r+0x250>)
 8004cc6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004cca:	2206      	movs	r2, #6
 8004ccc:	f7fb fa80 	bl	80001d0 <memchr>
 8004cd0:	2800      	cmp	r0, #0
 8004cd2:	d03f      	beq.n	8004d54 <_vfiprintf_r+0x22c>
 8004cd4:	4b29      	ldr	r3, [pc, #164]	; (8004d7c <_vfiprintf_r+0x254>)
 8004cd6:	bb1b      	cbnz	r3, 8004d20 <_vfiprintf_r+0x1f8>
 8004cd8:	9b03      	ldr	r3, [sp, #12]
 8004cda:	3307      	adds	r3, #7
 8004cdc:	f023 0307 	bic.w	r3, r3, #7
 8004ce0:	3308      	adds	r3, #8
 8004ce2:	9303      	str	r3, [sp, #12]
 8004ce4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ce6:	443b      	add	r3, r7
 8004ce8:	9309      	str	r3, [sp, #36]	; 0x24
 8004cea:	e767      	b.n	8004bbc <_vfiprintf_r+0x94>
 8004cec:	fb0c 3202 	mla	r2, ip, r2, r3
 8004cf0:	460c      	mov	r4, r1
 8004cf2:	2001      	movs	r0, #1
 8004cf4:	e7a5      	b.n	8004c42 <_vfiprintf_r+0x11a>
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	3401      	adds	r4, #1
 8004cfa:	9305      	str	r3, [sp, #20]
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	f04f 0c0a 	mov.w	ip, #10
 8004d02:	4620      	mov	r0, r4
 8004d04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d08:	3a30      	subs	r2, #48	; 0x30
 8004d0a:	2a09      	cmp	r2, #9
 8004d0c:	d903      	bls.n	8004d16 <_vfiprintf_r+0x1ee>
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d0c5      	beq.n	8004c9e <_vfiprintf_r+0x176>
 8004d12:	9105      	str	r1, [sp, #20]
 8004d14:	e7c3      	b.n	8004c9e <_vfiprintf_r+0x176>
 8004d16:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d1a:	4604      	mov	r4, r0
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e7f0      	b.n	8004d02 <_vfiprintf_r+0x1da>
 8004d20:	ab03      	add	r3, sp, #12
 8004d22:	9300      	str	r3, [sp, #0]
 8004d24:	462a      	mov	r2, r5
 8004d26:	4b16      	ldr	r3, [pc, #88]	; (8004d80 <_vfiprintf_r+0x258>)
 8004d28:	a904      	add	r1, sp, #16
 8004d2a:	4630      	mov	r0, r6
 8004d2c:	f3af 8000 	nop.w
 8004d30:	4607      	mov	r7, r0
 8004d32:	1c78      	adds	r0, r7, #1
 8004d34:	d1d6      	bne.n	8004ce4 <_vfiprintf_r+0x1bc>
 8004d36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d38:	07d9      	lsls	r1, r3, #31
 8004d3a:	d405      	bmi.n	8004d48 <_vfiprintf_r+0x220>
 8004d3c:	89ab      	ldrh	r3, [r5, #12]
 8004d3e:	059a      	lsls	r2, r3, #22
 8004d40:	d402      	bmi.n	8004d48 <_vfiprintf_r+0x220>
 8004d42:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d44:	f7ff fe31 	bl	80049aa <__retarget_lock_release_recursive>
 8004d48:	89ab      	ldrh	r3, [r5, #12]
 8004d4a:	065b      	lsls	r3, r3, #25
 8004d4c:	f53f af12 	bmi.w	8004b74 <_vfiprintf_r+0x4c>
 8004d50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d52:	e711      	b.n	8004b78 <_vfiprintf_r+0x50>
 8004d54:	ab03      	add	r3, sp, #12
 8004d56:	9300      	str	r3, [sp, #0]
 8004d58:	462a      	mov	r2, r5
 8004d5a:	4b09      	ldr	r3, [pc, #36]	; (8004d80 <_vfiprintf_r+0x258>)
 8004d5c:	a904      	add	r1, sp, #16
 8004d5e:	4630      	mov	r0, r6
 8004d60:	f000 f880 	bl	8004e64 <_printf_i>
 8004d64:	e7e4      	b.n	8004d30 <_vfiprintf_r+0x208>
 8004d66:	bf00      	nop
 8004d68:	080057a4 	.word	0x080057a4
 8004d6c:	080057c4 	.word	0x080057c4
 8004d70:	08005784 	.word	0x08005784
 8004d74:	080057e4 	.word	0x080057e4
 8004d78:	080057ee 	.word	0x080057ee
 8004d7c:	00000000 	.word	0x00000000
 8004d80:	08004b03 	.word	0x08004b03
 8004d84:	080057ea 	.word	0x080057ea

08004d88 <_printf_common>:
 8004d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d8c:	4616      	mov	r6, r2
 8004d8e:	4699      	mov	r9, r3
 8004d90:	688a      	ldr	r2, [r1, #8]
 8004d92:	690b      	ldr	r3, [r1, #16]
 8004d94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	bfb8      	it	lt
 8004d9c:	4613      	movlt	r3, r2
 8004d9e:	6033      	str	r3, [r6, #0]
 8004da0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004da4:	4607      	mov	r7, r0
 8004da6:	460c      	mov	r4, r1
 8004da8:	b10a      	cbz	r2, 8004dae <_printf_common+0x26>
 8004daa:	3301      	adds	r3, #1
 8004dac:	6033      	str	r3, [r6, #0]
 8004dae:	6823      	ldr	r3, [r4, #0]
 8004db0:	0699      	lsls	r1, r3, #26
 8004db2:	bf42      	ittt	mi
 8004db4:	6833      	ldrmi	r3, [r6, #0]
 8004db6:	3302      	addmi	r3, #2
 8004db8:	6033      	strmi	r3, [r6, #0]
 8004dba:	6825      	ldr	r5, [r4, #0]
 8004dbc:	f015 0506 	ands.w	r5, r5, #6
 8004dc0:	d106      	bne.n	8004dd0 <_printf_common+0x48>
 8004dc2:	f104 0a19 	add.w	sl, r4, #25
 8004dc6:	68e3      	ldr	r3, [r4, #12]
 8004dc8:	6832      	ldr	r2, [r6, #0]
 8004dca:	1a9b      	subs	r3, r3, r2
 8004dcc:	42ab      	cmp	r3, r5
 8004dce:	dc26      	bgt.n	8004e1e <_printf_common+0x96>
 8004dd0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004dd4:	1e13      	subs	r3, r2, #0
 8004dd6:	6822      	ldr	r2, [r4, #0]
 8004dd8:	bf18      	it	ne
 8004dda:	2301      	movne	r3, #1
 8004ddc:	0692      	lsls	r2, r2, #26
 8004dde:	d42b      	bmi.n	8004e38 <_printf_common+0xb0>
 8004de0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004de4:	4649      	mov	r1, r9
 8004de6:	4638      	mov	r0, r7
 8004de8:	47c0      	blx	r8
 8004dea:	3001      	adds	r0, #1
 8004dec:	d01e      	beq.n	8004e2c <_printf_common+0xa4>
 8004dee:	6823      	ldr	r3, [r4, #0]
 8004df0:	68e5      	ldr	r5, [r4, #12]
 8004df2:	6832      	ldr	r2, [r6, #0]
 8004df4:	f003 0306 	and.w	r3, r3, #6
 8004df8:	2b04      	cmp	r3, #4
 8004dfa:	bf08      	it	eq
 8004dfc:	1aad      	subeq	r5, r5, r2
 8004dfe:	68a3      	ldr	r3, [r4, #8]
 8004e00:	6922      	ldr	r2, [r4, #16]
 8004e02:	bf0c      	ite	eq
 8004e04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e08:	2500      	movne	r5, #0
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	bfc4      	itt	gt
 8004e0e:	1a9b      	subgt	r3, r3, r2
 8004e10:	18ed      	addgt	r5, r5, r3
 8004e12:	2600      	movs	r6, #0
 8004e14:	341a      	adds	r4, #26
 8004e16:	42b5      	cmp	r5, r6
 8004e18:	d11a      	bne.n	8004e50 <_printf_common+0xc8>
 8004e1a:	2000      	movs	r0, #0
 8004e1c:	e008      	b.n	8004e30 <_printf_common+0xa8>
 8004e1e:	2301      	movs	r3, #1
 8004e20:	4652      	mov	r2, sl
 8004e22:	4649      	mov	r1, r9
 8004e24:	4638      	mov	r0, r7
 8004e26:	47c0      	blx	r8
 8004e28:	3001      	adds	r0, #1
 8004e2a:	d103      	bne.n	8004e34 <_printf_common+0xac>
 8004e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e34:	3501      	adds	r5, #1
 8004e36:	e7c6      	b.n	8004dc6 <_printf_common+0x3e>
 8004e38:	18e1      	adds	r1, r4, r3
 8004e3a:	1c5a      	adds	r2, r3, #1
 8004e3c:	2030      	movs	r0, #48	; 0x30
 8004e3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e42:	4422      	add	r2, r4
 8004e44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e4c:	3302      	adds	r3, #2
 8004e4e:	e7c7      	b.n	8004de0 <_printf_common+0x58>
 8004e50:	2301      	movs	r3, #1
 8004e52:	4622      	mov	r2, r4
 8004e54:	4649      	mov	r1, r9
 8004e56:	4638      	mov	r0, r7
 8004e58:	47c0      	blx	r8
 8004e5a:	3001      	adds	r0, #1
 8004e5c:	d0e6      	beq.n	8004e2c <_printf_common+0xa4>
 8004e5e:	3601      	adds	r6, #1
 8004e60:	e7d9      	b.n	8004e16 <_printf_common+0x8e>
	...

08004e64 <_printf_i>:
 8004e64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e68:	7e0f      	ldrb	r7, [r1, #24]
 8004e6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004e6c:	2f78      	cmp	r7, #120	; 0x78
 8004e6e:	4691      	mov	r9, r2
 8004e70:	4680      	mov	r8, r0
 8004e72:	460c      	mov	r4, r1
 8004e74:	469a      	mov	sl, r3
 8004e76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004e7a:	d807      	bhi.n	8004e8c <_printf_i+0x28>
 8004e7c:	2f62      	cmp	r7, #98	; 0x62
 8004e7e:	d80a      	bhi.n	8004e96 <_printf_i+0x32>
 8004e80:	2f00      	cmp	r7, #0
 8004e82:	f000 80d8 	beq.w	8005036 <_printf_i+0x1d2>
 8004e86:	2f58      	cmp	r7, #88	; 0x58
 8004e88:	f000 80a3 	beq.w	8004fd2 <_printf_i+0x16e>
 8004e8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004e94:	e03a      	b.n	8004f0c <_printf_i+0xa8>
 8004e96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004e9a:	2b15      	cmp	r3, #21
 8004e9c:	d8f6      	bhi.n	8004e8c <_printf_i+0x28>
 8004e9e:	a101      	add	r1, pc, #4	; (adr r1, 8004ea4 <_printf_i+0x40>)
 8004ea0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ea4:	08004efd 	.word	0x08004efd
 8004ea8:	08004f11 	.word	0x08004f11
 8004eac:	08004e8d 	.word	0x08004e8d
 8004eb0:	08004e8d 	.word	0x08004e8d
 8004eb4:	08004e8d 	.word	0x08004e8d
 8004eb8:	08004e8d 	.word	0x08004e8d
 8004ebc:	08004f11 	.word	0x08004f11
 8004ec0:	08004e8d 	.word	0x08004e8d
 8004ec4:	08004e8d 	.word	0x08004e8d
 8004ec8:	08004e8d 	.word	0x08004e8d
 8004ecc:	08004e8d 	.word	0x08004e8d
 8004ed0:	0800501d 	.word	0x0800501d
 8004ed4:	08004f41 	.word	0x08004f41
 8004ed8:	08004fff 	.word	0x08004fff
 8004edc:	08004e8d 	.word	0x08004e8d
 8004ee0:	08004e8d 	.word	0x08004e8d
 8004ee4:	0800503f 	.word	0x0800503f
 8004ee8:	08004e8d 	.word	0x08004e8d
 8004eec:	08004f41 	.word	0x08004f41
 8004ef0:	08004e8d 	.word	0x08004e8d
 8004ef4:	08004e8d 	.word	0x08004e8d
 8004ef8:	08005007 	.word	0x08005007
 8004efc:	682b      	ldr	r3, [r5, #0]
 8004efe:	1d1a      	adds	r2, r3, #4
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	602a      	str	r2, [r5, #0]
 8004f04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e0a3      	b.n	8005058 <_printf_i+0x1f4>
 8004f10:	6820      	ldr	r0, [r4, #0]
 8004f12:	6829      	ldr	r1, [r5, #0]
 8004f14:	0606      	lsls	r6, r0, #24
 8004f16:	f101 0304 	add.w	r3, r1, #4
 8004f1a:	d50a      	bpl.n	8004f32 <_printf_i+0xce>
 8004f1c:	680e      	ldr	r6, [r1, #0]
 8004f1e:	602b      	str	r3, [r5, #0]
 8004f20:	2e00      	cmp	r6, #0
 8004f22:	da03      	bge.n	8004f2c <_printf_i+0xc8>
 8004f24:	232d      	movs	r3, #45	; 0x2d
 8004f26:	4276      	negs	r6, r6
 8004f28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f2c:	485e      	ldr	r0, [pc, #376]	; (80050a8 <_printf_i+0x244>)
 8004f2e:	230a      	movs	r3, #10
 8004f30:	e019      	b.n	8004f66 <_printf_i+0x102>
 8004f32:	680e      	ldr	r6, [r1, #0]
 8004f34:	602b      	str	r3, [r5, #0]
 8004f36:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004f3a:	bf18      	it	ne
 8004f3c:	b236      	sxthne	r6, r6
 8004f3e:	e7ef      	b.n	8004f20 <_printf_i+0xbc>
 8004f40:	682b      	ldr	r3, [r5, #0]
 8004f42:	6820      	ldr	r0, [r4, #0]
 8004f44:	1d19      	adds	r1, r3, #4
 8004f46:	6029      	str	r1, [r5, #0]
 8004f48:	0601      	lsls	r1, r0, #24
 8004f4a:	d501      	bpl.n	8004f50 <_printf_i+0xec>
 8004f4c:	681e      	ldr	r6, [r3, #0]
 8004f4e:	e002      	b.n	8004f56 <_printf_i+0xf2>
 8004f50:	0646      	lsls	r6, r0, #25
 8004f52:	d5fb      	bpl.n	8004f4c <_printf_i+0xe8>
 8004f54:	881e      	ldrh	r6, [r3, #0]
 8004f56:	4854      	ldr	r0, [pc, #336]	; (80050a8 <_printf_i+0x244>)
 8004f58:	2f6f      	cmp	r7, #111	; 0x6f
 8004f5a:	bf0c      	ite	eq
 8004f5c:	2308      	moveq	r3, #8
 8004f5e:	230a      	movne	r3, #10
 8004f60:	2100      	movs	r1, #0
 8004f62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f66:	6865      	ldr	r5, [r4, #4]
 8004f68:	60a5      	str	r5, [r4, #8]
 8004f6a:	2d00      	cmp	r5, #0
 8004f6c:	bfa2      	ittt	ge
 8004f6e:	6821      	ldrge	r1, [r4, #0]
 8004f70:	f021 0104 	bicge.w	r1, r1, #4
 8004f74:	6021      	strge	r1, [r4, #0]
 8004f76:	b90e      	cbnz	r6, 8004f7c <_printf_i+0x118>
 8004f78:	2d00      	cmp	r5, #0
 8004f7a:	d04d      	beq.n	8005018 <_printf_i+0x1b4>
 8004f7c:	4615      	mov	r5, r2
 8004f7e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004f82:	fb03 6711 	mls	r7, r3, r1, r6
 8004f86:	5dc7      	ldrb	r7, [r0, r7]
 8004f88:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004f8c:	4637      	mov	r7, r6
 8004f8e:	42bb      	cmp	r3, r7
 8004f90:	460e      	mov	r6, r1
 8004f92:	d9f4      	bls.n	8004f7e <_printf_i+0x11a>
 8004f94:	2b08      	cmp	r3, #8
 8004f96:	d10b      	bne.n	8004fb0 <_printf_i+0x14c>
 8004f98:	6823      	ldr	r3, [r4, #0]
 8004f9a:	07de      	lsls	r6, r3, #31
 8004f9c:	d508      	bpl.n	8004fb0 <_printf_i+0x14c>
 8004f9e:	6923      	ldr	r3, [r4, #16]
 8004fa0:	6861      	ldr	r1, [r4, #4]
 8004fa2:	4299      	cmp	r1, r3
 8004fa4:	bfde      	ittt	le
 8004fa6:	2330      	movle	r3, #48	; 0x30
 8004fa8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004fac:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004fb0:	1b52      	subs	r2, r2, r5
 8004fb2:	6122      	str	r2, [r4, #16]
 8004fb4:	f8cd a000 	str.w	sl, [sp]
 8004fb8:	464b      	mov	r3, r9
 8004fba:	aa03      	add	r2, sp, #12
 8004fbc:	4621      	mov	r1, r4
 8004fbe:	4640      	mov	r0, r8
 8004fc0:	f7ff fee2 	bl	8004d88 <_printf_common>
 8004fc4:	3001      	adds	r0, #1
 8004fc6:	d14c      	bne.n	8005062 <_printf_i+0x1fe>
 8004fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8004fcc:	b004      	add	sp, #16
 8004fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fd2:	4835      	ldr	r0, [pc, #212]	; (80050a8 <_printf_i+0x244>)
 8004fd4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004fd8:	6829      	ldr	r1, [r5, #0]
 8004fda:	6823      	ldr	r3, [r4, #0]
 8004fdc:	f851 6b04 	ldr.w	r6, [r1], #4
 8004fe0:	6029      	str	r1, [r5, #0]
 8004fe2:	061d      	lsls	r5, r3, #24
 8004fe4:	d514      	bpl.n	8005010 <_printf_i+0x1ac>
 8004fe6:	07df      	lsls	r7, r3, #31
 8004fe8:	bf44      	itt	mi
 8004fea:	f043 0320 	orrmi.w	r3, r3, #32
 8004fee:	6023      	strmi	r3, [r4, #0]
 8004ff0:	b91e      	cbnz	r6, 8004ffa <_printf_i+0x196>
 8004ff2:	6823      	ldr	r3, [r4, #0]
 8004ff4:	f023 0320 	bic.w	r3, r3, #32
 8004ff8:	6023      	str	r3, [r4, #0]
 8004ffa:	2310      	movs	r3, #16
 8004ffc:	e7b0      	b.n	8004f60 <_printf_i+0xfc>
 8004ffe:	6823      	ldr	r3, [r4, #0]
 8005000:	f043 0320 	orr.w	r3, r3, #32
 8005004:	6023      	str	r3, [r4, #0]
 8005006:	2378      	movs	r3, #120	; 0x78
 8005008:	4828      	ldr	r0, [pc, #160]	; (80050ac <_printf_i+0x248>)
 800500a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800500e:	e7e3      	b.n	8004fd8 <_printf_i+0x174>
 8005010:	0659      	lsls	r1, r3, #25
 8005012:	bf48      	it	mi
 8005014:	b2b6      	uxthmi	r6, r6
 8005016:	e7e6      	b.n	8004fe6 <_printf_i+0x182>
 8005018:	4615      	mov	r5, r2
 800501a:	e7bb      	b.n	8004f94 <_printf_i+0x130>
 800501c:	682b      	ldr	r3, [r5, #0]
 800501e:	6826      	ldr	r6, [r4, #0]
 8005020:	6961      	ldr	r1, [r4, #20]
 8005022:	1d18      	adds	r0, r3, #4
 8005024:	6028      	str	r0, [r5, #0]
 8005026:	0635      	lsls	r5, r6, #24
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	d501      	bpl.n	8005030 <_printf_i+0x1cc>
 800502c:	6019      	str	r1, [r3, #0]
 800502e:	e002      	b.n	8005036 <_printf_i+0x1d2>
 8005030:	0670      	lsls	r0, r6, #25
 8005032:	d5fb      	bpl.n	800502c <_printf_i+0x1c8>
 8005034:	8019      	strh	r1, [r3, #0]
 8005036:	2300      	movs	r3, #0
 8005038:	6123      	str	r3, [r4, #16]
 800503a:	4615      	mov	r5, r2
 800503c:	e7ba      	b.n	8004fb4 <_printf_i+0x150>
 800503e:	682b      	ldr	r3, [r5, #0]
 8005040:	1d1a      	adds	r2, r3, #4
 8005042:	602a      	str	r2, [r5, #0]
 8005044:	681d      	ldr	r5, [r3, #0]
 8005046:	6862      	ldr	r2, [r4, #4]
 8005048:	2100      	movs	r1, #0
 800504a:	4628      	mov	r0, r5
 800504c:	f7fb f8c0 	bl	80001d0 <memchr>
 8005050:	b108      	cbz	r0, 8005056 <_printf_i+0x1f2>
 8005052:	1b40      	subs	r0, r0, r5
 8005054:	6060      	str	r0, [r4, #4]
 8005056:	6863      	ldr	r3, [r4, #4]
 8005058:	6123      	str	r3, [r4, #16]
 800505a:	2300      	movs	r3, #0
 800505c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005060:	e7a8      	b.n	8004fb4 <_printf_i+0x150>
 8005062:	6923      	ldr	r3, [r4, #16]
 8005064:	462a      	mov	r2, r5
 8005066:	4649      	mov	r1, r9
 8005068:	4640      	mov	r0, r8
 800506a:	47d0      	blx	sl
 800506c:	3001      	adds	r0, #1
 800506e:	d0ab      	beq.n	8004fc8 <_printf_i+0x164>
 8005070:	6823      	ldr	r3, [r4, #0]
 8005072:	079b      	lsls	r3, r3, #30
 8005074:	d413      	bmi.n	800509e <_printf_i+0x23a>
 8005076:	68e0      	ldr	r0, [r4, #12]
 8005078:	9b03      	ldr	r3, [sp, #12]
 800507a:	4298      	cmp	r0, r3
 800507c:	bfb8      	it	lt
 800507e:	4618      	movlt	r0, r3
 8005080:	e7a4      	b.n	8004fcc <_printf_i+0x168>
 8005082:	2301      	movs	r3, #1
 8005084:	4632      	mov	r2, r6
 8005086:	4649      	mov	r1, r9
 8005088:	4640      	mov	r0, r8
 800508a:	47d0      	blx	sl
 800508c:	3001      	adds	r0, #1
 800508e:	d09b      	beq.n	8004fc8 <_printf_i+0x164>
 8005090:	3501      	adds	r5, #1
 8005092:	68e3      	ldr	r3, [r4, #12]
 8005094:	9903      	ldr	r1, [sp, #12]
 8005096:	1a5b      	subs	r3, r3, r1
 8005098:	42ab      	cmp	r3, r5
 800509a:	dcf2      	bgt.n	8005082 <_printf_i+0x21e>
 800509c:	e7eb      	b.n	8005076 <_printf_i+0x212>
 800509e:	2500      	movs	r5, #0
 80050a0:	f104 0619 	add.w	r6, r4, #25
 80050a4:	e7f5      	b.n	8005092 <_printf_i+0x22e>
 80050a6:	bf00      	nop
 80050a8:	080057f5 	.word	0x080057f5
 80050ac:	08005806 	.word	0x08005806

080050b0 <_sbrk_r>:
 80050b0:	b538      	push	{r3, r4, r5, lr}
 80050b2:	4d06      	ldr	r5, [pc, #24]	; (80050cc <_sbrk_r+0x1c>)
 80050b4:	2300      	movs	r3, #0
 80050b6:	4604      	mov	r4, r0
 80050b8:	4608      	mov	r0, r1
 80050ba:	602b      	str	r3, [r5, #0]
 80050bc:	f000 faf4 	bl	80056a8 <_sbrk>
 80050c0:	1c43      	adds	r3, r0, #1
 80050c2:	d102      	bne.n	80050ca <_sbrk_r+0x1a>
 80050c4:	682b      	ldr	r3, [r5, #0]
 80050c6:	b103      	cbz	r3, 80050ca <_sbrk_r+0x1a>
 80050c8:	6023      	str	r3, [r4, #0]
 80050ca:	bd38      	pop	{r3, r4, r5, pc}
 80050cc:	20012e98 	.word	0x20012e98

080050d0 <__sread>:
 80050d0:	b510      	push	{r4, lr}
 80050d2:	460c      	mov	r4, r1
 80050d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050d8:	f000 fab2 	bl	8005640 <_read_r>
 80050dc:	2800      	cmp	r0, #0
 80050de:	bfab      	itete	ge
 80050e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80050e2:	89a3      	ldrhlt	r3, [r4, #12]
 80050e4:	181b      	addge	r3, r3, r0
 80050e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80050ea:	bfac      	ite	ge
 80050ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80050ee:	81a3      	strhlt	r3, [r4, #12]
 80050f0:	bd10      	pop	{r4, pc}

080050f2 <__swrite>:
 80050f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050f6:	461f      	mov	r7, r3
 80050f8:	898b      	ldrh	r3, [r1, #12]
 80050fa:	05db      	lsls	r3, r3, #23
 80050fc:	4605      	mov	r5, r0
 80050fe:	460c      	mov	r4, r1
 8005100:	4616      	mov	r6, r2
 8005102:	d505      	bpl.n	8005110 <__swrite+0x1e>
 8005104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005108:	2302      	movs	r3, #2
 800510a:	2200      	movs	r2, #0
 800510c:	f000 f9c8 	bl	80054a0 <_lseek_r>
 8005110:	89a3      	ldrh	r3, [r4, #12]
 8005112:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005116:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800511a:	81a3      	strh	r3, [r4, #12]
 800511c:	4632      	mov	r2, r6
 800511e:	463b      	mov	r3, r7
 8005120:	4628      	mov	r0, r5
 8005122:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005126:	f000 b869 	b.w	80051fc <_write_r>

0800512a <__sseek>:
 800512a:	b510      	push	{r4, lr}
 800512c:	460c      	mov	r4, r1
 800512e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005132:	f000 f9b5 	bl	80054a0 <_lseek_r>
 8005136:	1c43      	adds	r3, r0, #1
 8005138:	89a3      	ldrh	r3, [r4, #12]
 800513a:	bf15      	itete	ne
 800513c:	6560      	strne	r0, [r4, #84]	; 0x54
 800513e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005142:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005146:	81a3      	strheq	r3, [r4, #12]
 8005148:	bf18      	it	ne
 800514a:	81a3      	strhne	r3, [r4, #12]
 800514c:	bd10      	pop	{r4, pc}

0800514e <__sclose>:
 800514e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005152:	f000 b8d3 	b.w	80052fc <_close_r>
	...

08005158 <__swbuf_r>:
 8005158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800515a:	460e      	mov	r6, r1
 800515c:	4614      	mov	r4, r2
 800515e:	4605      	mov	r5, r0
 8005160:	b118      	cbz	r0, 800516a <__swbuf_r+0x12>
 8005162:	6983      	ldr	r3, [r0, #24]
 8005164:	b90b      	cbnz	r3, 800516a <__swbuf_r+0x12>
 8005166:	f7ff fb81 	bl	800486c <__sinit>
 800516a:	4b21      	ldr	r3, [pc, #132]	; (80051f0 <__swbuf_r+0x98>)
 800516c:	429c      	cmp	r4, r3
 800516e:	d12b      	bne.n	80051c8 <__swbuf_r+0x70>
 8005170:	686c      	ldr	r4, [r5, #4]
 8005172:	69a3      	ldr	r3, [r4, #24]
 8005174:	60a3      	str	r3, [r4, #8]
 8005176:	89a3      	ldrh	r3, [r4, #12]
 8005178:	071a      	lsls	r2, r3, #28
 800517a:	d52f      	bpl.n	80051dc <__swbuf_r+0x84>
 800517c:	6923      	ldr	r3, [r4, #16]
 800517e:	b36b      	cbz	r3, 80051dc <__swbuf_r+0x84>
 8005180:	6923      	ldr	r3, [r4, #16]
 8005182:	6820      	ldr	r0, [r4, #0]
 8005184:	1ac0      	subs	r0, r0, r3
 8005186:	6963      	ldr	r3, [r4, #20]
 8005188:	b2f6      	uxtb	r6, r6
 800518a:	4283      	cmp	r3, r0
 800518c:	4637      	mov	r7, r6
 800518e:	dc04      	bgt.n	800519a <__swbuf_r+0x42>
 8005190:	4621      	mov	r1, r4
 8005192:	4628      	mov	r0, r5
 8005194:	f000 f948 	bl	8005428 <_fflush_r>
 8005198:	bb30      	cbnz	r0, 80051e8 <__swbuf_r+0x90>
 800519a:	68a3      	ldr	r3, [r4, #8]
 800519c:	3b01      	subs	r3, #1
 800519e:	60a3      	str	r3, [r4, #8]
 80051a0:	6823      	ldr	r3, [r4, #0]
 80051a2:	1c5a      	adds	r2, r3, #1
 80051a4:	6022      	str	r2, [r4, #0]
 80051a6:	701e      	strb	r6, [r3, #0]
 80051a8:	6963      	ldr	r3, [r4, #20]
 80051aa:	3001      	adds	r0, #1
 80051ac:	4283      	cmp	r3, r0
 80051ae:	d004      	beq.n	80051ba <__swbuf_r+0x62>
 80051b0:	89a3      	ldrh	r3, [r4, #12]
 80051b2:	07db      	lsls	r3, r3, #31
 80051b4:	d506      	bpl.n	80051c4 <__swbuf_r+0x6c>
 80051b6:	2e0a      	cmp	r6, #10
 80051b8:	d104      	bne.n	80051c4 <__swbuf_r+0x6c>
 80051ba:	4621      	mov	r1, r4
 80051bc:	4628      	mov	r0, r5
 80051be:	f000 f933 	bl	8005428 <_fflush_r>
 80051c2:	b988      	cbnz	r0, 80051e8 <__swbuf_r+0x90>
 80051c4:	4638      	mov	r0, r7
 80051c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051c8:	4b0a      	ldr	r3, [pc, #40]	; (80051f4 <__swbuf_r+0x9c>)
 80051ca:	429c      	cmp	r4, r3
 80051cc:	d101      	bne.n	80051d2 <__swbuf_r+0x7a>
 80051ce:	68ac      	ldr	r4, [r5, #8]
 80051d0:	e7cf      	b.n	8005172 <__swbuf_r+0x1a>
 80051d2:	4b09      	ldr	r3, [pc, #36]	; (80051f8 <__swbuf_r+0xa0>)
 80051d4:	429c      	cmp	r4, r3
 80051d6:	bf08      	it	eq
 80051d8:	68ec      	ldreq	r4, [r5, #12]
 80051da:	e7ca      	b.n	8005172 <__swbuf_r+0x1a>
 80051dc:	4621      	mov	r1, r4
 80051de:	4628      	mov	r0, r5
 80051e0:	f000 f81e 	bl	8005220 <__swsetup_r>
 80051e4:	2800      	cmp	r0, #0
 80051e6:	d0cb      	beq.n	8005180 <__swbuf_r+0x28>
 80051e8:	f04f 37ff 	mov.w	r7, #4294967295
 80051ec:	e7ea      	b.n	80051c4 <__swbuf_r+0x6c>
 80051ee:	bf00      	nop
 80051f0:	080057a4 	.word	0x080057a4
 80051f4:	080057c4 	.word	0x080057c4
 80051f8:	08005784 	.word	0x08005784

080051fc <_write_r>:
 80051fc:	b538      	push	{r3, r4, r5, lr}
 80051fe:	4d07      	ldr	r5, [pc, #28]	; (800521c <_write_r+0x20>)
 8005200:	4604      	mov	r4, r0
 8005202:	4608      	mov	r0, r1
 8005204:	4611      	mov	r1, r2
 8005206:	2200      	movs	r2, #0
 8005208:	602a      	str	r2, [r5, #0]
 800520a:	461a      	mov	r2, r3
 800520c:	f7fb fa7d 	bl	800070a <_write>
 8005210:	1c43      	adds	r3, r0, #1
 8005212:	d102      	bne.n	800521a <_write_r+0x1e>
 8005214:	682b      	ldr	r3, [r5, #0]
 8005216:	b103      	cbz	r3, 800521a <_write_r+0x1e>
 8005218:	6023      	str	r3, [r4, #0]
 800521a:	bd38      	pop	{r3, r4, r5, pc}
 800521c:	20012e98 	.word	0x20012e98

08005220 <__swsetup_r>:
 8005220:	4b32      	ldr	r3, [pc, #200]	; (80052ec <__swsetup_r+0xcc>)
 8005222:	b570      	push	{r4, r5, r6, lr}
 8005224:	681d      	ldr	r5, [r3, #0]
 8005226:	4606      	mov	r6, r0
 8005228:	460c      	mov	r4, r1
 800522a:	b125      	cbz	r5, 8005236 <__swsetup_r+0x16>
 800522c:	69ab      	ldr	r3, [r5, #24]
 800522e:	b913      	cbnz	r3, 8005236 <__swsetup_r+0x16>
 8005230:	4628      	mov	r0, r5
 8005232:	f7ff fb1b 	bl	800486c <__sinit>
 8005236:	4b2e      	ldr	r3, [pc, #184]	; (80052f0 <__swsetup_r+0xd0>)
 8005238:	429c      	cmp	r4, r3
 800523a:	d10f      	bne.n	800525c <__swsetup_r+0x3c>
 800523c:	686c      	ldr	r4, [r5, #4]
 800523e:	89a3      	ldrh	r3, [r4, #12]
 8005240:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005244:	0719      	lsls	r1, r3, #28
 8005246:	d42c      	bmi.n	80052a2 <__swsetup_r+0x82>
 8005248:	06dd      	lsls	r5, r3, #27
 800524a:	d411      	bmi.n	8005270 <__swsetup_r+0x50>
 800524c:	2309      	movs	r3, #9
 800524e:	6033      	str	r3, [r6, #0]
 8005250:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005254:	81a3      	strh	r3, [r4, #12]
 8005256:	f04f 30ff 	mov.w	r0, #4294967295
 800525a:	e03e      	b.n	80052da <__swsetup_r+0xba>
 800525c:	4b25      	ldr	r3, [pc, #148]	; (80052f4 <__swsetup_r+0xd4>)
 800525e:	429c      	cmp	r4, r3
 8005260:	d101      	bne.n	8005266 <__swsetup_r+0x46>
 8005262:	68ac      	ldr	r4, [r5, #8]
 8005264:	e7eb      	b.n	800523e <__swsetup_r+0x1e>
 8005266:	4b24      	ldr	r3, [pc, #144]	; (80052f8 <__swsetup_r+0xd8>)
 8005268:	429c      	cmp	r4, r3
 800526a:	bf08      	it	eq
 800526c:	68ec      	ldreq	r4, [r5, #12]
 800526e:	e7e6      	b.n	800523e <__swsetup_r+0x1e>
 8005270:	0758      	lsls	r0, r3, #29
 8005272:	d512      	bpl.n	800529a <__swsetup_r+0x7a>
 8005274:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005276:	b141      	cbz	r1, 800528a <__swsetup_r+0x6a>
 8005278:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800527c:	4299      	cmp	r1, r3
 800527e:	d002      	beq.n	8005286 <__swsetup_r+0x66>
 8005280:	4630      	mov	r0, r6
 8005282:	f000 f991 	bl	80055a8 <_free_r>
 8005286:	2300      	movs	r3, #0
 8005288:	6363      	str	r3, [r4, #52]	; 0x34
 800528a:	89a3      	ldrh	r3, [r4, #12]
 800528c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005290:	81a3      	strh	r3, [r4, #12]
 8005292:	2300      	movs	r3, #0
 8005294:	6063      	str	r3, [r4, #4]
 8005296:	6923      	ldr	r3, [r4, #16]
 8005298:	6023      	str	r3, [r4, #0]
 800529a:	89a3      	ldrh	r3, [r4, #12]
 800529c:	f043 0308 	orr.w	r3, r3, #8
 80052a0:	81a3      	strh	r3, [r4, #12]
 80052a2:	6923      	ldr	r3, [r4, #16]
 80052a4:	b94b      	cbnz	r3, 80052ba <__swsetup_r+0x9a>
 80052a6:	89a3      	ldrh	r3, [r4, #12]
 80052a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80052ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052b0:	d003      	beq.n	80052ba <__swsetup_r+0x9a>
 80052b2:	4621      	mov	r1, r4
 80052b4:	4630      	mov	r0, r6
 80052b6:	f000 f92b 	bl	8005510 <__smakebuf_r>
 80052ba:	89a0      	ldrh	r0, [r4, #12]
 80052bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80052c0:	f010 0301 	ands.w	r3, r0, #1
 80052c4:	d00a      	beq.n	80052dc <__swsetup_r+0xbc>
 80052c6:	2300      	movs	r3, #0
 80052c8:	60a3      	str	r3, [r4, #8]
 80052ca:	6963      	ldr	r3, [r4, #20]
 80052cc:	425b      	negs	r3, r3
 80052ce:	61a3      	str	r3, [r4, #24]
 80052d0:	6923      	ldr	r3, [r4, #16]
 80052d2:	b943      	cbnz	r3, 80052e6 <__swsetup_r+0xc6>
 80052d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80052d8:	d1ba      	bne.n	8005250 <__swsetup_r+0x30>
 80052da:	bd70      	pop	{r4, r5, r6, pc}
 80052dc:	0781      	lsls	r1, r0, #30
 80052de:	bf58      	it	pl
 80052e0:	6963      	ldrpl	r3, [r4, #20]
 80052e2:	60a3      	str	r3, [r4, #8]
 80052e4:	e7f4      	b.n	80052d0 <__swsetup_r+0xb0>
 80052e6:	2000      	movs	r0, #0
 80052e8:	e7f7      	b.n	80052da <__swsetup_r+0xba>
 80052ea:	bf00      	nop
 80052ec:	20000014 	.word	0x20000014
 80052f0:	080057a4 	.word	0x080057a4
 80052f4:	080057c4 	.word	0x080057c4
 80052f8:	08005784 	.word	0x08005784

080052fc <_close_r>:
 80052fc:	b538      	push	{r3, r4, r5, lr}
 80052fe:	4d06      	ldr	r5, [pc, #24]	; (8005318 <_close_r+0x1c>)
 8005300:	2300      	movs	r3, #0
 8005302:	4604      	mov	r4, r0
 8005304:	4608      	mov	r0, r1
 8005306:	602b      	str	r3, [r5, #0]
 8005308:	f7fb fa1b 	bl	8000742 <_close>
 800530c:	1c43      	adds	r3, r0, #1
 800530e:	d102      	bne.n	8005316 <_close_r+0x1a>
 8005310:	682b      	ldr	r3, [r5, #0]
 8005312:	b103      	cbz	r3, 8005316 <_close_r+0x1a>
 8005314:	6023      	str	r3, [r4, #0]
 8005316:	bd38      	pop	{r3, r4, r5, pc}
 8005318:	20012e98 	.word	0x20012e98

0800531c <__sflush_r>:
 800531c:	898a      	ldrh	r2, [r1, #12]
 800531e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005322:	4605      	mov	r5, r0
 8005324:	0710      	lsls	r0, r2, #28
 8005326:	460c      	mov	r4, r1
 8005328:	d458      	bmi.n	80053dc <__sflush_r+0xc0>
 800532a:	684b      	ldr	r3, [r1, #4]
 800532c:	2b00      	cmp	r3, #0
 800532e:	dc05      	bgt.n	800533c <__sflush_r+0x20>
 8005330:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005332:	2b00      	cmp	r3, #0
 8005334:	dc02      	bgt.n	800533c <__sflush_r+0x20>
 8005336:	2000      	movs	r0, #0
 8005338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800533c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800533e:	2e00      	cmp	r6, #0
 8005340:	d0f9      	beq.n	8005336 <__sflush_r+0x1a>
 8005342:	2300      	movs	r3, #0
 8005344:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005348:	682f      	ldr	r7, [r5, #0]
 800534a:	602b      	str	r3, [r5, #0]
 800534c:	d032      	beq.n	80053b4 <__sflush_r+0x98>
 800534e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005350:	89a3      	ldrh	r3, [r4, #12]
 8005352:	075a      	lsls	r2, r3, #29
 8005354:	d505      	bpl.n	8005362 <__sflush_r+0x46>
 8005356:	6863      	ldr	r3, [r4, #4]
 8005358:	1ac0      	subs	r0, r0, r3
 800535a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800535c:	b10b      	cbz	r3, 8005362 <__sflush_r+0x46>
 800535e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005360:	1ac0      	subs	r0, r0, r3
 8005362:	2300      	movs	r3, #0
 8005364:	4602      	mov	r2, r0
 8005366:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005368:	6a21      	ldr	r1, [r4, #32]
 800536a:	4628      	mov	r0, r5
 800536c:	47b0      	blx	r6
 800536e:	1c43      	adds	r3, r0, #1
 8005370:	89a3      	ldrh	r3, [r4, #12]
 8005372:	d106      	bne.n	8005382 <__sflush_r+0x66>
 8005374:	6829      	ldr	r1, [r5, #0]
 8005376:	291d      	cmp	r1, #29
 8005378:	d82c      	bhi.n	80053d4 <__sflush_r+0xb8>
 800537a:	4a2a      	ldr	r2, [pc, #168]	; (8005424 <__sflush_r+0x108>)
 800537c:	40ca      	lsrs	r2, r1
 800537e:	07d6      	lsls	r6, r2, #31
 8005380:	d528      	bpl.n	80053d4 <__sflush_r+0xb8>
 8005382:	2200      	movs	r2, #0
 8005384:	6062      	str	r2, [r4, #4]
 8005386:	04d9      	lsls	r1, r3, #19
 8005388:	6922      	ldr	r2, [r4, #16]
 800538a:	6022      	str	r2, [r4, #0]
 800538c:	d504      	bpl.n	8005398 <__sflush_r+0x7c>
 800538e:	1c42      	adds	r2, r0, #1
 8005390:	d101      	bne.n	8005396 <__sflush_r+0x7a>
 8005392:	682b      	ldr	r3, [r5, #0]
 8005394:	b903      	cbnz	r3, 8005398 <__sflush_r+0x7c>
 8005396:	6560      	str	r0, [r4, #84]	; 0x54
 8005398:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800539a:	602f      	str	r7, [r5, #0]
 800539c:	2900      	cmp	r1, #0
 800539e:	d0ca      	beq.n	8005336 <__sflush_r+0x1a>
 80053a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053a4:	4299      	cmp	r1, r3
 80053a6:	d002      	beq.n	80053ae <__sflush_r+0x92>
 80053a8:	4628      	mov	r0, r5
 80053aa:	f000 f8fd 	bl	80055a8 <_free_r>
 80053ae:	2000      	movs	r0, #0
 80053b0:	6360      	str	r0, [r4, #52]	; 0x34
 80053b2:	e7c1      	b.n	8005338 <__sflush_r+0x1c>
 80053b4:	6a21      	ldr	r1, [r4, #32]
 80053b6:	2301      	movs	r3, #1
 80053b8:	4628      	mov	r0, r5
 80053ba:	47b0      	blx	r6
 80053bc:	1c41      	adds	r1, r0, #1
 80053be:	d1c7      	bne.n	8005350 <__sflush_r+0x34>
 80053c0:	682b      	ldr	r3, [r5, #0]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d0c4      	beq.n	8005350 <__sflush_r+0x34>
 80053c6:	2b1d      	cmp	r3, #29
 80053c8:	d001      	beq.n	80053ce <__sflush_r+0xb2>
 80053ca:	2b16      	cmp	r3, #22
 80053cc:	d101      	bne.n	80053d2 <__sflush_r+0xb6>
 80053ce:	602f      	str	r7, [r5, #0]
 80053d0:	e7b1      	b.n	8005336 <__sflush_r+0x1a>
 80053d2:	89a3      	ldrh	r3, [r4, #12]
 80053d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053d8:	81a3      	strh	r3, [r4, #12]
 80053da:	e7ad      	b.n	8005338 <__sflush_r+0x1c>
 80053dc:	690f      	ldr	r7, [r1, #16]
 80053de:	2f00      	cmp	r7, #0
 80053e0:	d0a9      	beq.n	8005336 <__sflush_r+0x1a>
 80053e2:	0793      	lsls	r3, r2, #30
 80053e4:	680e      	ldr	r6, [r1, #0]
 80053e6:	bf08      	it	eq
 80053e8:	694b      	ldreq	r3, [r1, #20]
 80053ea:	600f      	str	r7, [r1, #0]
 80053ec:	bf18      	it	ne
 80053ee:	2300      	movne	r3, #0
 80053f0:	eba6 0807 	sub.w	r8, r6, r7
 80053f4:	608b      	str	r3, [r1, #8]
 80053f6:	f1b8 0f00 	cmp.w	r8, #0
 80053fa:	dd9c      	ble.n	8005336 <__sflush_r+0x1a>
 80053fc:	6a21      	ldr	r1, [r4, #32]
 80053fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005400:	4643      	mov	r3, r8
 8005402:	463a      	mov	r2, r7
 8005404:	4628      	mov	r0, r5
 8005406:	47b0      	blx	r6
 8005408:	2800      	cmp	r0, #0
 800540a:	dc06      	bgt.n	800541a <__sflush_r+0xfe>
 800540c:	89a3      	ldrh	r3, [r4, #12]
 800540e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005412:	81a3      	strh	r3, [r4, #12]
 8005414:	f04f 30ff 	mov.w	r0, #4294967295
 8005418:	e78e      	b.n	8005338 <__sflush_r+0x1c>
 800541a:	4407      	add	r7, r0
 800541c:	eba8 0800 	sub.w	r8, r8, r0
 8005420:	e7e9      	b.n	80053f6 <__sflush_r+0xda>
 8005422:	bf00      	nop
 8005424:	20400001 	.word	0x20400001

08005428 <_fflush_r>:
 8005428:	b538      	push	{r3, r4, r5, lr}
 800542a:	690b      	ldr	r3, [r1, #16]
 800542c:	4605      	mov	r5, r0
 800542e:	460c      	mov	r4, r1
 8005430:	b913      	cbnz	r3, 8005438 <_fflush_r+0x10>
 8005432:	2500      	movs	r5, #0
 8005434:	4628      	mov	r0, r5
 8005436:	bd38      	pop	{r3, r4, r5, pc}
 8005438:	b118      	cbz	r0, 8005442 <_fflush_r+0x1a>
 800543a:	6983      	ldr	r3, [r0, #24]
 800543c:	b90b      	cbnz	r3, 8005442 <_fflush_r+0x1a>
 800543e:	f7ff fa15 	bl	800486c <__sinit>
 8005442:	4b14      	ldr	r3, [pc, #80]	; (8005494 <_fflush_r+0x6c>)
 8005444:	429c      	cmp	r4, r3
 8005446:	d11b      	bne.n	8005480 <_fflush_r+0x58>
 8005448:	686c      	ldr	r4, [r5, #4]
 800544a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d0ef      	beq.n	8005432 <_fflush_r+0xa>
 8005452:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005454:	07d0      	lsls	r0, r2, #31
 8005456:	d404      	bmi.n	8005462 <_fflush_r+0x3a>
 8005458:	0599      	lsls	r1, r3, #22
 800545a:	d402      	bmi.n	8005462 <_fflush_r+0x3a>
 800545c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800545e:	f7ff faa3 	bl	80049a8 <__retarget_lock_acquire_recursive>
 8005462:	4628      	mov	r0, r5
 8005464:	4621      	mov	r1, r4
 8005466:	f7ff ff59 	bl	800531c <__sflush_r>
 800546a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800546c:	07da      	lsls	r2, r3, #31
 800546e:	4605      	mov	r5, r0
 8005470:	d4e0      	bmi.n	8005434 <_fflush_r+0xc>
 8005472:	89a3      	ldrh	r3, [r4, #12]
 8005474:	059b      	lsls	r3, r3, #22
 8005476:	d4dd      	bmi.n	8005434 <_fflush_r+0xc>
 8005478:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800547a:	f7ff fa96 	bl	80049aa <__retarget_lock_release_recursive>
 800547e:	e7d9      	b.n	8005434 <_fflush_r+0xc>
 8005480:	4b05      	ldr	r3, [pc, #20]	; (8005498 <_fflush_r+0x70>)
 8005482:	429c      	cmp	r4, r3
 8005484:	d101      	bne.n	800548a <_fflush_r+0x62>
 8005486:	68ac      	ldr	r4, [r5, #8]
 8005488:	e7df      	b.n	800544a <_fflush_r+0x22>
 800548a:	4b04      	ldr	r3, [pc, #16]	; (800549c <_fflush_r+0x74>)
 800548c:	429c      	cmp	r4, r3
 800548e:	bf08      	it	eq
 8005490:	68ec      	ldreq	r4, [r5, #12]
 8005492:	e7da      	b.n	800544a <_fflush_r+0x22>
 8005494:	080057a4 	.word	0x080057a4
 8005498:	080057c4 	.word	0x080057c4
 800549c:	08005784 	.word	0x08005784

080054a0 <_lseek_r>:
 80054a0:	b538      	push	{r3, r4, r5, lr}
 80054a2:	4d07      	ldr	r5, [pc, #28]	; (80054c0 <_lseek_r+0x20>)
 80054a4:	4604      	mov	r4, r0
 80054a6:	4608      	mov	r0, r1
 80054a8:	4611      	mov	r1, r2
 80054aa:	2200      	movs	r2, #0
 80054ac:	602a      	str	r2, [r5, #0]
 80054ae:	461a      	mov	r2, r3
 80054b0:	f7fb f96e 	bl	8000790 <_lseek>
 80054b4:	1c43      	adds	r3, r0, #1
 80054b6:	d102      	bne.n	80054be <_lseek_r+0x1e>
 80054b8:	682b      	ldr	r3, [r5, #0]
 80054ba:	b103      	cbz	r3, 80054be <_lseek_r+0x1e>
 80054bc:	6023      	str	r3, [r4, #0]
 80054be:	bd38      	pop	{r3, r4, r5, pc}
 80054c0:	20012e98 	.word	0x20012e98

080054c4 <__swhatbuf_r>:
 80054c4:	b570      	push	{r4, r5, r6, lr}
 80054c6:	460e      	mov	r6, r1
 80054c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054cc:	2900      	cmp	r1, #0
 80054ce:	b096      	sub	sp, #88	; 0x58
 80054d0:	4614      	mov	r4, r2
 80054d2:	461d      	mov	r5, r3
 80054d4:	da08      	bge.n	80054e8 <__swhatbuf_r+0x24>
 80054d6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	602a      	str	r2, [r5, #0]
 80054de:	061a      	lsls	r2, r3, #24
 80054e0:	d410      	bmi.n	8005504 <__swhatbuf_r+0x40>
 80054e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054e6:	e00e      	b.n	8005506 <__swhatbuf_r+0x42>
 80054e8:	466a      	mov	r2, sp
 80054ea:	f000 f8bb 	bl	8005664 <_fstat_r>
 80054ee:	2800      	cmp	r0, #0
 80054f0:	dbf1      	blt.n	80054d6 <__swhatbuf_r+0x12>
 80054f2:	9a01      	ldr	r2, [sp, #4]
 80054f4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80054f8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80054fc:	425a      	negs	r2, r3
 80054fe:	415a      	adcs	r2, r3
 8005500:	602a      	str	r2, [r5, #0]
 8005502:	e7ee      	b.n	80054e2 <__swhatbuf_r+0x1e>
 8005504:	2340      	movs	r3, #64	; 0x40
 8005506:	2000      	movs	r0, #0
 8005508:	6023      	str	r3, [r4, #0]
 800550a:	b016      	add	sp, #88	; 0x58
 800550c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005510 <__smakebuf_r>:
 8005510:	898b      	ldrh	r3, [r1, #12]
 8005512:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005514:	079d      	lsls	r5, r3, #30
 8005516:	4606      	mov	r6, r0
 8005518:	460c      	mov	r4, r1
 800551a:	d507      	bpl.n	800552c <__smakebuf_r+0x1c>
 800551c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005520:	6023      	str	r3, [r4, #0]
 8005522:	6123      	str	r3, [r4, #16]
 8005524:	2301      	movs	r3, #1
 8005526:	6163      	str	r3, [r4, #20]
 8005528:	b002      	add	sp, #8
 800552a:	bd70      	pop	{r4, r5, r6, pc}
 800552c:	ab01      	add	r3, sp, #4
 800552e:	466a      	mov	r2, sp
 8005530:	f7ff ffc8 	bl	80054c4 <__swhatbuf_r>
 8005534:	9900      	ldr	r1, [sp, #0]
 8005536:	4605      	mov	r5, r0
 8005538:	4630      	mov	r0, r6
 800553a:	f7ff fa57 	bl	80049ec <_malloc_r>
 800553e:	b948      	cbnz	r0, 8005554 <__smakebuf_r+0x44>
 8005540:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005544:	059a      	lsls	r2, r3, #22
 8005546:	d4ef      	bmi.n	8005528 <__smakebuf_r+0x18>
 8005548:	f023 0303 	bic.w	r3, r3, #3
 800554c:	f043 0302 	orr.w	r3, r3, #2
 8005550:	81a3      	strh	r3, [r4, #12]
 8005552:	e7e3      	b.n	800551c <__smakebuf_r+0xc>
 8005554:	4b0d      	ldr	r3, [pc, #52]	; (800558c <__smakebuf_r+0x7c>)
 8005556:	62b3      	str	r3, [r6, #40]	; 0x28
 8005558:	89a3      	ldrh	r3, [r4, #12]
 800555a:	6020      	str	r0, [r4, #0]
 800555c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005560:	81a3      	strh	r3, [r4, #12]
 8005562:	9b00      	ldr	r3, [sp, #0]
 8005564:	6163      	str	r3, [r4, #20]
 8005566:	9b01      	ldr	r3, [sp, #4]
 8005568:	6120      	str	r0, [r4, #16]
 800556a:	b15b      	cbz	r3, 8005584 <__smakebuf_r+0x74>
 800556c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005570:	4630      	mov	r0, r6
 8005572:	f000 f889 	bl	8005688 <_isatty_r>
 8005576:	b128      	cbz	r0, 8005584 <__smakebuf_r+0x74>
 8005578:	89a3      	ldrh	r3, [r4, #12]
 800557a:	f023 0303 	bic.w	r3, r3, #3
 800557e:	f043 0301 	orr.w	r3, r3, #1
 8005582:	81a3      	strh	r3, [r4, #12]
 8005584:	89a0      	ldrh	r0, [r4, #12]
 8005586:	4305      	orrs	r5, r0
 8005588:	81a5      	strh	r5, [r4, #12]
 800558a:	e7cd      	b.n	8005528 <__smakebuf_r+0x18>
 800558c:	08004805 	.word	0x08004805

08005590 <__malloc_lock>:
 8005590:	4801      	ldr	r0, [pc, #4]	; (8005598 <__malloc_lock+0x8>)
 8005592:	f7ff ba09 	b.w	80049a8 <__retarget_lock_acquire_recursive>
 8005596:	bf00      	nop
 8005598:	20012e8c 	.word	0x20012e8c

0800559c <__malloc_unlock>:
 800559c:	4801      	ldr	r0, [pc, #4]	; (80055a4 <__malloc_unlock+0x8>)
 800559e:	f7ff ba04 	b.w	80049aa <__retarget_lock_release_recursive>
 80055a2:	bf00      	nop
 80055a4:	20012e8c 	.word	0x20012e8c

080055a8 <_free_r>:
 80055a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80055aa:	2900      	cmp	r1, #0
 80055ac:	d044      	beq.n	8005638 <_free_r+0x90>
 80055ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055b2:	9001      	str	r0, [sp, #4]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	f1a1 0404 	sub.w	r4, r1, #4
 80055ba:	bfb8      	it	lt
 80055bc:	18e4      	addlt	r4, r4, r3
 80055be:	f7ff ffe7 	bl	8005590 <__malloc_lock>
 80055c2:	4a1e      	ldr	r2, [pc, #120]	; (800563c <_free_r+0x94>)
 80055c4:	9801      	ldr	r0, [sp, #4]
 80055c6:	6813      	ldr	r3, [r2, #0]
 80055c8:	b933      	cbnz	r3, 80055d8 <_free_r+0x30>
 80055ca:	6063      	str	r3, [r4, #4]
 80055cc:	6014      	str	r4, [r2, #0]
 80055ce:	b003      	add	sp, #12
 80055d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80055d4:	f7ff bfe2 	b.w	800559c <__malloc_unlock>
 80055d8:	42a3      	cmp	r3, r4
 80055da:	d908      	bls.n	80055ee <_free_r+0x46>
 80055dc:	6825      	ldr	r5, [r4, #0]
 80055de:	1961      	adds	r1, r4, r5
 80055e0:	428b      	cmp	r3, r1
 80055e2:	bf01      	itttt	eq
 80055e4:	6819      	ldreq	r1, [r3, #0]
 80055e6:	685b      	ldreq	r3, [r3, #4]
 80055e8:	1949      	addeq	r1, r1, r5
 80055ea:	6021      	streq	r1, [r4, #0]
 80055ec:	e7ed      	b.n	80055ca <_free_r+0x22>
 80055ee:	461a      	mov	r2, r3
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	b10b      	cbz	r3, 80055f8 <_free_r+0x50>
 80055f4:	42a3      	cmp	r3, r4
 80055f6:	d9fa      	bls.n	80055ee <_free_r+0x46>
 80055f8:	6811      	ldr	r1, [r2, #0]
 80055fa:	1855      	adds	r5, r2, r1
 80055fc:	42a5      	cmp	r5, r4
 80055fe:	d10b      	bne.n	8005618 <_free_r+0x70>
 8005600:	6824      	ldr	r4, [r4, #0]
 8005602:	4421      	add	r1, r4
 8005604:	1854      	adds	r4, r2, r1
 8005606:	42a3      	cmp	r3, r4
 8005608:	6011      	str	r1, [r2, #0]
 800560a:	d1e0      	bne.n	80055ce <_free_r+0x26>
 800560c:	681c      	ldr	r4, [r3, #0]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	6053      	str	r3, [r2, #4]
 8005612:	4421      	add	r1, r4
 8005614:	6011      	str	r1, [r2, #0]
 8005616:	e7da      	b.n	80055ce <_free_r+0x26>
 8005618:	d902      	bls.n	8005620 <_free_r+0x78>
 800561a:	230c      	movs	r3, #12
 800561c:	6003      	str	r3, [r0, #0]
 800561e:	e7d6      	b.n	80055ce <_free_r+0x26>
 8005620:	6825      	ldr	r5, [r4, #0]
 8005622:	1961      	adds	r1, r4, r5
 8005624:	428b      	cmp	r3, r1
 8005626:	bf04      	itt	eq
 8005628:	6819      	ldreq	r1, [r3, #0]
 800562a:	685b      	ldreq	r3, [r3, #4]
 800562c:	6063      	str	r3, [r4, #4]
 800562e:	bf04      	itt	eq
 8005630:	1949      	addeq	r1, r1, r5
 8005632:	6021      	streq	r1, [r4, #0]
 8005634:	6054      	str	r4, [r2, #4]
 8005636:	e7ca      	b.n	80055ce <_free_r+0x26>
 8005638:	b003      	add	sp, #12
 800563a:	bd30      	pop	{r4, r5, pc}
 800563c:	20012e90 	.word	0x20012e90

08005640 <_read_r>:
 8005640:	b538      	push	{r3, r4, r5, lr}
 8005642:	4d07      	ldr	r5, [pc, #28]	; (8005660 <_read_r+0x20>)
 8005644:	4604      	mov	r4, r0
 8005646:	4608      	mov	r0, r1
 8005648:	4611      	mov	r1, r2
 800564a:	2200      	movs	r2, #0
 800564c:	602a      	str	r2, [r5, #0]
 800564e:	461a      	mov	r2, r3
 8005650:	f7fb f83e 	bl	80006d0 <_read>
 8005654:	1c43      	adds	r3, r0, #1
 8005656:	d102      	bne.n	800565e <_read_r+0x1e>
 8005658:	682b      	ldr	r3, [r5, #0]
 800565a:	b103      	cbz	r3, 800565e <_read_r+0x1e>
 800565c:	6023      	str	r3, [r4, #0]
 800565e:	bd38      	pop	{r3, r4, r5, pc}
 8005660:	20012e98 	.word	0x20012e98

08005664 <_fstat_r>:
 8005664:	b538      	push	{r3, r4, r5, lr}
 8005666:	4d07      	ldr	r5, [pc, #28]	; (8005684 <_fstat_r+0x20>)
 8005668:	2300      	movs	r3, #0
 800566a:	4604      	mov	r4, r0
 800566c:	4608      	mov	r0, r1
 800566e:	4611      	mov	r1, r2
 8005670:	602b      	str	r3, [r5, #0]
 8005672:	f7fb f872 	bl	800075a <_fstat>
 8005676:	1c43      	adds	r3, r0, #1
 8005678:	d102      	bne.n	8005680 <_fstat_r+0x1c>
 800567a:	682b      	ldr	r3, [r5, #0]
 800567c:	b103      	cbz	r3, 8005680 <_fstat_r+0x1c>
 800567e:	6023      	str	r3, [r4, #0]
 8005680:	bd38      	pop	{r3, r4, r5, pc}
 8005682:	bf00      	nop
 8005684:	20012e98 	.word	0x20012e98

08005688 <_isatty_r>:
 8005688:	b538      	push	{r3, r4, r5, lr}
 800568a:	4d06      	ldr	r5, [pc, #24]	; (80056a4 <_isatty_r+0x1c>)
 800568c:	2300      	movs	r3, #0
 800568e:	4604      	mov	r4, r0
 8005690:	4608      	mov	r0, r1
 8005692:	602b      	str	r3, [r5, #0]
 8005694:	f7fb f871 	bl	800077a <_isatty>
 8005698:	1c43      	adds	r3, r0, #1
 800569a:	d102      	bne.n	80056a2 <_isatty_r+0x1a>
 800569c:	682b      	ldr	r3, [r5, #0]
 800569e:	b103      	cbz	r3, 80056a2 <_isatty_r+0x1a>
 80056a0:	6023      	str	r3, [r4, #0]
 80056a2:	bd38      	pop	{r3, r4, r5, pc}
 80056a4:	20012e98 	.word	0x20012e98

080056a8 <_sbrk>:
 80056a8:	4a04      	ldr	r2, [pc, #16]	; (80056bc <_sbrk+0x14>)
 80056aa:	6811      	ldr	r1, [r2, #0]
 80056ac:	4603      	mov	r3, r0
 80056ae:	b909      	cbnz	r1, 80056b4 <_sbrk+0xc>
 80056b0:	4903      	ldr	r1, [pc, #12]	; (80056c0 <_sbrk+0x18>)
 80056b2:	6011      	str	r1, [r2, #0]
 80056b4:	6810      	ldr	r0, [r2, #0]
 80056b6:	4403      	add	r3, r0
 80056b8:	6013      	str	r3, [r2, #0]
 80056ba:	4770      	bx	lr
 80056bc:	20012e9c 	.word	0x20012e9c
 80056c0:	20012ea0 	.word	0x20012ea0

080056c4 <_init>:
 80056c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056c6:	bf00      	nop
 80056c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056ca:	bc08      	pop	{r3}
 80056cc:	469e      	mov	lr, r3
 80056ce:	4770      	bx	lr

080056d0 <_fini>:
 80056d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056d2:	bf00      	nop
 80056d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056d6:	bc08      	pop	{r3}
 80056d8:	469e      	mov	lr, r3
 80056da:	4770      	bx	lr
