INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/CS2022 Assignment 1/CS2022 Assignment 1.srcs/sim_4/new/reg16_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg16_tb
