{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 19:29:54 2021 " "Info: Processing started: Mon Jun 07 19:29:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uchebproc -c uchebproc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uchebproc -c uchebproc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register a\[5\]~reg0 register a\[7\]~reg0 189.32 MHz 5.282 ns Internal " "Info: Clock \"clk\" has Internal fmax of 189.32 MHz between source register \"a\[5\]~reg0\" and destination register \"a\[7\]~reg0\" (period= 5.282 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.018 ns + Longest register register " "Info: + Longest register to register delay is 5.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns a\[5\]~reg0 1 REG LCFF_X31_Y14_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y14_N19; Fanout = 6; REG Node = 'a\[5\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[5]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.206 ns) 1.296 ns Add2~936 2 COMB LCCOMB_X33_Y14_N6 2 " "Info: 2: + IC(1.090 ns) + CELL(0.206 ns) = 1.296 ns; Loc. = LCCOMB_X33_Y14_N6; Fanout = 2; COMB Node = 'Add2~936'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { a[5]~reg0 Add2~936 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.596 ns) 2.908 ns Add2~939 3 COMB LCCOMB_X31_Y14_N12 2 " "Info: 3: + IC(1.016 ns) + CELL(0.596 ns) = 2.908 ns; Loc. = LCCOMB_X31_Y14_N12; Fanout = 2; COMB Node = 'Add2~939'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { Add2~936 Add2~939 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.098 ns Add2~943 4 COMB LCCOMB_X31_Y14_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 3.098 ns; Loc. = LCCOMB_X31_Y14_N14; Fanout = 1; COMB Node = 'Add2~943'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add2~939 Add2~943 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.604 ns Add2~946 5 COMB LCCOMB_X31_Y14_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 3.604 ns; Loc. = LCCOMB_X31_Y14_N16; Fanout = 1; COMB Node = 'Add2~946'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add2~943 Add2~946 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 4.345 ns a~2130 6 COMB LCCOMB_X31_Y14_N28 1 " "Info: 6: + IC(0.371 ns) + CELL(0.370 ns) = 4.345 ns; Loc. = LCCOMB_X31_Y14_N28; Fanout = 1; COMB Node = 'a~2130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { Add2~946 a~2130 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 4.910 ns a~2131 7 COMB LCCOMB_X31_Y14_N30 1 " "Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 4.910 ns; Loc. = LCCOMB_X31_Y14_N30; Fanout = 1; COMB Node = 'a~2131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { a~2130 a~2131 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.018 ns a\[7\]~reg0 8 REG LCFF_X31_Y14_N31 6 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 5.018 ns; Loc. = LCFF_X31_Y14_N31; Fanout = 6; REG Node = 'a\[7\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { a~2131 a[7]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.182 ns ( 43.48 % ) " "Info: Total cell delay = 2.182 ns ( 43.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.836 ns ( 56.52 % ) " "Info: Total interconnect delay = 2.836 ns ( 56.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { a[5]~reg0 Add2~936 Add2~939 Add2~943 Add2~946 a~2130 a~2131 a[7]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.018 ns" { a[5]~reg0 {} Add2~936 {} Add2~939 {} Add2~943 {} Add2~946 {} a~2130 {} a~2131 {} a[7]~reg0 {} } { 0.000ns 1.090ns 1.016ns 0.000ns 0.000ns 0.371ns 0.359ns 0.000ns } { 0.000ns 0.206ns 0.596ns 0.190ns 0.506ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.805 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.805 ns a\[7\]~reg0 3 REG LCFF_X31_Y14_N31 6 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.805 ns; Loc. = LCFF_X31_Y14_N31; Fanout = 6; REG Node = 'a\[7\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl a[7]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.25 % ) " "Info: Total cell delay = 1.746 ns ( 62.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 37.75 % ) " "Info: Total interconnect delay = 1.059 ns ( 37.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { clk clk~clkctrl a[7]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { clk {} clk~combout {} clk~clkctrl {} a[7]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.805 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.805 ns a\[5\]~reg0 3 REG LCFF_X31_Y14_N19 6 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.805 ns; Loc. = LCFF_X31_Y14_N19; Fanout = 6; REG Node = 'a\[5\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl a[5]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.25 % ) " "Info: Total cell delay = 1.746 ns ( 62.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 37.75 % ) " "Info: Total interconnect delay = 1.059 ns ( 37.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { clk clk~clkctrl a[5]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { clk {} clk~combout {} clk~clkctrl {} a[5]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { clk clk~clkctrl a[7]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { clk {} clk~combout {} clk~clkctrl {} a[7]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { clk clk~clkctrl a[5]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { clk {} clk~combout {} clk~clkctrl {} a[5]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { a[5]~reg0 Add2~936 Add2~939 Add2~943 Add2~946 a~2130 a~2131 a[7]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.018 ns" { a[5]~reg0 {} Add2~936 {} Add2~939 {} Add2~943 {} Add2~946 {} a~2130 {} a~2131 {} a[7]~reg0 {} } { 0.000ns 1.090ns 1.016ns 0.000ns 0.000ns 0.371ns 0.359ns 0.000ns } { 0.000ns 0.206ns 0.596ns 0.190ns 0.506ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { clk clk~clkctrl a[7]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { clk {} clk~combout {} clk~clkctrl {} a[7]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { clk clk~clkctrl a[5]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { clk {} clk~combout {} clk~clkctrl {} a[5]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "a\[4\]~reg0 cmd\[14\] clk 20.129 ns register " "Info: tsu for register \"a\[4\]~reg0\" (data pin = \"cmd\[14\]\", clock pin = \"clk\") is 20.129 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.974 ns + Longest pin register " "Info: + Longest pin to register delay is 22.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cmd\[14\] 1 PIN PIN_D3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D3; Fanout = 1; PIN Node = 'cmd\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[14] } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns cmd\[14\]~1 2 COMB IOC_X0_Y16_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = IOC_X0_Y16_N0; Fanout = 1; COMB Node = 'cmd\[14\]~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { cmd[14] cmd[14]~1 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.647 ns) + CELL(0.370 ns) 6.932 ns process_0~400 3 COMB LCCOMB_X1_Y17_N16 6 " "Info: 3: + IC(5.647 ns) + CELL(0.370 ns) = 6.932 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 6; COMB Node = 'process_0~400'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.017 ns" { cmd[14]~1 process_0~400 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.837 ns) + CELL(0.614 ns) 11.383 ns Equal2~67 4 COMB LCCOMB_X31_Y15_N20 10 " "Info: 4: + IC(3.837 ns) + CELL(0.614 ns) = 11.383 ns; Loc. = LCCOMB_X31_Y15_N20; Fanout = 10; COMB Node = 'Equal2~67'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { process_0~400 Equal2~67 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.615 ns) 13.114 ns Equal7~42 5 COMB LCCOMB_X28_Y15_N6 18 " "Info: 5: + IC(1.116 ns) + CELL(0.615 ns) = 13.114 ns; Loc. = LCCOMB_X28_Y15_N6; Fanout = 18; COMB Node = 'Equal7~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { Equal2~67 Equal7~42 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.529 ns) 15.141 ns a\[0\]~2088 6 COMB LCCOMB_X32_Y14_N8 9 " "Info: 6: + IC(1.498 ns) + CELL(0.529 ns) = 15.141 ns; Loc. = LCCOMB_X32_Y14_N8; Fanout = 9; COMB Node = 'a\[0\]~2088'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { Equal7~42 a[0]~2088 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.370 ns) 16.550 ns WideNor0~185 7 COMB LCCOMB_X29_Y14_N0 2 " "Info: 7: + IC(1.039 ns) + CELL(0.370 ns) = 16.550 ns; Loc. = LCCOMB_X29_Y14_N0; Fanout = 2; COMB Node = 'WideNor0~185'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { a[0]~2088 WideNor0~185 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.623 ns) 17.562 ns WideNor0 8 COMB LCCOMB_X29_Y14_N18 4 " "Info: 8: + IC(0.389 ns) + CELL(0.623 ns) = 17.562 ns; Loc. = LCCOMB_X29_Y14_N18; Fanout = 4; COMB Node = 'WideNor0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { WideNor0~185 WideNor0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.646 ns) 19.706 ns a~2090 9 COMB LCCOMB_X28_Y15_N22 8 " "Info: 9: + IC(1.498 ns) + CELL(0.646 ns) = 19.706 ns; Loc. = LCCOMB_X28_Y15_N22; Fanout = 8; COMB Node = 'a~2090'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { WideNor0 a~2090 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.370 ns) 21.869 ns a~2114 10 COMB LCCOMB_X33_Y14_N18 1 " "Info: 10: + IC(1.793 ns) + CELL(0.370 ns) = 21.869 ns; Loc. = LCCOMB_X33_Y14_N18; Fanout = 1; COMB Node = 'a~2114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { a~2090 a~2114 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 22.866 ns a~2117 11 COMB LCCOMB_X33_Y14_N12 1 " "Info: 11: + IC(0.373 ns) + CELL(0.624 ns) = 22.866 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'a~2117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { a~2114 a~2117 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 22.974 ns a\[4\]~reg0 12 REG LCFF_X33_Y14_N13 6 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 22.974 ns; Loc. = LCFF_X33_Y14_N13; Fanout = 6; REG Node = 'a\[4\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { a~2117 a[4]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.784 ns ( 25.18 % ) " "Info: Total cell delay = 5.784 ns ( 25.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.190 ns ( 74.82 % ) " "Info: Total interconnect delay = 17.190 ns ( 74.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.974 ns" { cmd[14] cmd[14]~1 process_0~400 Equal2~67 Equal7~42 a[0]~2088 WideNor0~185 WideNor0 a~2090 a~2114 a~2117 a[4]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.974 ns" { cmd[14] {} cmd[14]~1 {} process_0~400 {} Equal2~67 {} Equal7~42 {} a[0]~2088 {} WideNor0~185 {} WideNor0 {} a~2090 {} a~2114 {} a~2117 {} a[4]~reg0 {} } { 0.000ns 0.000ns 5.647ns 3.837ns 1.116ns 1.498ns 1.039ns 0.389ns 1.498ns 1.793ns 0.373ns 0.000ns } { 0.000ns 0.915ns 0.370ns 0.614ns 0.615ns 0.529ns 0.370ns 0.623ns 0.646ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.805 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.805 ns a\[4\]~reg0 3 REG LCFF_X33_Y14_N13 6 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.805 ns; Loc. = LCFF_X33_Y14_N13; Fanout = 6; REG Node = 'a\[4\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl a[4]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.25 % ) " "Info: Total cell delay = 1.746 ns ( 62.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 37.75 % ) " "Info: Total interconnect delay = 1.059 ns ( 37.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { clk clk~clkctrl a[4]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { clk {} clk~combout {} clk~clkctrl {} a[4]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.974 ns" { cmd[14] cmd[14]~1 process_0~400 Equal2~67 Equal7~42 a[0]~2088 WideNor0~185 WideNor0 a~2090 a~2114 a~2117 a[4]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.974 ns" { cmd[14] {} cmd[14]~1 {} process_0~400 {} Equal2~67 {} Equal7~42 {} a[0]~2088 {} WideNor0~185 {} WideNor0 {} a~2090 {} a~2114 {} a~2117 {} a[4]~reg0 {} } { 0.000ns 0.000ns 5.647ns 3.837ns 1.116ns 1.498ns 1.039ns 0.389ns 1.498ns 1.793ns 0.373ns 0.000ns } { 0.000ns 0.915ns 0.370ns 0.614ns 0.615ns 0.529ns 0.370ns 0.623ns 0.646ns 0.370ns 0.624ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { clk clk~clkctrl a[4]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { clk {} clk~combout {} clk~clkctrl {} a[4]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk b\[6\] b\[6\]~reg0 8.960 ns register " "Info: tco from clock \"clk\" to destination pin \"b\[6\]\" through register \"b\[6\]~reg0\" is 8.960 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.804 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 2.804 ns b\[6\]~reg0 3 REG LCFF_X29_Y14_N25 5 " "Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.804 ns; Loc. = LCFF_X29_Y14_N25; Fanout = 5; REG Node = 'b\[6\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl b[6]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.27 % ) " "Info: Total cell delay = 1.746 ns ( 62.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.058 ns ( 37.73 % ) " "Info: Total interconnect delay = 1.058 ns ( 37.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { clk clk~clkctrl b[6]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.804 ns" { clk {} clk~combout {} clk~clkctrl {} b[6]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.919ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.852 ns + Longest register pin " "Info: + Longest register to pin delay is 5.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns b\[6\]~reg0 1 REG LCFF_X29_Y14_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N25; Fanout = 5; REG Node = 'b\[6\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[6]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.636 ns) + CELL(3.216 ns) 5.852 ns b\[6\] 2 PIN PIN_R12 0 " "Info: 2: + IC(2.636 ns) + CELL(3.216 ns) = 5.852 ns; Loc. = PIN_R12; Fanout = 0; PIN Node = 'b\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { b[6]~reg0 b[6] } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 54.96 % ) " "Info: Total cell delay = 3.216 ns ( 54.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.636 ns ( 45.04 % ) " "Info: Total interconnect delay = 2.636 ns ( 45.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { b[6]~reg0 b[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.852 ns" { b[6]~reg0 {} b[6] {} } { 0.000ns 2.636ns } { 0.000ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { clk clk~clkctrl b[6]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.804 ns" { clk {} clk~combout {} clk~clkctrl {} b[6]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.919ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { b[6]~reg0 b[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.852 ns" { b[6]~reg0 {} b[6] {} } { 0.000ns 2.636ns } { 0.000ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "stage res clk -1.414 ns register " "Info: th for register \"stage\" (data pin = \"res\", clock pin = \"clk\") is -1.414 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.801 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 2.801 ns stage 3 REG LCFF_X28_Y14_N1 14 " "Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.801 ns; Loc. = LCFF_X28_Y14_N1; Fanout = 14; REG Node = 'stage'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clk~clkctrl stage } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.33 % ) " "Info: Total cell delay = 1.746 ns ( 62.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 37.67 % ) " "Info: Total interconnect delay = 1.055 ns ( 37.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { clk clk~clkctrl stage } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { clk {} clk~combout {} clk~clkctrl {} stage {} } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.521 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns res 1 PIN PIN_H1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H1; Fanout = 3; PIN Node = 'res'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.709 ns) + CELL(0.624 ns) 4.413 ns stage~5 2 COMB LCCOMB_X28_Y14_N0 1 " "Info: 2: + IC(2.709 ns) + CELL(0.624 ns) = 4.413 ns; Loc. = LCCOMB_X28_Y14_N0; Fanout = 1; COMB Node = 'stage~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.333 ns" { res stage~5 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.521 ns stage 3 REG LCFF_X28_Y14_N1 14 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 4.521 ns; Loc. = LCFF_X28_Y14_N1; Fanout = 14; REG Node = 'stage'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { stage~5 stage } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/Учебка/Учёба моя/курсач/uchebproc/proc.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 40.08 % ) " "Info: Total cell delay = 1.812 ns ( 40.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.709 ns ( 59.92 % ) " "Info: Total interconnect delay = 2.709 ns ( 59.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.521 ns" { res stage~5 stage } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.521 ns" { res {} res~combout {} stage~5 {} stage {} } { 0.000ns 0.000ns 2.709ns 0.000ns } { 0.000ns 1.080ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { clk clk~clkctrl stage } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { clk {} clk~combout {} clk~clkctrl {} stage {} } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.521 ns" { res stage~5 stage } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.521 ns" { res {} res~combout {} stage~5 {} stage {} } { 0.000ns 0.000ns 2.709ns 0.000ns } { 0.000ns 1.080ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 07 19:29:56 2021 " "Info: Processing ended: Mon Jun 07 19:29:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
