<!DOCTYPE html>
<html>
<!-- Created by GNU Texinfo 7.1.1, https://www.gnu.org/software/texinfo/ -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<!-- Copyright Â© 1988-2024 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being "Free Software" and "Free Software Needs
Free Documentation", with the Front-Cover Texts being "A GNU Manual,"
and with the Back-Cover Texts as in (a) below.

(a) The FSF's Back-Cover Text is: "You are free to copy and modify
this GNU Manual.  Buying copies from GNU Press supports the FSF in
developing GNU and promoting software freedom." -->
<title>PowerPC Features (Debugging with GDB)</title>

<meta name="description" content="PowerPC Features (Debugging with GDB)">
<meta name="keywords" content="PowerPC Features (Debugging with GDB)">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<meta name="viewport" content="width=device-width,initial-scale=1">

<link href="index.html" rel="start" title="Top">
<link href="Concept-Index.html" rel="index" title="Concept Index">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="Standard-Target-Features.html" rel="up" title="Standard Target Features">
<link href="RISC_002dV-Features.html" rel="next" title="RISC-V Features">
<link href="OpenRISC-1000-Features.html" rel="prev" title="OpenRISC 1000 Features">
<style type="text/css">
<!--
a.copiable-link {visibility: hidden; text-decoration: none; line-height: 0em}
span:hover a.copiable-link {visibility: visible}
-->
</style>


</head>

<body lang="en">
<div class="subsection-level-extent" id="PowerPC-Features">
<div class="nav-panel">
<p>
Next: <a href="RISC_002dV-Features.html" accesskey="n" rel="next">RISC-V Features</a>, Previous: <a href="OpenRISC-1000-Features.html" accesskey="p" rel="prev">Openrisc 1000 Features</a>, Up: <a href="Standard-Target-Features.html" accesskey="u" rel="up">Standard Target Features</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Concept-Index.html" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<h4 class="subsection" id="PowerPC-Features-1"><span>G.5.11 PowerPC Features<a class="copiable-link" href="#PowerPC-Features-1"> &para;</a></span></h4>
<a class="index-entry-id" id="index-target-descriptions_002c-PowerPC-features"></a>

<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.core</samp>&rsquo; feature is required for PowerPC
targets.  It should contain registers &lsquo;<samp class="samp">r0</samp>&rsquo; through &lsquo;<samp class="samp">r31</samp>&rsquo;,
&lsquo;<samp class="samp">pc</samp>&rsquo;, &lsquo;<samp class="samp">msr</samp>&rsquo;, &lsquo;<samp class="samp">cr</samp>&rsquo;, &lsquo;<samp class="samp">lr</samp>&rsquo;, &lsquo;<samp class="samp">ctr</samp>&rsquo;, and
&lsquo;<samp class="samp">xer</samp>&rsquo;.  They may be 32-bit or 64-bit depending on the target.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.fpu</samp>&rsquo; feature is optional.  It should
contain registers &lsquo;<samp class="samp">f0</samp>&rsquo; through &lsquo;<samp class="samp">f31</samp>&rsquo; and &lsquo;<samp class="samp">fpscr</samp>&rsquo;.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.altivec</samp>&rsquo; feature is optional.  It should
contain registers &lsquo;<samp class="samp">vr0</samp>&rsquo; through &lsquo;<samp class="samp">vr31</samp>&rsquo;, &lsquo;<samp class="samp">vscr</samp>&rsquo;, and
&lsquo;<samp class="samp">vrsave</samp>&rsquo;.  <small class="sc">GDB</small> will define pseudo-registers &lsquo;<samp class="samp">v0</samp>&rsquo;
through &lsquo;<samp class="samp">v31</samp>&rsquo; as aliases for the corresponding &lsquo;<samp class="samp">vrX</samp>&rsquo;
registers.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.vsx</samp>&rsquo; feature is optional.  It should
contain registers &lsquo;<samp class="samp">vs0h</samp>&rsquo; through &lsquo;<samp class="samp">vs31h</samp>&rsquo;.  <small class="sc">GDB</small> will
combine these registers with the floating point registers (&lsquo;<samp class="samp">f0</samp>&rsquo;
through &lsquo;<samp class="samp">f31</samp>&rsquo;) and the altivec registers (&lsquo;<samp class="samp">vr0</samp>&rsquo; through
&lsquo;<samp class="samp">vr31</samp>&rsquo;) to present the 128-bit wide registers &lsquo;<samp class="samp">vs0</samp>&rsquo; through
&lsquo;<samp class="samp">vs63</samp>&rsquo;, the set of vector-scalar registers for POWER7.
Therefore, this feature requires both &lsquo;<samp class="samp">org.gnu.gdb.power.fpu</samp>&rsquo; and
&lsquo;<samp class="samp">org.gnu.gdb.power.altivec</samp>&rsquo;.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.spe</samp>&rsquo; feature is optional.  It should
contain registers &lsquo;<samp class="samp">ev0h</samp>&rsquo; through &lsquo;<samp class="samp">ev31h</samp>&rsquo;, &lsquo;<samp class="samp">acc</samp>&rsquo;, and
&lsquo;<samp class="samp">spefscr</samp>&rsquo;.  SPE targets should provide 32-bit registers in
&lsquo;<samp class="samp">org.gnu.gdb.power.core</samp>&rsquo; and provide the upper halves in
&lsquo;<samp class="samp">ev0h</samp>&rsquo; through &lsquo;<samp class="samp">ev31h</samp>&rsquo;.  <small class="sc">GDB</small> will combine
these to present registers &lsquo;<samp class="samp">ev0</samp>&rsquo; through &lsquo;<samp class="samp">ev31</samp>&rsquo; to the
user.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.ppr</samp>&rsquo; feature is optional.  It should
contain the 64-bit register &lsquo;<samp class="samp">ppr</samp>&rsquo;.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.dscr</samp>&rsquo; feature is optional.  It should
contain the 64-bit register &lsquo;<samp class="samp">dscr</samp>&rsquo;.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.tar</samp>&rsquo; feature is optional.  It should
contain the 64-bit register &lsquo;<samp class="samp">tar</samp>&rsquo;.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.ebb</samp>&rsquo; feature is optional.  It should
contain registers &lsquo;<samp class="samp">bescr</samp>&rsquo;, &lsquo;<samp class="samp">ebbhr</samp>&rsquo; and &lsquo;<samp class="samp">ebbrr</samp>&rsquo;, all
64-bit wide.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.linux.pmu</samp>&rsquo; feature is optional.  It should
contain registers &lsquo;<samp class="samp">mmcr0</samp>&rsquo;, &lsquo;<samp class="samp">mmcr2</samp>&rsquo;, &lsquo;<samp class="samp">siar</samp>&rsquo;, &lsquo;<samp class="samp">sdar</samp>&rsquo;
and &lsquo;<samp class="samp">sier</samp>&rsquo;, all 64-bit wide.  This is the subset of the isa 2.07
server PMU registers provided by <small class="sc">GNU</small>/Linux.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.htm.spr</samp>&rsquo; feature is optional.  It should
contain registers &lsquo;<samp class="samp">tfhar</samp>&rsquo;, &lsquo;<samp class="samp">texasr</samp>&rsquo; and &lsquo;<samp class="samp">tfiar</samp>&rsquo;, all
64-bit wide.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.htm.core</samp>&rsquo; feature is optional.  It should
contain the checkpointed general-purpose registers &lsquo;<samp class="samp">cr0</samp>&rsquo; through
&lsquo;<samp class="samp">cr31</samp>&rsquo;, as well as the checkpointed registers &lsquo;<samp class="samp">clr</samp>&rsquo; and
&lsquo;<samp class="samp">cctr</samp>&rsquo;.  These registers may all be either 32-bit or 64-bit
depending on the target.  It should also contain the checkpointed
registers &lsquo;<samp class="samp">ccr</samp>&rsquo; and &lsquo;<samp class="samp">cxer</samp>&rsquo;, which should both be 32-bit
wide.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.htm.fpu</samp>&rsquo; feature is optional.  It should
contain the checkpointed 64-bit floating-point registers &lsquo;<samp class="samp">cf0</samp>&rsquo;
through &lsquo;<samp class="samp">cf31</samp>&rsquo;, as well as the checkpointed 64-bit register
&lsquo;<samp class="samp">cfpscr</samp>&rsquo;.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.htm.altivec</samp>&rsquo; feature is optional.  It
should contain the checkpointed altivec registers &lsquo;<samp class="samp">cvr0</samp>&rsquo; through
&lsquo;<samp class="samp">cvr31</samp>&rsquo;, all 128-bit wide.  It should also contain the
checkpointed registers &lsquo;<samp class="samp">cvscr</samp>&rsquo; and &lsquo;<samp class="samp">cvrsave</samp>&rsquo;, both 32-bit
wide.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.htm.vsx</samp>&rsquo; feature is optional.  It should
contain registers &lsquo;<samp class="samp">cvs0h</samp>&rsquo; through &lsquo;<samp class="samp">cvs31h</samp>&rsquo;.  <small class="sc">GDB</small>
will combine these registers with the checkpointed floating point
registers (&lsquo;<samp class="samp">cf0</samp>&rsquo; through &lsquo;<samp class="samp">cf31</samp>&rsquo;) and the checkpointed
altivec registers (&lsquo;<samp class="samp">cvr0</samp>&rsquo; through &lsquo;<samp class="samp">cvr31</samp>&rsquo;) to present the
128-bit wide checkpointed vector-scalar registers &lsquo;<samp class="samp">cvs0</samp>&rsquo; through
&lsquo;<samp class="samp">cvs63</samp>&rsquo;.  Therefore, this feature requires both
&lsquo;<samp class="samp">org.gnu.gdb.power.htm.altivec</samp>&rsquo; and
&lsquo;<samp class="samp">org.gnu.gdb.power.htm.fpu</samp>&rsquo;.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.htm.ppr</samp>&rsquo; feature is optional.  It should
contain the 64-bit checkpointed register &lsquo;<samp class="samp">cppr</samp>&rsquo;.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.htm.dscr</samp>&rsquo; feature is optional.  It should
contain the 64-bit checkpointed register &lsquo;<samp class="samp">cdscr</samp>&rsquo;.
</p>
<p>The &lsquo;<samp class="samp">org.gnu.gdb.power.htm.tar</samp>&rsquo; feature is optional.  It should
contain the 64-bit checkpointed register &lsquo;<samp class="samp">ctar</samp>&rsquo;.
</p>

</div>
<hr>
<div class="nav-panel">
<p>
Next: <a href="RISC_002dV-Features.html">RISC-V Features</a>, Previous: <a href="OpenRISC-1000-Features.html">Openrisc 1000 Features</a>, Up: <a href="Standard-Target-Features.html">Standard Target Features</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Concept-Index.html" title="Index" rel="index">Index</a>]</p>
</div>



</body>
</html>
