
cyberglove_stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000413c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08004248  08004248  00014248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004388  08004388  00014388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800438c  0800438c  0001438c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  08004390  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000194  20000070  08004400  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000204  08004400  00020204  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_info   00010f5c  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000262e  00000000  00000000  00030ff5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000840  00000000  00000000  00033628  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000728  00000000  00000000  00033e68  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004f5a  00000000  00000000  00034590  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000289f  00000000  00000000  000394ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003bd89  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000026f4  00000000  00000000  0003be08  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stab         00000084  00000000  00000000  0003e4fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      00000117  00000000  00000000  0003e580  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08004230 	.word	0x08004230

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08004230 	.word	0x08004230

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4a08      	ldr	r2, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000154:	681b      	ldr	r3, [r3, #0]
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 fe87 	bl	8000e70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f002 feda 	bl	8002f20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 fe9f 	bl	8000eda <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 fe67 	bl	8000e86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000098 	.word	0x20000098

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000098 	.word	0x20000098

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b09      	ldr	r3, [pc, #36]	; (8000250 <HAL_Delay+0x40>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad2      	subs	r2, r2, r3
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d3f7      	bcc.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	3710      	adds	r7, #16
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000004 	.word	0x20000004

08000254 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b086      	sub	sp, #24
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800025c:	2300      	movs	r3, #0
 800025e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000260:	2300      	movs	r3, #0
 8000262:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000264:	2300      	movs	r3, #0
 8000266:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000268:	2300      	movs	r3, #0
 800026a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	2b00      	cmp	r3, #0
 8000270:	d101      	bne.n	8000276 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000272:	2301      	movs	r3, #1
 8000274:	e0be      	b.n	80003f4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	689b      	ldr	r3, [r3, #8]
 800027a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000280:	2b00      	cmp	r3, #0
 8000282:	d109      	bne.n	8000298 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	2200      	movs	r2, #0
 8000288:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	2200      	movs	r2, #0
 800028e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000292:	6878      	ldr	r0, [r7, #4]
 8000294:	f002 fc7e 	bl	8002b94 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000298:	6878      	ldr	r0, [r7, #4]
 800029a:	f000 fc79 	bl	8000b90 <ADC_ConversionStop_Disable>
 800029e:	4603      	mov	r3, r0
 80002a0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002a6:	f003 0310 	and.w	r3, r3, #16
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8099 	bne.w	80003e2 <HAL_ADC_Init+0x18e>
 80002b0:	7dfb      	ldrb	r3, [r7, #23]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	f040 8095 	bne.w	80003e2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002bc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80002c0:	f023 0302 	bic.w	r3, r3, #2
 80002c4:	f043 0202 	orr.w	r2, r3, #2
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80002d4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	68db      	ldr	r3, [r3, #12]
 80002da:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80002dc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80002de:	68ba      	ldr	r2, [r7, #8]
 80002e0:	4313      	orrs	r3, r2
 80002e2:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80002ec:	d003      	beq.n	80002f6 <HAL_ADC_Init+0xa2>
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	689b      	ldr	r3, [r3, #8]
 80002f2:	2b01      	cmp	r3, #1
 80002f4:	d102      	bne.n	80002fc <HAL_ADC_Init+0xa8>
 80002f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002fa:	e000      	b.n	80002fe <HAL_ADC_Init+0xaa>
 80002fc:	2300      	movs	r3, #0
 80002fe:	693a      	ldr	r2, [r7, #16]
 8000300:	4313      	orrs	r3, r2
 8000302:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	695b      	ldr	r3, [r3, #20]
 8000308:	2b01      	cmp	r3, #1
 800030a:	d119      	bne.n	8000340 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	68db      	ldr	r3, [r3, #12]
 8000310:	2b00      	cmp	r3, #0
 8000312:	d109      	bne.n	8000328 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	699b      	ldr	r3, [r3, #24]
 8000318:	3b01      	subs	r3, #1
 800031a:	035a      	lsls	r2, r3, #13
 800031c:	693b      	ldr	r3, [r7, #16]
 800031e:	4313      	orrs	r3, r2
 8000320:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000324:	613b      	str	r3, [r7, #16]
 8000326:	e00b      	b.n	8000340 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800032c:	f043 0220 	orr.w	r2, r3, #32
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000338:	f043 0201 	orr.w	r2, r3, #1
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	687a      	ldr	r2, [r7, #4]
 8000346:	6812      	ldr	r2, [r2, #0]
 8000348:	6852      	ldr	r2, [r2, #4]
 800034a:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 800034e:	693a      	ldr	r2, [r7, #16]
 8000350:	430a      	orrs	r2, r1
 8000352:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	681a      	ldr	r2, [r3, #0]
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	6899      	ldr	r1, [r3, #8]
 800035e:	4b27      	ldr	r3, [pc, #156]	; (80003fc <HAL_ADC_Init+0x1a8>)
 8000360:	400b      	ands	r3, r1
 8000362:	68b9      	ldr	r1, [r7, #8]
 8000364:	430b      	orrs	r3, r1
 8000366:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	689b      	ldr	r3, [r3, #8]
 800036c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000370:	d003      	beq.n	800037a <HAL_ADC_Init+0x126>
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	689b      	ldr	r3, [r3, #8]
 8000376:	2b01      	cmp	r3, #1
 8000378:	d104      	bne.n	8000384 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	691b      	ldr	r3, [r3, #16]
 800037e:	3b01      	subs	r3, #1
 8000380:	051b      	lsls	r3, r3, #20
 8000382:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	687a      	ldr	r2, [r7, #4]
 800038a:	6812      	ldr	r2, [r2, #0]
 800038c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800038e:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 8000392:	68fa      	ldr	r2, [r7, #12]
 8000394:	430a      	orrs	r2, r1
 8000396:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	689a      	ldr	r2, [r3, #8]
 800039e:	4b18      	ldr	r3, [pc, #96]	; (8000400 <HAL_ADC_Init+0x1ac>)
 80003a0:	4013      	ands	r3, r2
 80003a2:	68ba      	ldr	r2, [r7, #8]
 80003a4:	4293      	cmp	r3, r2
 80003a6:	d10b      	bne.n	80003c0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	2200      	movs	r2, #0
 80003ac:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003b2:	f023 0303 	bic.w	r3, r3, #3
 80003b6:	f043 0201 	orr.w	r2, r3, #1
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003be:	e018      	b.n	80003f2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003c4:	f023 0312 	bic.w	r3, r3, #18
 80003c8:	f043 0210 	orr.w	r2, r3, #16
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003d4:	f043 0201 	orr.w	r2, r3, #1
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80003dc:	2301      	movs	r3, #1
 80003de:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003e0:	e007      	b.n	80003f2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003e6:	f043 0210 	orr.w	r2, r3, #16
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80003ee:	2301      	movs	r3, #1
 80003f0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80003f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80003f4:	4618      	mov	r0, r3
 80003f6:	3718      	adds	r7, #24
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	ffe1f7fd 	.word	0xffe1f7fd
 8000400:	ff1f0efe 	.word	0xff1f0efe

08000404 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b084      	sub	sp, #16
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800040c:	2300      	movs	r3, #0
 800040e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000416:	2b01      	cmp	r3, #1
 8000418:	d101      	bne.n	800041e <HAL_ADC_Start_IT+0x1a>
 800041a:	2302      	movs	r3, #2
 800041c:	e0a0      	b.n	8000560 <HAL_ADC_Start_IT+0x15c>
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	2201      	movs	r2, #1
 8000422:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000426:	6878      	ldr	r0, [r7, #4]
 8000428:	f000 fb60 	bl	8000aec <ADC_Enable>
 800042c:	4603      	mov	r3, r0
 800042e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000430:	7bfb      	ldrb	r3, [r7, #15]
 8000432:	2b00      	cmp	r3, #0
 8000434:	f040 808f 	bne.w	8000556 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800043c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000440:	f023 0301 	bic.w	r3, r3, #1
 8000444:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a45      	ldr	r2, [pc, #276]	; (8000568 <HAL_ADC_Start_IT+0x164>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d105      	bne.n	8000462 <HAL_ADC_Start_IT+0x5e>
 8000456:	4b45      	ldr	r3, [pc, #276]	; (800056c <HAL_ADC_Start_IT+0x168>)
 8000458:	685b      	ldr	r3, [r3, #4]
 800045a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800045e:	2b00      	cmp	r3, #0
 8000460:	d115      	bne.n	800048e <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000466:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	685b      	ldr	r3, [r3, #4]
 8000474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000478:	2b00      	cmp	r3, #0
 800047a:	d026      	beq.n	80004ca <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000480:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000484:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800048c:	e01d      	b.n	80004ca <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000492:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	4a33      	ldr	r2, [pc, #204]	; (800056c <HAL_ADC_Start_IT+0x168>)
 80004a0:	4293      	cmp	r3, r2
 80004a2:	d004      	beq.n	80004ae <HAL_ADC_Start_IT+0xaa>
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4a2f      	ldr	r2, [pc, #188]	; (8000568 <HAL_ADC_Start_IT+0x164>)
 80004aa:	4293      	cmp	r3, r2
 80004ac:	d10d      	bne.n	80004ca <HAL_ADC_Start_IT+0xc6>
 80004ae:	4b2f      	ldr	r3, [pc, #188]	; (800056c <HAL_ADC_Start_IT+0x168>)
 80004b0:	685b      	ldr	r3, [r3, #4]
 80004b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d007      	beq.n	80004ca <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80004c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d006      	beq.n	80004e4 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004da:	f023 0206 	bic.w	r2, r3, #6
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80004e2:	e002      	b.n	80004ea <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	2200      	movs	r2, #0
 80004e8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	2200      	movs	r2, #0
 80004ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	f06f 0202 	mvn.w	r2, #2
 80004fa:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	687a      	ldr	r2, [r7, #4]
 8000502:	6812      	ldr	r2, [r2, #0]
 8000504:	6852      	ldr	r2, [r2, #4]
 8000506:	f042 0220 	orr.w	r2, r2, #32
 800050a:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	689b      	ldr	r3, [r3, #8]
 8000512:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000516:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800051a:	d113      	bne.n	8000544 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000520:	4a11      	ldr	r2, [pc, #68]	; (8000568 <HAL_ADC_Start_IT+0x164>)
 8000522:	4293      	cmp	r3, r2
 8000524:	d105      	bne.n	8000532 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000526:	4b11      	ldr	r3, [pc, #68]	; (800056c <HAL_ADC_Start_IT+0x168>)
 8000528:	685b      	ldr	r3, [r3, #4]
 800052a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800052e:	2b00      	cmp	r3, #0
 8000530:	d108      	bne.n	8000544 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	687a      	ldr	r2, [r7, #4]
 8000538:	6812      	ldr	r2, [r2, #0]
 800053a:	6892      	ldr	r2, [r2, #8]
 800053c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000540:	609a      	str	r2, [r3, #8]
 8000542:	e00c      	b.n	800055e <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	6812      	ldr	r2, [r2, #0]
 800054c:	6892      	ldr	r2, [r2, #8]
 800054e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000552:	609a      	str	r2, [r3, #8]
 8000554:	e003      	b.n	800055e <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2200      	movs	r2, #0
 800055a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800055e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000560:	4618      	mov	r0, r3
 8000562:	3710      	adds	r7, #16
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	40012800 	.word	0x40012800
 800056c:	40012400 	.word	0x40012400

08000570 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800057c:	2300      	movs	r3, #0
 800057e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a64      	ldr	r2, [pc, #400]	; (8000718 <HAL_ADC_Start_DMA+0x1a8>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d004      	beq.n	8000594 <HAL_ADC_Start_DMA+0x24>
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4a63      	ldr	r2, [pc, #396]	; (800071c <HAL_ADC_Start_DMA+0x1ac>)
 8000590:	4293      	cmp	r3, r2
 8000592:	d106      	bne.n	80005a2 <HAL_ADC_Start_DMA+0x32>
 8000594:	4b60      	ldr	r3, [pc, #384]	; (8000718 <HAL_ADC_Start_DMA+0x1a8>)
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800059c:	2b00      	cmp	r3, #0
 800059e:	f040 80b3 	bne.w	8000708 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80005a8:	2b01      	cmp	r3, #1
 80005aa:	d101      	bne.n	80005b0 <HAL_ADC_Start_DMA+0x40>
 80005ac:	2302      	movs	r3, #2
 80005ae:	e0ae      	b.n	800070e <HAL_ADC_Start_DMA+0x19e>
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	2201      	movs	r2, #1
 80005b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80005b8:	68f8      	ldr	r0, [r7, #12]
 80005ba:	f000 fa97 	bl	8000aec <ADC_Enable>
 80005be:	4603      	mov	r3, r0
 80005c0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80005c2:	7dfb      	ldrb	r3, [r7, #23]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	f040 809a 	bne.w	80006fe <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005ce:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80005d2:	f023 0301 	bic.w	r3, r3, #1
 80005d6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4a4e      	ldr	r2, [pc, #312]	; (800071c <HAL_ADC_Start_DMA+0x1ac>)
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d105      	bne.n	80005f4 <HAL_ADC_Start_DMA+0x84>
 80005e8:	4b4b      	ldr	r3, [pc, #300]	; (8000718 <HAL_ADC_Start_DMA+0x1a8>)
 80005ea:	685b      	ldr	r3, [r3, #4]
 80005ec:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d115      	bne.n	8000620 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005f8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	685b      	ldr	r3, [r3, #4]
 8000606:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800060a:	2b00      	cmp	r3, #0
 800060c:	d026      	beq.n	800065c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000612:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000616:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800061e:	e01d      	b.n	800065c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000624:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a39      	ldr	r2, [pc, #228]	; (8000718 <HAL_ADC_Start_DMA+0x1a8>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d004      	beq.n	8000640 <HAL_ADC_Start_DMA+0xd0>
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4a38      	ldr	r2, [pc, #224]	; (800071c <HAL_ADC_Start_DMA+0x1ac>)
 800063c:	4293      	cmp	r3, r2
 800063e:	d10d      	bne.n	800065c <HAL_ADC_Start_DMA+0xec>
 8000640:	4b35      	ldr	r3, [pc, #212]	; (8000718 <HAL_ADC_Start_DMA+0x1a8>)
 8000642:	685b      	ldr	r3, [r3, #4]
 8000644:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000648:	2b00      	cmp	r3, #0
 800064a:	d007      	beq.n	800065c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000650:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000654:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000660:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000664:	2b00      	cmp	r3, #0
 8000666:	d006      	beq.n	8000676 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800066c:	f023 0206 	bic.w	r2, r3, #6
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	62da      	str	r2, [r3, #44]	; 0x2c
 8000674:	e002      	b.n	800067c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	2200      	movs	r2, #0
 800067a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	2200      	movs	r2, #0
 8000680:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	6a1b      	ldr	r3, [r3, #32]
 8000688:	4a25      	ldr	r2, [pc, #148]	; (8000720 <HAL_ADC_Start_DMA+0x1b0>)
 800068a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	6a1b      	ldr	r3, [r3, #32]
 8000690:	4a24      	ldr	r2, [pc, #144]	; (8000724 <HAL_ADC_Start_DMA+0x1b4>)
 8000692:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	6a1b      	ldr	r3, [r3, #32]
 8000698:	4a23      	ldr	r2, [pc, #140]	; (8000728 <HAL_ADC_Start_DMA+0x1b8>)
 800069a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f06f 0202 	mvn.w	r2, #2
 80006a4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	68fa      	ldr	r2, [r7, #12]
 80006ac:	6812      	ldr	r2, [r2, #0]
 80006ae:	6892      	ldr	r2, [r2, #8]
 80006b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80006b4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	6a18      	ldr	r0, [r3, #32]
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	334c      	adds	r3, #76	; 0x4c
 80006c0:	4619      	mov	r1, r3
 80006c2:	68ba      	ldr	r2, [r7, #8]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f000 fca3 	bl	8001010 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	689b      	ldr	r3, [r3, #8]
 80006d0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80006d4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80006d8:	d108      	bne.n	80006ec <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	68fa      	ldr	r2, [r7, #12]
 80006e0:	6812      	ldr	r2, [r2, #0]
 80006e2:	6892      	ldr	r2, [r2, #8]
 80006e4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80006e8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80006ea:	e00f      	b.n	800070c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	68fa      	ldr	r2, [r7, #12]
 80006f2:	6812      	ldr	r2, [r2, #0]
 80006f4:	6892      	ldr	r2, [r2, #8]
 80006f6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80006fa:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80006fc:	e006      	b.n	800070c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	2200      	movs	r2, #0
 8000702:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8000706:	e001      	b.n	800070c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000708:	2301      	movs	r3, #1
 800070a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800070c:	7dfb      	ldrb	r3, [r7, #23]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3718      	adds	r7, #24
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40012400 	.word	0x40012400
 800071c:	40012800 	.word	0x40012800
 8000720:	08000c05 	.word	0x08000c05
 8000724:	08000c81 	.word	0x08000c81
 8000728:	08000c9d 	.word	0x08000c9d

0800072c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	685b      	ldr	r3, [r3, #4]
 800073a:	f003 0320 	and.w	r3, r3, #32
 800073e:	2b20      	cmp	r3, #32
 8000740:	d140      	bne.n	80007c4 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f003 0302 	and.w	r3, r3, #2
 800074c:	2b02      	cmp	r3, #2
 800074e:	d139      	bne.n	80007c4 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000754:	f003 0310 	and.w	r3, r3, #16
 8000758:	2b00      	cmp	r3, #0
 800075a:	d105      	bne.n	8000768 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000760:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	689b      	ldr	r3, [r3, #8]
 800076e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000772:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000776:	d11d      	bne.n	80007b4 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	68db      	ldr	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800077c:	2b00      	cmp	r3, #0
 800077e:	d119      	bne.n	80007b4 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	687a      	ldr	r2, [r7, #4]
 8000786:	6812      	ldr	r2, [r2, #0]
 8000788:	6852      	ldr	r2, [r2, #4]
 800078a:	f022 0220 	bic.w	r2, r2, #32
 800078e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000794:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d105      	bne.n	80007b4 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007ac:	f043 0201 	orr.w	r2, r3, #1
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 80007b4:	6878      	ldr	r0, [r7, #4]
 80007b6:	f000 f87c 	bl	80008b2 <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	f06f 0212 	mvn.w	r2, #18
 80007c2:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007ce:	2b80      	cmp	r3, #128	; 0x80
 80007d0:	d14f      	bne.n	8000872 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f003 0304 	and.w	r3, r3, #4
 80007dc:	2b04      	cmp	r3, #4
 80007de:	d148      	bne.n	8000872 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007e4:	f003 0310 	and.w	r3, r3, #16
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d105      	bne.n	80007f8 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007f0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	689b      	ldr	r3, [r3, #8]
 80007fe:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8000802:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8000806:	d012      	beq.n	800082e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	685b      	ldr	r3, [r3, #4]
 800080e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000812:	2b00      	cmp	r3, #0
 8000814:	d125      	bne.n	8000862 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	689b      	ldr	r3, [r3, #8]
 800081c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000820:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000824:	d11d      	bne.n	8000862 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	68db      	ldr	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800082a:	2b00      	cmp	r3, #0
 800082c:	d119      	bne.n	8000862 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	687a      	ldr	r2, [r7, #4]
 8000834:	6812      	ldr	r2, [r2, #0]
 8000836:	6852      	ldr	r2, [r2, #4]
 8000838:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800083c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000842:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800084e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000852:	2b00      	cmp	r3, #0
 8000854:	d105      	bne.n	8000862 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800085a:	f043 0201 	orr.w	r2, r3, #1
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000862:	6878      	ldr	r0, [r7, #4]
 8000864:	f000 fa34 	bl	8000cd0 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	f06f 020c 	mvn.w	r2, #12
 8000870:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800087c:	2b40      	cmp	r3, #64	; 0x40
 800087e:	d114      	bne.n	80008aa <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	2b01      	cmp	r3, #1
 800088c:	d10d      	bne.n	80008aa <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000892:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800089a:	6878      	ldr	r0, [r7, #4]
 800089c:	f000 f81b 	bl	80008d6 <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	f06f 0201 	mvn.w	r2, #1
 80008a8:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80008b2:	b480      	push	{r7}
 80008b4:	b083      	sub	sp, #12
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80008ba:	bf00      	nop
 80008bc:	370c      	adds	r7, #12
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr

080008c4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80008cc:	bf00      	nop
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bc80      	pop	{r7}
 80008d4:	4770      	bx	lr

080008d6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80008d6:	b480      	push	{r7}
 80008d8:	b083      	sub	sp, #12
 80008da:	af00      	add	r7, sp, #0
 80008dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80008de:	bf00      	nop
 80008e0:	370c      	adds	r7, #12
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr

080008e8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80008f0:	bf00      	nop
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bc80      	pop	{r7}
 80008f8:	4770      	bx	lr
	...

080008fc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80008fc:	b490      	push	{r4, r7}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000906:	2300      	movs	r3, #0
 8000908:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800090a:	2300      	movs	r3, #0
 800090c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000914:	2b01      	cmp	r3, #1
 8000916:	d101      	bne.n	800091c <HAL_ADC_ConfigChannel+0x20>
 8000918:	2302      	movs	r3, #2
 800091a:	e0dc      	b.n	8000ad6 <HAL_ADC_ConfigChannel+0x1da>
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	2201      	movs	r2, #1
 8000920:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	2b06      	cmp	r3, #6
 800092a:	d81c      	bhi.n	8000966 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	6819      	ldr	r1, [r3, #0]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	685a      	ldr	r2, [r3, #4]
 800093a:	4613      	mov	r3, r2
 800093c:	009b      	lsls	r3, r3, #2
 800093e:	4413      	add	r3, r2
 8000940:	3b05      	subs	r3, #5
 8000942:	221f      	movs	r2, #31
 8000944:	fa02 f303 	lsl.w	r3, r2, r3
 8000948:	43db      	mvns	r3, r3
 800094a:	4018      	ands	r0, r3
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	681c      	ldr	r4, [r3, #0]
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	685a      	ldr	r2, [r3, #4]
 8000954:	4613      	mov	r3, r2
 8000956:	009b      	lsls	r3, r3, #2
 8000958:	4413      	add	r3, r2
 800095a:	3b05      	subs	r3, #5
 800095c:	fa04 f303 	lsl.w	r3, r4, r3
 8000960:	4303      	orrs	r3, r0
 8000962:	634b      	str	r3, [r1, #52]	; 0x34
 8000964:	e03c      	b.n	80009e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	2b0c      	cmp	r3, #12
 800096c:	d81c      	bhi.n	80009a8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	6819      	ldr	r1, [r3, #0]
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	685a      	ldr	r2, [r3, #4]
 800097c:	4613      	mov	r3, r2
 800097e:	009b      	lsls	r3, r3, #2
 8000980:	4413      	add	r3, r2
 8000982:	3b23      	subs	r3, #35	; 0x23
 8000984:	221f      	movs	r2, #31
 8000986:	fa02 f303 	lsl.w	r3, r2, r3
 800098a:	43db      	mvns	r3, r3
 800098c:	4018      	ands	r0, r3
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	681c      	ldr	r4, [r3, #0]
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	685a      	ldr	r2, [r3, #4]
 8000996:	4613      	mov	r3, r2
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	4413      	add	r3, r2
 800099c:	3b23      	subs	r3, #35	; 0x23
 800099e:	fa04 f303 	lsl.w	r3, r4, r3
 80009a2:	4303      	orrs	r3, r0
 80009a4:	630b      	str	r3, [r1, #48]	; 0x30
 80009a6:	e01b      	b.n	80009e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	6819      	ldr	r1, [r3, #0]
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	685a      	ldr	r2, [r3, #4]
 80009b6:	4613      	mov	r3, r2
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	4413      	add	r3, r2
 80009bc:	3b41      	subs	r3, #65	; 0x41
 80009be:	221f      	movs	r2, #31
 80009c0:	fa02 f303 	lsl.w	r3, r2, r3
 80009c4:	43db      	mvns	r3, r3
 80009c6:	4018      	ands	r0, r3
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	681c      	ldr	r4, [r3, #0]
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	685a      	ldr	r2, [r3, #4]
 80009d0:	4613      	mov	r3, r2
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	4413      	add	r3, r2
 80009d6:	3b41      	subs	r3, #65	; 0x41
 80009d8:	fa04 f303 	lsl.w	r3, r4, r3
 80009dc:	4303      	orrs	r3, r0
 80009de:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2b09      	cmp	r3, #9
 80009e6:	d91c      	bls.n	8000a22 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	6819      	ldr	r1, [r3, #0]
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	68d8      	ldr	r0, [r3, #12]
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	681a      	ldr	r2, [r3, #0]
 80009f6:	4613      	mov	r3, r2
 80009f8:	005b      	lsls	r3, r3, #1
 80009fa:	4413      	add	r3, r2
 80009fc:	3b1e      	subs	r3, #30
 80009fe:	2207      	movs	r2, #7
 8000a00:	fa02 f303 	lsl.w	r3, r2, r3
 8000a04:	43db      	mvns	r3, r3
 8000a06:	4018      	ands	r0, r3
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	689c      	ldr	r4, [r3, #8]
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	681a      	ldr	r2, [r3, #0]
 8000a10:	4613      	mov	r3, r2
 8000a12:	005b      	lsls	r3, r3, #1
 8000a14:	4413      	add	r3, r2
 8000a16:	3b1e      	subs	r3, #30
 8000a18:	fa04 f303 	lsl.w	r3, r4, r3
 8000a1c:	4303      	orrs	r3, r0
 8000a1e:	60cb      	str	r3, [r1, #12]
 8000a20:	e019      	b.n	8000a56 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	6819      	ldr	r1, [r3, #0]
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	6918      	ldr	r0, [r3, #16]
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	681a      	ldr	r2, [r3, #0]
 8000a30:	4613      	mov	r3, r2
 8000a32:	005b      	lsls	r3, r3, #1
 8000a34:	4413      	add	r3, r2
 8000a36:	2207      	movs	r2, #7
 8000a38:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3c:	43db      	mvns	r3, r3
 8000a3e:	4018      	ands	r0, r3
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	689c      	ldr	r4, [r3, #8]
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	4613      	mov	r3, r2
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	4413      	add	r3, r2
 8000a4e:	fa04 f303 	lsl.w	r3, r4, r3
 8000a52:	4303      	orrs	r3, r0
 8000a54:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	2b10      	cmp	r3, #16
 8000a5c:	d003      	beq.n	8000a66 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000a62:	2b11      	cmp	r3, #17
 8000a64:	d132      	bne.n	8000acc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a1d      	ldr	r2, [pc, #116]	; (8000ae0 <HAL_ADC_ConfigChannel+0x1e4>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d125      	bne.n	8000abc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	689b      	ldr	r3, [r3, #8]
 8000a76:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d126      	bne.n	8000acc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	687a      	ldr	r2, [r7, #4]
 8000a84:	6812      	ldr	r2, [r2, #0]
 8000a86:	6892      	ldr	r2, [r2, #8]
 8000a88:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000a8c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	2b10      	cmp	r3, #16
 8000a94:	d11a      	bne.n	8000acc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000a96:	4b13      	ldr	r3, [pc, #76]	; (8000ae4 <HAL_ADC_ConfigChannel+0x1e8>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a13      	ldr	r2, [pc, #76]	; (8000ae8 <HAL_ADC_ConfigChannel+0x1ec>)
 8000a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000aa0:	0c9a      	lsrs	r2, r3, #18
 8000aa2:	4613      	mov	r3, r2
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	4413      	add	r3, r2
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000aac:	e002      	b.n	8000ab4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000aae:	68bb      	ldr	r3, [r7, #8]
 8000ab0:	3b01      	subs	r3, #1
 8000ab2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d1f9      	bne.n	8000aae <HAL_ADC_ConfigChannel+0x1b2>
 8000aba:	e007      	b.n	8000acc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ac0:	f043 0220 	orr.w	r2, r3, #32
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2200      	movs	r2, #0
 8000ad0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3710      	adds	r7, #16
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bc90      	pop	{r4, r7}
 8000ade:	4770      	bx	lr
 8000ae0:	40012400 	.word	0x40012400
 8000ae4:	20000008 	.word	0x20000008
 8000ae8:	431bde83 	.word	0x431bde83

08000aec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000af4:	2300      	movs	r3, #0
 8000af6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000af8:	2300      	movs	r3, #0
 8000afa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	689b      	ldr	r3, [r3, #8]
 8000b02:	f003 0301 	and.w	r3, r3, #1
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d039      	beq.n	8000b7e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	6812      	ldr	r2, [r2, #0]
 8000b12:	6892      	ldr	r2, [r2, #8]
 8000b14:	f042 0201 	orr.w	r2, r2, #1
 8000b18:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000b1a:	4b1b      	ldr	r3, [pc, #108]	; (8000b88 <ADC_Enable+0x9c>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a1b      	ldr	r2, [pc, #108]	; (8000b8c <ADC_Enable+0xa0>)
 8000b20:	fba2 2303 	umull	r2, r3, r2, r3
 8000b24:	0c9b      	lsrs	r3, r3, #18
 8000b26:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000b28:	e002      	b.n	8000b30 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000b2a:	68bb      	ldr	r3, [r7, #8]
 8000b2c:	3b01      	subs	r3, #1
 8000b2e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d1f9      	bne.n	8000b2a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000b36:	f7ff fb61 	bl	80001fc <HAL_GetTick>
 8000b3a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000b3c:	e018      	b.n	8000b70 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000b3e:	f7ff fb5d 	bl	80001fc <HAL_GetTick>
 8000b42:	4602      	mov	r2, r0
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	1ad3      	subs	r3, r2, r3
 8000b48:	2b02      	cmp	r3, #2
 8000b4a:	d911      	bls.n	8000b70 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b50:	f043 0210 	orr.w	r2, r3, #16
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b5c:	f043 0201 	orr.w	r2, r3, #1
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2200      	movs	r2, #0
 8000b68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	e007      	b.n	8000b80 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	689b      	ldr	r3, [r3, #8]
 8000b76:	f003 0301 	and.w	r3, r3, #1
 8000b7a:	2b01      	cmp	r3, #1
 8000b7c:	d1df      	bne.n	8000b3e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000b7e:	2300      	movs	r3, #0
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20000008 	.word	0x20000008
 8000b8c:	431bde83 	.word	0x431bde83

08000b90 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	689b      	ldr	r3, [r3, #8]
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d127      	bne.n	8000bfa <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	6812      	ldr	r2, [r2, #0]
 8000bb2:	6892      	ldr	r2, [r2, #8]
 8000bb4:	f022 0201 	bic.w	r2, r2, #1
 8000bb8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000bba:	f7ff fb1f 	bl	80001fc <HAL_GetTick>
 8000bbe:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000bc0:	e014      	b.n	8000bec <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000bc2:	f7ff fb1b 	bl	80001fc <HAL_GetTick>
 8000bc6:	4602      	mov	r2, r0
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	1ad3      	subs	r3, r2, r3
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d90d      	bls.n	8000bec <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd4:	f043 0210 	orr.w	r2, r3, #16
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be0:	f043 0201 	orr.w	r2, r3, #1
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000be8:	2301      	movs	r3, #1
 8000bea:	e007      	b.n	8000bfc <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	689b      	ldr	r3, [r3, #8]
 8000bf2:	f003 0301 	and.w	r3, r3, #1
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d0e3      	beq.n	8000bc2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000bfa:	2300      	movs	r3, #0
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3710      	adds	r7, #16
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c10:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c16:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d127      	bne.n	8000c6e <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c22:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	689b      	ldr	r3, [r3, #8]
 8000c30:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000c34:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000c38:	d115      	bne.n	8000c66 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d111      	bne.n	8000c66 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c52:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d105      	bne.n	8000c66 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c5e:	f043 0201 	orr.w	r2, r3, #1
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8000c66:	68f8      	ldr	r0, [r7, #12]
 8000c68:	f7ff fe23 	bl	80008b2 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000c6c:	e004      	b.n	8000c78 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	6a1b      	ldr	r3, [r3, #32]
 8000c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	4798      	blx	r3
}
 8000c78:	bf00      	nop
 8000c7a:	3710      	adds	r7, #16
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c8c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000c8e:	68f8      	ldr	r0, [r7, #12]
 8000c90:	f7ff fe18 	bl	80008c4 <HAL_ADC_ConvHalfCpltCallback>
}
 8000c94:	bf00      	nop
 8000c96:	3710      	adds	r7, #16
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca8:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cba:	f043 0204 	orr.w	r2, r3, #4
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8000cc2:	68f8      	ldr	r0, [r7, #12]
 8000cc4:	f7ff fe10 	bl	80008e8 <HAL_ADC_ErrorCallback>
}
 8000cc8:	bf00      	nop
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bc80      	pop	{r7}
 8000ce0:	4770      	bx	lr
	...

08000ce4 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b085      	sub	sp, #20
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f003 0307 	and.w	r3, r3, #7
 8000cf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	; (8000d28 <NVIC_SetPriorityGrouping+0x44>)
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cfa:	68ba      	ldr	r2, [r7, #8]
 8000cfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d00:	4013      	ands	r3, r2
 8000d02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d16:	4a04      	ldr	r2, [pc, #16]	; (8000d28 <NVIC_SetPriorityGrouping+0x44>)
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	60d3      	str	r3, [r2, #12]
}
 8000d1c:	bf00      	nop
 8000d1e:	3714      	adds	r7, #20
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bc80      	pop	{r7}
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d30:	4b04      	ldr	r3, [pc, #16]	; (8000d44 <NVIC_GetPriorityGrouping+0x18>)
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	0a1b      	lsrs	r3, r3, #8
 8000d36:	f003 0307 	and.w	r3, r3, #7
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bc80      	pop	{r7}
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000d52:	4908      	ldr	r1, [pc, #32]	; (8000d74 <NVIC_EnableIRQ+0x2c>)
 8000d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d58:	095b      	lsrs	r3, r3, #5
 8000d5a:	79fa      	ldrb	r2, [r7, #7]
 8000d5c:	f002 021f 	and.w	r2, r2, #31
 8000d60:	2001      	movs	r0, #1
 8000d62:	fa00 f202 	lsl.w	r2, r0, r2
 8000d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bc80      	pop	{r7}
 8000d72:	4770      	bx	lr
 8000d74:	e000e100 	.word	0xe000e100

08000d78 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	6039      	str	r1, [r7, #0]
 8000d82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	da0b      	bge.n	8000da4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d8c:	490d      	ldr	r1, [pc, #52]	; (8000dc4 <NVIC_SetPriority+0x4c>)
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	f003 030f 	and.w	r3, r3, #15
 8000d94:	3b04      	subs	r3, #4
 8000d96:	683a      	ldr	r2, [r7, #0]
 8000d98:	b2d2      	uxtb	r2, r2
 8000d9a:	0112      	lsls	r2, r2, #4
 8000d9c:	b2d2      	uxtb	r2, r2
 8000d9e:	440b      	add	r3, r1
 8000da0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000da2:	e009      	b.n	8000db8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da4:	4908      	ldr	r1, [pc, #32]	; (8000dc8 <NVIC_SetPriority+0x50>)
 8000da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000daa:	683a      	ldr	r2, [r7, #0]
 8000dac:	b2d2      	uxtb	r2, r2
 8000dae:	0112      	lsls	r2, r2, #4
 8000db0:	b2d2      	uxtb	r2, r2
 8000db2:	440b      	add	r3, r1
 8000db4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000db8:	bf00      	nop
 8000dba:	370c      	adds	r7, #12
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bc80      	pop	{r7}
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	e000ed00 	.word	0xe000ed00
 8000dc8:	e000e100 	.word	0xe000e100

08000dcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b089      	sub	sp, #36	; 0x24
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60f8      	str	r0, [r7, #12]
 8000dd4:	60b9      	str	r1, [r7, #8]
 8000dd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	f003 0307 	and.w	r3, r3, #7
 8000dde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	f1c3 0307 	rsb	r3, r3, #7
 8000de6:	2b04      	cmp	r3, #4
 8000de8:	bf28      	it	cs
 8000dea:	2304      	movcs	r3, #4
 8000dec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	3304      	adds	r3, #4
 8000df2:	2b06      	cmp	r3, #6
 8000df4:	d902      	bls.n	8000dfc <NVIC_EncodePriority+0x30>
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	3b03      	subs	r3, #3
 8000dfa:	e000      	b.n	8000dfe <NVIC_EncodePriority+0x32>
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e00:	2201      	movs	r2, #1
 8000e02:	69bb      	ldr	r3, [r7, #24]
 8000e04:	fa02 f303 	lsl.w	r3, r2, r3
 8000e08:	1e5a      	subs	r2, r3, #1
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	401a      	ands	r2, r3
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e12:	2101      	movs	r1, #1
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	fa01 f303 	lsl.w	r3, r1, r3
 8000e1a:	1e59      	subs	r1, r3, #1
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e20:	4313      	orrs	r3, r2
         );
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3724      	adds	r7, #36	; 0x24
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bc80      	pop	{r7}
 8000e2a:	4770      	bx	lr

08000e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	3b01      	subs	r3, #1
 8000e38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e3c:	d301      	bcc.n	8000e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e00f      	b.n	8000e62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e42:	4a0a      	ldr	r2, [pc, #40]	; (8000e6c <SysTick_Config+0x40>)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e4a:	210f      	movs	r1, #15
 8000e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e50:	f7ff ff92 	bl	8000d78 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e54:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <SysTick_Config+0x40>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5a:	4b04      	ldr	r3, [pc, #16]	; (8000e6c <SysTick_Config+0x40>)
 8000e5c:	2207      	movs	r2, #7
 8000e5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	e000e010 	.word	0xe000e010

08000e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff ff33 	bl	8000ce4 <NVIC_SetPriorityGrouping>
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b086      	sub	sp, #24
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
 8000e92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e94:	2300      	movs	r3, #0
 8000e96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e98:	f7ff ff48 	bl	8000d2c <NVIC_GetPriorityGrouping>
 8000e9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	68b9      	ldr	r1, [r7, #8]
 8000ea2:	6978      	ldr	r0, [r7, #20]
 8000ea4:	f7ff ff92 	bl	8000dcc <NVIC_EncodePriority>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eae:	4611      	mov	r1, r2
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff ff61 	bl	8000d78 <NVIC_SetPriority>
}
 8000eb6:	bf00      	nop
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b082      	sub	sp, #8
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff ff3b 	bl	8000d48 <NVIC_EnableIRQ>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eda:	b580      	push	{r7, lr}
 8000edc:	b082      	sub	sp, #8
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f7ff ffa2 	bl	8000e2c <SysTick_Config>
 8000ee8:	4603      	mov	r3, r0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
	...

08000ef4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2b04      	cmp	r3, #4
 8000f00:	d106      	bne.n	8000f10 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000f02:	4a09      	ldr	r2, [pc, #36]	; (8000f28 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f043 0304 	orr.w	r3, r3, #4
 8000f0c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000f0e:	e005      	b.n	8000f1c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000f10:	4a05      	ldr	r2, [pc, #20]	; (8000f28 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f12:	4b05      	ldr	r3, [pc, #20]	; (8000f28 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f023 0304 	bic.w	r3, r3, #4
 8000f1a:	6013      	str	r3, [r2, #0]
}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bc80      	pop	{r7}
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	e000e010 	.word	0xe000e010

08000f2c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000f30:	f000 f802 	bl	8000f38 <HAL_SYSTICK_Callback>
}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000f3c:	bf00      	nop
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bc80      	pop	{r7}
 8000f42:	4770      	bx	lr

08000f44 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d101      	bne.n	8000f5a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e04f      	b.n	8000ffa <HAL_DMA_Init+0xb6>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	461a      	mov	r2, r3
 8000f60:	4b28      	ldr	r3, [pc, #160]	; (8001004 <HAL_DMA_Init+0xc0>)
 8000f62:	4413      	add	r3, r2
 8000f64:	4a28      	ldr	r2, [pc, #160]	; (8001008 <HAL_DMA_Init+0xc4>)
 8000f66:	fba2 2303 	umull	r2, r3, r2, r3
 8000f6a:	091b      	lsrs	r3, r3, #4
 8000f6c:	009a      	lsls	r2, r3, #2
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a25      	ldr	r2, [pc, #148]	; (800100c <HAL_DMA_Init+0xc8>)
 8000f76:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2202      	movs	r2, #2
 8000f7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000f8e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000f92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000f9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	695b      	ldr	r3, [r3, #20]
 8000fae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	69db      	ldr	r3, [r3, #28]
 8000fba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000fbc:	68fa      	ldr	r2, [r7, #12]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2200      	movs	r2, #0
 8000fe0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2201      	movs	r2, #1
 8000fec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3714      	adds	r7, #20
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr
 8001004:	bffdfff8 	.word	0xbffdfff8
 8001008:	cccccccd 	.word	0xcccccccd
 800100c:	40020000 	.word	0x40020000

08001010 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
 800101c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800101e:	2300      	movs	r3, #0
 8001020:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001028:	2b01      	cmp	r3, #1
 800102a:	d101      	bne.n	8001030 <HAL_DMA_Start_IT+0x20>
 800102c:	2302      	movs	r3, #2
 800102e:	e04a      	b.n	80010c6 <HAL_DMA_Start_IT+0xb6>
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	2201      	movs	r2, #1
 8001034:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800103e:	2b01      	cmp	r3, #1
 8001040:	d13a      	bne.n	80010b8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	2202      	movs	r2, #2
 8001046:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	2200      	movs	r2, #0
 800104e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	68fa      	ldr	r2, [r7, #12]
 8001056:	6812      	ldr	r2, [r2, #0]
 8001058:	6812      	ldr	r2, [r2, #0]
 800105a:	f022 0201 	bic.w	r2, r2, #1
 800105e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	68b9      	ldr	r1, [r7, #8]
 8001066:	68f8      	ldr	r0, [r7, #12]
 8001068:	f000 f9c0 	bl	80013ec <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001070:	2b00      	cmp	r3, #0
 8001072:	d008      	beq.n	8001086 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	68fa      	ldr	r2, [r7, #12]
 800107a:	6812      	ldr	r2, [r2, #0]
 800107c:	6812      	ldr	r2, [r2, #0]
 800107e:	f042 020e 	orr.w	r2, r2, #14
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	e00f      	b.n	80010a6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	68fa      	ldr	r2, [r7, #12]
 800108c:	6812      	ldr	r2, [r2, #0]
 800108e:	6812      	ldr	r2, [r2, #0]
 8001090:	f022 0204 	bic.w	r2, r2, #4
 8001094:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	68fa      	ldr	r2, [r7, #12]
 800109c:	6812      	ldr	r2, [r2, #0]
 800109e:	6812      	ldr	r2, [r2, #0]
 80010a0:	f042 020a 	orr.w	r2, r2, #10
 80010a4:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	68fa      	ldr	r2, [r7, #12]
 80010ac:	6812      	ldr	r2, [r2, #0]
 80010ae:	6812      	ldr	r2, [r2, #0]
 80010b0:	f042 0201 	orr.w	r2, r2, #1
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	e005      	b.n	80010c4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	2200      	movs	r2, #0
 80010bc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80010c0:	2302      	movs	r3, #2
 80010c2:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80010c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3718      	adds	r7, #24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010d8:	2300      	movs	r3, #0
 80010da:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d005      	beq.n	80010f2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2204      	movs	r2, #4
 80010ea:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	73fb      	strb	r3, [r7, #15]
 80010f0:	e057      	b.n	80011a2 <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	6812      	ldr	r2, [r2, #0]
 80010fa:	6812      	ldr	r2, [r2, #0]
 80010fc:	f022 020e 	bic.w	r2, r2, #14
 8001100:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	6812      	ldr	r2, [r2, #0]
 800110a:	6812      	ldr	r2, [r2, #0]
 800110c:	f022 0201 	bic.w	r2, r2, #1
 8001110:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001112:	4a26      	ldr	r2, [pc, #152]	; (80011ac <HAL_DMA_Abort_IT+0xdc>)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4619      	mov	r1, r3
 800111a:	4b25      	ldr	r3, [pc, #148]	; (80011b0 <HAL_DMA_Abort_IT+0xe0>)
 800111c:	4299      	cmp	r1, r3
 800111e:	d02e      	beq.n	800117e <HAL_DMA_Abort_IT+0xae>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4619      	mov	r1, r3
 8001126:	4b23      	ldr	r3, [pc, #140]	; (80011b4 <HAL_DMA_Abort_IT+0xe4>)
 8001128:	4299      	cmp	r1, r3
 800112a:	d026      	beq.n	800117a <HAL_DMA_Abort_IT+0xaa>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4619      	mov	r1, r3
 8001132:	4b21      	ldr	r3, [pc, #132]	; (80011b8 <HAL_DMA_Abort_IT+0xe8>)
 8001134:	4299      	cmp	r1, r3
 8001136:	d01d      	beq.n	8001174 <HAL_DMA_Abort_IT+0xa4>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4619      	mov	r1, r3
 800113e:	4b1f      	ldr	r3, [pc, #124]	; (80011bc <HAL_DMA_Abort_IT+0xec>)
 8001140:	4299      	cmp	r1, r3
 8001142:	d014      	beq.n	800116e <HAL_DMA_Abort_IT+0x9e>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4619      	mov	r1, r3
 800114a:	4b1d      	ldr	r3, [pc, #116]	; (80011c0 <HAL_DMA_Abort_IT+0xf0>)
 800114c:	4299      	cmp	r1, r3
 800114e:	d00b      	beq.n	8001168 <HAL_DMA_Abort_IT+0x98>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4619      	mov	r1, r3
 8001156:	4b1b      	ldr	r3, [pc, #108]	; (80011c4 <HAL_DMA_Abort_IT+0xf4>)
 8001158:	4299      	cmp	r1, r3
 800115a:	d102      	bne.n	8001162 <HAL_DMA_Abort_IT+0x92>
 800115c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001160:	e00e      	b.n	8001180 <HAL_DMA_Abort_IT+0xb0>
 8001162:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001166:	e00b      	b.n	8001180 <HAL_DMA_Abort_IT+0xb0>
 8001168:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800116c:	e008      	b.n	8001180 <HAL_DMA_Abort_IT+0xb0>
 800116e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001172:	e005      	b.n	8001180 <HAL_DMA_Abort_IT+0xb0>
 8001174:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001178:	e002      	b.n	8001180 <HAL_DMA_Abort_IT+0xb0>
 800117a:	2310      	movs	r3, #16
 800117c:	e000      	b.n	8001180 <HAL_DMA_Abort_IT+0xb0>
 800117e:	2301      	movs	r3, #1
 8001180:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2201      	movs	r2, #1
 8001186:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001196:	2b00      	cmp	r3, #0
 8001198:	d003      	beq.n	80011a2 <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	4798      	blx	r3
    } 
  }
  return status;
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	40020000 	.word	0x40020000
 80011b0:	40020008 	.word	0x40020008
 80011b4:	4002001c 	.word	0x4002001c
 80011b8:	40020030 	.word	0x40020030
 80011bc:	40020044 	.word	0x40020044
 80011c0:	40020058 	.word	0x40020058
 80011c4:	4002006c 	.word	0x4002006c

080011c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e4:	2204      	movs	r2, #4
 80011e6:	409a      	lsls	r2, r3
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	4013      	ands	r3, r2
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d055      	beq.n	800129c <HAL_DMA_IRQHandler+0xd4>
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	f003 0304 	and.w	r3, r3, #4
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d050      	beq.n	800129c <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f003 0320 	and.w	r3, r3, #32
 8001204:	2b00      	cmp	r3, #0
 8001206:	d107      	bne.n	8001218 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	687a      	ldr	r2, [r7, #4]
 800120e:	6812      	ldr	r2, [r2, #0]
 8001210:	6812      	ldr	r2, [r2, #0]
 8001212:	f022 0204 	bic.w	r2, r2, #4
 8001216:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001218:	4a6d      	ldr	r2, [pc, #436]	; (80013d0 <HAL_DMA_IRQHandler+0x208>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4619      	mov	r1, r3
 8001220:	4b6c      	ldr	r3, [pc, #432]	; (80013d4 <HAL_DMA_IRQHandler+0x20c>)
 8001222:	4299      	cmp	r1, r3
 8001224:	d02e      	beq.n	8001284 <HAL_DMA_IRQHandler+0xbc>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4619      	mov	r1, r3
 800122c:	4b6a      	ldr	r3, [pc, #424]	; (80013d8 <HAL_DMA_IRQHandler+0x210>)
 800122e:	4299      	cmp	r1, r3
 8001230:	d026      	beq.n	8001280 <HAL_DMA_IRQHandler+0xb8>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4619      	mov	r1, r3
 8001238:	4b68      	ldr	r3, [pc, #416]	; (80013dc <HAL_DMA_IRQHandler+0x214>)
 800123a:	4299      	cmp	r1, r3
 800123c:	d01d      	beq.n	800127a <HAL_DMA_IRQHandler+0xb2>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4619      	mov	r1, r3
 8001244:	4b66      	ldr	r3, [pc, #408]	; (80013e0 <HAL_DMA_IRQHandler+0x218>)
 8001246:	4299      	cmp	r1, r3
 8001248:	d014      	beq.n	8001274 <HAL_DMA_IRQHandler+0xac>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4619      	mov	r1, r3
 8001250:	4b64      	ldr	r3, [pc, #400]	; (80013e4 <HAL_DMA_IRQHandler+0x21c>)
 8001252:	4299      	cmp	r1, r3
 8001254:	d00b      	beq.n	800126e <HAL_DMA_IRQHandler+0xa6>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4619      	mov	r1, r3
 800125c:	4b62      	ldr	r3, [pc, #392]	; (80013e8 <HAL_DMA_IRQHandler+0x220>)
 800125e:	4299      	cmp	r1, r3
 8001260:	d102      	bne.n	8001268 <HAL_DMA_IRQHandler+0xa0>
 8001262:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001266:	e00e      	b.n	8001286 <HAL_DMA_IRQHandler+0xbe>
 8001268:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800126c:	e00b      	b.n	8001286 <HAL_DMA_IRQHandler+0xbe>
 800126e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001272:	e008      	b.n	8001286 <HAL_DMA_IRQHandler+0xbe>
 8001274:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001278:	e005      	b.n	8001286 <HAL_DMA_IRQHandler+0xbe>
 800127a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800127e:	e002      	b.n	8001286 <HAL_DMA_IRQHandler+0xbe>
 8001280:	2340      	movs	r3, #64	; 0x40
 8001282:	e000      	b.n	8001286 <HAL_DMA_IRQHandler+0xbe>
 8001284:	2304      	movs	r3, #4
 8001286:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800128c:	2b00      	cmp	r3, #0
 800128e:	f000 809a 	beq.w	80013c6 <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800129a:	e094      	b.n	80013c6 <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a0:	2202      	movs	r2, #2
 80012a2:	409a      	lsls	r2, r3
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	4013      	ands	r3, r2
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d05c      	beq.n	8001366 <HAL_DMA_IRQHandler+0x19e>
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d057      	beq.n	8001366 <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 0320 	and.w	r3, r3, #32
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d10b      	bne.n	80012dc <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	6812      	ldr	r2, [r2, #0]
 80012cc:	6812      	ldr	r2, [r2, #0]
 80012ce:	f022 020a 	bic.w	r2, r2, #10
 80012d2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2201      	movs	r2, #1
 80012d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80012dc:	4a3c      	ldr	r2, [pc, #240]	; (80013d0 <HAL_DMA_IRQHandler+0x208>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4619      	mov	r1, r3
 80012e4:	4b3b      	ldr	r3, [pc, #236]	; (80013d4 <HAL_DMA_IRQHandler+0x20c>)
 80012e6:	4299      	cmp	r1, r3
 80012e8:	d02e      	beq.n	8001348 <HAL_DMA_IRQHandler+0x180>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4619      	mov	r1, r3
 80012f0:	4b39      	ldr	r3, [pc, #228]	; (80013d8 <HAL_DMA_IRQHandler+0x210>)
 80012f2:	4299      	cmp	r1, r3
 80012f4:	d026      	beq.n	8001344 <HAL_DMA_IRQHandler+0x17c>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4619      	mov	r1, r3
 80012fc:	4b37      	ldr	r3, [pc, #220]	; (80013dc <HAL_DMA_IRQHandler+0x214>)
 80012fe:	4299      	cmp	r1, r3
 8001300:	d01d      	beq.n	800133e <HAL_DMA_IRQHandler+0x176>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4619      	mov	r1, r3
 8001308:	4b35      	ldr	r3, [pc, #212]	; (80013e0 <HAL_DMA_IRQHandler+0x218>)
 800130a:	4299      	cmp	r1, r3
 800130c:	d014      	beq.n	8001338 <HAL_DMA_IRQHandler+0x170>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4619      	mov	r1, r3
 8001314:	4b33      	ldr	r3, [pc, #204]	; (80013e4 <HAL_DMA_IRQHandler+0x21c>)
 8001316:	4299      	cmp	r1, r3
 8001318:	d00b      	beq.n	8001332 <HAL_DMA_IRQHandler+0x16a>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4619      	mov	r1, r3
 8001320:	4b31      	ldr	r3, [pc, #196]	; (80013e8 <HAL_DMA_IRQHandler+0x220>)
 8001322:	4299      	cmp	r1, r3
 8001324:	d102      	bne.n	800132c <HAL_DMA_IRQHandler+0x164>
 8001326:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800132a:	e00e      	b.n	800134a <HAL_DMA_IRQHandler+0x182>
 800132c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001330:	e00b      	b.n	800134a <HAL_DMA_IRQHandler+0x182>
 8001332:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001336:	e008      	b.n	800134a <HAL_DMA_IRQHandler+0x182>
 8001338:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800133c:	e005      	b.n	800134a <HAL_DMA_IRQHandler+0x182>
 800133e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001342:	e002      	b.n	800134a <HAL_DMA_IRQHandler+0x182>
 8001344:	2320      	movs	r3, #32
 8001346:	e000      	b.n	800134a <HAL_DMA_IRQHandler+0x182>
 8001348:	2302      	movs	r3, #2
 800134a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2200      	movs	r2, #0
 8001350:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001358:	2b00      	cmp	r3, #0
 800135a:	d034      	beq.n	80013c6 <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001364:	e02f      	b.n	80013c6 <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136a:	2208      	movs	r2, #8
 800136c:	409a      	lsls	r2, r3
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	4013      	ands	r3, r2
 8001372:	2b00      	cmp	r3, #0
 8001374:	d028      	beq.n	80013c8 <HAL_DMA_IRQHandler+0x200>
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	f003 0308 	and.w	r3, r3, #8
 800137c:	2b00      	cmp	r3, #0
 800137e:	d023      	beq.n	80013c8 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	6812      	ldr	r2, [r2, #0]
 8001388:	6812      	ldr	r2, [r2, #0]
 800138a:	f022 020e 	bic.w	r2, r2, #14
 800138e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001394:	687a      	ldr	r2, [r7, #4]
 8001396:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001398:	2101      	movs	r1, #1
 800139a:	fa01 f202 	lsl.w	r2, r1, r2
 800139e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2201      	movs	r2, #1
 80013a4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2201      	movs	r2, #1
 80013aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2200      	movs	r2, #0
 80013b2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d004      	beq.n	80013c8 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	4798      	blx	r3
    }
  }
  return;
 80013c6:	bf00      	nop
 80013c8:	bf00      	nop
}
 80013ca:	3710      	adds	r7, #16
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40020000 	.word	0x40020000
 80013d4:	40020008 	.word	0x40020008
 80013d8:	4002001c 	.word	0x4002001c
 80013dc:	40020030 	.word	0x40020030
 80013e0:	40020044 	.word	0x40020044
 80013e4:	40020058 	.word	0x40020058
 80013e8:	4002006c 	.word	0x4002006c

080013ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	60f8      	str	r0, [r7, #12]
 80013f4:	60b9      	str	r1, [r7, #8]
 80013f6:	607a      	str	r2, [r7, #4]
 80013f8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013fe:	68fa      	ldr	r2, [r7, #12]
 8001400:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001402:	2101      	movs	r1, #1
 8001404:	fa01 f202 	lsl.w	r2, r1, r2
 8001408:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	683a      	ldr	r2, [r7, #0]
 8001410:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	2b10      	cmp	r3, #16
 8001418:	d108      	bne.n	800142c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	68ba      	ldr	r2, [r7, #8]
 8001428:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800142a:	e007      	b.n	800143c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	68ba      	ldr	r2, [r7, #8]
 8001432:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	60da      	str	r2, [r3, #12]
}
 800143c:	bf00      	nop
 800143e:	3714      	adds	r7, #20
 8001440:	46bd      	mov	sp, r7
 8001442:	bc80      	pop	{r7}
 8001444:	4770      	bx	lr
	...

08001448 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001448:	b480      	push	{r7}
 800144a:	b08b      	sub	sp, #44	; 0x2c
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001452:	2300      	movs	r3, #0
 8001454:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8001456:	2300      	movs	r3, #0
 8001458:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800145a:	2300      	movs	r3, #0
 800145c:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 800145e:	2300      	movs	r3, #0
 8001460:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001466:	2300      	movs	r3, #0
 8001468:	627b      	str	r3, [r7, #36]	; 0x24
 800146a:	e127      	b.n	80016bc <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 800146c:	2201      	movs	r2, #1
 800146e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001470:	fa02 f303 	lsl.w	r3, r2, r3
 8001474:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	4013      	ands	r3, r2
 800147e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	429a      	cmp	r2, r3
 8001486:	f040 8116 	bne.w	80016b6 <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	2b12      	cmp	r3, #18
 8001490:	d034      	beq.n	80014fc <HAL_GPIO_Init+0xb4>
 8001492:	2b12      	cmp	r3, #18
 8001494:	d80d      	bhi.n	80014b2 <HAL_GPIO_Init+0x6a>
 8001496:	2b02      	cmp	r3, #2
 8001498:	d02b      	beq.n	80014f2 <HAL_GPIO_Init+0xaa>
 800149a:	2b02      	cmp	r3, #2
 800149c:	d804      	bhi.n	80014a8 <HAL_GPIO_Init+0x60>
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d031      	beq.n	8001506 <HAL_GPIO_Init+0xbe>
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d01c      	beq.n	80014e0 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014a6:	e048      	b.n	800153a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80014a8:	2b03      	cmp	r3, #3
 80014aa:	d043      	beq.n	8001534 <HAL_GPIO_Init+0xec>
 80014ac:	2b11      	cmp	r3, #17
 80014ae:	d01b      	beq.n	80014e8 <HAL_GPIO_Init+0xa0>
          break;
 80014b0:	e043      	b.n	800153a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80014b2:	4a87      	ldr	r2, [pc, #540]	; (80016d0 <HAL_GPIO_Init+0x288>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d026      	beq.n	8001506 <HAL_GPIO_Init+0xbe>
 80014b8:	4a85      	ldr	r2, [pc, #532]	; (80016d0 <HAL_GPIO_Init+0x288>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d806      	bhi.n	80014cc <HAL_GPIO_Init+0x84>
 80014be:	4a85      	ldr	r2, [pc, #532]	; (80016d4 <HAL_GPIO_Init+0x28c>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d020      	beq.n	8001506 <HAL_GPIO_Init+0xbe>
 80014c4:	4a84      	ldr	r2, [pc, #528]	; (80016d8 <HAL_GPIO_Init+0x290>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d01d      	beq.n	8001506 <HAL_GPIO_Init+0xbe>
          break;
 80014ca:	e036      	b.n	800153a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80014cc:	4a83      	ldr	r2, [pc, #524]	; (80016dc <HAL_GPIO_Init+0x294>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d019      	beq.n	8001506 <HAL_GPIO_Init+0xbe>
 80014d2:	4a83      	ldr	r2, [pc, #524]	; (80016e0 <HAL_GPIO_Init+0x298>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d016      	beq.n	8001506 <HAL_GPIO_Init+0xbe>
 80014d8:	4a82      	ldr	r2, [pc, #520]	; (80016e4 <HAL_GPIO_Init+0x29c>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d013      	beq.n	8001506 <HAL_GPIO_Init+0xbe>
          break;
 80014de:	e02c      	b.n	800153a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	623b      	str	r3, [r7, #32]
          break;
 80014e6:	e028      	b.n	800153a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	3304      	adds	r3, #4
 80014ee:	623b      	str	r3, [r7, #32]
          break;
 80014f0:	e023      	b.n	800153a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	3308      	adds	r3, #8
 80014f8:	623b      	str	r3, [r7, #32]
          break;
 80014fa:	e01e      	b.n	800153a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	330c      	adds	r3, #12
 8001502:	623b      	str	r3, [r7, #32]
          break;
 8001504:	e019      	b.n	800153a <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d102      	bne.n	8001514 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800150e:	2304      	movs	r3, #4
 8001510:	623b      	str	r3, [r7, #32]
          break;
 8001512:	e012      	b.n	800153a <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	2b01      	cmp	r3, #1
 800151a:	d105      	bne.n	8001528 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800151c:	2308      	movs	r3, #8
 800151e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	69fa      	ldr	r2, [r7, #28]
 8001524:	611a      	str	r2, [r3, #16]
          break;
 8001526:	e008      	b.n	800153a <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001528:	2308      	movs	r3, #8
 800152a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	69fa      	ldr	r2, [r7, #28]
 8001530:	615a      	str	r2, [r3, #20]
          break;
 8001532:	e002      	b.n	800153a <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001534:	2300      	movs	r3, #0
 8001536:	623b      	str	r3, [r7, #32]
          break;
 8001538:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	2bff      	cmp	r3, #255	; 0xff
 800153e:	d801      	bhi.n	8001544 <HAL_GPIO_Init+0xfc>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	e001      	b.n	8001548 <HAL_GPIO_Init+0x100>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	3304      	adds	r3, #4
 8001548:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	2bff      	cmp	r3, #255	; 0xff
 800154e:	d802      	bhi.n	8001556 <HAL_GPIO_Init+0x10e>
 8001550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	e002      	b.n	800155c <HAL_GPIO_Init+0x114>
 8001556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001558:	3b08      	subs	r3, #8
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	210f      	movs	r1, #15
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	fa01 f303 	lsl.w	r3, r1, r3
 800156a:	43db      	mvns	r3, r3
 800156c:	401a      	ands	r2, r3
 800156e:	6a39      	ldr	r1, [r7, #32]
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	fa01 f303 	lsl.w	r3, r1, r3
 8001576:	431a      	orrs	r2, r3
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001584:	2b00      	cmp	r3, #0
 8001586:	f000 8096 	beq.w	80016b6 <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800158a:	4a57      	ldr	r2, [pc, #348]	; (80016e8 <HAL_GPIO_Init+0x2a0>)
 800158c:	4b56      	ldr	r3, [pc, #344]	; (80016e8 <HAL_GPIO_Init+0x2a0>)
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	f043 0301 	orr.w	r3, r3, #1
 8001594:	6193      	str	r3, [r2, #24]
 8001596:	4b54      	ldr	r3, [pc, #336]	; (80016e8 <HAL_GPIO_Init+0x2a0>)
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	f003 0301 	and.w	r3, r3, #1
 800159e:	60bb      	str	r3, [r7, #8]
 80015a0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 80015a2:	4a52      	ldr	r2, [pc, #328]	; (80016ec <HAL_GPIO_Init+0x2a4>)
 80015a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a6:	089b      	lsrs	r3, r3, #2
 80015a8:	3302      	adds	r3, #2
 80015aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ae:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80015b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b2:	f003 0303 	and.w	r3, r3, #3
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	220f      	movs	r2, #15
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	43db      	mvns	r3, r3
 80015c0:	697a      	ldr	r2, [r7, #20]
 80015c2:	4013      	ands	r3, r2
 80015c4:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4a49      	ldr	r2, [pc, #292]	; (80016f0 <HAL_GPIO_Init+0x2a8>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d013      	beq.n	80015f6 <HAL_GPIO_Init+0x1ae>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a48      	ldr	r2, [pc, #288]	; (80016f4 <HAL_GPIO_Init+0x2ac>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d00d      	beq.n	80015f2 <HAL_GPIO_Init+0x1aa>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a47      	ldr	r2, [pc, #284]	; (80016f8 <HAL_GPIO_Init+0x2b0>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d007      	beq.n	80015ee <HAL_GPIO_Init+0x1a6>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a46      	ldr	r2, [pc, #280]	; (80016fc <HAL_GPIO_Init+0x2b4>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d101      	bne.n	80015ea <HAL_GPIO_Init+0x1a2>
 80015e6:	2303      	movs	r3, #3
 80015e8:	e006      	b.n	80015f8 <HAL_GPIO_Init+0x1b0>
 80015ea:	2304      	movs	r3, #4
 80015ec:	e004      	b.n	80015f8 <HAL_GPIO_Init+0x1b0>
 80015ee:	2302      	movs	r3, #2
 80015f0:	e002      	b.n	80015f8 <HAL_GPIO_Init+0x1b0>
 80015f2:	2301      	movs	r3, #1
 80015f4:	e000      	b.n	80015f8 <HAL_GPIO_Init+0x1b0>
 80015f6:	2300      	movs	r3, #0
 80015f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015fa:	f002 0203 	and.w	r2, r2, #3
 80015fe:	0092      	lsls	r2, r2, #2
 8001600:	4093      	lsls	r3, r2
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	4313      	orrs	r3, r2
 8001606:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8001608:	4938      	ldr	r1, [pc, #224]	; (80016ec <HAL_GPIO_Init+0x2a4>)
 800160a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160c:	089b      	lsrs	r3, r3, #2
 800160e:	3302      	adds	r3, #2
 8001610:	697a      	ldr	r2, [r7, #20]
 8001612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d006      	beq.n	8001630 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001622:	4937      	ldr	r1, [pc, #220]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 8001624:	4b36      	ldr	r3, [pc, #216]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	4313      	orrs	r3, r2
 800162c:	600b      	str	r3, [r1, #0]
 800162e:	e006      	b.n	800163e <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001630:	4933      	ldr	r1, [pc, #204]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 8001632:	4b33      	ldr	r3, [pc, #204]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	43db      	mvns	r3, r3
 800163a:	4013      	ands	r3, r2
 800163c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d006      	beq.n	8001658 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800164a:	492d      	ldr	r1, [pc, #180]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 800164c:	4b2c      	ldr	r3, [pc, #176]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 800164e:	685a      	ldr	r2, [r3, #4]
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	4313      	orrs	r3, r2
 8001654:	604b      	str	r3, [r1, #4]
 8001656:	e006      	b.n	8001666 <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001658:	4929      	ldr	r1, [pc, #164]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 800165a:	4b29      	ldr	r3, [pc, #164]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 800165c:	685a      	ldr	r2, [r3, #4]
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	43db      	mvns	r3, r3
 8001662:	4013      	ands	r3, r2
 8001664:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d006      	beq.n	8001680 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001672:	4923      	ldr	r1, [pc, #140]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 8001674:	4b22      	ldr	r3, [pc, #136]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	4313      	orrs	r3, r2
 800167c:	608b      	str	r3, [r1, #8]
 800167e:	e006      	b.n	800168e <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001680:	491f      	ldr	r1, [pc, #124]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 8001682:	4b1f      	ldr	r3, [pc, #124]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 8001684:	689a      	ldr	r2, [r3, #8]
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	43db      	mvns	r3, r3
 800168a:	4013      	ands	r3, r2
 800168c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d006      	beq.n	80016a8 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800169a:	4919      	ldr	r1, [pc, #100]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 800169c:	4b18      	ldr	r3, [pc, #96]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 800169e:	68da      	ldr	r2, [r3, #12]
 80016a0:	69bb      	ldr	r3, [r7, #24]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	60cb      	str	r3, [r1, #12]
 80016a6:	e006      	b.n	80016b6 <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016a8:	4915      	ldr	r1, [pc, #84]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 80016aa:	4b15      	ldr	r3, [pc, #84]	; (8001700 <HAL_GPIO_Init+0x2b8>)
 80016ac:	68da      	ldr	r2, [r3, #12]
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	43db      	mvns	r3, r3
 80016b2:	4013      	ands	r3, r2
 80016b4:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80016b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b8:	3301      	adds	r3, #1
 80016ba:	627b      	str	r3, [r7, #36]	; 0x24
 80016bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016be:	2b0f      	cmp	r3, #15
 80016c0:	f67f aed4 	bls.w	800146c <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 80016c4:	bf00      	nop
 80016c6:	372c      	adds	r7, #44	; 0x2c
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bc80      	pop	{r7}
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	10210000 	.word	0x10210000
 80016d4:	10110000 	.word	0x10110000
 80016d8:	10120000 	.word	0x10120000
 80016dc:	10310000 	.word	0x10310000
 80016e0:	10320000 	.word	0x10320000
 80016e4:	10220000 	.word	0x10220000
 80016e8:	40021000 	.word	0x40021000
 80016ec:	40010000 	.word	0x40010000
 80016f0:	40010800 	.word	0x40010800
 80016f4:	40010c00 	.word	0x40010c00
 80016f8:	40011000 	.word	0x40011000
 80016fc:	40011400 	.word	0x40011400
 8001700:	40010400 	.word	0x40010400

08001704 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	460b      	mov	r3, r1
 800170e:	807b      	strh	r3, [r7, #2]
 8001710:	4613      	mov	r3, r2
 8001712:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001714:	787b      	ldrb	r3, [r7, #1]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d003      	beq.n	8001722 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800171a:	887a      	ldrh	r2, [r7, #2]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001720:	e003      	b.n	800172a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001722:	887b      	ldrh	r3, [r7, #2]
 8001724:	041a      	lsls	r2, r3, #16
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	611a      	str	r2, [r3, #16]
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr

08001734 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800173e:	4b08      	ldr	r3, [pc, #32]	; (8001760 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001740:	695a      	ldr	r2, [r3, #20]
 8001742:	88fb      	ldrh	r3, [r7, #6]
 8001744:	4013      	ands	r3, r2
 8001746:	2b00      	cmp	r3, #0
 8001748:	d006      	beq.n	8001758 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800174a:	4a05      	ldr	r2, [pc, #20]	; (8001760 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800174c:	88fb      	ldrh	r3, [r7, #6]
 800174e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001750:	88fb      	ldrh	r3, [r7, #6]
 8001752:	4618      	mov	r0, r3
 8001754:	f000 f806 	bl	8001764 <HAL_GPIO_EXTI_Callback>
  }
}
 8001758:	bf00      	nop
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40010400 	.word	0x40010400

08001764 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	bc80      	pop	{r7}
 8001776:	4770      	bx	lr

08001778 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8001780:	2300      	movs	r3, #0
 8001782:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0301 	and.w	r3, r3, #1
 800178c:	2b00      	cmp	r3, #0
 800178e:	f000 8087 	beq.w	80018a0 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001792:	4b92      	ldr	r3, [pc, #584]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f003 030c 	and.w	r3, r3, #12
 800179a:	2b04      	cmp	r3, #4
 800179c:	d00c      	beq.n	80017b8 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800179e:	4b8f      	ldr	r3, [pc, #572]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f003 030c 	and.w	r3, r3, #12
 80017a6:	2b08      	cmp	r3, #8
 80017a8:	d112      	bne.n	80017d0 <HAL_RCC_OscConfig+0x58>
 80017aa:	4b8c      	ldr	r3, [pc, #560]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017b6:	d10b      	bne.n	80017d0 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017b8:	4b88      	ldr	r3, [pc, #544]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d06c      	beq.n	800189e <HAL_RCC_OscConfig+0x126>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d168      	bne.n	800189e <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e22d      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017d8:	d106      	bne.n	80017e8 <HAL_RCC_OscConfig+0x70>
 80017da:	4a80      	ldr	r2, [pc, #512]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80017dc:	4b7f      	ldr	r3, [pc, #508]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017e4:	6013      	str	r3, [r2, #0]
 80017e6:	e02e      	b.n	8001846 <HAL_RCC_OscConfig+0xce>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d10c      	bne.n	800180a <HAL_RCC_OscConfig+0x92>
 80017f0:	4a7a      	ldr	r2, [pc, #488]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80017f2:	4b7a      	ldr	r3, [pc, #488]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017fa:	6013      	str	r3, [r2, #0]
 80017fc:	4a77      	ldr	r2, [pc, #476]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80017fe:	4b77      	ldr	r3, [pc, #476]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001806:	6013      	str	r3, [r2, #0]
 8001808:	e01d      	b.n	8001846 <HAL_RCC_OscConfig+0xce>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001812:	d10c      	bne.n	800182e <HAL_RCC_OscConfig+0xb6>
 8001814:	4a71      	ldr	r2, [pc, #452]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 8001816:	4b71      	ldr	r3, [pc, #452]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800181e:	6013      	str	r3, [r2, #0]
 8001820:	4a6e      	ldr	r2, [pc, #440]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 8001822:	4b6e      	ldr	r3, [pc, #440]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800182a:	6013      	str	r3, [r2, #0]
 800182c:	e00b      	b.n	8001846 <HAL_RCC_OscConfig+0xce>
 800182e:	4a6b      	ldr	r2, [pc, #428]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 8001830:	4b6a      	ldr	r3, [pc, #424]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001838:	6013      	str	r3, [r2, #0]
 800183a:	4a68      	ldr	r2, [pc, #416]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 800183c:	4b67      	ldr	r3, [pc, #412]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001844:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d013      	beq.n	8001876 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184e:	f7fe fcd5 	bl	80001fc <HAL_GetTick>
 8001852:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001854:	e008      	b.n	8001868 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001856:	f7fe fcd1 	bl	80001fc <HAL_GetTick>
 800185a:	4602      	mov	r2, r0
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b64      	cmp	r3, #100	; 0x64
 8001862:	d901      	bls.n	8001868 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e1e1      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001868:	4b5c      	ldr	r3, [pc, #368]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d0f0      	beq.n	8001856 <HAL_RCC_OscConfig+0xde>
 8001874:	e014      	b.n	80018a0 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001876:	f7fe fcc1 	bl	80001fc <HAL_GetTick>
 800187a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800187c:	e008      	b.n	8001890 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800187e:	f7fe fcbd 	bl	80001fc <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	2b64      	cmp	r3, #100	; 0x64
 800188a:	d901      	bls.n	8001890 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e1cd      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001890:	4b52      	ldr	r3, [pc, #328]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001898:	2b00      	cmp	r3, #0
 800189a:	d1f0      	bne.n	800187e <HAL_RCC_OscConfig+0x106>
 800189c:	e000      	b.n	80018a0 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800189e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d063      	beq.n	8001974 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80018ac:	4b4b      	ldr	r3, [pc, #300]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f003 030c 	and.w	r3, r3, #12
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d00b      	beq.n	80018d0 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018b8:	4b48      	ldr	r3, [pc, #288]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f003 030c 	and.w	r3, r3, #12
 80018c0:	2b08      	cmp	r3, #8
 80018c2:	d11c      	bne.n	80018fe <HAL_RCC_OscConfig+0x186>
 80018c4:	4b45      	ldr	r3, [pc, #276]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d116      	bne.n	80018fe <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018d0:	4b42      	ldr	r3, [pc, #264]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d005      	beq.n	80018e8 <HAL_RCC_OscConfig+0x170>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	691b      	ldr	r3, [r3, #16]
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d001      	beq.n	80018e8 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e1a1      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e8:	493c      	ldr	r1, [pc, #240]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80018ea:	4b3c      	ldr	r3, [pc, #240]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	695b      	ldr	r3, [r3, #20]
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	4313      	orrs	r3, r2
 80018fa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018fc:	e03a      	b.n	8001974 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	691b      	ldr	r3, [r3, #16]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d020      	beq.n	8001948 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001906:	4b36      	ldr	r3, [pc, #216]	; (80019e0 <HAL_RCC_OscConfig+0x268>)
 8001908:	2201      	movs	r2, #1
 800190a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190c:	f7fe fc76 	bl	80001fc <HAL_GetTick>
 8001910:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001912:	e008      	b.n	8001926 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001914:	f7fe fc72 	bl	80001fc <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	2b02      	cmp	r3, #2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e182      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001926:	4b2d      	ldr	r3, [pc, #180]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d0f0      	beq.n	8001914 <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001932:	492a      	ldr	r1, [pc, #168]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 8001934:	4b29      	ldr	r3, [pc, #164]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	695b      	ldr	r3, [r3, #20]
 8001940:	00db      	lsls	r3, r3, #3
 8001942:	4313      	orrs	r3, r2
 8001944:	600b      	str	r3, [r1, #0]
 8001946:	e015      	b.n	8001974 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001948:	4b25      	ldr	r3, [pc, #148]	; (80019e0 <HAL_RCC_OscConfig+0x268>)
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194e:	f7fe fc55 	bl	80001fc <HAL_GetTick>
 8001952:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001954:	e008      	b.n	8001968 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001956:	f7fe fc51 	bl	80001fc <HAL_GetTick>
 800195a:	4602      	mov	r2, r0
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	2b02      	cmp	r3, #2
 8001962:	d901      	bls.n	8001968 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e161      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001968:	4b1c      	ldr	r3, [pc, #112]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0302 	and.w	r3, r3, #2
 8001970:	2b00      	cmp	r3, #0
 8001972:	d1f0      	bne.n	8001956 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 0308 	and.w	r3, r3, #8
 800197c:	2b00      	cmp	r3, #0
 800197e:	d039      	beq.n	80019f4 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d019      	beq.n	80019bc <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001988:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 800198a:	2201      	movs	r2, #1
 800198c:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800198e:	f7fe fc35 	bl	80001fc <HAL_GetTick>
 8001992:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001994:	e008      	b.n	80019a8 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001996:	f7fe fc31 	bl	80001fc <HAL_GetTick>
 800199a:	4602      	mov	r2, r0
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d901      	bls.n	80019a8 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 80019a4:	2303      	movs	r3, #3
 80019a6:	e141      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019a8:	4b0c      	ldr	r3, [pc, #48]	; (80019dc <HAL_RCC_OscConfig+0x264>)
 80019aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ac:	f003 0302 	and.w	r3, r3, #2
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d0f0      	beq.n	8001996 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80019b4:	2001      	movs	r0, #1
 80019b6:	f000 facb 	bl	8001f50 <RCC_Delay>
 80019ba:	e01b      	b.n	80019f4 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019bc:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019c2:	f7fe fc1b 	bl	80001fc <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019c8:	e00e      	b.n	80019e8 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019ca:	f7fe fc17 	bl	80001fc <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d907      	bls.n	80019e8 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e127      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
 80019dc:	40021000 	.word	0x40021000
 80019e0:	42420000 	.word	0x42420000
 80019e4:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019e8:	4b92      	ldr	r3, [pc, #584]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 80019ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ec:	f003 0302 	and.w	r3, r3, #2
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1ea      	bne.n	80019ca <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0304 	and.w	r3, r3, #4
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	f000 80a6 	beq.w	8001b4e <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a02:	2300      	movs	r3, #0
 8001a04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a06:	4b8b      	ldr	r3, [pc, #556]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001a08:	69db      	ldr	r3, [r3, #28]
 8001a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d10d      	bne.n	8001a2e <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a12:	4a88      	ldr	r2, [pc, #544]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001a14:	4b87      	ldr	r3, [pc, #540]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001a16:	69db      	ldr	r3, [r3, #28]
 8001a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a1c:	61d3      	str	r3, [r2, #28]
 8001a1e:	4b85      	ldr	r3, [pc, #532]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a2e:	4b82      	ldr	r3, [pc, #520]	; (8001c38 <HAL_RCC_OscConfig+0x4c0>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d118      	bne.n	8001a6c <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a3a:	4a7f      	ldr	r2, [pc, #508]	; (8001c38 <HAL_RCC_OscConfig+0x4c0>)
 8001a3c:	4b7e      	ldr	r3, [pc, #504]	; (8001c38 <HAL_RCC_OscConfig+0x4c0>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a44:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a46:	f7fe fbd9 	bl	80001fc <HAL_GetTick>
 8001a4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a4c:	e008      	b.n	8001a60 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a4e:	f7fe fbd5 	bl	80001fc <HAL_GetTick>
 8001a52:	4602      	mov	r2, r0
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	2b64      	cmp	r3, #100	; 0x64
 8001a5a:	d901      	bls.n	8001a60 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e0e5      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a60:	4b75      	ldr	r3, [pc, #468]	; (8001c38 <HAL_RCC_OscConfig+0x4c0>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d0f0      	beq.n	8001a4e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d106      	bne.n	8001a82 <HAL_RCC_OscConfig+0x30a>
 8001a74:	4a6f      	ldr	r2, [pc, #444]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001a76:	4b6f      	ldr	r3, [pc, #444]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001a78:	6a1b      	ldr	r3, [r3, #32]
 8001a7a:	f043 0301 	orr.w	r3, r3, #1
 8001a7e:	6213      	str	r3, [r2, #32]
 8001a80:	e02d      	b.n	8001ade <HAL_RCC_OscConfig+0x366>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d10c      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x32c>
 8001a8a:	4a6a      	ldr	r2, [pc, #424]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001a8c:	4b69      	ldr	r3, [pc, #420]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	f023 0301 	bic.w	r3, r3, #1
 8001a94:	6213      	str	r3, [r2, #32]
 8001a96:	4a67      	ldr	r2, [pc, #412]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001a98:	4b66      	ldr	r3, [pc, #408]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	f023 0304 	bic.w	r3, r3, #4
 8001aa0:	6213      	str	r3, [r2, #32]
 8001aa2:	e01c      	b.n	8001ade <HAL_RCC_OscConfig+0x366>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	2b05      	cmp	r3, #5
 8001aaa:	d10c      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x34e>
 8001aac:	4a61      	ldr	r2, [pc, #388]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001aae:	4b61      	ldr	r3, [pc, #388]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001ab0:	6a1b      	ldr	r3, [r3, #32]
 8001ab2:	f043 0304 	orr.w	r3, r3, #4
 8001ab6:	6213      	str	r3, [r2, #32]
 8001ab8:	4a5e      	ldr	r2, [pc, #376]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001aba:	4b5e      	ldr	r3, [pc, #376]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001abc:	6a1b      	ldr	r3, [r3, #32]
 8001abe:	f043 0301 	orr.w	r3, r3, #1
 8001ac2:	6213      	str	r3, [r2, #32]
 8001ac4:	e00b      	b.n	8001ade <HAL_RCC_OscConfig+0x366>
 8001ac6:	4a5b      	ldr	r2, [pc, #364]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001ac8:	4b5a      	ldr	r3, [pc, #360]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	f023 0301 	bic.w	r3, r3, #1
 8001ad0:	6213      	str	r3, [r2, #32]
 8001ad2:	4a58      	ldr	r2, [pc, #352]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001ad4:	4b57      	ldr	r3, [pc, #348]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	f023 0304 	bic.w	r3, r3, #4
 8001adc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d015      	beq.n	8001b12 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae6:	f7fe fb89 	bl	80001fc <HAL_GetTick>
 8001aea:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aec:	e00a      	b.n	8001b04 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aee:	f7fe fb85 	bl	80001fc <HAL_GetTick>
 8001af2:	4602      	mov	r2, r0
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e093      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b04:	4b4b      	ldr	r3, [pc, #300]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001b06:	6a1b      	ldr	r3, [r3, #32]
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d0ee      	beq.n	8001aee <HAL_RCC_OscConfig+0x376>
 8001b10:	e014      	b.n	8001b3c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b12:	f7fe fb73 	bl	80001fc <HAL_GetTick>
 8001b16:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b18:	e00a      	b.n	8001b30 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b1a:	f7fe fb6f 	bl	80001fc <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d901      	bls.n	8001b30 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e07d      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b30:	4b40      	ldr	r3, [pc, #256]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001b32:	6a1b      	ldr	r3, [r3, #32]
 8001b34:	f003 0302 	and.w	r3, r3, #2
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d1ee      	bne.n	8001b1a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b3c:	7dfb      	ldrb	r3, [r7, #23]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d105      	bne.n	8001b4e <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b42:	4a3c      	ldr	r2, [pc, #240]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001b44:	4b3b      	ldr	r3, [pc, #236]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001b46:	69db      	ldr	r3, [r3, #28]
 8001b48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b4c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	69db      	ldr	r3, [r3, #28]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d069      	beq.n	8001c2a <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b56:	4b37      	ldr	r3, [pc, #220]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f003 030c 	and.w	r3, r3, #12
 8001b5e:	2b08      	cmp	r3, #8
 8001b60:	d061      	beq.n	8001c26 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d146      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b6a:	4b34      	ldr	r3, [pc, #208]	; (8001c3c <HAL_RCC_OscConfig+0x4c4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b70:	f7fe fb44 	bl	80001fc <HAL_GetTick>
 8001b74:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b76:	e008      	b.n	8001b8a <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b78:	f7fe fb40 	bl	80001fc <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e050      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b8a:	4b2a      	ldr	r3, [pc, #168]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d1f0      	bne.n	8001b78 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6a1b      	ldr	r3, [r3, #32]
 8001b9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b9e:	d108      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ba0:	4924      	ldr	r1, [pc, #144]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001ba2:	4b24      	ldr	r3, [pc, #144]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bb2:	4820      	ldr	r0, [pc, #128]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001bb4:	4b1f      	ldr	r3, [pc, #124]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a19      	ldr	r1, [r3, #32]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc4:	430b      	orrs	r3, r1
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bca:	4b1c      	ldr	r3, [pc, #112]	; (8001c3c <HAL_RCC_OscConfig+0x4c4>)
 8001bcc:	2201      	movs	r2, #1
 8001bce:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd0:	f7fe fb14 	bl	80001fc <HAL_GetTick>
 8001bd4:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bd6:	e008      	b.n	8001bea <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bd8:	f7fe fb10 	bl	80001fc <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e020      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bea:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d0f0      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x460>
 8001bf6:	e018      	b.n	8001c2a <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bf8:	4b10      	ldr	r3, [pc, #64]	; (8001c3c <HAL_RCC_OscConfig+0x4c4>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfe:	f7fe fafd 	bl	80001fc <HAL_GetTick>
 8001c02:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c04:	e008      	b.n	8001c18 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c06:	f7fe faf9 	bl	80001fc <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e009      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c18:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <HAL_RCC_OscConfig+0x4bc>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d1f0      	bne.n	8001c06 <HAL_RCC_OscConfig+0x48e>
 8001c24:	e001      	b.n	8001c2a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e000      	b.n	8001c2c <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40021000 	.word	0x40021000
 8001c38:	40007000 	.word	0x40007000
 8001c3c:	42420060 	.word	0x42420060

08001c40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001c4e:	4b72      	ldr	r3, [pc, #456]	; (8001e18 <HAL_RCC_ClockConfig+0x1d8>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0207 	and.w	r2, r3, #7
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d210      	bcs.n	8001c7e <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5c:	496e      	ldr	r1, [pc, #440]	; (8001e18 <HAL_RCC_ClockConfig+0x1d8>)
 8001c5e:	4b6e      	ldr	r3, [pc, #440]	; (8001e18 <HAL_RCC_ClockConfig+0x1d8>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f023 0207 	bic.w	r2, r3, #7
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c6c:	4b6a      	ldr	r3, [pc, #424]	; (8001e18 <HAL_RCC_ClockConfig+0x1d8>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0207 	and.w	r2, r3, #7
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d001      	beq.n	8001c7e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e0c8      	b.n	8001e10 <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d008      	beq.n	8001c9c <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c8a:	4964      	ldr	r1, [pc, #400]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001c8c:	4b63      	ldr	r3, [pc, #396]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0301 	and.w	r3, r3, #1
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d06a      	beq.n	8001d7e <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d107      	bne.n	8001cc0 <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cb0:	4b5a      	ldr	r3, [pc, #360]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d115      	bne.n	8001ce8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e0a7      	b.n	8001e10 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d107      	bne.n	8001cd8 <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cc8:	4b54      	ldr	r3, [pc, #336]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d109      	bne.n	8001ce8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e09b      	b.n	8001e10 <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cd8:	4b50      	ldr	r3, [pc, #320]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0302 	and.w	r3, r3, #2
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d101      	bne.n	8001ce8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e093      	b.n	8001e10 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ce8:	494c      	ldr	r1, [pc, #304]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001cea:	4b4c      	ldr	r3, [pc, #304]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f023 0203 	bic.w	r2, r3, #3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cfa:	f7fe fa7f 	bl	80001fc <HAL_GetTick>
 8001cfe:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d112      	bne.n	8001d2e <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d08:	e00a      	b.n	8001d20 <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d0a:	f7fe fa77 	bl	80001fc <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d901      	bls.n	8001d20 <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e077      	b.n	8001e10 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d20:	4b3e      	ldr	r3, [pc, #248]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f003 030c 	and.w	r3, r3, #12
 8001d28:	2b04      	cmp	r3, #4
 8001d2a:	d1ee      	bne.n	8001d0a <HAL_RCC_ClockConfig+0xca>
 8001d2c:	e027      	b.n	8001d7e <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d11d      	bne.n	8001d72 <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d36:	e00a      	b.n	8001d4e <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d38:	f7fe fa60 	bl	80001fc <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e060      	b.n	8001e10 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d4e:	4b33      	ldr	r3, [pc, #204]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 030c 	and.w	r3, r3, #12
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	d1ee      	bne.n	8001d38 <HAL_RCC_ClockConfig+0xf8>
 8001d5a:	e010      	b.n	8001d7e <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d5c:	f7fe fa4e 	bl	80001fc <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e04e      	b.n	8001e10 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d72:	4b2a      	ldr	r3, [pc, #168]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f003 030c 	and.w	r3, r3, #12
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1ee      	bne.n	8001d5c <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001d7e:	4b26      	ldr	r3, [pc, #152]	; (8001e18 <HAL_RCC_ClockConfig+0x1d8>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0207 	and.w	r2, r3, #7
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d910      	bls.n	8001dae <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8c:	4922      	ldr	r1, [pc, #136]	; (8001e18 <HAL_RCC_ClockConfig+0x1d8>)
 8001d8e:	4b22      	ldr	r3, [pc, #136]	; (8001e18 <HAL_RCC_ClockConfig+0x1d8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f023 0207 	bic.w	r2, r3, #7
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d9c:	4b1e      	ldr	r3, [pc, #120]	; (8001e18 <HAL_RCC_ClockConfig+0x1d8>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0207 	and.w	r2, r3, #7
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d001      	beq.n	8001dae <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e030      	b.n	8001e10 <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0304 	and.w	r3, r3, #4
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d008      	beq.n	8001dcc <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dba:	4918      	ldr	r1, [pc, #96]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001dbc:	4b17      	ldr	r3, [pc, #92]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0308 	and.w	r3, r3, #8
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d009      	beq.n	8001dec <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dd8:	4910      	ldr	r1, [pc, #64]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001dda:	4b10      	ldr	r3, [pc, #64]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	00db      	lsls	r3, r3, #3
 8001de8:	4313      	orrs	r3, r2
 8001dea:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001dec:	f000 f81c 	bl	8001e28 <HAL_RCC_GetSysClockFreq>
 8001df0:	4601      	mov	r1, r0
 8001df2:	4b0a      	ldr	r3, [pc, #40]	; (8001e1c <HAL_RCC_ClockConfig+0x1dc>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	091b      	lsrs	r3, r3, #4
 8001df8:	f003 030f 	and.w	r3, r3, #15
 8001dfc:	4a08      	ldr	r2, [pc, #32]	; (8001e20 <HAL_RCC_ClockConfig+0x1e0>)
 8001dfe:	5cd3      	ldrb	r3, [r2, r3]
 8001e00:	fa21 f303 	lsr.w	r3, r1, r3
 8001e04:	4a07      	ldr	r2, [pc, #28]	; (8001e24 <HAL_RCC_ClockConfig+0x1e4>)
 8001e06:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001e08:	2000      	movs	r0, #0
 8001e0a:	f7fe f9b5 	bl	8000178 <HAL_InitTick>
  
  return HAL_OK;
 8001e0e:	2300      	movs	r3, #0
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40022000 	.word	0x40022000
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	080042d8 	.word	0x080042d8
 8001e24:	20000008 	.word	0x20000008

08001e28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e28:	b490      	push	{r4, r7}
 8001e2a:	b08a      	sub	sp, #40	; 0x28
 8001e2c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001e2e:	4b2a      	ldr	r3, [pc, #168]	; (8001ed8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001e30:	1d3c      	adds	r4, r7, #4
 8001e32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001e38:	4b28      	ldr	r3, [pc, #160]	; (8001edc <HAL_RCC_GetSysClockFreq+0xb4>)
 8001e3a:	881b      	ldrh	r3, [r3, #0]
 8001e3c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61fb      	str	r3, [r7, #28]
 8001e42:	2300      	movs	r3, #0
 8001e44:	61bb      	str	r3, [r7, #24]
 8001e46:	2300      	movs	r3, #0
 8001e48:	627b      	str	r3, [r7, #36]	; 0x24
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e52:	4b23      	ldr	r3, [pc, #140]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f003 030c 	and.w	r3, r3, #12
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	d002      	beq.n	8001e68 <HAL_RCC_GetSysClockFreq+0x40>
 8001e62:	2b08      	cmp	r3, #8
 8001e64:	d003      	beq.n	8001e6e <HAL_RCC_GetSysClockFreq+0x46>
 8001e66:	e02d      	b.n	8001ec4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e68:	4b1e      	ldr	r3, [pc, #120]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e6a:	623b      	str	r3, [r7, #32]
      break;
 8001e6c:	e02d      	b.n	8001eca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	0c9b      	lsrs	r3, r3, #18
 8001e72:	f003 030f 	and.w	r3, r3, #15
 8001e76:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e7a:	4413      	add	r3, r2
 8001e7c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001e80:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d013      	beq.n	8001eb4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e8c:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	0c5b      	lsrs	r3, r3, #17
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e9a:	4413      	add	r3, r2
 8001e9c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001ea0:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	4a0f      	ldr	r2, [pc, #60]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ea6:	fb02 f203 	mul.w	r2, r2, r3
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb0:	627b      	str	r3, [r7, #36]	; 0x24
 8001eb2:	e004      	b.n	8001ebe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	4a0c      	ldr	r2, [pc, #48]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001eb8:	fb02 f303 	mul.w	r3, r2, r3
 8001ebc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec0:	623b      	str	r3, [r7, #32]
      break;
 8001ec2:	e002      	b.n	8001eca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ec4:	4b07      	ldr	r3, [pc, #28]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ec6:	623b      	str	r3, [r7, #32]
      break;
 8001ec8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eca:	6a3b      	ldr	r3, [r7, #32]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3728      	adds	r7, #40	; 0x28
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc90      	pop	{r4, r7}
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	08004248 	.word	0x08004248
 8001edc:	08004258 	.word	0x08004258
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	007a1200 	.word	0x007a1200
 8001ee8:	003d0900 	.word	0x003d0900

08001eec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ef0:	4b02      	ldr	r3, [pc, #8]	; (8001efc <HAL_RCC_GetHCLKFreq+0x10>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr
 8001efc:	20000008 	.word	0x20000008

08001f00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f04:	f7ff fff2 	bl	8001eec <HAL_RCC_GetHCLKFreq>
 8001f08:	4601      	mov	r1, r0
 8001f0a:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	0a1b      	lsrs	r3, r3, #8
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	4a03      	ldr	r2, [pc, #12]	; (8001f24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f16:	5cd3      	ldrb	r3, [r2, r3]
 8001f18:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40021000 	.word	0x40021000
 8001f24:	080042e8 	.word	0x080042e8

08001f28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f2c:	f7ff ffde 	bl	8001eec <HAL_RCC_GetHCLKFreq>
 8001f30:	4601      	mov	r1, r0
 8001f32:	4b05      	ldr	r3, [pc, #20]	; (8001f48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	0adb      	lsrs	r3, r3, #11
 8001f38:	f003 0307 	and.w	r3, r3, #7
 8001f3c:	4a03      	ldr	r2, [pc, #12]	; (8001f4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f3e:	5cd3      	ldrb	r3, [r2, r3]
 8001f40:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001f44:	4618      	mov	r0, r3
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	080042e8 	.word	0x080042e8

08001f50 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f58:	4b0a      	ldr	r3, [pc, #40]	; (8001f84 <RCC_Delay+0x34>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a0a      	ldr	r2, [pc, #40]	; (8001f88 <RCC_Delay+0x38>)
 8001f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f62:	0a5b      	lsrs	r3, r3, #9
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	fb02 f303 	mul.w	r3, r2, r3
 8001f6a:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001f6c:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	1e5a      	subs	r2, r3, #1
 8001f72:	60fa      	str	r2, [r7, #12]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1f9      	bne.n	8001f6c <RCC_Delay+0x1c>
}
 8001f78:	bf00      	nop
 8001f7a:	3714      	adds	r7, #20
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bc80      	pop	{r7}
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	20000008 	.word	0x20000008
 8001f88:	10624dd3 	.word	0x10624dd3

08001f8c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001f94:	2300      	movs	r3, #0
 8001f96:	613b      	str	r3, [r7, #16]
 8001f98:	2300      	movs	r3, #0
 8001f9a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d07d      	beq.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fac:	4b4f      	ldr	r3, [pc, #316]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fae:	69db      	ldr	r3, [r3, #28]
 8001fb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10d      	bne.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001fb8:	4a4c      	ldr	r2, [pc, #304]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fba:	4b4c      	ldr	r3, [pc, #304]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fc2:	61d3      	str	r3, [r2, #28]
 8001fc4:	4b49      	ldr	r3, [pc, #292]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fc6:	69db      	ldr	r3, [r3, #28]
 8001fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd4:	4b46      	ldr	r3, [pc, #280]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d118      	bne.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fe0:	4a43      	ldr	r2, [pc, #268]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fe2:	4b43      	ldr	r3, [pc, #268]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fea:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fec:	f7fe f906 	bl	80001fc <HAL_GetTick>
 8001ff0:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff2:	e008      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ff4:	f7fe f902 	bl	80001fc <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b64      	cmp	r3, #100	; 0x64
 8002000:	d901      	bls.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e06d      	b.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002006:	4b3a      	ldr	r3, [pc, #232]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800200e:	2b00      	cmp	r3, #0
 8002010:	d0f0      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002012:	4b36      	ldr	r3, [pc, #216]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800201a:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d02e      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	429a      	cmp	r2, r3
 800202e:	d027      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002030:	4b2e      	ldr	r3, [pc, #184]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002032:	6a1b      	ldr	r3, [r3, #32]
 8002034:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002038:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800203a:	4b2e      	ldr	r3, [pc, #184]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800203c:	2201      	movs	r2, #1
 800203e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002040:	4b2c      	ldr	r3, [pc, #176]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002042:	2200      	movs	r2, #0
 8002044:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002046:	4a29      	ldr	r2, [pc, #164]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	2b00      	cmp	r3, #0
 8002054:	d014      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002056:	f7fe f8d1 	bl	80001fc <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800205c:	e00a      	b.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205e:	f7fe f8cd 	bl	80001fc <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	f241 3288 	movw	r2, #5000	; 0x1388
 800206c:	4293      	cmp	r3, r2
 800206e:	d901      	bls.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e036      	b.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002074:	4b1d      	ldr	r3, [pc, #116]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002076:	6a1b      	ldr	r3, [r3, #32]
 8002078:	f003 0302 	and.w	r3, r3, #2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d0ee      	beq.n	800205e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002080:	491a      	ldr	r1, [pc, #104]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002082:	4b1a      	ldr	r3, [pc, #104]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002084:	6a1b      	ldr	r3, [r3, #32]
 8002086:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	4313      	orrs	r3, r2
 8002090:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002092:	7dfb      	ldrb	r3, [r7, #23]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d105      	bne.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002098:	4a14      	ldr	r2, [pc, #80]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800209a:	4b14      	ldr	r3, [pc, #80]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020a2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d008      	beq.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80020b0:	490e      	ldr	r1, [pc, #56]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020b2:	4b0e      	ldr	r3, [pc, #56]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	4313      	orrs	r3, r2
 80020c0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0310 	and.w	r3, r3, #16
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d008      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80020ce:	4907      	ldr	r1, [pc, #28]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d0:	4b06      	ldr	r3, [pc, #24]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	4313      	orrs	r3, r2
 80020de:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3718      	adds	r7, #24
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	40021000 	.word	0x40021000
 80020f0:	40007000 	.word	0x40007000
 80020f4:	42420440 	.word	0x42420440

080020f8 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e03f      	b.n	800218a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b00      	cmp	r3, #0
 8002114:	d106      	bne.n	8002124 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 fff4 	bl	800310c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2224      	movs	r2, #36	; 0x24
 8002128:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	6812      	ldr	r2, [r2, #0]
 8002134:	68d2      	ldr	r2, [r2, #12]
 8002136:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800213a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f000 fb41 	bl	80027c4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	6812      	ldr	r2, [r2, #0]
 800214a:	6912      	ldr	r2, [r2, #16]
 800214c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002150:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6812      	ldr	r2, [r2, #0]
 800215a:	6952      	ldr	r2, [r2, #20]
 800215c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002160:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	6812      	ldr	r2, [r2, #0]
 800216a:	68d2      	ldr	r2, [r2, #12]
 800216c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002170:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2220      	movs	r2, #32
 800217c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2220      	movs	r2, #32
 8002184:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	b088      	sub	sp, #32
 8002196:	af02      	add	r7, sp, #8
 8002198:	60f8      	str	r0, [r7, #12]
 800219a:	60b9      	str	r1, [r7, #8]
 800219c:	603b      	str	r3, [r7, #0]
 800219e:	4613      	mov	r3, r2
 80021a0:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80021a2:	2300      	movs	r3, #0
 80021a4:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b20      	cmp	r3, #32
 80021b0:	f040 8082 	bne.w	80022b8 <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL) || (Size == 0U))
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d002      	beq.n	80021c0 <HAL_UART_Transmit+0x2e>
 80021ba:	88fb      	ldrh	r3, [r7, #6]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d101      	bne.n	80021c4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e07a      	b.n	80022ba <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d101      	bne.n	80021d2 <HAL_UART_Transmit+0x40>
 80021ce:	2302      	movs	r3, #2
 80021d0:	e073      	b.n	80022ba <HAL_UART_Transmit+0x128>
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2201      	movs	r2, #1
 80021d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2200      	movs	r2, #0
 80021de:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2221      	movs	r2, #33	; 0x21
 80021e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80021e8:	f7fe f808 	bl	80001fc <HAL_GetTick>
 80021ec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	88fa      	ldrh	r2, [r7, #6]
 80021f2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	88fa      	ldrh	r2, [r7, #6]
 80021f8:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80021fa:	e041      	b.n	8002280 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002200:	b29b      	uxth	r3, r3
 8002202:	3b01      	subs	r3, #1
 8002204:	b29a      	uxth	r2, r3
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002212:	d121      	bne.n	8002258 <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	9300      	str	r3, [sp, #0]
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	2200      	movs	r2, #0
 800221c:	2180      	movs	r1, #128	; 0x80
 800221e:	68f8      	ldr	r0, [r7, #12]
 8002220:	f000 f967 	bl	80024f2 <UART_WaitOnFlagUntilTimeout>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e045      	b.n	80022ba <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	8812      	ldrh	r2, [r2, #0]
 800223a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800223e:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	691b      	ldr	r3, [r3, #16]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d103      	bne.n	8002250 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	3302      	adds	r3, #2
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	e017      	b.n	8002280 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData +=1U;
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	3301      	adds	r3, #1
 8002254:	60bb      	str	r3, [r7, #8]
 8002256:	e013      	b.n	8002280 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	9300      	str	r3, [sp, #0]
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	2200      	movs	r2, #0
 8002260:	2180      	movs	r1, #128	; 0x80
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	f000 f945 	bl	80024f2 <UART_WaitOnFlagUntilTimeout>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e023      	b.n	80022ba <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	1c59      	adds	r1, r3, #1
 800227a:	60b9      	str	r1, [r7, #8]
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002284:	b29b      	uxth	r3, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1b8      	bne.n	80021fc <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	2200      	movs	r2, #0
 8002292:	2140      	movs	r1, #64	; 0x40
 8002294:	68f8      	ldr	r0, [r7, #12]
 8002296:	f000 f92c 	bl	80024f2 <UART_WaitOnFlagUntilTimeout>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80022a0:	2303      	movs	r3, #3
 80022a2:	e00a      	b.n	80022ba <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2220      	movs	r2, #32
 80022a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80022b4:	2300      	movs	r3, #0
 80022b6:	e000      	b.n	80022ba <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 80022b8:	2302      	movs	r3, #2
  }
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3718      	adds	r7, #24
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
	...

080022c4 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b088      	sub	sp, #32
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 80022e4:	2300      	movs	r3, #0
 80022e6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80022e8:	2300      	movs	r3, #0
 80022ea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	f003 030f 	and.w	r3, r3, #15
 80022f2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d10d      	bne.n	8002316 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	f003 0320 	and.w	r3, r3, #32
 8002300:	2b00      	cmp	r3, #0
 8002302:	d008      	beq.n	8002316 <HAL_UART_IRQHandler+0x52>
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	f003 0320 	and.w	r3, r3, #32
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f9d6 	bl	80026c0 <UART_Receive_IT>
      return;
 8002314:	e0cc      	b.n	80024b0 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	2b00      	cmp	r3, #0
 800231a:	f000 80ab 	beq.w	8002474 <HAL_UART_IRQHandler+0x1b0>
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	f003 0301 	and.w	r3, r3, #1
 8002324:	2b00      	cmp	r3, #0
 8002326:	d105      	bne.n	8002334 <HAL_UART_IRQHandler+0x70>
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800232e:	2b00      	cmp	r3, #0
 8002330:	f000 80a0 	beq.w	8002474 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d00a      	beq.n	8002354 <HAL_UART_IRQHandler+0x90>
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002344:	2b00      	cmp	r3, #0
 8002346:	d005      	beq.n	8002354 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800234c:	f043 0201 	orr.w	r2, r3, #1
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f003 0304 	and.w	r3, r3, #4
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00a      	beq.n	8002374 <HAL_UART_IRQHandler+0xb0>
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	2b00      	cmp	r3, #0
 8002366:	d005      	beq.n	8002374 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800236c:	f043 0202 	orr.w	r2, r3, #2
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	f003 0302 	and.w	r3, r3, #2
 800237a:	2b00      	cmp	r3, #0
 800237c:	d00a      	beq.n	8002394 <HAL_UART_IRQHandler+0xd0>
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	f003 0301 	and.w	r3, r3, #1
 8002384:	2b00      	cmp	r3, #0
 8002386:	d005      	beq.n	8002394 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800238c:	f043 0204 	orr.w	r2, r3, #4
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	f003 0308 	and.w	r3, r3, #8
 800239a:	2b00      	cmp	r3, #0
 800239c:	d00a      	beq.n	80023b4 <HAL_UART_IRQHandler+0xf0>
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d005      	beq.n	80023b4 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ac:	f043 0208 	orr.w	r2, r3, #8
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d078      	beq.n	80024ae <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	f003 0320 	and.w	r3, r3, #32
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d007      	beq.n	80023d6 <HAL_UART_IRQHandler+0x112>
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	f003 0320 	and.w	r3, r3, #32
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d002      	beq.n	80023d6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f000 f975 	bl	80026c0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	695b      	ldr	r3, [r3, #20]
 80023dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	bf14      	ite	ne
 80023e4:	2301      	movne	r3, #1
 80023e6:	2300      	moveq	r3, #0
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023f0:	f003 0308 	and.w	r3, r3, #8
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d102      	bne.n	80023fe <HAL_UART_IRQHandler+0x13a>
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d031      	beq.n	8002462 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f000 f8c1 	bl	8002586 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800240e:	2b00      	cmp	r3, #0
 8002410:	d023      	beq.n	800245a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	6812      	ldr	r2, [r2, #0]
 800241a:	6952      	ldr	r2, [r2, #20]
 800241c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002420:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002426:	2b00      	cmp	r3, #0
 8002428:	d013      	beq.n	8002452 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800242e:	4a22      	ldr	r2, [pc, #136]	; (80024b8 <HAL_UART_IRQHandler+0x1f4>)
 8002430:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002436:	4618      	mov	r0, r3
 8002438:	f7fe fe4a 	bl	80010d0 <HAL_DMA_Abort_IT>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d016      	beq.n	8002470 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002446:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800244c:	4610      	mov	r0, r2
 800244e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002450:	e00e      	b.n	8002470 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f844 	bl	80024e0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002458:	e00a      	b.n	8002470 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 f840 	bl	80024e0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002460:	e006      	b.n	8002470 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 f83c 	bl	80024e0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800246e:	e01e      	b.n	80024ae <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002470:	bf00      	nop
    return;
 8002472:	e01c      	b.n	80024ae <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800247a:	2b00      	cmp	r3, #0
 800247c:	d008      	beq.n	8002490 <HAL_UART_IRQHandler+0x1cc>
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002484:	2b00      	cmp	r3, #0
 8002486:	d003      	beq.n	8002490 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f000 f8ad 	bl	80025e8 <UART_Transmit_IT>
    return;
 800248e:	e00f      	b.n	80024b0 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00a      	beq.n	80024b0 <HAL_UART_IRQHandler+0x1ec>
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d005      	beq.n	80024b0 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 f8f3 	bl	8002690 <UART_EndTransmit_IT>
    return;
 80024aa:	bf00      	nop
 80024ac:	e000      	b.n	80024b0 <HAL_UART_IRQHandler+0x1ec>
    return;
 80024ae:	bf00      	nop
  }
}
 80024b0:	3720      	adds	r7, #32
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	080025c1 	.word	0x080025c1

080024bc <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bc80      	pop	{r7}
 80024cc:	4770      	bx	lr

080024ce <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80024d6:	bf00      	nop
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	bc80      	pop	{r7}
 80024de:	4770      	bx	lr

080024e0 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr

080024f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b084      	sub	sp, #16
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	60f8      	str	r0, [r7, #12]
 80024fa:	60b9      	str	r1, [r7, #8]
 80024fc:	603b      	str	r3, [r7, #0]
 80024fe:	4613      	mov	r3, r2
 8002500:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002502:	e02c      	b.n	800255e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800250a:	d028      	beq.n	800255e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d007      	beq.n	8002522 <UART_WaitOnFlagUntilTimeout+0x30>
 8002512:	f7fd fe73 	bl	80001fc <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	1ad2      	subs	r2, r2, r3
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	429a      	cmp	r2, r3
 8002520:	d91d      	bls.n	800255e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	6812      	ldr	r2, [r2, #0]
 800252a:	68d2      	ldr	r2, [r2, #12]
 800252c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002530:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	6812      	ldr	r2, [r2, #0]
 800253a:	6952      	ldr	r2, [r2, #20]
 800253c:	f022 0201 	bic.w	r2, r2, #1
 8002540:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2220      	movs	r2, #32
 8002546:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2220      	movs	r2, #32
 800254e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e00f      	b.n	800257e <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	401a      	ands	r2, r3
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	429a      	cmp	r2, r3
 800256c:	bf0c      	ite	eq
 800256e:	2301      	moveq	r3, #1
 8002570:	2300      	movne	r3, #0
 8002572:	b2db      	uxtb	r3, r3
 8002574:	461a      	mov	r2, r3
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	429a      	cmp	r2, r3
 800257a:	d0c3      	beq.n	8002504 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002586:	b480      	push	{r7}
 8002588:	b083      	sub	sp, #12
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	6812      	ldr	r2, [r2, #0]
 8002596:	68d2      	ldr	r2, [r2, #12]
 8002598:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800259c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	6812      	ldr	r2, [r2, #0]
 80025a6:	6952      	ldr	r2, [r2, #20]
 80025a8:	f022 0201 	bic.w	r2, r2, #1
 80025ac:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2220      	movs	r2, #32
 80025b2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80025b6:	bf00      	nop
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr

080025c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2200      	movs	r2, #0
 80025d8:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80025da:	68f8      	ldr	r0, [r7, #12]
 80025dc:	f7ff ff80 	bl	80024e0 <HAL_UART_ErrorCallback>
}
 80025e0:	bf00      	nop
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b21      	cmp	r3, #33	; 0x21
 80025fa:	d143      	bne.n	8002684 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002604:	d119      	bne.n	800263a <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	8812      	ldrh	r2, [r2, #0]
 8002614:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002618:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d105      	bne.n	800262e <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6a1b      	ldr	r3, [r3, #32]
 8002626:	1c9a      	adds	r2, r3, #2
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	621a      	str	r2, [r3, #32]
 800262c:	e00e      	b.n	800264c <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a1b      	ldr	r3, [r3, #32]
 8002632:	1c5a      	adds	r2, r3, #1
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	621a      	str	r2, [r3, #32]
 8002638:	e008      	b.n	800264c <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a1b      	ldr	r3, [r3, #32]
 8002642:	1c58      	adds	r0, r3, #1
 8002644:	6879      	ldr	r1, [r7, #4]
 8002646:	6208      	str	r0, [r1, #32]
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002650:	b29b      	uxth	r3, r3
 8002652:	3b01      	subs	r3, #1
 8002654:	b29b      	uxth	r3, r3
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	4619      	mov	r1, r3
 800265a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800265c:	2b00      	cmp	r3, #0
 800265e:	d10f      	bne.n	8002680 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	6812      	ldr	r2, [r2, #0]
 8002668:	68d2      	ldr	r2, [r2, #12]
 800266a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800266e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	6812      	ldr	r2, [r2, #0]
 8002678:	68d2      	ldr	r2, [r2, #12]
 800267a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800267e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	e000      	b.n	8002686 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002684:	2302      	movs	r3, #2
  }
}
 8002686:	4618      	mov	r0, r3
 8002688:	3714      	adds	r7, #20
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr

08002690 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6812      	ldr	r2, [r2, #0]
 80026a0:	68d2      	ldr	r2, [r2, #12]
 80026a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026a6:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2220      	movs	r2, #32
 80026ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7ff ff03 	bl	80024bc <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	2b22      	cmp	r3, #34	; 0x22
 80026d2:	d171      	bne.n	80027b8 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026dc:	d123      	bne.n	8002726 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e2:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d10e      	bne.n	800270a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026f8:	b29a      	uxth	r2, r3
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002702:	1c9a      	adds	r2, r3, #2
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	629a      	str	r2, [r3, #40]	; 0x28
 8002708:	e029      	b.n	800275e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	b29b      	uxth	r3, r3
 8002712:	b2db      	uxtb	r3, r3
 8002714:	b29a      	uxth	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800271e:	1c5a      	adds	r2, r3, #1
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	629a      	str	r2, [r3, #40]	; 0x28
 8002724:	e01b      	b.n	800275e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10a      	bne.n	8002744 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002732:	1c59      	adds	r1, r3, #1
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6291      	str	r1, [r2, #40]	; 0x28
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	6812      	ldr	r2, [r2, #0]
 800273c:	6852      	ldr	r2, [r2, #4]
 800273e:	b2d2      	uxtb	r2, r2
 8002740:	701a      	strb	r2, [r3, #0]
 8002742:	e00c      	b.n	800275e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002748:	1c59      	adds	r1, r3, #1
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	6291      	str	r1, [r2, #40]	; 0x28
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	6812      	ldr	r2, [r2, #0]
 8002752:	6852      	ldr	r2, [r2, #4]
 8002754:	b2d2      	uxtb	r2, r2
 8002756:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800275a:	b2d2      	uxtb	r2, r2
 800275c:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002762:	b29b      	uxth	r3, r3
 8002764:	3b01      	subs	r3, #1
 8002766:	b29b      	uxth	r3, r3
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	4619      	mov	r1, r3
 800276c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800276e:	2b00      	cmp	r3, #0
 8002770:	d120      	bne.n	80027b4 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	6812      	ldr	r2, [r2, #0]
 800277a:	68d2      	ldr	r2, [r2, #12]
 800277c:	f022 0220 	bic.w	r2, r2, #32
 8002780:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6812      	ldr	r2, [r2, #0]
 800278a:	68d2      	ldr	r2, [r2, #12]
 800278c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002790:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	6812      	ldr	r2, [r2, #0]
 800279a:	6952      	ldr	r2, [r2, #20]
 800279c:	f022 0201 	bic.w	r2, r2, #1
 80027a0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2220      	movs	r2, #32
 80027a6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f7ff fe8f 	bl	80024ce <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80027b0:	2300      	movs	r3, #0
 80027b2:	e002      	b.n	80027ba <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80027b4:	2300      	movs	r3, #0
 80027b6:	e000      	b.n	80027ba <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80027b8:	2302      	movs	r3, #2
  }
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
	...

080027c4 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	6812      	ldr	r2, [r2, #0]
 80027d8:	6912      	ldr	r2, [r2, #16]
 80027da:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	68d2      	ldr	r2, [r2, #12]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689a      	ldr	r2, [r3, #8]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	431a      	orrs	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	695b      	ldr	r3, [r3, #20]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800280a:	f023 030c 	bic.w	r3, r3, #12
 800280e:	68f9      	ldr	r1, [r7, #12]
 8002810:	430b      	orrs	r3, r1
 8002812:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	6812      	ldr	r2, [r2, #0]
 800281c:	6952      	ldr	r2, [r2, #20]
 800281e:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	6992      	ldr	r2, [r2, #24]
 8002826:	430a      	orrs	r2, r1
 8002828:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a6f      	ldr	r2, [pc, #444]	; (80029ec <UART_SetConfig+0x228>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d16b      	bne.n	800290c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681c      	ldr	r4, [r3, #0]
 8002838:	f7ff fb76 	bl	8001f28 <HAL_RCC_GetPCLK2Freq>
 800283c:	4602      	mov	r2, r0
 800283e:	4613      	mov	r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	4413      	add	r3, r2
 8002844:	009a      	lsls	r2, r3, #2
 8002846:	441a      	add	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002852:	4a67      	ldr	r2, [pc, #412]	; (80029f0 <UART_SetConfig+0x22c>)
 8002854:	fba2 2303 	umull	r2, r3, r2, r3
 8002858:	095b      	lsrs	r3, r3, #5
 800285a:	011d      	lsls	r5, r3, #4
 800285c:	f7ff fb64 	bl	8001f28 <HAL_RCC_GetPCLK2Freq>
 8002860:	4602      	mov	r2, r0
 8002862:	4613      	mov	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	009a      	lsls	r2, r3, #2
 800286a:	441a      	add	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	fbb2 f6f3 	udiv	r6, r2, r3
 8002876:	f7ff fb57 	bl	8001f28 <HAL_RCC_GetPCLK2Freq>
 800287a:	4602      	mov	r2, r0
 800287c:	4613      	mov	r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	4413      	add	r3, r2
 8002882:	009a      	lsls	r2, r3, #2
 8002884:	441a      	add	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002890:	4a57      	ldr	r2, [pc, #348]	; (80029f0 <UART_SetConfig+0x22c>)
 8002892:	fba2 2303 	umull	r2, r3, r2, r3
 8002896:	095b      	lsrs	r3, r3, #5
 8002898:	2264      	movs	r2, #100	; 0x64
 800289a:	fb02 f303 	mul.w	r3, r2, r3
 800289e:	1af3      	subs	r3, r6, r3
 80028a0:	011b      	lsls	r3, r3, #4
 80028a2:	3332      	adds	r3, #50	; 0x32
 80028a4:	4a52      	ldr	r2, [pc, #328]	; (80029f0 <UART_SetConfig+0x22c>)
 80028a6:	fba2 2303 	umull	r2, r3, r2, r3
 80028aa:	095b      	lsrs	r3, r3, #5
 80028ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028b0:	441d      	add	r5, r3
 80028b2:	f7ff fb39 	bl	8001f28 <HAL_RCC_GetPCLK2Freq>
 80028b6:	4602      	mov	r2, r0
 80028b8:	4613      	mov	r3, r2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	4413      	add	r3, r2
 80028be:	009a      	lsls	r2, r3, #2
 80028c0:	441a      	add	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80028cc:	f7ff fb2c 	bl	8001f28 <HAL_RCC_GetPCLK2Freq>
 80028d0:	4602      	mov	r2, r0
 80028d2:	4613      	mov	r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	4413      	add	r3, r2
 80028d8:	009a      	lsls	r2, r3, #2
 80028da:	441a      	add	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e6:	4a42      	ldr	r2, [pc, #264]	; (80029f0 <UART_SetConfig+0x22c>)
 80028e8:	fba2 2303 	umull	r2, r3, r2, r3
 80028ec:	095b      	lsrs	r3, r3, #5
 80028ee:	2264      	movs	r2, #100	; 0x64
 80028f0:	fb02 f303 	mul.w	r3, r2, r3
 80028f4:	1af3      	subs	r3, r6, r3
 80028f6:	011b      	lsls	r3, r3, #4
 80028f8:	3332      	adds	r3, #50	; 0x32
 80028fa:	4a3d      	ldr	r2, [pc, #244]	; (80029f0 <UART_SetConfig+0x22c>)
 80028fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002900:	095b      	lsrs	r3, r3, #5
 8002902:	f003 030f 	and.w	r3, r3, #15
 8002906:	442b      	add	r3, r5
 8002908:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800290a:	e06a      	b.n	80029e2 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681c      	ldr	r4, [r3, #0]
 8002910:	f7ff faf6 	bl	8001f00 <HAL_RCC_GetPCLK1Freq>
 8002914:	4602      	mov	r2, r0
 8002916:	4613      	mov	r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	4413      	add	r3, r2
 800291c:	009a      	lsls	r2, r3, #2
 800291e:	441a      	add	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	fbb2 f3f3 	udiv	r3, r2, r3
 800292a:	4a31      	ldr	r2, [pc, #196]	; (80029f0 <UART_SetConfig+0x22c>)
 800292c:	fba2 2303 	umull	r2, r3, r2, r3
 8002930:	095b      	lsrs	r3, r3, #5
 8002932:	011d      	lsls	r5, r3, #4
 8002934:	f7ff fae4 	bl	8001f00 <HAL_RCC_GetPCLK1Freq>
 8002938:	4602      	mov	r2, r0
 800293a:	4613      	mov	r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	4413      	add	r3, r2
 8002940:	009a      	lsls	r2, r3, #2
 8002942:	441a      	add	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	fbb2 f6f3 	udiv	r6, r2, r3
 800294e:	f7ff fad7 	bl	8001f00 <HAL_RCC_GetPCLK1Freq>
 8002952:	4602      	mov	r2, r0
 8002954:	4613      	mov	r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	4413      	add	r3, r2
 800295a:	009a      	lsls	r2, r3, #2
 800295c:	441a      	add	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	fbb2 f3f3 	udiv	r3, r2, r3
 8002968:	4a21      	ldr	r2, [pc, #132]	; (80029f0 <UART_SetConfig+0x22c>)
 800296a:	fba2 2303 	umull	r2, r3, r2, r3
 800296e:	095b      	lsrs	r3, r3, #5
 8002970:	2264      	movs	r2, #100	; 0x64
 8002972:	fb02 f303 	mul.w	r3, r2, r3
 8002976:	1af3      	subs	r3, r6, r3
 8002978:	011b      	lsls	r3, r3, #4
 800297a:	3332      	adds	r3, #50	; 0x32
 800297c:	4a1c      	ldr	r2, [pc, #112]	; (80029f0 <UART_SetConfig+0x22c>)
 800297e:	fba2 2303 	umull	r2, r3, r2, r3
 8002982:	095b      	lsrs	r3, r3, #5
 8002984:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002988:	441d      	add	r5, r3
 800298a:	f7ff fab9 	bl	8001f00 <HAL_RCC_GetPCLK1Freq>
 800298e:	4602      	mov	r2, r0
 8002990:	4613      	mov	r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	4413      	add	r3, r2
 8002996:	009a      	lsls	r2, r3, #2
 8002998:	441a      	add	r2, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80029a4:	f7ff faac 	bl	8001f00 <HAL_RCC_GetPCLK1Freq>
 80029a8:	4602      	mov	r2, r0
 80029aa:	4613      	mov	r3, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4413      	add	r3, r2
 80029b0:	009a      	lsls	r2, r3, #2
 80029b2:	441a      	add	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80029be:	4a0c      	ldr	r2, [pc, #48]	; (80029f0 <UART_SetConfig+0x22c>)
 80029c0:	fba2 2303 	umull	r2, r3, r2, r3
 80029c4:	095b      	lsrs	r3, r3, #5
 80029c6:	2264      	movs	r2, #100	; 0x64
 80029c8:	fb02 f303 	mul.w	r3, r2, r3
 80029cc:	1af3      	subs	r3, r6, r3
 80029ce:	011b      	lsls	r3, r3, #4
 80029d0:	3332      	adds	r3, #50	; 0x32
 80029d2:	4a07      	ldr	r2, [pc, #28]	; (80029f0 <UART_SetConfig+0x22c>)
 80029d4:	fba2 2303 	umull	r2, r3, r2, r3
 80029d8:	095b      	lsrs	r3, r3, #5
 80029da:	f003 030f 	and.w	r3, r3, #15
 80029de:	442b      	add	r3, r5
 80029e0:	60a3      	str	r3, [r4, #8]
}
 80029e2:	bf00      	nop
 80029e4:	3714      	adds	r7, #20
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40013800 	.word	0x40013800
 80029f0:	51eb851f 	.word	0x51eb851f

080029f4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 80029fa:	4b63      	ldr	r3, [pc, #396]	; (8002b88 <MX_ADC1_Init+0x194>)
 80029fc:	4a63      	ldr	r2, [pc, #396]	; (8002b8c <MX_ADC1_Init+0x198>)
 80029fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002a00:	4b61      	ldr	r3, [pc, #388]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002a02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a06:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002a08:	4b5f      	ldr	r3, [pc, #380]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002a0e:	4b5e      	ldr	r3, [pc, #376]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a14:	4b5c      	ldr	r3, [pc, #368]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002a16:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002a1a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a1c:	4b5a      	ldr	r3, [pc, #360]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 10;
 8002a22:	4b59      	ldr	r3, [pc, #356]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002a24:	220a      	movs	r2, #10
 8002a26:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002a28:	4857      	ldr	r0, [pc, #348]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002a2a:	f7fd fc13 	bl	8000254 <HAL_ADC_Init>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d003      	beq.n	8002a3c <MX_ADC1_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002a34:	2145      	movs	r1, #69	; 0x45
 8002a36:	4856      	ldr	r0, [pc, #344]	; (8002b90 <MX_ADC1_Init+0x19c>)
 8002a38:	f000 fa6c 	bl	8002f14 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_6;
 8002a3c:	2306      	movs	r3, #6
 8002a3e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002a40:	2301      	movs	r3, #1
 8002a42:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8002a44:	2306      	movs	r3, #6
 8002a46:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002a48:	1d3b      	adds	r3, r7, #4
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	484e      	ldr	r0, [pc, #312]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002a4e:	f7fd ff55 	bl	80008fc <HAL_ADC_ConfigChannel>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d003      	beq.n	8002a60 <MX_ADC1_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002a58:	214f      	movs	r1, #79	; 0x4f
 8002a5a:	484d      	ldr	r0, [pc, #308]	; (8002b90 <MX_ADC1_Init+0x19c>)
 8002a5c:	f000 fa5a 	bl	8002f14 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_7;
 8002a60:	2307      	movs	r3, #7
 8002a62:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002a64:	2302      	movs	r3, #2
 8002a66:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002a68:	1d3b      	adds	r3, r7, #4
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4846      	ldr	r0, [pc, #280]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002a6e:	f7fd ff45 	bl	80008fc <HAL_ADC_ConfigChannel>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d003      	beq.n	8002a80 <MX_ADC1_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002a78:	2158      	movs	r1, #88	; 0x58
 8002a7a:	4845      	ldr	r0, [pc, #276]	; (8002b90 <MX_ADC1_Init+0x19c>)
 8002a7c:	f000 fa4a 	bl	8002f14 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_8;
 8002a80:	2308      	movs	r3, #8
 8002a82:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002a84:	2303      	movs	r3, #3
 8002a86:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002a88:	1d3b      	adds	r3, r7, #4
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	483e      	ldr	r0, [pc, #248]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002a8e:	f7fd ff35 	bl	80008fc <HAL_ADC_ConfigChannel>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <MX_ADC1_Init+0xac>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002a98:	2161      	movs	r1, #97	; 0x61
 8002a9a:	483d      	ldr	r0, [pc, #244]	; (8002b90 <MX_ADC1_Init+0x19c>)
 8002a9c:	f000 fa3a 	bl	8002f14 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_9;
 8002aa0:	2309      	movs	r3, #9
 8002aa2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002aa4:	2304      	movs	r3, #4
 8002aa6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002aa8:	1d3b      	adds	r3, r7, #4
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4836      	ldr	r0, [pc, #216]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002aae:	f7fd ff25 	bl	80008fc <HAL_ADC_ConfigChannel>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d003      	beq.n	8002ac0 <MX_ADC1_Init+0xcc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002ab8:	216a      	movs	r1, #106	; 0x6a
 8002aba:	4835      	ldr	r0, [pc, #212]	; (8002b90 <MX_ADC1_Init+0x19c>)
 8002abc:	f000 fa2a 	bl	8002f14 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_10;
 8002ac0:	230a      	movs	r3, #10
 8002ac2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002ac4:	2305      	movs	r3, #5
 8002ac6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ac8:	1d3b      	adds	r3, r7, #4
 8002aca:	4619      	mov	r1, r3
 8002acc:	482e      	ldr	r0, [pc, #184]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002ace:	f7fd ff15 	bl	80008fc <HAL_ADC_ConfigChannel>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d003      	beq.n	8002ae0 <MX_ADC1_Init+0xec>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002ad8:	2173      	movs	r1, #115	; 0x73
 8002ada:	482d      	ldr	r0, [pc, #180]	; (8002b90 <MX_ADC1_Init+0x19c>)
 8002adc:	f000 fa1a 	bl	8002f14 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_11;
 8002ae0:	230b      	movs	r3, #11
 8002ae2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8002ae4:	2306      	movs	r3, #6
 8002ae6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ae8:	1d3b      	adds	r3, r7, #4
 8002aea:	4619      	mov	r1, r3
 8002aec:	4826      	ldr	r0, [pc, #152]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002aee:	f7fd ff05 	bl	80008fc <HAL_ADC_ConfigChannel>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d003      	beq.n	8002b00 <MX_ADC1_Init+0x10c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002af8:	217c      	movs	r1, #124	; 0x7c
 8002afa:	4825      	ldr	r0, [pc, #148]	; (8002b90 <MX_ADC1_Init+0x19c>)
 8002afc:	f000 fa0a 	bl	8002f14 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_12;
 8002b00:	230c      	movs	r3, #12
 8002b02:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8002b04:	2307      	movs	r3, #7
 8002b06:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b08:	1d3b      	adds	r3, r7, #4
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	481e      	ldr	r0, [pc, #120]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002b0e:	f7fd fef5 	bl	80008fc <HAL_ADC_ConfigChannel>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d003      	beq.n	8002b20 <MX_ADC1_Init+0x12c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002b18:	2185      	movs	r1, #133	; 0x85
 8002b1a:	481d      	ldr	r0, [pc, #116]	; (8002b90 <MX_ADC1_Init+0x19c>)
 8002b1c:	f000 f9fa 	bl	8002f14 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_13;
 8002b20:	230d      	movs	r3, #13
 8002b22:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8002b24:	2308      	movs	r3, #8
 8002b26:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b28:	1d3b      	adds	r3, r7, #4
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	4816      	ldr	r0, [pc, #88]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002b2e:	f7fd fee5 	bl	80008fc <HAL_ADC_ConfigChannel>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d003      	beq.n	8002b40 <MX_ADC1_Init+0x14c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002b38:	218e      	movs	r1, #142	; 0x8e
 8002b3a:	4815      	ldr	r0, [pc, #84]	; (8002b90 <MX_ADC1_Init+0x19c>)
 8002b3c:	f000 f9ea 	bl	8002f14 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_14;
 8002b40:	230e      	movs	r3, #14
 8002b42:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8002b44:	2309      	movs	r3, #9
 8002b46:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b48:	1d3b      	adds	r3, r7, #4
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	480e      	ldr	r0, [pc, #56]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002b4e:	f7fd fed5 	bl	80008fc <HAL_ADC_ConfigChannel>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d003      	beq.n	8002b60 <MX_ADC1_Init+0x16c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002b58:	2197      	movs	r1, #151	; 0x97
 8002b5a:	480d      	ldr	r0, [pc, #52]	; (8002b90 <MX_ADC1_Init+0x19c>)
 8002b5c:	f000 f9da 	bl	8002f14 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_15;
 8002b60:	230f      	movs	r3, #15
 8002b62:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8002b64:	230a      	movs	r3, #10
 8002b66:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b68:	1d3b      	adds	r3, r7, #4
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	4806      	ldr	r0, [pc, #24]	; (8002b88 <MX_ADC1_Init+0x194>)
 8002b6e:	f7fd fec5 	bl	80008fc <HAL_ADC_ConfigChannel>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <MX_ADC1_Init+0x18c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002b78:	21a0      	movs	r1, #160	; 0xa0
 8002b7a:	4805      	ldr	r0, [pc, #20]	; (8002b90 <MX_ADC1_Init+0x19c>)
 8002b7c:	f000 f9ca 	bl	8002f14 <_Error_Handler>
  }

}
 8002b80:	bf00      	nop
 8002b82:	3710      	adds	r7, #16
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	2000009c 	.word	0x2000009c
 8002b8c:	40012400 	.word	0x40012400
 8002b90:	0800425c 	.word	0x0800425c

08002b94 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b088      	sub	sp, #32
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a31      	ldr	r2, [pc, #196]	; (8002c68 <HAL_ADC_MspInit+0xd4>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d15b      	bne.n	8002c5e <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002ba6:	4a31      	ldr	r2, [pc, #196]	; (8002c6c <HAL_ADC_MspInit+0xd8>)
 8002ba8:	4b30      	ldr	r3, [pc, #192]	; (8002c6c <HAL_ADC_MspInit+0xd8>)
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bb0:	6193      	str	r3, [r2, #24]
 8002bb2:	4b2e      	ldr	r3, [pc, #184]	; (8002c6c <HAL_ADC_MspInit+0xd8>)
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002bbe:	233f      	movs	r3, #63	; 0x3f
 8002bc0:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bc6:	f107 0310 	add.w	r3, r7, #16
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4828      	ldr	r0, [pc, #160]	; (8002c70 <HAL_ADC_MspInit+0xdc>)
 8002bce:	f7fe fc3b 	bl	8001448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002bd2:	23c0      	movs	r3, #192	; 0xc0
 8002bd4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bda:	f107 0310 	add.w	r3, r7, #16
 8002bde:	4619      	mov	r1, r3
 8002be0:	4824      	ldr	r0, [pc, #144]	; (8002c74 <HAL_ADC_MspInit+0xe0>)
 8002be2:	f7fe fc31 	bl	8001448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002be6:	2303      	movs	r3, #3
 8002be8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bea:	2303      	movs	r3, #3
 8002bec:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bee:	f107 0310 	add.w	r3, r7, #16
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	4820      	ldr	r0, [pc, #128]	; (8002c78 <HAL_ADC_MspInit+0xe4>)
 8002bf6:	f7fe fc27 	bl	8001448 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002bfa:	4b20      	ldr	r3, [pc, #128]	; (8002c7c <HAL_ADC_MspInit+0xe8>)
 8002bfc:	4a20      	ldr	r2, [pc, #128]	; (8002c80 <HAL_ADC_MspInit+0xec>)
 8002bfe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c00:	4b1e      	ldr	r3, [pc, #120]	; (8002c7c <HAL_ADC_MspInit+0xe8>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c06:	4b1d      	ldr	r3, [pc, #116]	; (8002c7c <HAL_ADC_MspInit+0xe8>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002c0c:	4b1b      	ldr	r3, [pc, #108]	; (8002c7c <HAL_ADC_MspInit+0xe8>)
 8002c0e:	2280      	movs	r2, #128	; 0x80
 8002c10:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c12:	4b1a      	ldr	r3, [pc, #104]	; (8002c7c <HAL_ADC_MspInit+0xe8>)
 8002c14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c18:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002c1a:	4b18      	ldr	r3, [pc, #96]	; (8002c7c <HAL_ADC_MspInit+0xe8>)
 8002c1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c20:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002c22:	4b16      	ldr	r3, [pc, #88]	; (8002c7c <HAL_ADC_MspInit+0xe8>)
 8002c24:	2220      	movs	r2, #32
 8002c26:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002c28:	4b14      	ldr	r3, [pc, #80]	; (8002c7c <HAL_ADC_MspInit+0xe8>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002c2e:	4813      	ldr	r0, [pc, #76]	; (8002c7c <HAL_ADC_MspInit+0xe8>)
 8002c30:	f7fe f988 	bl	8000f44 <HAL_DMA_Init>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d003      	beq.n	8002c42 <HAL_ADC_MspInit+0xae>
    {
      _Error_Handler(__FILE__, __LINE__);
 8002c3a:	21d6      	movs	r1, #214	; 0xd6
 8002c3c:	4811      	ldr	r0, [pc, #68]	; (8002c84 <HAL_ADC_MspInit+0xf0>)
 8002c3e:	f000 f969 	bl	8002f14 <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a0d      	ldr	r2, [pc, #52]	; (8002c7c <HAL_ADC_MspInit+0xe8>)
 8002c46:	621a      	str	r2, [r3, #32]
 8002c48:	4a0c      	ldr	r2, [pc, #48]	; (8002c7c <HAL_ADC_MspInit+0xe8>)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002c4e:	2200      	movs	r2, #0
 8002c50:	2100      	movs	r1, #0
 8002c52:	2012      	movs	r0, #18
 8002c54:	f7fe f917 	bl	8000e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002c58:	2012      	movs	r0, #18
 8002c5a:	f7fe f930 	bl	8000ebe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002c5e:	bf00      	nop
 8002c60:	3720      	adds	r7, #32
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	40012400 	.word	0x40012400
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	40011000 	.word	0x40011000
 8002c74:	40010800 	.word	0x40010800
 8002c78:	40010c00 	.word	0x40010c00
 8002c7c:	200000cc 	.word	0x200000cc
 8002c80:	40020008 	.word	0x40020008
 8002c84:	0800425c 	.word	0x0800425c

08002c88 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002c8e:	4a14      	ldr	r2, [pc, #80]	; (8002ce0 <MX_DMA_Init+0x58>)
 8002c90:	4b13      	ldr	r3, [pc, #76]	; (8002ce0 <MX_DMA_Init+0x58>)
 8002c92:	695b      	ldr	r3, [r3, #20]
 8002c94:	f043 0301 	orr.w	r3, r3, #1
 8002c98:	6153      	str	r3, [r2, #20]
 8002c9a:	4b11      	ldr	r3, [pc, #68]	; (8002ce0 <MX_DMA_Init+0x58>)
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	607b      	str	r3, [r7, #4]
 8002ca4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	2100      	movs	r1, #0
 8002caa:	200b      	movs	r0, #11
 8002cac:	f7fe f8eb 	bl	8000e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002cb0:	200b      	movs	r0, #11
 8002cb2:	f7fe f904 	bl	8000ebe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	2100      	movs	r1, #0
 8002cba:	2010      	movs	r0, #16
 8002cbc:	f7fe f8e3 	bl	8000e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002cc0:	2010      	movs	r0, #16
 8002cc2:	f7fe f8fc 	bl	8000ebe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	2100      	movs	r1, #0
 8002cca:	2011      	movs	r0, #17
 8002ccc:	f7fe f8db 	bl	8000e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002cd0:	2011      	movs	r0, #17
 8002cd2:	f7fe f8f4 	bl	8000ebe <HAL_NVIC_EnableIRQ>

}
 8002cd6:	bf00      	nop
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	40021000 	.word	0x40021000

08002ce4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b088      	sub	sp, #32
 8002ce8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cea:	4a2d      	ldr	r2, [pc, #180]	; (8002da0 <MX_GPIO_Init+0xbc>)
 8002cec:	4b2c      	ldr	r3, [pc, #176]	; (8002da0 <MX_GPIO_Init+0xbc>)
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	f043 0310 	orr.w	r3, r3, #16
 8002cf4:	6193      	str	r3, [r2, #24]
 8002cf6:	4b2a      	ldr	r3, [pc, #168]	; (8002da0 <MX_GPIO_Init+0xbc>)
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	f003 0310 	and.w	r3, r3, #16
 8002cfe:	60fb      	str	r3, [r7, #12]
 8002d00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d02:	4a27      	ldr	r2, [pc, #156]	; (8002da0 <MX_GPIO_Init+0xbc>)
 8002d04:	4b26      	ldr	r3, [pc, #152]	; (8002da0 <MX_GPIO_Init+0xbc>)
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	f043 0320 	orr.w	r3, r3, #32
 8002d0c:	6193      	str	r3, [r2, #24]
 8002d0e:	4b24      	ldr	r3, [pc, #144]	; (8002da0 <MX_GPIO_Init+0xbc>)
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	f003 0320 	and.w	r3, r3, #32
 8002d16:	60bb      	str	r3, [r7, #8]
 8002d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d1a:	4a21      	ldr	r2, [pc, #132]	; (8002da0 <MX_GPIO_Init+0xbc>)
 8002d1c:	4b20      	ldr	r3, [pc, #128]	; (8002da0 <MX_GPIO_Init+0xbc>)
 8002d1e:	699b      	ldr	r3, [r3, #24]
 8002d20:	f043 0304 	orr.w	r3, r3, #4
 8002d24:	6193      	str	r3, [r2, #24]
 8002d26:	4b1e      	ldr	r3, [pc, #120]	; (8002da0 <MX_GPIO_Init+0xbc>)
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	f003 0304 	and.w	r3, r3, #4
 8002d2e:	607b      	str	r3, [r7, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d32:	4a1b      	ldr	r2, [pc, #108]	; (8002da0 <MX_GPIO_Init+0xbc>)
 8002d34:	4b1a      	ldr	r3, [pc, #104]	; (8002da0 <MX_GPIO_Init+0xbc>)
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	f043 0308 	orr.w	r3, r3, #8
 8002d3c:	6193      	str	r3, [r2, #24]
 8002d3e:	4b18      	ldr	r3, [pc, #96]	; (8002da0 <MX_GPIO_Init+0xbc>)
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	f003 0308 	and.w	r3, r3, #8
 8002d46:	603b      	str	r3, [r7, #0]
 8002d48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	2120      	movs	r1, #32
 8002d4e:	4815      	ldr	r0, [pc, #84]	; (8002da4 <MX_GPIO_Init+0xc0>)
 8002d50:	f7fe fcd8 	bl	8001704 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002d54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d5a:	4b13      	ldr	r3, [pc, #76]	; (8002da8 <MX_GPIO_Init+0xc4>)
 8002d5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002d62:	f107 0310 	add.w	r3, r7, #16
 8002d66:	4619      	mov	r1, r3
 8002d68:	4810      	ldr	r0, [pc, #64]	; (8002dac <MX_GPIO_Init+0xc8>)
 8002d6a:	f7fe fb6d 	bl	8001448 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002d6e:	2320      	movs	r3, #32
 8002d70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d72:	2301      	movs	r3, #1
 8002d74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d76:	2302      	movs	r3, #2
 8002d78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002d7a:	f107 0310 	add.w	r3, r7, #16
 8002d7e:	4619      	mov	r1, r3
 8002d80:	4808      	ldr	r0, [pc, #32]	; (8002da4 <MX_GPIO_Init+0xc0>)
 8002d82:	f7fe fb61 	bl	8001448 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002d86:	2200      	movs	r2, #0
 8002d88:	2100      	movs	r1, #0
 8002d8a:	2028      	movs	r0, #40	; 0x28
 8002d8c:	f7fe f87b 	bl	8000e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002d90:	2028      	movs	r0, #40	; 0x28
 8002d92:	f7fe f894 	bl	8000ebe <HAL_NVIC_EnableIRQ>

}
 8002d96:	bf00      	nop
 8002d98:	3720      	adds	r7, #32
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	40021000 	.word	0x40021000
 8002da4:	40010800 	.word	0x40010800
 8002da8:	10110000 	.word	0x10110000
 8002dac:	40011000 	.word	0x40011000

08002db0 <main>:
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void)
{
 8002db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002db2:	b08d      	sub	sp, #52	; 0x34
 8002db4:	af08      	add	r7, sp, #32
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002db6:	f7fd f9c9 	bl	800014c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002dba:	f000 f847 	bl	8002e4c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002dbe:	f7ff ff91 	bl	8002ce4 <MX_GPIO_Init>
	MX_DMA_Init();
 8002dc2:	f7ff ff61 	bl	8002c88 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8002dc6:	f000 f973 	bl	80030b0 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8002dca:	f7ff fe13 	bl	80029f4 <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */
	printf("Program zosta uruchomiony.\r\n");
 8002dce:	481b      	ldr	r0, [pc, #108]	; (8002e3c <main+0x8c>)
 8002dd0:	f000 fafc 	bl	80033cc <puts>
	HAL_ADC_Start_DMA(&hadc1, adc_buff, sensors_count);
 8002dd4:	230a      	movs	r3, #10
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	4919      	ldr	r1, [pc, #100]	; (8002e40 <main+0x90>)
 8002dda:	481a      	ldr	r0, [pc, #104]	; (8002e44 <main+0x94>)
 8002ddc:	f7fd fbc8 	bl	8000570 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT(&hadc1);
 8002de0:	4818      	ldr	r0, [pc, #96]	; (8002e44 <main+0x94>)
 8002de2:	f7fd fb0f 	bl	8000404 <HAL_ADC_Start_IT>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while(1)
	{
		HAL_ADC_Start_IT(&hadc1);
 8002de6:	4817      	ldr	r0, [pc, #92]	; (8002e44 <main+0x94>)
 8002de8:	f7fd fb0c 	bl	8000404 <HAL_ADC_Start_IT>

		printf("%lu|%lu|%lu|%lu|%lu|%lu|%lu|%lu|%lu|%lu\r\n", adc_buff[0],
 8002dec:	4b14      	ldr	r3, [pc, #80]	; (8002e40 <main+0x90>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	60fb      	str	r3, [r7, #12]
 8002df2:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <main+0x90>)
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	60ba      	str	r2, [r7, #8]
 8002df8:	4b11      	ldr	r3, [pc, #68]	; (8002e40 <main+0x90>)
 8002dfa:	6898      	ldr	r0, [r3, #8]
 8002dfc:	6078      	str	r0, [r7, #4]
 8002dfe:	4b10      	ldr	r3, [pc, #64]	; (8002e40 <main+0x90>)
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	4a0f      	ldr	r2, [pc, #60]	; (8002e40 <main+0x90>)
 8002e04:	6912      	ldr	r2, [r2, #16]
 8002e06:	490e      	ldr	r1, [pc, #56]	; (8002e40 <main+0x90>)
 8002e08:	6949      	ldr	r1, [r1, #20]
 8002e0a:	480d      	ldr	r0, [pc, #52]	; (8002e40 <main+0x90>)
 8002e0c:	6980      	ldr	r0, [r0, #24]
 8002e0e:	4c0c      	ldr	r4, [pc, #48]	; (8002e40 <main+0x90>)
 8002e10:	69e4      	ldr	r4, [r4, #28]
 8002e12:	4d0b      	ldr	r5, [pc, #44]	; (8002e40 <main+0x90>)
 8002e14:	6a2d      	ldr	r5, [r5, #32]
 8002e16:	4e0a      	ldr	r6, [pc, #40]	; (8002e40 <main+0x90>)
 8002e18:	6a76      	ldr	r6, [r6, #36]	; 0x24
 8002e1a:	9606      	str	r6, [sp, #24]
 8002e1c:	9505      	str	r5, [sp, #20]
 8002e1e:	9404      	str	r4, [sp, #16]
 8002e20:	9003      	str	r0, [sp, #12]
 8002e22:	9102      	str	r1, [sp, #8]
 8002e24:	9201      	str	r2, [sp, #4]
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	68ba      	ldr	r2, [r7, #8]
 8002e2c:	68f9      	ldr	r1, [r7, #12]
 8002e2e:	4806      	ldr	r0, [pc, #24]	; (8002e48 <main+0x98>)
 8002e30:	f000 fa58 	bl	80032e4 <iprintf>
				adc_buff[1], adc_buff[2], adc_buff[3], adc_buff[4], adc_buff[5],
				adc_buff[6], adc_buff[7], adc_buff[8], adc_buff[9]);

		HAL_Delay(10);
 8002e34:	200a      	movs	r0, #10
 8002e36:	f7fd f9eb 	bl	8000210 <HAL_Delay>
		HAL_ADC_Start_IT(&hadc1);
 8002e3a:	e7d4      	b.n	8002de6 <main+0x36>
 8002e3c:	0800426c 	.word	0x0800426c
 8002e40:	20000110 	.word	0x20000110
 8002e44:	2000009c 	.word	0x2000009c
 8002e48:	0800428c 	.word	0x0800428c

08002e4c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b094      	sub	sp, #80	; 0x50
 8002e50:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType= RCC_OSCILLATORTYPE_HSE;
 8002e52:	2301      	movs	r3, #1
 8002e54:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState= RCC_HSE_BYPASS;
 8002e56:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue= RCC_HSE_PREDIV_DIV1;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState= RCC_HSI_ON;
 8002e60:	2301      	movs	r3, #1
 8002e62:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState= RCC_PLL_ON;
 8002e64:	2302      	movs	r3, #2
 8002e66:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource= RCC_PLLSOURCE_HSE;
 8002e68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e6c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL= RCC_PLL_MUL9;
 8002e6e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002e72:	64fb      	str	r3, [r7, #76]	; 0x4c
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7fe fc7d 	bl	8001778 <HAL_RCC_OscConfig>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d003      	beq.n	8002e8c <SystemClock_Config+0x40>
	{
		_Error_Handler(__FILE__, __LINE__);
 8002e84:	219a      	movs	r1, #154	; 0x9a
 8002e86:	4821      	ldr	r0, [pc, #132]	; (8002f0c <SystemClock_Config+0xc0>)
 8002e88:	f000 f844 	bl	8002f14 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType= RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002e8c:	230f      	movs	r3, #15
 8002e8e:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource= RCC_SYSCLKSOURCE_PLLCLK;
 8002e90:	2302      	movs	r3, #2
 8002e92:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider= RCC_SYSCLK_DIV1;
 8002e94:	2300      	movs	r3, #0
 8002e96:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider= RCC_HCLK_DIV2;
 8002e98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e9c:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider= RCC_HCLK_DIV1;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	627b      	str	r3, [r7, #36]	; 0x24

	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002ea2:	f107 0314 	add.w	r3, r7, #20
 8002ea6:	2102      	movs	r1, #2
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7fe fec9 	bl	8001c40 <HAL_RCC_ClockConfig>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <SystemClock_Config+0x70>
	{
		_Error_Handler(__FILE__, __LINE__);
 8002eb4:	21a8      	movs	r1, #168	; 0xa8
 8002eb6:	4815      	ldr	r0, [pc, #84]	; (8002f0c <SystemClock_Config+0xc0>)
 8002eb8:	f000 f82c 	bl	8002f14 <_Error_Handler>
	}

	PeriphClkInit.PeriphClockSelection= RCC_PERIPHCLK_ADC;
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection= RCC_ADCPCLK2_DIV6;
 8002ec0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ec4:	60fb      	str	r3, [r7, #12]
	if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ec6:	1d3b      	adds	r3, r7, #4
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff f85f 	bl	8001f8c <HAL_RCCEx_PeriphCLKConfig>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d003      	beq.n	8002edc <SystemClock_Config+0x90>
	{
		_Error_Handler(__FILE__, __LINE__);
 8002ed4:	21af      	movs	r1, #175	; 0xaf
 8002ed6:	480d      	ldr	r0, [pc, #52]	; (8002f0c <SystemClock_Config+0xc0>)
 8002ed8:	f000 f81c 	bl	8002f14 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8002edc:	f7ff f806 	bl	8001eec <HAL_RCC_GetHCLKFreq>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	4b0b      	ldr	r3, [pc, #44]	; (8002f10 <SystemClock_Config+0xc4>)
 8002ee4:	fba3 2302 	umull	r2, r3, r3, r2
 8002ee8:	099b      	lsrs	r3, r3, #6
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7fd fff5 	bl	8000eda <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002ef0:	2004      	movs	r0, #4
 8002ef2:	f7fd ffff 	bl	8000ef4 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	2100      	movs	r1, #0
 8002efa:	f04f 30ff 	mov.w	r0, #4294967295
 8002efe:	f7fd ffc2 	bl	8000e86 <HAL_NVIC_SetPriority>
}
 8002f02:	bf00      	nop
 8002f04:	3750      	adds	r7, #80	; 0x50
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	080042b8 	.word	0x080042b8
 8002f10:	10624dd3 	.word	0x10624dd3

08002f14 <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while(1)
 8002f1e:	e7fe      	b.n	8002f1e <_Error_Handler+0xa>

08002f20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002f26:	4a25      	ldr	r2, [pc, #148]	; (8002fbc <HAL_MspInit+0x9c>)
 8002f28:	4b24      	ldr	r3, [pc, #144]	; (8002fbc <HAL_MspInit+0x9c>)
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	f043 0301 	orr.w	r3, r3, #1
 8002f30:	6193      	str	r3, [r2, #24]
 8002f32:	4b22      	ldr	r3, [pc, #136]	; (8002fbc <HAL_MspInit+0x9c>)
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	603b      	str	r3, [r7, #0]
 8002f3c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f3e:	2003      	movs	r0, #3
 8002f40:	f7fd ff96 	bl	8000e70 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002f44:	2200      	movs	r2, #0
 8002f46:	2100      	movs	r1, #0
 8002f48:	f06f 000b 	mvn.w	r0, #11
 8002f4c:	f7fd ff9b 	bl	8000e86 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002f50:	2200      	movs	r2, #0
 8002f52:	2100      	movs	r1, #0
 8002f54:	f06f 000a 	mvn.w	r0, #10
 8002f58:	f7fd ff95 	bl	8000e86 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2100      	movs	r1, #0
 8002f60:	f06f 0009 	mvn.w	r0, #9
 8002f64:	f7fd ff8f 	bl	8000e86 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002f68:	2200      	movs	r2, #0
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	f06f 0004 	mvn.w	r0, #4
 8002f70:	f7fd ff89 	bl	8000e86 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002f74:	2200      	movs	r2, #0
 8002f76:	2100      	movs	r1, #0
 8002f78:	f06f 0003 	mvn.w	r0, #3
 8002f7c:	f7fd ff83 	bl	8000e86 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002f80:	2200      	movs	r2, #0
 8002f82:	2100      	movs	r1, #0
 8002f84:	f06f 0001 	mvn.w	r0, #1
 8002f88:	f7fd ff7d 	bl	8000e86 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	2100      	movs	r1, #0
 8002f90:	f04f 30ff 	mov.w	r0, #4294967295
 8002f94:	f7fd ff77 	bl	8000e86 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002f98:	4b09      	ldr	r3, [pc, #36]	; (8002fc0 <HAL_MspInit+0xa0>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	607b      	str	r3, [r7, #4]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002fa4:	607b      	str	r3, [r7, #4]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002fac:	607b      	str	r3, [r7, #4]
 8002fae:	4a04      	ldr	r2, [pc, #16]	; (8002fc0 <HAL_MspInit+0xa0>)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fb4:	bf00      	nop
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	40010000 	.word	0x40010000

08002fc4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fc8:	f7fd f906 	bl	80001d8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002fcc:	f7fd ffae 	bl	8000f2c <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fd0:	bf00      	nop
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002fd8:	4802      	ldr	r0, [pc, #8]	; (8002fe4 <DMA1_Channel1_IRQHandler+0x10>)
 8002fda:	f7fe f8f5 	bl	80011c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002fde:	bf00      	nop
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	200000cc 	.word	0x200000cc

08002fe8 <DMA1_Channel6_IRQHandler>:

/**
* @brief This function handles DMA1 channel6 global interrupt.
*/
void DMA1_Channel6_IRQHandler(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002fec:	4802      	ldr	r0, [pc, #8]	; (8002ff8 <DMA1_Channel6_IRQHandler+0x10>)
 8002fee:	f7fe f8eb 	bl	80011c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002ff2:	bf00      	nop
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	20000138 	.word	0x20000138

08002ffc <DMA1_Channel7_IRQHandler>:

/**
* @brief This function handles DMA1 channel7 global interrupt.
*/
void DMA1_Channel7_IRQHandler(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003000:	4802      	ldr	r0, [pc, #8]	; (800300c <DMA1_Channel7_IRQHandler+0x10>)
 8003002:	f7fe f8e1 	bl	80011c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8003006:	bf00      	nop
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	2000017c 	.word	0x2000017c

08003010 <ADC1_2_IRQHandler>:

/**
* @brief This function handles ADC1 and ADC2 global interrupts.
*/
void ADC1_2_IRQHandler(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003014:	4802      	ldr	r0, [pc, #8]	; (8003020 <ADC1_2_IRQHandler+0x10>)
 8003016:	f7fd fb89 	bl	800072c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800301a:	bf00      	nop
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	2000009c 	.word	0x2000009c

08003024 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003028:	4802      	ldr	r0, [pc, #8]	; (8003034 <USART2_IRQHandler+0x10>)
 800302a:	f7ff f94b 	bl	80022c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800302e:	bf00      	nop
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	200001c0 	.word	0x200001c0

08003038 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800303c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003040:	f7fe fb78 	bl	8001734 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003044:	bf00      	nop
 8003046:	bd80      	pop	{r7, pc}

08003048 <SystemInit>:
 * @note   This function should be used only after reset.
 * @param  None
 * @retval None
 */
void SystemInit(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
	/* Reset the RCC clock configuration to the default reset state(for debug purpose) */
	/* Set HSION bit */
	RCC->CR|=0x00000001U;
 800304c:	4a15      	ldr	r2, [pc, #84]	; (80030a4 <SystemInit+0x5c>)
 800304e:	4b15      	ldr	r3, [pc, #84]	; (80030a4 <SystemInit+0x5c>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f043 0301 	orr.w	r3, r3, #1
 8003056:	6013      	str	r3, [r2, #0]

	/* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
	RCC->CFGR&=0xF8FF0000U;
 8003058:	4912      	ldr	r1, [pc, #72]	; (80030a4 <SystemInit+0x5c>)
 800305a:	4b12      	ldr	r3, [pc, #72]	; (80030a4 <SystemInit+0x5c>)
 800305c:	685a      	ldr	r2, [r3, #4]
 800305e:	4b12      	ldr	r3, [pc, #72]	; (80030a8 <SystemInit+0x60>)
 8003060:	4013      	ands	r3, r2
 8003062:	604b      	str	r3, [r1, #4]
#else
	RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR&=0xFEF6FFFFU;
 8003064:	4a0f      	ldr	r2, [pc, #60]	; (80030a4 <SystemInit+0x5c>)
 8003066:	4b0f      	ldr	r3, [pc, #60]	; (80030a4 <SystemInit+0x5c>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800306e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003072:	6013      	str	r3, [r2, #0]

	/* Reset HSEBYP bit */
	RCC->CR&=0xFFFBFFFFU;
 8003074:	4a0b      	ldr	r2, [pc, #44]	; (80030a4 <SystemInit+0x5c>)
 8003076:	4b0b      	ldr	r3, [pc, #44]	; (80030a4 <SystemInit+0x5c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800307e:	6013      	str	r3, [r2, #0]

	/* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
	RCC->CFGR&=0xFF80FFFFU;
 8003080:	4a08      	ldr	r2, [pc, #32]	; (80030a4 <SystemInit+0x5c>)
 8003082:	4b08      	ldr	r3, [pc, #32]	; (80030a4 <SystemInit+0x5c>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800308a:	6053      	str	r3, [r2, #4]

	/* Reset CFGR2 register */
	RCC->CFGR2 = 0x00000000U;
#else
	/* Disable all interrupts and clear pending bits  */
	RCC->CIR=0x009F0000U;
 800308c:	4b05      	ldr	r3, [pc, #20]	; (80030a4 <SystemInit+0x5c>)
 800308e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003092:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
	SCB->VTOR= FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003094:	4b05      	ldr	r3, [pc, #20]	; (80030ac <SystemInit+0x64>)
 8003096:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800309a:	609a      	str	r2, [r3, #8]
#endif 
}
 800309c:	bf00      	nop
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr
 80030a4:	40021000 	.word	0x40021000
 80030a8:	f8ff0000 	.word	0xf8ff0000
 80030ac:	e000ed00 	.word	0xe000ed00

080030b0 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80030b4:	4b12      	ldr	r3, [pc, #72]	; (8003100 <MX_USART2_UART_Init+0x50>)
 80030b6:	4a13      	ldr	r2, [pc, #76]	; (8003104 <MX_USART2_UART_Init+0x54>)
 80030b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80030ba:	4b11      	ldr	r3, [pc, #68]	; (8003100 <MX_USART2_UART_Init+0x50>)
 80030bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80030c2:	4b0f      	ldr	r3, [pc, #60]	; (8003100 <MX_USART2_UART_Init+0x50>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80030c8:	4b0d      	ldr	r3, [pc, #52]	; (8003100 <MX_USART2_UART_Init+0x50>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80030ce:	4b0c      	ldr	r3, [pc, #48]	; (8003100 <MX_USART2_UART_Init+0x50>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80030d4:	4b0a      	ldr	r3, [pc, #40]	; (8003100 <MX_USART2_UART_Init+0x50>)
 80030d6:	220c      	movs	r2, #12
 80030d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030da:	4b09      	ldr	r3, [pc, #36]	; (8003100 <MX_USART2_UART_Init+0x50>)
 80030dc:	2200      	movs	r2, #0
 80030de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80030e0:	4b07      	ldr	r3, [pc, #28]	; (8003100 <MX_USART2_UART_Init+0x50>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80030e6:	4806      	ldr	r0, [pc, #24]	; (8003100 <MX_USART2_UART_Init+0x50>)
 80030e8:	f7ff f806 	bl	80020f8 <HAL_UART_Init>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d003      	beq.n	80030fa <MX_USART2_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80030f2:	2145      	movs	r1, #69	; 0x45
 80030f4:	4804      	ldr	r0, [pc, #16]	; (8003108 <MX_USART2_UART_Init+0x58>)
 80030f6:	f7ff ff0d 	bl	8002f14 <_Error_Handler>
  }

}
 80030fa:	bf00      	nop
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	200001c0 	.word	0x200001c0
 8003104:	40004400 	.word	0x40004400
 8003108:	080042c8 	.word	0x080042c8

0800310c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b088      	sub	sp, #32
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART2)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a3b      	ldr	r2, [pc, #236]	; (8003208 <HAL_UART_MspInit+0xfc>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d16f      	bne.n	80031fe <HAL_UART_MspInit+0xf2>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800311e:	4a3b      	ldr	r2, [pc, #236]	; (800320c <HAL_UART_MspInit+0x100>)
 8003120:	4b3a      	ldr	r3, [pc, #232]	; (800320c <HAL_UART_MspInit+0x100>)
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003128:	61d3      	str	r3, [r2, #28]
 800312a:	4b38      	ldr	r3, [pc, #224]	; (800320c <HAL_UART_MspInit+0x100>)
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003132:	60fb      	str	r3, [r7, #12]
 8003134:	68fb      	ldr	r3, [r7, #12]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003136:	230c      	movs	r3, #12
 8003138:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800313a:	2302      	movs	r3, #2
 800313c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800313e:	2302      	movs	r3, #2
 8003140:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003142:	f107 0310 	add.w	r3, r7, #16
 8003146:	4619      	mov	r1, r3
 8003148:	4831      	ldr	r0, [pc, #196]	; (8003210 <HAL_UART_MspInit+0x104>)
 800314a:	f7fe f97d 	bl	8001448 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800314e:	4b31      	ldr	r3, [pc, #196]	; (8003214 <HAL_UART_MspInit+0x108>)
 8003150:	4a31      	ldr	r2, [pc, #196]	; (8003218 <HAL_UART_MspInit+0x10c>)
 8003152:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003154:	4b2f      	ldr	r3, [pc, #188]	; (8003214 <HAL_UART_MspInit+0x108>)
 8003156:	2200      	movs	r2, #0
 8003158:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800315a:	4b2e      	ldr	r3, [pc, #184]	; (8003214 <HAL_UART_MspInit+0x108>)
 800315c:	2200      	movs	r2, #0
 800315e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003160:	4b2c      	ldr	r3, [pc, #176]	; (8003214 <HAL_UART_MspInit+0x108>)
 8003162:	2280      	movs	r2, #128	; 0x80
 8003164:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003166:	4b2b      	ldr	r3, [pc, #172]	; (8003214 <HAL_UART_MspInit+0x108>)
 8003168:	2200      	movs	r2, #0
 800316a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800316c:	4b29      	ldr	r3, [pc, #164]	; (8003214 <HAL_UART_MspInit+0x108>)
 800316e:	2200      	movs	r2, #0
 8003170:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003172:	4b28      	ldr	r3, [pc, #160]	; (8003214 <HAL_UART_MspInit+0x108>)
 8003174:	2220      	movs	r2, #32
 8003176:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003178:	4b26      	ldr	r3, [pc, #152]	; (8003214 <HAL_UART_MspInit+0x108>)
 800317a:	2200      	movs	r2, #0
 800317c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800317e:	4825      	ldr	r0, [pc, #148]	; (8003214 <HAL_UART_MspInit+0x108>)
 8003180:	f7fd fee0 	bl	8000f44 <HAL_DMA_Init>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d003      	beq.n	8003192 <HAL_UART_MspInit+0x86>
    {
      _Error_Handler(__FILE__, __LINE__);
 800318a:	216b      	movs	r1, #107	; 0x6b
 800318c:	4823      	ldr	r0, [pc, #140]	; (800321c <HAL_UART_MspInit+0x110>)
 800318e:	f7ff fec1 	bl	8002f14 <_Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a1f      	ldr	r2, [pc, #124]	; (8003214 <HAL_UART_MspInit+0x108>)
 8003196:	635a      	str	r2, [r3, #52]	; 0x34
 8003198:	4a1e      	ldr	r2, [pc, #120]	; (8003214 <HAL_UART_MspInit+0x108>)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 800319e:	4b20      	ldr	r3, [pc, #128]	; (8003220 <HAL_UART_MspInit+0x114>)
 80031a0:	4a20      	ldr	r2, [pc, #128]	; (8003224 <HAL_UART_MspInit+0x118>)
 80031a2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031a4:	4b1e      	ldr	r3, [pc, #120]	; (8003220 <HAL_UART_MspInit+0x114>)
 80031a6:	2210      	movs	r2, #16
 80031a8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031aa:	4b1d      	ldr	r3, [pc, #116]	; (8003220 <HAL_UART_MspInit+0x114>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80031b0:	4b1b      	ldr	r3, [pc, #108]	; (8003220 <HAL_UART_MspInit+0x114>)
 80031b2:	2280      	movs	r2, #128	; 0x80
 80031b4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031b6:	4b1a      	ldr	r3, [pc, #104]	; (8003220 <HAL_UART_MspInit+0x114>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031bc:	4b18      	ldr	r3, [pc, #96]	; (8003220 <HAL_UART_MspInit+0x114>)
 80031be:	2200      	movs	r2, #0
 80031c0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80031c2:	4b17      	ldr	r3, [pc, #92]	; (8003220 <HAL_UART_MspInit+0x114>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80031c8:	4b15      	ldr	r3, [pc, #84]	; (8003220 <HAL_UART_MspInit+0x114>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80031ce:	4814      	ldr	r0, [pc, #80]	; (8003220 <HAL_UART_MspInit+0x114>)
 80031d0:	f7fd feb8 	bl	8000f44 <HAL_DMA_Init>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_UART_MspInit+0xd6>
    {
      _Error_Handler(__FILE__, __LINE__);
 80031da:	217b      	movs	r1, #123	; 0x7b
 80031dc:	480f      	ldr	r0, [pc, #60]	; (800321c <HAL_UART_MspInit+0x110>)
 80031de:	f7ff fe99 	bl	8002f14 <_Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a0e      	ldr	r2, [pc, #56]	; (8003220 <HAL_UART_MspInit+0x114>)
 80031e6:	631a      	str	r2, [r3, #48]	; 0x30
 80031e8:	4a0d      	ldr	r2, [pc, #52]	; (8003220 <HAL_UART_MspInit+0x114>)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80031ee:	2200      	movs	r2, #0
 80031f0:	2100      	movs	r1, #0
 80031f2:	2026      	movs	r0, #38	; 0x26
 80031f4:	f7fd fe47 	bl	8000e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80031f8:	2026      	movs	r0, #38	; 0x26
 80031fa:	f7fd fe60 	bl	8000ebe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80031fe:	bf00      	nop
 8003200:	3720      	adds	r7, #32
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	40004400 	.word	0x40004400
 800320c:	40021000 	.word	0x40021000
 8003210:	40010800 	.word	0x40010800
 8003214:	20000138 	.word	0x20000138
 8003218:	4002006c 	.word	0x4002006c
 800321c:	080042c8 	.word	0x080042c8
 8003220:	2000017c 	.word	0x2000017c
 8003224:	40020080 	.word	0x40020080

08003228 <_write>:
  }
} 

/* USER CODE BEGIN 1 */
int _write(int file, char *ptr, int len)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 10);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	b29a      	uxth	r2, r3
 8003238:	230a      	movs	r3, #10
 800323a:	68b9      	ldr	r1, [r7, #8]
 800323c:	4803      	ldr	r0, [pc, #12]	; (800324c <_write+0x24>)
 800323e:	f7fe ffa8 	bl	8002192 <HAL_UART_Transmit>
	return len;
 8003242:	687b      	ldr	r3, [r7, #4]
}
 8003244:	4618      	mov	r0, r3
 8003246:	3710      	adds	r7, #16
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	200001c0 	.word	0x200001c0

08003250 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003250:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003252:	e003      	b.n	800325c <LoopCopyDataInit>

08003254 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003254:	4b0b      	ldr	r3, [pc, #44]	; (8003284 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003256:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003258:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800325a:	3104      	adds	r1, #4

0800325c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800325c:	480a      	ldr	r0, [pc, #40]	; (8003288 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800325e:	4b0b      	ldr	r3, [pc, #44]	; (800328c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003260:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003262:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003264:	d3f6      	bcc.n	8003254 <CopyDataInit>
  ldr r2, =_sbss
 8003266:	4a0a      	ldr	r2, [pc, #40]	; (8003290 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003268:	e002      	b.n	8003270 <LoopFillZerobss>

0800326a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800326a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800326c:	f842 3b04 	str.w	r3, [r2], #4

08003270 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003270:	4b08      	ldr	r3, [pc, #32]	; (8003294 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003272:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003274:	d3f9      	bcc.n	800326a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003276:	f7ff fee7 	bl	8003048 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800327a:	f000 f80f 	bl	800329c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800327e:	f7ff fd97 	bl	8002db0 <main>
  bx lr
 8003282:	4770      	bx	lr
  ldr r3, =_sidata
 8003284:	08004390 	.word	0x08004390
  ldr r0, =_sdata
 8003288:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800328c:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8003290:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8003294:	20000204 	.word	0x20000204

08003298 <BusFault_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003298:	e7fe      	b.n	8003298 <BusFault_Handler>
	...

0800329c <__libc_init_array>:
 800329c:	b570      	push	{r4, r5, r6, lr}
 800329e:	2500      	movs	r5, #0
 80032a0:	4e0c      	ldr	r6, [pc, #48]	; (80032d4 <__libc_init_array+0x38>)
 80032a2:	4c0d      	ldr	r4, [pc, #52]	; (80032d8 <__libc_init_array+0x3c>)
 80032a4:	1ba4      	subs	r4, r4, r6
 80032a6:	10a4      	asrs	r4, r4, #2
 80032a8:	42a5      	cmp	r5, r4
 80032aa:	d109      	bne.n	80032c0 <__libc_init_array+0x24>
 80032ac:	f000 ffc0 	bl	8004230 <_init>
 80032b0:	2500      	movs	r5, #0
 80032b2:	4e0a      	ldr	r6, [pc, #40]	; (80032dc <__libc_init_array+0x40>)
 80032b4:	4c0a      	ldr	r4, [pc, #40]	; (80032e0 <__libc_init_array+0x44>)
 80032b6:	1ba4      	subs	r4, r4, r6
 80032b8:	10a4      	asrs	r4, r4, #2
 80032ba:	42a5      	cmp	r5, r4
 80032bc:	d105      	bne.n	80032ca <__libc_init_array+0x2e>
 80032be:	bd70      	pop	{r4, r5, r6, pc}
 80032c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032c4:	4798      	blx	r3
 80032c6:	3501      	adds	r5, #1
 80032c8:	e7ee      	b.n	80032a8 <__libc_init_array+0xc>
 80032ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032ce:	4798      	blx	r3
 80032d0:	3501      	adds	r5, #1
 80032d2:	e7f2      	b.n	80032ba <__libc_init_array+0x1e>
 80032d4:	08004388 	.word	0x08004388
 80032d8:	08004388 	.word	0x08004388
 80032dc:	08004388 	.word	0x08004388
 80032e0:	0800438c 	.word	0x0800438c

080032e4 <iprintf>:
 80032e4:	b40f      	push	{r0, r1, r2, r3}
 80032e6:	4b0a      	ldr	r3, [pc, #40]	; (8003310 <iprintf+0x2c>)
 80032e8:	b513      	push	{r0, r1, r4, lr}
 80032ea:	681c      	ldr	r4, [r3, #0]
 80032ec:	b124      	cbz	r4, 80032f8 <iprintf+0x14>
 80032ee:	69a3      	ldr	r3, [r4, #24]
 80032f0:	b913      	cbnz	r3, 80032f8 <iprintf+0x14>
 80032f2:	4620      	mov	r0, r4
 80032f4:	f000 fa24 	bl	8003740 <__sinit>
 80032f8:	ab05      	add	r3, sp, #20
 80032fa:	9a04      	ldr	r2, [sp, #16]
 80032fc:	68a1      	ldr	r1, [r4, #8]
 80032fe:	4620      	mov	r0, r4
 8003300:	9301      	str	r3, [sp, #4]
 8003302:	f000 fbe5 	bl	8003ad0 <_vfiprintf_r>
 8003306:	b002      	add	sp, #8
 8003308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800330c:	b004      	add	sp, #16
 800330e:	4770      	bx	lr
 8003310:	2000000c 	.word	0x2000000c

08003314 <_puts_r>:
 8003314:	b570      	push	{r4, r5, r6, lr}
 8003316:	460e      	mov	r6, r1
 8003318:	4605      	mov	r5, r0
 800331a:	b118      	cbz	r0, 8003324 <_puts_r+0x10>
 800331c:	6983      	ldr	r3, [r0, #24]
 800331e:	b90b      	cbnz	r3, 8003324 <_puts_r+0x10>
 8003320:	f000 fa0e 	bl	8003740 <__sinit>
 8003324:	69ab      	ldr	r3, [r5, #24]
 8003326:	68ac      	ldr	r4, [r5, #8]
 8003328:	b913      	cbnz	r3, 8003330 <_puts_r+0x1c>
 800332a:	4628      	mov	r0, r5
 800332c:	f000 fa08 	bl	8003740 <__sinit>
 8003330:	4b23      	ldr	r3, [pc, #140]	; (80033c0 <_puts_r+0xac>)
 8003332:	429c      	cmp	r4, r3
 8003334:	d117      	bne.n	8003366 <_puts_r+0x52>
 8003336:	686c      	ldr	r4, [r5, #4]
 8003338:	89a3      	ldrh	r3, [r4, #12]
 800333a:	071b      	lsls	r3, r3, #28
 800333c:	d51d      	bpl.n	800337a <_puts_r+0x66>
 800333e:	6923      	ldr	r3, [r4, #16]
 8003340:	b1db      	cbz	r3, 800337a <_puts_r+0x66>
 8003342:	3e01      	subs	r6, #1
 8003344:	68a3      	ldr	r3, [r4, #8]
 8003346:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800334a:	3b01      	subs	r3, #1
 800334c:	60a3      	str	r3, [r4, #8]
 800334e:	b9e9      	cbnz	r1, 800338c <_puts_r+0x78>
 8003350:	2b00      	cmp	r3, #0
 8003352:	da2e      	bge.n	80033b2 <_puts_r+0x9e>
 8003354:	4622      	mov	r2, r4
 8003356:	210a      	movs	r1, #10
 8003358:	4628      	mov	r0, r5
 800335a:	f000 f83f 	bl	80033dc <__swbuf_r>
 800335e:	3001      	adds	r0, #1
 8003360:	d011      	beq.n	8003386 <_puts_r+0x72>
 8003362:	200a      	movs	r0, #10
 8003364:	bd70      	pop	{r4, r5, r6, pc}
 8003366:	4b17      	ldr	r3, [pc, #92]	; (80033c4 <_puts_r+0xb0>)
 8003368:	429c      	cmp	r4, r3
 800336a:	d101      	bne.n	8003370 <_puts_r+0x5c>
 800336c:	68ac      	ldr	r4, [r5, #8]
 800336e:	e7e3      	b.n	8003338 <_puts_r+0x24>
 8003370:	4b15      	ldr	r3, [pc, #84]	; (80033c8 <_puts_r+0xb4>)
 8003372:	429c      	cmp	r4, r3
 8003374:	bf08      	it	eq
 8003376:	68ec      	ldreq	r4, [r5, #12]
 8003378:	e7de      	b.n	8003338 <_puts_r+0x24>
 800337a:	4621      	mov	r1, r4
 800337c:	4628      	mov	r0, r5
 800337e:	f000 f87f 	bl	8003480 <__swsetup_r>
 8003382:	2800      	cmp	r0, #0
 8003384:	d0dd      	beq.n	8003342 <_puts_r+0x2e>
 8003386:	f04f 30ff 	mov.w	r0, #4294967295
 800338a:	bd70      	pop	{r4, r5, r6, pc}
 800338c:	2b00      	cmp	r3, #0
 800338e:	da04      	bge.n	800339a <_puts_r+0x86>
 8003390:	69a2      	ldr	r2, [r4, #24]
 8003392:	4293      	cmp	r3, r2
 8003394:	db06      	blt.n	80033a4 <_puts_r+0x90>
 8003396:	290a      	cmp	r1, #10
 8003398:	d004      	beq.n	80033a4 <_puts_r+0x90>
 800339a:	6823      	ldr	r3, [r4, #0]
 800339c:	1c5a      	adds	r2, r3, #1
 800339e:	6022      	str	r2, [r4, #0]
 80033a0:	7019      	strb	r1, [r3, #0]
 80033a2:	e7cf      	b.n	8003344 <_puts_r+0x30>
 80033a4:	4622      	mov	r2, r4
 80033a6:	4628      	mov	r0, r5
 80033a8:	f000 f818 	bl	80033dc <__swbuf_r>
 80033ac:	3001      	adds	r0, #1
 80033ae:	d1c9      	bne.n	8003344 <_puts_r+0x30>
 80033b0:	e7e9      	b.n	8003386 <_puts_r+0x72>
 80033b2:	200a      	movs	r0, #10
 80033b4:	6823      	ldr	r3, [r4, #0]
 80033b6:	1c5a      	adds	r2, r3, #1
 80033b8:	6022      	str	r2, [r4, #0]
 80033ba:	7018      	strb	r0, [r3, #0]
 80033bc:	bd70      	pop	{r4, r5, r6, pc}
 80033be:	bf00      	nop
 80033c0:	08004310 	.word	0x08004310
 80033c4:	08004330 	.word	0x08004330
 80033c8:	080042f0 	.word	0x080042f0

080033cc <puts>:
 80033cc:	4b02      	ldr	r3, [pc, #8]	; (80033d8 <puts+0xc>)
 80033ce:	4601      	mov	r1, r0
 80033d0:	6818      	ldr	r0, [r3, #0]
 80033d2:	f7ff bf9f 	b.w	8003314 <_puts_r>
 80033d6:	bf00      	nop
 80033d8:	2000000c 	.word	0x2000000c

080033dc <__swbuf_r>:
 80033dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033de:	460e      	mov	r6, r1
 80033e0:	4614      	mov	r4, r2
 80033e2:	4605      	mov	r5, r0
 80033e4:	b118      	cbz	r0, 80033ee <__swbuf_r+0x12>
 80033e6:	6983      	ldr	r3, [r0, #24]
 80033e8:	b90b      	cbnz	r3, 80033ee <__swbuf_r+0x12>
 80033ea:	f000 f9a9 	bl	8003740 <__sinit>
 80033ee:	4b21      	ldr	r3, [pc, #132]	; (8003474 <__swbuf_r+0x98>)
 80033f0:	429c      	cmp	r4, r3
 80033f2:	d12a      	bne.n	800344a <__swbuf_r+0x6e>
 80033f4:	686c      	ldr	r4, [r5, #4]
 80033f6:	69a3      	ldr	r3, [r4, #24]
 80033f8:	60a3      	str	r3, [r4, #8]
 80033fa:	89a3      	ldrh	r3, [r4, #12]
 80033fc:	071a      	lsls	r2, r3, #28
 80033fe:	d52e      	bpl.n	800345e <__swbuf_r+0x82>
 8003400:	6923      	ldr	r3, [r4, #16]
 8003402:	b363      	cbz	r3, 800345e <__swbuf_r+0x82>
 8003404:	6923      	ldr	r3, [r4, #16]
 8003406:	6820      	ldr	r0, [r4, #0]
 8003408:	b2f6      	uxtb	r6, r6
 800340a:	1ac0      	subs	r0, r0, r3
 800340c:	6963      	ldr	r3, [r4, #20]
 800340e:	4637      	mov	r7, r6
 8003410:	4298      	cmp	r0, r3
 8003412:	db04      	blt.n	800341e <__swbuf_r+0x42>
 8003414:	4621      	mov	r1, r4
 8003416:	4628      	mov	r0, r5
 8003418:	f000 f928 	bl	800366c <_fflush_r>
 800341c:	bb28      	cbnz	r0, 800346a <__swbuf_r+0x8e>
 800341e:	68a3      	ldr	r3, [r4, #8]
 8003420:	3001      	adds	r0, #1
 8003422:	3b01      	subs	r3, #1
 8003424:	60a3      	str	r3, [r4, #8]
 8003426:	6823      	ldr	r3, [r4, #0]
 8003428:	1c5a      	adds	r2, r3, #1
 800342a:	6022      	str	r2, [r4, #0]
 800342c:	701e      	strb	r6, [r3, #0]
 800342e:	6963      	ldr	r3, [r4, #20]
 8003430:	4298      	cmp	r0, r3
 8003432:	d004      	beq.n	800343e <__swbuf_r+0x62>
 8003434:	89a3      	ldrh	r3, [r4, #12]
 8003436:	07db      	lsls	r3, r3, #31
 8003438:	d519      	bpl.n	800346e <__swbuf_r+0x92>
 800343a:	2e0a      	cmp	r6, #10
 800343c:	d117      	bne.n	800346e <__swbuf_r+0x92>
 800343e:	4621      	mov	r1, r4
 8003440:	4628      	mov	r0, r5
 8003442:	f000 f913 	bl	800366c <_fflush_r>
 8003446:	b190      	cbz	r0, 800346e <__swbuf_r+0x92>
 8003448:	e00f      	b.n	800346a <__swbuf_r+0x8e>
 800344a:	4b0b      	ldr	r3, [pc, #44]	; (8003478 <__swbuf_r+0x9c>)
 800344c:	429c      	cmp	r4, r3
 800344e:	d101      	bne.n	8003454 <__swbuf_r+0x78>
 8003450:	68ac      	ldr	r4, [r5, #8]
 8003452:	e7d0      	b.n	80033f6 <__swbuf_r+0x1a>
 8003454:	4b09      	ldr	r3, [pc, #36]	; (800347c <__swbuf_r+0xa0>)
 8003456:	429c      	cmp	r4, r3
 8003458:	bf08      	it	eq
 800345a:	68ec      	ldreq	r4, [r5, #12]
 800345c:	e7cb      	b.n	80033f6 <__swbuf_r+0x1a>
 800345e:	4621      	mov	r1, r4
 8003460:	4628      	mov	r0, r5
 8003462:	f000 f80d 	bl	8003480 <__swsetup_r>
 8003466:	2800      	cmp	r0, #0
 8003468:	d0cc      	beq.n	8003404 <__swbuf_r+0x28>
 800346a:	f04f 37ff 	mov.w	r7, #4294967295
 800346e:	4638      	mov	r0, r7
 8003470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003472:	bf00      	nop
 8003474:	08004310 	.word	0x08004310
 8003478:	08004330 	.word	0x08004330
 800347c:	080042f0 	.word	0x080042f0

08003480 <__swsetup_r>:
 8003480:	4b32      	ldr	r3, [pc, #200]	; (800354c <__swsetup_r+0xcc>)
 8003482:	b570      	push	{r4, r5, r6, lr}
 8003484:	681d      	ldr	r5, [r3, #0]
 8003486:	4606      	mov	r6, r0
 8003488:	460c      	mov	r4, r1
 800348a:	b125      	cbz	r5, 8003496 <__swsetup_r+0x16>
 800348c:	69ab      	ldr	r3, [r5, #24]
 800348e:	b913      	cbnz	r3, 8003496 <__swsetup_r+0x16>
 8003490:	4628      	mov	r0, r5
 8003492:	f000 f955 	bl	8003740 <__sinit>
 8003496:	4b2e      	ldr	r3, [pc, #184]	; (8003550 <__swsetup_r+0xd0>)
 8003498:	429c      	cmp	r4, r3
 800349a:	d10f      	bne.n	80034bc <__swsetup_r+0x3c>
 800349c:	686c      	ldr	r4, [r5, #4]
 800349e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034a2:	b29a      	uxth	r2, r3
 80034a4:	0715      	lsls	r5, r2, #28
 80034a6:	d42c      	bmi.n	8003502 <__swsetup_r+0x82>
 80034a8:	06d0      	lsls	r0, r2, #27
 80034aa:	d411      	bmi.n	80034d0 <__swsetup_r+0x50>
 80034ac:	2209      	movs	r2, #9
 80034ae:	6032      	str	r2, [r6, #0]
 80034b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034b4:	81a3      	strh	r3, [r4, #12]
 80034b6:	f04f 30ff 	mov.w	r0, #4294967295
 80034ba:	bd70      	pop	{r4, r5, r6, pc}
 80034bc:	4b25      	ldr	r3, [pc, #148]	; (8003554 <__swsetup_r+0xd4>)
 80034be:	429c      	cmp	r4, r3
 80034c0:	d101      	bne.n	80034c6 <__swsetup_r+0x46>
 80034c2:	68ac      	ldr	r4, [r5, #8]
 80034c4:	e7eb      	b.n	800349e <__swsetup_r+0x1e>
 80034c6:	4b24      	ldr	r3, [pc, #144]	; (8003558 <__swsetup_r+0xd8>)
 80034c8:	429c      	cmp	r4, r3
 80034ca:	bf08      	it	eq
 80034cc:	68ec      	ldreq	r4, [r5, #12]
 80034ce:	e7e6      	b.n	800349e <__swsetup_r+0x1e>
 80034d0:	0751      	lsls	r1, r2, #29
 80034d2:	d512      	bpl.n	80034fa <__swsetup_r+0x7a>
 80034d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034d6:	b141      	cbz	r1, 80034ea <__swsetup_r+0x6a>
 80034d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80034dc:	4299      	cmp	r1, r3
 80034de:	d002      	beq.n	80034e6 <__swsetup_r+0x66>
 80034e0:	4630      	mov	r0, r6
 80034e2:	f000 fa23 	bl	800392c <_free_r>
 80034e6:	2300      	movs	r3, #0
 80034e8:	6363      	str	r3, [r4, #52]	; 0x34
 80034ea:	89a3      	ldrh	r3, [r4, #12]
 80034ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80034f0:	81a3      	strh	r3, [r4, #12]
 80034f2:	2300      	movs	r3, #0
 80034f4:	6063      	str	r3, [r4, #4]
 80034f6:	6923      	ldr	r3, [r4, #16]
 80034f8:	6023      	str	r3, [r4, #0]
 80034fa:	89a3      	ldrh	r3, [r4, #12]
 80034fc:	f043 0308 	orr.w	r3, r3, #8
 8003500:	81a3      	strh	r3, [r4, #12]
 8003502:	6923      	ldr	r3, [r4, #16]
 8003504:	b94b      	cbnz	r3, 800351a <__swsetup_r+0x9a>
 8003506:	89a3      	ldrh	r3, [r4, #12]
 8003508:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800350c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003510:	d003      	beq.n	800351a <__swsetup_r+0x9a>
 8003512:	4621      	mov	r1, r4
 8003514:	4630      	mov	r0, r6
 8003516:	f000 f9c1 	bl	800389c <__smakebuf_r>
 800351a:	89a2      	ldrh	r2, [r4, #12]
 800351c:	f012 0301 	ands.w	r3, r2, #1
 8003520:	d00c      	beq.n	800353c <__swsetup_r+0xbc>
 8003522:	2300      	movs	r3, #0
 8003524:	60a3      	str	r3, [r4, #8]
 8003526:	6963      	ldr	r3, [r4, #20]
 8003528:	425b      	negs	r3, r3
 800352a:	61a3      	str	r3, [r4, #24]
 800352c:	6923      	ldr	r3, [r4, #16]
 800352e:	b953      	cbnz	r3, 8003546 <__swsetup_r+0xc6>
 8003530:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003534:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003538:	d1ba      	bne.n	80034b0 <__swsetup_r+0x30>
 800353a:	bd70      	pop	{r4, r5, r6, pc}
 800353c:	0792      	lsls	r2, r2, #30
 800353e:	bf58      	it	pl
 8003540:	6963      	ldrpl	r3, [r4, #20]
 8003542:	60a3      	str	r3, [r4, #8]
 8003544:	e7f2      	b.n	800352c <__swsetup_r+0xac>
 8003546:	2000      	movs	r0, #0
 8003548:	e7f7      	b.n	800353a <__swsetup_r+0xba>
 800354a:	bf00      	nop
 800354c:	2000000c 	.word	0x2000000c
 8003550:	08004310 	.word	0x08004310
 8003554:	08004330 	.word	0x08004330
 8003558:	080042f0 	.word	0x080042f0

0800355c <__sflush_r>:
 800355c:	898a      	ldrh	r2, [r1, #12]
 800355e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003562:	4605      	mov	r5, r0
 8003564:	0710      	lsls	r0, r2, #28
 8003566:	460c      	mov	r4, r1
 8003568:	d45a      	bmi.n	8003620 <__sflush_r+0xc4>
 800356a:	684b      	ldr	r3, [r1, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	dc05      	bgt.n	800357c <__sflush_r+0x20>
 8003570:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003572:	2b00      	cmp	r3, #0
 8003574:	dc02      	bgt.n	800357c <__sflush_r+0x20>
 8003576:	2000      	movs	r0, #0
 8003578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800357c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800357e:	2e00      	cmp	r6, #0
 8003580:	d0f9      	beq.n	8003576 <__sflush_r+0x1a>
 8003582:	2300      	movs	r3, #0
 8003584:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003588:	682f      	ldr	r7, [r5, #0]
 800358a:	602b      	str	r3, [r5, #0]
 800358c:	d033      	beq.n	80035f6 <__sflush_r+0x9a>
 800358e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003590:	89a3      	ldrh	r3, [r4, #12]
 8003592:	075a      	lsls	r2, r3, #29
 8003594:	d505      	bpl.n	80035a2 <__sflush_r+0x46>
 8003596:	6863      	ldr	r3, [r4, #4]
 8003598:	1ac0      	subs	r0, r0, r3
 800359a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800359c:	b10b      	cbz	r3, 80035a2 <__sflush_r+0x46>
 800359e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80035a0:	1ac0      	subs	r0, r0, r3
 80035a2:	2300      	movs	r3, #0
 80035a4:	4602      	mov	r2, r0
 80035a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80035a8:	6a21      	ldr	r1, [r4, #32]
 80035aa:	4628      	mov	r0, r5
 80035ac:	47b0      	blx	r6
 80035ae:	1c43      	adds	r3, r0, #1
 80035b0:	89a3      	ldrh	r3, [r4, #12]
 80035b2:	d106      	bne.n	80035c2 <__sflush_r+0x66>
 80035b4:	6829      	ldr	r1, [r5, #0]
 80035b6:	291d      	cmp	r1, #29
 80035b8:	d84b      	bhi.n	8003652 <__sflush_r+0xf6>
 80035ba:	4a2b      	ldr	r2, [pc, #172]	; (8003668 <__sflush_r+0x10c>)
 80035bc:	40ca      	lsrs	r2, r1
 80035be:	07d6      	lsls	r6, r2, #31
 80035c0:	d547      	bpl.n	8003652 <__sflush_r+0xf6>
 80035c2:	2200      	movs	r2, #0
 80035c4:	6062      	str	r2, [r4, #4]
 80035c6:	6922      	ldr	r2, [r4, #16]
 80035c8:	04d9      	lsls	r1, r3, #19
 80035ca:	6022      	str	r2, [r4, #0]
 80035cc:	d504      	bpl.n	80035d8 <__sflush_r+0x7c>
 80035ce:	1c42      	adds	r2, r0, #1
 80035d0:	d101      	bne.n	80035d6 <__sflush_r+0x7a>
 80035d2:	682b      	ldr	r3, [r5, #0]
 80035d4:	b903      	cbnz	r3, 80035d8 <__sflush_r+0x7c>
 80035d6:	6560      	str	r0, [r4, #84]	; 0x54
 80035d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035da:	602f      	str	r7, [r5, #0]
 80035dc:	2900      	cmp	r1, #0
 80035de:	d0ca      	beq.n	8003576 <__sflush_r+0x1a>
 80035e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80035e4:	4299      	cmp	r1, r3
 80035e6:	d002      	beq.n	80035ee <__sflush_r+0x92>
 80035e8:	4628      	mov	r0, r5
 80035ea:	f000 f99f 	bl	800392c <_free_r>
 80035ee:	2000      	movs	r0, #0
 80035f0:	6360      	str	r0, [r4, #52]	; 0x34
 80035f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035f6:	6a21      	ldr	r1, [r4, #32]
 80035f8:	2301      	movs	r3, #1
 80035fa:	4628      	mov	r0, r5
 80035fc:	47b0      	blx	r6
 80035fe:	1c41      	adds	r1, r0, #1
 8003600:	d1c6      	bne.n	8003590 <__sflush_r+0x34>
 8003602:	682b      	ldr	r3, [r5, #0]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d0c3      	beq.n	8003590 <__sflush_r+0x34>
 8003608:	2b1d      	cmp	r3, #29
 800360a:	d001      	beq.n	8003610 <__sflush_r+0xb4>
 800360c:	2b16      	cmp	r3, #22
 800360e:	d101      	bne.n	8003614 <__sflush_r+0xb8>
 8003610:	602f      	str	r7, [r5, #0]
 8003612:	e7b0      	b.n	8003576 <__sflush_r+0x1a>
 8003614:	89a3      	ldrh	r3, [r4, #12]
 8003616:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800361a:	81a3      	strh	r3, [r4, #12]
 800361c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003620:	690f      	ldr	r7, [r1, #16]
 8003622:	2f00      	cmp	r7, #0
 8003624:	d0a7      	beq.n	8003576 <__sflush_r+0x1a>
 8003626:	0793      	lsls	r3, r2, #30
 8003628:	bf18      	it	ne
 800362a:	2300      	movne	r3, #0
 800362c:	680e      	ldr	r6, [r1, #0]
 800362e:	bf08      	it	eq
 8003630:	694b      	ldreq	r3, [r1, #20]
 8003632:	eba6 0807 	sub.w	r8, r6, r7
 8003636:	600f      	str	r7, [r1, #0]
 8003638:	608b      	str	r3, [r1, #8]
 800363a:	f1b8 0f00 	cmp.w	r8, #0
 800363e:	dd9a      	ble.n	8003576 <__sflush_r+0x1a>
 8003640:	4643      	mov	r3, r8
 8003642:	463a      	mov	r2, r7
 8003644:	6a21      	ldr	r1, [r4, #32]
 8003646:	4628      	mov	r0, r5
 8003648:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800364a:	47b0      	blx	r6
 800364c:	2800      	cmp	r0, #0
 800364e:	dc07      	bgt.n	8003660 <__sflush_r+0x104>
 8003650:	89a3      	ldrh	r3, [r4, #12]
 8003652:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003656:	81a3      	strh	r3, [r4, #12]
 8003658:	f04f 30ff 	mov.w	r0, #4294967295
 800365c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003660:	4407      	add	r7, r0
 8003662:	eba8 0800 	sub.w	r8, r8, r0
 8003666:	e7e8      	b.n	800363a <__sflush_r+0xde>
 8003668:	20400001 	.word	0x20400001

0800366c <_fflush_r>:
 800366c:	b538      	push	{r3, r4, r5, lr}
 800366e:	690b      	ldr	r3, [r1, #16]
 8003670:	4605      	mov	r5, r0
 8003672:	460c      	mov	r4, r1
 8003674:	b1db      	cbz	r3, 80036ae <_fflush_r+0x42>
 8003676:	b118      	cbz	r0, 8003680 <_fflush_r+0x14>
 8003678:	6983      	ldr	r3, [r0, #24]
 800367a:	b90b      	cbnz	r3, 8003680 <_fflush_r+0x14>
 800367c:	f000 f860 	bl	8003740 <__sinit>
 8003680:	4b0c      	ldr	r3, [pc, #48]	; (80036b4 <_fflush_r+0x48>)
 8003682:	429c      	cmp	r4, r3
 8003684:	d109      	bne.n	800369a <_fflush_r+0x2e>
 8003686:	686c      	ldr	r4, [r5, #4]
 8003688:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800368c:	b17b      	cbz	r3, 80036ae <_fflush_r+0x42>
 800368e:	4621      	mov	r1, r4
 8003690:	4628      	mov	r0, r5
 8003692:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003696:	f7ff bf61 	b.w	800355c <__sflush_r>
 800369a:	4b07      	ldr	r3, [pc, #28]	; (80036b8 <_fflush_r+0x4c>)
 800369c:	429c      	cmp	r4, r3
 800369e:	d101      	bne.n	80036a4 <_fflush_r+0x38>
 80036a0:	68ac      	ldr	r4, [r5, #8]
 80036a2:	e7f1      	b.n	8003688 <_fflush_r+0x1c>
 80036a4:	4b05      	ldr	r3, [pc, #20]	; (80036bc <_fflush_r+0x50>)
 80036a6:	429c      	cmp	r4, r3
 80036a8:	bf08      	it	eq
 80036aa:	68ec      	ldreq	r4, [r5, #12]
 80036ac:	e7ec      	b.n	8003688 <_fflush_r+0x1c>
 80036ae:	2000      	movs	r0, #0
 80036b0:	bd38      	pop	{r3, r4, r5, pc}
 80036b2:	bf00      	nop
 80036b4:	08004310 	.word	0x08004310
 80036b8:	08004330 	.word	0x08004330
 80036bc:	080042f0 	.word	0x080042f0

080036c0 <_cleanup_r>:
 80036c0:	4901      	ldr	r1, [pc, #4]	; (80036c8 <_cleanup_r+0x8>)
 80036c2:	f000 b8a9 	b.w	8003818 <_fwalk_reent>
 80036c6:	bf00      	nop
 80036c8:	0800366d 	.word	0x0800366d

080036cc <std.isra.0>:
 80036cc:	2300      	movs	r3, #0
 80036ce:	b510      	push	{r4, lr}
 80036d0:	4604      	mov	r4, r0
 80036d2:	6003      	str	r3, [r0, #0]
 80036d4:	6043      	str	r3, [r0, #4]
 80036d6:	6083      	str	r3, [r0, #8]
 80036d8:	8181      	strh	r1, [r0, #12]
 80036da:	6643      	str	r3, [r0, #100]	; 0x64
 80036dc:	81c2      	strh	r2, [r0, #14]
 80036de:	6103      	str	r3, [r0, #16]
 80036e0:	6143      	str	r3, [r0, #20]
 80036e2:	6183      	str	r3, [r0, #24]
 80036e4:	4619      	mov	r1, r3
 80036e6:	2208      	movs	r2, #8
 80036e8:	305c      	adds	r0, #92	; 0x5c
 80036ea:	f000 f917 	bl	800391c <memset>
 80036ee:	4b05      	ldr	r3, [pc, #20]	; (8003704 <std.isra.0+0x38>)
 80036f0:	6224      	str	r4, [r4, #32]
 80036f2:	6263      	str	r3, [r4, #36]	; 0x24
 80036f4:	4b04      	ldr	r3, [pc, #16]	; (8003708 <std.isra.0+0x3c>)
 80036f6:	62a3      	str	r3, [r4, #40]	; 0x28
 80036f8:	4b04      	ldr	r3, [pc, #16]	; (800370c <std.isra.0+0x40>)
 80036fa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80036fc:	4b04      	ldr	r3, [pc, #16]	; (8003710 <std.isra.0+0x44>)
 80036fe:	6323      	str	r3, [r4, #48]	; 0x30
 8003700:	bd10      	pop	{r4, pc}
 8003702:	bf00      	nop
 8003704:	0800404d 	.word	0x0800404d
 8003708:	0800406f 	.word	0x0800406f
 800370c:	080040a7 	.word	0x080040a7
 8003710:	080040cb 	.word	0x080040cb

08003714 <__sfmoreglue>:
 8003714:	b570      	push	{r4, r5, r6, lr}
 8003716:	2568      	movs	r5, #104	; 0x68
 8003718:	1e4a      	subs	r2, r1, #1
 800371a:	4355      	muls	r5, r2
 800371c:	460e      	mov	r6, r1
 800371e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003722:	f000 f94f 	bl	80039c4 <_malloc_r>
 8003726:	4604      	mov	r4, r0
 8003728:	b140      	cbz	r0, 800373c <__sfmoreglue+0x28>
 800372a:	2100      	movs	r1, #0
 800372c:	e880 0042 	stmia.w	r0, {r1, r6}
 8003730:	300c      	adds	r0, #12
 8003732:	60a0      	str	r0, [r4, #8]
 8003734:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003738:	f000 f8f0 	bl	800391c <memset>
 800373c:	4620      	mov	r0, r4
 800373e:	bd70      	pop	{r4, r5, r6, pc}

08003740 <__sinit>:
 8003740:	6983      	ldr	r3, [r0, #24]
 8003742:	b510      	push	{r4, lr}
 8003744:	4604      	mov	r4, r0
 8003746:	bb33      	cbnz	r3, 8003796 <__sinit+0x56>
 8003748:	6483      	str	r3, [r0, #72]	; 0x48
 800374a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800374c:	6503      	str	r3, [r0, #80]	; 0x50
 800374e:	4b12      	ldr	r3, [pc, #72]	; (8003798 <__sinit+0x58>)
 8003750:	4a12      	ldr	r2, [pc, #72]	; (800379c <__sinit+0x5c>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6282      	str	r2, [r0, #40]	; 0x28
 8003756:	4298      	cmp	r0, r3
 8003758:	bf04      	itt	eq
 800375a:	2301      	moveq	r3, #1
 800375c:	6183      	streq	r3, [r0, #24]
 800375e:	f000 f81f 	bl	80037a0 <__sfp>
 8003762:	6060      	str	r0, [r4, #4]
 8003764:	4620      	mov	r0, r4
 8003766:	f000 f81b 	bl	80037a0 <__sfp>
 800376a:	60a0      	str	r0, [r4, #8]
 800376c:	4620      	mov	r0, r4
 800376e:	f000 f817 	bl	80037a0 <__sfp>
 8003772:	2200      	movs	r2, #0
 8003774:	60e0      	str	r0, [r4, #12]
 8003776:	2104      	movs	r1, #4
 8003778:	6860      	ldr	r0, [r4, #4]
 800377a:	f7ff ffa7 	bl	80036cc <std.isra.0>
 800377e:	2201      	movs	r2, #1
 8003780:	2109      	movs	r1, #9
 8003782:	68a0      	ldr	r0, [r4, #8]
 8003784:	f7ff ffa2 	bl	80036cc <std.isra.0>
 8003788:	2202      	movs	r2, #2
 800378a:	2112      	movs	r1, #18
 800378c:	68e0      	ldr	r0, [r4, #12]
 800378e:	f7ff ff9d 	bl	80036cc <std.isra.0>
 8003792:	2301      	movs	r3, #1
 8003794:	61a3      	str	r3, [r4, #24]
 8003796:	bd10      	pop	{r4, pc}
 8003798:	08004350 	.word	0x08004350
 800379c:	080036c1 	.word	0x080036c1

080037a0 <__sfp>:
 80037a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037a2:	4b1c      	ldr	r3, [pc, #112]	; (8003814 <__sfp+0x74>)
 80037a4:	4607      	mov	r7, r0
 80037a6:	681e      	ldr	r6, [r3, #0]
 80037a8:	69b3      	ldr	r3, [r6, #24]
 80037aa:	b913      	cbnz	r3, 80037b2 <__sfp+0x12>
 80037ac:	4630      	mov	r0, r6
 80037ae:	f7ff ffc7 	bl	8003740 <__sinit>
 80037b2:	3648      	adds	r6, #72	; 0x48
 80037b4:	68b4      	ldr	r4, [r6, #8]
 80037b6:	6873      	ldr	r3, [r6, #4]
 80037b8:	3b01      	subs	r3, #1
 80037ba:	d503      	bpl.n	80037c4 <__sfp+0x24>
 80037bc:	6833      	ldr	r3, [r6, #0]
 80037be:	b133      	cbz	r3, 80037ce <__sfp+0x2e>
 80037c0:	6836      	ldr	r6, [r6, #0]
 80037c2:	e7f7      	b.n	80037b4 <__sfp+0x14>
 80037c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80037c8:	b16d      	cbz	r5, 80037e6 <__sfp+0x46>
 80037ca:	3468      	adds	r4, #104	; 0x68
 80037cc:	e7f4      	b.n	80037b8 <__sfp+0x18>
 80037ce:	2104      	movs	r1, #4
 80037d0:	4638      	mov	r0, r7
 80037d2:	f7ff ff9f 	bl	8003714 <__sfmoreglue>
 80037d6:	6030      	str	r0, [r6, #0]
 80037d8:	2800      	cmp	r0, #0
 80037da:	d1f1      	bne.n	80037c0 <__sfp+0x20>
 80037dc:	230c      	movs	r3, #12
 80037de:	4604      	mov	r4, r0
 80037e0:	603b      	str	r3, [r7, #0]
 80037e2:	4620      	mov	r0, r4
 80037e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037ea:	81e3      	strh	r3, [r4, #14]
 80037ec:	2301      	movs	r3, #1
 80037ee:	6665      	str	r5, [r4, #100]	; 0x64
 80037f0:	81a3      	strh	r3, [r4, #12]
 80037f2:	6025      	str	r5, [r4, #0]
 80037f4:	60a5      	str	r5, [r4, #8]
 80037f6:	6065      	str	r5, [r4, #4]
 80037f8:	6125      	str	r5, [r4, #16]
 80037fa:	6165      	str	r5, [r4, #20]
 80037fc:	61a5      	str	r5, [r4, #24]
 80037fe:	2208      	movs	r2, #8
 8003800:	4629      	mov	r1, r5
 8003802:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003806:	f000 f889 	bl	800391c <memset>
 800380a:	6365      	str	r5, [r4, #52]	; 0x34
 800380c:	63a5      	str	r5, [r4, #56]	; 0x38
 800380e:	64a5      	str	r5, [r4, #72]	; 0x48
 8003810:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003812:	e7e6      	b.n	80037e2 <__sfp+0x42>
 8003814:	08004350 	.word	0x08004350

08003818 <_fwalk_reent>:
 8003818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800381c:	4680      	mov	r8, r0
 800381e:	4689      	mov	r9, r1
 8003820:	2600      	movs	r6, #0
 8003822:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003826:	b914      	cbnz	r4, 800382e <_fwalk_reent+0x16>
 8003828:	4630      	mov	r0, r6
 800382a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800382e:	68a5      	ldr	r5, [r4, #8]
 8003830:	6867      	ldr	r7, [r4, #4]
 8003832:	3f01      	subs	r7, #1
 8003834:	d501      	bpl.n	800383a <_fwalk_reent+0x22>
 8003836:	6824      	ldr	r4, [r4, #0]
 8003838:	e7f5      	b.n	8003826 <_fwalk_reent+0xe>
 800383a:	89ab      	ldrh	r3, [r5, #12]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d907      	bls.n	8003850 <_fwalk_reent+0x38>
 8003840:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003844:	3301      	adds	r3, #1
 8003846:	d003      	beq.n	8003850 <_fwalk_reent+0x38>
 8003848:	4629      	mov	r1, r5
 800384a:	4640      	mov	r0, r8
 800384c:	47c8      	blx	r9
 800384e:	4306      	orrs	r6, r0
 8003850:	3568      	adds	r5, #104	; 0x68
 8003852:	e7ee      	b.n	8003832 <_fwalk_reent+0x1a>

08003854 <__swhatbuf_r>:
 8003854:	b570      	push	{r4, r5, r6, lr}
 8003856:	460e      	mov	r6, r1
 8003858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800385c:	b090      	sub	sp, #64	; 0x40
 800385e:	2900      	cmp	r1, #0
 8003860:	4614      	mov	r4, r2
 8003862:	461d      	mov	r5, r3
 8003864:	da07      	bge.n	8003876 <__swhatbuf_r+0x22>
 8003866:	2300      	movs	r3, #0
 8003868:	602b      	str	r3, [r5, #0]
 800386a:	89b3      	ldrh	r3, [r6, #12]
 800386c:	061a      	lsls	r2, r3, #24
 800386e:	d410      	bmi.n	8003892 <__swhatbuf_r+0x3e>
 8003870:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003874:	e00e      	b.n	8003894 <__swhatbuf_r+0x40>
 8003876:	aa01      	add	r2, sp, #4
 8003878:	f000 fc4e 	bl	8004118 <_fstat_r>
 800387c:	2800      	cmp	r0, #0
 800387e:	dbf2      	blt.n	8003866 <__swhatbuf_r+0x12>
 8003880:	9a02      	ldr	r2, [sp, #8]
 8003882:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003886:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800388a:	425a      	negs	r2, r3
 800388c:	415a      	adcs	r2, r3
 800388e:	602a      	str	r2, [r5, #0]
 8003890:	e7ee      	b.n	8003870 <__swhatbuf_r+0x1c>
 8003892:	2340      	movs	r3, #64	; 0x40
 8003894:	2000      	movs	r0, #0
 8003896:	6023      	str	r3, [r4, #0]
 8003898:	b010      	add	sp, #64	; 0x40
 800389a:	bd70      	pop	{r4, r5, r6, pc}

0800389c <__smakebuf_r>:
 800389c:	898b      	ldrh	r3, [r1, #12]
 800389e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80038a0:	079d      	lsls	r5, r3, #30
 80038a2:	4606      	mov	r6, r0
 80038a4:	460c      	mov	r4, r1
 80038a6:	d507      	bpl.n	80038b8 <__smakebuf_r+0x1c>
 80038a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80038ac:	6023      	str	r3, [r4, #0]
 80038ae:	6123      	str	r3, [r4, #16]
 80038b0:	2301      	movs	r3, #1
 80038b2:	6163      	str	r3, [r4, #20]
 80038b4:	b002      	add	sp, #8
 80038b6:	bd70      	pop	{r4, r5, r6, pc}
 80038b8:	ab01      	add	r3, sp, #4
 80038ba:	466a      	mov	r2, sp
 80038bc:	f7ff ffca 	bl	8003854 <__swhatbuf_r>
 80038c0:	9900      	ldr	r1, [sp, #0]
 80038c2:	4605      	mov	r5, r0
 80038c4:	4630      	mov	r0, r6
 80038c6:	f000 f87d 	bl	80039c4 <_malloc_r>
 80038ca:	b948      	cbnz	r0, 80038e0 <__smakebuf_r+0x44>
 80038cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038d0:	059a      	lsls	r2, r3, #22
 80038d2:	d4ef      	bmi.n	80038b4 <__smakebuf_r+0x18>
 80038d4:	f023 0303 	bic.w	r3, r3, #3
 80038d8:	f043 0302 	orr.w	r3, r3, #2
 80038dc:	81a3      	strh	r3, [r4, #12]
 80038de:	e7e3      	b.n	80038a8 <__smakebuf_r+0xc>
 80038e0:	4b0d      	ldr	r3, [pc, #52]	; (8003918 <__smakebuf_r+0x7c>)
 80038e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80038e4:	89a3      	ldrh	r3, [r4, #12]
 80038e6:	6020      	str	r0, [r4, #0]
 80038e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038ec:	81a3      	strh	r3, [r4, #12]
 80038ee:	9b00      	ldr	r3, [sp, #0]
 80038f0:	6120      	str	r0, [r4, #16]
 80038f2:	6163      	str	r3, [r4, #20]
 80038f4:	9b01      	ldr	r3, [sp, #4]
 80038f6:	b15b      	cbz	r3, 8003910 <__smakebuf_r+0x74>
 80038f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80038fc:	4630      	mov	r0, r6
 80038fe:	f000 fc1d 	bl	800413c <_isatty_r>
 8003902:	b128      	cbz	r0, 8003910 <__smakebuf_r+0x74>
 8003904:	89a3      	ldrh	r3, [r4, #12]
 8003906:	f023 0303 	bic.w	r3, r3, #3
 800390a:	f043 0301 	orr.w	r3, r3, #1
 800390e:	81a3      	strh	r3, [r4, #12]
 8003910:	89a3      	ldrh	r3, [r4, #12]
 8003912:	431d      	orrs	r5, r3
 8003914:	81a5      	strh	r5, [r4, #12]
 8003916:	e7cd      	b.n	80038b4 <__smakebuf_r+0x18>
 8003918:	080036c1 	.word	0x080036c1

0800391c <memset>:
 800391c:	4603      	mov	r3, r0
 800391e:	4402      	add	r2, r0
 8003920:	4293      	cmp	r3, r2
 8003922:	d100      	bne.n	8003926 <memset+0xa>
 8003924:	4770      	bx	lr
 8003926:	f803 1b01 	strb.w	r1, [r3], #1
 800392a:	e7f9      	b.n	8003920 <memset+0x4>

0800392c <_free_r>:
 800392c:	b538      	push	{r3, r4, r5, lr}
 800392e:	4605      	mov	r5, r0
 8003930:	2900      	cmp	r1, #0
 8003932:	d043      	beq.n	80039bc <_free_r+0x90>
 8003934:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003938:	1f0c      	subs	r4, r1, #4
 800393a:	2b00      	cmp	r3, #0
 800393c:	bfb8      	it	lt
 800393e:	18e4      	addlt	r4, r4, r3
 8003940:	f000 fc2c 	bl	800419c <__malloc_lock>
 8003944:	4a1e      	ldr	r2, [pc, #120]	; (80039c0 <_free_r+0x94>)
 8003946:	6813      	ldr	r3, [r2, #0]
 8003948:	4610      	mov	r0, r2
 800394a:	b933      	cbnz	r3, 800395a <_free_r+0x2e>
 800394c:	6063      	str	r3, [r4, #4]
 800394e:	6014      	str	r4, [r2, #0]
 8003950:	4628      	mov	r0, r5
 8003952:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003956:	f000 bc22 	b.w	800419e <__malloc_unlock>
 800395a:	42a3      	cmp	r3, r4
 800395c:	d90b      	bls.n	8003976 <_free_r+0x4a>
 800395e:	6821      	ldr	r1, [r4, #0]
 8003960:	1862      	adds	r2, r4, r1
 8003962:	4293      	cmp	r3, r2
 8003964:	bf01      	itttt	eq
 8003966:	681a      	ldreq	r2, [r3, #0]
 8003968:	685b      	ldreq	r3, [r3, #4]
 800396a:	1852      	addeq	r2, r2, r1
 800396c:	6022      	streq	r2, [r4, #0]
 800396e:	6063      	str	r3, [r4, #4]
 8003970:	6004      	str	r4, [r0, #0]
 8003972:	e7ed      	b.n	8003950 <_free_r+0x24>
 8003974:	4613      	mov	r3, r2
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	b10a      	cbz	r2, 800397e <_free_r+0x52>
 800397a:	42a2      	cmp	r2, r4
 800397c:	d9fa      	bls.n	8003974 <_free_r+0x48>
 800397e:	6819      	ldr	r1, [r3, #0]
 8003980:	1858      	adds	r0, r3, r1
 8003982:	42a0      	cmp	r0, r4
 8003984:	d10b      	bne.n	800399e <_free_r+0x72>
 8003986:	6820      	ldr	r0, [r4, #0]
 8003988:	4401      	add	r1, r0
 800398a:	1858      	adds	r0, r3, r1
 800398c:	4282      	cmp	r2, r0
 800398e:	6019      	str	r1, [r3, #0]
 8003990:	d1de      	bne.n	8003950 <_free_r+0x24>
 8003992:	6810      	ldr	r0, [r2, #0]
 8003994:	6852      	ldr	r2, [r2, #4]
 8003996:	4401      	add	r1, r0
 8003998:	6019      	str	r1, [r3, #0]
 800399a:	605a      	str	r2, [r3, #4]
 800399c:	e7d8      	b.n	8003950 <_free_r+0x24>
 800399e:	d902      	bls.n	80039a6 <_free_r+0x7a>
 80039a0:	230c      	movs	r3, #12
 80039a2:	602b      	str	r3, [r5, #0]
 80039a4:	e7d4      	b.n	8003950 <_free_r+0x24>
 80039a6:	6820      	ldr	r0, [r4, #0]
 80039a8:	1821      	adds	r1, r4, r0
 80039aa:	428a      	cmp	r2, r1
 80039ac:	bf01      	itttt	eq
 80039ae:	6811      	ldreq	r1, [r2, #0]
 80039b0:	6852      	ldreq	r2, [r2, #4]
 80039b2:	1809      	addeq	r1, r1, r0
 80039b4:	6021      	streq	r1, [r4, #0]
 80039b6:	6062      	str	r2, [r4, #4]
 80039b8:	605c      	str	r4, [r3, #4]
 80039ba:	e7c9      	b.n	8003950 <_free_r+0x24>
 80039bc:	bd38      	pop	{r3, r4, r5, pc}
 80039be:	bf00      	nop
 80039c0:	2000008c 	.word	0x2000008c

080039c4 <_malloc_r>:
 80039c4:	b570      	push	{r4, r5, r6, lr}
 80039c6:	1ccd      	adds	r5, r1, #3
 80039c8:	f025 0503 	bic.w	r5, r5, #3
 80039cc:	3508      	adds	r5, #8
 80039ce:	2d0c      	cmp	r5, #12
 80039d0:	bf38      	it	cc
 80039d2:	250c      	movcc	r5, #12
 80039d4:	2d00      	cmp	r5, #0
 80039d6:	4606      	mov	r6, r0
 80039d8:	db01      	blt.n	80039de <_malloc_r+0x1a>
 80039da:	42a9      	cmp	r1, r5
 80039dc:	d903      	bls.n	80039e6 <_malloc_r+0x22>
 80039de:	230c      	movs	r3, #12
 80039e0:	6033      	str	r3, [r6, #0]
 80039e2:	2000      	movs	r0, #0
 80039e4:	bd70      	pop	{r4, r5, r6, pc}
 80039e6:	f000 fbd9 	bl	800419c <__malloc_lock>
 80039ea:	4a23      	ldr	r2, [pc, #140]	; (8003a78 <_malloc_r+0xb4>)
 80039ec:	6814      	ldr	r4, [r2, #0]
 80039ee:	4621      	mov	r1, r4
 80039f0:	b991      	cbnz	r1, 8003a18 <_malloc_r+0x54>
 80039f2:	4c22      	ldr	r4, [pc, #136]	; (8003a7c <_malloc_r+0xb8>)
 80039f4:	6823      	ldr	r3, [r4, #0]
 80039f6:	b91b      	cbnz	r3, 8003a00 <_malloc_r+0x3c>
 80039f8:	4630      	mov	r0, r6
 80039fa:	f000 fb17 	bl	800402c <_sbrk_r>
 80039fe:	6020      	str	r0, [r4, #0]
 8003a00:	4629      	mov	r1, r5
 8003a02:	4630      	mov	r0, r6
 8003a04:	f000 fb12 	bl	800402c <_sbrk_r>
 8003a08:	1c43      	adds	r3, r0, #1
 8003a0a:	d126      	bne.n	8003a5a <_malloc_r+0x96>
 8003a0c:	230c      	movs	r3, #12
 8003a0e:	4630      	mov	r0, r6
 8003a10:	6033      	str	r3, [r6, #0]
 8003a12:	f000 fbc4 	bl	800419e <__malloc_unlock>
 8003a16:	e7e4      	b.n	80039e2 <_malloc_r+0x1e>
 8003a18:	680b      	ldr	r3, [r1, #0]
 8003a1a:	1b5b      	subs	r3, r3, r5
 8003a1c:	d41a      	bmi.n	8003a54 <_malloc_r+0x90>
 8003a1e:	2b0b      	cmp	r3, #11
 8003a20:	d90f      	bls.n	8003a42 <_malloc_r+0x7e>
 8003a22:	600b      	str	r3, [r1, #0]
 8003a24:	18cc      	adds	r4, r1, r3
 8003a26:	50cd      	str	r5, [r1, r3]
 8003a28:	4630      	mov	r0, r6
 8003a2a:	f000 fbb8 	bl	800419e <__malloc_unlock>
 8003a2e:	f104 000b 	add.w	r0, r4, #11
 8003a32:	1d23      	adds	r3, r4, #4
 8003a34:	f020 0007 	bic.w	r0, r0, #7
 8003a38:	1ac3      	subs	r3, r0, r3
 8003a3a:	d01b      	beq.n	8003a74 <_malloc_r+0xb0>
 8003a3c:	425a      	negs	r2, r3
 8003a3e:	50e2      	str	r2, [r4, r3]
 8003a40:	bd70      	pop	{r4, r5, r6, pc}
 8003a42:	428c      	cmp	r4, r1
 8003a44:	bf0b      	itete	eq
 8003a46:	6863      	ldreq	r3, [r4, #4]
 8003a48:	684b      	ldrne	r3, [r1, #4]
 8003a4a:	6013      	streq	r3, [r2, #0]
 8003a4c:	6063      	strne	r3, [r4, #4]
 8003a4e:	bf18      	it	ne
 8003a50:	460c      	movne	r4, r1
 8003a52:	e7e9      	b.n	8003a28 <_malloc_r+0x64>
 8003a54:	460c      	mov	r4, r1
 8003a56:	6849      	ldr	r1, [r1, #4]
 8003a58:	e7ca      	b.n	80039f0 <_malloc_r+0x2c>
 8003a5a:	1cc4      	adds	r4, r0, #3
 8003a5c:	f024 0403 	bic.w	r4, r4, #3
 8003a60:	42a0      	cmp	r0, r4
 8003a62:	d005      	beq.n	8003a70 <_malloc_r+0xac>
 8003a64:	1a21      	subs	r1, r4, r0
 8003a66:	4630      	mov	r0, r6
 8003a68:	f000 fae0 	bl	800402c <_sbrk_r>
 8003a6c:	3001      	adds	r0, #1
 8003a6e:	d0cd      	beq.n	8003a0c <_malloc_r+0x48>
 8003a70:	6025      	str	r5, [r4, #0]
 8003a72:	e7d9      	b.n	8003a28 <_malloc_r+0x64>
 8003a74:	bd70      	pop	{r4, r5, r6, pc}
 8003a76:	bf00      	nop
 8003a78:	2000008c 	.word	0x2000008c
 8003a7c:	20000090 	.word	0x20000090

08003a80 <__sfputc_r>:
 8003a80:	6893      	ldr	r3, [r2, #8]
 8003a82:	b410      	push	{r4}
 8003a84:	3b01      	subs	r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	6093      	str	r3, [r2, #8]
 8003a8a:	da08      	bge.n	8003a9e <__sfputc_r+0x1e>
 8003a8c:	6994      	ldr	r4, [r2, #24]
 8003a8e:	42a3      	cmp	r3, r4
 8003a90:	db02      	blt.n	8003a98 <__sfputc_r+0x18>
 8003a92:	b2cb      	uxtb	r3, r1
 8003a94:	2b0a      	cmp	r3, #10
 8003a96:	d102      	bne.n	8003a9e <__sfputc_r+0x1e>
 8003a98:	bc10      	pop	{r4}
 8003a9a:	f7ff bc9f 	b.w	80033dc <__swbuf_r>
 8003a9e:	6813      	ldr	r3, [r2, #0]
 8003aa0:	1c58      	adds	r0, r3, #1
 8003aa2:	6010      	str	r0, [r2, #0]
 8003aa4:	7019      	strb	r1, [r3, #0]
 8003aa6:	b2c8      	uxtb	r0, r1
 8003aa8:	bc10      	pop	{r4}
 8003aaa:	4770      	bx	lr

08003aac <__sfputs_r>:
 8003aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aae:	4606      	mov	r6, r0
 8003ab0:	460f      	mov	r7, r1
 8003ab2:	4614      	mov	r4, r2
 8003ab4:	18d5      	adds	r5, r2, r3
 8003ab6:	42ac      	cmp	r4, r5
 8003ab8:	d101      	bne.n	8003abe <__sfputs_r+0x12>
 8003aba:	2000      	movs	r0, #0
 8003abc:	e007      	b.n	8003ace <__sfputs_r+0x22>
 8003abe:	463a      	mov	r2, r7
 8003ac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ac4:	4630      	mov	r0, r6
 8003ac6:	f7ff ffdb 	bl	8003a80 <__sfputc_r>
 8003aca:	1c43      	adds	r3, r0, #1
 8003acc:	d1f3      	bne.n	8003ab6 <__sfputs_r+0xa>
 8003ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003ad0 <_vfiprintf_r>:
 8003ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ad4:	b09d      	sub	sp, #116	; 0x74
 8003ad6:	460c      	mov	r4, r1
 8003ad8:	4617      	mov	r7, r2
 8003ada:	9303      	str	r3, [sp, #12]
 8003adc:	4606      	mov	r6, r0
 8003ade:	b118      	cbz	r0, 8003ae8 <_vfiprintf_r+0x18>
 8003ae0:	6983      	ldr	r3, [r0, #24]
 8003ae2:	b90b      	cbnz	r3, 8003ae8 <_vfiprintf_r+0x18>
 8003ae4:	f7ff fe2c 	bl	8003740 <__sinit>
 8003ae8:	4b7c      	ldr	r3, [pc, #496]	; (8003cdc <_vfiprintf_r+0x20c>)
 8003aea:	429c      	cmp	r4, r3
 8003aec:	d157      	bne.n	8003b9e <_vfiprintf_r+0xce>
 8003aee:	6874      	ldr	r4, [r6, #4]
 8003af0:	89a3      	ldrh	r3, [r4, #12]
 8003af2:	0718      	lsls	r0, r3, #28
 8003af4:	d55d      	bpl.n	8003bb2 <_vfiprintf_r+0xe2>
 8003af6:	6923      	ldr	r3, [r4, #16]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d05a      	beq.n	8003bb2 <_vfiprintf_r+0xe2>
 8003afc:	2300      	movs	r3, #0
 8003afe:	9309      	str	r3, [sp, #36]	; 0x24
 8003b00:	2320      	movs	r3, #32
 8003b02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b06:	2330      	movs	r3, #48	; 0x30
 8003b08:	f04f 0b01 	mov.w	fp, #1
 8003b0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b10:	46b8      	mov	r8, r7
 8003b12:	4645      	mov	r5, r8
 8003b14:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d155      	bne.n	8003bc8 <_vfiprintf_r+0xf8>
 8003b1c:	ebb8 0a07 	subs.w	sl, r8, r7
 8003b20:	d00b      	beq.n	8003b3a <_vfiprintf_r+0x6a>
 8003b22:	4653      	mov	r3, sl
 8003b24:	463a      	mov	r2, r7
 8003b26:	4621      	mov	r1, r4
 8003b28:	4630      	mov	r0, r6
 8003b2a:	f7ff ffbf 	bl	8003aac <__sfputs_r>
 8003b2e:	3001      	adds	r0, #1
 8003b30:	f000 80c4 	beq.w	8003cbc <_vfiprintf_r+0x1ec>
 8003b34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b36:	4453      	add	r3, sl
 8003b38:	9309      	str	r3, [sp, #36]	; 0x24
 8003b3a:	f898 3000 	ldrb.w	r3, [r8]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	f000 80bc 	beq.w	8003cbc <_vfiprintf_r+0x1ec>
 8003b44:	2300      	movs	r3, #0
 8003b46:	f04f 32ff 	mov.w	r2, #4294967295
 8003b4a:	9304      	str	r3, [sp, #16]
 8003b4c:	9307      	str	r3, [sp, #28]
 8003b4e:	9205      	str	r2, [sp, #20]
 8003b50:	9306      	str	r3, [sp, #24]
 8003b52:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b56:	931a      	str	r3, [sp, #104]	; 0x68
 8003b58:	2205      	movs	r2, #5
 8003b5a:	7829      	ldrb	r1, [r5, #0]
 8003b5c:	4860      	ldr	r0, [pc, #384]	; (8003ce0 <_vfiprintf_r+0x210>)
 8003b5e:	f000 fb0f 	bl	8004180 <memchr>
 8003b62:	f105 0801 	add.w	r8, r5, #1
 8003b66:	9b04      	ldr	r3, [sp, #16]
 8003b68:	2800      	cmp	r0, #0
 8003b6a:	d131      	bne.n	8003bd0 <_vfiprintf_r+0x100>
 8003b6c:	06d9      	lsls	r1, r3, #27
 8003b6e:	bf44      	itt	mi
 8003b70:	2220      	movmi	r2, #32
 8003b72:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b76:	071a      	lsls	r2, r3, #28
 8003b78:	bf44      	itt	mi
 8003b7a:	222b      	movmi	r2, #43	; 0x2b
 8003b7c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b80:	782a      	ldrb	r2, [r5, #0]
 8003b82:	2a2a      	cmp	r2, #42	; 0x2a
 8003b84:	d02c      	beq.n	8003be0 <_vfiprintf_r+0x110>
 8003b86:	2100      	movs	r1, #0
 8003b88:	200a      	movs	r0, #10
 8003b8a:	9a07      	ldr	r2, [sp, #28]
 8003b8c:	46a8      	mov	r8, r5
 8003b8e:	f898 3000 	ldrb.w	r3, [r8]
 8003b92:	3501      	adds	r5, #1
 8003b94:	3b30      	subs	r3, #48	; 0x30
 8003b96:	2b09      	cmp	r3, #9
 8003b98:	d96d      	bls.n	8003c76 <_vfiprintf_r+0x1a6>
 8003b9a:	b371      	cbz	r1, 8003bfa <_vfiprintf_r+0x12a>
 8003b9c:	e026      	b.n	8003bec <_vfiprintf_r+0x11c>
 8003b9e:	4b51      	ldr	r3, [pc, #324]	; (8003ce4 <_vfiprintf_r+0x214>)
 8003ba0:	429c      	cmp	r4, r3
 8003ba2:	d101      	bne.n	8003ba8 <_vfiprintf_r+0xd8>
 8003ba4:	68b4      	ldr	r4, [r6, #8]
 8003ba6:	e7a3      	b.n	8003af0 <_vfiprintf_r+0x20>
 8003ba8:	4b4f      	ldr	r3, [pc, #316]	; (8003ce8 <_vfiprintf_r+0x218>)
 8003baa:	429c      	cmp	r4, r3
 8003bac:	bf08      	it	eq
 8003bae:	68f4      	ldreq	r4, [r6, #12]
 8003bb0:	e79e      	b.n	8003af0 <_vfiprintf_r+0x20>
 8003bb2:	4621      	mov	r1, r4
 8003bb4:	4630      	mov	r0, r6
 8003bb6:	f7ff fc63 	bl	8003480 <__swsetup_r>
 8003bba:	2800      	cmp	r0, #0
 8003bbc:	d09e      	beq.n	8003afc <_vfiprintf_r+0x2c>
 8003bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc2:	b01d      	add	sp, #116	; 0x74
 8003bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bc8:	2b25      	cmp	r3, #37	; 0x25
 8003bca:	d0a7      	beq.n	8003b1c <_vfiprintf_r+0x4c>
 8003bcc:	46a8      	mov	r8, r5
 8003bce:	e7a0      	b.n	8003b12 <_vfiprintf_r+0x42>
 8003bd0:	4a43      	ldr	r2, [pc, #268]	; (8003ce0 <_vfiprintf_r+0x210>)
 8003bd2:	4645      	mov	r5, r8
 8003bd4:	1a80      	subs	r0, r0, r2
 8003bd6:	fa0b f000 	lsl.w	r0, fp, r0
 8003bda:	4318      	orrs	r0, r3
 8003bdc:	9004      	str	r0, [sp, #16]
 8003bde:	e7bb      	b.n	8003b58 <_vfiprintf_r+0x88>
 8003be0:	9a03      	ldr	r2, [sp, #12]
 8003be2:	1d11      	adds	r1, r2, #4
 8003be4:	6812      	ldr	r2, [r2, #0]
 8003be6:	9103      	str	r1, [sp, #12]
 8003be8:	2a00      	cmp	r2, #0
 8003bea:	db01      	blt.n	8003bf0 <_vfiprintf_r+0x120>
 8003bec:	9207      	str	r2, [sp, #28]
 8003bee:	e004      	b.n	8003bfa <_vfiprintf_r+0x12a>
 8003bf0:	4252      	negs	r2, r2
 8003bf2:	f043 0302 	orr.w	r3, r3, #2
 8003bf6:	9207      	str	r2, [sp, #28]
 8003bf8:	9304      	str	r3, [sp, #16]
 8003bfa:	f898 3000 	ldrb.w	r3, [r8]
 8003bfe:	2b2e      	cmp	r3, #46	; 0x2e
 8003c00:	d110      	bne.n	8003c24 <_vfiprintf_r+0x154>
 8003c02:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003c06:	f108 0101 	add.w	r1, r8, #1
 8003c0a:	2b2a      	cmp	r3, #42	; 0x2a
 8003c0c:	d137      	bne.n	8003c7e <_vfiprintf_r+0x1ae>
 8003c0e:	9b03      	ldr	r3, [sp, #12]
 8003c10:	f108 0802 	add.w	r8, r8, #2
 8003c14:	1d1a      	adds	r2, r3, #4
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	9203      	str	r2, [sp, #12]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	bfb8      	it	lt
 8003c1e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003c22:	9305      	str	r3, [sp, #20]
 8003c24:	4d31      	ldr	r5, [pc, #196]	; (8003cec <_vfiprintf_r+0x21c>)
 8003c26:	2203      	movs	r2, #3
 8003c28:	f898 1000 	ldrb.w	r1, [r8]
 8003c2c:	4628      	mov	r0, r5
 8003c2e:	f000 faa7 	bl	8004180 <memchr>
 8003c32:	b140      	cbz	r0, 8003c46 <_vfiprintf_r+0x176>
 8003c34:	2340      	movs	r3, #64	; 0x40
 8003c36:	1b40      	subs	r0, r0, r5
 8003c38:	fa03 f000 	lsl.w	r0, r3, r0
 8003c3c:	9b04      	ldr	r3, [sp, #16]
 8003c3e:	f108 0801 	add.w	r8, r8, #1
 8003c42:	4303      	orrs	r3, r0
 8003c44:	9304      	str	r3, [sp, #16]
 8003c46:	f898 1000 	ldrb.w	r1, [r8]
 8003c4a:	2206      	movs	r2, #6
 8003c4c:	4828      	ldr	r0, [pc, #160]	; (8003cf0 <_vfiprintf_r+0x220>)
 8003c4e:	f108 0701 	add.w	r7, r8, #1
 8003c52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c56:	f000 fa93 	bl	8004180 <memchr>
 8003c5a:	2800      	cmp	r0, #0
 8003c5c:	d034      	beq.n	8003cc8 <_vfiprintf_r+0x1f8>
 8003c5e:	4b25      	ldr	r3, [pc, #148]	; (8003cf4 <_vfiprintf_r+0x224>)
 8003c60:	bb03      	cbnz	r3, 8003ca4 <_vfiprintf_r+0x1d4>
 8003c62:	9b03      	ldr	r3, [sp, #12]
 8003c64:	3307      	adds	r3, #7
 8003c66:	f023 0307 	bic.w	r3, r3, #7
 8003c6a:	3308      	adds	r3, #8
 8003c6c:	9303      	str	r3, [sp, #12]
 8003c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c70:	444b      	add	r3, r9
 8003c72:	9309      	str	r3, [sp, #36]	; 0x24
 8003c74:	e74c      	b.n	8003b10 <_vfiprintf_r+0x40>
 8003c76:	fb00 3202 	mla	r2, r0, r2, r3
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	e786      	b.n	8003b8c <_vfiprintf_r+0xbc>
 8003c7e:	2300      	movs	r3, #0
 8003c80:	250a      	movs	r5, #10
 8003c82:	4618      	mov	r0, r3
 8003c84:	9305      	str	r3, [sp, #20]
 8003c86:	4688      	mov	r8, r1
 8003c88:	f898 2000 	ldrb.w	r2, [r8]
 8003c8c:	3101      	adds	r1, #1
 8003c8e:	3a30      	subs	r2, #48	; 0x30
 8003c90:	2a09      	cmp	r2, #9
 8003c92:	d903      	bls.n	8003c9c <_vfiprintf_r+0x1cc>
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0c5      	beq.n	8003c24 <_vfiprintf_r+0x154>
 8003c98:	9005      	str	r0, [sp, #20]
 8003c9a:	e7c3      	b.n	8003c24 <_vfiprintf_r+0x154>
 8003c9c:	fb05 2000 	mla	r0, r5, r0, r2
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e7f0      	b.n	8003c86 <_vfiprintf_r+0x1b6>
 8003ca4:	ab03      	add	r3, sp, #12
 8003ca6:	9300      	str	r3, [sp, #0]
 8003ca8:	4622      	mov	r2, r4
 8003caa:	4b13      	ldr	r3, [pc, #76]	; (8003cf8 <_vfiprintf_r+0x228>)
 8003cac:	a904      	add	r1, sp, #16
 8003cae:	4630      	mov	r0, r6
 8003cb0:	f3af 8000 	nop.w
 8003cb4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003cb8:	4681      	mov	r9, r0
 8003cba:	d1d8      	bne.n	8003c6e <_vfiprintf_r+0x19e>
 8003cbc:	89a3      	ldrh	r3, [r4, #12]
 8003cbe:	065b      	lsls	r3, r3, #25
 8003cc0:	f53f af7d 	bmi.w	8003bbe <_vfiprintf_r+0xee>
 8003cc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003cc6:	e77c      	b.n	8003bc2 <_vfiprintf_r+0xf2>
 8003cc8:	ab03      	add	r3, sp, #12
 8003cca:	9300      	str	r3, [sp, #0]
 8003ccc:	4622      	mov	r2, r4
 8003cce:	4b0a      	ldr	r3, [pc, #40]	; (8003cf8 <_vfiprintf_r+0x228>)
 8003cd0:	a904      	add	r1, sp, #16
 8003cd2:	4630      	mov	r0, r6
 8003cd4:	f000 f88a 	bl	8003dec <_printf_i>
 8003cd8:	e7ec      	b.n	8003cb4 <_vfiprintf_r+0x1e4>
 8003cda:	bf00      	nop
 8003cdc:	08004310 	.word	0x08004310
 8003ce0:	08004354 	.word	0x08004354
 8003ce4:	08004330 	.word	0x08004330
 8003ce8:	080042f0 	.word	0x080042f0
 8003cec:	0800435a 	.word	0x0800435a
 8003cf0:	0800435e 	.word	0x0800435e
 8003cf4:	00000000 	.word	0x00000000
 8003cf8:	08003aad 	.word	0x08003aad

08003cfc <_printf_common>:
 8003cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d00:	4691      	mov	r9, r2
 8003d02:	461f      	mov	r7, r3
 8003d04:	688a      	ldr	r2, [r1, #8]
 8003d06:	690b      	ldr	r3, [r1, #16]
 8003d08:	4606      	mov	r6, r0
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	bfb8      	it	lt
 8003d0e:	4613      	movlt	r3, r2
 8003d10:	f8c9 3000 	str.w	r3, [r9]
 8003d14:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d18:	460c      	mov	r4, r1
 8003d1a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d1e:	b112      	cbz	r2, 8003d26 <_printf_common+0x2a>
 8003d20:	3301      	adds	r3, #1
 8003d22:	f8c9 3000 	str.w	r3, [r9]
 8003d26:	6823      	ldr	r3, [r4, #0]
 8003d28:	0699      	lsls	r1, r3, #26
 8003d2a:	bf42      	ittt	mi
 8003d2c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003d30:	3302      	addmi	r3, #2
 8003d32:	f8c9 3000 	strmi.w	r3, [r9]
 8003d36:	6825      	ldr	r5, [r4, #0]
 8003d38:	f015 0506 	ands.w	r5, r5, #6
 8003d3c:	d107      	bne.n	8003d4e <_printf_common+0x52>
 8003d3e:	f104 0a19 	add.w	sl, r4, #25
 8003d42:	68e3      	ldr	r3, [r4, #12]
 8003d44:	f8d9 2000 	ldr.w	r2, [r9]
 8003d48:	1a9b      	subs	r3, r3, r2
 8003d4a:	429d      	cmp	r5, r3
 8003d4c:	db2a      	blt.n	8003da4 <_printf_common+0xa8>
 8003d4e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003d52:	6822      	ldr	r2, [r4, #0]
 8003d54:	3300      	adds	r3, #0
 8003d56:	bf18      	it	ne
 8003d58:	2301      	movne	r3, #1
 8003d5a:	0692      	lsls	r2, r2, #26
 8003d5c:	d42f      	bmi.n	8003dbe <_printf_common+0xc2>
 8003d5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d62:	4639      	mov	r1, r7
 8003d64:	4630      	mov	r0, r6
 8003d66:	47c0      	blx	r8
 8003d68:	3001      	adds	r0, #1
 8003d6a:	d022      	beq.n	8003db2 <_printf_common+0xb6>
 8003d6c:	6823      	ldr	r3, [r4, #0]
 8003d6e:	68e5      	ldr	r5, [r4, #12]
 8003d70:	f003 0306 	and.w	r3, r3, #6
 8003d74:	2b04      	cmp	r3, #4
 8003d76:	bf18      	it	ne
 8003d78:	2500      	movne	r5, #0
 8003d7a:	f8d9 2000 	ldr.w	r2, [r9]
 8003d7e:	f04f 0900 	mov.w	r9, #0
 8003d82:	bf08      	it	eq
 8003d84:	1aad      	subeq	r5, r5, r2
 8003d86:	68a3      	ldr	r3, [r4, #8]
 8003d88:	6922      	ldr	r2, [r4, #16]
 8003d8a:	bf08      	it	eq
 8003d8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d90:	4293      	cmp	r3, r2
 8003d92:	bfc4      	itt	gt
 8003d94:	1a9b      	subgt	r3, r3, r2
 8003d96:	18ed      	addgt	r5, r5, r3
 8003d98:	341a      	adds	r4, #26
 8003d9a:	454d      	cmp	r5, r9
 8003d9c:	d11b      	bne.n	8003dd6 <_printf_common+0xda>
 8003d9e:	2000      	movs	r0, #0
 8003da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003da4:	2301      	movs	r3, #1
 8003da6:	4652      	mov	r2, sl
 8003da8:	4639      	mov	r1, r7
 8003daa:	4630      	mov	r0, r6
 8003dac:	47c0      	blx	r8
 8003dae:	3001      	adds	r0, #1
 8003db0:	d103      	bne.n	8003dba <_printf_common+0xbe>
 8003db2:	f04f 30ff 	mov.w	r0, #4294967295
 8003db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dba:	3501      	adds	r5, #1
 8003dbc:	e7c1      	b.n	8003d42 <_printf_common+0x46>
 8003dbe:	2030      	movs	r0, #48	; 0x30
 8003dc0:	18e1      	adds	r1, r4, r3
 8003dc2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003dc6:	1c5a      	adds	r2, r3, #1
 8003dc8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003dcc:	4422      	add	r2, r4
 8003dce:	3302      	adds	r3, #2
 8003dd0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003dd4:	e7c3      	b.n	8003d5e <_printf_common+0x62>
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	4622      	mov	r2, r4
 8003dda:	4639      	mov	r1, r7
 8003ddc:	4630      	mov	r0, r6
 8003dde:	47c0      	blx	r8
 8003de0:	3001      	adds	r0, #1
 8003de2:	d0e6      	beq.n	8003db2 <_printf_common+0xb6>
 8003de4:	f109 0901 	add.w	r9, r9, #1
 8003de8:	e7d7      	b.n	8003d9a <_printf_common+0x9e>
	...

08003dec <_printf_i>:
 8003dec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003df0:	4617      	mov	r7, r2
 8003df2:	7e0a      	ldrb	r2, [r1, #24]
 8003df4:	b085      	sub	sp, #20
 8003df6:	2a6e      	cmp	r2, #110	; 0x6e
 8003df8:	4698      	mov	r8, r3
 8003dfa:	4606      	mov	r6, r0
 8003dfc:	460c      	mov	r4, r1
 8003dfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e00:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003e04:	f000 80bc 	beq.w	8003f80 <_printf_i+0x194>
 8003e08:	d81a      	bhi.n	8003e40 <_printf_i+0x54>
 8003e0a:	2a63      	cmp	r2, #99	; 0x63
 8003e0c:	d02e      	beq.n	8003e6c <_printf_i+0x80>
 8003e0e:	d80a      	bhi.n	8003e26 <_printf_i+0x3a>
 8003e10:	2a00      	cmp	r2, #0
 8003e12:	f000 80c8 	beq.w	8003fa6 <_printf_i+0x1ba>
 8003e16:	2a58      	cmp	r2, #88	; 0x58
 8003e18:	f000 808a 	beq.w	8003f30 <_printf_i+0x144>
 8003e1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e20:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003e24:	e02a      	b.n	8003e7c <_printf_i+0x90>
 8003e26:	2a64      	cmp	r2, #100	; 0x64
 8003e28:	d001      	beq.n	8003e2e <_printf_i+0x42>
 8003e2a:	2a69      	cmp	r2, #105	; 0x69
 8003e2c:	d1f6      	bne.n	8003e1c <_printf_i+0x30>
 8003e2e:	6821      	ldr	r1, [r4, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003e36:	d023      	beq.n	8003e80 <_printf_i+0x94>
 8003e38:	1d11      	adds	r1, r2, #4
 8003e3a:	6019      	str	r1, [r3, #0]
 8003e3c:	6813      	ldr	r3, [r2, #0]
 8003e3e:	e027      	b.n	8003e90 <_printf_i+0xa4>
 8003e40:	2a73      	cmp	r2, #115	; 0x73
 8003e42:	f000 80b4 	beq.w	8003fae <_printf_i+0x1c2>
 8003e46:	d808      	bhi.n	8003e5a <_printf_i+0x6e>
 8003e48:	2a6f      	cmp	r2, #111	; 0x6f
 8003e4a:	d02a      	beq.n	8003ea2 <_printf_i+0xb6>
 8003e4c:	2a70      	cmp	r2, #112	; 0x70
 8003e4e:	d1e5      	bne.n	8003e1c <_printf_i+0x30>
 8003e50:	680a      	ldr	r2, [r1, #0]
 8003e52:	f042 0220 	orr.w	r2, r2, #32
 8003e56:	600a      	str	r2, [r1, #0]
 8003e58:	e003      	b.n	8003e62 <_printf_i+0x76>
 8003e5a:	2a75      	cmp	r2, #117	; 0x75
 8003e5c:	d021      	beq.n	8003ea2 <_printf_i+0xb6>
 8003e5e:	2a78      	cmp	r2, #120	; 0x78
 8003e60:	d1dc      	bne.n	8003e1c <_printf_i+0x30>
 8003e62:	2278      	movs	r2, #120	; 0x78
 8003e64:	496f      	ldr	r1, [pc, #444]	; (8004024 <_printf_i+0x238>)
 8003e66:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003e6a:	e064      	b.n	8003f36 <_printf_i+0x14a>
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8003e72:	1d11      	adds	r1, r2, #4
 8003e74:	6019      	str	r1, [r3, #0]
 8003e76:	6813      	ldr	r3, [r2, #0]
 8003e78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e0a3      	b.n	8003fc8 <_printf_i+0x1dc>
 8003e80:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003e84:	f102 0104 	add.w	r1, r2, #4
 8003e88:	6019      	str	r1, [r3, #0]
 8003e8a:	d0d7      	beq.n	8003e3c <_printf_i+0x50>
 8003e8c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	da03      	bge.n	8003e9c <_printf_i+0xb0>
 8003e94:	222d      	movs	r2, #45	; 0x2d
 8003e96:	425b      	negs	r3, r3
 8003e98:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003e9c:	4962      	ldr	r1, [pc, #392]	; (8004028 <_printf_i+0x23c>)
 8003e9e:	220a      	movs	r2, #10
 8003ea0:	e017      	b.n	8003ed2 <_printf_i+0xe6>
 8003ea2:	6820      	ldr	r0, [r4, #0]
 8003ea4:	6819      	ldr	r1, [r3, #0]
 8003ea6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003eaa:	d003      	beq.n	8003eb4 <_printf_i+0xc8>
 8003eac:	1d08      	adds	r0, r1, #4
 8003eae:	6018      	str	r0, [r3, #0]
 8003eb0:	680b      	ldr	r3, [r1, #0]
 8003eb2:	e006      	b.n	8003ec2 <_printf_i+0xd6>
 8003eb4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003eb8:	f101 0004 	add.w	r0, r1, #4
 8003ebc:	6018      	str	r0, [r3, #0]
 8003ebe:	d0f7      	beq.n	8003eb0 <_printf_i+0xc4>
 8003ec0:	880b      	ldrh	r3, [r1, #0]
 8003ec2:	2a6f      	cmp	r2, #111	; 0x6f
 8003ec4:	bf14      	ite	ne
 8003ec6:	220a      	movne	r2, #10
 8003ec8:	2208      	moveq	r2, #8
 8003eca:	4957      	ldr	r1, [pc, #348]	; (8004028 <_printf_i+0x23c>)
 8003ecc:	2000      	movs	r0, #0
 8003ece:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003ed2:	6865      	ldr	r5, [r4, #4]
 8003ed4:	2d00      	cmp	r5, #0
 8003ed6:	60a5      	str	r5, [r4, #8]
 8003ed8:	f2c0 809c 	blt.w	8004014 <_printf_i+0x228>
 8003edc:	6820      	ldr	r0, [r4, #0]
 8003ede:	f020 0004 	bic.w	r0, r0, #4
 8003ee2:	6020      	str	r0, [r4, #0]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d13f      	bne.n	8003f68 <_printf_i+0x17c>
 8003ee8:	2d00      	cmp	r5, #0
 8003eea:	f040 8095 	bne.w	8004018 <_printf_i+0x22c>
 8003eee:	4675      	mov	r5, lr
 8003ef0:	2a08      	cmp	r2, #8
 8003ef2:	d10b      	bne.n	8003f0c <_printf_i+0x120>
 8003ef4:	6823      	ldr	r3, [r4, #0]
 8003ef6:	07da      	lsls	r2, r3, #31
 8003ef8:	d508      	bpl.n	8003f0c <_printf_i+0x120>
 8003efa:	6923      	ldr	r3, [r4, #16]
 8003efc:	6862      	ldr	r2, [r4, #4]
 8003efe:	429a      	cmp	r2, r3
 8003f00:	bfde      	ittt	le
 8003f02:	2330      	movle	r3, #48	; 0x30
 8003f04:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f08:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003f0c:	ebae 0305 	sub.w	r3, lr, r5
 8003f10:	6123      	str	r3, [r4, #16]
 8003f12:	f8cd 8000 	str.w	r8, [sp]
 8003f16:	463b      	mov	r3, r7
 8003f18:	aa03      	add	r2, sp, #12
 8003f1a:	4621      	mov	r1, r4
 8003f1c:	4630      	mov	r0, r6
 8003f1e:	f7ff feed 	bl	8003cfc <_printf_common>
 8003f22:	3001      	adds	r0, #1
 8003f24:	d155      	bne.n	8003fd2 <_printf_i+0x1e6>
 8003f26:	f04f 30ff 	mov.w	r0, #4294967295
 8003f2a:	b005      	add	sp, #20
 8003f2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003f30:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003f34:	493c      	ldr	r1, [pc, #240]	; (8004028 <_printf_i+0x23c>)
 8003f36:	6822      	ldr	r2, [r4, #0]
 8003f38:	6818      	ldr	r0, [r3, #0]
 8003f3a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003f3e:	f100 0504 	add.w	r5, r0, #4
 8003f42:	601d      	str	r5, [r3, #0]
 8003f44:	d001      	beq.n	8003f4a <_printf_i+0x15e>
 8003f46:	6803      	ldr	r3, [r0, #0]
 8003f48:	e002      	b.n	8003f50 <_printf_i+0x164>
 8003f4a:	0655      	lsls	r5, r2, #25
 8003f4c:	d5fb      	bpl.n	8003f46 <_printf_i+0x15a>
 8003f4e:	8803      	ldrh	r3, [r0, #0]
 8003f50:	07d0      	lsls	r0, r2, #31
 8003f52:	bf44      	itt	mi
 8003f54:	f042 0220 	orrmi.w	r2, r2, #32
 8003f58:	6022      	strmi	r2, [r4, #0]
 8003f5a:	b91b      	cbnz	r3, 8003f64 <_printf_i+0x178>
 8003f5c:	6822      	ldr	r2, [r4, #0]
 8003f5e:	f022 0220 	bic.w	r2, r2, #32
 8003f62:	6022      	str	r2, [r4, #0]
 8003f64:	2210      	movs	r2, #16
 8003f66:	e7b1      	b.n	8003ecc <_printf_i+0xe0>
 8003f68:	4675      	mov	r5, lr
 8003f6a:	fbb3 f0f2 	udiv	r0, r3, r2
 8003f6e:	fb02 3310 	mls	r3, r2, r0, r3
 8003f72:	5ccb      	ldrb	r3, [r1, r3]
 8003f74:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2800      	cmp	r0, #0
 8003f7c:	d1f5      	bne.n	8003f6a <_printf_i+0x17e>
 8003f7e:	e7b7      	b.n	8003ef0 <_printf_i+0x104>
 8003f80:	6808      	ldr	r0, [r1, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003f88:	6949      	ldr	r1, [r1, #20]
 8003f8a:	d004      	beq.n	8003f96 <_printf_i+0x1aa>
 8003f8c:	1d10      	adds	r0, r2, #4
 8003f8e:	6018      	str	r0, [r3, #0]
 8003f90:	6813      	ldr	r3, [r2, #0]
 8003f92:	6019      	str	r1, [r3, #0]
 8003f94:	e007      	b.n	8003fa6 <_printf_i+0x1ba>
 8003f96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003f9a:	f102 0004 	add.w	r0, r2, #4
 8003f9e:	6018      	str	r0, [r3, #0]
 8003fa0:	6813      	ldr	r3, [r2, #0]
 8003fa2:	d0f6      	beq.n	8003f92 <_printf_i+0x1a6>
 8003fa4:	8019      	strh	r1, [r3, #0]
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	4675      	mov	r5, lr
 8003faa:	6123      	str	r3, [r4, #16]
 8003fac:	e7b1      	b.n	8003f12 <_printf_i+0x126>
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	1d11      	adds	r1, r2, #4
 8003fb2:	6019      	str	r1, [r3, #0]
 8003fb4:	6815      	ldr	r5, [r2, #0]
 8003fb6:	2100      	movs	r1, #0
 8003fb8:	6862      	ldr	r2, [r4, #4]
 8003fba:	4628      	mov	r0, r5
 8003fbc:	f000 f8e0 	bl	8004180 <memchr>
 8003fc0:	b108      	cbz	r0, 8003fc6 <_printf_i+0x1da>
 8003fc2:	1b40      	subs	r0, r0, r5
 8003fc4:	6060      	str	r0, [r4, #4]
 8003fc6:	6863      	ldr	r3, [r4, #4]
 8003fc8:	6123      	str	r3, [r4, #16]
 8003fca:	2300      	movs	r3, #0
 8003fcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fd0:	e79f      	b.n	8003f12 <_printf_i+0x126>
 8003fd2:	6923      	ldr	r3, [r4, #16]
 8003fd4:	462a      	mov	r2, r5
 8003fd6:	4639      	mov	r1, r7
 8003fd8:	4630      	mov	r0, r6
 8003fda:	47c0      	blx	r8
 8003fdc:	3001      	adds	r0, #1
 8003fde:	d0a2      	beq.n	8003f26 <_printf_i+0x13a>
 8003fe0:	6823      	ldr	r3, [r4, #0]
 8003fe2:	079b      	lsls	r3, r3, #30
 8003fe4:	d507      	bpl.n	8003ff6 <_printf_i+0x20a>
 8003fe6:	2500      	movs	r5, #0
 8003fe8:	f104 0919 	add.w	r9, r4, #25
 8003fec:	68e3      	ldr	r3, [r4, #12]
 8003fee:	9a03      	ldr	r2, [sp, #12]
 8003ff0:	1a9b      	subs	r3, r3, r2
 8003ff2:	429d      	cmp	r5, r3
 8003ff4:	db05      	blt.n	8004002 <_printf_i+0x216>
 8003ff6:	68e0      	ldr	r0, [r4, #12]
 8003ff8:	9b03      	ldr	r3, [sp, #12]
 8003ffa:	4298      	cmp	r0, r3
 8003ffc:	bfb8      	it	lt
 8003ffe:	4618      	movlt	r0, r3
 8004000:	e793      	b.n	8003f2a <_printf_i+0x13e>
 8004002:	2301      	movs	r3, #1
 8004004:	464a      	mov	r2, r9
 8004006:	4639      	mov	r1, r7
 8004008:	4630      	mov	r0, r6
 800400a:	47c0      	blx	r8
 800400c:	3001      	adds	r0, #1
 800400e:	d08a      	beq.n	8003f26 <_printf_i+0x13a>
 8004010:	3501      	adds	r5, #1
 8004012:	e7eb      	b.n	8003fec <_printf_i+0x200>
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1a7      	bne.n	8003f68 <_printf_i+0x17c>
 8004018:	780b      	ldrb	r3, [r1, #0]
 800401a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800401e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004022:	e765      	b.n	8003ef0 <_printf_i+0x104>
 8004024:	08004376 	.word	0x08004376
 8004028:	08004365 	.word	0x08004365

0800402c <_sbrk_r>:
 800402c:	b538      	push	{r3, r4, r5, lr}
 800402e:	2300      	movs	r3, #0
 8004030:	4c05      	ldr	r4, [pc, #20]	; (8004048 <_sbrk_r+0x1c>)
 8004032:	4605      	mov	r5, r0
 8004034:	4608      	mov	r0, r1
 8004036:	6023      	str	r3, [r4, #0]
 8004038:	f000 f8ec 	bl	8004214 <_sbrk>
 800403c:	1c43      	adds	r3, r0, #1
 800403e:	d102      	bne.n	8004046 <_sbrk_r+0x1a>
 8004040:	6823      	ldr	r3, [r4, #0]
 8004042:	b103      	cbz	r3, 8004046 <_sbrk_r+0x1a>
 8004044:	602b      	str	r3, [r5, #0]
 8004046:	bd38      	pop	{r3, r4, r5, pc}
 8004048:	20000200 	.word	0x20000200

0800404c <__sread>:
 800404c:	b510      	push	{r4, lr}
 800404e:	460c      	mov	r4, r1
 8004050:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004054:	f000 f8a4 	bl	80041a0 <_read_r>
 8004058:	2800      	cmp	r0, #0
 800405a:	bfab      	itete	ge
 800405c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800405e:	89a3      	ldrhlt	r3, [r4, #12]
 8004060:	181b      	addge	r3, r3, r0
 8004062:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004066:	bfac      	ite	ge
 8004068:	6563      	strge	r3, [r4, #84]	; 0x54
 800406a:	81a3      	strhlt	r3, [r4, #12]
 800406c:	bd10      	pop	{r4, pc}

0800406e <__swrite>:
 800406e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004072:	461f      	mov	r7, r3
 8004074:	898b      	ldrh	r3, [r1, #12]
 8004076:	4605      	mov	r5, r0
 8004078:	05db      	lsls	r3, r3, #23
 800407a:	460c      	mov	r4, r1
 800407c:	4616      	mov	r6, r2
 800407e:	d505      	bpl.n	800408c <__swrite+0x1e>
 8004080:	2302      	movs	r3, #2
 8004082:	2200      	movs	r2, #0
 8004084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004088:	f000 f868 	bl	800415c <_lseek_r>
 800408c:	89a3      	ldrh	r3, [r4, #12]
 800408e:	4632      	mov	r2, r6
 8004090:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004094:	81a3      	strh	r3, [r4, #12]
 8004096:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800409a:	463b      	mov	r3, r7
 800409c:	4628      	mov	r0, r5
 800409e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040a2:	f000 b817 	b.w	80040d4 <_write_r>

080040a6 <__sseek>:
 80040a6:	b510      	push	{r4, lr}
 80040a8:	460c      	mov	r4, r1
 80040aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040ae:	f000 f855 	bl	800415c <_lseek_r>
 80040b2:	1c43      	adds	r3, r0, #1
 80040b4:	89a3      	ldrh	r3, [r4, #12]
 80040b6:	bf15      	itete	ne
 80040b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80040ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80040be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80040c2:	81a3      	strheq	r3, [r4, #12]
 80040c4:	bf18      	it	ne
 80040c6:	81a3      	strhne	r3, [r4, #12]
 80040c8:	bd10      	pop	{r4, pc}

080040ca <__sclose>:
 80040ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040ce:	f000 b813 	b.w	80040f8 <_close_r>
	...

080040d4 <_write_r>:
 80040d4:	b538      	push	{r3, r4, r5, lr}
 80040d6:	4605      	mov	r5, r0
 80040d8:	4608      	mov	r0, r1
 80040da:	4611      	mov	r1, r2
 80040dc:	2200      	movs	r2, #0
 80040de:	4c05      	ldr	r4, [pc, #20]	; (80040f4 <_write_r+0x20>)
 80040e0:	6022      	str	r2, [r4, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	f7ff f8a0 	bl	8003228 <_write>
 80040e8:	1c43      	adds	r3, r0, #1
 80040ea:	d102      	bne.n	80040f2 <_write_r+0x1e>
 80040ec:	6823      	ldr	r3, [r4, #0]
 80040ee:	b103      	cbz	r3, 80040f2 <_write_r+0x1e>
 80040f0:	602b      	str	r3, [r5, #0]
 80040f2:	bd38      	pop	{r3, r4, r5, pc}
 80040f4:	20000200 	.word	0x20000200

080040f8 <_close_r>:
 80040f8:	b538      	push	{r3, r4, r5, lr}
 80040fa:	2300      	movs	r3, #0
 80040fc:	4c05      	ldr	r4, [pc, #20]	; (8004114 <_close_r+0x1c>)
 80040fe:	4605      	mov	r5, r0
 8004100:	4608      	mov	r0, r1
 8004102:	6023      	str	r3, [r4, #0]
 8004104:	f000 f85e 	bl	80041c4 <_close>
 8004108:	1c43      	adds	r3, r0, #1
 800410a:	d102      	bne.n	8004112 <_close_r+0x1a>
 800410c:	6823      	ldr	r3, [r4, #0]
 800410e:	b103      	cbz	r3, 8004112 <_close_r+0x1a>
 8004110:	602b      	str	r3, [r5, #0]
 8004112:	bd38      	pop	{r3, r4, r5, pc}
 8004114:	20000200 	.word	0x20000200

08004118 <_fstat_r>:
 8004118:	b538      	push	{r3, r4, r5, lr}
 800411a:	2300      	movs	r3, #0
 800411c:	4c06      	ldr	r4, [pc, #24]	; (8004138 <_fstat_r+0x20>)
 800411e:	4605      	mov	r5, r0
 8004120:	4608      	mov	r0, r1
 8004122:	4611      	mov	r1, r2
 8004124:	6023      	str	r3, [r4, #0]
 8004126:	f000 f855 	bl	80041d4 <_fstat>
 800412a:	1c43      	adds	r3, r0, #1
 800412c:	d102      	bne.n	8004134 <_fstat_r+0x1c>
 800412e:	6823      	ldr	r3, [r4, #0]
 8004130:	b103      	cbz	r3, 8004134 <_fstat_r+0x1c>
 8004132:	602b      	str	r3, [r5, #0]
 8004134:	bd38      	pop	{r3, r4, r5, pc}
 8004136:	bf00      	nop
 8004138:	20000200 	.word	0x20000200

0800413c <_isatty_r>:
 800413c:	b538      	push	{r3, r4, r5, lr}
 800413e:	2300      	movs	r3, #0
 8004140:	4c05      	ldr	r4, [pc, #20]	; (8004158 <_isatty_r+0x1c>)
 8004142:	4605      	mov	r5, r0
 8004144:	4608      	mov	r0, r1
 8004146:	6023      	str	r3, [r4, #0]
 8004148:	f000 f84c 	bl	80041e4 <_isatty>
 800414c:	1c43      	adds	r3, r0, #1
 800414e:	d102      	bne.n	8004156 <_isatty_r+0x1a>
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	b103      	cbz	r3, 8004156 <_isatty_r+0x1a>
 8004154:	602b      	str	r3, [r5, #0]
 8004156:	bd38      	pop	{r3, r4, r5, pc}
 8004158:	20000200 	.word	0x20000200

0800415c <_lseek_r>:
 800415c:	b538      	push	{r3, r4, r5, lr}
 800415e:	4605      	mov	r5, r0
 8004160:	4608      	mov	r0, r1
 8004162:	4611      	mov	r1, r2
 8004164:	2200      	movs	r2, #0
 8004166:	4c05      	ldr	r4, [pc, #20]	; (800417c <_lseek_r+0x20>)
 8004168:	6022      	str	r2, [r4, #0]
 800416a:	461a      	mov	r2, r3
 800416c:	f000 f842 	bl	80041f4 <_lseek>
 8004170:	1c43      	adds	r3, r0, #1
 8004172:	d102      	bne.n	800417a <_lseek_r+0x1e>
 8004174:	6823      	ldr	r3, [r4, #0]
 8004176:	b103      	cbz	r3, 800417a <_lseek_r+0x1e>
 8004178:	602b      	str	r3, [r5, #0]
 800417a:	bd38      	pop	{r3, r4, r5, pc}
 800417c:	20000200 	.word	0x20000200

08004180 <memchr>:
 8004180:	b510      	push	{r4, lr}
 8004182:	b2c9      	uxtb	r1, r1
 8004184:	4402      	add	r2, r0
 8004186:	4290      	cmp	r0, r2
 8004188:	4603      	mov	r3, r0
 800418a:	d101      	bne.n	8004190 <memchr+0x10>
 800418c:	2000      	movs	r0, #0
 800418e:	bd10      	pop	{r4, pc}
 8004190:	781c      	ldrb	r4, [r3, #0]
 8004192:	3001      	adds	r0, #1
 8004194:	428c      	cmp	r4, r1
 8004196:	d1f6      	bne.n	8004186 <memchr+0x6>
 8004198:	4618      	mov	r0, r3
 800419a:	bd10      	pop	{r4, pc}

0800419c <__malloc_lock>:
 800419c:	4770      	bx	lr

0800419e <__malloc_unlock>:
 800419e:	4770      	bx	lr

080041a0 <_read_r>:
 80041a0:	b538      	push	{r3, r4, r5, lr}
 80041a2:	4605      	mov	r5, r0
 80041a4:	4608      	mov	r0, r1
 80041a6:	4611      	mov	r1, r2
 80041a8:	2200      	movs	r2, #0
 80041aa:	4c05      	ldr	r4, [pc, #20]	; (80041c0 <_read_r+0x20>)
 80041ac:	6022      	str	r2, [r4, #0]
 80041ae:	461a      	mov	r2, r3
 80041b0:	f000 f828 	bl	8004204 <_read>
 80041b4:	1c43      	adds	r3, r0, #1
 80041b6:	d102      	bne.n	80041be <_read_r+0x1e>
 80041b8:	6823      	ldr	r3, [r4, #0]
 80041ba:	b103      	cbz	r3, 80041be <_read_r+0x1e>
 80041bc:	602b      	str	r3, [r5, #0]
 80041be:	bd38      	pop	{r3, r4, r5, pc}
 80041c0:	20000200 	.word	0x20000200

080041c4 <_close>:
 80041c4:	2258      	movs	r2, #88	; 0x58
 80041c6:	4b02      	ldr	r3, [pc, #8]	; (80041d0 <_close+0xc>)
 80041c8:	f04f 30ff 	mov.w	r0, #4294967295
 80041cc:	601a      	str	r2, [r3, #0]
 80041ce:	4770      	bx	lr
 80041d0:	20000200 	.word	0x20000200

080041d4 <_fstat>:
 80041d4:	2258      	movs	r2, #88	; 0x58
 80041d6:	4b02      	ldr	r3, [pc, #8]	; (80041e0 <_fstat+0xc>)
 80041d8:	f04f 30ff 	mov.w	r0, #4294967295
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	4770      	bx	lr
 80041e0:	20000200 	.word	0x20000200

080041e4 <_isatty>:
 80041e4:	2258      	movs	r2, #88	; 0x58
 80041e6:	4b02      	ldr	r3, [pc, #8]	; (80041f0 <_isatty+0xc>)
 80041e8:	2000      	movs	r0, #0
 80041ea:	601a      	str	r2, [r3, #0]
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	20000200 	.word	0x20000200

080041f4 <_lseek>:
 80041f4:	2258      	movs	r2, #88	; 0x58
 80041f6:	4b02      	ldr	r3, [pc, #8]	; (8004200 <_lseek+0xc>)
 80041f8:	f04f 30ff 	mov.w	r0, #4294967295
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	4770      	bx	lr
 8004200:	20000200 	.word	0x20000200

08004204 <_read>:
 8004204:	2258      	movs	r2, #88	; 0x58
 8004206:	4b02      	ldr	r3, [pc, #8]	; (8004210 <_read+0xc>)
 8004208:	f04f 30ff 	mov.w	r0, #4294967295
 800420c:	601a      	str	r2, [r3, #0]
 800420e:	4770      	bx	lr
 8004210:	20000200 	.word	0x20000200

08004214 <_sbrk>:
 8004214:	4b04      	ldr	r3, [pc, #16]	; (8004228 <_sbrk+0x14>)
 8004216:	4602      	mov	r2, r0
 8004218:	6819      	ldr	r1, [r3, #0]
 800421a:	b909      	cbnz	r1, 8004220 <_sbrk+0xc>
 800421c:	4903      	ldr	r1, [pc, #12]	; (800422c <_sbrk+0x18>)
 800421e:	6019      	str	r1, [r3, #0]
 8004220:	6818      	ldr	r0, [r3, #0]
 8004222:	4402      	add	r2, r0
 8004224:	601a      	str	r2, [r3, #0]
 8004226:	4770      	bx	lr
 8004228:	20000094 	.word	0x20000094
 800422c:	20000204 	.word	0x20000204

08004230 <_init>:
 8004230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004232:	bf00      	nop
 8004234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004236:	bc08      	pop	{r3}
 8004238:	469e      	mov	lr, r3
 800423a:	4770      	bx	lr

0800423c <_fini>:
 800423c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800423e:	bf00      	nop
 8004240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004242:	bc08      	pop	{r3}
 8004244:	469e      	mov	lr, r3
 8004246:	4770      	bx	lr
