`timescale 1ns / 1ps
module tff(t,clk,q);
output reg q;
input t,clk;
always@(posedge clk)
q<=~t;



endmodule
