==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.58 seconds. CPU system time: 1.44 seconds. Elapsed time: 2.18 seconds; current allocated memory: 207.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.26 seconds. Elapsed time: 3 seconds; current allocated memory: 207.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.230 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 209.094 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_2' (test2/test.cpp:7) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_3' (test2/test.cpp:11) in function 'vector_add' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 231.871 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_6_1' (test2/test.cpp:6:28) in function 'vector_add'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 241.875 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 243.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 243.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_VITIS_LOOP_11_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 243.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vector_add_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' pipeline 'VITIS_LOOP_6_1_VITIS_LOOP_7_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Pipeline_VITIS_LOOP_11_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add_Pipeline_VITIS_LOOP_11_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/C' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 244.672 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 249.867 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 253.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.61 seconds. CPU system time: 0.7 seconds. Elapsed time: 2 seconds; current allocated memory: 207.496 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'vector_a(int*, int*, int*)' into 'vector_add(int*, int*, int*, int)' (test2/test.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.86 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.18 seconds; current allocated memory: 207.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.293 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (test2/test.cpp:6) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (test2/test.cpp:17) in function 'vector_add' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 232.086 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'round' (test2/test.cpp:14:12) in function 'vector_add'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 242.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_round_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'round_VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'round_VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 243.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 243.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Pipeline_round_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vector_add_Pipeline_round_VITIS_LOOP_6_1' pipeline 'round_VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add_Pipeline_round_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 244.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/C' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 244.824 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 250.004 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 254.078 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.49 seconds. CPU system time: 0.56 seconds. Elapsed time: 1.73 seconds; current allocated memory: 207.496 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'vector_a(int*, int*, int*)' into 'vector_add(int*, int*, int*, int)' (test2/test.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.06 seconds; current allocated memory: 207.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 208.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 209.297 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (test2/test.cpp:6) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (test2/test.cpp:17) in function 'vector_add' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 231.844 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'round' (test2/test.cpp:14:12) in function 'vector_add'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 241.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_round_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'round_VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'round_VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 243.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 243.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 243.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Pipeline_round_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vector_add_Pipeline_round_VITIS_LOOP_6_1' pipeline 'round_VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add_Pipeline_round_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 243.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 244.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/C' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 244.832 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 250.012 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 254.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.55 seconds. CPU system time: 0.89 seconds. Elapsed time: 2.09 seconds; current allocated memory: 207.520 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.04 seconds; current allocated memory: 207.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.199 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (test2/test.cpp:18) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'vector_add' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 231.719 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'A' 
INFO: [HLS 200-472] Inferring partial write operation for 'B' 
INFO: [HLS 200-472] Inferring partial write operation for 'C' (test2/test.cpp:19:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 260.988 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 262.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 262.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 263.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 263.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 263.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Pipeline_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.51 seconds. CPU system time: 0.51 seconds. Elapsed time: 1.75 seconds; current allocated memory: 207.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.05 seconds; current allocated memory: 207.617 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.617 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.324 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.164 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (test2/test.cpp:12) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'vector_add' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 231.926 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'A' 
INFO: [HLS 200-472] Inferring partial write operation for 'B' 
INFO: [HLS 200-472] Inferring partial write operation for 'C' (test2/test.cpp:13:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 260.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 262.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 262.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 263.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Pipeline_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_pipeline vector_add/compute 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.53 seconds. CPU system time: 0.45 seconds. Elapsed time: 1.68 seconds; current allocated memory: 207.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.77 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.03 seconds; current allocated memory: 207.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 207.613 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 209.230 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'vector_add' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 231.703 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'A' 
INFO: [HLS 200-472] Inferring partial write operation for 'B' 
INFO: [HLS 200-472] Inferring partial write operation for 'C' (test2/test.cpp:14:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 260.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 262.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 262.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 262.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 263.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_pipeline vector_add/compute 
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.9 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.27 seconds; current allocated memory: 207.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.44 seconds; current allocated memory: 207.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 207.613 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.383 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.309 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (test2/test.cpp:15) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (test2/test.cpp:18) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'vector_add' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 232.168 MB.
INFO: [XFORM 203-521] Merging 2 loops (test2/test.cpp:15, test2/test.cpp:18) in function 'vector_add'.
INFO: [HLS 200-472] Inferring partial write operation for 'A' 
INFO: [HLS 200-472] Inferring partial write operation for 'B' 
INFO: [HLS 200-472] Inferring partial write operation for 'C' (test2/test.cpp:16:12)
INFO: [HLS 200-472] Inferring partial write operation for 'D' (test2/test.cpp:19:12)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'VITIS_LOOP_15_1' in function 'vector_add_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 270.746 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 272.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 272.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 272.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_pipeline vector_add/compute 
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_pipeline vector_add/add 
INFO: [HLS 200-1510] Running: set_directive_pipeline vector_add/sub 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.49 seconds. CPU system time: 0.51 seconds. Elapsed time: 1.73 seconds; current allocated memory: 207.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.08 seconds; current allocated memory: 207.617 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.617 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 209.379 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'vector_add' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 232.203 MB.
INFO: [XFORM 203-521] Merging 2 loops (test2/test.cpp:16, test2/test.cpp:19) in function 'vector_add'.
INFO: [HLS 200-472] Inferring partial write operation for 'A' 
INFO: [HLS 200-472] Inferring partial write operation for 'B' 
INFO: [HLS 200-472] Inferring partial write operation for 'C' (test2/test.cpp:17:12)
INFO: [HLS 200-472] Inferring partial write operation for 'D' (test2/test.cpp:20:12)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'add' in function 'vector_add_Pipeline_sub'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 270.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 272.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 272.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 273.246 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_pipeline vector_add 
INFO: [HLS 200-1510] Running: set_directive_stream -type fifo vector_add in1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo vector_add in2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo vector_add in1 
INFO: [HLS 200-1510] Running: set_directive_stream vector_add in2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo vector_add out1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo vector_add out2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-5538] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12:38)
WARNING: [HLS 207-5538] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:9:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.51 seconds. CPU system time: 0.44 seconds. Elapsed time: 1.68 seconds; current allocated memory: 207.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:25:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:24:3)
INFO: [HLS 214-291] Loop 'sub' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:19:9)
INFO: [HLS 214-291] Loop 'add' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:16:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:12:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:11:9)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (test2/test.cpp:25:3) in function 'vector_add' completely with a factor of 8 (test2/test.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (test2/test.cpp:24:3) in function 'vector_add' completely with a factor of 8 (test2/test.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'sub' (test2/test.cpp:19:9) in function 'vector_add' completely with a factor of 8 (test2/test.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'add' (test2/test.cpp:16:5) in function 'vector_add' completely with a factor of 8 (test2/test.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (test2/test.cpp:12:3) in function 'vector_add' completely with a factor of 8 (test2/test.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (test2/test.cpp:11:9) in function 'vector_add' completely with a factor of 8 (test2/test.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in1' (test2/test.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in2' (test2/test.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out1' (test2/test.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out2' (test2/test.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.13 seconds; current allocated memory: 207.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 209.699 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 231.781 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 231.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('A') on port 'in1' and fifo read operation ('A') on port 'in1'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('A') on port 'in1' and fifo read operation ('A') on port 'in1'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('A') on port 'in1' and fifo read operation ('A') on port 'in1'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('A') on port 'in1' and fifo read operation ('A') on port 'in1'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('A') on port 'in1' and fifo read operation ('A') on port 'in1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 231.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 231.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/in1' to 'ap_fifo'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.53 seconds. CPU system time: 0.46 seconds. Elapsed time: 1.71 seconds; current allocated memory: 207.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.06 seconds; current allocated memory: 207.617 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.617 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.281 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add' (test2/test.cpp:16) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sub' (test2/test.cpp:19) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'vector_add' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 232.156 MB.
INFO: [XFORM 203-521] Merging 2 loops (test2/test.cpp:16, test2/test.cpp:19) in function 'vector_add'.
INFO: [HLS 200-472] Inferring partial write operation for 'A' 
INFO: [HLS 200-472] Inferring partial write operation for 'B' 
INFO: [HLS 200-472] Inferring partial write operation for 'C' (test2/test.cpp:17:12)
INFO: [HLS 200-472] Inferring partial write operation for 'D' (test2/test.cpp:20:12)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'add' in function 'vector_add_Pipeline_sub'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 270.734 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 272.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 272.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 272.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 273.156 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_dataflow vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.88 seconds. CPU system time: 0.97 seconds. Elapsed time: 2.4 seconds; current allocated memory: 207.625 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'consumer(hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vector_add(int*, int*)' (test2/test.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'split1.out': Complete partitioning on dimension 1. (test2/test.cpp:17:36)
INFO: [HLS 214-248] Applying array_partition to 'merge1.in': Complete partitioning on dimension 1. (test2/test.cpp:18:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_0' with compact=bit mode in 32-bits (test2/test.cpp:17:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_1' with compact=bit mode in 32-bits (test2/test.cpp:17:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_2' with compact=bit mode in 32-bits (test2/test.cpp:17:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_3' with compact=bit mode in 32-bits (test2/test.cpp:17:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_0' with compact=bit mode in 32-bits (test2/test.cpp:18:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_1' with compact=bit mode in 32-bits (test2/test.cpp:18:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_2' with compact=bit mode in 32-bits (test2/test.cpp:18:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_3' with compact=bit mode in 32-bits (test2/test.cpp:18:36)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.19 seconds; current allocated memory: 207.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.777 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:173) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_3' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) in function 'vector_add' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_20_1_proc' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:173) to a process function for dataflow in function 'vector_add'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_25_2_proc' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'vector_add'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_30_3_proc' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'vector_add'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'vector_add' (test2/test.cpp:15)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-1943] Port 'i' of n-port channel 'split1.in1' (test2/test.cpp:17) cannot be used in non-dataflow context (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9).
ERROR: [HLS 200-1943] Port 'out_01' of n-port channel 'split1' cannot be used in non-dataflow context (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9).
ERROR: [HLS 200-1943] Port 'in_02' of n-port channel 'merge1' cannot be used in non-dataflow context (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9).
ERROR: [HLS 200-1943] Port 'out_13' of n-port channel 'split1' cannot be used in non-dataflow context (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9).
ERROR: [HLS 200-1943] Port 'in_14' of n-port channel 'merge1' cannot be used in non-dataflow context (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9).
ERROR: [HLS 200-1943] Port 'out_25' of n-port channel 'split1' cannot be used in non-dataflow context (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9).
ERROR: [HLS 200-1943] Port 'in_26' of n-port channel 'merge1' cannot be used in non-dataflow context (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9).
ERROR: [HLS 200-1943] Port 'out_37' of n-port channel 'split1' cannot be used in non-dataflow context (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9).
ERROR: [HLS 200-1943] Port 'in_38' of n-port channel 'merge1' cannot be used in non-dataflow context (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9).
ERROR: [HLS 200-1943] Port 'out1' of n-port channel 'merge1' (test2/test.cpp:18) cannot be used in non-dataflow context (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9).
ERROR: [HLS 200-1939] Output port '' of n-port channel is dangling.
ERROR: [HLS 200-1939] Output port '' of n-port channel is dangling.
ERROR: [HLS 200-1939] Output port '' of n-port channel is dangling.
ERROR: [HLS 200-1939] Output port '' of n-port channel is dangling.
ERROR: [HLS 200-1937] Input port '' of n-port channel is dangling.
ERROR: [HLS 200-1939] Output port '' of n-port channel is dangling.
ERROR: [HLS 200-1937] Input port '' of n-port channel is dangling.
ERROR: [HLS 200-1937] Input port '' of n-port channel is dangling.
ERROR: [HLS 200-1937] Input port '' of n-port channel is dangling.
ERROR: [HLS 200-1937] Input port '' of n-port channel is dangling.
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.87 seconds. CPU system time: 1.26 seconds. Elapsed time: 5.7 seconds; current allocated memory: -1028.410 MB.
INFO: [HLS 200-112] Total CPU user time: 7.31 seconds. Total CPU system time: 1.61 seconds. Total elapsed time: 6.85 seconds; peak allocated memory: 1.212 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_dataflow vector_add 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_chain vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.36 seconds. CPU system time: 0.46 seconds. Elapsed time: 1.54 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'split1.out': Complete partitioning on dimension 1. (test2/test.cpp:37:53)
INFO: [HLS 214-248] Applying array_partition to 'merge1.in': Complete partitioning on dimension 1. (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_0' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_1' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_2' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_3' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_0' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_1' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_2' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_3' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.46 seconds; current allocated memory: 207.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.668 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (test2/test.cpp:31) in function 'write_out' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (test2/test.cpp:25) in function 'read_in' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'vector_add' (test2/test.cpp:36), detected/extracted 6 process function(s): 
	 'read_in'
	 'worker'
	 'worker.1'
	 'worker.2'
	 'worker.3'
	 'write_out'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 230.949 MB.
WARNING: [HLS 200-1449] Process write_out has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.367 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
WARNING: [SYN 201-103] Legalizing function name 'worker.1' to 'worker_1'.
WARNING: [SYN 201-103] Legalizing function name 'worker.2' to 'worker_2'.
WARNING: [SYN 201-103] Legalizing function name 'worker.3' to 'worker_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 280.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_dataflow vector_add 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_chain vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.39 seconds. CPU system time: 0.46 seconds. Elapsed time: 1.57 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'split1.out': Complete partitioning on dimension 1. (test2/test.cpp:37:53)
INFO: [HLS 214-248] Applying array_partition to 'merge1.in': Complete partitioning on dimension 1. (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_0' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_1' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_2' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_3' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_0' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_1' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_2' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_3' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.47 seconds; current allocated memory: 207.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.668 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (test2/test.cpp:31) in function 'write_out' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (test2/test.cpp:25) in function 'read_in' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'vector_add' (test2/test.cpp:36), detected/extracted 6 process function(s): 
	 'read_in'
	 'worker'
	 'worker.1'
	 'worker.2'
	 'worker.3'
	 'write_out'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 230.941 MB.
WARNING: [HLS 200-1449] Process write_out has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 279.363 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
WARNING: [SYN 201-103] Legalizing function name 'worker.1' to 'worker_1'.
WARNING: [SYN 201-103] Legalizing function name 'worker.2' to 'worker_2'.
WARNING: [SYN 201-103] Legalizing function name 'worker.3' to 'worker_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 280.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 280.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_dataflow vector_add 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_chain vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.35 seconds. CPU system time: 0.55 seconds. Elapsed time: 1.63 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'split1.out': Complete partitioning on dimension 1. (test2/test.cpp:37:53)
INFO: [HLS 214-248] Applying array_partition to 'merge1.in': Complete partitioning on dimension 1. (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_0' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_1' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_2' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_3' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_0' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_1' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_2' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_3' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.51 seconds; current allocated memory: 207.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.668 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (test2/test.cpp:31) in function 'write_out' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (test2/test.cpp:25) in function 'read_in' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'vector_add' (test2/test.cpp:36), detected/extracted 6 process function(s): 
	 'read_in'
	 'worker'
	 'worker.1'
	 'worker.2'
	 'worker.3'
	 'write_out'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 230.945 MB.
WARNING: [HLS 200-1449] Process write_out has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 279.363 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
WARNING: [SYN 201-103] Legalizing function name 'worker.1' to 'worker_1'.
WARNING: [SYN 201-103] Legalizing function name 'worker.2' to 'worker_2'.
WARNING: [SYN 201-103] Legalizing function name 'worker.3' to 'worker_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 280.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 280.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_dataflow vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.36 seconds. CPU system time: 0.43 seconds. Elapsed time: 1.51 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'split1.out': Complete partitioning on dimension 1. (test2/test.cpp:37:53)
INFO: [HLS 214-248] Applying array_partition to 'merge1.in': Complete partitioning on dimension 1. (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_0' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_1' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_2' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_3' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_0' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_1' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_2' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_3' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.5 seconds; current allocated memory: 207.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.562 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (test2/test.cpp:31) in function 'write_out' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (test2/test.cpp:25) in function 'read_in' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'vector_add' (test2/test.cpp:36)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'vector_add' (test2/test.cpp:36), detected/extracted 6 process function(s): 
	 'read_in'
	 'worker'
	 'worker.1'
	 'worker.2'
	 'worker.3'
	 'write_out'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 231.090 MB.
WARNING: [HLS 200-1449] Process write_out has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 279.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
WARNING: [SYN 201-103] Legalizing function name 'worker.1' to 'worker_1'.
WARNING: [SYN 201-103] Legalizing function name 'worker.2' to 'worker_2'.
WARNING: [SYN 201-103] Legalizing function name 'worker.3' to 'worker_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_dataflow vector_add 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_none vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.45 seconds. CPU system time: 0.46 seconds. Elapsed time: 1.65 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'split1.out': Complete partitioning on dimension 1. (test2/test.cpp:37:53)
INFO: [HLS 214-248] Applying array_partition to 'merge1.in': Complete partitioning on dimension 1. (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_0' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_1' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_2' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_3' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_0' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_1' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_2' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_3' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.43 seconds; current allocated memory: 207.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.320 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.668 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (test2/test.cpp:31) in function 'write_out' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (test2/test.cpp:25) in function 'read_in' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'vector_add' (test2/test.cpp:36), detected/extracted 6 process function(s): 
	 'read_in'
	 'worker'
	 'worker.1'
	 'worker.2'
	 'worker.3'
	 'write_out'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 231.195 MB.
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for vector_add because read_in has non-FIFO I/O
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for vector_add because write_out has non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 279.367 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
WARNING: [SYN 201-103] Legalizing function name 'worker.1' to 'worker_1'.
WARNING: [SYN 201-103] Legalizing function name 'worker.2' to 'worker_2'.
WARNING: [SYN 201-103] Legalizing function name 'worker.3' to 'worker_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_dataflow vector_add 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_none vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/test.cpp
WARNING: [HLS 207-5546] missing argument for 'limit' (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:10:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.44 seconds. CPU system time: 0.5 seconds. Elapsed time: 1.65 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'split1.out': Complete partitioning on dimension 1. (test2/test.cpp:37:53)
INFO: [HLS 214-248] Applying array_partition to 'merge1.in': Complete partitioning on dimension 1. (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_0' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_1' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_2' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split1.out_3' with compact=bit mode in 32-bits (test2/test.cpp:37:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_0' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_1' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_2' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'merge1.in_3' with compact=bit mode in 32-bits (test2/test.cpp:38:53)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.72 seconds; current allocated memory: 207.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.730 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.707 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (test2/test.cpp:31) in function 'write_out' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (test2/test.cpp:25) in function 'read_in' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'vector_add' (test2/test.cpp:36), detected/extracted 6 process function(s): 
	 'read_in'
	 'worker'
	 'worker.1'
	 'worker.2'
	 'worker.3'
	 'write_out'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 230.984 MB.
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for vector_add because read_in has non-FIFO I/O
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for vector_add because write_out has non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 279.422 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
WARNING: [SYN 201-103] Legalizing function name 'worker.1' to 'worker_1'.
WARNING: [SYN 201-103] Legalizing function name 'worker.2' to 'worker_2'.
WARNING: [SYN 201-103] Legalizing function name 'worker.3' to 'worker_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 280.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'worker_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-5546] missing argument for 'limit' (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:8:9)
WARNING: [HLS 207-5292] unused parameter 'n' (test2/test.cpp:41:89)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.43 seconds. CPU system time: 0.42 seconds. Elapsed time: 1.56 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'read_in(int*, int*)' into 'vector_add(int*, int*, int)' (test2/test.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'write_out(int*, int*)' into 'vector_add(int*, int*, int)' (test2/test.cpp:42:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.33 seconds; current allocated memory: 207.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.164 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test2/test.cpp:27) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (test2/test.cpp:48) in function 'vector_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_1' (test2/test.cpp:35) in function 'vector_add' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 229.781 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'input' (test2/test.cpp:29:16)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (test2/test.cpp:50:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 248.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 249.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 249.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Pipeline_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_35_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vector_add_Pipeline_VITIS_LOOP_27_1' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add_Pipeline_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_dataflow vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:9:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/test.cpp
WARNING: [HLS 207-5546] missing argument for 'limit' (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:8:9)
WARNING: [HLS 207-5292] unused parameter 'n' (test2/test.cpp:41:89)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.36 seconds. CPU system time: 0.54 seconds. Elapsed time: 1.58 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.36 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.098 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_1' (test2/test.cpp:35) in function 'write_out' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test2/test.cpp:27) in function 'read_in' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (test2/test.cpp:50) in function 'vector_add' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_48_1_proc' (test2/test.cpp:50) to a process function for dataflow in function 'vector_add'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'vector_add' (test2/test.cpp:41)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'vector_add' (test2/test.cpp:41), detected/extracted 3 process function(s): 
	 'read_in'
	 'Loop_VITIS_LOOP_48_1_proc'
	 'write_out'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 229.918 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (test2/test.cpp:29:16)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (test2/test.cpp:50:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 248.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 249.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 249.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_48_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_35_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_dataflow vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 5 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:9:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/test.cpp
WARNING: [HLS 207-5546] missing argument for 'limit' (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:8:9)
WARNING: [HLS 207-5292] unused parameter 'n' (test2/test.cpp:41:89)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.36 seconds. CPU system time: 0.53 seconds. Elapsed time: 1.59 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.37 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.051 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.113 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_1' (test2/test.cpp:35) in function 'write_out' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test2/test.cpp:27) in function 'read_in' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (test2/test.cpp:50) in function 'vector_add' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_48_1_proc' (test2/test.cpp:50) to a process function for dataflow in function 'vector_add'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'vector_add' (test2/test.cpp:41)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'vector_add' (test2/test.cpp:41), detected/extracted 3 process function(s): 
	 'read_in'
	 'Loop_VITIS_LOOP_48_1_proc'
	 'write_out'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 229.938 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (test2/test.cpp:29:16)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (test2/test.cpp:50:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 248.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 249.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 249.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_48_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_35_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_dataflow vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:9:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/test.cpp
WARNING: [HLS 207-5546] missing argument for 'limit' (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:8:9)
WARNING: [HLS 207-5292] unused parameter 'n' (test2/test.cpp:41:89)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.32 seconds. CPU system time: 0.53 seconds. Elapsed time: 1.59 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.34 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.051 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.113 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_1' (test2/test.cpp:35) in function 'write_out' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test2/test.cpp:27) in function 'read_in' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (test2/test.cpp:50) in function 'vector_add' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_48_1_proc' (test2/test.cpp:50) to a process function for dataflow in function 'vector_add'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'vector_add' (test2/test.cpp:41)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'vector_add' (test2/test.cpp:41), detected/extracted 3 process function(s): 
	 'read_in'
	 'Loop_VITIS_LOOP_48_1_proc'
	 'write_out'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 229.934 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (test2/test.cpp:29:16)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (test2/test.cpp:50:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 248.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 249.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 249.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_48_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_35_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_dataflow vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline vector_add/vector_add_label3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:9:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/test.cpp
WARNING: [HLS 207-5546] missing argument for 'limit' (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:8:9)
WARNING: [HLS 207-5292] unused parameter 'n' (test2/test.cpp:41:89)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.31 seconds. CPU system time: 0.52 seconds. Elapsed time: 1.55 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.38 seconds; current allocated memory: 207.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.613 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.195 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_vector_add_label3_proc' (test2/test.cpp:50) to a process function for dataflow in function 'vector_add'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'vector_add' (test2/test.cpp:41)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'vector_add' (test2/test.cpp:41), detected/extracted 3 process function(s): 
	 'read_in'
	 'Loop_vector_add_label3_proc'
	 'write_out'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 230.051 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (test2/test.cpp:29:16)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (test2/test.cpp:50:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 248.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_in_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'read_in_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 250.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_vector_add_label3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'vector_add_label3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'vector_add_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'write_out_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline vector_add/vector_add_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-5546] missing argument for 'limit' (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:8:9)
WARNING: [HLS 207-5292] unused parameter 'n' (test2/test.cpp:41:89)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.26 seconds. CPU system time: 0.51 seconds. Elapsed time: 1.52 seconds; current allocated memory: 207.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'vector_add_label3' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:48:23)
INFO: [HLS 214-291] Loop 'write_out_label2' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:35:22)
INFO: [HLS 214-291] Loop 'read_in_label1' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:27:20)
INFO: [HLS 214-186] Unrolling loop 'vector_add_label3' (test2/test.cpp:48:23) in function 'vector_add' completely with a factor of 16 (test2/test.cpp:42:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'vector_add_label3' (test2/test.cpp:48:23) in function 'vector_add' has been removed because the loop is unrolled completely (test2/test.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'write_out_label2' (test2/test.cpp:35:22) in function 'write_out' completely with a factor of 16 (test2/test.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'write_out_label2' (test2/test.cpp:35:22) in function 'write_out' has been removed because the loop is unrolled completely (test2/test.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'read_in_label1' (test2/test.cpp:27:20) in function 'read_in' completely with a factor of 16 (test2/test.cpp:26:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'read_in_label1' (test2/test.cpp:27:20) in function 'read_in' has been removed because the loop is unrolled completely (test2/test.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'read_in(int*, int*)' into 'vector_add(int*, int*, int)' (test2/test.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'write_out(int*, int*)' into 'vector_add(int*, int*, int)' (test2/test.cpp:42:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.35 seconds; current allocated memory: 207.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.215 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 229.113 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 229.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
WARNING: [HLS 200-885] The II Violation in module 'vector_add' (function 'vector_add'): Unable to schedule 'load' operation ('in_r_load_1', test2/test.cpp:29) on array 'in_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'vector_add' (function 'vector_add'): Unable to schedule 'load' operation ('in_r_load_3', test2/test.cpp:29) on array 'in_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'vector_add' (function 'vector_add'): Unable to schedule 'load' operation ('in_r_load_5', test2/test.cpp:29) on array 'in_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'vector_add' (function 'vector_add'): Unable to schedule 'load' operation ('in_r_load_7', test2/test.cpp:29) on array 'in_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'vector_add' (function 'vector_add'): Unable to schedule 'load' operation ('in_r_load_13', test2/test.cpp:29) on array 'in_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 229.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 229.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vector_add' pipeline 'vector_add' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] Port 'vector_add/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline vector_add/vector_add_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline vector_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.31 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.91 seconds; current allocated memory: 207.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_4' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:53:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_5' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_3' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:47:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:38:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_1' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:34:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:32:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:30:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:29:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_1' is marked as complete unroll implied by the pipeline pragma (test2/test.cpp:16:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_5' (test2/test.cpp:56:26) in function 'vector_add' completely with a factor of 8 (test2/test.cpp:28:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_3' (test2/test.cpp:47:22) in function 'vector_add' completely with a factor of 8 (test2/test.cpp:28:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_1' (test2/test.cpp:34:22) in function 'vector_add' completely with a factor of 8 (test2/test.cpp:28:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (test2/test.cpp:32:14) in function 'vector_add' completely with a factor of 8 (test2/test.cpp:28:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (test2/test.cpp:30:22) in function 'vector_add' completely with a factor of 8 (test2/test.cpp:28:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (test2/test.cpp:29:22) in function 'vector_add' completely with a factor of 8 (test2/test.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'Consumer::Consumer()' into 'vector_add(int*, int, int*)' (test2/test.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'input_streams': Complete partitioning on dimension 1. (test2/test.cpp:29:22)
INFO: [HLS 214-248] Applying array_partition to 'output_streams': Complete partitioning on dimension 1. (test2/test.cpp:30:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_streams_0' with compact=bit mode in 32-bits (test2/test.cpp:29:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_streams_1' with compact=bit mode in 32-bits (test2/test.cpp:29:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_streams_2' with compact=bit mode in 32-bits (test2/test.cpp:29:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_streams_3' with compact=bit mode in 32-bits (test2/test.cpp:29:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_streams_4' with compact=bit mode in 32-bits (test2/test.cpp:29:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_streams_5' with compact=bit mode in 32-bits (test2/test.cpp:29:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_streams_6' with compact=bit mode in 32-bits (test2/test.cpp:29:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_streams_7' with compact=bit mode in 32-bits (test2/test.cpp:29:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_streams_0' with compact=bit mode in 32-bits (test2/test.cpp:30:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_streams_1' with compact=bit mode in 32-bits (test2/test.cpp:30:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_streams_2' with compact=bit mode in 32-bits (test2/test.cpp:30:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_streams_3' with compact=bit mode in 32-bits (test2/test.cpp:30:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_streams_4' with compact=bit mode in 32-bits (test2/test.cpp:30:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_streams_5' with compact=bit mode in 32-bits (test2/test.cpp:30:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_streams_6' with compact=bit mode in 32-bits (test2/test.cpp:30:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_streams_7' with compact=bit mode in 32-bits (test2/test.cpp:30:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_i1i32s' into 'vector_add(int*, int, int*)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.41 seconds. Elapsed time: 6.53 seconds; current allocated memory: 208.309 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.309 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 209.016 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.188 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (test2/test.cpp:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Consumer::consume' (test2/test.cpp:0:5).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_38_2' (test2/test.cpp:38) in function 'vector_add': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_53_4' (test2/test.cpp:51) in function 'vector_add' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_16_1' (test2/test.cpp:24) in function 'Consumer::consume' completely: variable loop bound.
WARNING: [HLS 200-805] An internal stream 'input_streams_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'input_streams_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'input_streams_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'input_streams_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'input_streams_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'input_streams_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'input_streams_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'input_streams_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_streams_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_streams_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_streams_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_streams_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_streams_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_streams_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_streams_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_streams_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 231.598 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 232.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'consume' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'consume': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 233.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 233.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'vector_add': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'vector_add': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 236.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 236.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'consume' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'consume'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 236.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/array_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/ret' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 236.348 MB.
INFO: [RTMG 210-285] Implementing FIFO 'input_streams_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_streams_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_streams_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_streams_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_streams_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_streams_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_streams_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_streams_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_streams_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_streams_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_streams_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_streams_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.33 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.69 seconds; current allocated memory: 207.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'inter': Complete partitioning on dimension 1. (test2/test.cpp:73:17)
INFO: [HLS 214-248] Applying array_partition to 'mux_in': Complete partitioning on dimension 1. (test2/test.cpp:74:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inter_0' with compact=bit mode in 32-bits (test2/test.cpp:73:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inter_1' with compact=bit mode in 32-bits (test2/test.cpp:73:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'mux_in_0' with compact=bit mode in 32-bits (test2/test.cpp:74:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'mux_in_1' with compact=bit mode in 32-bits (test2/test.cpp:74:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out' with compact=bit mode in 32-bits (test2/test.cpp:69:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in' with compact=bit mode in 32-bits (test2/test.cpp:69:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.83 seconds; current allocated memory: 207.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.789 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 210.297 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'vector_add' (test2/test.cpp:68:1), detected/extracted 4 process function(s): 
	 'demux'
	 'proc<0>'
	 'proc<1>'
	 'mux'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 233.449 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 262.609 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
WARNING: [SYN 201-103] Legalizing function name 'proc<0>' to 'proc_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'proc<1>' to 'proc_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demux' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_57_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 264.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 264.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 264.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 264.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mux' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 264.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO: [HLS 200-10] Analyzing design file 'test2/systolic.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.68 seconds. CPU system time: 0.88 seconds. Elapsed time: 6.02 seconds; current allocated memory: 207.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (test2/systolic.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.12 seconds; current allocated memory: 207.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 209.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 210.117 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_6' (test2/systolic.cpp:40) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_8' (test2/systolic.cpp:48) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_10' (test2/systolic.cpp:56) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3.1' in function 'rerArray' automatically.
WARNING: [HLS 200-805] An internal stream 'property_input' (test2/systolic.cpp:19:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input' (test2/systolic.cpp:20:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (test2/systolic.cpp:21:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 233.859 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_2' (test2/systolic.cpp:26:35) in function 'rerArray' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (test2/systolic.cpp:24:31) in function 'rerArray'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_5' (test2/systolic.cpp:37:39) in function 'rerArray'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_7' (test2/systolic.cpp:45:39) in function 'rerArray'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_4' (test2/systolic.cpp:35:35) in function 'rerArray' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_9' (test2/systolic.cpp:54:35) in function 'rerArray'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_32_3' (test2/systolic.cpp:32:31) in function 'rerArray' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (test2/systolic.cpp:58:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 272.855 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 274.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 274.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_40_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_5_VITIS_LOOP_40_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_5_VITIS_LOOP_40_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 274.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 274.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Pipeline_VITIS_LOOP_45_7_VITIS_LOOP_48_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7_VITIS_LOOP_48_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_45_7_VITIS_LOOP_48_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 274.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 274.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Pipeline_VITIS_LOOP_54_9_VITIS_LOOP_56_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_9_VITIS_LOOP_56_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_9_VITIS_LOOP_56_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 275.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 275.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 275.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 275.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 275.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 275.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 275.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_40_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_40_6' pipeline 'VITIS_LOOP_37_5_VITIS_LOOP_40_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_40_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 276.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Pipeline_VITIS_LOOP_45_7_VITIS_LOOP_48_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Pipeline_VITIS_LOOP_45_7_VITIS_LOOP_48_8' pipeline 'VITIS_LOOP_45_7_VITIS_LOOP_48_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Pipeline_VITIS_LOOP_45_7_VITIS_LOOP_48_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 277.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Pipeline_VITIS_LOOP_54_9_VITIS_LOOP_56_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Pipeline_VITIS_LOOP_54_9_VITIS_LOOP_56_10' pipeline 'VITIS_LOOP_54_9_VITIS_LOOP_56_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Pipeline_VITIS_LOOP_54_9_VITIS_LOOP_56_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 278.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_length' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/weight_array' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/node_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_data' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 281.500 MB.
INFO: [RTMG 210-278] Implementing memory 'vector_add_rerArray_buff_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO: [HLS 200-10] Analyzing design file 'test2/systolic.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.85 seconds. CPU system time: 3.54 seconds. Elapsed time: 7.76 seconds; current allocated memory: 207.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (test2/systolic.cpp:19:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.88 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.29 seconds; current allocated memory: 207.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.789 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 209.016 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 210.098 MB.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (test2/systolic.cpp:43) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_4' (test2/systolic.cpp:51) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_6' (test2/systolic.cpp:59) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3.1' in function 'rerArray' automatically.
WARNING: [HLS 200-805] An internal stream 'property_input' (test2/systolic.cpp:20:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input' (test2/systolic.cpp:21:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (test2/systolic.cpp:22:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 233.863 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'init_row' (test2/systolic.cpp:29:18) in function 'rerArray' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'init_col' (test2/systolic.cpp:26:14) in function 'rerArray'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (test2/systolic.cpp:40:39) in function 'rerArray'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_3' (test2/systolic.cpp:48:39) in function 'rerArray'.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_turn' (test2/systolic.cpp:38:18) in function 'rerArray' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_5' (test2/systolic.cpp:57:35) in function 'rerArray'.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_batch' (test2/systolic.cpp:35:14) in function 'rerArray' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (test2/systolic.cpp:61:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 272.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 274.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 274.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 274.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 274.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Pipeline_VITIS_LOOP_48_3_VITIS_LOOP_51_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_3_VITIS_LOOP_51_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_3_VITIS_LOOP_51_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 274.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 274.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Pipeline_VITIS_LOOP_57_5_VITIS_LOOP_59_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_5_VITIS_LOOP_59_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_57_5_VITIS_LOOP_59_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 275.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 275.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 275.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 275.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 275.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 275.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Pipeline_PE_Compute' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Pipeline_PE_Compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 275.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_43_2' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_43_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 276.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Pipeline_VITIS_LOOP_48_3_VITIS_LOOP_51_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Pipeline_VITIS_LOOP_48_3_VITIS_LOOP_51_4' pipeline 'VITIS_LOOP_48_3_VITIS_LOOP_51_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Pipeline_VITIS_LOOP_48_3_VITIS_LOOP_51_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 277.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Pipeline_VITIS_LOOP_57_5_VITIS_LOOP_59_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Pipeline_VITIS_LOOP_57_5_VITIS_LOOP_59_6' pipeline 'VITIS_LOOP_57_5_VITIS_LOOP_59_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Pipeline_VITIS_LOOP_57_5_VITIS_LOOP_59_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 278.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_length' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/weight_array' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/node_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_data' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 281.500 MB.
INFO: [RTMG 210-278] Implementing memory 'vector_add_rerArray_buff_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO: [HLS 200-10] Analyzing design file 'test2/systolic.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/systolic.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.42 seconds. CPU system time: 4.65 seconds. Elapsed time: 8.63 seconds; current allocated memory: 207.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (test2/systolic.cpp:19:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.99 seconds; current allocated memory: 207.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 209.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 210.168 MB.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (test2/systolic.cpp:44) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_2' (test2/systolic.cpp:53) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_4' (test2/systolic.cpp:61) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3.1' in function 'rerArray' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_compute_col_proc' (test2/systolic.cpp:29) to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_input_batch_proc' (test2/systolic.cpp:38) to a process function for dataflow in function 'rerArray'.
WARNING: [HLS 200-805] An internal stream 'property_input' (test2/systolic.cpp:20:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input' (test2/systolic.cpp:21:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (test2/systolic.cpp:22:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'rerArray' (test2/systolic.cpp:12:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'rerArray_Loop_compute_col_proc2'
	 'rerArray_Loop_input_batch_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 234.227 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'input_property' (test2/systolic.cpp:41:22) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_weight' (test2/systolic.cpp:50:22) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_turn' (test2/systolic.cpp:38:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_3' (test2/systolic.cpp:59:35) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_batch' (test2/systolic.cpp:38:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_row' (test2/systolic.cpp:29:18) in function 'rerArray_Loop_compute_col_proc2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'compute_col' (test2/systolic.cpp:29:18) in function 'rerArray_Loop_compute_col_proc2'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (test2/systolic.cpp:63:32)
WARNING: [HLS 200-657] Generating channel property_input that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 302.141 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 302.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 302.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_property_VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_property_VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_weight_VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_weight_VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_61_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_3_VITIS_LOOP_61_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_3_VITIS_LOOP_61_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 305.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 305.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 305.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 305.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 305.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 305.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO: [HLS 200-10] Analyzing design file 'test2/systolic.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/systolic.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.13 seconds. CPU system time: 4.22 seconds. Elapsed time: 8.51 seconds; current allocated memory: 207.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (test2/systolic.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.89 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.25 seconds; current allocated memory: 207.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 209.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 210.207 MB.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (test2/systolic.cpp:45) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_2' (test2/systolic.cpp:54) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_4' (test2/systolic.cpp:62) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3.1' in function 'rerArray' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_compute_col_proc' (test2/systolic.cpp:30) to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_input_batch_proc' (test2/systolic.cpp:39) to a process function for dataflow in function 'rerArray'.
WARNING: [HLS 200-805] An internal stream 'property_input' (test2/systolic.cpp:21:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input' (test2/systolic.cpp:22:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (test2/systolic.cpp:23:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'rerArray' (test2/systolic.cpp:12:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'rerArray_Loop_compute_col_proc2'
	 'rerArray_Loop_input_batch_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 234.258 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'input_property' (test2/systolic.cpp:42:22) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_weight' (test2/systolic.cpp:51:22) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_turn' (test2/systolic.cpp:39:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_3' (test2/systolic.cpp:60:35) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_batch' (test2/systolic.cpp:39:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_row' (test2/systolic.cpp:30:18) in function 'rerArray_Loop_compute_col_proc2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'compute_col' (test2/systolic.cpp:30:18) in function 'rerArray_Loop_compute_col_proc2'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (test2/systolic.cpp:64:32)
WARNING: [HLS 200-657] Generating channel property_input that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 302.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 302.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 302.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_property_VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_property_VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_weight_VITIS_LOOP_54_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_weight_VITIS_LOOP_54_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_3_VITIS_LOOP_62_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_3_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 305.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 305.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 305.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 305.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 305.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 305.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 305.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./cgcn/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 PE/PE_Compute 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 697.938 MB.
INFO: [HLS 200-10] Analyzing design file 'cgcn/src/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (cgcn/src/test.cpp:18:44)
INFO: [HLS 200-10] Analyzing design file 'cgcn/src/systolic.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/code/vitiscode/cgcn/solution1/directives.tcl:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file cgcn/src/systolic.cpp
INFO: [HLS 200-10] Analyzing design file 'cgcn/src/buf.cpp' ... 
ERROR: [HLS 207-3430] redefinition of 'c_dim' (cgcn/src/buf.cpp:128:20)
INFO: [HLS 207-71] previous definition is here (cgcn/src/buf.cpp:30:20)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 28.538 seconds; current allocated memory: 1.738 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 6 seconds. Total elapsed time: 44.91 seconds; peak allocated memory: 699.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./cgcn/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 PE/PE_Compute 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Analyzing design file 'cgcn/src/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (cgcn/src/test.cpp:18:44)
INFO: [HLS 200-10] Analyzing design file 'cgcn/src/systolic.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/code/vitiscode/cgcn/solution1/directives.tcl:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file cgcn/src/systolic.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.134 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (cgcn/src/systolic.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'property_input': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-248] Applying array_partition to 'weight_input': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_0' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_1' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_2' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_3' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_4' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_5' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_6' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_7' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_8' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_9' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_10' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_11' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_12' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_13' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_14' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_15' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_16' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_17' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_18' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_19' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_20' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_21' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_22' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_23' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_24' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_25' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_26' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_27' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_28' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_29' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_30' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_31' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_0' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_1' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_2' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_3' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_4' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_5' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_6' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_7' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_8' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_9' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_10' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_11' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_12' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_13' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_14' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_15' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_16' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_17' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_18' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_19' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_20' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_21' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_22' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_23' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_24' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_25' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_26' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_27' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_28' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_29' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_30' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_31' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_0' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_1' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_2' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_3' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_4' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_5' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_6' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_7' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_8' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_9' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_10' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_11' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_12' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_13' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_14' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_15' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_16' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_17' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_18' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_19' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_20' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_21' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_22' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_23' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_24' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_25' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_26' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_27' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_28' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_29' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_30' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_31' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_0' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_1' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_2' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_3' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_4' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_5' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_6' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_7' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_8' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_9' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_10' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_11' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_12' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_13' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_14' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_15' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_16' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_17' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_18' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_19' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_20' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_21' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_22' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_23' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_24' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_25' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_26' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_27' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_28' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_29' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_30' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_31' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:25:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_0' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_1' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_2' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_3' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_4' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_5' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_6' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_7' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_8' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_9' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_10' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_11' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_12' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_13' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_14' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_15' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_16' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_17' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_18' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_19' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_20' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_21' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_22' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_23' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_24' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_25' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_26' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_27' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_28' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_29' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_30' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_31' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_0' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_1' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_2' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_3' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_4' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_5' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_6' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_7' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_8' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_9' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_10' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_11' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_12' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_13' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_14' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_15' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_16' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_17' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_18' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_19' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_20' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_21' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_22' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_23' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_24' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_25' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_26' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_27' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_28' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_29' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_30' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_31' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_0' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_1' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_2' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_3' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_4' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_5' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_6' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_7' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_8' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_9' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_10' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_11' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_12' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_13' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_14' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_15' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_16' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_17' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_18' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_19' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_20' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_21' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_22' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_23' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_24' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_25' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_26' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_27' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_28' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_29' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_30' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_31' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_0' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_1' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_2' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_3' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_4' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_5' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_6' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_7' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_8' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_9' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_10' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_11' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_12' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_13' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_14' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_15' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_16' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_17' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_18' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_19' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_20' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_21' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_22' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_23' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_24' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_25' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_26' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_27' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_28' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_29' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_30' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_31' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:26:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_0' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_1' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_2' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_3' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_4' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_5' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_6' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_7' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_8' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_9' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_10' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_11' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_12' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_13' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_14' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_15' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_16' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_17' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_18' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_19' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_20' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_21' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_22' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_23' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_24' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_25' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_26' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_27' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_28' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_29' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_30' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_31' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_0' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_1' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_2' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_3' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_4' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_5' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_6' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_7' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_8' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_9' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_10' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_11' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_12' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_13' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_14' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_15' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_16' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_17' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_18' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_19' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_20' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_21' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_22' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_23' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_24' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_25' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_26' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_27' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_28' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_29' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_30' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_31' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_0' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_1' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_2' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_3' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_4' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_5' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_6' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_7' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_8' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_9' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_10' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_11' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_12' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_13' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_14' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_15' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_16' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_17' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_18' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_19' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_20' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_21' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_22' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_23' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_24' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_25' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_26' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_27' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_28' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_29' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_30' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_31' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_0' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_1' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_2' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_3' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_4' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_5' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_6' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_7' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_8' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_9' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_10' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_11' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_12' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_13' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_14' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_15' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_16' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_17' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_18' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_19' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_20' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_21' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_22' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_23' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_24' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_25' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_26' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_27' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_28' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_29' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_30' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_31' with compact=bit mode in 32-bits (cgcn/src/systolic.cpp:27:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 32.609 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.546 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.385 seconds; current allocated memory: 1.371 GB.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (cgcn/src/systolic.cpp:9) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (cgcn/src/systolic.cpp:46) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (cgcn/src/systolic.cpp:57) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_4' (cgcn/src/systolic.cpp:63) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4.1' in function 'rerArray' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_compute_col_proc' (cgcn/src/systolic.cpp:33) to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_input_batch_proc' (cgcn/src/systolic.cpp:41) to a process function for dataflow in function 'rerArray'.
WARNING: [HLS 200-805] An internal stream 'property_input_0_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'rerArray' (cgcn/src/systolic.cpp:12:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'rerArray_Loop_compute_col_proc2'
	 'rerArray_Loop_input_batch_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 15 seconds. CPU system time: 2 seconds. Elapsed time: 54.01 seconds; current allocated memory: 1.371 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'input_property' (cgcn/src/systolic.cpp:43:16) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_turn_property' (cgcn/src/systolic.cpp:41:14) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_weight' (cgcn/src/systolic.cpp:55:16) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_turn_weight' (cgcn/src/systolic.cpp:53:14) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_3' (cgcn/src/systolic.cpp:62:31) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_batch' (cgcn/src/systolic.cpp:41:14) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_row' (cgcn/src/systolic.cpp:33:14) in function 'rerArray_Loop_compute_col_proc2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'compute_col' (cgcn/src/systolic.cpp:33:14) in function 'rerArray_Loop_compute_col_proc2'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (cgcn/src/systolic.cpp:64:24)
WARNING: [HLS 200-657] Generating channel weight_input_0_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_31 that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 11 seconds. CPU system time: 2 seconds. Elapsed time: 44.92 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.933 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.228 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.699 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.552 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.324 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_turn_property_input_property_VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_turn_property_input_property_VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.1 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.327 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_turn_weight_input_weight_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_turn_weight_input_weight_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.074 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.325 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_62_3_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_3_VITIS_LOOP_63_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_62_3_VITIS_LOOP_63_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.292 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.649 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.082 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.713 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.554 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.064 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.654 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.179 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.158 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.776 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 2 seconds. Elapsed time: 25.237 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI' pipeline 'input_turn_property_input_property_VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 14.626 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO' pipeline 'input_turn_weight_input_weight_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.307 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_62_3_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_62_3_VITIS_LOOP_63_4' pipeline 'VITIS_LOOP_62_3_VITIS_LOOP_63_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_62_3_VITIS_LOOP_63_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.137 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.083 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.529 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_length' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/weight_array' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/node_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_data' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.131 seconds; current allocated memory: 1.371 GB.
INFO: [RTMG 210-278] Implementing memory 'vector_add_rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_read_c_U(vector_add_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read1_c_U(vector_add_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'node_cnt_c_U(vector_add_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'featrue_length_c_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_size_c_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rerArray_Loop_input_batch_proc3_U0_U(vector_add_start_for_rerArray_Loop_input_batch_proc3_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 90 seconds. CPU system time: 21 seconds. Elapsed time: 230.624 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 15.061 seconds; current allocated memory: 1.371 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for vector_add.
INFO: [VLOG 209-307] Generating Verilog RTL for vector_add.
INFO: [HLS 200-789] **** Estimated Fmax: 141.84 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 177 seconds. CPU system time: 36 seconds. Elapsed time: 545.366 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 186 seconds. Total CPU system time: 39 seconds. Total elapsed time: 561.124 seconds; peak allocated memory: 1.371 GB.
