--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25382 paths analyzed, 1586 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.047ns.
--------------------------------------------------------------------------------
Slack:                  9.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.940ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.A1       net (fanout=42)       2.100   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.A        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X14Y8.B2       net (fanout=1)        0.543   gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.B1       net (fanout=16)       3.167   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd10-In
                                                       gamestates/M_gamestates_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      9.940ns (2.046ns logic, 7.894ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  10.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.835ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.D1       net (fanout=42)       2.092   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.D        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row641
    SLICE_X14Y8.B5       net (fanout=2)        0.446   gamestates/register/map/Mmux_next_row64
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.B1       net (fanout=16)       3.167   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd10-In
                                                       gamestates/M_gamestates_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      9.835ns (2.046ns logic, 7.789ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  10.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.829ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.B4       net (fanout=42)       2.118   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.B        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B6       net (fanout=1)        0.414   gamestates/register/map/Mmux_next_row22
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.B1       net (fanout=16)       3.167   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd10-In
                                                       gamestates/M_gamestates_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      9.829ns (2.046ns logic, 7.783ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  10.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.810ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.A1       net (fanout=42)       2.100   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.A        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X14Y8.B2       net (fanout=1)        0.543   gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.D3       net (fanout=16)       3.037   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd12-In5
                                                       gamestates/M_gamestates_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      9.810ns (2.046ns logic, 7.764ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  10.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.777ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.A1       net (fanout=42)       2.100   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.A        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X14Y8.B2       net (fanout=1)        0.543   gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.C3       net (fanout=16)       3.004   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd11-In
                                                       gamestates/M_gamestates_q_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      9.777ns (2.046ns logic, 7.731ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  10.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.D1       net (fanout=42)       2.092   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.D        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row641
    SLICE_X14Y8.B5       net (fanout=2)        0.446   gamestates/register/map/Mmux_next_row64
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.D3       net (fanout=16)       3.037   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd12-In5
                                                       gamestates/M_gamestates_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      9.705ns (2.046ns logic, 7.659ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  10.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.699ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.B4       net (fanout=42)       2.118   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.B        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B6       net (fanout=1)        0.414   gamestates/register/map/Mmux_next_row22
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.D3       net (fanout=16)       3.037   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd12-In5
                                                       gamestates/M_gamestates_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      9.699ns (2.046ns logic, 7.653ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  10.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.672ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.D1       net (fanout=42)       2.092   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.D        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row641
    SLICE_X14Y8.B5       net (fanout=2)        0.446   gamestates/register/map/Mmux_next_row64
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.C3       net (fanout=16)       3.004   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd11-In
                                                       gamestates/M_gamestates_q_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      9.672ns (2.046ns logic, 7.626ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  10.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.666ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.B4       net (fanout=42)       2.118   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.B        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B6       net (fanout=1)        0.414   gamestates/register/map/Mmux_next_row22
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.C3       net (fanout=16)       3.004   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd11-In
                                                       gamestates/M_gamestates_q_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      9.666ns (2.046ns logic, 7.620ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  10.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.562ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.A1       net (fanout=42)       2.100   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.A        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X14Y8.B2       net (fanout=1)        0.543   gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.A6       net (fanout=16)       2.789   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd9-In1
                                                       gamestates/M_gamestates_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      9.562ns (2.046ns logic, 7.516ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  10.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/M_set_q_0 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.553ns (Levels of Logic = 6)
  Clock Path Skew:      -0.049ns (0.636 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/M_set_q_0 to gamestates/M_gamestates_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.430   gamestates/M_set_q_0
                                                       gamestates/M_set_q_0
    SLICE_X15Y8.A3       net (fanout=24)       1.713   gamestates/M_set_q_0
    SLICE_X15Y8.A        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X14Y8.B2       net (fanout=1)        0.543   gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.B1       net (fanout=16)       3.167   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd10-In
                                                       gamestates/M_gamestates_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      9.553ns (2.046ns logic, 7.507ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  10.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_0 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.473ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_0 to gamestates/M_gamestates_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.AQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_0
    SLICE_X15Y8.B1       net (fanout=45)       1.762   gamestates/register/M_addr_q[0]
    SLICE_X15Y8.B        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B6       net (fanout=1)        0.414   gamestates/register/map/Mmux_next_row22
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.B1       net (fanout=16)       3.167   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd10-In
                                                       gamestates/M_gamestates_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      9.473ns (2.046ns logic, 7.427ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  10.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.457ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.D1       net (fanout=42)       2.092   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.D        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row641
    SLICE_X14Y8.B5       net (fanout=2)        0.446   gamestates/register/map/Mmux_next_row64
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.A6       net (fanout=16)       2.789   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd9-In1
                                                       gamestates/M_gamestates_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      9.457ns (2.046ns logic, 7.411ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  10.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.451ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.B4       net (fanout=42)       2.118   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.B        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B6       net (fanout=1)        0.414   gamestates/register/map/Mmux_next_row22
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.A6       net (fanout=16)       2.789   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd9-In1
                                                       gamestates/M_gamestates_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      9.451ns (2.046ns logic, 7.405ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  10.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.443ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X14Y8.D1       net (fanout=42)       2.109   gamestates/register/M_addr_q[1]
    SLICE_X14Y8.D        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row21
    SLICE_X14Y8.A4       net (fanout=1)        0.492   gamestates/register/map/Mmux_next_row2
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.B1       net (fanout=16)       3.167   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd10-In
                                                       gamestates/M_gamestates_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      9.443ns (1.787ns logic, 7.656ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  10.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/M_set_q_0 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.423ns (Levels of Logic = 6)
  Clock Path Skew:      -0.049ns (0.636 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/M_set_q_0 to gamestates/M_gamestates_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.430   gamestates/M_set_q_0
                                                       gamestates/M_set_q_0
    SLICE_X15Y8.A3       net (fanout=24)       1.713   gamestates/M_set_q_0
    SLICE_X15Y8.A        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X14Y8.B2       net (fanout=1)        0.543   gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.D3       net (fanout=16)       3.037   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd12-In5
                                                       gamestates/M_gamestates_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (2.046ns logic, 7.377ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  10.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.401ns (Levels of Logic = 6)
  Clock Path Skew:      -0.068ns (0.636 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_1 to gamestates/M_gamestates_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y6.AQ       Tcko                  0.430   M_levelReg_q_2
                                                       gamestates/register/M_levelReg_q_1
    SLICE_X15Y8.B2       net (fanout=50)       1.690   M_levelReg_q_1
    SLICE_X15Y8.B        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B6       net (fanout=1)        0.414   gamestates/register/map/Mmux_next_row22
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.B1       net (fanout=16)       3.167   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd10-In
                                                       gamestates/M_gamestates_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      9.401ns (2.046ns logic, 7.355ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  10.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_1_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.401ns (Levels of Logic = 6)
  Clock Path Skew:      -0.068ns (0.636 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_1_1 to gamestates/M_gamestates_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y6.AQ       Tcko                  0.476   gamestates/register/M_levelReg_q_1_1
                                                       gamestates/register/M_levelReg_q_1_1
    SLICE_X15Y8.A2       net (fanout=9)        1.515   gamestates/register/M_levelReg_q_1_1
    SLICE_X15Y8.A        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X14Y8.B2       net (fanout=1)        0.543   gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.B1       net (fanout=16)       3.167   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd10-In
                                                       gamestates/M_gamestates_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      9.401ns (2.092ns logic, 7.309ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  10.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_0 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.375ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_0 to gamestates/M_gamestates_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.AQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_0
    SLICE_X15Y8.D3       net (fanout=45)       1.632   gamestates/register/M_addr_q[0]
    SLICE_X15Y8.D        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row641
    SLICE_X14Y8.B5       net (fanout=2)        0.446   gamestates/register/map/Mmux_next_row64
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.B1       net (fanout=16)       3.167   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd10-In
                                                       gamestates/M_gamestates_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      9.375ns (2.046ns logic, 7.329ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  10.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/M_set_q_0 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.390ns (Levels of Logic = 6)
  Clock Path Skew:      -0.049ns (0.636 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/M_set_q_0 to gamestates/M_gamestates_q_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.430   gamestates/M_set_q_0
                                                       gamestates/M_set_q_0
    SLICE_X15Y8.A3       net (fanout=24)       1.713   gamestates/M_set_q_0
    SLICE_X15Y8.A        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X14Y8.B2       net (fanout=1)        0.543   gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.C3       net (fanout=16)       3.004   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd11-In
                                                       gamestates/M_gamestates_q_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      9.390ns (2.046ns logic, 7.344ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  10.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_0 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.343ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_0 to gamestates/M_gamestates_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.AQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_0
    SLICE_X15Y8.B1       net (fanout=45)       1.762   gamestates/register/M_addr_q[0]
    SLICE_X15Y8.B        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B6       net (fanout=1)        0.414   gamestates/register/map/Mmux_next_row22
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.D3       net (fanout=16)       3.037   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd12-In5
                                                       gamestates/M_gamestates_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      9.343ns (2.046ns logic, 7.297ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  10.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.313ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X14Y8.D1       net (fanout=42)       2.109   gamestates/register/M_addr_q[1]
    SLICE_X14Y8.D        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row21
    SLICE_X14Y8.A4       net (fanout=1)        0.492   gamestates/register/map/Mmux_next_row2
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.D3       net (fanout=16)       3.037   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd12-In5
                                                       gamestates/M_gamestates_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      9.313ns (1.787ns logic, 7.526ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  10.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_0 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.310ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_0 to gamestates/M_gamestates_q_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.AQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_0
    SLICE_X15Y8.B1       net (fanout=45)       1.762   gamestates/register/M_addr_q[0]
    SLICE_X15Y8.B        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B6       net (fanout=1)        0.414   gamestates/register/map/Mmux_next_row22
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.C3       net (fanout=16)       3.004   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd11-In
                                                       gamestates/M_gamestates_q_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      9.310ns (2.046ns logic, 7.264ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  10.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/M_set_q_0 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.331ns (Levels of Logic = 6)
  Clock Path Skew:      -0.049ns (0.636 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/M_set_q_0 to gamestates/M_gamestates_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.430   gamestates/M_set_q_0
                                                       gamestates/M_set_q_0
    SLICE_X15Y8.D5       net (fanout=24)       1.588   gamestates/M_set_q_0
    SLICE_X15Y8.D        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row641
    SLICE_X14Y8.B5       net (fanout=2)        0.446   gamestates/register/map/Mmux_next_row64
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.B1       net (fanout=16)       3.167   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd10-In
                                                       gamestates/M_gamestates_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      9.331ns (2.046ns logic, 7.285ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  10.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_3 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.294ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_3 to gamestates/M_gamestates_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.DQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_3
    SLICE_X15Y8.A5       net (fanout=42)       1.454   gamestates/register/M_addr_q[3]
    SLICE_X15Y8.A        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X14Y8.B2       net (fanout=1)        0.543   gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.B1       net (fanout=16)       3.167   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd10-In
                                                       gamestates/M_gamestates_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (2.046ns logic, 7.248ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  10.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.280ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X14Y8.D1       net (fanout=42)       2.109   gamestates/register/M_addr_q[1]
    SLICE_X14Y8.D        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row21
    SLICE_X14Y8.A4       net (fanout=1)        0.492   gamestates/register/map/Mmux_next_row2
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.C3       net (fanout=16)       3.004   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd11-In
                                                       gamestates/M_gamestates_q_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      9.280ns (1.787ns logic, 7.493ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  10.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.265ns (Levels of Logic = 6)
  Clock Path Skew:      -0.081ns (0.627 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.BQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_1
    SLICE_X15Y8.A1       net (fanout=42)       2.100   gamestates/register/M_addr_q[1]
    SLICE_X15Y8.A        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X14Y8.B2       net (fanout=1)        0.543   gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X9Y28.B4       net (fanout=16)       2.492   gamestates/M_levelReg_q_cst1
    SLICE_X9Y28.CLK      Tas                   0.373   M_gamestates_q_FSM_FFd6
                                                       gamestates/M_gamestates_q_FSM_FFd2-In
                                                       gamestates/M_gamestates_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.265ns (2.046ns logic, 7.219ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  10.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.271ns (Levels of Logic = 6)
  Clock Path Skew:      -0.068ns (0.636 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_1 to gamestates/M_gamestates_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y6.AQ       Tcko                  0.430   M_levelReg_q_2
                                                       gamestates/register/M_levelReg_q_1
    SLICE_X15Y8.B2       net (fanout=50)       1.690   M_levelReg_q_1
    SLICE_X15Y8.B        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B6       net (fanout=1)        0.414   gamestates/register/map/Mmux_next_row22
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.D3       net (fanout=16)       3.037   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd12-In5
                                                       gamestates/M_gamestates_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      9.271ns (2.046ns logic, 7.225ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  10.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_1_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.271ns (Levels of Logic = 6)
  Clock Path Skew:      -0.068ns (0.636 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_1_1 to gamestates/M_gamestates_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y6.AQ       Tcko                  0.476   gamestates/register/M_levelReg_q_1_1
                                                       gamestates/register/M_levelReg_q_1_1
    SLICE_X15Y8.A2       net (fanout=9)        1.515   gamestates/register/M_levelReg_q_1_1
    SLICE_X15Y8.A        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X14Y8.B2       net (fanout=1)        0.543   gamestates/register/map/Mmux_next_row23
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.D3       net (fanout=16)       3.037   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd12-In5
                                                       gamestates/M_gamestates_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      9.271ns (2.092ns logic, 7.179ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  10.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_3 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.257ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.636 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_3 to gamestates/M_gamestates_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.DQ        Tcko                  0.430   gamestates/register/M_addr_q[3]
                                                       gamestates/register/M_addr_q_3
    SLICE_X15Y8.D4       net (fanout=42)       1.514   gamestates/register/M_addr_q[3]
    SLICE_X15Y8.D        Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row641
    SLICE_X14Y8.B5       net (fanout=2)        0.446   gamestates/register/map/Mmux_next_row64
    SLICE_X14Y8.B        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X14Y8.A5       net (fanout=1)        0.196   gamestates/register/map/N160
    SLICE_X14Y8.A        Tilo                  0.235   M_lane1_q_4
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X15Y6.B2       net (fanout=2)        0.908   gamestates/register/M_register_out[1]
    SLICE_X15Y6.B        Tilo                  0.259   M_lane3_q_3
                                                       gamestates/register/M_levelReg_q_cst1_SW1
    SLICE_X12Y5.C1       net (fanout=1)        0.980   gamestates/register/N158
    SLICE_X12Y5.C        Tilo                  0.255   M_levelReg_q_0
                                                       gamestates/register/M_levelReg_q_cst1
    SLICE_X7Y29.B1       net (fanout=16)       3.167   gamestates/M_levelReg_q_cst1
    SLICE_X7Y29.CLK      Tas                   0.373   gamestates/M_gamestates_q_FSM_FFd12
                                                       gamestates/M_gamestates_q_FSM_FFd10-In
                                                       gamestates/M_gamestates_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      9.257ns (2.046ns logic, 7.211ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player2right_cond/M_sync_out/CLK
  Logical resource: bigbtn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player2right_cond/M_sync_out/CLK
  Logical resource: player2left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player2right_cond/M_sync_out/CLK
  Logical resource: player1left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player2right_cond/M_sync_out/CLK
  Logical resource: player1right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player2right_cond/M_sync_out/CLK
  Logical resource: player2right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[3]/CLK
  Logical resource: gamestates/M_counter_q_0/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[3]/CLK
  Logical resource: gamestates/M_counter_q_1/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[3]/CLK
  Logical resource: gamestates/M_counter_q_2/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[3]/CLK
  Logical resource: gamestates/M_counter_q_3/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[7]/CLK
  Logical resource: gamestates/M_counter_q_4/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[7]/CLK
  Logical resource: gamestates/M_counter_q_5/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[7]/CLK
  Logical resource: gamestates/M_counter_q_6/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[7]/CLK
  Logical resource: gamestates/M_counter_q_7/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[11]/CLK
  Logical resource: gamestates/M_counter_q_8/CK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[11]/CLK
  Logical resource: gamestates/M_counter_q_9/CK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[11]/CLK
  Logical resource: gamestates/M_counter_q_10/CK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[11]/CLK
  Logical resource: gamestates/M_counter_q_11/CK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[15]/CLK
  Logical resource: gamestates/M_counter_q_12/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[15]/CLK
  Logical resource: gamestates/M_counter_q_13/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[15]/CLK
  Logical resource: gamestates/M_counter_q_14/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[15]/CLK
  Logical resource: gamestates/M_counter_q_15/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[19]/CLK
  Logical resource: gamestates/M_counter_q_16/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[19]/CLK
  Logical resource: gamestates/M_counter_q_17/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[19]/CLK
  Logical resource: gamestates/M_counter_q_18/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[19]/CLK
  Logical resource: gamestates/M_counter_q_19/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[23]/CLK
  Logical resource: gamestates/M_counter_q_20/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[23]/CLK
  Logical resource: gamestates/M_counter_q_21/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[23]/CLK
  Logical resource: gamestates/M_counter_q_22/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gamestates/M_counter_q[23]/CLK
  Logical resource: gamestates/M_counter_q_23/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.047|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 25382 paths, 0 nets, and 2040 connections

Design statistics:
   Minimum period:  10.047ns{1}   (Maximum frequency:  99.532MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 06 04:31:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4559 MB



