{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466894479499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466894479501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 19:41:19 2016 " "Processing started: Sat Jun 25 19:41:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466894479501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466894479501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo_make_map -c demo_make_map " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo_make_map -c demo_make_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466894479501 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466894479707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_make_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_make_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_make_map-Behavior " "Found design unit 1: demo_make_map-Behavior" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466894480188 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_make_map " "Found entity 1: demo_make_map" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466894480188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466894480188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/snake_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/snake_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snake_pack " "Found design unit 1: snake_pack" {  } { { "../src/snake_lib/snake_pack.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/snake_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466894480189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466894480189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_make_map " "Elaborating entity \"demo_make_map\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466894480247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snake_body demo_make_map.vhd(20) " "Verilog HDL or VHDL warning at demo_make_map.vhd(20): object \"snake_body\" assigned a value but never read" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466894480250 "|demo_make_map"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd 2 1 " "Using design file /home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 make_map-Behavior " "Found design unit 1: make_map-Behavior" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466894480280 ""} { "Info" "ISGN_ENTITY_NAME" "1 make_map " "Found entity 1: make_map" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466894480280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1466894480280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "make_map make_map:make_map1 " "Elaborating entity \"make_map\" for hierarchy \"make_map:make_map1\"" {  } { { "demo_make_map.vhd" "make_map1" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466894480282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oldsize make_map.vhd(44) " "Verilog HDL or VHDL warning at make_map.vhd(44): object \"oldsize\" assigned a value but never read" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466894480285 "|demo_make_map|make_map:make_map1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "snake make_map.vhd(71) " "VHDL Process Statement warning at make_map.vhd(71): signal \"snake\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1466894480289 "|demo_make_map|make_map:make_map1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "snake_size make_map.vhd(71) " "VHDL Process Statement warning at make_map.vhd(71): signal \"snake_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1466894480289 "|demo_make_map|make_map:make_map1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "snake make_map.vhd(72) " "VHDL Process Statement warning at make_map.vhd(72): signal \"snake\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1466894480289 "|demo_make_map|make_map:make_map1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "snake_size make_map.vhd(72) " "VHDL Process Statement warning at make_map.vhd(72): signal \"snake_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1466894480289 "|demo_make_map|make_map:make_map1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "snake make_map.vhd(52) " "VHDL Process Statement warning at make_map.vhd(52): inferring latch(es) for signal or variable \"snake\", which holds its previous value in one or more paths through the process" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1466894480384 "|demo_make_map|make_map:make_map1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake\[100\]\[0\] make_map.vhd(52) " "Inferred latch for \"snake\[100\]\[0\]\" at make_map.vhd(52)" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466894480609 "|demo_make_map|make_map:make_map1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake\[100\]\[1\] make_map.vhd(52) " "Inferred latch for \"snake\[100\]\[1\]\" at make_map.vhd(52)" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466894480609 "|demo_make_map|make_map:make_map1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake\[100\]\[2\] make_map.vhd(52) " "Inferred latch for \"snake\[100\]\[2\]\" at make_map.vhd(52)" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466894480609 "|demo_make_map|make_map:make_map1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake\[100\]\[3\] make_map.vhd(52) " "Inferred latch for \"snake\[100\]\[3\]\" at make_map.vhd(52)" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466894480609 "|demo_make_map|make_map:make_map1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake\[100\]\[4\] make_map.vhd(52) " "Inferred latch for \"snake\[100\]\[4\]\" at make_map.vhd(52)" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466894480610 "|demo_make_map|make_map:make_map1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake\[100\]\[5\] make_map.vhd(52) " "Inferred latch for \"snake\[100\]\[5\]\" at make_map.vhd(52)" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466894480610 "|demo_make_map|make_map:make_map1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake\[100\]\[6\] make_map.vhd(52) " "Inferred latch for \"snake\[100\]\[6\]\" at make_map.vhd(52)" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466894480610 "|demo_make_map|make_map:make_map1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake\[100\]\[7\] make_map.vhd(52) " "Inferred latch for \"snake\[100\]\[7\]\" at make_map.vhd(52)" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466894480610 "|demo_make_map|make_map:make_map1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake\[100\]\[8\] make_map.vhd(52) " "Inferred latch for \"snake\[100\]\[8\]\" at make_map.vhd(52)" {  } { { "make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/src/snake_lib/make_map.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466894480610 "|demo_make_map|make_map:make_map1"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466894482382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482382 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482432 "|demo_make_map|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482432 "|demo_make_map|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eaten " "No output dependent on input pin \"eaten\"" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482432 "|demo_make_map|eaten"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "snake_size\[0\] " "No output dependent on input pin \"snake_size\[0\]\"" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482432 "|demo_make_map|snake_size[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "snake_size\[1\] " "No output dependent on input pin \"snake_size\[1\]\"" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482432 "|demo_make_map|snake_size[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "snake_size\[2\] " "No output dependent on input pin \"snake_size\[2\]\"" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482432 "|demo_make_map|snake_size[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "snake_size\[3\] " "No output dependent on input pin \"snake_size\[3\]\"" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482432 "|demo_make_map|snake_size[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "snake_size\[4\] " "No output dependent on input pin \"snake_size\[4\]\"" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482432 "|demo_make_map|snake_size[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "snake_size\[5\] " "No output dependent on input pin \"snake_size\[5\]\"" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482432 "|demo_make_map|snake_size[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "snake_size\[6\] " "No output dependent on input pin \"snake_size\[6\]\"" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482432 "|demo_make_map|snake_size[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[0\] " "No output dependent on input pin \"dir\[0\]\"" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482432 "|demo_make_map|dir[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[1\] " "No output dependent on input pin \"dir\[1\]\"" {  } { { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466894482432 "|demo_make_map|dir[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1466894482432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466894482433 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466894482433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466894482433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466894482442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 19:41:22 2016 " "Processing ended: Sat Jun 25 19:41:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466894482442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466894482442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466894482442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466894482442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466894484249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466894484250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 19:41:23 2016 " "Processing started: Sat Jun 25 19:41:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466894484250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1466894484250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off demo_make_map -c demo_make_map " "Command: quartus_fit --read_settings_files=off --write_settings_files=off demo_make_map -c demo_make_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1466894484250 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1466894484276 ""}
{ "Info" "0" "" "Project  = demo_make_map" {  } {  } 0 0 "Project  = demo_make_map" 0 0 "Fitter" 0 0 1466894484277 ""}
{ "Info" "0" "" "Revision = demo_make_map" {  } {  } 0 0 "Revision = demo_make_map" 0 0 "Fitter" 0 0 1466894484277 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1466894484375 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "demo_make_map EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"demo_make_map\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466894484379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466894484403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466894484403 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466894484586 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1466894484597 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466894484942 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466894484942 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466894484942 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466894484942 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466894484950 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466894484950 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466894484950 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1466894484950 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { clock } } } { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 12 0 0 } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466894484992 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { reset } } } { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 13 0 0 } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466894484992 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eaten " "Pin eaten not assigned to an exact location on the device" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { eaten } } } { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 14 0 0 } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { eaten } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466894484992 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "snake_size\[0\] " "Pin snake_size\[0\] not assigned to an exact location on the device" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { snake_size[0] } } } { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { snake_size[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466894484992 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "snake_size\[1\] " "Pin snake_size\[1\] not assigned to an exact location on the device" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { snake_size[1] } } } { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { snake_size[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466894484992 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "snake_size\[2\] " "Pin snake_size\[2\] not assigned to an exact location on the device" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { snake_size[2] } } } { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { snake_size[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466894484992 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "snake_size\[3\] " "Pin snake_size\[3\] not assigned to an exact location on the device" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { snake_size[3] } } } { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { snake_size[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466894484992 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "snake_size\[4\] " "Pin snake_size\[4\] not assigned to an exact location on the device" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { snake_size[4] } } } { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { snake_size[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466894484992 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "snake_size\[5\] " "Pin snake_size\[5\] not assigned to an exact location on the device" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { snake_size[5] } } } { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { snake_size[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466894484992 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "snake_size\[6\] " "Pin snake_size\[6\] not assigned to an exact location on the device" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { snake_size[6] } } } { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 15 0 0 } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { snake_size[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466894484992 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dir\[0\] " "Pin dir\[0\] not assigned to an exact location on the device" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { dir[0] } } } { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 16 0 0 } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466894484992 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dir\[1\] " "Pin dir\[1\] not assigned to an exact location on the device" {  } { { "/home/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/altera/quartus/linux64/pin_planner.ppl" { dir[1] } } } { "demo_make_map.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/demo_make_map.vhd" 16 0 0 } } { "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1466894484992 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1466894484992 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "demo_make_map.sdc " "Synopsys Design Constraints File file not found: 'demo_make_map.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1466894485086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1466894485086 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1466894485087 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1466894485089 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1466894485089 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1466894485092 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466894485092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466894485092 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466894485094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466894485094 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1466894485094 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1466894485094 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1466894485094 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1466894485095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1466894485095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1466894485095 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 12 0 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 12 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1466894485097 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1466894485097 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1466894485097 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466894485098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466894485098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466894485098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466894485098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466894485098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466894485098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466894485098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1466894485098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1466894485098 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1466894485098 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466894485104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1466894485884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466894485945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1466894485954 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1466894486106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466894486106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1466894486153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1466894486628 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1466894486628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466894486680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1466894486682 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1466894486682 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1466894486682 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1466894486688 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466894486692 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466894486770 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466894486777 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466894486846 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466894487111 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1466894487130 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/output_files/demo_make_map.fit.smsg " "Generated suppressed messages file /home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/output_files/demo_make_map.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1466894487186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466894487258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 19:41:27 2016 " "Processing ended: Sat Jun 25 19:41:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466894487258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466894487258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466894487258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466894487258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1466894489049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466894489050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 19:41:28 2016 " "Processing started: Sat Jun 25 19:41:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466894489050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1466894489050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off demo_make_map -c demo_make_map " "Command: quartus_asm --read_settings_files=off --write_settings_files=off demo_make_map -c demo_make_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1466894489051 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1466894489924 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1466894489959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466894490269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 19:41:30 2016 " "Processing ended: Sat Jun 25 19:41:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466894490269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466894490269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466894490269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1466894490269 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1466894490520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1466894491902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466894491903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 19:41:31 2016 " "Processing started: Sat Jun 25 19:41:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466894491903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466894491903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta demo_make_map -c demo_make_map " "Command: quartus_sta demo_make_map -c demo_make_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466894491904 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1466894491931 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466894492057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1466894492080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1466894492080 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "demo_make_map.sdc " "Synopsys Design Constraints File file not found: 'demo_make_map.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1466894492136 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1466894492137 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1466894492137 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1466894492138 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1466894492139 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1466894492143 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1466894492144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466894492145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466894492146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466894492147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466894492147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466894492148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466894492148 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1466894492151 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1466894492152 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1466894492157 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1466894492158 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1466894492158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466894492158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466894492159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466894492159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466894492160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466894492160 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1466894492161 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1466894492167 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1466894492167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466894492181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 19:41:32 2016 " "Processing ended: Sat Jun 25 19:41:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466894492181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466894492181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466894492181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466894492181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466894494711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466894494712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 19:41:34 2016 " "Processing started: Sat Jun 25 19:41:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466894494712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466894494712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off demo_make_map -c demo_make_map " "Command: quartus_eda --read_settings_files=off --write_settings_files=off demo_make_map -c demo_make_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466894494713 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "demo_make_map.vho\", \"demo_make_map_fast.vho demo_make_map_vhd.sdo demo_make_map_vhd_fast.sdo /home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/simulation/modelsim/ simulation " "Generated files \"demo_make_map.vho\", \"demo_make_map_fast.vho\", \"demo_make_map_vhd.sdo\" and \"demo_make_map_vhd_fast.sdo\" in directory \"/home/laurocruz/Documents/MC613/snakes_vhdl/demo_make_map/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1466894494948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "800 " "Peak virtual memory: 800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466894494986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 19:41:34 2016 " "Processing ended: Sat Jun 25 19:41:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466894494986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466894494986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466894494986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466894494986 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466894495055 ""}
