
STM32_F103_PS2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000211c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08002228  08002228  00003228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800239c  0800239c  00004038  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800239c  0800239c  00004038  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800239c  0800239c  00004038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800239c  0800239c  0000339c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080023a0  080023a0  000033a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000038  20000000  080023a4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000094  20000038  080023dc  00004038  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  080023dc  000040cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004038  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007c96  00000000  00000000  00004061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000178d  00000000  00000000  0000bcf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000990  00000000  00000000  0000d488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000075a  00000000  00000000  0000de18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a13  00000000  00000000  0000e572  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa43  00000000  00000000  00024f85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000845e8  00000000  00000000  0002f9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b3fb0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026f4  00000000  00000000  000b3ff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000b66e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000038 	.word	0x20000038
 8000128:	00000000 	.word	0x00000000
 800012c:	08002210 	.word	0x08002210

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000003c 	.word	0x2000003c
 8000148:	08002210 	.word	0x08002210

0800014c <Keyboard_Init>:
static unsigned char EN = 1;         // for enabling/disabling keyscanning
static unsigned char REPEAT_RATE = 50;   // for the rate at which a keycode is repeated (1000 / REPEAT_RATE * 10 hertz or cps)
static unsigned char REPEAT_DELAY = 100; // for delay before a pressed key starts repeating (REPEAT_DELAY * 10 milliseconds)
static unsigned char ELAPSED_TIME = 0;   // for counting intervals of 10ms created by Timer 2 to keep track of when to repeat keycodes

void Keyboard_Init(Keyboard_HandleTypeDef *key, GPIO_TypeDef *column_port, GPIO_TypeDef *row_port, uint8_t column, uint8_t row) {
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
 8000158:	70fb      	strb	r3, [r7, #3]
	key->column_port = column_port;
 800015a:	68fb      	ldr	r3, [r7, #12]
 800015c:	68ba      	ldr	r2, [r7, #8]
 800015e:	605a      	str	r2, [r3, #4]
	key->row_port = row_port;
 8000160:	68fb      	ldr	r3, [r7, #12]
 8000162:	687a      	ldr	r2, [r7, #4]
 8000164:	601a      	str	r2, [r3, #0]
	key->row_size = row;
 8000166:	68fb      	ldr	r3, [r7, #12]
 8000168:	7e3a      	ldrb	r2, [r7, #24]
 800016a:	721a      	strb	r2, [r3, #8]
	key->column_size = column;
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	78fa      	ldrb	r2, [r7, #3]
 8000170:	725a      	strb	r2, [r3, #9]
}
 8000172:	bf00      	nop
 8000174:	3714      	adds	r7, #20
 8000176:	46bd      	mov	sp, r7
 8000178:	bc80      	pop	{r7}
 800017a:	4770      	bx	lr

0800017c <Send_Code>:

void Send_Code(PS2_HandleTypeDef *ps2, uint32_t keycode, uint8_t keyState) {
 800017c:	b580      	push	{r7, lr}
 800017e:	b084      	sub	sp, #16
 8000180:	af00      	add	r7, sp, #0
 8000182:	60f8      	str	r0, [r7, #12]
 8000184:	60b9      	str	r1, [r7, #8]
 8000186:	4613      	mov	r3, r2
 8000188:	71fb      	strb	r3, [r7, #7]
	if( keyState ){
 800018a:	79fb      	ldrb	r3, [r7, #7]
 800018c:	2b00      	cmp	r3, #0
 800018e:	d020      	beq.n	80001d2 <Send_Code+0x56>
		// check if extended code
		if( (keycode & 0xff0000) == 0xe00000 ){
 8000190:	68bb      	ldr	r3, [r7, #8]
 8000192:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000196:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800019a:	d111      	bne.n	80001c0 <Send_Code+0x44>
			// transmit extension, then keycode
			PS2_Transmit(ps2, EXT);
 800019c:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 80001a0:	68f8      	ldr	r0, [r7, #12]
 80001a2:	f000 fd1a 	bl	8000bda <PS2_Transmit>
			delay_us(BREAK); // BREAK period between code and extension/state transmission
 80001a6:	f44f 70a8 	mov.w	r0, #336	@ 0x150
 80001aa:	f000 fcdf 	bl	8000b6c <delay_us>
			PS2_Transmit(ps2, keycode);
 80001ae:	68b9      	ldr	r1, [r7, #8]
 80001b0:	68f8      	ldr	r0, [r7, #12]
 80001b2:	f000 fd12 	bl	8000bda <PS2_Transmit>
			delay_us(BREAK);
 80001b6:	f44f 70a8 	mov.w	r0, #336	@ 0x150
 80001ba:	f000 fcd7 	bl	8000b6c <delay_us>
			delay_us(BREAK);
			PS2_Transmit(ps2, keycode);
			delay_us(BREAK);
		}
	}
}
 80001be:	e03a      	b.n	8000236 <Send_Code+0xba>
			PS2_Transmit(ps2, keycode);
 80001c0:	68b9      	ldr	r1, [r7, #8]
 80001c2:	68f8      	ldr	r0, [r7, #12]
 80001c4:	f000 fd09 	bl	8000bda <PS2_Transmit>
			delay_us(BREAK);
 80001c8:	f44f 70a8 	mov.w	r0, #336	@ 0x150
 80001cc:	f000 fcce 	bl	8000b6c <delay_us>
}
 80001d0:	e031      	b.n	8000236 <Send_Code+0xba>
		if( (keycode & 0xff0000) == 0xe00000 ){
 80001d2:	68bb      	ldr	r3, [r7, #8]
 80001d4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80001d8:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 80001dc:	d11a      	bne.n	8000214 <Send_Code+0x98>
			PS2_Transmit(ps2, EXT);
 80001de:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 80001e2:	68f8      	ldr	r0, [r7, #12]
 80001e4:	f000 fcf9 	bl	8000bda <PS2_Transmit>
			delay_us(BREAK);
 80001e8:	f44f 70a8 	mov.w	r0, #336	@ 0x150
 80001ec:	f000 fcbe 	bl	8000b6c <delay_us>
			PS2_Transmit(ps2, REL);
 80001f0:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 80001f4:	68f8      	ldr	r0, [r7, #12]
 80001f6:	f000 fcf0 	bl	8000bda <PS2_Transmit>
			delay_us(BREAK);
 80001fa:	f44f 70a8 	mov.w	r0, #336	@ 0x150
 80001fe:	f000 fcb5 	bl	8000b6c <delay_us>
			PS2_Transmit(ps2, keycode);
 8000202:	68b9      	ldr	r1, [r7, #8]
 8000204:	68f8      	ldr	r0, [r7, #12]
 8000206:	f000 fce8 	bl	8000bda <PS2_Transmit>
			delay_us(BREAK);
 800020a:	f44f 70a8 	mov.w	r0, #336	@ 0x150
 800020e:	f000 fcad 	bl	8000b6c <delay_us>
}
 8000212:	e010      	b.n	8000236 <Send_Code+0xba>
			PS2_Transmit(ps2, REL);
 8000214:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8000218:	68f8      	ldr	r0, [r7, #12]
 800021a:	f000 fcde 	bl	8000bda <PS2_Transmit>
			delay_us(BREAK);
 800021e:	f44f 70a8 	mov.w	r0, #336	@ 0x150
 8000222:	f000 fca3 	bl	8000b6c <delay_us>
			PS2_Transmit(ps2, keycode);
 8000226:	68b9      	ldr	r1, [r7, #8]
 8000228:	68f8      	ldr	r0, [r7, #12]
 800022a:	f000 fcd6 	bl	8000bda <PS2_Transmit>
			delay_us(BREAK);
 800022e:	f44f 70a8 	mov.w	r0, #336	@ 0x150
 8000232:	f000 fc9b 	bl	8000b6c <delay_us>
}
 8000236:	bf00      	nop
 8000238:	3710      	adds	r7, #16
 800023a:	46bd      	mov	sp, r7
 800023c:	bd80      	pop	{r7, pc}
	...

08000240 <Follow_Command>:

void Follow_Command(PS2_HandleTypeDef *ps2, uint32_t command) {
 8000240:	b580      	push	{r7, lr}
 8000242:	b084      	sub	sp, #16
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
 8000248:	6039      	str	r1, [r7, #0]
	command &= 0xff; // truncates command for below switch statement
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	b2db      	uxtb	r3, r3
 800024e:	603b      	str	r3, [r7, #0]
    uint32_t arg; // for receiving bytes back from the host when necessary
    switch( command ){
 8000250:	683b      	ldr	r3, [r7, #0]
 8000252:	3bed      	subs	r3, #237	@ 0xed
 8000254:	2b12      	cmp	r3, #18
 8000256:	f200 8128 	bhi.w	80004aa <Follow_Command+0x26a>
 800025a:	a201      	add	r2, pc, #4	@ (adr r2, 8000260 <Follow_Command+0x20>)
 800025c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000260:	080002ad 	.word	0x080002ad
 8000264:	080002ef 	.word	0x080002ef
 8000268:	080004ab 	.word	0x080004ab
 800026c:	080002fb 	.word	0x080002fb
 8000270:	080004ab 	.word	0x080004ab
 8000274:	08000331 	.word	0x08000331
 8000278:	08000359 	.word	0x08000359
 800027c:	08000423 	.word	0x08000423
 8000280:	08000435 	.word	0x08000435
 8000284:	0800047d 	.word	0x0800047d
 8000288:	0800047d 	.word	0x0800047d
 800028c:	0800047d 	.word	0x0800047d
 8000290:	0800047d 	.word	0x0800047d
 8000294:	0800047d 	.word	0x0800047d
 8000298:	08000489 	.word	0x08000489
 800029c:	08000489 	.word	0x08000489
 80002a0:	08000489 	.word	0x08000489
 80002a4:	08000447 	.word	0x08000447
 80002a8:	0800045f 	.word	0x0800045f
        case 0xed: // set LEDs
        	PS2_Transmit(ps2, ACK);      // acknowledge
 80002ac:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 80002b0:	6878      	ldr	r0, [r7, #4]
 80002b2:	f000 fc92 	bl	8000bda <PS2_Transmit>
            PS2_Receive(ps2, &arg);    // read argument byte from host
 80002b6:	f107 030c 	add.w	r3, r7, #12
 80002ba:	4619      	mov	r1, r3
 80002bc:	6878      	ldr	r0, [r7, #4]
 80002be:	f000 fcd5 	bl	8000c6c <PS2_Receive>
            PS2_Transmit(ps2, ACK);      // acknowledge
 80002c2:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 80002c6:	6878      	ldr	r0, [r7, #4]
 80002c8:	f000 fc87 	bl	8000bda <PS2_Transmit>
            // check state of CapsLock LED (bit 2), the only "lock-key" present on version 1.0 of this keyboard
            if( (arg & 0x04) ){
 80002cc:	68fb      	ldr	r3, [r7, #12]
 80002ce:	f003 0304 	and.w	r3, r3, #4
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d005      	beq.n	80002e2 <Follow_Command+0xa2>
                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // set CapsLock LED
 80002d6:	2201      	movs	r2, #1
 80002d8:	2101      	movs	r1, #1
 80002da:	4879      	ldr	r0, [pc, #484]	@ (80004c0 <Follow_Command+0x280>)
 80002dc:	f001 f8b1 	bl	8001442 <HAL_GPIO_WritePin>
            }else{
            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // clear CapsLock LED // 1111 0111
            }// other LEDs would be: bit 0 == ScrollLock, bit 1 == NumberLock, bit 3 == International purposes (unused in US KBs)
            break;
 80002e0:	e0ea      	b.n	80004b8 <Follow_Command+0x278>
            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // clear CapsLock LED // 1111 0111
 80002e2:	2200      	movs	r2, #0
 80002e4:	2101      	movs	r1, #1
 80002e6:	4876      	ldr	r0, [pc, #472]	@ (80004c0 <Follow_Command+0x280>)
 80002e8:	f001 f8ab 	bl	8001442 <HAL_GPIO_WritePin>
            break;
 80002ec:	e0e4      	b.n	80004b8 <Follow_Command+0x278>
        case 0xee: // echo
        	PS2_Transmit(ps2, 0x03ee);   // respond to host with an echo back
 80002ee:	f240 31ee 	movw	r1, #1006	@ 0x3ee
 80002f2:	6878      	ldr	r0, [r7, #4]
 80002f4:	f000 fc71 	bl	8000bda <PS2_Transmit>
            break;
 80002f8:	e0de      	b.n	80004b8 <Follow_Command+0x278>
        case 0xf0: // scan code set
        	PS2_Transmit(ps2, ACK);      // acknowledge
 80002fa:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 80002fe:	6878      	ldr	r0, [r7, #4]
 8000300:	f000 fc6b 	bl	8000bda <PS2_Transmit>
            PS2_Receive(ps2, &arg);    // read argument byte from host
 8000304:	f107 030c 	add.w	r3, r7, #12
 8000308:	4619      	mov	r1, r3
 800030a:	6878      	ldr	r0, [r7, #4]
 800030c:	f000 fcae 	bl	8000c6c <PS2_Receive>
            PS2_Transmit(ps2, ACK);      // acknowledge
 8000310:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000314:	6878      	ldr	r0, [r7, #4]
 8000316:	f000 fc60 	bl	8000bda <PS2_Transmit>
            // if the argument received is 0, respond with current scan code set (which is 0x02)
            if( !(arg & 0xff) )
 800031a:	68fb      	ldr	r3, [r7, #12]
 800031c:	b2db      	uxtb	r3, r3
 800031e:	2b00      	cmp	r3, #0
 8000320:	f040 80c9 	bne.w	80004b6 <Follow_Command+0x276>
            	PS2_Transmit(ps2, 0x0341); // respond with scan code set (firmware is hardcoded as always Set 2 or code 0x41)
 8000324:	f240 3141 	movw	r1, #833	@ 0x341
 8000328:	6878      	ldr	r0, [r7, #4]
 800032a:	f000 fc56 	bl	8000bda <PS2_Transmit>
            break;
 800032e:	e0c2      	b.n	80004b6 <Follow_Command+0x276>
        case 0xf2: // read ID
            // respond with device id of 0xab83 (host appears to sometimes disregard the second/low byte, although this may only be due to having seperate ports for KB and mouse)
        	PS2_Transmit(ps2, ACK);      // acknowledge
 8000330:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000334:	6878      	ldr	r0, [r7, #4]
 8000336:	f000 fc50 	bl	8000bda <PS2_Transmit>
        	PS2_Transmit(ps2, 0x02ab);
 800033a:	f240 21ab 	movw	r1, #683	@ 0x2ab
 800033e:	6878      	ldr	r0, [r7, #4]
 8000340:	f000 fc4b 	bl	8000bda <PS2_Transmit>
            delay_us(BREAK);    // brief delay to ensure reception
 8000344:	f44f 70a8 	mov.w	r0, #336	@ 0x150
 8000348:	f000 fc10 	bl	8000b6c <delay_us>
            PS2_Transmit(ps2, 0x0283);
 800034c:	f240 2183 	movw	r1, #643	@ 0x283
 8000350:	6878      	ldr	r0, [r7, #4]
 8000352:	f000 fc42 	bl	8000bda <PS2_Transmit>
            break;
 8000356:	e0af      	b.n	80004b8 <Follow_Command+0x278>
        case 0xf3: // set typematic delay / auto-repeat rate of keycodes
        	PS2_Transmit(ps2, ACK);      // acknowledge
 8000358:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 800035c:	6878      	ldr	r0, [r7, #4]
 800035e:	f000 fc3c 	bl	8000bda <PS2_Transmit>
            PS2_Receive(ps2, &arg);    // read the argument from host
 8000362:	f107 030c 	add.w	r3, r7, #12
 8000366:	4619      	mov	r1, r3
 8000368:	6878      	ldr	r0, [r7, #4]
 800036a:	f000 fc7f 	bl	8000c6c <PS2_Receive>
            PS2_Transmit(ps2, ACK);      // acknowledge
 800036e:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000372:	6878      	ldr	r0, [r7, #4]
 8000374:	f000 fc31 	bl	8000bda <PS2_Transmit>
            // set requested repeat rate (bits 0-4 of arg, 000X-XXXX) // (1000 / REPEAT_RATE * 10) cps
            if( (arg & 0x1f) >= 0x18 && (arg & 0x1f) <= 0x1f )
 8000378:	68fb      	ldr	r3, [r7, #12]
 800037a:	f003 031f 	and.w	r3, r3, #31
 800037e:	2b17      	cmp	r3, #23
 8000380:	d903      	bls.n	800038a <Follow_Command+0x14a>
                REPEAT_RATE = 50; // 2 cps
 8000382:	4b50      	ldr	r3, [pc, #320]	@ (80004c4 <Follow_Command+0x284>)
 8000384:	2232      	movs	r2, #50	@ 0x32
 8000386:	701a      	strb	r2, [r3, #0]
 8000388:	e02c      	b.n	80003e4 <Follow_Command+0x1a4>
            else if( (arg & 0x1f) >= 0x10 && (arg & 0x1f) <= 0x17 )
 800038a:	68fb      	ldr	r3, [r7, #12]
 800038c:	f003 0310 	and.w	r3, r3, #16
 8000390:	2b00      	cmp	r3, #0
 8000392:	d008      	beq.n	80003a6 <Follow_Command+0x166>
 8000394:	68fb      	ldr	r3, [r7, #12]
 8000396:	f003 031f 	and.w	r3, r3, #31
 800039a:	2b17      	cmp	r3, #23
 800039c:	d803      	bhi.n	80003a6 <Follow_Command+0x166>
                REPEAT_RATE = 25; // 4 cps
 800039e:	4b49      	ldr	r3, [pc, #292]	@ (80004c4 <Follow_Command+0x284>)
 80003a0:	2219      	movs	r2, #25
 80003a2:	701a      	strb	r2, [r3, #0]
 80003a4:	e01e      	b.n	80003e4 <Follow_Command+0x1a4>
            else if( (arg & 0x1f) >= 0x08 && (arg & 0x1f) <= 0x0f )
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	f003 0318 	and.w	r3, r3, #24
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d008      	beq.n	80003c2 <Follow_Command+0x182>
 80003b0:	68fb      	ldr	r3, [r7, #12]
 80003b2:	f003 0310 	and.w	r3, r3, #16
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d103      	bne.n	80003c2 <Follow_Command+0x182>
                REPEAT_RATE = 12; // 8.3 cps
 80003ba:	4b42      	ldr	r3, [pc, #264]	@ (80004c4 <Follow_Command+0x284>)
 80003bc:	220c      	movs	r2, #12
 80003be:	701a      	strb	r2, [r3, #0]
 80003c0:	e010      	b.n	80003e4 <Follow_Command+0x1a4>
            else if( (arg & 0x1f) >= 0x04 && (arg & 0x1f) <= 0x07 )
 80003c2:	68fb      	ldr	r3, [r7, #12]
 80003c4:	f003 031c 	and.w	r3, r3, #28
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d008      	beq.n	80003de <Follow_Command+0x19e>
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	f003 0318 	and.w	r3, r3, #24
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d103      	bne.n	80003de <Follow_Command+0x19e>
                REPEAT_RATE = 6; // 16.6 cps
 80003d6:	4b3b      	ldr	r3, [pc, #236]	@ (80004c4 <Follow_Command+0x284>)
 80003d8:	2206      	movs	r2, #6
 80003da:	701a      	strb	r2, [r3, #0]
 80003dc:	e002      	b.n	80003e4 <Follow_Command+0x1a4>
            else
                REPEAT_RATE = 3; // 33.3 cps
 80003de:	4b39      	ldr	r3, [pc, #228]	@ (80004c4 <Follow_Command+0x284>)
 80003e0:	2203      	movs	r2, #3
 80003e2:	701a      	strb	r2, [r3, #0]
            // set the requested delay before keys repeat (bits 5-6 of arg, 0XX0-0000) // (REPEAT_DELAY * 10) milliseconds
            if( (arg & 0x60) == 0x20 )      // 0x01
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80003ea:	2b20      	cmp	r3, #32
 80003ec:	d103      	bne.n	80003f6 <Follow_Command+0x1b6>
                REPEAT_DELAY = 50; // 500ms
 80003ee:	4b36      	ldr	r3, [pc, #216]	@ (80004c8 <Follow_Command+0x288>)
 80003f0:	2232      	movs	r2, #50	@ 0x32
 80003f2:	701a      	strb	r2, [r3, #0]
                REPEAT_DELAY = 75; // 750ms
            else if( (arg & 0x60) == 0x60 ) // 0x11
                REPEAT_DELAY = 100; // 1000ms
            else                            // 0x00
                REPEAT_DELAY = 25; // 250ms
            break;
 80003f4:	e060      	b.n	80004b8 <Follow_Command+0x278>
            else if( (arg & 0x60) == 0x40 ) // 0x10
 80003f6:	68fb      	ldr	r3, [r7, #12]
 80003f8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80003fc:	2b40      	cmp	r3, #64	@ 0x40
 80003fe:	d103      	bne.n	8000408 <Follow_Command+0x1c8>
                REPEAT_DELAY = 75; // 750ms
 8000400:	4b31      	ldr	r3, [pc, #196]	@ (80004c8 <Follow_Command+0x288>)
 8000402:	224b      	movs	r2, #75	@ 0x4b
 8000404:	701a      	strb	r2, [r3, #0]
            break;
 8000406:	e057      	b.n	80004b8 <Follow_Command+0x278>
            else if( (arg & 0x60) == 0x60 ) // 0x11
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800040e:	2b60      	cmp	r3, #96	@ 0x60
 8000410:	d103      	bne.n	800041a <Follow_Command+0x1da>
                REPEAT_DELAY = 100; // 1000ms
 8000412:	4b2d      	ldr	r3, [pc, #180]	@ (80004c8 <Follow_Command+0x288>)
 8000414:	2264      	movs	r2, #100	@ 0x64
 8000416:	701a      	strb	r2, [r3, #0]
            break;
 8000418:	e04e      	b.n	80004b8 <Follow_Command+0x278>
                REPEAT_DELAY = 25; // 250ms
 800041a:	4b2b      	ldr	r3, [pc, #172]	@ (80004c8 <Follow_Command+0x288>)
 800041c:	2219      	movs	r2, #25
 800041e:	701a      	strb	r2, [r3, #0]
            break;
 8000420:	e04a      	b.n	80004b8 <Follow_Command+0x278>
        case 0xf4: // enable (enables key-matrix scanning)
        	PS2_Transmit(ps2, ACK);      // acknowledge
 8000422:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000426:	6878      	ldr	r0, [r7, #4]
 8000428:	f000 fbd7 	bl	8000bda <PS2_Transmit>
            EN = 1;
 800042c:	4b27      	ldr	r3, [pc, #156]	@ (80004cc <Follow_Command+0x28c>)
 800042e:	2201      	movs	r2, #1
 8000430:	701a      	strb	r2, [r3, #0]
            break;
 8000432:	e041      	b.n	80004b8 <Follow_Command+0x278>
        case 0xf5: // disable (disables key-matrix scanning)
        	PS2_Transmit(ps2, ACK);      // acknowledge
 8000434:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000438:	6878      	ldr	r0, [r7, #4]
 800043a:	f000 fbce 	bl	8000bda <PS2_Transmit>
            EN = 0;
 800043e:	4b23      	ldr	r3, [pc, #140]	@ (80004cc <Follow_Command+0x28c>)
 8000440:	2200      	movs	r2, #0
 8000442:	701a      	strb	r2, [r3, #0]
            break;
 8000444:	e038      	b.n	80004b8 <Follow_Command+0x278>
        case 0xfe: // resend last byte
        	PS2_Transmit(ps2, ACK);      // acknowledge
 8000446:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 800044a:	6878      	ldr	r0, [r7, #4]
 800044c:	f000 fbc5 	bl	8000bda <PS2_Transmit>
        	PS2_Transmit(ps2, LAST_BYTE);// last byte sent (seems seldom to be called)
 8000450:	4b1f      	ldr	r3, [pc, #124]	@ (80004d0 <Follow_Command+0x290>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4619      	mov	r1, r3
 8000456:	6878      	ldr	r0, [r7, #4]
 8000458:	f000 fbbf 	bl	8000bda <PS2_Transmit>
            break;
 800045c:	e02c      	b.n	80004b8 <Follow_Command+0x278>
        case 0xff: // reset
        	PS2_Transmit(ps2, ACK);      // acknowledge
 800045e:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000462:	6878      	ldr	r0, [r7, #4]
 8000464:	f000 fbb9 	bl	8000bda <PS2_Transmit>
            delay_us(BREAK);    // brief delay for "simulating" a reset, but also to ensure reception
 8000468:	f44f 70a8 	mov.w	r0, #336	@ 0x150
 800046c:	f000 fb7e 	bl	8000b6c <delay_us>
            PS2_Transmit(ps2, 0x03aa);   // report BAT successful
 8000470:	f240 31aa 	movw	r1, #938	@ 0x3aa
 8000474:	6878      	ldr	r0, [r7, #4]
 8000476:	f000 fbb0 	bl	8000bda <PS2_Transmit>
            break;
 800047a:	e01d      	b.n	80004b8 <Follow_Command+0x278>
        case 0xf6: // set default
        case 0xf7: // set all keys to typematic/autorepeat
        case 0xf8: // set all keys to make/release
        case 0xf9: // set all keys to make only
        case 0xfa: // set all keys to typematic/autorepeat/make/release
        	PS2_Transmit(ps2, ACK);      // acknowledge
 800047c:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000480:	6878      	ldr	r0, [r7, #4]
 8000482:	f000 fbaa 	bl	8000bda <PS2_Transmit>
            break;
 8000486:	e017      	b.n	80004b8 <Follow_Command+0x278>
        case 0xfb: // set specific key to typematic/autorepeat only
        case 0xfc: // set specific key to make/release
        case 0xfd: // set specific key to make only
        	PS2_Transmit(ps2, ACK);      // acknowledge
 8000488:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 800048c:	6878      	ldr	r0, [r7, #4]
 800048e:	f000 fba4 	bl	8000bda <PS2_Transmit>
            PS2_Receive(ps2, &arg);    // read argument byte from host
 8000492:	f107 030c 	add.w	r3, r7, #12
 8000496:	4619      	mov	r1, r3
 8000498:	6878      	ldr	r0, [r7, #4]
 800049a:	f000 fbe7 	bl	8000c6c <PS2_Receive>
            PS2_Transmit(ps2, ACK);      // acknowledge
 800049e:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 80004a2:	6878      	ldr	r0, [r7, #4]
 80004a4:	f000 fb99 	bl	8000bda <PS2_Transmit>
            break;
 80004a8:	e006      	b.n	80004b8 <Follow_Command+0x278>
        default: // command unknown or reception error
        	PS2_Transmit(ps2, RE);   // resend
 80004aa:	f240 21fe 	movw	r1, #766	@ 0x2fe
 80004ae:	6878      	ldr	r0, [r7, #4]
 80004b0:	f000 fb93 	bl	8000bda <PS2_Transmit>
            //P2 |= 0x20;       // DEBUGGING LED
            break;
 80004b4:	e000      	b.n	80004b8 <Follow_Command+0x278>
            break;
 80004b6:	bf00      	nop
    }//end_switch
}
 80004b8:	bf00      	nop
 80004ba:	3710      	adds	r7, #16
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	40010c00 	.word	0x40010c00
 80004c4:	20000001 	.word	0x20000001
 80004c8:	20000002 	.word	0x20000002
 80004cc:	20000000 	.word	0x20000000
 80004d0:	20000054 	.word	0x20000054

080004d4 <Key_Check>:

void Key_Check(PS2_HandleTypeDef *ps2, Keyboard_HandleTypeDef *key, uint16_t *column_pin, uint16_t *row_pin) {
 80004d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80004d8:	b093      	sub	sp, #76	@ 0x4c
 80004da:	af00      	add	r7, sp, #0
 80004dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80004de:	62b9      	str	r1, [r7, #40]	@ 0x28
 80004e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80004e2:	623b      	str	r3, [r7, #32]
 80004e4:	466b      	mov	r3, sp
 80004e6:	461e      	mov	r6, r3
	unsigned char keyStamps[key->column_size][key->row_size];
 80004e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80004ea:	7a19      	ldrb	r1, [r3, #8]
 80004ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80004ee:	7a58      	ldrb	r0, [r3, #9]
 80004f0:	460b      	mov	r3, r1
 80004f2:	3b01      	subs	r3, #1
 80004f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80004f6:	b2cb      	uxtb	r3, r1
 80004f8:	2200      	movs	r2, #0
 80004fa:	461c      	mov	r4, r3
 80004fc:	4615      	mov	r5, r2
 80004fe:	f04f 0200 	mov.w	r2, #0
 8000502:	f04f 0300 	mov.w	r3, #0
 8000506:	00eb      	lsls	r3, r5, #3
 8000508:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800050c:	00e2      	lsls	r2, r4, #3
 800050e:	460c      	mov	r4, r1
 8000510:	4603      	mov	r3, r0
 8000512:	3b01      	subs	r3, #1
 8000514:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000516:	b2cb      	uxtb	r3, r1
 8000518:	2200      	movs	r2, #0
 800051a:	61bb      	str	r3, [r7, #24]
 800051c:	61fa      	str	r2, [r7, #28]
 800051e:	b2c3      	uxtb	r3, r0
 8000520:	2200      	movs	r2, #0
 8000522:	613b      	str	r3, [r7, #16]
 8000524:	617a      	str	r2, [r7, #20]
 8000526:	69fb      	ldr	r3, [r7, #28]
 8000528:	693a      	ldr	r2, [r7, #16]
 800052a:	fb02 f203 	mul.w	r2, r2, r3
 800052e:	697b      	ldr	r3, [r7, #20]
 8000530:	69bd      	ldr	r5, [r7, #24]
 8000532:	fb05 f303 	mul.w	r3, r5, r3
 8000536:	4413      	add	r3, r2
 8000538:	69ba      	ldr	r2, [r7, #24]
 800053a:	693d      	ldr	r5, [r7, #16]
 800053c:	fba2 ab05 	umull	sl, fp, r2, r5
 8000540:	445b      	add	r3, fp
 8000542:	469b      	mov	fp, r3
 8000544:	f04f 0200 	mov.w	r2, #0
 8000548:	f04f 0300 	mov.w	r3, #0
 800054c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000550:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000554:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000558:	b2cb      	uxtb	r3, r1
 800055a:	2200      	movs	r2, #0
 800055c:	603b      	str	r3, [r7, #0]
 800055e:	607a      	str	r2, [r7, #4]
 8000560:	b2c3      	uxtb	r3, r0
 8000562:	2200      	movs	r2, #0
 8000564:	60bb      	str	r3, [r7, #8]
 8000566:	60fa      	str	r2, [r7, #12]
 8000568:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800056c:	465b      	mov	r3, fp
 800056e:	68ba      	ldr	r2, [r7, #8]
 8000570:	fb02 f203 	mul.w	r2, r2, r3
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	4655      	mov	r5, sl
 8000578:	fb05 f303 	mul.w	r3, r5, r3
 800057c:	4413      	add	r3, r2
 800057e:	4652      	mov	r2, sl
 8000580:	68bd      	ldr	r5, [r7, #8]
 8000582:	fba2 8905 	umull	r8, r9, r2, r5
 8000586:	444b      	add	r3, r9
 8000588:	4699      	mov	r9, r3
 800058a:	f04f 0200 	mov.w	r2, #0
 800058e:	f04f 0300 	mov.w	r3, #0
 8000592:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000596:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800059a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800059e:	460b      	mov	r3, r1
 80005a0:	4602      	mov	r2, r0
 80005a2:	fb02 f303 	mul.w	r3, r2, r3
 80005a6:	3307      	adds	r3, #7
 80005a8:	08db      	lsrs	r3, r3, #3
 80005aa:	00db      	lsls	r3, r3, #3
 80005ac:	ebad 0d03 	sub.w	sp, sp, r3
 80005b0:	466b      	mov	r3, sp
 80005b2:	3300      	adds	r3, #0
 80005b4:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint8_t i = 0, j = 0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80005bc:	2300      	movs	r3, #0
 80005be:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
	uint32_t buffer = 0;
 80005c2:	2300      	movs	r3, #0
 80005c4:	637b      	str	r3, [r7, #52]	@ 0x34
	start:
		// check if host is attempting to communicate or inhibit communications
		if(!PS2_Check_Clock(ps2)) {
 80005c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	689b      	ldr	r3, [r3, #8]
 80005cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80005ce:	8a92      	ldrh	r2, [r2, #20]
 80005d0:	4013      	ands	r3, r2
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d103      	bne.n	80005de <Key_Check+0x10a>
			//P2 |= 0x20; // DEBUGGING LED (one method I sometimes employ in debugging is to have certain LEDs light under certain conditions)
			delay_us(50);
 80005d6:	2032      	movs	r0, #50	@ 0x32
 80005d8:	f000 fac8 	bl	8000b6c <delay_us>
 80005dc:	e157      	b.n	800088e <Key_Check+0x3ba>
		// check if host is ready to transmit
		}else if(PS2_Check_Clock(ps2) && !PS2_Read_Data(ps2)) {
 80005de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80005e6:	8a92      	ldrh	r2, [r2, #20]
 80005e8:	4013      	ands	r3, r2
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d00b      	beq.n	8000606 <Key_Check+0x132>
			PS2_Receive(ps2, &buffer);
 80005ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80005f2:	4619      	mov	r1, r3
 80005f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80005f6:	f000 fb39 	bl	8000c6c <PS2_Receive>
			Follow_Command(ps2, buffer);
 80005fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80005fc:	4619      	mov	r1, r3
 80005fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000600:	f7ff fe1e 	bl	8000240 <Follow_Command>
 8000604:	e143      	b.n	800088e <Key_Check+0x3ba>
		// otherwise, if key-matrix scanning is enabled, proceed with scanning for keypresses
		}else if( EN ){
 8000606:	4ba6      	ldr	r3, [pc, #664]	@ (80008a0 <Key_Check+0x3cc>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b00      	cmp	r3, #0
 800060c:	f000 813f 	beq.w	800088e <Key_Check+0x3ba>
			//P2 |= 0x10; // DEBUGGING LED
			// loops for checking key matrix for pressed keys, first checking Port 1 (bits 1 to 8) columns then Port 3 (bits 1 to 6) columns
			//P3 = 0x00, P1 = 0x01;
			for(i = 0; i < key->column_size; i++) {
 8000610:	2300      	movs	r3, #0
 8000612:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000616:	e133      	b.n	8000880 <Key_Check+0x3ac>
				HAL_GPIO_WritePin(key->column_port, column_pin[i], GPIO_PIN_SET);
 8000618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800061a:	6858      	ldr	r0, [r3, #4]
 800061c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000620:	005b      	lsls	r3, r3, #1
 8000622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000624:	4413      	add	r3, r2
 8000626:	881b      	ldrh	r3, [r3, #0]
 8000628:	2201      	movs	r2, #1
 800062a:	4619      	mov	r1, r3
 800062c:	f000 ff09 	bl	8001442 <HAL_GPIO_WritePin>
				// check 0.0 to 0.5 for active/past  input
				for(j = 0; j < key->row_size; j++) {
 8000630:	2300      	movs	r3, #0
 8000632:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8000636:	e114      	b.n	8000862 <Key_Check+0x38e>
					// check if clock is being pulled low before each keyscan, as device is expected to abort scanning if host requests transmission
					if(!PS2_Check_Clock(ps2)) {
 8000638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	689b      	ldr	r3, [r3, #8]
 800063e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000640:	8a92      	ldrh	r2, [r2, #20]
 8000642:	4013      	ands	r3, r2
 8000644:	2b00      	cmp	r3, #0
 8000646:	d100      	bne.n	800064a <Key_Check+0x176>
						goto start;
 8000648:	e7bd      	b.n	80005c6 <Key_Check+0xf2>
					}
					// if j-th Port bit is active high, determine delay then transmit code
					if(HAL_GPIO_ReadPin(key->row_port, row_pin[j])) { //P0 & (0x01 << j
 800064a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800064c:	6818      	ldr	r0, [r3, #0]
 800064e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000652:	005b      	lsls	r3, r3, #1
 8000654:	6a3a      	ldr	r2, [r7, #32]
 8000656:	4413      	add	r3, r2
 8000658:	881b      	ldrh	r3, [r3, #0]
 800065a:	4619      	mov	r1, r3
 800065c:	f000 feda 	bl	8001414 <HAL_GPIO_ReadPin>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	f000 80d0 	beq.w	8000808 <Key_Check+0x334>
						// if the key was not priorly active, immediately transmit code
						if( !keyStamps[i][j] ) {
 8000668:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800066c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8000670:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000672:	fb04 f303 	mul.w	r3, r4, r3
 8000676:	440a      	add	r2, r1
 8000678:	4413      	add	r3, r2
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d11e      	bne.n	80006be <Key_Check+0x1ea>
							Send_Code(ps2, KEY_SCAN_CODES[i][j], 1 );
 8000680:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000684:	f897 1046 	ldrb.w	r1, [r7, #70]	@ 0x46
 8000688:	4886      	ldr	r0, [pc, #536]	@ (80008a4 <Key_Check+0x3d0>)
 800068a:	4613      	mov	r3, r2
 800068c:	005b      	lsls	r3, r3, #1
 800068e:	4413      	add	r3, r2
 8000690:	005b      	lsls	r3, r3, #1
 8000692:	440b      	add	r3, r1
 8000694:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000698:	2201      	movs	r2, #1
 800069a:	4619      	mov	r1, r3
 800069c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800069e:	f7ff fd6d 	bl	800017c <Send_Code>
							keyStamps[i][j] = ELAPSED_TIME; // update key time-stamp
 80006a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80006a6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80006aa:	497f      	ldr	r1, [pc, #508]	@ (80008a8 <Key_Check+0x3d4>)
 80006ac:	7808      	ldrb	r0, [r1, #0]
 80006ae:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80006b0:	fb04 f303 	mul.w	r3, r4, r3
 80006b4:	440a      	add	r2, r1
 80006b6:	4413      	add	r3, r2
 80006b8:	4602      	mov	r2, r0
 80006ba:	701a      	strb	r2, [r3, #0]
 80006bc:	e0cc      	b.n	8000858 <Key_Check+0x384>
						}
						// if key was active, determine if the REPEAT_DELAY has been met or already was met
						else if( keyStamps[i][j] >= 128 || // high bit indicates REPEAT_DELAY already was met and key is in repeating mode
 80006be:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80006c2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80006c6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80006c8:	fb04 f303 	mul.w	r3, r4, r3
 80006cc:	440a      	add	r2, r1
 80006ce:	4413      	add	r3, r2
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	b25b      	sxtb	r3, r3
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	db41      	blt.n	800075c <Key_Check+0x288>
								(ELAPSED_TIME > keyStamps[i][j] && (ELAPSED_TIME - keyStamps[i][j] >= REPEAT_DELAY)) ||
 80006d8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80006dc:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80006e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80006e2:	fb04 f303 	mul.w	r3, r4, r3
 80006e6:	440a      	add	r2, r1
 80006e8:	4413      	add	r3, r2
 80006ea:	781a      	ldrb	r2, [r3, #0]
 80006ec:	4b6e      	ldr	r3, [pc, #440]	@ (80008a8 <Key_Check+0x3d4>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
						else if( keyStamps[i][j] >= 128 || // high bit indicates REPEAT_DELAY already was met and key is in repeating mode
 80006f0:	429a      	cmp	r2, r3
 80006f2:	d211      	bcs.n	8000718 <Key_Check+0x244>
								(ELAPSED_TIME > keyStamps[i][j] && (ELAPSED_TIME - keyStamps[i][j] >= REPEAT_DELAY)) ||
 80006f4:	4b6c      	ldr	r3, [pc, #432]	@ (80008a8 <Key_Check+0x3d4>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	4618      	mov	r0, r3
 80006fa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80006fe:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8000702:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000704:	fb04 f303 	mul.w	r3, r4, r3
 8000708:	440a      	add	r2, r1
 800070a:	4413      	add	r3, r2
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	1ac3      	subs	r3, r0, r3
 8000710:	4a66      	ldr	r2, [pc, #408]	@ (80008ac <Key_Check+0x3d8>)
 8000712:	7812      	ldrb	r2, [r2, #0]
 8000714:	4293      	cmp	r3, r2
 8000716:	da21      	bge.n	800075c <Key_Check+0x288>
								(ELAPSED_TIME < keyStamps[i][j] && ((127 - keyStamps[i][j]) + ELAPSED_TIME >= REPEAT_DELAY))
 8000718:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800071c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8000720:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000722:	fb04 f303 	mul.w	r3, r4, r3
 8000726:	440a      	add	r2, r1
 8000728:	4413      	add	r3, r2
 800072a:	781a      	ldrb	r2, [r3, #0]
 800072c:	4b5e      	ldr	r3, [pc, #376]	@ (80008a8 <Key_Check+0x3d4>)
 800072e:	781b      	ldrb	r3, [r3, #0]
								(ELAPSED_TIME > keyStamps[i][j] && (ELAPSED_TIME - keyStamps[i][j] >= REPEAT_DELAY)) ||
 8000730:	429a      	cmp	r2, r3
 8000732:	f240 8091 	bls.w	8000858 <Key_Check+0x384>
								(ELAPSED_TIME < keyStamps[i][j] && ((127 - keyStamps[i][j]) + ELAPSED_TIME >= REPEAT_DELAY))
 8000736:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800073a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800073e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000740:	fb04 f303 	mul.w	r3, r4, r3
 8000744:	440a      	add	r2, r1
 8000746:	4413      	add	r3, r2
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800074e:	4a56      	ldr	r2, [pc, #344]	@ (80008a8 <Key_Check+0x3d4>)
 8000750:	7812      	ldrb	r2, [r2, #0]
 8000752:	4413      	add	r3, r2
 8000754:	4a55      	ldr	r2, [pc, #340]	@ (80008ac <Key_Check+0x3d8>)
 8000756:	7812      	ldrb	r2, [r2, #0]
 8000758:	4293      	cmp	r3, r2
 800075a:	db7d      	blt.n	8000858 <Key_Check+0x384>
						) {
							keyStamps[i][j] |= 0x80; // set the high-bit of the byte to indicate key is in repeating mode
 800075c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000760:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8000764:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000766:	fb04 f303 	mul.w	r3, r4, r3
 800076a:	440a      	add	r2, r1
 800076c:	4413      	add	r3, r2
 800076e:	7819      	ldrb	r1, [r3, #0]
 8000770:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000774:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8000778:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 800077c:	b2c8      	uxtb	r0, r1
 800077e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000780:	fb04 f303 	mul.w	r3, r4, r3
 8000784:	440a      	add	r2, r1
 8000786:	4413      	add	r3, r2
 8000788:	4602      	mov	r2, r0
 800078a:	701a      	strb	r2, [r3, #0]
							// proceed to repeat the keycode at the specified REPEAT_RATE interval
							if( ELAPSED_TIME % REPEAT_RATE == 0 && (keyStamps[i][j] & 0x7f) != ELAPSED_TIME ) {
 800078c:	4b46      	ldr	r3, [pc, #280]	@ (80008a8 <Key_Check+0x3d4>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	4a47      	ldr	r2, [pc, #284]	@ (80008b0 <Key_Check+0x3dc>)
 8000792:	7812      	ldrb	r2, [r2, #0]
 8000794:	fbb3 f1f2 	udiv	r1, r3, r2
 8000798:	fb01 f202 	mul.w	r2, r1, r2
 800079c:	1a9b      	subs	r3, r3, r2
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d159      	bne.n	8000858 <Key_Check+0x384>
 80007a4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007a8:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80007ac:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80007ae:	fb04 f303 	mul.w	r3, r4, r3
 80007b2:	440a      	add	r2, r1
 80007b4:	4413      	add	r3, r2
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80007bc:	4a3a      	ldr	r2, [pc, #232]	@ (80008a8 <Key_Check+0x3d4>)
 80007be:	7812      	ldrb	r2, [r2, #0]
 80007c0:	4293      	cmp	r3, r2
 80007c2:	d049      	beq.n	8000858 <Key_Check+0x384>
								keyStamps[i][j] = 0x80 | ELAPSED_TIME; // update key time-stamp in repeating mode
 80007c4:	4b38      	ldr	r3, [pc, #224]	@ (80008a8 <Key_Check+0x3d4>)
 80007c6:	7819      	ldrb	r1, [r3, #0]
 80007c8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007cc:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80007d0:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 80007d4:	b2c8      	uxtb	r0, r1
 80007d6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80007d8:	fb04 f303 	mul.w	r3, r4, r3
 80007dc:	440a      	add	r2, r1
 80007de:	4413      	add	r3, r2
 80007e0:	4602      	mov	r2, r0
 80007e2:	701a      	strb	r2, [r3, #0]
								Send_Code(ps2, KEY_SCAN_CODES[i][j], 1 );
 80007e4:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80007e8:	f897 1046 	ldrb.w	r1, [r7, #70]	@ 0x46
 80007ec:	482d      	ldr	r0, [pc, #180]	@ (80008a4 <Key_Check+0x3d0>)
 80007ee:	4613      	mov	r3, r2
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	4413      	add	r3, r2
 80007f4:	005b      	lsls	r3, r3, #1
 80007f6:	440b      	add	r3, r1
 80007f8:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80007fc:	2201      	movs	r2, #1
 80007fe:	4619      	mov	r1, r3
 8000800:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000802:	f7ff fcbb 	bl	800017c <Send_Code>
 8000806:	e027      	b.n	8000858 <Key_Check+0x384>
							}
						}
					// else if it was active, transmit released state
					}else if( keyStamps[i][j] ) {
 8000808:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800080c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8000810:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000812:	fb04 f303 	mul.w	r3, r4, r3
 8000816:	440a      	add	r2, r1
 8000818:	4413      	add	r3, r2
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d01b      	beq.n	8000858 <Key_Check+0x384>
						Send_Code(ps2, KEY_SCAN_CODES[i][j], 0 );
 8000820:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000824:	f897 1046 	ldrb.w	r1, [r7, #70]	@ 0x46
 8000828:	481e      	ldr	r0, [pc, #120]	@ (80008a4 <Key_Check+0x3d0>)
 800082a:	4613      	mov	r3, r2
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	4413      	add	r3, r2
 8000830:	005b      	lsls	r3, r3, #1
 8000832:	440b      	add	r3, r1
 8000834:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000838:	2200      	movs	r2, #0
 800083a:	4619      	mov	r1, r3
 800083c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800083e:	f7ff fc9d 	bl	800017c <Send_Code>
						keyStamps[i][j] = 0; // clear key time-stamp
 8000842:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000846:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800084a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800084c:	fb04 f303 	mul.w	r3, r4, r3
 8000850:	440a      	add	r2, r1
 8000852:	4413      	add	r3, r2
 8000854:	2200      	movs	r2, #0
 8000856:	701a      	strb	r2, [r3, #0]
				for(j = 0; j < key->row_size; j++) {
 8000858:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800085c:	3301      	adds	r3, #1
 800085e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8000862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000864:	7a1b      	ldrb	r3, [r3, #8]
 8000866:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800086a:	429a      	cmp	r2, r3
 800086c:	f4ff aee4 	bcc.w	8000638 <Key_Check+0x164>
					}
				}//end_for_rows
				// NOTE: SFR requires a max of 700 nano-seconds to set the Port data for valid output, which without parasitic capacitance is negligable
				delay_us(100); // fixes potential ghost bug! (ie, parasitic capacitance in circuit causing ghost key-presses in bottom row)
 8000870:	2064      	movs	r0, #100	@ 0x64
 8000872:	f000 f97b 	bl	8000b6c <delay_us>
			for(i = 0; i < key->column_size; i++) {
 8000876:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800087a:	3301      	adds	r3, #1
 800087c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000882:	7a5b      	ldrb	r3, [r3, #9]
 8000884:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000888:	429a      	cmp	r2, r3
 800088a:	f4ff aec5 	bcc.w	8000618 <Key_Check+0x144>
			}//end_for_columns
		}//end_if_else
		delay_us(50);
 800088e:	2032      	movs	r0, #50	@ 0x32
 8000890:	f000 f96c 	bl	8000b6c <delay_us>
 8000894:	46b5      	mov	sp, r6
}
 8000896:	bf00      	nop
 8000898:	374c      	adds	r7, #76	@ 0x4c
 800089a:	46bd      	mov	sp, r7
 800089c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008a0:	20000000 	.word	0x20000000
 80008a4:	08002228 	.word	0x08002228
 80008a8:	20000058 	.word	0x20000058
 80008ac:	20000002 	.word	0x20000002
 80008b0:	20000001 	.word	0x20000001

080008b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008ba:	f000 fae1 	bl	8000e80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008be:	f000 f82d 	bl	800091c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c2:	f000 f8c1 	bl	8000a48 <MX_GPIO_Init>
  MX_TIM1_Init();
 80008c6:	f000 f86f 	bl	80009a8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 80008ca:	480d      	ldr	r0, [pc, #52]	@ (8000900 <main+0x4c>)
 80008cc:	f001 fa00 	bl	8001cd0 <HAL_TIM_Base_Start>
  PS2_Init(&ps2, GPIOB, GPIO_PIN_12, GPIO_PIN_13);
 80008d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008d4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80008d8:	490a      	ldr	r1, [pc, #40]	@ (8000904 <main+0x50>)
 80008da:	480b      	ldr	r0, [pc, #44]	@ (8000908 <main+0x54>)
 80008dc:	f000 f964 	bl	8000ba8 <PS2_Init>
  Keyboard_Init(&key, GPIOA, GPIOB, 14, 6);
 80008e0:	2306      	movs	r3, #6
 80008e2:	9300      	str	r3, [sp, #0]
 80008e4:	230e      	movs	r3, #14
 80008e6:	4a07      	ldr	r2, [pc, #28]	@ (8000904 <main+0x50>)
 80008e8:	4908      	ldr	r1, [pc, #32]	@ (800090c <main+0x58>)
 80008ea:	4809      	ldr	r0, [pc, #36]	@ (8000910 <main+0x5c>)
 80008ec:	f7ff fc2e 	bl	800014c <Keyboard_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  Key_Check(&ps2, &key, column_pin, row_pin);
 80008f0:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <main+0x60>)
 80008f2:	4a09      	ldr	r2, [pc, #36]	@ (8000918 <main+0x64>)
 80008f4:	4906      	ldr	r1, [pc, #24]	@ (8000910 <main+0x5c>)
 80008f6:	4804      	ldr	r0, [pc, #16]	@ (8000908 <main+0x54>)
 80008f8:	f7ff fdec 	bl	80004d4 <Key_Check>
 80008fc:	e7f8      	b.n	80008f0 <main+0x3c>
 80008fe:	bf00      	nop
 8000900:	2000005c 	.word	0x2000005c
 8000904:	40010c00 	.word	0x40010c00
 8000908:	200000a4 	.word	0x200000a4
 800090c:	40010800 	.word	0x40010800
 8000910:	200000bc 	.word	0x200000bc
 8000914:	20000020 	.word	0x20000020
 8000918:	20000004 	.word	0x20000004

0800091c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b090      	sub	sp, #64	@ 0x40
 8000920:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000922:	f107 0318 	add.w	r3, r7, #24
 8000926:	2228      	movs	r2, #40	@ 0x28
 8000928:	2100      	movs	r1, #0
 800092a:	4618      	mov	r0, r3
 800092c:	f001 fc44 	bl	80021b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000930:	1d3b      	adds	r3, r7, #4
 8000932:	2200      	movs	r2, #0
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	605a      	str	r2, [r3, #4]
 8000938:	609a      	str	r2, [r3, #8]
 800093a:	60da      	str	r2, [r3, #12]
 800093c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800093e:	2301      	movs	r3, #1
 8000940:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000942:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000946:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000948:	2300      	movs	r3, #0
 800094a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800094c:	2301      	movs	r3, #1
 800094e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000950:	2302      	movs	r3, #2
 8000952:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000954:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000958:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800095a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800095e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000960:	f107 0318 	add.w	r3, r7, #24
 8000964:	4618      	mov	r0, r3
 8000966:	f000 fd85 	bl	8001474 <HAL_RCC_OscConfig>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000970:	f000 f914 	bl	8000b9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000974:	230f      	movs	r3, #15
 8000976:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000978:	2302      	movs	r3, #2
 800097a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800097c:	2300      	movs	r3, #0
 800097e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000980:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000984:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000986:	2300      	movs	r3, #0
 8000988:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800098a:	1d3b      	adds	r3, r7, #4
 800098c:	2102      	movs	r1, #2
 800098e:	4618      	mov	r0, r3
 8000990:	f000 fff2 	bl	8001978 <HAL_RCC_ClockConfig>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800099a:	f000 f8ff 	bl	8000b9c <Error_Handler>
  }
}
 800099e:	bf00      	nop
 80009a0:	3740      	adds	r7, #64	@ 0x40
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
	...

080009a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009ae:	f107 0308 	add.w	r3, r7, #8
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	609a      	str	r2, [r3, #8]
 80009ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009bc:	463b      	mov	r3, r7
 80009be:	2200      	movs	r2, #0
 80009c0:	601a      	str	r2, [r3, #0]
 80009c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009c4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a40 <MX_TIM1_Init+0x98>)
 80009c6:	4a1f      	ldr	r2, [pc, #124]	@ (8000a44 <MX_TIM1_Init+0x9c>)
 80009c8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80009ca:	4b1d      	ldr	r3, [pc, #116]	@ (8000a40 <MX_TIM1_Init+0x98>)
 80009cc:	2247      	movs	r2, #71	@ 0x47
 80009ce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a40 <MX_TIM1_Init+0x98>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80009d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a40 <MX_TIM1_Init+0x98>)
 80009d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009dc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009de:	4b18      	ldr	r3, [pc, #96]	@ (8000a40 <MX_TIM1_Init+0x98>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009e4:	4b16      	ldr	r3, [pc, #88]	@ (8000a40 <MX_TIM1_Init+0x98>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ea:	4b15      	ldr	r3, [pc, #84]	@ (8000a40 <MX_TIM1_Init+0x98>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009f0:	4813      	ldr	r0, [pc, #76]	@ (8000a40 <MX_TIM1_Init+0x98>)
 80009f2:	f001 f91d 	bl	8001c30 <HAL_TIM_Base_Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80009fc:	f000 f8ce 	bl	8000b9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a06:	f107 0308 	add.w	r3, r7, #8
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	480c      	ldr	r0, [pc, #48]	@ (8000a40 <MX_TIM1_Init+0x98>)
 8000a0e:	f001 f9a9 	bl	8001d64 <HAL_TIM_ConfigClockSource>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a18:	f000 f8c0 	bl	8000b9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a20:	2300      	movs	r3, #0
 8000a22:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a24:	463b      	mov	r3, r7
 8000a26:	4619      	mov	r1, r3
 8000a28:	4805      	ldr	r0, [pc, #20]	@ (8000a40 <MX_TIM1_Init+0x98>)
 8000a2a:	f001 fb67 	bl	80020fc <HAL_TIMEx_MasterConfigSynchronization>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000a34:	f000 f8b2 	bl	8000b9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a38:	bf00      	nop
 8000a3a:	3718      	adds	r7, #24
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	2000005c 	.word	0x2000005c
 8000a44:	40012c00 	.word	0x40012c00

08000a48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b088      	sub	sp, #32
 8000a4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4e:	f107 0310 	add.w	r3, r7, #16
 8000a52:	2200      	movs	r2, #0
 8000a54:	601a      	str	r2, [r3, #0]
 8000a56:	605a      	str	r2, [r3, #4]
 8000a58:	609a      	str	r2, [r3, #8]
 8000a5a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a5c:	4b40      	ldr	r3, [pc, #256]	@ (8000b60 <MX_GPIO_Init+0x118>)
 8000a5e:	699b      	ldr	r3, [r3, #24]
 8000a60:	4a3f      	ldr	r2, [pc, #252]	@ (8000b60 <MX_GPIO_Init+0x118>)
 8000a62:	f043 0320 	orr.w	r3, r3, #32
 8000a66:	6193      	str	r3, [r2, #24]
 8000a68:	4b3d      	ldr	r3, [pc, #244]	@ (8000b60 <MX_GPIO_Init+0x118>)
 8000a6a:	699b      	ldr	r3, [r3, #24]
 8000a6c:	f003 0320 	and.w	r3, r3, #32
 8000a70:	60fb      	str	r3, [r7, #12]
 8000a72:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a74:	4b3a      	ldr	r3, [pc, #232]	@ (8000b60 <MX_GPIO_Init+0x118>)
 8000a76:	699b      	ldr	r3, [r3, #24]
 8000a78:	4a39      	ldr	r2, [pc, #228]	@ (8000b60 <MX_GPIO_Init+0x118>)
 8000a7a:	f043 0304 	orr.w	r3, r3, #4
 8000a7e:	6193      	str	r3, [r2, #24]
 8000a80:	4b37      	ldr	r3, [pc, #220]	@ (8000b60 <MX_GPIO_Init+0x118>)
 8000a82:	699b      	ldr	r3, [r3, #24]
 8000a84:	f003 0304 	and.w	r3, r3, #4
 8000a88:	60bb      	str	r3, [r7, #8]
 8000a8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8c:	4b34      	ldr	r3, [pc, #208]	@ (8000b60 <MX_GPIO_Init+0x118>)
 8000a8e:	699b      	ldr	r3, [r3, #24]
 8000a90:	4a33      	ldr	r2, [pc, #204]	@ (8000b60 <MX_GPIO_Init+0x118>)
 8000a92:	f043 0308 	orr.w	r3, r3, #8
 8000a96:	6193      	str	r3, [r2, #24]
 8000a98:	4b31      	ldr	r3, [pc, #196]	@ (8000b60 <MX_GPIO_Init+0x118>)
 8000a9a:	699b      	ldr	r3, [r3, #24]
 8000a9c:	f003 0308 	and.w	r3, r3, #8
 8000aa0:	607b      	str	r3, [r7, #4]
 8000aa2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	f649 71ff 	movw	r1, #40959	@ 0x9fff
 8000aaa:	482e      	ldr	r0, [pc, #184]	@ (8000b64 <MX_GPIO_Init+0x11c>)
 8000aac:	f000 fcc9 	bl	8001442 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f243 0107 	movw	r1, #12295	@ 0x3007
 8000ab6:	482c      	ldr	r0, [pc, #176]	@ (8000b68 <MX_GPIO_Init+0x120>)
 8000ab8:	f000 fcc3 	bl	8001442 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA9 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000abc:	f249 33ff 	movw	r3, #37887	@ 0x93ff
 8000ac0:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aca:	2302      	movs	r3, #2
 8000acc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ace:	f107 0310 	add.w	r3, r7, #16
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4823      	ldr	r0, [pc, #140]	@ (8000b64 <MX_GPIO_Init+0x11c>)
 8000ad6:	f000 fb19 	bl	800110c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000ada:	2307      	movs	r3, #7
 8000adc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aea:	f107 0310 	add.w	r3, r7, #16
 8000aee:	4619      	mov	r1, r3
 8000af0:	481d      	ldr	r0, [pc, #116]	@ (8000b68 <MX_GPIO_Init+0x120>)
 8000af2:	f000 fb0b 	bl	800110c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000af6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000afa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000afc:	2311      	movs	r3, #17
 8000afe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b00:	2301      	movs	r3, #1
 8000b02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b04:	2303      	movs	r3, #3
 8000b06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b08:	f107 0310 	add.w	r3, r7, #16
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4816      	ldr	r0, [pc, #88]	@ (8000b68 <MX_GPIO_Init+0x120>)
 8000b10:	f000 fafc 	bl	800110c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000b14:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000b18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b22:	2302      	movs	r3, #2
 8000b24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b26:	f107 0310 	add.w	r3, r7, #16
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	480d      	ldr	r0, [pc, #52]	@ (8000b64 <MX_GPIO_Init+0x11c>)
 8000b2e:	f000 faed 	bl	800110c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000b32:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8000b36:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b40:	f107 0310 	add.w	r3, r7, #16
 8000b44:	4619      	mov	r1, r3
 8000b46:	4808      	ldr	r0, [pc, #32]	@ (8000b68 <MX_GPIO_Init+0x120>)
 8000b48:	f000 fae0 	bl	800110c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_SET);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000b52:	4805      	ldr	r0, [pc, #20]	@ (8000b68 <MX_GPIO_Init+0x120>)
 8000b54:	f000 fc75 	bl	8001442 <HAL_GPIO_WritePin>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b58:	bf00      	nop
 8000b5a:	3720      	adds	r7, #32
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40021000 	.word	0x40021000
 8000b64:	40010800 	.word	0x40010800
 8000b68:	40010c00 	.word	0x40010c00

08000b6c <delay_us>:

/* USER CODE BEGIN 4 */
void delay_us(uint16_t time) {
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000b76:	4b08      	ldr	r3, [pc, #32]	@ (8000b98 <delay_us+0x2c>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(&htim1) < time);
 8000b7e:	bf00      	nop
 8000b80:	4b05      	ldr	r3, [pc, #20]	@ (8000b98 <delay_us+0x2c>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000b86:	88fb      	ldrh	r3, [r7, #6]
 8000b88:	429a      	cmp	r2, r3
 8000b8a:	d3f9      	bcc.n	8000b80 <delay_us+0x14>
}
 8000b8c:	bf00      	nop
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bc80      	pop	{r7}
 8000b96:	4770      	bx	lr
 8000b98:	2000005c 	.word	0x2000005c

08000b9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba0:	b672      	cpsid	i
}
 8000ba2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ba4:	bf00      	nop
 8000ba6:	e7fd      	b.n	8000ba4 <Error_Handler+0x8>

08000ba8 <PS2_Init>:
 *      Author: Dong Bao
 */

#include "ps2.h"

void PS2_Init(PS2_HandleTypeDef *ps2, GPIO_TypeDef *gpio_port, uint16_t pin_clk, uint16_t pin_data) {
 8000ba8:	b480      	push	{r7}
 8000baa:	b085      	sub	sp, #20
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	4611      	mov	r1, r2
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	460b      	mov	r3, r1
 8000bb8:	80fb      	strh	r3, [r7, #6]
 8000bba:	4613      	mov	r3, r2
 8000bbc:	80bb      	strh	r3, [r7, #4]
	ps2->ps2_port = gpio_port;
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	68ba      	ldr	r2, [r7, #8]
 8000bc2:	601a      	str	r2, [r3, #0]
	ps2->ps2_clk_pin = pin_clk;
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	88fa      	ldrh	r2, [r7, #6]
 8000bc8:	829a      	strh	r2, [r3, #20]
	ps2->ps2_data_pin = pin_data;
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	88ba      	ldrh	r2, [r7, #4]
 8000bce:	82da      	strh	r2, [r3, #22]
}
 8000bd0:	bf00      	nop
 8000bd2:	3714      	adds	r7, #20
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bc80      	pop	{r7}
 8000bd8:	4770      	bx	lr

08000bda <PS2_Transmit>:

void PS2_Transmit(PS2_HandleTypeDef *ps2, uint32_t keycode) {
 8000bda:	b580      	push	{r7, lr}
 8000bdc:	b084      	sub	sp, #16
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	6078      	str	r0, [r7, #4]
 8000be2:	6039      	str	r1, [r7, #0]
	uint8_t data_len = 0;
 8000be4:	2300      	movs	r3, #0
 8000be6:	73fb      	strb	r3, [r7, #15]

	keycode <<= 1;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	603b      	str	r3, [r7, #0]

	while(data_len < 11) {
 8000bee:	e02a      	b.n	8000c46 <PS2_Transmit+0x6c>
		PS2_Set_Clock();
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	8a9a      	ldrh	r2, [r3, #20]
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	611a      	str	r2, [r3, #16]
		PS2_Write_Data(ps2, keycode);
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	f003 0301 	and.w	r3, r3, #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d002      	beq.n	8000c0a <PS2_Transmit+0x30>
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	8adb      	ldrh	r3, [r3, #22]
 8000c08:	e002      	b.n	8000c10 <PS2_Transmit+0x36>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	8adb      	ldrh	r3, [r3, #22]
 8000c0e:	041b      	lsls	r3, r3, #16
 8000c10:	687a      	ldr	r2, [r7, #4]
 8000c12:	6812      	ldr	r2, [r2, #0]
 8000c14:	6113      	str	r3, [r2, #16]
		PS2_Reset_Clock();
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	8a9b      	ldrh	r3, [r3, #20]
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	0412      	lsls	r2, r2, #16
 8000c22:	611a      	str	r2, [r3, #16]
		keycode >>= 1;
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	085b      	lsrs	r3, r3, #1
 8000c28:	603b      	str	r3, [r7, #0]
		++data_len;
 8000c2a:	7bfb      	ldrb	r3, [r7, #15]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	73fb      	strb	r3, [r7, #15]
		delay_us(16);
 8000c30:	2010      	movs	r0, #16
 8000c32:	f7ff ff9b 	bl	8000b6c <delay_us>
		PS2_Set_Clock();
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	8a9a      	ldrh	r2, [r3, #20]
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	611a      	str	r2, [r3, #16]
		delay_us(14);
 8000c40:	200e      	movs	r0, #14
 8000c42:	f7ff ff93 	bl	8000b6c <delay_us>
	while(data_len < 11) {
 8000c46:	7bfb      	ldrb	r3, [r7, #15]
 8000c48:	2b0a      	cmp	r3, #10
 8000c4a:	d9d1      	bls.n	8000bf0 <PS2_Transmit+0x16>
	}

	PS2_Set_Clock();
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	8a9a      	ldrh	r2, [r3, #20]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	611a      	str	r2, [r3, #16]
	PS2_Write_Data(ps2, PS2_SET);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	8ada      	ldrh	r2, [r3, #22]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	611a      	str	r2, [r3, #16]
	data_len = 0;
 8000c60:	2300      	movs	r3, #0
 8000c62:	73fb      	strb	r3, [r7, #15]
}
 8000c64:	bf00      	nop
 8000c66:	3710      	adds	r7, #16
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <PS2_Receive>:

void PS2_Receive(PS2_HandleTypeDef *ps2, uint32_t *rxdata) {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	6039      	str	r1, [r7, #0]
	while(!(!PS2_Read_Data(ps2) && PS2_Check_Clock(ps2)));
 8000c76:	bf00      	nop
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	689b      	ldr	r3, [r3, #8]
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	8ad2      	ldrh	r2, [r2, #22]
 8000c82:	4013      	ands	r3, r2
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d1f7      	bne.n	8000c78 <PS2_Receive+0xc>

	uint8_t index;
	for(index = 0; index < 10; index++) {
 8000c88:	2300      	movs	r3, #0
 8000c8a:	73fb      	strb	r3, [r7, #15]
 8000c8c:	e02d      	b.n	8000cea <PS2_Receive+0x7e>
		while(!PS2_Check_Clock(ps2));
 8000c8e:	bf00      	nop
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	689b      	ldr	r3, [r3, #8]
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	8a92      	ldrh	r2, [r2, #20]
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d0f7      	beq.n	8000c90 <PS2_Receive+0x24>
		delay_us(16);
 8000ca0:	2010      	movs	r0, #16
 8000ca2:	f7ff ff63 	bl	8000b6c <delay_us>
		while(PS2_Check_Clock(ps2));
 8000ca6:	bf00      	nop
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	689b      	ldr	r3, [r3, #8]
 8000cae:	687a      	ldr	r2, [r7, #4]
 8000cb0:	8a92      	ldrh	r2, [r2, #20]
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d1f7      	bne.n	8000ca8 <PS2_Receive+0x3c>
		*rxdata |= PS2_Read_Data(ps2) << index++;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	689b      	ldr	r3, [r3, #8]
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	8ad2      	ldrh	r2, [r2, #22]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d104      	bne.n	8000cd2 <PS2_Receive+0x66>
 8000cc8:	7bfb      	ldrb	r3, [r7, #15]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	73fb      	strb	r3, [r7, #15]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	e000      	b.n	8000cd4 <PS2_Receive+0x68>
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	431a      	orrs	r2, r3
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	601a      	str	r2, [r3, #0]
		delay_us(16);
 8000cde:	2010      	movs	r0, #16
 8000ce0:	f7ff ff44 	bl	8000b6c <delay_us>
	for(index = 0; index < 10; index++) {
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	73fb      	strb	r3, [r7, #15]
 8000cea:	7bfb      	ldrb	r3, [r7, #15]
 8000cec:	2b09      	cmp	r3, #9
 8000cee:	d9ce      	bls.n	8000c8e <PS2_Receive+0x22>
	}

	PS2_Write_Data(ps2, PS2_RESET);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	8adb      	ldrh	r3, [r3, #22]
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	0412      	lsls	r2, r2, #16
 8000cfc:	611a      	str	r2, [r3, #16]
	PS2_Reset_Clock();
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	8a9b      	ldrh	r3, [r3, #20]
 8000d02:	461a      	mov	r2, r3
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	0412      	lsls	r2, r2, #16
 8000d0a:	611a      	str	r2, [r3, #16]
	delay_us(16);
 8000d0c:	2010      	movs	r0, #16
 8000d0e:	f7ff ff2d 	bl	8000b6c <delay_us>
	PS2_Set_Clock();
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	8a9a      	ldrh	r2, [r3, #20]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	611a      	str	r2, [r3, #16]
	PS2_Write_Data(ps2, PS2_SET);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	8ada      	ldrh	r2, [r3, #22]
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	611a      	str	r2, [r3, #16]
}
 8000d26:	bf00      	nop
 8000d28:	3710      	adds	r7, #16
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
	...

08000d30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d36:	4b15      	ldr	r3, [pc, #84]	@ (8000d8c <HAL_MspInit+0x5c>)
 8000d38:	699b      	ldr	r3, [r3, #24]
 8000d3a:	4a14      	ldr	r2, [pc, #80]	@ (8000d8c <HAL_MspInit+0x5c>)
 8000d3c:	f043 0301 	orr.w	r3, r3, #1
 8000d40:	6193      	str	r3, [r2, #24]
 8000d42:	4b12      	ldr	r3, [pc, #72]	@ (8000d8c <HAL_MspInit+0x5c>)
 8000d44:	699b      	ldr	r3, [r3, #24]
 8000d46:	f003 0301 	and.w	r3, r3, #1
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d8c <HAL_MspInit+0x5c>)
 8000d50:	69db      	ldr	r3, [r3, #28]
 8000d52:	4a0e      	ldr	r2, [pc, #56]	@ (8000d8c <HAL_MspInit+0x5c>)
 8000d54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d58:	61d3      	str	r3, [r2, #28]
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <HAL_MspInit+0x5c>)
 8000d5c:	69db      	ldr	r3, [r3, #28]
 8000d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d66:	4b0a      	ldr	r3, [pc, #40]	@ (8000d90 <HAL_MspInit+0x60>)
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	4a04      	ldr	r2, [pc, #16]	@ (8000d90 <HAL_MspInit+0x60>)
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d82:	bf00      	nop
 8000d84:	3714      	adds	r7, #20
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bc80      	pop	{r7}
 8000d8a:	4770      	bx	lr
 8000d8c:	40021000 	.word	0x40021000
 8000d90:	40010000 	.word	0x40010000

08000d94 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a09      	ldr	r2, [pc, #36]	@ (8000dc8 <HAL_TIM_Base_MspInit+0x34>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d10b      	bne.n	8000dbe <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000da6:	4b09      	ldr	r3, [pc, #36]	@ (8000dcc <HAL_TIM_Base_MspInit+0x38>)
 8000da8:	699b      	ldr	r3, [r3, #24]
 8000daa:	4a08      	ldr	r2, [pc, #32]	@ (8000dcc <HAL_TIM_Base_MspInit+0x38>)
 8000dac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000db0:	6193      	str	r3, [r2, #24]
 8000db2:	4b06      	ldr	r3, [pc, #24]	@ (8000dcc <HAL_TIM_Base_MspInit+0x38>)
 8000db4:	699b      	ldr	r3, [r3, #24]
 8000db6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000dbe:	bf00      	nop
 8000dc0:	3714      	adds	r7, #20
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr
 8000dc8:	40012c00 	.word	0x40012c00
 8000dcc:	40021000 	.word	0x40021000

08000dd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dd4:	bf00      	nop
 8000dd6:	e7fd      	b.n	8000dd4 <NMI_Handler+0x4>

08000dd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <HardFault_Handler+0x4>

08000de0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000de4:	bf00      	nop
 8000de6:	e7fd      	b.n	8000de4 <MemManage_Handler+0x4>

08000de8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <BusFault_Handler+0x4>

08000df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000df4:	bf00      	nop
 8000df6:	e7fd      	b.n	8000df4 <UsageFault_Handler+0x4>

08000df8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dfc:	bf00      	nop
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bc80      	pop	{r7}
 8000e02:	4770      	bx	lr

08000e04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e08:	bf00      	nop
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr

08000e10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bc80      	pop	{r7}
 8000e1a:	4770      	bx	lr

08000e1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e20:	f000 f874 	bl	8000f0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bc80      	pop	{r7}
 8000e32:	4770      	bx	lr

08000e34 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e34:	f7ff fff8 	bl	8000e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e38:	480b      	ldr	r0, [pc, #44]	@ (8000e68 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e3a:	490c      	ldr	r1, [pc, #48]	@ (8000e6c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000e70 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e40:	e002      	b.n	8000e48 <LoopCopyDataInit>

08000e42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e46:	3304      	adds	r3, #4

08000e48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e4c:	d3f9      	bcc.n	8000e42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e4e:	4a09      	ldr	r2, [pc, #36]	@ (8000e74 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e50:	4c09      	ldr	r4, [pc, #36]	@ (8000e78 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e54:	e001      	b.n	8000e5a <LoopFillZerobss>

08000e56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e58:	3204      	adds	r2, #4

08000e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e5c:	d3fb      	bcc.n	8000e56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e5e:	f001 f9b3 	bl	80021c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e62:	f7ff fd27 	bl	80008b4 <main>
  bx lr
 8000e66:	4770      	bx	lr
  ldr r0, =_sdata
 8000e68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e6c:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 8000e70:	080023a4 	.word	0x080023a4
  ldr r2, =_sbss
 8000e74:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 8000e78:	200000cc 	.word	0x200000cc

08000e7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e7c:	e7fe      	b.n	8000e7c <ADC1_2_IRQHandler>
	...

08000e80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e84:	4b08      	ldr	r3, [pc, #32]	@ (8000ea8 <HAL_Init+0x28>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a07      	ldr	r2, [pc, #28]	@ (8000ea8 <HAL_Init+0x28>)
 8000e8a:	f043 0310 	orr.w	r3, r3, #16
 8000e8e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e90:	2003      	movs	r0, #3
 8000e92:	f000 f907 	bl	80010a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e96:	200f      	movs	r0, #15
 8000e98:	f000 f808 	bl	8000eac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e9c:	f7ff ff48 	bl	8000d30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea0:	2300      	movs	r3, #0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40022000 	.word	0x40022000

08000eac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb4:	4b12      	ldr	r3, [pc, #72]	@ (8000f00 <HAL_InitTick+0x54>)
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	4b12      	ldr	r3, [pc, #72]	@ (8000f04 <HAL_InitTick+0x58>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ec2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 f911 	bl	80010f2 <HAL_SYSTICK_Config>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e00e      	b.n	8000ef8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2b0f      	cmp	r3, #15
 8000ede:	d80a      	bhi.n	8000ef6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	6879      	ldr	r1, [r7, #4]
 8000ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee8:	f000 f8e7 	bl	80010ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eec:	4a06      	ldr	r2, [pc, #24]	@ (8000f08 <HAL_InitTick+0x5c>)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	e000      	b.n	8000ef8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	2000002c 	.word	0x2000002c
 8000f04:	20000034 	.word	0x20000034
 8000f08:	20000030 	.word	0x20000030

08000f0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f10:	4b05      	ldr	r3, [pc, #20]	@ (8000f28 <HAL_IncTick+0x1c>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	461a      	mov	r2, r3
 8000f16:	4b05      	ldr	r3, [pc, #20]	@ (8000f2c <HAL_IncTick+0x20>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	4a03      	ldr	r2, [pc, #12]	@ (8000f2c <HAL_IncTick+0x20>)
 8000f1e:	6013      	str	r3, [r2, #0]
}
 8000f20:	bf00      	nop
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bc80      	pop	{r7}
 8000f26:	4770      	bx	lr
 8000f28:	20000034 	.word	0x20000034
 8000f2c:	200000c8 	.word	0x200000c8

08000f30 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  return uwTick;
 8000f34:	4b02      	ldr	r3, [pc, #8]	@ (8000f40 <HAL_GetTick+0x10>)
 8000f36:	681b      	ldr	r3, [r3, #0]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	200000c8 	.word	0x200000c8

08000f44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	f003 0307 	and.w	r3, r3, #7
 8000f52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f54:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <__NVIC_SetPriorityGrouping+0x44>)
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f5a:	68ba      	ldr	r2, [r7, #8]
 8000f5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f60:	4013      	ands	r3, r2
 8000f62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f76:	4a04      	ldr	r2, [pc, #16]	@ (8000f88 <__NVIC_SetPriorityGrouping+0x44>)
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	60d3      	str	r3, [r2, #12]
}
 8000f7c:	bf00      	nop
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bc80      	pop	{r7}
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f90:	4b04      	ldr	r3, [pc, #16]	@ (8000fa4 <__NVIC_GetPriorityGrouping+0x18>)
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	0a1b      	lsrs	r3, r3, #8
 8000f96:	f003 0307 	and.w	r3, r3, #7
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bc80      	pop	{r7}
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	6039      	str	r1, [r7, #0]
 8000fb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	db0a      	blt.n	8000fd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	b2da      	uxtb	r2, r3
 8000fc0:	490c      	ldr	r1, [pc, #48]	@ (8000ff4 <__NVIC_SetPriority+0x4c>)
 8000fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc6:	0112      	lsls	r2, r2, #4
 8000fc8:	b2d2      	uxtb	r2, r2
 8000fca:	440b      	add	r3, r1
 8000fcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fd0:	e00a      	b.n	8000fe8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	b2da      	uxtb	r2, r3
 8000fd6:	4908      	ldr	r1, [pc, #32]	@ (8000ff8 <__NVIC_SetPriority+0x50>)
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	f003 030f 	and.w	r3, r3, #15
 8000fde:	3b04      	subs	r3, #4
 8000fe0:	0112      	lsls	r2, r2, #4
 8000fe2:	b2d2      	uxtb	r2, r2
 8000fe4:	440b      	add	r3, r1
 8000fe6:	761a      	strb	r2, [r3, #24]
}
 8000fe8:	bf00      	nop
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bc80      	pop	{r7}
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	e000e100 	.word	0xe000e100
 8000ff8:	e000ed00 	.word	0xe000ed00

08000ffc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b089      	sub	sp, #36	@ 0x24
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f003 0307 	and.w	r3, r3, #7
 800100e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	f1c3 0307 	rsb	r3, r3, #7
 8001016:	2b04      	cmp	r3, #4
 8001018:	bf28      	it	cs
 800101a:	2304      	movcs	r3, #4
 800101c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	3304      	adds	r3, #4
 8001022:	2b06      	cmp	r3, #6
 8001024:	d902      	bls.n	800102c <NVIC_EncodePriority+0x30>
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	3b03      	subs	r3, #3
 800102a:	e000      	b.n	800102e <NVIC_EncodePriority+0x32>
 800102c:	2300      	movs	r3, #0
 800102e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001030:	f04f 32ff 	mov.w	r2, #4294967295
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	43da      	mvns	r2, r3
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	401a      	ands	r2, r3
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001044:	f04f 31ff 	mov.w	r1, #4294967295
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	fa01 f303 	lsl.w	r3, r1, r3
 800104e:	43d9      	mvns	r1, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001054:	4313      	orrs	r3, r2
         );
}
 8001056:	4618      	mov	r0, r3
 8001058:	3724      	adds	r7, #36	@ 0x24
 800105a:	46bd      	mov	sp, r7
 800105c:	bc80      	pop	{r7}
 800105e:	4770      	bx	lr

08001060 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3b01      	subs	r3, #1
 800106c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001070:	d301      	bcc.n	8001076 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001072:	2301      	movs	r3, #1
 8001074:	e00f      	b.n	8001096 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001076:	4a0a      	ldr	r2, [pc, #40]	@ (80010a0 <SysTick_Config+0x40>)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	3b01      	subs	r3, #1
 800107c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800107e:	210f      	movs	r1, #15
 8001080:	f04f 30ff 	mov.w	r0, #4294967295
 8001084:	f7ff ff90 	bl	8000fa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001088:	4b05      	ldr	r3, [pc, #20]	@ (80010a0 <SysTick_Config+0x40>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800108e:	4b04      	ldr	r3, [pc, #16]	@ (80010a0 <SysTick_Config+0x40>)
 8001090:	2207      	movs	r2, #7
 8001092:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	e000e010 	.word	0xe000e010

080010a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff ff49 	bl	8000f44 <__NVIC_SetPriorityGrouping>
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b086      	sub	sp, #24
 80010be:	af00      	add	r7, sp, #0
 80010c0:	4603      	mov	r3, r0
 80010c2:	60b9      	str	r1, [r7, #8]
 80010c4:	607a      	str	r2, [r7, #4]
 80010c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010cc:	f7ff ff5e 	bl	8000f8c <__NVIC_GetPriorityGrouping>
 80010d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	68b9      	ldr	r1, [r7, #8]
 80010d6:	6978      	ldr	r0, [r7, #20]
 80010d8:	f7ff ff90 	bl	8000ffc <NVIC_EncodePriority>
 80010dc:	4602      	mov	r2, r0
 80010de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010e2:	4611      	mov	r1, r2
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff5f 	bl	8000fa8 <__NVIC_SetPriority>
}
 80010ea:	bf00      	nop
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f7ff ffb0 	bl	8001060 <SysTick_Config>
 8001100:	4603      	mov	r3, r0
}
 8001102:	4618      	mov	r0, r3
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
	...

0800110c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800110c:	b480      	push	{r7}
 800110e:	b08b      	sub	sp, #44	@ 0x2c
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001116:	2300      	movs	r3, #0
 8001118:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800111a:	2300      	movs	r3, #0
 800111c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800111e:	e169      	b.n	80013f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001120:	2201      	movs	r2, #1
 8001122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	69fa      	ldr	r2, [r7, #28]
 8001130:	4013      	ands	r3, r2
 8001132:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	429a      	cmp	r2, r3
 800113a:	f040 8158 	bne.w	80013ee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	4a9a      	ldr	r2, [pc, #616]	@ (80013ac <HAL_GPIO_Init+0x2a0>)
 8001144:	4293      	cmp	r3, r2
 8001146:	d05e      	beq.n	8001206 <HAL_GPIO_Init+0xfa>
 8001148:	4a98      	ldr	r2, [pc, #608]	@ (80013ac <HAL_GPIO_Init+0x2a0>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d875      	bhi.n	800123a <HAL_GPIO_Init+0x12e>
 800114e:	4a98      	ldr	r2, [pc, #608]	@ (80013b0 <HAL_GPIO_Init+0x2a4>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d058      	beq.n	8001206 <HAL_GPIO_Init+0xfa>
 8001154:	4a96      	ldr	r2, [pc, #600]	@ (80013b0 <HAL_GPIO_Init+0x2a4>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d86f      	bhi.n	800123a <HAL_GPIO_Init+0x12e>
 800115a:	4a96      	ldr	r2, [pc, #600]	@ (80013b4 <HAL_GPIO_Init+0x2a8>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d052      	beq.n	8001206 <HAL_GPIO_Init+0xfa>
 8001160:	4a94      	ldr	r2, [pc, #592]	@ (80013b4 <HAL_GPIO_Init+0x2a8>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d869      	bhi.n	800123a <HAL_GPIO_Init+0x12e>
 8001166:	4a94      	ldr	r2, [pc, #592]	@ (80013b8 <HAL_GPIO_Init+0x2ac>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d04c      	beq.n	8001206 <HAL_GPIO_Init+0xfa>
 800116c:	4a92      	ldr	r2, [pc, #584]	@ (80013b8 <HAL_GPIO_Init+0x2ac>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d863      	bhi.n	800123a <HAL_GPIO_Init+0x12e>
 8001172:	4a92      	ldr	r2, [pc, #584]	@ (80013bc <HAL_GPIO_Init+0x2b0>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d046      	beq.n	8001206 <HAL_GPIO_Init+0xfa>
 8001178:	4a90      	ldr	r2, [pc, #576]	@ (80013bc <HAL_GPIO_Init+0x2b0>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d85d      	bhi.n	800123a <HAL_GPIO_Init+0x12e>
 800117e:	2b12      	cmp	r3, #18
 8001180:	d82a      	bhi.n	80011d8 <HAL_GPIO_Init+0xcc>
 8001182:	2b12      	cmp	r3, #18
 8001184:	d859      	bhi.n	800123a <HAL_GPIO_Init+0x12e>
 8001186:	a201      	add	r2, pc, #4	@ (adr r2, 800118c <HAL_GPIO_Init+0x80>)
 8001188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118c:	08001207 	.word	0x08001207
 8001190:	080011e1 	.word	0x080011e1
 8001194:	080011f3 	.word	0x080011f3
 8001198:	08001235 	.word	0x08001235
 800119c:	0800123b 	.word	0x0800123b
 80011a0:	0800123b 	.word	0x0800123b
 80011a4:	0800123b 	.word	0x0800123b
 80011a8:	0800123b 	.word	0x0800123b
 80011ac:	0800123b 	.word	0x0800123b
 80011b0:	0800123b 	.word	0x0800123b
 80011b4:	0800123b 	.word	0x0800123b
 80011b8:	0800123b 	.word	0x0800123b
 80011bc:	0800123b 	.word	0x0800123b
 80011c0:	0800123b 	.word	0x0800123b
 80011c4:	0800123b 	.word	0x0800123b
 80011c8:	0800123b 	.word	0x0800123b
 80011cc:	0800123b 	.word	0x0800123b
 80011d0:	080011e9 	.word	0x080011e9
 80011d4:	080011fd 	.word	0x080011fd
 80011d8:	4a79      	ldr	r2, [pc, #484]	@ (80013c0 <HAL_GPIO_Init+0x2b4>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d013      	beq.n	8001206 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011de:	e02c      	b.n	800123a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	623b      	str	r3, [r7, #32]
          break;
 80011e6:	e029      	b.n	800123c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	3304      	adds	r3, #4
 80011ee:	623b      	str	r3, [r7, #32]
          break;
 80011f0:	e024      	b.n	800123c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	68db      	ldr	r3, [r3, #12]
 80011f6:	3308      	adds	r3, #8
 80011f8:	623b      	str	r3, [r7, #32]
          break;
 80011fa:	e01f      	b.n	800123c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	330c      	adds	r3, #12
 8001202:	623b      	str	r3, [r7, #32]
          break;
 8001204:	e01a      	b.n	800123c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d102      	bne.n	8001214 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800120e:	2304      	movs	r3, #4
 8001210:	623b      	str	r3, [r7, #32]
          break;
 8001212:	e013      	b.n	800123c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	2b01      	cmp	r3, #1
 800121a:	d105      	bne.n	8001228 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800121c:	2308      	movs	r3, #8
 800121e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	69fa      	ldr	r2, [r7, #28]
 8001224:	611a      	str	r2, [r3, #16]
          break;
 8001226:	e009      	b.n	800123c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001228:	2308      	movs	r3, #8
 800122a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	69fa      	ldr	r2, [r7, #28]
 8001230:	615a      	str	r2, [r3, #20]
          break;
 8001232:	e003      	b.n	800123c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001234:	2300      	movs	r3, #0
 8001236:	623b      	str	r3, [r7, #32]
          break;
 8001238:	e000      	b.n	800123c <HAL_GPIO_Init+0x130>
          break;
 800123a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	2bff      	cmp	r3, #255	@ 0xff
 8001240:	d801      	bhi.n	8001246 <HAL_GPIO_Init+0x13a>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	e001      	b.n	800124a <HAL_GPIO_Init+0x13e>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	3304      	adds	r3, #4
 800124a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800124c:	69bb      	ldr	r3, [r7, #24]
 800124e:	2bff      	cmp	r3, #255	@ 0xff
 8001250:	d802      	bhi.n	8001258 <HAL_GPIO_Init+0x14c>
 8001252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	e002      	b.n	800125e <HAL_GPIO_Init+0x152>
 8001258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800125a:	3b08      	subs	r3, #8
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	210f      	movs	r1, #15
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	fa01 f303 	lsl.w	r3, r1, r3
 800126c:	43db      	mvns	r3, r3
 800126e:	401a      	ands	r2, r3
 8001270:	6a39      	ldr	r1, [r7, #32]
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	fa01 f303 	lsl.w	r3, r1, r3
 8001278:	431a      	orrs	r2, r3
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001286:	2b00      	cmp	r3, #0
 8001288:	f000 80b1 	beq.w	80013ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800128c:	4b4d      	ldr	r3, [pc, #308]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	4a4c      	ldr	r2, [pc, #304]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 8001292:	f043 0301 	orr.w	r3, r3, #1
 8001296:	6193      	str	r3, [r2, #24]
 8001298:	4b4a      	ldr	r3, [pc, #296]	@ (80013c4 <HAL_GPIO_Init+0x2b8>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	f003 0301 	and.w	r3, r3, #1
 80012a0:	60bb      	str	r3, [r7, #8]
 80012a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80012a4:	4a48      	ldr	r2, [pc, #288]	@ (80013c8 <HAL_GPIO_Init+0x2bc>)
 80012a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a8:	089b      	lsrs	r3, r3, #2
 80012aa:	3302      	adds	r3, #2
 80012ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80012b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012b4:	f003 0303 	and.w	r3, r3, #3
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	220f      	movs	r2, #15
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	68fa      	ldr	r2, [r7, #12]
 80012c4:	4013      	ands	r3, r2
 80012c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4a40      	ldr	r2, [pc, #256]	@ (80013cc <HAL_GPIO_Init+0x2c0>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d013      	beq.n	80012f8 <HAL_GPIO_Init+0x1ec>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4a3f      	ldr	r2, [pc, #252]	@ (80013d0 <HAL_GPIO_Init+0x2c4>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d00d      	beq.n	80012f4 <HAL_GPIO_Init+0x1e8>
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4a3e      	ldr	r2, [pc, #248]	@ (80013d4 <HAL_GPIO_Init+0x2c8>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d007      	beq.n	80012f0 <HAL_GPIO_Init+0x1e4>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4a3d      	ldr	r2, [pc, #244]	@ (80013d8 <HAL_GPIO_Init+0x2cc>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d101      	bne.n	80012ec <HAL_GPIO_Init+0x1e0>
 80012e8:	2303      	movs	r3, #3
 80012ea:	e006      	b.n	80012fa <HAL_GPIO_Init+0x1ee>
 80012ec:	2304      	movs	r3, #4
 80012ee:	e004      	b.n	80012fa <HAL_GPIO_Init+0x1ee>
 80012f0:	2302      	movs	r3, #2
 80012f2:	e002      	b.n	80012fa <HAL_GPIO_Init+0x1ee>
 80012f4:	2301      	movs	r3, #1
 80012f6:	e000      	b.n	80012fa <HAL_GPIO_Init+0x1ee>
 80012f8:	2300      	movs	r3, #0
 80012fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012fc:	f002 0203 	and.w	r2, r2, #3
 8001300:	0092      	lsls	r2, r2, #2
 8001302:	4093      	lsls	r3, r2
 8001304:	68fa      	ldr	r2, [r7, #12]
 8001306:	4313      	orrs	r3, r2
 8001308:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800130a:	492f      	ldr	r1, [pc, #188]	@ (80013c8 <HAL_GPIO_Init+0x2bc>)
 800130c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130e:	089b      	lsrs	r3, r3, #2
 8001310:	3302      	adds	r3, #2
 8001312:	68fa      	ldr	r2, [r7, #12]
 8001314:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d006      	beq.n	8001332 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001324:	4b2d      	ldr	r3, [pc, #180]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 8001326:	689a      	ldr	r2, [r3, #8]
 8001328:	492c      	ldr	r1, [pc, #176]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	4313      	orrs	r3, r2
 800132e:	608b      	str	r3, [r1, #8]
 8001330:	e006      	b.n	8001340 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001332:	4b2a      	ldr	r3, [pc, #168]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 8001334:	689a      	ldr	r2, [r3, #8]
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	43db      	mvns	r3, r3
 800133a:	4928      	ldr	r1, [pc, #160]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 800133c:	4013      	ands	r3, r2
 800133e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001348:	2b00      	cmp	r3, #0
 800134a:	d006      	beq.n	800135a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800134c:	4b23      	ldr	r3, [pc, #140]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 800134e:	68da      	ldr	r2, [r3, #12]
 8001350:	4922      	ldr	r1, [pc, #136]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	4313      	orrs	r3, r2
 8001356:	60cb      	str	r3, [r1, #12]
 8001358:	e006      	b.n	8001368 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800135a:	4b20      	ldr	r3, [pc, #128]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 800135c:	68da      	ldr	r2, [r3, #12]
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	43db      	mvns	r3, r3
 8001362:	491e      	ldr	r1, [pc, #120]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 8001364:	4013      	ands	r3, r2
 8001366:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d006      	beq.n	8001382 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001374:	4b19      	ldr	r3, [pc, #100]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 8001376:	685a      	ldr	r2, [r3, #4]
 8001378:	4918      	ldr	r1, [pc, #96]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	4313      	orrs	r3, r2
 800137e:	604b      	str	r3, [r1, #4]
 8001380:	e006      	b.n	8001390 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001382:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 8001384:	685a      	ldr	r2, [r3, #4]
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	43db      	mvns	r3, r3
 800138a:	4914      	ldr	r1, [pc, #80]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 800138c:	4013      	ands	r3, r2
 800138e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d021      	beq.n	80013e0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800139c:	4b0f      	ldr	r3, [pc, #60]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	490e      	ldr	r1, [pc, #56]	@ (80013dc <HAL_GPIO_Init+0x2d0>)
 80013a2:	69bb      	ldr	r3, [r7, #24]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	600b      	str	r3, [r1, #0]
 80013a8:	e021      	b.n	80013ee <HAL_GPIO_Init+0x2e2>
 80013aa:	bf00      	nop
 80013ac:	10320000 	.word	0x10320000
 80013b0:	10310000 	.word	0x10310000
 80013b4:	10220000 	.word	0x10220000
 80013b8:	10210000 	.word	0x10210000
 80013bc:	10120000 	.word	0x10120000
 80013c0:	10110000 	.word	0x10110000
 80013c4:	40021000 	.word	0x40021000
 80013c8:	40010000 	.word	0x40010000
 80013cc:	40010800 	.word	0x40010800
 80013d0:	40010c00 	.word	0x40010c00
 80013d4:	40011000 	.word	0x40011000
 80013d8:	40011400 	.word	0x40011400
 80013dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001410 <HAL_GPIO_Init+0x304>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	43db      	mvns	r3, r3
 80013e8:	4909      	ldr	r1, [pc, #36]	@ (8001410 <HAL_GPIO_Init+0x304>)
 80013ea:	4013      	ands	r3, r2
 80013ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80013ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f0:	3301      	adds	r3, #1
 80013f2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013fa:	fa22 f303 	lsr.w	r3, r2, r3
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f47f ae8e 	bne.w	8001120 <HAL_GPIO_Init+0x14>
  }
}
 8001404:	bf00      	nop
 8001406:	bf00      	nop
 8001408:	372c      	adds	r7, #44	@ 0x2c
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr
 8001410:	40010400 	.word	0x40010400

08001414 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689a      	ldr	r2, [r3, #8]
 8001424:	887b      	ldrh	r3, [r7, #2]
 8001426:	4013      	ands	r3, r2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d002      	beq.n	8001432 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800142c:	2301      	movs	r3, #1
 800142e:	73fb      	strb	r3, [r7, #15]
 8001430:	e001      	b.n	8001436 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001432:	2300      	movs	r3, #0
 8001434:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001436:	7bfb      	ldrb	r3, [r7, #15]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3714      	adds	r7, #20
 800143c:	46bd      	mov	sp, r7
 800143e:	bc80      	pop	{r7}
 8001440:	4770      	bx	lr

08001442 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001442:	b480      	push	{r7}
 8001444:	b083      	sub	sp, #12
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
 800144a:	460b      	mov	r3, r1
 800144c:	807b      	strh	r3, [r7, #2]
 800144e:	4613      	mov	r3, r2
 8001450:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001452:	787b      	ldrb	r3, [r7, #1]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d003      	beq.n	8001460 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001458:	887a      	ldrh	r2, [r7, #2]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800145e:	e003      	b.n	8001468 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001460:	887b      	ldrh	r3, [r7, #2]
 8001462:	041a      	lsls	r2, r3, #16
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	611a      	str	r2, [r3, #16]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	bc80      	pop	{r7}
 8001470:	4770      	bx	lr
	...

08001474 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d101      	bne.n	8001486 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e272      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	2b00      	cmp	r3, #0
 8001490:	f000 8087 	beq.w	80015a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001494:	4b92      	ldr	r3, [pc, #584]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f003 030c 	and.w	r3, r3, #12
 800149c:	2b04      	cmp	r3, #4
 800149e:	d00c      	beq.n	80014ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80014a0:	4b8f      	ldr	r3, [pc, #572]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f003 030c 	and.w	r3, r3, #12
 80014a8:	2b08      	cmp	r3, #8
 80014aa:	d112      	bne.n	80014d2 <HAL_RCC_OscConfig+0x5e>
 80014ac:	4b8c      	ldr	r3, [pc, #560]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014b8:	d10b      	bne.n	80014d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ba:	4b89      	ldr	r3, [pc, #548]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d06c      	beq.n	80015a0 <HAL_RCC_OscConfig+0x12c>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d168      	bne.n	80015a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e24c      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014da:	d106      	bne.n	80014ea <HAL_RCC_OscConfig+0x76>
 80014dc:	4b80      	ldr	r3, [pc, #512]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a7f      	ldr	r2, [pc, #508]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014e6:	6013      	str	r3, [r2, #0]
 80014e8:	e02e      	b.n	8001548 <HAL_RCC_OscConfig+0xd4>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d10c      	bne.n	800150c <HAL_RCC_OscConfig+0x98>
 80014f2:	4b7b      	ldr	r3, [pc, #492]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a7a      	ldr	r2, [pc, #488]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014fc:	6013      	str	r3, [r2, #0]
 80014fe:	4b78      	ldr	r3, [pc, #480]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a77      	ldr	r2, [pc, #476]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001504:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001508:	6013      	str	r3, [r2, #0]
 800150a:	e01d      	b.n	8001548 <HAL_RCC_OscConfig+0xd4>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001514:	d10c      	bne.n	8001530 <HAL_RCC_OscConfig+0xbc>
 8001516:	4b72      	ldr	r3, [pc, #456]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a71      	ldr	r2, [pc, #452]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800151c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001520:	6013      	str	r3, [r2, #0]
 8001522:	4b6f      	ldr	r3, [pc, #444]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a6e      	ldr	r2, [pc, #440]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001528:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800152c:	6013      	str	r3, [r2, #0]
 800152e:	e00b      	b.n	8001548 <HAL_RCC_OscConfig+0xd4>
 8001530:	4b6b      	ldr	r3, [pc, #428]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a6a      	ldr	r2, [pc, #424]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001536:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800153a:	6013      	str	r3, [r2, #0]
 800153c:	4b68      	ldr	r3, [pc, #416]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a67      	ldr	r2, [pc, #412]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001542:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001546:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d013      	beq.n	8001578 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001550:	f7ff fcee 	bl	8000f30 <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001556:	e008      	b.n	800156a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001558:	f7ff fcea 	bl	8000f30 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b64      	cmp	r3, #100	@ 0x64
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e200      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800156a:	4b5d      	ldr	r3, [pc, #372]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d0f0      	beq.n	8001558 <HAL_RCC_OscConfig+0xe4>
 8001576:	e014      	b.n	80015a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001578:	f7ff fcda 	bl	8000f30 <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001580:	f7ff fcd6 	bl	8000f30 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b64      	cmp	r3, #100	@ 0x64
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e1ec      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001592:	4b53      	ldr	r3, [pc, #332]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1f0      	bne.n	8001580 <HAL_RCC_OscConfig+0x10c>
 800159e:	e000      	b.n	80015a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d063      	beq.n	8001676 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015ae:	4b4c      	ldr	r3, [pc, #304]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f003 030c 	and.w	r3, r3, #12
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d00b      	beq.n	80015d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015ba:	4b49      	ldr	r3, [pc, #292]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f003 030c 	and.w	r3, r3, #12
 80015c2:	2b08      	cmp	r3, #8
 80015c4:	d11c      	bne.n	8001600 <HAL_RCC_OscConfig+0x18c>
 80015c6:	4b46      	ldr	r3, [pc, #280]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d116      	bne.n	8001600 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d2:	4b43      	ldr	r3, [pc, #268]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d005      	beq.n	80015ea <HAL_RCC_OscConfig+0x176>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d001      	beq.n	80015ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e1c0      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ea:	4b3d      	ldr	r3, [pc, #244]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	695b      	ldr	r3, [r3, #20]
 80015f6:	00db      	lsls	r3, r3, #3
 80015f8:	4939      	ldr	r1, [pc, #228]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015fa:	4313      	orrs	r3, r2
 80015fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015fe:	e03a      	b.n	8001676 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	691b      	ldr	r3, [r3, #16]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d020      	beq.n	800164a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001608:	4b36      	ldr	r3, [pc, #216]	@ (80016e4 <HAL_RCC_OscConfig+0x270>)
 800160a:	2201      	movs	r2, #1
 800160c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160e:	f7ff fc8f 	bl	8000f30 <HAL_GetTick>
 8001612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001614:	e008      	b.n	8001628 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001616:	f7ff fc8b 	bl	8000f30 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e1a1      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001628:	4b2d      	ldr	r3, [pc, #180]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d0f0      	beq.n	8001616 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001634:	4b2a      	ldr	r3, [pc, #168]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	4927      	ldr	r1, [pc, #156]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001644:	4313      	orrs	r3, r2
 8001646:	600b      	str	r3, [r1, #0]
 8001648:	e015      	b.n	8001676 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800164a:	4b26      	ldr	r3, [pc, #152]	@ (80016e4 <HAL_RCC_OscConfig+0x270>)
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001650:	f7ff fc6e 	bl	8000f30 <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001656:	e008      	b.n	800166a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001658:	f7ff fc6a 	bl	8000f30 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b02      	cmp	r3, #2
 8001664:	d901      	bls.n	800166a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e180      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800166a:	4b1d      	ldr	r3, [pc, #116]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d1f0      	bne.n	8001658 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0308 	and.w	r3, r3, #8
 800167e:	2b00      	cmp	r3, #0
 8001680:	d03a      	beq.n	80016f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	699b      	ldr	r3, [r3, #24]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d019      	beq.n	80016be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800168a:	4b17      	ldr	r3, [pc, #92]	@ (80016e8 <HAL_RCC_OscConfig+0x274>)
 800168c:	2201      	movs	r2, #1
 800168e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001690:	f7ff fc4e 	bl	8000f30 <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001698:	f7ff fc4a 	bl	8000f30 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e160      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016aa:	4b0d      	ldr	r3, [pc, #52]	@ (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80016ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d0f0      	beq.n	8001698 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80016b6:	2001      	movs	r0, #1
 80016b8:	f000 fa9c 	bl	8001bf4 <RCC_Delay>
 80016bc:	e01c      	b.n	80016f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016be:	4b0a      	ldr	r3, [pc, #40]	@ (80016e8 <HAL_RCC_OscConfig+0x274>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016c4:	f7ff fc34 	bl	8000f30 <HAL_GetTick>
 80016c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ca:	e00f      	b.n	80016ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016cc:	f7ff fc30 	bl	8000f30 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d908      	bls.n	80016ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e146      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000
 80016e4:	42420000 	.word	0x42420000
 80016e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ec:	4b92      	ldr	r3, [pc, #584]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80016ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1e9      	bne.n	80016cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	2b00      	cmp	r3, #0
 8001702:	f000 80a6 	beq.w	8001852 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001706:	2300      	movs	r3, #0
 8001708:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800170a:	4b8b      	ldr	r3, [pc, #556]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 800170c:	69db      	ldr	r3, [r3, #28]
 800170e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d10d      	bne.n	8001732 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001716:	4b88      	ldr	r3, [pc, #544]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	4a87      	ldr	r2, [pc, #540]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 800171c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001720:	61d3      	str	r3, [r2, #28]
 8001722:	4b85      	ldr	r3, [pc, #532]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800172e:	2301      	movs	r3, #1
 8001730:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001732:	4b82      	ldr	r3, [pc, #520]	@ (800193c <HAL_RCC_OscConfig+0x4c8>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800173a:	2b00      	cmp	r3, #0
 800173c:	d118      	bne.n	8001770 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800173e:	4b7f      	ldr	r3, [pc, #508]	@ (800193c <HAL_RCC_OscConfig+0x4c8>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a7e      	ldr	r2, [pc, #504]	@ (800193c <HAL_RCC_OscConfig+0x4c8>)
 8001744:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001748:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800174a:	f7ff fbf1 	bl	8000f30 <HAL_GetTick>
 800174e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001750:	e008      	b.n	8001764 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001752:	f7ff fbed 	bl	8000f30 <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	2b64      	cmp	r3, #100	@ 0x64
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e103      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001764:	4b75      	ldr	r3, [pc, #468]	@ (800193c <HAL_RCC_OscConfig+0x4c8>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800176c:	2b00      	cmp	r3, #0
 800176e:	d0f0      	beq.n	8001752 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d106      	bne.n	8001786 <HAL_RCC_OscConfig+0x312>
 8001778:	4b6f      	ldr	r3, [pc, #444]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 800177a:	6a1b      	ldr	r3, [r3, #32]
 800177c:	4a6e      	ldr	r2, [pc, #440]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 800177e:	f043 0301 	orr.w	r3, r3, #1
 8001782:	6213      	str	r3, [r2, #32]
 8001784:	e02d      	b.n	80017e2 <HAL_RCC_OscConfig+0x36e>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d10c      	bne.n	80017a8 <HAL_RCC_OscConfig+0x334>
 800178e:	4b6a      	ldr	r3, [pc, #424]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 8001790:	6a1b      	ldr	r3, [r3, #32]
 8001792:	4a69      	ldr	r2, [pc, #420]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 8001794:	f023 0301 	bic.w	r3, r3, #1
 8001798:	6213      	str	r3, [r2, #32]
 800179a:	4b67      	ldr	r3, [pc, #412]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 800179c:	6a1b      	ldr	r3, [r3, #32]
 800179e:	4a66      	ldr	r2, [pc, #408]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80017a0:	f023 0304 	bic.w	r3, r3, #4
 80017a4:	6213      	str	r3, [r2, #32]
 80017a6:	e01c      	b.n	80017e2 <HAL_RCC_OscConfig+0x36e>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	2b05      	cmp	r3, #5
 80017ae:	d10c      	bne.n	80017ca <HAL_RCC_OscConfig+0x356>
 80017b0:	4b61      	ldr	r3, [pc, #388]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80017b2:	6a1b      	ldr	r3, [r3, #32]
 80017b4:	4a60      	ldr	r2, [pc, #384]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80017b6:	f043 0304 	orr.w	r3, r3, #4
 80017ba:	6213      	str	r3, [r2, #32]
 80017bc:	4b5e      	ldr	r3, [pc, #376]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80017be:	6a1b      	ldr	r3, [r3, #32]
 80017c0:	4a5d      	ldr	r2, [pc, #372]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	6213      	str	r3, [r2, #32]
 80017c8:	e00b      	b.n	80017e2 <HAL_RCC_OscConfig+0x36e>
 80017ca:	4b5b      	ldr	r3, [pc, #364]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80017cc:	6a1b      	ldr	r3, [r3, #32]
 80017ce:	4a5a      	ldr	r2, [pc, #360]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80017d0:	f023 0301 	bic.w	r3, r3, #1
 80017d4:	6213      	str	r3, [r2, #32]
 80017d6:	4b58      	ldr	r3, [pc, #352]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80017d8:	6a1b      	ldr	r3, [r3, #32]
 80017da:	4a57      	ldr	r2, [pc, #348]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80017dc:	f023 0304 	bic.w	r3, r3, #4
 80017e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d015      	beq.n	8001816 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ea:	f7ff fba1 	bl	8000f30 <HAL_GetTick>
 80017ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f0:	e00a      	b.n	8001808 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017f2:	f7ff fb9d 	bl	8000f30 <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001800:	4293      	cmp	r3, r2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e0b1      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001808:	4b4b      	ldr	r3, [pc, #300]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 800180a:	6a1b      	ldr	r3, [r3, #32]
 800180c:	f003 0302 	and.w	r3, r3, #2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d0ee      	beq.n	80017f2 <HAL_RCC_OscConfig+0x37e>
 8001814:	e014      	b.n	8001840 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001816:	f7ff fb8b 	bl	8000f30 <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800181c:	e00a      	b.n	8001834 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800181e:	f7ff fb87 	bl	8000f30 <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	f241 3288 	movw	r2, #5000	@ 0x1388
 800182c:	4293      	cmp	r3, r2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e09b      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001834:	4b40      	ldr	r3, [pc, #256]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 8001836:	6a1b      	ldr	r3, [r3, #32]
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1ee      	bne.n	800181e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001840:	7dfb      	ldrb	r3, [r7, #23]
 8001842:	2b01      	cmp	r3, #1
 8001844:	d105      	bne.n	8001852 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001846:	4b3c      	ldr	r3, [pc, #240]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	4a3b      	ldr	r2, [pc, #236]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 800184c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001850:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	2b00      	cmp	r3, #0
 8001858:	f000 8087 	beq.w	800196a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800185c:	4b36      	ldr	r3, [pc, #216]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 030c 	and.w	r3, r3, #12
 8001864:	2b08      	cmp	r3, #8
 8001866:	d061      	beq.n	800192c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	69db      	ldr	r3, [r3, #28]
 800186c:	2b02      	cmp	r3, #2
 800186e:	d146      	bne.n	80018fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001870:	4b33      	ldr	r3, [pc, #204]	@ (8001940 <HAL_RCC_OscConfig+0x4cc>)
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001876:	f7ff fb5b 	bl	8000f30 <HAL_GetTick>
 800187a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800187c:	e008      	b.n	8001890 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800187e:	f7ff fb57 	bl	8000f30 <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	2b02      	cmp	r3, #2
 800188a:	d901      	bls.n	8001890 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e06d      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001890:	4b29      	ldr	r3, [pc, #164]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001898:	2b00      	cmp	r3, #0
 800189a:	d1f0      	bne.n	800187e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a1b      	ldr	r3, [r3, #32]
 80018a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018a4:	d108      	bne.n	80018b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018a6:	4b24      	ldr	r3, [pc, #144]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	4921      	ldr	r1, [pc, #132]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6a19      	ldr	r1, [r3, #32]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018c8:	430b      	orrs	r3, r1
 80018ca:	491b      	ldr	r1, [pc, #108]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001940 <HAL_RCC_OscConfig+0x4cc>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d6:	f7ff fb2b 	bl	8000f30 <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018de:	f7ff fb27 	bl	8000f30 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e03d      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018f0:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0f0      	beq.n	80018de <HAL_RCC_OscConfig+0x46a>
 80018fc:	e035      	b.n	800196a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018fe:	4b10      	ldr	r3, [pc, #64]	@ (8001940 <HAL_RCC_OscConfig+0x4cc>)
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001904:	f7ff fb14 	bl	8000f30 <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800190c:	f7ff fb10 	bl	8000f30 <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e026      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <HAL_RCC_OscConfig+0x4c4>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f0      	bne.n	800190c <HAL_RCC_OscConfig+0x498>
 800192a:	e01e      	b.n	800196a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	69db      	ldr	r3, [r3, #28]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d107      	bne.n	8001944 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e019      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
 8001938:	40021000 	.word	0x40021000
 800193c:	40007000 	.word	0x40007000
 8001940:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001944:	4b0b      	ldr	r3, [pc, #44]	@ (8001974 <HAL_RCC_OscConfig+0x500>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	429a      	cmp	r2, r3
 8001956:	d106      	bne.n	8001966 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001962:	429a      	cmp	r2, r3
 8001964:	d001      	beq.n	800196a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e000      	b.n	800196c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800196a:	2300      	movs	r3, #0
}
 800196c:	4618      	mov	r0, r3
 800196e:	3718      	adds	r7, #24
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40021000 	.word	0x40021000

08001978 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d101      	bne.n	800198c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e0d0      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800198c:	4b6a      	ldr	r3, [pc, #424]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 0307 	and.w	r3, r3, #7
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	429a      	cmp	r2, r3
 8001998:	d910      	bls.n	80019bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199a:	4b67      	ldr	r3, [pc, #412]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f023 0207 	bic.w	r2, r3, #7
 80019a2:	4965      	ldr	r1, [pc, #404]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019aa:	4b63      	ldr	r3, [pc, #396]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d001      	beq.n	80019bc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e0b8      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d020      	beq.n	8001a0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d005      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019d4:	4b59      	ldr	r3, [pc, #356]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	4a58      	ldr	r2, [pc, #352]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 80019da:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80019de:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0308 	and.w	r3, r3, #8
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d005      	beq.n	80019f8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019ec:	4b53      	ldr	r3, [pc, #332]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	4a52      	ldr	r2, [pc, #328]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 80019f2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80019f6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019f8:	4b50      	ldr	r3, [pc, #320]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	494d      	ldr	r1, [pc, #308]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a06:	4313      	orrs	r3, r2
 8001a08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d040      	beq.n	8001a98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d107      	bne.n	8001a2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1e:	4b47      	ldr	r3, [pc, #284]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d115      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e07f      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d107      	bne.n	8001a46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a36:	4b41      	ldr	r3, [pc, #260]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d109      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e073      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a46:	4b3d      	ldr	r3, [pc, #244]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e06b      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a56:	4b39      	ldr	r3, [pc, #228]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f023 0203 	bic.w	r2, r3, #3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	4936      	ldr	r1, [pc, #216]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a64:	4313      	orrs	r3, r2
 8001a66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a68:	f7ff fa62 	bl	8000f30 <HAL_GetTick>
 8001a6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a6e:	e00a      	b.n	8001a86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a70:	f7ff fa5e 	bl	8000f30 <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e053      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a86:	4b2d      	ldr	r3, [pc, #180]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 020c 	and.w	r2, r3, #12
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d1eb      	bne.n	8001a70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a98:	4b27      	ldr	r3, [pc, #156]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0307 	and.w	r3, r3, #7
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d210      	bcs.n	8001ac8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa6:	4b24      	ldr	r3, [pc, #144]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f023 0207 	bic.w	r2, r3, #7
 8001aae:	4922      	ldr	r1, [pc, #136]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab6:	4b20      	ldr	r3, [pc, #128]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d001      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e032      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d008      	beq.n	8001ae6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ad4:	4b19      	ldr	r3, [pc, #100]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	4916      	ldr	r1, [pc, #88]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0308 	and.w	r3, r3, #8
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d009      	beq.n	8001b06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001af2:	4b12      	ldr	r3, [pc, #72]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	490e      	ldr	r1, [pc, #56]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b06:	f000 f821 	bl	8001b4c <HAL_RCC_GetSysClockFreq>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	091b      	lsrs	r3, r3, #4
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	490a      	ldr	r1, [pc, #40]	@ (8001b40 <HAL_RCC_ClockConfig+0x1c8>)
 8001b18:	5ccb      	ldrb	r3, [r1, r3]
 8001b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b1e:	4a09      	ldr	r2, [pc, #36]	@ (8001b44 <HAL_RCC_ClockConfig+0x1cc>)
 8001b20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b22:	4b09      	ldr	r3, [pc, #36]	@ (8001b48 <HAL_RCC_ClockConfig+0x1d0>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff f9c0 	bl	8000eac <HAL_InitTick>

  return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40022000 	.word	0x40022000
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	08002378 	.word	0x08002378
 8001b44:	2000002c 	.word	0x2000002c
 8001b48:	20000030 	.word	0x20000030

08001b4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b087      	sub	sp, #28
 8001b50:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	2300      	movs	r3, #0
 8001b58:	60bb      	str	r3, [r7, #8]
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	617b      	str	r3, [r7, #20]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b62:	2300      	movs	r3, #0
 8001b64:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b66:	4b1e      	ldr	r3, [pc, #120]	@ (8001be0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f003 030c 	and.w	r3, r3, #12
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	d002      	beq.n	8001b7c <HAL_RCC_GetSysClockFreq+0x30>
 8001b76:	2b08      	cmp	r3, #8
 8001b78:	d003      	beq.n	8001b82 <HAL_RCC_GetSysClockFreq+0x36>
 8001b7a:	e027      	b.n	8001bcc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b7c:	4b19      	ldr	r3, [pc, #100]	@ (8001be4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b7e:	613b      	str	r3, [r7, #16]
      break;
 8001b80:	e027      	b.n	8001bd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	0c9b      	lsrs	r3, r3, #18
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	4a17      	ldr	r2, [pc, #92]	@ (8001be8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b8c:	5cd3      	ldrb	r3, [r2, r3]
 8001b8e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d010      	beq.n	8001bbc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b9a:	4b11      	ldr	r3, [pc, #68]	@ (8001be0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	0c5b      	lsrs	r3, r3, #17
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	4a11      	ldr	r2, [pc, #68]	@ (8001bec <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ba6:	5cd3      	ldrb	r3, [r2, r3]
 8001ba8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4a0d      	ldr	r2, [pc, #52]	@ (8001be4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001bae:	fb03 f202 	mul.w	r2, r3, r2
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb8:	617b      	str	r3, [r7, #20]
 8001bba:	e004      	b.n	8001bc6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4a0c      	ldr	r2, [pc, #48]	@ (8001bf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001bc0:	fb02 f303 	mul.w	r3, r2, r3
 8001bc4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	613b      	str	r3, [r7, #16]
      break;
 8001bca:	e002      	b.n	8001bd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bcc:	4b05      	ldr	r3, [pc, #20]	@ (8001be4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001bce:	613b      	str	r3, [r7, #16]
      break;
 8001bd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bd2:	693b      	ldr	r3, [r7, #16]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	371c      	adds	r7, #28
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bc80      	pop	{r7}
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	40021000 	.word	0x40021000
 8001be4:	007a1200 	.word	0x007a1200
 8001be8:	08002388 	.word	0x08002388
 8001bec:	08002398 	.word	0x08002398
 8001bf0:	003d0900 	.word	0x003d0900

08001bf4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8001c28 <RCC_Delay+0x34>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a0a      	ldr	r2, [pc, #40]	@ (8001c2c <RCC_Delay+0x38>)
 8001c02:	fba2 2303 	umull	r2, r3, r2, r3
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	fb02 f303 	mul.w	r3, r2, r3
 8001c0e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c10:	bf00      	nop
  }
  while (Delay --);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	1e5a      	subs	r2, r3, #1
 8001c16:	60fa      	str	r2, [r7, #12]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d1f9      	bne.n	8001c10 <RCC_Delay+0x1c>
}
 8001c1c:	bf00      	nop
 8001c1e:	bf00      	nop
 8001c20:	3714      	adds	r7, #20
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr
 8001c28:	2000002c 	.word	0x2000002c
 8001c2c:	10624dd3 	.word	0x10624dd3

08001c30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d101      	bne.n	8001c42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e041      	b.n	8001cc6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d106      	bne.n	8001c5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff f89c 	bl	8000d94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2202      	movs	r2, #2
 8001c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3304      	adds	r3, #4
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4610      	mov	r0, r2
 8001c70:	f000 f940 	bl	8001ef4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2201      	movs	r2, #1
 8001c78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2201      	movs	r2, #1
 8001c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2201      	movs	r2, #1
 8001cb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
	...

08001cd0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d001      	beq.n	8001ce8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e032      	b.n	8001d4e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2202      	movs	r2, #2
 8001cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a18      	ldr	r2, [pc, #96]	@ (8001d58 <HAL_TIM_Base_Start+0x88>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d00e      	beq.n	8001d18 <HAL_TIM_Base_Start+0x48>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d02:	d009      	beq.n	8001d18 <HAL_TIM_Base_Start+0x48>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a14      	ldr	r2, [pc, #80]	@ (8001d5c <HAL_TIM_Base_Start+0x8c>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d004      	beq.n	8001d18 <HAL_TIM_Base_Start+0x48>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a13      	ldr	r2, [pc, #76]	@ (8001d60 <HAL_TIM_Base_Start+0x90>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d111      	bne.n	8001d3c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b06      	cmp	r3, #6
 8001d28:	d010      	beq.n	8001d4c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f042 0201 	orr.w	r2, r2, #1
 8001d38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d3a:	e007      	b.n	8001d4c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f042 0201 	orr.w	r2, r2, #1
 8001d4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3714      	adds	r7, #20
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr
 8001d58:	40012c00 	.word	0x40012c00
 8001d5c:	40000400 	.word	0x40000400
 8001d60:	40000800 	.word	0x40000800

08001d64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d101      	bne.n	8001d80 <HAL_TIM_ConfigClockSource+0x1c>
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	e0b4      	b.n	8001eea <HAL_TIM_ConfigClockSource+0x186>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2202      	movs	r2, #2
 8001d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001d9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001da6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	68ba      	ldr	r2, [r7, #8]
 8001dae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001db8:	d03e      	beq.n	8001e38 <HAL_TIM_ConfigClockSource+0xd4>
 8001dba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001dbe:	f200 8087 	bhi.w	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001dc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dc6:	f000 8086 	beq.w	8001ed6 <HAL_TIM_ConfigClockSource+0x172>
 8001dca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dce:	d87f      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001dd0:	2b70      	cmp	r3, #112	@ 0x70
 8001dd2:	d01a      	beq.n	8001e0a <HAL_TIM_ConfigClockSource+0xa6>
 8001dd4:	2b70      	cmp	r3, #112	@ 0x70
 8001dd6:	d87b      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001dd8:	2b60      	cmp	r3, #96	@ 0x60
 8001dda:	d050      	beq.n	8001e7e <HAL_TIM_ConfigClockSource+0x11a>
 8001ddc:	2b60      	cmp	r3, #96	@ 0x60
 8001dde:	d877      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001de0:	2b50      	cmp	r3, #80	@ 0x50
 8001de2:	d03c      	beq.n	8001e5e <HAL_TIM_ConfigClockSource+0xfa>
 8001de4:	2b50      	cmp	r3, #80	@ 0x50
 8001de6:	d873      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001de8:	2b40      	cmp	r3, #64	@ 0x40
 8001dea:	d058      	beq.n	8001e9e <HAL_TIM_ConfigClockSource+0x13a>
 8001dec:	2b40      	cmp	r3, #64	@ 0x40
 8001dee:	d86f      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001df0:	2b30      	cmp	r3, #48	@ 0x30
 8001df2:	d064      	beq.n	8001ebe <HAL_TIM_ConfigClockSource+0x15a>
 8001df4:	2b30      	cmp	r3, #48	@ 0x30
 8001df6:	d86b      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001df8:	2b20      	cmp	r3, #32
 8001dfa:	d060      	beq.n	8001ebe <HAL_TIM_ConfigClockSource+0x15a>
 8001dfc:	2b20      	cmp	r3, #32
 8001dfe:	d867      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d05c      	beq.n	8001ebe <HAL_TIM_ConfigClockSource+0x15a>
 8001e04:	2b10      	cmp	r3, #16
 8001e06:	d05a      	beq.n	8001ebe <HAL_TIM_ConfigClockSource+0x15a>
 8001e08:	e062      	b.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001e1a:	f000 f950 	bl	80020be <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001e2c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68ba      	ldr	r2, [r7, #8]
 8001e34:	609a      	str	r2, [r3, #8]
      break;
 8001e36:	e04f      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001e48:	f000 f939 	bl	80020be <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689a      	ldr	r2, [r3, #8]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001e5a:	609a      	str	r2, [r3, #8]
      break;
 8001e5c:	e03c      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	f000 f8b0 	bl	8001fd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2150      	movs	r1, #80	@ 0x50
 8001e76:	4618      	mov	r0, r3
 8001e78:	f000 f907 	bl	800208a <TIM_ITRx_SetConfig>
      break;
 8001e7c:	e02c      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	f000 f8ce 	bl	800202c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2160      	movs	r1, #96	@ 0x60
 8001e96:	4618      	mov	r0, r3
 8001e98:	f000 f8f7 	bl	800208a <TIM_ITRx_SetConfig>
      break;
 8001e9c:	e01c      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001eaa:	461a      	mov	r2, r3
 8001eac:	f000 f890 	bl	8001fd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2140      	movs	r1, #64	@ 0x40
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f000 f8e7 	bl	800208a <TIM_ITRx_SetConfig>
      break;
 8001ebc:	e00c      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4610      	mov	r0, r2
 8001eca:	f000 f8de 	bl	800208a <TIM_ITRx_SetConfig>
      break;
 8001ece:	e003      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	73fb      	strb	r3, [r7, #15]
      break;
 8001ed4:	e000      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001ed6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
	...

08001ef4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4a2f      	ldr	r2, [pc, #188]	@ (8001fc4 <TIM_Base_SetConfig+0xd0>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d00b      	beq.n	8001f24 <TIM_Base_SetConfig+0x30>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f12:	d007      	beq.n	8001f24 <TIM_Base_SetConfig+0x30>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a2c      	ldr	r2, [pc, #176]	@ (8001fc8 <TIM_Base_SetConfig+0xd4>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d003      	beq.n	8001f24 <TIM_Base_SetConfig+0x30>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a2b      	ldr	r2, [pc, #172]	@ (8001fcc <TIM_Base_SetConfig+0xd8>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d108      	bne.n	8001f36 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a22      	ldr	r2, [pc, #136]	@ (8001fc4 <TIM_Base_SetConfig+0xd0>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d00b      	beq.n	8001f56 <TIM_Base_SetConfig+0x62>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f44:	d007      	beq.n	8001f56 <TIM_Base_SetConfig+0x62>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a1f      	ldr	r2, [pc, #124]	@ (8001fc8 <TIM_Base_SetConfig+0xd4>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d003      	beq.n	8001f56 <TIM_Base_SetConfig+0x62>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a1e      	ldr	r2, [pc, #120]	@ (8001fcc <TIM_Base_SetConfig+0xd8>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d108      	bne.n	8001f68 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	689a      	ldr	r2, [r3, #8]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	4a0d      	ldr	r2, [pc, #52]	@ (8001fc4 <TIM_Base_SetConfig+0xd0>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d103      	bne.n	8001f9c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	691a      	ldr	r2, [r3, #16]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d005      	beq.n	8001fba <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	f023 0201 	bic.w	r2, r3, #1
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	611a      	str	r2, [r3, #16]
  }
}
 8001fba:	bf00      	nop
 8001fbc:	3714      	adds	r7, #20
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bc80      	pop	{r7}
 8001fc2:	4770      	bx	lr
 8001fc4:	40012c00 	.word	0x40012c00
 8001fc8:	40000400 	.word	0x40000400
 8001fcc:	40000800 	.word	0x40000800

08001fd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b087      	sub	sp, #28
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6a1b      	ldr	r3, [r3, #32]
 8001fe0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6a1b      	ldr	r3, [r3, #32]
 8001fe6:	f023 0201 	bic.w	r2, r3, #1
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ffa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	011b      	lsls	r3, r3, #4
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	4313      	orrs	r3, r2
 8002004:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	f023 030a 	bic.w	r3, r3, #10
 800200c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	4313      	orrs	r3, r2
 8002014:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	693a      	ldr	r2, [r7, #16]
 800201a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	621a      	str	r2, [r3, #32]
}
 8002022:	bf00      	nop
 8002024:	371c      	adds	r7, #28
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr

0800202c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800202c:	b480      	push	{r7}
 800202e:	b087      	sub	sp, #28
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	6a1b      	ldr	r3, [r3, #32]
 800203c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	f023 0210 	bic.w	r2, r3, #16
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002056:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	031b      	lsls	r3, r3, #12
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	4313      	orrs	r3, r2
 8002060:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002068:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	011b      	lsls	r3, r3, #4
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	4313      	orrs	r3, r2
 8002072:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	697a      	ldr	r2, [r7, #20]
 800207e:	621a      	str	r2, [r3, #32]
}
 8002080:	bf00      	nop
 8002082:	371c      	adds	r7, #28
 8002084:	46bd      	mov	sp, r7
 8002086:	bc80      	pop	{r7}
 8002088:	4770      	bx	lr

0800208a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800208a:	b480      	push	{r7}
 800208c:	b085      	sub	sp, #20
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
 8002092:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020a2:	683a      	ldr	r2, [r7, #0]
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	f043 0307 	orr.w	r3, r3, #7
 80020ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	68fa      	ldr	r2, [r7, #12]
 80020b2:	609a      	str	r2, [r3, #8]
}
 80020b4:	bf00      	nop
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bc80      	pop	{r7}
 80020bc:	4770      	bx	lr

080020be <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80020be:	b480      	push	{r7}
 80020c0:	b087      	sub	sp, #28
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	60b9      	str	r1, [r7, #8]
 80020c8:	607a      	str	r2, [r7, #4]
 80020ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80020d8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	021a      	lsls	r2, r3, #8
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	431a      	orrs	r2, r3
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	697a      	ldr	r2, [r7, #20]
 80020f0:	609a      	str	r2, [r3, #8]
}
 80020f2:	bf00      	nop
 80020f4:	371c      	adds	r7, #28
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr

080020fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800210c:	2b01      	cmp	r3, #1
 800210e:	d101      	bne.n	8002114 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002110:	2302      	movs	r3, #2
 8002112:	e046      	b.n	80021a2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2202      	movs	r2, #2
 8002120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800213a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	4313      	orrs	r3, r2
 8002144:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a16      	ldr	r2, [pc, #88]	@ (80021ac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d00e      	beq.n	8002176 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002160:	d009      	beq.n	8002176 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a12      	ldr	r2, [pc, #72]	@ (80021b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d004      	beq.n	8002176 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a10      	ldr	r2, [pc, #64]	@ (80021b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d10c      	bne.n	8002190 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800217c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	4313      	orrs	r3, r2
 8002186:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	68ba      	ldr	r2, [r7, #8]
 800218e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2201      	movs	r2, #1
 8002194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3714      	adds	r7, #20
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bc80      	pop	{r7}
 80021aa:	4770      	bx	lr
 80021ac:	40012c00 	.word	0x40012c00
 80021b0:	40000400 	.word	0x40000400
 80021b4:	40000800 	.word	0x40000800

080021b8 <memset>:
 80021b8:	4603      	mov	r3, r0
 80021ba:	4402      	add	r2, r0
 80021bc:	4293      	cmp	r3, r2
 80021be:	d100      	bne.n	80021c2 <memset+0xa>
 80021c0:	4770      	bx	lr
 80021c2:	f803 1b01 	strb.w	r1, [r3], #1
 80021c6:	e7f9      	b.n	80021bc <memset+0x4>

080021c8 <__libc_init_array>:
 80021c8:	b570      	push	{r4, r5, r6, lr}
 80021ca:	2600      	movs	r6, #0
 80021cc:	4d0c      	ldr	r5, [pc, #48]	@ (8002200 <__libc_init_array+0x38>)
 80021ce:	4c0d      	ldr	r4, [pc, #52]	@ (8002204 <__libc_init_array+0x3c>)
 80021d0:	1b64      	subs	r4, r4, r5
 80021d2:	10a4      	asrs	r4, r4, #2
 80021d4:	42a6      	cmp	r6, r4
 80021d6:	d109      	bne.n	80021ec <__libc_init_array+0x24>
 80021d8:	f000 f81a 	bl	8002210 <_init>
 80021dc:	2600      	movs	r6, #0
 80021de:	4d0a      	ldr	r5, [pc, #40]	@ (8002208 <__libc_init_array+0x40>)
 80021e0:	4c0a      	ldr	r4, [pc, #40]	@ (800220c <__libc_init_array+0x44>)
 80021e2:	1b64      	subs	r4, r4, r5
 80021e4:	10a4      	asrs	r4, r4, #2
 80021e6:	42a6      	cmp	r6, r4
 80021e8:	d105      	bne.n	80021f6 <__libc_init_array+0x2e>
 80021ea:	bd70      	pop	{r4, r5, r6, pc}
 80021ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80021f0:	4798      	blx	r3
 80021f2:	3601      	adds	r6, #1
 80021f4:	e7ee      	b.n	80021d4 <__libc_init_array+0xc>
 80021f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80021fa:	4798      	blx	r3
 80021fc:	3601      	adds	r6, #1
 80021fe:	e7f2      	b.n	80021e6 <__libc_init_array+0x1e>
 8002200:	0800239c 	.word	0x0800239c
 8002204:	0800239c 	.word	0x0800239c
 8002208:	0800239c 	.word	0x0800239c
 800220c:	080023a0 	.word	0x080023a0

08002210 <_init>:
 8002210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002212:	bf00      	nop
 8002214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002216:	bc08      	pop	{r3}
 8002218:	469e      	mov	lr, r3
 800221a:	4770      	bx	lr

0800221c <_fini>:
 800221c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800221e:	bf00      	nop
 8002220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002222:	bc08      	pop	{r3}
 8002224:	469e      	mov	lr, r3
 8002226:	4770      	bx	lr
