# synch_fifo
RTL design of synch FIFO &amp; verification using SystemVerilog
