---
layout: default
---

## About Me

<img class="profile-picture" src="sp1c4.jpg">

Hi, I'm Jinlin Wu. I have got bachelor's degree from UESTC recently. I studied intergrated circuit&system there.

I'm gonna join [CARAS Lab](https://titech-caras.github.io/), Department of Information and Communications Engineering, Tokyo Institute of Technology as a master student on Sep. 2023. 


## Research Interest

I have some experience on FPGA and SoC design. Interest in hardware designing lead my continuous learning and exploration in hardware architecture. My future research will focus on **computer architecture**.


## Publications

Non currently. Hope this guy can be creative later.

---


> Thank you for visiting my website. You can find my CV and contact in the upper right corner.


