Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Mon Mar  4 20:47:54 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+----------------------------------------+------------------+------------------+----------------+
|                           Clock Signal                           |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+----------------------------------------+------------------+------------------+----------------+
|  clk100_IBUF_BUFG                                                |                                        |                  |                1 |              4 |
| ~Audio/i2s/Data_reg[15]_0                                        |                                        |                  |                1 |              8 |
|  Audio/audvid_clockmanager/cm2/CLK                               |                                        |                  |                1 |              8 |
| ~Audio/audvid_clockmanager/CLK                                   |                                        |                  |                2 |             12 |
|  Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk |                                        |                  |                1 |             16 |
|  clk100_IBUF_BUFG                                                | Audio/synthesizer1/E4/count[7]_i_1_n_0 |                  |                3 |             16 |
+------------------------------------------------------------------+----------------------------------------+------------------+------------------+----------------+


