{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1505878024187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1505878024194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 22:27:04 2017 " "Processing started: Tue Sep 19 22:27:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1505878024194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505878024194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_segment_cntrl -c seven_segment_cntrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_segment_cntrl -c seven_segment_cntrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505878024194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1505878024719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1505878024719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_cntrl-logic " "Found design unit 1: seven_segment_cntrl-logic" {  } { { "seven_segment_cntrl.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab3/seven_segment_cntrl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505878041924 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_cntrl " "Found entity 1: seven_segment_cntrl" {  } { { "seven_segment_cntrl.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab3/seven_segment_cntrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505878041924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505878041924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_segment_cntrl " "Elaborating entity \"seven_segment_cntrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1505878041968 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"000\" 3 4 seven_segment_cntrl.vhd(15) " "VHDL Expression error at seven_segment_cntrl.vhd(15): expression \"\"000\"\" has 3 elements ; expected 4 elements." {  } { { "seven_segment_cntrl.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab3/seven_segment_cntrl.vhd" 15 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1505878041969 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"001\" 3 4 seven_segment_cntrl.vhd(23) " "VHDL Expression error at seven_segment_cntrl.vhd(23): expression \"\"001\"\" has 3 elements ; expected 4 elements." {  } { { "seven_segment_cntrl.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab3/seven_segment_cntrl.vhd" 23 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1505878041969 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"010\" 3 4 seven_segment_cntrl.vhd(31) " "VHDL Expression error at seven_segment_cntrl.vhd(31): expression \"\"010\"\" has 3 elements ; expected 4 elements." {  } { { "seven_segment_cntrl.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab3/seven_segment_cntrl.vhd" 31 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1505878041969 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"011\" 3 4 seven_segment_cntrl.vhd(39) " "VHDL Expression error at seven_segment_cntrl.vhd(39): expression \"\"011\"\" has 3 elements ; expected 4 elements." {  } { { "seven_segment_cntrl.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab3/seven_segment_cntrl.vhd" 39 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1505878041969 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1505878041970 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1505878042143 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 19 22:27:22 2017 " "Processing ended: Tue Sep 19 22:27:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1505878042143 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1505878042143 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1505878042143 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1505878042143 ""}
