
lora_tester_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019200  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003a98  080193d0  080193d0  0001a3d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ce68  0801ce68  0001e214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801ce68  0801ce68  0001de68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ce70  0801ce70  0001e214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ce70  0801ce70  0001de70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801ce74  0801ce74  0001de74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d4  20000000  0801ce78  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200000d4  0801cf4c  0001e0d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000174  0801cfec  0001e174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000120b0  20000220  0801d08c  0001e220  2**5
                  ALLOC
 12 ._user_heap_stack 00000600  200122d0  0801d08c  0001e2d0  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0001e214  2**0
                  CONTENTS, READONLY
 14 .debug_info   00042b5b  00000000  00000000  0001e244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000091ba  00000000  00000000  00060d9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000037f8  00000000  00000000  00069f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002bc0  00000000  00000000  0006d758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00037ee2  00000000  00000000  00070318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004be9e  00000000  00000000  000a81fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012e222  00000000  00000000  000f4098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  002222ba  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000fa24  00000000  00000000  00222300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000082  00000000  00000000  00231d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080193b8 	.word	0x080193b8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	080193b8 	.word	0x080193b8

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <CommandSender_Send>:
#include <stddef.h>
#include <string.h>
#include <stdio.h>

void CommandSender_Send(const char* command)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b096      	sub	sp, #88	@ 0x58
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
    if (command != NULL) {
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d051      	beq.n	80006be <CommandSender_Send+0xb2>
        int len = strlen(command);
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f7ff fe02 	bl	8000224 <strlen>
 8000620:	4603      	mov	r3, r0
 8000622:	653b      	str	r3, [r7, #80]	@ 0x50
        
        // Ï†ÑÏÜ°Ìï† Î™ÖÎ†πÏñ¥Î•º Î™ÖÌôïÌûà Î°úÍπÖ (ÌäπÏàò Î¨∏ÏûêÎèÑ ÌëúÏãú)
        LOG_INFO("üì§ TX: '%s' (%d bytes)", command, len);
 8000624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	4929      	ldr	r1, [pc, #164]	@ (80006d0 <CommandSender_Send+0xc4>)
 800062a:	2001      	movs	r0, #1
 800062c:	f005 f842 	bl	80056b4 <LOGGER_SendFormatted>
        
        // Ìó•Ïä§ Îç§ÌîÑÎèÑ ÌëúÏãú (Ï≤òÏùå 20Î∞îÏù¥Ìä∏ÍπåÏßÄ)
        if (len > 0) {
 8000630:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000632:	2b00      	cmp	r3, #0
 8000634:	dd2c      	ble.n	8000690 <CommandSender_Send+0x84>
            char hex_dump[64] = {0};
 8000636:	f107 0308 	add.w	r3, r7, #8
 800063a:	2240      	movs	r2, #64	@ 0x40
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f017 fae8 	bl	8017c14 <memset>
            int dump_len = (len > 20) ? 20 : len;
 8000644:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000646:	2b14      	cmp	r3, #20
 8000648:	bfa8      	it	ge
 800064a:	2314      	movge	r3, #20
 800064c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            for (int i = 0; i < dump_len; i++) {
 800064e:	2300      	movs	r3, #0
 8000650:	657b      	str	r3, [r7, #84]	@ 0x54
 8000652:	e012      	b.n	800067a <CommandSender_Send+0x6e>
                snprintf(hex_dump + i*3, 4, "%02X ", (unsigned char)command[i]);
 8000654:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000656:	4613      	mov	r3, r2
 8000658:	005b      	lsls	r3, r3, #1
 800065a:	4413      	add	r3, r2
 800065c:	461a      	mov	r2, r3
 800065e:	f107 0308 	add.w	r3, r7, #8
 8000662:	1898      	adds	r0, r3, r2
 8000664:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	4413      	add	r3, r2
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	4a19      	ldr	r2, [pc, #100]	@ (80006d4 <CommandSender_Send+0xc8>)
 800066e:	2104      	movs	r1, #4
 8000670:	f017 f9ca 	bl	8017a08 <sniprintf>
            for (int i = 0; i < dump_len; i++) {
 8000674:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000676:	3301      	adds	r3, #1
 8000678:	657b      	str	r3, [r7, #84]	@ 0x54
 800067a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800067c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800067e:	429a      	cmp	r2, r3
 8000680:	dbe8      	blt.n	8000654 <CommandSender_Send+0x48>
            }
            LOG_DEBUG("[CommandSender] Hex: %s", hex_dump);
 8000682:	f107 0308 	add.w	r3, r7, #8
 8000686:	461a      	mov	r2, r3
 8000688:	4913      	ldr	r1, [pc, #76]	@ (80006d8 <CommandSender_Send+0xcc>)
 800068a:	2000      	movs	r0, #0
 800068c:	f005 f812 	bl	80056b4 <LOGGER_SendFormatted>
        }
        
        UartStatus status = UART_Send(command);
 8000690:	6878      	ldr	r0, [r7, #4]
 8000692:	f005 fa07 	bl	8005aa4 <UART_Send>
 8000696:	4603      	mov	r3, r0
 8000698:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        
        if (status == UART_STATUS_OK) {
 800069c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d104      	bne.n	80006ae <CommandSender_Send+0xa2>
            LOG_DEBUG("[CommandSender] ‚úì Command sent successfully");
 80006a4:	490d      	ldr	r1, [pc, #52]	@ (80006dc <CommandSender_Send+0xd0>)
 80006a6:	2000      	movs	r0, #0
 80006a8:	f005 f804 	bl	80056b4 <LOGGER_SendFormatted>
            LOG_ERROR("[CommandSender] ‚úó Failed to send command (status: %d)", status);
        }
    } else {
        LOG_WARN("[CommandSender] Attempted to send NULL command");
    }
}
 80006ac:	e00b      	b.n	80006c6 <CommandSender_Send+0xba>
            LOG_ERROR("[CommandSender] ‚úó Failed to send command (status: %d)", status);
 80006ae:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80006b2:	461a      	mov	r2, r3
 80006b4:	490a      	ldr	r1, [pc, #40]	@ (80006e0 <CommandSender_Send+0xd4>)
 80006b6:	2003      	movs	r0, #3
 80006b8:	f004 fffc 	bl	80056b4 <LOGGER_SendFormatted>
}
 80006bc:	e003      	b.n	80006c6 <CommandSender_Send+0xba>
        LOG_WARN("[CommandSender] Attempted to send NULL command");
 80006be:	4909      	ldr	r1, [pc, #36]	@ (80006e4 <CommandSender_Send+0xd8>)
 80006c0:	2002      	movs	r0, #2
 80006c2:	f004 fff7 	bl	80056b4 <LOGGER_SendFormatted>
}
 80006c6:	bf00      	nop
 80006c8:	3758      	adds	r7, #88	@ 0x58
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	080193d0 	.word	0x080193d0
 80006d4:	080193ec 	.word	0x080193ec
 80006d8:	080193f4 	.word	0x080193f4
 80006dc:	0801940c 	.word	0x0801940c
 80006e0:	0801943c 	.word	0x0801943c
 80006e4:	08019474 	.word	0x08019474

080006e8 <get_state_name>:
};

const int LORA_DEFAULT_INIT_COMMANDS_COUNT = sizeof(LORA_DEFAULT_INIT_COMMANDS) / sizeof(LORA_DEFAULT_INIT_COMMANDS[0]);

// ÏÉÅÌÉú Ïù¥Î¶ÑÏùÑ Î¨∏ÏûêÏó¥Î°ú Î≥ÄÌôòÌïòÎäî Ìó¨Ìçº Ìï®Ïàò
static const char* get_state_name(LoraState state) {
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	71fb      	strb	r3, [r7, #7]
    switch(state) {
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	2b0f      	cmp	r3, #15
 80006f6:	d843      	bhi.n	8000780 <get_state_name+0x98>
 80006f8:	a201      	add	r2, pc, #4	@ (adr r2, 8000700 <get_state_name+0x18>)
 80006fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006fe:	bf00      	nop
 8000700:	08000741 	.word	0x08000741
 8000704:	08000745 	.word	0x08000745
 8000708:	08000749 	.word	0x08000749
 800070c:	0800074d 	.word	0x0800074d
 8000710:	08000751 	.word	0x08000751
 8000714:	08000755 	.word	0x08000755
 8000718:	08000759 	.word	0x08000759
 800071c:	0800075d 	.word	0x0800075d
 8000720:	08000761 	.word	0x08000761
 8000724:	08000765 	.word	0x08000765
 8000728:	08000769 	.word	0x08000769
 800072c:	0800076d 	.word	0x0800076d
 8000730:	08000771 	.word	0x08000771
 8000734:	08000775 	.word	0x08000775
 8000738:	08000779 	.word	0x08000779
 800073c:	0800077d 	.word	0x0800077d
        case LORA_STATE_INIT: return "INIT";
 8000740:	4b13      	ldr	r3, [pc, #76]	@ (8000790 <get_state_name+0xa8>)
 8000742:	e01e      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_SEND_CMD: return "SEND_CMD";
 8000744:	4b13      	ldr	r3, [pc, #76]	@ (8000794 <get_state_name+0xac>)
 8000746:	e01c      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_OK: return "WAIT_OK";
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <get_state_name+0xb0>)
 800074a:	e01a      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_SEND_JOIN: return "SEND_JOIN";
 800074c:	4b13      	ldr	r3, [pc, #76]	@ (800079c <get_state_name+0xb4>)
 800074e:	e018      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_JOIN_OK: return "WAIT_JOIN_OK";
 8000750:	4b13      	ldr	r3, [pc, #76]	@ (80007a0 <get_state_name+0xb8>)
 8000752:	e016      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_SEND_TIMEREQ: return "SEND_TIMEREQ";
 8000754:	4b13      	ldr	r3, [pc, #76]	@ (80007a4 <get_state_name+0xbc>)
 8000756:	e014      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_TIMEREQ_OK: return "WAIT_TIMEREQ_OK";
 8000758:	4b13      	ldr	r3, [pc, #76]	@ (80007a8 <get_state_name+0xc0>)
 800075a:	e012      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_TIME_SYNC: return "WAIT_TIME_SYNC";
 800075c:	4b13      	ldr	r3, [pc, #76]	@ (80007ac <get_state_name+0xc4>)
 800075e:	e010      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_SEND_LTIME: return "SEND_LTIME";
 8000760:	4b13      	ldr	r3, [pc, #76]	@ (80007b0 <get_state_name+0xc8>)
 8000762:	e00e      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_LTIME_RESPONSE: return "WAIT_LTIME_RESPONSE";
 8000764:	4b13      	ldr	r3, [pc, #76]	@ (80007b4 <get_state_name+0xcc>)
 8000766:	e00c      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_SEND_PERIODIC: return "SEND_PERIODIC";
 8000768:	4b13      	ldr	r3, [pc, #76]	@ (80007b8 <get_state_name+0xd0>)
 800076a:	e00a      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_SEND_RESPONSE: return "WAIT_SEND_RESPONSE";
 800076c:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <get_state_name+0xd4>)
 800076e:	e008      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_WAIT_SEND_INTERVAL: return "WAIT_SEND_INTERVAL";
 8000770:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <get_state_name+0xd8>)
 8000772:	e006      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_JOIN_RETRY: return "JOIN_RETRY";
 8000774:	4b13      	ldr	r3, [pc, #76]	@ (80007c4 <get_state_name+0xdc>)
 8000776:	e004      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_DONE: return "DONE";
 8000778:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <get_state_name+0xe0>)
 800077a:	e002      	b.n	8000782 <get_state_name+0x9a>
        case LORA_STATE_ERROR: return "ERROR";
 800077c:	4b13      	ldr	r3, [pc, #76]	@ (80007cc <get_state_name+0xe4>)
 800077e:	e000      	b.n	8000782 <get_state_name+0x9a>
        default: return "UNKNOWN";
 8000780:	4b13      	ldr	r3, [pc, #76]	@ (80007d0 <get_state_name+0xe8>)
    }
}
 8000782:	4618      	mov	r0, r3
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	080194e0 	.word	0x080194e0
 8000794:	080194e8 	.word	0x080194e8
 8000798:	080194f4 	.word	0x080194f4
 800079c:	080194fc 	.word	0x080194fc
 80007a0:	08019508 	.word	0x08019508
 80007a4:	08019518 	.word	0x08019518
 80007a8:	08019528 	.word	0x08019528
 80007ac:	08019538 	.word	0x08019538
 80007b0:	08019548 	.word	0x08019548
 80007b4:	08019554 	.word	0x08019554
 80007b8:	08019568 	.word	0x08019568
 80007bc:	08019578 	.word	0x08019578
 80007c0:	0801958c 	.word	0x0801958c
 80007c4:	080195a0 	.word	0x080195a0
 80007c8:	080195ac 	.word	0x080195ac
 80007cc:	080195b4 	.word	0x080195b4
 80007d0:	080195bc 	.word	0x080195bc

080007d4 <LoraStarter_InitWithDefaults>:
    UART_Connect(port);
    LOG_INFO("[LoRa] UART connected to %s", port);
}

void LoraStarter_InitWithDefaults(LoraStarterContext* ctx, const char* send_message)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6039      	str	r1, [r7, #0]
    if (ctx == NULL) return;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d032      	beq.n	800084a <LoraStarter_InitWithDefaults+0x76>
    
    ctx->state = LORA_STATE_INIT;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2200      	movs	r2, #0
 80007e8:	701a      	strb	r2, [r3, #0]
    ctx->cmd_index = 0;
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	2200      	movs	r2, #0
 80007ee:	605a      	str	r2, [r3, #4]
    ctx->commands = LORA_DEFAULT_INIT_COMMANDS;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	4a18      	ldr	r2, [pc, #96]	@ (8000854 <LoraStarter_InitWithDefaults+0x80>)
 80007f4:	609a      	str	r2, [r3, #8]
    ctx->num_commands = LORA_DEFAULT_INIT_COMMANDS_COUNT;
 80007f6:	2205      	movs	r2, #5
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	60da      	str	r2, [r3, #12]
    ctx->send_message = (send_message != NULL) ? send_message : "TEST";
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <LoraStarter_InitWithDefaults+0x32>
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	e000      	b.n	8000808 <LoraStarter_InitWithDefaults+0x34>
 8000806:	4b14      	ldr	r3, [pc, #80]	@ (8000858 <LoraStarter_InitWithDefaults+0x84>)
 8000808:	687a      	ldr	r2, [r7, #4]
 800080a:	61d3      	str	r3, [r2, #28]
    ctx->max_retry_count = 3;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2203      	movs	r2, #3
 8000810:	625a      	str	r2, [r3, #36]	@ 0x24
    ctx->send_interval_ms = 300000;  // 5Î∂Ñ Í∞ÑÍ≤©
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4a11      	ldr	r2, [pc, #68]	@ (800085c <LoraStarter_InitWithDefaults+0x88>)
 8000816:	615a      	str	r2, [r3, #20]
    ctx->last_send_time = 0;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2200      	movs	r2, #0
 800081c:	611a      	str	r2, [r3, #16]
    ctx->send_count = 0;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2200      	movs	r2, #0
 8000822:	619a      	str	r2, [r3, #24]
    ctx->error_count = 0;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2200      	movs	r2, #0
 8000828:	621a      	str	r2, [r3, #32]
    ctx->last_retry_time = 0;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	2200      	movs	r2, #0
 800082e:	629a      	str	r2, [r3, #40]	@ 0x28
    ctx->retry_delay_ms = 1000;  // 1Ï¥à Ï¥àÍ∏∞ ÏßÄÏó∞
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000836:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    LOG_INFO("[LoRa] Initialized with defaults - Commands: %d, Message: %s", 
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	68da      	ldr	r2, [r3, #12]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	69db      	ldr	r3, [r3, #28]
 8000840:	4907      	ldr	r1, [pc, #28]	@ (8000860 <LoraStarter_InitWithDefaults+0x8c>)
 8000842:	2001      	movs	r0, #1
 8000844:	f004 ff36 	bl	80056b4 <LOGGER_SendFormatted>
 8000848:	e000      	b.n	800084c <LoraStarter_InitWithDefaults+0x78>
    if (ctx == NULL) return;
 800084a:	bf00      	nop
             ctx->num_commands, ctx->send_message);
}
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	20000000 	.word	0x20000000
 8000858:	080195e0 	.word	0x080195e0
 800085c:	000493e0 	.word	0x000493e0
 8000860:	080195e8 	.word	0x080195e8

08000864 <LoraStarter_Process>:

void LoraStarter_Process(LoraStarterContext* ctx, const char* uart_rx)
{
 8000864:	b590      	push	{r4, r7, lr}
 8000866:	b0c1      	sub	sp, #260	@ 0x104
 8000868:	af02      	add	r7, sp, #8
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	6039      	str	r1, [r7, #0]
    if (ctx == NULL) return;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2b00      	cmp	r3, #0
 8000872:	f000 832d 	beq.w	8000ed0 <LoraStarter_Process+0x66c>

    LoraState old_state = ctx->state;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	f887 30f3 	strb.w	r3, [r7, #243]	@ 0xf3

    switch(ctx->state) {
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b0d      	cmp	r3, #13
 8000884:	f200 8301 	bhi.w	8000e8a <LoraStarter_Process+0x626>
 8000888:	a201      	add	r2, pc, #4	@ (adr r2, 8000890 <LoraStarter_Process+0x2c>)
 800088a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800088e:	bf00      	nop
 8000890:	080008c9 	.word	0x080008c9
 8000894:	08000917 	.word	0x08000917
 8000898:	0800096d 	.word	0x0800096d
 800089c:	08000a27 	.word	0x08000a27
 80008a0:	08000a3d 	.word	0x08000a3d
 80008a4:	08000a7d 	.word	0x08000a7d
 80008a8:	08000a93 	.word	0x08000a93
 80008ac:	08000ac3 	.word	0x08000ac3
 80008b0:	08000b17 	.word	0x08000b17
 80008b4:	08000b2d 	.word	0x08000b2d
 80008b8:	08000c01 	.word	0x08000c01
 80008bc:	08000cbf 	.word	0x08000cbf
 80008c0:	08000db1 	.word	0x08000db1
 80008c4:	08000e17 	.word	0x08000e17
        case LORA_STATE_INIT:
            ctx->cmd_index = 0;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	2200      	movs	r2, #0
 80008cc:	605a      	str	r2, [r3, #4]
            ctx->error_count = 0;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2200      	movs	r2, #0
 80008d2:	621a      	str	r2, [r3, #32]
            ctx->state = LORA_STATE_SEND_CMD;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2201      	movs	r2, #1
 80008d8:	701a      	strb	r2, [r3, #0]
            // Í∏∞Î≥∏Í∞í ÏÑ§Ï†ï
            if (ctx->max_retry_count == 0) ctx->max_retry_count = 0; // 0Ïù¥Î©¥ Î¨¥Ï†úÌïú
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d102      	bne.n	80008e8 <LoraStarter_Process+0x84>
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2200      	movs	r2, #0
 80008e6:	625a      	str	r2, [r3, #36]	@ 0x24
            if (ctx->send_message == NULL) ctx->send_message = "Hello";
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	69db      	ldr	r3, [r3, #28]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d102      	bne.n	80008f6 <LoraStarter_Process+0x92>
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	4aaa      	ldr	r2, [pc, #680]	@ (8000b9c <LoraStarter_Process+0x338>)
 80008f4:	61da      	str	r2, [r3, #28]
            ctx->last_retry_time = 0;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2200      	movs	r2, #0
 80008fa:	629a      	str	r2, [r3, #40]	@ 0x28
            ctx->retry_delay_ms = 1000; // Ï¥àÍ∏∞ Ïû¨ÏãúÎèÑ ÏßÄÏó∞: 1Ï¥à
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000902:	62da      	str	r2, [r3, #44]	@ 0x2c
            LOG_INFO("[LoRa] Initialized with message: %s, max_retries: %d", 
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	69da      	ldr	r2, [r3, #28]
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800090c:	49a4      	ldr	r1, [pc, #656]	@ (8000ba0 <LoraStarter_Process+0x33c>)
 800090e:	2001      	movs	r0, #1
 8000910:	f004 fed0 	bl	80056b4 <LOGGER_SendFormatted>
                    ctx->send_message, ctx->max_retry_count);
            break;
 8000914:	e2c4      	b.n	8000ea0 <LoraStarter_Process+0x63c>
        case LORA_STATE_SEND_CMD:
            if (ctx->cmd_index < ctx->num_commands) {
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	685a      	ldr	r2, [r3, #4]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	68db      	ldr	r3, [r3, #12]
 800091e:	429a      	cmp	r2, r3
 8000920:	da20      	bge.n	8000964 <LoraStarter_Process+0x100>
                LOG_DEBUG("[LoRa] Sending command %d/%d: %s", 
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	1c59      	adds	r1, r3, #1
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	68d8      	ldr	r0, [r3, #12]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	689a      	ldr	r2, [r3, #8]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	4413      	add	r3, r2
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	9300      	str	r3, [sp, #0]
 800093c:	4603      	mov	r3, r0
 800093e:	460a      	mov	r2, r1
 8000940:	4998      	ldr	r1, [pc, #608]	@ (8000ba4 <LoraStarter_Process+0x340>)
 8000942:	2000      	movs	r0, #0
 8000944:	f004 feb6 	bl	80056b4 <LOGGER_SendFormatted>
                         ctx->cmd_index + 1, ctx->num_commands, ctx->commands[ctx->cmd_index]);
                CommandSender_Send(ctx->commands[ctx->cmd_index]);
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	689a      	ldr	r2, [r3, #8]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	4413      	add	r3, r2
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4618      	mov	r0, r3
 8000958:	f7ff fe58 	bl	800060c <CommandSender_Send>
                ctx->state = LORA_STATE_WAIT_OK;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2202      	movs	r2, #2
 8000960:	701a      	strb	r2, [r3, #0]
            } else {
                ctx->state = LORA_STATE_SEND_JOIN;
            }
            break;
 8000962:	e29d      	b.n	8000ea0 <LoraStarter_Process+0x63c>
                ctx->state = LORA_STATE_SEND_JOIN;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2203      	movs	r2, #3
 8000968:	701a      	strb	r2, [r3, #0]
            break;
 800096a:	e299      	b.n	8000ea0 <LoraStarter_Process+0x63c>
        case LORA_STATE_WAIT_OK:
            if (uart_rx) {
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	f000 828d 	beq.w	8000e8e <LoraStarter_Process+0x62a>
                if (is_response_ok(uart_rx)) {
 8000974:	6838      	ldr	r0, [r7, #0]
 8000976:	f000 fad7 	bl	8000f28 <is_response_ok>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d010      	beq.n	80009a2 <LoraStarter_Process+0x13e>
                    LOG_DEBUG("[LoRa] Command %d OK received", ctx->cmd_index + 1);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	3301      	adds	r3, #1
 8000986:	461a      	mov	r2, r3
 8000988:	4987      	ldr	r1, [pc, #540]	@ (8000ba8 <LoraStarter_Process+0x344>)
 800098a:	2000      	movs	r0, #0
 800098c:	f004 fe92 	bl	80056b4 <LOGGER_SendFormatted>
                    ctx->cmd_index++;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	1c5a      	adds	r2, r3, #1
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	605a      	str	r2, [r3, #4]
                    ctx->state = LORA_STATE_SEND_CMD;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	2201      	movs	r2, #1
 800099e:	701a      	strb	r2, [r3, #0]
                        ctx->error_count = 0; // ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
                        ctx->state = LORA_STATE_SEND_CMD;
                    }
                }
            }
            break;
 80009a0:	e275      	b.n	8000e8e <LoraStarter_Process+0x62a>
                } else if (strstr(uart_rx, "ERROR") || strstr(uart_rx, "AT_COMMAND_NOT_FOUND")) {
 80009a2:	4982      	ldr	r1, [pc, #520]	@ (8000bac <LoraStarter_Process+0x348>)
 80009a4:	6838      	ldr	r0, [r7, #0]
 80009a6:	f017 f95d 	bl	8017c64 <strstr>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d107      	bne.n	80009c0 <LoraStarter_Process+0x15c>
 80009b0:	497f      	ldr	r1, [pc, #508]	@ (8000bb0 <LoraStarter_Process+0x34c>)
 80009b2:	6838      	ldr	r0, [r7, #0]
 80009b4:	f017 f956 	bl	8017c64 <strstr>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	f000 8267 	beq.w	8000e8e <LoraStarter_Process+0x62a>
                    LOG_WARN("[LoRa] Command %d failed: %s", ctx->cmd_index + 1, uart_rx);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	1c5a      	adds	r2, r3, #1
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	497a      	ldr	r1, [pc, #488]	@ (8000bb4 <LoraStarter_Process+0x350>)
 80009ca:	2002      	movs	r0, #2
 80009cc:	f004 fe72 	bl	80056b4 <LOGGER_SendFormatted>
                    ctx->error_count++;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	6a1b      	ldr	r3, [r3, #32]
 80009d4:	1c5a      	adds	r2, r3, #1
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	621a      	str	r2, [r3, #32]
                    if (ctx->error_count < 3) {
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	6a1b      	ldr	r3, [r3, #32]
 80009de:	2b02      	cmp	r3, #2
 80009e0:	dc0d      	bgt.n	80009fe <LoraStarter_Process+0x19a>
                        LOG_INFO("[LoRa] Retrying command %d (attempt %d/3)", ctx->cmd_index + 1, ctx->error_count + 1);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	685b      	ldr	r3, [r3, #4]
 80009e6:	1c5a      	adds	r2, r3, #1
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	6a1b      	ldr	r3, [r3, #32]
 80009ec:	3301      	adds	r3, #1
 80009ee:	4972      	ldr	r1, [pc, #456]	@ (8000bb8 <LoraStarter_Process+0x354>)
 80009f0:	2001      	movs	r0, #1
 80009f2:	f004 fe5f 	bl	80056b4 <LOGGER_SendFormatted>
                        ctx->state = LORA_STATE_SEND_CMD; // Í∞ôÏùÄ Î™ÖÎ†π Ïû¨ÏãúÎèÑ
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	2201      	movs	r2, #1
 80009fa:	701a      	strb	r2, [r3, #0]
            break;
 80009fc:	e247      	b.n	8000e8e <LoraStarter_Process+0x62a>
                        LOG_WARN("[LoRa] Command %d failed after 3 attempts, skipping to next", ctx->cmd_index + 1);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	3301      	adds	r3, #1
 8000a04:	461a      	mov	r2, r3
 8000a06:	496d      	ldr	r1, [pc, #436]	@ (8000bbc <LoraStarter_Process+0x358>)
 8000a08:	2002      	movs	r0, #2
 8000a0a:	f004 fe53 	bl	80056b4 <LOGGER_SendFormatted>
                        ctx->cmd_index++; // Îã§Ïùå Î™ÖÎ†πÏúºÎ°ú Í±¥ÎÑàÎõ∞Í∏∞
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	1c5a      	adds	r2, r3, #1
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	605a      	str	r2, [r3, #4]
                        ctx->error_count = 0; // ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	621a      	str	r2, [r3, #32]
                        ctx->state = LORA_STATE_SEND_CMD;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2201      	movs	r2, #1
 8000a22:	701a      	strb	r2, [r3, #0]
            break;
 8000a24:	e233      	b.n	8000e8e <LoraStarter_Process+0x62a>
        case LORA_STATE_SEND_JOIN:
            LOG_INFO("[LoRa] üåê JOIN ATTEMPT started");
 8000a26:	4966      	ldr	r1, [pc, #408]	@ (8000bc0 <LoraStarter_Process+0x35c>)
 8000a28:	2001      	movs	r0, #1
 8000a2a:	f004 fe43 	bl	80056b4 <LOGGER_SendFormatted>
            CommandSender_Send("AT+JOIN\r\n");
 8000a2e:	4865      	ldr	r0, [pc, #404]	@ (8000bc4 <LoraStarter_Process+0x360>)
 8000a30:	f7ff fdec 	bl	800060c <CommandSender_Send>
            ctx->state = LORA_STATE_WAIT_JOIN_OK;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2204      	movs	r2, #4
 8000a38:	701a      	strb	r2, [r3, #0]
            break;
 8000a3a:	e231      	b.n	8000ea0 <LoraStarter_Process+0x63c>
        case LORA_STATE_WAIT_JOIN_OK:
            if (uart_rx && is_join_response_ok(uart_rx)) {
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	f000 8227 	beq.w	8000e92 <LoraStarter_Process+0x62e>
 8000a44:	6838      	ldr	r0, [r7, #0]
 8000a46:	f000 fad7 	bl	8000ff8 <is_join_response_ok>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	f000 8220 	beq.w	8000e92 <LoraStarter_Process+0x62e>
                // JOIN SUCCESSÎäî ResponseHandlerÏóêÏÑú Ïù¥ÎØ∏ Î°úÍ∑∏ Ï∂úÎ†•Îê®
                ctx->state = LORA_STATE_SEND_TIMEREQ; // JOIN ÌõÑ ÏãúÍ∞Ñ ÎèôÍ∏∞Ìôî ÌôúÏÑ±ÌôîÎ°ú Ï†ÑÌôò
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2205      	movs	r2, #5
 8000a56:	701a      	strb	r2, [r3, #0]
                ctx->send_count = 0;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	619a      	str	r2, [r3, #24]
                ctx->error_count = 0; // JOIN ÏÑ±Í≥µ Ïãú ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2200      	movs	r2, #0
 8000a62:	621a      	str	r2, [r3, #32]
                ctx->retry_delay_ms = 1000; // Ïû¨ÏãúÎèÑ ÏßÄÏó∞ ÏãúÍ∞Ñ Î¶¨ÏÖã
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000a6a:	62da      	str	r2, [r3, #44]	@ 0x2c
                ctx->last_retry_time = 0; // Ïû¨ÏãúÎèÑ ÏãúÍ∞Ñ Î¶¨ÏÖã
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2200      	movs	r2, #0
 8000a70:	629a      	str	r2, [r3, #40]	@ 0x28
                LOG_INFO("[LoRa] JOIN successful, requesting time synchronization...");
 8000a72:	4955      	ldr	r1, [pc, #340]	@ (8000bc8 <LoraStarter_Process+0x364>)
 8000a74:	2001      	movs	r0, #1
 8000a76:	f004 fe1d 	bl	80056b4 <LOGGER_SendFormatted>
            }
            break;
 8000a7a:	e20a      	b.n	8000e92 <LoraStarter_Process+0x62e>
        case LORA_STATE_SEND_TIMEREQ:
            LOG_INFO("[LoRa] Sending time synchronization request...");
 8000a7c:	4953      	ldr	r1, [pc, #332]	@ (8000bcc <LoraStarter_Process+0x368>)
 8000a7e:	2001      	movs	r0, #1
 8000a80:	f004 fe18 	bl	80056b4 <LOGGER_SendFormatted>
            CommandSender_Send("AT+TIMEREQ=1\r\n");
 8000a84:	4852      	ldr	r0, [pc, #328]	@ (8000bd0 <LoraStarter_Process+0x36c>)
 8000a86:	f7ff fdc1 	bl	800060c <CommandSender_Send>
            ctx->state = LORA_STATE_WAIT_TIMEREQ_OK;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2206      	movs	r2, #6
 8000a8e:	701a      	strb	r2, [r3, #0]
            break;
 8000a90:	e206      	b.n	8000ea0 <LoraStarter_Process+0x63c>
        case LORA_STATE_WAIT_TIMEREQ_OK:
            if (uart_rx && is_response_ok(uart_rx)) {
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	f000 81fe 	beq.w	8000e96 <LoraStarter_Process+0x632>
 8000a9a:	6838      	ldr	r0, [r7, #0]
 8000a9c:	f000 fa44 	bl	8000f28 <is_response_ok>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	f000 81f7 	beq.w	8000e96 <LoraStarter_Process+0x632>
                LOG_WARN("[LoRa] ‚úÖ Time synchronization enabled");
 8000aa8:	494a      	ldr	r1, [pc, #296]	@ (8000bd4 <LoraStarter_Process+0x370>)
 8000aaa:	2002      	movs	r0, #2
 8000aac:	f004 fe02 	bl	80056b4 <LOGGER_SendFormatted>
                ctx->state = LORA_STATE_WAIT_TIME_SYNC;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2207      	movs	r2, #7
 8000ab4:	701a      	strb	r2, [r3, #0]
                ctx->last_retry_time = TIME_GetCurrentMs(); // 5Ï¥à ÏßÄÏó∞ ÏãúÏûë ÏãúÏ†ê Í∏∞Î°ù
 8000ab6:	f004 fd63 	bl	8005580 <TIME_GetCurrentMs>
 8000aba:	4602      	mov	r2, r0
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	629a      	str	r2, [r3, #40]	@ 0x28
            }
            break;
 8000ac0:	e1e9      	b.n	8000e96 <LoraStarter_Process+0x632>
        case LORA_STATE_WAIT_TIME_SYNC:
            {
                uint32_t current_time = TIME_GetCurrentMs();
 8000ac2:	f004 fd5d 	bl	8005580 <TIME_GetCurrentMs>
 8000ac6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
                const uint32_t TIME_SYNC_DELAY_MS = 5000; // 5Ï¥à ÎåÄÍ∏∞
 8000aca:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000ace:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                
                if (ctx->last_retry_time == 0) {
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d108      	bne.n	8000aec <LoraStarter_Process+0x288>
                    // Ï≤òÏùå ÏßÑÏûÖ Ïãú ÏãúÏûë ÏãúÍ∞Ñ Í∏∞Î°ù
                    ctx->last_retry_time = current_time;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8000ae0:	629a      	str	r2, [r3, #40]	@ 0x28
                    LOG_INFO("[LoRa] ‚è≥ Waiting 5 seconds for time synchronization...");
 8000ae2:	493d      	ldr	r1, [pc, #244]	@ (8000bd8 <LoraStarter_Process+0x374>)
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	f004 fde5 	bl	80056b4 <LOGGER_SendFormatted>
                    LOG_INFO("[LoRa] ‚úÖ Time sync delay completed, requesting network time");
                    ctx->state = LORA_STATE_SEND_LTIME;
                    ctx->last_retry_time = 0; // ÌÉÄÏù¥Î®∏ Î¶¨ÏÖã
                }
            }
            break;
 8000aea:	e1d6      	b.n	8000e9a <LoraStarter_Process+0x636>
                } else if ((current_time - ctx->last_retry_time) >= TIME_SYNC_DELAY_MS) {
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000af0:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8000af4:	1ad3      	subs	r3, r2, r3
 8000af6:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8000afa:	429a      	cmp	r2, r3
 8000afc:	f200 81cd 	bhi.w	8000e9a <LoraStarter_Process+0x636>
                    LOG_INFO("[LoRa] ‚úÖ Time sync delay completed, requesting network time");
 8000b00:	4936      	ldr	r1, [pc, #216]	@ (8000bdc <LoraStarter_Process+0x378>)
 8000b02:	2001      	movs	r0, #1
 8000b04:	f004 fdd6 	bl	80056b4 <LOGGER_SendFormatted>
                    ctx->state = LORA_STATE_SEND_LTIME;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2208      	movs	r2, #8
 8000b0c:	701a      	strb	r2, [r3, #0]
                    ctx->last_retry_time = 0; // ÌÉÄÏù¥Î®∏ Î¶¨ÏÖã
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	2200      	movs	r2, #0
 8000b12:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 8000b14:	e1c1      	b.n	8000e9a <LoraStarter_Process+0x636>
        case LORA_STATE_SEND_LTIME:
            LOG_INFO("[LoRa] Requesting network time...");
 8000b16:	4932      	ldr	r1, [pc, #200]	@ (8000be0 <LoraStarter_Process+0x37c>)
 8000b18:	2001      	movs	r0, #1
 8000b1a:	f004 fdcb 	bl	80056b4 <LOGGER_SendFormatted>
            CommandSender_Send("AT+LTIME=?\r\n");
 8000b1e:	4831      	ldr	r0, [pc, #196]	@ (8000be4 <LoraStarter_Process+0x380>)
 8000b20:	f7ff fd74 	bl	800060c <CommandSender_Send>
            ctx->state = LORA_STATE_WAIT_LTIME_RESPONSE;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2209      	movs	r2, #9
 8000b28:	701a      	strb	r2, [r3, #0]
            break;
 8000b2a:	e1b9      	b.n	8000ea0 <LoraStarter_Process+0x63c>
        case LORA_STATE_WAIT_LTIME_RESPONSE:
            if (uart_rx) {
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d02e      	beq.n	8000b90 <LoraStarter_Process+0x32c>
                LOG_DEBUG("[LoRa] LTIME response received: '%s'", uart_rx);
 8000b32:	683a      	ldr	r2, [r7, #0]
 8000b34:	492c      	ldr	r1, [pc, #176]	@ (8000be8 <LoraStarter_Process+0x384>)
 8000b36:	2000      	movs	r0, #0
 8000b38:	f004 fdbc 	bl	80056b4 <LOGGER_SendFormatted>
                
                // ResponseHandlerÏóêÏÑú ÏãúÍ∞Ñ ÏùëÎãµ ÌååÏã± Ï≤òÎ¶¨
                if (ResponseHandler_IsTimeResponse(uart_rx)) {
 8000b3c:	6838      	ldr	r0, [r7, #0]
 8000b3e:	f000 fb37 	bl	80011b0 <ResponseHandler_IsTimeResponse>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d01d      	beq.n	8000b84 <LoraStarter_Process+0x320>
                    ResponseHandler_ParseTimeResponse(uart_rx);
 8000b48:	6838      	ldr	r0, [r7, #0]
 8000b4a:	f000 fbe1 	bl	8001310 <ResponseHandler_ParseTimeResponse>
                    
                    // ÌòÑÏû¨ ÏÉÅÌÉúÏóê Îî∞Îùº Îã§Î•∏ ÎèôÏûë
                    if (ctx->send_count == 0) {
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	699b      	ldr	r3, [r3, #24]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d10e      	bne.n	8000b74 <LoraStarter_Process+0x310>
                        // Ï≤´ Î≤àÏß∏ ÏãúÍ∞Ñ ÎèôÍ∏∞Ìôî (JOIN ÌõÑ) - Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ° ÏãúÏûë
                        LOG_WARN("[LoRa] üïê Initial time synchronized, starting periodic transmission");
 8000b56:	4925      	ldr	r1, [pc, #148]	@ (8000bec <LoraStarter_Process+0x388>)
 8000b58:	2002      	movs	r0, #2
 8000b5a:	f004 fdab 	bl	80056b4 <LOGGER_SendFormatted>
                        ctx->state = LORA_STATE_SEND_PERIODIC;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	220a      	movs	r2, #10
 8000b62:	701a      	strb	r2, [r3, #0]
                        LOG_WARN("[LoRa] üöÄ PERIODIC SEND STARTED with message: %s", ctx->send_message);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	69db      	ldr	r3, [r3, #28]
 8000b68:	461a      	mov	r2, r3
 8000b6a:	4921      	ldr	r1, [pc, #132]	@ (8000bf0 <LoraStarter_Process+0x38c>)
 8000b6c:	2002      	movs	r0, #2
 8000b6e:	f004 fda1 	bl	80056b4 <LOGGER_SendFormatted>
                    LOG_DEBUG("[LoRa] Waiting for LTIME response, got: '%s'", uart_rx);
                }
            } else {
                LOG_DEBUG("[LoRa] WAIT_LTIME_RESPONSE: No uart_rx data received");
            }
            break;
 8000b72:	e195      	b.n	8000ea0 <LoraStarter_Process+0x63c>
                        LOG_INFO("[LoRa] üïê Time synchronized, proceeding to SEND");
 8000b74:	491f      	ldr	r1, [pc, #124]	@ (8000bf4 <LoraStarter_Process+0x390>)
 8000b76:	2001      	movs	r0, #1
 8000b78:	f004 fd9c 	bl	80056b4 <LOGGER_SendFormatted>
                        ctx->state = LORA_STATE_SEND_PERIODIC;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	220a      	movs	r2, #10
 8000b80:	701a      	strb	r2, [r3, #0]
            break;
 8000b82:	e18d      	b.n	8000ea0 <LoraStarter_Process+0x63c>
                    LOG_DEBUG("[LoRa] Waiting for LTIME response, got: '%s'", uart_rx);
 8000b84:	683a      	ldr	r2, [r7, #0]
 8000b86:	491c      	ldr	r1, [pc, #112]	@ (8000bf8 <LoraStarter_Process+0x394>)
 8000b88:	2000      	movs	r0, #0
 8000b8a:	f004 fd93 	bl	80056b4 <LOGGER_SendFormatted>
            break;
 8000b8e:	e187      	b.n	8000ea0 <LoraStarter_Process+0x63c>
                LOG_DEBUG("[LoRa] WAIT_LTIME_RESPONSE: No uart_rx data received");
 8000b90:	491a      	ldr	r1, [pc, #104]	@ (8000bfc <LoraStarter_Process+0x398>)
 8000b92:	2000      	movs	r0, #0
 8000b94:	f004 fd8e 	bl	80056b4 <LOGGER_SendFormatted>
            break;
 8000b98:	e182      	b.n	8000ea0 <LoraStarter_Process+0x63c>
 8000b9a:	bf00      	nop
 8000b9c:	08019628 	.word	0x08019628
 8000ba0:	08019630 	.word	0x08019630
 8000ba4:	08019668 	.word	0x08019668
 8000ba8:	0801968c 	.word	0x0801968c
 8000bac:	080195b4 	.word	0x080195b4
 8000bb0:	080196ac 	.word	0x080196ac
 8000bb4:	080196c4 	.word	0x080196c4
 8000bb8:	080196e4 	.word	0x080196e4
 8000bbc:	08019710 	.word	0x08019710
 8000bc0:	0801974c 	.word	0x0801974c
 8000bc4:	08019770 	.word	0x08019770
 8000bc8:	0801977c 	.word	0x0801977c
 8000bcc:	080197b8 	.word	0x080197b8
 8000bd0:	080197e8 	.word	0x080197e8
 8000bd4:	080197f8 	.word	0x080197f8
 8000bd8:	08019820 	.word	0x08019820
 8000bdc:	0801985c 	.word	0x0801985c
 8000be0:	0801989c 	.word	0x0801989c
 8000be4:	080198c0 	.word	0x080198c0
 8000be8:	080198d0 	.word	0x080198d0
 8000bec:	080198f8 	.word	0x080198f8
 8000bf0:	08019940 	.word	0x08019940
 8000bf4:	08019974 	.word	0x08019974
 8000bf8:	080199a8 	.word	0x080199a8
 8000bfc:	080199d8 	.word	0x080199d8
        case LORA_STATE_SEND_PERIODIC:
            {
                char send_cmd[128];
                char hex_data[64];
                const char* message = (ctx->send_message != NULL) ? ctx->send_message : "Hello";
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	69db      	ldr	r3, [r3, #28]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d002      	beq.n	8000c0e <LoraStarter_Process+0x3aa>
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	69db      	ldr	r3, [r3, #28]
 8000c0c:	e000      	b.n	8000c10 <LoraStarter_Process+0x3ac>
 8000c0e:	4bb2      	ldr	r3, [pc, #712]	@ (8000ed8 <LoraStarter_Process+0x674>)
 8000c10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
                
                // Î¨∏ÏûêÏó¥ÏùÑ Ìó•ÏÇ¨ Î¨∏ÏûêÏó¥Î°ú Î≥ÄÌôò
                int len = strlen(message);
 8000c14:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 8000c18:	f7ff fb04 	bl	8000224 <strlen>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                for (int i = 0; i < len && i < 31; i++) {  // ÏµúÎåÄ 31Ïûê (62 hex chars)
 8000c22:	2300      	movs	r3, #0
 8000c24:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000c28:	e014      	b.n	8000c54 <LoraStarter_Process+0x3f0>
                    sprintf(&hex_data[i*2], "%02X", (unsigned char)message[i]);
 8000c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000c2e:	005b      	lsls	r3, r3, #1
 8000c30:	f107 020c 	add.w	r2, r7, #12
 8000c34:	18d0      	adds	r0, r2, r3
 8000c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000c3a:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8000c3e:	4413      	add	r3, r2
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	461a      	mov	r2, r3
 8000c44:	49a5      	ldr	r1, [pc, #660]	@ (8000edc <LoraStarter_Process+0x678>)
 8000c46:	f016 ff15 	bl	8017a74 <siprintf>
                for (int i = 0; i < len && i < 31; i++) {  // ÏµúÎåÄ 31Ïûê (62 hex chars)
 8000c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000c4e:	3301      	adds	r3, #1
 8000c50:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000c54:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8000c58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	da03      	bge.n	8000c68 <LoraStarter_Process+0x404>
 8000c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000c64:	2b1e      	cmp	r3, #30
 8000c66:	dde0      	ble.n	8000c2a <LoraStarter_Process+0x3c6>
                }
                hex_data[len*2] = '\0';
 8000c68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000c6c:	005b      	lsls	r3, r3, #1
 8000c6e:	33f8      	adds	r3, #248	@ 0xf8
 8000c70:	443b      	add	r3, r7
 8000c72:	2200      	movs	r2, #0
 8000c74:	f803 2cec 	strb.w	r2, [r3, #-236]
                
                snprintf(send_cmd, sizeof(send_cmd), "AT+SEND=1:%s\r\n", hex_data);
 8000c78:	f107 030c 	add.w	r3, r7, #12
 8000c7c:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8000c80:	4a97      	ldr	r2, [pc, #604]	@ (8000ee0 <LoraStarter_Process+0x67c>)
 8000c82:	2180      	movs	r1, #128	@ 0x80
 8000c84:	f016 fec0 	bl	8017a08 <sniprintf>
                LOG_WARN("[LoRa] üì§ SEND ATTEMPT: %s", message);
 8000c88:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8000c8c:	4995      	ldr	r1, [pc, #596]	@ (8000ee4 <LoraStarter_Process+0x680>)
 8000c8e:	2002      	movs	r0, #2
 8000c90:	f004 fd10 	bl	80056b4 <LOGGER_SendFormatted>
                CommandSender_Send(send_cmd);
 8000c94:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff fcb7 	bl	800060c <CommandSender_Send>
                ctx->state = LORA_STATE_WAIT_SEND_RESPONSE;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	220b      	movs	r2, #11
 8000ca2:	701a      	strb	r2, [r3, #0]
                ctx->send_count++;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	699b      	ldr	r3, [r3, #24]
 8000ca8:	1c5a      	adds	r2, r3, #1
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	619a      	str	r2, [r3, #24]
                LOG_DEBUG("[LoRa] Send count: %d", ctx->send_count);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	699b      	ldr	r3, [r3, #24]
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	498c      	ldr	r1, [pc, #560]	@ (8000ee8 <LoraStarter_Process+0x684>)
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f004 fcfc 	bl	80056b4 <LOGGER_SendFormatted>
            }
            break;
 8000cbc:	e0f0      	b.n	8000ea0 <LoraStarter_Process+0x63c>
        case LORA_STATE_WAIT_SEND_RESPONSE:
            if (uart_rx) {
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	f000 80ec 	beq.w	8000e9e <LoraStarter_Process+0x63a>
                ResponseType response_type = ResponseHandler_ParseSendResponse(uart_rx);
 8000cc6:	6838      	ldr	r0, [r7, #0]
 8000cc8:	f000 fa1c 	bl	8001104 <ResponseHandler_ParseSendResponse>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
                switch(response_type) {
 8000cd2:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8000cd6:	2b02      	cmp	r3, #2
 8000cd8:	d01a      	beq.n	8000d10 <LoraStarter_Process+0x4ac>
 8000cda:	2b02      	cmp	r3, #2
 8000cdc:	dc61      	bgt.n	8000da2 <LoraStarter_Process+0x53e>
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d002      	beq.n	8000ce8 <LoraStarter_Process+0x484>
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d028      	beq.n	8000d38 <LoraStarter_Process+0x4d4>
 8000ce6:	e05c      	b.n	8000da2 <LoraStarter_Process+0x53e>
                    case RESPONSE_OK:
                        // SEND SUCCESSÎäî ResponseHandlerÏóêÏÑú Ïù¥ÎØ∏ Î°úÍ∑∏ Ï∂úÎ†•Îê®
                        // SEND ÏÑ±Í≥µ ÌõÑ Îã§Ïùå Ï†ÑÏÜ° ÎåÄÍ∏∞ ÏÉÅÌÉúÎ°ú Ï†ÑÌôò
                        ctx->state = LORA_STATE_WAIT_SEND_INTERVAL;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	220c      	movs	r2, #12
 8000cec:	701a      	strb	r2, [r3, #0]
                        ctx->error_count = 0; // ÏÑ±Í≥µ Ïãú ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	621a      	str	r2, [r3, #32]
                        ctx->retry_delay_ms = 1000; // Ïû¨ÏãúÎèÑ ÏßÄÏó∞ ÏãúÍ∞Ñ Î¶¨ÏÖã
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
                        ctx->last_send_time = TIME_GetCurrentMs(); // ÏÜ°Ïã† ÏôÑÎ£å ÏãúÍ∞Ñ Ï†ÄÏû•
 8000cfc:	f004 fc40 	bl	8005580 <TIME_GetCurrentMs>
 8000d00:	4602      	mov	r2, r0
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	611a      	str	r2, [r3, #16]
                        LOG_INFO("[LoRa] SEND successful, waiting for next interval...");
 8000d06:	4979      	ldr	r1, [pc, #484]	@ (8000eec <LoraStarter_Process+0x688>)
 8000d08:	2001      	movs	r0, #1
 8000d0a:	f004 fcd3 	bl	80056b4 <LOGGER_SendFormatted>
                        break;
 8000d0e:	e04e      	b.n	8000dae <LoraStarter_Process+0x54a>
                    case RESPONSE_TIMEOUT:
                        LOG_WARN("[LoRa] SEND timeout - waiting for next interval");
 8000d10:	4977      	ldr	r1, [pc, #476]	@ (8000ef0 <LoraStarter_Process+0x68c>)
 8000d12:	2002      	movs	r0, #2
 8000d14:	f004 fcce 	bl	80056b4 <LOGGER_SendFormatted>
                        ctx->state = LORA_STATE_WAIT_SEND_INTERVAL; // ÌÉÄÏûÑÏïÑÏõÉ Ïãú ÎåÄÍ∏∞ ÏÉÅÌÉúÎ°ú Ï†ÑÌôò
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	220c      	movs	r2, #12
 8000d1c:	701a      	strb	r2, [r3, #0]
                        ctx->error_count = 0; 
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2200      	movs	r2, #0
 8000d22:	621a      	str	r2, [r3, #32]
                        ctx->retry_delay_ms = 1000;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000d2a:	62da      	str	r2, [r3, #44]	@ 0x2c
                        ctx->last_send_time = TIME_GetCurrentMs(); // ÌÉÄÏûÑÏïÑÏõÉ ÏãúÍ∞Ñ Ï†ÄÏû•
 8000d2c:	f004 fc28 	bl	8005580 <TIME_GetCurrentMs>
 8000d30:	4602      	mov	r2, r0
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	611a      	str	r2, [r3, #16]
                        break;
 8000d36:	e03a      	b.n	8000dae <LoraStarter_Process+0x54a>
                    case RESPONSE_ERROR:
                        LORA_LOG_SEND_FAILED("Network error");
 8000d38:	4a6e      	ldr	r2, [pc, #440]	@ (8000ef4 <LoraStarter_Process+0x690>)
 8000d3a:	496f      	ldr	r1, [pc, #444]	@ (8000ef8 <LoraStarter_Process+0x694>)
 8000d3c:	2002      	movs	r0, #2
 8000d3e:	f004 fcb9 	bl	80056b4 <LOGGER_SendFormatted>
                        ctx->error_count++;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6a1b      	ldr	r3, [r3, #32]
 8000d46:	1c5a      	adds	r2, r3, #1
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	621a      	str	r2, [r3, #32]
                        LORA_LOG_ERROR_COUNT(ctx->error_count);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	6a1b      	ldr	r3, [r3, #32]
 8000d50:	461a      	mov	r2, r3
 8000d52:	496a      	ldr	r1, [pc, #424]	@ (8000efc <LoraStarter_Process+0x698>)
 8000d54:	2002      	movs	r0, #2
 8000d56:	f004 fcad 	bl	80056b4 <LOGGER_SendFormatted>
                        // Î¨¥Ï†úÌïú Ïû¨ÏãúÎèÑ (max_retry_countÍ∞Ä 0Ïù¥Í±∞ÎÇò ÏïÑÏßÅ Ï†úÌïúÏóê ÎèÑÎã¨ÌïòÏßÄ ÏïäÏùÄ Í≤ΩÏö∞)
                        if (ctx->max_retry_count == 0 || ctx->error_count < ctx->max_retry_count) {
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d005      	beq.n	8000d6e <LoraStarter_Process+0x50a>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6a1a      	ldr	r2, [r3, #32]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	da11      	bge.n	8000d92 <LoraStarter_Process+0x52e>
                            LORA_LOG_RETRY_ATTEMPT(ctx->error_count, ctx->max_retry_count);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6a1a      	ldr	r2, [r3, #32]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d002      	beq.n	8000d80 <LoraStarter_Process+0x51c>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d7e:	e000      	b.n	8000d82 <LoraStarter_Process+0x51e>
 8000d80:	4b5f      	ldr	r3, [pc, #380]	@ (8000f00 <LoraStarter_Process+0x69c>)
 8000d82:	4960      	ldr	r1, [pc, #384]	@ (8000f04 <LoraStarter_Process+0x6a0>)
 8000d84:	2002      	movs	r0, #2
 8000d86:	f004 fc95 	bl	80056b4 <LOGGER_SendFormatted>
                            ctx->state = LORA_STATE_JOIN_RETRY; // JOIN Ïû¨ÏãúÎèÑ
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	220d      	movs	r2, #13
 8000d8e:	701a      	strb	r2, [r3, #0]
                        } else {
                            LORA_LOG_MAX_RETRIES_REACHED();
                            ctx->state = LORA_STATE_ERROR; // ÏµúÎåÄ Ïû¨ÏãúÎèÑ ÌöüÏàò Ï¥àÍ≥º
                        }
                        break;
 8000d90:	e00d      	b.n	8000dae <LoraStarter_Process+0x54a>
                            LORA_LOG_MAX_RETRIES_REACHED();
 8000d92:	495d      	ldr	r1, [pc, #372]	@ (8000f08 <LoraStarter_Process+0x6a4>)
 8000d94:	2003      	movs	r0, #3
 8000d96:	f004 fc8d 	bl	80056b4 <LOGGER_SendFormatted>
                            ctx->state = LORA_STATE_ERROR; // ÏµúÎåÄ Ïû¨ÏãúÎèÑ ÌöüÏàò Ï¥àÍ≥º
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	220f      	movs	r2, #15
 8000d9e:	701a      	strb	r2, [r3, #0]
                        break;
 8000da0:	e005      	b.n	8000dae <LoraStarter_Process+0x54a>
                    default:
                        // Ïïå Ïàò ÏóÜÎäî ÏùëÎãµÏùÄ Î¨¥ÏãúÌïòÍ≥† Í≥ÑÏÜç ÎåÄÍ∏∞
                        LOG_DEBUG("[LoRa] Unknown response: %s", uart_rx);
 8000da2:	683a      	ldr	r2, [r7, #0]
 8000da4:	4959      	ldr	r1, [pc, #356]	@ (8000f0c <LoraStarter_Process+0x6a8>)
 8000da6:	2000      	movs	r0, #0
 8000da8:	f004 fc84 	bl	80056b4 <LOGGER_SendFormatted>
                        break;
 8000dac:	bf00      	nop
                }
            }
            break;
 8000dae:	e076      	b.n	8000e9e <LoraStarter_Process+0x63a>
        case LORA_STATE_WAIT_SEND_INTERVAL:
            {
                uint32_t current_time = TIME_GetCurrentMs();
 8000db0:	f004 fbe6 	bl	8005580 <TIME_GetCurrentMs>
 8000db4:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
                uint32_t interval_ms = (ctx->send_interval_ms > 0) ? ctx->send_interval_ms : 30000; // Í∏∞Î≥∏Í∞í 30Ï¥à
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	695b      	ldr	r3, [r3, #20]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d002      	beq.n	8000dc6 <LoraStarter_Process+0x562>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	695b      	ldr	r3, [r3, #20]
 8000dc4:	e001      	b.n	8000dca <LoraStarter_Process+0x566>
 8000dc6:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000dca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                
                if ((current_time - ctx->last_send_time) >= interval_ms) {
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	691b      	ldr	r3, [r3, #16]
 8000dd2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8000dd6:	1ad3      	subs	r3, r2, r3
 8000dd8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d809      	bhi.n	8000df4 <LoraStarter_Process+0x590>
                    LOG_DEBUG("[LoRa] Send interval passed (%u ms), requesting time before next send", interval_ms);
 8000de0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000de4:	494a      	ldr	r1, [pc, #296]	@ (8000f10 <LoraStarter_Process+0x6ac>)
 8000de6:	2000      	movs	r0, #0
 8000de8:	f004 fc64 	bl	80056b4 <LOGGER_SendFormatted>
                    // Îã§Ïùå Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ° Ï†Ñ ÏãúÍ∞Ñ ÎèôÍ∏∞Ìôî Ïã§Ìñâ (LTIME ‚Üí SEND ÏàúÏÑú)
                    ctx->state = LORA_STATE_SEND_LTIME;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2208      	movs	r2, #8
 8000df0:	701a      	strb	r2, [r3, #0]
                    // ÏïÑÏßÅ ÎåÄÍ∏∞ ÏãúÍ∞ÑÏù¥ ÎÇ®ÏïòÏúºÎØÄÎ°ú ÏÉÅÌÉú Ïú†ÏßÄ
                    uint32_t remaining_ms = interval_ms - (current_time - ctx->last_send_time);
                    LOG_DEBUG("[LoRa] Waiting for send interval (%u ms remaining)", remaining_ms);
                }
            }
            break;
 8000df2:	e055      	b.n	8000ea0 <LoraStarter_Process+0x63c>
                    uint32_t remaining_ms = interval_ms - (current_time - ctx->last_send_time);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	691a      	ldr	r2, [r3, #16]
 8000df8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000e02:	4413      	add	r3, r2
 8000e04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
                    LOG_DEBUG("[LoRa] Waiting for send interval (%u ms remaining)", remaining_ms);
 8000e08:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8000e0c:	4941      	ldr	r1, [pc, #260]	@ (8000f14 <LoraStarter_Process+0x6b0>)
 8000e0e:	2000      	movs	r0, #0
 8000e10:	f004 fc50 	bl	80056b4 <LOGGER_SendFormatted>
            break;
 8000e14:	e044      	b.n	8000ea0 <LoraStarter_Process+0x63c>
        case LORA_STATE_JOIN_RETRY:
            {
                uint32_t current_time = TIME_GetCurrentMs();
 8000e16:	f004 fbb3 	bl	8005580 <TIME_GetCurrentMs>
 8000e1a:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
                
                if (ctx->last_retry_time == 0) {
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d10b      	bne.n	8000e3e <LoraStarter_Process+0x5da>
                    // Ï≤´ Ïû¨ÏãúÎèÑ: Î∞îÎ°ú SEND_JOIN
                    LOG_DEBUG("[LoRa] First JOIN retry");
 8000e26:	493c      	ldr	r1, [pc, #240]	@ (8000f18 <LoraStarter_Process+0x6b4>)
 8000e28:	2000      	movs	r0, #0
 8000e2a:	f004 fc43 	bl	80056b4 <LOGGER_SendFormatted>
                    ctx->last_retry_time = current_time;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8000e34:	629a      	str	r2, [r3, #40]	@ 0x28
                    ctx->state = LORA_STATE_SEND_JOIN;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2203      	movs	r2, #3
 8000e3a:	701a      	strb	r2, [r3, #0]
                    LOG_DEBUG("[LoRa] Waiting for retry delay (%lu ms remaining)", 
                             ctx->retry_delay_ms - (current_time - ctx->last_retry_time));
                    // ÏïÑÎ¨¥Í≤ÉÎèÑ ÌïòÏßÄ ÏïäÏùå
                }
            }
            break;
 8000e3c:	e030      	b.n	8000ea0 <LoraStarter_Process+0x63c>
                } else if ((current_time - ctx->last_retry_time) >= ctx->retry_delay_ms) {
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e42:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8000e46:	1ad2      	subs	r2, r2, r3
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d30e      	bcc.n	8000e6e <LoraStarter_Process+0x60a>
                    LOG_DEBUG("[LoRa] JOIN retry after %lu ms delay", ctx->retry_delay_ms);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e54:	461a      	mov	r2, r3
 8000e56:	4931      	ldr	r1, [pc, #196]	@ (8000f1c <LoraStarter_Process+0x6b8>)
 8000e58:	2000      	movs	r0, #0
 8000e5a:	f004 fc2b 	bl	80056b4 <LOGGER_SendFormatted>
                    ctx->last_retry_time = current_time;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8000e64:	629a      	str	r2, [r3, #40]	@ 0x28
                    ctx->state = LORA_STATE_SEND_JOIN;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2203      	movs	r2, #3
 8000e6a:	701a      	strb	r2, [r3, #0]
            break;
 8000e6c:	e018      	b.n	8000ea0 <LoraStarter_Process+0x63c>
                    LOG_DEBUG("[LoRa] Waiting for retry delay (%lu ms remaining)", 
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8000e76:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000e7a:	1acb      	subs	r3, r1, r3
 8000e7c:	4413      	add	r3, r2
 8000e7e:	461a      	mov	r2, r3
 8000e80:	4927      	ldr	r1, [pc, #156]	@ (8000f20 <LoraStarter_Process+0x6bc>)
 8000e82:	2000      	movs	r0, #0
 8000e84:	f004 fc16 	bl	80056b4 <LOGGER_SendFormatted>
            break;
 8000e88:	e00a      	b.n	8000ea0 <LoraStarter_Process+0x63c>
        case LORA_STATE_DONE:
        case LORA_STATE_ERROR:
        default:
            // Ïù¥ÎØ∏ ÏôÑÎ£åÎêú ÏÉÅÌÉúÏù¥ÎØÄÎ°ú ÏïÑÎ¨¥Í≤ÉÎèÑ ÌïòÏßÄ ÏïäÏùå
            break;
 8000e8a:	bf00      	nop
 8000e8c:	e008      	b.n	8000ea0 <LoraStarter_Process+0x63c>
            break;
 8000e8e:	bf00      	nop
 8000e90:	e006      	b.n	8000ea0 <LoraStarter_Process+0x63c>
            break;
 8000e92:	bf00      	nop
 8000e94:	e004      	b.n	8000ea0 <LoraStarter_Process+0x63c>
            break;
 8000e96:	bf00      	nop
 8000e98:	e002      	b.n	8000ea0 <LoraStarter_Process+0x63c>
            break;
 8000e9a:	bf00      	nop
 8000e9c:	e000      	b.n	8000ea0 <LoraStarter_Process+0x63c>
            break;
 8000e9e:	bf00      	nop
    }

    // ÏÉÅÌÉú Î≥ÄÍ≤Ω Î°úÍπÖ
    if (old_state != ctx->state) {
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	f897 20f3 	ldrb.w	r2, [r7, #243]	@ 0xf3
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d012      	beq.n	8000ed2 <LoraStarter_Process+0x66e>
        LORA_LOG_STATE_CHANGE(get_state_name(old_state), get_state_name(ctx->state));
 8000eac:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff fc19 	bl	80006e8 <get_state_name>
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff fc13 	bl	80006e8 <get_state_name>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	4622      	mov	r2, r4
 8000ec6:	4917      	ldr	r1, [pc, #92]	@ (8000f24 <LoraStarter_Process+0x6c0>)
 8000ec8:	2000      	movs	r0, #0
 8000eca:	f004 fbf3 	bl	80056b4 <LOGGER_SendFormatted>
 8000ece:	e000      	b.n	8000ed2 <LoraStarter_Process+0x66e>
    if (ctx == NULL) return;
 8000ed0:	bf00      	nop
    }
}
 8000ed2:	37fc      	adds	r7, #252	@ 0xfc
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd90      	pop	{r4, r7, pc}
 8000ed8:	08019628 	.word	0x08019628
 8000edc:	08019a10 	.word	0x08019a10
 8000ee0:	08019a18 	.word	0x08019a18
 8000ee4:	08019a28 	.word	0x08019a28
 8000ee8:	08019a48 	.word	0x08019a48
 8000eec:	08019a60 	.word	0x08019a60
 8000ef0:	08019a98 	.word	0x08019a98
 8000ef4:	08019ac8 	.word	0x08019ac8
 8000ef8:	08019ad8 	.word	0x08019ad8
 8000efc:	08019af0 	.word	0x08019af0
 8000f00:	08019b08 	.word	0x08019b08
 8000f04:	08019b0c 	.word	0x08019b0c
 8000f08:	08019b28 	.word	0x08019b28
 8000f0c:	08019b4c 	.word	0x08019b4c
 8000f10:	08019b68 	.word	0x08019b68
 8000f14:	08019bb0 	.word	0x08019bb0
 8000f18:	08019be4 	.word	0x08019be4
 8000f1c:	08019bfc 	.word	0x08019bfc
 8000f20:	08019c24 	.word	0x08019c24
 8000f24:	08019c58 	.word	0x08019c58

08000f28 <is_response_ok>:
// Ï†ÑÏó≠ Î≥ÄÏàò: ÎÑ§Ìä∏ÏõåÌÅ¨ÏóêÏÑú ÏàòÏã†Ìïú ÏãúÍ∞Ñ Ï†ïÎ≥¥ Ï†ÄÏû•
static char g_network_time[64] = {0};
static bool g_time_synchronized = false;

bool is_response_ok(const char* response)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
    if (response == NULL) {
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d105      	bne.n	8000f42 <is_response_ok+0x1a>
        LOG_DEBUG("[ResponseHandler] is_response_ok: NULL response");
 8000f36:	4925      	ldr	r1, [pc, #148]	@ (8000fcc <is_response_ok+0xa4>)
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f004 fbbb 	bl	80056b4 <LOGGER_SendFormatted>
        return false;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	e03f      	b.n	8000fc2 <is_response_ok+0x9a>
    }
    
    LOG_DEBUG("[ResponseHandler] Checking OK response: '%s'", response);
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	4922      	ldr	r1, [pc, #136]	@ (8000fd0 <is_response_ok+0xa8>)
 8000f46:	2000      	movs	r0, #0
 8000f48:	f004 fbb4 	bl	80056b4 <LOGGER_SendFormatted>
    
    // OK ÎòêÎäî OK\r\n, OK\n Îì± ÌóàÏö©
    if (strcmp(response, "OK") == 0) {
 8000f4c:	4921      	ldr	r1, [pc, #132]	@ (8000fd4 <is_response_ok+0xac>)
 8000f4e:	6878      	ldr	r0, [r7, #4]
 8000f50:	f7ff f95e 	bl	8000210 <strcmp>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d105      	bne.n	8000f66 <is_response_ok+0x3e>
        LOG_DEBUG("[ResponseHandler] OK response confirmed");
 8000f5a:	491f      	ldr	r1, [pc, #124]	@ (8000fd8 <is_response_ok+0xb0>)
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	f004 fba9 	bl	80056b4 <LOGGER_SendFormatted>
        return true;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e02d      	b.n	8000fc2 <is_response_ok+0x9a>
    }
    if (strcmp(response, "OK\r\n") == 0) {
 8000f66:	491d      	ldr	r1, [pc, #116]	@ (8000fdc <is_response_ok+0xb4>)
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f7ff f951 	bl	8000210 <strcmp>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d105      	bne.n	8000f80 <is_response_ok+0x58>
        LOG_DEBUG("[ResponseHandler] OK response confirmed (with CRLF)");
 8000f74:	491a      	ldr	r1, [pc, #104]	@ (8000fe0 <is_response_ok+0xb8>)
 8000f76:	2000      	movs	r0, #0
 8000f78:	f004 fb9c 	bl	80056b4 <LOGGER_SendFormatted>
        return true;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	e020      	b.n	8000fc2 <is_response_ok+0x9a>
    }
    if (strcmp(response, "OK\n") == 0) {
 8000f80:	4918      	ldr	r1, [pc, #96]	@ (8000fe4 <is_response_ok+0xbc>)
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f7ff f944 	bl	8000210 <strcmp>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d105      	bne.n	8000f9a <is_response_ok+0x72>
        LOG_DEBUG("[ResponseHandler] OK response confirmed (with LF)");
 8000f8e:	4916      	ldr	r1, [pc, #88]	@ (8000fe8 <is_response_ok+0xc0>)
 8000f90:	2000      	movs	r0, #0
 8000f92:	f004 fb8f 	bl	80056b4 <LOGGER_SendFormatted>
        return true;
 8000f96:	2301      	movs	r3, #1
 8000f98:	e013      	b.n	8000fc2 <is_response_ok+0x9a>
    }
    
    // AT+VER Î≤ÑÏ†Ñ ÏùëÎãµÎèÑ ÏÑ±Í≥µÏúºÎ°ú Í∞ÑÏ£º (RUI_Î°ú ÏãúÏûëÌïòÎäî ÏùëÎãµ)
    if (strstr(response, "RUI_") != NULL) {
 8000f9a:	4914      	ldr	r1, [pc, #80]	@ (8000fec <is_response_ok+0xc4>)
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f016 fe61 	bl	8017c64 <strstr>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d006      	beq.n	8000fb6 <is_response_ok+0x8e>
        LOG_DEBUG("[ResponseHandler] Version response confirmed: %s", response);
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	4911      	ldr	r1, [pc, #68]	@ (8000ff0 <is_response_ok+0xc8>)
 8000fac:	2000      	movs	r0, #0
 8000fae:	f004 fb81 	bl	80056b4 <LOGGER_SendFormatted>
        return true;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e005      	b.n	8000fc2 <is_response_ok+0x9a>
    }
    
    LOG_DEBUG("[ResponseHandler] Not an OK response: '%s'", response);
 8000fb6:	687a      	ldr	r2, [r7, #4]
 8000fb8:	490e      	ldr	r1, [pc, #56]	@ (8000ff4 <is_response_ok+0xcc>)
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f004 fb7a 	bl	80056b4 <LOGGER_SendFormatted>
    return false;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	08019c78 	.word	0x08019c78
 8000fd0:	08019ca8 	.word	0x08019ca8
 8000fd4:	08019cd8 	.word	0x08019cd8
 8000fd8:	08019cdc 	.word	0x08019cdc
 8000fdc:	08019d04 	.word	0x08019d04
 8000fe0:	08019d0c 	.word	0x08019d0c
 8000fe4:	08019d40 	.word	0x08019d40
 8000fe8:	08019d44 	.word	0x08019d44
 8000fec:	08019d78 	.word	0x08019d78
 8000ff0:	08019d80 	.word	0x08019d80
 8000ff4:	08019db4 	.word	0x08019db4

08000ff8 <is_join_response_ok>:

bool is_join_response_ok(const char* response)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001004:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001008:	6018      	str	r0, [r3, #0]
    if (response == NULL) {
 800100a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800100e:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d105      	bne.n	8001024 <is_join_response_ok+0x2c>
        LOG_DEBUG("[ResponseHandler] is_join_response_ok: NULL response");
 8001018:	4934      	ldr	r1, [pc, #208]	@ (80010ec <is_join_response_ok+0xf4>)
 800101a:	2000      	movs	r0, #0
 800101c:	f004 fb4a 	bl	80056b4 <LOGGER_SendFormatted>
        return false;
 8001020:	2300      	movs	r3, #0
 8001022:	e05d      	b.n	80010e0 <is_join_response_ok+0xe8>
    }
    
    LOG_DEBUG("[ResponseHandler] Checking JOIN response: '%s'", response);
 8001024:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001028:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	4930      	ldr	r1, [pc, #192]	@ (80010f0 <is_join_response_ok+0xf8>)
 8001030:	2000      	movs	r0, #0
 8001032:	f004 fb3f 	bl	80056b4 <LOGGER_SendFormatted>
    
    // Í∞úÌñâ Î¨∏Ïûê Ï†úÍ±∞ÌïòÏó¨ ÎπÑÍµê
    char clean_response[512];
    strncpy(clean_response, response, sizeof(clean_response) - 1);
 8001036:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800103a:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800103e:	f107 0008 	add.w	r0, r7, #8
 8001042:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001046:	6819      	ldr	r1, [r3, #0]
 8001048:	f016 fdf9 	bl	8017c3e <strncpy>
    clean_response[sizeof(clean_response) - 1] = '\0';
 800104c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001050:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8001054:	2200      	movs	r2, #0
 8001056:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
    
    // Í∞úÌñâ Î¨∏Ïûê Ï†úÍ±∞
    char* pos = clean_response;
 800105a:	f107 0308 	add.w	r3, r7, #8
 800105e:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (*pos) {
 8001062:	e013      	b.n	800108c <is_join_response_ok+0x94>
        if (*pos == '\r' || *pos == '\n') {
 8001064:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b0d      	cmp	r3, #13
 800106c:	d004      	beq.n	8001078 <is_join_response_ok+0x80>
 800106e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	2b0a      	cmp	r3, #10
 8001076:	d104      	bne.n	8001082 <is_join_response_ok+0x8a>
            *pos = '\0';
 8001078:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800107c:	2200      	movs	r2, #0
 800107e:	701a      	strb	r2, [r3, #0]
            break;
 8001080:	e009      	b.n	8001096 <is_join_response_ok+0x9e>
        }
        pos++;
 8001082:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001086:	3301      	adds	r3, #1
 8001088:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (*pos) {
 800108c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d1e6      	bne.n	8001064 <is_join_response_ok+0x6c>
    }
    
    bool result = (strcmp(clean_response, "+EVT:JOINED") == 0);
 8001096:	f107 0308 	add.w	r3, r7, #8
 800109a:	4916      	ldr	r1, [pc, #88]	@ (80010f4 <is_join_response_ok+0xfc>)
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff f8b7 	bl	8000210 <strcmp>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	bf0c      	ite	eq
 80010a8:	2301      	moveq	r3, #1
 80010aa:	2300      	movne	r3, #0
 80010ac:	f887 320b 	strb.w	r3, [r7, #523]	@ 0x20b
    
    if (result) {
 80010b0:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d008      	beq.n	80010ca <is_join_response_ok+0xd2>
        LOG_INFO("‚úÖ JOIN CONFIRMED - Network joined successfully");
 80010b8:	490f      	ldr	r1, [pc, #60]	@ (80010f8 <is_join_response_ok+0x100>)
 80010ba:	2001      	movs	r0, #1
 80010bc:	f004 fafa 	bl	80056b4 <LOGGER_SendFormatted>
        
        // JOIN ÏÑ±Í≥µ ÌõÑ ÏãúÍ∞Ñ Ï°∞Ìöå ÏöîÏ≤≠ (ÎÑ§Ìä∏ÏõåÌÅ¨ ÎèôÍ∏∞Ìôî ÎåÄÍ∏∞ ÌõÑ)
        LOG_INFO("[ResponseHandler] Requesting network time after JOIN success...");
 80010c0:	490e      	ldr	r1, [pc, #56]	@ (80010fc <is_join_response_ok+0x104>)
 80010c2:	2001      	movs	r0, #1
 80010c4:	f004 faf6 	bl	80056b4 <LOGGER_SendFormatted>
 80010c8:	e008      	b.n	80010dc <is_join_response_ok+0xe4>
        // ÏßßÏùÄ ÎåÄÍ∏∞ ÌõÑ ÏãúÍ∞Ñ Ï°∞Ìöå (Î©îÏù∏ Î£®ÌîÑÏóêÏÑú Ï≤òÎ¶¨Îê† ÏòàÏ†ï)
    } else {
        LOG_DEBUG("[ResponseHandler] Not a JOIN response: '%s'", response);
 80010ca:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80010ce:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	490a      	ldr	r1, [pc, #40]	@ (8001100 <is_join_response_ok+0x108>)
 80010d6:	2000      	movs	r0, #0
 80010d8:	f004 faec 	bl	80056b4 <LOGGER_SendFormatted>
    }
    
    return result;
 80010dc:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	08019de0 	.word	0x08019de0
 80010f0:	08019e18 	.word	0x08019e18
 80010f4:	08019e48 	.word	0x08019e48
 80010f8:	08019e54 	.word	0x08019e54
 80010fc:	08019e88 	.word	0x08019e88
 8001100:	08019ec8 	.word	0x08019ec8

08001104 <ResponseHandler_ParseSendResponse>:

ResponseType ResponseHandler_ParseSendResponse(const char* response)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
    if (response == NULL) {
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d105      	bne.n	800111e <ResponseHandler_ParseSendResponse+0x1a>
        LOG_DEBUG("[ResponseHandler] ParseSendResponse: NULL response");
 8001112:	491e      	ldr	r1, [pc, #120]	@ (800118c <ResponseHandler_ParseSendResponse+0x88>)
 8001114:	2000      	movs	r0, #0
 8001116:	f004 facd 	bl	80056b4 <LOGGER_SendFormatted>
        return RESPONSE_UNKNOWN;
 800111a:	2303      	movs	r3, #3
 800111c:	e031      	b.n	8001182 <ResponseHandler_ParseSendResponse+0x7e>
    }
    
    LOG_DEBUG("[ResponseHandler] Parsing SEND response: '%s'", response);
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	491b      	ldr	r1, [pc, #108]	@ (8001190 <ResponseHandler_ParseSendResponse+0x8c>)
 8001122:	2000      	movs	r0, #0
 8001124:	f004 fac6 	bl	80056b4 <LOGGER_SendFormatted>
    
    if (strstr(response, "+EVT:SEND_CONFIRMED_OK") != NULL) {
 8001128:	491a      	ldr	r1, [pc, #104]	@ (8001194 <ResponseHandler_ParseSendResponse+0x90>)
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f016 fd9a 	bl	8017c64 <strstr>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d005      	beq.n	8001142 <ResponseHandler_ParseSendResponse+0x3e>
        LOG_WARN("‚úÖ SEND SUCCESS - Data transmitted successfully");
 8001136:	4918      	ldr	r1, [pc, #96]	@ (8001198 <ResponseHandler_ParseSendResponse+0x94>)
 8001138:	2002      	movs	r0, #2
 800113a:	f004 fabb 	bl	80056b4 <LOGGER_SendFormatted>
        return RESPONSE_OK;
 800113e:	2300      	movs	r3, #0
 8001140:	e01f      	b.n	8001182 <ResponseHandler_ParseSendResponse+0x7e>
    }
    if (strstr(response, "+EVT:SEND_CONFIRMED_FAILED") != NULL) {
 8001142:	4916      	ldr	r1, [pc, #88]	@ (800119c <ResponseHandler_ParseSendResponse+0x98>)
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f016 fd8d 	bl	8017c64 <strstr>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d005      	beq.n	800115c <ResponseHandler_ParseSendResponse+0x58>
        LOG_WARN("[ResponseHandler] SEND response: CONFIRMED_FAILED");
 8001150:	4913      	ldr	r1, [pc, #76]	@ (80011a0 <ResponseHandler_ParseSendResponse+0x9c>)
 8001152:	2002      	movs	r0, #2
 8001154:	f004 faae 	bl	80056b4 <LOGGER_SendFormatted>
        return RESPONSE_ERROR;
 8001158:	2301      	movs	r3, #1
 800115a:	e012      	b.n	8001182 <ResponseHandler_ParseSendResponse+0x7e>
    }
    if (strcmp(response, "TIMEOUT") == 0) {
 800115c:	4911      	ldr	r1, [pc, #68]	@ (80011a4 <ResponseHandler_ParseSendResponse+0xa0>)
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f7ff f856 	bl	8000210 <strcmp>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d105      	bne.n	8001176 <ResponseHandler_ParseSendResponse+0x72>
        LOG_WARN("[ResponseHandler] SEND response: TIMEOUT");
 800116a:	490f      	ldr	r1, [pc, #60]	@ (80011a8 <ResponseHandler_ParseSendResponse+0xa4>)
 800116c:	2002      	movs	r0, #2
 800116e:	f004 faa1 	bl	80056b4 <LOGGER_SendFormatted>
        return RESPONSE_TIMEOUT;
 8001172:	2302      	movs	r3, #2
 8001174:	e005      	b.n	8001182 <ResponseHandler_ParseSendResponse+0x7e>
    }
    
    LOG_DEBUG("[ResponseHandler] Unknown SEND response: '%s'", response);
 8001176:	687a      	ldr	r2, [r7, #4]
 8001178:	490c      	ldr	r1, [pc, #48]	@ (80011ac <ResponseHandler_ParseSendResponse+0xa8>)
 800117a:	2000      	movs	r0, #0
 800117c:	f004 fa9a 	bl	80056b4 <LOGGER_SendFormatted>
    return RESPONSE_UNKNOWN;
 8001180:	2303      	movs	r3, #3
}
 8001182:	4618      	mov	r0, r3
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	08019ef4 	.word	0x08019ef4
 8001190:	08019f28 	.word	0x08019f28
 8001194:	08019f58 	.word	0x08019f58
 8001198:	08019f70 	.word	0x08019f70
 800119c:	08019fa4 	.word	0x08019fa4
 80011a0:	08019fc0 	.word	0x08019fc0
 80011a4:	08019ff4 	.word	0x08019ff4
 80011a8:	08019ffc 	.word	0x08019ffc
 80011ac:	0801a028 	.word	0x0801a028

080011b0 <ResponseHandler_IsTimeResponse>:

// ÏãúÍ∞Ñ ÏùëÎãµ ÌôïÏù∏ Ìï®Ïàò
bool ResponseHandler_IsTimeResponse(const char* response)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
    if (response == NULL) {
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d101      	bne.n	80011c2 <ResponseHandler_IsTimeResponse+0x12>
        return false;
 80011be:	2300      	movs	r3, #0
 80011c0:	e013      	b.n	80011ea <ResponseHandler_IsTimeResponse+0x3a>
    }
    
    return (strstr(response, "LTIME:") != NULL || strstr(response, "LTIME=") != NULL);
 80011c2:	490c      	ldr	r1, [pc, #48]	@ (80011f4 <ResponseHandler_IsTimeResponse+0x44>)
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f016 fd4d 	bl	8017c64 <strstr>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d106      	bne.n	80011de <ResponseHandler_IsTimeResponse+0x2e>
 80011d0:	4909      	ldr	r1, [pc, #36]	@ (80011f8 <ResponseHandler_IsTimeResponse+0x48>)
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f016 fd46 	bl	8017c64 <strstr>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <ResponseHandler_IsTimeResponse+0x32>
 80011de:	2301      	movs	r3, #1
 80011e0:	e000      	b.n	80011e4 <ResponseHandler_IsTimeResponse+0x34>
 80011e2:	2300      	movs	r3, #0
 80011e4:	f003 0301 	and.w	r3, r3, #1
 80011e8:	b2db      	uxtb	r3, r3
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	0801a058 	.word	0x0801a058
 80011f8:	0801a060 	.word	0x0801a060

080011fc <ConvertUTCToKST>:

// ÌïúÍµ≠ ÏãúÍ∞ÑÎåÄ(UTC+9) Î≥¥Ï†ï Ìï®Ïàò
static void ConvertUTCToKST(char* time_str) {
 80011fc:	b5b0      	push	{r4, r5, r7, lr}
 80011fe:	b09a      	sub	sp, #104	@ 0x68
 8001200:	af06      	add	r7, sp, #24
 8001202:	6078      	str	r0, [r7, #4]
    int hour, min, sec, month, day, year;
    
    // "01h51m37s on 07/29/2025" ÌòïÏãùÏóêÏÑú ÏãúÍ∞Ñ Ï∂îÏ∂ú
    if (sscanf(time_str, "%dh%dm%ds on %d/%d/%d", 
 8001204:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001208:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 800120c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001210:	9303      	str	r3, [sp, #12]
 8001212:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001216:	9302      	str	r3, [sp, #8]
 8001218:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800121c:	9301      	str	r3, [sp, #4]
 800121e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001222:	9300      	str	r3, [sp, #0]
 8001224:	460b      	mov	r3, r1
 8001226:	4936      	ldr	r1, [pc, #216]	@ (8001300 <ConvertUTCToKST+0x104>)
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f016 fc45 	bl	8017ab8 <siscanf>
 800122e:	4603      	mov	r3, r0
 8001230:	2b06      	cmp	r3, #6
 8001232:	d161      	bne.n	80012f8 <ConvertUTCToKST+0xfc>
               &hour, &min, &sec, &month, &day, &year) == 6) {
        
        // ÌïúÍµ≠ ÏãúÍ∞ÑÎåÄÎ°ú Î≥¥Ï†ï (UTC+9)
        hour += 9;
 8001234:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001236:	3309      	adds	r3, #9
 8001238:	64fb      	str	r3, [r7, #76]	@ 0x4c
        
        // ÎÇ†Ïßú ÎÑòÏñ¥Í∞ÄÎäî Í≤ΩÏö∞ Ï≤òÎ¶¨
        if (hour >= 24) {
 800123a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800123c:	2b17      	cmp	r3, #23
 800123e:	dd4a      	ble.n	80012d6 <ConvertUTCToKST+0xda>
            hour -= 24;
 8001240:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001242:	3b18      	subs	r3, #24
 8001244:	64fb      	str	r3, [r7, #76]	@ 0x4c
            day += 1;
 8001246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001248:	3301      	adds	r3, #1
 800124a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            
            // ÏõîÎßê Ï≤òÎ¶¨ (Í∞ÑÎã®Ìïú Î≤ÑÏ†Ñ)
            int days_in_month[] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
 800124c:	4b2d      	ldr	r3, [pc, #180]	@ (8001304 <ConvertUTCToKST+0x108>)
 800124e:	f107 0408 	add.w	r4, r7, #8
 8001252:	461d      	mov	r5, r3
 8001254:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001256:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001258:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800125a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800125c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001260:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            if (year % 4 == 0 && (year % 100 != 0 || year % 400 == 0)) {
 8001264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001266:	f003 0303 	and.w	r3, r3, #3
 800126a:	2b00      	cmp	r3, #0
 800126c:	d11c      	bne.n	80012a8 <ConvertUTCToKST+0xac>
 800126e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001270:	4b25      	ldr	r3, [pc, #148]	@ (8001308 <ConvertUTCToKST+0x10c>)
 8001272:	fb83 1302 	smull	r1, r3, r3, r2
 8001276:	1159      	asrs	r1, r3, #5
 8001278:	17d3      	asrs	r3, r2, #31
 800127a:	1acb      	subs	r3, r1, r3
 800127c:	2164      	movs	r1, #100	@ 0x64
 800127e:	fb01 f303 	mul.w	r3, r1, r3
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	2b00      	cmp	r3, #0
 8001286:	d10d      	bne.n	80012a4 <ConvertUTCToKST+0xa8>
 8001288:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800128a:	4b1f      	ldr	r3, [pc, #124]	@ (8001308 <ConvertUTCToKST+0x10c>)
 800128c:	fb83 1302 	smull	r1, r3, r3, r2
 8001290:	11d9      	asrs	r1, r3, #7
 8001292:	17d3      	asrs	r3, r2, #31
 8001294:	1acb      	subs	r3, r1, r3
 8001296:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800129a:	fb01 f303 	mul.w	r3, r1, r3
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d101      	bne.n	80012a8 <ConvertUTCToKST+0xac>
                days_in_month[1] = 29; // Ïú§ÎÖÑ
 80012a4:	231d      	movs	r3, #29
 80012a6:	60fb      	str	r3, [r7, #12]
            }
            
            if (day > days_in_month[month - 1]) {
 80012a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012aa:	3b01      	subs	r3, #1
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	3350      	adds	r3, #80	@ 0x50
 80012b0:	443b      	add	r3, r7
 80012b2:	f853 2c48 	ldr.w	r2, [r3, #-72]
 80012b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80012b8:	429a      	cmp	r2, r3
 80012ba:	da0c      	bge.n	80012d6 <ConvertUTCToKST+0xda>
                day = 1;
 80012bc:	2301      	movs	r3, #1
 80012be:	63fb      	str	r3, [r7, #60]	@ 0x3c
                month += 1;
 80012c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012c2:	3301      	adds	r3, #1
 80012c4:	643b      	str	r3, [r7, #64]	@ 0x40
                if (month > 12) {
 80012c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012c8:	2b0c      	cmp	r3, #12
 80012ca:	dd04      	ble.n	80012d6 <ConvertUTCToKST+0xda>
                    month = 1;
 80012cc:	2301      	movs	r3, #1
 80012ce:	643b      	str	r3, [r7, #64]	@ 0x40
                    year += 1;
 80012d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012d2:	3301      	adds	r3, #1
 80012d4:	63bb      	str	r3, [r7, #56]	@ 0x38
                }
            }
        }
        
        // ÌïúÍµ≠ ÏãúÍ∞ÑÏúºÎ°ú ÏàòÏ†ïÎêú ÏãúÍ∞Ñ Î¨∏ÏûêÏó¥ Ïû¨Íµ¨ÏÑ±
        snprintf(time_str, 64, "%02dh%02dm%02ds on %02d/%02d/%d (KST)", 
 80012d6:	6cfd      	ldr	r5, [r7, #76]	@ 0x4c
 80012d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80012dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80012de:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80012e0:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 80012e2:	9404      	str	r4, [sp, #16]
 80012e4:	9003      	str	r0, [sp, #12]
 80012e6:	9102      	str	r1, [sp, #8]
 80012e8:	9201      	str	r2, [sp, #4]
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	462b      	mov	r3, r5
 80012ee:	4a07      	ldr	r2, [pc, #28]	@ (800130c <ConvertUTCToKST+0x110>)
 80012f0:	2140      	movs	r1, #64	@ 0x40
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f016 fb88 	bl	8017a08 <sniprintf>
                 hour, min, sec, month, day, year);
    }
}
 80012f8:	bf00      	nop
 80012fa:	3750      	adds	r7, #80	@ 0x50
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001300:	0801a068 	.word	0x0801a068
 8001304:	0801a0a8 	.word	0x0801a0a8
 8001308:	51eb851f 	.word	0x51eb851f
 800130c:	0801a080 	.word	0x0801a080

08001310 <ResponseHandler_ParseTimeResponse>:

// ÏãúÍ∞Ñ ÏùëÎãµ ÌååÏã± Î∞è Ï†ÄÏû• Ìï®Ïàò
void ResponseHandler_ParseTimeResponse(const char* response)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
    if (response == NULL || !ResponseHandler_IsTimeResponse(response)) {
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d05a      	beq.n	80013d4 <ResponseHandler_ParseTimeResponse+0xc4>
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff ff46 	bl	80011b0 <ResponseHandler_IsTimeResponse>
 8001324:	4603      	mov	r3, r0
 8001326:	f083 0301 	eor.w	r3, r3, #1
 800132a:	b2db      	uxtb	r3, r3
 800132c:	2b00      	cmp	r3, #0
 800132e:	d151      	bne.n	80013d4 <ResponseHandler_ParseTimeResponse+0xc4>
        return;
    }
    
    LOG_DEBUG("[ResponseHandler] Parsing time response: '%s'", response);
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	492a      	ldr	r1, [pc, #168]	@ (80013dc <ResponseHandler_ParseTimeResponse+0xcc>)
 8001334:	2000      	movs	r0, #0
 8001336:	f004 f9bd 	bl	80056b4 <LOGGER_SendFormatted>
    
    // LTIME ÏùëÎãµÏóêÏÑú ÏãúÍ∞Ñ Ï†ïÎ≥¥ Ï∂îÏ∂ú (LTIME: ÎòêÎäî LTIME= ÌòïÏãù Î™®Îëê ÏßÄÏõê)
    const char* time_start = strstr(response, "LTIME:");
 800133a:	4929      	ldr	r1, [pc, #164]	@ (80013e0 <ResponseHandler_ParseTimeResponse+0xd0>)
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f016 fc91 	bl	8017c64 <strstr>
 8001342:	60f8      	str	r0, [r7, #12]
    if (time_start != NULL) {
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d003      	beq.n	8001352 <ResponseHandler_ParseTimeResponse+0x42>
        // "LTIME: 14h25m30s on 01/29/2025" ÌòïÌÉúÏóêÏÑú ÏãúÍ∞Ñ Î∂ÄÎ∂Ñ Ï∂îÏ∂ú
        time_start += 6; // "LTIME:" Î∂ÄÎ∂Ñ Í±¥ÎÑàÎõ∞Í∏∞
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	3306      	adds	r3, #6
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	e00a      	b.n	8001368 <ResponseHandler_ParseTimeResponse+0x58>
    } else {
        time_start = strstr(response, "LTIME=");
 8001352:	4924      	ldr	r1, [pc, #144]	@ (80013e4 <ResponseHandler_ParseTimeResponse+0xd4>)
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f016 fc85 	bl	8017c64 <strstr>
 800135a:	60f8      	str	r0, [r7, #12]
        if (time_start != NULL) {
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d002      	beq.n	8001368 <ResponseHandler_ParseTimeResponse+0x58>
            // "AT+LTIME=00h00m28s on 01/01/19" ÌòïÌÉúÏóêÏÑú ÏãúÍ∞Ñ Î∂ÄÎ∂Ñ Ï∂îÏ∂ú
            time_start += 6; // "LTIME=" Î∂ÄÎ∂Ñ Í±¥ÎÑàÎõ∞Í∏∞
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	3306      	adds	r3, #6
 8001366:	60fb      	str	r3, [r7, #12]
        }
    }
    
    if (time_start != NULL) {
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d033      	beq.n	80013d6 <ResponseHandler_ParseTimeResponse+0xc6>
        
        // ÏïûÏ™Ω Í≥µÎ∞± Ï†úÍ±∞
        while (*time_start == ' ') {
 800136e:	e002      	b.n	8001376 <ResponseHandler_ParseTimeResponse+0x66>
            time_start++;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	3301      	adds	r3, #1
 8001374:	60fb      	str	r3, [r7, #12]
        while (*time_start == ' ') {
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b20      	cmp	r3, #32
 800137c:	d0f8      	beq.n	8001370 <ResponseHandler_ParseTimeResponse+0x60>
        }
        
        // Ï†ÑÏó≠ Î≥ÄÏàòÏóê ÏãúÍ∞Ñ Ï†ïÎ≥¥ Ï†ÄÏû• (Í∞úÌñâ Î¨∏Ïûê Ï†úÍ±∞)
        strncpy(g_network_time, time_start, sizeof(g_network_time) - 1);
 800137e:	223f      	movs	r2, #63	@ 0x3f
 8001380:	68f9      	ldr	r1, [r7, #12]
 8001382:	4819      	ldr	r0, [pc, #100]	@ (80013e8 <ResponseHandler_ParseTimeResponse+0xd8>)
 8001384:	f016 fc5b 	bl	8017c3e <strncpy>
        g_network_time[sizeof(g_network_time) - 1] = '\0';
 8001388:	4b17      	ldr	r3, [pc, #92]	@ (80013e8 <ResponseHandler_ParseTimeResponse+0xd8>)
 800138a:	2200      	movs	r2, #0
 800138c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        
        // Í∞úÌñâ Î¨∏Ïûê Ï†úÍ±∞
        char* newline = strchr(g_network_time, '\r');
 8001390:	210d      	movs	r1, #13
 8001392:	4815      	ldr	r0, [pc, #84]	@ (80013e8 <ResponseHandler_ParseTimeResponse+0xd8>)
 8001394:	f016 fc46 	bl	8017c24 <strchr>
 8001398:	60b8      	str	r0, [r7, #8]
        if (newline) *newline = '\0';
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d002      	beq.n	80013a6 <ResponseHandler_ParseTimeResponse+0x96>
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	2200      	movs	r2, #0
 80013a4:	701a      	strb	r2, [r3, #0]
        newline = strchr(g_network_time, '\n');
 80013a6:	210a      	movs	r1, #10
 80013a8:	480f      	ldr	r0, [pc, #60]	@ (80013e8 <ResponseHandler_ParseTimeResponse+0xd8>)
 80013aa:	f016 fc3b 	bl	8017c24 <strchr>
 80013ae:	60b8      	str	r0, [r7, #8]
        if (newline) *newline = '\0';
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d002      	beq.n	80013bc <ResponseHandler_ParseTimeResponse+0xac>
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	2200      	movs	r2, #0
 80013ba:	701a      	strb	r2, [r3, #0]
        
        // ÌïúÍµ≠ ÏãúÍ∞ÑÎåÄÎ°ú Î≥¥Ï†ï
        ConvertUTCToKST(g_network_time);
 80013bc:	480a      	ldr	r0, [pc, #40]	@ (80013e8 <ResponseHandler_ParseTimeResponse+0xd8>)
 80013be:	f7ff ff1d 	bl	80011fc <ConvertUTCToKST>
        
        g_time_synchronized = true;
 80013c2:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <ResponseHandler_ParseTimeResponse+0xdc>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	701a      	strb	r2, [r3, #0]
        
        LOG_INFO("[LoRa] üïê Network time synchronized (KST): %s", g_network_time);
 80013c8:	4a07      	ldr	r2, [pc, #28]	@ (80013e8 <ResponseHandler_ParseTimeResponse+0xd8>)
 80013ca:	4909      	ldr	r1, [pc, #36]	@ (80013f0 <ResponseHandler_ParseTimeResponse+0xe0>)
 80013cc:	2001      	movs	r0, #1
 80013ce:	f004 f971 	bl	80056b4 <LOGGER_SendFormatted>
 80013d2:	e000      	b.n	80013d6 <ResponseHandler_ParseTimeResponse+0xc6>
        return;
 80013d4:	bf00      	nop
    }
}
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	0801a0d8 	.word	0x0801a0d8
 80013e0:	0801a058 	.word	0x0801a058
 80013e4:	0801a060 	.word	0x0801a060
 80013e8:	2000023c 	.word	0x2000023c
 80013ec:	2000027c 	.word	0x2000027c
 80013f0:	0801a108 	.word	0x0801a108

080013f4 <ResponseHandler_GetNetworkTime>:

// ÌòÑÏû¨ Ï†ÄÏû•Îêú ÎÑ§Ìä∏ÏõåÌÅ¨ ÏãúÍ∞Ñ Î∞òÌôò
const char* ResponseHandler_GetNetworkTime(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
    if (g_time_synchronized) {
 80013f8:	4b05      	ldr	r3, [pc, #20]	@ (8001410 <ResponseHandler_GetNetworkTime+0x1c>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <ResponseHandler_GetNetworkTime+0x10>
        return g_network_time;
 8001400:	4b04      	ldr	r3, [pc, #16]	@ (8001414 <ResponseHandler_GetNetworkTime+0x20>)
 8001402:	e000      	b.n	8001406 <ResponseHandler_GetNetworkTime+0x12>
    }
    return NULL;
 8001404:	2300      	movs	r3, #0
}
 8001406:	4618      	mov	r0, r3
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	2000027c 	.word	0x2000027c
 8001414:	2000023c 	.word	0x2000023c

08001418 <ResponseHandler_IsTimeSynchronized>:

// ÏãúÍ∞Ñ ÎèôÍ∏∞Ìôî ÏÉÅÌÉú ÌôïÏù∏
bool ResponseHandler_IsTimeSynchronized(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
    return g_time_synchronized;
 800141c:	4b03      	ldr	r3, [pc, #12]	@ (800142c <ResponseHandler_IsTimeSynchronized+0x14>)
 800141e:	781b      	ldrb	r3, [r3, #0]
}
 8001420:	4618      	mov	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	2000027c 	.word	0x2000027c

08001430 <SCB_CleanInvalidateDCache>:
/**
  \brief   Clean & Invalidate D-Cache
  \details Cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache (void)
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001436:	4b1b      	ldr	r3, [pc, #108]	@ (80014a4 <SCB_CleanInvalidateDCache+0x74>)
 8001438:	2200      	movs	r2, #0
 800143a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800143e:	f3bf 8f4f 	dsb	sy
}
 8001442:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001444:	4b17      	ldr	r3, [pc, #92]	@ (80014a4 <SCB_CleanInvalidateDCache+0x74>)
 8001446:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800144a:	607b      	str	r3, [r7, #4]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	0b5b      	lsrs	r3, r3, #13
 8001450:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001454:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	08db      	lsrs	r3, r3, #3
 800145a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800145e:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	015a      	lsls	r2, r3, #5
 8001464:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001468:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 800146a:	68ba      	ldr	r2, [r7, #8]
 800146c:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800146e:	490d      	ldr	r1, [pc, #52]	@ (80014a4 <SCB_CleanInvalidateDCache+0x74>)
 8001470:	4313      	orrs	r3, r2
 8001472:	f8c1 3274 	str.w	r3, [r1, #628]	@ 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	1e5a      	subs	r2, r3, #1
 800147a:	60ba      	str	r2, [r7, #8]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d1ef      	bne.n	8001460 <SCB_CleanInvalidateDCache+0x30>
    } while(sets-- != 0U);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	1e5a      	subs	r2, r3, #1
 8001484:	60fa      	str	r2, [r7, #12]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d1e5      	bne.n	8001456 <SCB_CleanInvalidateDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800148a:	f3bf 8f4f 	dsb	sy
}
 800148e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001490:	f3bf 8f6f 	isb	sy
}
 8001494:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8001496:	bf00      	nop
 8001498:	3714      	adds	r7, #20
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <_generate_log_filename>:
#endif

// ÎÇ¥Î∂Ä Ìï®Ïàò Íµ¨ÌòÑ - Ìï®Ïàò Ìò∏Ï∂ú ÏàúÏÑúÏóê ÎßûÍ≤å Î∞∞Ïπò
#ifdef STM32F746xx
static int _generate_log_filename(char* filename, size_t max_len)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	f5ad 7d50 	sub.w	sp, sp, #832	@ 0x340
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80014b4:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 80014b8:	6018      	str	r0, [r3, #0]
 80014ba:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80014be:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 80014c2:	6019      	str	r1, [r3, #0]
    // 8.3 ÌòïÏãù ÌååÏùºÎ™Ö ÏÉùÏÑ± - Í∏∞Ï°¥ ÌååÏùº ÌôïÏù∏ÌïòÏó¨ Ï§ëÎ≥µ Î∞©ÏßÄ
    static int file_counter = 0;  // 0Î∂ÄÌÑ∞ ÏãúÏûëÌïòÏó¨ Ï≤´ Î≤àÏß∏ Ìò∏Ï∂úÏóêÏÑú 1Î°ú ÏÑ§Ï†ï
    
    // Ï≤´ Î≤àÏß∏ Ìò∏Ï∂úÏóêÏÑúÎßå Í∏∞Ï°¥ ÌååÏùº ÌôïÏù∏
    if (file_counter == 0) {
 80014c4:	4b48      	ldr	r3, [pc, #288]	@ (80015e8 <_generate_log_filename+0x140>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d14a      	bne.n	8001562 <_generate_log_filename+0xba>
        file_counter = 1;
 80014cc:	4b46      	ldr	r3, [pc, #280]	@ (80015e8 <_generate_log_filename+0x140>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	601a      	str	r2, [r3, #0]
        
        // Í∏∞Ï°¥ ÌååÏùºÎì§ ÌôïÏù∏ÌïòÏó¨ Îã§Ïùå Î≤àÌò∏ Ï∞æÍ∏∞
        for (int i = 1; i <= 9999; i++) {
 80014d2:	2301      	movs	r3, #1
 80014d4:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
 80014d8:	e034      	b.n	8001544 <_generate_log_filename+0x9c>
            char test_filename[256];
            FIL test_file;
            
            if (g_directory_available) {
 80014da:	4b44      	ldr	r3, [pc, #272]	@ (80015ec <_generate_log_filename+0x144>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d009      	beq.n	80014f6 <_generate_log_filename+0x4e>
                snprintf(test_filename, sizeof(test_filename), "lora_logs/LORA%04d.TXT", i);
 80014e2:	f107 0008 	add.w	r0, r7, #8
 80014e6:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 80014ea:	4a41      	ldr	r2, [pc, #260]	@ (80015f0 <_generate_log_filename+0x148>)
 80014ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014f0:	f016 fa8a 	bl	8017a08 <sniprintf>
 80014f4:	e008      	b.n	8001508 <_generate_log_filename+0x60>
            } else {
                snprintf(test_filename, sizeof(test_filename), "LORA%04d.TXT", i);
 80014f6:	f107 0008 	add.w	r0, r7, #8
 80014fa:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 80014fe:	4a3d      	ldr	r2, [pc, #244]	@ (80015f4 <_generate_log_filename+0x14c>)
 8001500:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001504:	f016 fa80 	bl	8017a08 <sniprintf>
            }
            
            // ÌååÏùºÏù¥ Ï°¥Ïû¨ÌïòÎäîÏßÄ ÌôïÏù∏
            FRESULT test_result = f_open(&test_file, test_filename, FA_READ);
 8001508:	f107 0108 	add.w	r1, r7, #8
 800150c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001510:	2201      	movs	r2, #1
 8001512:	4618      	mov	r0, r3
 8001514:	f012 fb8a 	bl	8013c2c <f_open>
 8001518:	4603      	mov	r3, r0
 800151a:	f887 3337 	strb.w	r3, [r7, #823]	@ 0x337
            if (test_result == FR_OK) {
 800151e:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001522:	2b00      	cmp	r3, #0
 8001524:	d115      	bne.n	8001552 <_generate_log_filename+0xaa>
                f_close(&test_file);
 8001526:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800152a:	4618      	mov	r0, r3
 800152c:	f012 fefc 	bl	8014328 <f_close>
                file_counter = i + 1;  // Îã§Ïùå Î≤àÌò∏Î°ú ÏÑ§Ï†ï
 8001530:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001534:	3301      	adds	r3, #1
 8001536:	4a2c      	ldr	r2, [pc, #176]	@ (80015e8 <_generate_log_filename+0x140>)
 8001538:	6013      	str	r3, [r2, #0]
        for (int i = 1; i <= 9999; i++) {
 800153a:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 800153e:	3301      	adds	r3, #1
 8001540:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
 8001544:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001548:	f242 720f 	movw	r2, #9999	@ 0x270f
 800154c:	4293      	cmp	r3, r2
 800154e:	ddc4      	ble.n	80014da <_generate_log_filename+0x32>
 8001550:	e000      	b.n	8001554 <_generate_log_filename+0xac>
            } else {
                break;  // ÌååÏùºÏù¥ ÏóÜÏúºÎ©¥ ÌòÑÏû¨ Î≤àÌò∏ ÏÇ¨Ïö©
 8001552:	bf00      	nop
            }
        }
        
        LOG_DEBUG("[SDStorage] Auto-detected next log file number: %d", file_counter);
 8001554:	4b24      	ldr	r3, [pc, #144]	@ (80015e8 <_generate_log_filename+0x140>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	461a      	mov	r2, r3
 800155a:	4927      	ldr	r1, [pc, #156]	@ (80015f8 <_generate_log_filename+0x150>)
 800155c:	2000      	movs	r0, #0
 800155e:	f004 f8a9 	bl	80056b4 <LOGGER_SendFormatted>
    }
    
    // ÎîîÎ†âÌÜ†Î¶¨ ÏÇ¨Ïö© Í∞ÄÎä• Ïó¨Î∂ÄÏóê Îî∞Îùº Í≤ΩÎ°ú Í≤∞Ï†ï
    int result;
    if (g_directory_available) {
 8001562:	4b22      	ldr	r3, [pc, #136]	@ (80015ec <_generate_log_filename+0x144>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d011      	beq.n	800158e <_generate_log_filename+0xe6>
        // lora_logs ÎîîÎ†âÌÜ†Î¶¨Ïóê ÌååÏùº ÏÉùÏÑ± (TXT ÌòïÏãù)
        result = snprintf(filename, max_len, "lora_logs/LORA%04d.TXT", file_counter);
 800156a:	4b1f      	ldr	r3, [pc, #124]	@ (80015e8 <_generate_log_filename+0x140>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 8001572:	f5a2 7150 	sub.w	r1, r2, #832	@ 0x340
 8001576:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 800157a:	f5a2 704f 	sub.w	r0, r2, #828	@ 0x33c
 800157e:	4a1c      	ldr	r2, [pc, #112]	@ (80015f0 <_generate_log_filename+0x148>)
 8001580:	6809      	ldr	r1, [r1, #0]
 8001582:	6800      	ldr	r0, [r0, #0]
 8001584:	f016 fa40 	bl	8017a08 <sniprintf>
 8001588:	f8c7 0338 	str.w	r0, [r7, #824]	@ 0x338
 800158c:	e010      	b.n	80015b0 <_generate_log_filename+0x108>
    } else {
        // Î£®Ìä∏ ÎîîÎ†âÌÜ†Î¶¨Ïóê ÌååÏùº ÏÉùÏÑ± (TXT ÌòïÏãù)
        result = snprintf(filename, max_len, "LORA%04d.TXT", file_counter);
 800158e:	4b16      	ldr	r3, [pc, #88]	@ (80015e8 <_generate_log_filename+0x140>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 8001596:	f5a2 7150 	sub.w	r1, r2, #832	@ 0x340
 800159a:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 800159e:	f5a2 704f 	sub.w	r0, r2, #828	@ 0x33c
 80015a2:	4a14      	ldr	r2, [pc, #80]	@ (80015f4 <_generate_log_filename+0x14c>)
 80015a4:	6809      	ldr	r1, [r1, #0]
 80015a6:	6800      	ldr	r0, [r0, #0]
 80015a8:	f016 fa2e 	bl	8017a08 <sniprintf>
 80015ac:	f8c7 0338 	str.w	r0, [r7, #824]	@ 0x338
    }
    
    file_counter++;
 80015b0:	4b0d      	ldr	r3, [pc, #52]	@ (80015e8 <_generate_log_filename+0x140>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	3301      	adds	r3, #1
 80015b6:	4a0c      	ldr	r2, [pc, #48]	@ (80015e8 <_generate_log_filename+0x140>)
 80015b8:	6013      	str	r3, [r2, #0]
    
    if (result < 0 || (size_t)result >= max_len) {
 80015ba:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80015be:	2b00      	cmp	r3, #0
 80015c0:	db08      	blt.n	80015d4 <_generate_log_filename+0x12c>
 80015c2:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80015c6:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 80015ca:	f5a2 7250 	sub.w	r2, r2, #832	@ 0x340
 80015ce:	6812      	ldr	r2, [r2, #0]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d802      	bhi.n	80015da <_generate_log_filename+0x132>
        return SDSTORAGE_ERROR;
 80015d4:	f04f 33ff 	mov.w	r3, #4294967295
 80015d8:	e000      	b.n	80015dc <_generate_log_filename+0x134>
    }
    
    return SDSTORAGE_OK;
 80015da:	2300      	movs	r3, #0
}
 80015dc:	4618      	mov	r0, r3
 80015de:	f507 7750 	add.w	r7, r7, #832	@ 0x340
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200005b8 	.word	0x200005b8
 80015ec:	20000384 	.word	0x20000384
 80015f0:	0801a138 	.word	0x0801a138
 80015f4:	0801a150 	.word	0x0801a150
 80015f8:	0801a160 	.word	0x0801a160

080015fc <_ensure_persistent_file_open>:

// ÏßÄÏÜçÏ†Å ÌååÏùº Ìï∏Îì§ Í¥ÄÎ¶¨ Ìï®ÏàòÎì§
static void _ensure_persistent_file_open(void) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
    if (!g_file_is_open || strlen(g_current_log_file) == 0) {
 8001602:	4b22      	ldr	r3, [pc, #136]	@ (800168c <_ensure_persistent_file_open+0x90>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	f083 0301 	eor.w	r3, r3, #1
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b00      	cmp	r3, #0
 800160e:	d103      	bne.n	8001618 <_ensure_persistent_file_open+0x1c>
 8001610:	4b1f      	ldr	r3, [pc, #124]	@ (8001690 <_ensure_persistent_file_open+0x94>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d135      	bne.n	8001684 <_ensure_persistent_file_open+0x88>
        // ÌååÏùºÏù¥ Ïó¥Î†§ÏûàÏßÄ ÏïäÍ±∞ÎÇò ÌååÏùºÎ™ÖÏù¥ ÏóÜÏúºÎ©¥ ÏÉàÎ°ú Ïó¥Í∏∞
        if (g_file_is_open) {
 8001618:	4b1c      	ldr	r3, [pc, #112]	@ (800168c <_ensure_persistent_file_open+0x90>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <_ensure_persistent_file_open+0x30>
            f_close(&g_persistent_log_file);
 8001620:	481c      	ldr	r0, [pc, #112]	@ (8001694 <_ensure_persistent_file_open+0x98>)
 8001622:	f012 fe81 	bl	8014328 <f_close>
            g_file_is_open = false;
 8001626:	4b19      	ldr	r3, [pc, #100]	@ (800168c <_ensure_persistent_file_open+0x90>)
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]
        }
        
        // ÌååÏùºÎ™Ö ÏÉùÏÑ± (ÌïÑÏöîÏãú)
        if (strlen(g_current_log_file) == 0) {
 800162c:	4b18      	ldr	r3, [pc, #96]	@ (8001690 <_ensure_persistent_file_open+0x94>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d104      	bne.n	800163e <_ensure_persistent_file_open+0x42>
            _generate_log_filename(g_current_log_file, sizeof(g_current_log_file));
 8001634:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001638:	4815      	ldr	r0, [pc, #84]	@ (8001690 <_ensure_persistent_file_open+0x94>)
 800163a:	f7ff ff35 	bl	80014a8 <_generate_log_filename>
        }
        
        // ÌååÏùº Ïó¥Í∏∞ (append Î™®Îìú)
        FRESULT open_result = f_open(&g_persistent_log_file, g_current_log_file, FA_OPEN_APPEND | FA_WRITE);
 800163e:	2232      	movs	r2, #50	@ 0x32
 8001640:	4913      	ldr	r1, [pc, #76]	@ (8001690 <_ensure_persistent_file_open+0x94>)
 8001642:	4814      	ldr	r0, [pc, #80]	@ (8001694 <_ensure_persistent_file_open+0x98>)
 8001644:	f012 faf2 	bl	8013c2c <f_open>
 8001648:	4603      	mov	r3, r0
 800164a:	71fb      	strb	r3, [r7, #7]
        if (open_result != FR_OK) {
 800164c:	79fb      	ldrb	r3, [r7, #7]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d006      	beq.n	8001660 <_ensure_persistent_file_open+0x64>
            // ÌååÏùºÏù¥ ÏóÜÏúºÎ©¥ ÏÉùÏÑ±
            open_result = f_open(&g_persistent_log_file, g_current_log_file, FA_CREATE_ALWAYS | FA_WRITE);
 8001652:	220a      	movs	r2, #10
 8001654:	490e      	ldr	r1, [pc, #56]	@ (8001690 <_ensure_persistent_file_open+0x94>)
 8001656:	480f      	ldr	r0, [pc, #60]	@ (8001694 <_ensure_persistent_file_open+0x98>)
 8001658:	f012 fae8 	bl	8013c2c <f_open>
 800165c:	4603      	mov	r3, r0
 800165e:	71fb      	strb	r3, [r7, #7]
        }
        
        if (open_result == FR_OK) {
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d108      	bne.n	8001678 <_ensure_persistent_file_open+0x7c>
            g_file_is_open = true;
 8001666:	4b09      	ldr	r3, [pc, #36]	@ (800168c <_ensure_persistent_file_open+0x90>)
 8001668:	2201      	movs	r2, #1
 800166a:	701a      	strb	r2, [r3, #0]
            LOG_DEBUG("[SDStorage] Persistent file opened: %s", g_current_log_file);
 800166c:	4a08      	ldr	r2, [pc, #32]	@ (8001690 <_ensure_persistent_file_open+0x94>)
 800166e:	490a      	ldr	r1, [pc, #40]	@ (8001698 <_ensure_persistent_file_open+0x9c>)
 8001670:	2000      	movs	r0, #0
 8001672:	f004 f81f 	bl	80056b4 <LOGGER_SendFormatted>
        } else {
            LOG_ERROR("[SDStorage] Failed to open persistent file: %d", open_result);
        }
    }
}
 8001676:	e005      	b.n	8001684 <_ensure_persistent_file_open+0x88>
            LOG_ERROR("[SDStorage] Failed to open persistent file: %d", open_result);
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	461a      	mov	r2, r3
 800167c:	4907      	ldr	r1, [pc, #28]	@ (800169c <_ensure_persistent_file_open+0xa0>)
 800167e:	2003      	movs	r0, #3
 8001680:	f004 f818 	bl	80056b4 <LOGGER_SendFormatted>
}
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	200005b4 	.word	0x200005b4
 8001690:	20000280 	.word	0x20000280
 8001694:	20000388 	.word	0x20000388
 8001698:	0801a194 	.word	0x0801a194
 800169c:	0801a1bc 	.word	0x0801a1bc

080016a0 <_close_persistent_file>:

static void _close_persistent_file(void) {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
    if (g_file_is_open) {
 80016a4:	4b08      	ldr	r3, [pc, #32]	@ (80016c8 <_close_persistent_file+0x28>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d00a      	beq.n	80016c2 <_close_persistent_file+0x22>
        f_close(&g_persistent_log_file);
 80016ac:	4807      	ldr	r0, [pc, #28]	@ (80016cc <_close_persistent_file+0x2c>)
 80016ae:	f012 fe3b 	bl	8014328 <f_close>
        g_file_is_open = false;
 80016b2:	4b05      	ldr	r3, [pc, #20]	@ (80016c8 <_close_persistent_file+0x28>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	701a      	strb	r2, [r3, #0]
        LOG_DEBUG("[SDStorage] Persistent file closed: %s", g_current_log_file);
 80016b8:	4a05      	ldr	r2, [pc, #20]	@ (80016d0 <_close_persistent_file+0x30>)
 80016ba:	4906      	ldr	r1, [pc, #24]	@ (80016d4 <_close_persistent_file+0x34>)
 80016bc:	2000      	movs	r0, #0
 80016be:	f003 fff9 	bl	80056b4 <LOGGER_SendFormatted>
    }
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	200005b4 	.word	0x200005b4
 80016cc:	20000388 	.word	0x20000388
 80016d0:	20000280 	.word	0x20000280
 80016d4:	0801a1ec 	.word	0x0801a1ec

080016d8 <SDStorage_Init>:
static int _create_log_directory(void);
static void _close_persistent_file(void);
// static uint32_t _get_current_timestamp(void); - unused function removed

int SDStorage_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b088      	sub	sp, #32
 80016dc:	af02      	add	r7, sp, #8
#ifdef STM32F746xx
    // STM32 ÌôòÍ≤Ω: FatFs Ï¥àÍ∏∞Ìôî Î∞è ÏßÑÎã®
    LOG_INFO("[SDStorage] Starting SD card initialization...");
 80016de:	49b0      	ldr	r1, [pc, #704]	@ (80019a0 <SDStorage_Init+0x2c8>)
 80016e0:	2001      	movs	r0, #1
 80016e2:	f003 ffe7 	bl	80056b4 <LOGGER_SendFormatted>
    
    // Ï¥àÍ∏∞Ìôî Ïãú ÏßÄÏÜçÏ†Å ÌååÏùº Îã´Í∏∞
    _close_persistent_file();
 80016e6:	f7ff ffdb 	bl	80016a0 <_close_persistent_file>
    
    // 1. ÌïòÎìúÏõ®Ïñ¥ ÏÉÅÌÉú ÏßÑÎã® Î∞è TRANSFER ÏÉÅÌÉúÍπåÏßÄ ÎåÄÍ∏∞
    extern SD_HandleTypeDef hsd1;
    HAL_SD_CardStateTypeDef card_state = HAL_SD_GetCardState(&hsd1);
 80016ea:	48ae      	ldr	r0, [pc, #696]	@ (80019a4 <SDStorage_Init+0x2cc>)
 80016ec:	f00c f82c 	bl	800d748 <HAL_SD_GetCardState>
 80016f0:	6178      	str	r0, [r7, #20]
    LOG_INFO("[SDStorage] Initial SD card state: %d", card_state);
 80016f2:	697a      	ldr	r2, [r7, #20]
 80016f4:	49ac      	ldr	r1, [pc, #688]	@ (80019a8 <SDStorage_Init+0x2d0>)
 80016f6:	2001      	movs	r0, #1
 80016f8:	f003 ffdc 	bl	80056b4 <LOGGER_SendFormatted>
    
    // SD Ïπ¥ÎìúÍ∞Ä TRANSFER ÏÉÅÌÉúÍ∞Ä Îê† ÎïåÍπåÏßÄ ÎåÄÍ∏∞ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Ìå®ÌÑ¥)
    int wait_count = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	613b      	str	r3, [r7, #16]
    while (card_state != HAL_SD_CARD_TRANSFER && wait_count < 50) {  // ÏµúÎåÄ 5Ï¥à ÎåÄÍ∏∞
 8001700:	e010      	b.n	8001724 <SDStorage_Init+0x4c>
        LOG_INFO("[SDStorage] Waiting for SD card TRANSFER state... (attempt %d)", wait_count + 1);
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	3301      	adds	r3, #1
 8001706:	461a      	mov	r2, r3
 8001708:	49a8      	ldr	r1, [pc, #672]	@ (80019ac <SDStorage_Init+0x2d4>)
 800170a:	2001      	movs	r0, #1
 800170c:	f003 ffd2 	bl	80056b4 <LOGGER_SendFormatted>
        HAL_Delay(100);
 8001710:	2064      	movs	r0, #100	@ 0x64
 8001712:	f004 fe83 	bl	800641c <HAL_Delay>
        card_state = HAL_SD_GetCardState(&hsd1);
 8001716:	48a3      	ldr	r0, [pc, #652]	@ (80019a4 <SDStorage_Init+0x2cc>)
 8001718:	f00c f816 	bl	800d748 <HAL_SD_GetCardState>
 800171c:	6178      	str	r0, [r7, #20]
        wait_count++;
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	3301      	adds	r3, #1
 8001722:	613b      	str	r3, [r7, #16]
    while (card_state != HAL_SD_CARD_TRANSFER && wait_count < 50) {  // ÏµúÎåÄ 5Ï¥à ÎåÄÍ∏∞
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	2b04      	cmp	r3, #4
 8001728:	d002      	beq.n	8001730 <SDStorage_Init+0x58>
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	2b31      	cmp	r3, #49	@ 0x31
 800172e:	dde8      	ble.n	8001702 <SDStorage_Init+0x2a>
    }
    
    if (card_state == HAL_SD_CARD_TRANSFER) {
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	2b04      	cmp	r3, #4
 8001734:	d128      	bne.n	8001788 <SDStorage_Init+0xb0>
        LOG_INFO("[SDStorage] ‚úÖ SD card reached TRANSFER state successfully");
 8001736:	499e      	ldr	r1, [pc, #632]	@ (80019b0 <SDStorage_Init+0x2d8>)
 8001738:	2001      	movs	r0, #1
 800173a:	f003 ffbb 	bl	80056b4 <LOGGER_SendFormatted>
        
        // SDMMC ÏóêÎü¨ ÏΩîÎìú ÏÉÅÏÑ∏ Ï≤¥ÌÅ¨ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Ìå®ÌÑ¥)
        if (hsd1.ErrorCode != HAL_SD_ERROR_NONE) {
 800173e:	4b99      	ldr	r3, [pc, #612]	@ (80019a4 <SDStorage_Init+0x2cc>)
 8001740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001742:	2b00      	cmp	r3, #0
 8001744:	d02f      	beq.n	80017a6 <SDStorage_Init+0xce>
            LOG_WARN("[SDStorage] SDMMC ErrorCode detected: 0x%08X", hsd1.ErrorCode);
 8001746:	4b97      	ldr	r3, [pc, #604]	@ (80019a4 <SDStorage_Init+0x2cc>)
 8001748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800174a:	461a      	mov	r2, r3
 800174c:	4999      	ldr	r1, [pc, #612]	@ (80019b4 <SDStorage_Init+0x2dc>)
 800174e:	2002      	movs	r0, #2
 8001750:	f003 ffb0 	bl	80056b4 <LOGGER_SendFormatted>
            
            if (hsd1.ErrorCode & SDMMC_ERROR_TX_UNDERRUN) {
 8001754:	4b93      	ldr	r3, [pc, #588]	@ (80019a4 <SDStorage_Init+0x2cc>)
 8001756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001758:	f003 0310 	and.w	r3, r3, #16
 800175c:	2b00      	cmp	r3, #0
 800175e:	d003      	beq.n	8001768 <SDStorage_Init+0x90>
                LOG_WARN("[SDStorage] TX_UNDERRUN detected - clock may be too fast");
 8001760:	4995      	ldr	r1, [pc, #596]	@ (80019b8 <SDStorage_Init+0x2e0>)
 8001762:	2002      	movs	r0, #2
 8001764:	f003 ffa6 	bl	80056b4 <LOGGER_SendFormatted>
            }
            if (hsd1.ErrorCode & SDMMC_ERROR_DATA_CRC_FAIL) {
 8001768:	4b8e      	ldr	r3, [pc, #568]	@ (80019a4 <SDStorage_Init+0x2cc>)
 800176a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800176c:	f003 0302 	and.w	r3, r3, #2
 8001770:	2b00      	cmp	r3, #0
 8001772:	d005      	beq.n	8001780 <SDStorage_Init+0xa8>
                LOG_WARN("[SDStorage] CRC_FAIL detected - cache issue possible");
 8001774:	4991      	ldr	r1, [pc, #580]	@ (80019bc <SDStorage_Init+0x2e4>)
 8001776:	2002      	movs	r0, #2
 8001778:	f003 ff9c 	bl	80056b4 <LOGGER_SendFormatted>
                SCB_CleanInvalidateDCache();
 800177c:	f7ff fe58 	bl	8001430 <SCB_CleanInvalidateDCache>
            }
            
            // ÏóêÎü¨ ÏΩîÎìú ÌÅ¥Î¶¨Ïñ¥
            hsd1.ErrorCode = HAL_SD_ERROR_NONE;
 8001780:	4b88      	ldr	r3, [pc, #544]	@ (80019a4 <SDStorage_Init+0x2cc>)
 8001782:	2200      	movs	r2, #0
 8001784:	639a      	str	r2, [r3, #56]	@ 0x38
 8001786:	e00e      	b.n	80017a6 <SDStorage_Init+0xce>
        }
    } else {
        LOG_ERROR("[SDStorage] ‚ùå SD card failed to reach TRANSFER state (state: %d)", card_state);
 8001788:	697a      	ldr	r2, [r7, #20]
 800178a:	498d      	ldr	r1, [pc, #564]	@ (80019c0 <SDStorage_Init+0x2e8>)
 800178c:	2003      	movs	r0, #3
 800178e:	f003 ff91 	bl	80056b4 <LOGGER_SendFormatted>
        LOG_ERROR("[SDStorage] SDMMC ErrorCode: 0x%08X", hsd1.ErrorCode);
 8001792:	4b84      	ldr	r3, [pc, #528]	@ (80019a4 <SDStorage_Init+0x2cc>)
 8001794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001796:	461a      	mov	r2, r3
 8001798:	498a      	ldr	r1, [pc, #552]	@ (80019c4 <SDStorage_Init+0x2ec>)
 800179a:	2003      	movs	r0, #3
 800179c:	f003 ff8a 	bl	80056b4 <LOGGER_SendFormatted>
        return SDSTORAGE_ERROR;
 80017a0:	f04f 33ff 	mov.w	r3, #4294967295
 80017a4:	e1a9      	b.n	8001afa <SDStorage_Init+0x422>
    }
    
    DSTATUS disk_status = disk_initialize(0);
 80017a6:	2000      	movs	r0, #0
 80017a8:	f010 fe4c 	bl	8012444 <disk_initialize>
 80017ac:	4603      	mov	r3, r0
 80017ae:	71fb      	strb	r3, [r7, #7]
    LOG_INFO("[SDStorage] disk_initialize result: 0x%02X", disk_status);
 80017b0:	79fb      	ldrb	r3, [r7, #7]
 80017b2:	461a      	mov	r2, r3
 80017b4:	4984      	ldr	r1, [pc, #528]	@ (80019c8 <SDStorage_Init+0x2f0>)
 80017b6:	2001      	movs	r0, #1
 80017b8:	f003 ff7c 	bl	80056b4 <LOGGER_SendFormatted>
    
    // disk_initialize Ïã§Ìå® Ïãú Ï°∞Í∏∞ Ï¢ÖÎ£å (Î∏îÎ°úÌÇπ Î∞©ÏßÄ)
    if (disk_status != 0) {
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d00a      	beq.n	80017d8 <SDStorage_Init+0x100>
        LOG_ERROR("[SDStorage] disk_initialize failed - SD card not ready");
 80017c2:	4982      	ldr	r1, [pc, #520]	@ (80019cc <SDStorage_Init+0x2f4>)
 80017c4:	2003      	movs	r0, #3
 80017c6:	f003 ff75 	bl	80056b4 <LOGGER_SendFormatted>
        LOG_ERROR("[SDStorage] Possible causes: write-protected, bad card, or BSP/HAL conflict");
 80017ca:	4981      	ldr	r1, [pc, #516]	@ (80019d0 <SDStorage_Init+0x2f8>)
 80017cc:	2003      	movs	r0, #3
 80017ce:	f003 ff71 	bl	80056b4 <LOGGER_SendFormatted>
        return SDSTORAGE_ERROR;
 80017d2:	f04f 33ff 	mov.w	r3, #4294967295
 80017d6:	e190      	b.n	8001afa <SDStorage_Init+0x422>
    }
    
    // 2. ÌååÏùºÏãúÏä§ÌÖú ÎßàÏö¥Ìä∏ ÏãúÎèÑ (ÏßÄÏó∞ ÎßàÏö¥Ìä∏Î°ú Î≥ÄÍ≤Ω - Î∏îÎ°úÌÇπ Î∞©ÏßÄ)
    LOG_INFO("[SDStorage] Using deferred mount (flag=0) to avoid blocking...");
 80017d8:	497e      	ldr	r1, [pc, #504]	@ (80019d4 <SDStorage_Init+0x2fc>)
 80017da:	2001      	movs	r0, #1
 80017dc:	f003 ff6a 	bl	80056b4 <LOGGER_SendFormatted>
    
    // f_mount Ìò∏Ï∂ú Ï†ÑÏóê Ï∂©Î∂ÑÌïú ÏßÄÏó∞ (SD Ïπ¥Îìú ÏïàÏ†ïÌôî)
    #ifdef STM32F746xx
    LOG_INFO("[SDStorage] Waiting for SD card stabilization (500ms)...");
 80017e0:	497d      	ldr	r1, [pc, #500]	@ (80019d8 <SDStorage_Init+0x300>)
 80017e2:	2001      	movs	r0, #1
 80017e4:	f003 ff66 	bl	80056b4 <LOGGER_SendFormatted>
    HAL_Delay(500);
 80017e8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017ec:	f004 fe16 	bl	800641c <HAL_Delay>
    #endif
    
    // f_mount Î∏îÎ°úÌÇπ Î¨∏Ï†ú - ÏôÑÏ†Ñ Ïö∞Ìöå ÏãúÎèÑ
    LOG_WARN("[SDStorage] f_mount consistently blocks despite all fixes");
 80017f0:	497a      	ldr	r1, [pc, #488]	@ (80019dc <SDStorage_Init+0x304>)
 80017f2:	2002      	movs	r0, #2
 80017f4:	f003 ff5e 	bl	80056b4 <LOGGER_SendFormatted>
    LOG_INFO("[SDStorage] Attempting direct file operations without f_mount...");
 80017f8:	4979      	ldr	r1, [pc, #484]	@ (80019e0 <SDStorage_Init+0x308>)
 80017fa:	2001      	movs	r0, #1
 80017fc:	f003 ff5a 	bl	80056b4 <LOGGER_SendFormatted>
    LOG_INFO("[SDStorage] Some FatFs implementations support auto-mount on first file access");
 8001800:	4978      	ldr	r1, [pc, #480]	@ (80019e4 <SDStorage_Init+0x30c>)
 8001802:	2001      	movs	r0, #1
 8001804:	f003 ff56 	bl	80056b4 <LOGGER_SendFormatted>
    
    // f_mount Ïó¨Îü¨ Î≤à Ïû¨ÏãúÎèÑ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Ìå®ÌÑ¥)
    LOG_INFO("[SDStorage] Attempting f_mount with retry logic...");
 8001808:	4977      	ldr	r1, [pc, #476]	@ (80019e8 <SDStorage_Init+0x310>)
 800180a:	2001      	movs	r0, #1
 800180c:	f003 ff52 	bl	80056b4 <LOGGER_SendFormatted>
    FRESULT mount_result = FR_DISK_ERR;  // Ï¥àÍ∏∞Í∞í
 8001810:	2301      	movs	r3, #1
 8001812:	73fb      	strb	r3, [r7, #15]
    
    for (int retry = 0; retry < 3; retry++) {
 8001814:	2300      	movs	r3, #0
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	e035      	b.n	8001886 <SDStorage_Init+0x1ae>
        LOG_INFO("[SDStorage] f_mount attempt %d/3...", retry + 1);
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	3301      	adds	r3, #1
 800181e:	461a      	mov	r2, r3
 8001820:	4972      	ldr	r1, [pc, #456]	@ (80019ec <SDStorage_Init+0x314>)
 8001822:	2001      	movs	r0, #1
 8001824:	f003 ff46 	bl	80056b4 <LOGGER_SendFormatted>
        mount_result = f_mount(&SDFatFS, SDPath, 1);  // Ï¶âÏãú ÎßàÏö¥Ìä∏
 8001828:	2201      	movs	r2, #1
 800182a:	4971      	ldr	r1, [pc, #452]	@ (80019f0 <SDStorage_Init+0x318>)
 800182c:	4871      	ldr	r0, [pc, #452]	@ (80019f4 <SDStorage_Init+0x31c>)
 800182e:	f012 f9b9 	bl	8013ba4 <f_mount>
 8001832:	4603      	mov	r3, r0
 8001834:	73fb      	strb	r3, [r7, #15]
        LOG_INFO("[SDStorage] f_mount result: %d", mount_result);
 8001836:	7bfb      	ldrb	r3, [r7, #15]
 8001838:	461a      	mov	r2, r3
 800183a:	496f      	ldr	r1, [pc, #444]	@ (80019f8 <SDStorage_Init+0x320>)
 800183c:	2001      	movs	r0, #1
 800183e:	f003 ff39 	bl	80056b4 <LOGGER_SendFormatted>
        
        if (mount_result == FR_OK) {
 8001842:	7bfb      	ldrb	r3, [r7, #15]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d107      	bne.n	8001858 <SDStorage_Init+0x180>
            LOG_INFO("[SDStorage] ‚úÖ f_mount successful on attempt %d", retry + 1);
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	3301      	adds	r3, #1
 800184c:	461a      	mov	r2, r3
 800184e:	496b      	ldr	r1, [pc, #428]	@ (80019fc <SDStorage_Init+0x324>)
 8001850:	2001      	movs	r0, #1
 8001852:	f003 ff2f 	bl	80056b4 <LOGGER_SendFormatted>
            break;
 8001856:	e019      	b.n	800188c <SDStorage_Init+0x1b4>
        } else {
            LOG_WARN("[SDStorage] f_mount failed on attempt %d, retrying in 1000ms...", retry + 1);
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	3301      	adds	r3, #1
 800185c:	461a      	mov	r2, r3
 800185e:	4968      	ldr	r1, [pc, #416]	@ (8001a00 <SDStorage_Init+0x328>)
 8001860:	2002      	movs	r0, #2
 8001862:	f003 ff27 	bl	80056b4 <LOGGER_SendFormatted>
            if (retry < 2) {  // ÎßàÏßÄÎßâ ÏãúÎèÑÍ∞Ä ÏïÑÎãàÎ©¥ ÎåÄÍ∏∞
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	2b01      	cmp	r3, #1
 800186a:	dc09      	bgt.n	8001880 <SDStorage_Init+0x1a8>
                // STM32F7 D-Cache ÌÅ¥Î¶¨Ïñ¥ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Ìå®ÌÑ¥)
                LOG_INFO("[SDStorage] Clearing D-Cache for STM32F7 compatibility...");
 800186c:	4965      	ldr	r1, [pc, #404]	@ (8001a04 <SDStorage_Init+0x32c>)
 800186e:	2001      	movs	r0, #1
 8001870:	f003 ff20 	bl	80056b4 <LOGGER_SendFormatted>
                SCB_CleanInvalidateDCache();
 8001874:	f7ff fddc 	bl	8001430 <SCB_CleanInvalidateDCache>
                HAL_Delay(1000);
 8001878:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800187c:	f004 fdce 	bl	800641c <HAL_Delay>
    for (int retry = 0; retry < 3; retry++) {
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	3301      	adds	r3, #1
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	2b02      	cmp	r3, #2
 800188a:	ddc6      	ble.n	800181a <SDStorage_Init+0x142>
            }
        }
    }
    
    // Ï¶âÏãú ÎßàÏö¥Ìä∏ ÏÑ±Í≥µ Ïãú Ïì∞Í∏∞ Ï§ÄÎπÑ ÏôÑÎ£å
    if (mount_result == FR_OK) {
 800188c:	7bfb      	ldrb	r3, [r7, #15]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d103      	bne.n	800189a <SDStorage_Init+0x1c2>
        LOG_INFO("[SDStorage] Immediate mount successful - SD ready for write operations");
 8001892:	495d      	ldr	r1, [pc, #372]	@ (8001a08 <SDStorage_Init+0x330>)
 8001894:	2001      	movs	r0, #1
 8001896:	f003 ff0d 	bl	80056b4 <LOGGER_SendFormatted>
    }
    
    if (mount_result != FR_OK) {
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	2b00      	cmp	r3, #0
 800189e:	f000 80f8 	beq.w	8001a92 <SDStorage_Init+0x3ba>
        LOG_WARN("[SDStorage] f_mount failed with result: %d", mount_result);
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
 80018a4:	461a      	mov	r2, r3
 80018a6:	4959      	ldr	r1, [pc, #356]	@ (8001a0c <SDStorage_Init+0x334>)
 80018a8:	2002      	movs	r0, #2
 80018aa:	f003 ff03 	bl	80056b4 <LOGGER_SendFormatted>
        
        // SD Ïπ¥ÎìúÍ∞Ä Ïù¥ÎØ∏ Ìè¨Îß∑ÎêòÏñ¥ ÏûàÎã§Î©¥ f_mkfs ÏãúÎèÑÌïòÏßÄ ÏïäÍ≥† Îã§Î•∏ Ï†ëÍ∑ºÎ≤ï ÏÇ¨Ïö©
        if (mount_result == FR_DISK_ERR) {
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d12f      	bne.n	8001914 <SDStorage_Init+0x23c>
            LOG_WARN("[SDStorage] FR_DISK_ERR detected - SD card may be formatted but incompatible");
 80018b4:	4956      	ldr	r1, [pc, #344]	@ (8001a10 <SDStorage_Init+0x338>)
 80018b6:	2002      	movs	r0, #2
 80018b8:	f003 fefc 	bl	80056b4 <LOGGER_SendFormatted>
            LOG_INFO("[SDStorage] Skipping f_mkfs since SD card is already FAT32 formatted");
 80018bc:	4955      	ldr	r1, [pc, #340]	@ (8001a14 <SDStorage_Init+0x33c>)
 80018be:	2001      	movs	r0, #1
 80018c0:	f003 fef8 	bl	80056b4 <LOGGER_SendFormatted>
            LOG_INFO("[SDStorage] Trying alternative mount approach...");
 80018c4:	4954      	ldr	r1, [pc, #336]	@ (8001a18 <SDStorage_Init+0x340>)
 80018c6:	2001      	movs	r0, #1
 80018c8:	f003 fef4 	bl	80056b4 <LOGGER_SendFormatted>
            
            // Îã§Î•∏ ÎßàÏö¥Ìä∏ Î∞©Ïãù ÏãúÎèÑ (ÏßÄÏó∞ ÎßàÏö¥Ìä∏)
            LOG_INFO("[SDStorage] Attempting deferred mount (flag=0)...");
 80018cc:	4953      	ldr	r1, [pc, #332]	@ (8001a1c <SDStorage_Init+0x344>)
 80018ce:	2001      	movs	r0, #1
 80018d0:	f003 fef0 	bl	80056b4 <LOGGER_SendFormatted>
            mount_result = f_mount(&SDFatFS, SDPath, 0);
 80018d4:	2200      	movs	r2, #0
 80018d6:	4946      	ldr	r1, [pc, #280]	@ (80019f0 <SDStorage_Init+0x318>)
 80018d8:	4846      	ldr	r0, [pc, #280]	@ (80019f4 <SDStorage_Init+0x31c>)
 80018da:	f012 f963 	bl	8013ba4 <f_mount>
 80018de:	4603      	mov	r3, r0
 80018e0:	73fb      	strb	r3, [r7, #15]
            LOG_INFO("[SDStorage] Deferred mount result: %d", mount_result);
 80018e2:	7bfb      	ldrb	r3, [r7, #15]
 80018e4:	461a      	mov	r2, r3
 80018e6:	494e      	ldr	r1, [pc, #312]	@ (8001a20 <SDStorage_Init+0x348>)
 80018e8:	2001      	movs	r0, #1
 80018ea:	f003 fee3 	bl	80056b4 <LOGGER_SendFormatted>
            
            if (mount_result == FR_OK) {
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d104      	bne.n	80018fe <SDStorage_Init+0x226>
                LOG_INFO("[SDStorage] Deferred mount successful!");
 80018f4:	494b      	ldr	r1, [pc, #300]	@ (8001a24 <SDStorage_Init+0x34c>)
 80018f6:	2001      	movs	r0, #1
 80018f8:	f003 fedc 	bl	80056b4 <LOGGER_SendFormatted>
 80018fc:	e0c9      	b.n	8001a92 <SDStorage_Init+0x3ba>
            } else {
                LOG_ERROR("[SDStorage] Both immediate and deferred mount failed");
 80018fe:	494a      	ldr	r1, [pc, #296]	@ (8001a28 <SDStorage_Init+0x350>)
 8001900:	2003      	movs	r0, #3
 8001902:	f003 fed7 	bl	80056b4 <LOGGER_SendFormatted>
                LOG_ERROR("[SDStorage] SD card may have hardware compatibility issues");
 8001906:	4949      	ldr	r1, [pc, #292]	@ (8001a2c <SDStorage_Init+0x354>)
 8001908:	2003      	movs	r0, #3
 800190a:	f003 fed3 	bl	80056b4 <LOGGER_SendFormatted>
                return SDSTORAGE_ERROR;
 800190e:	f04f 33ff 	mov.w	r3, #4294967295
 8001912:	e0f2      	b.n	8001afa <SDStorage_Init+0x422>
            }
        }
        else if (mount_result == FR_NOT_READY || mount_result == FR_NO_FILESYSTEM) {
 8001914:	7bfb      	ldrb	r3, [r7, #15]
 8001916:	2b03      	cmp	r3, #3
 8001918:	d003      	beq.n	8001922 <SDStorage_Init+0x24a>
 800191a:	7bfb      	ldrb	r3, [r7, #15]
 800191c:	2b0d      	cmp	r3, #13
 800191e:	f040 80ae 	bne.w	8001a7e <SDStorage_Init+0x3a6>
            // ÏûëÏóÖ Î≤ÑÌçº Ìï†Îãπ (Ï†ÑÏó≠ ÎòêÎäî Ïä§ÌÉù)
            static BYTE work[_MAX_SS];
            
            // Ïã§Ï†ú f_mkfs ÏãúÎèÑ
            LOG_INFO("[SDStorage] Attempting to create filesystem with f_mkfs...");
 8001922:	4943      	ldr	r1, [pc, #268]	@ (8001a30 <SDStorage_Init+0x358>)
 8001924:	2001      	movs	r0, #1
 8001926:	f003 fec5 	bl	80056b4 <LOGGER_SendFormatted>
            FRESULT mkfs_result = f_mkfs(SDPath, FM_ANY, 0, work, sizeof(work));
 800192a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	4b40      	ldr	r3, [pc, #256]	@ (8001a34 <SDStorage_Init+0x35c>)
 8001932:	2200      	movs	r2, #0
 8001934:	2107      	movs	r1, #7
 8001936:	482e      	ldr	r0, [pc, #184]	@ (80019f0 <SDStorage_Init+0x318>)
 8001938:	f012 fe1e 	bl	8014578 <f_mkfs>
 800193c:	4603      	mov	r3, r0
 800193e:	71bb      	strb	r3, [r7, #6]
            LOG_INFO("[SDStorage] f_mkfs(FM_ANY) result: %d", mkfs_result);
 8001940:	79bb      	ldrb	r3, [r7, #6]
 8001942:	461a      	mov	r2, r3
 8001944:	493c      	ldr	r1, [pc, #240]	@ (8001a38 <SDStorage_Init+0x360>)
 8001946:	2001      	movs	r0, #1
 8001948:	f003 feb4 	bl	80056b4 <LOGGER_SendFormatted>
            
            if (mkfs_result != FR_OK) {
 800194c:	79bb      	ldrb	r3, [r7, #6]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d07c      	beq.n	8001a4c <SDStorage_Init+0x374>
                // FAT32Î°ú Îã§Ïãú ÏãúÎèÑ
                LOG_INFO("[SDStorage] Retrying with explicit FAT32 format...");
 8001952:	493a      	ldr	r1, [pc, #232]	@ (8001a3c <SDStorage_Init+0x364>)
 8001954:	2001      	movs	r0, #1
 8001956:	f003 fead 	bl	80056b4 <LOGGER_SendFormatted>
                mkfs_result = f_mkfs(SDPath, FM_FAT32, 4096, work, sizeof(work));
 800195a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800195e:	9300      	str	r3, [sp, #0]
 8001960:	4b34      	ldr	r3, [pc, #208]	@ (8001a34 <SDStorage_Init+0x35c>)
 8001962:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001966:	2102      	movs	r1, #2
 8001968:	4821      	ldr	r0, [pc, #132]	@ (80019f0 <SDStorage_Init+0x318>)
 800196a:	f012 fe05 	bl	8014578 <f_mkfs>
 800196e:	4603      	mov	r3, r0
 8001970:	71bb      	strb	r3, [r7, #6]
                LOG_INFO("[SDStorage] f_mkfs(FM_FAT32) result: %d", mkfs_result);
 8001972:	79bb      	ldrb	r3, [r7, #6]
 8001974:	461a      	mov	r2, r3
 8001976:	4932      	ldr	r1, [pc, #200]	@ (8001a40 <SDStorage_Init+0x368>)
 8001978:	2001      	movs	r0, #1
 800197a:	f003 fe9b 	bl	80056b4 <LOGGER_SendFormatted>
                
                if (mkfs_result != FR_OK) {
 800197e:	79bb      	ldrb	r3, [r7, #6]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d063      	beq.n	8001a4c <SDStorage_Init+0x374>
                    LOG_ERROR("[SDStorage] File system creation failed: %d", mkfs_result);
 8001984:	79bb      	ldrb	r3, [r7, #6]
 8001986:	461a      	mov	r2, r3
 8001988:	492e      	ldr	r1, [pc, #184]	@ (8001a44 <SDStorage_Init+0x36c>)
 800198a:	2003      	movs	r0, #3
 800198c:	f003 fe92 	bl	80056b4 <LOGGER_SendFormatted>
                    LOG_ERROR("[SDStorage] Possible SD card hardware issue - try different card");
 8001990:	492d      	ldr	r1, [pc, #180]	@ (8001a48 <SDStorage_Init+0x370>)
 8001992:	2003      	movs	r0, #3
 8001994:	f003 fe8e 	bl	80056b4 <LOGGER_SendFormatted>
                    return SDSTORAGE_ERROR;
 8001998:	f04f 33ff 	mov.w	r3, #4294967295
 800199c:	e0ad      	b.n	8001afa <SDStorage_Init+0x422>
 800199e:	bf00      	nop
 80019a0:	0801a214 	.word	0x0801a214
 80019a4:	20000ebc 	.word	0x20000ebc
 80019a8:	0801a244 	.word	0x0801a244
 80019ac:	0801a26c 	.word	0x0801a26c
 80019b0:	0801a2ac 	.word	0x0801a2ac
 80019b4:	0801a2e8 	.word	0x0801a2e8
 80019b8:	0801a318 	.word	0x0801a318
 80019bc:	0801a354 	.word	0x0801a354
 80019c0:	0801a38c 	.word	0x0801a38c
 80019c4:	0801a3d0 	.word	0x0801a3d0
 80019c8:	0801a3f4 	.word	0x0801a3f4
 80019cc:	0801a420 	.word	0x0801a420
 80019d0:	0801a458 	.word	0x0801a458
 80019d4:	0801a4a4 	.word	0x0801a4a4
 80019d8:	0801a4e4 	.word	0x0801a4e4
 80019dc:	0801a520 	.word	0x0801a520
 80019e0:	0801a55c 	.word	0x0801a55c
 80019e4:	0801a5a0 	.word	0x0801a5a0
 80019e8:	0801a5f0 	.word	0x0801a5f0
 80019ec:	0801a624 	.word	0x0801a624
 80019f0:	20001800 	.word	0x20001800
 80019f4:	20001804 	.word	0x20001804
 80019f8:	0801a648 	.word	0x0801a648
 80019fc:	0801a668 	.word	0x0801a668
 8001a00:	0801a69c 	.word	0x0801a69c
 8001a04:	0801a6dc 	.word	0x0801a6dc
 8001a08:	0801a718 	.word	0x0801a718
 8001a0c:	0801a760 	.word	0x0801a760
 8001a10:	0801a78c 	.word	0x0801a78c
 8001a14:	0801a7dc 	.word	0x0801a7dc
 8001a18:	0801a824 	.word	0x0801a824
 8001a1c:	0801a858 	.word	0x0801a858
 8001a20:	0801a88c 	.word	0x0801a88c
 8001a24:	0801a8b4 	.word	0x0801a8b4
 8001a28:	0801a8dc 	.word	0x0801a8dc
 8001a2c:	0801a914 	.word	0x0801a914
 8001a30:	0801a950 	.word	0x0801a950
 8001a34:	200005bc 	.word	0x200005bc
 8001a38:	0801a98c 	.word	0x0801a98c
 8001a3c:	0801a9b4 	.word	0x0801a9b4
 8001a40:	0801a9e8 	.word	0x0801a9e8
 8001a44:	0801aa10 	.word	0x0801aa10
 8001a48:	0801aa3c 	.word	0x0801aa3c
                }
            }
            
            // ÌååÏùºÏãúÏä§ÌÖú ÏÉùÏÑ± ÌõÑ Ïû¨ÎßàÏö¥Ìä∏ ÏãúÎèÑ
            mount_result = f_mount(&SDFatFS, SDPath, 1);
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	492d      	ldr	r1, [pc, #180]	@ (8001b04 <SDStorage_Init+0x42c>)
 8001a50:	482d      	ldr	r0, [pc, #180]	@ (8001b08 <SDStorage_Init+0x430>)
 8001a52:	f012 f8a7 	bl	8013ba4 <f_mount>
 8001a56:	4603      	mov	r3, r0
 8001a58:	73fb      	strb	r3, [r7, #15]
            LOG_INFO("[SDStorage] Re-mount after mkfs result: %d", mount_result);
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	492b      	ldr	r1, [pc, #172]	@ (8001b0c <SDStorage_Init+0x434>)
 8001a60:	2001      	movs	r0, #1
 8001a62:	f003 fe27 	bl	80056b4 <LOGGER_SendFormatted>
            
            if (mount_result != FR_OK) {
 8001a66:	7bfb      	ldrb	r3, [r7, #15]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d011      	beq.n	8001a90 <SDStorage_Init+0x3b8>
                LOG_ERROR("[SDStorage] Re-mount failed after mkfs: %d", mount_result);
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
 8001a6e:	461a      	mov	r2, r3
 8001a70:	4927      	ldr	r1, [pc, #156]	@ (8001b10 <SDStorage_Init+0x438>)
 8001a72:	2003      	movs	r0, #3
 8001a74:	f003 fe1e 	bl	80056b4 <LOGGER_SendFormatted>
                return SDSTORAGE_ERROR;
 8001a78:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7c:	e03d      	b.n	8001afa <SDStorage_Init+0x422>
            }
        } else {
            LOG_ERROR("[SDStorage] Mount failed with unrecoverable error: %d", mount_result);
 8001a7e:	7bfb      	ldrb	r3, [r7, #15]
 8001a80:	461a      	mov	r2, r3
 8001a82:	4924      	ldr	r1, [pc, #144]	@ (8001b14 <SDStorage_Init+0x43c>)
 8001a84:	2003      	movs	r0, #3
 8001a86:	f003 fe15 	bl	80056b4 <LOGGER_SendFormatted>
            return SDSTORAGE_ERROR;
 8001a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8e:	e034      	b.n	8001afa <SDStorage_Init+0x422>
        else if (mount_result == FR_NOT_READY || mount_result == FR_NO_FILESYSTEM) {
 8001a90:	bf00      	nop
        }
    }
    
    LOG_INFO("[SDStorage] File system mount successful");
 8001a92:	4921      	ldr	r1, [pc, #132]	@ (8001b18 <SDStorage_Init+0x440>)
 8001a94:	2001      	movs	r0, #1
 8001a96:	f003 fe0d 	bl	80056b4 <LOGGER_SendFormatted>
#endif

    // FatFs ÎßàÏö¥Ìä∏ ÏÑ±Í≥µ ÌôïÏù∏Îê®
    
    // ÎîîÎ†âÌÜ†Î¶¨ ÏÉùÏÑ± ÏãúÎèÑ
    LOG_INFO("[SDStorage] Creating log directory...");
 8001a9a:	4920      	ldr	r1, [pc, #128]	@ (8001b1c <SDStorage_Init+0x444>)
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	f003 fe09 	bl	80056b4 <LOGGER_SendFormatted>
    int dir_result = _create_log_directory();
 8001aa2:	f000 f9e5 	bl	8001e70 <_create_log_directory>
 8001aa6:	6038      	str	r0, [r7, #0]
    g_directory_available = (dir_result == SDSTORAGE_OK);
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	bf0c      	ite	eq
 8001aae:	2301      	moveq	r3, #1
 8001ab0:	2300      	movne	r3, #0
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <SDStorage_Init+0x448>)
 8001ab6:	701a      	strb	r2, [r3, #0]
    
    g_sd_ready = true;
 8001ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b24 <SDStorage_Init+0x44c>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	701a      	strb	r2, [r3, #0]
    
    // Í∏∞Ï°¥ Î°úÍ∑∏ ÌååÏùºÎ™ÖÏù¥ ÏûàÏúºÎ©¥ Î≥¥Ï°¥, ÌÅ¨Í∏∞Îäî Î¶¨ÏÖãÌïòÏßÄ ÏïäÏùå
    if (strlen(g_current_log_file) > 0) {
 8001abe:	4b1a      	ldr	r3, [pc, #104]	@ (8001b28 <SDStorage_Init+0x450>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d007      	beq.n	8001ad6 <SDStorage_Init+0x3fe>
        LOG_INFO("[SDStorage] Preserving existing log file: %s (size: %d bytes)", 
 8001ac6:	4b19      	ldr	r3, [pc, #100]	@ (8001b2c <SDStorage_Init+0x454>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a17      	ldr	r2, [pc, #92]	@ (8001b28 <SDStorage_Init+0x450>)
 8001acc:	4918      	ldr	r1, [pc, #96]	@ (8001b30 <SDStorage_Init+0x458>)
 8001ace:	2001      	movs	r0, #1
 8001ad0:	f003 fdf0 	bl	80056b4 <LOGGER_SendFormatted>
 8001ad4:	e00c      	b.n	8001af0 <SDStorage_Init+0x418>
                 g_current_log_file, g_current_log_size);
    } else {
        // Ï≤´ Ï¥àÍ∏∞ÌôîÏù∏ Í≤ΩÏö∞ÏóêÎßå ÌÅ¨Í∏∞ÏôÄ ÌååÏùºÎ™Ö Ï¥àÍ∏∞Ìôî
        g_current_log_size = 0;
 8001ad6:	4b15      	ldr	r3, [pc, #84]	@ (8001b2c <SDStorage_Init+0x454>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
        memset(g_current_log_file, 0, sizeof(g_current_log_file));
 8001adc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	4811      	ldr	r0, [pc, #68]	@ (8001b28 <SDStorage_Init+0x450>)
 8001ae4:	f016 f896 	bl	8017c14 <memset>
        LOG_INFO("[SDStorage] First initialization - log file will be created on first write");
 8001ae8:	4912      	ldr	r1, [pc, #72]	@ (8001b34 <SDStorage_Init+0x45c>)
 8001aea:	2001      	movs	r0, #1
 8001aec:	f003 fde2 	bl	80056b4 <LOGGER_SendFormatted>
    }
    
    LOG_INFO("[SDStorage] Initialization completed successfully");
 8001af0:	4911      	ldr	r1, [pc, #68]	@ (8001b38 <SDStorage_Init+0x460>)
 8001af2:	2001      	movs	r0, #1
 8001af4:	f003 fdde 	bl	80056b4 <LOGGER_SendFormatted>
    return SDSTORAGE_OK;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20001800 	.word	0x20001800
 8001b08:	20001804 	.word	0x20001804
 8001b0c:	0801aa80 	.word	0x0801aa80
 8001b10:	0801aaac 	.word	0x0801aaac
 8001b14:	0801aad8 	.word	0x0801aad8
 8001b18:	0801ab10 	.word	0x0801ab10
 8001b1c:	0801ab3c 	.word	0x0801ab3c
 8001b20:	20000384 	.word	0x20000384
 8001b24:	2000027d 	.word	0x2000027d
 8001b28:	20000280 	.word	0x20000280
 8001b2c:	20000380 	.word	0x20000380
 8001b30:	0801ab64 	.word	0x0801ab64
 8001b34:	0801aba4 	.word	0x0801aba4
 8001b38:	0801abf0 	.word	0x0801abf0

08001b3c <SDStorage_WriteLog>:

int SDStorage_WriteLog(const void* data, size_t size)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	f5ad 6d83 	sub.w	sp, sp, #1048	@ 0x418
 8001b42:	af02      	add	r7, sp, #8
 8001b44:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001b48:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8001b4c:	6018      	str	r0, [r3, #0]
 8001b4e:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001b52:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001b56:	6019      	str	r1, [r3, #0]
    if (!g_sd_ready) {
 8001b58:	4b63      	ldr	r3, [pc, #396]	@ (8001ce8 <SDStorage_WriteLog+0x1ac>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	f083 0301 	eor.w	r3, r3, #1
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d002      	beq.n	8001b6c <SDStorage_WriteLog+0x30>
        return SDSTORAGE_NOT_READY;
 8001b66:	f06f 0301 	mvn.w	r3, #1
 8001b6a:	e0b8      	b.n	8001cde <SDStorage_WriteLog+0x1a2>
    }
    
    if (data == NULL || size == 0) {
 8001b6c:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001b70:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d006      	beq.n	8001b88 <SDStorage_WriteLog+0x4c>
 8001b7a:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001b7e:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d102      	bne.n	8001b8e <SDStorage_WriteLog+0x52>
        return SDSTORAGE_INVALID_PARAM;
 8001b88:	f06f 0304 	mvn.w	r3, #4
 8001b8c:	e0a7      	b.n	8001cde <SDStorage_WriteLog+0x1a2>
    }
    
    // ÏÉà Î°úÍ∑∏ ÌååÏùºÏù¥ ÌïÑÏöîÌïú Í≤ΩÏö∞ ÏÉùÏÑ± (ÌååÏùº ÌÅ¨Í∏∞ Ï≤¥ÌÅ¨Îäî ÏùºÎã® ÏÉùÎûµ)
    if (strlen(g_current_log_file) == 0) {
 8001b8e:	4b57      	ldr	r3, [pc, #348]	@ (8001cec <SDStorage_WriteLog+0x1b0>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d107      	bne.n	8001ba6 <SDStorage_WriteLog+0x6a>
        if (SDStorage_CreateNewLogFile() != SDSTORAGE_OK) {
 8001b96:	f000 f8c5 	bl	8001d24 <SDStorage_CreateNewLogFile>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <SDStorage_WriteLog+0x6a>
            return SDSTORAGE_FILE_ERROR;
 8001ba0:	f06f 0302 	mvn.w	r3, #2
 8001ba4:	e09b      	b.n	8001cde <SDStorage_WriteLog+0x1a2>
        }
    }

#ifdef STM32F746xx
    // ÏÉàÎ°úÏö¥ Î∞©Ïãù: ÏßÄÏÜçÏ†Å ÌååÏùº Ìï∏Îì§ ÏÇ¨Ïö© (Ìïú Î≤à Ïó¥Ïñ¥ÎëêÍ≥† Í≥ÑÏÜç Ïì∞Í∏∞)
    _ensure_persistent_file_open();
 8001ba6:	f7ff fd29 	bl	80015fc <_ensure_persistent_file_open>
    
    if (!g_file_is_open) {
 8001baa:	4b51      	ldr	r3, [pc, #324]	@ (8001cf0 <SDStorage_WriteLog+0x1b4>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	f083 0301 	eor.w	r3, r3, #1
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d006      	beq.n	8001bc6 <SDStorage_WriteLog+0x8a>
        LOG_ERROR("[SDStorage] Cannot open persistent file");
 8001bb8:	494e      	ldr	r1, [pc, #312]	@ (8001cf4 <SDStorage_WriteLog+0x1b8>)
 8001bba:	2003      	movs	r0, #3
 8001bbc:	f003 fd7a 	bl	80056b4 <LOGGER_SendFormatted>
        return SDSTORAGE_FILE_ERROR;
 8001bc0:	f06f 0302 	mvn.w	r3, #2
 8001bc4:	e08b      	b.n	8001cde <SDStorage_WriteLog+0x1a2>
    }
    
    // Îç∞Ïù¥ÌÑ∞ + Ï§ÑÎ∞îÍøà Ï∂îÍ∞ÄÌïòÏó¨ Ïì∞Í∏∞
    char write_buffer[1024];  // Ï∂©Î∂ÑÌïú Î≤ÑÌçº ÌÅ¨Í∏∞
    if (size + 2 < sizeof(write_buffer)) {
 8001bc6:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001bca:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	3302      	adds	r3, #2
 8001bd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bd6:	d277      	bcs.n	8001cc8 <SDStorage_WriteLog+0x18c>
        // ÏõêÎ≥∏ Îç∞Ïù¥ÌÑ∞ Î≥µÏÇ¨
        memcpy(write_buffer, data, size);
 8001bd8:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001bdc:	f5a3 6282 	sub.w	r2, r3, #1040	@ 0x410
 8001be0:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001be4:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8001be8:	f107 000c 	add.w	r0, r7, #12
 8001bec:	6812      	ldr	r2, [r2, #0]
 8001bee:	6819      	ldr	r1, [r3, #0]
 8001bf0:	f016 f8d1 	bl	8017d96 <memcpy>
        // Ï§ÑÎ∞îÍøà Ï∂îÍ∞Ä
        write_buffer[size] = '\r';
 8001bf4:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001bf8:	f2a3 4204 	subw	r2, r3, #1028	@ 0x404
 8001bfc:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c00:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4413      	add	r3, r2
 8001c08:	220d      	movs	r2, #13
 8001c0a:	701a      	strb	r2, [r3, #0]
        write_buffer[size + 1] = '\n';
 8001c0c:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c10:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	3301      	adds	r3, #1
 8001c18:	f507 6282 	add.w	r2, r7, #1040	@ 0x410
 8001c1c:	f2a2 4204 	subw	r2, r2, #1028	@ 0x404
 8001c20:	210a      	movs	r1, #10
 8001c22:	54d1      	strb	r1, [r2, r3]
        
        // ÌååÏùºÏóê Ïì∞Í∏∞ (ÌååÏùºÏùÄ Ïù¥ÎØ∏ Ïó¥Î†§ÏûàÏùå)
        UINT bytes_written;
        FRESULT write_result = f_write(&g_persistent_log_file, write_buffer, size + 2, &bytes_written);
 8001c24:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c28:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	1c9a      	adds	r2, r3, #2
 8001c30:	f107 0308 	add.w	r3, r7, #8
 8001c34:	f107 010c 	add.w	r1, r7, #12
 8001c38:	482f      	ldr	r0, [pc, #188]	@ (8001cf8 <SDStorage_WriteLog+0x1bc>)
 8001c3a:	f012 f982 	bl	8013f42 <f_write>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	f887 340f 	strb.w	r3, [r7, #1039]	@ 0x40f
        
        if (write_result == FR_OK && bytes_written == size + 2) {
 8001c44:	f897 340f 	ldrb.w	r3, [r7, #1039]	@ 0x40f
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d125      	bne.n	8001c98 <SDStorage_WriteLog+0x15c>
 8001c4c:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c50:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	1c9a      	adds	r2, r3, #2
 8001c58:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c5c:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d118      	bne.n	8001c98 <SDStorage_WriteLog+0x15c>
            // Ï¶âÏãú ÎèôÍ∏∞Ìôî (ÌååÏùºÏùÄ Ïó¥Î¶∞ ÏÉÅÌÉúÎ°ú Ïú†ÏßÄ)
            f_sync(&g_persistent_log_file);
 8001c66:	4824      	ldr	r0, [pc, #144]	@ (8001cf8 <SDStorage_WriteLog+0x1bc>)
 8001c68:	f012 fae0 	bl	801422c <f_sync>
            g_current_log_size += bytes_written;
 8001c6c:	4b23      	ldr	r3, [pc, #140]	@ (8001cfc <SDStorage_WriteLog+0x1c0>)
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c74:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	4a1f      	ldr	r2, [pc, #124]	@ (8001cfc <SDStorage_WriteLog+0x1c0>)
 8001c7e:	6013      	str	r3, [r2, #0]
            LOG_DEBUG("[SDStorage] Persistent write successful: %d bytes", bytes_written);
 8001c80:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001c84:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	491c      	ldr	r1, [pc, #112]	@ (8001d00 <SDStorage_WriteLog+0x1c4>)
 8001c8e:	2000      	movs	r0, #0
 8001c90:	f003 fd10 	bl	80056b4 <LOGGER_SendFormatted>
            return SDSTORAGE_OK;
 8001c94:	2300      	movs	r3, #0
 8001c96:	e022      	b.n	8001cde <SDStorage_WriteLog+0x1a2>
        } else {
            LOG_ERROR("[SDStorage] Persistent write failed: %d, written: %d/%d", write_result, bytes_written, size + 2);
 8001c98:	f897 240f 	ldrb.w	r2, [r7, #1039]	@ 0x40f
 8001c9c:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001ca0:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8001ca4:	6819      	ldr	r1, [r3, #0]
 8001ca6:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001caa:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	3302      	adds	r3, #2
 8001cb2:	9300      	str	r3, [sp, #0]
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	4913      	ldr	r1, [pc, #76]	@ (8001d04 <SDStorage_WriteLog+0x1c8>)
 8001cb8:	2003      	movs	r0, #3
 8001cba:	f003 fcfb 	bl	80056b4 <LOGGER_SendFormatted>
            // Ïì∞Í∏∞ Ïã§Ìå® Ïãú ÌååÏùº Îã§Ïãú Ïó¥Í∏∞ ÏãúÎèÑ
            _close_persistent_file();
 8001cbe:	f7ff fcef 	bl	80016a0 <_close_persistent_file>
            return SDSTORAGE_FILE_ERROR;
 8001cc2:	f06f 0302 	mvn.w	r3, #2
 8001cc6:	e00a      	b.n	8001cde <SDStorage_WriteLog+0x1a2>
        }
    } else {
        LOG_ERROR("[SDStorage] Data too large for write buffer: %d bytes", size);
 8001cc8:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001ccc:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	490d      	ldr	r1, [pc, #52]	@ (8001d08 <SDStorage_WriteLog+0x1cc>)
 8001cd4:	2003      	movs	r0, #3
 8001cd6:	f003 fced 	bl	80056b4 <LOGGER_SendFormatted>
        return SDSTORAGE_INVALID_PARAM;
 8001cda:	f06f 0304 	mvn.w	r3, #4
    // Ïã§Ï†ú ÌååÏùº Ïì∞Í∏∞ ÏóÜÏù¥ ÏÑ±Í≥µÏúºÎ°ú Ï≤òÎ¶¨
#endif

    g_current_log_size += size;
    return SDSTORAGE_OK;
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f507 6782 	add.w	r7, r7, #1040	@ 0x410
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	2000027d 	.word	0x2000027d
 8001cec:	20000280 	.word	0x20000280
 8001cf0:	200005b4 	.word	0x200005b4
 8001cf4:	0801ac24 	.word	0x0801ac24
 8001cf8:	20000388 	.word	0x20000388
 8001cfc:	20000380 	.word	0x20000380
 8001d00:	0801ac4c 	.word	0x0801ac4c
 8001d04:	0801ac80 	.word	0x0801ac80
 8001d08:	0801acb8 	.word	0x0801acb8

08001d0c <SDStorage_IsReady>:

bool SDStorage_IsReady(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
    return g_sd_ready;
 8001d10:	4b03      	ldr	r3, [pc, #12]	@ (8001d20 <SDStorage_IsReady+0x14>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	2000027d 	.word	0x2000027d

08001d24 <SDStorage_CreateNewLogFile>:
        memset(g_current_log_file, 0, sizeof(g_current_log_file));
    }
}

int SDStorage_CreateNewLogFile(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	f5ad 7d0c 	sub.w	sp, sp, #560	@ 0x230
 8001d2a:	af00      	add	r7, sp, #0
    if (!g_sd_ready) {
 8001d2c:	4b43      	ldr	r3, [pc, #268]	@ (8001e3c <SDStorage_CreateNewLogFile+0x118>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	f083 0301 	eor.w	r3, r3, #1
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d002      	beq.n	8001d40 <SDStorage_CreateNewLogFile+0x1c>
        return SDSTORAGE_NOT_READY;
 8001d3a:	f06f 0301 	mvn.w	r3, #1
 8001d3e:	e077      	b.n	8001e30 <SDStorage_CreateNewLogFile+0x10c>
    }
    
    // Ï†ÑÏó≠ ÌååÏùº Í∞ùÏ≤¥ Ï†úÍ±∞Îê® - Î≥ÑÎèÑ Ï≤òÎ¶¨ Î∂àÌïÑÏöî
    
    // ÏÉà ÌååÏùºÎ™Ö ÏÉùÏÑ±
    if (_generate_log_filename(g_current_log_file, sizeof(g_current_log_file)) != SDSTORAGE_OK) {
 8001d40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d44:	483e      	ldr	r0, [pc, #248]	@ (8001e40 <SDStorage_CreateNewLogFile+0x11c>)
 8001d46:	f7ff fbaf 	bl	80014a8 <_generate_log_filename>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d002      	beq.n	8001d56 <SDStorage_CreateNewLogFile+0x32>
        return SDSTORAGE_ERROR;
 8001d50:	f04f 33ff 	mov.w	r3, #4294967295
 8001d54:	e06c      	b.n	8001e30 <SDStorage_CreateNewLogFile+0x10c>
    }
    
    // ÌååÏùº ÏÉùÏÑ± ÌÖåÏä§Ìä∏ (Í∞ÑÎã®Ìïú Î∞©Ïãù)
#ifdef STM32F746xx
    LOG_INFO("[SDStorage] Testing file creation: %s", g_current_log_file);
 8001d56:	4a3a      	ldr	r2, [pc, #232]	@ (8001e40 <SDStorage_CreateNewLogFile+0x11c>)
 8001d58:	493a      	ldr	r1, [pc, #232]	@ (8001e44 <SDStorage_CreateNewLogFile+0x120>)
 8001d5a:	2001      	movs	r0, #1
 8001d5c:	f003 fcaa 	bl	80056b4 <LOGGER_SendFormatted>
    
    // ÏßÄÏó≠ Î≥ÄÏàòÎ°ú ÌååÏùº Í∞ùÏ≤¥ ÏÉùÏÑ±
    FIL test_file;
    memset(&test_file, 0, sizeof(test_file));
 8001d60:	463b      	mov	r3, r7
 8001d62:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 8001d66:	2100      	movs	r1, #0
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f015 ff53 	bl	8017c14 <memset>
    
    // SD Ïπ¥Îìú ÏÉÅÌÉú Ïû¨ÌôïÏù∏
    DSTATUS current_disk_status = disk_status(0);
 8001d6e:	2000      	movs	r0, #0
 8001d70:	f010 fb4e 	bl	8012410 <disk_status>
 8001d74:	4603      	mov	r3, r0
 8001d76:	f887 322f 	strb.w	r3, [r7, #559]	@ 0x22f
    LOG_INFO("[SDStorage] Current disk status: 0x%02X", current_disk_status);
 8001d7a:	f897 322f 	ldrb.w	r3, [r7, #559]	@ 0x22f
 8001d7e:	461a      	mov	r2, r3
 8001d80:	4931      	ldr	r1, [pc, #196]	@ (8001e48 <SDStorage_CreateNewLogFile+0x124>)
 8001d82:	2001      	movs	r0, #1
 8001d84:	f003 fc96 	bl	80056b4 <LOGGER_SendFormatted>
    
    // ÌååÏùº ÏÉùÏÑ± ÌÖåÏä§Ìä∏
    FRESULT open_result = f_open(&test_file, g_current_log_file, FA_CREATE_ALWAYS | FA_WRITE);
 8001d88:	463b      	mov	r3, r7
 8001d8a:	220a      	movs	r2, #10
 8001d8c:	492c      	ldr	r1, [pc, #176]	@ (8001e40 <SDStorage_CreateNewLogFile+0x11c>)
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f011 ff4c 	bl	8013c2c <f_open>
 8001d94:	4603      	mov	r3, r0
 8001d96:	f887 322e 	strb.w	r3, [r7, #558]	@ 0x22e
    LOG_INFO("[SDStorage] f_open result: %d", open_result);
 8001d9a:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001d9e:	461a      	mov	r2, r3
 8001da0:	492a      	ldr	r1, [pc, #168]	@ (8001e4c <SDStorage_CreateNewLogFile+0x128>)
 8001da2:	2001      	movs	r0, #1
 8001da4:	f003 fc86 	bl	80056b4 <LOGGER_SendFormatted>
    
    if (open_result != FR_OK) {
 8001da8:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d032      	beq.n	8001e16 <SDStorage_CreateNewLogFile+0xf2>
        LOG_ERROR("[SDStorage] f_open failed: %d", open_result);
 8001db0:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001db4:	461a      	mov	r2, r3
 8001db6:	4926      	ldr	r1, [pc, #152]	@ (8001e50 <SDStorage_CreateNewLogFile+0x12c>)
 8001db8:	2003      	movs	r0, #3
 8001dba:	f003 fc7b 	bl	80056b4 <LOGGER_SendFormatted>
        
        // ÏÉÅÏÑ∏ ÏóêÎü¨ Î∂ÑÏÑù
        switch (open_result) {
 8001dbe:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001dc2:	2b10      	cmp	r3, #16
 8001dc4:	d006      	beq.n	8001dd4 <SDStorage_CreateNewLogFile+0xb0>
 8001dc6:	2b10      	cmp	r3, #16
 8001dc8:	dc13      	bgt.n	8001df2 <SDStorage_CreateNewLogFile+0xce>
 8001dca:	2b03      	cmp	r3, #3
 8001dcc:	d00c      	beq.n	8001de8 <SDStorage_CreateNewLogFile+0xc4>
 8001dce:	2b09      	cmp	r3, #9
 8001dd0:	d005      	beq.n	8001dde <SDStorage_CreateNewLogFile+0xba>
 8001dd2:	e00e      	b.n	8001df2 <SDStorage_CreateNewLogFile+0xce>
            case 16: // FR_INVALID_OBJECT
                LOG_ERROR("[SDStorage] FR_INVALID_OBJECT - File object initialization issue");
 8001dd4:	491f      	ldr	r1, [pc, #124]	@ (8001e54 <SDStorage_CreateNewLogFile+0x130>)
 8001dd6:	2003      	movs	r0, #3
 8001dd8:	f003 fc6c 	bl	80056b4 <LOGGER_SendFormatted>
                break;
 8001ddc:	e011      	b.n	8001e02 <SDStorage_CreateNewLogFile+0xde>
            case 9: // FR_WRITE_PROTECTED  
                LOG_ERROR("[SDStorage] FR_WRITE_PROTECTED - SD card is write protected");
 8001dde:	491e      	ldr	r1, [pc, #120]	@ (8001e58 <SDStorage_CreateNewLogFile+0x134>)
 8001de0:	2003      	movs	r0, #3
 8001de2:	f003 fc67 	bl	80056b4 <LOGGER_SendFormatted>
                break;
 8001de6:	e00c      	b.n	8001e02 <SDStorage_CreateNewLogFile+0xde>
            case 3: // FR_NOT_READY
                LOG_ERROR("[SDStorage] FR_NOT_READY - Disk not ready");
 8001de8:	491c      	ldr	r1, [pc, #112]	@ (8001e5c <SDStorage_CreateNewLogFile+0x138>)
 8001dea:	2003      	movs	r0, #3
 8001dec:	f003 fc62 	bl	80056b4 <LOGGER_SendFormatted>
                break;
 8001df0:	e007      	b.n	8001e02 <SDStorage_CreateNewLogFile+0xde>
            default:
                LOG_ERROR("[SDStorage] Unknown f_open error: %d", open_result);
 8001df2:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001df6:	461a      	mov	r2, r3
 8001df8:	4919      	ldr	r1, [pc, #100]	@ (8001e60 <SDStorage_CreateNewLogFile+0x13c>)
 8001dfa:	2003      	movs	r0, #3
 8001dfc:	f003 fc5a 	bl	80056b4 <LOGGER_SendFormatted>
                break;
 8001e00:	bf00      	nop
        }
        
        LOG_WARN("[SDStorage] Disabling SD logging due to file creation failure");
 8001e02:	4918      	ldr	r1, [pc, #96]	@ (8001e64 <SDStorage_CreateNewLogFile+0x140>)
 8001e04:	2002      	movs	r0, #2
 8001e06:	f003 fc55 	bl	80056b4 <LOGGER_SendFormatted>
        g_sd_ready = false;  // SD Î°úÍπÖ ÎπÑÌôúÏÑ±Ìôî
 8001e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <SDStorage_CreateNewLogFile+0x118>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	701a      	strb	r2, [r3, #0]
        return SDSTORAGE_FILE_ERROR;
 8001e10:	f06f 0302 	mvn.w	r3, #2
 8001e14:	e00c      	b.n	8001e30 <SDStorage_CreateNewLogFile+0x10c>
    }
    
    // ÌååÏùº ÏÉùÏÑ± ÌôïÏù∏ ÌõÑ Ï¶âÏãú Îã´Í∏∞ (Ï∂îÏ†Å Îì±Î°ù ÏóÜÏù¥)
    f_close(&test_file);
 8001e16:	463b      	mov	r3, r7
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f012 fa85 	bl	8014328 <f_close>
    LOG_INFO("[SDStorage] File created and ready for logging: %s", g_current_log_file);
 8001e1e:	4a08      	ldr	r2, [pc, #32]	@ (8001e40 <SDStorage_CreateNewLogFile+0x11c>)
 8001e20:	4911      	ldr	r1, [pc, #68]	@ (8001e68 <SDStorage_CreateNewLogFile+0x144>)
 8001e22:	2001      	movs	r0, #1
 8001e24:	f003 fc46 	bl	80056b4 <LOGGER_SendFormatted>
#else
    // PC/ÌÖåÏä§Ìä∏ ÌôòÍ≤Ω: ÌååÏùº ÏÉùÏÑ± ÏãúÎÆ¨Î†àÏù¥ÏÖò (Ìï≠ÏÉÅ ÏÑ±Í≥µ)
    LOG_INFO("[SDStorage] Test environment - file creation simulated");
#endif
    
    g_current_log_size = 0;
 8001e28:	4b10      	ldr	r3, [pc, #64]	@ (8001e6c <SDStorage_CreateNewLogFile+0x148>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
    return SDSTORAGE_OK;
 8001e2e:	2300      	movs	r3, #0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	f507 770c 	add.w	r7, r7, #560	@ 0x230
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	2000027d 	.word	0x2000027d
 8001e40:	20000280 	.word	0x20000280
 8001e44:	0801acf0 	.word	0x0801acf0
 8001e48:	0801ad18 	.word	0x0801ad18
 8001e4c:	0801ad40 	.word	0x0801ad40
 8001e50:	0801ad60 	.word	0x0801ad60
 8001e54:	0801ad80 	.word	0x0801ad80
 8001e58:	0801adc4 	.word	0x0801adc4
 8001e5c:	0801ae00 	.word	0x0801ae00
 8001e60:	0801ae2c 	.word	0x0801ae2c
 8001e64:	0801ae54 	.word	0x0801ae54
 8001e68:	0801ae94 	.word	0x0801ae94
 8001e6c:	20000380 	.word	0x20000380

08001e70 <_create_log_directory>:
    return g_current_log_size;
}

// ÎÇ¥Î∂Ä Ìï®Ïàò Íµ¨ÌòÑ
static int _create_log_directory(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
#ifdef STM32F746xx
    // FatFsÍ∞Ä Ïù¥ÎØ∏ Ï†ïÏÉÅ ÎèôÏûëÌïòÎØÄÎ°ú HAL ÌÖåÏä§Ìä∏ Î∂àÌïÑÏöî
    
    // f_mkdir Ï†ÑÏóê Î≥ºÎ•® ÏÉÅÌÉú Ïû¨ÌôïÏù∏ (ÏóêÎü¨ 6 Î∞©ÏßÄ)
    LOG_INFO("[SDStorage] Verifying volume state before f_mkdir...");
 8001e76:	4924      	ldr	r1, [pc, #144]	@ (8001f08 <_create_log_directory+0x98>)
 8001e78:	2001      	movs	r0, #1
 8001e7a:	f003 fc1b 	bl	80056b4 <LOGGER_SendFormatted>
    
    // Î≥ºÎ•® Ïû¨ÎßàÏö¥Ìä∏ ÏãúÎèÑ (ÏÉÅÌÉú ÏïàÏ†ïÌôî)
    FRESULT remount_result = f_mount(&SDFatFS, SDPath, 1);
 8001e7e:	2201      	movs	r2, #1
 8001e80:	4922      	ldr	r1, [pc, #136]	@ (8001f0c <_create_log_directory+0x9c>)
 8001e82:	4823      	ldr	r0, [pc, #140]	@ (8001f10 <_create_log_directory+0xa0>)
 8001e84:	f011 fe8e 	bl	8013ba4 <f_mount>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	71bb      	strb	r3, [r7, #6]
    LOG_INFO("[SDStorage] Volume re-mount result: %d", remount_result);
 8001e8c:	79bb      	ldrb	r3, [r7, #6]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	4920      	ldr	r1, [pc, #128]	@ (8001f14 <_create_log_directory+0xa4>)
 8001e92:	2001      	movs	r0, #1
 8001e94:	f003 fc0e 	bl	80056b4 <LOGGER_SendFormatted>
    
    FRESULT mkdir_result = FR_NOT_ENABLED;  // Ï¥àÍ∏∞Í∞í ÏÑ§Ï†ï
 8001e98:	230c      	movs	r3, #12
 8001e9a:	71fb      	strb	r3, [r7, #7]
    
    if (remount_result == FR_OK) {
 8001e9c:	79bb      	ldrb	r3, [r7, #6]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d10f      	bne.n	8001ec2 <_create_log_directory+0x52>
        LOG_INFO("[SDStorage] Volume ready - attempting f_mkdir...");
 8001ea2:	491d      	ldr	r1, [pc, #116]	@ (8001f18 <_create_log_directory+0xa8>)
 8001ea4:	2001      	movs	r0, #1
 8001ea6:	f003 fc05 	bl	80056b4 <LOGGER_SendFormatted>
        mkdir_result = f_mkdir("lora_logs");
 8001eaa:	481c      	ldr	r0, [pc, #112]	@ (8001f1c <_create_log_directory+0xac>)
 8001eac:	f012 fa5c 	bl	8014368 <f_mkdir>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	71fb      	strb	r3, [r7, #7]
        LOG_INFO("[SDStorage] f_mkdir result: %d", mkdir_result);
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	4919      	ldr	r1, [pc, #100]	@ (8001f20 <_create_log_directory+0xb0>)
 8001eba:	2001      	movs	r0, #1
 8001ebc:	f003 fbfa 	bl	80056b4 <LOGGER_SendFormatted>
 8001ec0:	e005      	b.n	8001ece <_create_log_directory+0x5e>
    } else {
        LOG_ERROR("[SDStorage] Volume re-mount failed: %d", remount_result);
 8001ec2:	79bb      	ldrb	r3, [r7, #6]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4917      	ldr	r1, [pc, #92]	@ (8001f24 <_create_log_directory+0xb4>)
 8001ec8:	2003      	movs	r0, #3
 8001eca:	f003 fbf3 	bl	80056b4 <LOGGER_SendFormatted>
    }
    
    // FR_EXIST(9)Îäî Ïù¥ÎØ∏ Ï°¥Ïû¨Ìï®ÏùÑ ÏùòÎØ∏ÌïòÎØÄÎ°ú ÏÑ±Í≥µÏúºÎ°ú Ï≤òÎ¶¨
    if (mkdir_result == FR_OK || mkdir_result == FR_EXIST) {
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d002      	beq.n	8001eda <_create_log_directory+0x6a>
 8001ed4:	79fb      	ldrb	r3, [r7, #7]
 8001ed6:	2b08      	cmp	r3, #8
 8001ed8:	d105      	bne.n	8001ee6 <_create_log_directory+0x76>
        LOG_INFO("[SDStorage] Directory ready (created or already exists)");
 8001eda:	4913      	ldr	r1, [pc, #76]	@ (8001f28 <_create_log_directory+0xb8>)
 8001edc:	2001      	movs	r0, #1
 8001ede:	f003 fbe9 	bl	80056b4 <LOGGER_SendFormatted>
        return SDSTORAGE_OK;  // ÎîîÎ†âÌÜ†Î¶¨ ÏÑ±Í≥µ
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	e00b      	b.n	8001efe <_create_log_directory+0x8e>
    } else {
        LOG_ERROR("[SDStorage] f_mkdir failed: %d - FatFs level problem", mkdir_result);
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4910      	ldr	r1, [pc, #64]	@ (8001f2c <_create_log_directory+0xbc>)
 8001eec:	2003      	movs	r0, #3
 8001eee:	f003 fbe1 	bl	80056b4 <LOGGER_SendFormatted>
        LOG_INFO("[SDStorage] Will try direct file creation without directory");
 8001ef2:	490f      	ldr	r1, [pc, #60]	@ (8001f30 <_create_log_directory+0xc0>)
 8001ef4:	2001      	movs	r0, #1
 8001ef6:	f003 fbdd 	bl	80056b4 <LOGGER_SendFormatted>
        return SDSTORAGE_ERROR;  // ÎîîÎ†âÌÜ†Î¶¨ Ïã§Ìå®
 8001efa:	f04f 33ff 	mov.w	r3, #4294967295
#else
    // PC: mkdir ÏãúÎÆ¨Î†àÏù¥ÏÖò (ÌÖåÏä§Ìä∏ÏóêÏÑúÎäî ÏÑ±Í≥µÏúºÎ°ú Í∞ÄÏ†ï)
    LOG_INFO("[SDStorage] Test environment - directory creation simulated");
    return SDSTORAGE_OK;
#endif
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	0801aec8 	.word	0x0801aec8
 8001f0c:	20001800 	.word	0x20001800
 8001f10:	20001804 	.word	0x20001804
 8001f14:	0801af00 	.word	0x0801af00
 8001f18:	0801af28 	.word	0x0801af28
 8001f1c:	0801af5c 	.word	0x0801af5c
 8001f20:	0801af68 	.word	0x0801af68
 8001f24:	0801af88 	.word	0x0801af88
 8001f28:	0801afb0 	.word	0x0801afb0
 8001f2c:	0801afe8 	.word	0x0801afe8
 8001f30:	0801b020 	.word	0x0801b020

08001f34 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8001f38:	bf00      	nop
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8001f42:	b480      	push	{r7}
 8001f44:	b083      	sub	sp, #12
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
 8001f4a:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8001f5c:	bf00      	nop
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
	...

08001f68 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	60b9      	str	r1, [r7, #8]
 8001f72:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	4a07      	ldr	r2, [pc, #28]	@ (8001f94 <vApplicationGetIdleTaskMemory+0x2c>)
 8001f78:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	4a06      	ldr	r2, [pc, #24]	@ (8001f98 <vApplicationGetIdleTaskMemory+0x30>)
 8001f7e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2280      	movs	r2, #128	@ 0x80
 8001f84:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001f86:	bf00      	nop
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	200007bc 	.word	0x200007bc
 8001f98:	20000814 	.word	0x20000814

08001f9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f9c:	b5b0      	push	{r4, r5, r7, lr}
 8001f9e:	b09a      	sub	sp, #104	@ 0x68
 8001fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  // Î¶¨ÏÖã Ïπ¥Ïö¥ÌÑ∞ Ï∂îÍ∞Ä
  static uint32_t reset_count = 0;
  reset_count++;
 8001fa2:	4b96      	ldr	r3, [pc, #600]	@ (80021fc <main+0x260>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	4a94      	ldr	r2, [pc, #592]	@ (80021fc <main+0x260>)
 8001faa:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fac:	f004 fa09 	bl	80063c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fb0:	f000 f966 	bl	8002280 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001fb4:	f000 f9d6 	bl	8002364 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fb8:	f001 f9a0 	bl	80032fc <MX_GPIO_Init>
  MX_DMA_Init();  // DMAÎäî UARTÎ≥¥Îã§ Î®ºÏ†Ä Ï¥àÍ∏∞Ìôî
 8001fbc:	f002 f842 	bl	8004044 <MX_DMA_Init>
  MX_USART6_DMA_Init();  // USART6 DMA Ï¥àÍ∏∞Ìôî (UARTÎ≥¥Îã§ Î®ºÏ†Ä)
 8001fc0:	f002 f866 	bl	8004090 <MX_USART6_DMA_Init>
  MX_ADC3_Init();
 8001fc4:	f000 fa00 	bl	80023c8 <MX_ADC3_Init>
  MX_CRC_Init();
 8001fc8:	f000 fa50 	bl	800246c <MX_CRC_Init>
  MX_DCMI_Init();
 8001fcc:	f000 fa70 	bl	80024b0 <MX_DCMI_Init>
  MX_DMA2D_Init();
 8001fd0:	f000 faa2 	bl	8002518 <MX_DMA2D_Init>
  MX_ETH_Init();
 8001fd4:	f000 fad2 	bl	800257c <MX_ETH_Init>
  MX_FMC_Init();
 8001fd8:	f001 f940 	bl	800325c <MX_FMC_Init>
  MX_I2C1_Init();
 8001fdc:	f000 fb1c 	bl	8002618 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001fe0:	f000 fb5a 	bl	8002698 <MX_I2C3_Init>
  MX_LTDC_Init();
 8001fe4:	f000 fb98 	bl	8002718 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 8001fe8:	f000 fc18 	bl	800281c <MX_QUADSPI_Init>
  MX_RTC_Init();
 8001fec:	f000 fc42 	bl	8002874 <MX_RTC_Init>
  MX_SAI2_Init();
 8001ff0:	f000 fce4 	bl	80029bc <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 8001ff4:	f000 fd8a 	bl	8002b0c <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 8001ff8:	f000 fdb6 	bl	8002b68 <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 8001ffc:	f000 fde4 	bl	8002bc8 <MX_SPI2_Init>
  MX_TIM1_Init();
 8002000:	f000 fe20 	bl	8002c44 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002004:	f000 feca 	bl	8002d9c <MX_TIM2_Init>
  MX_TIM3_Init();
 8002008:	f000 ff3e 	bl	8002e88 <MX_TIM3_Init>
  MX_TIM5_Init();
 800200c:	f000 ffb4 	bl	8002f78 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002010:	f001 f82a 	bl	8003068 <MX_TIM8_Init>
  MX_TIM12_Init();
 8002014:	f001 f87c 	bl	8003110 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8002018:	f001 f8c0 	bl	800319c <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800201c:	f001 f8ee 	bl	80031fc <MX_USART6_UART_Init>
  
  // UART Ï¥àÍ∏∞Ìôî ÌõÑ DMA Ìï∏Îì§ Îã§Ïãú Ïó∞Í≤∞ (HAL_UART_InitÏóêÏÑú Î¶¨ÏÖãÎê† Ïàò ÏûàÏùå)
  __HAL_LINKDMA(&huart6, hdmarx, hdma_usart6_rx);
 8002020:	4b77      	ldr	r3, [pc, #476]	@ (8002200 <main+0x264>)
 8002022:	4a78      	ldr	r2, [pc, #480]	@ (8002204 <main+0x268>)
 8002024:	675a      	str	r2, [r3, #116]	@ 0x74
 8002026:	4b77      	ldr	r3, [pc, #476]	@ (8002204 <main+0x268>)
 8002028:	4a75      	ldr	r2, [pc, #468]	@ (8002200 <main+0x264>)
 800202a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  // UART IDLE Ïù∏ÌÑ∞ÎüΩÌä∏ ÌôúÏÑ±Ìôî (DMA Í∏∞Î∞ò ÏàòÏã†ÏùÑ ÏúÑÌï¥)
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 800202c:	4b74      	ldr	r3, [pc, #464]	@ (8002200 <main+0x264>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	4b73      	ldr	r3, [pc, #460]	@ (8002200 <main+0x264>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f042 0210 	orr.w	r2, r2, #16
 800203a:	601a      	str	r2, [r3, #0]
  MX_FATFS_Init();
 800203c:	f00f fdf0 	bl	8011c20 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  
  // Logger Ï¥àÍ∏∞Ìôî (ÌÑ∞ÎØ∏ÎÑê Ï∂úÎ†•Îßå ÏÇ¨Ïö©)
  LOGGER_Connect("STM32", 0);
 8002040:	2100      	movs	r1, #0
 8002042:	4871      	ldr	r0, [pc, #452]	@ (8002208 <main+0x26c>)
 8002044:	f003 faaa 	bl	800559c <LOGGER_Connect>
  
  // Î¶¨ÏÖã ÏõêÏù∏ ÌôïÏù∏
  LOG_INFO("=== SYSTEM START (Reset #%lu) ===", reset_count);
 8002048:	4b6c      	ldr	r3, [pc, #432]	@ (80021fc <main+0x260>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	461a      	mov	r2, r3
 800204e:	496f      	ldr	r1, [pc, #444]	@ (800220c <main+0x270>)
 8002050:	2001      	movs	r0, #1
 8002052:	f003 fb2f 	bl	80056b4 <LOGGER_SendFormatted>
  
  // RCC Î¶¨ÏÖã ÌîåÎûòÍ∑∏ ÌôïÏù∏
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST)) LOG_WARN("Reset: BOR (Brown-out)");
 8002056:	4b6e      	ldr	r3, [pc, #440]	@ (8002210 <main+0x274>)
 8002058:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800205a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d003      	beq.n	800206a <main+0xce>
 8002062:	496c      	ldr	r1, [pc, #432]	@ (8002214 <main+0x278>)
 8002064:	2002      	movs	r0, #2
 8002066:	f003 fb25 	bl	80056b4 <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST)) LOG_WARN("Reset: PIN (External)");
 800206a:	4b69      	ldr	r3, [pc, #420]	@ (8002210 <main+0x274>)
 800206c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800206e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d003      	beq.n	800207e <main+0xe2>
 8002076:	4968      	ldr	r1, [pc, #416]	@ (8002218 <main+0x27c>)
 8002078:	2002      	movs	r0, #2
 800207a:	f003 fb1b 	bl	80056b4 <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST)) LOG_WARN("Reset: POR (Power-on)");
 800207e:	4b64      	ldr	r3, [pc, #400]	@ (8002210 <main+0x274>)
 8002080:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002082:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d003      	beq.n	8002092 <main+0xf6>
 800208a:	4964      	ldr	r1, [pc, #400]	@ (800221c <main+0x280>)
 800208c:	2002      	movs	r0, #2
 800208e:	f003 fb11 	bl	80056b4 <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST)) LOG_WARN("Reset: SOFTWARE");
 8002092:	4b5f      	ldr	r3, [pc, #380]	@ (8002210 <main+0x274>)
 8002094:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <main+0x10a>
 800209e:	4960      	ldr	r1, [pc, #384]	@ (8002220 <main+0x284>)
 80020a0:	2002      	movs	r0, #2
 80020a2:	f003 fb07 	bl	80056b4 <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST)) LOG_WARN("Reset: IWDG (Watchdog)");
 80020a6:	4b5a      	ldr	r3, [pc, #360]	@ (8002210 <main+0x274>)
 80020a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <main+0x11e>
 80020b2:	495c      	ldr	r1, [pc, #368]	@ (8002224 <main+0x288>)
 80020b4:	2002      	movs	r0, #2
 80020b6:	f003 fafd 	bl	80056b4 <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST)) LOG_WARN("Reset: WWDG (Window Watchdog)");
 80020ba:	4b55      	ldr	r3, [pc, #340]	@ (8002210 <main+0x274>)
 80020bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020be:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <main+0x132>
 80020c6:	4958      	ldr	r1, [pc, #352]	@ (8002228 <main+0x28c>)
 80020c8:	2002      	movs	r0, #2
 80020ca:	f003 faf3 	bl	80056b4 <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST)) LOG_WARN("Reset: LPWR (Low Power)");
 80020ce:	4b50      	ldr	r3, [pc, #320]	@ (8002210 <main+0x274>)
 80020d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	da03      	bge.n	80020de <main+0x142>
 80020d6:	4955      	ldr	r1, [pc, #340]	@ (800222c <main+0x290>)
 80020d8:	2002      	movs	r0, #2
 80020da:	f003 faeb 	bl	80056b4 <LOGGER_SendFormatted>
  
  // ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
  __HAL_RCC_CLEAR_RESET_FLAGS();
 80020de:	4b4c      	ldr	r3, [pc, #304]	@ (8002210 <main+0x274>)
 80020e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020e2:	4a4b      	ldr	r2, [pc, #300]	@ (8002210 <main+0x274>)
 80020e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020e8:	6753      	str	r3, [r2, #116]	@ 0x74
  
  // ===== ÌïòÎìúÏõ®Ïñ¥ Ï¥àÍ∏∞ÌôîÎßå main()ÏóêÏÑú ÏàòÌñâ =====
  
  // SDÏπ¥Îìú Ï¥àÍ∏∞ÌôîÎäî FreeRTOS ÌÉúÏä§ÌÅ¨ÏóêÏÑú ÏàòÌñâ (Ïª§ÎÑê ÏãúÏûë ÌõÑ)
  LOG_INFO("üîÑ SD card initialization will be performed in FreeRTOS task");
 80020ea:	4951      	ldr	r1, [pc, #324]	@ (8002230 <main+0x294>)
 80020ec:	2001      	movs	r0, #1
 80020ee:	f003 fae1 	bl	80056b4 <LOGGER_SendFormatted>
  g_sd_initialization_result = -1;  // Ï¥àÍ∏∞Ìôî ÏïàÎê® ÏÉÅÌÉú
 80020f2:	4b50      	ldr	r3, [pc, #320]	@ (8002234 <main+0x298>)
 80020f4:	f04f 32ff 	mov.w	r2, #4294967295
 80020f8:	601a      	str	r2, [r3, #0]
  
  // UART6 DMA Ï¥àÍ∏∞Ìôî Í±¥ÎÑàÎõ∞Í∏∞ (Ïù¥ÎØ∏ main Ï¥àÍ∏∞ÌôîÏóêÏÑú ÏôÑÎ£åÎê®)
  LOG_INFO("üì§ UART DMA already initialized in main() - skipping");
 80020fa:	494f      	ldr	r1, [pc, #316]	@ (8002238 <main+0x29c>)
 80020fc:	2001      	movs	r0, #1
 80020fe:	f003 fad9 	bl	80056b4 <LOGGER_SendFormatted>
  
  // IDLE Ïù∏ÌÑ∞ÎüΩÌä∏Îßå ÌôúÏÑ±Ìôî (Î©îÏãúÏßÄ ÎÅù Í∞êÏßÄÏö©)
  LOG_INFO("üì§ Enabling UART IDLE interrupt...");
 8002102:	494e      	ldr	r1, [pc, #312]	@ (800223c <main+0x2a0>)
 8002104:	2001      	movs	r0, #1
 8002106:	f003 fad5 	bl	80056b4 <LOGGER_SendFormatted>
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 800210a:	4b3d      	ldr	r3, [pc, #244]	@ (8002200 <main+0x264>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	4b3b      	ldr	r3, [pc, #236]	@ (8002200 <main+0x264>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f042 0210 	orr.w	r2, r2, #16
 8002118:	601a      	str	r2, [r3, #0]
  LOG_INFO("‚úÖ UART setup completed");
 800211a:	4949      	ldr	r1, [pc, #292]	@ (8002240 <main+0x2a4>)
 800211c:	2001      	movs	r0, #1
 800211e:	f003 fac9 	bl	80056b4 <LOGGER_SendFormatted>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  // SD Î°úÍπÖ ÌÅê ÏÉùÏÑ± (ÏïàÏ†ÑÏÑ± Ï≤¥ÌÅ¨ Ìè¨Ìï®)
  LOG_INFO("üì§ Creating SD logging queue (size: %d, item: %d bytes)", 
 8002122:	2388      	movs	r3, #136	@ 0x88
 8002124:	220a      	movs	r2, #10
 8002126:	4947      	ldr	r1, [pc, #284]	@ (8002244 <main+0x2a8>)
 8002128:	2001      	movs	r0, #1
 800212a:	f003 fac3 	bl	80056b4 <LOGGER_SendFormatted>
           SD_LOG_QUEUE_SIZE, sizeof(SDLogEntry_t));
  
  osMessageQDef(sdLogQueue, SD_LOG_QUEUE_SIZE, SDLogEntry_t);
 800212e:	4b46      	ldr	r3, [pc, #280]	@ (8002248 <main+0x2ac>)
 8002130:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8002134:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002136:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  sdLogQueueHandle = osMessageCreate(osMessageQ(sdLogQueue), NULL);
 800213a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800213e:	2100      	movs	r1, #0
 8002140:	4618      	mov	r0, r3
 8002142:	f012 ff4d 	bl	8014fe0 <osMessageCreate>
 8002146:	4603      	mov	r3, r0
 8002148:	4a40      	ldr	r2, [pc, #256]	@ (800224c <main+0x2b0>)
 800214a:	6013      	str	r3, [r2, #0]
  
  if (sdLogQueueHandle == NULL) {
 800214c:	4b3f      	ldr	r3, [pc, #252]	@ (800224c <main+0x2b0>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d104      	bne.n	800215e <main+0x1c2>
    LOG_ERROR("‚ùå SD logging queue creation FAILED - insufficient memory");
 8002154:	493e      	ldr	r1, [pc, #248]	@ (8002250 <main+0x2b4>)
 8002156:	2003      	movs	r0, #3
 8002158:	f003 faac 	bl	80056b4 <LOGGER_SendFormatted>
 800215c:	e003      	b.n	8002166 <main+0x1ca>
  } else {
    LOG_INFO("‚úÖ SD logging queue created successfully");
 800215e:	493d      	ldr	r1, [pc, #244]	@ (8002254 <main+0x2b8>)
 8002160:	2001      	movs	r0, #1
 8002162:	f003 faa7 	bl	80056b4 <LOGGER_SendFormatted>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 8192);
 8002166:	4b3c      	ldr	r3, [pc, #240]	@ (8002258 <main+0x2bc>)
 8002168:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800216c:	461d      	mov	r5, r3
 800216e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002170:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002172:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002176:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800217a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800217e:	2100      	movs	r1, #0
 8002180:	4618      	mov	r0, r3
 8002182:	f012 fecd 	bl	8014f20 <osThreadCreate>
 8002186:	4603      	mov	r3, r0
 8002188:	4a34      	ldr	r2, [pc, #208]	@ (800225c <main+0x2c0>)
 800218a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* ÏàòÏã† ÌÉúÏä§ÌÅ¨ ÌôúÏÑ±Ìôî - LoRa ÌÜµÏã†ÏùÑ ÏúÑÌï¥ ÌïÑÏàò */
  osThreadDef(receiveTask, StartReceiveTask, osPriorityNormal, 0, 4096);
 800218c:	4b34      	ldr	r3, [pc, #208]	@ (8002260 <main+0x2c4>)
 800218e:	f107 0420 	add.w	r4, r7, #32
 8002192:	461d      	mov	r5, r3
 8002194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002198:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800219c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  receiveTaskHandle = osThreadCreate(osThread(receiveTask), NULL);
 80021a0:	f107 0320 	add.w	r3, r7, #32
 80021a4:	2100      	movs	r1, #0
 80021a6:	4618      	mov	r0, r3
 80021a8:	f012 feba 	bl	8014f20 <osThreadCreate>
 80021ac:	4603      	mov	r3, r0
 80021ae:	4a2d      	ldr	r2, [pc, #180]	@ (8002264 <main+0x2c8>)
 80021b0:	6013      	str	r3, [r2, #0]
  LOG_INFO("üì§ Receive Task enabled for LoRa communication");
 80021b2:	492d      	ldr	r1, [pc, #180]	@ (8002268 <main+0x2cc>)
 80021b4:	2001      	movs	r0, #1
 80021b6:	f003 fa7d 	bl	80056b4 <LOGGER_SendFormatted>
  
  /* SD Î°úÍπÖ ÌÉúÏä§ÌÅ¨ ÌôúÏÑ±Ìôî - SD Ïπ¥Îìú Î°úÍπÖÏùÑ ÏúÑÌï¥ */
  osThreadDef(sdLoggingTask, StartSDLoggingTask, osPriorityLow, 0, 4096);
 80021ba:	4b2c      	ldr	r3, [pc, #176]	@ (800226c <main+0x2d0>)
 80021bc:	1d3c      	adds	r4, r7, #4
 80021be:	461d      	mov	r5, r3
 80021c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sdLoggingTaskHandle = osThreadCreate(osThread(sdLoggingTask), NULL);
 80021cc:	1d3b      	adds	r3, r7, #4
 80021ce:	2100      	movs	r1, #0
 80021d0:	4618      	mov	r0, r3
 80021d2:	f012 fea5 	bl	8014f20 <osThreadCreate>
 80021d6:	4603      	mov	r3, r0
 80021d8:	4a25      	ldr	r2, [pc, #148]	@ (8002270 <main+0x2d4>)
 80021da:	6013      	str	r3, [r2, #0]
  LOG_INFO("üì§ SD Logging Task enabled");
 80021dc:	4925      	ldr	r1, [pc, #148]	@ (8002274 <main+0x2d8>)
 80021de:	2001      	movs	r0, #1
 80021e0:	f003 fa68 	bl	80056b4 <LOGGER_SendFormatted>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  LOG_INFO("üöÄ Starting FreeRTOS scheduler...");
 80021e4:	4924      	ldr	r1, [pc, #144]	@ (8002278 <main+0x2dc>)
 80021e6:	2001      	movs	r0, #1
 80021e8:	f003 fa64 	bl	80056b4 <LOGGER_SendFormatted>
  osKernelStart();
 80021ec:	f012 fe75 	bl	8014eda <osKernelStart>
  
  // Ïù¥ Î∂ÄÎ∂ÑÏùÄ Ï†àÎåÄ Ïã§ÌñâÎêòÎ©¥ ÏïàÎê® (Ïä§ÏºÄÏ§ÑÎü¨Í∞Ä Ï†úÏñ¥Î•º Í∞ÄÏ†∏Í∞ÄÏïº Ìï®)
  LOG_ERROR("‚ùå FATAL: Scheduler failed to start - system halted");
 80021f0:	4922      	ldr	r1, [pc, #136]	@ (800227c <main+0x2e0>)
 80021f2:	2003      	movs	r0, #3
 80021f4:	f003 fa5e 	bl	80056b4 <LOGGER_SendFormatted>

  /* We should never get here as control is now taken by the scheduler */
  
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80021f8:	bf00      	nop
 80021fa:	e7fd      	b.n	80021f8 <main+0x25c>
 80021fc:	2000157c 	.word	0x2000157c
 8002200:	20001240 	.word	0x20001240
 8002204:	20001518 	.word	0x20001518
 8002208:	0801b05c 	.word	0x0801b05c
 800220c:	0801b064 	.word	0x0801b064
 8002210:	40023800 	.word	0x40023800
 8002214:	0801b088 	.word	0x0801b088
 8002218:	0801b0a0 	.word	0x0801b0a0
 800221c:	0801b0b8 	.word	0x0801b0b8
 8002220:	0801b0d0 	.word	0x0801b0d0
 8002224:	0801b0e0 	.word	0x0801b0e0
 8002228:	0801b0f8 	.word	0x0801b0f8
 800222c:	0801b118 	.word	0x0801b118
 8002230:	0801b130 	.word	0x0801b130
 8002234:	20000014 	.word	0x20000014
 8002238:	0801b170 	.word	0x0801b170
 800223c:	0801b1a8 	.word	0x0801b1a8
 8002240:	0801b1d0 	.word	0x0801b1d0
 8002244:	0801b1ec 	.word	0x0801b1ec
 8002248:	0801b340 	.word	0x0801b340
 800224c:	20001308 	.word	0x20001308
 8002250:	0801b228 	.word	0x0801b228
 8002254:	0801b264 	.word	0x0801b264
 8002258:	0801b35c 	.word	0x0801b35c
 800225c:	200012fc 	.word	0x200012fc
 8002260:	0801b384 	.word	0x0801b384
 8002264:	20001300 	.word	0x20001300
 8002268:	0801b290 	.word	0x0801b290
 800226c:	0801b3b0 	.word	0x0801b3b0
 8002270:	20001304 	.word	0x20001304
 8002274:	0801b2c4 	.word	0x0801b2c4
 8002278:	0801b2e4 	.word	0x0801b2e4
 800227c:	0801b308 	.word	0x0801b308

08002280 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b094      	sub	sp, #80	@ 0x50
 8002284:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002286:	f107 0320 	add.w	r3, r7, #32
 800228a:	2230      	movs	r2, #48	@ 0x30
 800228c:	2100      	movs	r1, #0
 800228e:	4618      	mov	r0, r3
 8002290:	f015 fcc0 	bl	8017c14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002294:	f107 030c 	add.w	r3, r7, #12
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	60da      	str	r2, [r3, #12]
 80022a2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80022a4:	f008 fb3c 	bl	800a920 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022a8:	4b2c      	ldr	r3, [pc, #176]	@ (800235c <SystemClock_Config+0xdc>)
 80022aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ac:	4a2b      	ldr	r2, [pc, #172]	@ (800235c <SystemClock_Config+0xdc>)
 80022ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80022b4:	4b29      	ldr	r3, [pc, #164]	@ (800235c <SystemClock_Config+0xdc>)
 80022b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022bc:	60bb      	str	r3, [r7, #8]
 80022be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022c0:	4b27      	ldr	r3, [pc, #156]	@ (8002360 <SystemClock_Config+0xe0>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a26      	ldr	r2, [pc, #152]	@ (8002360 <SystemClock_Config+0xe0>)
 80022c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	4b24      	ldr	r3, [pc, #144]	@ (8002360 <SystemClock_Config+0xe0>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80022d4:	607b      	str	r3, [r7, #4]
 80022d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80022d8:	2309      	movs	r3, #9
 80022da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80022e2:	2301      	movs	r3, #1
 80022e4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022e6:	2302      	movs	r3, #2
 80022e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022ea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80022ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80022f0:	2319      	movs	r3, #25
 80022f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80022f4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80022f8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022fa:	2302      	movs	r3, #2
 80022fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80022fe:	2309      	movs	r3, #9
 8002300:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002302:	f107 0320 	add.w	r3, r7, #32
 8002306:	4618      	mov	r0, r3
 8002308:	f008 fc2c 	bl	800ab64 <HAL_RCC_OscConfig>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002312:	f001 fe91 	bl	8004038 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002316:	f008 fb13 	bl	800a940 <HAL_PWREx_EnableOverDrive>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8002320:	f001 fe8a 	bl	8004038 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002324:	230f      	movs	r3, #15
 8002326:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002328:	2302      	movs	r3, #2
 800232a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002330:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002334:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002336:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800233a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 800233c:	f107 030c 	add.w	r3, r7, #12
 8002340:	2106      	movs	r1, #6
 8002342:	4618      	mov	r0, r3
 8002344:	f008 feb2 	bl	800b0ac <HAL_RCC_ClockConfig>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800234e:	f001 fe73 	bl	8004038 <Error_Handler>
  }
}
 8002352:	bf00      	nop
 8002354:	3750      	adds	r7, #80	@ 0x50
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40023800 	.word	0x40023800
 8002360:	40007000 	.word	0x40007000

08002364 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b0a2      	sub	sp, #136	@ 0x88
 8002368:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800236a:	1d3b      	adds	r3, r7, #4
 800236c:	2284      	movs	r2, #132	@ 0x84
 800236e:	2100      	movs	r1, #0
 8002370:	4618      	mov	r0, r3
 8002372:	f015 fc4f 	bl	8017c14 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 8002376:	4b13      	ldr	r3, [pc, #76]	@ (80023c4 <PeriphCommonClock_Config+0x60>)
 8002378:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800237a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800237e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8002380:	2305      	movs	r3, #5
 8002382:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8002384:	2302      	movs	r3, #2
 8002386:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8002388:	2303      	movs	r3, #3
 800238a:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 800238c:	2301      	movs	r3, #1
 800238e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002390:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002394:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8002396:	2300      	movs	r3, #0
 8002398:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800239a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800239e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 80023a2:	2300      	movs	r3, #0
 80023a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023a8:	1d3b      	adds	r3, r7, #4
 80023aa:	4618      	mov	r0, r3
 80023ac:	f009 f896 	bl	800b4dc <HAL_RCCEx_PeriphCLKConfig>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80023b6:	f001 fe3f 	bl	8004038 <Error_Handler>
  }
}
 80023ba:	bf00      	nop
 80023bc:	3788      	adds	r7, #136	@ 0x88
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	00b00008 	.word	0x00b00008

080023c8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80023ce:	463b      	mov	r3, r7
 80023d0:	2200      	movs	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	605a      	str	r2, [r3, #4]
 80023d6:	609a      	str	r2, [r3, #8]
 80023d8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80023da:	4b21      	ldr	r3, [pc, #132]	@ (8002460 <MX_ADC3_Init+0x98>)
 80023dc:	4a21      	ldr	r2, [pc, #132]	@ (8002464 <MX_ADC3_Init+0x9c>)
 80023de:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80023e0:	4b1f      	ldr	r3, [pc, #124]	@ (8002460 <MX_ADC3_Init+0x98>)
 80023e2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80023e6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80023e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002460 <MX_ADC3_Init+0x98>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80023ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002460 <MX_ADC3_Init+0x98>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80023f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002460 <MX_ADC3_Init+0x98>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80023fa:	4b19      	ldr	r3, [pc, #100]	@ (8002460 <MX_ADC3_Init+0x98>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002402:	4b17      	ldr	r3, [pc, #92]	@ (8002460 <MX_ADC3_Init+0x98>)
 8002404:	2200      	movs	r2, #0
 8002406:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002408:	4b15      	ldr	r3, [pc, #84]	@ (8002460 <MX_ADC3_Init+0x98>)
 800240a:	4a17      	ldr	r2, [pc, #92]	@ (8002468 <MX_ADC3_Init+0xa0>)
 800240c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800240e:	4b14      	ldr	r3, [pc, #80]	@ (8002460 <MX_ADC3_Init+0x98>)
 8002410:	2200      	movs	r2, #0
 8002412:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8002414:	4b12      	ldr	r3, [pc, #72]	@ (8002460 <MX_ADC3_Init+0x98>)
 8002416:	2201      	movs	r2, #1
 8002418:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800241a:	4b11      	ldr	r3, [pc, #68]	@ (8002460 <MX_ADC3_Init+0x98>)
 800241c:	2200      	movs	r2, #0
 800241e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002422:	4b0f      	ldr	r3, [pc, #60]	@ (8002460 <MX_ADC3_Init+0x98>)
 8002424:	2201      	movs	r2, #1
 8002426:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002428:	480d      	ldr	r0, [pc, #52]	@ (8002460 <MX_ADC3_Init+0x98>)
 800242a:	f004 f81b 	bl	8006464 <HAL_ADC_Init>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8002434:	f001 fe00 	bl	8004038 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002438:	2304      	movs	r3, #4
 800243a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800243c:	2301      	movs	r3, #1
 800243e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002440:	2300      	movs	r3, #0
 8002442:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002444:	463b      	mov	r3, r7
 8002446:	4619      	mov	r1, r3
 8002448:	4805      	ldr	r0, [pc, #20]	@ (8002460 <MX_ADC3_Init+0x98>)
 800244a:	f004 f84f 	bl	80064ec <HAL_ADC_ConfigChannel>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8002454:	f001 fdf0 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8002458:	bf00      	nop
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	20000a4c 	.word	0x20000a4c
 8002464:	40012200 	.word	0x40012200
 8002468:	0f000001 	.word	0x0f000001

0800246c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002470:	4b0d      	ldr	r3, [pc, #52]	@ (80024a8 <MX_CRC_Init+0x3c>)
 8002472:	4a0e      	ldr	r2, [pc, #56]	@ (80024ac <MX_CRC_Init+0x40>)
 8002474:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8002476:	4b0c      	ldr	r3, [pc, #48]	@ (80024a8 <MX_CRC_Init+0x3c>)
 8002478:	2200      	movs	r2, #0
 800247a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800247c:	4b0a      	ldr	r3, [pc, #40]	@ (80024a8 <MX_CRC_Init+0x3c>)
 800247e:	2200      	movs	r2, #0
 8002480:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8002482:	4b09      	ldr	r3, [pc, #36]	@ (80024a8 <MX_CRC_Init+0x3c>)
 8002484:	2200      	movs	r2, #0
 8002486:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8002488:	4b07      	ldr	r3, [pc, #28]	@ (80024a8 <MX_CRC_Init+0x3c>)
 800248a:	2200      	movs	r2, #0
 800248c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800248e:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <MX_CRC_Init+0x3c>)
 8002490:	2201      	movs	r2, #1
 8002492:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002494:	4804      	ldr	r0, [pc, #16]	@ (80024a8 <MX_CRC_Init+0x3c>)
 8002496:	f004 fb5f 	bl	8006b58 <HAL_CRC_Init>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80024a0:	f001 fdca 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80024a4:	bf00      	nop
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	20000a94 	.word	0x20000a94
 80024ac:	40023000 	.word	0x40023000

080024b0 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80024b4:	4b16      	ldr	r3, [pc, #88]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024b6:	4a17      	ldr	r2, [pc, #92]	@ (8002514 <MX_DCMI_Init+0x64>)
 80024b8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80024ba:	4b15      	ldr	r3, [pc, #84]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024bc:	2200      	movs	r2, #0
 80024be:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80024c0:	4b13      	ldr	r3, [pc, #76]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 80024c6:	4b12      	ldr	r3, [pc, #72]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80024cc:	4b10      	ldr	r3, [pc, #64]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80024d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80024d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024da:	2200      	movs	r2, #0
 80024dc:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80024de:	4b0c      	ldr	r3, [pc, #48]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80024e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80024ea:	4b09      	ldr	r3, [pc, #36]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80024f0:	4b07      	ldr	r3, [pc, #28]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80024f6:	4b06      	ldr	r3, [pc, #24]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80024fc:	4804      	ldr	r0, [pc, #16]	@ (8002510 <MX_DCMI_Init+0x60>)
 80024fe:	f004 fc1d 	bl	8006d3c <HAL_DCMI_Init>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8002508:	f001 fd96 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 800250c:	bf00      	nop
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000ab8 	.word	0x20000ab8
 8002514:	50050000 	.word	0x50050000

08002518 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 800251c:	4b15      	ldr	r3, [pc, #84]	@ (8002574 <MX_DMA2D_Init+0x5c>)
 800251e:	4a16      	ldr	r2, [pc, #88]	@ (8002578 <MX_DMA2D_Init+0x60>)
 8002520:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8002522:	4b14      	ldr	r3, [pc, #80]	@ (8002574 <MX_DMA2D_Init+0x5c>)
 8002524:	2200      	movs	r2, #0
 8002526:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8002528:	4b12      	ldr	r3, [pc, #72]	@ (8002574 <MX_DMA2D_Init+0x5c>)
 800252a:	2200      	movs	r2, #0
 800252c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800252e:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <MX_DMA2D_Init+0x5c>)
 8002530:	2200      	movs	r2, #0
 8002532:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8002534:	4b0f      	ldr	r3, [pc, #60]	@ (8002574 <MX_DMA2D_Init+0x5c>)
 8002536:	2200      	movs	r2, #0
 8002538:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800253a:	4b0e      	ldr	r3, [pc, #56]	@ (8002574 <MX_DMA2D_Init+0x5c>)
 800253c:	2200      	movs	r2, #0
 800253e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8002540:	4b0c      	ldr	r3, [pc, #48]	@ (8002574 <MX_DMA2D_Init+0x5c>)
 8002542:	2200      	movs	r2, #0
 8002544:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8002546:	4b0b      	ldr	r3, [pc, #44]	@ (8002574 <MX_DMA2D_Init+0x5c>)
 8002548:	2200      	movs	r2, #0
 800254a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800254c:	4809      	ldr	r0, [pc, #36]	@ (8002574 <MX_DMA2D_Init+0x5c>)
 800254e:	f005 f8e3 	bl	8007718 <HAL_DMA2D_Init>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8002558:	f001 fd6e 	bl	8004038 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800255c:	2101      	movs	r1, #1
 800255e:	4805      	ldr	r0, [pc, #20]	@ (8002574 <MX_DMA2D_Init+0x5c>)
 8002560:	f005 fa34 	bl	80079cc <HAL_DMA2D_ConfigLayer>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800256a:	f001 fd65 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	20000b08 	.word	0x20000b08
 8002578:	4002b000 	.word	0x4002b000

0800257c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8002580:	4b1f      	ldr	r3, [pc, #124]	@ (8002600 <MX_ETH_Init+0x84>)
 8002582:	4a20      	ldr	r2, [pc, #128]	@ (8002604 <MX_ETH_Init+0x88>)
 8002584:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8002586:	4b20      	ldr	r3, [pc, #128]	@ (8002608 <MX_ETH_Init+0x8c>)
 8002588:	2200      	movs	r2, #0
 800258a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800258c:	4b1e      	ldr	r3, [pc, #120]	@ (8002608 <MX_ETH_Init+0x8c>)
 800258e:	2280      	movs	r2, #128	@ 0x80
 8002590:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8002592:	4b1d      	ldr	r3, [pc, #116]	@ (8002608 <MX_ETH_Init+0x8c>)
 8002594:	22e1      	movs	r2, #225	@ 0xe1
 8002596:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8002598:	4b1b      	ldr	r3, [pc, #108]	@ (8002608 <MX_ETH_Init+0x8c>)
 800259a:	2200      	movs	r2, #0
 800259c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800259e:	4b1a      	ldr	r3, [pc, #104]	@ (8002608 <MX_ETH_Init+0x8c>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80025a4:	4b18      	ldr	r3, [pc, #96]	@ (8002608 <MX_ETH_Init+0x8c>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80025aa:	4b15      	ldr	r3, [pc, #84]	@ (8002600 <MX_ETH_Init+0x84>)
 80025ac:	4a16      	ldr	r2, [pc, #88]	@ (8002608 <MX_ETH_Init+0x8c>)
 80025ae:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80025b0:	4b13      	ldr	r3, [pc, #76]	@ (8002600 <MX_ETH_Init+0x84>)
 80025b2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80025b6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80025b8:	4b11      	ldr	r3, [pc, #68]	@ (8002600 <MX_ETH_Init+0x84>)
 80025ba:	4a14      	ldr	r2, [pc, #80]	@ (800260c <MX_ETH_Init+0x90>)
 80025bc:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80025be:	4b10      	ldr	r3, [pc, #64]	@ (8002600 <MX_ETH_Init+0x84>)
 80025c0:	4a13      	ldr	r2, [pc, #76]	@ (8002610 <MX_ETH_Init+0x94>)
 80025c2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80025c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002600 <MX_ETH_Init+0x84>)
 80025c6:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80025ca:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80025cc:	480c      	ldr	r0, [pc, #48]	@ (8002600 <MX_ETH_Init+0x84>)
 80025ce:	f005 fa8f 	bl	8007af0 <HAL_ETH_Init>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80025d8:	f001 fd2e 	bl	8004038 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80025dc:	2238      	movs	r2, #56	@ 0x38
 80025de:	2100      	movs	r1, #0
 80025e0:	480c      	ldr	r0, [pc, #48]	@ (8002614 <MX_ETH_Init+0x98>)
 80025e2:	f015 fb17 	bl	8017c14 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80025e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002614 <MX_ETH_Init+0x98>)
 80025e8:	2221      	movs	r2, #33	@ 0x21
 80025ea:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80025ec:	4b09      	ldr	r3, [pc, #36]	@ (8002614 <MX_ETH_Init+0x98>)
 80025ee:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80025f2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80025f4:	4b07      	ldr	r3, [pc, #28]	@ (8002614 <MX_ETH_Init+0x98>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80025fa:	bf00      	nop
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	20000b48 	.word	0x20000b48
 8002604:	40028000 	.word	0x40028000
 8002608:	20001580 	.word	0x20001580
 800260c:	20000174 	.word	0x20000174
 8002610:	200000d4 	.word	0x200000d4
 8002614:	20000a14 	.word	0x20000a14

08002618 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800261c:	4b1b      	ldr	r3, [pc, #108]	@ (800268c <MX_I2C1_Init+0x74>)
 800261e:	4a1c      	ldr	r2, [pc, #112]	@ (8002690 <MX_I2C1_Init+0x78>)
 8002620:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8002622:	4b1a      	ldr	r3, [pc, #104]	@ (800268c <MX_I2C1_Init+0x74>)
 8002624:	4a1b      	ldr	r2, [pc, #108]	@ (8002694 <MX_I2C1_Init+0x7c>)
 8002626:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002628:	4b18      	ldr	r3, [pc, #96]	@ (800268c <MX_I2C1_Init+0x74>)
 800262a:	2200      	movs	r2, #0
 800262c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800262e:	4b17      	ldr	r3, [pc, #92]	@ (800268c <MX_I2C1_Init+0x74>)
 8002630:	2201      	movs	r2, #1
 8002632:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002634:	4b15      	ldr	r3, [pc, #84]	@ (800268c <MX_I2C1_Init+0x74>)
 8002636:	2200      	movs	r2, #0
 8002638:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800263a:	4b14      	ldr	r3, [pc, #80]	@ (800268c <MX_I2C1_Init+0x74>)
 800263c:	2200      	movs	r2, #0
 800263e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002640:	4b12      	ldr	r3, [pc, #72]	@ (800268c <MX_I2C1_Init+0x74>)
 8002642:	2200      	movs	r2, #0
 8002644:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002646:	4b11      	ldr	r3, [pc, #68]	@ (800268c <MX_I2C1_Init+0x74>)
 8002648:	2200      	movs	r2, #0
 800264a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800264c:	4b0f      	ldr	r3, [pc, #60]	@ (800268c <MX_I2C1_Init+0x74>)
 800264e:	2200      	movs	r2, #0
 8002650:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002652:	480e      	ldr	r0, [pc, #56]	@ (800268c <MX_I2C1_Init+0x74>)
 8002654:	f007 fd1e 	bl	800a094 <HAL_I2C_Init>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800265e:	f001 fceb 	bl	8004038 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002662:	2100      	movs	r1, #0
 8002664:	4809      	ldr	r0, [pc, #36]	@ (800268c <MX_I2C1_Init+0x74>)
 8002666:	f007 fdb1 	bl	800a1cc <HAL_I2CEx_ConfigAnalogFilter>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002670:	f001 fce2 	bl	8004038 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002674:	2100      	movs	r1, #0
 8002676:	4805      	ldr	r0, [pc, #20]	@ (800268c <MX_I2C1_Init+0x74>)
 8002678:	f007 fdf3 	bl	800a262 <HAL_I2CEx_ConfigDigitalFilter>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002682:	f001 fcd9 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	20000bf8 	.word	0x20000bf8
 8002690:	40005400 	.word	0x40005400
 8002694:	00c0eaff 	.word	0x00c0eaff

08002698 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800269c:	4b1b      	ldr	r3, [pc, #108]	@ (800270c <MX_I2C3_Init+0x74>)
 800269e:	4a1c      	ldr	r2, [pc, #112]	@ (8002710 <MX_I2C3_Init+0x78>)
 80026a0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 80026a2:	4b1a      	ldr	r3, [pc, #104]	@ (800270c <MX_I2C3_Init+0x74>)
 80026a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002714 <MX_I2C3_Init+0x7c>)
 80026a6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80026a8:	4b18      	ldr	r3, [pc, #96]	@ (800270c <MX_I2C3_Init+0x74>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026ae:	4b17      	ldr	r3, [pc, #92]	@ (800270c <MX_I2C3_Init+0x74>)
 80026b0:	2201      	movs	r2, #1
 80026b2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026b4:	4b15      	ldr	r3, [pc, #84]	@ (800270c <MX_I2C3_Init+0x74>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80026ba:	4b14      	ldr	r3, [pc, #80]	@ (800270c <MX_I2C3_Init+0x74>)
 80026bc:	2200      	movs	r2, #0
 80026be:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80026c0:	4b12      	ldr	r3, [pc, #72]	@ (800270c <MX_I2C3_Init+0x74>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026c6:	4b11      	ldr	r3, [pc, #68]	@ (800270c <MX_I2C3_Init+0x74>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026cc:	4b0f      	ldr	r3, [pc, #60]	@ (800270c <MX_I2C3_Init+0x74>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80026d2:	480e      	ldr	r0, [pc, #56]	@ (800270c <MX_I2C3_Init+0x74>)
 80026d4:	f007 fcde 	bl	800a094 <HAL_I2C_Init>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80026de:	f001 fcab 	bl	8004038 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80026e2:	2100      	movs	r1, #0
 80026e4:	4809      	ldr	r0, [pc, #36]	@ (800270c <MX_I2C3_Init+0x74>)
 80026e6:	f007 fd71 	bl	800a1cc <HAL_I2CEx_ConfigAnalogFilter>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80026f0:	f001 fca2 	bl	8004038 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80026f4:	2100      	movs	r1, #0
 80026f6:	4805      	ldr	r0, [pc, #20]	@ (800270c <MX_I2C3_Init+0x74>)
 80026f8:	f007 fdb3 	bl	800a262 <HAL_I2CEx_ConfigDigitalFilter>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8002702:	f001 fc99 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20000c4c 	.word	0x20000c4c
 8002710:	40005c00 	.word	0x40005c00
 8002714:	00c0eaff 	.word	0x00c0eaff

08002718 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b08e      	sub	sp, #56	@ 0x38
 800271c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800271e:	1d3b      	adds	r3, r7, #4
 8002720:	2234      	movs	r2, #52	@ 0x34
 8002722:	2100      	movs	r1, #0
 8002724:	4618      	mov	r0, r3
 8002726:	f015 fa75 	bl	8017c14 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800272a:	4b3a      	ldr	r3, [pc, #232]	@ (8002814 <MX_LTDC_Init+0xfc>)
 800272c:	4a3a      	ldr	r2, [pc, #232]	@ (8002818 <MX_LTDC_Init+0x100>)
 800272e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002730:	4b38      	ldr	r3, [pc, #224]	@ (8002814 <MX_LTDC_Init+0xfc>)
 8002732:	2200      	movs	r2, #0
 8002734:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002736:	4b37      	ldr	r3, [pc, #220]	@ (8002814 <MX_LTDC_Init+0xfc>)
 8002738:	2200      	movs	r2, #0
 800273a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800273c:	4b35      	ldr	r3, [pc, #212]	@ (8002814 <MX_LTDC_Init+0xfc>)
 800273e:	2200      	movs	r2, #0
 8002740:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002742:	4b34      	ldr	r3, [pc, #208]	@ (8002814 <MX_LTDC_Init+0xfc>)
 8002744:	2200      	movs	r2, #0
 8002746:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8002748:	4b32      	ldr	r3, [pc, #200]	@ (8002814 <MX_LTDC_Init+0xfc>)
 800274a:	2228      	movs	r2, #40	@ 0x28
 800274c:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 800274e:	4b31      	ldr	r3, [pc, #196]	@ (8002814 <MX_LTDC_Init+0xfc>)
 8002750:	2209      	movs	r2, #9
 8002752:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8002754:	4b2f      	ldr	r3, [pc, #188]	@ (8002814 <MX_LTDC_Init+0xfc>)
 8002756:	2235      	movs	r2, #53	@ 0x35
 8002758:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 800275a:	4b2e      	ldr	r3, [pc, #184]	@ (8002814 <MX_LTDC_Init+0xfc>)
 800275c:	220b      	movs	r2, #11
 800275e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8002760:	4b2c      	ldr	r3, [pc, #176]	@ (8002814 <MX_LTDC_Init+0xfc>)
 8002762:	f240 2215 	movw	r2, #533	@ 0x215
 8002766:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8002768:	4b2a      	ldr	r3, [pc, #168]	@ (8002814 <MX_LTDC_Init+0xfc>)
 800276a:	f240 121b 	movw	r2, #283	@ 0x11b
 800276e:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8002770:	4b28      	ldr	r3, [pc, #160]	@ (8002814 <MX_LTDC_Init+0xfc>)
 8002772:	f240 2235 	movw	r2, #565	@ 0x235
 8002776:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8002778:	4b26      	ldr	r3, [pc, #152]	@ (8002814 <MX_LTDC_Init+0xfc>)
 800277a:	f240 121d 	movw	r2, #285	@ 0x11d
 800277e:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8002780:	4b24      	ldr	r3, [pc, #144]	@ (8002814 <MX_LTDC_Init+0xfc>)
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8002788:	4b22      	ldr	r3, [pc, #136]	@ (8002814 <MX_LTDC_Init+0xfc>)
 800278a:	2200      	movs	r2, #0
 800278c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8002790:	4b20      	ldr	r3, [pc, #128]	@ (8002814 <MX_LTDC_Init+0xfc>)
 8002792:	2200      	movs	r2, #0
 8002794:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8002798:	481e      	ldr	r0, [pc, #120]	@ (8002814 <MX_LTDC_Init+0xfc>)
 800279a:	f007 fdae 	bl	800a2fa <HAL_LTDC_Init>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80027a4:	f001 fc48 	bl	8004038 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80027a8:	2300      	movs	r3, #0
 80027aa:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 80027ac:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80027b0:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80027b2:	2300      	movs	r3, #0
 80027b4:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 80027b6:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80027ba:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80027bc:	2302      	movs	r3, #2
 80027be:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80027c0:	23ff      	movs	r3, #255	@ 0xff
 80027c2:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80027c4:	2300      	movs	r3, #0
 80027c6:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80027c8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80027cc:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80027ce:	2307      	movs	r3, #7
 80027d0:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 80027d2:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80027d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 80027d8:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80027dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 80027de:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80027e2:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80027e4:	2300      	movs	r3, #0
 80027e6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 80027ea:	2300      	movs	r3, #0
 80027ec:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 80027f0:	2300      	movs	r3, #0
 80027f2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80027f6:	1d3b      	adds	r3, r7, #4
 80027f8:	2200      	movs	r2, #0
 80027fa:	4619      	mov	r1, r3
 80027fc:	4805      	ldr	r0, [pc, #20]	@ (8002814 <MX_LTDC_Init+0xfc>)
 80027fe:	f007 fedb 	bl	800a5b8 <HAL_LTDC_ConfigLayer>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8002808:	f001 fc16 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800280c:	bf00      	nop
 800280e:	3738      	adds	r7, #56	@ 0x38
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	20000ca0 	.word	0x20000ca0
 8002818:	40016800 	.word	0x40016800

0800281c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8002820:	4b12      	ldr	r3, [pc, #72]	@ (800286c <MX_QUADSPI_Init+0x50>)
 8002822:	4a13      	ldr	r2, [pc, #76]	@ (8002870 <MX_QUADSPI_Init+0x54>)
 8002824:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8002826:	4b11      	ldr	r3, [pc, #68]	@ (800286c <MX_QUADSPI_Init+0x50>)
 8002828:	2201      	movs	r2, #1
 800282a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 800282c:	4b0f      	ldr	r3, [pc, #60]	@ (800286c <MX_QUADSPI_Init+0x50>)
 800282e:	2204      	movs	r2, #4
 8002830:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8002832:	4b0e      	ldr	r3, [pc, #56]	@ (800286c <MX_QUADSPI_Init+0x50>)
 8002834:	2210      	movs	r2, #16
 8002836:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8002838:	4b0c      	ldr	r3, [pc, #48]	@ (800286c <MX_QUADSPI_Init+0x50>)
 800283a:	2218      	movs	r2, #24
 800283c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 800283e:	4b0b      	ldr	r3, [pc, #44]	@ (800286c <MX_QUADSPI_Init+0x50>)
 8002840:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8002844:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002846:	4b09      	ldr	r3, [pc, #36]	@ (800286c <MX_QUADSPI_Init+0x50>)
 8002848:	2200      	movs	r2, #0
 800284a:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 800284c:	4b07      	ldr	r3, [pc, #28]	@ (800286c <MX_QUADSPI_Init+0x50>)
 800284e:	2200      	movs	r2, #0
 8002850:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8002852:	4b06      	ldr	r3, [pc, #24]	@ (800286c <MX_QUADSPI_Init+0x50>)
 8002854:	2200      	movs	r2, #0
 8002856:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002858:	4804      	ldr	r0, [pc, #16]	@ (800286c <MX_QUADSPI_Init+0x50>)
 800285a:	f008 f8c1 	bl	800a9e0 <HAL_QSPI_Init>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8002864:	f001 fbe8 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8002868:	bf00      	nop
 800286a:	bd80      	pop	{r7, pc}
 800286c:	20000d48 	.word	0x20000d48
 8002870:	a0001000 	.word	0xa0001000

08002874 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b090      	sub	sp, #64	@ 0x40
 8002878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800287a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	605a      	str	r2, [r3, #4]
 8002884:	609a      	str	r2, [r3, #8]
 8002886:	60da      	str	r2, [r3, #12]
 8002888:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800288a:	2300      	movs	r3, #0
 800288c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 800288e:	463b      	mov	r3, r7
 8002890:	2228      	movs	r2, #40	@ 0x28
 8002892:	2100      	movs	r1, #0
 8002894:	4618      	mov	r0, r3
 8002896:	f015 f9bd 	bl	8017c14 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800289a:	4b46      	ldr	r3, [pc, #280]	@ (80029b4 <MX_RTC_Init+0x140>)
 800289c:	4a46      	ldr	r2, [pc, #280]	@ (80029b8 <MX_RTC_Init+0x144>)
 800289e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80028a0:	4b44      	ldr	r3, [pc, #272]	@ (80029b4 <MX_RTC_Init+0x140>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80028a6:	4b43      	ldr	r3, [pc, #268]	@ (80029b4 <MX_RTC_Init+0x140>)
 80028a8:	227f      	movs	r2, #127	@ 0x7f
 80028aa:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80028ac:	4b41      	ldr	r3, [pc, #260]	@ (80029b4 <MX_RTC_Init+0x140>)
 80028ae:	22ff      	movs	r2, #255	@ 0xff
 80028b0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80028b2:	4b40      	ldr	r3, [pc, #256]	@ (80029b4 <MX_RTC_Init+0x140>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80028b8:	4b3e      	ldr	r3, [pc, #248]	@ (80029b4 <MX_RTC_Init+0x140>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80028be:	4b3d      	ldr	r3, [pc, #244]	@ (80029b4 <MX_RTC_Init+0x140>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80028c4:	483b      	ldr	r0, [pc, #236]	@ (80029b4 <MX_RTC_Init+0x140>)
 80028c6:	f009 fb39 	bl	800bf3c <HAL_RTC_Init>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d001      	beq.n	80028d4 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 80028d0:	f001 fbb2 	bl	8004038 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80028d4:	2300      	movs	r3, #0
 80028d6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 80028da:	2300      	movs	r3, #0
 80028dc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 80028e0:	2300      	movs	r3, #0
 80028e2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80028e6:	2300      	movs	r3, #0
 80028e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80028ea:	2300      	movs	r3, #0
 80028ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80028ee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80028f2:	2201      	movs	r2, #1
 80028f4:	4619      	mov	r1, r3
 80028f6:	482f      	ldr	r0, [pc, #188]	@ (80029b4 <MX_RTC_Init+0x140>)
 80028f8:	f009 fba2 	bl	800c040 <HAL_RTC_SetTime>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8002902:	f001 fb99 	bl	8004038 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002906:	2301      	movs	r3, #1
 8002908:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 800290c:	2301      	movs	r3, #1
 800290e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8002912:	2301      	movs	r3, #1
 8002914:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8002918:	2300      	movs	r3, #0
 800291a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800291e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002922:	2201      	movs	r2, #1
 8002924:	4619      	mov	r1, r3
 8002926:	4823      	ldr	r0, [pc, #140]	@ (80029b4 <MX_RTC_Init+0x140>)
 8002928:	f009 fc24 	bl	800c174 <HAL_RTC_SetDate>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8002932:	f001 fb81 	bl	8004038 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002936:	2300      	movs	r3, #0
 8002938:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800293a:	2300      	movs	r3, #0
 800293c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800293e:	2300      	movs	r3, #0
 8002940:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002942:	2300      	movs	r3, #0
 8002944:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002946:	2300      	movs	r3, #0
 8002948:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800294a:	2300      	movs	r3, #0
 800294c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800294e:	2300      	movs	r3, #0
 8002950:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002952:	2300      	movs	r3, #0
 8002954:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002956:	2300      	movs	r3, #0
 8002958:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800295a:	2301      	movs	r3, #1
 800295c:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002960:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002964:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002966:	463b      	mov	r3, r7
 8002968:	2201      	movs	r2, #1
 800296a:	4619      	mov	r1, r3
 800296c:	4811      	ldr	r0, [pc, #68]	@ (80029b4 <MX_RTC_Init+0x140>)
 800296e:	f009 fc85 	bl	800c27c <HAL_RTC_SetAlarm>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8002978:	f001 fb5e 	bl	8004038 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 800297c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002980:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002982:	463b      	mov	r3, r7
 8002984:	2201      	movs	r2, #1
 8002986:	4619      	mov	r1, r3
 8002988:	480a      	ldr	r0, [pc, #40]	@ (80029b4 <MX_RTC_Init+0x140>)
 800298a:	f009 fc77 	bl	800c27c <HAL_RTC_SetAlarm>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d001      	beq.n	8002998 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8002994:	f001 fb50 	bl	8004038 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8002998:	2202      	movs	r2, #2
 800299a:	2100      	movs	r1, #0
 800299c:	4805      	ldr	r0, [pc, #20]	@ (80029b4 <MX_RTC_Init+0x140>)
 800299e:	f009 fe37 	bl	800c610 <HAL_RTCEx_SetTimeStamp>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <MX_RTC_Init+0x138>
  {
    Error_Handler();
 80029a8:	f001 fb46 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80029ac:	bf00      	nop
 80029ae:	3740      	adds	r7, #64	@ 0x40
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	20000d94 	.word	0x20000d94
 80029b8:	40002800 	.word	0x40002800

080029bc <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 80029c0:	4b4d      	ldr	r3, [pc, #308]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 80029c2:	4a4e      	ldr	r2, [pc, #312]	@ (8002afc <MX_SAI2_Init+0x140>)
 80029c4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 80029c6:	4b4c      	ldr	r3, [pc, #304]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80029cc:	4b4a      	ldr	r3, [pc, #296]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 80029d2:	4b49      	ldr	r3, [pc, #292]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 80029d4:	2240      	movs	r2, #64	@ 0x40
 80029d6:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80029d8:	4b47      	ldr	r3, [pc, #284]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 80029da:	2200      	movs	r2, #0
 80029dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80029de:	4b46      	ldr	r3, [pc, #280]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 80029e4:	4b44      	ldr	r3, [pc, #272]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80029ea:	4b43      	ldr	r3, [pc, #268]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80029f0:	4b41      	ldr	r3, [pc, #260]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80029f6:	4b40      	ldr	r3, [pc, #256]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80029fc:	4b3e      	ldr	r3, [pc, #248]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 80029fe:	4a40      	ldr	r2, [pc, #256]	@ (8002b00 <MX_SAI2_Init+0x144>)
 8002a00:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002a02:	4b3d      	ldr	r3, [pc, #244]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8002a08:	4b3b      	ldr	r3, [pc, #236]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8002a0e:	4b3a      	ldr	r3, [pc, #232]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002a14:	4b38      	ldr	r3, [pc, #224]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 8002a1a:	4b37      	ldr	r3, [pc, #220]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a1c:	2208      	movs	r2, #8
 8002a1e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8002a20:	4b35      	ldr	r3, [pc, #212]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a22:	2201      	movs	r2, #1
 8002a24:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8002a26:	4b34      	ldr	r3, [pc, #208]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002a2c:	4b32      	ldr	r3, [pc, #200]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8002a32:	4b31      	ldr	r3, [pc, #196]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8002a38:	4b2f      	ldr	r3, [pc, #188]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002a3e:	4b2e      	ldr	r3, [pc, #184]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8002a44:	4b2c      	ldr	r3, [pc, #176]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a46:	2201      	movs	r2, #1
 8002a48:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 8002a4a:	4b2b      	ldr	r3, [pc, #172]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8002a50:	4829      	ldr	r0, [pc, #164]	@ (8002af8 <MX_SAI2_Init+0x13c>)
 8002a52:	f009 fe45 	bl	800c6e0 <HAL_SAI_Init>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <MX_SAI2_Init+0xa4>
  {
    Error_Handler();
 8002a5c:	f001 faec 	bl	8004038 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8002a60:	4b28      	ldr	r3, [pc, #160]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002a62:	4a29      	ldr	r2, [pc, #164]	@ (8002b08 <MX_SAI2_Init+0x14c>)
 8002a64:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 8002a66:	4b27      	ldr	r3, [pc, #156]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8002a6c:	4b25      	ldr	r3, [pc, #148]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002a6e:	2203      	movs	r2, #3
 8002a70:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 8002a72:	4b24      	ldr	r3, [pc, #144]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002a74:	2240      	movs	r2, #64	@ 0x40
 8002a76:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002a78:	4b22      	ldr	r3, [pc, #136]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002a7e:	4b21      	ldr	r3, [pc, #132]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8002a84:	4b1f      	ldr	r3, [pc, #124]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002a86:	2201      	movs	r2, #1
 8002a88:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8002a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002a90:	4b1c      	ldr	r3, [pc, #112]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002a96:	4b1b      	ldr	r3, [pc, #108]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8002a9c:	4b19      	ldr	r3, [pc, #100]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8002aa2:	4b18      	ldr	r3, [pc, #96]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002aa8:	4b16      	ldr	r3, [pc, #88]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.FrameInit.FrameLength = 8;
 8002aae:	4b15      	ldr	r3, [pc, #84]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002ab0:	2208      	movs	r2, #8
 8002ab2:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8002ab4:	4b13      	ldr	r3, [pc, #76]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8002aba:	4b12      	ldr	r3, [pc, #72]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002ac0:	4b10      	ldr	r3, [pc, #64]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8002ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8002acc:	4b0d      	ldr	r3, [pc, #52]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 8002ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002ada:	2201      	movs	r2, #1
 8002adc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8002ade:	4b09      	ldr	r3, [pc, #36]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8002ae4:	4807      	ldr	r0, [pc, #28]	@ (8002b04 <MX_SAI2_Init+0x148>)
 8002ae6:	f009 fdfb 	bl	800c6e0 <HAL_SAI_Init>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <MX_SAI2_Init+0x138>
  {
    Error_Handler();
 8002af0:	f001 faa2 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8002af4:	bf00      	nop
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	20000db4 	.word	0x20000db4
 8002afc:	40015c04 	.word	0x40015c04
 8002b00:	0002ee00 	.word	0x0002ee00
 8002b04:	20000e38 	.word	0x20000e38
 8002b08:	40015c24 	.word	0x40015c24

08002b0c <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8002b12:	4b13      	ldr	r3, [pc, #76]	@ (8002b60 <MX_SDMMC1_SD_Init+0x54>)
 8002b14:	4a13      	ldr	r2, [pc, #76]	@ (8002b64 <MX_SDMMC1_SD_Init+0x58>)
 8002b16:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8002b18:	4b11      	ldr	r3, [pc, #68]	@ (8002b60 <MX_SDMMC1_SD_Init+0x54>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8002b1e:	4b10      	ldr	r3, [pc, #64]	@ (8002b60 <MX_SDMMC1_SD_Init+0x54>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002b24:	4b0e      	ldr	r3, [pc, #56]	@ (8002b60 <MX_SDMMC1_SD_Init+0x54>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;  // ST Ïª§ÎÆ§ÎãàÌã∞ Í∞ÄÏù¥Îìú: 1-bit Î™®ÎìúÎ°ú Î≥ÄÍ≤Ω
 8002b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8002b60 <MX_SDMMC1_SD_Init+0x54>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;  // ÌïòÎìúÏõ®Ïñ¥ ÌîåÎ°úÏö∞ Ïª®Ìä∏Î°§ ÌôúÏÑ±Ìôî (ÏïàÏ†ïÏÑ± Ìñ•ÏÉÅ)
 8002b30:	4b0b      	ldr	r3, [pc, #44]	@ (8002b60 <MX_SDMMC1_SD_Init+0x54>)
 8002b32:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002b36:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 8;  // ÌÅ¥Îü≠ Î∂ÑÏ£ºÎπÑ Ï¶ùÍ∞Ä (2‚Üí8, STM32F7 ÏïàÏ†ïÌôî Í∂åÏû•Í∞í)
 8002b38:	4b09      	ldr	r3, [pc, #36]	@ (8002b60 <MX_SDMMC1_SD_Init+0x54>)
 8002b3a:	2208      	movs	r2, #8
 8002b3c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */
  
  // Initialize SD card with HAL
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8002b3e:	4808      	ldr	r0, [pc, #32]	@ (8002b60 <MX_SDMMC1_SD_Init+0x54>)
 8002b40:	f009 ff84 	bl	800ca4c <HAL_SD_Init>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <MX_SDMMC1_SD_Init+0x42>
  {
    Error_Handler();
 8002b4a:	f001 fa75 	bl	8004038 <Error_Handler>
  }
  
  // BSP Ï¥àÍ∏∞ÌôîÎèÑ Ìò∏Ï∂ú (FatFs Ìò∏ÌôòÏÑ±ÏùÑ ÏúÑÌï¥)
  uint8_t bsp_result = BSP_SD_Init();
 8002b4e:	f00f f881 	bl	8011c54 <BSP_SD_Init>
 8002b52:	4603      	mov	r3, r0
 8002b54:	71fb      	strb	r3, [r7, #7]
    // Error_Handler() Ìò∏Ï∂úÌïòÏßÄ ÏïäÏùå
  }

  /* USER CODE END SDMMC1_Init 2 */

}
 8002b56:	bf00      	nop
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000ebc 	.word	0x20000ebc
 8002b64:	40012c00 	.word	0x40012c00

08002b68 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8002b6c:	4b15      	ldr	r3, [pc, #84]	@ (8002bc4 <MX_SPDIFRX_Init+0x5c>)
 8002b6e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002b72:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8002b74:	4b13      	ldr	r3, [pc, #76]	@ (8002bc4 <MX_SPDIFRX_Init+0x5c>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8002b7a:	4b12      	ldr	r3, [pc, #72]	@ (8002bc4 <MX_SPDIFRX_Init+0x5c>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8002b80:	4b10      	ldr	r3, [pc, #64]	@ (8002bc4 <MX_SPDIFRX_Init+0x5c>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8002b86:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc4 <MX_SPDIFRX_Init+0x5c>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8002b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8002bc4 <MX_SPDIFRX_Init+0x5c>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8002b92:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc4 <MX_SPDIFRX_Init+0x5c>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8002b98:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc4 <MX_SPDIFRX_Init+0x5c>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8002b9e:	4b09      	ldr	r3, [pc, #36]	@ (8002bc4 <MX_SPDIFRX_Init+0x5c>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8002ba4:	4b07      	ldr	r3, [pc, #28]	@ (8002bc4 <MX_SPDIFRX_Init+0x5c>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8002baa:	4b06      	ldr	r3, [pc, #24]	@ (8002bc4 <MX_SPDIFRX_Init+0x5c>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8002bb0:	4804      	ldr	r0, [pc, #16]	@ (8002bc4 <MX_SPDIFRX_Init+0x5c>)
 8002bb2:	f00b f90b 	bl	800ddcc <HAL_SPDIFRX_Init>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8002bbc:	f001 fa3c 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8002bc0:	bf00      	nop
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	20000f40 	.word	0x20000f40

08002bc8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002bcc:	4b1b      	ldr	r3, [pc, #108]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002bce:	4a1c      	ldr	r2, [pc, #112]	@ (8002c40 <MX_SPI2_Init+0x78>)
 8002bd0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002bd4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002bd8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002bda:	4b18      	ldr	r3, [pc, #96]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002be0:	4b16      	ldr	r3, [pc, #88]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002be2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002be6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002be8:	4b14      	ldr	r3, [pc, #80]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002bee:	4b13      	ldr	r3, [pc, #76]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002bf4:	4b11      	ldr	r3, [pc, #68]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002bf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bfa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c02:	4b0e      	ldr	r3, [pc, #56]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c08:	4b0c      	ldr	r3, [pc, #48]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002c14:	4b09      	ldr	r3, [pc, #36]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002c16:	2207      	movs	r2, #7
 8002c18:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002c1a:	4b08      	ldr	r3, [pc, #32]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c20:	4b06      	ldr	r3, [pc, #24]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002c22:	2208      	movs	r2, #8
 8002c24:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002c26:	4805      	ldr	r0, [pc, #20]	@ (8002c3c <MX_SPI2_Init+0x74>)
 8002c28:	f00b f92c 	bl	800de84 <HAL_SPI_Init>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002c32:	f001 fa01 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002c36:	bf00      	nop
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	20000f8c 	.word	0x20000f8c
 8002c40:	40003800 	.word	0x40003800

08002c44 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b09a      	sub	sp, #104	@ 0x68
 8002c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c4a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002c4e:	2200      	movs	r2, #0
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	605a      	str	r2, [r3, #4]
 8002c54:	609a      	str	r2, [r3, #8]
 8002c56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c58:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	601a      	str	r2, [r3, #0]
 8002c60:	605a      	str	r2, [r3, #4]
 8002c62:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c64:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]
 8002c6c:	605a      	str	r2, [r3, #4]
 8002c6e:	609a      	str	r2, [r3, #8]
 8002c70:	60da      	str	r2, [r3, #12]
 8002c72:	611a      	str	r2, [r3, #16]
 8002c74:	615a      	str	r2, [r3, #20]
 8002c76:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002c78:	1d3b      	adds	r3, r7, #4
 8002c7a:	222c      	movs	r2, #44	@ 0x2c
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f014 ffc8 	bl	8017c14 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002c84:	4b43      	ldr	r3, [pc, #268]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002c86:	4a44      	ldr	r2, [pc, #272]	@ (8002d98 <MX_TIM1_Init+0x154>)
 8002c88:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002c8a:	4b42      	ldr	r3, [pc, #264]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c90:	4b40      	ldr	r3, [pc, #256]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002c96:	4b3f      	ldr	r3, [pc, #252]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002c98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c9c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c9e:	4b3d      	ldr	r3, [pc, #244]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002ca4:	4b3b      	ldr	r3, [pc, #236]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002caa:	4b3a      	ldr	r3, [pc, #232]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002cb0:	4838      	ldr	r0, [pc, #224]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002cb2:	f00b f992 	bl	800dfda <HAL_TIM_Base_Init>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002cbc:	f001 f9bc 	bl	8004038 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cc4:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002cc6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4831      	ldr	r0, [pc, #196]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002cce:	f00b fcc5 	bl	800e65c <HAL_TIM_ConfigClockSource>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002cd8:	f001 f9ae 	bl	8004038 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002cdc:	482d      	ldr	r0, [pc, #180]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002cde:	f00b fa4b 	bl	800e178 <HAL_TIM_PWM_Init>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002ce8:	f001 f9a6 	bl	8004038 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cec:	2300      	movs	r3, #0
 8002cee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002cf8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4825      	ldr	r0, [pc, #148]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002d00:	f00c f93c 	bl	800ef7c <HAL_TIMEx_MasterConfigSynchronization>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8002d0a:	f001 f995 	bl	8004038 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d0e:	2360      	movs	r3, #96	@ 0x60
 8002d10:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002d12:	2300      	movs	r3, #0
 8002d14:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d16:	2300      	movs	r3, #0
 8002d18:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d22:	2300      	movs	r3, #0
 8002d24:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d26:	2300      	movs	r3, #0
 8002d28:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d2a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002d2e:	2200      	movs	r2, #0
 8002d30:	4619      	mov	r1, r3
 8002d32:	4818      	ldr	r0, [pc, #96]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002d34:	f00b fb7e 	bl	800e434 <HAL_TIM_PWM_ConfigChannel>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002d3e:	f001 f97b 	bl	8004038 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d42:	2300      	movs	r3, #0
 8002d44:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d46:	2300      	movs	r3, #0
 8002d48:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d52:	2300      	movs	r3, #0
 8002d54:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d5a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002d60:	2300      	movs	r3, #0
 8002d62:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002d64:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d68:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002d72:	1d3b      	adds	r3, r7, #4
 8002d74:	4619      	mov	r1, r3
 8002d76:	4807      	ldr	r0, [pc, #28]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002d78:	f00c f98e 	bl	800f098 <HAL_TIMEx_ConfigBreakDeadTime>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002d82:	f001 f959 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002d86:	4803      	ldr	r0, [pc, #12]	@ (8002d94 <MX_TIM1_Init+0x150>)
 8002d88:	f001 ffca 	bl	8004d20 <HAL_TIM_MspPostInit>

}
 8002d8c:	bf00      	nop
 8002d8e:	3768      	adds	r7, #104	@ 0x68
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	20000ff0 	.word	0x20000ff0
 8002d98:	40010000 	.word	0x40010000

08002d9c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b08e      	sub	sp, #56	@ 0x38
 8002da0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002da2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002da6:	2200      	movs	r2, #0
 8002da8:	601a      	str	r2, [r3, #0]
 8002daa:	605a      	str	r2, [r3, #4]
 8002dac:	609a      	str	r2, [r3, #8]
 8002dae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002db0:	f107 031c 	add.w	r3, r7, #28
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	605a      	str	r2, [r3, #4]
 8002dba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dbc:	463b      	mov	r3, r7
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	605a      	str	r2, [r3, #4]
 8002dc4:	609a      	str	r2, [r3, #8]
 8002dc6:	60da      	str	r2, [r3, #12]
 8002dc8:	611a      	str	r2, [r3, #16]
 8002dca:	615a      	str	r2, [r3, #20]
 8002dcc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002dce:	4b2d      	ldr	r3, [pc, #180]	@ (8002e84 <MX_TIM2_Init+0xe8>)
 8002dd0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002dd4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002dd6:	4b2b      	ldr	r3, [pc, #172]	@ (8002e84 <MX_TIM2_Init+0xe8>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ddc:	4b29      	ldr	r3, [pc, #164]	@ (8002e84 <MX_TIM2_Init+0xe8>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002de2:	4b28      	ldr	r3, [pc, #160]	@ (8002e84 <MX_TIM2_Init+0xe8>)
 8002de4:	f04f 32ff 	mov.w	r2, #4294967295
 8002de8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dea:	4b26      	ldr	r3, [pc, #152]	@ (8002e84 <MX_TIM2_Init+0xe8>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002df0:	4b24      	ldr	r3, [pc, #144]	@ (8002e84 <MX_TIM2_Init+0xe8>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002df6:	4823      	ldr	r0, [pc, #140]	@ (8002e84 <MX_TIM2_Init+0xe8>)
 8002df8:	f00b f8ef 	bl	800dfda <HAL_TIM_Base_Init>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002e02:	f001 f919 	bl	8004038 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e0c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e10:	4619      	mov	r1, r3
 8002e12:	481c      	ldr	r0, [pc, #112]	@ (8002e84 <MX_TIM2_Init+0xe8>)
 8002e14:	f00b fc22 	bl	800e65c <HAL_TIM_ConfigClockSource>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002e1e:	f001 f90b 	bl	8004038 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002e22:	4818      	ldr	r0, [pc, #96]	@ (8002e84 <MX_TIM2_Init+0xe8>)
 8002e24:	f00b f9a8 	bl	800e178 <HAL_TIM_PWM_Init>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002e2e:	f001 f903 	bl	8004038 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e32:	2300      	movs	r3, #0
 8002e34:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e36:	2300      	movs	r3, #0
 8002e38:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e3a:	f107 031c 	add.w	r3, r7, #28
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4810      	ldr	r0, [pc, #64]	@ (8002e84 <MX_TIM2_Init+0xe8>)
 8002e42:	f00c f89b 	bl	800ef7c <HAL_TIMEx_MasterConfigSynchronization>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d001      	beq.n	8002e50 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002e4c:	f001 f8f4 	bl	8004038 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e50:	2360      	movs	r3, #96	@ 0x60
 8002e52:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002e54:	2300      	movs	r3, #0
 8002e56:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e60:	463b      	mov	r3, r7
 8002e62:	2200      	movs	r2, #0
 8002e64:	4619      	mov	r1, r3
 8002e66:	4807      	ldr	r0, [pc, #28]	@ (8002e84 <MX_TIM2_Init+0xe8>)
 8002e68:	f00b fae4 	bl	800e434 <HAL_TIM_PWM_ConfigChannel>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002e72:	f001 f8e1 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002e76:	4803      	ldr	r0, [pc, #12]	@ (8002e84 <MX_TIM2_Init+0xe8>)
 8002e78:	f001 ff52 	bl	8004d20 <HAL_TIM_MspPostInit>

}
 8002e7c:	bf00      	nop
 8002e7e:	3738      	adds	r7, #56	@ 0x38
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	2000103c 	.word	0x2000103c

08002e88 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b08e      	sub	sp, #56	@ 0x38
 8002e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e92:	2200      	movs	r2, #0
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	605a      	str	r2, [r3, #4]
 8002e98:	609a      	str	r2, [r3, #8]
 8002e9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e9c:	f107 031c 	add.w	r3, r7, #28
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	605a      	str	r2, [r3, #4]
 8002ea6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ea8:	463b      	mov	r3, r7
 8002eaa:	2200      	movs	r2, #0
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	605a      	str	r2, [r3, #4]
 8002eb0:	609a      	str	r2, [r3, #8]
 8002eb2:	60da      	str	r2, [r3, #12]
 8002eb4:	611a      	str	r2, [r3, #16]
 8002eb6:	615a      	str	r2, [r3, #20]
 8002eb8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002eba:	4b2d      	ldr	r3, [pc, #180]	@ (8002f70 <MX_TIM3_Init+0xe8>)
 8002ebc:	4a2d      	ldr	r2, [pc, #180]	@ (8002f74 <MX_TIM3_Init+0xec>)
 8002ebe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002ec0:	4b2b      	ldr	r3, [pc, #172]	@ (8002f70 <MX_TIM3_Init+0xe8>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ec6:	4b2a      	ldr	r3, [pc, #168]	@ (8002f70 <MX_TIM3_Init+0xe8>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002ecc:	4b28      	ldr	r3, [pc, #160]	@ (8002f70 <MX_TIM3_Init+0xe8>)
 8002ece:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ed2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ed4:	4b26      	ldr	r3, [pc, #152]	@ (8002f70 <MX_TIM3_Init+0xe8>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002eda:	4b25      	ldr	r3, [pc, #148]	@ (8002f70 <MX_TIM3_Init+0xe8>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002ee0:	4823      	ldr	r0, [pc, #140]	@ (8002f70 <MX_TIM3_Init+0xe8>)
 8002ee2:	f00b f87a 	bl	800dfda <HAL_TIM_Base_Init>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002eec:	f001 f8a4 	bl	8004038 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ef0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002ef6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002efa:	4619      	mov	r1, r3
 8002efc:	481c      	ldr	r0, [pc, #112]	@ (8002f70 <MX_TIM3_Init+0xe8>)
 8002efe:	f00b fbad 	bl	800e65c <HAL_TIM_ConfigClockSource>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d001      	beq.n	8002f0c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002f08:	f001 f896 	bl	8004038 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002f0c:	4818      	ldr	r0, [pc, #96]	@ (8002f70 <MX_TIM3_Init+0xe8>)
 8002f0e:	f00b f933 	bl	800e178 <HAL_TIM_PWM_Init>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002f18:	f001 f88e 	bl	8004038 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f20:	2300      	movs	r3, #0
 8002f22:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f24:	f107 031c 	add.w	r3, r7, #28
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4811      	ldr	r0, [pc, #68]	@ (8002f70 <MX_TIM3_Init+0xe8>)
 8002f2c:	f00c f826 	bl	800ef7c <HAL_TIMEx_MasterConfigSynchronization>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002f36:	f001 f87f 	bl	8004038 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f3a:	2360      	movs	r3, #96	@ 0x60
 8002f3c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f42:	2300      	movs	r3, #0
 8002f44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f46:	2300      	movs	r3, #0
 8002f48:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f4a:	463b      	mov	r3, r7
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	4619      	mov	r1, r3
 8002f50:	4807      	ldr	r0, [pc, #28]	@ (8002f70 <MX_TIM3_Init+0xe8>)
 8002f52:	f00b fa6f 	bl	800e434 <HAL_TIM_PWM_ConfigChannel>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002f5c:	f001 f86c 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002f60:	4803      	ldr	r0, [pc, #12]	@ (8002f70 <MX_TIM3_Init+0xe8>)
 8002f62:	f001 fedd 	bl	8004d20 <HAL_TIM_MspPostInit>

}
 8002f66:	bf00      	nop
 8002f68:	3738      	adds	r7, #56	@ 0x38
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	20001088 	.word	0x20001088
 8002f74:	40000400 	.word	0x40000400

08002f78 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b08e      	sub	sp, #56	@ 0x38
 8002f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f7e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
 8002f86:	605a      	str	r2, [r3, #4]
 8002f88:	609a      	str	r2, [r3, #8]
 8002f8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f8c:	f107 031c 	add.w	r3, r7, #28
 8002f90:	2200      	movs	r2, #0
 8002f92:	601a      	str	r2, [r3, #0]
 8002f94:	605a      	str	r2, [r3, #4]
 8002f96:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f98:	463b      	mov	r3, r7
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	601a      	str	r2, [r3, #0]
 8002f9e:	605a      	str	r2, [r3, #4]
 8002fa0:	609a      	str	r2, [r3, #8]
 8002fa2:	60da      	str	r2, [r3, #12]
 8002fa4:	611a      	str	r2, [r3, #16]
 8002fa6:	615a      	str	r2, [r3, #20]
 8002fa8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002faa:	4b2d      	ldr	r3, [pc, #180]	@ (8003060 <MX_TIM5_Init+0xe8>)
 8002fac:	4a2d      	ldr	r2, [pc, #180]	@ (8003064 <MX_TIM5_Init+0xec>)
 8002fae:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002fb0:	4b2b      	ldr	r3, [pc, #172]	@ (8003060 <MX_TIM5_Init+0xe8>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fb6:	4b2a      	ldr	r3, [pc, #168]	@ (8003060 <MX_TIM5_Init+0xe8>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002fbc:	4b28      	ldr	r3, [pc, #160]	@ (8003060 <MX_TIM5_Init+0xe8>)
 8002fbe:	f04f 32ff 	mov.w	r2, #4294967295
 8002fc2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fc4:	4b26      	ldr	r3, [pc, #152]	@ (8003060 <MX_TIM5_Init+0xe8>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fca:	4b25      	ldr	r3, [pc, #148]	@ (8003060 <MX_TIM5_Init+0xe8>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002fd0:	4823      	ldr	r0, [pc, #140]	@ (8003060 <MX_TIM5_Init+0xe8>)
 8002fd2:	f00b f802 	bl	800dfda <HAL_TIM_Base_Init>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8002fdc:	f001 f82c 	bl	8004038 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fe0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002fe6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002fea:	4619      	mov	r1, r3
 8002fec:	481c      	ldr	r0, [pc, #112]	@ (8003060 <MX_TIM5_Init+0xe8>)
 8002fee:	f00b fb35 	bl	800e65c <HAL_TIM_ConfigClockSource>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8002ff8:	f001 f81e 	bl	8004038 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002ffc:	4818      	ldr	r0, [pc, #96]	@ (8003060 <MX_TIM5_Init+0xe8>)
 8002ffe:	f00b f8bb 	bl	800e178 <HAL_TIM_PWM_Init>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d001      	beq.n	800300c <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8003008:	f001 f816 	bl	8004038 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800300c:	2300      	movs	r3, #0
 800300e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003010:	2300      	movs	r3, #0
 8003012:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003014:	f107 031c 	add.w	r3, r7, #28
 8003018:	4619      	mov	r1, r3
 800301a:	4811      	ldr	r0, [pc, #68]	@ (8003060 <MX_TIM5_Init+0xe8>)
 800301c:	f00b ffae 	bl	800ef7c <HAL_TIMEx_MasterConfigSynchronization>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8003026:	f001 f807 	bl	8004038 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800302a:	2360      	movs	r3, #96	@ 0x60
 800302c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800302e:	2300      	movs	r3, #0
 8003030:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003032:	2300      	movs	r3, #0
 8003034:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003036:	2300      	movs	r3, #0
 8003038:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800303a:	463b      	mov	r3, r7
 800303c:	220c      	movs	r2, #12
 800303e:	4619      	mov	r1, r3
 8003040:	4807      	ldr	r0, [pc, #28]	@ (8003060 <MX_TIM5_Init+0xe8>)
 8003042:	f00b f9f7 	bl	800e434 <HAL_TIM_PWM_ConfigChannel>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 800304c:	f000 fff4 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003050:	4803      	ldr	r0, [pc, #12]	@ (8003060 <MX_TIM5_Init+0xe8>)
 8003052:	f001 fe65 	bl	8004d20 <HAL_TIM_MspPostInit>

}
 8003056:	bf00      	nop
 8003058:	3738      	adds	r7, #56	@ 0x38
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	200010d4 	.word	0x200010d4
 8003064:	40000c00 	.word	0x40000c00

08003068 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b088      	sub	sp, #32
 800306c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800306e:	f107 0310 	add.w	r3, r7, #16
 8003072:	2200      	movs	r2, #0
 8003074:	601a      	str	r2, [r3, #0]
 8003076:	605a      	str	r2, [r3, #4]
 8003078:	609a      	str	r2, [r3, #8]
 800307a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800307c:	1d3b      	adds	r3, r7, #4
 800307e:	2200      	movs	r2, #0
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	605a      	str	r2, [r3, #4]
 8003084:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003086:	4b20      	ldr	r3, [pc, #128]	@ (8003108 <MX_TIM8_Init+0xa0>)
 8003088:	4a20      	ldr	r2, [pc, #128]	@ (800310c <MX_TIM8_Init+0xa4>)
 800308a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800308c:	4b1e      	ldr	r3, [pc, #120]	@ (8003108 <MX_TIM8_Init+0xa0>)
 800308e:	2200      	movs	r2, #0
 8003090:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003092:	4b1d      	ldr	r3, [pc, #116]	@ (8003108 <MX_TIM8_Init+0xa0>)
 8003094:	2200      	movs	r2, #0
 8003096:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003098:	4b1b      	ldr	r3, [pc, #108]	@ (8003108 <MX_TIM8_Init+0xa0>)
 800309a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800309e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030a0:	4b19      	ldr	r3, [pc, #100]	@ (8003108 <MX_TIM8_Init+0xa0>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80030a6:	4b18      	ldr	r3, [pc, #96]	@ (8003108 <MX_TIM8_Init+0xa0>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030ac:	4b16      	ldr	r3, [pc, #88]	@ (8003108 <MX_TIM8_Init+0xa0>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80030b2:	4815      	ldr	r0, [pc, #84]	@ (8003108 <MX_TIM8_Init+0xa0>)
 80030b4:	f00a ff91 	bl	800dfda <HAL_TIM_Base_Init>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80030be:	f000 ffbb 	bl	8004038 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80030c8:	f107 0310 	add.w	r3, r7, #16
 80030cc:	4619      	mov	r1, r3
 80030ce:	480e      	ldr	r0, [pc, #56]	@ (8003108 <MX_TIM8_Init+0xa0>)
 80030d0:	f00b fac4 	bl	800e65c <HAL_TIM_ConfigClockSource>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80030da:	f000 ffad 	bl	8004038 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030de:	2300      	movs	r3, #0
 80030e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80030e2:	2300      	movs	r3, #0
 80030e4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030e6:	2300      	movs	r3, #0
 80030e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80030ea:	1d3b      	adds	r3, r7, #4
 80030ec:	4619      	mov	r1, r3
 80030ee:	4806      	ldr	r0, [pc, #24]	@ (8003108 <MX_TIM8_Init+0xa0>)
 80030f0:	f00b ff44 	bl	800ef7c <HAL_TIMEx_MasterConfigSynchronization>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80030fa:	f000 ff9d 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80030fe:	bf00      	nop
 8003100:	3720      	adds	r7, #32
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	20001120 	.word	0x20001120
 800310c:	40010400 	.word	0x40010400

08003110 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b088      	sub	sp, #32
 8003114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003116:	1d3b      	adds	r3, r7, #4
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	605a      	str	r2, [r3, #4]
 800311e:	609a      	str	r2, [r3, #8]
 8003120:	60da      	str	r2, [r3, #12]
 8003122:	611a      	str	r2, [r3, #16]
 8003124:	615a      	str	r2, [r3, #20]
 8003126:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8003128:	4b1a      	ldr	r3, [pc, #104]	@ (8003194 <MX_TIM12_Init+0x84>)
 800312a:	4a1b      	ldr	r2, [pc, #108]	@ (8003198 <MX_TIM12_Init+0x88>)
 800312c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 800312e:	4b19      	ldr	r3, [pc, #100]	@ (8003194 <MX_TIM12_Init+0x84>)
 8003130:	2200      	movs	r2, #0
 8003132:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003134:	4b17      	ldr	r3, [pc, #92]	@ (8003194 <MX_TIM12_Init+0x84>)
 8003136:	2200      	movs	r2, #0
 8003138:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800313a:	4b16      	ldr	r3, [pc, #88]	@ (8003194 <MX_TIM12_Init+0x84>)
 800313c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003140:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003142:	4b14      	ldr	r3, [pc, #80]	@ (8003194 <MX_TIM12_Init+0x84>)
 8003144:	2200      	movs	r2, #0
 8003146:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003148:	4b12      	ldr	r3, [pc, #72]	@ (8003194 <MX_TIM12_Init+0x84>)
 800314a:	2200      	movs	r2, #0
 800314c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800314e:	4811      	ldr	r0, [pc, #68]	@ (8003194 <MX_TIM12_Init+0x84>)
 8003150:	f00b f812 	bl	800e178 <HAL_TIM_PWM_Init>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800315a:	f000 ff6d 	bl	8004038 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800315e:	2360      	movs	r3, #96	@ 0x60
 8003160:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003162:	2300      	movs	r3, #0
 8003164:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003166:	2300      	movs	r3, #0
 8003168:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800316a:	2300      	movs	r3, #0
 800316c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800316e:	1d3b      	adds	r3, r7, #4
 8003170:	2200      	movs	r2, #0
 8003172:	4619      	mov	r1, r3
 8003174:	4807      	ldr	r0, [pc, #28]	@ (8003194 <MX_TIM12_Init+0x84>)
 8003176:	f00b f95d 	bl	800e434 <HAL_TIM_PWM_ConfigChannel>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8003180:	f000 ff5a 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003184:	4803      	ldr	r0, [pc, #12]	@ (8003194 <MX_TIM12_Init+0x84>)
 8003186:	f001 fdcb 	bl	8004d20 <HAL_TIM_MspPostInit>

}
 800318a:	bf00      	nop
 800318c:	3720      	adds	r7, #32
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	2000116c 	.word	0x2000116c
 8003198:	40001800 	.word	0x40001800

0800319c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80031a0:	4b14      	ldr	r3, [pc, #80]	@ (80031f4 <MX_USART1_UART_Init+0x58>)
 80031a2:	4a15      	ldr	r2, [pc, #84]	@ (80031f8 <MX_USART1_UART_Init+0x5c>)
 80031a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80031a6:	4b13      	ldr	r3, [pc, #76]	@ (80031f4 <MX_USART1_UART_Init+0x58>)
 80031a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80031ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031ae:	4b11      	ldr	r3, [pc, #68]	@ (80031f4 <MX_USART1_UART_Init+0x58>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031b4:	4b0f      	ldr	r3, [pc, #60]	@ (80031f4 <MX_USART1_UART_Init+0x58>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031ba:	4b0e      	ldr	r3, [pc, #56]	@ (80031f4 <MX_USART1_UART_Init+0x58>)
 80031bc:	2200      	movs	r2, #0
 80031be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031c0:	4b0c      	ldr	r3, [pc, #48]	@ (80031f4 <MX_USART1_UART_Init+0x58>)
 80031c2:	220c      	movs	r2, #12
 80031c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031c6:	4b0b      	ldr	r3, [pc, #44]	@ (80031f4 <MX_USART1_UART_Init+0x58>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031cc:	4b09      	ldr	r3, [pc, #36]	@ (80031f4 <MX_USART1_UART_Init+0x58>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031d2:	4b08      	ldr	r3, [pc, #32]	@ (80031f4 <MX_USART1_UART_Init+0x58>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031d8:	4b06      	ldr	r3, [pc, #24]	@ (80031f4 <MX_USART1_UART_Init+0x58>)
 80031da:	2200      	movs	r2, #0
 80031dc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80031de:	4805      	ldr	r0, [pc, #20]	@ (80031f4 <MX_USART1_UART_Init+0x58>)
 80031e0:	f00b fff6 	bl	800f1d0 <HAL_UART_Init>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80031ea:	f000 ff25 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80031ee:	bf00      	nop
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	200011b8 	.word	0x200011b8
 80031f8:	40011000 	.word	0x40011000

080031fc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003200:	4b14      	ldr	r3, [pc, #80]	@ (8003254 <MX_USART6_UART_Init+0x58>)
 8003202:	4a15      	ldr	r2, [pc, #84]	@ (8003258 <MX_USART6_UART_Init+0x5c>)
 8003204:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8003206:	4b13      	ldr	r3, [pc, #76]	@ (8003254 <MX_USART6_UART_Init+0x58>)
 8003208:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800320c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800320e:	4b11      	ldr	r3, [pc, #68]	@ (8003254 <MX_USART6_UART_Init+0x58>)
 8003210:	2200      	movs	r2, #0
 8003212:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003214:	4b0f      	ldr	r3, [pc, #60]	@ (8003254 <MX_USART6_UART_Init+0x58>)
 8003216:	2200      	movs	r2, #0
 8003218:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800321a:	4b0e      	ldr	r3, [pc, #56]	@ (8003254 <MX_USART6_UART_Init+0x58>)
 800321c:	2200      	movs	r2, #0
 800321e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003220:	4b0c      	ldr	r3, [pc, #48]	@ (8003254 <MX_USART6_UART_Init+0x58>)
 8003222:	220c      	movs	r2, #12
 8003224:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003226:	4b0b      	ldr	r3, [pc, #44]	@ (8003254 <MX_USART6_UART_Init+0x58>)
 8003228:	2200      	movs	r2, #0
 800322a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800322c:	4b09      	ldr	r3, [pc, #36]	@ (8003254 <MX_USART6_UART_Init+0x58>)
 800322e:	2200      	movs	r2, #0
 8003230:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003232:	4b08      	ldr	r3, [pc, #32]	@ (8003254 <MX_USART6_UART_Init+0x58>)
 8003234:	2200      	movs	r2, #0
 8003236:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003238:	4b06      	ldr	r3, [pc, #24]	@ (8003254 <MX_USART6_UART_Init+0x58>)
 800323a:	2200      	movs	r2, #0
 800323c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800323e:	4805      	ldr	r0, [pc, #20]	@ (8003254 <MX_USART6_UART_Init+0x58>)
 8003240:	f00b ffc6 	bl	800f1d0 <HAL_UART_Init>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800324a:	f000 fef5 	bl	8004038 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800324e:	bf00      	nop
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	20001240 	.word	0x20001240
 8003258:	40011400 	.word	0x40011400

0800325c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b088      	sub	sp, #32
 8003260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8003262:	1d3b      	adds	r3, r7, #4
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	605a      	str	r2, [r3, #4]
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	60da      	str	r2, [r3, #12]
 800326e:	611a      	str	r2, [r3, #16]
 8003270:	615a      	str	r2, [r3, #20]
 8003272:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8003274:	4b1f      	ldr	r3, [pc, #124]	@ (80032f4 <MX_FMC_Init+0x98>)
 8003276:	4a20      	ldr	r2, [pc, #128]	@ (80032f8 <MX_FMC_Init+0x9c>)
 8003278:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800327a:	4b1e      	ldr	r3, [pc, #120]	@ (80032f4 <MX_FMC_Init+0x98>)
 800327c:	2200      	movs	r2, #0
 800327e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003280:	4b1c      	ldr	r3, [pc, #112]	@ (80032f4 <MX_FMC_Init+0x98>)
 8003282:	2200      	movs	r2, #0
 8003284:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8003286:	4b1b      	ldr	r3, [pc, #108]	@ (80032f4 <MX_FMC_Init+0x98>)
 8003288:	2204      	movs	r2, #4
 800328a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800328c:	4b19      	ldr	r3, [pc, #100]	@ (80032f4 <MX_FMC_Init+0x98>)
 800328e:	2210      	movs	r2, #16
 8003290:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003292:	4b18      	ldr	r3, [pc, #96]	@ (80032f4 <MX_FMC_Init+0x98>)
 8003294:	2240      	movs	r2, #64	@ 0x40
 8003296:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8003298:	4b16      	ldr	r3, [pc, #88]	@ (80032f4 <MX_FMC_Init+0x98>)
 800329a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800329e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80032a0:	4b14      	ldr	r3, [pc, #80]	@ (80032f4 <MX_FMC_Init+0x98>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80032a6:	4b13      	ldr	r3, [pc, #76]	@ (80032f4 <MX_FMC_Init+0x98>)
 80032a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80032ac:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 80032ae:	4b11      	ldr	r3, [pc, #68]	@ (80032f4 <MX_FMC_Init+0x98>)
 80032b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80032b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80032b6:	4b0f      	ldr	r3, [pc, #60]	@ (80032f4 <MX_FMC_Init+0x98>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80032bc:	2302      	movs	r3, #2
 80032be:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80032c0:	2307      	movs	r3, #7
 80032c2:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80032c4:	2304      	movs	r3, #4
 80032c6:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80032c8:	2307      	movs	r3, #7
 80032ca:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80032cc:	2303      	movs	r3, #3
 80032ce:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80032d0:	2302      	movs	r3, #2
 80032d2:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80032d4:	2302      	movs	r3, #2
 80032d6:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80032d8:	1d3b      	adds	r3, r7, #4
 80032da:	4619      	mov	r1, r3
 80032dc:	4805      	ldr	r0, [pc, #20]	@ (80032f4 <MX_FMC_Init+0x98>)
 80032de:	f00a fd40 	bl	800dd62 <HAL_SDRAM_Init>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80032e8:	f000 fea6 	bl	8004038 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80032ec:	bf00      	nop
 80032ee:	3720      	adds	r7, #32
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	200012c8 	.word	0x200012c8
 80032f8:	a0000140 	.word	0xa0000140

080032fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b090      	sub	sp, #64	@ 0x40
 8003300:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003302:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003306:	2200      	movs	r2, #0
 8003308:	601a      	str	r2, [r3, #0]
 800330a:	605a      	str	r2, [r3, #4]
 800330c:	609a      	str	r2, [r3, #8]
 800330e:	60da      	str	r2, [r3, #12]
 8003310:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003312:	4bb0      	ldr	r3, [pc, #704]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003316:	4aaf      	ldr	r2, [pc, #700]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003318:	f043 0310 	orr.w	r3, r3, #16
 800331c:	6313      	str	r3, [r2, #48]	@ 0x30
 800331e:	4bad      	ldr	r3, [pc, #692]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003322:	f003 0310 	and.w	r3, r3, #16
 8003326:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800332a:	4baa      	ldr	r3, [pc, #680]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332e:	4aa9      	ldr	r2, [pc, #676]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003330:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003334:	6313      	str	r3, [r2, #48]	@ 0x30
 8003336:	4ba7      	ldr	r3, [pc, #668]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800333e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003342:	4ba4      	ldr	r3, [pc, #656]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003346:	4aa3      	ldr	r2, [pc, #652]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003348:	f043 0302 	orr.w	r3, r3, #2
 800334c:	6313      	str	r3, [r2, #48]	@ 0x30
 800334e:	4ba1      	ldr	r3, [pc, #644]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	623b      	str	r3, [r7, #32]
 8003358:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800335a:	4b9e      	ldr	r3, [pc, #632]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 800335c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335e:	4a9d      	ldr	r2, [pc, #628]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003360:	f043 0308 	orr.w	r3, r3, #8
 8003364:	6313      	str	r3, [r2, #48]	@ 0x30
 8003366:	4b9b      	ldr	r3, [pc, #620]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336a:	f003 0308 	and.w	r3, r3, #8
 800336e:	61fb      	str	r3, [r7, #28]
 8003370:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003372:	4b98      	ldr	r3, [pc, #608]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003376:	4a97      	ldr	r2, [pc, #604]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003378:	f043 0304 	orr.w	r3, r3, #4
 800337c:	6313      	str	r3, [r2, #48]	@ 0x30
 800337e:	4b95      	ldr	r3, [pc, #596]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003382:	f003 0304 	and.w	r3, r3, #4
 8003386:	61bb      	str	r3, [r7, #24]
 8003388:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800338a:	4b92      	ldr	r3, [pc, #584]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 800338c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338e:	4a91      	ldr	r2, [pc, #580]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003390:	f043 0301 	orr.w	r3, r3, #1
 8003394:	6313      	str	r3, [r2, #48]	@ 0x30
 8003396:	4b8f      	ldr	r3, [pc, #572]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339a:	f003 0301 	and.w	r3, r3, #1
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80033a2:	4b8c      	ldr	r3, [pc, #560]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 80033a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a6:	4a8b      	ldr	r2, [pc, #556]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 80033a8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ae:	4b89      	ldr	r3, [pc, #548]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 80033b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033b6:	613b      	str	r3, [r7, #16]
 80033b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80033ba:	4b86      	ldr	r3, [pc, #536]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 80033bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033be:	4a85      	ldr	r2, [pc, #532]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 80033c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80033c6:	4b83      	ldr	r3, [pc, #524]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 80033c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ce:	60fb      	str	r3, [r7, #12]
 80033d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80033d2:	4b80      	ldr	r3, [pc, #512]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 80033d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d6:	4a7f      	ldr	r2, [pc, #508]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 80033d8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80033de:	4b7d      	ldr	r3, [pc, #500]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 80033e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033e6:	60bb      	str	r3, [r7, #8]
 80033e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80033ea:	4b7a      	ldr	r3, [pc, #488]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ee:	4a79      	ldr	r2, [pc, #484]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 80033f0:	f043 0320 	orr.w	r3, r3, #32
 80033f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80033f6:	4b77      	ldr	r3, [pc, #476]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fa:	f003 0320 	and.w	r3, r3, #32
 80033fe:	607b      	str	r3, [r7, #4]
 8003400:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003402:	4b74      	ldr	r3, [pc, #464]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003406:	4a73      	ldr	r2, [pc, #460]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800340c:	6313      	str	r3, [r2, #48]	@ 0x30
 800340e:	4b71      	ldr	r3, [pc, #452]	@ (80035d4 <MX_GPIO_Init+0x2d8>)
 8003410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003416:	603b      	str	r3, [r7, #0]
 8003418:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800341a:	2201      	movs	r2, #1
 800341c:	2120      	movs	r1, #32
 800341e:	486e      	ldr	r0, [pc, #440]	@ (80035d8 <MX_GPIO_Init+0x2dc>)
 8003420:	f005 f878 	bl	8008514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8003424:	2200      	movs	r2, #0
 8003426:	210c      	movs	r1, #12
 8003428:	486c      	ldr	r0, [pc, #432]	@ (80035dc <MX_GPIO_Init+0x2e0>)
 800342a:	f005 f873 	bl	8008514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800342e:	2201      	movs	r2, #1
 8003430:	2108      	movs	r1, #8
 8003432:	486b      	ldr	r0, [pc, #428]	@ (80035e0 <MX_GPIO_Init+0x2e4>)
 8003434:	f005 f86e 	bl	8008514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8003438:	2201      	movs	r2, #1
 800343a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800343e:	4867      	ldr	r0, [pc, #412]	@ (80035dc <MX_GPIO_Init+0x2e0>)
 8003440:	f005 f868 	bl	8008514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8003444:	2200      	movs	r2, #0
 8003446:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800344a:	4866      	ldr	r0, [pc, #408]	@ (80035e4 <MX_GPIO_Init+0x2e8>)
 800344c:	f005 f862 	bl	8008514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8003450:	2200      	movs	r2, #0
 8003452:	21c8      	movs	r1, #200	@ 0xc8
 8003454:	4864      	ldr	r0, [pc, #400]	@ (80035e8 <MX_GPIO_Init+0x2ec>)
 8003456:	f005 f85d 	bl	8008514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800345a:	2308      	movs	r3, #8
 800345c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800345e:	2300      	movs	r3, #0
 8003460:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003462:	2300      	movs	r3, #0
 8003464:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003466:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800346a:	4619      	mov	r1, r3
 800346c:	485f      	ldr	r0, [pc, #380]	@ (80035ec <MX_GPIO_Init+0x2f0>)
 800346e:	f004 fe8d 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8003472:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8003476:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003478:	2302      	movs	r3, #2
 800347a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800347c:	2300      	movs	r3, #0
 800347e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003480:	2303      	movs	r3, #3
 8003482:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8003484:	230a      	movs	r3, #10
 8003486:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003488:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800348c:	4619      	mov	r1, r3
 800348e:	4858      	ldr	r0, [pc, #352]	@ (80035f0 <MX_GPIO_Init+0x2f4>)
 8003490:	f004 fe7c 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8003494:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003498:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800349a:	2300      	movs	r3, #0
 800349c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349e:	2300      	movs	r3, #0
 80034a0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80034a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034a6:	4619      	mov	r1, r3
 80034a8:	4852      	ldr	r0, [pc, #328]	@ (80035f4 <MX_GPIO_Init+0x2f8>)
 80034aa:	f004 fe6f 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80034ae:	2340      	movs	r3, #64	@ 0x40
 80034b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80034b2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80034b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b8:	2300      	movs	r3, #0
 80034ba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 80034bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034c0:	4619      	mov	r1, r3
 80034c2:	4845      	ldr	r0, [pc, #276]	@ (80035d8 <MX_GPIO_Init+0x2dc>)
 80034c4:	f004 fe62 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80034c8:	2320      	movs	r3, #32
 80034ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034cc:	2301      	movs	r3, #1
 80034ce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d0:	2300      	movs	r3, #0
 80034d2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d4:	2300      	movs	r3, #0
 80034d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80034d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034dc:	4619      	mov	r1, r3
 80034de:	483e      	ldr	r0, [pc, #248]	@ (80035d8 <MX_GPIO_Init+0x2dc>)
 80034e0:	f004 fe54 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 80034e4:	f241 030c 	movw	r3, #4108	@ 0x100c
 80034e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034ea:	2301      	movs	r3, #1
 80034ec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ee:	2300      	movs	r3, #0
 80034f0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f2:	2300      	movs	r3, #0
 80034f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80034f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034fa:	4619      	mov	r1, r3
 80034fc:	4837      	ldr	r0, [pc, #220]	@ (80035dc <MX_GPIO_Init+0x2e0>)
 80034fe:	f004 fe45 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8003502:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003506:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003508:	2300      	movs	r3, #0
 800350a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350c:	2300      	movs	r3, #0
 800350e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8003510:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003514:	4619      	mov	r1, r3
 8003516:	4838      	ldr	r0, [pc, #224]	@ (80035f8 <MX_GPIO_Init+0x2fc>)
 8003518:	f004 fe38 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 800351c:	2308      	movs	r3, #8
 800351e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003520:	2301      	movs	r3, #1
 8003522:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003524:	2300      	movs	r3, #0
 8003526:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003528:	2300      	movs	r3, #0
 800352a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800352c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003530:	4619      	mov	r1, r3
 8003532:	482b      	ldr	r0, [pc, #172]	@ (80035e0 <MX_GPIO_Init+0x2e4>)
 8003534:	f004 fe2a 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8003538:	2310      	movs	r3, #16
 800353a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800353c:	2300      	movs	r3, #0
 800353e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003540:	2300      	movs	r3, #0
 8003542:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003544:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003548:	4619      	mov	r1, r3
 800354a:	4823      	ldr	r0, [pc, #140]	@ (80035d8 <MX_GPIO_Init+0x2dc>)
 800354c:	f004 fe1e 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8003550:	f248 0304 	movw	r3, #32772	@ 0x8004
 8003554:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003556:	2300      	movs	r3, #0
 8003558:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800355a:	2300      	movs	r3, #0
 800355c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800355e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003562:	4619      	mov	r1, r3
 8003564:	481f      	ldr	r0, [pc, #124]	@ (80035e4 <MX_GPIO_Init+0x2e8>)
 8003566:	f004 fe11 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 800356a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800356e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003570:	2301      	movs	r3, #1
 8003572:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003574:	2300      	movs	r3, #0
 8003576:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003578:	2300      	movs	r3, #0
 800357a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800357c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003580:	4619      	mov	r1, r3
 8003582:	4818      	ldr	r0, [pc, #96]	@ (80035e4 <MX_GPIO_Init+0x2e8>)
 8003584:	f004 fe02 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8003588:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800358c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800358e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8003592:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003594:	2300      	movs	r3, #0
 8003596:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8003598:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800359c:	4619      	mov	r1, r3
 800359e:	480f      	ldr	r0, [pc, #60]	@ (80035dc <MX_GPIO_Init+0x2e0>)
 80035a0:	f004 fdf4 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80035a4:	2310      	movs	r3, #16
 80035a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035a8:	2302      	movs	r3, #2
 80035aa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ac:	2300      	movs	r3, #0
 80035ae:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035b0:	2303      	movs	r3, #3
 80035b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80035b4:	230a      	movs	r3, #10
 80035b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 80035b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80035bc:	4619      	mov	r1, r3
 80035be:	4809      	ldr	r0, [pc, #36]	@ (80035e4 <MX_GPIO_Init+0x2e8>)
 80035c0:	f004 fde4 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 80035c4:	23c8      	movs	r3, #200	@ 0xc8
 80035c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035c8:	2301      	movs	r3, #1
 80035ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035cc:	2300      	movs	r3, #0
 80035ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80035d0:	e014      	b.n	80035fc <MX_GPIO_Init+0x300>
 80035d2:	bf00      	nop
 80035d4:	40023800 	.word	0x40023800
 80035d8:	40020c00 	.word	0x40020c00
 80035dc:	40022000 	.word	0x40022000
 80035e0:	40022800 	.word	0x40022800
 80035e4:	40021c00 	.word	0x40021c00
 80035e8:	40021800 	.word	0x40021800
 80035ec:	40021000 	.word	0x40021000
 80035f0:	40020400 	.word	0x40020400
 80035f4:	40022400 	.word	0x40022400
 80035f8:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035fc:	2300      	movs	r3, #0
 80035fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003600:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003604:	4619      	mov	r1, r3
 8003606:	4819      	ldr	r0, [pc, #100]	@ (800366c <MX_GPIO_Init+0x370>)
 8003608:	f004 fdc0 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 800360c:	2305      	movs	r3, #5
 800360e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003610:	2302      	movs	r3, #2
 8003612:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003614:	2300      	movs	r3, #0
 8003616:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003618:	2303      	movs	r3, #3
 800361a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800361c:	230a      	movs	r3, #10
 800361e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003620:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003624:	4619      	mov	r1, r3
 8003626:	4812      	ldr	r0, [pc, #72]	@ (8003670 <MX_GPIO_Init+0x374>)
 8003628:	f004 fdb0 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 800362c:	2304      	movs	r3, #4
 800362e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003630:	2300      	movs	r3, #0
 8003632:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003634:	2300      	movs	r3, #0
 8003636:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8003638:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800363c:	4619      	mov	r1, r3
 800363e:	480b      	ldr	r0, [pc, #44]	@ (800366c <MX_GPIO_Init+0x370>)
 8003640:	f004 fda4 	bl	800818c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8003644:	2328      	movs	r3, #40	@ 0x28
 8003646:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003648:	2302      	movs	r3, #2
 800364a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364c:	2300      	movs	r3, #0
 800364e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003650:	2303      	movs	r3, #3
 8003652:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8003654:	230a      	movs	r3, #10
 8003656:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003658:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800365c:	4619      	mov	r1, r3
 800365e:	4805      	ldr	r0, [pc, #20]	@ (8003674 <MX_GPIO_Init+0x378>)
 8003660:	f004 fd94 	bl	800818c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003664:	bf00      	nop
 8003666:	3740      	adds	r7, #64	@ 0x40
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	40021800 	.word	0x40021800
 8003670:	40020800 	.word	0x40020800
 8003674:	40020000 	.word	0x40020000

08003678 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b096      	sub	sp, #88	@ 0x58
 800367c:	af02      	add	r7, sp, #8
 800367e:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST - ÏûÑÏãú ÎπÑÌôúÏÑ±Ìôî (SD Ïπ¥Îìú ÌÖåÏä§Ìä∏Ïö©) */
  LOG_WARN("USB Host initialization temporarily disabled to avoid RTOS task conflicts");
 8003680:	49bb      	ldr	r1, [pc, #748]	@ (8003970 <StartDefaultTask+0x2f8>)
 8003682:	2002      	movs	r0, #2
 8003684:	f002 f816 	bl	80056b4 <LOGGER_SendFormatted>
  LOG_INFO("This eliminates USBH_Thread vs defaultTask priority conflicts");
 8003688:	49ba      	ldr	r1, [pc, #744]	@ (8003974 <StartDefaultTask+0x2fc>)
 800368a:	2001      	movs	r0, #1
 800368c:	f002 f812 	bl	80056b4 <LOGGER_SendFormatted>
  // MX_USB_HOST_Init();  // SD Ïπ¥Îìú ÌÖåÏä§Ìä∏ ÏôÑÎ£å ÌõÑ Ïû¨ÌôúÏÑ±Ìôî ÏòàÏ†ï
  /* USER CODE BEGIN 5 */
  
  // SD Card Ï¥àÍ∏∞ÌôîÎäî Ïù¥ÎØ∏ main()ÏóêÏÑú Ïö∞ÏÑ† ÏôÑÎ£åÎê®
  LOG_INFO("üìã SD card initialization completed in main() - checking status...");
 8003690:	49b9      	ldr	r1, [pc, #740]	@ (8003978 <StartDefaultTask+0x300>)
 8003692:	2001      	movs	r0, #1
 8003694:	f002 f80e 	bl	80056b4 <LOGGER_SendFormatted>
  
  LOG_INFO("=== STM32F746G-DISCO UART6 Test Started ===");
 8003698:	49b8      	ldr	r1, [pc, #736]	@ (800397c <StartDefaultTask+0x304>)
 800369a:	2001      	movs	r0, #1
 800369c:	f002 f80a 	bl	80056b4 <LOGGER_SendFormatted>
  LOG_INFO("System Clock: %lu MHz", SystemCoreClock / 1000000);
 80036a0:	4bb7      	ldr	r3, [pc, #732]	@ (8003980 <StartDefaultTask+0x308>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4ab7      	ldr	r2, [pc, #732]	@ (8003984 <StartDefaultTask+0x30c>)
 80036a6:	fba2 2303 	umull	r2, r3, r2, r3
 80036aa:	0c9b      	lsrs	r3, r3, #18
 80036ac:	461a      	mov	r2, r3
 80036ae:	49b6      	ldr	r1, [pc, #728]	@ (8003988 <StartDefaultTask+0x310>)
 80036b0:	2001      	movs	r0, #1
 80036b2:	f001 ffff 	bl	80056b4 <LOGGER_SendFormatted>
  LOG_INFO("UART6 Configuration: 115200 baud, 8N1");
 80036b6:	49b5      	ldr	r1, [pc, #724]	@ (800398c <StartDefaultTask+0x314>)
 80036b8:	2001      	movs	r0, #1
 80036ba:	f001 fffb 	bl	80056b4 <LOGGER_SendFormatted>
  LOG_INFO("üìå CRITICAL: For loopback test, connect PC6(TX) to PC7(RX) with a wire!");
 80036be:	49b4      	ldr	r1, [pc, #720]	@ (8003990 <StartDefaultTask+0x318>)
 80036c0:	2001      	movs	r0, #1
 80036c2:	f001 fff7 	bl	80056b4 <LOGGER_SendFormatted>
  LOG_INFO("üìå UART6 Pins: PC6(TX) = Arduino D1, PC7(RX) = Arduino D0");
 80036c6:	49b3      	ldr	r1, [pc, #716]	@ (8003994 <StartDefaultTask+0x31c>)
 80036c8:	2001      	movs	r0, #1
 80036ca:	f001 fff3 	bl	80056b4 <LOGGER_SendFormatted>
  
  // SD Ïπ¥Îìú Í∏∞Î≥∏ Í∏∞Îä• ÌÖåÏä§Ìä∏ (Default TaskÏóêÏÑú ÏàòÌñâ)
  LOG_INFO("üì§ [TX_TASK] Starting SD card basic functionality test...");
 80036ce:	49b2      	ldr	r1, [pc, #712]	@ (8003998 <StartDefaultTask+0x320>)
 80036d0:	2001      	movs	r0, #1
 80036d2:	f001 ffef 	bl	80056b4 <LOGGER_SendFormatted>
  
  // SD Ï¥àÍ∏∞Ìôî ÏãúÎèÑ
  LOG_INFO("üì§ [TX_TASK] Attempting SD card initialization...");
 80036d6:	49b1      	ldr	r1, [pc, #708]	@ (800399c <StartDefaultTask+0x324>)
 80036d8:	2001      	movs	r0, #1
 80036da:	f001 ffeb 	bl	80056b4 <LOGGER_SendFormatted>
  g_sd_initialization_result = SDStorage_Init();
 80036de:	f7fd fffb 	bl	80016d8 <SDStorage_Init>
 80036e2:	4603      	mov	r3, r0
 80036e4:	4aae      	ldr	r2, [pc, #696]	@ (80039a0 <StartDefaultTask+0x328>)
 80036e6:	6013      	str	r3, [r2, #0]
  
  if (g_sd_initialization_result == SDSTORAGE_OK) {
 80036e8:	4bad      	ldr	r3, [pc, #692]	@ (80039a0 <StartDefaultTask+0x328>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d124      	bne.n	800373a <StartDefaultTask+0xc2>
    LOG_INFO("‚úÖ [TX_TASK] SD card initialization SUCCESS");
 80036f0:	49ac      	ldr	r1, [pc, #688]	@ (80039a4 <StartDefaultTask+0x32c>)
 80036f2:	2001      	movs	r0, #1
 80036f4:	f001 ffde 	bl	80056b4 <LOGGER_SendFormatted>
    
    // Í∏∞Î≥∏ Ïì∞Í∏∞ ÌÖåÏä§Ìä∏
    LOG_INFO("üì§ [TX_TASK] Testing SD card write operation...");
 80036f8:	49ab      	ldr	r1, [pc, #684]	@ (80039a8 <StartDefaultTask+0x330>)
 80036fa:	2001      	movs	r0, #1
 80036fc:	f001 ffda 	bl	80056b4 <LOGGER_SendFormatted>
    const char* test_message = "SD Card Test - Hello World from FreeRTOS!\n";
 8003700:	4baa      	ldr	r3, [pc, #680]	@ (80039ac <StartDefaultTask+0x334>)
 8003702:	647b      	str	r3, [r7, #68]	@ 0x44
    int write_result = SDStorage_WriteLog(test_message, strlen(test_message));
 8003704:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003706:	f7fc fd8d 	bl	8000224 <strlen>
 800370a:	4603      	mov	r3, r0
 800370c:	4619      	mov	r1, r3
 800370e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003710:	f7fe fa14 	bl	8001b3c <SDStorage_WriteLog>
 8003714:	6438      	str	r0, [r7, #64]	@ 0x40
    
    if (write_result == SDSTORAGE_OK) {
 8003716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003718:	2b00      	cmp	r3, #0
 800371a:	d108      	bne.n	800372e <StartDefaultTask+0xb6>
      LOG_INFO("‚úÖ [TX_TASK] SD card write operation SUCCESS");
 800371c:	49a4      	ldr	r1, [pc, #656]	@ (80039b0 <StartDefaultTask+0x338>)
 800371e:	2001      	movs	r0, #1
 8003720:	f001 ffc8 	bl	80056b4 <LOGGER_SendFormatted>
      LOG_INFO("üéâ [TX_TASK] SD card functionality confirmed - ready for long-term logging");
 8003724:	49a3      	ldr	r1, [pc, #652]	@ (80039b4 <StartDefaultTask+0x33c>)
 8003726:	2001      	movs	r0, #1
 8003728:	f001 ffc4 	bl	80056b4 <LOGGER_SendFormatted>
 800372c:	e010      	b.n	8003750 <StartDefaultTask+0xd8>
    } else {
      LOG_ERROR("‚ùå [TX_TASK] SD card write operation FAILED (code: %d)", write_result);
 800372e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003730:	49a1      	ldr	r1, [pc, #644]	@ (80039b8 <StartDefaultTask+0x340>)
 8003732:	2003      	movs	r0, #3
 8003734:	f001 ffbe 	bl	80056b4 <LOGGER_SendFormatted>
 8003738:	e00a      	b.n	8003750 <StartDefaultTask+0xd8>
    }
  } else {
    LOG_ERROR("‚ùå [TX_TASK] SD card initialization FAILED (code: %d)", g_sd_initialization_result);
 800373a:	4b99      	ldr	r3, [pc, #612]	@ (80039a0 <StartDefaultTask+0x328>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	461a      	mov	r2, r3
 8003740:	499e      	ldr	r1, [pc, #632]	@ (80039bc <StartDefaultTask+0x344>)
 8003742:	2003      	movs	r0, #3
 8003744:	f001 ffb6 	bl	80056b4 <LOGGER_SendFormatted>
    LOG_INFO("üì∫ [TX_TASK] Continuing with terminal-only logging");
 8003748:	499d      	ldr	r1, [pc, #628]	@ (80039c0 <StartDefaultTask+0x348>)
 800374a:	2001      	movs	r0, #1
 800374c:	f001 ffb2 	bl	80056b4 <LOGGER_SendFormatted>
  }

  // SD ÌÖåÏä§Ìä∏ Í±¥ÎÑàÎõ∞Í≥† Î∞îÎ°ú LoRa ÏãúÏûë
  
  LOG_INFO("üì§ [TX_TASK] Starting LoRa initialization and JOIN...");
 8003750:	499c      	ldr	r1, [pc, #624]	@ (80039c4 <StartDefaultTask+0x34c>)
 8003752:	2001      	movs	r0, #1
 8003754:	f001 ffae 	bl	80056b4 <LOGGER_SendFormatted>
  
  // UART Ïó∞Í≤∞ (LoRa ÌÜµÏã†ÏùÑ ÏúÑÌï¥ ÌïÑÏàò)
  LOG_INFO("üì§ [TX_TASK] Connecting to UART for LoRa communication...");
 8003758:	499b      	ldr	r1, [pc, #620]	@ (80039c8 <StartDefaultTask+0x350>)
 800375a:	2001      	movs	r0, #1
 800375c:	f001 ffaa 	bl	80056b4 <LOGGER_SendFormatted>
  UartStatus uart_status = UART_Connect("UART6");
 8003760:	489a      	ldr	r0, [pc, #616]	@ (80039cc <StartDefaultTask+0x354>)
 8003762:	f002 f967 	bl	8005a34 <UART_Connect>
 8003766:	4603      	mov	r3, r0
 8003768:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (uart_status == UART_STATUS_OK) {
 800376c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003770:	2b00      	cmp	r3, #0
 8003772:	d104      	bne.n	800377e <StartDefaultTask+0x106>
    LOG_INFO("‚úÖ [TX_TASK] UART connection successful");
 8003774:	4996      	ldr	r1, [pc, #600]	@ (80039d0 <StartDefaultTask+0x358>)
 8003776:	2001      	movs	r0, #1
 8003778:	f001 ff9c 	bl	80056b4 <LOGGER_SendFormatted>
 800377c:	e006      	b.n	800378c <StartDefaultTask+0x114>
  } else {
    LOG_ERROR("‚ùå [TX_TASK] UART connection failed (status: %d)", uart_status);
 800377e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003782:	461a      	mov	r2, r3
 8003784:	4993      	ldr	r1, [pc, #588]	@ (80039d4 <StartDefaultTask+0x35c>)
 8003786:	2003      	movs	r0, #3
 8003788:	f001 ff94 	bl	80056b4 <LOGGER_SendFormatted>
  }
  
  LOG_INFO("üì§ [TX_TASK] Waiting for LoRa module boot-up (5 seconds - optimized for long-term test)...");
 800378c:	4992      	ldr	r1, [pc, #584]	@ (80039d8 <StartDefaultTask+0x360>)
 800378e:	2001      	movs	r0, #1
 8003790:	f001 ff90 	bl	80056b4 <LOGGER_SendFormatted>
  osDelay(5000); // 5Ï¥à ÎåÄÍ∏∞ (Ïû•Í∏∞ ÌÖåÏä§Ìä∏Î•º ÏúÑÌï¥ Îã®Ï∂ï)
 8003794:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003798:	f011 fc0e 	bl	8014fb8 <osDelay>
  
  // LoraStarter Ïª®ÌÖçÏä§Ìä∏ Ï¥àÍ∏∞Ìôî (TDD Í≤ÄÏ¶ùÎêú Í∏∞Î≥∏ ÏÑ§Ï†ï ÏÇ¨Ïö©)
  LoraStarterContext lora_ctx;
  LoraStarter_InitWithDefaults(&lora_ctx, "TEST");
 800379c:	f107 030c 	add.w	r3, r7, #12
 80037a0:	498e      	ldr	r1, [pc, #568]	@ (80039dc <StartDefaultTask+0x364>)
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fd f816 	bl	80007d4 <LoraStarter_InitWithDefaults>
  
  LOG_INFO("=== LoRa Initialization ===");
 80037a8:	498d      	ldr	r1, [pc, #564]	@ (80039e0 <StartDefaultTask+0x368>)
 80037aa:	2001      	movs	r0, #1
 80037ac:	f001 ff82 	bl	80056b4 <LOGGER_SendFormatted>
  LOG_INFO("üì§ Commands: %d, Message: %s, Max retries: %d", 
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b6:	9300      	str	r3, [sp, #0]
 80037b8:	460b      	mov	r3, r1
 80037ba:	498a      	ldr	r1, [pc, #552]	@ (80039e4 <StartDefaultTask+0x36c>)
 80037bc:	2001      	movs	r0, #1
 80037be:	f001 ff79 	bl	80056b4 <LOGGER_SendFormatted>
           lora_ctx.num_commands, lora_ctx.send_message, lora_ctx.max_retry_count);
           
  // SD Ïπ¥Îìú Î°úÍπÖ ÏÑ§Ï†ï (Í∞ÑÎã®Ìïú Î∞©Ïãù)
  extern int g_sd_initialization_result; // main()ÏóêÏÑú ÏÑ§Ï†ïÎêú SD Í≤∞Í≥º
  if (g_sd_initialization_result == SDSTORAGE_OK) {
 80037c2:	4b77      	ldr	r3, [pc, #476]	@ (80039a0 <StartDefaultTask+0x328>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d104      	bne.n	80037d4 <StartDefaultTask+0x15c>
    LOG_INFO("üóÇÔ∏è LoRa logs will be saved to SD card: lora_logs/");
 80037ca:	4987      	ldr	r1, [pc, #540]	@ (80039e8 <StartDefaultTask+0x370>)
 80037cc:	2001      	movs	r0, #1
 80037ce:	f001 ff71 	bl	80056b4 <LOGGER_SendFormatted>
 80037d2:	e003      	b.n	80037dc <StartDefaultTask+0x164>
  } else {
    LOG_INFO("üì∫ LoRa logs will be displayed on terminal only (SD not available)");
 80037d4:	4985      	ldr	r1, [pc, #532]	@ (80039ec <StartDefaultTask+0x374>)
 80037d6:	2001      	movs	r0, #1
 80037d8:	f001 ff6c 	bl	80056b4 <LOGGER_SendFormatted>
  }
  
  // LoRa Î°úÍπÖ Î™®Îìú ÏÑ§Ï†ï - Ï¥àÍ∏∞Ìôî Îã®Í≥ÑÏóêÏÑúÎäî ÌÑ∞ÎØ∏ÎÑêÎßå ÏÇ¨Ïö©
  if (g_sd_initialization_result == SDSTORAGE_OK) {
 80037dc:	4b70      	ldr	r3, [pc, #448]	@ (80039a0 <StartDefaultTask+0x328>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d110      	bne.n	8003806 <StartDefaultTask+0x18e>
    LOGGER_SetMode(LOGGER_MODE_DUAL);  // ÌÑ∞ÎØ∏ÎÑê + SD ÎèôÏãú Ï∂úÎ†•
 80037e4:	2002      	movs	r0, #2
 80037e6:	f001 ff41 	bl	800566c <LOGGER_SetMode>
    LOGGER_SetFilterLevel(LOG_LEVEL_INFO);  // ÌÑ∞ÎØ∏ÎÑêÏóêÏÑú Î™®Îì† Î°úÍ∑∏ ÌôïÏù∏ Í∞ÄÎä•
 80037ea:	2001      	movs	r0, #1
 80037ec:	f001 ff02 	bl	80055f4 <LOGGER_SetFilterLevel>
    LOGGER_SetSDFilterLevel(LOG_LEVEL_WARN);  // SD Ïπ¥ÎìúÏóêÎäî WARN Ïù¥ÏÉÅÎßå Ï†ÄÏû•
 80037f0:	2002      	movs	r0, #2
 80037f2:	f001 ff0f 	bl	8005614 <LOGGER_SetSDFilterLevel>
    LOGGER_EnableSDLogging(false);  // Ï¥àÍ∏∞Ìôî ÏôÑÎ£å Ï†ÑÍπåÏßÄ SD Î°úÍπÖ ÎπÑÌôúÏÑ±Ìôî
 80037f6:	2000      	movs	r0, #0
 80037f8:	f001 ff1c 	bl	8005634 <LOGGER_EnableSDLogging>
    LOG_WARN("‚úÖ LoRa logging mode: DUAL (Terminal + SD), SD logging will start from JOIN attempts");
 80037fc:	497c      	ldr	r1, [pc, #496]	@ (80039f0 <StartDefaultTask+0x378>)
 80037fe:	2002      	movs	r0, #2
 8003800:	f001 ff58 	bl	80056b4 <LOGGER_SendFormatted>
 8003804:	e009      	b.n	800381a <StartDefaultTask+0x1a2>
  } else {
    LOGGER_SetMode(LOGGER_MODE_TERMINAL_ONLY);
 8003806:	2000      	movs	r0, #0
 8003808:	f001 ff30 	bl	800566c <LOGGER_SetMode>
    LOGGER_SetFilterLevel(LOG_LEVEL_INFO);
 800380c:	2001      	movs	r0, #1
 800380e:	f001 fef1 	bl	80055f4 <LOGGER_SetFilterLevel>
    LOG_INFO("üì∫ LoRa logging mode: Terminal only");
 8003812:	4978      	ldr	r1, [pc, #480]	@ (80039f4 <StartDefaultTask+0x37c>)
 8003814:	2001      	movs	r0, #1
 8003816:	f001 ff4d 	bl	80056b4 <LOGGER_SendFormatted>
  }
  
  // LoRa ÌîÑÎ°úÏÑ∏Ïä§ Î£®ÌîÑ (Ï¥àÍ∏∞Ìôî ‚Üí JOIN ‚Üí Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ°)
  LOG_INFO("üì§ [TX_TASK] Starting LoRa process loop...");
 800381a:	4977      	ldr	r1, [pc, #476]	@ (80039f8 <StartDefaultTask+0x380>)
 800381c:	2001      	movs	r0, #1
 800381e:	f001 ff49 	bl	80056b4 <LOGGER_SendFormatted>
  
  for(;;)
  {
    // ÏàòÏã†Îêú ÏùëÎãµÏù¥ ÏûàÏúºÎ©¥ LoraStarterÏóê Ï†ÑÎã¨
    const char* rx_data = NULL;
 8003822:	2300      	movs	r3, #0
 8003824:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (lora_new_response) {
 8003826:	4b75      	ldr	r3, [pc, #468]	@ (80039fc <StartDefaultTask+0x384>)
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	b2db      	uxtb	r3, r3
 800382c:	2b00      	cmp	r3, #0
 800382e:	d004      	beq.n	800383a <StartDefaultTask+0x1c2>
      rx_data = lora_rx_response;
 8003830:	4b73      	ldr	r3, [pc, #460]	@ (8003a00 <StartDefaultTask+0x388>)
 8003832:	64fb      	str	r3, [r7, #76]	@ 0x4c
      lora_new_response = false; // ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
 8003834:	4b71      	ldr	r3, [pc, #452]	@ (80039fc <StartDefaultTask+0x384>)
 8003836:	2200      	movs	r2, #0
 8003838:	701a      	strb	r2, [r3, #0]
      // ÏùëÎãµ Ï≤òÎ¶¨ - Î°úÍ∑∏Îäî ResponseHandlerÏóêÏÑú Ïù¥ÎØ∏ Ï∂úÎ†•Îê®
    }
    
    // LoraStarter ÌîÑÎ°úÏÑ∏Ïä§ Ïã§Ìñâ
    LoraStarter_Process(&lora_ctx, rx_data);
 800383a:	f107 030c 	add.w	r3, r7, #12
 800383e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8003840:	4618      	mov	r0, r3
 8003842:	f7fd f80f 	bl	8000864 <LoraStarter_Process>
    
    // JOIN ÏÑ±Í≥µ ÌõÑ ÏãúÍ∞Ñ Ï°∞ÌöåÎäî LoRa ÏÉÅÌÉú Î®∏Ïã†ÏóêÏÑú ÏûêÎèô Ï≤òÎ¶¨Îê® (TIMEREQ ‚Üí LTIME)
    
    // ÏÉÅÌÉúÎ≥Ñ Ï≤òÎ¶¨ Í∞ÑÍ≤© Î∞è ÎîîÎ≤ÑÍπÖ (Ï§ëÏöîÌïú ÏÉÅÌÉúÎßå)
    static int last_state = -1;
    if (lora_ctx.state != last_state) {
 8003846:	7b3b      	ldrb	r3, [r7, #12]
 8003848:	461a      	mov	r2, r3
 800384a:	4b6e      	ldr	r3, [pc, #440]	@ (8003a04 <StartDefaultTask+0x38c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	429a      	cmp	r2, r3
 8003850:	d01a      	beq.n	8003888 <StartDefaultTask+0x210>
      // JOIN, SEND, ERROR Îì± Ï§ëÏöîÌïú ÏÉÅÌÉú Î≥ÄÍ≤ΩÎßå Î°úÍ∑∏ Ï∂úÎ†•
      if (lora_ctx.state == LORA_STATE_SEND_JOIN || 
 8003852:	7b3b      	ldrb	r3, [r7, #12]
 8003854:	2b03      	cmp	r3, #3
 8003856:	d008      	beq.n	800386a <StartDefaultTask+0x1f2>
          lora_ctx.state == LORA_STATE_SEND_PERIODIC ||
 8003858:	7b3b      	ldrb	r3, [r7, #12]
      if (lora_ctx.state == LORA_STATE_SEND_JOIN || 
 800385a:	2b0a      	cmp	r3, #10
 800385c:	d005      	beq.n	800386a <StartDefaultTask+0x1f2>
          lora_ctx.state == LORA_STATE_DONE ||
 800385e:	7b3b      	ldrb	r3, [r7, #12]
          lora_ctx.state == LORA_STATE_SEND_PERIODIC ||
 8003860:	2b0e      	cmp	r3, #14
 8003862:	d002      	beq.n	800386a <StartDefaultTask+0x1f2>
          lora_ctx.state == LORA_STATE_ERROR) {
 8003864:	7b3b      	ldrb	r3, [r7, #12]
          lora_ctx.state == LORA_STATE_DONE ||
 8003866:	2b0f      	cmp	r3, #15
 8003868:	d10a      	bne.n	8003880 <StartDefaultTask+0x208>
        LOG_INFO("[TX_TASK] ‚öôÔ∏è LoRa State: %d, cmd_index: %d/%d", 
 800386a:	7b3b      	ldrb	r3, [r7, #12]
 800386c:	4619      	mov	r1, r3
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	9300      	str	r3, [sp, #0]
 8003874:	4613      	mov	r3, r2
 8003876:	460a      	mov	r2, r1
 8003878:	4963      	ldr	r1, [pc, #396]	@ (8003a08 <StartDefaultTask+0x390>)
 800387a:	2001      	movs	r0, #1
 800387c:	f001 ff1a 	bl	80056b4 <LOGGER_SendFormatted>
                  lora_ctx.state, lora_ctx.cmd_index, lora_ctx.num_commands);
      }
      last_state = lora_ctx.state;
 8003880:	7b3b      	ldrb	r3, [r7, #12]
 8003882:	461a      	mov	r2, r3
 8003884:	4b5f      	ldr	r3, [pc, #380]	@ (8003a04 <StartDefaultTask+0x38c>)
 8003886:	601a      	str	r2, [r3, #0]
    }
    
    switch(lora_ctx.state) {
 8003888:	7b3b      	ldrb	r3, [r7, #12]
 800388a:	2b0f      	cmp	r3, #15
 800388c:	f200 8108 	bhi.w	8003aa0 <StartDefaultTask+0x428>
 8003890:	a201      	add	r2, pc, #4	@ (adr r2, 8003898 <StartDefaultTask+0x220>)
 8003892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003896:	bf00      	nop
 8003898:	080038d9 	.word	0x080038d9
 800389c:	080038e3 	.word	0x080038e3
 80038a0:	080038fb 	.word	0x080038fb
 80038a4:	08003905 	.word	0x08003905
 80038a8:	08003935 	.word	0x08003935
 80038ac:	08003965 	.word	0x08003965
 80038b0:	08003a53 	.word	0x08003a53
 80038b4:	08003a5d 	.word	0x08003a5d
 80038b8:	08003a19 	.word	0x08003a19
 80038bc:	08003a53 	.word	0x08003a53
 80038c0:	08003a23 	.word	0x08003a23
 80038c4:	08003a53 	.word	0x08003a53
 80038c8:	08003a67 	.word	0x08003a67
 80038cc:	08003a71 	.word	0x08003a71
 80038d0:	08003a7b 	.word	0x08003a7b
 80038d4:	08003a7b 	.word	0x08003a7b
      case LORA_STATE_INIT:
        osDelay(500); // Ï¥àÍ∏∞Ìôî ÏÉÅÌÉúÎäî Îπ†Î•¥Í≤å
 80038d8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80038dc:	f011 fb6c 	bl	8014fb8 <osDelay>
        break;
 80038e0:	e0e3      	b.n	8003aaa <StartDefaultTask+0x432>
      case LORA_STATE_SEND_CMD:
        LOG_INFO("[TX_TASK] üì§ Sending command %d/%d", 
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	1c5a      	adds	r2, r3, #1
 80038e6:	69bb      	ldr	r3, [r7, #24]
 80038e8:	4948      	ldr	r1, [pc, #288]	@ (8003a0c <StartDefaultTask+0x394>)
 80038ea:	2001      	movs	r0, #1
 80038ec:	f001 fee2 	bl	80056b4 <LOGGER_SendFormatted>
                lora_ctx.cmd_index + 1, lora_ctx.num_commands);
        osDelay(1000); // Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 1Ï¥à ÎåÄÍ∏∞
 80038f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80038f4:	f011 fb60 	bl	8014fb8 <osDelay>
        break;
 80038f8:	e0d7      	b.n	8003aaa <StartDefaultTask+0x432>
      case LORA_STATE_WAIT_OK:
        // OK ÏùëÎãµ ÎåÄÍ∏∞ Ï§ë - Ï°∞Ïö©Ìûà ÎåÄÍ∏∞
        osDelay(2000); // OK ÏùëÎãµ ÎåÄÍ∏∞ Ï§ë 2Ï¥à Í∞ÑÍ≤©
 80038fa:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80038fe:	f011 fb5b 	bl	8014fb8 <osDelay>
        break;
 8003902:	e0d2      	b.n	8003aaa <StartDefaultTask+0x432>
      case LORA_STATE_SEND_JOIN:
        // JOIN ÏãúÎèÑ ÏãúÏûë - SD Î°úÍπÖ ÌôúÏÑ±Ìôî (ÏòÅÍµ¨Ï†Å)
        if (g_sd_initialization_result == SDSTORAGE_OK && !LOGGER_IsSDLoggingEnabled()) {
 8003904:	4b26      	ldr	r3, [pc, #152]	@ (80039a0 <StartDefaultTask+0x328>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10e      	bne.n	800392a <StartDefaultTask+0x2b2>
 800390c:	f001 fea2 	bl	8005654 <LOGGER_IsSDLoggingEnabled>
 8003910:	4603      	mov	r3, r0
 8003912:	f083 0301 	eor.w	r3, r3, #1
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b00      	cmp	r3, #0
 800391a:	d006      	beq.n	800392a <StartDefaultTask+0x2b2>
          LOGGER_EnableSDLogging(true);
 800391c:	2001      	movs	r0, #1
 800391e:	f001 fe89 	bl	8005634 <LOGGER_EnableSDLogging>
          LOG_WARN("üóÇÔ∏è SD logging enabled from JOIN attempts (WARN+ levels only)");
 8003922:	493b      	ldr	r1, [pc, #236]	@ (8003a10 <StartDefaultTask+0x398>)
 8003924:	2002      	movs	r0, #2
 8003926:	f001 fec5 	bl	80056b4 <LOGGER_SendFormatted>
        }
        osDelay(2000); // JOIN Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 2Ï¥à ÎåÄÍ∏∞
 800392a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800392e:	f011 fb43 	bl	8014fb8 <osDelay>
        break;
 8003932:	e0ba      	b.n	8003aaa <StartDefaultTask+0x432>
      case LORA_STATE_WAIT_JOIN_OK:
        // JOIN ÏÑ±Í≥µ ÌôïÏù∏ Ïãú SD Î°úÍπÖ ÏòÅÍµ¨ ÌôúÏÑ±Ìôî Î≥¥Ïû•
        if (g_sd_initialization_result == SDSTORAGE_OK && !LOGGER_IsSDLoggingEnabled()) {
 8003934:	4b1a      	ldr	r3, [pc, #104]	@ (80039a0 <StartDefaultTask+0x328>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10e      	bne.n	800395a <StartDefaultTask+0x2e2>
 800393c:	f001 fe8a 	bl	8005654 <LOGGER_IsSDLoggingEnabled>
 8003940:	4603      	mov	r3, r0
 8003942:	f083 0301 	eor.w	r3, r3, #1
 8003946:	b2db      	uxtb	r3, r3
 8003948:	2b00      	cmp	r3, #0
 800394a:	d006      	beq.n	800395a <StartDefaultTask+0x2e2>
          LOGGER_EnableSDLogging(true);
 800394c:	2001      	movs	r0, #1
 800394e:	f001 fe71 	bl	8005634 <LOGGER_EnableSDLogging>
          LOG_WARN("üóÇÔ∏è SD logging permanently enabled after JOIN success");
 8003952:	4930      	ldr	r1, [pc, #192]	@ (8003a14 <StartDefaultTask+0x39c>)
 8003954:	2002      	movs	r0, #2
 8003956:	f001 fead 	bl	80056b4 <LOGGER_SendFormatted>
        }
        osDelay(3000); // JOIN ÏùëÎãµ ÎåÄÍ∏∞ Ï§ë 3Ï¥à Í∞ÑÍ≤©
 800395a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800395e:	f011 fb2b 	bl	8014fb8 <osDelay>
        break;
 8003962:	e0a2      	b.n	8003aaa <StartDefaultTask+0x432>
      case LORA_STATE_SEND_TIMEREQ:
        osDelay(1000); // TIMEREQ Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 1Ï¥à ÎåÄÍ∏∞
 8003964:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003968:	f011 fb26 	bl	8014fb8 <osDelay>
        break;
 800396c:	e09d      	b.n	8003aaa <StartDefaultTask+0x432>
 800396e:	bf00      	nop
 8003970:	0801b3cc 	.word	0x0801b3cc
 8003974:	0801b418 	.word	0x0801b418
 8003978:	0801b458 	.word	0x0801b458
 800397c:	0801b4a0 	.word	0x0801b4a0
 8003980:	2000001c 	.word	0x2000001c
 8003984:	431bde83 	.word	0x431bde83
 8003988:	0801b4cc 	.word	0x0801b4cc
 800398c:	0801b4e4 	.word	0x0801b4e4
 8003990:	0801b50c 	.word	0x0801b50c
 8003994:	0801b558 	.word	0x0801b558
 8003998:	0801b594 	.word	0x0801b594
 800399c:	0801b5d0 	.word	0x0801b5d0
 80039a0:	20000014 	.word	0x20000014
 80039a4:	0801b604 	.word	0x0801b604
 80039a8:	0801b634 	.word	0x0801b634
 80039ac:	0801b668 	.word	0x0801b668
 80039b0:	0801b694 	.word	0x0801b694
 80039b4:	0801b6c4 	.word	0x0801b6c4
 80039b8:	0801b714 	.word	0x0801b714
 80039bc:	0801b74c 	.word	0x0801b74c
 80039c0:	0801b784 	.word	0x0801b784
 80039c4:	0801b7bc 	.word	0x0801b7bc
 80039c8:	0801b7f4 	.word	0x0801b7f4
 80039cc:	0801b830 	.word	0x0801b830
 80039d0:	0801b838 	.word	0x0801b838
 80039d4:	0801b864 	.word	0x0801b864
 80039d8:	0801b898 	.word	0x0801b898
 80039dc:	0801b8f8 	.word	0x0801b8f8
 80039e0:	0801b900 	.word	0x0801b900
 80039e4:	0801b91c 	.word	0x0801b91c
 80039e8:	0801b94c 	.word	0x0801b94c
 80039ec:	0801b984 	.word	0x0801b984
 80039f0:	0801b9cc 	.word	0x0801b9cc
 80039f4:	0801ba24 	.word	0x0801ba24
 80039f8:	0801ba4c 	.word	0x0801ba4c
 80039fc:	20001514 	.word	0x20001514
 8003a00:	20001314 	.word	0x20001314
 8003a04:	20000018 	.word	0x20000018
 8003a08:	0801ba7c 	.word	0x0801ba7c
 8003a0c:	0801bab0 	.word	0x0801bab0
 8003a10:	0801bad8 	.word	0x0801bad8
 8003a14:	0801bb1c 	.word	0x0801bb1c
      case LORA_STATE_SEND_LTIME:
        osDelay(1000); // LTIME Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 1Ï¥à ÎåÄÍ∏∞
 8003a18:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003a1c:	f011 facc 	bl	8014fb8 <osDelay>
        break;
 8003a20:	e043      	b.n	8003aaa <StartDefaultTask+0x432>
      case LORA_STATE_SEND_PERIODIC:
        // Ï£ºÍ∏∞Ï†Å SEND Ïãú SD Î°úÍπÖ ÏÉÅÌÉú ÌôïÏù∏ Î∞è ÌôúÏÑ±Ìôî
        if (g_sd_initialization_result == SDSTORAGE_OK && !LOGGER_IsSDLoggingEnabled()) {
 8003a22:	4b2a      	ldr	r3, [pc, #168]	@ (8003acc <StartDefaultTask+0x454>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d10e      	bne.n	8003a48 <StartDefaultTask+0x3d0>
 8003a2a:	f001 fe13 	bl	8005654 <LOGGER_IsSDLoggingEnabled>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	f083 0301 	eor.w	r3, r3, #1
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d006      	beq.n	8003a48 <StartDefaultTask+0x3d0>
          LOGGER_EnableSDLogging(true);
 8003a3a:	2001      	movs	r0, #1
 8003a3c:	f001 fdfa 	bl	8005634 <LOGGER_EnableSDLogging>
          LOG_WARN("üóÇÔ∏è SD logging re-enabled for periodic SEND");
 8003a40:	4923      	ldr	r1, [pc, #140]	@ (8003ad0 <StartDefaultTask+0x458>)
 8003a42:	2002      	movs	r0, #2
 8003a44:	f001 fe36 	bl	80056b4 <LOGGER_SendFormatted>
        }
        osDelay(2000); // SEND Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 2Ï¥à ÎåÄÍ∏∞
 8003a48:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003a4c:	f011 fab4 	bl	8014fb8 <osDelay>
        break;
 8003a50:	e02b      	b.n	8003aaa <StartDefaultTask+0x432>
      case LORA_STATE_WAIT_TIMEREQ_OK:
      case LORA_STATE_WAIT_LTIME_RESPONSE:
      case LORA_STATE_WAIT_SEND_RESPONSE:
        osDelay(3000); // ÏùëÎãµ ÎåÄÍ∏∞ Ï§ë 3Ï¥à Í∞ÑÍ≤©
 8003a52:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003a56:	f011 faaf 	bl	8014fb8 <osDelay>
        break;
 8003a5a:	e026      	b.n	8003aaa <StartDefaultTask+0x432>
      case LORA_STATE_WAIT_TIME_SYNC:
        osDelay(1000); // ÏãúÍ∞Ñ ÎèôÍ∏∞Ìôî ÎåÄÍ∏∞ Ï§ë 1Ï¥à Í∞ÑÍ≤©ÏúºÎ°ú Ï≤¥ÌÅ¨
 8003a5c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003a60:	f011 faaa 	bl	8014fb8 <osDelay>
        break;
 8003a64:	e021      	b.n	8003aaa <StartDefaultTask+0x432>
      case LORA_STATE_WAIT_SEND_INTERVAL:
        // Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ° ÎåÄÍ∏∞ Ï§ë - Î°úÍ∑∏ Ï∂úÎ†• ÏóÜÏù¥ Ï°∞Ïö©Ìûà ÎåÄÍ∏∞
        osDelay(5000); // Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ° ÎåÄÍ∏∞ Ï§ë 5Ï¥à Í∞ÑÍ≤©ÏúºÎ°ú Ï≤¥ÌÅ¨
 8003a66:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003a6a:	f011 faa5 	bl	8014fb8 <osDelay>
        break;
 8003a6e:	e01c      	b.n	8003aaa <StartDefaultTask+0x432>
      case LORA_STATE_JOIN_RETRY:
        osDelay(5000); // Ïû¨ÏãúÎèÑ ÎåÄÍ∏∞ 5Ï¥à
 8003a70:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003a74:	f011 faa0 	bl	8014fb8 <osDelay>
        break;
 8003a78:	e017      	b.n	8003aaa <StartDefaultTask+0x432>
      case LORA_STATE_DONE:
      case LORA_STATE_ERROR:
        LOG_INFO("üì§ [TX_TASK] LoRa process completed with state: %s", 
 8003a7a:	7b3b      	ldrb	r3, [r7, #12]
 8003a7c:	2b0e      	cmp	r3, #14
 8003a7e:	d101      	bne.n	8003a84 <StartDefaultTask+0x40c>
 8003a80:	4b14      	ldr	r3, [pc, #80]	@ (8003ad4 <StartDefaultTask+0x45c>)
 8003a82:	e000      	b.n	8003a86 <StartDefaultTask+0x40e>
 8003a84:	4b14      	ldr	r3, [pc, #80]	@ (8003ad8 <StartDefaultTask+0x460>)
 8003a86:	461a      	mov	r2, r3
 8003a88:	4914      	ldr	r1, [pc, #80]	@ (8003adc <StartDefaultTask+0x464>)
 8003a8a:	2001      	movs	r0, #1
 8003a8c:	f001 fe12 	bl	80056b4 <LOGGER_SendFormatted>
                lora_ctx.state == LORA_STATE_DONE ? "DONE" : "ERROR");
        goto idle_loop;
 8003a90:	bf00      	nop
    }
  }

idle_loop:
  /* Infinite idle loop */
  LOG_INFO("üì§ [TX_TASK] Entering idle mode...");
 8003a92:	4913      	ldr	r1, [pc, #76]	@ (8003ae0 <StartDefaultTask+0x468>)
 8003a94:	2001      	movs	r0, #1
 8003a96:	f001 fe0d 	bl	80056b4 <LOGGER_SendFormatted>
  uint32_t idle_counter = 0;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a9e:	e005      	b.n	8003aac <StartDefaultTask+0x434>
        osDelay(1000);
 8003aa0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003aa4:	f011 fa88 	bl	8014fb8 <osDelay>
        break;
 8003aa8:	bf00      	nop
  {
 8003aaa:	e6ba      	b.n	8003822 <StartDefaultTask+0x1aa>
  
  for(;;)
  {
    // 30Ï¥àÎßàÎã§ idle ÏÉÅÌÉú ÌëúÏãú
    osDelay(30000);
 8003aac:	f247 5030 	movw	r0, #30000	@ 0x7530
 8003ab0:	f011 fa82 	bl	8014fb8 <osDelay>
    idle_counter++;
 8003ab4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	64bb      	str	r3, [r7, #72]	@ 0x48
    LOG_INFO("üì§ [TX_TASK] Idle mode: %lu minutes elapsed", idle_counter / 2);
 8003aba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003abc:	085b      	lsrs	r3, r3, #1
 8003abe:	461a      	mov	r2, r3
 8003ac0:	4908      	ldr	r1, [pc, #32]	@ (8003ae4 <StartDefaultTask+0x46c>)
 8003ac2:	2001      	movs	r0, #1
 8003ac4:	f001 fdf6 	bl	80056b4 <LOGGER_SendFormatted>
    osDelay(30000);
 8003ac8:	bf00      	nop
 8003aca:	e7ef      	b.n	8003aac <StartDefaultTask+0x434>
 8003acc:	20000014 	.word	0x20000014
 8003ad0:	0801bb58 	.word	0x0801bb58
 8003ad4:	0801bb88 	.word	0x0801bb88
 8003ad8:	0801bb90 	.word	0x0801bb90
 8003adc:	0801bb98 	.word	0x0801bb98
 8003ae0:	0801bbd0 	.word	0x0801bbd0
 8003ae4:	0801bbf8 	.word	0x0801bbf8

08003ae8 <StartSDLoggingTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartSDLoggingTask */
void StartSDLoggingTask(void const * argument)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b0b4      	sub	sp, #208	@ 0xd0
 8003aec:	af02      	add	r7, sp, #8
 8003aee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSDLoggingTask */
  LOG_INFO("=== SD Logging Task Started ===");
 8003af0:	4982      	ldr	r1, [pc, #520]	@ (8003cfc <StartSDLoggingTask+0x214>)
 8003af2:	2001      	movs	r0, #1
 8003af4:	f001 fdde 	bl	80056b4 <LOGGER_SendFormatted>
  
  // ÏãúÏä§ÌÖú ÏïàÏ†ïÌôî ÎåÄÍ∏∞ (Îã§Î•∏ ÌÉúÏä§ÌÅ¨Îì§ Î®ºÏ†Ä ÏãúÏûë)
  osDelay(3000);
 8003af8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003afc:	f011 fa5c 	bl	8014fb8 <osDelay>
  
  // SD Ï¥àÍ∏∞Ìôî ÏãúÎèÑ (Ïù¥ÎØ∏ Ï†ïÏÉÅÏù¥Î©¥ Ïä§ÌÇµ)
  bool sd_init_needed = !SDStorage_IsReady();
 8003b00:	f7fe f904 	bl	8001d0c <SDStorage_IsReady>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	bf14      	ite	ne
 8003b0a:	2301      	movne	r3, #1
 8003b0c:	2300      	moveq	r3, #0
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	f083 0301 	eor.w	r3, r3, #1
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 8003b1a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
  int init_result = SDSTORAGE_OK; // Í∏∞Î≥∏Í∞í: ÏÑ±Í≥µ
 8003b26:	2300      	movs	r3, #0
 8003b28:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  
  if (sd_init_needed) {
 8003b2c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d069      	beq.n	8003c08 <StartSDLoggingTask+0x120>
    LOG_INFO("[SD_TASK] üîÑ Attempting SD card initialization...");
 8003b34:	4972      	ldr	r1, [pc, #456]	@ (8003d00 <StartSDLoggingTask+0x218>)
 8003b36:	2001      	movs	r0, #1
 8003b38:	f001 fdbc 	bl	80056b4 <LOGGER_SendFormatted>
    
    // Îã®Í≥ÑÎ≥Ñ ÏïàÏ†ÑÌïú SD Ï¥àÍ∏∞Ìôî
    int init_attempts = 0;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    const int MAX_INIT_ATTEMPTS = 3;
 8003b42:	2303      	movs	r3, #3
 8003b44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    
    for (init_attempts = 0; init_attempts < MAX_INIT_ATTEMPTS; init_attempts++) {
 8003b48:	2300      	movs	r3, #0
 8003b4a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b4e:	e054      	b.n	8003bfa <StartSDLoggingTask+0x112>
    LOG_INFO("[SD_TASK] Initialization attempt %d/%d", init_attempts + 1, MAX_INIT_ATTEMPTS);
 8003b50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b54:	1c5a      	adds	r2, r3, #1
 8003b56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003b5a:	496a      	ldr	r1, [pc, #424]	@ (8003d04 <StartSDLoggingTask+0x21c>)
 8003b5c:	2001      	movs	r0, #1
 8003b5e:	f001 fda9 	bl	80056b4 <LOGGER_SendFormatted>
    
    // SDStorage_InitÏùÑ ÌÉÄÏûÑÏïÑÏõÉÍ≥º Ìï®Íªò Ìò∏Ï∂ú
    uint32_t init_start_time = HAL_GetTick();
 8003b62:	f002 fc4f 	bl	8006404 <HAL_GetTick>
 8003b66:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
    const uint32_t INIT_TIMEOUT_MS = 10000;  // 10Ï¥à ÌÉÄÏûÑÏïÑÏõÉ
 8003b6a:	f242 7310 	movw	r3, #10000	@ 0x2710
 8003b6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    
    // TODO: Ïã§Ï†úÎ°úÎäî Î≥ÑÎèÑ ÌÉúÏä§ÌÅ¨ÏóêÏÑú SDStorage_Init Ìò∏Ï∂úÌïòÍ≥† Ïó¨Í∏∞ÏÑúÎäî Ìè¥ÎßÅ
    // ÌòÑÏû¨Îäî Í∞ÑÎã®Ìûà ÏßÅÏ†ë Ìò∏Ï∂úÌïòÎêò ÌÉÄÏûÑÏïÑÏõÉ Ï≤¥ÌÅ¨
    init_result = SDStorage_Init();
 8003b72:	f7fd fdb1 	bl	80016d8 <SDStorage_Init>
 8003b76:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
    uint32_t init_duration = HAL_GetTick() - init_start_time;
 8003b7a:	f002 fc43 	bl	8006404 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    
    LOG_INFO("[SD_TASK] Init attempt %d took %lu ms, result: %d", 
 8003b8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b94:	9300      	str	r3, [sp, #0]
 8003b96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b9a:	495b      	ldr	r1, [pc, #364]	@ (8003d08 <StartSDLoggingTask+0x220>)
 8003b9c:	2001      	movs	r0, #1
 8003b9e:	f001 fd89 	bl	80056b4 <LOGGER_SendFormatted>
             init_attempts + 1, init_duration, init_result);
    
    if (init_result == SDSTORAGE_OK) {
 8003ba2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d10a      	bne.n	8003bc0 <StartSDLoggingTask+0xd8>
      LOG_INFO("[SD_TASK] ‚úÖ SD initialization successful!");
 8003baa:	4958      	ldr	r1, [pc, #352]	@ (8003d0c <StartSDLoggingTask+0x224>)
 8003bac:	2001      	movs	r0, #1
 8003bae:	f001 fd81 	bl	80056b4 <LOGGER_SendFormatted>
      g_sd_initialization_result = SDSTORAGE_OK;
 8003bb2:	4b57      	ldr	r3, [pc, #348]	@ (8003d10 <StartSDLoggingTask+0x228>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]
      g_sd_logging_active = true;
 8003bb8:	4b56      	ldr	r3, [pc, #344]	@ (8003d14 <StartSDLoggingTask+0x22c>)
 8003bba:	2201      	movs	r2, #1
 8003bbc:	701a      	strb	r2, [r3, #0]
      break;
 8003bbe:	e02d      	b.n	8003c1c <StartSDLoggingTask+0x134>
    } else {
      LOG_WARN("[SD_TASK] ‚ö†Ô∏è SD init attempt %d failed (code: %d)", 
 8003bc0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003bc4:	1c5a      	adds	r2, r3, #1
 8003bc6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bca:	4953      	ldr	r1, [pc, #332]	@ (8003d18 <StartSDLoggingTask+0x230>)
 8003bcc:	2002      	movs	r0, #2
 8003bce:	f001 fd71 	bl	80056b4 <LOGGER_SendFormatted>
               init_attempts + 1, init_result);
      
      if (init_attempts < MAX_INIT_ATTEMPTS - 1) {
 8003bd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	da07      	bge.n	8003bf0 <StartSDLoggingTask+0x108>
        LOG_INFO("[SD_TASK] Waiting 5 seconds before retry...");
 8003be0:	494e      	ldr	r1, [pc, #312]	@ (8003d1c <StartSDLoggingTask+0x234>)
 8003be2:	2001      	movs	r0, #1
 8003be4:	f001 fd66 	bl	80056b4 <LOGGER_SendFormatted>
        osDelay(5000);
 8003be8:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003bec:	f011 f9e4 	bl	8014fb8 <osDelay>
    for (init_attempts = 0; init_attempts < MAX_INIT_ATTEMPTS; init_attempts++) {
 8003bf0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003bfa:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003bfe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003c02:	429a      	cmp	r2, r3
 8003c04:	dba4      	blt.n	8003b50 <StartSDLoggingTask+0x68>
 8003c06:	e009      	b.n	8003c1c <StartSDLoggingTask+0x134>
      }
    }
    } // for loop Ï¢ÖÎ£å
  } else {
    // Ïù¥ÎØ∏ SDÍ∞Ä Ï§ÄÎπÑÎêú Í≤ΩÏö∞
    LOG_INFO("[SD_TASK] üìù SD card already ready, skipping initialization");
 8003c08:	4945      	ldr	r1, [pc, #276]	@ (8003d20 <StartSDLoggingTask+0x238>)
 8003c0a:	2001      	movs	r0, #1
 8003c0c:	f001 fd52 	bl	80056b4 <LOGGER_SendFormatted>
    g_sd_initialization_result = SDSTORAGE_OK;
 8003c10:	4b3f      	ldr	r3, [pc, #252]	@ (8003d10 <StartSDLoggingTask+0x228>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	601a      	str	r2, [r3, #0]
    g_sd_logging_active = true;
 8003c16:	4b3f      	ldr	r3, [pc, #252]	@ (8003d14 <StartSDLoggingTask+0x22c>)
 8003c18:	2201      	movs	r2, #1
 8003c1a:	701a      	strb	r2, [r3, #0]
  }
  
  // Ï¥àÍ∏∞Ìôî Í≤∞Í≥ºÏóê Îî∞Î•∏ ÌõÑÏÜç Ï≤òÎ¶¨
  if (init_result != SDSTORAGE_OK) {
 8003c1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00c      	beq.n	8003c3e <StartSDLoggingTask+0x156>
    LOG_ERROR("[SD_TASK] ‚ùå All SD initialization attempts failed");
 8003c24:	493f      	ldr	r1, [pc, #252]	@ (8003d24 <StartSDLoggingTask+0x23c>)
 8003c26:	2003      	movs	r0, #3
 8003c28:	f001 fd44 	bl	80056b4 <LOGGER_SendFormatted>
    LOG_INFO("[SD_TASK] Continuing with terminal-only logging");
 8003c2c:	493e      	ldr	r1, [pc, #248]	@ (8003d28 <StartSDLoggingTask+0x240>)
 8003c2e:	2001      	movs	r0, #1
 8003c30:	f001 fd40 	bl	80056b4 <LOGGER_SendFormatted>
    
    // SD Ïã§Ìå®Ìï¥ÎèÑ ÌÉúÏä§ÌÅ¨Îäî Í≥ÑÏÜç Ïã§Ìñâ (ÎÇòÏ§ëÏóê Ïû¨ÏãúÎèÑ Í∞ÄÎä•)
    for(;;) {
      osDelay(60000);  // 1Î∂ÑÎßàÎã§ Ïû¨ÏãúÎèÑ Ï≤¥ÌÅ¨ (Ìñ•ÌõÑ ÌôïÏû•)
 8003c34:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8003c38:	f011 f9be 	bl	8014fb8 <osDelay>
 8003c3c:	e7fa      	b.n	8003c34 <StartSDLoggingTask+0x14c>
    }
  }
  
  LOG_INFO("[SD_TASK] üóÇÔ∏è SD logging queue processing started");
 8003c3e:	493b      	ldr	r1, [pc, #236]	@ (8003d2c <StartSDLoggingTask+0x244>)
 8003c40:	2001      	movs	r0, #1
 8003c42:	f001 fd37 	bl	80056b4 <LOGGER_SendFormatted>
  
  // SD Î°úÍ∑∏ ÌÅê Ï≤òÎ¶¨ Î©îÏù∏ Î£®ÌîÑ
  for(;;)
  {
    SDLogEntry_t log_entry;
    osEvent event = osMessageGet(sdLogQueueHandle, 1000);  // 1Ï¥à ÌÉÄÏûÑÏïÑÏõÉ
 8003c46:	4b3a      	ldr	r3, [pc, #232]	@ (8003d30 <StartSDLoggingTask+0x248>)
 8003c48:	6819      	ldr	r1, [r3, #0]
 8003c4a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003c4e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c52:	4618      	mov	r0, r3
 8003c54:	f011 fa2c 	bl	80150b0 <osMessageGet>
    
    if (event.status == osEventMessage) {
 8003c58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c5c:	2b10      	cmp	r3, #16
 8003c5e:	d12d      	bne.n	8003cbc <StartSDLoggingTask+0x1d4>
      // ÌÅêÏóêÏÑú Î°úÍ∑∏ ÏóîÌä∏Î¶¨ ÏàòÏã†
      log_entry = *((SDLogEntry_t*)event.value.p);
 8003c60:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003c64:	f107 030c 	add.w	r3, r7, #12
 8003c68:	4611      	mov	r1, r2
 8003c6a:	2288      	movs	r2, #136	@ 0x88
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f014 f892 	bl	8017d96 <memcpy>
      
      // SDÏóê ÏïàÏ†ÑÌïòÍ≤å Ïì∞Í∏∞ (ÌÉÄÏûÑÏïÑÏõÉ Ìè¨Ìï®)
      uint32_t write_start = HAL_GetTick();
 8003c72:	f002 fbc7 	bl	8006404 <HAL_GetTick>
 8003c76:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
      int write_result = SDStorage_WriteLog(log_entry.message, log_entry.length);
 8003c7a:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8003c7e:	f107 030c 	add.w	r3, r7, #12
 8003c82:	4611      	mov	r1, r2
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7fd ff59 	bl	8001b3c <SDStorage_WriteLog>
 8003c8a:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
      uint32_t write_duration = HAL_GetTick() - write_start;
 8003c8e:	f002 fbb9 	bl	8006404 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      
      if (write_result != SDSTORAGE_OK) {
 8003c9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d00a      	beq.n	8003cbc <StartSDLoggingTask+0x1d4>
        // SD Ïì∞Í∏∞ Ïã§Ìå® - ÌÑ∞ÎØ∏ÎÑêÏóêÎßå ÏóêÎü¨ Ï∂úÎ†• (Î¨¥ÌïúÎ£®ÌîÑ Î∞©ÏßÄ)
        printf("[SD_TASK] Write failed (duration: %lu ms, result: %d)\n", 
 8003ca6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8003caa:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8003cae:	4821      	ldr	r0, [pc, #132]	@ (8003d34 <StartSDLoggingTask+0x24c>)
 8003cb0:	f013 fe98 	bl	80179e4 <iprintf>
               write_duration, write_result);
        
        // SD Ïì∞Í∏∞ Ïã§Ìå® Ïãú Ïû†Ïãú ÎåÄÍ∏∞ ÌõÑ Ïû¨ÏãúÎèÑ Ïó¨Î∂Ä Í≤∞Ï†ï
        osDelay(1000);
 8003cb4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003cb8:	f011 f97e 	bl	8014fb8 <osDelay>
      }
    }
    
    // Ï£ºÍ∏∞Ï†ÅÏúºÎ°ú SD ÏÉÅÌÉú Ï≤¥ÌÅ¨ (1Î∂ÑÎßàÎã§)
    static uint32_t status_check_counter = 0;
    status_check_counter++;
 8003cbc:	4b1e      	ldr	r3, [pc, #120]	@ (8003d38 <StartSDLoggingTask+0x250>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	4a1d      	ldr	r2, [pc, #116]	@ (8003d38 <StartSDLoggingTask+0x250>)
 8003cc4:	6013      	str	r3, [r2, #0]
    if (status_check_counter % 60 == 0) {  // 60Ï¥àÎßàÎã§
 8003cc6:	4b1c      	ldr	r3, [pc, #112]	@ (8003d38 <StartSDLoggingTask+0x250>)
 8003cc8:	6819      	ldr	r1, [r3, #0]
 8003cca:	4b1c      	ldr	r3, [pc, #112]	@ (8003d3c <StartSDLoggingTask+0x254>)
 8003ccc:	fba3 2301 	umull	r2, r3, r3, r1
 8003cd0:	095a      	lsrs	r2, r3, #5
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	011b      	lsls	r3, r3, #4
 8003cd6:	1a9b      	subs	r3, r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	1aca      	subs	r2, r1, r3
 8003cdc:	2a00      	cmp	r2, #0
 8003cde:	d108      	bne.n	8003cf2 <StartSDLoggingTask+0x20a>
      if (SDStorage_IsReady()) {
 8003ce0:	f7fe f814 	bl	8001d0c <SDStorage_IsReady>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d103      	bne.n	8003cf2 <StartSDLoggingTask+0x20a>
        // SD ÏÉÅÌÉú Ï†ïÏÉÅ
      } else {
        // SD ÏÉÅÌÉú Ïù¥ÏÉÅ - Ïû¨Ï¥àÍ∏∞Ìôî ÏãúÎèÑ (Ìñ•ÌõÑ ÌôïÏû•)
        LOG_WARN("[SD_TASK] SD card appears disconnected - monitoring");
 8003cea:	4915      	ldr	r1, [pc, #84]	@ (8003d40 <StartSDLoggingTask+0x258>)
 8003cec:	2002      	movs	r0, #2
 8003cee:	f001 fce1 	bl	80056b4 <LOGGER_SendFormatted>
      }
    }
    
    osDelay(50);  // CPU Î∂ÄÌïò Î∞©ÏßÄ
 8003cf2:	2032      	movs	r0, #50	@ 0x32
 8003cf4:	f011 f960 	bl	8014fb8 <osDelay>
  {
 8003cf8:	e7a5      	b.n	8003c46 <StartSDLoggingTask+0x15e>
 8003cfa:	bf00      	nop
 8003cfc:	0801bc28 	.word	0x0801bc28
 8003d00:	0801bc48 	.word	0x0801bc48
 8003d04:	0801bc7c 	.word	0x0801bc7c
 8003d08:	0801bca4 	.word	0x0801bca4
 8003d0c:	0801bcd8 	.word	0x0801bcd8
 8003d10:	20000014 	.word	0x20000014
 8003d14:	2000130c 	.word	0x2000130c
 8003d18:	0801bd04 	.word	0x0801bd04
 8003d1c:	0801bd3c 	.word	0x0801bd3c
 8003d20:	0801bd68 	.word	0x0801bd68
 8003d24:	0801bda8 	.word	0x0801bda8
 8003d28:	0801bddc 	.word	0x0801bddc
 8003d2c:	0801be0c 	.word	0x0801be0c
 8003d30:	20001308 	.word	0x20001308
 8003d34:	0801be44 	.word	0x0801be44
 8003d38:	20001588 	.word	0x20001588
 8003d3c:	88888889 	.word	0x88888889
 8003d40:	0801be7c 	.word	0x0801be7c

08003d44 <StartReceiveTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartReceiveTask */
void StartReceiveTask(void const * argument)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8003d4a:	af02      	add	r7, sp, #8
 8003d4c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003d50:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8003d54:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartReceiveTask */
  LOG_INFO("=== DMA-based Receive Task Started ===");
 8003d56:	499b      	ldr	r1, [pc, #620]	@ (8003fc4 <StartReceiveTask+0x280>)
 8003d58:	2001      	movs	r0, #1
 8003d5a:	f001 fcab 	bl	80056b4 <LOGGER_SendFormatted>
  
  // UART Ï¥àÍ∏∞Ìôî ÎåÄÍ∏∞
  osDelay(2000);
 8003d5e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003d62:	f011 f929 	bl	8014fb8 <osDelay>
  
  // TDD Î™®ÎìàÎì§ÏùÑ ÏÇ¨Ïö©Ìïú DMA Í∏∞Î∞ò ÏàòÏã† ÌÉúÏä§ÌÅ¨
  char local_buffer[512];
  int local_bytes_received = 0;
 8003d66:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003d6a:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003d6e:	2200      	movs	r2, #0
 8003d70:	601a      	str	r2, [r3, #0]
  
  for(;;)
  {
    // TDD UART Î™®ÎìàÏùÑ ÌÜµÌïú DMA Í∏∞Î∞ò ÏàòÏã† Ï≤¥ÌÅ¨
    UartStatus status = UART_Receive(local_buffer, sizeof(local_buffer), &local_bytes_received);
 8003d72:	f107 0208 	add.w	r2, r7, #8
 8003d76:	f107 030c 	add.w	r3, r7, #12
 8003d7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f001 fed4 	bl	8005b2c <UART_Receive>
 8003d84:	4603      	mov	r3, r0
 8003d86:	f887 320e 	strb.w	r3, [r7, #526]	@ 0x20e
    
    // ÎîîÎ≤ÑÍπÖÏö©: ÏàòÏã† ÏÉÅÌÉú Ï≤¥ÌÅ¨ (ÏóêÎü¨ ÏÉÅÌÉúÏùº ÎïåÎßå)
    static uint32_t debug_counter = 0;
    debug_counter++;
 8003d8a:	4b8f      	ldr	r3, [pc, #572]	@ (8003fc8 <StartReceiveTask+0x284>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	3301      	adds	r3, #1
 8003d90:	4a8d      	ldr	r2, [pc, #564]	@ (8003fc8 <StartReceiveTask+0x284>)
 8003d92:	6013      	str	r3, [r2, #0]
    if (debug_counter % 1200 == 0 && status != UART_STATUS_TIMEOUT) {  // 1Î∂ÑÎßàÎã§, ÌÉÄÏûÑÏïÑÏõÉ Ï†úÏô∏
 8003d94:	4b8c      	ldr	r3, [pc, #560]	@ (8003fc8 <StartReceiveTask+0x284>)
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	4b8c      	ldr	r3, [pc, #560]	@ (8003fcc <StartReceiveTask+0x288>)
 8003d9a:	fba3 1302 	umull	r1, r3, r3, r2
 8003d9e:	09db      	lsrs	r3, r3, #7
 8003da0:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 8003da4:	fb01 f303 	mul.w	r3, r1, r3
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d116      	bne.n	8003ddc <StartReceiveTask+0x98>
 8003dae:	f897 320e 	ldrb.w	r3, [r7, #526]	@ 0x20e
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d012      	beq.n	8003ddc <StartReceiveTask+0x98>
      LOG_DEBUG("[RX_TASK] Status check #%lu: status=%d, bytes=%d", 
 8003db6:	4b84      	ldr	r3, [pc, #528]	@ (8003fc8 <StartReceiveTask+0x284>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a84      	ldr	r2, [pc, #528]	@ (8003fcc <StartReceiveTask+0x288>)
 8003dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc0:	09da      	lsrs	r2, r3, #7
 8003dc2:	f897 120e 	ldrb.w	r1, [r7, #526]	@ 0x20e
 8003dc6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003dca:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	9300      	str	r3, [sp, #0]
 8003dd2:	460b      	mov	r3, r1
 8003dd4:	497e      	ldr	r1, [pc, #504]	@ (8003fd0 <StartReceiveTask+0x28c>)
 8003dd6:	2000      	movs	r0, #0
 8003dd8:	f001 fc6c 	bl	80056b4 <LOGGER_SendFormatted>
               debug_counter / 1200, status, local_bytes_received);
    }
    
    if (status == UART_STATUS_OK && local_bytes_received > 0) {
 8003ddc:	f897 320e 	ldrb.w	r3, [r7, #526]	@ 0x20e
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f040 80eb 	bne.w	8003fbc <StartReceiveTask+0x278>
 8003de6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003dea:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	f340 80e3 	ble.w	8003fbc <StartReceiveTask+0x278>
      // ÏàòÏã† ÏôÑÎ£å - Í∞ÑÎã®Ìïú ÏàòÏã† Î°úÍ∑∏ + ResponseHandler Î∂ÑÏÑù
      LOG_INFO("üì• RECV: '%.30s%s' (%d bytes)", 
 8003df6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003dfa:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2b1e      	cmp	r3, #30
 8003e02:	dd01      	ble.n	8003e08 <StartReceiveTask+0xc4>
 8003e04:	4973      	ldr	r1, [pc, #460]	@ (8003fd4 <StartReceiveTask+0x290>)
 8003e06:	e000      	b.n	8003e0a <StartReceiveTask+0xc6>
 8003e08:	4973      	ldr	r1, [pc, #460]	@ (8003fd8 <StartReceiveTask+0x294>)
 8003e0a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003e0e:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f107 020c 	add.w	r2, r7, #12
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	496f      	ldr	r1, [pc, #444]	@ (8003fdc <StartReceiveTask+0x298>)
 8003e1e:	2001      	movs	r0, #1
 8003e20:	f001 fc48 	bl	80056b4 <LOGGER_SendFormatted>
               local_buffer, 
               (local_bytes_received > 30) ? "..." : "", 
               local_bytes_received);
      
      // Í∏∞Î≥∏Ï†ÅÏù∏ ÏùëÎãµ ÌÉÄÏûÖ Ï≤¥ÌÅ¨ (ResponseHandlerÏóêÏÑú ÏÉÅÏÑ∏ Î°úÍ∑∏ Ï∂úÎ†•)
      if (strstr(local_buffer, "+EVT:JOINED") != NULL) {
 8003e24:	f107 030c 	add.w	r3, r7, #12
 8003e28:	496d      	ldr	r1, [pc, #436]	@ (8003fe0 <StartReceiveTask+0x29c>)
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f013 ff1a 	bl	8017c64 <strstr>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d009      	beq.n	8003e4a <StartReceiveTask+0x106>
        LOG_INFO("‚úÖ JOIN CONFIRMED - Network joined successfully");
 8003e36:	496b      	ldr	r1, [pc, #428]	@ (8003fe4 <StartReceiveTask+0x2a0>)
 8003e38:	2001      	movs	r0, #1
 8003e3a:	f001 fc3b 	bl	80056b4 <LOGGER_SendFormatted>
        g_join_success_time = HAL_GetTick();  // JOIN ÏÑ±Í≥µ ÏãúÍ∞Ñ Í∏∞Î°ù
 8003e3e:	f002 fae1 	bl	8006404 <HAL_GetTick>
 8003e42:	4603      	mov	r3, r0
 8003e44:	4a68      	ldr	r2, [pc, #416]	@ (8003fe8 <StartReceiveTask+0x2a4>)
 8003e46:	6013      	str	r3, [r2, #0]
 8003e48:	e01a      	b.n	8003e80 <StartReceiveTask+0x13c>
      } else if (strstr(local_buffer, "RAKwireless") != NULL) {
 8003e4a:	f107 030c 	add.w	r3, r7, #12
 8003e4e:	4967      	ldr	r1, [pc, #412]	@ (8003fec <StartReceiveTask+0x2a8>)
 8003e50:	4618      	mov	r0, r3
 8003e52:	f013 ff07 	bl	8017c64 <strstr>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d004      	beq.n	8003e66 <StartReceiveTask+0x122>
        LOG_DEBUG("üì° LoRa module boot message (ignored)");
 8003e5c:	4964      	ldr	r1, [pc, #400]	@ (8003ff0 <StartReceiveTask+0x2ac>)
 8003e5e:	2000      	movs	r0, #0
 8003e60:	f001 fc28 	bl	80056b4 <LOGGER_SendFormatted>
 8003e64:	e00c      	b.n	8003e80 <StartReceiveTask+0x13c>
      } else if (ResponseHandler_IsTimeResponse(local_buffer)) {
 8003e66:	f107 030c 	add.w	r3, r7, #12
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f7fd f9a0 	bl	80011b0 <ResponseHandler_IsTimeResponse>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d004      	beq.n	8003e80 <StartReceiveTask+0x13c>
        // ÏãúÍ∞Ñ ÏùëÎãµ Ï≤òÎ¶¨
        ResponseHandler_ParseTimeResponse(local_buffer);
 8003e76:	f107 030c 	add.w	r3, r7, #12
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7fd fa48 	bl	8001310 <ResponseHandler_ParseTimeResponse>
      }
      // ÎÇòÎ®∏ÏßÄ ÏùëÎãµ Î∂ÑÏÑùÏùÄ ÏïÑÎûò ÌïÑÌÑ∞ÎßÅ Î°úÏßÅÏóêÏÑú Ìïú Î≤àÎßå Ï≤òÎ¶¨
      
      // Ï†ÑÏó≠ Î≥ÄÏàòÏóê Î≥µÏÇ¨ (Îã§Î•∏ ÌÉúÏä§ÌÅ¨ÏóêÏÑú ÏÇ¨Ïö© Í∞ÄÎä•)
      memcpy(rx_buffer, local_buffer, local_bytes_received);
 8003e80:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003e84:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	f107 030c 	add.w	r3, r7, #12
 8003e90:	4619      	mov	r1, r3
 8003e92:	4858      	ldr	r0, [pc, #352]	@ (8003ff4 <StartReceiveTask+0x2b0>)
 8003e94:	f013 ff7f 	bl	8017d96 <memcpy>
      rx_bytes_received = local_bytes_received;
 8003e98:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003e9c:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a55      	ldr	r2, [pc, #340]	@ (8003ff8 <StartReceiveTask+0x2b4>)
 8003ea4:	6013      	str	r3, [r2, #0]
      
      // LoRa ÏÉÅÌÉú Î®∏Ïã†Ïóê Ï†ÑÎã¨Ìï† ÏùëÎãµÎßå ÌïÑÌÑ∞ÎßÅ
      bool is_lora_command_response = false;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
      
      if (is_response_ok(local_buffer)) {
 8003eac:	f107 030c 	add.w	r3, r7, #12
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f7fd f839 	bl	8000f28 <is_response_ok>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d003      	beq.n	8003ec4 <StartReceiveTask+0x180>
        // OK ÏùëÎãµ - LoRa Î™ÖÎ†πÏóê ÎåÄÌïú ÏùëÎãµ
        is_lora_command_response = true;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8003ec2:	e04b      	b.n	8003f5c <StartReceiveTask+0x218>
      } else if (strstr(local_buffer, "+EVT:JOINED") != NULL) {
 8003ec4:	f107 030c 	add.w	r3, r7, #12
 8003ec8:	4945      	ldr	r1, [pc, #276]	@ (8003fe0 <StartReceiveTask+0x29c>)
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f013 feca 	bl	8017c64 <strstr>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d003      	beq.n	8003ede <StartReceiveTask+0x19a>
        // JOIN ÏÑ±Í≥µ ÏùëÎãµ
        is_lora_command_response = true;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8003edc:	e03e      	b.n	8003f5c <StartReceiveTask+0x218>
      } else if (ResponseHandler_IsTimeResponse(local_buffer)) {
 8003ede:	f107 030c 	add.w	r3, r7, #12
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7fd f964 	bl	80011b0 <ResponseHandler_IsTimeResponse>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d003      	beq.n	8003ef6 <StartReceiveTask+0x1b2>
        // ÏãúÍ∞Ñ ÏùëÎãµ - LoRa ÏÉÅÌÉú Î®∏Ïã†ÏóêÎèÑ Ï†ÑÎã¨Ìï¥Ïïº Ìï® (ÏÉÅÌÉú Ï†ÑÌôòÏùÑ ÏúÑÌï¥)
        is_lora_command_response = true;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8003ef4:	e032      	b.n	8003f5c <StartReceiveTask+0x218>
      } else if (strstr(local_buffer, "+EVT:") != NULL) {
 8003ef6:	f107 030c 	add.w	r3, r7, #12
 8003efa:	4940      	ldr	r1, [pc, #256]	@ (8003ffc <StartReceiveTask+0x2b8>)
 8003efc:	4618      	mov	r0, r3
 8003efe:	f013 feb1 	bl	8017c64 <strstr>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d003      	beq.n	8003f10 <StartReceiveTask+0x1cc>
        // Í∏∞ÌÉÄ LoRa Ïù¥Î≤§Ìä∏ ÏùëÎãµÎì§
        is_lora_command_response = true;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8003f0e:	e025      	b.n	8003f5c <StartReceiveTask+0x218>
      } else if (strstr(local_buffer, "RAKwireless") != NULL || strstr(local_buffer, "ORAKwireless") != NULL) {
 8003f10:	f107 030c 	add.w	r3, r7, #12
 8003f14:	4935      	ldr	r1, [pc, #212]	@ (8003fec <StartReceiveTask+0x2a8>)
 8003f16:	4618      	mov	r0, r3
 8003f18:	f013 fea4 	bl	8017c64 <strstr>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d108      	bne.n	8003f34 <StartReceiveTask+0x1f0>
 8003f22:	f107 030c 	add.w	r3, r7, #12
 8003f26:	4936      	ldr	r1, [pc, #216]	@ (8004000 <StartReceiveTask+0x2bc>)
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f013 fe9b 	bl	8017c64 <strstr>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d004      	beq.n	8003f3e <StartReceiveTask+0x1fa>
        // Î∂ÄÌä∏ Î©îÏãúÏßÄ - LoRa ÏÉÅÌÉú Î®∏Ïã†Ïóê Ï†ÑÎã¨ÌïòÏßÄ ÏïäÏùå
        LOG_DEBUG("[RX_TASK] Boot message filtered out from LoRa state machine");
 8003f34:	4933      	ldr	r1, [pc, #204]	@ (8004004 <StartReceiveTask+0x2c0>)
 8003f36:	2000      	movs	r0, #0
 8003f38:	f001 fbbc 	bl	80056b4 <LOGGER_SendFormatted>
 8003f3c:	e00e      	b.n	8003f5c <StartReceiveTask+0x218>
      } else {
        // Í∏∞ÌÉÄ ÏùëÎãµÎì§ (ERROR, TIMEOUT Îì±)
        ResponseType response_type = ResponseHandler_ParseSendResponse(local_buffer);
 8003f3e:	f107 030c 	add.w	r3, r7, #12
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7fd f8de 	bl	8001104 <ResponseHandler_ParseSendResponse>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	f887 320d 	strb.w	r3, [r7, #525]	@ 0x20d
        if (response_type != RESPONSE_UNKNOWN) {
 8003f4e:	f897 320d 	ldrb.w	r3, [r7, #525]	@ 0x20d
 8003f52:	2b03      	cmp	r3, #3
 8003f54:	d002      	beq.n	8003f5c <StartReceiveTask+0x218>
          is_lora_command_response = true;
 8003f56:	2301      	movs	r3, #1
 8003f58:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
        }
      }
      
      // LoRa Î™ÖÎ†π ÏùëÎãµÎßå Ï†ÑÏó≠ Î≥ÄÏàòÏóê Î≥µÏÇ¨
      if (is_lora_command_response) {
 8003f5c:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d01d      	beq.n	8003fa0 <StartReceiveTask+0x25c>
        memcpy(lora_rx_response, local_buffer, local_bytes_received);
 8003f64:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003f68:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	461a      	mov	r2, r3
 8003f70:	f107 030c 	add.w	r3, r7, #12
 8003f74:	4619      	mov	r1, r3
 8003f76:	4824      	ldr	r0, [pc, #144]	@ (8004008 <StartReceiveTask+0x2c4>)
 8003f78:	f013 ff0d 	bl	8017d96 <memcpy>
        lora_rx_response[local_bytes_received] = '\0';
 8003f7c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003f80:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a20      	ldr	r2, [pc, #128]	@ (8004008 <StartReceiveTask+0x2c4>)
 8003f88:	2100      	movs	r1, #0
 8003f8a:	54d1      	strb	r1, [r2, r3]
        lora_new_response = true;
 8003f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800400c <StartReceiveTask+0x2c8>)
 8003f8e:	2201      	movs	r2, #1
 8003f90:	701a      	strb	r2, [r3, #0]
        LOG_DEBUG("[RX_TASK] LoRa response forwarded to state machine: %.20s...", local_buffer);
 8003f92:	f107 030c 	add.w	r3, r7, #12
 8003f96:	461a      	mov	r2, r3
 8003f98:	491d      	ldr	r1, [pc, #116]	@ (8004010 <StartReceiveTask+0x2cc>)
 8003f9a:	2000      	movs	r0, #0
 8003f9c:	f001 fb8a 	bl	80056b4 <LOGGER_SendFormatted>
      }
      
      // Î≤ÑÌçº ÌÅ¥Î¶¨Ïñ¥
      memset(local_buffer, 0, sizeof(local_buffer));
 8003fa0:	f107 030c 	add.w	r3, r7, #12
 8003fa4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fa8:	2100      	movs	r1, #0
 8003faa:	4618      	mov	r0, r3
 8003fac:	f013 fe32 	bl	8017c14 <memset>
      local_bytes_received = 0;
 8003fb0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003fb4:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003fb8:	2200      	movs	r2, #0
 8003fba:	601a      	str	r2, [r3, #0]
    }
    
    // DMA Í∏∞Î∞òÏù¥ÎØÄÎ°ú Í∏¥ ÏßÄÏó∞ÏúºÎ°ú CPU ÏÇ¨Ïö©Î•† Í∞êÏÜå
    osDelay(50);  // 50ms ÏßÄÏó∞ (DMAÍ∞Ä Î∞±Í∑∏ÎùºÏö¥ÎìúÏóêÏÑú Ï≤òÎ¶¨ÌïòÎØÄÎ°ú Îπ†Î•∏ Ìè¥ÎßÅ Î∂àÌïÑÏöî)
 8003fbc:	2032      	movs	r0, #50	@ 0x32
 8003fbe:	f010 fffb 	bl	8014fb8 <osDelay>
  {
 8003fc2:	e6d6      	b.n	8003d72 <StartReceiveTask+0x2e>
 8003fc4:	0801beb0 	.word	0x0801beb0
 8003fc8:	2000158c 	.word	0x2000158c
 8003fcc:	1b4e81b5 	.word	0x1b4e81b5
 8003fd0:	0801bed8 	.word	0x0801bed8
 8003fd4:	0801bf0c 	.word	0x0801bf0c
 8003fd8:	0801bf10 	.word	0x0801bf10
 8003fdc:	0801bf14 	.word	0x0801bf14
 8003fe0:	0801bf34 	.word	0x0801bf34
 8003fe4:	0801bf40 	.word	0x0801bf40
 8003fe8:	20001578 	.word	0x20001578
 8003fec:	0801bf74 	.word	0x0801bf74
 8003ff0:	0801bf80 	.word	0x0801bf80
 8003ff4:	200015f4 	.word	0x200015f4
 8003ff8:	20001310 	.word	0x20001310
 8003ffc:	0801bfa8 	.word	0x0801bfa8
 8004000:	0801bfb0 	.word	0x0801bfb0
 8004004:	0801bfc0 	.word	0x0801bfc0
 8004008:	20001314 	.word	0x20001314
 800400c:	20001514 	.word	0x20001514
 8004010:	0801bffc 	.word	0x0801bffc

08004014 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a04      	ldr	r2, [pc, #16]	@ (8004034 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d101      	bne.n	800402a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8004026:	f002 f9d9 	bl	80063dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800402a:	bf00      	nop
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	40001000 	.word	0x40001000

08004038 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004038:	b480      	push	{r7}
 800403a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800403c:	b672      	cpsid	i
}
 800403e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004040:	bf00      	nop
 8004042:	e7fd      	b.n	8004040 <Error_Handler+0x8>

08004044 <MX_DMA_Init>:
  * @brief DMA Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA_Init(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800404a:	4b10      	ldr	r3, [pc, #64]	@ (800408c <MX_DMA_Init+0x48>)
 800404c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404e:	4a0f      	ldr	r2, [pc, #60]	@ (800408c <MX_DMA_Init+0x48>)
 8004050:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004054:	6313      	str	r3, [r2, #48]	@ 0x30
 8004056:	4b0d      	ldr	r3, [pc, #52]	@ (800408c <MX_DMA_Init+0x48>)
 8004058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800405e:	607b      	str	r3, [r7, #4]
 8004060:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration - USART6_RX */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8004062:	2200      	movs	r2, #0
 8004064:	2105      	movs	r1, #5
 8004066:	2039      	movs	r0, #57	@ 0x39
 8004068:	f002 fd4c 	bl	8006b04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800406c:	2039      	movs	r0, #57	@ 0x39
 800406e:	f002 fd65 	bl	8006b3c <HAL_NVIC_EnableIRQ>
  
  /* USART6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8004072:	2200      	movs	r2, #0
 8004074:	2105      	movs	r1, #5
 8004076:	2047      	movs	r0, #71	@ 0x47
 8004078:	f002 fd44 	bl	8006b04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 800407c:	2047      	movs	r0, #71	@ 0x47
 800407e:	f002 fd5d 	bl	8006b3c <HAL_NVIC_EnableIRQ>
}
 8004082:	bf00      	nop
 8004084:	3708      	adds	r7, #8
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	40023800 	.word	0x40023800

08004090 <MX_USART6_DMA_Init>:
  * @brief DMA2 Stream1 DMA configuration for USART6 RX
  * @param None
  * @retval None
  */
void MX_USART6_DMA_Init(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
  // DMA Ïù¥ÎØ∏ Ï¥àÍ∏∞ÌôîÎêòÏóàÎäîÏßÄ Ï≤¥ÌÅ¨
  if (hdma_usart6_rx.Instance != NULL) {
 8004096:	4b1e      	ldr	r3, [pc, #120]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d133      	bne.n	8004106 <MX_USART6_DMA_Init+0x76>
    return; // Ïù¥ÎØ∏ Ï¥àÍ∏∞ÌôîÎê®
  }
  
  /* Configure DMA for USART6 RX */
  hdma_usart6_rx.Instance = DMA2_Stream1;
 800409e:	4b1c      	ldr	r3, [pc, #112]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040a0:	4a1c      	ldr	r2, [pc, #112]	@ (8004114 <MX_USART6_DMA_Init+0x84>)
 80040a2:	601a      	str	r2, [r3, #0]
  hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80040a4:	4b1a      	ldr	r3, [pc, #104]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040a6:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80040aa:	605a      	str	r2, [r3, #4]
  hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80040ac:	4b18      	ldr	r3, [pc, #96]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040ae:	2200      	movs	r2, #0
 80040b0:	609a      	str	r2, [r3, #8]
  hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80040b2:	4b17      	ldr	r3, [pc, #92]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	60da      	str	r2, [r3, #12]
  hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80040b8:	4b15      	ldr	r3, [pc, #84]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040be:	611a      	str	r2, [r3, #16]
  hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80040c0:	4b13      	ldr	r3, [pc, #76]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	615a      	str	r2, [r3, #20]
  hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80040c6:	4b12      	ldr	r3, [pc, #72]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	619a      	str	r2, [r3, #24]
  hdma_usart6_rx.Init.Mode = DMA_NORMAL;    // ÏùºÎ∞ò Î™®ÎìúÎ°ú Î≥ÄÍ≤Ω
 80040cc:	4b10      	ldr	r3, [pc, #64]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	61da      	str	r2, [r3, #28]
  hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80040d2:	4b0f      	ldr	r3, [pc, #60]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040d4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80040d8:	621a      	str	r2, [r3, #32]
  hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80040da:	4b0d      	ldr	r3, [pc, #52]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040dc:	2200      	movs	r2, #0
 80040de:	625a      	str	r2, [r3, #36]	@ 0x24
  
  HAL_StatusTypeDef dma_result = HAL_DMA_Init(&hdma_usart6_rx);
 80040e0:	480b      	ldr	r0, [pc, #44]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040e2:	f002 fea5 	bl	8006e30 <HAL_DMA_Init>
 80040e6:	4603      	mov	r3, r0
 80040e8:	71fb      	strb	r3, [r7, #7]
  if (dma_result != HAL_OK)
 80040ea:	79fb      	ldrb	r3, [r7, #7]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d003      	beq.n	80040f8 <MX_USART6_DMA_Init+0x68>
  {
    // ÏóêÎü¨ Ï≤òÎ¶¨ÌïòÎêò Error_Handler() Ìò∏Ï∂úÌïòÏßÄ ÏïäÏùå (ÏãúÏä§ÌÖú Ï§ëÎã® Î∞©ÏßÄ)
    hdma_usart6_rx.Instance = NULL; // Ïã§Ìå® ÌëúÏãú
 80040f0:	4b07      	ldr	r3, [pc, #28]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	601a      	str	r2, [r3, #0]
    return;
 80040f6:	e007      	b.n	8004108 <MX_USART6_DMA_Init+0x78>
  }

  /* Associate the initialized DMA handle to the UART handle */
  __HAL_LINKDMA(&huart6, hdmarx, hdma_usart6_rx);
 80040f8:	4b07      	ldr	r3, [pc, #28]	@ (8004118 <MX_USART6_DMA_Init+0x88>)
 80040fa:	4a05      	ldr	r2, [pc, #20]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 80040fc:	675a      	str	r2, [r3, #116]	@ 0x74
 80040fe:	4b04      	ldr	r3, [pc, #16]	@ (8004110 <MX_USART6_DMA_Init+0x80>)
 8004100:	4a05      	ldr	r2, [pc, #20]	@ (8004118 <MX_USART6_DMA_Init+0x88>)
 8004102:	639a      	str	r2, [r3, #56]	@ 0x38
 8004104:	e000      	b.n	8004108 <MX_USART6_DMA_Init+0x78>
    return; // Ïù¥ÎØ∏ Ï¥àÍ∏∞ÌôîÎê®
 8004106:	bf00      	nop
}
 8004108:	3708      	adds	r7, #8
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	20001518 	.word	0x20001518
 8004114:	40026428 	.word	0x40026428
 8004118:	20001240 	.word	0x20001240

0800411c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004122:	4b11      	ldr	r3, [pc, #68]	@ (8004168 <HAL_MspInit+0x4c>)
 8004124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004126:	4a10      	ldr	r2, [pc, #64]	@ (8004168 <HAL_MspInit+0x4c>)
 8004128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800412c:	6413      	str	r3, [r2, #64]	@ 0x40
 800412e:	4b0e      	ldr	r3, [pc, #56]	@ (8004168 <HAL_MspInit+0x4c>)
 8004130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004136:	607b      	str	r3, [r7, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800413a:	4b0b      	ldr	r3, [pc, #44]	@ (8004168 <HAL_MspInit+0x4c>)
 800413c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800413e:	4a0a      	ldr	r2, [pc, #40]	@ (8004168 <HAL_MspInit+0x4c>)
 8004140:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004144:	6453      	str	r3, [r2, #68]	@ 0x44
 8004146:	4b08      	ldr	r3, [pc, #32]	@ (8004168 <HAL_MspInit+0x4c>)
 8004148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800414e:	603b      	str	r3, [r7, #0]
 8004150:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004152:	2200      	movs	r2, #0
 8004154:	210f      	movs	r1, #15
 8004156:	f06f 0001 	mvn.w	r0, #1
 800415a:	f002 fcd3 	bl	8006b04 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800415e:	bf00      	nop
 8004160:	3708      	adds	r7, #8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	40023800 	.word	0x40023800

0800416c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b08a      	sub	sp, #40	@ 0x28
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004174:	f107 0314 	add.w	r3, r7, #20
 8004178:	2200      	movs	r2, #0
 800417a:	601a      	str	r2, [r3, #0]
 800417c:	605a      	str	r2, [r3, #4]
 800417e:	609a      	str	r2, [r3, #8]
 8004180:	60da      	str	r2, [r3, #12]
 8004182:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a21      	ldr	r2, [pc, #132]	@ (8004210 <HAL_ADC_MspInit+0xa4>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d13c      	bne.n	8004208 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 800418e:	4b21      	ldr	r3, [pc, #132]	@ (8004214 <HAL_ADC_MspInit+0xa8>)
 8004190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004192:	4a20      	ldr	r2, [pc, #128]	@ (8004214 <HAL_ADC_MspInit+0xa8>)
 8004194:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004198:	6453      	str	r3, [r2, #68]	@ 0x44
 800419a:	4b1e      	ldr	r3, [pc, #120]	@ (8004214 <HAL_ADC_MspInit+0xa8>)
 800419c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041a2:	613b      	str	r3, [r7, #16]
 80041a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80041a6:	4b1b      	ldr	r3, [pc, #108]	@ (8004214 <HAL_ADC_MspInit+0xa8>)
 80041a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041aa:	4a1a      	ldr	r2, [pc, #104]	@ (8004214 <HAL_ADC_MspInit+0xa8>)
 80041ac:	f043 0320 	orr.w	r3, r3, #32
 80041b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80041b2:	4b18      	ldr	r3, [pc, #96]	@ (8004214 <HAL_ADC_MspInit+0xa8>)
 80041b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b6:	f003 0320 	and.w	r3, r3, #32
 80041ba:	60fb      	str	r3, [r7, #12]
 80041bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041be:	4b15      	ldr	r3, [pc, #84]	@ (8004214 <HAL_ADC_MspInit+0xa8>)
 80041c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c2:	4a14      	ldr	r2, [pc, #80]	@ (8004214 <HAL_ADC_MspInit+0xa8>)
 80041c4:	f043 0301 	orr.w	r3, r3, #1
 80041c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80041ca:	4b12      	ldr	r3, [pc, #72]	@ (8004214 <HAL_ADC_MspInit+0xa8>)
 80041cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	60bb      	str	r3, [r7, #8]
 80041d4:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 80041d6:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 80041da:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041dc:	2303      	movs	r3, #3
 80041de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041e0:	2300      	movs	r3, #0
 80041e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80041e4:	f107 0314 	add.w	r3, r7, #20
 80041e8:	4619      	mov	r1, r3
 80041ea:	480b      	ldr	r0, [pc, #44]	@ (8004218 <HAL_ADC_MspInit+0xac>)
 80041ec:	f003 ffce 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 80041f0:	2301      	movs	r3, #1
 80041f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041f4:	2303      	movs	r3, #3
 80041f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f8:	2300      	movs	r3, #0
 80041fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 80041fc:	f107 0314 	add.w	r3, r7, #20
 8004200:	4619      	mov	r1, r3
 8004202:	4806      	ldr	r0, [pc, #24]	@ (800421c <HAL_ADC_MspInit+0xb0>)
 8004204:	f003 ffc2 	bl	800818c <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8004208:	bf00      	nop
 800420a:	3728      	adds	r7, #40	@ 0x28
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	40012200 	.word	0x40012200
 8004214:	40023800 	.word	0x40023800
 8004218:	40021400 	.word	0x40021400
 800421c:	40020000 	.word	0x40020000

08004220 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a0a      	ldr	r2, [pc, #40]	@ (8004258 <HAL_CRC_MspInit+0x38>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d10b      	bne.n	800424a <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004232:	4b0a      	ldr	r3, [pc, #40]	@ (800425c <HAL_CRC_MspInit+0x3c>)
 8004234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004236:	4a09      	ldr	r2, [pc, #36]	@ (800425c <HAL_CRC_MspInit+0x3c>)
 8004238:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800423c:	6313      	str	r3, [r2, #48]	@ 0x30
 800423e:	4b07      	ldr	r3, [pc, #28]	@ (800425c <HAL_CRC_MspInit+0x3c>)
 8004240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004242:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004246:	60fb      	str	r3, [r7, #12]
 8004248:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800424a:	bf00      	nop
 800424c:	3714      	adds	r7, #20
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop
 8004258:	40023000 	.word	0x40023000
 800425c:	40023800 	.word	0x40023800

08004260 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b08e      	sub	sp, #56	@ 0x38
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004268:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800426c:	2200      	movs	r2, #0
 800426e:	601a      	str	r2, [r3, #0]
 8004270:	605a      	str	r2, [r3, #4]
 8004272:	609a      	str	r2, [r3, #8]
 8004274:	60da      	str	r2, [r3, #12]
 8004276:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a50      	ldr	r2, [pc, #320]	@ (80043c0 <HAL_DCMI_MspInit+0x160>)
 800427e:	4293      	cmp	r3, r2
 8004280:	f040 809a 	bne.w	80043b8 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8004284:	4b4f      	ldr	r3, [pc, #316]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 8004286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004288:	4a4e      	ldr	r2, [pc, #312]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 800428a:	f043 0301 	orr.w	r3, r3, #1
 800428e:	6353      	str	r3, [r2, #52]	@ 0x34
 8004290:	4b4c      	ldr	r3, [pc, #304]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 8004292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	623b      	str	r3, [r7, #32]
 800429a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800429c:	4b49      	ldr	r3, [pc, #292]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 800429e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a0:	4a48      	ldr	r2, [pc, #288]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 80042a2:	f043 0310 	orr.w	r3, r3, #16
 80042a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80042a8:	4b46      	ldr	r3, [pc, #280]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 80042aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ac:	f003 0310 	and.w	r3, r3, #16
 80042b0:	61fb      	str	r3, [r7, #28]
 80042b2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80042b4:	4b43      	ldr	r3, [pc, #268]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 80042b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b8:	4a42      	ldr	r2, [pc, #264]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 80042ba:	f043 0308 	orr.w	r3, r3, #8
 80042be:	6313      	str	r3, [r2, #48]	@ 0x30
 80042c0:	4b40      	ldr	r3, [pc, #256]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 80042c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c4:	f003 0308 	and.w	r3, r3, #8
 80042c8:	61bb      	str	r3, [r7, #24]
 80042ca:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80042cc:	4b3d      	ldr	r3, [pc, #244]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 80042ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d0:	4a3c      	ldr	r2, [pc, #240]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 80042d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80042d8:	4b3a      	ldr	r3, [pc, #232]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 80042da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042e0:	617b      	str	r3, [r7, #20]
 80042e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80042e4:	4b37      	ldr	r3, [pc, #220]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 80042e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e8:	4a36      	ldr	r2, [pc, #216]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 80042ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80042f0:	4b34      	ldr	r3, [pc, #208]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 80042f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042f8:	613b      	str	r3, [r7, #16]
 80042fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042fc:	4b31      	ldr	r3, [pc, #196]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 80042fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004300:	4a30      	ldr	r2, [pc, #192]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 8004302:	f043 0301 	orr.w	r3, r3, #1
 8004306:	6313      	str	r3, [r2, #48]	@ 0x30
 8004308:	4b2e      	ldr	r3, [pc, #184]	@ (80043c4 <HAL_DCMI_MspInit+0x164>)
 800430a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430c:	f003 0301 	and.w	r3, r3, #1
 8004310:	60fb      	str	r3, [r7, #12]
 8004312:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8004314:	2360      	movs	r3, #96	@ 0x60
 8004316:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004318:	2302      	movs	r3, #2
 800431a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800431c:	2300      	movs	r3, #0
 800431e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004320:	2300      	movs	r3, #0
 8004322:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004324:	230d      	movs	r3, #13
 8004326:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004328:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800432c:	4619      	mov	r1, r3
 800432e:	4826      	ldr	r0, [pc, #152]	@ (80043c8 <HAL_DCMI_MspInit+0x168>)
 8004330:	f003 ff2c 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8004334:	2308      	movs	r3, #8
 8004336:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004338:	2302      	movs	r3, #2
 800433a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800433c:	2300      	movs	r3, #0
 800433e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004340:	2300      	movs	r3, #0
 8004342:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004344:	230d      	movs	r3, #13
 8004346:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8004348:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800434c:	4619      	mov	r1, r3
 800434e:	481f      	ldr	r0, [pc, #124]	@ (80043cc <HAL_DCMI_MspInit+0x16c>)
 8004350:	f003 ff1c 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8004354:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004358:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800435a:	2302      	movs	r3, #2
 800435c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800435e:	2300      	movs	r3, #0
 8004360:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004362:	2300      	movs	r3, #0
 8004364:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004366:	230d      	movs	r3, #13
 8004368:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 800436a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800436e:	4619      	mov	r1, r3
 8004370:	4817      	ldr	r0, [pc, #92]	@ (80043d0 <HAL_DCMI_MspInit+0x170>)
 8004372:	f003 ff0b 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8004376:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 800437a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800437c:	2302      	movs	r3, #2
 800437e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004380:	2300      	movs	r3, #0
 8004382:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004384:	2300      	movs	r3, #0
 8004386:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004388:	230d      	movs	r3, #13
 800438a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800438c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004390:	4619      	mov	r1, r3
 8004392:	4810      	ldr	r0, [pc, #64]	@ (80043d4 <HAL_DCMI_MspInit+0x174>)
 8004394:	f003 fefa 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8004398:	2350      	movs	r3, #80	@ 0x50
 800439a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800439c:	2302      	movs	r3, #2
 800439e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a0:	2300      	movs	r3, #0
 80043a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043a4:	2300      	movs	r3, #0
 80043a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80043a8:	230d      	movs	r3, #13
 80043aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043b0:	4619      	mov	r1, r3
 80043b2:	4809      	ldr	r0, [pc, #36]	@ (80043d8 <HAL_DCMI_MspInit+0x178>)
 80043b4:	f003 feea 	bl	800818c <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 80043b8:	bf00      	nop
 80043ba:	3738      	adds	r7, #56	@ 0x38
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	50050000 	.word	0x50050000
 80043c4:	40023800 	.word	0x40023800
 80043c8:	40021000 	.word	0x40021000
 80043cc:	40020c00 	.word	0x40020c00
 80043d0:	40021800 	.word	0x40021800
 80043d4:	40021c00 	.word	0x40021c00
 80043d8:	40020000 	.word	0x40020000

080043dc <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004420 <HAL_DMA2D_MspInit+0x44>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d113      	bne.n	8004416 <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80043ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004424 <HAL_DMA2D_MspInit+0x48>)
 80043f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f2:	4a0c      	ldr	r2, [pc, #48]	@ (8004424 <HAL_DMA2D_MspInit+0x48>)
 80043f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80043f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80043fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004424 <HAL_DMA2D_MspInit+0x48>)
 80043fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004402:	60fb      	str	r3, [r7, #12]
 8004404:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8004406:	2200      	movs	r2, #0
 8004408:	2105      	movs	r1, #5
 800440a:	205a      	movs	r0, #90	@ 0x5a
 800440c:	f002 fb7a 	bl	8006b04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8004410:	205a      	movs	r0, #90	@ 0x5a
 8004412:	f002 fb93 	bl	8006b3c <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8004416:	bf00      	nop
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	4002b000 	.word	0x4002b000
 8004424:	40023800 	.word	0x40023800

08004428 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b08e      	sub	sp, #56	@ 0x38
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004430:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004434:	2200      	movs	r2, #0
 8004436:	601a      	str	r2, [r3, #0]
 8004438:	605a      	str	r2, [r3, #4]
 800443a:	609a      	str	r2, [r3, #8]
 800443c:	60da      	str	r2, [r3, #12]
 800443e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a3f      	ldr	r2, [pc, #252]	@ (8004544 <HAL_ETH_MspInit+0x11c>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d178      	bne.n	800453c <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800444a:	4b3f      	ldr	r3, [pc, #252]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 800444c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800444e:	4a3e      	ldr	r2, [pc, #248]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 8004450:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004454:	6313      	str	r3, [r2, #48]	@ 0x30
 8004456:	4b3c      	ldr	r3, [pc, #240]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 8004458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800445e:	623b      	str	r3, [r7, #32]
 8004460:	6a3b      	ldr	r3, [r7, #32]
 8004462:	4b39      	ldr	r3, [pc, #228]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 8004464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004466:	4a38      	ldr	r2, [pc, #224]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 8004468:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800446c:	6313      	str	r3, [r2, #48]	@ 0x30
 800446e:	4b36      	ldr	r3, [pc, #216]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 8004470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004472:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004476:	61fb      	str	r3, [r7, #28]
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	4b33      	ldr	r3, [pc, #204]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 800447c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800447e:	4a32      	ldr	r2, [pc, #200]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 8004480:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004484:	6313      	str	r3, [r2, #48]	@ 0x30
 8004486:	4b30      	ldr	r3, [pc, #192]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 8004488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800448e:	61bb      	str	r3, [r7, #24]
 8004490:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004492:	4b2d      	ldr	r3, [pc, #180]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 8004494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004496:	4a2c      	ldr	r2, [pc, #176]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 8004498:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800449c:	6313      	str	r3, [r2, #48]	@ 0x30
 800449e:	4b2a      	ldr	r3, [pc, #168]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 80044a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044a6:	617b      	str	r3, [r7, #20]
 80044a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044aa:	4b27      	ldr	r3, [pc, #156]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 80044ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ae:	4a26      	ldr	r2, [pc, #152]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 80044b0:	f043 0304 	orr.w	r3, r3, #4
 80044b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80044b6:	4b24      	ldr	r3, [pc, #144]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 80044b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ba:	f003 0304 	and.w	r3, r3, #4
 80044be:	613b      	str	r3, [r7, #16]
 80044c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044c2:	4b21      	ldr	r3, [pc, #132]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 80044c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c6:	4a20      	ldr	r2, [pc, #128]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 80044c8:	f043 0301 	orr.w	r3, r3, #1
 80044cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80044ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004548 <HAL_ETH_MspInit+0x120>)
 80044d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	60fb      	str	r3, [r7, #12]
 80044d8:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 80044da:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 80044de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044e0:	2302      	movs	r3, #2
 80044e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e4:	2300      	movs	r3, #0
 80044e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044e8:	2303      	movs	r3, #3
 80044ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80044ec:	230b      	movs	r3, #11
 80044ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80044f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044f4:	4619      	mov	r1, r3
 80044f6:	4815      	ldr	r0, [pc, #84]	@ (800454c <HAL_ETH_MspInit+0x124>)
 80044f8:	f003 fe48 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80044fc:	2332      	movs	r3, #50	@ 0x32
 80044fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004500:	2302      	movs	r3, #2
 8004502:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004504:	2300      	movs	r3, #0
 8004506:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004508:	2303      	movs	r3, #3
 800450a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800450c:	230b      	movs	r3, #11
 800450e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004510:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004514:	4619      	mov	r1, r3
 8004516:	480e      	ldr	r0, [pc, #56]	@ (8004550 <HAL_ETH_MspInit+0x128>)
 8004518:	f003 fe38 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800451c:	2386      	movs	r3, #134	@ 0x86
 800451e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004520:	2302      	movs	r3, #2
 8004522:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004524:	2300      	movs	r3, #0
 8004526:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004528:	2303      	movs	r3, #3
 800452a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800452c:	230b      	movs	r3, #11
 800452e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004530:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004534:	4619      	mov	r1, r3
 8004536:	4807      	ldr	r0, [pc, #28]	@ (8004554 <HAL_ETH_MspInit+0x12c>)
 8004538:	f003 fe28 	bl	800818c <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 800453c:	bf00      	nop
 800453e:	3738      	adds	r7, #56	@ 0x38
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}
 8004544:	40028000 	.word	0x40028000
 8004548:	40023800 	.word	0x40023800
 800454c:	40021800 	.word	0x40021800
 8004550:	40020800 	.word	0x40020800
 8004554:	40020000 	.word	0x40020000

08004558 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b0ac      	sub	sp, #176	@ 0xb0
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004560:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004564:	2200      	movs	r2, #0
 8004566:	601a      	str	r2, [r3, #0]
 8004568:	605a      	str	r2, [r3, #4]
 800456a:	609a      	str	r2, [r3, #8]
 800456c:	60da      	str	r2, [r3, #12]
 800456e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004570:	f107 0318 	add.w	r3, r7, #24
 8004574:	2284      	movs	r2, #132	@ 0x84
 8004576:	2100      	movs	r1, #0
 8004578:	4618      	mov	r0, r3
 800457a:	f013 fb4b 	bl	8017c14 <memset>
  if(hi2c->Instance==I2C1)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a44      	ldr	r2, [pc, #272]	@ (8004694 <HAL_I2C_MspInit+0x13c>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d13d      	bne.n	8004604 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004588:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800458c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800458e:	2300      	movs	r3, #0
 8004590:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004592:	f107 0318 	add.w	r3, r7, #24
 8004596:	4618      	mov	r0, r3
 8004598:	f006 ffa0 	bl	800b4dc <HAL_RCCEx_PeriphCLKConfig>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d001      	beq.n	80045a6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80045a2:	f7ff fd49 	bl	8004038 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045a6:	4b3c      	ldr	r3, [pc, #240]	@ (8004698 <HAL_I2C_MspInit+0x140>)
 80045a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045aa:	4a3b      	ldr	r2, [pc, #236]	@ (8004698 <HAL_I2C_MspInit+0x140>)
 80045ac:	f043 0302 	orr.w	r3, r3, #2
 80045b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80045b2:	4b39      	ldr	r3, [pc, #228]	@ (8004698 <HAL_I2C_MspInit+0x140>)
 80045b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b6:	f003 0302 	and.w	r3, r3, #2
 80045ba:	617b      	str	r3, [r7, #20]
 80045bc:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 80045be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80045c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80045c6:	2312      	movs	r3, #18
 80045c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045cc:	2301      	movs	r3, #1
 80045ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045d2:	2300      	movs	r3, #0
 80045d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80045d8:	2304      	movs	r3, #4
 80045da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045de:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80045e2:	4619      	mov	r1, r3
 80045e4:	482d      	ldr	r0, [pc, #180]	@ (800469c <HAL_I2C_MspInit+0x144>)
 80045e6:	f003 fdd1 	bl	800818c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80045ea:	4b2b      	ldr	r3, [pc, #172]	@ (8004698 <HAL_I2C_MspInit+0x140>)
 80045ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ee:	4a2a      	ldr	r2, [pc, #168]	@ (8004698 <HAL_I2C_MspInit+0x140>)
 80045f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80045f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80045f6:	4b28      	ldr	r3, [pc, #160]	@ (8004698 <HAL_I2C_MspInit+0x140>)
 80045f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045fe:	613b      	str	r3, [r7, #16]
 8004600:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004602:	e042      	b.n	800468a <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a25      	ldr	r2, [pc, #148]	@ (80046a0 <HAL_I2C_MspInit+0x148>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d13d      	bne.n	800468a <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800460e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004612:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8004614:	2300      	movs	r3, #0
 8004616:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800461a:	f107 0318 	add.w	r3, r7, #24
 800461e:	4618      	mov	r0, r3
 8004620:	f006 ff5c 	bl	800b4dc <HAL_RCCEx_PeriphCLKConfig>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 800462a:	f7ff fd05 	bl	8004038 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800462e:	4b1a      	ldr	r3, [pc, #104]	@ (8004698 <HAL_I2C_MspInit+0x140>)
 8004630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004632:	4a19      	ldr	r2, [pc, #100]	@ (8004698 <HAL_I2C_MspInit+0x140>)
 8004634:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004638:	6313      	str	r3, [r2, #48]	@ 0x30
 800463a:	4b17      	ldr	r3, [pc, #92]	@ (8004698 <HAL_I2C_MspInit+0x140>)
 800463c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004642:	60fb      	str	r3, [r7, #12]
 8004644:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8004646:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800464a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800464e:	2312      	movs	r3, #18
 8004650:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004654:	2301      	movs	r3, #1
 8004656:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800465a:	2303      	movs	r3, #3
 800465c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004660:	2304      	movs	r3, #4
 8004662:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004666:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800466a:	4619      	mov	r1, r3
 800466c:	480d      	ldr	r0, [pc, #52]	@ (80046a4 <HAL_I2C_MspInit+0x14c>)
 800466e:	f003 fd8d 	bl	800818c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004672:	4b09      	ldr	r3, [pc, #36]	@ (8004698 <HAL_I2C_MspInit+0x140>)
 8004674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004676:	4a08      	ldr	r2, [pc, #32]	@ (8004698 <HAL_I2C_MspInit+0x140>)
 8004678:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800467c:	6413      	str	r3, [r2, #64]	@ 0x40
 800467e:	4b06      	ldr	r3, [pc, #24]	@ (8004698 <HAL_I2C_MspInit+0x140>)
 8004680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004682:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004686:	60bb      	str	r3, [r7, #8]
 8004688:	68bb      	ldr	r3, [r7, #8]
}
 800468a:	bf00      	nop
 800468c:	37b0      	adds	r7, #176	@ 0xb0
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	40005400 	.word	0x40005400
 8004698:	40023800 	.word	0x40023800
 800469c:	40020400 	.word	0x40020400
 80046a0:	40005c00 	.word	0x40005c00
 80046a4:	40021c00 	.word	0x40021c00

080046a8 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b08e      	sub	sp, #56	@ 0x38
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046b4:	2200      	movs	r2, #0
 80046b6:	601a      	str	r2, [r3, #0]
 80046b8:	605a      	str	r2, [r3, #4]
 80046ba:	609a      	str	r2, [r3, #8]
 80046bc:	60da      	str	r2, [r3, #12]
 80046be:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a55      	ldr	r2, [pc, #340]	@ (800481c <HAL_LTDC_MspInit+0x174>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	f040 80a3 	bne.w	8004812 <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80046cc:	4b54      	ldr	r3, [pc, #336]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 80046ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046d0:	4a53      	ldr	r2, [pc, #332]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 80046d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80046d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80046d8:	4b51      	ldr	r3, [pc, #324]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 80046da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80046e0:	623b      	str	r3, [r7, #32]
 80046e2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80046e4:	4b4e      	ldr	r3, [pc, #312]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 80046e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e8:	4a4d      	ldr	r2, [pc, #308]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 80046ea:	f043 0310 	orr.w	r3, r3, #16
 80046ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80046f0:	4b4b      	ldr	r3, [pc, #300]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 80046f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046f4:	f003 0310 	and.w	r3, r3, #16
 80046f8:	61fb      	str	r3, [r7, #28]
 80046fa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80046fc:	4b48      	ldr	r3, [pc, #288]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 80046fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004700:	4a47      	ldr	r2, [pc, #284]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 8004702:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004706:	6313      	str	r3, [r2, #48]	@ 0x30
 8004708:	4b45      	ldr	r3, [pc, #276]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 800470a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800470c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004710:	61bb      	str	r3, [r7, #24]
 8004712:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8004714:	4b42      	ldr	r3, [pc, #264]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 8004716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004718:	4a41      	ldr	r2, [pc, #260]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 800471a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800471e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004720:	4b3f      	ldr	r3, [pc, #252]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 8004722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004724:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004728:	617b      	str	r3, [r7, #20]
 800472a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800472c:	4b3c      	ldr	r3, [pc, #240]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 800472e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004730:	4a3b      	ldr	r2, [pc, #236]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 8004732:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004736:	6313      	str	r3, [r2, #48]	@ 0x30
 8004738:	4b39      	ldr	r3, [pc, #228]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 800473a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800473c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004740:	613b      	str	r3, [r7, #16]
 8004742:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004744:	4b36      	ldr	r3, [pc, #216]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 8004746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004748:	4a35      	ldr	r2, [pc, #212]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 800474a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800474e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004750:	4b33      	ldr	r3, [pc, #204]	@ (8004820 <HAL_LTDC_MspInit+0x178>)
 8004752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004754:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004758:	60fb      	str	r3, [r7, #12]
 800475a:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 800475c:	2310      	movs	r3, #16
 800475e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004760:	2302      	movs	r3, #2
 8004762:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004764:	2300      	movs	r3, #0
 8004766:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004768:	2300      	movs	r3, #0
 800476a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800476c:	230e      	movs	r3, #14
 800476e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8004770:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004774:	4619      	mov	r1, r3
 8004776:	482b      	ldr	r0, [pc, #172]	@ (8004824 <HAL_LTDC_MspInit+0x17c>)
 8004778:	f003 fd08 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 800477c:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8004780:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004782:	2302      	movs	r3, #2
 8004784:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004786:	2300      	movs	r3, #0
 8004788:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800478a:	2300      	movs	r3, #0
 800478c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800478e:	230e      	movs	r3, #14
 8004790:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8004792:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004796:	4619      	mov	r1, r3
 8004798:	4823      	ldr	r0, [pc, #140]	@ (8004828 <HAL_LTDC_MspInit+0x180>)
 800479a:	f003 fcf7 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800479e:	23f7      	movs	r3, #247	@ 0xf7
 80047a0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047a2:	2302      	movs	r3, #2
 80047a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a6:	2300      	movs	r3, #0
 80047a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047aa:	2300      	movs	r3, #0
 80047ac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80047ae:	230e      	movs	r3, #14
 80047b0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80047b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047b6:	4619      	mov	r1, r3
 80047b8:	481c      	ldr	r0, [pc, #112]	@ (800482c <HAL_LTDC_MspInit+0x184>)
 80047ba:	f003 fce7 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80047be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80047c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047c4:	2302      	movs	r3, #2
 80047c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c8:	2300      	movs	r3, #0
 80047ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047cc:	2300      	movs	r3, #0
 80047ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80047d0:	2309      	movs	r3, #9
 80047d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80047d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047d8:	4619      	mov	r1, r3
 80047da:	4815      	ldr	r0, [pc, #84]	@ (8004830 <HAL_LTDC_MspInit+0x188>)
 80047dc:	f003 fcd6 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 80047e0:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 80047e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047e6:	2302      	movs	r3, #2
 80047e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ea:	2300      	movs	r3, #0
 80047ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047ee:	2300      	movs	r3, #0
 80047f0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80047f2:	230e      	movs	r3, #14
 80047f4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80047f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047fa:	4619      	mov	r1, r3
 80047fc:	480d      	ldr	r0, [pc, #52]	@ (8004834 <HAL_LTDC_MspInit+0x18c>)
 80047fe:	f003 fcc5 	bl	800818c <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8004802:	2200      	movs	r2, #0
 8004804:	2105      	movs	r1, #5
 8004806:	2058      	movs	r0, #88	@ 0x58
 8004808:	f002 f97c 	bl	8006b04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800480c:	2058      	movs	r0, #88	@ 0x58
 800480e:	f002 f995 	bl	8006b3c <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8004812:	bf00      	nop
 8004814:	3738      	adds	r7, #56	@ 0x38
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	40016800 	.word	0x40016800
 8004820:	40023800 	.word	0x40023800
 8004824:	40021000 	.word	0x40021000
 8004828:	40022400 	.word	0x40022400
 800482c:	40022800 	.word	0x40022800
 8004830:	40021800 	.word	0x40021800
 8004834:	40022000 	.word	0x40022000

08004838 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b08c      	sub	sp, #48	@ 0x30
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004840:	f107 031c 	add.w	r3, r7, #28
 8004844:	2200      	movs	r2, #0
 8004846:	601a      	str	r2, [r3, #0]
 8004848:	605a      	str	r2, [r3, #4]
 800484a:	609a      	str	r2, [r3, #8]
 800484c:	60da      	str	r2, [r3, #12]
 800484e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a3b      	ldr	r2, [pc, #236]	@ (8004944 <HAL_QSPI_MspInit+0x10c>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d170      	bne.n	800493c <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800485a:	4b3b      	ldr	r3, [pc, #236]	@ (8004948 <HAL_QSPI_MspInit+0x110>)
 800485c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800485e:	4a3a      	ldr	r2, [pc, #232]	@ (8004948 <HAL_QSPI_MspInit+0x110>)
 8004860:	f043 0302 	orr.w	r3, r3, #2
 8004864:	6393      	str	r3, [r2, #56]	@ 0x38
 8004866:	4b38      	ldr	r3, [pc, #224]	@ (8004948 <HAL_QSPI_MspInit+0x110>)
 8004868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	61bb      	str	r3, [r7, #24]
 8004870:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004872:	4b35      	ldr	r3, [pc, #212]	@ (8004948 <HAL_QSPI_MspInit+0x110>)
 8004874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004876:	4a34      	ldr	r2, [pc, #208]	@ (8004948 <HAL_QSPI_MspInit+0x110>)
 8004878:	f043 0310 	orr.w	r3, r3, #16
 800487c:	6313      	str	r3, [r2, #48]	@ 0x30
 800487e:	4b32      	ldr	r3, [pc, #200]	@ (8004948 <HAL_QSPI_MspInit+0x110>)
 8004880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004882:	f003 0310 	and.w	r3, r3, #16
 8004886:	617b      	str	r3, [r7, #20]
 8004888:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800488a:	4b2f      	ldr	r3, [pc, #188]	@ (8004948 <HAL_QSPI_MspInit+0x110>)
 800488c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488e:	4a2e      	ldr	r2, [pc, #184]	@ (8004948 <HAL_QSPI_MspInit+0x110>)
 8004890:	f043 0302 	orr.w	r3, r3, #2
 8004894:	6313      	str	r3, [r2, #48]	@ 0x30
 8004896:	4b2c      	ldr	r3, [pc, #176]	@ (8004948 <HAL_QSPI_MspInit+0x110>)
 8004898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	613b      	str	r3, [r7, #16]
 80048a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80048a2:	4b29      	ldr	r3, [pc, #164]	@ (8004948 <HAL_QSPI_MspInit+0x110>)
 80048a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a6:	4a28      	ldr	r2, [pc, #160]	@ (8004948 <HAL_QSPI_MspInit+0x110>)
 80048a8:	f043 0308 	orr.w	r3, r3, #8
 80048ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80048ae:	4b26      	ldr	r3, [pc, #152]	@ (8004948 <HAL_QSPI_MspInit+0x110>)
 80048b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b2:	f003 0308 	and.w	r3, r3, #8
 80048b6:	60fb      	str	r3, [r7, #12]
 80048b8:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80048ba:	2304      	movs	r3, #4
 80048bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048be:	2302      	movs	r3, #2
 80048c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048c2:	2300      	movs	r3, #0
 80048c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048c6:	2303      	movs	r3, #3
 80048c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80048ca:	2309      	movs	r3, #9
 80048cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80048ce:	f107 031c 	add.w	r3, r7, #28
 80048d2:	4619      	mov	r1, r3
 80048d4:	481d      	ldr	r0, [pc, #116]	@ (800494c <HAL_QSPI_MspInit+0x114>)
 80048d6:	f003 fc59 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80048da:	2340      	movs	r3, #64	@ 0x40
 80048dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048de:	2302      	movs	r3, #2
 80048e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048e2:	2300      	movs	r3, #0
 80048e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048e6:	2303      	movs	r3, #3
 80048e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80048ea:	230a      	movs	r3, #10
 80048ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 80048ee:	f107 031c 	add.w	r3, r7, #28
 80048f2:	4619      	mov	r1, r3
 80048f4:	4816      	ldr	r0, [pc, #88]	@ (8004950 <HAL_QSPI_MspInit+0x118>)
 80048f6:	f003 fc49 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80048fa:	2304      	movs	r3, #4
 80048fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048fe:	2302      	movs	r3, #2
 8004900:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004902:	2300      	movs	r3, #0
 8004904:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004906:	2303      	movs	r3, #3
 8004908:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800490a:	2309      	movs	r3, #9
 800490c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800490e:	f107 031c 	add.w	r3, r7, #28
 8004912:	4619      	mov	r1, r3
 8004914:	480e      	ldr	r0, [pc, #56]	@ (8004950 <HAL_QSPI_MspInit+0x118>)
 8004916:	f003 fc39 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 800491a:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800491e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004920:	2302      	movs	r3, #2
 8004922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004924:	2300      	movs	r3, #0
 8004926:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004928:	2303      	movs	r3, #3
 800492a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800492c:	2309      	movs	r3, #9
 800492e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004930:	f107 031c 	add.w	r3, r7, #28
 8004934:	4619      	mov	r1, r3
 8004936:	4807      	ldr	r0, [pc, #28]	@ (8004954 <HAL_QSPI_MspInit+0x11c>)
 8004938:	f003 fc28 	bl	800818c <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 800493c:	bf00      	nop
 800493e:	3730      	adds	r7, #48	@ 0x30
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}
 8004944:	a0001000 	.word	0xa0001000
 8004948:	40023800 	.word	0x40023800
 800494c:	40021000 	.word	0x40021000
 8004950:	40020400 	.word	0x40020400
 8004954:	40020c00 	.word	0x40020c00

08004958 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b0a4      	sub	sp, #144	@ 0x90
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004960:	f107 030c 	add.w	r3, r7, #12
 8004964:	2284      	movs	r2, #132	@ 0x84
 8004966:	2100      	movs	r1, #0
 8004968:	4618      	mov	r0, r3
 800496a:	f013 f953 	bl	8017c14 <memset>
  if(hrtc->Instance==RTC)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a0e      	ldr	r2, [pc, #56]	@ (80049ac <HAL_RTC_MspInit+0x54>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d114      	bne.n	80049a2 <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004978:	2320      	movs	r3, #32
 800497a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800497c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004980:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004982:	f107 030c 	add.w	r3, r7, #12
 8004986:	4618      	mov	r0, r3
 8004988:	f006 fda8 	bl	800b4dc <HAL_RCCEx_PeriphCLKConfig>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8004992:	f7ff fb51 	bl	8004038 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004996:	4b06      	ldr	r3, [pc, #24]	@ (80049b0 <HAL_RTC_MspInit+0x58>)
 8004998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800499a:	4a05      	ldr	r2, [pc, #20]	@ (80049b0 <HAL_RTC_MspInit+0x58>)
 800499c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049a0:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80049a2:	bf00      	nop
 80049a4:	3790      	adds	r7, #144	@ 0x90
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	40002800 	.word	0x40002800
 80049b0:	40023800 	.word	0x40023800

080049b4 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b08a      	sub	sp, #40	@ 0x28
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049bc:	f107 0314 	add.w	r3, r7, #20
 80049c0:	2200      	movs	r2, #0
 80049c2:	601a      	str	r2, [r3, #0]
 80049c4:	605a      	str	r2, [r3, #4]
 80049c6:	609a      	str	r2, [r3, #8]
 80049c8:	60da      	str	r2, [r3, #12]
 80049ca:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a25      	ldr	r2, [pc, #148]	@ (8004a68 <HAL_SD_MspInit+0xb4>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d144      	bne.n	8004a60 <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80049d6:	4b25      	ldr	r3, [pc, #148]	@ (8004a6c <HAL_SD_MspInit+0xb8>)
 80049d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049da:	4a24      	ldr	r2, [pc, #144]	@ (8004a6c <HAL_SD_MspInit+0xb8>)
 80049dc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80049e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80049e2:	4b22      	ldr	r3, [pc, #136]	@ (8004a6c <HAL_SD_MspInit+0xb8>)
 80049e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049ea:	613b      	str	r3, [r7, #16]
 80049ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80049ee:	4b1f      	ldr	r3, [pc, #124]	@ (8004a6c <HAL_SD_MspInit+0xb8>)
 80049f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f2:	4a1e      	ldr	r2, [pc, #120]	@ (8004a6c <HAL_SD_MspInit+0xb8>)
 80049f4:	f043 0304 	orr.w	r3, r3, #4
 80049f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80049fa:	4b1c      	ldr	r3, [pc, #112]	@ (8004a6c <HAL_SD_MspInit+0xb8>)
 80049fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049fe:	f003 0304 	and.w	r3, r3, #4
 8004a02:	60fb      	str	r3, [r7, #12]
 8004a04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004a06:	4b19      	ldr	r3, [pc, #100]	@ (8004a6c <HAL_SD_MspInit+0xb8>)
 8004a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a0a:	4a18      	ldr	r2, [pc, #96]	@ (8004a6c <HAL_SD_MspInit+0xb8>)
 8004a0c:	f043 0308 	orr.w	r3, r3, #8
 8004a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a12:	4b16      	ldr	r3, [pc, #88]	@ (8004a6c <HAL_SD_MspInit+0xb8>)
 8004a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a16:	f003 0308 	and.w	r3, r3, #8
 8004a1a:	60bb      	str	r3, [r7, #8]
 8004a1c:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8004a1e:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8004a22:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a24:	2302      	movs	r3, #2
 8004a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004a30:	230c      	movs	r3, #12
 8004a32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a34:	f107 0314 	add.w	r3, r7, #20
 8004a38:	4619      	mov	r1, r3
 8004a3a:	480d      	ldr	r0, [pc, #52]	@ (8004a70 <HAL_SD_MspInit+0xbc>)
 8004a3c:	f003 fba6 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8004a40:	2304      	movs	r3, #4
 8004a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a44:	2302      	movs	r3, #2
 8004a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004a50:	230c      	movs	r3, #12
 8004a52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8004a54:	f107 0314 	add.w	r3, r7, #20
 8004a58:	4619      	mov	r1, r3
 8004a5a:	4806      	ldr	r0, [pc, #24]	@ (8004a74 <HAL_SD_MspInit+0xc0>)
 8004a5c:	f003 fb96 	bl	800818c <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8004a60:	bf00      	nop
 8004a62:	3728      	adds	r7, #40	@ 0x28
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	40012c00 	.word	0x40012c00
 8004a6c:	40023800 	.word	0x40023800
 8004a70:	40020800 	.word	0x40020800
 8004a74:	40020c00 	.word	0x40020c00

08004a78 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b0aa      	sub	sp, #168	@ 0xa8
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a80:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004a84:	2200      	movs	r2, #0
 8004a86:	601a      	str	r2, [r3, #0]
 8004a88:	605a      	str	r2, [r3, #4]
 8004a8a:	609a      	str	r2, [r3, #8]
 8004a8c:	60da      	str	r2, [r3, #12]
 8004a8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004a90:	f107 0310 	add.w	r3, r7, #16
 8004a94:	2284      	movs	r2, #132	@ 0x84
 8004a96:	2100      	movs	r1, #0
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f013 f8bb 	bl	8017c14 <memset>
  if(hspdifrx->Instance==SPDIFRX)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8004aa6:	d143      	bne.n	8004b30 <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8004aa8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004aac:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 8004aae:	2364      	movs	r3, #100	@ 0x64
 8004ab0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8004ab6:	2302      	movs	r3, #2
 8004ab8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8004aba:	2302      	movs	r3, #2
 8004abc:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ac2:	f107 0310 	add.w	r3, r7, #16
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f006 fd08 	bl	800b4dc <HAL_RCCEx_PeriphCLKConfig>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 8004ad2:	f7ff fab1 	bl	8004038 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8004ad6:	4b18      	ldr	r3, [pc, #96]	@ (8004b38 <HAL_SPDIFRX_MspInit+0xc0>)
 8004ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ada:	4a17      	ldr	r2, [pc, #92]	@ (8004b38 <HAL_SPDIFRX_MspInit+0xc0>)
 8004adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ae0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ae2:	4b15      	ldr	r3, [pc, #84]	@ (8004b38 <HAL_SPDIFRX_MspInit+0xc0>)
 8004ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aea:	60fb      	str	r3, [r7, #12]
 8004aec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004aee:	4b12      	ldr	r3, [pc, #72]	@ (8004b38 <HAL_SPDIFRX_MspInit+0xc0>)
 8004af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af2:	4a11      	ldr	r2, [pc, #68]	@ (8004b38 <HAL_SPDIFRX_MspInit+0xc0>)
 8004af4:	f043 0308 	orr.w	r3, r3, #8
 8004af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004afa:	4b0f      	ldr	r3, [pc, #60]	@ (8004b38 <HAL_SPDIFRX_MspInit+0xc0>)
 8004afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004afe:	f003 0308 	and.w	r3, r3, #8
 8004b02:	60bb      	str	r3, [r7, #8]
 8004b04:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8004b06:	2380      	movs	r3, #128	@ 0x80
 8004b08:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b0c:	2302      	movs	r3, #2
 8004b0e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b12:	2300      	movs	r3, #0
 8004b14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8004b1e:	2308      	movs	r3, #8
 8004b20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8004b24:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004b28:	4619      	mov	r1, r3
 8004b2a:	4804      	ldr	r0, [pc, #16]	@ (8004b3c <HAL_SPDIFRX_MspInit+0xc4>)
 8004b2c:	f003 fb2e 	bl	800818c <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 8004b30:	bf00      	nop
 8004b32:	37a8      	adds	r7, #168	@ 0xa8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	40023800 	.word	0x40023800
 8004b3c:	40020c00 	.word	0x40020c00

08004b40 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08a      	sub	sp, #40	@ 0x28
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b48:	f107 0314 	add.w	r3, r7, #20
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	601a      	str	r2, [r3, #0]
 8004b50:	605a      	str	r2, [r3, #4]
 8004b52:	609a      	str	r2, [r3, #8]
 8004b54:	60da      	str	r2, [r3, #12]
 8004b56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a25      	ldr	r2, [pc, #148]	@ (8004bf4 <HAL_SPI_MspInit+0xb4>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d144      	bne.n	8004bec <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004b62:	4b25      	ldr	r3, [pc, #148]	@ (8004bf8 <HAL_SPI_MspInit+0xb8>)
 8004b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b66:	4a24      	ldr	r2, [pc, #144]	@ (8004bf8 <HAL_SPI_MspInit+0xb8>)
 8004b68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b6e:	4b22      	ldr	r3, [pc, #136]	@ (8004bf8 <HAL_SPI_MspInit+0xb8>)
 8004b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b76:	613b      	str	r3, [r7, #16]
 8004b78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004b7a:	4b1f      	ldr	r3, [pc, #124]	@ (8004bf8 <HAL_SPI_MspInit+0xb8>)
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7e:	4a1e      	ldr	r2, [pc, #120]	@ (8004bf8 <HAL_SPI_MspInit+0xb8>)
 8004b80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b84:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b86:	4b1c      	ldr	r3, [pc, #112]	@ (8004bf8 <HAL_SPI_MspInit+0xb8>)
 8004b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8e:	60fb      	str	r3, [r7, #12]
 8004b90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b92:	4b19      	ldr	r3, [pc, #100]	@ (8004bf8 <HAL_SPI_MspInit+0xb8>)
 8004b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b96:	4a18      	ldr	r2, [pc, #96]	@ (8004bf8 <HAL_SPI_MspInit+0xb8>)
 8004b98:	f043 0302 	orr.w	r3, r3, #2
 8004b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b9e:	4b16      	ldr	r3, [pc, #88]	@ (8004bf8 <HAL_SPI_MspInit+0xb8>)
 8004ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	60bb      	str	r3, [r7, #8]
 8004ba8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8004baa:	2302      	movs	r3, #2
 8004bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bae:	2302      	movs	r3, #2
 8004bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004bba:	2305      	movs	r3, #5
 8004bbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8004bbe:	f107 0314 	add.w	r3, r7, #20
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	480d      	ldr	r0, [pc, #52]	@ (8004bfc <HAL_SPI_MspInit+0xbc>)
 8004bc6:	f003 fae1 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8004bca:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004bce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bd0:	2302      	movs	r3, #2
 8004bd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004bdc:	2305      	movs	r3, #5
 8004bde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004be0:	f107 0314 	add.w	r3, r7, #20
 8004be4:	4619      	mov	r1, r3
 8004be6:	4806      	ldr	r0, [pc, #24]	@ (8004c00 <HAL_SPI_MspInit+0xc0>)
 8004be8:	f003 fad0 	bl	800818c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004bec:	bf00      	nop
 8004bee:	3728      	adds	r7, #40	@ 0x28
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	40003800 	.word	0x40003800
 8004bf8:	40023800 	.word	0x40023800
 8004bfc:	40022000 	.word	0x40022000
 8004c00:	40020400 	.word	0x40020400

08004c04 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b089      	sub	sp, #36	@ 0x24
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a2e      	ldr	r2, [pc, #184]	@ (8004ccc <HAL_TIM_Base_MspInit+0xc8>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d10c      	bne.n	8004c30 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004c16:	4b2e      	ldr	r3, [pc, #184]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c1a:	4a2d      	ldr	r2, [pc, #180]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004c1c:	f043 0301 	orr.w	r3, r3, #1
 8004c20:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c22:	4b2b      	ldr	r3, [pc, #172]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c26:	f003 0301 	and.w	r3, r3, #1
 8004c2a:	61fb      	str	r3, [r7, #28]
 8004c2c:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004c2e:	e046      	b.n	8004cbe <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c38:	d10c      	bne.n	8004c54 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004c3a:	4b25      	ldr	r3, [pc, #148]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3e:	4a24      	ldr	r2, [pc, #144]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004c40:	f043 0301 	orr.w	r3, r3, #1
 8004c44:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c46:	4b22      	ldr	r3, [pc, #136]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4a:	f003 0301 	and.w	r3, r3, #1
 8004c4e:	61bb      	str	r3, [r7, #24]
 8004c50:	69bb      	ldr	r3, [r7, #24]
}
 8004c52:	e034      	b.n	8004cbe <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a1e      	ldr	r2, [pc, #120]	@ (8004cd4 <HAL_TIM_Base_MspInit+0xd0>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d10c      	bne.n	8004c78 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004c5e:	4b1c      	ldr	r3, [pc, #112]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c62:	4a1b      	ldr	r2, [pc, #108]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004c64:	f043 0302 	orr.w	r3, r3, #2
 8004c68:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c6a:	4b19      	ldr	r3, [pc, #100]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	617b      	str	r3, [r7, #20]
 8004c74:	697b      	ldr	r3, [r7, #20]
}
 8004c76:	e022      	b.n	8004cbe <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a16      	ldr	r2, [pc, #88]	@ (8004cd8 <HAL_TIM_Base_MspInit+0xd4>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d10c      	bne.n	8004c9c <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004c82:	4b13      	ldr	r3, [pc, #76]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c86:	4a12      	ldr	r2, [pc, #72]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004c88:	f043 0308 	orr.w	r3, r3, #8
 8004c8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c8e:	4b10      	ldr	r3, [pc, #64]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c92:	f003 0308 	and.w	r3, r3, #8
 8004c96:	613b      	str	r3, [r7, #16]
 8004c98:	693b      	ldr	r3, [r7, #16]
}
 8004c9a:	e010      	b.n	8004cbe <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a0e      	ldr	r2, [pc, #56]	@ (8004cdc <HAL_TIM_Base_MspInit+0xd8>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d10b      	bne.n	8004cbe <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004caa:	4a09      	ldr	r2, [pc, #36]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004cac:	f043 0302 	orr.w	r3, r3, #2
 8004cb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cb2:	4b07      	ldr	r3, [pc, #28]	@ (8004cd0 <HAL_TIM_Base_MspInit+0xcc>)
 8004cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	60fb      	str	r3, [r7, #12]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
}
 8004cbe:	bf00      	nop
 8004cc0:	3724      	adds	r7, #36	@ 0x24
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	40010000 	.word	0x40010000
 8004cd0:	40023800 	.word	0x40023800
 8004cd4:	40000400 	.word	0x40000400
 8004cd8:	40000c00 	.word	0x40000c00
 8004cdc:	40010400 	.word	0x40010400

08004ce0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a0a      	ldr	r2, [pc, #40]	@ (8004d18 <HAL_TIM_PWM_MspInit+0x38>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d10b      	bne.n	8004d0a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8004d1c <HAL_TIM_PWM_MspInit+0x3c>)
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf6:	4a09      	ldr	r2, [pc, #36]	@ (8004d1c <HAL_TIM_PWM_MspInit+0x3c>)
 8004cf8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cfe:	4b07      	ldr	r3, [pc, #28]	@ (8004d1c <HAL_TIM_PWM_MspInit+0x3c>)
 8004d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 8004d0a:	bf00      	nop
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	40001800 	.word	0x40001800
 8004d1c:	40023800 	.word	0x40023800

08004d20 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b08c      	sub	sp, #48	@ 0x30
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d28:	f107 031c 	add.w	r3, r7, #28
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	601a      	str	r2, [r3, #0]
 8004d30:	605a      	str	r2, [r3, #4]
 8004d32:	609a      	str	r2, [r3, #8]
 8004d34:	60da      	str	r2, [r3, #12]
 8004d36:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a56      	ldr	r2, [pc, #344]	@ (8004e98 <HAL_TIM_MspPostInit+0x178>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d11d      	bne.n	8004d7e <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d42:	4b56      	ldr	r3, [pc, #344]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d46:	4a55      	ldr	r2, [pc, #340]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004d48:	f043 0301 	orr.w	r3, r3, #1
 8004d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d4e:	4b53      	ldr	r3, [pc, #332]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	61bb      	str	r3, [r7, #24]
 8004d58:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8004d5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d60:	2302      	movs	r3, #2
 8004d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d64:	2300      	movs	r3, #0
 8004d66:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8004d70:	f107 031c 	add.w	r3, r7, #28
 8004d74:	4619      	mov	r1, r3
 8004d76:	484a      	ldr	r0, [pc, #296]	@ (8004ea0 <HAL_TIM_MspPostInit+0x180>)
 8004d78:	f003 fa08 	bl	800818c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004d7c:	e087      	b.n	8004e8e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d86:	d11d      	bne.n	8004dc4 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d88:	4b44      	ldr	r3, [pc, #272]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d8c:	4a43      	ldr	r2, [pc, #268]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004d8e:	f043 0301 	orr.w	r3, r3, #1
 8004d92:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d94:	4b41      	ldr	r3, [pc, #260]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	617b      	str	r3, [r7, #20]
 8004d9e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8004da0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004da4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004da6:	2302      	movs	r3, #2
 8004da8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004daa:	2300      	movs	r3, #0
 8004dac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dae:	2300      	movs	r3, #0
 8004db0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004db2:	2301      	movs	r3, #1
 8004db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8004db6:	f107 031c 	add.w	r3, r7, #28
 8004dba:	4619      	mov	r1, r3
 8004dbc:	4838      	ldr	r0, [pc, #224]	@ (8004ea0 <HAL_TIM_MspPostInit+0x180>)
 8004dbe:	f003 f9e5 	bl	800818c <HAL_GPIO_Init>
}
 8004dc2:	e064      	b.n	8004e8e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a36      	ldr	r2, [pc, #216]	@ (8004ea4 <HAL_TIM_MspPostInit+0x184>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d11c      	bne.n	8004e08 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dce:	4b33      	ldr	r3, [pc, #204]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd2:	4a32      	ldr	r2, [pc, #200]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004dd4:	f043 0302 	orr.w	r3, r3, #2
 8004dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dda:	4b30      	ldr	r3, [pc, #192]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	613b      	str	r3, [r7, #16]
 8004de4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8004de6:	2310      	movs	r3, #16
 8004de8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dea:	2302      	movs	r3, #2
 8004dec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dee:	2300      	movs	r3, #0
 8004df0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004df2:	2300      	movs	r3, #0
 8004df4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004df6:	2302      	movs	r3, #2
 8004df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8004dfa:	f107 031c 	add.w	r3, r7, #28
 8004dfe:	4619      	mov	r1, r3
 8004e00:	4829      	ldr	r0, [pc, #164]	@ (8004ea8 <HAL_TIM_MspPostInit+0x188>)
 8004e02:	f003 f9c3 	bl	800818c <HAL_GPIO_Init>
}
 8004e06:	e042      	b.n	8004e8e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a27      	ldr	r2, [pc, #156]	@ (8004eac <HAL_TIM_MspPostInit+0x18c>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d11c      	bne.n	8004e4c <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004e12:	4b22      	ldr	r3, [pc, #136]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e16:	4a21      	ldr	r2, [pc, #132]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e1e:	4b1f      	ldr	r3, [pc, #124]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e26:	60fb      	str	r3, [r7, #12]
 8004e28:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e2e:	2302      	movs	r3, #2
 8004e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e32:	2300      	movs	r3, #0
 8004e34:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e36:	2300      	movs	r3, #0
 8004e38:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004e3a:	2302      	movs	r3, #2
 8004e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8004e3e:	f107 031c 	add.w	r3, r7, #28
 8004e42:	4619      	mov	r1, r3
 8004e44:	481a      	ldr	r0, [pc, #104]	@ (8004eb0 <HAL_TIM_MspPostInit+0x190>)
 8004e46:	f003 f9a1 	bl	800818c <HAL_GPIO_Init>
}
 8004e4a:	e020      	b.n	8004e8e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a18      	ldr	r2, [pc, #96]	@ (8004eb4 <HAL_TIM_MspPostInit+0x194>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d11b      	bne.n	8004e8e <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004e56:	4b11      	ldr	r3, [pc, #68]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e5a:	4a10      	ldr	r2, [pc, #64]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004e5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e62:	4b0e      	ldr	r3, [pc, #56]	@ (8004e9c <HAL_TIM_MspPostInit+0x17c>)
 8004e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e6a:	60bb      	str	r3, [r7, #8]
 8004e6c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8004e6e:	2340      	movs	r3, #64	@ 0x40
 8004e70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e72:	2302      	movs	r3, #2
 8004e74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e76:	2300      	movs	r3, #0
 8004e78:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004e7e:	2309      	movs	r3, #9
 8004e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8004e82:	f107 031c 	add.w	r3, r7, #28
 8004e86:	4619      	mov	r1, r3
 8004e88:	480b      	ldr	r0, [pc, #44]	@ (8004eb8 <HAL_TIM_MspPostInit+0x198>)
 8004e8a:	f003 f97f 	bl	800818c <HAL_GPIO_Init>
}
 8004e8e:	bf00      	nop
 8004e90:	3730      	adds	r7, #48	@ 0x30
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	40010000 	.word	0x40010000
 8004e9c:	40023800 	.word	0x40023800
 8004ea0:	40020000 	.word	0x40020000
 8004ea4:	40000400 	.word	0x40000400
 8004ea8:	40020400 	.word	0x40020400
 8004eac:	40000c00 	.word	0x40000c00
 8004eb0:	40022000 	.word	0x40022000
 8004eb4:	40001800 	.word	0x40001800
 8004eb8:	40021c00 	.word	0x40021c00

08004ebc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b0ae      	sub	sp, #184	@ 0xb8
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ec4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004ec8:	2200      	movs	r2, #0
 8004eca:	601a      	str	r2, [r3, #0]
 8004ecc:	605a      	str	r2, [r3, #4]
 8004ece:	609a      	str	r2, [r3, #8]
 8004ed0:	60da      	str	r2, [r3, #12]
 8004ed2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004ed4:	f107 0320 	add.w	r3, r7, #32
 8004ed8:	2284      	movs	r2, #132	@ 0x84
 8004eda:	2100      	movs	r1, #0
 8004edc:	4618      	mov	r0, r3
 8004ede:	f012 fe99 	bl	8017c14 <memset>
  if(huart->Instance==USART1)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a53      	ldr	r2, [pc, #332]	@ (8005034 <HAL_UART_MspInit+0x178>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d15d      	bne.n	8004fa8 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004eec:	2340      	movs	r3, #64	@ 0x40
 8004eee:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ef4:	f107 0320 	add.w	r3, r7, #32
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f006 faef 	bl	800b4dc <HAL_RCCEx_PeriphCLKConfig>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d001      	beq.n	8004f08 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004f04:	f7ff f898 	bl	8004038 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004f08:	4b4b      	ldr	r3, [pc, #300]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f0c:	4a4a      	ldr	r2, [pc, #296]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004f0e:	f043 0310 	orr.w	r3, r3, #16
 8004f12:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f14:	4b48      	ldr	r3, [pc, #288]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004f16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f18:	f003 0310 	and.w	r3, r3, #16
 8004f1c:	61fb      	str	r3, [r7, #28]
 8004f1e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f20:	4b45      	ldr	r3, [pc, #276]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f24:	4a44      	ldr	r2, [pc, #272]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004f26:	f043 0302 	orr.w	r3, r3, #2
 8004f2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f2c:	4b42      	ldr	r3, [pc, #264]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f30:	f003 0302 	and.w	r3, r3, #2
 8004f34:	61bb      	str	r3, [r7, #24]
 8004f36:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f38:	4b3f      	ldr	r3, [pc, #252]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f3c:	4a3e      	ldr	r2, [pc, #248]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004f3e:	f043 0301 	orr.w	r3, r3, #1
 8004f42:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f44:	4b3c      	ldr	r3, [pc, #240]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f48:	f003 0301 	and.w	r3, r3, #1
 8004f4c:	617b      	str	r3, [r7, #20]
 8004f4e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004f50:	2380      	movs	r3, #128	@ 0x80
 8004f52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f56:	2302      	movs	r3, #2
 8004f58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f62:	2300      	movs	r3, #0
 8004f64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004f68:	2307      	movs	r3, #7
 8004f6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004f6e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004f72:	4619      	mov	r1, r3
 8004f74:	4831      	ldr	r0, [pc, #196]	@ (800503c <HAL_UART_MspInit+0x180>)
 8004f76:	f003 f909 	bl	800818c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004f7a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004f7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f82:	2302      	movs	r3, #2
 8004f84:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004f94:	2307      	movs	r3, #7
 8004f96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004f9a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004f9e:	4619      	mov	r1, r3
 8004fa0:	4827      	ldr	r0, [pc, #156]	@ (8005040 <HAL_UART_MspInit+0x184>)
 8004fa2:	f003 f8f3 	bl	800818c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8004fa6:	e040      	b.n	800502a <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a25      	ldr	r2, [pc, #148]	@ (8005044 <HAL_UART_MspInit+0x188>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d13b      	bne.n	800502a <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8004fb2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004fb6:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004fbc:	f107 0320 	add.w	r3, r7, #32
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f006 fa8b 	bl	800b4dc <HAL_RCCEx_PeriphCLKConfig>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d001      	beq.n	8004fd0 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8004fcc:	f7ff f834 	bl	8004038 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004fd0:	4b19      	ldr	r3, [pc, #100]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004fd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fd4:	4a18      	ldr	r2, [pc, #96]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004fd6:	f043 0320 	orr.w	r3, r3, #32
 8004fda:	6453      	str	r3, [r2, #68]	@ 0x44
 8004fdc:	4b16      	ldr	r3, [pc, #88]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004fde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fe0:	f003 0320 	and.w	r3, r3, #32
 8004fe4:	613b      	str	r3, [r7, #16]
 8004fe6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fe8:	4b13      	ldr	r3, [pc, #76]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fec:	4a12      	ldr	r2, [pc, #72]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004fee:	f043 0304 	orr.w	r3, r3, #4
 8004ff2:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ff4:	4b10      	ldr	r3, [pc, #64]	@ (8005038 <HAL_UART_MspInit+0x17c>)
 8004ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff8:	f003 0304 	and.w	r3, r3, #4
 8004ffc:	60fb      	str	r3, [r7, #12]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8005000:	23c0      	movs	r3, #192	@ 0xc0
 8005002:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005006:	2302      	movs	r3, #2
 8005008:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800500c:	2300      	movs	r3, #0
 800500e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005012:	2303      	movs	r3, #3
 8005014:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005018:	2308      	movs	r3, #8
 800501a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800501e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8005022:	4619      	mov	r1, r3
 8005024:	4808      	ldr	r0, [pc, #32]	@ (8005048 <HAL_UART_MspInit+0x18c>)
 8005026:	f003 f8b1 	bl	800818c <HAL_GPIO_Init>
}
 800502a:	bf00      	nop
 800502c:	37b8      	adds	r7, #184	@ 0xb8
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	40011000 	.word	0x40011000
 8005038:	40023800 	.word	0x40023800
 800503c:	40020400 	.word	0x40020400
 8005040:	40020000 	.word	0x40020000
 8005044:	40011400 	.word	0x40011400
 8005048:	40020800 	.word	0x40020800

0800504c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800504c:	b580      	push	{r7, lr}
 800504e:	b086      	sub	sp, #24
 8005050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8005052:	1d3b      	adds	r3, r7, #4
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]
 8005058:	605a      	str	r2, [r3, #4]
 800505a:	609a      	str	r2, [r3, #8]
 800505c:	60da      	str	r2, [r3, #12]
 800505e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8005060:	4b3a      	ldr	r3, [pc, #232]	@ (800514c <HAL_FMC_MspInit+0x100>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d16d      	bne.n	8005144 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8005068:	4b38      	ldr	r3, [pc, #224]	@ (800514c <HAL_FMC_MspInit+0x100>)
 800506a:	2201      	movs	r2, #1
 800506c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800506e:	4b38      	ldr	r3, [pc, #224]	@ (8005150 <HAL_FMC_MspInit+0x104>)
 8005070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005072:	4a37      	ldr	r2, [pc, #220]	@ (8005150 <HAL_FMC_MspInit+0x104>)
 8005074:	f043 0301 	orr.w	r3, r3, #1
 8005078:	6393      	str	r3, [r2, #56]	@ 0x38
 800507a:	4b35      	ldr	r3, [pc, #212]	@ (8005150 <HAL_FMC_MspInit+0x104>)
 800507c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800507e:	f003 0301 	and.w	r3, r3, #1
 8005082:	603b      	str	r3, [r7, #0]
 8005084:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8005086:	f64f 7383 	movw	r3, #65411	@ 0xff83
 800508a:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800508c:	2302      	movs	r3, #2
 800508e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005090:	2300      	movs	r3, #0
 8005092:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005094:	2303      	movs	r3, #3
 8005096:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005098:	230c      	movs	r3, #12
 800509a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800509c:	1d3b      	adds	r3, r7, #4
 800509e:	4619      	mov	r1, r3
 80050a0:	482c      	ldr	r0, [pc, #176]	@ (8005154 <HAL_FMC_MspInit+0x108>)
 80050a2:	f003 f873 	bl	800818c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 80050a6:	f248 1333 	movw	r3, #33075	@ 0x8133
 80050aa:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050ac:	2302      	movs	r3, #2
 80050ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050b0:	2300      	movs	r3, #0
 80050b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050b4:	2303      	movs	r3, #3
 80050b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80050b8:	230c      	movs	r3, #12
 80050ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80050bc:	1d3b      	adds	r3, r7, #4
 80050be:	4619      	mov	r1, r3
 80050c0:	4825      	ldr	r0, [pc, #148]	@ (8005158 <HAL_FMC_MspInit+0x10c>)
 80050c2:	f003 f863 	bl	800818c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 80050c6:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80050ca:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050cc:	2302      	movs	r3, #2
 80050ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050d0:	2300      	movs	r3, #0
 80050d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050d4:	2303      	movs	r3, #3
 80050d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80050d8:	230c      	movs	r3, #12
 80050da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80050dc:	1d3b      	adds	r3, r7, #4
 80050de:	4619      	mov	r1, r3
 80050e0:	481e      	ldr	r0, [pc, #120]	@ (800515c <HAL_FMC_MspInit+0x110>)
 80050e2:	f003 f853 	bl	800818c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 80050e6:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80050ea:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050ec:	2302      	movs	r3, #2
 80050ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050f0:	2300      	movs	r3, #0
 80050f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050f4:	2303      	movs	r3, #3
 80050f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80050f8:	230c      	movs	r3, #12
 80050fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80050fc:	1d3b      	adds	r3, r7, #4
 80050fe:	4619      	mov	r1, r3
 8005100:	4817      	ldr	r0, [pc, #92]	@ (8005160 <HAL_FMC_MspInit+0x114>)
 8005102:	f003 f843 	bl	800818c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8005106:	2328      	movs	r3, #40	@ 0x28
 8005108:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800510a:	2302      	movs	r3, #2
 800510c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800510e:	2300      	movs	r3, #0
 8005110:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005112:	2303      	movs	r3, #3
 8005114:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005116:	230c      	movs	r3, #12
 8005118:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800511a:	1d3b      	adds	r3, r7, #4
 800511c:	4619      	mov	r1, r3
 800511e:	4811      	ldr	r0, [pc, #68]	@ (8005164 <HAL_FMC_MspInit+0x118>)
 8005120:	f003 f834 	bl	800818c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8005124:	2308      	movs	r3, #8
 8005126:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005128:	2302      	movs	r3, #2
 800512a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800512c:	2300      	movs	r3, #0
 800512e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005130:	2303      	movs	r3, #3
 8005132:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005134:	230c      	movs	r3, #12
 8005136:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8005138:	1d3b      	adds	r3, r7, #4
 800513a:	4619      	mov	r1, r3
 800513c:	480a      	ldr	r0, [pc, #40]	@ (8005168 <HAL_FMC_MspInit+0x11c>)
 800513e:	f003 f825 	bl	800818c <HAL_GPIO_Init>
 8005142:	e000      	b.n	8005146 <HAL_FMC_MspInit+0xfa>
    return;
 8005144:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8005146:	3718      	adds	r7, #24
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	20001590 	.word	0x20001590
 8005150:	40023800 	.word	0x40023800
 8005154:	40021000 	.word	0x40021000
 8005158:	40021800 	.word	0x40021800
 800515c:	40020c00 	.word	0x40020c00
 8005160:	40021400 	.word	0x40021400
 8005164:	40021c00 	.word	0x40021c00
 8005168:	40020800 	.word	0x40020800

0800516c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8005174:	f7ff ff6a 	bl	800504c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8005178:	bf00      	nop
 800517a:	3708      	adds	r7, #8
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <HAL_SAI_MspInit>:
}

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b08a      	sub	sp, #40	@ 0x28
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a2b      	ldr	r2, [pc, #172]	@ (800523c <HAL_SAI_MspInit+0xbc>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d124      	bne.n	80051dc <HAL_SAI_MspInit+0x5c>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8005192:	4b2b      	ldr	r3, [pc, #172]	@ (8005240 <HAL_SAI_MspInit+0xc0>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d10b      	bne.n	80051b2 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800519a:	4b2a      	ldr	r3, [pc, #168]	@ (8005244 <HAL_SAI_MspInit+0xc4>)
 800519c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800519e:	4a29      	ldr	r2, [pc, #164]	@ (8005244 <HAL_SAI_MspInit+0xc4>)
 80051a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80051a6:	4b27      	ldr	r3, [pc, #156]	@ (8005244 <HAL_SAI_MspInit+0xc4>)
 80051a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051ae:	613b      	str	r3, [r7, #16]
 80051b0:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 80051b2:	4b23      	ldr	r3, [pc, #140]	@ (8005240 <HAL_SAI_MspInit+0xc0>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	3301      	adds	r3, #1
 80051b8:	4a21      	ldr	r2, [pc, #132]	@ (8005240 <HAL_SAI_MspInit+0xc0>)
 80051ba:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 80051bc:	23f0      	movs	r3, #240	@ 0xf0
 80051be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051c0:	2302      	movs	r3, #2
 80051c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051c4:	2300      	movs	r3, #0
 80051c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051c8:	2300      	movs	r3, #0
 80051ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80051cc:	230a      	movs	r3, #10
 80051ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80051d0:	f107 0314 	add.w	r3, r7, #20
 80051d4:	4619      	mov	r1, r3
 80051d6:	481c      	ldr	r0, [pc, #112]	@ (8005248 <HAL_SAI_MspInit+0xc8>)
 80051d8:	f002 ffd8 	bl	800818c <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI2_Block_B)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a1a      	ldr	r2, [pc, #104]	@ (800524c <HAL_SAI_MspInit+0xcc>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d125      	bne.n	8005232 <HAL_SAI_MspInit+0xb2>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 80051e6:	4b16      	ldr	r3, [pc, #88]	@ (8005240 <HAL_SAI_MspInit+0xc0>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d10b      	bne.n	8005206 <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80051ee:	4b15      	ldr	r3, [pc, #84]	@ (8005244 <HAL_SAI_MspInit+0xc4>)
 80051f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051f2:	4a14      	ldr	r2, [pc, #80]	@ (8005244 <HAL_SAI_MspInit+0xc4>)
 80051f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80051fa:	4b12      	ldr	r3, [pc, #72]	@ (8005244 <HAL_SAI_MspInit+0xc4>)
 80051fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005202:	60fb      	str	r3, [r7, #12]
 8005204:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8005206:	4b0e      	ldr	r3, [pc, #56]	@ (8005240 <HAL_SAI_MspInit+0xc0>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	3301      	adds	r3, #1
 800520c:	4a0c      	ldr	r2, [pc, #48]	@ (8005240 <HAL_SAI_MspInit+0xc0>)
 800520e:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8005210:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005214:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005216:	2302      	movs	r3, #2
 8005218:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800521a:	2300      	movs	r3, #0
 800521c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800521e:	2300      	movs	r3, #0
 8005220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8005222:	230a      	movs	r3, #10
 8005224:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8005226:	f107 0314 	add.w	r3, r7, #20
 800522a:	4619      	mov	r1, r3
 800522c:	4808      	ldr	r0, [pc, #32]	@ (8005250 <HAL_SAI_MspInit+0xd0>)
 800522e:	f002 ffad 	bl	800818c <HAL_GPIO_Init>

    }
}
 8005232:	bf00      	nop
 8005234:	3728      	adds	r7, #40	@ 0x28
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	40015c04 	.word	0x40015c04
 8005240:	20001594 	.word	0x20001594
 8005244:	40023800 	.word	0x40023800
 8005248:	40022000 	.word	0x40022000
 800524c:	40015c24 	.word	0x40015c24
 8005250:	40021800 	.word	0x40021800

08005254 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b08e      	sub	sp, #56	@ 0x38
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800525c:	2300      	movs	r3, #0
 800525e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8005260:	2300      	movs	r3, #0
 8005262:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8005264:	4b33      	ldr	r3, [pc, #204]	@ (8005334 <HAL_InitTick+0xe0>)
 8005266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005268:	4a32      	ldr	r2, [pc, #200]	@ (8005334 <HAL_InitTick+0xe0>)
 800526a:	f043 0310 	orr.w	r3, r3, #16
 800526e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005270:	4b30      	ldr	r3, [pc, #192]	@ (8005334 <HAL_InitTick+0xe0>)
 8005272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005274:	f003 0310 	and.w	r3, r3, #16
 8005278:	60fb      	str	r3, [r7, #12]
 800527a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800527c:	f107 0210 	add.w	r2, r7, #16
 8005280:	f107 0314 	add.w	r3, r7, #20
 8005284:	4611      	mov	r1, r2
 8005286:	4618      	mov	r0, r3
 8005288:	f006 f8f6 	bl	800b478 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800528c:	6a3b      	ldr	r3, [r7, #32]
 800528e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8005290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005292:	2b00      	cmp	r3, #0
 8005294:	d103      	bne.n	800529e <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8005296:	f006 f8c7 	bl	800b428 <HAL_RCC_GetPCLK1Freq>
 800529a:	6378      	str	r0, [r7, #52]	@ 0x34
 800529c:	e004      	b.n	80052a8 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800529e:	f006 f8c3 	bl	800b428 <HAL_RCC_GetPCLK1Freq>
 80052a2:	4603      	mov	r3, r0
 80052a4:	005b      	lsls	r3, r3, #1
 80052a6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80052a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052aa:	4a23      	ldr	r2, [pc, #140]	@ (8005338 <HAL_InitTick+0xe4>)
 80052ac:	fba2 2303 	umull	r2, r3, r2, r3
 80052b0:	0c9b      	lsrs	r3, r3, #18
 80052b2:	3b01      	subs	r3, #1
 80052b4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80052b6:	4b21      	ldr	r3, [pc, #132]	@ (800533c <HAL_InitTick+0xe8>)
 80052b8:	4a21      	ldr	r2, [pc, #132]	@ (8005340 <HAL_InitTick+0xec>)
 80052ba:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80052bc:	4b1f      	ldr	r3, [pc, #124]	@ (800533c <HAL_InitTick+0xe8>)
 80052be:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80052c2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80052c4:	4a1d      	ldr	r2, [pc, #116]	@ (800533c <HAL_InitTick+0xe8>)
 80052c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80052ca:	4b1c      	ldr	r3, [pc, #112]	@ (800533c <HAL_InitTick+0xe8>)
 80052cc:	2200      	movs	r2, #0
 80052ce:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052d0:	4b1a      	ldr	r3, [pc, #104]	@ (800533c <HAL_InitTick+0xe8>)
 80052d2:	2200      	movs	r2, #0
 80052d4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052d6:	4b19      	ldr	r3, [pc, #100]	@ (800533c <HAL_InitTick+0xe8>)
 80052d8:	2200      	movs	r2, #0
 80052da:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80052dc:	4817      	ldr	r0, [pc, #92]	@ (800533c <HAL_InitTick+0xe8>)
 80052de:	f008 fe7c 	bl	800dfda <HAL_TIM_Base_Init>
 80052e2:	4603      	mov	r3, r0
 80052e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80052e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d11b      	bne.n	8005328 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80052f0:	4812      	ldr	r0, [pc, #72]	@ (800533c <HAL_InitTick+0xe8>)
 80052f2:	f008 fec9 	bl	800e088 <HAL_TIM_Base_Start_IT>
 80052f6:	4603      	mov	r3, r0
 80052f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80052fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005300:	2b00      	cmp	r3, #0
 8005302:	d111      	bne.n	8005328 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005304:	2036      	movs	r0, #54	@ 0x36
 8005306:	f001 fc19 	bl	8006b3c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2b0f      	cmp	r3, #15
 800530e:	d808      	bhi.n	8005322 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8005310:	2200      	movs	r2, #0
 8005312:	6879      	ldr	r1, [r7, #4]
 8005314:	2036      	movs	r0, #54	@ 0x36
 8005316:	f001 fbf5 	bl	8006b04 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800531a:	4a0a      	ldr	r2, [pc, #40]	@ (8005344 <HAL_InitTick+0xf0>)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6013      	str	r3, [r2, #0]
 8005320:	e002      	b.n	8005328 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8005328:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800532c:	4618      	mov	r0, r3
 800532e:	3738      	adds	r7, #56	@ 0x38
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	40023800 	.word	0x40023800
 8005338:	431bde83 	.word	0x431bde83
 800533c:	20001598 	.word	0x20001598
 8005340:	40001000 	.word	0x40001000
 8005344:	2000006c 	.word	0x2000006c

08005348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005348:	b480      	push	{r7}
 800534a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800534c:	bf00      	nop
 800534e:	e7fd      	b.n	800534c <NMI_Handler+0x4>

08005350 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005350:	b480      	push	{r7}
 8005352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005354:	bf00      	nop
 8005356:	e7fd      	b.n	8005354 <HardFault_Handler+0x4>

08005358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005358:	b480      	push	{r7}
 800535a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800535c:	bf00      	nop
 800535e:	e7fd      	b.n	800535c <MemManage_Handler+0x4>

08005360 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005360:	b480      	push	{r7}
 8005362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005364:	bf00      	nop
 8005366:	e7fd      	b.n	8005364 <BusFault_Handler+0x4>

08005368 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005368:	b480      	push	{r7}
 800536a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800536c:	bf00      	nop
 800536e:	e7fd      	b.n	800536c <UsageFault_Handler+0x4>

08005370 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005370:	b480      	push	{r7}
 8005372:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005374:	bf00      	nop
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
	...

08005380 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005384:	4802      	ldr	r0, [pc, #8]	@ (8005390 <TIM6_DAC_IRQHandler+0x10>)
 8005386:	f008 ff4e 	bl	800e226 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800538a:	bf00      	nop
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	20001598 	.word	0x20001598

08005394 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8005398:	4802      	ldr	r0, [pc, #8]	@ (80053a4 <OTG_FS_IRQHandler+0x10>)
 800539a:	f003 f8d4 	bl	8008546 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800539e:	bf00      	nop
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	20011da4 	.word	0x20011da4

080053a8 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80053ac:	4802      	ldr	r0, [pc, #8]	@ (80053b8 <LTDC_IRQHandler+0x10>)
 80053ae:	f005 f841 	bl	800a434 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80053b2:	bf00      	nop
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	20000ca0 	.word	0x20000ca0

080053bc <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80053c0:	4802      	ldr	r0, [pc, #8]	@ (80053cc <DMA2D_IRQHandler+0x10>)
 80053c2:	f002 f9f3 	bl	80077ac <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80053c6:	bf00      	nop
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	20000b08 	.word	0x20000b08

080053d0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt (USART6_RX).
  */
void DMA2_Stream1_IRQHandler(void)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80053d4:	4802      	ldr	r0, [pc, #8]	@ (80053e0 <DMA2_Stream1_IRQHandler+0x10>)
 80053d6:	f001 ff29 	bl	800722c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80053da:	bf00      	nop
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	20001518 	.word	0x20001518

080053e4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  
  // IDLE Ïù∏ÌÑ∞ÎüΩÌä∏ Ï≤¥ÌÅ¨ (Î©îÏãúÏßÄ ÎÅù Í∞êÏßÄ)
  if (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE)) {
 80053e8:	4b09      	ldr	r3, [pc, #36]	@ (8005410 <USART6_IRQHandler+0x2c>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	f003 0310 	and.w	r3, r3, #16
 80053f2:	2b10      	cmp	r3, #16
 80053f4:	d106      	bne.n	8005404 <USART6_IRQHandler+0x20>
    __HAL_UART_CLEAR_IDLEFLAG(&huart6);  // IDLE ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
 80053f6:	4b06      	ldr	r3, [pc, #24]	@ (8005410 <USART6_IRQHandler+0x2c>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2210      	movs	r2, #16
 80053fc:	621a      	str	r2, [r3, #32]
    
    // Ïô∏Î∂Ä Ìï®Ïàò Ìò∏Ï∂ú
    extern void USER_UART_IDLECallback(UART_HandleTypeDef *huart);
    USER_UART_IDLECallback(&huart6);
 80053fe:	4804      	ldr	r0, [pc, #16]	@ (8005410 <USART6_IRQHandler+0x2c>)
 8005400:	f000 ff22 	bl	8006248 <USER_UART_IDLECallback>
  }

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8005404:	4802      	ldr	r0, [pc, #8]	@ (8005410 <USART6_IRQHandler+0x2c>)
 8005406:	f00a f959 	bl	800f6bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800540a:	bf00      	nop
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	20001240 	.word	0x20001240

08005414 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b086      	sub	sp, #24
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005420:	2300      	movs	r3, #0
 8005422:	617b      	str	r3, [r7, #20]
 8005424:	e00a      	b.n	800543c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005426:	f3af 8000 	nop.w
 800542a:	4601      	mov	r1, r0
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	1c5a      	adds	r2, r3, #1
 8005430:	60ba      	str	r2, [r7, #8]
 8005432:	b2ca      	uxtb	r2, r1
 8005434:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	3301      	adds	r3, #1
 800543a:	617b      	str	r3, [r7, #20]
 800543c:	697a      	ldr	r2, [r7, #20]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	429a      	cmp	r2, r3
 8005442:	dbf0      	blt.n	8005426 <_read+0x12>
  }

  return len;
 8005444:	687b      	ldr	r3, [r7, #4]
}
 8005446:	4618      	mov	r0, r3
 8005448:	3718      	adds	r7, #24
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}

0800544e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800544e:	b580      	push	{r7, lr}
 8005450:	b086      	sub	sp, #24
 8005452:	af00      	add	r7, sp, #0
 8005454:	60f8      	str	r0, [r7, #12]
 8005456:	60b9      	str	r1, [r7, #8]
 8005458:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800545a:	2300      	movs	r3, #0
 800545c:	617b      	str	r3, [r7, #20]
 800545e:	e009      	b.n	8005474 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	1c5a      	adds	r2, r3, #1
 8005464:	60ba      	str	r2, [r7, #8]
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	4618      	mov	r0, r3
 800546a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	3301      	adds	r3, #1
 8005472:	617b      	str	r3, [r7, #20]
 8005474:	697a      	ldr	r2, [r7, #20]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	429a      	cmp	r2, r3
 800547a:	dbf1      	blt.n	8005460 <_write+0x12>
  }
  return len;
 800547c:	687b      	ldr	r3, [r7, #4]
}
 800547e:	4618      	mov	r0, r3
 8005480:	3718      	adds	r7, #24
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}

08005486 <_close>:

int _close(int file)
{
 8005486:	b480      	push	{r7}
 8005488:	b083      	sub	sp, #12
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800548e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005492:	4618      	mov	r0, r3
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800549e:	b480      	push	{r7}
 80054a0:	b083      	sub	sp, #12
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
 80054a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80054ae:	605a      	str	r2, [r3, #4]
  return 0;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	370c      	adds	r7, #12
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr

080054be <_isatty>:

int _isatty(int file)
{
 80054be:	b480      	push	{r7}
 80054c0:	b083      	sub	sp, #12
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80054c6:	2301      	movs	r3, #1
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b085      	sub	sp, #20
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3714      	adds	r7, #20
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
	...

080054f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80054f8:	4a14      	ldr	r2, [pc, #80]	@ (800554c <_sbrk+0x5c>)
 80054fa:	4b15      	ldr	r3, [pc, #84]	@ (8005550 <_sbrk+0x60>)
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005504:	4b13      	ldr	r3, [pc, #76]	@ (8005554 <_sbrk+0x64>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d102      	bne.n	8005512 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800550c:	4b11      	ldr	r3, [pc, #68]	@ (8005554 <_sbrk+0x64>)
 800550e:	4a12      	ldr	r2, [pc, #72]	@ (8005558 <_sbrk+0x68>)
 8005510:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005512:	4b10      	ldr	r3, [pc, #64]	@ (8005554 <_sbrk+0x64>)
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4413      	add	r3, r2
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	429a      	cmp	r2, r3
 800551e:	d207      	bcs.n	8005530 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005520:	f012 fc0c 	bl	8017d3c <__errno>
 8005524:	4603      	mov	r3, r0
 8005526:	220c      	movs	r2, #12
 8005528:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800552a:	f04f 33ff 	mov.w	r3, #4294967295
 800552e:	e009      	b.n	8005544 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005530:	4b08      	ldr	r3, [pc, #32]	@ (8005554 <_sbrk+0x64>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005536:	4b07      	ldr	r3, [pc, #28]	@ (8005554 <_sbrk+0x64>)
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4413      	add	r3, r2
 800553e:	4a05      	ldr	r2, [pc, #20]	@ (8005554 <_sbrk+0x64>)
 8005540:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005542:	68fb      	ldr	r3, [r7, #12]
}
 8005544:	4618      	mov	r0, r3
 8005546:	3718      	adds	r7, #24
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	20050000 	.word	0x20050000
 8005550:	00000400 	.word	0x00000400
 8005554:	200015e4 	.word	0x200015e4
 8005558:	200122d0 	.word	0x200122d0

0800555c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800555c:	b480      	push	{r7}
 800555e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005560:	4b06      	ldr	r3, [pc, #24]	@ (800557c <SystemInit+0x20>)
 8005562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005566:	4a05      	ldr	r2, [pc, #20]	@ (800557c <SystemInit+0x20>)
 8005568:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800556c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005570:	bf00      	nop
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop
 800557c:	e000ed00 	.word	0xe000ed00

08005580 <TIME_GetCurrentMs>:
// ============================================================================
// Í∏∞Î≥∏ ÏãúÍ∞Ñ Ìï®Ïàò
// ============================================================================

uint32_t TIME_GetCurrentMs(void)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	af00      	add	r7, sp, #0
    return TIME_Platform_GetCurrentMs();
 8005584:	f000 f803 	bl	800558e <TIME_Platform_GetCurrentMs>
 8005588:	4603      	mov	r3, r0
}
 800558a:	4618      	mov	r0, r3
 800558c:	bd80      	pop	{r7, pc}

0800558e <TIME_Platform_GetCurrentMs>:
#include "time.h"
#include "stm32f7xx_hal.h"

// STM32Ïö© ÌîåÎû´Ìèº Ìï®ÏàòÎì§
uint32_t TIME_Platform_GetCurrentMs(void)
{
 800558e:	b580      	push	{r7, lr}
 8005590:	af00      	add	r7, sp, #0
    return HAL_GetTick();  // HAL_GetTick()ÏùÄ 1ms Îã®ÏúÑÎ°ú ÏãúÍ∞ÑÏùÑ Î∞òÌôò
 8005592:	f000 ff37 	bl	8006404 <HAL_GetTick>
 8005596:	4603      	mov	r3, r0
}
 8005598:	4618      	mov	r0, r3
 800559a:	bd80      	pop	{r7, pc}

0800559c <LOGGER_Connect>:
    .enable_network = true,
    .server_ip = "",
    .server_port = 0
};

LoggerStatus LOGGER_Connect(const char* server_ip, int port) {
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
    if (server_ip == NULL) return LOGGER_STATUS_ERROR;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d102      	bne.n	80055b2 <LOGGER_Connect+0x16>
 80055ac:	f04f 33ff 	mov.w	r3, #4294967295
 80055b0:	e016      	b.n	80055e0 <LOGGER_Connect+0x44>
    strncpy(current_config.server_ip, server_ip, sizeof(current_config.server_ip) - 1);
 80055b2:	223f      	movs	r2, #63	@ 0x3f
 80055b4:	6879      	ldr	r1, [r7, #4]
 80055b6:	480c      	ldr	r0, [pc, #48]	@ (80055e8 <LOGGER_Connect+0x4c>)
 80055b8:	f012 fb41 	bl	8017c3e <strncpy>
    current_config.server_port = port;
 80055bc:	4a0b      	ldr	r2, [pc, #44]	@ (80055ec <LOGGER_Connect+0x50>)
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	6453      	str	r3, [r2, #68]	@ 0x44
    LoggerStatus status = LOGGER_Platform_Connect(server_ip, port);
 80055c2:	6839      	ldr	r1, [r7, #0]
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f000 f9f9 	bl	80059bc <LOGGER_Platform_Connect>
 80055ca:	4603      	mov	r3, r0
 80055cc:	73fb      	strb	r3, [r7, #15]
    if (status == LOGGER_STATUS_OK) {
 80055ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d102      	bne.n	80055dc <LOGGER_Connect+0x40>
        logger_connected = true;
 80055d6:	4b06      	ldr	r3, [pc, #24]	@ (80055f0 <LOGGER_Connect+0x54>)
 80055d8:	2201      	movs	r2, #1
 80055da:	701a      	strb	r2, [r3, #0]
    }
    return status;
 80055dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3710      	adds	r7, #16
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	20000027 	.word	0x20000027
 80055ec:	20000024 	.word	0x20000024
 80055f0:	200015e8 	.word	0x200015e8

080055f4 <LOGGER_SetFilterLevel>:
bool LOGGER_IsConnected(void) {
    return logger_connected;
}

// Logger Ï†úÏñ¥ Ìï®ÏàòÎì§
void LOGGER_SetFilterLevel(LogLevel min_level) {
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	4603      	mov	r3, r0
 80055fc:	71fb      	strb	r3, [r7, #7]
    filter_level = min_level;
 80055fe:	4a04      	ldr	r2, [pc, #16]	@ (8005610 <LOGGER_SetFilterLevel+0x1c>)
 8005600:	79fb      	ldrb	r3, [r7, #7]
 8005602:	7013      	strb	r3, [r2, #0]
}
 8005604:	bf00      	nop
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr
 8005610:	200015ea 	.word	0x200015ea

08005614 <LOGGER_SetSDFilterLevel>:

void LOGGER_SetSDFilterLevel(LogLevel min_level) {
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	4603      	mov	r3, r0
 800561c:	71fb      	strb	r3, [r7, #7]
    sd_filter_level = min_level;
 800561e:	4a04      	ldr	r2, [pc, #16]	@ (8005630 <LOGGER_SetSDFilterLevel+0x1c>)
 8005620:	79fb      	ldrb	r3, [r7, #7]
 8005622:	7013      	strb	r3, [r2, #0]
}
 8005624:	bf00      	nop
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr
 8005630:	20000020 	.word	0x20000020

08005634 <LOGGER_EnableSDLogging>:

void LOGGER_EnableSDLogging(bool enable) {
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	4603      	mov	r3, r0
 800563c:	71fb      	strb	r3, [r7, #7]
    sd_logging_enabled = enable;
 800563e:	4a04      	ldr	r2, [pc, #16]	@ (8005650 <LOGGER_EnableSDLogging+0x1c>)
 8005640:	79fb      	ldrb	r3, [r7, #7]
 8005642:	7013      	strb	r3, [r2, #0]
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr
 8005650:	200015eb 	.word	0x200015eb

08005654 <LOGGER_IsSDLoggingEnabled>:

bool LOGGER_IsSDLoggingEnabled(void) {
 8005654:	b480      	push	{r7}
 8005656:	af00      	add	r7, sp, #0
    return sd_logging_enabled;
 8005658:	4b03      	ldr	r3, [pc, #12]	@ (8005668 <LOGGER_IsSDLoggingEnabled+0x14>)
 800565a:	781b      	ldrb	r3, [r3, #0]
}
 800565c:	4618      	mov	r0, r3
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	200015eb 	.word	0x200015eb

0800566c <LOGGER_SetMode>:

void LOGGER_SetMode(LoggerMode_t mode) {
 800566c:	b580      	push	{r7, lr}
 800566e:	b082      	sub	sp, #8
 8005670:	af00      	add	r7, sp, #0
 8005672:	4603      	mov	r3, r0
 8005674:	71fb      	strb	r3, [r7, #7]
    current_mode = mode;
 8005676:	4a0d      	ldr	r2, [pc, #52]	@ (80056ac <LOGGER_SetMode+0x40>)
 8005678:	79fb      	ldrb	r3, [r7, #7]
 800567a:	7013      	strb	r3, [r2, #0]
    
    // Î™®ÎìúÏóê Îî∞Î•∏ Ïó∞Í≤∞ ÏÉÅÌÉú ÏÑ§Ï†ï
    if (mode == LOGGER_MODE_TERMINAL_ONLY) {
 800567c:	79fb      	ldrb	r3, [r7, #7]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d103      	bne.n	800568a <LOGGER_SetMode+0x1e>
        logger_connected = true;  // ÌÑ∞ÎØ∏ÎÑêÏùÄ Ìï≠ÏÉÅ Ïó∞Í≤∞Îê®
 8005682:	4b0b      	ldr	r3, [pc, #44]	@ (80056b0 <LOGGER_SetMode+0x44>)
 8005684:	2201      	movs	r2, #1
 8005686:	701a      	strb	r2, [r3, #0]
    } else if (mode == LOGGER_MODE_SD_ONLY || mode == LOGGER_MODE_DUAL) {
        // SD Î∞±ÏóîÎìú ÏÇ¨Ïö© Ïãú SDStorage Ïó∞Í≤∞ ÏÉÅÌÉúÏóê Îî∞Îùº Í≤∞Ï†ï
        logger_connected = SDStorage_IsReady();
    }
}
 8005688:	e00b      	b.n	80056a2 <LOGGER_SetMode+0x36>
    } else if (mode == LOGGER_MODE_SD_ONLY || mode == LOGGER_MODE_DUAL) {
 800568a:	79fb      	ldrb	r3, [r7, #7]
 800568c:	2b01      	cmp	r3, #1
 800568e:	d002      	beq.n	8005696 <LOGGER_SetMode+0x2a>
 8005690:	79fb      	ldrb	r3, [r7, #7]
 8005692:	2b02      	cmp	r3, #2
 8005694:	d105      	bne.n	80056a2 <LOGGER_SetMode+0x36>
        logger_connected = SDStorage_IsReady();
 8005696:	f7fc fb39 	bl	8001d0c <SDStorage_IsReady>
 800569a:	4603      	mov	r3, r0
 800569c:	461a      	mov	r2, r3
 800569e:	4b04      	ldr	r3, [pc, #16]	@ (80056b0 <LOGGER_SetMode+0x44>)
 80056a0:	701a      	strb	r2, [r3, #0]
}
 80056a2:	bf00      	nop
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	200015e9 	.word	0x200015e9
 80056b0:	200015e8 	.word	0x200015e8

080056b4 <LOGGER_SendFormatted>:

LoggerMode_t LOGGER_GetMode(void) {
    return current_mode;
}

void LOGGER_SendFormatted(LogLevel level, const char* format, ...) {
 80056b4:	b40e      	push	{r1, r2, r3}
 80056b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056b8:	f5ad 6da8 	sub.w	sp, sp, #1344	@ 0x540
 80056bc:	af04      	add	r7, sp, #16
 80056be:	4602      	mov	r2, r0
 80056c0:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 80056c4:	f2a3 5329 	subw	r3, r3, #1321	@ 0x529
 80056c8:	701a      	strb	r2, [r3, #0]
    // ÌïÑÌÑ∞ Î†àÎ≤® Ï≤¥ÌÅ¨
    if (level < filter_level) return;
 80056ca:	4bac      	ldr	r3, [pc, #688]	@ (800597c <LOGGER_SendFormatted+0x2c8>)
 80056cc:	781b      	ldrb	r3, [r3, #0]
 80056ce:	f507 62a6 	add.w	r2, r7, #1328	@ 0x530
 80056d2:	f2a2 5229 	subw	r2, r2, #1321	@ 0x529
 80056d6:	7812      	ldrb	r2, [r2, #0]
 80056d8:	429a      	cmp	r2, r3
 80056da:	f0c0 8140 	bcc.w	800595e <LOGGER_SendFormatted+0x2aa>
    if (level < current_config.level) return;
 80056de:	4ba8      	ldr	r3, [pc, #672]	@ (8005980 <LOGGER_SendFormatted+0x2cc>)
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	f507 62a6 	add.w	r2, r7, #1328	@ 0x530
 80056e6:	f2a2 5229 	subw	r2, r2, #1321	@ 0x529
 80056ea:	7812      	ldrb	r2, [r2, #0]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	f0c0 8138 	bcc.w	8005962 <LOGGER_SendFormatted+0x2ae>
    
    char buffer[1024];  // Î≤ÑÌçº ÌÅ¨Í∏∞ 2Î∞∞ Ï¶ùÍ∞Ä (512 ‚Üí 1024)
    const char* level_str[] = {"[DEBUG]", "[INFO]", "[WARN]", "[ERROR]"};
 80056f2:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 80056f6:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80056fa:	4aa2      	ldr	r2, [pc, #648]	@ (8005984 <LOGGER_SendFormatted+0x2d0>)
 80056fc:	461c      	mov	r4, r3
 80056fe:	4613      	mov	r3, r2
 8005700:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005702:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    
    // ÌÉÄÏûÑÏä§ÌÉ¨ÌîÑ + Î†àÎ≤® Î¨∏ÏûêÏó¥ Ï∂îÍ∞Ä
    int offset = 0;
 8005706:	2300      	movs	r3, #0
 8005708:	f8c7 352c 	str.w	r3, [r7, #1324]	@ 0x52c
    const char* network_time = ResponseHandler_GetNetworkTime();
 800570c:	f7fb fe72 	bl	80013f4 <ResponseHandler_GetNetworkTime>
 8005710:	f8c7 0524 	str.w	r0, [r7, #1316]	@ 0x524
    if (network_time != NULL && ResponseHandler_IsTimeSynchronized()) {
 8005714:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 8005718:	2b00      	cmp	r3, #0
 800571a:	d01c      	beq.n	8005756 <LOGGER_SendFormatted+0xa2>
 800571c:	f7fb fe7c 	bl	8001418 <ResponseHandler_IsTimeSynchronized>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d017      	beq.n	8005756 <LOGGER_SendFormatted+0xa2>
        // ÎÑ§Ìä∏ÏõåÌÅ¨ ÏãúÍ∞ÑÏù¥ ÏûàÏúºÎ©¥ ÌÉÄÏûÑÏä§ÌÉ¨ÌîÑ Ï∂îÍ∞Ä
        offset = snprintf(buffer, sizeof(buffer), "[%s] %s ", network_time, level_str[level]);
 8005726:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 800572a:	f2a3 5329 	subw	r3, r3, #1321	@ 0x529
 800572e:	781a      	ldrb	r2, [r3, #0]
 8005730:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8005734:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8005738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800573c:	f507 708e 	add.w	r0, r7, #284	@ 0x11c
 8005740:	9300      	str	r3, [sp, #0]
 8005742:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 8005746:	4a90      	ldr	r2, [pc, #576]	@ (8005988 <LOGGER_SendFormatted+0x2d4>)
 8005748:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800574c:	f012 f95c 	bl	8017a08 <sniprintf>
 8005750:	f8c7 052c 	str.w	r0, [r7, #1324]	@ 0x52c
 8005754:	e013      	b.n	800577e <LOGGER_SendFormatted+0xca>
    } else {
        // ÎÑ§Ìä∏ÏõåÌÅ¨ ÏãúÍ∞ÑÏù¥ ÏóÜÏúºÎ©¥ Í∏∞Î≥∏ ÌòïÏãù
        offset = snprintf(buffer, sizeof(buffer), "%s ", level_str[level]);
 8005756:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 800575a:	f2a3 5329 	subw	r3, r3, #1321	@ 0x529
 800575e:	781a      	ldrb	r2, [r3, #0]
 8005760:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8005764:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8005768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800576c:	f507 708e 	add.w	r0, r7, #284	@ 0x11c
 8005770:	4a86      	ldr	r2, [pc, #536]	@ (800598c <LOGGER_SendFormatted+0x2d8>)
 8005772:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005776:	f012 f947 	bl	8017a08 <sniprintf>
 800577a:	f8c7 052c 	str.w	r0, [r7, #1324]	@ 0x52c
    }
    
    // Í∞ÄÎ≥Ä Ïù∏Ïàò Ï≤òÎ¶¨ (Î≤ÑÌçº Ïò§Î≤ÑÌîåÎ°úÏö∞ Î∞©ÏßÄ)
    va_list args;
    va_start(args, format);
 800577e:	f507 62a9 	add.w	r2, r7, #1352	@ 0x548
 8005782:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8005786:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800578a:	601a      	str	r2, [r3, #0]
    int remaining_size = sizeof(buffer) - offset;
 800578c:	f8d7 352c 	ldr.w	r3, [r7, #1324]	@ 0x52c
 8005790:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8005794:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
    if (remaining_size > 0) {
 8005798:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 800579c:	2b00      	cmp	r3, #0
 800579e:	dd16      	ble.n	80057ce <LOGGER_SendFormatted+0x11a>
        vsnprintf(buffer + offset, remaining_size, format, args);
 80057a0:	f8d7 352c 	ldr.w	r3, [r7, #1324]	@ 0x52c
 80057a4:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 80057a8:	18d0      	adds	r0, r2, r3
 80057aa:	f8d7 1520 	ldr.w	r1, [r7, #1312]	@ 0x520
 80057ae:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 80057b2:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f8d7 2544 	ldr.w	r2, [r7, #1348]	@ 0x544
 80057bc:	f012 fa1c 	bl	8017bf8 <vsniprintf>
        buffer[sizeof(buffer) - 1] = '\0';  // ÏïàÏ†ÑÏû•Ïπò: Ìï≠ÏÉÅ null Ï¢ÖÎ£å
 80057c0:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 80057c4:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 23ff 	strb.w	r2, [r3, #1023]	@ 0x3ff
    }
    va_end(args);
    
    // Î™®ÎìúÏóê Îî∞Î•∏ Ï∂úÎ†• Ï≤òÎ¶¨
    switch (current_mode) {
 80057ce:	4b70      	ldr	r3, [pc, #448]	@ (8005990 <LOGGER_SendFormatted+0x2dc>)
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d02f      	beq.n	8005836 <LOGGER_SendFormatted+0x182>
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	f300 80c8 	bgt.w	800596c <LOGGER_SendFormatted+0x2b8>
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d002      	beq.n	80057e6 <LOGGER_SendFormatted+0x132>
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d006      	beq.n	80057f2 <LOGGER_SendFormatted+0x13e>
 80057e4:	e0c2      	b.n	800596c <LOGGER_SendFormatted+0x2b8>
        case LOGGER_MODE_TERMINAL_ONLY:
            LOGGER_Platform_Send(buffer);
 80057e6:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80057ea:	4618      	mov	r0, r3
 80057ec:	f000 f8f2 	bl	80059d4 <LOGGER_Platform_Send>
            break;
 80057f0:	e0bc      	b.n	800596c <LOGGER_SendFormatted+0x2b8>
            
        case LOGGER_MODE_SD_ONLY:
            // SD Î°úÍπÖ ÌôúÏÑ±Ìôî + SD ÌïÑÌÑ∞ Î†àÎ≤® Ï≤¥ÌÅ¨
            if (sd_logging_enabled && level >= sd_filter_level && SDStorage_IsReady()) {
 80057f2:	4b68      	ldr	r3, [pc, #416]	@ (8005994 <LOGGER_SendFormatted+0x2e0>)
 80057f4:	781b      	ldrb	r3, [r3, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	f000 80b5 	beq.w	8005966 <LOGGER_SendFormatted+0x2b2>
 80057fc:	4b66      	ldr	r3, [pc, #408]	@ (8005998 <LOGGER_SendFormatted+0x2e4>)
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	f507 62a6 	add.w	r2, r7, #1328	@ 0x530
 8005804:	f2a2 5229 	subw	r2, r2, #1321	@ 0x529
 8005808:	7812      	ldrb	r2, [r2, #0]
 800580a:	429a      	cmp	r2, r3
 800580c:	f0c0 80ab 	bcc.w	8005966 <LOGGER_SendFormatted+0x2b2>
 8005810:	f7fc fa7c 	bl	8001d0c <SDStorage_IsReady>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	f000 80a5 	beq.w	8005966 <LOGGER_SendFormatted+0x2b2>
                SDStorage_WriteLog(buffer, strlen(buffer));
 800581c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8005820:	4618      	mov	r0, r3
 8005822:	f7fa fcff 	bl	8000224 <strlen>
 8005826:	4602      	mov	r2, r0
 8005828:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800582c:	4611      	mov	r1, r2
 800582e:	4618      	mov	r0, r3
 8005830:	f7fc f984 	bl	8001b3c <SDStorage_WriteLog>
            }
            break;
 8005834:	e097      	b.n	8005966 <LOGGER_SendFormatted+0x2b2>
            
        case LOGGER_MODE_DUAL:
            // ÌÑ∞ÎØ∏ÎÑê Ï∂úÎ†• (Ïã§ÏãúÍ∞Ñ)
            LOGGER_Platform_Send(buffer);
 8005836:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800583a:	4618      	mov	r0, r3
 800583c:	f000 f8ca 	bl	80059d4 <LOGGER_Platform_Send>
            // SD Ï∂úÎ†• (SD Î°úÍπÖ ÌôúÏÑ±Ìôî + SD ÌïÑÌÑ∞ Î†àÎ≤® Ï≤¥ÌÅ¨ + ÏóêÎü¨ Î¨¥Ïãú)
            if (sd_logging_enabled && level >= sd_filter_level && SDStorage_IsReady()) {
 8005840:	4b54      	ldr	r3, [pc, #336]	@ (8005994 <LOGGER_SendFormatted+0x2e0>)
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d062      	beq.n	800590e <LOGGER_SendFormatted+0x25a>
 8005848:	4b53      	ldr	r3, [pc, #332]	@ (8005998 <LOGGER_SendFormatted+0x2e4>)
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	f507 62a6 	add.w	r2, r7, #1328	@ 0x530
 8005850:	f2a2 5229 	subw	r2, r2, #1321	@ 0x529
 8005854:	7812      	ldrb	r2, [r2, #0]
 8005856:	429a      	cmp	r2, r3
 8005858:	d359      	bcc.n	800590e <LOGGER_SendFormatted+0x25a>
 800585a:	f7fc fa57 	bl	8001d0c <SDStorage_IsReady>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d054      	beq.n	800590e <LOGGER_SendFormatted+0x25a>
                int sd_result = SDStorage_WriteLog(buffer, strlen(buffer));
 8005864:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8005868:	4618      	mov	r0, r3
 800586a:	f7fa fcdb 	bl	8000224 <strlen>
 800586e:	4602      	mov	r2, r0
 8005870:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8005874:	4611      	mov	r1, r2
 8005876:	4618      	mov	r0, r3
 8005878:	f7fc f960 	bl	8001b3c <SDStorage_WriteLog>
 800587c:	f8c7 051c 	str.w	r0, [r7, #1308]	@ 0x51c
                if (sd_result != 0 && level >= LOG_LEVEL_WARN) {
 8005880:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 8005884:	2b00      	cmp	r3, #0
 8005886:	d068      	beq.n	800595a <LOGGER_SendFormatted+0x2a6>
 8005888:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 800588c:	f2a3 5329 	subw	r3, r3, #1321	@ 0x529
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	2b01      	cmp	r3, #1
 8005894:	d961      	bls.n	800595a <LOGGER_SendFormatted+0x2a6>
                    // SD Ïì∞Í∏∞ Ïã§Ìå® Ïãú ÌÑ∞ÎØ∏ÎÑêÏóê ÏóêÎü¨ Ï∂úÎ†•
                    char error_msg[128];
                    const char* error_desc;
                    switch(sd_result) {
 8005896:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 800589a:	3305      	adds	r3, #5
 800589c:	2b04      	cmp	r3, #4
 800589e:	d821      	bhi.n	80058e4 <LOGGER_SendFormatted+0x230>
 80058a0:	a201      	add	r2, pc, #4	@ (adr r2, 80058a8 <LOGGER_SendFormatted+0x1f4>)
 80058a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a6:	bf00      	nop
 80058a8:	080058dd 	.word	0x080058dd
 80058ac:	080058d5 	.word	0x080058d5
 80058b0:	080058cd 	.word	0x080058cd
 80058b4:	080058c5 	.word	0x080058c5
 80058b8:	080058bd 	.word	0x080058bd
                        case -1: error_desc = "GENERAL_ERROR"; break;
 80058bc:	4b37      	ldr	r3, [pc, #220]	@ (800599c <LOGGER_SendFormatted+0x2e8>)
 80058be:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 80058c2:	e013      	b.n	80058ec <LOGGER_SendFormatted+0x238>
                        case -2: error_desc = "NOT_READY"; break;
 80058c4:	4b36      	ldr	r3, [pc, #216]	@ (80059a0 <LOGGER_SendFormatted+0x2ec>)
 80058c6:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 80058ca:	e00f      	b.n	80058ec <LOGGER_SendFormatted+0x238>
                        case -3: error_desc = "FILE_ERROR"; break;
 80058cc:	4b35      	ldr	r3, [pc, #212]	@ (80059a4 <LOGGER_SendFormatted+0x2f0>)
 80058ce:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 80058d2:	e00b      	b.n	80058ec <LOGGER_SendFormatted+0x238>
                        case -4: error_desc = "DISK_FULL"; break;
 80058d4:	4b34      	ldr	r3, [pc, #208]	@ (80059a8 <LOGGER_SendFormatted+0x2f4>)
 80058d6:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 80058da:	e007      	b.n	80058ec <LOGGER_SendFormatted+0x238>
                        case -5: error_desc = "INVALID_PARAM"; break;
 80058dc:	4b33      	ldr	r3, [pc, #204]	@ (80059ac <LOGGER_SendFormatted+0x2f8>)
 80058de:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 80058e2:	e003      	b.n	80058ec <LOGGER_SendFormatted+0x238>
                        default: error_desc = "UNKNOWN"; break;
 80058e4:	4b32      	ldr	r3, [pc, #200]	@ (80059b0 <LOGGER_SendFormatted+0x2fc>)
 80058e6:	f8c7 3528 	str.w	r3, [r7, #1320]	@ 0x528
 80058ea:	bf00      	nop
                    }
                    snprintf(error_msg, sizeof(error_msg), "[SD_ERROR] Write failed: %d (%s)", sd_result, error_desc);
 80058ec:	f107 0008 	add.w	r0, r7, #8
 80058f0:	f8d7 3528 	ldr.w	r3, [r7, #1320]	@ 0x528
 80058f4:	9300      	str	r3, [sp, #0]
 80058f6:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 80058fa:	4a2e      	ldr	r2, [pc, #184]	@ (80059b4 <LOGGER_SendFormatted+0x300>)
 80058fc:	2180      	movs	r1, #128	@ 0x80
 80058fe:	f012 f883 	bl	8017a08 <sniprintf>
                    LOGGER_Platform_Send(error_msg);
 8005902:	f107 0308 	add.w	r3, r7, #8
 8005906:	4618      	mov	r0, r3
 8005908:	f000 f864 	bl	80059d4 <LOGGER_Platform_Send>
            if (sd_logging_enabled && level >= sd_filter_level && SDStorage_IsReady()) {
 800590c:	e025      	b.n	800595a <LOGGER_SendFormatted+0x2a6>
                }
            } else if (level >= LOG_LEVEL_WARN) {
 800590e:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8005912:	f2a3 5329 	subw	r3, r3, #1321	@ 0x529
 8005916:	781b      	ldrb	r3, [r3, #0]
 8005918:	2b01      	cmp	r3, #1
 800591a:	d926      	bls.n	800596a <LOGGER_SendFormatted+0x2b6>
                // WARN Ïù¥ÏÉÅ Î†àÎ≤®Ïù∏Îç∞ SDÏóê Ï†ÄÏû•ÎêòÏßÄ ÏïäÎäî Í≤ΩÏö∞ ÎîîÎ≤ÑÍ∑∏ Ï†ïÎ≥¥ Ï∂úÎ†•
                char debug_msg[256];
                snprintf(debug_msg, sizeof(debug_msg), 
 800591c:	4b1d      	ldr	r3, [pc, #116]	@ (8005994 <LOGGER_SendFormatted+0x2e0>)
 800591e:	781b      	ldrb	r3, [r3, #0]
 8005920:	461e      	mov	r6, r3
 8005922:	f507 63a6 	add.w	r3, r7, #1328	@ 0x530
 8005926:	f2a3 5329 	subw	r3, r3, #1321	@ 0x529
 800592a:	781c      	ldrb	r4, [r3, #0]
 800592c:	4b1a      	ldr	r3, [pc, #104]	@ (8005998 <LOGGER_SendFormatted+0x2e4>)
 800592e:	781b      	ldrb	r3, [r3, #0]
 8005930:	461d      	mov	r5, r3
                    "[SD_DEBUG] Skip SD write: enabled=%d, level=%d>=filter=%d, ready=%d",
                    sd_logging_enabled, level, sd_filter_level, SDStorage_IsReady());
 8005932:	f7fc f9eb 	bl	8001d0c <SDStorage_IsReady>
 8005936:	4603      	mov	r3, r0
                snprintf(debug_msg, sizeof(debug_msg), 
 8005938:	f107 0008 	add.w	r0, r7, #8
 800593c:	9302      	str	r3, [sp, #8]
 800593e:	9501      	str	r5, [sp, #4]
 8005940:	9400      	str	r4, [sp, #0]
 8005942:	4633      	mov	r3, r6
 8005944:	4a1c      	ldr	r2, [pc, #112]	@ (80059b8 <LOGGER_SendFormatted+0x304>)
 8005946:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800594a:	f012 f85d 	bl	8017a08 <sniprintf>
                LOGGER_Platform_Send(debug_msg);
 800594e:	f107 0308 	add.w	r3, r7, #8
 8005952:	4618      	mov	r0, r3
 8005954:	f000 f83e 	bl	80059d4 <LOGGER_Platform_Send>
            }
            break;
 8005958:	e007      	b.n	800596a <LOGGER_SendFormatted+0x2b6>
            if (sd_logging_enabled && level >= sd_filter_level && SDStorage_IsReady()) {
 800595a:	bf00      	nop
            break;
 800595c:	e005      	b.n	800596a <LOGGER_SendFormatted+0x2b6>
    if (level < filter_level) return;
 800595e:	bf00      	nop
 8005960:	e004      	b.n	800596c <LOGGER_SendFormatted+0x2b8>
    if (level < current_config.level) return;
 8005962:	bf00      	nop
 8005964:	e002      	b.n	800596c <LOGGER_SendFormatted+0x2b8>
            break;
 8005966:	bf00      	nop
 8005968:	e000      	b.n	800596c <LOGGER_SendFormatted+0x2b8>
            break;
 800596a:	bf00      	nop
    }
}
 800596c:	f507 67a6 	add.w	r7, r7, #1328	@ 0x530
 8005970:	46bd      	mov	sp, r7
 8005972:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8005976:	b003      	add	sp, #12
 8005978:	4770      	bx	lr
 800597a:	bf00      	nop
 800597c:	200015ea 	.word	0x200015ea
 8005980:	20000024 	.word	0x20000024
 8005984:	0801c068 	.word	0x0801c068
 8005988:	0801c078 	.word	0x0801c078
 800598c:	0801c084 	.word	0x0801c084
 8005990:	200015e9 	.word	0x200015e9
 8005994:	200015eb 	.word	0x200015eb
 8005998:	20000020 	.word	0x20000020
 800599c:	0801c088 	.word	0x0801c088
 80059a0:	0801c098 	.word	0x0801c098
 80059a4:	0801c0a4 	.word	0x0801c0a4
 80059a8:	0801c0b0 	.word	0x0801c0b0
 80059ac:	0801c0bc 	.word	0x0801c0bc
 80059b0:	0801c0cc 	.word	0x0801c0cc
 80059b4:	0801c0d4 	.word	0x0801c0d4
 80059b8:	0801c0f8 	.word	0x0801c0f8

080059bc <LOGGER_Platform_Connect>:
#include "stm32f7xx_hal.h"
#include <string.h>

extern UART_HandleTypeDef huart1; // CubeMXÍ∞Ä ÏÉùÏÑ±Ìïú UART1 (Virtual COM Port)

LoggerStatus LOGGER_Platform_Connect(const char* server_ip, int port) {
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	6039      	str	r1, [r7, #0]
    (void)server_ip; (void)port;
    // STM32ÏóêÏÑúÎäî UART1Ïù¥ Ïù¥ÎØ∏ Ï¥àÍ∏∞ÌôîÎêòÏñ¥ ÏûàÏúºÎØÄÎ°ú Ï∂îÍ∞Ä ÏÑ§Ï†ï Î∂àÌïÑÏöî
    return LOGGER_STATUS_OK;
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <LOGGER_Platform_Send>:

LoggerStatus LOGGER_Platform_Disconnect(void) {
    return LOGGER_STATUS_OK;
}

LoggerStatus LOGGER_Platform_Send(const char* message) {
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
    if (message == NULL) return LOGGER_STATUS_ERROR;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d102      	bne.n	80059e8 <LOGGER_Platform_Send+0x14>
 80059e2:	f04f 33ff 	mov.w	r3, #4294967295
 80059e6:	e01c      	b.n	8005a22 <LOGGER_Platform_Send+0x4e>
    
    // UART1ÏùÑ ÌÜµÌï¥ Î©îÏãúÏßÄ Ï†ÑÏÜ° (Virtual COM Port)
    int len = strlen(message);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f7fa fc1b 	bl	8000224 <strlen>
 80059ee:	4603      	mov	r3, r0
 80059f0:	60fb      	str	r3, [r7, #12]
    if (len > 0) {
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	dd12      	ble.n	8005a1e <LOGGER_Platform_Send+0x4a>
        if (HAL_UART_Transmit(&huart1, (uint8_t*)message, len, 1000) == HAL_OK) {
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	b29a      	uxth	r2, r3
 80059fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005a00:	6879      	ldr	r1, [r7, #4]
 8005a02:	480a      	ldr	r0, [pc, #40]	@ (8005a2c <LOGGER_Platform_Send+0x58>)
 8005a04:	f009 fc32 	bl	800f26c <HAL_UART_Transmit>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d107      	bne.n	8005a1e <LOGGER_Platform_Send+0x4a>
            // Ï§ÑÎ∞îÍøà Ï∂îÍ∞Ä
            HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 2, 100);
 8005a0e:	2364      	movs	r3, #100	@ 0x64
 8005a10:	2202      	movs	r2, #2
 8005a12:	4907      	ldr	r1, [pc, #28]	@ (8005a30 <LOGGER_Platform_Send+0x5c>)
 8005a14:	4805      	ldr	r0, [pc, #20]	@ (8005a2c <LOGGER_Platform_Send+0x58>)
 8005a16:	f009 fc29 	bl	800f26c <HAL_UART_Transmit>
            return LOGGER_STATUS_OK;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	e001      	b.n	8005a22 <LOGGER_Platform_Send+0x4e>
        }
    }
    return LOGGER_STATUS_ERROR;
 8005a1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3710      	adds	r7, #16
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	200011b8 	.word	0x200011b8
 8005a30:	0801c13c 	.word	0x0801c13c

08005a34 <UART_Connect>:
    .timeout_ms = UART_DEFAULT_TIMEOUT_MS
};

// Í≥µÌÜµ Ìï®ÏàòÎì§ (ÌÖåÏä§Ìä∏ÏôÄ Ïã§Ï†ú ÎπåÎìú Î™®ÎëêÏóêÏÑú ÏÇ¨Ïö©)
UartStatus UART_Connect(const char* port)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
    if (port == NULL) {
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d105      	bne.n	8005a4e <UART_Connect+0x1a>
        LOG_ERROR("[UART] Connect failed: NULL port");
 8005a42:	4913      	ldr	r1, [pc, #76]	@ (8005a90 <UART_Connect+0x5c>)
 8005a44:	2003      	movs	r0, #3
 8005a46:	f7ff fe35 	bl	80056b4 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e01c      	b.n	8005a88 <UART_Connect+0x54>
    }

    LOG_INFO("[UART] Connecting to %s", port);
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	4910      	ldr	r1, [pc, #64]	@ (8005a94 <UART_Connect+0x60>)
 8005a52:	2001      	movs	r0, #1
 8005a54:	f7ff fe2e 	bl	80056b4 <LOGGER_SendFormatted>
    UartStatus status = UART_Platform_Connect(port);
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 f8ef 	bl	8005c3c <UART_Platform_Connect>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	73fb      	strb	r3, [r7, #15]

    if (status == UART_STATUS_OK) {
 8005a62:	7bfb      	ldrb	r3, [r7, #15]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d108      	bne.n	8005a7a <UART_Connect+0x46>
        uart_connected = true;
 8005a68:	4b0b      	ldr	r3, [pc, #44]	@ (8005a98 <UART_Connect+0x64>)
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	701a      	strb	r2, [r3, #0]
        LOG_INFO("[UART] Successfully connected to %s", port);
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	490a      	ldr	r1, [pc, #40]	@ (8005a9c <UART_Connect+0x68>)
 8005a72:	2001      	movs	r0, #1
 8005a74:	f7ff fe1e 	bl	80056b4 <LOGGER_SendFormatted>
 8005a78:	e005      	b.n	8005a86 <UART_Connect+0x52>
    } else {
        LOG_ERROR("[UART] Failed to connect to %s (status: %d)", port, status);
 8005a7a:	7bfb      	ldrb	r3, [r7, #15]
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	4908      	ldr	r1, [pc, #32]	@ (8005aa0 <UART_Connect+0x6c>)
 8005a80:	2003      	movs	r0, #3
 8005a82:	f7ff fe17 	bl	80056b4 <LOGGER_SendFormatted>
    }

    return status;
 8005a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3710      	adds	r7, #16
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	0801c140 	.word	0x0801c140
 8005a94:	0801c164 	.word	0x0801c164
 8005a98:	200015ec 	.word	0x200015ec
 8005a9c:	0801c17c 	.word	0x0801c17c
 8005aa0:	0801c1a0 	.word	0x0801c1a0

08005aa4 <UART_Send>:

    return status;
}

UartStatus UART_Send(const char* data)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b084      	sub	sp, #16
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
    if (!uart_connected) {
 8005aac:	4b19      	ldr	r3, [pc, #100]	@ (8005b14 <UART_Send+0x70>)
 8005aae:	781b      	ldrb	r3, [r3, #0]
 8005ab0:	f083 0301 	eor.w	r3, r3, #1
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d005      	beq.n	8005ac6 <UART_Send+0x22>
        LOG_ERROR("[UART] Send failed: not connected");
 8005aba:	4917      	ldr	r1, [pc, #92]	@ (8005b18 <UART_Send+0x74>)
 8005abc:	2003      	movs	r0, #3
 8005abe:	f7ff fdf9 	bl	80056b4 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e022      	b.n	8005b0c <UART_Send+0x68>
    }

    if (data == NULL) {
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d105      	bne.n	8005ad8 <UART_Send+0x34>
        LOG_ERROR("[UART] Send failed: NULL data");
 8005acc:	4913      	ldr	r1, [pc, #76]	@ (8005b1c <UART_Send+0x78>)
 8005ace:	2003      	movs	r0, #3
 8005ad0:	f7ff fdf0 	bl	80056b4 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e019      	b.n	8005b0c <UART_Send+0x68>
    }

    LOG_DEBUG("[UART] Sending data: %s", data);
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	4911      	ldr	r1, [pc, #68]	@ (8005b20 <UART_Send+0x7c>)
 8005adc:	2000      	movs	r0, #0
 8005ade:	f7ff fde9 	bl	80056b4 <LOGGER_SendFormatted>
    UartStatus status = UART_Platform_Send(data);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f000 f992 	bl	8005e0c <UART_Platform_Send>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	73fb      	strb	r3, [r7, #15]

    if (status == UART_STATUS_OK) {
 8005aec:	7bfb      	ldrb	r3, [r7, #15]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d105      	bne.n	8005afe <UART_Send+0x5a>
        LOG_DEBUG("[UART] Send successful: %s", data);
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	490b      	ldr	r1, [pc, #44]	@ (8005b24 <UART_Send+0x80>)
 8005af6:	2000      	movs	r0, #0
 8005af8:	f7ff fddc 	bl	80056b4 <LOGGER_SendFormatted>
 8005afc:	e005      	b.n	8005b0a <UART_Send+0x66>
    } else {
        LOG_ERROR("[UART] Send failed: %s (status: %d)", data, status);
 8005afe:	7bfb      	ldrb	r3, [r7, #15]
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	4909      	ldr	r1, [pc, #36]	@ (8005b28 <UART_Send+0x84>)
 8005b04:	2003      	movs	r0, #3
 8005b06:	f7ff fdd5 	bl	80056b4 <LOGGER_SendFormatted>
    }

    return status;
 8005b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3710      	adds	r7, #16
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	200015ec 	.word	0x200015ec
 8005b18:	0801c1cc 	.word	0x0801c1cc
 8005b1c:	0801c1f0 	.word	0x0801c1f0
 8005b20:	0801c210 	.word	0x0801c210
 8005b24:	0801c228 	.word	0x0801c228
 8005b28:	0801c244 	.word	0x0801c244

08005b2c <UART_Receive>:

UartStatus UART_Receive(char* buffer, int buffer_size, int* bytes_received)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b086      	sub	sp, #24
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	607a      	str	r2, [r7, #4]
    if (!uart_connected) {
 8005b38:	4b22      	ldr	r3, [pc, #136]	@ (8005bc4 <UART_Receive+0x98>)
 8005b3a:	781b      	ldrb	r3, [r3, #0]
 8005b3c:	f083 0301 	eor.w	r3, r3, #1
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d005      	beq.n	8005b52 <UART_Receive+0x26>
        LOG_ERROR("[UART] Receive failed: not connected");
 8005b46:	4920      	ldr	r1, [pc, #128]	@ (8005bc8 <UART_Receive+0x9c>)
 8005b48:	2003      	movs	r0, #3
 8005b4a:	f7ff fdb3 	bl	80056b4 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e034      	b.n	8005bbc <UART_Receive+0x90>
    }

    if (buffer == NULL || buffer_size <= 0 || bytes_received == NULL) {
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d005      	beq.n	8005b64 <UART_Receive+0x38>
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	dd02      	ble.n	8005b64 <UART_Receive+0x38>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d105      	bne.n	8005b70 <UART_Receive+0x44>
        LOG_ERROR("[UART] Receive failed: invalid parameters");
 8005b64:	4919      	ldr	r1, [pc, #100]	@ (8005bcc <UART_Receive+0xa0>)
 8005b66:	2003      	movs	r0, #3
 8005b68:	f7ff fda4 	bl	80056b4 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e025      	b.n	8005bbc <UART_Receive+0x90>
    }

    LOG_DEBUG("[UART] Receiving data (buffer_size: %d)", buffer_size);
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	4917      	ldr	r1, [pc, #92]	@ (8005bd0 <UART_Receive+0xa4>)
 8005b74:	2000      	movs	r0, #0
 8005b76:	f7ff fd9d 	bl	80056b4 <LOGGER_SendFormatted>
    UartStatus status = UART_Platform_Receive(buffer, buffer_size, bytes_received);
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	68b9      	ldr	r1, [r7, #8]
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	f000 f980 	bl	8005e84 <UART_Platform_Receive>
 8005b84:	4603      	mov	r3, r0
 8005b86:	75fb      	strb	r3, [r7, #23]

    if (status == UART_STATUS_OK) {
 8005b88:	7dfb      	ldrb	r3, [r7, #23]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d107      	bne.n	8005b9e <UART_Receive+0x72>
        LOG_DEBUG("[UART] Received %d bytes: %s", *bytes_received, buffer);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	490f      	ldr	r1, [pc, #60]	@ (8005bd4 <UART_Receive+0xa8>)
 8005b96:	2000      	movs	r0, #0
 8005b98:	f7ff fd8c 	bl	80056b4 <LOGGER_SendFormatted>
 8005b9c:	e00d      	b.n	8005bba <UART_Receive+0x8e>
    } else if (status == UART_STATUS_TIMEOUT) {
 8005b9e:	7dfb      	ldrb	r3, [r7, #23]
 8005ba0:	2b02      	cmp	r3, #2
 8005ba2:	d104      	bne.n	8005bae <UART_Receive+0x82>
        LOG_DEBUG("[UART] Receive timeout");
 8005ba4:	490c      	ldr	r1, [pc, #48]	@ (8005bd8 <UART_Receive+0xac>)
 8005ba6:	2000      	movs	r0, #0
 8005ba8:	f7ff fd84 	bl	80056b4 <LOGGER_SendFormatted>
 8005bac:	e005      	b.n	8005bba <UART_Receive+0x8e>
    } else {
        LOG_ERROR("[UART] Receive failed (status: %d)", status);
 8005bae:	7dfb      	ldrb	r3, [r7, #23]
 8005bb0:	461a      	mov	r2, r3
 8005bb2:	490a      	ldr	r1, [pc, #40]	@ (8005bdc <UART_Receive+0xb0>)
 8005bb4:	2003      	movs	r0, #3
 8005bb6:	f7ff fd7d 	bl	80056b4 <LOGGER_SendFormatted>
    }

    return status;
 8005bba:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3718      	adds	r7, #24
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	200015ec 	.word	0x200015ec
 8005bc8:	0801c268 	.word	0x0801c268
 8005bcc:	0801c290 	.word	0x0801c290
 8005bd0:	0801c2bc 	.word	0x0801c2bc
 8005bd4:	0801c2e4 	.word	0x0801c2e4
 8005bd8:	0801c304 	.word	0x0801c304
 8005bdc:	0801c31c 	.word	0x0801c31c

08005be0 <flush_rx_buffer>:
// ÎÇ¥Î∂Ä ÏÉÅÌÉú Î≥ÄÏàòÎì§
static bool uart_initialized = false;
static bool dma_receiving = false;

// ÏàòÏã† Î≤ÑÌçº ÌîåÎü¨Ïãú Ìï®Ïàò
static void flush_rx_buffer(void) {
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b082      	sub	sp, #8
 8005be4:	af00      	add	r7, sp, #0
    uint8_t dummy;
    int flush_count = 0;
 8005be6:	2300      	movs	r3, #0
 8005be8:	607b      	str	r3, [r7, #4]
    
    // Î∞©Î≤ï 1: ÏßÅÏ†ë Î†àÏßÄÏä§ÌÑ∞ Ï≤¥ÌÅ¨Î°ú Í∏∞Ï°¥ Îç∞Ïù¥ÌÑ∞ ÌÅ¥Î¶¨Ïñ¥
    while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE) && flush_count < 100) {
 8005bea:	e007      	b.n	8005bfc <flush_rx_buffer+0x1c>
        dummy = (uint8_t)(huart6.Instance->RDR & 0xFF);
 8005bec:	4b12      	ldr	r3, [pc, #72]	@ (8005c38 <flush_rx_buffer+0x58>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	70fb      	strb	r3, [r7, #3]
        flush_count++;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	607b      	str	r3, [r7, #4]
    while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE) && flush_count < 100) {
 8005bfc:	4b0e      	ldr	r3, [pc, #56]	@ (8005c38 <flush_rx_buffer+0x58>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	69db      	ldr	r3, [r3, #28]
 8005c02:	f003 0320 	and.w	r3, r3, #32
 8005c06:	2b20      	cmp	r3, #32
 8005c08:	d106      	bne.n	8005c18 <flush_rx_buffer+0x38>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2b63      	cmp	r3, #99	@ 0x63
 8005c0e:	dded      	ble.n	8005bec <flush_rx_buffer+0xc>
    }
    
    // Î∞©Î≤ï 2: HALÎ°ú ÎÇ®ÏùÄ Îç∞Ïù¥ÌÑ∞ ÌÅ¥Î¶¨Ïñ¥ (ÌÉÄÏûÑÏïÑÏõÉ 1ms)
    while (HAL_UART_Receive(&huart6, &dummy, 1, 1) == HAL_OK && flush_count < 100) {
 8005c10:	e002      	b.n	8005c18 <flush_rx_buffer+0x38>
        flush_count++;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	3301      	adds	r3, #1
 8005c16:	607b      	str	r3, [r7, #4]
    while (HAL_UART_Receive(&huart6, &dummy, 1, 1) == HAL_OK && flush_count < 100) {
 8005c18:	1cf9      	adds	r1, r7, #3
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	4806      	ldr	r0, [pc, #24]	@ (8005c38 <flush_rx_buffer+0x58>)
 8005c20:	f009 fbad 	bl	800f37e <HAL_UART_Receive>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d102      	bne.n	8005c30 <flush_rx_buffer+0x50>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2b63      	cmp	r3, #99	@ 0x63
 8005c2e:	ddf0      	ble.n	8005c12 <flush_rx_buffer+0x32>
    }
}
 8005c30:	bf00      	nop
 8005c32:	3708      	adds	r7, #8
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	20001240 	.word	0x20001240

08005c3c <UART_Platform_Connect>:

UartStatus UART_Platform_Connect(const char* port) {
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
    // STM32ÏóêÏÑúÎäî Ïù¥ÎØ∏ HAL_UART_Init()Ïù¥ Ïã§ÌñâÎê®
    uart_initialized = true;
 8005c44:	4b5b      	ldr	r3, [pc, #364]	@ (8005db4 <UART_Platform_Connect+0x178>)
 8005c46:	2201      	movs	r2, #1
 8005c48:	701a      	strb	r2, [r3, #0]
    
    // UART ÏÉÅÌÉú Ï≤¥ÌÅ¨ Î∞è Î¶¨ÏÖã
    LOG_INFO("[UART_STM32] UART gState: %d, RxState: %d", 
 8005c4a:	4b5b      	ldr	r3, [pc, #364]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005c4c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8005c4e:	4b5a      	ldr	r3, [pc, #360]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005c50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c54:	4959      	ldr	r1, [pc, #356]	@ (8005dbc <UART_Platform_Connect+0x180>)
 8005c56:	2001      	movs	r0, #1
 8005c58:	f7ff fd2c 	bl	80056b4 <LOGGER_SendFormatted>
             huart6.gState, huart6.RxState);
    
    // DMA Ìï∏Îì§ Ïó∞Í≤∞ ÏÉÅÌÉú ÌôïÏù∏
    if (huart6.hdmarx != NULL) {
 8005c5c:	4b56      	ldr	r3, [pc, #344]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005c5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d00e      	beq.n	8005c82 <UART_Platform_Connect+0x46>
        LOG_INFO("[UART_STM32] DMA RX handle is connected");
 8005c64:	4956      	ldr	r1, [pc, #344]	@ (8005dc0 <UART_Platform_Connect+0x184>)
 8005c66:	2001      	movs	r0, #1
 8005c68:	f7ff fd24 	bl	80056b4 <LOGGER_SendFormatted>
        LOG_INFO("[UART_STM32] DMA State: %d", huart6.hdmarx->State);
 8005c6c:	4b52      	ldr	r3, [pc, #328]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005c6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	461a      	mov	r2, r3
 8005c78:	4952      	ldr	r1, [pc, #328]	@ (8005dc4 <UART_Platform_Connect+0x188>)
 8005c7a:	2001      	movs	r0, #1
 8005c7c:	f7ff fd1a 	bl	80056b4 <LOGGER_SendFormatted>
 8005c80:	e018      	b.n	8005cb4 <UART_Platform_Connect+0x78>
    } else {
        LOG_ERROR("[UART_STM32] DMA RX handle is NULL - DMA not initialized!");
 8005c82:	4951      	ldr	r1, [pc, #324]	@ (8005dc8 <UART_Platform_Connect+0x18c>)
 8005c84:	2003      	movs	r0, #3
 8005c86:	f7ff fd15 	bl	80056b4 <LOGGER_SendFormatted>
        
        // DMA Ìï∏Îì§ Í∞ïÏ†ú Ïó∞Í≤∞ ÏãúÎèÑ
        extern DMA_HandleTypeDef hdma_usart6_rx;
        __HAL_LINKDMA(&huart6, hdmarx, hdma_usart6_rx);
 8005c8a:	4b4b      	ldr	r3, [pc, #300]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005c8c:	4a4f      	ldr	r2, [pc, #316]	@ (8005dcc <UART_Platform_Connect+0x190>)
 8005c8e:	675a      	str	r2, [r3, #116]	@ 0x74
 8005c90:	4b4e      	ldr	r3, [pc, #312]	@ (8005dcc <UART_Platform_Connect+0x190>)
 8005c92:	4a49      	ldr	r2, [pc, #292]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005c94:	639a      	str	r2, [r3, #56]	@ 0x38
        
        if (huart6.hdmarx != NULL) {
 8005c96:	4b48      	ldr	r3, [pc, #288]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005c98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d004      	beq.n	8005ca8 <UART_Platform_Connect+0x6c>
            LOG_INFO("[UART_STM32] DMA RX handle manually linked");
 8005c9e:	494c      	ldr	r1, [pc, #304]	@ (8005dd0 <UART_Platform_Connect+0x194>)
 8005ca0:	2001      	movs	r0, #1
 8005ca2:	f7ff fd07 	bl	80056b4 <LOGGER_SendFormatted>
 8005ca6:	e005      	b.n	8005cb4 <UART_Platform_Connect+0x78>
        } else {
            LOG_ERROR("[UART_STM32] Failed to link DMA RX handle");
 8005ca8:	494a      	ldr	r1, [pc, #296]	@ (8005dd4 <UART_Platform_Connect+0x198>)
 8005caa:	2003      	movs	r0, #3
 8005cac:	f7ff fd02 	bl	80056b4 <LOGGER_SendFormatted>
            return UART_STATUS_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e07a      	b.n	8005daa <UART_Platform_Connect+0x16e>
        }
    }
    
    // Ïù¥Ï†ÑÏóê ÏãúÏûëÎêú DMA ÏûëÏóÖÏù¥ ÏûàÏúºÎ©¥ Ï§ëÏßÄ
    if (dma_receiving) {
 8005cb4:	4b48      	ldr	r3, [pc, #288]	@ (8005dd8 <UART_Platform_Connect+0x19c>)
 8005cb6:	781b      	ldrb	r3, [r3, #0]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d009      	beq.n	8005cd0 <UART_Platform_Connect+0x94>
        HAL_UART_DMAStop(&huart6);
 8005cbc:	483e      	ldr	r0, [pc, #248]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005cbe:	f009 fc6a 	bl	800f596 <HAL_UART_DMAStop>
        dma_receiving = false;
 8005cc2:	4b45      	ldr	r3, [pc, #276]	@ (8005dd8 <UART_Platform_Connect+0x19c>)
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	701a      	strb	r2, [r3, #0]
        LOG_INFO("[UART_STM32] Previous DMA reception stopped");
 8005cc8:	4944      	ldr	r1, [pc, #272]	@ (8005ddc <UART_Platform_Connect+0x1a0>)
 8005cca:	2001      	movs	r0, #1
 8005ccc:	f7ff fcf2 	bl	80056b4 <LOGGER_SendFormatted>
    }
    
    // UART ÏÉÅÌÉúÎ•º READYÎ°ú Í∞ïÏ†ú ÏÑ§Ï†ï
    huart6.gState = HAL_UART_STATE_READY;
 8005cd0:	4b39      	ldr	r3, [pc, #228]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	67da      	str	r2, [r3, #124]	@ 0x7c
    huart6.RxState = HAL_UART_STATE_READY;
 8005cd6:	4b38      	ldr	r3, [pc, #224]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005cd8:	2220      	movs	r2, #32
 8005cda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    
    // DMA ÏÉÅÌÉúÎèÑ READYÎ°ú ÏÑ§Ï†ï
    if (huart6.hdmarx != NULL) {
 8005cde:	4b36      	ldr	r3, [pc, #216]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005ce0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d026      	beq.n	8005d34 <UART_Platform_Connect+0xf8>
        // DMA Ïû¨Ï¥àÍ∏∞Ìôî (Í∏∞Ï°¥ ÏÉÅÌÉú Î¨∏Ï†ú Ìï¥Í≤∞)
        if (huart6.hdmarx->State != HAL_DMA_STATE_READY) {
 8005ce6:	4b34      	ldr	r3, [pc, #208]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005ce8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d01a      	beq.n	8005d2a <UART_Platform_Connect+0xee>
            LOG_INFO("[UART_STM32] DMA not ready, reinitializing...");
 8005cf4:	493a      	ldr	r1, [pc, #232]	@ (8005de0 <UART_Platform_Connect+0x1a4>)
 8005cf6:	2001      	movs	r0, #1
 8005cf8:	f7ff fcdc 	bl	80056b4 <LOGGER_SendFormatted>
            HAL_DMA_DeInit(huart6.hdmarx);
 8005cfc:	4b2e      	ldr	r3, [pc, #184]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005cfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d00:	4618      	mov	r0, r3
 8005d02:	f001 f943 	bl	8006f8c <HAL_DMA_DeInit>
            if (HAL_DMA_Init(huart6.hdmarx) != HAL_OK) {
 8005d06:	4b2c      	ldr	r3, [pc, #176]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005d08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f001 f890 	bl	8006e30 <HAL_DMA_Init>
 8005d10:	4603      	mov	r3, r0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d005      	beq.n	8005d22 <UART_Platform_Connect+0xe6>
                LOG_ERROR("[UART_STM32] DMA reinitialization failed");
 8005d16:	4933      	ldr	r1, [pc, #204]	@ (8005de4 <UART_Platform_Connect+0x1a8>)
 8005d18:	2003      	movs	r0, #3
 8005d1a:	f7ff fccb 	bl	80056b4 <LOGGER_SendFormatted>
                return UART_STATUS_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e043      	b.n	8005daa <UART_Platform_Connect+0x16e>
            }
            LOG_INFO("[UART_STM32] DMA reinitialized successfully");
 8005d22:	4931      	ldr	r1, [pc, #196]	@ (8005de8 <UART_Platform_Connect+0x1ac>)
 8005d24:	2001      	movs	r0, #1
 8005d26:	f7ff fcc5 	bl	80056b4 <LOGGER_SendFormatted>
        }
        huart6.hdmarx->State = HAL_DMA_STATE_READY;
 8005d2a:	4b23      	ldr	r3, [pc, #140]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005d2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }
    
    // Ï¥àÍ∏∞ Î≤ÑÌçº ÌîåÎü¨Ïãú
    flush_rx_buffer();
 8005d34:	f7ff ff54 	bl	8005be0 <flush_rx_buffer>
    
    // DMA Í∏∞Î∞ò Ïó∞ÏÜç ÏàòÏã† ÏãúÏûë
    uart_rx_complete_flag = 0;
 8005d38:	4b2c      	ldr	r3, [pc, #176]	@ (8005dec <UART_Platform_Connect+0x1b0>)
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	701a      	strb	r2, [r3, #0]
    uart_rx_error_flag = 0;
 8005d3e:	4b2c      	ldr	r3, [pc, #176]	@ (8005df0 <UART_Platform_Connect+0x1b4>)
 8005d40:	2200      	movs	r2, #0
 8005d42:	701a      	strb	r2, [r3, #0]
    uart_rx_length = 0;
 8005d44:	4b2b      	ldr	r3, [pc, #172]	@ (8005df4 <UART_Platform_Connect+0x1b8>)
 8005d46:	2200      	movs	r2, #0
 8005d48:	801a      	strh	r2, [r3, #0]
    
    // DMA ÏàòÏã† Î≤ÑÌçº ÌÅ¥Î¶¨Ïñ¥
    memset(rx_buffer, 0, sizeof(rx_buffer));
 8005d4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d4e:	2100      	movs	r1, #0
 8005d50:	4829      	ldr	r0, [pc, #164]	@ (8005df8 <UART_Platform_Connect+0x1bc>)
 8005d52:	f011 ff5f 	bl	8017c14 <memset>
    
    LOG_INFO("[UART_STM32] Starting DMA reception...");
 8005d56:	4929      	ldr	r1, [pc, #164]	@ (8005dfc <UART_Platform_Connect+0x1c0>)
 8005d58:	2001      	movs	r0, #1
 8005d5a:	f7ff fcab 	bl	80056b4 <LOGGER_SendFormatted>
    HAL_StatusTypeDef status = HAL_UART_Receive_DMA(&huart6, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 8005d5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d62:	4925      	ldr	r1, [pc, #148]	@ (8005df8 <UART_Platform_Connect+0x1bc>)
 8005d64:	4814      	ldr	r0, [pc, #80]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005d66:	f009 fbd2 	bl	800f50e <HAL_UART_Receive_DMA>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8005d6e:	7bfb      	ldrb	r3, [r7, #15]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d10a      	bne.n	8005d8a <UART_Platform_Connect+0x14e>
        dma_receiving = true;
 8005d74:	4b18      	ldr	r3, [pc, #96]	@ (8005dd8 <UART_Platform_Connect+0x19c>)
 8005d76:	2201      	movs	r2, #1
 8005d78:	701a      	strb	r2, [r3, #0]
        LOG_INFO("[UART_STM32] ‚úì DMA continuous reception started (buffer size: %d)", sizeof(rx_buffer));
 8005d7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d7e:	4920      	ldr	r1, [pc, #128]	@ (8005e00 <UART_Platform_Connect+0x1c4>)
 8005d80:	2001      	movs	r0, #1
 8005d82:	f7ff fc97 	bl	80056b4 <LOGGER_SendFormatted>
        LOG_ERROR("[UART_STM32] UART gState after failure: %d, RxState: %d", 
                  huart6.gState, huart6.RxState);
        return UART_STATUS_ERROR;
    }
    
    return UART_STATUS_OK;
 8005d86:	2300      	movs	r3, #0
 8005d88:	e00f      	b.n	8005daa <UART_Platform_Connect+0x16e>
        LOG_ERROR("[UART_STM32] ‚úó Failed to start DMA reception (status: %d)", status);
 8005d8a:	7bfb      	ldrb	r3, [r7, #15]
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	491d      	ldr	r1, [pc, #116]	@ (8005e04 <UART_Platform_Connect+0x1c8>)
 8005d90:	2003      	movs	r0, #3
 8005d92:	f7ff fc8f 	bl	80056b4 <LOGGER_SendFormatted>
        LOG_ERROR("[UART_STM32] UART gState after failure: %d, RxState: %d", 
 8005d96:	4b08      	ldr	r3, [pc, #32]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005d98:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8005d9a:	4b07      	ldr	r3, [pc, #28]	@ (8005db8 <UART_Platform_Connect+0x17c>)
 8005d9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005da0:	4919      	ldr	r1, [pc, #100]	@ (8005e08 <UART_Platform_Connect+0x1cc>)
 8005da2:	2003      	movs	r0, #3
 8005da4:	f7ff fc86 	bl	80056b4 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005da8:	2301      	movs	r3, #1
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3710      	adds	r7, #16
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop
 8005db4:	200017f4 	.word	0x200017f4
 8005db8:	20001240 	.word	0x20001240
 8005dbc:	0801c518 	.word	0x0801c518
 8005dc0:	0801c544 	.word	0x0801c544
 8005dc4:	0801c56c 	.word	0x0801c56c
 8005dc8:	0801c588 	.word	0x0801c588
 8005dcc:	20001518 	.word	0x20001518
 8005dd0:	0801c5c4 	.word	0x0801c5c4
 8005dd4:	0801c5f0 	.word	0x0801c5f0
 8005dd8:	200017f5 	.word	0x200017f5
 8005ddc:	0801c61c 	.word	0x0801c61c
 8005de0:	0801c648 	.word	0x0801c648
 8005de4:	0801c678 	.word	0x0801c678
 8005de8:	0801c6a4 	.word	0x0801c6a4
 8005dec:	200015ed 	.word	0x200015ed
 8005df0:	200015ee 	.word	0x200015ee
 8005df4:	200015f0 	.word	0x200015f0
 8005df8:	200015f4 	.word	0x200015f4
 8005dfc:	0801c6d0 	.word	0x0801c6d0
 8005e00:	0801c6f8 	.word	0x0801c6f8
 8005e04:	0801c73c 	.word	0x0801c73c
 8005e08:	0801c778 	.word	0x0801c778

08005e0c <UART_Platform_Send>:
    uart_initialized = false;
    
    return UART_STATUS_OK;
}

UartStatus UART_Platform_Send(const char* data) {
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
    if (data == NULL || !uart_initialized) return UART_STATUS_ERROR;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d006      	beq.n	8005e28 <UART_Platform_Send+0x1c>
 8005e1a:	4b17      	ldr	r3, [pc, #92]	@ (8005e78 <UART_Platform_Send+0x6c>)
 8005e1c:	781b      	ldrb	r3, [r3, #0]
 8005e1e:	f083 0301 	eor.w	r3, r3, #1
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d001      	beq.n	8005e2c <UART_Platform_Send+0x20>
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e021      	b.n	8005e70 <UART_Platform_Send+0x64>
    
    int len = strlen(data);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f7fa f9f9 	bl	8000224 <strlen>
 8005e32:	4603      	mov	r3, r0
 8005e34:	60fb      	str	r3, [r7, #12]
    if (len == 0) return UART_STATUS_OK;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d101      	bne.n	8005e40 <UART_Platform_Send+0x34>
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	e017      	b.n	8005e70 <UART_Platform_Send+0x64>
    
    // ÏÜ°Ïã† Ï†Ñ ÏàòÏã† Î≤ÑÌçº ÌîåÎü¨Ïãú (Íπ®ÎÅóÌïú ÏÉÅÌÉúÏóêÏÑú ÏãúÏûë)
    flush_rx_buffer();
 8005e40:	f7ff fece 	bl	8005be0 <flush_rx_buffer>
    
    // Îã®ÏàúÌïú ÏÜ°Ïã†
    HAL_StatusTypeDef tx_status = HAL_UART_Transmit(&huart6, (uint8_t*)data, len, 1000);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	b29a      	uxth	r2, r3
 8005e48:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005e4c:	6879      	ldr	r1, [r7, #4]
 8005e4e:	480b      	ldr	r0, [pc, #44]	@ (8005e7c <UART_Platform_Send+0x70>)
 8005e50:	f009 fa0c 	bl	800f26c <HAL_UART_Transmit>
 8005e54:	4603      	mov	r3, r0
 8005e56:	72fb      	strb	r3, [r7, #11]
    
    if (tx_status == HAL_OK) {
 8005e58:	7afb      	ldrb	r3, [r7, #11]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d101      	bne.n	8005e62 <UART_Platform_Send+0x56>
        return UART_STATUS_OK;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	e006      	b.n	8005e70 <UART_Platform_Send+0x64>
    } else {
        LOG_ERROR("[UART_STM32] ‚úó Transmission failed (HAL status: %d)", tx_status);
 8005e62:	7afb      	ldrb	r3, [r7, #11]
 8005e64:	461a      	mov	r2, r3
 8005e66:	4906      	ldr	r1, [pc, #24]	@ (8005e80 <UART_Platform_Send+0x74>)
 8005e68:	2003      	movs	r0, #3
 8005e6a:	f7ff fc23 	bl	80056b4 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005e6e:	2301      	movs	r3, #1
    }
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3710      	adds	r7, #16
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}
 8005e78:	200017f4 	.word	0x200017f4
 8005e7c:	20001240 	.word	0x20001240
 8005e80:	0801c7d8 	.word	0x0801c7d8

08005e84 <UART_Platform_Receive>:

UartStatus UART_Platform_Receive(char* buffer, int buffer_size, int* bytes_received) {
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b08a      	sub	sp, #40	@ 0x28
 8005e88:	af02      	add	r7, sp, #8
 8005e8a:	60f8      	str	r0, [r7, #12]
 8005e8c:	60b9      	str	r1, [r7, #8]
 8005e8e:	607a      	str	r2, [r7, #4]
    if (buffer == NULL || bytes_received == NULL || !uart_initialized) {
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d009      	beq.n	8005eaa <UART_Platform_Receive+0x26>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d006      	beq.n	8005eaa <UART_Platform_Receive+0x26>
 8005e9c:	4b74      	ldr	r3, [pc, #464]	@ (8006070 <UART_Platform_Receive+0x1ec>)
 8005e9e:	781b      	ldrb	r3, [r3, #0]
 8005ea0:	f083 0301 	eor.w	r3, r3, #1
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d001      	beq.n	8005eae <UART_Platform_Receive+0x2a>
        return UART_STATUS_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e0dc      	b.n	8006068 <UART_Platform_Receive+0x1e4>
    }
    
    if (buffer_size <= 0) {
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	dc04      	bgt.n	8005ebe <UART_Platform_Receive+0x3a>
        *bytes_received = 0;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	601a      	str	r2, [r3, #0]
        return UART_STATUS_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e0d4      	b.n	8006068 <UART_Platform_Receive+0x1e4>
    }
    
    *bytes_received = 0;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	601a      	str	r2, [r3, #0]
    
    // DMA ÏàòÏã†Ïù¥ ÏãúÏûëÎêòÏßÄ ÏïäÏïòÏúºÎ©¥ ÏóêÎü¨
    if (!dma_receiving) {
 8005ec4:	4b6b      	ldr	r3, [pc, #428]	@ (8006074 <UART_Platform_Receive+0x1f0>)
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	f083 0301 	eor.w	r3, r3, #1
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d001      	beq.n	8005ed6 <UART_Platform_Receive+0x52>
        return UART_STATUS_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e0c8      	b.n	8006068 <UART_Platform_Receive+0x1e4>
    }
    
    // ÏóêÎü¨ Ï≤¥ÌÅ¨
    if (uart_rx_error_flag) {
 8005ed6:	4b68      	ldr	r3, [pc, #416]	@ (8006078 <UART_Platform_Receive+0x1f4>)
 8005ed8:	781b      	ldrb	r3, [r3, #0]
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d008      	beq.n	8005ef2 <UART_Platform_Receive+0x6e>
        uart_rx_error_flag = 0;  // ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
 8005ee0:	4b65      	ldr	r3, [pc, #404]	@ (8006078 <UART_Platform_Receive+0x1f4>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	701a      	strb	r2, [r3, #0]
        LOG_WARN("[UART_STM32] ‚ö† DMA reception error occurred");
 8005ee6:	4965      	ldr	r1, [pc, #404]	@ (800607c <UART_Platform_Receive+0x1f8>)
 8005ee8:	2002      	movs	r0, #2
 8005eea:	f7ff fbe3 	bl	80056b4 <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e0ba      	b.n	8006068 <UART_Platform_Receive+0x1e4>
    }
    
    // DMA ÏàòÏã† ÏôÑÎ£å Ï≤¥ÌÅ¨
    if (uart_rx_complete_flag) {
 8005ef2:	4b63      	ldr	r3, [pc, #396]	@ (8006080 <UART_Platform_Receive+0x1fc>)
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	f000 80b4 	beq.w	8006066 <UART_Platform_Receive+0x1e2>
        uart_rx_complete_flag = 0;  // ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
 8005efe:	4b60      	ldr	r3, [pc, #384]	@ (8006080 <UART_Platform_Receive+0x1fc>)
 8005f00:	2200      	movs	r2, #0
 8005f02:	701a      	strb	r2, [r3, #0]
        
        // Ïã§Ï†ú ÏàòÏã†Îêú Î∞îÏù¥Ìä∏ Ïàò ÌôïÏù∏
        uint16_t received_length = uart_rx_length;
 8005f04:	4b5f      	ldr	r3, [pc, #380]	@ (8006084 <UART_Platform_Receive+0x200>)
 8005f06:	881b      	ldrh	r3, [r3, #0]
 8005f08:	837b      	strh	r3, [r7, #26]
        LOG_DEBUG("[UART_STM32] DMA received %d bytes", received_length);
 8005f0a:	8b7b      	ldrh	r3, [r7, #26]
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	495e      	ldr	r1, [pc, #376]	@ (8006088 <UART_Platform_Receive+0x204>)
 8005f10:	2000      	movs	r0, #0
 8005f12:	f7ff fbcf 	bl	80056b4 <LOGGER_SendFormatted>
        
        if (received_length > 0 && received_length <= buffer_size - 1) {
 8005f16:	8b7b      	ldrh	r3, [r7, #26]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	f000 809e 	beq.w	800605a <UART_Platform_Receive+0x1d6>
 8005f1e:	8b7b      	ldrh	r3, [r7, #26]
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	f340 8099 	ble.w	800605a <UART_Platform_Receive+0x1d6>
            // Îç∞Ïù¥ÌÑ∞ Î≥µÏÇ¨
            memcpy(buffer, rx_buffer, received_length);
 8005f28:	8b7b      	ldrh	r3, [r7, #26]
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	4957      	ldr	r1, [pc, #348]	@ (800608c <UART_Platform_Receive+0x208>)
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f011 ff31 	bl	8017d96 <memcpy>
            buffer[received_length] = '\0';  // null terminate
 8005f34:	8b7b      	ldrh	r3, [r7, #26]
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	4413      	add	r3, r2
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	701a      	strb	r2, [r3, #0]
            *bytes_received = received_length;
 8005f3e:	8b7a      	ldrh	r2, [r7, #26]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	601a      	str	r2, [r3, #0]
            
            // ÏàòÏã†Îêú Îç∞Ïù¥ÌÑ∞ Î°úÍ∑∏ (Í∞ÑÎã®ÌïòÍ≤å)
            LOG_DEBUG("[UART_STM32] Received data (%d bytes): '%s'", received_length, buffer);
 8005f44:	8b7a      	ldrh	r2, [r7, #26]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	4951      	ldr	r1, [pc, #324]	@ (8006090 <UART_Platform_Receive+0x20c>)
 8005f4a:	2000      	movs	r0, #0
 8005f4c:	f7ff fbb2 	bl	80056b4 <LOGGER_SendFormatted>
            
            // ÏÉàÎ°úÏö¥ ÏàòÏã†ÏùÑ ÏúÑÌï¥ DMA ÏôÑÏ†Ñ Î¶¨ÏÖã ÌõÑ Ïû¨ÏãúÏûë
            memset(rx_buffer, 0, sizeof(rx_buffer));
 8005f50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f54:	2100      	movs	r1, #0
 8005f56:	484d      	ldr	r0, [pc, #308]	@ (800608c <UART_Platform_Receive+0x208>)
 8005f58:	f011 fe5c 	bl	8017c14 <memset>
            
            // 1. DMA ÏôÑÏ†Ñ Ï†ïÏßÄ
            HAL_UART_DMAStop(&huart6);
 8005f5c:	484d      	ldr	r0, [pc, #308]	@ (8006094 <UART_Platform_Receive+0x210>)
 8005f5e:	f009 fb1a 	bl	800f596 <HAL_UART_DMAStop>
            
            // 2. Î™®Îì† UART ÏóêÎü¨ ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_PEF);
 8005f62:	4b4c      	ldr	r3, [pc, #304]	@ (8006094 <UART_Platform_Receive+0x210>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2201      	movs	r2, #1
 8005f68:	621a      	str	r2, [r3, #32]
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_FEF);
 8005f6a:	4b4a      	ldr	r3, [pc, #296]	@ (8006094 <UART_Platform_Receive+0x210>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2202      	movs	r2, #2
 8005f70:	621a      	str	r2, [r3, #32]
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_NEF);
 8005f72:	4b48      	ldr	r3, [pc, #288]	@ (8006094 <UART_Platform_Receive+0x210>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2204      	movs	r2, #4
 8005f78:	621a      	str	r2, [r3, #32]
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_OREF);
 8005f7a:	4b46      	ldr	r3, [pc, #280]	@ (8006094 <UART_Platform_Receive+0x210>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2208      	movs	r2, #8
 8005f80:	621a      	str	r2, [r3, #32]
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_IDLEF);
 8005f82:	4b44      	ldr	r3, [pc, #272]	@ (8006094 <UART_Platform_Receive+0x210>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2210      	movs	r2, #16
 8005f88:	621a      	str	r2, [r3, #32]
            
            // 3. DMA Ïä§Ìä∏Î¶ºÏù¥ ÏôÑÏ†ÑÌûà Ï†ïÏßÄÎê† ÎïåÍπåÏßÄ ÎåÄÍ∏∞
            if (huart6.hdmarx != NULL) {
 8005f8a:	4b42      	ldr	r3, [pc, #264]	@ (8006094 <UART_Platform_Receive+0x210>)
 8005f8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d025      	beq.n	8005fde <UART_Platform_Receive+0x15a>
                int timeout = 1000;
 8005f92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005f96:	61fb      	str	r3, [r7, #28]
                while (huart6.hdmarx->State != HAL_DMA_STATE_READY && timeout > 0) {
 8005f98:	e00b      	b.n	8005fb2 <UART_Platform_Receive+0x12e>
                    timeout--;
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	3b01      	subs	r3, #1
 8005f9e:	61fb      	str	r3, [r7, #28]
                    for(volatile int i = 0; i < 100; i++); // ÏßßÏùÄ ÏßÄÏó∞
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	617b      	str	r3, [r7, #20]
 8005fa4:	e002      	b.n	8005fac <UART_Platform_Receive+0x128>
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	3301      	adds	r3, #1
 8005faa:	617b      	str	r3, [r7, #20]
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	2b63      	cmp	r3, #99	@ 0x63
 8005fb0:	ddf9      	ble.n	8005fa6 <UART_Platform_Receive+0x122>
                while (huart6.hdmarx->State != HAL_DMA_STATE_READY && timeout > 0) {
 8005fb2:	4b38      	ldr	r3, [pc, #224]	@ (8006094 <UART_Platform_Receive+0x210>)
 8005fb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fb6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d002      	beq.n	8005fc6 <UART_Platform_Receive+0x142>
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	dce9      	bgt.n	8005f9a <UART_Platform_Receive+0x116>
                }
                
                if (timeout == 0) {
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d108      	bne.n	8005fde <UART_Platform_Receive+0x15a>
                    LOG_WARN("[UART_STM32] DMA did not reach READY state, forcing reset");
 8005fcc:	4932      	ldr	r1, [pc, #200]	@ (8006098 <UART_Platform_Receive+0x214>)
 8005fce:	2002      	movs	r0, #2
 8005fd0:	f7ff fb70 	bl	80056b4 <LOGGER_SendFormatted>
                    huart6.hdmarx->State = HAL_DMA_STATE_READY;
 8005fd4:	4b2f      	ldr	r3, [pc, #188]	@ (8006094 <UART_Platform_Receive+0x210>)
 8005fd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                }
            }
            
            // 4. UART ÏÉÅÌÉú Î¶¨ÏÖã (DMA ÏôÑÏ†Ñ Ï†ïÏßÄ ÌõÑ)
            huart6.RxState = HAL_UART_STATE_READY;
 8005fde:	4b2d      	ldr	r3, [pc, #180]	@ (8006094 <UART_Platform_Receive+0x210>)
 8005fe0:	2220      	movs	r2, #32
 8005fe2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
            huart6.gState = HAL_UART_STATE_READY;
 8005fe6:	4b2b      	ldr	r3, [pc, #172]	@ (8006094 <UART_Platform_Receive+0x210>)
 8005fe8:	2220      	movs	r2, #32
 8005fea:	67da      	str	r2, [r3, #124]	@ 0x7c
            
            // 5. Ï∂©Î∂ÑÌïú ÏßÄÏó∞ ÌõÑ Ïû¨ÏãúÏûë
            for(volatile int i = 0; i < 10000; i++); // Îçî Í∏¥ ÏßÄÏó∞
 8005fec:	2300      	movs	r3, #0
 8005fee:	613b      	str	r3, [r7, #16]
 8005ff0:	e002      	b.n	8005ff8 <UART_Platform_Receive+0x174>
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	613b      	str	r3, [r7, #16]
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005ffe:	4293      	cmp	r3, r2
 8006000:	ddf7      	ble.n	8005ff2 <UART_Platform_Receive+0x16e>
            
            // 6. DMA Ïû¨ÏãúÏûë
            HAL_StatusTypeDef restart_status = HAL_UART_Receive_DMA(&huart6, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 8006002:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006006:	4921      	ldr	r1, [pc, #132]	@ (800608c <UART_Platform_Receive+0x208>)
 8006008:	4822      	ldr	r0, [pc, #136]	@ (8006094 <UART_Platform_Receive+0x210>)
 800600a:	f009 fa80 	bl	800f50e <HAL_UART_Receive_DMA>
 800600e:	4603      	mov	r3, r0
 8006010:	767b      	strb	r3, [r7, #25]
            if (restart_status == HAL_OK) {
 8006012:	7e7b      	ldrb	r3, [r7, #25]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d104      	bne.n	8006022 <UART_Platform_Receive+0x19e>
                LOG_DEBUG("[UART_STM32] DMA restarted for next reception");
 8006018:	4920      	ldr	r1, [pc, #128]	@ (800609c <UART_Platform_Receive+0x218>)
 800601a:	2000      	movs	r0, #0
 800601c:	f7ff fb4a 	bl	80056b4 <LOGGER_SendFormatted>
 8006020:	e019      	b.n	8006056 <UART_Platform_Receive+0x1d2>
            } else {
                LOG_WARN("[UART_STM32] DMA restart failed (status: %d), UART state: g=%d rx=%d", 
 8006022:	7e7a      	ldrb	r2, [r7, #25]
 8006024:	4b1b      	ldr	r3, [pc, #108]	@ (8006094 <UART_Platform_Receive+0x210>)
 8006026:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c
 8006028:	4b1a      	ldr	r3, [pc, #104]	@ (8006094 <UART_Platform_Receive+0x210>)
 800602a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800602e:	9300      	str	r3, [sp, #0]
 8006030:	460b      	mov	r3, r1
 8006032:	491b      	ldr	r1, [pc, #108]	@ (80060a0 <UART_Platform_Receive+0x21c>)
 8006034:	2002      	movs	r0, #2
 8006036:	f7ff fb3d 	bl	80056b4 <LOGGER_SendFormatted>
                        restart_status, huart6.gState, huart6.RxState);
                if (huart6.hdmarx != NULL) {
 800603a:	4b16      	ldr	r3, [pc, #88]	@ (8006094 <UART_Platform_Receive+0x210>)
 800603c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800603e:	2b00      	cmp	r3, #0
 8006040:	d009      	beq.n	8006056 <UART_Platform_Receive+0x1d2>
                    LOG_WARN("[UART_STM32] DMA state: %d", huart6.hdmarx->State);
 8006042:	4b14      	ldr	r3, [pc, #80]	@ (8006094 <UART_Platform_Receive+0x210>)
 8006044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006046:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800604a:	b2db      	uxtb	r3, r3
 800604c:	461a      	mov	r2, r3
 800604e:	4915      	ldr	r1, [pc, #84]	@ (80060a4 <UART_Platform_Receive+0x220>)
 8006050:	2002      	movs	r0, #2
 8006052:	f7ff fb2f 	bl	80056b4 <LOGGER_SendFormatted>
                }
            }
            
            return UART_STATUS_OK;
 8006056:	2300      	movs	r3, #0
 8006058:	e006      	b.n	8006068 <UART_Platform_Receive+0x1e4>
        } else {
            LOG_WARN("[UART_STM32] Invalid received length: %d (buffer size: %d)", received_length, buffer_size);
 800605a:	8b7a      	ldrh	r2, [r7, #26]
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	4912      	ldr	r1, [pc, #72]	@ (80060a8 <UART_Platform_Receive+0x224>)
 8006060:	2002      	movs	r0, #2
 8006062:	f7ff fb27 	bl	80056b4 <LOGGER_SendFormatted>
        }
    }
    
    // ÏàòÏã†Îêú Îç∞Ïù¥ÌÑ∞ ÏóÜÏùå
    return UART_STATUS_TIMEOUT;
 8006066:	2302      	movs	r3, #2
}
 8006068:	4618      	mov	r0, r3
 800606a:	3720      	adds	r7, #32
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}
 8006070:	200017f4 	.word	0x200017f4
 8006074:	200017f5 	.word	0x200017f5
 8006078:	200015ee 	.word	0x200015ee
 800607c:	0801c810 	.word	0x0801c810
 8006080:	200015ed 	.word	0x200015ed
 8006084:	200015f0 	.word	0x200015f0
 8006088:	0801c840 	.word	0x0801c840
 800608c:	200015f4 	.word	0x200015f4
 8006090:	0801c864 	.word	0x0801c864
 8006094:	20001240 	.word	0x20001240
 8006098:	0801c890 	.word	0x0801c890
 800609c:	0801c8cc 	.word	0x0801c8cc
 80060a0:	0801c8fc 	.word	0x0801c8fc
 80060a4:	0801c944 	.word	0x0801c944
 80060a8:	0801c960 	.word	0x0801c960

080060ac <HAL_UART_RxCpltCallback>:
// ============================================================================
// HAL UART ÏΩúÎ∞± Ìï®ÏàòÎì§ - main.cÏóêÏÑú Ïù¥ÎèôÎê®
// ============================================================================

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a0a      	ldr	r2, [pc, #40]	@ (80060e4 <HAL_UART_RxCpltCallback+0x38>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d10e      	bne.n	80060dc <HAL_UART_RxCpltCallback+0x30>
  {
    // DMA ÏàòÏã† ÏôÑÎ£å (Ï†ÑÏ≤¥ Î≤ÑÌçº) - Í±∞Ïùò Î∞úÏÉùÌïòÏßÄ ÏïäÏùå
    uart_rx_complete_flag = 1;
 80060be:	4b0a      	ldr	r3, [pc, #40]	@ (80060e8 <HAL_UART_RxCpltCallback+0x3c>)
 80060c0:	2201      	movs	r2, #1
 80060c2:	701a      	strb	r2, [r3, #0]
    uart_rx_length = sizeof(rx_buffer);
 80060c4:	4b09      	ldr	r3, [pc, #36]	@ (80060ec <HAL_UART_RxCpltCallback+0x40>)
 80060c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80060ca:	801a      	strh	r2, [r3, #0]
    LOG_DEBUG("[DMA] RxCpltCallback: Full buffer received (%d bytes)", uart_rx_length);
 80060cc:	4b07      	ldr	r3, [pc, #28]	@ (80060ec <HAL_UART_RxCpltCallback+0x40>)
 80060ce:	881b      	ldrh	r3, [r3, #0]
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	461a      	mov	r2, r3
 80060d4:	4906      	ldr	r1, [pc, #24]	@ (80060f0 <HAL_UART_RxCpltCallback+0x44>)
 80060d6:	2000      	movs	r0, #0
 80060d8:	f7ff faec 	bl	80056b4 <LOGGER_SendFormatted>
  }
}
 80060dc:	bf00      	nop
 80060de:	3708      	adds	r7, #8
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	40011400 	.word	0x40011400
 80060e8:	200015ed 	.word	0x200015ed
 80060ec:	200015f0 	.word	0x200015f0
 80060f0:	0801c99c 	.word	0x0801c99c

080060f4 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b082      	sub	sp, #8
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a05      	ldr	r2, [pc, #20]	@ (8006118 <HAL_UART_RxHalfCpltCallback+0x24>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d103      	bne.n	800610e <HAL_UART_RxHalfCpltCallback+0x1a>
  {
    // DMA ÏàòÏã† Ï†àÎ∞ò ÏôÑÎ£å - NORMAL Î™®ÎìúÏóêÏÑúÎäî Ï≤òÎ¶¨ÌïòÏßÄ ÏïäÏùå (IDLE Ïù∏ÌÑ∞ÎüΩÌä∏Í∞Ä Ï≤òÎ¶¨)
    LOG_WARN("[DMA] RxHalfCpltCallback: Half buffer reached but ignoring in NORMAL mode");
 8006106:	4905      	ldr	r1, [pc, #20]	@ (800611c <HAL_UART_RxHalfCpltCallback+0x28>)
 8006108:	2002      	movs	r0, #2
 800610a:	f7ff fad3 	bl	80056b4 <LOGGER_SendFormatted>
    // uart_rx_complete_flagÎäî ÏÑ§Ï†ïÌïòÏßÄ ÏïäÏùå - IDLE Ïù∏ÌÑ∞ÎüΩÌä∏ÏóêÏÑúÎßå ÏÑ§Ï†ï
  }
}
 800610e:	bf00      	nop
 8006110:	3708      	adds	r7, #8
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	40011400 	.word	0x40011400
 800611c:	0801c9d4 	.word	0x0801c9d4

08006120 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a3c      	ldr	r2, [pc, #240]	@ (8006220 <HAL_UART_ErrorCallback+0x100>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d171      	bne.n	8006216 <HAL_UART_ErrorCallback+0xf6>
  {
    // UART ÏóêÎü¨ Î∞úÏÉù
    uart_rx_error_flag = 1;
 8006132:	4b3c      	ldr	r3, [pc, #240]	@ (8006224 <HAL_UART_ErrorCallback+0x104>)
 8006134:	2201      	movs	r2, #1
 8006136:	701a      	strb	r2, [r3, #0]
    LOG_WARN("[DMA] ErrorCallback: UART error occurred");
 8006138:	493b      	ldr	r1, [pc, #236]	@ (8006228 <HAL_UART_ErrorCallback+0x108>)
 800613a:	2002      	movs	r0, #2
 800613c:	f7ff faba 	bl	80056b4 <LOGGER_SendFormatted>
    
    // Î™®Îì† ÏóêÎü¨ ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE)) {
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	69db      	ldr	r3, [r3, #28]
 8006146:	f003 0308 	and.w	r3, r3, #8
 800614a:	2b08      	cmp	r3, #8
 800614c:	d107      	bne.n	800615e <HAL_UART_ErrorCallback+0x3e>
      __HAL_UART_CLEAR_OREFLAG(huart);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2208      	movs	r2, #8
 8006154:	621a      	str	r2, [r3, #32]
      LOG_WARN("[DMA] Overrun error cleared");
 8006156:	4935      	ldr	r1, [pc, #212]	@ (800622c <HAL_UART_ErrorCallback+0x10c>)
 8006158:	2002      	movs	r0, #2
 800615a:	f7ff faab 	bl	80056b4 <LOGGER_SendFormatted>
    }
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_NE)) {
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	69db      	ldr	r3, [r3, #28]
 8006164:	f003 0304 	and.w	r3, r3, #4
 8006168:	2b04      	cmp	r3, #4
 800616a:	d107      	bne.n	800617c <HAL_UART_ErrorCallback+0x5c>
      __HAL_UART_CLEAR_NEFLAG(huart);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2204      	movs	r2, #4
 8006172:	621a      	str	r2, [r3, #32]
      LOG_WARN("[DMA] Noise error cleared");
 8006174:	492e      	ldr	r1, [pc, #184]	@ (8006230 <HAL_UART_ErrorCallback+0x110>)
 8006176:	2002      	movs	r0, #2
 8006178:	f7ff fa9c 	bl	80056b4 <LOGGER_SendFormatted>
    }
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_FE)) {
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	69db      	ldr	r3, [r3, #28]
 8006182:	f003 0302 	and.w	r3, r3, #2
 8006186:	2b02      	cmp	r3, #2
 8006188:	d107      	bne.n	800619a <HAL_UART_ErrorCallback+0x7a>
      __HAL_UART_CLEAR_FEFLAG(huart);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	2202      	movs	r2, #2
 8006190:	621a      	str	r2, [r3, #32]
      LOG_WARN("[DMA] Frame error cleared");
 8006192:	4928      	ldr	r1, [pc, #160]	@ (8006234 <HAL_UART_ErrorCallback+0x114>)
 8006194:	2002      	movs	r0, #2
 8006196:	f7ff fa8d 	bl	80056b4 <LOGGER_SendFormatted>
    }
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_PE)) {
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	69db      	ldr	r3, [r3, #28]
 80061a0:	f003 0301 	and.w	r3, r3, #1
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d107      	bne.n	80061b8 <HAL_UART_ErrorCallback+0x98>
      __HAL_UART_CLEAR_PEFLAG(huart);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2201      	movs	r2, #1
 80061ae:	621a      	str	r2, [r3, #32]
      LOG_WARN("[DMA] Parity error cleared");
 80061b0:	4921      	ldr	r1, [pc, #132]	@ (8006238 <HAL_UART_ErrorCallback+0x118>)
 80061b2:	2002      	movs	r0, #2
 80061b4:	f7ff fa7e 	bl	80056b4 <LOGGER_SendFormatted>
    }
    
    // UARTÏôÄ DMA ÏÉÅÌÉú Í∞ïÏ†ú Î¶¨ÏÖã
    HAL_UART_DMAStop(huart);
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f009 f9ec 	bl	800f596 <HAL_UART_DMAStop>
    huart->gState = HAL_UART_STATE_READY;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2220      	movs	r2, #32
 80061c2:	67da      	str	r2, [r3, #124]	@ 0x7c
    huart->RxState = HAL_UART_STATE_READY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2220      	movs	r2, #32
 80061c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    if (huart->hdmarx != NULL) {
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d004      	beq.n	80061de <HAL_UART_ErrorCallback+0xbe>
      huart->hdmarx->State = HAL_DMA_STATE_READY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061d8:	2201      	movs	r2, #1
 80061da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }
    
    // Î≤ÑÌçº ÌÅ¥Î¶¨Ïñ¥ ÌõÑ DMA Ïû¨ÏãúÏûë (ÏùºÎ∞ò Î™®Îìú)
    memset(rx_buffer, 0, sizeof(rx_buffer));
 80061de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061e2:	2100      	movs	r1, #0
 80061e4:	4815      	ldr	r0, [pc, #84]	@ (800623c <HAL_UART_ErrorCallback+0x11c>)
 80061e6:	f011 fd15 	bl	8017c14 <memset>
    HAL_StatusTypeDef status = HAL_UART_Receive_DMA(huart, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 80061ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061ee:	4913      	ldr	r1, [pc, #76]	@ (800623c <HAL_UART_ErrorCallback+0x11c>)
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f009 f98c 	bl	800f50e <HAL_UART_Receive_DMA>
 80061f6:	4603      	mov	r3, r0
 80061f8:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 80061fa:	7bfb      	ldrb	r3, [r7, #15]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d104      	bne.n	800620a <HAL_UART_ErrorCallback+0xea>
      LOG_INFO("[DMA] Error recovery: DMA restarted successfully");
 8006200:	490f      	ldr	r1, [pc, #60]	@ (8006240 <HAL_UART_ErrorCallback+0x120>)
 8006202:	2001      	movs	r0, #1
 8006204:	f7ff fa56 	bl	80056b4 <LOGGER_SendFormatted>
    } else {
      LOG_ERROR("[DMA] Error recovery: DMA restart failed (status: %d)", status);
    }
  }
}
 8006208:	e005      	b.n	8006216 <HAL_UART_ErrorCallback+0xf6>
      LOG_ERROR("[DMA] Error recovery: DMA restart failed (status: %d)", status);
 800620a:	7bfb      	ldrb	r3, [r7, #15]
 800620c:	461a      	mov	r2, r3
 800620e:	490d      	ldr	r1, [pc, #52]	@ (8006244 <HAL_UART_ErrorCallback+0x124>)
 8006210:	2003      	movs	r0, #3
 8006212:	f7ff fa4f 	bl	80056b4 <LOGGER_SendFormatted>
}
 8006216:	bf00      	nop
 8006218:	3710      	adds	r7, #16
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
 800621e:	bf00      	nop
 8006220:	40011400 	.word	0x40011400
 8006224:	200015ee 	.word	0x200015ee
 8006228:	0801ca20 	.word	0x0801ca20
 800622c:	0801ca4c 	.word	0x0801ca4c
 8006230:	0801ca68 	.word	0x0801ca68
 8006234:	0801ca84 	.word	0x0801ca84
 8006238:	0801caa0 	.word	0x0801caa0
 800623c:	200015f4 	.word	0x200015f4
 8006240:	0801cabc 	.word	0x0801cabc
 8006244:	0801caf0 	.word	0x0801caf0

08006248 <USER_UART_IDLECallback>:

// UART IDLE Ïù∏ÌÑ∞ÎüΩÌä∏ ÏΩúÎ∞± (Î©îÏãúÏßÄ ÎÅù Í∞êÏßÄ)
void USER_UART_IDLECallback(UART_HandleTypeDef *huart)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af02      	add	r7, sp, #8
 800624e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a3e      	ldr	r2, [pc, #248]	@ (8006350 <USER_UART_IDLECallback+0x108>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d175      	bne.n	8006346 <USER_UART_IDLECallback+0xfe>
  {
    // UART ÏóêÎü¨ ÏÉÅÌÉú Ï≤¥ÌÅ¨
    uint32_t error_flags = 0;
 800625a:	2300      	movs	r3, #0
 800625c:	60fb      	str	r3, [r7, #12]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE)) error_flags |= 0x01;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	69db      	ldr	r3, [r3, #28]
 8006264:	f003 0308 	and.w	r3, r3, #8
 8006268:	2b08      	cmp	r3, #8
 800626a:	d103      	bne.n	8006274 <USER_UART_IDLECallback+0x2c>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f043 0301 	orr.w	r3, r3, #1
 8006272:	60fb      	str	r3, [r7, #12]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_FE)) error_flags |= 0x02;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	69db      	ldr	r3, [r3, #28]
 800627a:	f003 0302 	and.w	r3, r3, #2
 800627e:	2b02      	cmp	r3, #2
 8006280:	d103      	bne.n	800628a <USER_UART_IDLECallback+0x42>
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f043 0302 	orr.w	r3, r3, #2
 8006288:	60fb      	str	r3, [r7, #12]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_NE)) error_flags |= 0x04;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	69db      	ldr	r3, [r3, #28]
 8006290:	f003 0304 	and.w	r3, r3, #4
 8006294:	2b04      	cmp	r3, #4
 8006296:	d103      	bne.n	80062a0 <USER_UART_IDLECallback+0x58>
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f043 0304 	orr.w	r3, r3, #4
 800629e:	60fb      	str	r3, [r7, #12]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_PE)) error_flags |= 0x08;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	69db      	ldr	r3, [r3, #28]
 80062a6:	f003 0301 	and.w	r3, r3, #1
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d103      	bne.n	80062b6 <USER_UART_IDLECallback+0x6e>
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f043 0308 	orr.w	r3, r3, #8
 80062b4:	60fb      	str	r3, [r7, #12]
    
    // IDLE Í∞êÏßÄ - Î©îÏãúÏßÄ ÎÅù
    uint16_t remaining = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	817b      	strh	r3, [r7, #10]
    uart_rx_length = sizeof(rx_buffer) - remaining;
 80062c0:	897b      	ldrh	r3, [r7, #10]
 80062c2:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80062c6:	b29a      	uxth	r2, r3
 80062c8:	4b22      	ldr	r3, [pc, #136]	@ (8006354 <USER_UART_IDLECallback+0x10c>)
 80062ca:	801a      	strh	r2, [r3, #0]
    
    if (uart_rx_length > 0) {
 80062cc:	4b21      	ldr	r3, [pc, #132]	@ (8006354 <USER_UART_IDLECallback+0x10c>)
 80062ce:	881b      	ldrh	r3, [r3, #0]
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d033      	beq.n	800633e <USER_UART_IDLECallback+0xf6>
      uart_rx_complete_flag = 1;
 80062d6:	4b20      	ldr	r3, [pc, #128]	@ (8006358 <USER_UART_IDLECallback+0x110>)
 80062d8:	2201      	movs	r2, #1
 80062da:	701a      	strb	r2, [r3, #0]
      if (error_flags != 0) {
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d009      	beq.n	80062f6 <USER_UART_IDLECallback+0xae>
        LOG_WARN("[DMA] IDLE detected: %d bytes received (UART errors: 0x%02lX)", uart_rx_length, error_flags);
 80062e2:	4b1c      	ldr	r3, [pc, #112]	@ (8006354 <USER_UART_IDLECallback+0x10c>)
 80062e4:	881b      	ldrh	r3, [r3, #0]
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	461a      	mov	r2, r3
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	491b      	ldr	r1, [pc, #108]	@ (800635c <USER_UART_IDLECallback+0x114>)
 80062ee:	2002      	movs	r0, #2
 80062f0:	f7ff f9e0 	bl	80056b4 <LOGGER_SendFormatted>
 80062f4:	e007      	b.n	8006306 <USER_UART_IDLECallback+0xbe>
      } else {
        LOG_DEBUG("[DMA] IDLE detected: %d bytes received", uart_rx_length);
 80062f6:	4b17      	ldr	r3, [pc, #92]	@ (8006354 <USER_UART_IDLECallback+0x10c>)
 80062f8:	881b      	ldrh	r3, [r3, #0]
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	461a      	mov	r2, r3
 80062fe:	4918      	ldr	r1, [pc, #96]	@ (8006360 <USER_UART_IDLECallback+0x118>)
 8006300:	2000      	movs	r0, #0
 8006302:	f7ff f9d7 	bl	80056b4 <LOGGER_SendFormatted>
      }
      
      // Ï≤´ Î™á Î∞îÏù¥Ìä∏ ÌôïÏù∏ (ÎîîÎ≤ÑÍπÖÏö©)
      if (uart_rx_length >= 4) {
 8006306:	4b13      	ldr	r3, [pc, #76]	@ (8006354 <USER_UART_IDLECallback+0x10c>)
 8006308:	881b      	ldrh	r3, [r3, #0]
 800630a:	b29b      	uxth	r3, r3
 800630c:	2b03      	cmp	r3, #3
 800630e:	d912      	bls.n	8006336 <USER_UART_IDLECallback+0xee>
        LOG_DEBUG("[DMA] First 4 bytes: %02X %02X %02X %02X", 
 8006310:	4b14      	ldr	r3, [pc, #80]	@ (8006364 <USER_UART_IDLECallback+0x11c>)
 8006312:	781b      	ldrb	r3, [r3, #0]
 8006314:	4619      	mov	r1, r3
 8006316:	4b13      	ldr	r3, [pc, #76]	@ (8006364 <USER_UART_IDLECallback+0x11c>)
 8006318:	785b      	ldrb	r3, [r3, #1]
 800631a:	4618      	mov	r0, r3
 800631c:	4b11      	ldr	r3, [pc, #68]	@ (8006364 <USER_UART_IDLECallback+0x11c>)
 800631e:	789b      	ldrb	r3, [r3, #2]
 8006320:	461a      	mov	r2, r3
 8006322:	4b10      	ldr	r3, [pc, #64]	@ (8006364 <USER_UART_IDLECallback+0x11c>)
 8006324:	78db      	ldrb	r3, [r3, #3]
 8006326:	9301      	str	r3, [sp, #4]
 8006328:	9200      	str	r2, [sp, #0]
 800632a:	4603      	mov	r3, r0
 800632c:	460a      	mov	r2, r1
 800632e:	490e      	ldr	r1, [pc, #56]	@ (8006368 <USER_UART_IDLECallback+0x120>)
 8006330:	2000      	movs	r0, #0
 8006332:	f7ff f9bf 	bl	80056b4 <LOGGER_SendFormatted>
                  rx_buffer[0], rx_buffer[1], rx_buffer[2], rx_buffer[3]);
      }
      
      // DMA Ï§ëÏßÄ (ÏùºÎ∞ò Î™®ÎìúÏóêÏÑúÎäî ÏûêÎèôÏúºÎ°ú ÏôÑÎ£åÎê®)
      HAL_UART_DMAStop(huart);
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f009 f92d 	bl	800f596 <HAL_UART_DMAStop>
      // Îã§Ïùå ÏàòÏã†ÏùÑ ÏúÑÌï¥ Ï¶âÏãú Ïû¨ÏãúÏûëÌïòÏßÄ ÏïäÏùå - uart_stm32.cÏóêÏÑú Ï≤òÎ¶¨
    } else {
      LOG_DEBUG("[DMA] IDLE detected but no data");
    }
  }
}
 800633c:	e003      	b.n	8006346 <USER_UART_IDLECallback+0xfe>
      LOG_DEBUG("[DMA] IDLE detected but no data");
 800633e:	490b      	ldr	r1, [pc, #44]	@ (800636c <USER_UART_IDLECallback+0x124>)
 8006340:	2000      	movs	r0, #0
 8006342:	f7ff f9b7 	bl	80056b4 <LOGGER_SendFormatted>
}
 8006346:	bf00      	nop
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	40011400 	.word	0x40011400
 8006354:	200015f0 	.word	0x200015f0
 8006358:	200015ed 	.word	0x200015ed
 800635c:	0801cb28 	.word	0x0801cb28
 8006360:	0801cb68 	.word	0x0801cb68
 8006364:	200015f4 	.word	0x200015f4
 8006368:	0801cb90 	.word	0x0801cb90
 800636c:	0801cbbc 	.word	0x0801cbbc

08006370 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006370:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80063a8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006374:	f7ff f8f2 	bl	800555c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006378:	480c      	ldr	r0, [pc, #48]	@ (80063ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800637a:	490d      	ldr	r1, [pc, #52]	@ (80063b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800637c:	4a0d      	ldr	r2, [pc, #52]	@ (80063b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800637e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006380:	e002      	b.n	8006388 <LoopCopyDataInit>

08006382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006386:	3304      	adds	r3, #4

08006388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800638a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800638c:	d3f9      	bcc.n	8006382 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800638e:	4a0a      	ldr	r2, [pc, #40]	@ (80063b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006390:	4c0a      	ldr	r4, [pc, #40]	@ (80063bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8006392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006394:	e001      	b.n	800639a <LoopFillZerobss>

08006396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006398:	3204      	adds	r2, #4

0800639a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800639a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800639c:	d3fb      	bcc.n	8006396 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800639e:	f011 fcd3 	bl	8017d48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80063a2:	f7fb fdfb 	bl	8001f9c <main>
  bx  lr    
 80063a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80063a8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80063ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80063b0:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 80063b4:	0801ce78 	.word	0x0801ce78
  ldr r2, =_sbss
 80063b8:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 80063bc:	200122d0 	.word	0x200122d0

080063c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80063c0:	e7fe      	b.n	80063c0 <ADC_IRQHandler>

080063c2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80063c2:	b580      	push	{r7, lr}
 80063c4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80063c6:	2003      	movs	r0, #3
 80063c8:	f000 fb91 	bl	8006aee <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80063cc:	2000      	movs	r0, #0
 80063ce:	f7fe ff41 	bl	8005254 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80063d2:	f7fd fea3 	bl	800411c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80063d6:	2300      	movs	r3, #0
}
 80063d8:	4618      	mov	r0, r3
 80063da:	bd80      	pop	{r7, pc}

080063dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80063dc:	b480      	push	{r7}
 80063de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80063e0:	4b06      	ldr	r3, [pc, #24]	@ (80063fc <HAL_IncTick+0x20>)
 80063e2:	781b      	ldrb	r3, [r3, #0]
 80063e4:	461a      	mov	r2, r3
 80063e6:	4b06      	ldr	r3, [pc, #24]	@ (8006400 <HAL_IncTick+0x24>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4413      	add	r3, r2
 80063ec:	4a04      	ldr	r2, [pc, #16]	@ (8006400 <HAL_IncTick+0x24>)
 80063ee:	6013      	str	r3, [r2, #0]
}
 80063f0:	bf00      	nop
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr
 80063fa:	bf00      	nop
 80063fc:	20000070 	.word	0x20000070
 8006400:	200017f8 	.word	0x200017f8

08006404 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006404:	b480      	push	{r7}
 8006406:	af00      	add	r7, sp, #0
  return uwTick;
 8006408:	4b03      	ldr	r3, [pc, #12]	@ (8006418 <HAL_GetTick+0x14>)
 800640a:	681b      	ldr	r3, [r3, #0]
}
 800640c:	4618      	mov	r0, r3
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	200017f8 	.word	0x200017f8

0800641c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006424:	f7ff ffee 	bl	8006404 <HAL_GetTick>
 8006428:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006434:	d005      	beq.n	8006442 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006436:	4b0a      	ldr	r3, [pc, #40]	@ (8006460 <HAL_Delay+0x44>)
 8006438:	781b      	ldrb	r3, [r3, #0]
 800643a:	461a      	mov	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	4413      	add	r3, r2
 8006440:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006442:	bf00      	nop
 8006444:	f7ff ffde 	bl	8006404 <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	429a      	cmp	r2, r3
 8006452:	d8f7      	bhi.n	8006444 <HAL_Delay+0x28>
  {
  }
}
 8006454:	bf00      	nop
 8006456:	bf00      	nop
 8006458:	3710      	adds	r7, #16
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	20000070 	.word	0x20000070

08006464 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b084      	sub	sp, #16
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800646c:	2300      	movs	r3, #0
 800646e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d101      	bne.n	800647a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e031      	b.n	80064de <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647e:	2b00      	cmp	r3, #0
 8006480:	d109      	bne.n	8006496 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f7fd fe72 	bl	800416c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800649a:	f003 0310 	and.w	r3, r3, #16
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d116      	bne.n	80064d0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064a6:	4b10      	ldr	r3, [pc, #64]	@ (80064e8 <HAL_ADC_Init+0x84>)
 80064a8:	4013      	ands	r3, r2
 80064aa:	f043 0202 	orr.w	r2, r3, #2
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 f974 	bl	80067a0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064c2:	f023 0303 	bic.w	r3, r3, #3
 80064c6:	f043 0201 	orr.w	r2, r3, #1
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80064ce:	e001      	b.n	80064d4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80064dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3710      	adds	r7, #16
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	bf00      	nop
 80064e8:	ffffeefd 	.word	0xffffeefd

080064ec <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b085      	sub	sp, #20
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80064f6:	2300      	movs	r3, #0
 80064f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006500:	2b01      	cmp	r3, #1
 8006502:	d101      	bne.n	8006508 <HAL_ADC_ConfigChannel+0x1c>
 8006504:	2302      	movs	r3, #2
 8006506:	e13a      	b.n	800677e <HAL_ADC_ConfigChannel+0x292>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2b09      	cmp	r3, #9
 8006516:	d93a      	bls.n	800658e <HAL_ADC_ConfigChannel+0xa2>
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006520:	d035      	beq.n	800658e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68d9      	ldr	r1, [r3, #12]
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	b29b      	uxth	r3, r3
 800652e:	461a      	mov	r2, r3
 8006530:	4613      	mov	r3, r2
 8006532:	005b      	lsls	r3, r3, #1
 8006534:	4413      	add	r3, r2
 8006536:	3b1e      	subs	r3, #30
 8006538:	2207      	movs	r2, #7
 800653a:	fa02 f303 	lsl.w	r3, r2, r3
 800653e:	43da      	mvns	r2, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	400a      	ands	r2, r1
 8006546:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a8f      	ldr	r2, [pc, #572]	@ (800678c <HAL_ADC_ConfigChannel+0x2a0>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d10a      	bne.n	8006568 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	68d9      	ldr	r1, [r3, #12]
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	061a      	lsls	r2, r3, #24
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	430a      	orrs	r2, r1
 8006564:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006566:	e039      	b.n	80065dc <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68d9      	ldr	r1, [r3, #12]
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	689a      	ldr	r2, [r3, #8]
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	b29b      	uxth	r3, r3
 8006578:	4618      	mov	r0, r3
 800657a:	4603      	mov	r3, r0
 800657c:	005b      	lsls	r3, r3, #1
 800657e:	4403      	add	r3, r0
 8006580:	3b1e      	subs	r3, #30
 8006582:	409a      	lsls	r2, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	430a      	orrs	r2, r1
 800658a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800658c:	e026      	b.n	80065dc <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	6919      	ldr	r1, [r3, #16]
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	b29b      	uxth	r3, r3
 800659a:	461a      	mov	r2, r3
 800659c:	4613      	mov	r3, r2
 800659e:	005b      	lsls	r3, r3, #1
 80065a0:	4413      	add	r3, r2
 80065a2:	f003 031f 	and.w	r3, r3, #31
 80065a6:	2207      	movs	r2, #7
 80065a8:	fa02 f303 	lsl.w	r3, r2, r3
 80065ac:	43da      	mvns	r2, r3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	400a      	ands	r2, r1
 80065b4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	6919      	ldr	r1, [r3, #16]
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	689a      	ldr	r2, [r3, #8]
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	4618      	mov	r0, r3
 80065c8:	4603      	mov	r3, r0
 80065ca:	005b      	lsls	r3, r3, #1
 80065cc:	4403      	add	r3, r0
 80065ce:	f003 031f 	and.w	r3, r3, #31
 80065d2:	409a      	lsls	r2, r3
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	430a      	orrs	r2, r1
 80065da:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	2b06      	cmp	r3, #6
 80065e2:	d824      	bhi.n	800662e <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	685a      	ldr	r2, [r3, #4]
 80065ee:	4613      	mov	r3, r2
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	4413      	add	r3, r2
 80065f4:	3b05      	subs	r3, #5
 80065f6:	221f      	movs	r2, #31
 80065f8:	fa02 f303 	lsl.w	r3, r2, r3
 80065fc:	43da      	mvns	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	400a      	ands	r2, r1
 8006604:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	b29b      	uxth	r3, r3
 8006612:	4618      	mov	r0, r3
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	685a      	ldr	r2, [r3, #4]
 8006618:	4613      	mov	r3, r2
 800661a:	009b      	lsls	r3, r3, #2
 800661c:	4413      	add	r3, r2
 800661e:	3b05      	subs	r3, #5
 8006620:	fa00 f203 	lsl.w	r2, r0, r3
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	430a      	orrs	r2, r1
 800662a:	635a      	str	r2, [r3, #52]	@ 0x34
 800662c:	e04c      	b.n	80066c8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	2b0c      	cmp	r3, #12
 8006634:	d824      	bhi.n	8006680 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	685a      	ldr	r2, [r3, #4]
 8006640:	4613      	mov	r3, r2
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	4413      	add	r3, r2
 8006646:	3b23      	subs	r3, #35	@ 0x23
 8006648:	221f      	movs	r2, #31
 800664a:	fa02 f303 	lsl.w	r3, r2, r3
 800664e:	43da      	mvns	r2, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	400a      	ands	r2, r1
 8006656:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	b29b      	uxth	r3, r3
 8006664:	4618      	mov	r0, r3
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	685a      	ldr	r2, [r3, #4]
 800666a:	4613      	mov	r3, r2
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	4413      	add	r3, r2
 8006670:	3b23      	subs	r3, #35	@ 0x23
 8006672:	fa00 f203 	lsl.w	r2, r0, r3
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	430a      	orrs	r2, r1
 800667c:	631a      	str	r2, [r3, #48]	@ 0x30
 800667e:	e023      	b.n	80066c8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	4613      	mov	r3, r2
 800668c:	009b      	lsls	r3, r3, #2
 800668e:	4413      	add	r3, r2
 8006690:	3b41      	subs	r3, #65	@ 0x41
 8006692:	221f      	movs	r2, #31
 8006694:	fa02 f303 	lsl.w	r3, r2, r3
 8006698:	43da      	mvns	r2, r3
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	400a      	ands	r2, r1
 80066a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	4618      	mov	r0, r3
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	685a      	ldr	r2, [r3, #4]
 80066b4:	4613      	mov	r3, r2
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	4413      	add	r3, r2
 80066ba:	3b41      	subs	r3, #65	@ 0x41
 80066bc:	fa00 f203 	lsl.w	r2, r0, r3
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	430a      	orrs	r2, r1
 80066c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a30      	ldr	r2, [pc, #192]	@ (8006790 <HAL_ADC_ConfigChannel+0x2a4>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d10a      	bne.n	80066e8 <HAL_ADC_ConfigChannel+0x1fc>
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066da:	d105      	bne.n	80066e8 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80066dc:	4b2d      	ldr	r3, [pc, #180]	@ (8006794 <HAL_ADC_ConfigChannel+0x2a8>)
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	4a2c      	ldr	r2, [pc, #176]	@ (8006794 <HAL_ADC_ConfigChannel+0x2a8>)
 80066e2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80066e6:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a28      	ldr	r2, [pc, #160]	@ (8006790 <HAL_ADC_ConfigChannel+0x2a4>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d10f      	bne.n	8006712 <HAL_ADC_ConfigChannel+0x226>
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	2b12      	cmp	r3, #18
 80066f8:	d10b      	bne.n	8006712 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80066fa:	4b26      	ldr	r3, [pc, #152]	@ (8006794 <HAL_ADC_ConfigChannel+0x2a8>)
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	4a25      	ldr	r2, [pc, #148]	@ (8006794 <HAL_ADC_ConfigChannel+0x2a8>)
 8006700:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006704:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8006706:	4b23      	ldr	r3, [pc, #140]	@ (8006794 <HAL_ADC_ConfigChannel+0x2a8>)
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	4a22      	ldr	r2, [pc, #136]	@ (8006794 <HAL_ADC_ConfigChannel+0x2a8>)
 800670c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006710:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a1e      	ldr	r2, [pc, #120]	@ (8006790 <HAL_ADC_ConfigChannel+0x2a4>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d12b      	bne.n	8006774 <HAL_ADC_ConfigChannel+0x288>
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a1a      	ldr	r2, [pc, #104]	@ (800678c <HAL_ADC_ConfigChannel+0x2a0>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d003      	beq.n	800672e <HAL_ADC_ConfigChannel+0x242>
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	2b11      	cmp	r3, #17
 800672c:	d122      	bne.n	8006774 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800672e:	4b19      	ldr	r3, [pc, #100]	@ (8006794 <HAL_ADC_ConfigChannel+0x2a8>)
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	4a18      	ldr	r2, [pc, #96]	@ (8006794 <HAL_ADC_ConfigChannel+0x2a8>)
 8006734:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8006738:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800673a:	4b16      	ldr	r3, [pc, #88]	@ (8006794 <HAL_ADC_ConfigChannel+0x2a8>)
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	4a15      	ldr	r2, [pc, #84]	@ (8006794 <HAL_ADC_ConfigChannel+0x2a8>)
 8006740:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006744:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a10      	ldr	r2, [pc, #64]	@ (800678c <HAL_ADC_ConfigChannel+0x2a0>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d111      	bne.n	8006774 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8006750:	4b11      	ldr	r3, [pc, #68]	@ (8006798 <HAL_ADC_ConfigChannel+0x2ac>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a11      	ldr	r2, [pc, #68]	@ (800679c <HAL_ADC_ConfigChannel+0x2b0>)
 8006756:	fba2 2303 	umull	r2, r3, r2, r3
 800675a:	0c9a      	lsrs	r2, r3, #18
 800675c:	4613      	mov	r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	4413      	add	r3, r2
 8006762:	005b      	lsls	r3, r3, #1
 8006764:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8006766:	e002      	b.n	800676e <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	3b01      	subs	r3, #1
 800676c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1f9      	bne.n	8006768 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3714      	adds	r7, #20
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	10000012 	.word	0x10000012
 8006790:	40012000 	.word	0x40012000
 8006794:	40012300 	.word	0x40012300
 8006798:	2000001c 	.word	0x2000001c
 800679c:	431bde83 	.word	0x431bde83

080067a0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80067a8:	4b78      	ldr	r3, [pc, #480]	@ (800698c <ADC_Init+0x1ec>)
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	4a77      	ldr	r2, [pc, #476]	@ (800698c <ADC_Init+0x1ec>)
 80067ae:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80067b2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80067b4:	4b75      	ldr	r3, [pc, #468]	@ (800698c <ADC_Init+0x1ec>)
 80067b6:	685a      	ldr	r2, [r3, #4]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	4973      	ldr	r1, [pc, #460]	@ (800698c <ADC_Init+0x1ec>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	685a      	ldr	r2, [r3, #4]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80067d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	6859      	ldr	r1, [r3, #4]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	691b      	ldr	r3, [r3, #16]
 80067dc:	021a      	lsls	r2, r3, #8
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	430a      	orrs	r2, r1
 80067e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	685a      	ldr	r2, [r3, #4]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80067f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	6859      	ldr	r1, [r3, #4]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	689a      	ldr	r2, [r3, #8]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	430a      	orrs	r2, r1
 8006806:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	689a      	ldr	r2, [r3, #8]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006816:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	6899      	ldr	r1, [r3, #8]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	68da      	ldr	r2, [r3, #12]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	430a      	orrs	r2, r1
 8006828:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800682e:	4a58      	ldr	r2, [pc, #352]	@ (8006990 <ADC_Init+0x1f0>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d022      	beq.n	800687a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	689a      	ldr	r2, [r3, #8]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006842:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	6899      	ldr	r1, [r3, #8]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	430a      	orrs	r2, r1
 8006854:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	689a      	ldr	r2, [r3, #8]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006864:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	6899      	ldr	r1, [r3, #8]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	430a      	orrs	r2, r1
 8006876:	609a      	str	r2, [r3, #8]
 8006878:	e00f      	b.n	800689a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689a      	ldr	r2, [r3, #8]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006888:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	689a      	ldr	r2, [r3, #8]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006898:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	689a      	ldr	r2, [r3, #8]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f022 0202 	bic.w	r2, r2, #2
 80068a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	6899      	ldr	r1, [r3, #8]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	699b      	ldr	r3, [r3, #24]
 80068b4:	005a      	lsls	r2, r3, #1
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	430a      	orrs	r2, r1
 80068bc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d01b      	beq.n	8006900 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	685a      	ldr	r2, [r3, #4]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068d6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	685a      	ldr	r2, [r3, #4]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80068e6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	6859      	ldr	r1, [r3, #4]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068f2:	3b01      	subs	r3, #1
 80068f4:	035a      	lsls	r2, r3, #13
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	430a      	orrs	r2, r1
 80068fc:	605a      	str	r2, [r3, #4]
 80068fe:	e007      	b.n	8006910 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	685a      	ldr	r2, [r3, #4]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800690e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800691e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	69db      	ldr	r3, [r3, #28]
 800692a:	3b01      	subs	r3, #1
 800692c:	051a      	lsls	r2, r3, #20
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	430a      	orrs	r2, r1
 8006934:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	689a      	ldr	r2, [r3, #8]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006944:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	6899      	ldr	r1, [r3, #8]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006952:	025a      	lsls	r2, r3, #9
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	430a      	orrs	r2, r1
 800695a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	689a      	ldr	r2, [r3, #8]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800696a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	6899      	ldr	r1, [r3, #8]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	695b      	ldr	r3, [r3, #20]
 8006976:	029a      	lsls	r2, r3, #10
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	430a      	orrs	r2, r1
 800697e:	609a      	str	r2, [r3, #8]
}
 8006980:	bf00      	nop
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr
 800698c:	40012300 	.word	0x40012300
 8006990:	0f000001 	.word	0x0f000001

08006994 <__NVIC_SetPriorityGrouping>:
{
 8006994:	b480      	push	{r7}
 8006996:	b085      	sub	sp, #20
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f003 0307 	and.w	r3, r3, #7
 80069a2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80069a4:	4b0b      	ldr	r3, [pc, #44]	@ (80069d4 <__NVIC_SetPriorityGrouping+0x40>)
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80069aa:	68ba      	ldr	r2, [r7, #8]
 80069ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80069b0:	4013      	ands	r3, r2
 80069b2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80069bc:	4b06      	ldr	r3, [pc, #24]	@ (80069d8 <__NVIC_SetPriorityGrouping+0x44>)
 80069be:	4313      	orrs	r3, r2
 80069c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80069c2:	4a04      	ldr	r2, [pc, #16]	@ (80069d4 <__NVIC_SetPriorityGrouping+0x40>)
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	60d3      	str	r3, [r2, #12]
}
 80069c8:	bf00      	nop
 80069ca:	3714      	adds	r7, #20
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr
 80069d4:	e000ed00 	.word	0xe000ed00
 80069d8:	05fa0000 	.word	0x05fa0000

080069dc <__NVIC_GetPriorityGrouping>:
{
 80069dc:	b480      	push	{r7}
 80069de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80069e0:	4b04      	ldr	r3, [pc, #16]	@ (80069f4 <__NVIC_GetPriorityGrouping+0x18>)
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	0a1b      	lsrs	r3, r3, #8
 80069e6:	f003 0307 	and.w	r3, r3, #7
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr
 80069f4:	e000ed00 	.word	0xe000ed00

080069f8 <__NVIC_EnableIRQ>:
{
 80069f8:	b480      	push	{r7}
 80069fa:	b083      	sub	sp, #12
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	4603      	mov	r3, r0
 8006a00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	db0b      	blt.n	8006a22 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a0a:	79fb      	ldrb	r3, [r7, #7]
 8006a0c:	f003 021f 	and.w	r2, r3, #31
 8006a10:	4907      	ldr	r1, [pc, #28]	@ (8006a30 <__NVIC_EnableIRQ+0x38>)
 8006a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a16:	095b      	lsrs	r3, r3, #5
 8006a18:	2001      	movs	r0, #1
 8006a1a:	fa00 f202 	lsl.w	r2, r0, r2
 8006a1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006a22:	bf00      	nop
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	e000e100 	.word	0xe000e100

08006a34 <__NVIC_SetPriority>:
{
 8006a34:	b480      	push	{r7}
 8006a36:	b083      	sub	sp, #12
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	6039      	str	r1, [r7, #0]
 8006a3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	db0a      	blt.n	8006a5e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	b2da      	uxtb	r2, r3
 8006a4c:	490c      	ldr	r1, [pc, #48]	@ (8006a80 <__NVIC_SetPriority+0x4c>)
 8006a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a52:	0112      	lsls	r2, r2, #4
 8006a54:	b2d2      	uxtb	r2, r2
 8006a56:	440b      	add	r3, r1
 8006a58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006a5c:	e00a      	b.n	8006a74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	b2da      	uxtb	r2, r3
 8006a62:	4908      	ldr	r1, [pc, #32]	@ (8006a84 <__NVIC_SetPriority+0x50>)
 8006a64:	79fb      	ldrb	r3, [r7, #7]
 8006a66:	f003 030f 	and.w	r3, r3, #15
 8006a6a:	3b04      	subs	r3, #4
 8006a6c:	0112      	lsls	r2, r2, #4
 8006a6e:	b2d2      	uxtb	r2, r2
 8006a70:	440b      	add	r3, r1
 8006a72:	761a      	strb	r2, [r3, #24]
}
 8006a74:	bf00      	nop
 8006a76:	370c      	adds	r7, #12
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr
 8006a80:	e000e100 	.word	0xe000e100
 8006a84:	e000ed00 	.word	0xe000ed00

08006a88 <NVIC_EncodePriority>:
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b089      	sub	sp, #36	@ 0x24
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f003 0307 	and.w	r3, r3, #7
 8006a9a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006a9c:	69fb      	ldr	r3, [r7, #28]
 8006a9e:	f1c3 0307 	rsb	r3, r3, #7
 8006aa2:	2b04      	cmp	r3, #4
 8006aa4:	bf28      	it	cs
 8006aa6:	2304      	movcs	r3, #4
 8006aa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	3304      	adds	r3, #4
 8006aae:	2b06      	cmp	r3, #6
 8006ab0:	d902      	bls.n	8006ab8 <NVIC_EncodePriority+0x30>
 8006ab2:	69fb      	ldr	r3, [r7, #28]
 8006ab4:	3b03      	subs	r3, #3
 8006ab6:	e000      	b.n	8006aba <NVIC_EncodePriority+0x32>
 8006ab8:	2300      	movs	r3, #0
 8006aba:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006abc:	f04f 32ff 	mov.w	r2, #4294967295
 8006ac0:	69bb      	ldr	r3, [r7, #24]
 8006ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac6:	43da      	mvns	r2, r3
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	401a      	ands	r2, r3
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8006ada:	43d9      	mvns	r1, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ae0:	4313      	orrs	r3, r2
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3724      	adds	r7, #36	@ 0x24
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr

08006aee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b082      	sub	sp, #8
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f7ff ff4c 	bl	8006994 <__NVIC_SetPriorityGrouping>
}
 8006afc:	bf00      	nop
 8006afe:	3708      	adds	r7, #8
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b086      	sub	sp, #24
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	607a      	str	r2, [r7, #4]
 8006b10:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006b12:	2300      	movs	r3, #0
 8006b14:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006b16:	f7ff ff61 	bl	80069dc <__NVIC_GetPriorityGrouping>
 8006b1a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	68b9      	ldr	r1, [r7, #8]
 8006b20:	6978      	ldr	r0, [r7, #20]
 8006b22:	f7ff ffb1 	bl	8006a88 <NVIC_EncodePriority>
 8006b26:	4602      	mov	r2, r0
 8006b28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b2c:	4611      	mov	r1, r2
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7ff ff80 	bl	8006a34 <__NVIC_SetPriority>
}
 8006b34:	bf00      	nop
 8006b36:	3718      	adds	r7, #24
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}

08006b3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b082      	sub	sp, #8
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	4603      	mov	r3, r0
 8006b44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f7ff ff54 	bl	80069f8 <__NVIC_EnableIRQ>
}
 8006b50:	bf00      	nop
 8006b52:	3708      	adds	r7, #8
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b082      	sub	sp, #8
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d101      	bne.n	8006b6a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e054      	b.n	8006c14 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	7f5b      	ldrb	r3, [r3, #29]
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d105      	bne.n	8006b80 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f7fd fb50 	bl	8004220 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2202      	movs	r2, #2
 8006b84:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	791b      	ldrb	r3, [r3, #4]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10c      	bne.n	8006ba8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a22      	ldr	r2, [pc, #136]	@ (8006c1c <HAL_CRC_Init+0xc4>)
 8006b94:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	689a      	ldr	r2, [r3, #8]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 0218 	bic.w	r2, r2, #24
 8006ba4:	609a      	str	r2, [r3, #8]
 8006ba6:	e00c      	b.n	8006bc2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6899      	ldr	r1, [r3, #8]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f000 f834 	bl	8006c20 <HAL_CRCEx_Polynomial_Set>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d001      	beq.n	8006bc2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e028      	b.n	8006c14 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	795b      	ldrb	r3, [r3, #5]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d105      	bne.n	8006bd6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f04f 32ff 	mov.w	r2, #4294967295
 8006bd2:	611a      	str	r2, [r3, #16]
 8006bd4:	e004      	b.n	8006be0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	6912      	ldr	r2, [r2, #16]
 8006bde:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	695a      	ldr	r2, [r3, #20]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	430a      	orrs	r2, r1
 8006bf4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	699a      	ldr	r2, [r3, #24]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8006c12:	2300      	movs	r3, #0
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	3708      	adds	r7, #8
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bd80      	pop	{r7, pc}
 8006c1c:	04c11db7 	.word	0x04c11db7

08006c20 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b087      	sub	sp, #28
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60f8      	str	r0, [r7, #12]
 8006c28:	60b9      	str	r1, [r7, #8]
 8006c2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8006c30:	231f      	movs	r3, #31
 8006c32:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	f003 0301 	and.w	r3, r3, #1
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d102      	bne.n	8006c44 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	75fb      	strb	r3, [r7, #23]
 8006c42:	e063      	b.n	8006d0c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8006c44:	bf00      	nop
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	1e5a      	subs	r2, r3, #1
 8006c4a:	613a      	str	r2, [r7, #16]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d009      	beq.n	8006c64 <HAL_CRCEx_Polynomial_Set+0x44>
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	f003 031f 	and.w	r3, r3, #31
 8006c56:	68ba      	ldr	r2, [r7, #8]
 8006c58:	fa22 f303 	lsr.w	r3, r2, r3
 8006c5c:	f003 0301 	and.w	r3, r3, #1
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d0f0      	beq.n	8006c46 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2b18      	cmp	r3, #24
 8006c68:	d846      	bhi.n	8006cf8 <HAL_CRCEx_Polynomial_Set+0xd8>
 8006c6a:	a201      	add	r2, pc, #4	@ (adr r2, 8006c70 <HAL_CRCEx_Polynomial_Set+0x50>)
 8006c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c70:	08006cff 	.word	0x08006cff
 8006c74:	08006cf9 	.word	0x08006cf9
 8006c78:	08006cf9 	.word	0x08006cf9
 8006c7c:	08006cf9 	.word	0x08006cf9
 8006c80:	08006cf9 	.word	0x08006cf9
 8006c84:	08006cf9 	.word	0x08006cf9
 8006c88:	08006cf9 	.word	0x08006cf9
 8006c8c:	08006cf9 	.word	0x08006cf9
 8006c90:	08006ced 	.word	0x08006ced
 8006c94:	08006cf9 	.word	0x08006cf9
 8006c98:	08006cf9 	.word	0x08006cf9
 8006c9c:	08006cf9 	.word	0x08006cf9
 8006ca0:	08006cf9 	.word	0x08006cf9
 8006ca4:	08006cf9 	.word	0x08006cf9
 8006ca8:	08006cf9 	.word	0x08006cf9
 8006cac:	08006cf9 	.word	0x08006cf9
 8006cb0:	08006ce1 	.word	0x08006ce1
 8006cb4:	08006cf9 	.word	0x08006cf9
 8006cb8:	08006cf9 	.word	0x08006cf9
 8006cbc:	08006cf9 	.word	0x08006cf9
 8006cc0:	08006cf9 	.word	0x08006cf9
 8006cc4:	08006cf9 	.word	0x08006cf9
 8006cc8:	08006cf9 	.word	0x08006cf9
 8006ccc:	08006cf9 	.word	0x08006cf9
 8006cd0:	08006cd5 	.word	0x08006cd5
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	2b06      	cmp	r3, #6
 8006cd8:	d913      	bls.n	8006d02 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006cde:	e010      	b.n	8006d02 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	2b07      	cmp	r3, #7
 8006ce4:	d90f      	bls.n	8006d06 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006cea:	e00c      	b.n	8006d06 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	2b0f      	cmp	r3, #15
 8006cf0:	d90b      	bls.n	8006d0a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006cf6:	e008      	b.n	8006d0a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	75fb      	strb	r3, [r7, #23]
        break;
 8006cfc:	e006      	b.n	8006d0c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006cfe:	bf00      	nop
 8006d00:	e004      	b.n	8006d0c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006d02:	bf00      	nop
 8006d04:	e002      	b.n	8006d0c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006d06:	bf00      	nop
 8006d08:	e000      	b.n	8006d0c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006d0a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8006d0c:	7dfb      	ldrb	r3, [r7, #23]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d10d      	bne.n	8006d2e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68ba      	ldr	r2, [r7, #8]
 8006d18:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f023 0118 	bic.w	r1, r3, #24
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	430a      	orrs	r2, r1
 8006d2c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8006d2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	371c      	adds	r7, #28
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr

08006d3c <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b082      	sub	sp, #8
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d101      	bne.n	8006d4e <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e069      	b.n	8006e22 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d102      	bne.n	8006d60 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f7fd fa80 	bl	8004260 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2202      	movs	r2, #2
 8006d64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	699b      	ldr	r3, [r3, #24]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d002      	beq.n	8006d76 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2200      	movs	r2, #0
 8006d74:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	6819      	ldr	r1, [r3, #0]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	4b2a      	ldr	r3, [pc, #168]	@ (8006e2c <HAL_DCMI_Init+0xf0>)
 8006d82:	400b      	ands	r3, r1
 8006d84:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	6819      	ldr	r1, [r3, #0]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	685a      	ldr	r2, [r3, #4]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	695b      	ldr	r3, [r3, #20]
 8006d94:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006d9a:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	691b      	ldr	r3, [r3, #16]
 8006da0:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006da6:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	699b      	ldr	r3, [r3, #24]
 8006dac:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006db2:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db8:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006dbe:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dc4:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006dca:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	430a      	orrs	r2, r1
 8006dd2:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	2b10      	cmp	r3, #16
 8006dda:	d112      	bne.n	8006e02 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	7f1b      	ldrb	r3, [r3, #28]
 8006de0:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	7f5b      	ldrb	r3, [r3, #29]
 8006de6:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006de8:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	7f9b      	ldrb	r3, [r3, #30]
 8006dee:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006df0:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	7fdb      	ldrb	r3, [r3, #31]
 8006df8:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006dfe:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006e00:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	68da      	ldr	r2, [r3, #12]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f042 021e 	orr.w	r2, r2, #30
 8006e10:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006e20:	2300      	movs	r3, #0
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3708      	adds	r7, #8
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}
 8006e2a:	bf00      	nop
 8006e2c:	ffe0f007 	.word	0xffe0f007

08006e30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b086      	sub	sp, #24
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006e3c:	f7ff fae2 	bl	8006404 <HAL_GetTick>
 8006e40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d101      	bne.n	8006e4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e099      	b.n	8006f80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2202      	movs	r2, #2
 8006e50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	681a      	ldr	r2, [r3, #0]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f022 0201 	bic.w	r2, r2, #1
 8006e6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e6c:	e00f      	b.n	8006e8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006e6e:	f7ff fac9 	bl	8006404 <HAL_GetTick>
 8006e72:	4602      	mov	r2, r0
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	1ad3      	subs	r3, r2, r3
 8006e78:	2b05      	cmp	r3, #5
 8006e7a:	d908      	bls.n	8006e8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2220      	movs	r2, #32
 8006e80:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2203      	movs	r2, #3
 8006e86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006e8a:	2303      	movs	r3, #3
 8006e8c:	e078      	b.n	8006f80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f003 0301 	and.w	r3, r3, #1
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d1e8      	bne.n	8006e6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006ea4:	697a      	ldr	r2, [r7, #20]
 8006ea6:	4b38      	ldr	r3, [pc, #224]	@ (8006f88 <HAL_DMA_Init+0x158>)
 8006ea8:	4013      	ands	r3, r2
 8006eaa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	685a      	ldr	r2, [r3, #4]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006eba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	691b      	ldr	r3, [r3, #16]
 8006ec0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ec6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	699b      	ldr	r3, [r3, #24]
 8006ecc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ed2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6a1b      	ldr	r3, [r3, #32]
 8006ed8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006eda:	697a      	ldr	r2, [r7, #20]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee4:	2b04      	cmp	r3, #4
 8006ee6:	d107      	bne.n	8006ef8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	697a      	ldr	r2, [r7, #20]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	697a      	ldr	r2, [r7, #20]
 8006efe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	695b      	ldr	r3, [r3, #20]
 8006f06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	f023 0307 	bic.w	r3, r3, #7
 8006f0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f14:	697a      	ldr	r2, [r7, #20]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f1e:	2b04      	cmp	r3, #4
 8006f20:	d117      	bne.n	8006f52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f26:	697a      	ldr	r2, [r7, #20]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d00e      	beq.n	8006f52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f000 fb73 	bl	8007620 <DMA_CheckFifoParam>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d008      	beq.n	8006f52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2240      	movs	r2, #64	@ 0x40
 8006f44:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e016      	b.n	8006f80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	697a      	ldr	r2, [r7, #20]
 8006f58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 fb2a 	bl	80075b4 <DMA_CalcBaseAndBitshift>
 8006f60:	4603      	mov	r3, r0
 8006f62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f68:	223f      	movs	r2, #63	@ 0x3f
 8006f6a:	409a      	lsls	r2, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2200      	movs	r2, #0
 8006f74:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2201      	movs	r2, #1
 8006f7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006f7e:	2300      	movs	r3, #0
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3718      	adds	r7, #24
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}
 8006f88:	f010803f 	.word	0xf010803f

08006f8c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b084      	sub	sp, #16
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d101      	bne.n	8006f9e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	e050      	b.n	8007040 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	2b02      	cmp	r3, #2
 8006fa8:	d101      	bne.n	8006fae <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8006faa:	2302      	movs	r3, #2
 8006fac:	e048      	b.n	8007040 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f022 0201 	bic.w	r2, r2, #1
 8006fbc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2221      	movs	r2, #33	@ 0x21
 8006fec:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f000 fae0 	bl	80075b4 <DMA_CalcBaseAndBitshift>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ffc:	223f      	movs	r2, #63	@ 0x3f
 8006ffe:	409a      	lsls	r2, r3
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2200      	movs	r2, #0
 800701a:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2200      	movs	r2, #0
 8007026:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800703e:	2300      	movs	r3, #0
}
 8007040:	4618      	mov	r0, r3
 8007042:	3710      	adds	r7, #16
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}

08007048 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b086      	sub	sp, #24
 800704c:	af00      	add	r7, sp, #0
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	607a      	str	r2, [r7, #4]
 8007054:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007056:	2300      	movs	r3, #0
 8007058:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007066:	2b01      	cmp	r3, #1
 8007068:	d101      	bne.n	800706e <HAL_DMA_Start_IT+0x26>
 800706a:	2302      	movs	r3, #2
 800706c:	e048      	b.n	8007100 <HAL_DMA_Start_IT+0xb8>
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2201      	movs	r2, #1
 8007072:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800707c:	b2db      	uxtb	r3, r3
 800707e:	2b01      	cmp	r3, #1
 8007080:	d137      	bne.n	80070f2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2202      	movs	r2, #2
 8007086:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2200      	movs	r2, #0
 800708e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	68b9      	ldr	r1, [r7, #8]
 8007096:	68f8      	ldr	r0, [r7, #12]
 8007098:	f000 fa5e 	bl	8007558 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070a0:	223f      	movs	r2, #63	@ 0x3f
 80070a2:	409a      	lsls	r2, r3
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f042 0216 	orr.w	r2, r2, #22
 80070b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	695a      	ldr	r2, [r3, #20]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80070c6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d007      	beq.n	80070e0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f042 0208 	orr.w	r2, r2, #8
 80070de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f042 0201 	orr.w	r2, r2, #1
 80070ee:	601a      	str	r2, [r3, #0]
 80070f0:	e005      	b.n	80070fe <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2200      	movs	r2, #0
 80070f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80070fa:	2302      	movs	r3, #2
 80070fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80070fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007100:	4618      	mov	r0, r3
 8007102:	3718      	adds	r7, #24
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}

08007108 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007114:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007116:	f7ff f975 	bl	8006404 <HAL_GetTick>
 800711a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007122:	b2db      	uxtb	r3, r3
 8007124:	2b02      	cmp	r3, #2
 8007126:	d008      	beq.n	800713a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2280      	movs	r2, #128	@ 0x80
 800712c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e052      	b.n	80071e0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f022 0216 	bic.w	r2, r2, #22
 8007148:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	695a      	ldr	r2, [r3, #20]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007158:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800715e:	2b00      	cmp	r3, #0
 8007160:	d103      	bne.n	800716a <HAL_DMA_Abort+0x62>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007166:	2b00      	cmp	r3, #0
 8007168:	d007      	beq.n	800717a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f022 0208 	bic.w	r2, r2, #8
 8007178:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	681a      	ldr	r2, [r3, #0]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f022 0201 	bic.w	r2, r2, #1
 8007188:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800718a:	e013      	b.n	80071b4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800718c:	f7ff f93a 	bl	8006404 <HAL_GetTick>
 8007190:	4602      	mov	r2, r0
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	1ad3      	subs	r3, r2, r3
 8007196:	2b05      	cmp	r3, #5
 8007198:	d90c      	bls.n	80071b4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2220      	movs	r2, #32
 800719e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2203      	movs	r2, #3
 80071a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80071b0:	2303      	movs	r3, #3
 80071b2:	e015      	b.n	80071e0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1e4      	bne.n	800718c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071c6:	223f      	movs	r2, #63	@ 0x3f
 80071c8:	409a      	lsls	r2, r3
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2201      	movs	r2, #1
 80071d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3710      	adds	r7, #16
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}

080071e8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d004      	beq.n	8007206 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2280      	movs	r2, #128	@ 0x80
 8007200:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	e00c      	b.n	8007220 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2205      	movs	r2, #5
 800720a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	681a      	ldr	r2, [r3, #0]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f022 0201 	bic.w	r2, r2, #1
 800721c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800721e:	2300      	movs	r3, #0
}
 8007220:	4618      	mov	r0, r3
 8007222:	370c      	adds	r7, #12
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b086      	sub	sp, #24
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8007234:	2300      	movs	r3, #0
 8007236:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8007238:	4b8e      	ldr	r3, [pc, #568]	@ (8007474 <HAL_DMA_IRQHandler+0x248>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a8e      	ldr	r2, [pc, #568]	@ (8007478 <HAL_DMA_IRQHandler+0x24c>)
 800723e:	fba2 2303 	umull	r2, r3, r2, r3
 8007242:	0a9b      	lsrs	r3, r3, #10
 8007244:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800724a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007256:	2208      	movs	r2, #8
 8007258:	409a      	lsls	r2, r3
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	4013      	ands	r3, r2
 800725e:	2b00      	cmp	r3, #0
 8007260:	d01a      	beq.n	8007298 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 0304 	and.w	r3, r3, #4
 800726c:	2b00      	cmp	r3, #0
 800726e:	d013      	beq.n	8007298 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f022 0204 	bic.w	r2, r2, #4
 800727e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007284:	2208      	movs	r2, #8
 8007286:	409a      	lsls	r2, r3
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007290:	f043 0201 	orr.w	r2, r3, #1
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800729c:	2201      	movs	r2, #1
 800729e:	409a      	lsls	r2, r3
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	4013      	ands	r3, r2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d012      	beq.n	80072ce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	695b      	ldr	r3, [r3, #20]
 80072ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d00b      	beq.n	80072ce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072ba:	2201      	movs	r2, #1
 80072bc:	409a      	lsls	r2, r3
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072c6:	f043 0202 	orr.w	r2, r3, #2
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072d2:	2204      	movs	r2, #4
 80072d4:	409a      	lsls	r2, r3
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	4013      	ands	r3, r2
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d012      	beq.n	8007304 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 0302 	and.w	r3, r3, #2
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d00b      	beq.n	8007304 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072f0:	2204      	movs	r2, #4
 80072f2:	409a      	lsls	r2, r3
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072fc:	f043 0204 	orr.w	r2, r3, #4
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007308:	2210      	movs	r2, #16
 800730a:	409a      	lsls	r2, r3
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	4013      	ands	r3, r2
 8007310:	2b00      	cmp	r3, #0
 8007312:	d043      	beq.n	800739c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f003 0308 	and.w	r3, r3, #8
 800731e:	2b00      	cmp	r3, #0
 8007320:	d03c      	beq.n	800739c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007326:	2210      	movs	r2, #16
 8007328:	409a      	lsls	r2, r3
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007338:	2b00      	cmp	r3, #0
 800733a:	d018      	beq.n	800736e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d108      	bne.n	800735c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800734e:	2b00      	cmp	r3, #0
 8007350:	d024      	beq.n	800739c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	4798      	blx	r3
 800735a:	e01f      	b.n	800739c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007360:	2b00      	cmp	r3, #0
 8007362:	d01b      	beq.n	800739c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	4798      	blx	r3
 800736c:	e016      	b.n	800739c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007378:	2b00      	cmp	r3, #0
 800737a:	d107      	bne.n	800738c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f022 0208 	bic.w	r2, r2, #8
 800738a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007390:	2b00      	cmp	r3, #0
 8007392:	d003      	beq.n	800739c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073a0:	2220      	movs	r2, #32
 80073a2:	409a      	lsls	r2, r3
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	4013      	ands	r3, r2
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	f000 808f 	beq.w	80074cc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f003 0310 	and.w	r3, r3, #16
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	f000 8087 	beq.w	80074cc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073c2:	2220      	movs	r2, #32
 80073c4:	409a      	lsls	r2, r3
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b05      	cmp	r3, #5
 80073d4:	d136      	bne.n	8007444 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f022 0216 	bic.w	r2, r2, #22
 80073e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	695a      	ldr	r2, [r3, #20]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80073f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d103      	bne.n	8007406 <HAL_DMA_IRQHandler+0x1da>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007402:	2b00      	cmp	r3, #0
 8007404:	d007      	beq.n	8007416 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f022 0208 	bic.w	r2, r2, #8
 8007414:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800741a:	223f      	movs	r2, #63	@ 0x3f
 800741c:	409a      	lsls	r2, r3
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2201      	movs	r2, #1
 8007426:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007436:	2b00      	cmp	r3, #0
 8007438:	d07e      	beq.n	8007538 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	4798      	blx	r3
        }
        return;
 8007442:	e079      	b.n	8007538 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800744e:	2b00      	cmp	r3, #0
 8007450:	d01d      	beq.n	800748e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800745c:	2b00      	cmp	r3, #0
 800745e:	d10d      	bne.n	800747c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007464:	2b00      	cmp	r3, #0
 8007466:	d031      	beq.n	80074cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	4798      	blx	r3
 8007470:	e02c      	b.n	80074cc <HAL_DMA_IRQHandler+0x2a0>
 8007472:	bf00      	nop
 8007474:	2000001c 	.word	0x2000001c
 8007478:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007480:	2b00      	cmp	r3, #0
 8007482:	d023      	beq.n	80074cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	4798      	blx	r3
 800748c:	e01e      	b.n	80074cc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10f      	bne.n	80074bc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f022 0210 	bic.w	r2, r2, #16
 80074aa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2201      	movs	r2, #1
 80074b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d003      	beq.n	80074cc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d032      	beq.n	800753a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074d8:	f003 0301 	and.w	r3, r3, #1
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d022      	beq.n	8007526 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2205      	movs	r2, #5
 80074e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f022 0201 	bic.w	r2, r2, #1
 80074f6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	3301      	adds	r3, #1
 80074fc:	60bb      	str	r3, [r7, #8]
 80074fe:	697a      	ldr	r2, [r7, #20]
 8007500:	429a      	cmp	r2, r3
 8007502:	d307      	bcc.n	8007514 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 0301 	and.w	r3, r3, #1
 800750e:	2b00      	cmp	r3, #0
 8007510:	d1f2      	bne.n	80074f8 <HAL_DMA_IRQHandler+0x2cc>
 8007512:	e000      	b.n	8007516 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007514:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2201      	movs	r2, #1
 800751a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2200      	movs	r2, #0
 8007522:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800752a:	2b00      	cmp	r3, #0
 800752c:	d005      	beq.n	800753a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	4798      	blx	r3
 8007536:	e000      	b.n	800753a <HAL_DMA_IRQHandler+0x30e>
        return;
 8007538:	bf00      	nop
    }
  }
}
 800753a:	3718      	adds	r7, #24
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007540:	b480      	push	{r7}
 8007542:	b083      	sub	sp, #12
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800754c:	4618      	mov	r0, r3
 800754e:	370c      	adds	r7, #12
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	60f8      	str	r0, [r7, #12]
 8007560:	60b9      	str	r1, [r7, #8]
 8007562:	607a      	str	r2, [r7, #4]
 8007564:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007574:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	683a      	ldr	r2, [r7, #0]
 800757c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	2b40      	cmp	r3, #64	@ 0x40
 8007584:	d108      	bne.n	8007598 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	68ba      	ldr	r2, [r7, #8]
 8007594:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007596:	e007      	b.n	80075a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	68ba      	ldr	r2, [r7, #8]
 800759e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	60da      	str	r2, [r3, #12]
}
 80075a8:	bf00      	nop
 80075aa:	3714      	adds	r7, #20
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr

080075b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b085      	sub	sp, #20
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	3b10      	subs	r3, #16
 80075c4:	4a13      	ldr	r2, [pc, #76]	@ (8007614 <DMA_CalcBaseAndBitshift+0x60>)
 80075c6:	fba2 2303 	umull	r2, r3, r2, r3
 80075ca:	091b      	lsrs	r3, r3, #4
 80075cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80075ce:	4a12      	ldr	r2, [pc, #72]	@ (8007618 <DMA_CalcBaseAndBitshift+0x64>)
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	4413      	add	r3, r2
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	461a      	mov	r2, r3
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2b03      	cmp	r3, #3
 80075e0:	d908      	bls.n	80075f4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	461a      	mov	r2, r3
 80075e8:	4b0c      	ldr	r3, [pc, #48]	@ (800761c <DMA_CalcBaseAndBitshift+0x68>)
 80075ea:	4013      	ands	r3, r2
 80075ec:	1d1a      	adds	r2, r3, #4
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	659a      	str	r2, [r3, #88]	@ 0x58
 80075f2:	e006      	b.n	8007602 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	461a      	mov	r2, r3
 80075fa:	4b08      	ldr	r3, [pc, #32]	@ (800761c <DMA_CalcBaseAndBitshift+0x68>)
 80075fc:	4013      	ands	r3, r2
 80075fe:	687a      	ldr	r2, [r7, #4]
 8007600:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007606:	4618      	mov	r0, r3
 8007608:	3714      	adds	r7, #20
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr
 8007612:	bf00      	nop
 8007614:	aaaaaaab 	.word	0xaaaaaaab
 8007618:	0801cc5c 	.word	0x0801cc5c
 800761c:	fffffc00 	.word	0xfffffc00

08007620 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007620:	b480      	push	{r7}
 8007622:	b085      	sub	sp, #20
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007628:	2300      	movs	r3, #0
 800762a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007630:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d11f      	bne.n	800767a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	2b03      	cmp	r3, #3
 800763e:	d856      	bhi.n	80076ee <DMA_CheckFifoParam+0xce>
 8007640:	a201      	add	r2, pc, #4	@ (adr r2, 8007648 <DMA_CheckFifoParam+0x28>)
 8007642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007646:	bf00      	nop
 8007648:	08007659 	.word	0x08007659
 800764c:	0800766b 	.word	0x0800766b
 8007650:	08007659 	.word	0x08007659
 8007654:	080076ef 	.word	0x080076ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800765c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007660:	2b00      	cmp	r3, #0
 8007662:	d046      	beq.n	80076f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007668:	e043      	b.n	80076f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800766e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007672:	d140      	bne.n	80076f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007678:	e03d      	b.n	80076f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	699b      	ldr	r3, [r3, #24]
 800767e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007682:	d121      	bne.n	80076c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	2b03      	cmp	r3, #3
 8007688:	d837      	bhi.n	80076fa <DMA_CheckFifoParam+0xda>
 800768a:	a201      	add	r2, pc, #4	@ (adr r2, 8007690 <DMA_CheckFifoParam+0x70>)
 800768c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007690:	080076a1 	.word	0x080076a1
 8007694:	080076a7 	.word	0x080076a7
 8007698:	080076a1 	.word	0x080076a1
 800769c:	080076b9 	.word	0x080076b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	73fb      	strb	r3, [r7, #15]
      break;
 80076a4:	e030      	b.n	8007708 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d025      	beq.n	80076fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076b6:	e022      	b.n	80076fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076bc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80076c0:	d11f      	bne.n	8007702 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80076c2:	2301      	movs	r3, #1
 80076c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80076c6:	e01c      	b.n	8007702 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	2b02      	cmp	r3, #2
 80076cc:	d903      	bls.n	80076d6 <DMA_CheckFifoParam+0xb6>
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	2b03      	cmp	r3, #3
 80076d2:	d003      	beq.n	80076dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80076d4:	e018      	b.n	8007708 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	73fb      	strb	r3, [r7, #15]
      break;
 80076da:	e015      	b.n	8007708 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d00e      	beq.n	8007706 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	73fb      	strb	r3, [r7, #15]
      break;
 80076ec:	e00b      	b.n	8007706 <DMA_CheckFifoParam+0xe6>
      break;
 80076ee:	bf00      	nop
 80076f0:	e00a      	b.n	8007708 <DMA_CheckFifoParam+0xe8>
      break;
 80076f2:	bf00      	nop
 80076f4:	e008      	b.n	8007708 <DMA_CheckFifoParam+0xe8>
      break;
 80076f6:	bf00      	nop
 80076f8:	e006      	b.n	8007708 <DMA_CheckFifoParam+0xe8>
      break;
 80076fa:	bf00      	nop
 80076fc:	e004      	b.n	8007708 <DMA_CheckFifoParam+0xe8>
      break;
 80076fe:	bf00      	nop
 8007700:	e002      	b.n	8007708 <DMA_CheckFifoParam+0xe8>
      break;   
 8007702:	bf00      	nop
 8007704:	e000      	b.n	8007708 <DMA_CheckFifoParam+0xe8>
      break;
 8007706:	bf00      	nop
    }
  } 
  
  return status; 
 8007708:	7bfb      	ldrb	r3, [r7, #15]
}
 800770a:	4618      	mov	r0, r3
 800770c:	3714      	adds	r7, #20
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr
 8007716:	bf00      	nop

08007718 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b082      	sub	sp, #8
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d101      	bne.n	800772a <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8007726:	2301      	movs	r3, #1
 8007728:	e039      	b.n	800779e <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007730:	b2db      	uxtb	r3, r3
 8007732:	2b00      	cmp	r3, #0
 8007734:	d106      	bne.n	8007744 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2200      	movs	r2, #0
 800773a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f7fc fe4c 	bl	80043dc <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2202      	movs	r2, #2
 8007748:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	685a      	ldr	r2, [r3, #4]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	430a      	orrs	r2, r1
 8007760:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007768:	f023 0107 	bic.w	r1, r3, #7
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	689a      	ldr	r2, [r3, #8]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	430a      	orrs	r2, r1
 8007776:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800777e:	4b0a      	ldr	r3, [pc, #40]	@ (80077a8 <HAL_DMA2D_Init+0x90>)
 8007780:	4013      	ands	r3, r2
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	68d1      	ldr	r1, [r2, #12]
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	6812      	ldr	r2, [r2, #0]
 800778a:	430b      	orrs	r3, r1
 800778c:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2200      	movs	r2, #0
 8007792:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2201      	movs	r2, #1
 8007798:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800779c:	2300      	movs	r3, #0
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3708      	adds	r7, #8
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
 80077a6:	bf00      	nop
 80077a8:	ffffc000 	.word	0xffffc000

080077ac <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b084      	sub	sp, #16
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f003 0301 	and.w	r3, r3, #1
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d026      	beq.n	800781c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d021      	beq.n	800781c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80077e6:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077ec:	f043 0201 	orr.w	r2, r3, #1
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	2201      	movs	r2, #1
 80077fa:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2204      	movs	r2, #4
 8007800:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2200      	movs	r2, #0
 8007808:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	695b      	ldr	r3, [r3, #20]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d003      	beq.n	800781c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	695b      	ldr	r3, [r3, #20]
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f003 0320 	and.w	r3, r3, #32
 8007822:	2b00      	cmp	r3, #0
 8007824:	d026      	beq.n	8007874 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800782c:	2b00      	cmp	r3, #0
 800782e:	d021      	beq.n	8007874 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800783e:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	2220      	movs	r2, #32
 8007846:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800784c:	f043 0202 	orr.w	r2, r3, #2
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2204      	movs	r2, #4
 8007858:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	695b      	ldr	r3, [r3, #20]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d003      	beq.n	8007874 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	695b      	ldr	r3, [r3, #20]
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f003 0308 	and.w	r3, r3, #8
 800787a:	2b00      	cmp	r3, #0
 800787c:	d026      	beq.n	80078cc <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007884:	2b00      	cmp	r3, #0
 8007886:	d021      	beq.n	80078cc <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007896:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2208      	movs	r2, #8
 800789e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078a4:	f043 0204 	orr.w	r2, r3, #4
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2204      	movs	r2, #4
 80078b0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	695b      	ldr	r3, [r3, #20]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d003      	beq.n	80078cc <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	695b      	ldr	r3, [r3, #20]
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f003 0304 	and.w	r3, r3, #4
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d013      	beq.n	80078fe <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00e      	beq.n	80078fe <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80078ee:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	2204      	movs	r2, #4
 80078f6:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 f853 	bl	80079a4 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	f003 0302 	and.w	r3, r3, #2
 8007904:	2b00      	cmp	r3, #0
 8007906:	d024      	beq.n	8007952 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800790e:	2b00      	cmp	r3, #0
 8007910:	d01f      	beq.n	8007952 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007920:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	2202      	movs	r2, #2
 8007928:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2201      	movs	r2, #1
 8007936:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2200      	movs	r2, #0
 800793e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	691b      	ldr	r3, [r3, #16]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d003      	beq.n	8007952 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	691b      	ldr	r3, [r3, #16]
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f003 0310 	and.w	r3, r3, #16
 8007958:	2b00      	cmp	r3, #0
 800795a:	d01f      	beq.n	800799c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007962:	2b00      	cmp	r3, #0
 8007964:	d01a      	beq.n	800799c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007974:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2210      	movs	r2, #16
 800797c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2201      	movs	r2, #1
 800798a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 f80e 	bl	80079b8 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800799c:	bf00      	nop
 800799e:	3710      	adds	r7, #16
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80079ac:	bf00      	nop
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr

080079b8 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80079c0:	bf00      	nop
 80079c2:	370c      	adds	r7, #12
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr

080079cc <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b087      	sub	sp, #28
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d101      	bne.n	80079ec <HAL_DMA2D_ConfigLayer+0x20>
 80079e8:	2302      	movs	r3, #2
 80079ea:	e079      	b.n	8007ae0 <HAL_DMA2D_ConfigLayer+0x114>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2201      	movs	r2, #1
 80079f0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2202      	movs	r2, #2
 80079f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	011b      	lsls	r3, r3, #4
 8007a00:	3318      	adds	r3, #24
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	4413      	add	r3, r2
 8007a06:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	041b      	lsls	r3, r3, #16
 8007a12:	4313      	orrs	r3, r2
 8007a14:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8007a16:	4b35      	ldr	r3, [pc, #212]	@ (8007aec <HAL_DMA2D_ConfigLayer+0x120>)
 8007a18:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	2b0a      	cmp	r3, #10
 8007a20:	d003      	beq.n	8007a2a <HAL_DMA2D_ConfigLayer+0x5e>
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	2b09      	cmp	r3, #9
 8007a28:	d107      	bne.n	8007a3a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	617b      	str	r3, [r7, #20]
 8007a38:	e005      	b.n	8007a46 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	061b      	lsls	r3, r3, #24
 8007a40:	697a      	ldr	r2, [r7, #20]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d120      	bne.n	8007a8e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	43db      	mvns	r3, r3
 8007a56:	ea02 0103 	and.w	r1, r2, r3
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	697a      	ldr	r2, [r7, #20]
 8007a60:	430a      	orrs	r2, r1
 8007a62:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	693a      	ldr	r2, [r7, #16]
 8007a6a:	6812      	ldr	r2, [r2, #0]
 8007a6c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	2b0a      	cmp	r3, #10
 8007a74:	d003      	beq.n	8007a7e <HAL_DMA2D_ConfigLayer+0xb2>
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	2b09      	cmp	r3, #9
 8007a7c:	d127      	bne.n	8007ace <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	68da      	ldr	r2, [r3, #12]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8007a8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a8c:	e01f      	b.n	8007ace <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	69da      	ldr	r2, [r3, #28]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	43db      	mvns	r3, r3
 8007a98:	ea02 0103 	and.w	r1, r2, r3
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	430a      	orrs	r2, r1
 8007aa4:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	693a      	ldr	r2, [r7, #16]
 8007aac:	6812      	ldr	r2, [r2, #0]
 8007aae:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	2b0a      	cmp	r3, #10
 8007ab6:	d003      	beq.n	8007ac0 <HAL_DMA2D_ConfigLayer+0xf4>
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	2b09      	cmp	r3, #9
 8007abe:	d106      	bne.n	8007ace <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	68da      	ldr	r2, [r3, #12]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8007acc:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8007ade:	2300      	movs	r3, #0
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	371c      	adds	r7, #28
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr
 8007aec:	ff03000f 	.word	0xff03000f

08007af0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d101      	bne.n	8007b02 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	e086      	b.n	8007c10 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d106      	bne.n	8007b1a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2220      	movs	r2, #32
 8007b10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f7fc fc87 	bl	8004428 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b1a:	4b3f      	ldr	r3, [pc, #252]	@ (8007c18 <HAL_ETH_Init+0x128>)
 8007b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b1e:	4a3e      	ldr	r2, [pc, #248]	@ (8007c18 <HAL_ETH_Init+0x128>)
 8007b20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007b24:	6453      	str	r3, [r2, #68]	@ 0x44
 8007b26:	4b3c      	ldr	r3, [pc, #240]	@ (8007c18 <HAL_ETH_Init+0x128>)
 8007b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b2e:	60bb      	str	r3, [r7, #8]
 8007b30:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8007b32:	4b3a      	ldr	r3, [pc, #232]	@ (8007c1c <HAL_ETH_Init+0x12c>)
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	4a39      	ldr	r2, [pc, #228]	@ (8007c1c <HAL_ETH_Init+0x12c>)
 8007b38:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007b3c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8007b3e:	4b37      	ldr	r3, [pc, #220]	@ (8007c1c <HAL_ETH_Init+0x12c>)
 8007b40:	685a      	ldr	r2, [r3, #4]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	4935      	ldr	r1, [pc, #212]	@ (8007c1c <HAL_ETH_Init+0x12c>)
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8007b4c:	4b33      	ldr	r3, [pc, #204]	@ (8007c1c <HAL_ETH_Init+0x12c>)
 8007b4e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	6812      	ldr	r2, [r2, #0]
 8007b5e:	f043 0301 	orr.w	r3, r3, #1
 8007b62:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007b66:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007b68:	f7fe fc4c 	bl	8006404 <HAL_GetTick>
 8007b6c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8007b6e:	e011      	b.n	8007b94 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8007b70:	f7fe fc48 	bl	8006404 <HAL_GetTick>
 8007b74:	4602      	mov	r2, r0
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	1ad3      	subs	r3, r2, r3
 8007b7a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8007b7e:	d909      	bls.n	8007b94 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2204      	movs	r2, #4
 8007b84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	22e0      	movs	r2, #224	@ 0xe0
 8007b8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8007b90:	2301      	movs	r3, #1
 8007b92:	e03d      	b.n	8007c10 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f003 0301 	and.w	r3, r3, #1
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1e4      	bne.n	8007b70 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f000 f97a 	bl	8007ea0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f000 fa25 	bl	8007ffc <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 fa7b 	bl	80080ae <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	2100      	movs	r1, #0
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 f9e3 	bl	8007f8c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8007bd4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	4b0f      	ldr	r3, [pc, #60]	@ (8007c20 <HAL_ETH_Init+0x130>)
 8007be4:	430b      	orrs	r3, r1
 8007be6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8007bfa:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2210      	movs	r2, #16
 8007c0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3710      	adds	r7, #16
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}
 8007c18:	40023800 	.word	0x40023800
 8007c1c:	40013800 	.word	0x40013800
 8007c20:	00020060 	.word	0x00020060

08007c24 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b084      	sub	sp, #16
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
 8007c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8007c36:	68fa      	ldr	r2, [r7, #12]
 8007c38:	4b53      	ldr	r3, [pc, #332]	@ (8007d88 <ETH_SetMACConfig+0x164>)
 8007c3a:	4013      	ands	r3, r2
 8007c3c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	7b9b      	ldrb	r3, [r3, #14]
 8007c42:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007c44:	683a      	ldr	r2, [r7, #0]
 8007c46:	7c12      	ldrb	r2, [r2, #16]
 8007c48:	2a00      	cmp	r2, #0
 8007c4a:	d102      	bne.n	8007c52 <ETH_SetMACConfig+0x2e>
 8007c4c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8007c50:	e000      	b.n	8007c54 <ETH_SetMACConfig+0x30>
 8007c52:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8007c54:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8007c56:	683a      	ldr	r2, [r7, #0]
 8007c58:	7c52      	ldrb	r2, [r2, #17]
 8007c5a:	2a00      	cmp	r2, #0
 8007c5c:	d102      	bne.n	8007c64 <ETH_SetMACConfig+0x40>
 8007c5e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8007c62:	e000      	b.n	8007c66 <ETH_SetMACConfig+0x42>
 8007c64:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007c66:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8007c6c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	7fdb      	ldrb	r3, [r3, #31]
 8007c72:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8007c74:	431a      	orrs	r2, r3
                        macconf->Speed |
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8007c7a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8007c7c:	683a      	ldr	r2, [r7, #0]
 8007c7e:	7f92      	ldrb	r2, [r2, #30]
 8007c80:	2a00      	cmp	r2, #0
 8007c82:	d102      	bne.n	8007c8a <ETH_SetMACConfig+0x66>
 8007c84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007c88:	e000      	b.n	8007c8c <ETH_SetMACConfig+0x68>
 8007c8a:	2200      	movs	r2, #0
                        macconf->Speed |
 8007c8c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	7f1b      	ldrb	r3, [r3, #28]
 8007c92:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8007c94:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8007c9a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	791b      	ldrb	r3, [r3, #4]
 8007ca0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8007ca2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8007ca4:	683a      	ldr	r2, [r7, #0]
 8007ca6:	f892 2020 	ldrb.w	r2, [r2, #32]
 8007caa:	2a00      	cmp	r2, #0
 8007cac:	d102      	bne.n	8007cb4 <ETH_SetMACConfig+0x90>
 8007cae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007cb2:	e000      	b.n	8007cb6 <ETH_SetMACConfig+0x92>
 8007cb4:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8007cb6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	7bdb      	ldrb	r3, [r3, #15]
 8007cbc:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8007cbe:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8007cc4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ccc:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8007cce:	4313      	orrs	r3, r2
 8007cd0:	68fa      	ldr	r2, [r7, #12]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	68fa      	ldr	r2, [r7, #12]
 8007cdc:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007ce6:	2001      	movs	r0, #1
 8007ce8:	f7fe fb98 	bl	800641c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	699b      	ldr	r3, [r3, #24]
 8007cfa:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8007d02:	4013      	ands	r3, r2
 8007d04:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d0a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8007d0c:	683a      	ldr	r2, [r7, #0]
 8007d0e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8007d12:	2a00      	cmp	r2, #0
 8007d14:	d101      	bne.n	8007d1a <ETH_SetMACConfig+0xf6>
 8007d16:	2280      	movs	r2, #128	@ 0x80
 8007d18:	e000      	b.n	8007d1c <ETH_SetMACConfig+0xf8>
 8007d1a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007d1c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8007d22:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8007d24:	683a      	ldr	r2, [r7, #0]
 8007d26:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8007d2a:	2a01      	cmp	r2, #1
 8007d2c:	d101      	bne.n	8007d32 <ETH_SetMACConfig+0x10e>
 8007d2e:	2208      	movs	r2, #8
 8007d30:	e000      	b.n	8007d34 <ETH_SetMACConfig+0x110>
 8007d32:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8007d34:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8007d36:	683a      	ldr	r2, [r7, #0]
 8007d38:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8007d3c:	2a01      	cmp	r2, #1
 8007d3e:	d101      	bne.n	8007d44 <ETH_SetMACConfig+0x120>
 8007d40:	2204      	movs	r2, #4
 8007d42:	e000      	b.n	8007d46 <ETH_SetMACConfig+0x122>
 8007d44:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8007d46:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8007d48:	683a      	ldr	r2, [r7, #0]
 8007d4a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8007d4e:	2a01      	cmp	r2, #1
 8007d50:	d101      	bne.n	8007d56 <ETH_SetMACConfig+0x132>
 8007d52:	2202      	movs	r2, #2
 8007d54:	e000      	b.n	8007d58 <ETH_SetMACConfig+0x134>
 8007d56:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	68fa      	ldr	r2, [r7, #12]
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	699b      	ldr	r3, [r3, #24]
 8007d6e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007d70:	2001      	movs	r0, #1
 8007d72:	f7fe fb53 	bl	800641c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	68fa      	ldr	r2, [r7, #12]
 8007d7c:	619a      	str	r2, [r3, #24]
}
 8007d7e:	bf00      	nop
 8007d80:	3710      	adds	r7, #16
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}
 8007d86:	bf00      	nop
 8007d88:	fd20810f 	.word	0xfd20810f

08007d8c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b084      	sub	sp, #16
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d9e:	699b      	ldr	r3, [r3, #24]
 8007da0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8007da2:	68fa      	ldr	r2, [r7, #12]
 8007da4:	4b3d      	ldr	r3, [pc, #244]	@ (8007e9c <ETH_SetDMAConfig+0x110>)
 8007da6:	4013      	ands	r3, r2
 8007da8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	7b1b      	ldrb	r3, [r3, #12]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d102      	bne.n	8007db8 <ETH_SetDMAConfig+0x2c>
 8007db2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8007db6:	e000      	b.n	8007dba <ETH_SetDMAConfig+0x2e>
 8007db8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	7b5b      	ldrb	r3, [r3, #13]
 8007dbe:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007dc0:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8007dc2:	683a      	ldr	r2, [r7, #0]
 8007dc4:	7f52      	ldrb	r2, [r2, #29]
 8007dc6:	2a00      	cmp	r2, #0
 8007dc8:	d102      	bne.n	8007dd0 <ETH_SetDMAConfig+0x44>
 8007dca:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007dce:	e000      	b.n	8007dd2 <ETH_SetDMAConfig+0x46>
 8007dd0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8007dd2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	7b9b      	ldrb	r3, [r3, #14]
 8007dd8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8007dda:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8007de0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	7f1b      	ldrb	r3, [r3, #28]
 8007de6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8007de8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	7f9b      	ldrb	r3, [r3, #30]
 8007dee:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8007df0:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8007df6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007dfe:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007e00:	4313      	orrs	r3, r2
 8007e02:	68fa      	ldr	r2, [r7, #12]
 8007e04:	4313      	orrs	r3, r2
 8007e06:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e10:	461a      	mov	r2, r3
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e1e:	699b      	ldr	r3, [r3, #24]
 8007e20:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007e22:	2001      	movs	r0, #1
 8007e24:	f7fe fafa 	bl	800641c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e30:	461a      	mov	r2, r3
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	791b      	ldrb	r3, [r3, #4]
 8007e3a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007e40:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8007e46:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8007e4c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007e54:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8007e56:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e5c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8007e5e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007e64:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	6812      	ldr	r2, [r2, #0]
 8007e6a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007e6e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007e72:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007e80:	2001      	movs	r0, #1
 8007e82:	f7fe facb 	bl	800641c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e8e:	461a      	mov	r2, r3
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6013      	str	r3, [r2, #0]
}
 8007e94:	bf00      	nop
 8007e96:	3710      	adds	r7, #16
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}
 8007e9c:	f8de3f23 	.word	0xf8de3f23

08007ea0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b0a6      	sub	sp, #152	@ 0x98
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8007edc:	2300      	movs	r3, #0
 8007ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8007eec:	2300      	movs	r3, #0
 8007eee:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8007efc:	2300      	movs	r3, #0
 8007efe:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8007f02:	2300      	movs	r3, #0
 8007f04:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8007f08:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007f0c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8007f0e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007f12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007f14:	2300      	movs	r3, #0
 8007f16:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8007f1a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8007f1e:	4619      	mov	r1, r3
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f7ff fe7f 	bl	8007c24 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8007f26:	2301      	movs	r3, #1
 8007f28:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8007f34:	2301      	movs	r3, #1
 8007f36:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8007f42:	2300      	movs	r3, #0
 8007f44:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8007f52:	2301      	movs	r3, #1
 8007f54:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8007f56:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007f5a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8007f5c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007f60:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8007f62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007f66:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8007f72:	2300      	movs	r3, #0
 8007f74:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8007f76:	f107 0308 	add.w	r3, r7, #8
 8007f7a:	4619      	mov	r1, r3
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f7ff ff05 	bl	8007d8c <ETH_SetDMAConfig>
}
 8007f82:	bf00      	nop
 8007f84:	3798      	adds	r7, #152	@ 0x98
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
	...

08007f8c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b087      	sub	sp, #28
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	60f8      	str	r0, [r7, #12]
 8007f94:	60b9      	str	r1, [r7, #8]
 8007f96:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	3305      	adds	r3, #5
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	021b      	lsls	r3, r3, #8
 8007fa0:	687a      	ldr	r2, [r7, #4]
 8007fa2:	3204      	adds	r2, #4
 8007fa4:	7812      	ldrb	r2, [r2, #0]
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8007faa:	68ba      	ldr	r2, [r7, #8]
 8007fac:	4b11      	ldr	r3, [pc, #68]	@ (8007ff4 <ETH_MACAddressConfig+0x68>)
 8007fae:	4413      	add	r3, r2
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	3303      	adds	r3, #3
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	061a      	lsls	r2, r3, #24
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	3302      	adds	r3, #2
 8007fc2:	781b      	ldrb	r3, [r3, #0]
 8007fc4:	041b      	lsls	r3, r3, #16
 8007fc6:	431a      	orrs	r2, r3
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	781b      	ldrb	r3, [r3, #0]
 8007fce:	021b      	lsls	r3, r3, #8
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	7812      	ldrb	r2, [r2, #0]
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8007fda:	68ba      	ldr	r2, [r7, #8]
 8007fdc:	4b06      	ldr	r3, [pc, #24]	@ (8007ff8 <ETH_MACAddressConfig+0x6c>)
 8007fde:	4413      	add	r3, r2
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	6013      	str	r3, [r2, #0]
}
 8007fe6:	bf00      	nop
 8007fe8:	371c      	adds	r7, #28
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	40028040 	.word	0x40028040
 8007ff8:	40028044 	.word	0x40028044

08007ffc <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b085      	sub	sp, #20
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8008004:	2300      	movs	r3, #0
 8008006:	60fb      	str	r3, [r7, #12]
 8008008:	e03e      	b.n	8008088 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	68d9      	ldr	r1, [r3, #12]
 800800e:	68fa      	ldr	r2, [r7, #12]
 8008010:	4613      	mov	r3, r2
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	4413      	add	r3, r2
 8008016:	00db      	lsls	r3, r3, #3
 8008018:	440b      	add	r3, r1
 800801a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	2200      	movs	r2, #0
 8008020:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	2200      	movs	r2, #0
 8008026:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	2200      	movs	r2, #0
 800802c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	2200      	movs	r2, #0
 8008032:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8008034:	68b9      	ldr	r1, [r7, #8]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	68fa      	ldr	r2, [r7, #12]
 800803a:	3206      	adds	r2, #6
 800803c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2b02      	cmp	r3, #2
 8008050:	d80c      	bhi.n	800806c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	68d9      	ldr	r1, [r3, #12]
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	1c5a      	adds	r2, r3, #1
 800805a:	4613      	mov	r3, r2
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	4413      	add	r3, r2
 8008060:	00db      	lsls	r3, r3, #3
 8008062:	440b      	add	r3, r1
 8008064:	461a      	mov	r2, r3
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	60da      	str	r2, [r3, #12]
 800806a:	e004      	b.n	8008076 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	68db      	ldr	r3, [r3, #12]
 8008070:	461a      	mov	r2, r3
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	3301      	adds	r3, #1
 8008086:	60fb      	str	r3, [r7, #12]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	2b03      	cmp	r3, #3
 800808c:	d9bd      	bls.n	800800a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2200      	movs	r2, #0
 8008092:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	68da      	ldr	r2, [r3, #12]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080a0:	611a      	str	r2, [r3, #16]
}
 80080a2:	bf00      	nop
 80080a4:	3714      	adds	r7, #20
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr

080080ae <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80080ae:	b480      	push	{r7}
 80080b0:	b085      	sub	sp, #20
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80080b6:	2300      	movs	r3, #0
 80080b8:	60fb      	str	r3, [r7, #12]
 80080ba:	e048      	b.n	800814e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6919      	ldr	r1, [r3, #16]
 80080c0:	68fa      	ldr	r2, [r7, #12]
 80080c2:	4613      	mov	r3, r2
 80080c4:	009b      	lsls	r3, r3, #2
 80080c6:	4413      	add	r3, r2
 80080c8:	00db      	lsls	r3, r3, #3
 80080ca:	440b      	add	r3, r1
 80080cc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	2200      	movs	r2, #0
 80080d2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	2200      	movs	r2, #0
 80080d8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	2200      	movs	r2, #0
 80080de:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	2200      	movs	r2, #0
 80080e4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	2200      	movs	r2, #0
 80080ea:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	2200      	movs	r2, #0
 80080f0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80080f8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	695b      	ldr	r3, [r3, #20]
 80080fe:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8008112:	68b9      	ldr	r1, [r7, #8]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	68fa      	ldr	r2, [r7, #12]
 8008118:	3212      	adds	r2, #18
 800811a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2b02      	cmp	r3, #2
 8008122:	d80c      	bhi.n	800813e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6919      	ldr	r1, [r3, #16]
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	1c5a      	adds	r2, r3, #1
 800812c:	4613      	mov	r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	4413      	add	r3, r2
 8008132:	00db      	lsls	r3, r3, #3
 8008134:	440b      	add	r3, r1
 8008136:	461a      	mov	r2, r3
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	60da      	str	r2, [r3, #12]
 800813c:	e004      	b.n	8008148 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	691b      	ldr	r3, [r3, #16]
 8008142:	461a      	mov	r2, r3
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	3301      	adds	r3, #1
 800814c:	60fb      	str	r3, [r7, #12]
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2b03      	cmp	r3, #3
 8008152:	d9b3      	bls.n	80080bc <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2200      	movs	r2, #0
 8008158:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2200      	movs	r2, #0
 800815e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	691a      	ldr	r2, [r3, #16]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800817e:	60da      	str	r2, [r3, #12]
}
 8008180:	bf00      	nop
 8008182:	3714      	adds	r7, #20
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr

0800818c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800818c:	b480      	push	{r7}
 800818e:	b089      	sub	sp, #36	@ 0x24
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
 8008194:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8008196:	2300      	movs	r3, #0
 8008198:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800819a:	2300      	movs	r3, #0
 800819c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800819e:	2300      	movs	r3, #0
 80081a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80081a2:	2300      	movs	r3, #0
 80081a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80081a6:	2300      	movs	r3, #0
 80081a8:	61fb      	str	r3, [r7, #28]
 80081aa:	e175      	b.n	8008498 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80081ac:	2201      	movs	r2, #1
 80081ae:	69fb      	ldr	r3, [r7, #28]
 80081b0:	fa02 f303 	lsl.w	r3, r2, r3
 80081b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	697a      	ldr	r2, [r7, #20]
 80081bc:	4013      	ands	r3, r2
 80081be:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80081c0:	693a      	ldr	r2, [r7, #16]
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	f040 8164 	bne.w	8008492 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	f003 0303 	and.w	r3, r3, #3
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d005      	beq.n	80081e2 <HAL_GPIO_Init+0x56>
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	f003 0303 	and.w	r3, r3, #3
 80081de:	2b02      	cmp	r3, #2
 80081e0:	d130      	bne.n	8008244 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	005b      	lsls	r3, r3, #1
 80081ec:	2203      	movs	r2, #3
 80081ee:	fa02 f303 	lsl.w	r3, r2, r3
 80081f2:	43db      	mvns	r3, r3
 80081f4:	69ba      	ldr	r2, [r7, #24]
 80081f6:	4013      	ands	r3, r2
 80081f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	68da      	ldr	r2, [r3, #12]
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	005b      	lsls	r3, r3, #1
 8008202:	fa02 f303 	lsl.w	r3, r2, r3
 8008206:	69ba      	ldr	r2, [r7, #24]
 8008208:	4313      	orrs	r3, r2
 800820a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	69ba      	ldr	r2, [r7, #24]
 8008210:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008218:	2201      	movs	r2, #1
 800821a:	69fb      	ldr	r3, [r7, #28]
 800821c:	fa02 f303 	lsl.w	r3, r2, r3
 8008220:	43db      	mvns	r3, r3
 8008222:	69ba      	ldr	r2, [r7, #24]
 8008224:	4013      	ands	r3, r2
 8008226:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	685b      	ldr	r3, [r3, #4]
 800822c:	091b      	lsrs	r3, r3, #4
 800822e:	f003 0201 	and.w	r2, r3, #1
 8008232:	69fb      	ldr	r3, [r7, #28]
 8008234:	fa02 f303 	lsl.w	r3, r2, r3
 8008238:	69ba      	ldr	r2, [r7, #24]
 800823a:	4313      	orrs	r3, r2
 800823c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	69ba      	ldr	r2, [r7, #24]
 8008242:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	f003 0303 	and.w	r3, r3, #3
 800824c:	2b03      	cmp	r3, #3
 800824e:	d017      	beq.n	8008280 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	68db      	ldr	r3, [r3, #12]
 8008254:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8008256:	69fb      	ldr	r3, [r7, #28]
 8008258:	005b      	lsls	r3, r3, #1
 800825a:	2203      	movs	r2, #3
 800825c:	fa02 f303 	lsl.w	r3, r2, r3
 8008260:	43db      	mvns	r3, r3
 8008262:	69ba      	ldr	r2, [r7, #24]
 8008264:	4013      	ands	r3, r2
 8008266:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	689a      	ldr	r2, [r3, #8]
 800826c:	69fb      	ldr	r3, [r7, #28]
 800826e:	005b      	lsls	r3, r3, #1
 8008270:	fa02 f303 	lsl.w	r3, r2, r3
 8008274:	69ba      	ldr	r2, [r7, #24]
 8008276:	4313      	orrs	r3, r2
 8008278:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	69ba      	ldr	r2, [r7, #24]
 800827e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	f003 0303 	and.w	r3, r3, #3
 8008288:	2b02      	cmp	r3, #2
 800828a:	d123      	bne.n	80082d4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800828c:	69fb      	ldr	r3, [r7, #28]
 800828e:	08da      	lsrs	r2, r3, #3
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	3208      	adds	r2, #8
 8008294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800829a:	69fb      	ldr	r3, [r7, #28]
 800829c:	f003 0307 	and.w	r3, r3, #7
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	220f      	movs	r2, #15
 80082a4:	fa02 f303 	lsl.w	r3, r2, r3
 80082a8:	43db      	mvns	r3, r3
 80082aa:	69ba      	ldr	r2, [r7, #24]
 80082ac:	4013      	ands	r3, r2
 80082ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	691a      	ldr	r2, [r3, #16]
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	f003 0307 	and.w	r3, r3, #7
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	fa02 f303 	lsl.w	r3, r2, r3
 80082c0:	69ba      	ldr	r2, [r7, #24]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80082c6:	69fb      	ldr	r3, [r7, #28]
 80082c8:	08da      	lsrs	r2, r3, #3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	3208      	adds	r2, #8
 80082ce:	69b9      	ldr	r1, [r7, #24]
 80082d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80082da:	69fb      	ldr	r3, [r7, #28]
 80082dc:	005b      	lsls	r3, r3, #1
 80082de:	2203      	movs	r2, #3
 80082e0:	fa02 f303 	lsl.w	r3, r2, r3
 80082e4:	43db      	mvns	r3, r3
 80082e6:	69ba      	ldr	r2, [r7, #24]
 80082e8:	4013      	ands	r3, r2
 80082ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	685b      	ldr	r3, [r3, #4]
 80082f0:	f003 0203 	and.w	r2, r3, #3
 80082f4:	69fb      	ldr	r3, [r7, #28]
 80082f6:	005b      	lsls	r3, r3, #1
 80082f8:	fa02 f303 	lsl.w	r3, r2, r3
 80082fc:	69ba      	ldr	r2, [r7, #24]
 80082fe:	4313      	orrs	r3, r2
 8008300:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	69ba      	ldr	r2, [r7, #24]
 8008306:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008310:	2b00      	cmp	r3, #0
 8008312:	f000 80be 	beq.w	8008492 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008316:	4b66      	ldr	r3, [pc, #408]	@ (80084b0 <HAL_GPIO_Init+0x324>)
 8008318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800831a:	4a65      	ldr	r2, [pc, #404]	@ (80084b0 <HAL_GPIO_Init+0x324>)
 800831c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008320:	6453      	str	r3, [r2, #68]	@ 0x44
 8008322:	4b63      	ldr	r3, [pc, #396]	@ (80084b0 <HAL_GPIO_Init+0x324>)
 8008324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008326:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800832a:	60fb      	str	r3, [r7, #12]
 800832c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800832e:	4a61      	ldr	r2, [pc, #388]	@ (80084b4 <HAL_GPIO_Init+0x328>)
 8008330:	69fb      	ldr	r3, [r7, #28]
 8008332:	089b      	lsrs	r3, r3, #2
 8008334:	3302      	adds	r3, #2
 8008336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800833a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	f003 0303 	and.w	r3, r3, #3
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	220f      	movs	r2, #15
 8008346:	fa02 f303 	lsl.w	r3, r2, r3
 800834a:	43db      	mvns	r3, r3
 800834c:	69ba      	ldr	r2, [r7, #24]
 800834e:	4013      	ands	r3, r2
 8008350:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	4a58      	ldr	r2, [pc, #352]	@ (80084b8 <HAL_GPIO_Init+0x32c>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d037      	beq.n	80083ca <HAL_GPIO_Init+0x23e>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	4a57      	ldr	r2, [pc, #348]	@ (80084bc <HAL_GPIO_Init+0x330>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d031      	beq.n	80083c6 <HAL_GPIO_Init+0x23a>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	4a56      	ldr	r2, [pc, #344]	@ (80084c0 <HAL_GPIO_Init+0x334>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d02b      	beq.n	80083c2 <HAL_GPIO_Init+0x236>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	4a55      	ldr	r2, [pc, #340]	@ (80084c4 <HAL_GPIO_Init+0x338>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d025      	beq.n	80083be <HAL_GPIO_Init+0x232>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	4a54      	ldr	r2, [pc, #336]	@ (80084c8 <HAL_GPIO_Init+0x33c>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d01f      	beq.n	80083ba <HAL_GPIO_Init+0x22e>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	4a53      	ldr	r2, [pc, #332]	@ (80084cc <HAL_GPIO_Init+0x340>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d019      	beq.n	80083b6 <HAL_GPIO_Init+0x22a>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	4a52      	ldr	r2, [pc, #328]	@ (80084d0 <HAL_GPIO_Init+0x344>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d013      	beq.n	80083b2 <HAL_GPIO_Init+0x226>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	4a51      	ldr	r2, [pc, #324]	@ (80084d4 <HAL_GPIO_Init+0x348>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d00d      	beq.n	80083ae <HAL_GPIO_Init+0x222>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	4a50      	ldr	r2, [pc, #320]	@ (80084d8 <HAL_GPIO_Init+0x34c>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d007      	beq.n	80083aa <HAL_GPIO_Init+0x21e>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	4a4f      	ldr	r2, [pc, #316]	@ (80084dc <HAL_GPIO_Init+0x350>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d101      	bne.n	80083a6 <HAL_GPIO_Init+0x21a>
 80083a2:	2309      	movs	r3, #9
 80083a4:	e012      	b.n	80083cc <HAL_GPIO_Init+0x240>
 80083a6:	230a      	movs	r3, #10
 80083a8:	e010      	b.n	80083cc <HAL_GPIO_Init+0x240>
 80083aa:	2308      	movs	r3, #8
 80083ac:	e00e      	b.n	80083cc <HAL_GPIO_Init+0x240>
 80083ae:	2307      	movs	r3, #7
 80083b0:	e00c      	b.n	80083cc <HAL_GPIO_Init+0x240>
 80083b2:	2306      	movs	r3, #6
 80083b4:	e00a      	b.n	80083cc <HAL_GPIO_Init+0x240>
 80083b6:	2305      	movs	r3, #5
 80083b8:	e008      	b.n	80083cc <HAL_GPIO_Init+0x240>
 80083ba:	2304      	movs	r3, #4
 80083bc:	e006      	b.n	80083cc <HAL_GPIO_Init+0x240>
 80083be:	2303      	movs	r3, #3
 80083c0:	e004      	b.n	80083cc <HAL_GPIO_Init+0x240>
 80083c2:	2302      	movs	r3, #2
 80083c4:	e002      	b.n	80083cc <HAL_GPIO_Init+0x240>
 80083c6:	2301      	movs	r3, #1
 80083c8:	e000      	b.n	80083cc <HAL_GPIO_Init+0x240>
 80083ca:	2300      	movs	r3, #0
 80083cc:	69fa      	ldr	r2, [r7, #28]
 80083ce:	f002 0203 	and.w	r2, r2, #3
 80083d2:	0092      	lsls	r2, r2, #2
 80083d4:	4093      	lsls	r3, r2
 80083d6:	69ba      	ldr	r2, [r7, #24]
 80083d8:	4313      	orrs	r3, r2
 80083da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80083dc:	4935      	ldr	r1, [pc, #212]	@ (80084b4 <HAL_GPIO_Init+0x328>)
 80083de:	69fb      	ldr	r3, [r7, #28]
 80083e0:	089b      	lsrs	r3, r3, #2
 80083e2:	3302      	adds	r3, #2
 80083e4:	69ba      	ldr	r2, [r7, #24]
 80083e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80083ea:	4b3d      	ldr	r3, [pc, #244]	@ (80084e0 <HAL_GPIO_Init+0x354>)
 80083ec:	689b      	ldr	r3, [r3, #8]
 80083ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	43db      	mvns	r3, r3
 80083f4:	69ba      	ldr	r2, [r7, #24]
 80083f6:	4013      	ands	r3, r2
 80083f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008402:	2b00      	cmp	r3, #0
 8008404:	d003      	beq.n	800840e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008406:	69ba      	ldr	r2, [r7, #24]
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	4313      	orrs	r3, r2
 800840c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800840e:	4a34      	ldr	r2, [pc, #208]	@ (80084e0 <HAL_GPIO_Init+0x354>)
 8008410:	69bb      	ldr	r3, [r7, #24]
 8008412:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008414:	4b32      	ldr	r3, [pc, #200]	@ (80084e0 <HAL_GPIO_Init+0x354>)
 8008416:	68db      	ldr	r3, [r3, #12]
 8008418:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800841a:	693b      	ldr	r3, [r7, #16]
 800841c:	43db      	mvns	r3, r3
 800841e:	69ba      	ldr	r2, [r7, #24]
 8008420:	4013      	ands	r3, r2
 8008422:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800842c:	2b00      	cmp	r3, #0
 800842e:	d003      	beq.n	8008438 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008430:	69ba      	ldr	r2, [r7, #24]
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	4313      	orrs	r3, r2
 8008436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008438:	4a29      	ldr	r2, [pc, #164]	@ (80084e0 <HAL_GPIO_Init+0x354>)
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800843e:	4b28      	ldr	r3, [pc, #160]	@ (80084e0 <HAL_GPIO_Init+0x354>)
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	43db      	mvns	r3, r3
 8008448:	69ba      	ldr	r2, [r7, #24]
 800844a:	4013      	ands	r3, r2
 800844c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008456:	2b00      	cmp	r3, #0
 8008458:	d003      	beq.n	8008462 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800845a:	69ba      	ldr	r2, [r7, #24]
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	4313      	orrs	r3, r2
 8008460:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008462:	4a1f      	ldr	r2, [pc, #124]	@ (80084e0 <HAL_GPIO_Init+0x354>)
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008468:	4b1d      	ldr	r3, [pc, #116]	@ (80084e0 <HAL_GPIO_Init+0x354>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	43db      	mvns	r3, r3
 8008472:	69ba      	ldr	r2, [r7, #24]
 8008474:	4013      	ands	r3, r2
 8008476:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008480:	2b00      	cmp	r3, #0
 8008482:	d003      	beq.n	800848c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008484:	69ba      	ldr	r2, [r7, #24]
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	4313      	orrs	r3, r2
 800848a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800848c:	4a14      	ldr	r2, [pc, #80]	@ (80084e0 <HAL_GPIO_Init+0x354>)
 800848e:	69bb      	ldr	r3, [r7, #24]
 8008490:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8008492:	69fb      	ldr	r3, [r7, #28]
 8008494:	3301      	adds	r3, #1
 8008496:	61fb      	str	r3, [r7, #28]
 8008498:	69fb      	ldr	r3, [r7, #28]
 800849a:	2b0f      	cmp	r3, #15
 800849c:	f67f ae86 	bls.w	80081ac <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80084a0:	bf00      	nop
 80084a2:	bf00      	nop
 80084a4:	3724      	adds	r7, #36	@ 0x24
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr
 80084ae:	bf00      	nop
 80084b0:	40023800 	.word	0x40023800
 80084b4:	40013800 	.word	0x40013800
 80084b8:	40020000 	.word	0x40020000
 80084bc:	40020400 	.word	0x40020400
 80084c0:	40020800 	.word	0x40020800
 80084c4:	40020c00 	.word	0x40020c00
 80084c8:	40021000 	.word	0x40021000
 80084cc:	40021400 	.word	0x40021400
 80084d0:	40021800 	.word	0x40021800
 80084d4:	40021c00 	.word	0x40021c00
 80084d8:	40022000 	.word	0x40022000
 80084dc:	40022400 	.word	0x40022400
 80084e0:	40013c00 	.word	0x40013c00

080084e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b085      	sub	sp, #20
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	460b      	mov	r3, r1
 80084ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	691a      	ldr	r2, [r3, #16]
 80084f4:	887b      	ldrh	r3, [r7, #2]
 80084f6:	4013      	ands	r3, r2
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d002      	beq.n	8008502 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80084fc:	2301      	movs	r3, #1
 80084fe:	73fb      	strb	r3, [r7, #15]
 8008500:	e001      	b.n	8008506 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008502:	2300      	movs	r3, #0
 8008504:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008506:	7bfb      	ldrb	r3, [r7, #15]
}
 8008508:	4618      	mov	r0, r3
 800850a:	3714      	adds	r7, #20
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	460b      	mov	r3, r1
 800851e:	807b      	strh	r3, [r7, #2]
 8008520:	4613      	mov	r3, r2
 8008522:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008524:	787b      	ldrb	r3, [r7, #1]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d003      	beq.n	8008532 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800852a:	887a      	ldrh	r2, [r7, #2]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8008530:	e003      	b.n	800853a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8008532:	887b      	ldrh	r3, [r7, #2]
 8008534:	041a      	lsls	r2, r3, #16
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	619a      	str	r2, [r3, #24]
}
 800853a:	bf00      	nop
 800853c:	370c      	adds	r7, #12
 800853e:	46bd      	mov	sp, r7
 8008540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008544:	4770      	bx	lr

08008546 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008546:	b580      	push	{r7, lr}
 8008548:	b086      	sub	sp, #24
 800854a:	af00      	add	r7, sp, #0
 800854c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4618      	mov	r0, r3
 800855e:	f009 f951 	bl	8011804 <USB_GetMode>
 8008562:	4603      	mov	r3, r0
 8008564:	2b01      	cmp	r3, #1
 8008566:	f040 80fb 	bne.w	8008760 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4618      	mov	r0, r3
 8008570:	f009 f914 	bl	801179c <USB_ReadInterrupts>
 8008574:	4603      	mov	r3, r0
 8008576:	2b00      	cmp	r3, #0
 8008578:	f000 80f1 	beq.w	800875e <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4618      	mov	r0, r3
 8008582:	f009 f90b 	bl	801179c <USB_ReadInterrupts>
 8008586:	4603      	mov	r3, r0
 8008588:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800858c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008590:	d104      	bne.n	800859c <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800859a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4618      	mov	r0, r3
 80085a2:	f009 f8fb 	bl	801179c <USB_ReadInterrupts>
 80085a6:	4603      	mov	r3, r0
 80085a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80085ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80085b0:	d104      	bne.n	80085bc <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80085ba:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4618      	mov	r0, r3
 80085c2:	f009 f8eb 	bl	801179c <USB_ReadInterrupts>
 80085c6:	4603      	mov	r3, r0
 80085c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80085cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80085d0:	d104      	bne.n	80085dc <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80085da:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4618      	mov	r0, r3
 80085e2:	f009 f8db 	bl	801179c <USB_ReadInterrupts>
 80085e6:	4603      	mov	r3, r0
 80085e8:	f003 0302 	and.w	r3, r3, #2
 80085ec:	2b02      	cmp	r3, #2
 80085ee:	d103      	bne.n	80085f8 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	2202      	movs	r2, #2
 80085f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4618      	mov	r0, r3
 80085fe:	f009 f8cd 	bl	801179c <USB_ReadInterrupts>
 8008602:	4603      	mov	r3, r0
 8008604:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008608:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800860c:	d120      	bne.n	8008650 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8008616:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f003 0301 	and.w	r3, r3, #1
 8008624:	2b00      	cmp	r3, #0
 8008626:	d113      	bne.n	8008650 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8008628:	2110      	movs	r1, #16
 800862a:	6938      	ldr	r0, [r7, #16]
 800862c:	f008 fffe 	bl	801162c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8008630:	6938      	ldr	r0, [r7, #16]
 8008632:	f009 f82d 	bl	8011690 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	7a5b      	ldrb	r3, [r3, #9]
 800863a:	2b02      	cmp	r3, #2
 800863c:	d105      	bne.n	800864a <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	2101      	movs	r1, #1
 8008644:	4618      	mov	r0, r3
 8008646:	f009 f8eb 	bl	8011820 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f00e ffd6 	bl	80175fc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4618      	mov	r0, r3
 8008656:	f009 f8a1 	bl	801179c <USB_ReadInterrupts>
 800865a:	4603      	mov	r3, r0
 800865c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008660:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008664:	d102      	bne.n	800866c <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f001 fca1 	bl	8009fae <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4618      	mov	r0, r3
 8008672:	f009 f893 	bl	801179c <USB_ReadInterrupts>
 8008676:	4603      	mov	r3, r0
 8008678:	f003 0308 	and.w	r3, r3, #8
 800867c:	2b08      	cmp	r3, #8
 800867e:	d106      	bne.n	800868e <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f00e ff9f 	bl	80175c4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2208      	movs	r2, #8
 800868c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4618      	mov	r0, r3
 8008694:	f009 f882 	bl	801179c <USB_ReadInterrupts>
 8008698:	4603      	mov	r3, r0
 800869a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800869e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086a2:	d139      	bne.n	8008718 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4618      	mov	r0, r3
 80086aa:	f009 f8f6 	bl	801189a <USB_HC_ReadInterrupt>
 80086ae:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80086b0:	2300      	movs	r3, #0
 80086b2:	617b      	str	r3, [r7, #20]
 80086b4:	e025      	b.n	8008702 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	f003 030f 	and.w	r3, r3, #15
 80086bc:	68ba      	ldr	r2, [r7, #8]
 80086be:	fa22 f303 	lsr.w	r3, r2, r3
 80086c2:	f003 0301 	and.w	r3, r3, #1
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d018      	beq.n	80086fc <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	015a      	lsls	r2, r3, #5
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	4413      	add	r3, r2
 80086d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80086dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80086e0:	d106      	bne.n	80086f0 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	b2db      	uxtb	r3, r3
 80086e6:	4619      	mov	r1, r3
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f000 f859 	bl	80087a0 <HCD_HC_IN_IRQHandler>
 80086ee:	e005      	b.n	80086fc <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	b2db      	uxtb	r3, r3
 80086f4:	4619      	mov	r1, r3
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 febb 	bl	8009472 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80086fc:	697b      	ldr	r3, [r7, #20]
 80086fe:	3301      	adds	r3, #1
 8008700:	617b      	str	r3, [r7, #20]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	795b      	ldrb	r3, [r3, #5]
 8008706:	461a      	mov	r2, r3
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	4293      	cmp	r3, r2
 800870c:	d3d3      	bcc.n	80086b6 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008716:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4618      	mov	r0, r3
 800871e:	f009 f83d 	bl	801179c <USB_ReadInterrupts>
 8008722:	4603      	mov	r3, r0
 8008724:	f003 0310 	and.w	r3, r3, #16
 8008728:	2b10      	cmp	r3, #16
 800872a:	d101      	bne.n	8008730 <HAL_HCD_IRQHandler+0x1ea>
 800872c:	2301      	movs	r3, #1
 800872e:	e000      	b.n	8008732 <HAL_HCD_IRQHandler+0x1ec>
 8008730:	2300      	movs	r3, #0
 8008732:	2b00      	cmp	r3, #0
 8008734:	d014      	beq.n	8008760 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	699a      	ldr	r2, [r3, #24]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f022 0210 	bic.w	r2, r2, #16
 8008744:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f001 fb52 	bl	8009df0 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	699a      	ldr	r2, [r3, #24]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f042 0210 	orr.w	r2, r2, #16
 800875a:	619a      	str	r2, [r3, #24]
 800875c:	e000      	b.n	8008760 <HAL_HCD_IRQHandler+0x21a>
      return;
 800875e:	bf00      	nop
    }
  }
}
 8008760:	3718      	adds	r7, #24
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}

08008766 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8008766:	b580      	push	{r7, lr}
 8008768:	b082      	sub	sp, #8
 800876a:	af00      	add	r7, sp, #0
 800876c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008774:	2b01      	cmp	r3, #1
 8008776:	d101      	bne.n	800877c <HAL_HCD_Stop+0x16>
 8008778:	2302      	movs	r3, #2
 800877a:	e00d      	b.n	8008798 <HAL_HCD_Stop+0x32>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2201      	movs	r2, #1
 8008780:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4618      	mov	r0, r3
 800878a:	f009 f9b7 	bl	8011afc <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2200      	movs	r2, #0
 8008792:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8008796:	2300      	movs	r3, #0
}
 8008798:	4618      	mov	r0, r3
 800879a:	3708      	adds	r7, #8
 800879c:	46bd      	mov	sp, r7
 800879e:	bd80      	pop	{r7, pc}

080087a0 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b086      	sub	sp, #24
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
 80087a8:	460b      	mov	r3, r1
 80087aa:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	78fa      	ldrb	r2, [r7, #3]
 80087bc:	4611      	mov	r1, r2
 80087be:	4618      	mov	r0, r3
 80087c0:	f008 ffff 	bl	80117c2 <USB_ReadChInterrupts>
 80087c4:	4603      	mov	r3, r0
 80087c6:	f003 0304 	and.w	r3, r3, #4
 80087ca:	2b04      	cmp	r3, #4
 80087cc:	d11a      	bne.n	8008804 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80087ce:	78fb      	ldrb	r3, [r7, #3]
 80087d0:	015a      	lsls	r2, r3, #5
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	4413      	add	r3, r2
 80087d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087da:	461a      	mov	r2, r3
 80087dc:	2304      	movs	r3, #4
 80087de:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80087e0:	78fa      	ldrb	r2, [r7, #3]
 80087e2:	6879      	ldr	r1, [r7, #4]
 80087e4:	4613      	mov	r3, r2
 80087e6:	011b      	lsls	r3, r3, #4
 80087e8:	1a9b      	subs	r3, r3, r2
 80087ea:	009b      	lsls	r3, r3, #2
 80087ec:	440b      	add	r3, r1
 80087ee:	334d      	adds	r3, #77	@ 0x4d
 80087f0:	2207      	movs	r2, #7
 80087f2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	78fa      	ldrb	r2, [r7, #3]
 80087fa:	4611      	mov	r1, r2
 80087fc:	4618      	mov	r0, r3
 80087fe:	f009 f85d 	bl	80118bc <USB_HC_Halt>
 8008802:	e09e      	b.n	8008942 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	78fa      	ldrb	r2, [r7, #3]
 800880a:	4611      	mov	r1, r2
 800880c:	4618      	mov	r0, r3
 800880e:	f008 ffd8 	bl	80117c2 <USB_ReadChInterrupts>
 8008812:	4603      	mov	r3, r0
 8008814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008818:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800881c:	d11b      	bne.n	8008856 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800881e:	78fb      	ldrb	r3, [r7, #3]
 8008820:	015a      	lsls	r2, r3, #5
 8008822:	693b      	ldr	r3, [r7, #16]
 8008824:	4413      	add	r3, r2
 8008826:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800882a:	461a      	mov	r2, r3
 800882c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008830:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8008832:	78fa      	ldrb	r2, [r7, #3]
 8008834:	6879      	ldr	r1, [r7, #4]
 8008836:	4613      	mov	r3, r2
 8008838:	011b      	lsls	r3, r3, #4
 800883a:	1a9b      	subs	r3, r3, r2
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	440b      	add	r3, r1
 8008840:	334d      	adds	r3, #77	@ 0x4d
 8008842:	2208      	movs	r2, #8
 8008844:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	78fa      	ldrb	r2, [r7, #3]
 800884c:	4611      	mov	r1, r2
 800884e:	4618      	mov	r0, r3
 8008850:	f009 f834 	bl	80118bc <USB_HC_Halt>
 8008854:	e075      	b.n	8008942 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	78fa      	ldrb	r2, [r7, #3]
 800885c:	4611      	mov	r1, r2
 800885e:	4618      	mov	r0, r3
 8008860:	f008 ffaf 	bl	80117c2 <USB_ReadChInterrupts>
 8008864:	4603      	mov	r3, r0
 8008866:	f003 0308 	and.w	r3, r3, #8
 800886a:	2b08      	cmp	r3, #8
 800886c:	d11a      	bne.n	80088a4 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800886e:	78fb      	ldrb	r3, [r7, #3]
 8008870:	015a      	lsls	r2, r3, #5
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	4413      	add	r3, r2
 8008876:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800887a:	461a      	mov	r2, r3
 800887c:	2308      	movs	r3, #8
 800887e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8008880:	78fa      	ldrb	r2, [r7, #3]
 8008882:	6879      	ldr	r1, [r7, #4]
 8008884:	4613      	mov	r3, r2
 8008886:	011b      	lsls	r3, r3, #4
 8008888:	1a9b      	subs	r3, r3, r2
 800888a:	009b      	lsls	r3, r3, #2
 800888c:	440b      	add	r3, r1
 800888e:	334d      	adds	r3, #77	@ 0x4d
 8008890:	2206      	movs	r2, #6
 8008892:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	78fa      	ldrb	r2, [r7, #3]
 800889a:	4611      	mov	r1, r2
 800889c:	4618      	mov	r0, r3
 800889e:	f009 f80d 	bl	80118bc <USB_HC_Halt>
 80088a2:	e04e      	b.n	8008942 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	78fa      	ldrb	r2, [r7, #3]
 80088aa:	4611      	mov	r1, r2
 80088ac:	4618      	mov	r0, r3
 80088ae:	f008 ff88 	bl	80117c2 <USB_ReadChInterrupts>
 80088b2:	4603      	mov	r3, r0
 80088b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80088b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088bc:	d11b      	bne.n	80088f6 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80088be:	78fb      	ldrb	r3, [r7, #3]
 80088c0:	015a      	lsls	r2, r3, #5
 80088c2:	693b      	ldr	r3, [r7, #16]
 80088c4:	4413      	add	r3, r2
 80088c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088ca:	461a      	mov	r2, r3
 80088cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088d0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80088d2:	78fa      	ldrb	r2, [r7, #3]
 80088d4:	6879      	ldr	r1, [r7, #4]
 80088d6:	4613      	mov	r3, r2
 80088d8:	011b      	lsls	r3, r3, #4
 80088da:	1a9b      	subs	r3, r3, r2
 80088dc:	009b      	lsls	r3, r3, #2
 80088de:	440b      	add	r3, r1
 80088e0:	334d      	adds	r3, #77	@ 0x4d
 80088e2:	2209      	movs	r2, #9
 80088e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	78fa      	ldrb	r2, [r7, #3]
 80088ec:	4611      	mov	r1, r2
 80088ee:	4618      	mov	r0, r3
 80088f0:	f008 ffe4 	bl	80118bc <USB_HC_Halt>
 80088f4:	e025      	b.n	8008942 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	78fa      	ldrb	r2, [r7, #3]
 80088fc:	4611      	mov	r1, r2
 80088fe:	4618      	mov	r0, r3
 8008900:	f008 ff5f 	bl	80117c2 <USB_ReadChInterrupts>
 8008904:	4603      	mov	r3, r0
 8008906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800890a:	2b80      	cmp	r3, #128	@ 0x80
 800890c:	d119      	bne.n	8008942 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800890e:	78fb      	ldrb	r3, [r7, #3]
 8008910:	015a      	lsls	r2, r3, #5
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	4413      	add	r3, r2
 8008916:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800891a:	461a      	mov	r2, r3
 800891c:	2380      	movs	r3, #128	@ 0x80
 800891e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008920:	78fa      	ldrb	r2, [r7, #3]
 8008922:	6879      	ldr	r1, [r7, #4]
 8008924:	4613      	mov	r3, r2
 8008926:	011b      	lsls	r3, r3, #4
 8008928:	1a9b      	subs	r3, r3, r2
 800892a:	009b      	lsls	r3, r3, #2
 800892c:	440b      	add	r3, r1
 800892e:	334d      	adds	r3, #77	@ 0x4d
 8008930:	2207      	movs	r2, #7
 8008932:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	78fa      	ldrb	r2, [r7, #3]
 800893a:	4611      	mov	r1, r2
 800893c:	4618      	mov	r0, r3
 800893e:	f008 ffbd 	bl	80118bc <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	78fa      	ldrb	r2, [r7, #3]
 8008948:	4611      	mov	r1, r2
 800894a:	4618      	mov	r0, r3
 800894c:	f008 ff39 	bl	80117c2 <USB_ReadChInterrupts>
 8008950:	4603      	mov	r3, r0
 8008952:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008956:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800895a:	d112      	bne.n	8008982 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	78fa      	ldrb	r2, [r7, #3]
 8008962:	4611      	mov	r1, r2
 8008964:	4618      	mov	r0, r3
 8008966:	f008 ffa9 	bl	80118bc <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800896a:	78fb      	ldrb	r3, [r7, #3]
 800896c:	015a      	lsls	r2, r3, #5
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	4413      	add	r3, r2
 8008972:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008976:	461a      	mov	r2, r3
 8008978:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800897c:	6093      	str	r3, [r2, #8]
 800897e:	f000 bd75 	b.w	800946c <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	78fa      	ldrb	r2, [r7, #3]
 8008988:	4611      	mov	r1, r2
 800898a:	4618      	mov	r0, r3
 800898c:	f008 ff19 	bl	80117c2 <USB_ReadChInterrupts>
 8008990:	4603      	mov	r3, r0
 8008992:	f003 0301 	and.w	r3, r3, #1
 8008996:	2b01      	cmp	r3, #1
 8008998:	f040 8128 	bne.w	8008bec <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800899c:	78fb      	ldrb	r3, [r7, #3]
 800899e:	015a      	lsls	r2, r3, #5
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	4413      	add	r3, r2
 80089a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089a8:	461a      	mov	r2, r3
 80089aa:	2320      	movs	r3, #32
 80089ac:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80089ae:	78fa      	ldrb	r2, [r7, #3]
 80089b0:	6879      	ldr	r1, [r7, #4]
 80089b2:	4613      	mov	r3, r2
 80089b4:	011b      	lsls	r3, r3, #4
 80089b6:	1a9b      	subs	r3, r3, r2
 80089b8:	009b      	lsls	r3, r3, #2
 80089ba:	440b      	add	r3, r1
 80089bc:	331b      	adds	r3, #27
 80089be:	781b      	ldrb	r3, [r3, #0]
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d119      	bne.n	80089f8 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80089c4:	78fa      	ldrb	r2, [r7, #3]
 80089c6:	6879      	ldr	r1, [r7, #4]
 80089c8:	4613      	mov	r3, r2
 80089ca:	011b      	lsls	r3, r3, #4
 80089cc:	1a9b      	subs	r3, r3, r2
 80089ce:	009b      	lsls	r3, r3, #2
 80089d0:	440b      	add	r3, r1
 80089d2:	331b      	adds	r3, #27
 80089d4:	2200      	movs	r2, #0
 80089d6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80089d8:	78fb      	ldrb	r3, [r7, #3]
 80089da:	015a      	lsls	r2, r3, #5
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	4413      	add	r3, r2
 80089e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	78fa      	ldrb	r2, [r7, #3]
 80089e8:	0151      	lsls	r1, r2, #5
 80089ea:	693a      	ldr	r2, [r7, #16]
 80089ec:	440a      	add	r2, r1
 80089ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80089f6:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	799b      	ldrb	r3, [r3, #6]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d01b      	beq.n	8008a38 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8008a00:	78fa      	ldrb	r2, [r7, #3]
 8008a02:	6879      	ldr	r1, [r7, #4]
 8008a04:	4613      	mov	r3, r2
 8008a06:	011b      	lsls	r3, r3, #4
 8008a08:	1a9b      	subs	r3, r3, r2
 8008a0a:	009b      	lsls	r3, r3, #2
 8008a0c:	440b      	add	r3, r1
 8008a0e:	3330      	adds	r3, #48	@ 0x30
 8008a10:	6819      	ldr	r1, [r3, #0]
 8008a12:	78fb      	ldrb	r3, [r7, #3]
 8008a14:	015a      	lsls	r2, r3, #5
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	4413      	add	r3, r2
 8008a1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a1e:	691b      	ldr	r3, [r3, #16]
 8008a20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a24:	78fa      	ldrb	r2, [r7, #3]
 8008a26:	1ac9      	subs	r1, r1, r3
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	4613      	mov	r3, r2
 8008a2c:	011b      	lsls	r3, r3, #4
 8008a2e:	1a9b      	subs	r3, r3, r2
 8008a30:	009b      	lsls	r3, r3, #2
 8008a32:	4403      	add	r3, r0
 8008a34:	3338      	adds	r3, #56	@ 0x38
 8008a36:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8008a38:	78fa      	ldrb	r2, [r7, #3]
 8008a3a:	6879      	ldr	r1, [r7, #4]
 8008a3c:	4613      	mov	r3, r2
 8008a3e:	011b      	lsls	r3, r3, #4
 8008a40:	1a9b      	subs	r3, r3, r2
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	440b      	add	r3, r1
 8008a46:	334d      	adds	r3, #77	@ 0x4d
 8008a48:	2201      	movs	r2, #1
 8008a4a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8008a4c:	78fa      	ldrb	r2, [r7, #3]
 8008a4e:	6879      	ldr	r1, [r7, #4]
 8008a50:	4613      	mov	r3, r2
 8008a52:	011b      	lsls	r3, r3, #4
 8008a54:	1a9b      	subs	r3, r3, r2
 8008a56:	009b      	lsls	r3, r3, #2
 8008a58:	440b      	add	r3, r1
 8008a5a:	3344      	adds	r3, #68	@ 0x44
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8008a60:	78fb      	ldrb	r3, [r7, #3]
 8008a62:	015a      	lsls	r2, r3, #5
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	4413      	add	r3, r2
 8008a68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a6c:	461a      	mov	r2, r3
 8008a6e:	2301      	movs	r3, #1
 8008a70:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a72:	78fa      	ldrb	r2, [r7, #3]
 8008a74:	6879      	ldr	r1, [r7, #4]
 8008a76:	4613      	mov	r3, r2
 8008a78:	011b      	lsls	r3, r3, #4
 8008a7a:	1a9b      	subs	r3, r3, r2
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	440b      	add	r3, r1
 8008a80:	3326      	adds	r3, #38	@ 0x26
 8008a82:	781b      	ldrb	r3, [r3, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d00a      	beq.n	8008a9e <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008a88:	78fa      	ldrb	r2, [r7, #3]
 8008a8a:	6879      	ldr	r1, [r7, #4]
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	011b      	lsls	r3, r3, #4
 8008a90:	1a9b      	subs	r3, r3, r2
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	440b      	add	r3, r1
 8008a96:	3326      	adds	r3, #38	@ 0x26
 8008a98:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a9a:	2b02      	cmp	r3, #2
 8008a9c:	d110      	bne.n	8008ac0 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	78fa      	ldrb	r2, [r7, #3]
 8008aa4:	4611      	mov	r1, r2
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f008 ff08 	bl	80118bc <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008aac:	78fb      	ldrb	r3, [r7, #3]
 8008aae:	015a      	lsls	r2, r3, #5
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ab8:	461a      	mov	r2, r3
 8008aba:	2310      	movs	r3, #16
 8008abc:	6093      	str	r3, [r2, #8]
 8008abe:	e03d      	b.n	8008b3c <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008ac0:	78fa      	ldrb	r2, [r7, #3]
 8008ac2:	6879      	ldr	r1, [r7, #4]
 8008ac4:	4613      	mov	r3, r2
 8008ac6:	011b      	lsls	r3, r3, #4
 8008ac8:	1a9b      	subs	r3, r3, r2
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	440b      	add	r3, r1
 8008ace:	3326      	adds	r3, #38	@ 0x26
 8008ad0:	781b      	ldrb	r3, [r3, #0]
 8008ad2:	2b03      	cmp	r3, #3
 8008ad4:	d00a      	beq.n	8008aec <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8008ad6:	78fa      	ldrb	r2, [r7, #3]
 8008ad8:	6879      	ldr	r1, [r7, #4]
 8008ada:	4613      	mov	r3, r2
 8008adc:	011b      	lsls	r3, r3, #4
 8008ade:	1a9b      	subs	r3, r3, r2
 8008ae0:	009b      	lsls	r3, r3, #2
 8008ae2:	440b      	add	r3, r1
 8008ae4:	3326      	adds	r3, #38	@ 0x26
 8008ae6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	d127      	bne.n	8008b3c <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008aec:	78fb      	ldrb	r3, [r7, #3]
 8008aee:	015a      	lsls	r2, r3, #5
 8008af0:	693b      	ldr	r3, [r7, #16]
 8008af2:	4413      	add	r3, r2
 8008af4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	78fa      	ldrb	r2, [r7, #3]
 8008afc:	0151      	lsls	r1, r2, #5
 8008afe:	693a      	ldr	r2, [r7, #16]
 8008b00:	440a      	add	r2, r1
 8008b02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b06:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008b0a:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008b0c:	78fa      	ldrb	r2, [r7, #3]
 8008b0e:	6879      	ldr	r1, [r7, #4]
 8008b10:	4613      	mov	r3, r2
 8008b12:	011b      	lsls	r3, r3, #4
 8008b14:	1a9b      	subs	r3, r3, r2
 8008b16:	009b      	lsls	r3, r3, #2
 8008b18:	440b      	add	r3, r1
 8008b1a:	334c      	adds	r3, #76	@ 0x4c
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008b20:	78fa      	ldrb	r2, [r7, #3]
 8008b22:	6879      	ldr	r1, [r7, #4]
 8008b24:	4613      	mov	r3, r2
 8008b26:	011b      	lsls	r3, r3, #4
 8008b28:	1a9b      	subs	r3, r3, r2
 8008b2a:	009b      	lsls	r3, r3, #2
 8008b2c:	440b      	add	r3, r1
 8008b2e:	334c      	adds	r3, #76	@ 0x4c
 8008b30:	781a      	ldrb	r2, [r3, #0]
 8008b32:	78fb      	ldrb	r3, [r7, #3]
 8008b34:	4619      	mov	r1, r3
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f00e fd6e 	bl	8017618 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	799b      	ldrb	r3, [r3, #6]
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d13b      	bne.n	8008bbc <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8008b44:	78fa      	ldrb	r2, [r7, #3]
 8008b46:	6879      	ldr	r1, [r7, #4]
 8008b48:	4613      	mov	r3, r2
 8008b4a:	011b      	lsls	r3, r3, #4
 8008b4c:	1a9b      	subs	r3, r3, r2
 8008b4e:	009b      	lsls	r3, r3, #2
 8008b50:	440b      	add	r3, r1
 8008b52:	3338      	adds	r3, #56	@ 0x38
 8008b54:	6819      	ldr	r1, [r3, #0]
 8008b56:	78fa      	ldrb	r2, [r7, #3]
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	4613      	mov	r3, r2
 8008b5c:	011b      	lsls	r3, r3, #4
 8008b5e:	1a9b      	subs	r3, r3, r2
 8008b60:	009b      	lsls	r3, r3, #2
 8008b62:	4403      	add	r3, r0
 8008b64:	3328      	adds	r3, #40	@ 0x28
 8008b66:	881b      	ldrh	r3, [r3, #0]
 8008b68:	440b      	add	r3, r1
 8008b6a:	1e59      	subs	r1, r3, #1
 8008b6c:	78fa      	ldrb	r2, [r7, #3]
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	4613      	mov	r3, r2
 8008b72:	011b      	lsls	r3, r3, #4
 8008b74:	1a9b      	subs	r3, r3, r2
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	4403      	add	r3, r0
 8008b7a:	3328      	adds	r3, #40	@ 0x28
 8008b7c:	881b      	ldrh	r3, [r3, #0]
 8008b7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	f000 8470 	beq.w	800946c <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8008b8c:	78fa      	ldrb	r2, [r7, #3]
 8008b8e:	6879      	ldr	r1, [r7, #4]
 8008b90:	4613      	mov	r3, r2
 8008b92:	011b      	lsls	r3, r3, #4
 8008b94:	1a9b      	subs	r3, r3, r2
 8008b96:	009b      	lsls	r3, r3, #2
 8008b98:	440b      	add	r3, r1
 8008b9a:	333c      	adds	r3, #60	@ 0x3c
 8008b9c:	781b      	ldrb	r3, [r3, #0]
 8008b9e:	78fa      	ldrb	r2, [r7, #3]
 8008ba0:	f083 0301 	eor.w	r3, r3, #1
 8008ba4:	b2d8      	uxtb	r0, r3
 8008ba6:	6879      	ldr	r1, [r7, #4]
 8008ba8:	4613      	mov	r3, r2
 8008baa:	011b      	lsls	r3, r3, #4
 8008bac:	1a9b      	subs	r3, r3, r2
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	440b      	add	r3, r1
 8008bb2:	333c      	adds	r3, #60	@ 0x3c
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	701a      	strb	r2, [r3, #0]
 8008bb8:	f000 bc58 	b.w	800946c <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8008bbc:	78fa      	ldrb	r2, [r7, #3]
 8008bbe:	6879      	ldr	r1, [r7, #4]
 8008bc0:	4613      	mov	r3, r2
 8008bc2:	011b      	lsls	r3, r3, #4
 8008bc4:	1a9b      	subs	r3, r3, r2
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	440b      	add	r3, r1
 8008bca:	333c      	adds	r3, #60	@ 0x3c
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	78fa      	ldrb	r2, [r7, #3]
 8008bd0:	f083 0301 	eor.w	r3, r3, #1
 8008bd4:	b2d8      	uxtb	r0, r3
 8008bd6:	6879      	ldr	r1, [r7, #4]
 8008bd8:	4613      	mov	r3, r2
 8008bda:	011b      	lsls	r3, r3, #4
 8008bdc:	1a9b      	subs	r3, r3, r2
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	440b      	add	r3, r1
 8008be2:	333c      	adds	r3, #60	@ 0x3c
 8008be4:	4602      	mov	r2, r0
 8008be6:	701a      	strb	r2, [r3, #0]
 8008be8:	f000 bc40 	b.w	800946c <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	78fa      	ldrb	r2, [r7, #3]
 8008bf2:	4611      	mov	r1, r2
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f008 fde4 	bl	80117c2 <USB_ReadChInterrupts>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	f003 0320 	and.w	r3, r3, #32
 8008c00:	2b20      	cmp	r3, #32
 8008c02:	d131      	bne.n	8008c68 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008c04:	78fb      	ldrb	r3, [r7, #3]
 8008c06:	015a      	lsls	r2, r3, #5
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	4413      	add	r3, r2
 8008c0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c10:	461a      	mov	r2, r3
 8008c12:	2320      	movs	r3, #32
 8008c14:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8008c16:	78fa      	ldrb	r2, [r7, #3]
 8008c18:	6879      	ldr	r1, [r7, #4]
 8008c1a:	4613      	mov	r3, r2
 8008c1c:	011b      	lsls	r3, r3, #4
 8008c1e:	1a9b      	subs	r3, r3, r2
 8008c20:	009b      	lsls	r3, r3, #2
 8008c22:	440b      	add	r3, r1
 8008c24:	331a      	adds	r3, #26
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	f040 841f 	bne.w	800946c <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8008c2e:	78fa      	ldrb	r2, [r7, #3]
 8008c30:	6879      	ldr	r1, [r7, #4]
 8008c32:	4613      	mov	r3, r2
 8008c34:	011b      	lsls	r3, r3, #4
 8008c36:	1a9b      	subs	r3, r3, r2
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	440b      	add	r3, r1
 8008c3c:	331b      	adds	r3, #27
 8008c3e:	2201      	movs	r2, #1
 8008c40:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008c42:	78fa      	ldrb	r2, [r7, #3]
 8008c44:	6879      	ldr	r1, [r7, #4]
 8008c46:	4613      	mov	r3, r2
 8008c48:	011b      	lsls	r3, r3, #4
 8008c4a:	1a9b      	subs	r3, r3, r2
 8008c4c:	009b      	lsls	r3, r3, #2
 8008c4e:	440b      	add	r3, r1
 8008c50:	334d      	adds	r3, #77	@ 0x4d
 8008c52:	2203      	movs	r2, #3
 8008c54:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	78fa      	ldrb	r2, [r7, #3]
 8008c5c:	4611      	mov	r1, r2
 8008c5e:	4618      	mov	r0, r3
 8008c60:	f008 fe2c 	bl	80118bc <USB_HC_Halt>
 8008c64:	f000 bc02 	b.w	800946c <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	78fa      	ldrb	r2, [r7, #3]
 8008c6e:	4611      	mov	r1, r2
 8008c70:	4618      	mov	r0, r3
 8008c72:	f008 fda6 	bl	80117c2 <USB_ReadChInterrupts>
 8008c76:	4603      	mov	r3, r0
 8008c78:	f003 0302 	and.w	r3, r3, #2
 8008c7c:	2b02      	cmp	r3, #2
 8008c7e:	f040 8305 	bne.w	800928c <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008c82:	78fb      	ldrb	r3, [r7, #3]
 8008c84:	015a      	lsls	r2, r3, #5
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	4413      	add	r3, r2
 8008c8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c8e:	461a      	mov	r2, r3
 8008c90:	2302      	movs	r3, #2
 8008c92:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008c94:	78fa      	ldrb	r2, [r7, #3]
 8008c96:	6879      	ldr	r1, [r7, #4]
 8008c98:	4613      	mov	r3, r2
 8008c9a:	011b      	lsls	r3, r3, #4
 8008c9c:	1a9b      	subs	r3, r3, r2
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	440b      	add	r3, r1
 8008ca2:	334d      	adds	r3, #77	@ 0x4d
 8008ca4:	781b      	ldrb	r3, [r3, #0]
 8008ca6:	2b01      	cmp	r3, #1
 8008ca8:	d114      	bne.n	8008cd4 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008caa:	78fa      	ldrb	r2, [r7, #3]
 8008cac:	6879      	ldr	r1, [r7, #4]
 8008cae:	4613      	mov	r3, r2
 8008cb0:	011b      	lsls	r3, r3, #4
 8008cb2:	1a9b      	subs	r3, r3, r2
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	440b      	add	r3, r1
 8008cb8:	334d      	adds	r3, #77	@ 0x4d
 8008cba:	2202      	movs	r2, #2
 8008cbc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008cbe:	78fa      	ldrb	r2, [r7, #3]
 8008cc0:	6879      	ldr	r1, [r7, #4]
 8008cc2:	4613      	mov	r3, r2
 8008cc4:	011b      	lsls	r3, r3, #4
 8008cc6:	1a9b      	subs	r3, r3, r2
 8008cc8:	009b      	lsls	r3, r3, #2
 8008cca:	440b      	add	r3, r1
 8008ccc:	334c      	adds	r3, #76	@ 0x4c
 8008cce:	2201      	movs	r2, #1
 8008cd0:	701a      	strb	r2, [r3, #0]
 8008cd2:	e2cc      	b.n	800926e <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8008cd4:	78fa      	ldrb	r2, [r7, #3]
 8008cd6:	6879      	ldr	r1, [r7, #4]
 8008cd8:	4613      	mov	r3, r2
 8008cda:	011b      	lsls	r3, r3, #4
 8008cdc:	1a9b      	subs	r3, r3, r2
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	440b      	add	r3, r1
 8008ce2:	334d      	adds	r3, #77	@ 0x4d
 8008ce4:	781b      	ldrb	r3, [r3, #0]
 8008ce6:	2b06      	cmp	r3, #6
 8008ce8:	d114      	bne.n	8008d14 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008cea:	78fa      	ldrb	r2, [r7, #3]
 8008cec:	6879      	ldr	r1, [r7, #4]
 8008cee:	4613      	mov	r3, r2
 8008cf0:	011b      	lsls	r3, r3, #4
 8008cf2:	1a9b      	subs	r3, r3, r2
 8008cf4:	009b      	lsls	r3, r3, #2
 8008cf6:	440b      	add	r3, r1
 8008cf8:	334d      	adds	r3, #77	@ 0x4d
 8008cfa:	2202      	movs	r2, #2
 8008cfc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008cfe:	78fa      	ldrb	r2, [r7, #3]
 8008d00:	6879      	ldr	r1, [r7, #4]
 8008d02:	4613      	mov	r3, r2
 8008d04:	011b      	lsls	r3, r3, #4
 8008d06:	1a9b      	subs	r3, r3, r2
 8008d08:	009b      	lsls	r3, r3, #2
 8008d0a:	440b      	add	r3, r1
 8008d0c:	334c      	adds	r3, #76	@ 0x4c
 8008d0e:	2205      	movs	r2, #5
 8008d10:	701a      	strb	r2, [r3, #0]
 8008d12:	e2ac      	b.n	800926e <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008d14:	78fa      	ldrb	r2, [r7, #3]
 8008d16:	6879      	ldr	r1, [r7, #4]
 8008d18:	4613      	mov	r3, r2
 8008d1a:	011b      	lsls	r3, r3, #4
 8008d1c:	1a9b      	subs	r3, r3, r2
 8008d1e:	009b      	lsls	r3, r3, #2
 8008d20:	440b      	add	r3, r1
 8008d22:	334d      	adds	r3, #77	@ 0x4d
 8008d24:	781b      	ldrb	r3, [r3, #0]
 8008d26:	2b07      	cmp	r3, #7
 8008d28:	d00b      	beq.n	8008d42 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8008d2a:	78fa      	ldrb	r2, [r7, #3]
 8008d2c:	6879      	ldr	r1, [r7, #4]
 8008d2e:	4613      	mov	r3, r2
 8008d30:	011b      	lsls	r3, r3, #4
 8008d32:	1a9b      	subs	r3, r3, r2
 8008d34:	009b      	lsls	r3, r3, #2
 8008d36:	440b      	add	r3, r1
 8008d38:	334d      	adds	r3, #77	@ 0x4d
 8008d3a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008d3c:	2b09      	cmp	r3, #9
 8008d3e:	f040 80a6 	bne.w	8008e8e <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008d42:	78fa      	ldrb	r2, [r7, #3]
 8008d44:	6879      	ldr	r1, [r7, #4]
 8008d46:	4613      	mov	r3, r2
 8008d48:	011b      	lsls	r3, r3, #4
 8008d4a:	1a9b      	subs	r3, r3, r2
 8008d4c:	009b      	lsls	r3, r3, #2
 8008d4e:	440b      	add	r3, r1
 8008d50:	334d      	adds	r3, #77	@ 0x4d
 8008d52:	2202      	movs	r2, #2
 8008d54:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008d56:	78fa      	ldrb	r2, [r7, #3]
 8008d58:	6879      	ldr	r1, [r7, #4]
 8008d5a:	4613      	mov	r3, r2
 8008d5c:	011b      	lsls	r3, r3, #4
 8008d5e:	1a9b      	subs	r3, r3, r2
 8008d60:	009b      	lsls	r3, r3, #2
 8008d62:	440b      	add	r3, r1
 8008d64:	3344      	adds	r3, #68	@ 0x44
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	1c59      	adds	r1, r3, #1
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	4613      	mov	r3, r2
 8008d6e:	011b      	lsls	r3, r3, #4
 8008d70:	1a9b      	subs	r3, r3, r2
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	4403      	add	r3, r0
 8008d76:	3344      	adds	r3, #68	@ 0x44
 8008d78:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008d7a:	78fa      	ldrb	r2, [r7, #3]
 8008d7c:	6879      	ldr	r1, [r7, #4]
 8008d7e:	4613      	mov	r3, r2
 8008d80:	011b      	lsls	r3, r3, #4
 8008d82:	1a9b      	subs	r3, r3, r2
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	440b      	add	r3, r1
 8008d88:	3344      	adds	r3, #68	@ 0x44
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	2b02      	cmp	r3, #2
 8008d8e:	d943      	bls.n	8008e18 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8008d90:	78fa      	ldrb	r2, [r7, #3]
 8008d92:	6879      	ldr	r1, [r7, #4]
 8008d94:	4613      	mov	r3, r2
 8008d96:	011b      	lsls	r3, r3, #4
 8008d98:	1a9b      	subs	r3, r3, r2
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	440b      	add	r3, r1
 8008d9e:	3344      	adds	r3, #68	@ 0x44
 8008da0:	2200      	movs	r2, #0
 8008da2:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8008da4:	78fa      	ldrb	r2, [r7, #3]
 8008da6:	6879      	ldr	r1, [r7, #4]
 8008da8:	4613      	mov	r3, r2
 8008daa:	011b      	lsls	r3, r3, #4
 8008dac:	1a9b      	subs	r3, r3, r2
 8008dae:	009b      	lsls	r3, r3, #2
 8008db0:	440b      	add	r3, r1
 8008db2:	331a      	adds	r3, #26
 8008db4:	781b      	ldrb	r3, [r3, #0]
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	d123      	bne.n	8008e02 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008dba:	78fa      	ldrb	r2, [r7, #3]
 8008dbc:	6879      	ldr	r1, [r7, #4]
 8008dbe:	4613      	mov	r3, r2
 8008dc0:	011b      	lsls	r3, r3, #4
 8008dc2:	1a9b      	subs	r3, r3, r2
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	440b      	add	r3, r1
 8008dc8:	331b      	adds	r3, #27
 8008dca:	2200      	movs	r2, #0
 8008dcc:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8008dce:	78fa      	ldrb	r2, [r7, #3]
 8008dd0:	6879      	ldr	r1, [r7, #4]
 8008dd2:	4613      	mov	r3, r2
 8008dd4:	011b      	lsls	r3, r3, #4
 8008dd6:	1a9b      	subs	r3, r3, r2
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	440b      	add	r3, r1
 8008ddc:	331c      	adds	r3, #28
 8008dde:	2200      	movs	r2, #0
 8008de0:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008de2:	78fb      	ldrb	r3, [r7, #3]
 8008de4:	015a      	lsls	r2, r3, #5
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	4413      	add	r3, r2
 8008dea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	78fa      	ldrb	r2, [r7, #3]
 8008df2:	0151      	lsls	r1, r2, #5
 8008df4:	693a      	ldr	r2, [r7, #16]
 8008df6:	440a      	add	r2, r1
 8008df8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008dfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e00:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008e02:	78fa      	ldrb	r2, [r7, #3]
 8008e04:	6879      	ldr	r1, [r7, #4]
 8008e06:	4613      	mov	r3, r2
 8008e08:	011b      	lsls	r3, r3, #4
 8008e0a:	1a9b      	subs	r3, r3, r2
 8008e0c:	009b      	lsls	r3, r3, #2
 8008e0e:	440b      	add	r3, r1
 8008e10:	334c      	adds	r3, #76	@ 0x4c
 8008e12:	2204      	movs	r2, #4
 8008e14:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008e16:	e229      	b.n	800926c <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008e18:	78fa      	ldrb	r2, [r7, #3]
 8008e1a:	6879      	ldr	r1, [r7, #4]
 8008e1c:	4613      	mov	r3, r2
 8008e1e:	011b      	lsls	r3, r3, #4
 8008e20:	1a9b      	subs	r3, r3, r2
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	440b      	add	r3, r1
 8008e26:	334c      	adds	r3, #76	@ 0x4c
 8008e28:	2202      	movs	r2, #2
 8008e2a:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008e2c:	78fa      	ldrb	r2, [r7, #3]
 8008e2e:	6879      	ldr	r1, [r7, #4]
 8008e30:	4613      	mov	r3, r2
 8008e32:	011b      	lsls	r3, r3, #4
 8008e34:	1a9b      	subs	r3, r3, r2
 8008e36:	009b      	lsls	r3, r3, #2
 8008e38:	440b      	add	r3, r1
 8008e3a:	3326      	adds	r3, #38	@ 0x26
 8008e3c:	781b      	ldrb	r3, [r3, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d00b      	beq.n	8008e5a <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008e42:	78fa      	ldrb	r2, [r7, #3]
 8008e44:	6879      	ldr	r1, [r7, #4]
 8008e46:	4613      	mov	r3, r2
 8008e48:	011b      	lsls	r3, r3, #4
 8008e4a:	1a9b      	subs	r3, r3, r2
 8008e4c:	009b      	lsls	r3, r3, #2
 8008e4e:	440b      	add	r3, r1
 8008e50:	3326      	adds	r3, #38	@ 0x26
 8008e52:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008e54:	2b02      	cmp	r3, #2
 8008e56:	f040 8209 	bne.w	800926c <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008e5a:	78fb      	ldrb	r3, [r7, #3]
 8008e5c:	015a      	lsls	r2, r3, #5
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	4413      	add	r3, r2
 8008e62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008e70:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008e78:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008e7a:	78fb      	ldrb	r3, [r7, #3]
 8008e7c:	015a      	lsls	r2, r3, #5
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	4413      	add	r3, r2
 8008e82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e86:	461a      	mov	r2, r3
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008e8c:	e1ee      	b.n	800926c <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8008e8e:	78fa      	ldrb	r2, [r7, #3]
 8008e90:	6879      	ldr	r1, [r7, #4]
 8008e92:	4613      	mov	r3, r2
 8008e94:	011b      	lsls	r3, r3, #4
 8008e96:	1a9b      	subs	r3, r3, r2
 8008e98:	009b      	lsls	r3, r3, #2
 8008e9a:	440b      	add	r3, r1
 8008e9c:	334d      	adds	r3, #77	@ 0x4d
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	2b05      	cmp	r3, #5
 8008ea2:	f040 80c8 	bne.w	8009036 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ea6:	78fa      	ldrb	r2, [r7, #3]
 8008ea8:	6879      	ldr	r1, [r7, #4]
 8008eaa:	4613      	mov	r3, r2
 8008eac:	011b      	lsls	r3, r3, #4
 8008eae:	1a9b      	subs	r3, r3, r2
 8008eb0:	009b      	lsls	r3, r3, #2
 8008eb2:	440b      	add	r3, r1
 8008eb4:	334d      	adds	r3, #77	@ 0x4d
 8008eb6:	2202      	movs	r2, #2
 8008eb8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008eba:	78fa      	ldrb	r2, [r7, #3]
 8008ebc:	6879      	ldr	r1, [r7, #4]
 8008ebe:	4613      	mov	r3, r2
 8008ec0:	011b      	lsls	r3, r3, #4
 8008ec2:	1a9b      	subs	r3, r3, r2
 8008ec4:	009b      	lsls	r3, r3, #2
 8008ec6:	440b      	add	r3, r1
 8008ec8:	331b      	adds	r3, #27
 8008eca:	781b      	ldrb	r3, [r3, #0]
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	f040 81ce 	bne.w	800926e <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008ed2:	78fa      	ldrb	r2, [r7, #3]
 8008ed4:	6879      	ldr	r1, [r7, #4]
 8008ed6:	4613      	mov	r3, r2
 8008ed8:	011b      	lsls	r3, r3, #4
 8008eda:	1a9b      	subs	r3, r3, r2
 8008edc:	009b      	lsls	r3, r3, #2
 8008ede:	440b      	add	r3, r1
 8008ee0:	3326      	adds	r3, #38	@ 0x26
 8008ee2:	781b      	ldrb	r3, [r3, #0]
 8008ee4:	2b03      	cmp	r3, #3
 8008ee6:	d16b      	bne.n	8008fc0 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8008ee8:	78fa      	ldrb	r2, [r7, #3]
 8008eea:	6879      	ldr	r1, [r7, #4]
 8008eec:	4613      	mov	r3, r2
 8008eee:	011b      	lsls	r3, r3, #4
 8008ef0:	1a9b      	subs	r3, r3, r2
 8008ef2:	009b      	lsls	r3, r3, #2
 8008ef4:	440b      	add	r3, r1
 8008ef6:	3348      	adds	r3, #72	@ 0x48
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	1c59      	adds	r1, r3, #1
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	4613      	mov	r3, r2
 8008f00:	011b      	lsls	r3, r3, #4
 8008f02:	1a9b      	subs	r3, r3, r2
 8008f04:	009b      	lsls	r3, r3, #2
 8008f06:	4403      	add	r3, r0
 8008f08:	3348      	adds	r3, #72	@ 0x48
 8008f0a:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8008f0c:	78fa      	ldrb	r2, [r7, #3]
 8008f0e:	6879      	ldr	r1, [r7, #4]
 8008f10:	4613      	mov	r3, r2
 8008f12:	011b      	lsls	r3, r3, #4
 8008f14:	1a9b      	subs	r3, r3, r2
 8008f16:	009b      	lsls	r3, r3, #2
 8008f18:	440b      	add	r3, r1
 8008f1a:	3348      	adds	r3, #72	@ 0x48
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	2b02      	cmp	r3, #2
 8008f20:	d943      	bls.n	8008faa <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8008f22:	78fa      	ldrb	r2, [r7, #3]
 8008f24:	6879      	ldr	r1, [r7, #4]
 8008f26:	4613      	mov	r3, r2
 8008f28:	011b      	lsls	r3, r3, #4
 8008f2a:	1a9b      	subs	r3, r3, r2
 8008f2c:	009b      	lsls	r3, r3, #2
 8008f2e:	440b      	add	r3, r1
 8008f30:	3348      	adds	r3, #72	@ 0x48
 8008f32:	2200      	movs	r2, #0
 8008f34:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8008f36:	78fa      	ldrb	r2, [r7, #3]
 8008f38:	6879      	ldr	r1, [r7, #4]
 8008f3a:	4613      	mov	r3, r2
 8008f3c:	011b      	lsls	r3, r3, #4
 8008f3e:	1a9b      	subs	r3, r3, r2
 8008f40:	009b      	lsls	r3, r3, #2
 8008f42:	440b      	add	r3, r1
 8008f44:	331b      	adds	r3, #27
 8008f46:	2200      	movs	r2, #0
 8008f48:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8008f4a:	78fa      	ldrb	r2, [r7, #3]
 8008f4c:	6879      	ldr	r1, [r7, #4]
 8008f4e:	4613      	mov	r3, r2
 8008f50:	011b      	lsls	r3, r3, #4
 8008f52:	1a9b      	subs	r3, r3, r2
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	440b      	add	r3, r1
 8008f58:	3344      	adds	r3, #68	@ 0x44
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2b02      	cmp	r3, #2
 8008f5e:	d809      	bhi.n	8008f74 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8008f60:	78fa      	ldrb	r2, [r7, #3]
 8008f62:	6879      	ldr	r1, [r7, #4]
 8008f64:	4613      	mov	r3, r2
 8008f66:	011b      	lsls	r3, r3, #4
 8008f68:	1a9b      	subs	r3, r3, r2
 8008f6a:	009b      	lsls	r3, r3, #2
 8008f6c:	440b      	add	r3, r1
 8008f6e:	331c      	adds	r3, #28
 8008f70:	2201      	movs	r2, #1
 8008f72:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008f74:	78fb      	ldrb	r3, [r7, #3]
 8008f76:	015a      	lsls	r2, r3, #5
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	4413      	add	r3, r2
 8008f7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f80:	685b      	ldr	r3, [r3, #4]
 8008f82:	78fa      	ldrb	r2, [r7, #3]
 8008f84:	0151      	lsls	r1, r2, #5
 8008f86:	693a      	ldr	r2, [r7, #16]
 8008f88:	440a      	add	r2, r1
 8008f8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f92:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008f94:	78fa      	ldrb	r2, [r7, #3]
 8008f96:	6879      	ldr	r1, [r7, #4]
 8008f98:	4613      	mov	r3, r2
 8008f9a:	011b      	lsls	r3, r3, #4
 8008f9c:	1a9b      	subs	r3, r3, r2
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	440b      	add	r3, r1
 8008fa2:	334c      	adds	r3, #76	@ 0x4c
 8008fa4:	2204      	movs	r2, #4
 8008fa6:	701a      	strb	r2, [r3, #0]
 8008fa8:	e014      	b.n	8008fd4 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008faa:	78fa      	ldrb	r2, [r7, #3]
 8008fac:	6879      	ldr	r1, [r7, #4]
 8008fae:	4613      	mov	r3, r2
 8008fb0:	011b      	lsls	r3, r3, #4
 8008fb2:	1a9b      	subs	r3, r3, r2
 8008fb4:	009b      	lsls	r3, r3, #2
 8008fb6:	440b      	add	r3, r1
 8008fb8:	334c      	adds	r3, #76	@ 0x4c
 8008fba:	2202      	movs	r2, #2
 8008fbc:	701a      	strb	r2, [r3, #0]
 8008fbe:	e009      	b.n	8008fd4 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008fc0:	78fa      	ldrb	r2, [r7, #3]
 8008fc2:	6879      	ldr	r1, [r7, #4]
 8008fc4:	4613      	mov	r3, r2
 8008fc6:	011b      	lsls	r3, r3, #4
 8008fc8:	1a9b      	subs	r3, r3, r2
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	440b      	add	r3, r1
 8008fce:	334c      	adds	r3, #76	@ 0x4c
 8008fd0:	2202      	movs	r2, #2
 8008fd2:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008fd4:	78fa      	ldrb	r2, [r7, #3]
 8008fd6:	6879      	ldr	r1, [r7, #4]
 8008fd8:	4613      	mov	r3, r2
 8008fda:	011b      	lsls	r3, r3, #4
 8008fdc:	1a9b      	subs	r3, r3, r2
 8008fde:	009b      	lsls	r3, r3, #2
 8008fe0:	440b      	add	r3, r1
 8008fe2:	3326      	adds	r3, #38	@ 0x26
 8008fe4:	781b      	ldrb	r3, [r3, #0]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d00b      	beq.n	8009002 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008fea:	78fa      	ldrb	r2, [r7, #3]
 8008fec:	6879      	ldr	r1, [r7, #4]
 8008fee:	4613      	mov	r3, r2
 8008ff0:	011b      	lsls	r3, r3, #4
 8008ff2:	1a9b      	subs	r3, r3, r2
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	440b      	add	r3, r1
 8008ff8:	3326      	adds	r3, #38	@ 0x26
 8008ffa:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008ffc:	2b02      	cmp	r3, #2
 8008ffe:	f040 8136 	bne.w	800926e <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8009002:	78fb      	ldrb	r3, [r7, #3]
 8009004:	015a      	lsls	r2, r3, #5
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	4413      	add	r3, r2
 800900a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009018:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009020:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8009022:	78fb      	ldrb	r3, [r7, #3]
 8009024:	015a      	lsls	r2, r3, #5
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	4413      	add	r3, r2
 800902a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800902e:	461a      	mov	r2, r3
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	6013      	str	r3, [r2, #0]
 8009034:	e11b      	b.n	800926e <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009036:	78fa      	ldrb	r2, [r7, #3]
 8009038:	6879      	ldr	r1, [r7, #4]
 800903a:	4613      	mov	r3, r2
 800903c:	011b      	lsls	r3, r3, #4
 800903e:	1a9b      	subs	r3, r3, r2
 8009040:	009b      	lsls	r3, r3, #2
 8009042:	440b      	add	r3, r1
 8009044:	334d      	adds	r3, #77	@ 0x4d
 8009046:	781b      	ldrb	r3, [r3, #0]
 8009048:	2b03      	cmp	r3, #3
 800904a:	f040 8081 	bne.w	8009150 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800904e:	78fa      	ldrb	r2, [r7, #3]
 8009050:	6879      	ldr	r1, [r7, #4]
 8009052:	4613      	mov	r3, r2
 8009054:	011b      	lsls	r3, r3, #4
 8009056:	1a9b      	subs	r3, r3, r2
 8009058:	009b      	lsls	r3, r3, #2
 800905a:	440b      	add	r3, r1
 800905c:	334d      	adds	r3, #77	@ 0x4d
 800905e:	2202      	movs	r2, #2
 8009060:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009062:	78fa      	ldrb	r2, [r7, #3]
 8009064:	6879      	ldr	r1, [r7, #4]
 8009066:	4613      	mov	r3, r2
 8009068:	011b      	lsls	r3, r3, #4
 800906a:	1a9b      	subs	r3, r3, r2
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	440b      	add	r3, r1
 8009070:	331b      	adds	r3, #27
 8009072:	781b      	ldrb	r3, [r3, #0]
 8009074:	2b01      	cmp	r3, #1
 8009076:	f040 80fa 	bne.w	800926e <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800907a:	78fa      	ldrb	r2, [r7, #3]
 800907c:	6879      	ldr	r1, [r7, #4]
 800907e:	4613      	mov	r3, r2
 8009080:	011b      	lsls	r3, r3, #4
 8009082:	1a9b      	subs	r3, r3, r2
 8009084:	009b      	lsls	r3, r3, #2
 8009086:	440b      	add	r3, r1
 8009088:	334c      	adds	r3, #76	@ 0x4c
 800908a:	2202      	movs	r2, #2
 800908c:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800908e:	78fb      	ldrb	r3, [r7, #3]
 8009090:	015a      	lsls	r2, r3, #5
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	4413      	add	r3, r2
 8009096:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	78fa      	ldrb	r2, [r7, #3]
 800909e:	0151      	lsls	r1, r2, #5
 80090a0:	693a      	ldr	r2, [r7, #16]
 80090a2:	440a      	add	r2, r1
 80090a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80090ac:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80090ae:	78fb      	ldrb	r3, [r7, #3]
 80090b0:	015a      	lsls	r2, r3, #5
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	4413      	add	r3, r2
 80090b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090ba:	68db      	ldr	r3, [r3, #12]
 80090bc:	78fa      	ldrb	r2, [r7, #3]
 80090be:	0151      	lsls	r1, r2, #5
 80090c0:	693a      	ldr	r2, [r7, #16]
 80090c2:	440a      	add	r2, r1
 80090c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090cc:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80090ce:	78fb      	ldrb	r3, [r7, #3]
 80090d0:	015a      	lsls	r2, r3, #5
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	4413      	add	r3, r2
 80090d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090da:	68db      	ldr	r3, [r3, #12]
 80090dc:	78fa      	ldrb	r2, [r7, #3]
 80090de:	0151      	lsls	r1, r2, #5
 80090e0:	693a      	ldr	r2, [r7, #16]
 80090e2:	440a      	add	r2, r1
 80090e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090e8:	f023 0320 	bic.w	r3, r3, #32
 80090ec:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80090ee:	78fa      	ldrb	r2, [r7, #3]
 80090f0:	6879      	ldr	r1, [r7, #4]
 80090f2:	4613      	mov	r3, r2
 80090f4:	011b      	lsls	r3, r3, #4
 80090f6:	1a9b      	subs	r3, r3, r2
 80090f8:	009b      	lsls	r3, r3, #2
 80090fa:	440b      	add	r3, r1
 80090fc:	3326      	adds	r3, #38	@ 0x26
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d00b      	beq.n	800911c <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8009104:	78fa      	ldrb	r2, [r7, #3]
 8009106:	6879      	ldr	r1, [r7, #4]
 8009108:	4613      	mov	r3, r2
 800910a:	011b      	lsls	r3, r3, #4
 800910c:	1a9b      	subs	r3, r3, r2
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	440b      	add	r3, r1
 8009112:	3326      	adds	r3, #38	@ 0x26
 8009114:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009116:	2b02      	cmp	r3, #2
 8009118:	f040 80a9 	bne.w	800926e <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800911c:	78fb      	ldrb	r3, [r7, #3]
 800911e:	015a      	lsls	r2, r3, #5
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	4413      	add	r3, r2
 8009124:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009132:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800913a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800913c:	78fb      	ldrb	r3, [r7, #3]
 800913e:	015a      	lsls	r2, r3, #5
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	4413      	add	r3, r2
 8009144:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009148:	461a      	mov	r2, r3
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	6013      	str	r3, [r2, #0]
 800914e:	e08e      	b.n	800926e <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009150:	78fa      	ldrb	r2, [r7, #3]
 8009152:	6879      	ldr	r1, [r7, #4]
 8009154:	4613      	mov	r3, r2
 8009156:	011b      	lsls	r3, r3, #4
 8009158:	1a9b      	subs	r3, r3, r2
 800915a:	009b      	lsls	r3, r3, #2
 800915c:	440b      	add	r3, r1
 800915e:	334d      	adds	r3, #77	@ 0x4d
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	2b04      	cmp	r3, #4
 8009164:	d143      	bne.n	80091ee <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009166:	78fa      	ldrb	r2, [r7, #3]
 8009168:	6879      	ldr	r1, [r7, #4]
 800916a:	4613      	mov	r3, r2
 800916c:	011b      	lsls	r3, r3, #4
 800916e:	1a9b      	subs	r3, r3, r2
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	440b      	add	r3, r1
 8009174:	334d      	adds	r3, #77	@ 0x4d
 8009176:	2202      	movs	r2, #2
 8009178:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800917a:	78fa      	ldrb	r2, [r7, #3]
 800917c:	6879      	ldr	r1, [r7, #4]
 800917e:	4613      	mov	r3, r2
 8009180:	011b      	lsls	r3, r3, #4
 8009182:	1a9b      	subs	r3, r3, r2
 8009184:	009b      	lsls	r3, r3, #2
 8009186:	440b      	add	r3, r1
 8009188:	334c      	adds	r3, #76	@ 0x4c
 800918a:	2202      	movs	r2, #2
 800918c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800918e:	78fa      	ldrb	r2, [r7, #3]
 8009190:	6879      	ldr	r1, [r7, #4]
 8009192:	4613      	mov	r3, r2
 8009194:	011b      	lsls	r3, r3, #4
 8009196:	1a9b      	subs	r3, r3, r2
 8009198:	009b      	lsls	r3, r3, #2
 800919a:	440b      	add	r3, r1
 800919c:	3326      	adds	r3, #38	@ 0x26
 800919e:	781b      	ldrb	r3, [r3, #0]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d00a      	beq.n	80091ba <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80091a4:	78fa      	ldrb	r2, [r7, #3]
 80091a6:	6879      	ldr	r1, [r7, #4]
 80091a8:	4613      	mov	r3, r2
 80091aa:	011b      	lsls	r3, r3, #4
 80091ac:	1a9b      	subs	r3, r3, r2
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	440b      	add	r3, r1
 80091b2:	3326      	adds	r3, #38	@ 0x26
 80091b4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80091b6:	2b02      	cmp	r3, #2
 80091b8:	d159      	bne.n	800926e <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80091ba:	78fb      	ldrb	r3, [r7, #3]
 80091bc:	015a      	lsls	r2, r3, #5
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	4413      	add	r3, r2
 80091c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80091d0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80091d8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80091da:	78fb      	ldrb	r3, [r7, #3]
 80091dc:	015a      	lsls	r2, r3, #5
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	4413      	add	r3, r2
 80091e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091e6:	461a      	mov	r2, r3
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6013      	str	r3, [r2, #0]
 80091ec:	e03f      	b.n	800926e <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80091ee:	78fa      	ldrb	r2, [r7, #3]
 80091f0:	6879      	ldr	r1, [r7, #4]
 80091f2:	4613      	mov	r3, r2
 80091f4:	011b      	lsls	r3, r3, #4
 80091f6:	1a9b      	subs	r3, r3, r2
 80091f8:	009b      	lsls	r3, r3, #2
 80091fa:	440b      	add	r3, r1
 80091fc:	334d      	adds	r3, #77	@ 0x4d
 80091fe:	781b      	ldrb	r3, [r3, #0]
 8009200:	2b08      	cmp	r3, #8
 8009202:	d126      	bne.n	8009252 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009204:	78fa      	ldrb	r2, [r7, #3]
 8009206:	6879      	ldr	r1, [r7, #4]
 8009208:	4613      	mov	r3, r2
 800920a:	011b      	lsls	r3, r3, #4
 800920c:	1a9b      	subs	r3, r3, r2
 800920e:	009b      	lsls	r3, r3, #2
 8009210:	440b      	add	r3, r1
 8009212:	334d      	adds	r3, #77	@ 0x4d
 8009214:	2202      	movs	r2, #2
 8009216:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009218:	78fa      	ldrb	r2, [r7, #3]
 800921a:	6879      	ldr	r1, [r7, #4]
 800921c:	4613      	mov	r3, r2
 800921e:	011b      	lsls	r3, r3, #4
 8009220:	1a9b      	subs	r3, r3, r2
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	440b      	add	r3, r1
 8009226:	3344      	adds	r3, #68	@ 0x44
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	1c59      	adds	r1, r3, #1
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	4613      	mov	r3, r2
 8009230:	011b      	lsls	r3, r3, #4
 8009232:	1a9b      	subs	r3, r3, r2
 8009234:	009b      	lsls	r3, r3, #2
 8009236:	4403      	add	r3, r0
 8009238:	3344      	adds	r3, #68	@ 0x44
 800923a:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800923c:	78fa      	ldrb	r2, [r7, #3]
 800923e:	6879      	ldr	r1, [r7, #4]
 8009240:	4613      	mov	r3, r2
 8009242:	011b      	lsls	r3, r3, #4
 8009244:	1a9b      	subs	r3, r3, r2
 8009246:	009b      	lsls	r3, r3, #2
 8009248:	440b      	add	r3, r1
 800924a:	334c      	adds	r3, #76	@ 0x4c
 800924c:	2204      	movs	r2, #4
 800924e:	701a      	strb	r2, [r3, #0]
 8009250:	e00d      	b.n	800926e <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8009252:	78fa      	ldrb	r2, [r7, #3]
 8009254:	6879      	ldr	r1, [r7, #4]
 8009256:	4613      	mov	r3, r2
 8009258:	011b      	lsls	r3, r3, #4
 800925a:	1a9b      	subs	r3, r3, r2
 800925c:	009b      	lsls	r3, r3, #2
 800925e:	440b      	add	r3, r1
 8009260:	334d      	adds	r3, #77	@ 0x4d
 8009262:	781b      	ldrb	r3, [r3, #0]
 8009264:	2b02      	cmp	r3, #2
 8009266:	f000 8100 	beq.w	800946a <HCD_HC_IN_IRQHandler+0xcca>
 800926a:	e000      	b.n	800926e <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800926c:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800926e:	78fa      	ldrb	r2, [r7, #3]
 8009270:	6879      	ldr	r1, [r7, #4]
 8009272:	4613      	mov	r3, r2
 8009274:	011b      	lsls	r3, r3, #4
 8009276:	1a9b      	subs	r3, r3, r2
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	440b      	add	r3, r1
 800927c:	334c      	adds	r3, #76	@ 0x4c
 800927e:	781a      	ldrb	r2, [r3, #0]
 8009280:	78fb      	ldrb	r3, [r7, #3]
 8009282:	4619      	mov	r1, r3
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f00e f9c7 	bl	8017618 <HAL_HCD_HC_NotifyURBChange_Callback>
 800928a:	e0ef      	b.n	800946c <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	78fa      	ldrb	r2, [r7, #3]
 8009292:	4611      	mov	r1, r2
 8009294:	4618      	mov	r0, r3
 8009296:	f008 fa94 	bl	80117c2 <USB_ReadChInterrupts>
 800929a:	4603      	mov	r3, r0
 800929c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092a0:	2b40      	cmp	r3, #64	@ 0x40
 80092a2:	d12f      	bne.n	8009304 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80092a4:	78fb      	ldrb	r3, [r7, #3]
 80092a6:	015a      	lsls	r2, r3, #5
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	4413      	add	r3, r2
 80092ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092b0:	461a      	mov	r2, r3
 80092b2:	2340      	movs	r3, #64	@ 0x40
 80092b4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80092b6:	78fa      	ldrb	r2, [r7, #3]
 80092b8:	6879      	ldr	r1, [r7, #4]
 80092ba:	4613      	mov	r3, r2
 80092bc:	011b      	lsls	r3, r3, #4
 80092be:	1a9b      	subs	r3, r3, r2
 80092c0:	009b      	lsls	r3, r3, #2
 80092c2:	440b      	add	r3, r1
 80092c4:	334d      	adds	r3, #77	@ 0x4d
 80092c6:	2205      	movs	r2, #5
 80092c8:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80092ca:	78fa      	ldrb	r2, [r7, #3]
 80092cc:	6879      	ldr	r1, [r7, #4]
 80092ce:	4613      	mov	r3, r2
 80092d0:	011b      	lsls	r3, r3, #4
 80092d2:	1a9b      	subs	r3, r3, r2
 80092d4:	009b      	lsls	r3, r3, #2
 80092d6:	440b      	add	r3, r1
 80092d8:	331a      	adds	r3, #26
 80092da:	781b      	ldrb	r3, [r3, #0]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d109      	bne.n	80092f4 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80092e0:	78fa      	ldrb	r2, [r7, #3]
 80092e2:	6879      	ldr	r1, [r7, #4]
 80092e4:	4613      	mov	r3, r2
 80092e6:	011b      	lsls	r3, r3, #4
 80092e8:	1a9b      	subs	r3, r3, r2
 80092ea:	009b      	lsls	r3, r3, #2
 80092ec:	440b      	add	r3, r1
 80092ee:	3344      	adds	r3, #68	@ 0x44
 80092f0:	2200      	movs	r2, #0
 80092f2:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	78fa      	ldrb	r2, [r7, #3]
 80092fa:	4611      	mov	r1, r2
 80092fc:	4618      	mov	r0, r3
 80092fe:	f008 fadd 	bl	80118bc <USB_HC_Halt>
 8009302:	e0b3      	b.n	800946c <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	78fa      	ldrb	r2, [r7, #3]
 800930a:	4611      	mov	r1, r2
 800930c:	4618      	mov	r0, r3
 800930e:	f008 fa58 	bl	80117c2 <USB_ReadChInterrupts>
 8009312:	4603      	mov	r3, r0
 8009314:	f003 0310 	and.w	r3, r3, #16
 8009318:	2b10      	cmp	r3, #16
 800931a:	f040 80a7 	bne.w	800946c <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800931e:	78fa      	ldrb	r2, [r7, #3]
 8009320:	6879      	ldr	r1, [r7, #4]
 8009322:	4613      	mov	r3, r2
 8009324:	011b      	lsls	r3, r3, #4
 8009326:	1a9b      	subs	r3, r3, r2
 8009328:	009b      	lsls	r3, r3, #2
 800932a:	440b      	add	r3, r1
 800932c:	3326      	adds	r3, #38	@ 0x26
 800932e:	781b      	ldrb	r3, [r3, #0]
 8009330:	2b03      	cmp	r3, #3
 8009332:	d11b      	bne.n	800936c <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8009334:	78fa      	ldrb	r2, [r7, #3]
 8009336:	6879      	ldr	r1, [r7, #4]
 8009338:	4613      	mov	r3, r2
 800933a:	011b      	lsls	r3, r3, #4
 800933c:	1a9b      	subs	r3, r3, r2
 800933e:	009b      	lsls	r3, r3, #2
 8009340:	440b      	add	r3, r1
 8009342:	3344      	adds	r3, #68	@ 0x44
 8009344:	2200      	movs	r2, #0
 8009346:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8009348:	78fa      	ldrb	r2, [r7, #3]
 800934a:	6879      	ldr	r1, [r7, #4]
 800934c:	4613      	mov	r3, r2
 800934e:	011b      	lsls	r3, r3, #4
 8009350:	1a9b      	subs	r3, r3, r2
 8009352:	009b      	lsls	r3, r3, #2
 8009354:	440b      	add	r3, r1
 8009356:	334d      	adds	r3, #77	@ 0x4d
 8009358:	2204      	movs	r2, #4
 800935a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	78fa      	ldrb	r2, [r7, #3]
 8009362:	4611      	mov	r1, r2
 8009364:	4618      	mov	r0, r3
 8009366:	f008 faa9 	bl	80118bc <USB_HC_Halt>
 800936a:	e03f      	b.n	80093ec <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800936c:	78fa      	ldrb	r2, [r7, #3]
 800936e:	6879      	ldr	r1, [r7, #4]
 8009370:	4613      	mov	r3, r2
 8009372:	011b      	lsls	r3, r3, #4
 8009374:	1a9b      	subs	r3, r3, r2
 8009376:	009b      	lsls	r3, r3, #2
 8009378:	440b      	add	r3, r1
 800937a:	3326      	adds	r3, #38	@ 0x26
 800937c:	781b      	ldrb	r3, [r3, #0]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d00a      	beq.n	8009398 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8009382:	78fa      	ldrb	r2, [r7, #3]
 8009384:	6879      	ldr	r1, [r7, #4]
 8009386:	4613      	mov	r3, r2
 8009388:	011b      	lsls	r3, r3, #4
 800938a:	1a9b      	subs	r3, r3, r2
 800938c:	009b      	lsls	r3, r3, #2
 800938e:	440b      	add	r3, r1
 8009390:	3326      	adds	r3, #38	@ 0x26
 8009392:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009394:	2b02      	cmp	r3, #2
 8009396:	d129      	bne.n	80093ec <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8009398:	78fa      	ldrb	r2, [r7, #3]
 800939a:	6879      	ldr	r1, [r7, #4]
 800939c:	4613      	mov	r3, r2
 800939e:	011b      	lsls	r3, r3, #4
 80093a0:	1a9b      	subs	r3, r3, r2
 80093a2:	009b      	lsls	r3, r3, #2
 80093a4:	440b      	add	r3, r1
 80093a6:	3344      	adds	r3, #68	@ 0x44
 80093a8:	2200      	movs	r2, #0
 80093aa:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	799b      	ldrb	r3, [r3, #6]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d00a      	beq.n	80093ca <HCD_HC_IN_IRQHandler+0xc2a>
 80093b4:	78fa      	ldrb	r2, [r7, #3]
 80093b6:	6879      	ldr	r1, [r7, #4]
 80093b8:	4613      	mov	r3, r2
 80093ba:	011b      	lsls	r3, r3, #4
 80093bc:	1a9b      	subs	r3, r3, r2
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	440b      	add	r3, r1
 80093c2:	331b      	adds	r3, #27
 80093c4:	781b      	ldrb	r3, [r3, #0]
 80093c6:	2b01      	cmp	r3, #1
 80093c8:	d110      	bne.n	80093ec <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80093ca:	78fa      	ldrb	r2, [r7, #3]
 80093cc:	6879      	ldr	r1, [r7, #4]
 80093ce:	4613      	mov	r3, r2
 80093d0:	011b      	lsls	r3, r3, #4
 80093d2:	1a9b      	subs	r3, r3, r2
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	440b      	add	r3, r1
 80093d8:	334d      	adds	r3, #77	@ 0x4d
 80093da:	2204      	movs	r2, #4
 80093dc:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	78fa      	ldrb	r2, [r7, #3]
 80093e4:	4611      	mov	r1, r2
 80093e6:	4618      	mov	r0, r3
 80093e8:	f008 fa68 	bl	80118bc <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80093ec:	78fa      	ldrb	r2, [r7, #3]
 80093ee:	6879      	ldr	r1, [r7, #4]
 80093f0:	4613      	mov	r3, r2
 80093f2:	011b      	lsls	r3, r3, #4
 80093f4:	1a9b      	subs	r3, r3, r2
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	440b      	add	r3, r1
 80093fa:	331b      	adds	r3, #27
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	2b01      	cmp	r3, #1
 8009400:	d129      	bne.n	8009456 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8009402:	78fa      	ldrb	r2, [r7, #3]
 8009404:	6879      	ldr	r1, [r7, #4]
 8009406:	4613      	mov	r3, r2
 8009408:	011b      	lsls	r3, r3, #4
 800940a:	1a9b      	subs	r3, r3, r2
 800940c:	009b      	lsls	r3, r3, #2
 800940e:	440b      	add	r3, r1
 8009410:	331b      	adds	r3, #27
 8009412:	2200      	movs	r2, #0
 8009414:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009416:	78fb      	ldrb	r3, [r7, #3]
 8009418:	015a      	lsls	r2, r3, #5
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	4413      	add	r3, r2
 800941e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009422:	685b      	ldr	r3, [r3, #4]
 8009424:	78fa      	ldrb	r2, [r7, #3]
 8009426:	0151      	lsls	r1, r2, #5
 8009428:	693a      	ldr	r2, [r7, #16]
 800942a:	440a      	add	r2, r1
 800942c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009430:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009434:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8009436:	78fb      	ldrb	r3, [r7, #3]
 8009438:	015a      	lsls	r2, r3, #5
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	4413      	add	r3, r2
 800943e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	78fa      	ldrb	r2, [r7, #3]
 8009446:	0151      	lsls	r1, r2, #5
 8009448:	693a      	ldr	r2, [r7, #16]
 800944a:	440a      	add	r2, r1
 800944c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009450:	f043 0320 	orr.w	r3, r3, #32
 8009454:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009456:	78fb      	ldrb	r3, [r7, #3]
 8009458:	015a      	lsls	r2, r3, #5
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	4413      	add	r3, r2
 800945e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009462:	461a      	mov	r2, r3
 8009464:	2310      	movs	r3, #16
 8009466:	6093      	str	r3, [r2, #8]
 8009468:	e000      	b.n	800946c <HCD_HC_IN_IRQHandler+0xccc>
        return;
 800946a:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 800946c:	3718      	adds	r7, #24
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}

08009472 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8009472:	b580      	push	{r7, lr}
 8009474:	b086      	sub	sp, #24
 8009476:	af00      	add	r7, sp, #0
 8009478:	6078      	str	r0, [r7, #4]
 800947a:	460b      	mov	r3, r1
 800947c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	78fa      	ldrb	r2, [r7, #3]
 800948e:	4611      	mov	r1, r2
 8009490:	4618      	mov	r0, r3
 8009492:	f008 f996 	bl	80117c2 <USB_ReadChInterrupts>
 8009496:	4603      	mov	r3, r0
 8009498:	f003 0304 	and.w	r3, r3, #4
 800949c:	2b04      	cmp	r3, #4
 800949e:	d11b      	bne.n	80094d8 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80094a0:	78fb      	ldrb	r3, [r7, #3]
 80094a2:	015a      	lsls	r2, r3, #5
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	4413      	add	r3, r2
 80094a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094ac:	461a      	mov	r2, r3
 80094ae:	2304      	movs	r3, #4
 80094b0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80094b2:	78fa      	ldrb	r2, [r7, #3]
 80094b4:	6879      	ldr	r1, [r7, #4]
 80094b6:	4613      	mov	r3, r2
 80094b8:	011b      	lsls	r3, r3, #4
 80094ba:	1a9b      	subs	r3, r3, r2
 80094bc:	009b      	lsls	r3, r3, #2
 80094be:	440b      	add	r3, r1
 80094c0:	334d      	adds	r3, #77	@ 0x4d
 80094c2:	2207      	movs	r2, #7
 80094c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	78fa      	ldrb	r2, [r7, #3]
 80094cc:	4611      	mov	r1, r2
 80094ce:	4618      	mov	r0, r3
 80094d0:	f008 f9f4 	bl	80118bc <USB_HC_Halt>
 80094d4:	f000 bc89 	b.w	8009dea <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	78fa      	ldrb	r2, [r7, #3]
 80094de:	4611      	mov	r1, r2
 80094e0:	4618      	mov	r0, r3
 80094e2:	f008 f96e 	bl	80117c2 <USB_ReadChInterrupts>
 80094e6:	4603      	mov	r3, r0
 80094e8:	f003 0320 	and.w	r3, r3, #32
 80094ec:	2b20      	cmp	r3, #32
 80094ee:	f040 8082 	bne.w	80095f6 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80094f2:	78fb      	ldrb	r3, [r7, #3]
 80094f4:	015a      	lsls	r2, r3, #5
 80094f6:	693b      	ldr	r3, [r7, #16]
 80094f8:	4413      	add	r3, r2
 80094fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094fe:	461a      	mov	r2, r3
 8009500:	2320      	movs	r3, #32
 8009502:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8009504:	78fa      	ldrb	r2, [r7, #3]
 8009506:	6879      	ldr	r1, [r7, #4]
 8009508:	4613      	mov	r3, r2
 800950a:	011b      	lsls	r3, r3, #4
 800950c:	1a9b      	subs	r3, r3, r2
 800950e:	009b      	lsls	r3, r3, #2
 8009510:	440b      	add	r3, r1
 8009512:	3319      	adds	r3, #25
 8009514:	781b      	ldrb	r3, [r3, #0]
 8009516:	2b01      	cmp	r3, #1
 8009518:	d124      	bne.n	8009564 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800951a:	78fa      	ldrb	r2, [r7, #3]
 800951c:	6879      	ldr	r1, [r7, #4]
 800951e:	4613      	mov	r3, r2
 8009520:	011b      	lsls	r3, r3, #4
 8009522:	1a9b      	subs	r3, r3, r2
 8009524:	009b      	lsls	r3, r3, #2
 8009526:	440b      	add	r3, r1
 8009528:	3319      	adds	r3, #25
 800952a:	2200      	movs	r2, #0
 800952c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800952e:	78fa      	ldrb	r2, [r7, #3]
 8009530:	6879      	ldr	r1, [r7, #4]
 8009532:	4613      	mov	r3, r2
 8009534:	011b      	lsls	r3, r3, #4
 8009536:	1a9b      	subs	r3, r3, r2
 8009538:	009b      	lsls	r3, r3, #2
 800953a:	440b      	add	r3, r1
 800953c:	334c      	adds	r3, #76	@ 0x4c
 800953e:	2202      	movs	r2, #2
 8009540:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8009542:	78fa      	ldrb	r2, [r7, #3]
 8009544:	6879      	ldr	r1, [r7, #4]
 8009546:	4613      	mov	r3, r2
 8009548:	011b      	lsls	r3, r3, #4
 800954a:	1a9b      	subs	r3, r3, r2
 800954c:	009b      	lsls	r3, r3, #2
 800954e:	440b      	add	r3, r1
 8009550:	334d      	adds	r3, #77	@ 0x4d
 8009552:	2203      	movs	r2, #3
 8009554:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	78fa      	ldrb	r2, [r7, #3]
 800955c:	4611      	mov	r1, r2
 800955e:	4618      	mov	r0, r3
 8009560:	f008 f9ac 	bl	80118bc <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8009564:	78fa      	ldrb	r2, [r7, #3]
 8009566:	6879      	ldr	r1, [r7, #4]
 8009568:	4613      	mov	r3, r2
 800956a:	011b      	lsls	r3, r3, #4
 800956c:	1a9b      	subs	r3, r3, r2
 800956e:	009b      	lsls	r3, r3, #2
 8009570:	440b      	add	r3, r1
 8009572:	331a      	adds	r3, #26
 8009574:	781b      	ldrb	r3, [r3, #0]
 8009576:	2b01      	cmp	r3, #1
 8009578:	f040 8437 	bne.w	8009dea <HCD_HC_OUT_IRQHandler+0x978>
 800957c:	78fa      	ldrb	r2, [r7, #3]
 800957e:	6879      	ldr	r1, [r7, #4]
 8009580:	4613      	mov	r3, r2
 8009582:	011b      	lsls	r3, r3, #4
 8009584:	1a9b      	subs	r3, r3, r2
 8009586:	009b      	lsls	r3, r3, #2
 8009588:	440b      	add	r3, r1
 800958a:	331b      	adds	r3, #27
 800958c:	781b      	ldrb	r3, [r3, #0]
 800958e:	2b00      	cmp	r3, #0
 8009590:	f040 842b 	bne.w	8009dea <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8009594:	78fa      	ldrb	r2, [r7, #3]
 8009596:	6879      	ldr	r1, [r7, #4]
 8009598:	4613      	mov	r3, r2
 800959a:	011b      	lsls	r3, r3, #4
 800959c:	1a9b      	subs	r3, r3, r2
 800959e:	009b      	lsls	r3, r3, #2
 80095a0:	440b      	add	r3, r1
 80095a2:	3326      	adds	r3, #38	@ 0x26
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	2b01      	cmp	r3, #1
 80095a8:	d009      	beq.n	80095be <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80095aa:	78fa      	ldrb	r2, [r7, #3]
 80095ac:	6879      	ldr	r1, [r7, #4]
 80095ae:	4613      	mov	r3, r2
 80095b0:	011b      	lsls	r3, r3, #4
 80095b2:	1a9b      	subs	r3, r3, r2
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	440b      	add	r3, r1
 80095b8:	331b      	adds	r3, #27
 80095ba:	2201      	movs	r2, #1
 80095bc:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80095be:	78fa      	ldrb	r2, [r7, #3]
 80095c0:	6879      	ldr	r1, [r7, #4]
 80095c2:	4613      	mov	r3, r2
 80095c4:	011b      	lsls	r3, r3, #4
 80095c6:	1a9b      	subs	r3, r3, r2
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	440b      	add	r3, r1
 80095cc:	334d      	adds	r3, #77	@ 0x4d
 80095ce:	2203      	movs	r2, #3
 80095d0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	78fa      	ldrb	r2, [r7, #3]
 80095d8:	4611      	mov	r1, r2
 80095da:	4618      	mov	r0, r3
 80095dc:	f008 f96e 	bl	80118bc <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80095e0:	78fa      	ldrb	r2, [r7, #3]
 80095e2:	6879      	ldr	r1, [r7, #4]
 80095e4:	4613      	mov	r3, r2
 80095e6:	011b      	lsls	r3, r3, #4
 80095e8:	1a9b      	subs	r3, r3, r2
 80095ea:	009b      	lsls	r3, r3, #2
 80095ec:	440b      	add	r3, r1
 80095ee:	3344      	adds	r3, #68	@ 0x44
 80095f0:	2200      	movs	r2, #0
 80095f2:	601a      	str	r2, [r3, #0]
 80095f4:	e3f9      	b.n	8009dea <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	78fa      	ldrb	r2, [r7, #3]
 80095fc:	4611      	mov	r1, r2
 80095fe:	4618      	mov	r0, r3
 8009600:	f008 f8df 	bl	80117c2 <USB_ReadChInterrupts>
 8009604:	4603      	mov	r3, r0
 8009606:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800960a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800960e:	d111      	bne.n	8009634 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8009610:	78fb      	ldrb	r3, [r7, #3]
 8009612:	015a      	lsls	r2, r3, #5
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	4413      	add	r3, r2
 8009618:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800961c:	461a      	mov	r2, r3
 800961e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009622:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	78fa      	ldrb	r2, [r7, #3]
 800962a:	4611      	mov	r1, r2
 800962c:	4618      	mov	r0, r3
 800962e:	f008 f945 	bl	80118bc <USB_HC_Halt>
 8009632:	e3da      	b.n	8009dea <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	78fa      	ldrb	r2, [r7, #3]
 800963a:	4611      	mov	r1, r2
 800963c:	4618      	mov	r0, r3
 800963e:	f008 f8c0 	bl	80117c2 <USB_ReadChInterrupts>
 8009642:	4603      	mov	r3, r0
 8009644:	f003 0301 	and.w	r3, r3, #1
 8009648:	2b01      	cmp	r3, #1
 800964a:	d168      	bne.n	800971e <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800964c:	78fa      	ldrb	r2, [r7, #3]
 800964e:	6879      	ldr	r1, [r7, #4]
 8009650:	4613      	mov	r3, r2
 8009652:	011b      	lsls	r3, r3, #4
 8009654:	1a9b      	subs	r3, r3, r2
 8009656:	009b      	lsls	r3, r3, #2
 8009658:	440b      	add	r3, r1
 800965a:	3344      	adds	r3, #68	@ 0x44
 800965c:	2200      	movs	r2, #0
 800965e:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	78fa      	ldrb	r2, [r7, #3]
 8009666:	4611      	mov	r1, r2
 8009668:	4618      	mov	r0, r3
 800966a:	f008 f8aa 	bl	80117c2 <USB_ReadChInterrupts>
 800966e:	4603      	mov	r3, r0
 8009670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009674:	2b40      	cmp	r3, #64	@ 0x40
 8009676:	d112      	bne.n	800969e <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8009678:	78fa      	ldrb	r2, [r7, #3]
 800967a:	6879      	ldr	r1, [r7, #4]
 800967c:	4613      	mov	r3, r2
 800967e:	011b      	lsls	r3, r3, #4
 8009680:	1a9b      	subs	r3, r3, r2
 8009682:	009b      	lsls	r3, r3, #2
 8009684:	440b      	add	r3, r1
 8009686:	3319      	adds	r3, #25
 8009688:	2201      	movs	r2, #1
 800968a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800968c:	78fb      	ldrb	r3, [r7, #3]
 800968e:	015a      	lsls	r2, r3, #5
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	4413      	add	r3, r2
 8009694:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009698:	461a      	mov	r2, r3
 800969a:	2340      	movs	r3, #64	@ 0x40
 800969c:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800969e:	78fa      	ldrb	r2, [r7, #3]
 80096a0:	6879      	ldr	r1, [r7, #4]
 80096a2:	4613      	mov	r3, r2
 80096a4:	011b      	lsls	r3, r3, #4
 80096a6:	1a9b      	subs	r3, r3, r2
 80096a8:	009b      	lsls	r3, r3, #2
 80096aa:	440b      	add	r3, r1
 80096ac:	331b      	adds	r3, #27
 80096ae:	781b      	ldrb	r3, [r3, #0]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d019      	beq.n	80096e8 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80096b4:	78fa      	ldrb	r2, [r7, #3]
 80096b6:	6879      	ldr	r1, [r7, #4]
 80096b8:	4613      	mov	r3, r2
 80096ba:	011b      	lsls	r3, r3, #4
 80096bc:	1a9b      	subs	r3, r3, r2
 80096be:	009b      	lsls	r3, r3, #2
 80096c0:	440b      	add	r3, r1
 80096c2:	331b      	adds	r3, #27
 80096c4:	2200      	movs	r2, #0
 80096c6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80096c8:	78fb      	ldrb	r3, [r7, #3]
 80096ca:	015a      	lsls	r2, r3, #5
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	4413      	add	r3, r2
 80096d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096d4:	685b      	ldr	r3, [r3, #4]
 80096d6:	78fa      	ldrb	r2, [r7, #3]
 80096d8:	0151      	lsls	r1, r2, #5
 80096da:	693a      	ldr	r2, [r7, #16]
 80096dc:	440a      	add	r2, r1
 80096de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80096e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096e6:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80096e8:	78fb      	ldrb	r3, [r7, #3]
 80096ea:	015a      	lsls	r2, r3, #5
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	4413      	add	r3, r2
 80096f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096f4:	461a      	mov	r2, r3
 80096f6:	2301      	movs	r3, #1
 80096f8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80096fa:	78fa      	ldrb	r2, [r7, #3]
 80096fc:	6879      	ldr	r1, [r7, #4]
 80096fe:	4613      	mov	r3, r2
 8009700:	011b      	lsls	r3, r3, #4
 8009702:	1a9b      	subs	r3, r3, r2
 8009704:	009b      	lsls	r3, r3, #2
 8009706:	440b      	add	r3, r1
 8009708:	334d      	adds	r3, #77	@ 0x4d
 800970a:	2201      	movs	r2, #1
 800970c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	78fa      	ldrb	r2, [r7, #3]
 8009714:	4611      	mov	r1, r2
 8009716:	4618      	mov	r0, r3
 8009718:	f008 f8d0 	bl	80118bc <USB_HC_Halt>
 800971c:	e365      	b.n	8009dea <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	78fa      	ldrb	r2, [r7, #3]
 8009724:	4611      	mov	r1, r2
 8009726:	4618      	mov	r0, r3
 8009728:	f008 f84b 	bl	80117c2 <USB_ReadChInterrupts>
 800972c:	4603      	mov	r3, r0
 800972e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009732:	2b40      	cmp	r3, #64	@ 0x40
 8009734:	d139      	bne.n	80097aa <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8009736:	78fa      	ldrb	r2, [r7, #3]
 8009738:	6879      	ldr	r1, [r7, #4]
 800973a:	4613      	mov	r3, r2
 800973c:	011b      	lsls	r3, r3, #4
 800973e:	1a9b      	subs	r3, r3, r2
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	440b      	add	r3, r1
 8009744:	334d      	adds	r3, #77	@ 0x4d
 8009746:	2205      	movs	r2, #5
 8009748:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800974a:	78fa      	ldrb	r2, [r7, #3]
 800974c:	6879      	ldr	r1, [r7, #4]
 800974e:	4613      	mov	r3, r2
 8009750:	011b      	lsls	r3, r3, #4
 8009752:	1a9b      	subs	r3, r3, r2
 8009754:	009b      	lsls	r3, r3, #2
 8009756:	440b      	add	r3, r1
 8009758:	331a      	adds	r3, #26
 800975a:	781b      	ldrb	r3, [r3, #0]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d109      	bne.n	8009774 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8009760:	78fa      	ldrb	r2, [r7, #3]
 8009762:	6879      	ldr	r1, [r7, #4]
 8009764:	4613      	mov	r3, r2
 8009766:	011b      	lsls	r3, r3, #4
 8009768:	1a9b      	subs	r3, r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	440b      	add	r3, r1
 800976e:	3319      	adds	r3, #25
 8009770:	2201      	movs	r2, #1
 8009772:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8009774:	78fa      	ldrb	r2, [r7, #3]
 8009776:	6879      	ldr	r1, [r7, #4]
 8009778:	4613      	mov	r3, r2
 800977a:	011b      	lsls	r3, r3, #4
 800977c:	1a9b      	subs	r3, r3, r2
 800977e:	009b      	lsls	r3, r3, #2
 8009780:	440b      	add	r3, r1
 8009782:	3344      	adds	r3, #68	@ 0x44
 8009784:	2200      	movs	r2, #0
 8009786:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	78fa      	ldrb	r2, [r7, #3]
 800978e:	4611      	mov	r1, r2
 8009790:	4618      	mov	r0, r3
 8009792:	f008 f893 	bl	80118bc <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009796:	78fb      	ldrb	r3, [r7, #3]
 8009798:	015a      	lsls	r2, r3, #5
 800979a:	693b      	ldr	r3, [r7, #16]
 800979c:	4413      	add	r3, r2
 800979e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097a2:	461a      	mov	r2, r3
 80097a4:	2340      	movs	r3, #64	@ 0x40
 80097a6:	6093      	str	r3, [r2, #8]
 80097a8:	e31f      	b.n	8009dea <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	78fa      	ldrb	r2, [r7, #3]
 80097b0:	4611      	mov	r1, r2
 80097b2:	4618      	mov	r0, r3
 80097b4:	f008 f805 	bl	80117c2 <USB_ReadChInterrupts>
 80097b8:	4603      	mov	r3, r0
 80097ba:	f003 0308 	and.w	r3, r3, #8
 80097be:	2b08      	cmp	r3, #8
 80097c0:	d11a      	bne.n	80097f8 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80097c2:	78fb      	ldrb	r3, [r7, #3]
 80097c4:	015a      	lsls	r2, r3, #5
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	4413      	add	r3, r2
 80097ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097ce:	461a      	mov	r2, r3
 80097d0:	2308      	movs	r3, #8
 80097d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80097d4:	78fa      	ldrb	r2, [r7, #3]
 80097d6:	6879      	ldr	r1, [r7, #4]
 80097d8:	4613      	mov	r3, r2
 80097da:	011b      	lsls	r3, r3, #4
 80097dc:	1a9b      	subs	r3, r3, r2
 80097de:	009b      	lsls	r3, r3, #2
 80097e0:	440b      	add	r3, r1
 80097e2:	334d      	adds	r3, #77	@ 0x4d
 80097e4:	2206      	movs	r2, #6
 80097e6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	78fa      	ldrb	r2, [r7, #3]
 80097ee:	4611      	mov	r1, r2
 80097f0:	4618      	mov	r0, r3
 80097f2:	f008 f863 	bl	80118bc <USB_HC_Halt>
 80097f6:	e2f8      	b.n	8009dea <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	78fa      	ldrb	r2, [r7, #3]
 80097fe:	4611      	mov	r1, r2
 8009800:	4618      	mov	r0, r3
 8009802:	f007 ffde 	bl	80117c2 <USB_ReadChInterrupts>
 8009806:	4603      	mov	r3, r0
 8009808:	f003 0310 	and.w	r3, r3, #16
 800980c:	2b10      	cmp	r3, #16
 800980e:	d144      	bne.n	800989a <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009810:	78fa      	ldrb	r2, [r7, #3]
 8009812:	6879      	ldr	r1, [r7, #4]
 8009814:	4613      	mov	r3, r2
 8009816:	011b      	lsls	r3, r3, #4
 8009818:	1a9b      	subs	r3, r3, r2
 800981a:	009b      	lsls	r3, r3, #2
 800981c:	440b      	add	r3, r1
 800981e:	3344      	adds	r3, #68	@ 0x44
 8009820:	2200      	movs	r2, #0
 8009822:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8009824:	78fa      	ldrb	r2, [r7, #3]
 8009826:	6879      	ldr	r1, [r7, #4]
 8009828:	4613      	mov	r3, r2
 800982a:	011b      	lsls	r3, r3, #4
 800982c:	1a9b      	subs	r3, r3, r2
 800982e:	009b      	lsls	r3, r3, #2
 8009830:	440b      	add	r3, r1
 8009832:	334d      	adds	r3, #77	@ 0x4d
 8009834:	2204      	movs	r2, #4
 8009836:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8009838:	78fa      	ldrb	r2, [r7, #3]
 800983a:	6879      	ldr	r1, [r7, #4]
 800983c:	4613      	mov	r3, r2
 800983e:	011b      	lsls	r3, r3, #4
 8009840:	1a9b      	subs	r3, r3, r2
 8009842:	009b      	lsls	r3, r3, #2
 8009844:	440b      	add	r3, r1
 8009846:	3319      	adds	r3, #25
 8009848:	781b      	ldrb	r3, [r3, #0]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d114      	bne.n	8009878 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800984e:	78fa      	ldrb	r2, [r7, #3]
 8009850:	6879      	ldr	r1, [r7, #4]
 8009852:	4613      	mov	r3, r2
 8009854:	011b      	lsls	r3, r3, #4
 8009856:	1a9b      	subs	r3, r3, r2
 8009858:	009b      	lsls	r3, r3, #2
 800985a:	440b      	add	r3, r1
 800985c:	3318      	adds	r3, #24
 800985e:	781b      	ldrb	r3, [r3, #0]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d109      	bne.n	8009878 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8009864:	78fa      	ldrb	r2, [r7, #3]
 8009866:	6879      	ldr	r1, [r7, #4]
 8009868:	4613      	mov	r3, r2
 800986a:	011b      	lsls	r3, r3, #4
 800986c:	1a9b      	subs	r3, r3, r2
 800986e:	009b      	lsls	r3, r3, #2
 8009870:	440b      	add	r3, r1
 8009872:	3319      	adds	r3, #25
 8009874:	2201      	movs	r2, #1
 8009876:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	78fa      	ldrb	r2, [r7, #3]
 800987e:	4611      	mov	r1, r2
 8009880:	4618      	mov	r0, r3
 8009882:	f008 f81b 	bl	80118bc <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009886:	78fb      	ldrb	r3, [r7, #3]
 8009888:	015a      	lsls	r2, r3, #5
 800988a:	693b      	ldr	r3, [r7, #16]
 800988c:	4413      	add	r3, r2
 800988e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009892:	461a      	mov	r2, r3
 8009894:	2310      	movs	r3, #16
 8009896:	6093      	str	r3, [r2, #8]
 8009898:	e2a7      	b.n	8009dea <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	78fa      	ldrb	r2, [r7, #3]
 80098a0:	4611      	mov	r1, r2
 80098a2:	4618      	mov	r0, r3
 80098a4:	f007 ff8d 	bl	80117c2 <USB_ReadChInterrupts>
 80098a8:	4603      	mov	r3, r0
 80098aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098ae:	2b80      	cmp	r3, #128	@ 0x80
 80098b0:	f040 8083 	bne.w	80099ba <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	799b      	ldrb	r3, [r3, #6]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d111      	bne.n	80098e0 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80098bc:	78fa      	ldrb	r2, [r7, #3]
 80098be:	6879      	ldr	r1, [r7, #4]
 80098c0:	4613      	mov	r3, r2
 80098c2:	011b      	lsls	r3, r3, #4
 80098c4:	1a9b      	subs	r3, r3, r2
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	440b      	add	r3, r1
 80098ca:	334d      	adds	r3, #77	@ 0x4d
 80098cc:	2207      	movs	r2, #7
 80098ce:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	78fa      	ldrb	r2, [r7, #3]
 80098d6:	4611      	mov	r1, r2
 80098d8:	4618      	mov	r0, r3
 80098da:	f007 ffef 	bl	80118bc <USB_HC_Halt>
 80098de:	e062      	b.n	80099a6 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80098e0:	78fa      	ldrb	r2, [r7, #3]
 80098e2:	6879      	ldr	r1, [r7, #4]
 80098e4:	4613      	mov	r3, r2
 80098e6:	011b      	lsls	r3, r3, #4
 80098e8:	1a9b      	subs	r3, r3, r2
 80098ea:	009b      	lsls	r3, r3, #2
 80098ec:	440b      	add	r3, r1
 80098ee:	3344      	adds	r3, #68	@ 0x44
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	1c59      	adds	r1, r3, #1
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	4613      	mov	r3, r2
 80098f8:	011b      	lsls	r3, r3, #4
 80098fa:	1a9b      	subs	r3, r3, r2
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	4403      	add	r3, r0
 8009900:	3344      	adds	r3, #68	@ 0x44
 8009902:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009904:	78fa      	ldrb	r2, [r7, #3]
 8009906:	6879      	ldr	r1, [r7, #4]
 8009908:	4613      	mov	r3, r2
 800990a:	011b      	lsls	r3, r3, #4
 800990c:	1a9b      	subs	r3, r3, r2
 800990e:	009b      	lsls	r3, r3, #2
 8009910:	440b      	add	r3, r1
 8009912:	3344      	adds	r3, #68	@ 0x44
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	2b02      	cmp	r3, #2
 8009918:	d922      	bls.n	8009960 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800991a:	78fa      	ldrb	r2, [r7, #3]
 800991c:	6879      	ldr	r1, [r7, #4]
 800991e:	4613      	mov	r3, r2
 8009920:	011b      	lsls	r3, r3, #4
 8009922:	1a9b      	subs	r3, r3, r2
 8009924:	009b      	lsls	r3, r3, #2
 8009926:	440b      	add	r3, r1
 8009928:	3344      	adds	r3, #68	@ 0x44
 800992a:	2200      	movs	r2, #0
 800992c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800992e:	78fa      	ldrb	r2, [r7, #3]
 8009930:	6879      	ldr	r1, [r7, #4]
 8009932:	4613      	mov	r3, r2
 8009934:	011b      	lsls	r3, r3, #4
 8009936:	1a9b      	subs	r3, r3, r2
 8009938:	009b      	lsls	r3, r3, #2
 800993a:	440b      	add	r3, r1
 800993c:	334c      	adds	r3, #76	@ 0x4c
 800993e:	2204      	movs	r2, #4
 8009940:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009942:	78fa      	ldrb	r2, [r7, #3]
 8009944:	6879      	ldr	r1, [r7, #4]
 8009946:	4613      	mov	r3, r2
 8009948:	011b      	lsls	r3, r3, #4
 800994a:	1a9b      	subs	r3, r3, r2
 800994c:	009b      	lsls	r3, r3, #2
 800994e:	440b      	add	r3, r1
 8009950:	334c      	adds	r3, #76	@ 0x4c
 8009952:	781a      	ldrb	r2, [r3, #0]
 8009954:	78fb      	ldrb	r3, [r7, #3]
 8009956:	4619      	mov	r1, r3
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f00d fe5d 	bl	8017618 <HAL_HCD_HC_NotifyURBChange_Callback>
 800995e:	e022      	b.n	80099a6 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009960:	78fa      	ldrb	r2, [r7, #3]
 8009962:	6879      	ldr	r1, [r7, #4]
 8009964:	4613      	mov	r3, r2
 8009966:	011b      	lsls	r3, r3, #4
 8009968:	1a9b      	subs	r3, r3, r2
 800996a:	009b      	lsls	r3, r3, #2
 800996c:	440b      	add	r3, r1
 800996e:	334c      	adds	r3, #76	@ 0x4c
 8009970:	2202      	movs	r2, #2
 8009972:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009974:	78fb      	ldrb	r3, [r7, #3]
 8009976:	015a      	lsls	r2, r3, #5
 8009978:	693b      	ldr	r3, [r7, #16]
 800997a:	4413      	add	r3, r2
 800997c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800998a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009992:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009994:	78fb      	ldrb	r3, [r7, #3]
 8009996:	015a      	lsls	r2, r3, #5
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	4413      	add	r3, r2
 800999c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099a0:	461a      	mov	r2, r3
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80099a6:	78fb      	ldrb	r3, [r7, #3]
 80099a8:	015a      	lsls	r2, r3, #5
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	4413      	add	r3, r2
 80099ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099b2:	461a      	mov	r2, r3
 80099b4:	2380      	movs	r3, #128	@ 0x80
 80099b6:	6093      	str	r3, [r2, #8]
 80099b8:	e217      	b.n	8009dea <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	78fa      	ldrb	r2, [r7, #3]
 80099c0:	4611      	mov	r1, r2
 80099c2:	4618      	mov	r0, r3
 80099c4:	f007 fefd 	bl	80117c2 <USB_ReadChInterrupts>
 80099c8:	4603      	mov	r3, r0
 80099ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80099ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099d2:	d11b      	bne.n	8009a0c <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80099d4:	78fa      	ldrb	r2, [r7, #3]
 80099d6:	6879      	ldr	r1, [r7, #4]
 80099d8:	4613      	mov	r3, r2
 80099da:	011b      	lsls	r3, r3, #4
 80099dc:	1a9b      	subs	r3, r3, r2
 80099de:	009b      	lsls	r3, r3, #2
 80099e0:	440b      	add	r3, r1
 80099e2:	334d      	adds	r3, #77	@ 0x4d
 80099e4:	2209      	movs	r2, #9
 80099e6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	78fa      	ldrb	r2, [r7, #3]
 80099ee:	4611      	mov	r1, r2
 80099f0:	4618      	mov	r0, r3
 80099f2:	f007 ff63 	bl	80118bc <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80099f6:	78fb      	ldrb	r3, [r7, #3]
 80099f8:	015a      	lsls	r2, r3, #5
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	4413      	add	r3, r2
 80099fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a02:	461a      	mov	r2, r3
 8009a04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a08:	6093      	str	r3, [r2, #8]
 8009a0a:	e1ee      	b.n	8009dea <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	78fa      	ldrb	r2, [r7, #3]
 8009a12:	4611      	mov	r1, r2
 8009a14:	4618      	mov	r0, r3
 8009a16:	f007 fed4 	bl	80117c2 <USB_ReadChInterrupts>
 8009a1a:	4603      	mov	r3, r0
 8009a1c:	f003 0302 	and.w	r3, r3, #2
 8009a20:	2b02      	cmp	r3, #2
 8009a22:	f040 81df 	bne.w	8009de4 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8009a26:	78fb      	ldrb	r3, [r7, #3]
 8009a28:	015a      	lsls	r2, r3, #5
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	4413      	add	r3, r2
 8009a2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a32:	461a      	mov	r2, r3
 8009a34:	2302      	movs	r3, #2
 8009a36:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8009a38:	78fa      	ldrb	r2, [r7, #3]
 8009a3a:	6879      	ldr	r1, [r7, #4]
 8009a3c:	4613      	mov	r3, r2
 8009a3e:	011b      	lsls	r3, r3, #4
 8009a40:	1a9b      	subs	r3, r3, r2
 8009a42:	009b      	lsls	r3, r3, #2
 8009a44:	440b      	add	r3, r1
 8009a46:	334d      	adds	r3, #77	@ 0x4d
 8009a48:	781b      	ldrb	r3, [r3, #0]
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	f040 8093 	bne.w	8009b76 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009a50:	78fa      	ldrb	r2, [r7, #3]
 8009a52:	6879      	ldr	r1, [r7, #4]
 8009a54:	4613      	mov	r3, r2
 8009a56:	011b      	lsls	r3, r3, #4
 8009a58:	1a9b      	subs	r3, r3, r2
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	440b      	add	r3, r1
 8009a5e:	334d      	adds	r3, #77	@ 0x4d
 8009a60:	2202      	movs	r2, #2
 8009a62:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8009a64:	78fa      	ldrb	r2, [r7, #3]
 8009a66:	6879      	ldr	r1, [r7, #4]
 8009a68:	4613      	mov	r3, r2
 8009a6a:	011b      	lsls	r3, r3, #4
 8009a6c:	1a9b      	subs	r3, r3, r2
 8009a6e:	009b      	lsls	r3, r3, #2
 8009a70:	440b      	add	r3, r1
 8009a72:	334c      	adds	r3, #76	@ 0x4c
 8009a74:	2201      	movs	r2, #1
 8009a76:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009a78:	78fa      	ldrb	r2, [r7, #3]
 8009a7a:	6879      	ldr	r1, [r7, #4]
 8009a7c:	4613      	mov	r3, r2
 8009a7e:	011b      	lsls	r3, r3, #4
 8009a80:	1a9b      	subs	r3, r3, r2
 8009a82:	009b      	lsls	r3, r3, #2
 8009a84:	440b      	add	r3, r1
 8009a86:	3326      	adds	r3, #38	@ 0x26
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	2b02      	cmp	r3, #2
 8009a8c:	d00b      	beq.n	8009aa6 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8009a8e:	78fa      	ldrb	r2, [r7, #3]
 8009a90:	6879      	ldr	r1, [r7, #4]
 8009a92:	4613      	mov	r3, r2
 8009a94:	011b      	lsls	r3, r3, #4
 8009a96:	1a9b      	subs	r3, r3, r2
 8009a98:	009b      	lsls	r3, r3, #2
 8009a9a:	440b      	add	r3, r1
 8009a9c:	3326      	adds	r3, #38	@ 0x26
 8009a9e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009aa0:	2b03      	cmp	r3, #3
 8009aa2:	f040 8190 	bne.w	8009dc6 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	799b      	ldrb	r3, [r3, #6]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d115      	bne.n	8009ada <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8009aae:	78fa      	ldrb	r2, [r7, #3]
 8009ab0:	6879      	ldr	r1, [r7, #4]
 8009ab2:	4613      	mov	r3, r2
 8009ab4:	011b      	lsls	r3, r3, #4
 8009ab6:	1a9b      	subs	r3, r3, r2
 8009ab8:	009b      	lsls	r3, r3, #2
 8009aba:	440b      	add	r3, r1
 8009abc:	333d      	adds	r3, #61	@ 0x3d
 8009abe:	781b      	ldrb	r3, [r3, #0]
 8009ac0:	78fa      	ldrb	r2, [r7, #3]
 8009ac2:	f083 0301 	eor.w	r3, r3, #1
 8009ac6:	b2d8      	uxtb	r0, r3
 8009ac8:	6879      	ldr	r1, [r7, #4]
 8009aca:	4613      	mov	r3, r2
 8009acc:	011b      	lsls	r3, r3, #4
 8009ace:	1a9b      	subs	r3, r3, r2
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	440b      	add	r3, r1
 8009ad4:	333d      	adds	r3, #61	@ 0x3d
 8009ad6:	4602      	mov	r2, r0
 8009ad8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	799b      	ldrb	r3, [r3, #6]
 8009ade:	2b01      	cmp	r3, #1
 8009ae0:	f040 8171 	bne.w	8009dc6 <HCD_HC_OUT_IRQHandler+0x954>
 8009ae4:	78fa      	ldrb	r2, [r7, #3]
 8009ae6:	6879      	ldr	r1, [r7, #4]
 8009ae8:	4613      	mov	r3, r2
 8009aea:	011b      	lsls	r3, r3, #4
 8009aec:	1a9b      	subs	r3, r3, r2
 8009aee:	009b      	lsls	r3, r3, #2
 8009af0:	440b      	add	r3, r1
 8009af2:	3334      	adds	r3, #52	@ 0x34
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	f000 8165 	beq.w	8009dc6 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8009afc:	78fa      	ldrb	r2, [r7, #3]
 8009afe:	6879      	ldr	r1, [r7, #4]
 8009b00:	4613      	mov	r3, r2
 8009b02:	011b      	lsls	r3, r3, #4
 8009b04:	1a9b      	subs	r3, r3, r2
 8009b06:	009b      	lsls	r3, r3, #2
 8009b08:	440b      	add	r3, r1
 8009b0a:	3334      	adds	r3, #52	@ 0x34
 8009b0c:	6819      	ldr	r1, [r3, #0]
 8009b0e:	78fa      	ldrb	r2, [r7, #3]
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	4613      	mov	r3, r2
 8009b14:	011b      	lsls	r3, r3, #4
 8009b16:	1a9b      	subs	r3, r3, r2
 8009b18:	009b      	lsls	r3, r3, #2
 8009b1a:	4403      	add	r3, r0
 8009b1c:	3328      	adds	r3, #40	@ 0x28
 8009b1e:	881b      	ldrh	r3, [r3, #0]
 8009b20:	440b      	add	r3, r1
 8009b22:	1e59      	subs	r1, r3, #1
 8009b24:	78fa      	ldrb	r2, [r7, #3]
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	4613      	mov	r3, r2
 8009b2a:	011b      	lsls	r3, r3, #4
 8009b2c:	1a9b      	subs	r3, r3, r2
 8009b2e:	009b      	lsls	r3, r3, #2
 8009b30:	4403      	add	r3, r0
 8009b32:	3328      	adds	r3, #40	@ 0x28
 8009b34:	881b      	ldrh	r3, [r3, #0]
 8009b36:	fbb1 f3f3 	udiv	r3, r1, r3
 8009b3a:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	f003 0301 	and.w	r3, r3, #1
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	f000 813f 	beq.w	8009dc6 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8009b48:	78fa      	ldrb	r2, [r7, #3]
 8009b4a:	6879      	ldr	r1, [r7, #4]
 8009b4c:	4613      	mov	r3, r2
 8009b4e:	011b      	lsls	r3, r3, #4
 8009b50:	1a9b      	subs	r3, r3, r2
 8009b52:	009b      	lsls	r3, r3, #2
 8009b54:	440b      	add	r3, r1
 8009b56:	333d      	adds	r3, #61	@ 0x3d
 8009b58:	781b      	ldrb	r3, [r3, #0]
 8009b5a:	78fa      	ldrb	r2, [r7, #3]
 8009b5c:	f083 0301 	eor.w	r3, r3, #1
 8009b60:	b2d8      	uxtb	r0, r3
 8009b62:	6879      	ldr	r1, [r7, #4]
 8009b64:	4613      	mov	r3, r2
 8009b66:	011b      	lsls	r3, r3, #4
 8009b68:	1a9b      	subs	r3, r3, r2
 8009b6a:	009b      	lsls	r3, r3, #2
 8009b6c:	440b      	add	r3, r1
 8009b6e:	333d      	adds	r3, #61	@ 0x3d
 8009b70:	4602      	mov	r2, r0
 8009b72:	701a      	strb	r2, [r3, #0]
 8009b74:	e127      	b.n	8009dc6 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009b76:	78fa      	ldrb	r2, [r7, #3]
 8009b78:	6879      	ldr	r1, [r7, #4]
 8009b7a:	4613      	mov	r3, r2
 8009b7c:	011b      	lsls	r3, r3, #4
 8009b7e:	1a9b      	subs	r3, r3, r2
 8009b80:	009b      	lsls	r3, r3, #2
 8009b82:	440b      	add	r3, r1
 8009b84:	334d      	adds	r3, #77	@ 0x4d
 8009b86:	781b      	ldrb	r3, [r3, #0]
 8009b88:	2b03      	cmp	r3, #3
 8009b8a:	d120      	bne.n	8009bce <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009b8c:	78fa      	ldrb	r2, [r7, #3]
 8009b8e:	6879      	ldr	r1, [r7, #4]
 8009b90:	4613      	mov	r3, r2
 8009b92:	011b      	lsls	r3, r3, #4
 8009b94:	1a9b      	subs	r3, r3, r2
 8009b96:	009b      	lsls	r3, r3, #2
 8009b98:	440b      	add	r3, r1
 8009b9a:	334d      	adds	r3, #77	@ 0x4d
 8009b9c:	2202      	movs	r2, #2
 8009b9e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009ba0:	78fa      	ldrb	r2, [r7, #3]
 8009ba2:	6879      	ldr	r1, [r7, #4]
 8009ba4:	4613      	mov	r3, r2
 8009ba6:	011b      	lsls	r3, r3, #4
 8009ba8:	1a9b      	subs	r3, r3, r2
 8009baa:	009b      	lsls	r3, r3, #2
 8009bac:	440b      	add	r3, r1
 8009bae:	331b      	adds	r3, #27
 8009bb0:	781b      	ldrb	r3, [r3, #0]
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	f040 8107 	bne.w	8009dc6 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009bb8:	78fa      	ldrb	r2, [r7, #3]
 8009bba:	6879      	ldr	r1, [r7, #4]
 8009bbc:	4613      	mov	r3, r2
 8009bbe:	011b      	lsls	r3, r3, #4
 8009bc0:	1a9b      	subs	r3, r3, r2
 8009bc2:	009b      	lsls	r3, r3, #2
 8009bc4:	440b      	add	r3, r1
 8009bc6:	334c      	adds	r3, #76	@ 0x4c
 8009bc8:	2202      	movs	r2, #2
 8009bca:	701a      	strb	r2, [r3, #0]
 8009bcc:	e0fb      	b.n	8009dc6 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009bce:	78fa      	ldrb	r2, [r7, #3]
 8009bd0:	6879      	ldr	r1, [r7, #4]
 8009bd2:	4613      	mov	r3, r2
 8009bd4:	011b      	lsls	r3, r3, #4
 8009bd6:	1a9b      	subs	r3, r3, r2
 8009bd8:	009b      	lsls	r3, r3, #2
 8009bda:	440b      	add	r3, r1
 8009bdc:	334d      	adds	r3, #77	@ 0x4d
 8009bde:	781b      	ldrb	r3, [r3, #0]
 8009be0:	2b04      	cmp	r3, #4
 8009be2:	d13a      	bne.n	8009c5a <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009be4:	78fa      	ldrb	r2, [r7, #3]
 8009be6:	6879      	ldr	r1, [r7, #4]
 8009be8:	4613      	mov	r3, r2
 8009bea:	011b      	lsls	r3, r3, #4
 8009bec:	1a9b      	subs	r3, r3, r2
 8009bee:	009b      	lsls	r3, r3, #2
 8009bf0:	440b      	add	r3, r1
 8009bf2:	334d      	adds	r3, #77	@ 0x4d
 8009bf4:	2202      	movs	r2, #2
 8009bf6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009bf8:	78fa      	ldrb	r2, [r7, #3]
 8009bfa:	6879      	ldr	r1, [r7, #4]
 8009bfc:	4613      	mov	r3, r2
 8009bfe:	011b      	lsls	r3, r3, #4
 8009c00:	1a9b      	subs	r3, r3, r2
 8009c02:	009b      	lsls	r3, r3, #2
 8009c04:	440b      	add	r3, r1
 8009c06:	334c      	adds	r3, #76	@ 0x4c
 8009c08:	2202      	movs	r2, #2
 8009c0a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009c0c:	78fa      	ldrb	r2, [r7, #3]
 8009c0e:	6879      	ldr	r1, [r7, #4]
 8009c10:	4613      	mov	r3, r2
 8009c12:	011b      	lsls	r3, r3, #4
 8009c14:	1a9b      	subs	r3, r3, r2
 8009c16:	009b      	lsls	r3, r3, #2
 8009c18:	440b      	add	r3, r1
 8009c1a:	331b      	adds	r3, #27
 8009c1c:	781b      	ldrb	r3, [r3, #0]
 8009c1e:	2b01      	cmp	r3, #1
 8009c20:	f040 80d1 	bne.w	8009dc6 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8009c24:	78fa      	ldrb	r2, [r7, #3]
 8009c26:	6879      	ldr	r1, [r7, #4]
 8009c28:	4613      	mov	r3, r2
 8009c2a:	011b      	lsls	r3, r3, #4
 8009c2c:	1a9b      	subs	r3, r3, r2
 8009c2e:	009b      	lsls	r3, r3, #2
 8009c30:	440b      	add	r3, r1
 8009c32:	331b      	adds	r3, #27
 8009c34:	2200      	movs	r2, #0
 8009c36:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009c38:	78fb      	ldrb	r3, [r7, #3]
 8009c3a:	015a      	lsls	r2, r3, #5
 8009c3c:	693b      	ldr	r3, [r7, #16]
 8009c3e:	4413      	add	r3, r2
 8009c40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	78fa      	ldrb	r2, [r7, #3]
 8009c48:	0151      	lsls	r1, r2, #5
 8009c4a:	693a      	ldr	r2, [r7, #16]
 8009c4c:	440a      	add	r2, r1
 8009c4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009c56:	6053      	str	r3, [r2, #4]
 8009c58:	e0b5      	b.n	8009dc6 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8009c5a:	78fa      	ldrb	r2, [r7, #3]
 8009c5c:	6879      	ldr	r1, [r7, #4]
 8009c5e:	4613      	mov	r3, r2
 8009c60:	011b      	lsls	r3, r3, #4
 8009c62:	1a9b      	subs	r3, r3, r2
 8009c64:	009b      	lsls	r3, r3, #2
 8009c66:	440b      	add	r3, r1
 8009c68:	334d      	adds	r3, #77	@ 0x4d
 8009c6a:	781b      	ldrb	r3, [r3, #0]
 8009c6c:	2b05      	cmp	r3, #5
 8009c6e:	d114      	bne.n	8009c9a <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009c70:	78fa      	ldrb	r2, [r7, #3]
 8009c72:	6879      	ldr	r1, [r7, #4]
 8009c74:	4613      	mov	r3, r2
 8009c76:	011b      	lsls	r3, r3, #4
 8009c78:	1a9b      	subs	r3, r3, r2
 8009c7a:	009b      	lsls	r3, r3, #2
 8009c7c:	440b      	add	r3, r1
 8009c7e:	334d      	adds	r3, #77	@ 0x4d
 8009c80:	2202      	movs	r2, #2
 8009c82:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009c84:	78fa      	ldrb	r2, [r7, #3]
 8009c86:	6879      	ldr	r1, [r7, #4]
 8009c88:	4613      	mov	r3, r2
 8009c8a:	011b      	lsls	r3, r3, #4
 8009c8c:	1a9b      	subs	r3, r3, r2
 8009c8e:	009b      	lsls	r3, r3, #2
 8009c90:	440b      	add	r3, r1
 8009c92:	334c      	adds	r3, #76	@ 0x4c
 8009c94:	2202      	movs	r2, #2
 8009c96:	701a      	strb	r2, [r3, #0]
 8009c98:	e095      	b.n	8009dc6 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009c9a:	78fa      	ldrb	r2, [r7, #3]
 8009c9c:	6879      	ldr	r1, [r7, #4]
 8009c9e:	4613      	mov	r3, r2
 8009ca0:	011b      	lsls	r3, r3, #4
 8009ca2:	1a9b      	subs	r3, r3, r2
 8009ca4:	009b      	lsls	r3, r3, #2
 8009ca6:	440b      	add	r3, r1
 8009ca8:	334d      	adds	r3, #77	@ 0x4d
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	2b06      	cmp	r3, #6
 8009cae:	d114      	bne.n	8009cda <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009cb0:	78fa      	ldrb	r2, [r7, #3]
 8009cb2:	6879      	ldr	r1, [r7, #4]
 8009cb4:	4613      	mov	r3, r2
 8009cb6:	011b      	lsls	r3, r3, #4
 8009cb8:	1a9b      	subs	r3, r3, r2
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	440b      	add	r3, r1
 8009cbe:	334d      	adds	r3, #77	@ 0x4d
 8009cc0:	2202      	movs	r2, #2
 8009cc2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8009cc4:	78fa      	ldrb	r2, [r7, #3]
 8009cc6:	6879      	ldr	r1, [r7, #4]
 8009cc8:	4613      	mov	r3, r2
 8009cca:	011b      	lsls	r3, r3, #4
 8009ccc:	1a9b      	subs	r3, r3, r2
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	440b      	add	r3, r1
 8009cd2:	334c      	adds	r3, #76	@ 0x4c
 8009cd4:	2205      	movs	r2, #5
 8009cd6:	701a      	strb	r2, [r3, #0]
 8009cd8:	e075      	b.n	8009dc6 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009cda:	78fa      	ldrb	r2, [r7, #3]
 8009cdc:	6879      	ldr	r1, [r7, #4]
 8009cde:	4613      	mov	r3, r2
 8009ce0:	011b      	lsls	r3, r3, #4
 8009ce2:	1a9b      	subs	r3, r3, r2
 8009ce4:	009b      	lsls	r3, r3, #2
 8009ce6:	440b      	add	r3, r1
 8009ce8:	334d      	adds	r3, #77	@ 0x4d
 8009cea:	781b      	ldrb	r3, [r3, #0]
 8009cec:	2b07      	cmp	r3, #7
 8009cee:	d00a      	beq.n	8009d06 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009cf0:	78fa      	ldrb	r2, [r7, #3]
 8009cf2:	6879      	ldr	r1, [r7, #4]
 8009cf4:	4613      	mov	r3, r2
 8009cf6:	011b      	lsls	r3, r3, #4
 8009cf8:	1a9b      	subs	r3, r3, r2
 8009cfa:	009b      	lsls	r3, r3, #2
 8009cfc:	440b      	add	r3, r1
 8009cfe:	334d      	adds	r3, #77	@ 0x4d
 8009d00:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009d02:	2b09      	cmp	r3, #9
 8009d04:	d170      	bne.n	8009de8 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009d06:	78fa      	ldrb	r2, [r7, #3]
 8009d08:	6879      	ldr	r1, [r7, #4]
 8009d0a:	4613      	mov	r3, r2
 8009d0c:	011b      	lsls	r3, r3, #4
 8009d0e:	1a9b      	subs	r3, r3, r2
 8009d10:	009b      	lsls	r3, r3, #2
 8009d12:	440b      	add	r3, r1
 8009d14:	334d      	adds	r3, #77	@ 0x4d
 8009d16:	2202      	movs	r2, #2
 8009d18:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009d1a:	78fa      	ldrb	r2, [r7, #3]
 8009d1c:	6879      	ldr	r1, [r7, #4]
 8009d1e:	4613      	mov	r3, r2
 8009d20:	011b      	lsls	r3, r3, #4
 8009d22:	1a9b      	subs	r3, r3, r2
 8009d24:	009b      	lsls	r3, r3, #2
 8009d26:	440b      	add	r3, r1
 8009d28:	3344      	adds	r3, #68	@ 0x44
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	1c59      	adds	r1, r3, #1
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	4613      	mov	r3, r2
 8009d32:	011b      	lsls	r3, r3, #4
 8009d34:	1a9b      	subs	r3, r3, r2
 8009d36:	009b      	lsls	r3, r3, #2
 8009d38:	4403      	add	r3, r0
 8009d3a:	3344      	adds	r3, #68	@ 0x44
 8009d3c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009d3e:	78fa      	ldrb	r2, [r7, #3]
 8009d40:	6879      	ldr	r1, [r7, #4]
 8009d42:	4613      	mov	r3, r2
 8009d44:	011b      	lsls	r3, r3, #4
 8009d46:	1a9b      	subs	r3, r3, r2
 8009d48:	009b      	lsls	r3, r3, #2
 8009d4a:	440b      	add	r3, r1
 8009d4c:	3344      	adds	r3, #68	@ 0x44
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	2b02      	cmp	r3, #2
 8009d52:	d914      	bls.n	8009d7e <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009d54:	78fa      	ldrb	r2, [r7, #3]
 8009d56:	6879      	ldr	r1, [r7, #4]
 8009d58:	4613      	mov	r3, r2
 8009d5a:	011b      	lsls	r3, r3, #4
 8009d5c:	1a9b      	subs	r3, r3, r2
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	440b      	add	r3, r1
 8009d62:	3344      	adds	r3, #68	@ 0x44
 8009d64:	2200      	movs	r2, #0
 8009d66:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009d68:	78fa      	ldrb	r2, [r7, #3]
 8009d6a:	6879      	ldr	r1, [r7, #4]
 8009d6c:	4613      	mov	r3, r2
 8009d6e:	011b      	lsls	r3, r3, #4
 8009d70:	1a9b      	subs	r3, r3, r2
 8009d72:	009b      	lsls	r3, r3, #2
 8009d74:	440b      	add	r3, r1
 8009d76:	334c      	adds	r3, #76	@ 0x4c
 8009d78:	2204      	movs	r2, #4
 8009d7a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009d7c:	e022      	b.n	8009dc4 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009d7e:	78fa      	ldrb	r2, [r7, #3]
 8009d80:	6879      	ldr	r1, [r7, #4]
 8009d82:	4613      	mov	r3, r2
 8009d84:	011b      	lsls	r3, r3, #4
 8009d86:	1a9b      	subs	r3, r3, r2
 8009d88:	009b      	lsls	r3, r3, #2
 8009d8a:	440b      	add	r3, r1
 8009d8c:	334c      	adds	r3, #76	@ 0x4c
 8009d8e:	2202      	movs	r2, #2
 8009d90:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009d92:	78fb      	ldrb	r3, [r7, #3]
 8009d94:	015a      	lsls	r2, r3, #5
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	4413      	add	r3, r2
 8009d9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009da8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009db0:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009db2:	78fb      	ldrb	r3, [r7, #3]
 8009db4:	015a      	lsls	r2, r3, #5
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	4413      	add	r3, r2
 8009dba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009dc4:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009dc6:	78fa      	ldrb	r2, [r7, #3]
 8009dc8:	6879      	ldr	r1, [r7, #4]
 8009dca:	4613      	mov	r3, r2
 8009dcc:	011b      	lsls	r3, r3, #4
 8009dce:	1a9b      	subs	r3, r3, r2
 8009dd0:	009b      	lsls	r3, r3, #2
 8009dd2:	440b      	add	r3, r1
 8009dd4:	334c      	adds	r3, #76	@ 0x4c
 8009dd6:	781a      	ldrb	r2, [r3, #0]
 8009dd8:	78fb      	ldrb	r3, [r7, #3]
 8009dda:	4619      	mov	r1, r3
 8009ddc:	6878      	ldr	r0, [r7, #4]
 8009dde:	f00d fc1b 	bl	8017618 <HAL_HCD_HC_NotifyURBChange_Callback>
 8009de2:	e002      	b.n	8009dea <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8009de4:	bf00      	nop
 8009de6:	e000      	b.n	8009dea <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8009de8:	bf00      	nop
  }
}
 8009dea:	3718      	adds	r7, #24
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}

08009df0 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b08a      	sub	sp, #40	@ 0x28
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e00:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	6a1b      	ldr	r3, [r3, #32]
 8009e08:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8009e0a:	69fb      	ldr	r3, [r7, #28]
 8009e0c:	f003 030f 	and.w	r3, r3, #15
 8009e10:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8009e12:	69fb      	ldr	r3, [r7, #28]
 8009e14:	0c5b      	lsrs	r3, r3, #17
 8009e16:	f003 030f 	and.w	r3, r3, #15
 8009e1a:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009e1c:	69fb      	ldr	r3, [r7, #28]
 8009e1e:	091b      	lsrs	r3, r3, #4
 8009e20:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009e24:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8009e26:	697b      	ldr	r3, [r7, #20]
 8009e28:	2b02      	cmp	r3, #2
 8009e2a:	d004      	beq.n	8009e36 <HCD_RXQLVL_IRQHandler+0x46>
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	2b05      	cmp	r3, #5
 8009e30:	f000 80b6 	beq.w	8009fa0 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8009e34:	e0b7      	b.n	8009fa6 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8009e36:	693b      	ldr	r3, [r7, #16]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	f000 80b3 	beq.w	8009fa4 <HCD_RXQLVL_IRQHandler+0x1b4>
 8009e3e:	6879      	ldr	r1, [r7, #4]
 8009e40:	69ba      	ldr	r2, [r7, #24]
 8009e42:	4613      	mov	r3, r2
 8009e44:	011b      	lsls	r3, r3, #4
 8009e46:	1a9b      	subs	r3, r3, r2
 8009e48:	009b      	lsls	r3, r3, #2
 8009e4a:	440b      	add	r3, r1
 8009e4c:	332c      	adds	r3, #44	@ 0x2c
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	f000 80a7 	beq.w	8009fa4 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8009e56:	6879      	ldr	r1, [r7, #4]
 8009e58:	69ba      	ldr	r2, [r7, #24]
 8009e5a:	4613      	mov	r3, r2
 8009e5c:	011b      	lsls	r3, r3, #4
 8009e5e:	1a9b      	subs	r3, r3, r2
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	440b      	add	r3, r1
 8009e64:	3338      	adds	r3, #56	@ 0x38
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	693b      	ldr	r3, [r7, #16]
 8009e6a:	18d1      	adds	r1, r2, r3
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	69ba      	ldr	r2, [r7, #24]
 8009e70:	4613      	mov	r3, r2
 8009e72:	011b      	lsls	r3, r3, #4
 8009e74:	1a9b      	subs	r3, r3, r2
 8009e76:	009b      	lsls	r3, r3, #2
 8009e78:	4403      	add	r3, r0
 8009e7a:	3334      	adds	r3, #52	@ 0x34
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	4299      	cmp	r1, r3
 8009e80:	f200 8083 	bhi.w	8009f8a <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6818      	ldr	r0, [r3, #0]
 8009e88:	6879      	ldr	r1, [r7, #4]
 8009e8a:	69ba      	ldr	r2, [r7, #24]
 8009e8c:	4613      	mov	r3, r2
 8009e8e:	011b      	lsls	r3, r3, #4
 8009e90:	1a9b      	subs	r3, r3, r2
 8009e92:	009b      	lsls	r3, r3, #2
 8009e94:	440b      	add	r3, r1
 8009e96:	332c      	adds	r3, #44	@ 0x2c
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	693a      	ldr	r2, [r7, #16]
 8009e9c:	b292      	uxth	r2, r2
 8009e9e:	4619      	mov	r1, r3
 8009ea0:	f007 fc24 	bl	80116ec <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8009ea4:	6879      	ldr	r1, [r7, #4]
 8009ea6:	69ba      	ldr	r2, [r7, #24]
 8009ea8:	4613      	mov	r3, r2
 8009eaa:	011b      	lsls	r3, r3, #4
 8009eac:	1a9b      	subs	r3, r3, r2
 8009eae:	009b      	lsls	r3, r3, #2
 8009eb0:	440b      	add	r3, r1
 8009eb2:	332c      	adds	r3, #44	@ 0x2c
 8009eb4:	681a      	ldr	r2, [r3, #0]
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	18d1      	adds	r1, r2, r3
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	69ba      	ldr	r2, [r7, #24]
 8009ebe:	4613      	mov	r3, r2
 8009ec0:	011b      	lsls	r3, r3, #4
 8009ec2:	1a9b      	subs	r3, r3, r2
 8009ec4:	009b      	lsls	r3, r3, #2
 8009ec6:	4403      	add	r3, r0
 8009ec8:	332c      	adds	r3, #44	@ 0x2c
 8009eca:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009ecc:	6879      	ldr	r1, [r7, #4]
 8009ece:	69ba      	ldr	r2, [r7, #24]
 8009ed0:	4613      	mov	r3, r2
 8009ed2:	011b      	lsls	r3, r3, #4
 8009ed4:	1a9b      	subs	r3, r3, r2
 8009ed6:	009b      	lsls	r3, r3, #2
 8009ed8:	440b      	add	r3, r1
 8009eda:	3338      	adds	r3, #56	@ 0x38
 8009edc:	681a      	ldr	r2, [r3, #0]
 8009ede:	693b      	ldr	r3, [r7, #16]
 8009ee0:	18d1      	adds	r1, r2, r3
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	69ba      	ldr	r2, [r7, #24]
 8009ee6:	4613      	mov	r3, r2
 8009ee8:	011b      	lsls	r3, r3, #4
 8009eea:	1a9b      	subs	r3, r3, r2
 8009eec:	009b      	lsls	r3, r3, #2
 8009eee:	4403      	add	r3, r0
 8009ef0:	3338      	adds	r3, #56	@ 0x38
 8009ef2:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8009ef4:	69bb      	ldr	r3, [r7, #24]
 8009ef6:	015a      	lsls	r2, r3, #5
 8009ef8:	6a3b      	ldr	r3, [r7, #32]
 8009efa:	4413      	add	r3, r2
 8009efc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f00:	691b      	ldr	r3, [r3, #16]
 8009f02:	0cdb      	lsrs	r3, r3, #19
 8009f04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f08:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8009f0a:	6879      	ldr	r1, [r7, #4]
 8009f0c:	69ba      	ldr	r2, [r7, #24]
 8009f0e:	4613      	mov	r3, r2
 8009f10:	011b      	lsls	r3, r3, #4
 8009f12:	1a9b      	subs	r3, r3, r2
 8009f14:	009b      	lsls	r3, r3, #2
 8009f16:	440b      	add	r3, r1
 8009f18:	3328      	adds	r3, #40	@ 0x28
 8009f1a:	881b      	ldrh	r3, [r3, #0]
 8009f1c:	461a      	mov	r2, r3
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	4293      	cmp	r3, r2
 8009f22:	d13f      	bne.n	8009fa4 <HCD_RXQLVL_IRQHandler+0x1b4>
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d03c      	beq.n	8009fa4 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	015a      	lsls	r2, r3, #5
 8009f2e:	6a3b      	ldr	r3, [r7, #32]
 8009f30:	4413      	add	r3, r2
 8009f32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009f40:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009f48:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8009f4a:	69bb      	ldr	r3, [r7, #24]
 8009f4c:	015a      	lsls	r2, r3, #5
 8009f4e:	6a3b      	ldr	r3, [r7, #32]
 8009f50:	4413      	add	r3, r2
 8009f52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f56:	461a      	mov	r2, r3
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8009f5c:	6879      	ldr	r1, [r7, #4]
 8009f5e:	69ba      	ldr	r2, [r7, #24]
 8009f60:	4613      	mov	r3, r2
 8009f62:	011b      	lsls	r3, r3, #4
 8009f64:	1a9b      	subs	r3, r3, r2
 8009f66:	009b      	lsls	r3, r3, #2
 8009f68:	440b      	add	r3, r1
 8009f6a:	333c      	adds	r3, #60	@ 0x3c
 8009f6c:	781b      	ldrb	r3, [r3, #0]
 8009f6e:	f083 0301 	eor.w	r3, r3, #1
 8009f72:	b2d8      	uxtb	r0, r3
 8009f74:	6879      	ldr	r1, [r7, #4]
 8009f76:	69ba      	ldr	r2, [r7, #24]
 8009f78:	4613      	mov	r3, r2
 8009f7a:	011b      	lsls	r3, r3, #4
 8009f7c:	1a9b      	subs	r3, r3, r2
 8009f7e:	009b      	lsls	r3, r3, #2
 8009f80:	440b      	add	r3, r1
 8009f82:	333c      	adds	r3, #60	@ 0x3c
 8009f84:	4602      	mov	r2, r0
 8009f86:	701a      	strb	r2, [r3, #0]
      break;
 8009f88:	e00c      	b.n	8009fa4 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009f8a:	6879      	ldr	r1, [r7, #4]
 8009f8c:	69ba      	ldr	r2, [r7, #24]
 8009f8e:	4613      	mov	r3, r2
 8009f90:	011b      	lsls	r3, r3, #4
 8009f92:	1a9b      	subs	r3, r3, r2
 8009f94:	009b      	lsls	r3, r3, #2
 8009f96:	440b      	add	r3, r1
 8009f98:	334c      	adds	r3, #76	@ 0x4c
 8009f9a:	2204      	movs	r2, #4
 8009f9c:	701a      	strb	r2, [r3, #0]
      break;
 8009f9e:	e001      	b.n	8009fa4 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8009fa0:	bf00      	nop
 8009fa2:	e000      	b.n	8009fa6 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009fa4:	bf00      	nop
  }
}
 8009fa6:	bf00      	nop
 8009fa8:	3728      	adds	r7, #40	@ 0x28
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}

08009fae <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009fae:	b580      	push	{r7, lr}
 8009fb0:	b086      	sub	sp, #24
 8009fb2:	af00      	add	r7, sp, #0
 8009fb4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fbc:	697b      	ldr	r3, [r7, #20]
 8009fbe:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009fc0:	693b      	ldr	r3, [r7, #16]
 8009fc2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009fda:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	f003 0302 	and.w	r3, r3, #2
 8009fe2:	2b02      	cmp	r3, #2
 8009fe4:	d10b      	bne.n	8009ffe <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f003 0301 	and.w	r3, r3, #1
 8009fec:	2b01      	cmp	r3, #1
 8009fee:	d102      	bne.n	8009ff6 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f00d faf5 	bl	80175e0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	f043 0302 	orr.w	r3, r3, #2
 8009ffc:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	f003 0308 	and.w	r3, r3, #8
 800a004:	2b08      	cmp	r3, #8
 800a006:	d132      	bne.n	800a06e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800a008:	68bb      	ldr	r3, [r7, #8]
 800a00a:	f043 0308 	orr.w	r3, r3, #8
 800a00e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f003 0304 	and.w	r3, r3, #4
 800a016:	2b04      	cmp	r3, #4
 800a018:	d126      	bne.n	800a068 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	7a5b      	ldrb	r3, [r3, #9]
 800a01e:	2b02      	cmp	r3, #2
 800a020:	d113      	bne.n	800a04a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800a028:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a02c:	d106      	bne.n	800a03c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	2102      	movs	r1, #2
 800a034:	4618      	mov	r0, r3
 800a036:	f007 fbf3 	bl	8011820 <USB_InitFSLSPClkSel>
 800a03a:	e011      	b.n	800a060 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	2101      	movs	r1, #1
 800a042:	4618      	mov	r0, r3
 800a044:	f007 fbec 	bl	8011820 <USB_InitFSLSPClkSel>
 800a048:	e00a      	b.n	800a060 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	79db      	ldrb	r3, [r3, #7]
 800a04e:	2b01      	cmp	r3, #1
 800a050:	d106      	bne.n	800a060 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a058:	461a      	mov	r2, r3
 800a05a:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800a05e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f00d faeb 	bl	801763c <HAL_HCD_PortEnabled_Callback>
 800a066:	e002      	b.n	800a06e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f00d faf5 	bl	8017658 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f003 0320 	and.w	r3, r3, #32
 800a074:	2b20      	cmp	r3, #32
 800a076:	d103      	bne.n	800a080 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	f043 0320 	orr.w	r3, r3, #32
 800a07e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a086:	461a      	mov	r2, r3
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	6013      	str	r3, [r2, #0]
}
 800a08c:	bf00      	nop
 800a08e:	3718      	adds	r7, #24
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}

0800a094 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b082      	sub	sp, #8
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d101      	bne.n	800a0a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	e08b      	b.n	800a1be <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0ac:	b2db      	uxtb	r3, r3
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d106      	bne.n	800a0c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f7fa fa4c 	bl	8004558 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2224      	movs	r2, #36	@ 0x24
 800a0c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	681a      	ldr	r2, [r3, #0]
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f022 0201 	bic.w	r2, r2, #1
 800a0d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	685a      	ldr	r2, [r3, #4]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a0e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	689a      	ldr	r2, [r3, #8]
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a0f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	68db      	ldr	r3, [r3, #12]
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	d107      	bne.n	800a10e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	689a      	ldr	r2, [r3, #8]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a10a:	609a      	str	r2, [r3, #8]
 800a10c:	e006      	b.n	800a11c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	689a      	ldr	r2, [r3, #8]
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a11a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	2b02      	cmp	r3, #2
 800a122:	d108      	bne.n	800a136 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	685a      	ldr	r2, [r3, #4]
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a132:	605a      	str	r2, [r3, #4]
 800a134:	e007      	b.n	800a146 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	685a      	ldr	r2, [r3, #4]
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a144:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	6859      	ldr	r1, [r3, #4]
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681a      	ldr	r2, [r3, #0]
 800a150:	4b1d      	ldr	r3, [pc, #116]	@ (800a1c8 <HAL_I2C_Init+0x134>)
 800a152:	430b      	orrs	r3, r1
 800a154:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	68da      	ldr	r2, [r3, #12]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a164:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	691a      	ldr	r2, [r3, #16]
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	695b      	ldr	r3, [r3, #20]
 800a16e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	699b      	ldr	r3, [r3, #24]
 800a176:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	430a      	orrs	r2, r1
 800a17e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	69d9      	ldr	r1, [r3, #28]
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6a1a      	ldr	r2, [r3, #32]
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	430a      	orrs	r2, r1
 800a18e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	681a      	ldr	r2, [r3, #0]
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f042 0201 	orr.w	r2, r2, #1
 800a19e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2220      	movs	r2, #32
 800a1aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a1bc:	2300      	movs	r3, #0
}
 800a1be:	4618      	mov	r0, r3
 800a1c0:	3708      	adds	r7, #8
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bd80      	pop	{r7, pc}
 800a1c6:	bf00      	nop
 800a1c8:	02008000 	.word	0x02008000

0800a1cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b083      	sub	sp, #12
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
 800a1d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a1dc:	b2db      	uxtb	r3, r3
 800a1de:	2b20      	cmp	r3, #32
 800a1e0:	d138      	bne.n	800a254 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d101      	bne.n	800a1f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a1ec:	2302      	movs	r3, #2
 800a1ee:	e032      	b.n	800a256 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2224      	movs	r2, #36	@ 0x24
 800a1fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	681a      	ldr	r2, [r3, #0]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f022 0201 	bic.w	r2, r2, #1
 800a20e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	681a      	ldr	r2, [r3, #0]
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a21e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	6819      	ldr	r1, [r3, #0]
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	683a      	ldr	r2, [r7, #0]
 800a22c:	430a      	orrs	r2, r1
 800a22e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	681a      	ldr	r2, [r3, #0]
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f042 0201 	orr.w	r2, r2, #1
 800a23e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2220      	movs	r2, #32
 800a244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2200      	movs	r2, #0
 800a24c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a250:	2300      	movs	r3, #0
 800a252:	e000      	b.n	800a256 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a254:	2302      	movs	r3, #2
  }
}
 800a256:	4618      	mov	r0, r3
 800a258:	370c      	adds	r7, #12
 800a25a:	46bd      	mov	sp, r7
 800a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a260:	4770      	bx	lr

0800a262 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a262:	b480      	push	{r7}
 800a264:	b085      	sub	sp, #20
 800a266:	af00      	add	r7, sp, #0
 800a268:	6078      	str	r0, [r7, #4]
 800a26a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a272:	b2db      	uxtb	r3, r3
 800a274:	2b20      	cmp	r3, #32
 800a276:	d139      	bne.n	800a2ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a27e:	2b01      	cmp	r3, #1
 800a280:	d101      	bne.n	800a286 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a282:	2302      	movs	r3, #2
 800a284:	e033      	b.n	800a2ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2201      	movs	r2, #1
 800a28a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2224      	movs	r2, #36	@ 0x24
 800a292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	681a      	ldr	r2, [r3, #0]
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f022 0201 	bic.w	r2, r2, #1
 800a2a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a2b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	021b      	lsls	r3, r3, #8
 800a2ba:	68fa      	ldr	r2, [r7, #12]
 800a2bc:	4313      	orrs	r3, r2
 800a2be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	68fa      	ldr	r2, [r7, #12]
 800a2c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f042 0201 	orr.w	r2, r2, #1
 800a2d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2220      	movs	r2, #32
 800a2dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	e000      	b.n	800a2ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a2ec:	2302      	movs	r3, #2
  }
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3714      	adds	r7, #20
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f8:	4770      	bx	lr

0800a2fa <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800a2fa:	b580      	push	{r7, lr}
 800a2fc:	b084      	sub	sp, #16
 800a2fe:	af00      	add	r7, sp, #0
 800a300:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d101      	bne.n	800a30c <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800a308:	2301      	movs	r3, #1
 800a30a:	e08f      	b.n	800a42c <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800a312:	b2db      	uxtb	r3, r3
 800a314:	2b00      	cmp	r3, #0
 800a316:	d106      	bne.n	800a326 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2200      	movs	r2, #0
 800a31c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	f7fa f9c1 	bl	80046a8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2202      	movs	r2, #2
 800a32a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	699a      	ldr	r2, [r3, #24]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800a33c:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	6999      	ldr	r1, [r3, #24]
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	685a      	ldr	r2, [r3, #4]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	689b      	ldr	r3, [r3, #8]
 800a34c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a352:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	691b      	ldr	r3, [r3, #16]
 800a358:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	430a      	orrs	r2, r1
 800a360:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	695b      	ldr	r3, [r3, #20]
 800a366:	041b      	lsls	r3, r3, #16
 800a368:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6999      	ldr	r1, [r3, #24]
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	68fa      	ldr	r2, [r7, #12]
 800a374:	430a      	orrs	r2, r1
 800a376:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	69db      	ldr	r3, [r3, #28]
 800a37c:	041b      	lsls	r3, r3, #16
 800a37e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	6a19      	ldr	r1, [r3, #32]
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	68fa      	ldr	r2, [r7, #12]
 800a38a:	430a      	orrs	r2, r1
 800a38c:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a392:	041b      	lsls	r3, r3, #16
 800a394:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	68fa      	ldr	r2, [r7, #12]
 800a3a0:	430a      	orrs	r2, r1
 800a3a2:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3a8:	041b      	lsls	r3, r3, #16
 800a3aa:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	68fa      	ldr	r2, [r7, #12]
 800a3b6:	430a      	orrs	r2, r1
 800a3b8:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a3c0:	021b      	lsls	r3, r3, #8
 800a3c2:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800a3ca:	041b      	lsls	r3, r3, #16
 800a3cc:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800a3dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a3e4:	68ba      	ldr	r2, [r7, #8]
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	4313      	orrs	r3, r2
 800a3ea:	687a      	ldr	r2, [r7, #4]
 800a3ec:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800a3f0:	431a      	orrs	r2, r3
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	430a      	orrs	r2, r1
 800a3f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f042 0206 	orr.w	r2, r2, #6
 800a408:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	699a      	ldr	r2, [r3, #24]
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f042 0201 	orr.w	r2, r2, #1
 800a418:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2200      	movs	r2, #0
 800a41e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2201      	movs	r2, #1
 800a426:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800a42a:	2300      	movs	r3, #0
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	3710      	adds	r7, #16
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}

0800a434 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b084      	sub	sp, #16
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a442:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a44a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f003 0304 	and.w	r3, r3, #4
 800a452:	2b00      	cmp	r3, #0
 800a454:	d023      	beq.n	800a49e <HAL_LTDC_IRQHandler+0x6a>
 800a456:	68bb      	ldr	r3, [r7, #8]
 800a458:	f003 0304 	and.w	r3, r3, #4
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d01e      	beq.n	800a49e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f022 0204 	bic.w	r2, r2, #4
 800a46e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	2204      	movs	r2, #4
 800a476:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a47e:	f043 0201 	orr.w	r2, r3, #1
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2204      	movs	r2, #4
 800a48c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2200      	movs	r2, #0
 800a494:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f000 f86f 	bl	800a57c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	f003 0302 	and.w	r3, r3, #2
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d023      	beq.n	800a4f0 <HAL_LTDC_IRQHandler+0xbc>
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	f003 0302 	and.w	r3, r3, #2
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d01e      	beq.n	800a4f0 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f022 0202 	bic.w	r2, r2, #2
 800a4c0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	2202      	movs	r2, #2
 800a4c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a4d0:	f043 0202 	orr.w	r2, r3, #2
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2204      	movs	r2, #4
 800a4de:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f000 f846 	bl	800a57c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f003 0301 	and.w	r3, r3, #1
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d01b      	beq.n	800a532 <HAL_LTDC_IRQHandler+0xfe>
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	f003 0301 	and.w	r3, r3, #1
 800a500:	2b00      	cmp	r3, #0
 800a502:	d016      	beq.n	800a532 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f022 0201 	bic.w	r2, r2, #1
 800a512:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	2201      	movs	r2, #1
 800a51a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2201      	movs	r2, #1
 800a520:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2200      	movs	r2, #0
 800a528:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f000 f82f 	bl	800a590 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	f003 0308 	and.w	r3, r3, #8
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d01b      	beq.n	800a574 <HAL_LTDC_IRQHandler+0x140>
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	f003 0308 	and.w	r3, r3, #8
 800a542:	2b00      	cmp	r3, #0
 800a544:	d016      	beq.n	800a574 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f022 0208 	bic.w	r2, r2, #8
 800a554:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	2208      	movs	r2, #8
 800a55c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2201      	movs	r2, #1
 800a562:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2200      	movs	r2, #0
 800a56a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f000 f818 	bl	800a5a4 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800a574:	bf00      	nop
 800a576:	3710      	adds	r7, #16
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}

0800a57c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800a57c:	b480      	push	{r7}
 800a57e:	b083      	sub	sp, #12
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800a584:	bf00      	nop
 800a586:	370c      	adds	r7, #12
 800a588:	46bd      	mov	sp, r7
 800a58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58e:	4770      	bx	lr

0800a590 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800a590:	b480      	push	{r7}
 800a592:	b083      	sub	sp, #12
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800a598:	bf00      	nop
 800a59a:	370c      	adds	r7, #12
 800a59c:	46bd      	mov	sp, r7
 800a59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a2:	4770      	bx	lr

0800a5a4 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800a5a4:	b480      	push	{r7}
 800a5a6:	b083      	sub	sp, #12
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800a5ac:	bf00      	nop
 800a5ae:	370c      	adds	r7, #12
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b6:	4770      	bx	lr

0800a5b8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a5b8:	b5b0      	push	{r4, r5, r7, lr}
 800a5ba:	b084      	sub	sp, #16
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	60f8      	str	r0, [r7, #12]
 800a5c0:	60b9      	str	r1, [r7, #8]
 800a5c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800a5ca:	2b01      	cmp	r3, #1
 800a5cc:	d101      	bne.n	800a5d2 <HAL_LTDC_ConfigLayer+0x1a>
 800a5ce:	2302      	movs	r3, #2
 800a5d0:	e02c      	b.n	800a62c <HAL_LTDC_ConfigLayer+0x74>
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2202      	movs	r2, #2
 800a5de:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800a5e2:	68fa      	ldr	r2, [r7, #12]
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2134      	movs	r1, #52	@ 0x34
 800a5e8:	fb01 f303 	mul.w	r3, r1, r3
 800a5ec:	4413      	add	r3, r2
 800a5ee:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a5f2:	68bb      	ldr	r3, [r7, #8]
 800a5f4:	4614      	mov	r4, r2
 800a5f6:	461d      	mov	r5, r3
 800a5f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a5fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a5fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a5fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a600:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a602:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a604:	682b      	ldr	r3, [r5, #0]
 800a606:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800a608:	687a      	ldr	r2, [r7, #4]
 800a60a:	68b9      	ldr	r1, [r7, #8]
 800a60c:	68f8      	ldr	r0, [r7, #12]
 800a60e:	f000 f811 	bl	800a634 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	2201      	movs	r2, #1
 800a618:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	2201      	movs	r2, #1
 800a61e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2200      	movs	r2, #0
 800a626:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800a62a:	2300      	movs	r3, #0
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3710      	adds	r7, #16
 800a630:	46bd      	mov	sp, r7
 800a632:	bdb0      	pop	{r4, r5, r7, pc}

0800a634 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a634:	b480      	push	{r7}
 800a636:	b089      	sub	sp, #36	@ 0x24
 800a638:	af00      	add	r7, sp, #0
 800a63a:	60f8      	str	r0, [r7, #12]
 800a63c:	60b9      	str	r1, [r7, #8]
 800a63e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	685a      	ldr	r2, [r3, #4]
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	68db      	ldr	r3, [r3, #12]
 800a64a:	0c1b      	lsrs	r3, r3, #16
 800a64c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a650:	4413      	add	r3, r2
 800a652:	041b      	lsls	r3, r3, #16
 800a654:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	461a      	mov	r2, r3
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	01db      	lsls	r3, r3, #7
 800a660:	4413      	add	r3, r2
 800a662:	3384      	adds	r3, #132	@ 0x84
 800a664:	685b      	ldr	r3, [r3, #4]
 800a666:	68fa      	ldr	r2, [r7, #12]
 800a668:	6812      	ldr	r2, [r2, #0]
 800a66a:	4611      	mov	r1, r2
 800a66c:	687a      	ldr	r2, [r7, #4]
 800a66e:	01d2      	lsls	r2, r2, #7
 800a670:	440a      	add	r2, r1
 800a672:	3284      	adds	r2, #132	@ 0x84
 800a674:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800a678:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a67a:	68bb      	ldr	r3, [r7, #8]
 800a67c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	68db      	ldr	r3, [r3, #12]
 800a684:	0c1b      	lsrs	r3, r3, #16
 800a686:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a68a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a68c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	4619      	mov	r1, r3
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	01db      	lsls	r3, r3, #7
 800a698:	440b      	add	r3, r1
 800a69a:	3384      	adds	r3, #132	@ 0x84
 800a69c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a69e:	69fb      	ldr	r3, [r7, #28]
 800a6a0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a6a2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	68da      	ldr	r2, [r3, #12]
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	68db      	ldr	r3, [r3, #12]
 800a6ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a6b2:	4413      	add	r3, r2
 800a6b4:	041b      	lsls	r3, r3, #16
 800a6b6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	461a      	mov	r2, r3
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	01db      	lsls	r3, r3, #7
 800a6c2:	4413      	add	r3, r2
 800a6c4:	3384      	adds	r3, #132	@ 0x84
 800a6c6:	689b      	ldr	r3, [r3, #8]
 800a6c8:	68fa      	ldr	r2, [r7, #12]
 800a6ca:	6812      	ldr	r2, [r2, #0]
 800a6cc:	4611      	mov	r1, r2
 800a6ce:	687a      	ldr	r2, [r7, #4]
 800a6d0:	01d2      	lsls	r2, r2, #7
 800a6d2:	440a      	add	r2, r1
 800a6d4:	3284      	adds	r2, #132	@ 0x84
 800a6d6:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800a6da:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	689a      	ldr	r2, [r3, #8]
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	68db      	ldr	r3, [r3, #12]
 800a6e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a6ea:	4413      	add	r3, r2
 800a6ec:	1c5a      	adds	r2, r3, #1
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	4619      	mov	r1, r3
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	01db      	lsls	r3, r3, #7
 800a6f8:	440b      	add	r3, r1
 800a6fa:	3384      	adds	r3, #132	@ 0x84
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	69fb      	ldr	r3, [r7, #28]
 800a700:	4313      	orrs	r3, r2
 800a702:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	461a      	mov	r2, r3
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	01db      	lsls	r3, r3, #7
 800a70e:	4413      	add	r3, r2
 800a710:	3384      	adds	r3, #132	@ 0x84
 800a712:	691b      	ldr	r3, [r3, #16]
 800a714:	68fa      	ldr	r2, [r7, #12]
 800a716:	6812      	ldr	r2, [r2, #0]
 800a718:	4611      	mov	r1, r2
 800a71a:	687a      	ldr	r2, [r7, #4]
 800a71c:	01d2      	lsls	r2, r2, #7
 800a71e:	440a      	add	r2, r1
 800a720:	3284      	adds	r2, #132	@ 0x84
 800a722:	f023 0307 	bic.w	r3, r3, #7
 800a726:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	461a      	mov	r2, r3
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	01db      	lsls	r3, r3, #7
 800a732:	4413      	add	r3, r2
 800a734:	3384      	adds	r3, #132	@ 0x84
 800a736:	461a      	mov	r2, r3
 800a738:	68bb      	ldr	r3, [r7, #8]
 800a73a:	691b      	ldr	r3, [r3, #16]
 800a73c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800a744:	021b      	lsls	r3, r3, #8
 800a746:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800a74e:	041b      	lsls	r3, r3, #16
 800a750:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	699b      	ldr	r3, [r3, #24]
 800a756:	061b      	lsls	r3, r3, #24
 800a758:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a760:	461a      	mov	r2, r3
 800a762:	69fb      	ldr	r3, [r7, #28]
 800a764:	431a      	orrs	r2, r3
 800a766:	69bb      	ldr	r3, [r7, #24]
 800a768:	431a      	orrs	r2, r3
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	4619      	mov	r1, r3
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	01db      	lsls	r3, r3, #7
 800a774:	440b      	add	r3, r1
 800a776:	3384      	adds	r3, #132	@ 0x84
 800a778:	4619      	mov	r1, r3
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	4313      	orrs	r3, r2
 800a77e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	461a      	mov	r2, r3
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	01db      	lsls	r3, r3, #7
 800a78a:	4413      	add	r3, r2
 800a78c:	3384      	adds	r3, #132	@ 0x84
 800a78e:	695b      	ldr	r3, [r3, #20]
 800a790:	68fa      	ldr	r2, [r7, #12]
 800a792:	6812      	ldr	r2, [r2, #0]
 800a794:	4611      	mov	r1, r2
 800a796:	687a      	ldr	r2, [r7, #4]
 800a798:	01d2      	lsls	r2, r2, #7
 800a79a:	440a      	add	r2, r1
 800a79c:	3284      	adds	r2, #132	@ 0x84
 800a79e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a7a2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	461a      	mov	r2, r3
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	01db      	lsls	r3, r3, #7
 800a7ae:	4413      	add	r3, r2
 800a7b0:	3384      	adds	r3, #132	@ 0x84
 800a7b2:	461a      	mov	r2, r3
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	695b      	ldr	r3, [r3, #20]
 800a7b8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	461a      	mov	r2, r3
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	01db      	lsls	r3, r3, #7
 800a7c4:	4413      	add	r3, r2
 800a7c6:	3384      	adds	r3, #132	@ 0x84
 800a7c8:	69da      	ldr	r2, [r3, #28]
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	4619      	mov	r1, r3
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	01db      	lsls	r3, r3, #7
 800a7d4:	440b      	add	r3, r1
 800a7d6:	3384      	adds	r3, #132	@ 0x84
 800a7d8:	4619      	mov	r1, r3
 800a7da:	4b4f      	ldr	r3, [pc, #316]	@ (800a918 <LTDC_SetConfig+0x2e4>)
 800a7dc:	4013      	ands	r3, r2
 800a7de:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	69da      	ldr	r2, [r3, #28]
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	6a1b      	ldr	r3, [r3, #32]
 800a7e8:	68f9      	ldr	r1, [r7, #12]
 800a7ea:	6809      	ldr	r1, [r1, #0]
 800a7ec:	4608      	mov	r0, r1
 800a7ee:	6879      	ldr	r1, [r7, #4]
 800a7f0:	01c9      	lsls	r1, r1, #7
 800a7f2:	4401      	add	r1, r0
 800a7f4:	3184      	adds	r1, #132	@ 0x84
 800a7f6:	4313      	orrs	r3, r2
 800a7f8:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	461a      	mov	r2, r3
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	01db      	lsls	r3, r3, #7
 800a804:	4413      	add	r3, r2
 800a806:	3384      	adds	r3, #132	@ 0x84
 800a808:	461a      	mov	r2, r3
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a80e:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800a810:	68bb      	ldr	r3, [r7, #8]
 800a812:	691b      	ldr	r3, [r3, #16]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d102      	bne.n	800a81e <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800a818:	2304      	movs	r3, #4
 800a81a:	61fb      	str	r3, [r7, #28]
 800a81c:	e01b      	b.n	800a856 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800a81e:	68bb      	ldr	r3, [r7, #8]
 800a820:	691b      	ldr	r3, [r3, #16]
 800a822:	2b01      	cmp	r3, #1
 800a824:	d102      	bne.n	800a82c <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800a826:	2303      	movs	r3, #3
 800a828:	61fb      	str	r3, [r7, #28]
 800a82a:	e014      	b.n	800a856 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	691b      	ldr	r3, [r3, #16]
 800a830:	2b04      	cmp	r3, #4
 800a832:	d00b      	beq.n	800a84c <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800a834:	68bb      	ldr	r3, [r7, #8]
 800a836:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a838:	2b02      	cmp	r3, #2
 800a83a:	d007      	beq.n	800a84c <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800a840:	2b03      	cmp	r3, #3
 800a842:	d003      	beq.n	800a84c <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a848:	2b07      	cmp	r3, #7
 800a84a:	d102      	bne.n	800a852 <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800a84c:	2302      	movs	r3, #2
 800a84e:	61fb      	str	r3, [r7, #28]
 800a850:	e001      	b.n	800a856 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800a852:	2301      	movs	r3, #1
 800a854:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	461a      	mov	r2, r3
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	01db      	lsls	r3, r3, #7
 800a860:	4413      	add	r3, r2
 800a862:	3384      	adds	r3, #132	@ 0x84
 800a864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a866:	68fa      	ldr	r2, [r7, #12]
 800a868:	6812      	ldr	r2, [r2, #0]
 800a86a:	4611      	mov	r1, r2
 800a86c:	687a      	ldr	r2, [r7, #4]
 800a86e:	01d2      	lsls	r2, r2, #7
 800a870:	440a      	add	r2, r1
 800a872:	3284      	adds	r2, #132	@ 0x84
 800a874:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800a878:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a87e:	69fa      	ldr	r2, [r7, #28]
 800a880:	fb02 f303 	mul.w	r3, r2, r3
 800a884:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	6859      	ldr	r1, [r3, #4]
 800a88a:	68bb      	ldr	r3, [r7, #8]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	1acb      	subs	r3, r1, r3
 800a890:	69f9      	ldr	r1, [r7, #28]
 800a892:	fb01 f303 	mul.w	r3, r1, r3
 800a896:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800a898:	68f9      	ldr	r1, [r7, #12]
 800a89a:	6809      	ldr	r1, [r1, #0]
 800a89c:	4608      	mov	r0, r1
 800a89e:	6879      	ldr	r1, [r7, #4]
 800a8a0:	01c9      	lsls	r1, r1, #7
 800a8a2:	4401      	add	r1, r0
 800a8a4:	3184      	adds	r1, #132	@ 0x84
 800a8a6:	4313      	orrs	r3, r2
 800a8a8:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	01db      	lsls	r3, r3, #7
 800a8b4:	4413      	add	r3, r2
 800a8b6:	3384      	adds	r3, #132	@ 0x84
 800a8b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	4619      	mov	r1, r3
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	01db      	lsls	r3, r3, #7
 800a8c4:	440b      	add	r3, r1
 800a8c6:	3384      	adds	r3, #132	@ 0x84
 800a8c8:	4619      	mov	r1, r3
 800a8ca:	4b14      	ldr	r3, [pc, #80]	@ (800a91c <LTDC_SetConfig+0x2e8>)
 800a8cc:	4013      	ands	r3, r2
 800a8ce:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	461a      	mov	r2, r3
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	01db      	lsls	r3, r3, #7
 800a8da:	4413      	add	r3, r2
 800a8dc:	3384      	adds	r3, #132	@ 0x84
 800a8de:	461a      	mov	r2, r3
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8e4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	01db      	lsls	r3, r3, #7
 800a8f0:	4413      	add	r3, r2
 800a8f2:	3384      	adds	r3, #132	@ 0x84
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	68fa      	ldr	r2, [r7, #12]
 800a8f8:	6812      	ldr	r2, [r2, #0]
 800a8fa:	4611      	mov	r1, r2
 800a8fc:	687a      	ldr	r2, [r7, #4]
 800a8fe:	01d2      	lsls	r2, r2, #7
 800a900:	440a      	add	r2, r1
 800a902:	3284      	adds	r2, #132	@ 0x84
 800a904:	f043 0301 	orr.w	r3, r3, #1
 800a908:	6013      	str	r3, [r2, #0]
}
 800a90a:	bf00      	nop
 800a90c:	3724      	adds	r7, #36	@ 0x24
 800a90e:	46bd      	mov	sp, r7
 800a910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a914:	4770      	bx	lr
 800a916:	bf00      	nop
 800a918:	fffff8f8 	.word	0xfffff8f8
 800a91c:	fffff800 	.word	0xfffff800

0800a920 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800a920:	b480      	push	{r7}
 800a922:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a924:	4b05      	ldr	r3, [pc, #20]	@ (800a93c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4a04      	ldr	r2, [pc, #16]	@ (800a93c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a92a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a92e:	6013      	str	r3, [r2, #0]
}
 800a930:	bf00      	nop
 800a932:	46bd      	mov	sp, r7
 800a934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a938:	4770      	bx	lr
 800a93a:	bf00      	nop
 800a93c:	40007000 	.word	0x40007000

0800a940 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b082      	sub	sp, #8
 800a944:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800a946:	2300      	movs	r3, #0
 800a948:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800a94a:	4b23      	ldr	r3, [pc, #140]	@ (800a9d8 <HAL_PWREx_EnableOverDrive+0x98>)
 800a94c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a94e:	4a22      	ldr	r2, [pc, #136]	@ (800a9d8 <HAL_PWREx_EnableOverDrive+0x98>)
 800a950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a954:	6413      	str	r3, [r2, #64]	@ 0x40
 800a956:	4b20      	ldr	r3, [pc, #128]	@ (800a9d8 <HAL_PWREx_EnableOverDrive+0x98>)
 800a958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a95a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a95e:	603b      	str	r3, [r7, #0]
 800a960:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800a962:	4b1e      	ldr	r3, [pc, #120]	@ (800a9dc <HAL_PWREx_EnableOverDrive+0x9c>)
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	4a1d      	ldr	r2, [pc, #116]	@ (800a9dc <HAL_PWREx_EnableOverDrive+0x9c>)
 800a968:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a96c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a96e:	f7fb fd49 	bl	8006404 <HAL_GetTick>
 800a972:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a974:	e009      	b.n	800a98a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a976:	f7fb fd45 	bl	8006404 <HAL_GetTick>
 800a97a:	4602      	mov	r2, r0
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	1ad3      	subs	r3, r2, r3
 800a980:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a984:	d901      	bls.n	800a98a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800a986:	2303      	movs	r3, #3
 800a988:	e022      	b.n	800a9d0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a98a:	4b14      	ldr	r3, [pc, #80]	@ (800a9dc <HAL_PWREx_EnableOverDrive+0x9c>)
 800a98c:	685b      	ldr	r3, [r3, #4]
 800a98e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a992:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a996:	d1ee      	bne.n	800a976 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800a998:	4b10      	ldr	r3, [pc, #64]	@ (800a9dc <HAL_PWREx_EnableOverDrive+0x9c>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4a0f      	ldr	r2, [pc, #60]	@ (800a9dc <HAL_PWREx_EnableOverDrive+0x9c>)
 800a99e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a9a2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a9a4:	f7fb fd2e 	bl	8006404 <HAL_GetTick>
 800a9a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a9aa:	e009      	b.n	800a9c0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a9ac:	f7fb fd2a 	bl	8006404 <HAL_GetTick>
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	1ad3      	subs	r3, r2, r3
 800a9b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a9ba:	d901      	bls.n	800a9c0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800a9bc:	2303      	movs	r3, #3
 800a9be:	e007      	b.n	800a9d0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a9c0:	4b06      	ldr	r3, [pc, #24]	@ (800a9dc <HAL_PWREx_EnableOverDrive+0x9c>)
 800a9c2:	685b      	ldr	r3, [r3, #4]
 800a9c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9cc:	d1ee      	bne.n	800a9ac <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3708      	adds	r7, #8
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}
 800a9d8:	40023800 	.word	0x40023800
 800a9dc:	40007000 	.word	0x40007000

0800a9e0 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b086      	sub	sp, #24
 800a9e4:	af02      	add	r7, sp, #8
 800a9e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800a9e8:	f7fb fd0c 	bl	8006404 <HAL_GetTick>
 800a9ec:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d101      	bne.n	800a9f8 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800a9f4:	2301      	movs	r3, #1
 800a9f6:	e067      	b.n	800aac8 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9fe:	b2db      	uxtb	r3, r3
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d10b      	bne.n	800aa1c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2200      	movs	r2, #0
 800aa08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f7f9 ff13 	bl	8004838 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800aa12:	f241 3188 	movw	r1, #5000	@ 0x1388
 800aa16:	6878      	ldr	r0, [r7, #4]
 800aa18:	f000 f85e 	bl	800aad8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	689b      	ldr	r3, [r3, #8]
 800aa2a:	3b01      	subs	r3, #1
 800aa2c:	021a      	lsls	r2, r3, #8
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	430a      	orrs	r2, r1
 800aa34:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa3a:	9300      	str	r3, [sp, #0]
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	2120      	movs	r1, #32
 800aa42:	6878      	ldr	r0, [r7, #4]
 800aa44:	f000 f856 	bl	800aaf4 <QSPI_WaitFlagStateUntilTimeout>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800aa4c:	7afb      	ldrb	r3, [r7, #11]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d135      	bne.n	800aabe <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	681a      	ldr	r2, [r3, #0]
 800aa58:	4b1d      	ldr	r3, [pc, #116]	@ (800aad0 <HAL_QSPI_Init+0xf0>)
 800aa5a:	4013      	ands	r3, r2
 800aa5c:	687a      	ldr	r2, [r7, #4]
 800aa5e:	6852      	ldr	r2, [r2, #4]
 800aa60:	0611      	lsls	r1, r2, #24
 800aa62:	687a      	ldr	r2, [r7, #4]
 800aa64:	68d2      	ldr	r2, [r2, #12]
 800aa66:	4311      	orrs	r1, r2
 800aa68:	687a      	ldr	r2, [r7, #4]
 800aa6a:	69d2      	ldr	r2, [r2, #28]
 800aa6c:	4311      	orrs	r1, r2
 800aa6e:	687a      	ldr	r2, [r7, #4]
 800aa70:	6a12      	ldr	r2, [r2, #32]
 800aa72:	4311      	orrs	r1, r2
 800aa74:	687a      	ldr	r2, [r7, #4]
 800aa76:	6812      	ldr	r2, [r2, #0]
 800aa78:	430b      	orrs	r3, r1
 800aa7a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	685a      	ldr	r2, [r3, #4]
 800aa82:	4b14      	ldr	r3, [pc, #80]	@ (800aad4 <HAL_QSPI_Init+0xf4>)
 800aa84:	4013      	ands	r3, r2
 800aa86:	687a      	ldr	r2, [r7, #4]
 800aa88:	6912      	ldr	r2, [r2, #16]
 800aa8a:	0411      	lsls	r1, r2, #16
 800aa8c:	687a      	ldr	r2, [r7, #4]
 800aa8e:	6952      	ldr	r2, [r2, #20]
 800aa90:	4311      	orrs	r1, r2
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	6992      	ldr	r2, [r2, #24]
 800aa96:	4311      	orrs	r1, r2
 800aa98:	687a      	ldr	r2, [r7, #4]
 800aa9a:	6812      	ldr	r2, [r2, #0]
 800aa9c:	430b      	orrs	r3, r1
 800aa9e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	681a      	ldr	r2, [r3, #0]
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f042 0201 	orr.w	r2, r2, #1
 800aaae:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2200      	movs	r2, #0
 800aab4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	2201      	movs	r2, #1
 800aaba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	2200      	movs	r2, #0
 800aac2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800aac6:	7afb      	ldrb	r3, [r7, #11]
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3710      	adds	r7, #16
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}
 800aad0:	00ffff2f 	.word	0x00ffff2f
 800aad4:	ffe0f8fe 	.word	0xffe0f8fe

0800aad8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800aad8:	b480      	push	{r7}
 800aada:	b083      	sub	sp, #12
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	683a      	ldr	r2, [r7, #0]
 800aae6:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800aae8:	bf00      	nop
 800aaea:	370c      	adds	r7, #12
 800aaec:	46bd      	mov	sp, r7
 800aaee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf2:	4770      	bx	lr

0800aaf4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b084      	sub	sp, #16
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	60f8      	str	r0, [r7, #12]
 800aafc:	60b9      	str	r1, [r7, #8]
 800aafe:	603b      	str	r3, [r7, #0]
 800ab00:	4613      	mov	r3, r2
 800ab02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800ab04:	e01a      	b.n	800ab3c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab06:	69bb      	ldr	r3, [r7, #24]
 800ab08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab0c:	d016      	beq.n	800ab3c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab0e:	f7fb fc79 	bl	8006404 <HAL_GetTick>
 800ab12:	4602      	mov	r2, r0
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	1ad3      	subs	r3, r2, r3
 800ab18:	69ba      	ldr	r2, [r7, #24]
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	d302      	bcc.n	800ab24 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800ab1e:	69bb      	ldr	r3, [r7, #24]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d10b      	bne.n	800ab3c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	2204      	movs	r2, #4
 800ab28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab30:	f043 0201 	orr.w	r2, r3, #1
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800ab38:	2301      	movs	r3, #1
 800ab3a:	e00e      	b.n	800ab5a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	689a      	ldr	r2, [r3, #8]
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	4013      	ands	r3, r2
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	bf14      	ite	ne
 800ab4a:	2301      	movne	r3, #1
 800ab4c:	2300      	moveq	r3, #0
 800ab4e:	b2db      	uxtb	r3, r3
 800ab50:	461a      	mov	r2, r3
 800ab52:	79fb      	ldrb	r3, [r7, #7]
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d1d6      	bne.n	800ab06 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ab58:	2300      	movs	r3, #0
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	3710      	adds	r7, #16
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}
	...

0800ab64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b086      	sub	sp, #24
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d101      	bne.n	800ab7a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800ab76:	2301      	movs	r3, #1
 800ab78:	e291      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f003 0301 	and.w	r3, r3, #1
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	f000 8087 	beq.w	800ac96 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800ab88:	4b96      	ldr	r3, [pc, #600]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ab8a:	689b      	ldr	r3, [r3, #8]
 800ab8c:	f003 030c 	and.w	r3, r3, #12
 800ab90:	2b04      	cmp	r3, #4
 800ab92:	d00c      	beq.n	800abae <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ab94:	4b93      	ldr	r3, [pc, #588]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ab96:	689b      	ldr	r3, [r3, #8]
 800ab98:	f003 030c 	and.w	r3, r3, #12
 800ab9c:	2b08      	cmp	r3, #8
 800ab9e:	d112      	bne.n	800abc6 <HAL_RCC_OscConfig+0x62>
 800aba0:	4b90      	ldr	r3, [pc, #576]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800aba2:	685b      	ldr	r3, [r3, #4]
 800aba4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aba8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800abac:	d10b      	bne.n	800abc6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800abae:	4b8d      	ldr	r3, [pc, #564]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d06c      	beq.n	800ac94 <HAL_RCC_OscConfig+0x130>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	685b      	ldr	r3, [r3, #4]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d168      	bne.n	800ac94 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800abc2:	2301      	movs	r3, #1
 800abc4:	e26b      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	685b      	ldr	r3, [r3, #4]
 800abca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800abce:	d106      	bne.n	800abde <HAL_RCC_OscConfig+0x7a>
 800abd0:	4b84      	ldr	r3, [pc, #528]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	4a83      	ldr	r2, [pc, #524]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800abd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800abda:	6013      	str	r3, [r2, #0]
 800abdc:	e02e      	b.n	800ac3c <HAL_RCC_OscConfig+0xd8>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	685b      	ldr	r3, [r3, #4]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d10c      	bne.n	800ac00 <HAL_RCC_OscConfig+0x9c>
 800abe6:	4b7f      	ldr	r3, [pc, #508]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	4a7e      	ldr	r2, [pc, #504]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800abec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800abf0:	6013      	str	r3, [r2, #0]
 800abf2:	4b7c      	ldr	r3, [pc, #496]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	4a7b      	ldr	r2, [pc, #492]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800abf8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800abfc:	6013      	str	r3, [r2, #0]
 800abfe:	e01d      	b.n	800ac3c <HAL_RCC_OscConfig+0xd8>
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ac08:	d10c      	bne.n	800ac24 <HAL_RCC_OscConfig+0xc0>
 800ac0a:	4b76      	ldr	r3, [pc, #472]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	4a75      	ldr	r2, [pc, #468]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ac10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ac14:	6013      	str	r3, [r2, #0]
 800ac16:	4b73      	ldr	r3, [pc, #460]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	4a72      	ldr	r2, [pc, #456]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ac1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac20:	6013      	str	r3, [r2, #0]
 800ac22:	e00b      	b.n	800ac3c <HAL_RCC_OscConfig+0xd8>
 800ac24:	4b6f      	ldr	r3, [pc, #444]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	4a6e      	ldr	r2, [pc, #440]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ac2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ac2e:	6013      	str	r3, [r2, #0]
 800ac30:	4b6c      	ldr	r3, [pc, #432]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a6b      	ldr	r2, [pc, #428]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ac36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ac3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	685b      	ldr	r3, [r3, #4]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d013      	beq.n	800ac6c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac44:	f7fb fbde 	bl	8006404 <HAL_GetTick>
 800ac48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ac4a:	e008      	b.n	800ac5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ac4c:	f7fb fbda 	bl	8006404 <HAL_GetTick>
 800ac50:	4602      	mov	r2, r0
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	1ad3      	subs	r3, r2, r3
 800ac56:	2b64      	cmp	r3, #100	@ 0x64
 800ac58:	d901      	bls.n	800ac5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	e21f      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ac5e:	4b61      	ldr	r3, [pc, #388]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d0f0      	beq.n	800ac4c <HAL_RCC_OscConfig+0xe8>
 800ac6a:	e014      	b.n	800ac96 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac6c:	f7fb fbca 	bl	8006404 <HAL_GetTick>
 800ac70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ac72:	e008      	b.n	800ac86 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ac74:	f7fb fbc6 	bl	8006404 <HAL_GetTick>
 800ac78:	4602      	mov	r2, r0
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	1ad3      	subs	r3, r2, r3
 800ac7e:	2b64      	cmp	r3, #100	@ 0x64
 800ac80:	d901      	bls.n	800ac86 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800ac82:	2303      	movs	r3, #3
 800ac84:	e20b      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ac86:	4b57      	ldr	r3, [pc, #348]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d1f0      	bne.n	800ac74 <HAL_RCC_OscConfig+0x110>
 800ac92:	e000      	b.n	800ac96 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ac94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f003 0302 	and.w	r3, r3, #2
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d069      	beq.n	800ad76 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800aca2:	4b50      	ldr	r3, [pc, #320]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800aca4:	689b      	ldr	r3, [r3, #8]
 800aca6:	f003 030c 	and.w	r3, r3, #12
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d00b      	beq.n	800acc6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800acae:	4b4d      	ldr	r3, [pc, #308]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800acb0:	689b      	ldr	r3, [r3, #8]
 800acb2:	f003 030c 	and.w	r3, r3, #12
 800acb6:	2b08      	cmp	r3, #8
 800acb8:	d11c      	bne.n	800acf4 <HAL_RCC_OscConfig+0x190>
 800acba:	4b4a      	ldr	r3, [pc, #296]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800acbc:	685b      	ldr	r3, [r3, #4]
 800acbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d116      	bne.n	800acf4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800acc6:	4b47      	ldr	r3, [pc, #284]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	f003 0302 	and.w	r3, r3, #2
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d005      	beq.n	800acde <HAL_RCC_OscConfig+0x17a>
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	68db      	ldr	r3, [r3, #12]
 800acd6:	2b01      	cmp	r3, #1
 800acd8:	d001      	beq.n	800acde <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800acda:	2301      	movs	r3, #1
 800acdc:	e1df      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800acde:	4b41      	ldr	r3, [pc, #260]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	691b      	ldr	r3, [r3, #16]
 800acea:	00db      	lsls	r3, r3, #3
 800acec:	493d      	ldr	r1, [pc, #244]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800acee:	4313      	orrs	r3, r2
 800acf0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800acf2:	e040      	b.n	800ad76 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	68db      	ldr	r3, [r3, #12]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d023      	beq.n	800ad44 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800acfc:	4b39      	ldr	r3, [pc, #228]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	4a38      	ldr	r2, [pc, #224]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ad02:	f043 0301 	orr.w	r3, r3, #1
 800ad06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad08:	f7fb fb7c 	bl	8006404 <HAL_GetTick>
 800ad0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ad0e:	e008      	b.n	800ad22 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ad10:	f7fb fb78 	bl	8006404 <HAL_GetTick>
 800ad14:	4602      	mov	r2, r0
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	1ad3      	subs	r3, r2, r3
 800ad1a:	2b02      	cmp	r3, #2
 800ad1c:	d901      	bls.n	800ad22 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800ad1e:	2303      	movs	r3, #3
 800ad20:	e1bd      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ad22:	4b30      	ldr	r3, [pc, #192]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f003 0302 	and.w	r3, r3, #2
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d0f0      	beq.n	800ad10 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ad2e:	4b2d      	ldr	r3, [pc, #180]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	691b      	ldr	r3, [r3, #16]
 800ad3a:	00db      	lsls	r3, r3, #3
 800ad3c:	4929      	ldr	r1, [pc, #164]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	600b      	str	r3, [r1, #0]
 800ad42:	e018      	b.n	800ad76 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ad44:	4b27      	ldr	r3, [pc, #156]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	4a26      	ldr	r2, [pc, #152]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ad4a:	f023 0301 	bic.w	r3, r3, #1
 800ad4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad50:	f7fb fb58 	bl	8006404 <HAL_GetTick>
 800ad54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ad56:	e008      	b.n	800ad6a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ad58:	f7fb fb54 	bl	8006404 <HAL_GetTick>
 800ad5c:	4602      	mov	r2, r0
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	1ad3      	subs	r3, r2, r3
 800ad62:	2b02      	cmp	r3, #2
 800ad64:	d901      	bls.n	800ad6a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800ad66:	2303      	movs	r3, #3
 800ad68:	e199      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ad6a:	4b1e      	ldr	r3, [pc, #120]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f003 0302 	and.w	r3, r3, #2
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d1f0      	bne.n	800ad58 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	f003 0308 	and.w	r3, r3, #8
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d038      	beq.n	800adf4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	695b      	ldr	r3, [r3, #20]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d019      	beq.n	800adbe <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ad8a:	4b16      	ldr	r3, [pc, #88]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ad8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad8e:	4a15      	ldr	r2, [pc, #84]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800ad90:	f043 0301 	orr.w	r3, r3, #1
 800ad94:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad96:	f7fb fb35 	bl	8006404 <HAL_GetTick>
 800ad9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ad9c:	e008      	b.n	800adb0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ad9e:	f7fb fb31 	bl	8006404 <HAL_GetTick>
 800ada2:	4602      	mov	r2, r0
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	1ad3      	subs	r3, r2, r3
 800ada8:	2b02      	cmp	r3, #2
 800adaa:	d901      	bls.n	800adb0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800adac:	2303      	movs	r3, #3
 800adae:	e176      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800adb0:	4b0c      	ldr	r3, [pc, #48]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800adb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800adb4:	f003 0302 	and.w	r3, r3, #2
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d0f0      	beq.n	800ad9e <HAL_RCC_OscConfig+0x23a>
 800adbc:	e01a      	b.n	800adf4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800adbe:	4b09      	ldr	r3, [pc, #36]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800adc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800adc2:	4a08      	ldr	r2, [pc, #32]	@ (800ade4 <HAL_RCC_OscConfig+0x280>)
 800adc4:	f023 0301 	bic.w	r3, r3, #1
 800adc8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adca:	f7fb fb1b 	bl	8006404 <HAL_GetTick>
 800adce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800add0:	e00a      	b.n	800ade8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800add2:	f7fb fb17 	bl	8006404 <HAL_GetTick>
 800add6:	4602      	mov	r2, r0
 800add8:	693b      	ldr	r3, [r7, #16]
 800adda:	1ad3      	subs	r3, r2, r3
 800addc:	2b02      	cmp	r3, #2
 800adde:	d903      	bls.n	800ade8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800ade0:	2303      	movs	r3, #3
 800ade2:	e15c      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
 800ade4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ade8:	4b91      	ldr	r3, [pc, #580]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800adea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800adec:	f003 0302 	and.w	r3, r3, #2
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d1ee      	bne.n	800add2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	f003 0304 	and.w	r3, r3, #4
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	f000 80a4 	beq.w	800af4a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ae02:	4b8b      	ldr	r3, [pc, #556]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800ae04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d10d      	bne.n	800ae2a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800ae0e:	4b88      	ldr	r3, [pc, #544]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800ae10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae12:	4a87      	ldr	r2, [pc, #540]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800ae14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae18:	6413      	str	r3, [r2, #64]	@ 0x40
 800ae1a:	4b85      	ldr	r3, [pc, #532]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800ae1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae22:	60bb      	str	r3, [r7, #8]
 800ae24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ae26:	2301      	movs	r3, #1
 800ae28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae2a:	4b82      	ldr	r3, [pc, #520]	@ (800b034 <HAL_RCC_OscConfig+0x4d0>)
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d118      	bne.n	800ae68 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800ae36:	4b7f      	ldr	r3, [pc, #508]	@ (800b034 <HAL_RCC_OscConfig+0x4d0>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	4a7e      	ldr	r2, [pc, #504]	@ (800b034 <HAL_RCC_OscConfig+0x4d0>)
 800ae3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ae42:	f7fb fadf 	bl	8006404 <HAL_GetTick>
 800ae46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae48:	e008      	b.n	800ae5c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ae4a:	f7fb fadb 	bl	8006404 <HAL_GetTick>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	693b      	ldr	r3, [r7, #16]
 800ae52:	1ad3      	subs	r3, r2, r3
 800ae54:	2b64      	cmp	r3, #100	@ 0x64
 800ae56:	d901      	bls.n	800ae5c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800ae58:	2303      	movs	r3, #3
 800ae5a:	e120      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ae5c:	4b75      	ldr	r3, [pc, #468]	@ (800b034 <HAL_RCC_OscConfig+0x4d0>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d0f0      	beq.n	800ae4a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	689b      	ldr	r3, [r3, #8]
 800ae6c:	2b01      	cmp	r3, #1
 800ae6e:	d106      	bne.n	800ae7e <HAL_RCC_OscConfig+0x31a>
 800ae70:	4b6f      	ldr	r3, [pc, #444]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800ae72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ae74:	4a6e      	ldr	r2, [pc, #440]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800ae76:	f043 0301 	orr.w	r3, r3, #1
 800ae7a:	6713      	str	r3, [r2, #112]	@ 0x70
 800ae7c:	e02d      	b.n	800aeda <HAL_RCC_OscConfig+0x376>
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	689b      	ldr	r3, [r3, #8]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d10c      	bne.n	800aea0 <HAL_RCC_OscConfig+0x33c>
 800ae86:	4b6a      	ldr	r3, [pc, #424]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800ae88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ae8a:	4a69      	ldr	r2, [pc, #420]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800ae8c:	f023 0301 	bic.w	r3, r3, #1
 800ae90:	6713      	str	r3, [r2, #112]	@ 0x70
 800ae92:	4b67      	ldr	r3, [pc, #412]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800ae94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ae96:	4a66      	ldr	r2, [pc, #408]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800ae98:	f023 0304 	bic.w	r3, r3, #4
 800ae9c:	6713      	str	r3, [r2, #112]	@ 0x70
 800ae9e:	e01c      	b.n	800aeda <HAL_RCC_OscConfig+0x376>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	689b      	ldr	r3, [r3, #8]
 800aea4:	2b05      	cmp	r3, #5
 800aea6:	d10c      	bne.n	800aec2 <HAL_RCC_OscConfig+0x35e>
 800aea8:	4b61      	ldr	r3, [pc, #388]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800aeaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aeac:	4a60      	ldr	r2, [pc, #384]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800aeae:	f043 0304 	orr.w	r3, r3, #4
 800aeb2:	6713      	str	r3, [r2, #112]	@ 0x70
 800aeb4:	4b5e      	ldr	r3, [pc, #376]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800aeb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aeb8:	4a5d      	ldr	r2, [pc, #372]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800aeba:	f043 0301 	orr.w	r3, r3, #1
 800aebe:	6713      	str	r3, [r2, #112]	@ 0x70
 800aec0:	e00b      	b.n	800aeda <HAL_RCC_OscConfig+0x376>
 800aec2:	4b5b      	ldr	r3, [pc, #364]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800aec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aec6:	4a5a      	ldr	r2, [pc, #360]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800aec8:	f023 0301 	bic.w	r3, r3, #1
 800aecc:	6713      	str	r3, [r2, #112]	@ 0x70
 800aece:	4b58      	ldr	r3, [pc, #352]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800aed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aed2:	4a57      	ldr	r2, [pc, #348]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800aed4:	f023 0304 	bic.w	r3, r3, #4
 800aed8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	689b      	ldr	r3, [r3, #8]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d015      	beq.n	800af0e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aee2:	f7fb fa8f 	bl	8006404 <HAL_GetTick>
 800aee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aee8:	e00a      	b.n	800af00 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aeea:	f7fb fa8b 	bl	8006404 <HAL_GetTick>
 800aeee:	4602      	mov	r2, r0
 800aef0:	693b      	ldr	r3, [r7, #16]
 800aef2:	1ad3      	subs	r3, r2, r3
 800aef4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aef8:	4293      	cmp	r3, r2
 800aefa:	d901      	bls.n	800af00 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800aefc:	2303      	movs	r3, #3
 800aefe:	e0ce      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800af00:	4b4b      	ldr	r3, [pc, #300]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800af02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af04:	f003 0302 	and.w	r3, r3, #2
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d0ee      	beq.n	800aeea <HAL_RCC_OscConfig+0x386>
 800af0c:	e014      	b.n	800af38 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af0e:	f7fb fa79 	bl	8006404 <HAL_GetTick>
 800af12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800af14:	e00a      	b.n	800af2c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af16:	f7fb fa75 	bl	8006404 <HAL_GetTick>
 800af1a:	4602      	mov	r2, r0
 800af1c:	693b      	ldr	r3, [r7, #16]
 800af1e:	1ad3      	subs	r3, r2, r3
 800af20:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af24:	4293      	cmp	r3, r2
 800af26:	d901      	bls.n	800af2c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800af28:	2303      	movs	r3, #3
 800af2a:	e0b8      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800af2c:	4b40      	ldr	r3, [pc, #256]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800af2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af30:	f003 0302 	and.w	r3, r3, #2
 800af34:	2b00      	cmp	r3, #0
 800af36:	d1ee      	bne.n	800af16 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800af38:	7dfb      	ldrb	r3, [r7, #23]
 800af3a:	2b01      	cmp	r3, #1
 800af3c:	d105      	bne.n	800af4a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800af3e:	4b3c      	ldr	r3, [pc, #240]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800af40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af42:	4a3b      	ldr	r2, [pc, #236]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800af44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800af48:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	699b      	ldr	r3, [r3, #24]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	f000 80a4 	beq.w	800b09c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800af54:	4b36      	ldr	r3, [pc, #216]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800af56:	689b      	ldr	r3, [r3, #8]
 800af58:	f003 030c 	and.w	r3, r3, #12
 800af5c:	2b08      	cmp	r3, #8
 800af5e:	d06b      	beq.n	800b038 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	699b      	ldr	r3, [r3, #24]
 800af64:	2b02      	cmp	r3, #2
 800af66:	d149      	bne.n	800affc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800af68:	4b31      	ldr	r3, [pc, #196]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	4a30      	ldr	r2, [pc, #192]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800af6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800af72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af74:	f7fb fa46 	bl	8006404 <HAL_GetTick>
 800af78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800af7a:	e008      	b.n	800af8e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af7c:	f7fb fa42 	bl	8006404 <HAL_GetTick>
 800af80:	4602      	mov	r2, r0
 800af82:	693b      	ldr	r3, [r7, #16]
 800af84:	1ad3      	subs	r3, r2, r3
 800af86:	2b02      	cmp	r3, #2
 800af88:	d901      	bls.n	800af8e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800af8a:	2303      	movs	r3, #3
 800af8c:	e087      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800af8e:	4b28      	ldr	r3, [pc, #160]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af96:	2b00      	cmp	r3, #0
 800af98:	d1f0      	bne.n	800af7c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	69da      	ldr	r2, [r3, #28]
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6a1b      	ldr	r3, [r3, #32]
 800afa2:	431a      	orrs	r2, r3
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afa8:	019b      	lsls	r3, r3, #6
 800afaa:	431a      	orrs	r2, r3
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afb0:	085b      	lsrs	r3, r3, #1
 800afb2:	3b01      	subs	r3, #1
 800afb4:	041b      	lsls	r3, r3, #16
 800afb6:	431a      	orrs	r2, r3
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afbc:	061b      	lsls	r3, r3, #24
 800afbe:	4313      	orrs	r3, r2
 800afc0:	4a1b      	ldr	r2, [pc, #108]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800afc2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800afc6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800afc8:	4b19      	ldr	r3, [pc, #100]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	4a18      	ldr	r2, [pc, #96]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800afce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800afd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afd4:	f7fb fa16 	bl	8006404 <HAL_GetTick>
 800afd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800afda:	e008      	b.n	800afee <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800afdc:	f7fb fa12 	bl	8006404 <HAL_GetTick>
 800afe0:	4602      	mov	r2, r0
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	1ad3      	subs	r3, r2, r3
 800afe6:	2b02      	cmp	r3, #2
 800afe8:	d901      	bls.n	800afee <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800afea:	2303      	movs	r3, #3
 800afec:	e057      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800afee:	4b10      	ldr	r3, [pc, #64]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d0f0      	beq.n	800afdc <HAL_RCC_OscConfig+0x478>
 800affa:	e04f      	b.n	800b09c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800affc:	4b0c      	ldr	r3, [pc, #48]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4a0b      	ldr	r2, [pc, #44]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800b002:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b006:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b008:	f7fb f9fc 	bl	8006404 <HAL_GetTick>
 800b00c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b00e:	e008      	b.n	800b022 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b010:	f7fb f9f8 	bl	8006404 <HAL_GetTick>
 800b014:	4602      	mov	r2, r0
 800b016:	693b      	ldr	r3, [r7, #16]
 800b018:	1ad3      	subs	r3, r2, r3
 800b01a:	2b02      	cmp	r3, #2
 800b01c:	d901      	bls.n	800b022 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800b01e:	2303      	movs	r3, #3
 800b020:	e03d      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b022:	4b03      	ldr	r3, [pc, #12]	@ (800b030 <HAL_RCC_OscConfig+0x4cc>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d1f0      	bne.n	800b010 <HAL_RCC_OscConfig+0x4ac>
 800b02e:	e035      	b.n	800b09c <HAL_RCC_OscConfig+0x538>
 800b030:	40023800 	.word	0x40023800
 800b034:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800b038:	4b1b      	ldr	r3, [pc, #108]	@ (800b0a8 <HAL_RCC_OscConfig+0x544>)
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	699b      	ldr	r3, [r3, #24]
 800b042:	2b01      	cmp	r3, #1
 800b044:	d028      	beq.n	800b098 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b050:	429a      	cmp	r2, r3
 800b052:	d121      	bne.n	800b098 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b05e:	429a      	cmp	r2, r3
 800b060:	d11a      	bne.n	800b098 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b062:	68fa      	ldr	r2, [r7, #12]
 800b064:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b068:	4013      	ands	r3, r2
 800b06a:	687a      	ldr	r2, [r7, #4]
 800b06c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b06e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b070:	4293      	cmp	r3, r2
 800b072:	d111      	bne.n	800b098 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b07e:	085b      	lsrs	r3, r3, #1
 800b080:	3b01      	subs	r3, #1
 800b082:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b084:	429a      	cmp	r2, r3
 800b086:	d107      	bne.n	800b098 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b092:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b094:	429a      	cmp	r2, r3
 800b096:	d001      	beq.n	800b09c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800b098:	2301      	movs	r3, #1
 800b09a:	e000      	b.n	800b09e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800b09c:	2300      	movs	r3, #0
}
 800b09e:	4618      	mov	r0, r3
 800b0a0:	3718      	adds	r7, #24
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	bd80      	pop	{r7, pc}
 800b0a6:	bf00      	nop
 800b0a8:	40023800 	.word	0x40023800

0800b0ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b084      	sub	sp, #16
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
 800b0b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d101      	bne.n	800b0c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	e0d0      	b.n	800b266 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b0c4:	4b6a      	ldr	r3, [pc, #424]	@ (800b270 <HAL_RCC_ClockConfig+0x1c4>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	f003 030f 	and.w	r3, r3, #15
 800b0cc:	683a      	ldr	r2, [r7, #0]
 800b0ce:	429a      	cmp	r2, r3
 800b0d0:	d910      	bls.n	800b0f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b0d2:	4b67      	ldr	r3, [pc, #412]	@ (800b270 <HAL_RCC_ClockConfig+0x1c4>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f023 020f 	bic.w	r2, r3, #15
 800b0da:	4965      	ldr	r1, [pc, #404]	@ (800b270 <HAL_RCC_ClockConfig+0x1c4>)
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	4313      	orrs	r3, r2
 800b0e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b0e2:	4b63      	ldr	r3, [pc, #396]	@ (800b270 <HAL_RCC_ClockConfig+0x1c4>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f003 030f 	and.w	r3, r3, #15
 800b0ea:	683a      	ldr	r2, [r7, #0]
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d001      	beq.n	800b0f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	e0b8      	b.n	800b266 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	f003 0302 	and.w	r3, r3, #2
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d020      	beq.n	800b142 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f003 0304 	and.w	r3, r3, #4
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d005      	beq.n	800b118 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b10c:	4b59      	ldr	r3, [pc, #356]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b10e:	689b      	ldr	r3, [r3, #8]
 800b110:	4a58      	ldr	r2, [pc, #352]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b112:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b116:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f003 0308 	and.w	r3, r3, #8
 800b120:	2b00      	cmp	r3, #0
 800b122:	d005      	beq.n	800b130 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b124:	4b53      	ldr	r3, [pc, #332]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b126:	689b      	ldr	r3, [r3, #8]
 800b128:	4a52      	ldr	r2, [pc, #328]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b12a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b12e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b130:	4b50      	ldr	r3, [pc, #320]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b132:	689b      	ldr	r3, [r3, #8]
 800b134:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	689b      	ldr	r3, [r3, #8]
 800b13c:	494d      	ldr	r1, [pc, #308]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b13e:	4313      	orrs	r3, r2
 800b140:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	f003 0301 	and.w	r3, r3, #1
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d040      	beq.n	800b1d0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	685b      	ldr	r3, [r3, #4]
 800b152:	2b01      	cmp	r3, #1
 800b154:	d107      	bne.n	800b166 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b156:	4b47      	ldr	r3, [pc, #284]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d115      	bne.n	800b18e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b162:	2301      	movs	r3, #1
 800b164:	e07f      	b.n	800b266 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	685b      	ldr	r3, [r3, #4]
 800b16a:	2b02      	cmp	r3, #2
 800b16c:	d107      	bne.n	800b17e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b16e:	4b41      	ldr	r3, [pc, #260]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b176:	2b00      	cmp	r3, #0
 800b178:	d109      	bne.n	800b18e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b17a:	2301      	movs	r3, #1
 800b17c:	e073      	b.n	800b266 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b17e:	4b3d      	ldr	r3, [pc, #244]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f003 0302 	and.w	r3, r3, #2
 800b186:	2b00      	cmp	r3, #0
 800b188:	d101      	bne.n	800b18e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b18a:	2301      	movs	r3, #1
 800b18c:	e06b      	b.n	800b266 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b18e:	4b39      	ldr	r3, [pc, #228]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b190:	689b      	ldr	r3, [r3, #8]
 800b192:	f023 0203 	bic.w	r2, r3, #3
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	685b      	ldr	r3, [r3, #4]
 800b19a:	4936      	ldr	r1, [pc, #216]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b19c:	4313      	orrs	r3, r2
 800b19e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b1a0:	f7fb f930 	bl	8006404 <HAL_GetTick>
 800b1a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b1a6:	e00a      	b.n	800b1be <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b1a8:	f7fb f92c 	bl	8006404 <HAL_GetTick>
 800b1ac:	4602      	mov	r2, r0
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	1ad3      	subs	r3, r2, r3
 800b1b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b1b6:	4293      	cmp	r3, r2
 800b1b8:	d901      	bls.n	800b1be <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800b1ba:	2303      	movs	r3, #3
 800b1bc:	e053      	b.n	800b266 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b1be:	4b2d      	ldr	r3, [pc, #180]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b1c0:	689b      	ldr	r3, [r3, #8]
 800b1c2:	f003 020c 	and.w	r2, r3, #12
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	009b      	lsls	r3, r3, #2
 800b1cc:	429a      	cmp	r2, r3
 800b1ce:	d1eb      	bne.n	800b1a8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b1d0:	4b27      	ldr	r3, [pc, #156]	@ (800b270 <HAL_RCC_ClockConfig+0x1c4>)
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	f003 030f 	and.w	r3, r3, #15
 800b1d8:	683a      	ldr	r2, [r7, #0]
 800b1da:	429a      	cmp	r2, r3
 800b1dc:	d210      	bcs.n	800b200 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b1de:	4b24      	ldr	r3, [pc, #144]	@ (800b270 <HAL_RCC_ClockConfig+0x1c4>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	f023 020f 	bic.w	r2, r3, #15
 800b1e6:	4922      	ldr	r1, [pc, #136]	@ (800b270 <HAL_RCC_ClockConfig+0x1c4>)
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b1ee:	4b20      	ldr	r3, [pc, #128]	@ (800b270 <HAL_RCC_ClockConfig+0x1c4>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f003 030f 	and.w	r3, r3, #15
 800b1f6:	683a      	ldr	r2, [r7, #0]
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d001      	beq.n	800b200 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800b1fc:	2301      	movs	r3, #1
 800b1fe:	e032      	b.n	800b266 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f003 0304 	and.w	r3, r3, #4
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d008      	beq.n	800b21e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b20c:	4b19      	ldr	r3, [pc, #100]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b20e:	689b      	ldr	r3, [r3, #8]
 800b210:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	68db      	ldr	r3, [r3, #12]
 800b218:	4916      	ldr	r1, [pc, #88]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b21a:	4313      	orrs	r3, r2
 800b21c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f003 0308 	and.w	r3, r3, #8
 800b226:	2b00      	cmp	r3, #0
 800b228:	d009      	beq.n	800b23e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800b22a:	4b12      	ldr	r3, [pc, #72]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b22c:	689b      	ldr	r3, [r3, #8]
 800b22e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	691b      	ldr	r3, [r3, #16]
 800b236:	00db      	lsls	r3, r3, #3
 800b238:	490e      	ldr	r1, [pc, #56]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b23a:	4313      	orrs	r3, r2
 800b23c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b23e:	f000 f821 	bl	800b284 <HAL_RCC_GetSysClockFreq>
 800b242:	4602      	mov	r2, r0
 800b244:	4b0b      	ldr	r3, [pc, #44]	@ (800b274 <HAL_RCC_ClockConfig+0x1c8>)
 800b246:	689b      	ldr	r3, [r3, #8]
 800b248:	091b      	lsrs	r3, r3, #4
 800b24a:	f003 030f 	and.w	r3, r3, #15
 800b24e:	490a      	ldr	r1, [pc, #40]	@ (800b278 <HAL_RCC_ClockConfig+0x1cc>)
 800b250:	5ccb      	ldrb	r3, [r1, r3]
 800b252:	fa22 f303 	lsr.w	r3, r2, r3
 800b256:	4a09      	ldr	r2, [pc, #36]	@ (800b27c <HAL_RCC_ClockConfig+0x1d0>)
 800b258:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800b25a:	4b09      	ldr	r3, [pc, #36]	@ (800b280 <HAL_RCC_ClockConfig+0x1d4>)
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	4618      	mov	r0, r3
 800b260:	f7f9 fff8 	bl	8005254 <HAL_InitTick>

  return HAL_OK;
 800b264:	2300      	movs	r3, #0
}
 800b266:	4618      	mov	r0, r3
 800b268:	3710      	adds	r7, #16
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}
 800b26e:	bf00      	nop
 800b270:	40023c00 	.word	0x40023c00
 800b274:	40023800 	.word	0x40023800
 800b278:	0801cc44 	.word	0x0801cc44
 800b27c:	2000001c 	.word	0x2000001c
 800b280:	2000006c 	.word	0x2000006c

0800b284 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b284:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b288:	b090      	sub	sp, #64	@ 0x40
 800b28a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800b28c:	2300      	movs	r3, #0
 800b28e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b290:	2300      	movs	r3, #0
 800b292:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b294:	2300      	movs	r3, #0
 800b296:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800b298:	2300      	movs	r3, #0
 800b29a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b29c:	4b59      	ldr	r3, [pc, #356]	@ (800b404 <HAL_RCC_GetSysClockFreq+0x180>)
 800b29e:	689b      	ldr	r3, [r3, #8]
 800b2a0:	f003 030c 	and.w	r3, r3, #12
 800b2a4:	2b08      	cmp	r3, #8
 800b2a6:	d00d      	beq.n	800b2c4 <HAL_RCC_GetSysClockFreq+0x40>
 800b2a8:	2b08      	cmp	r3, #8
 800b2aa:	f200 80a1 	bhi.w	800b3f0 <HAL_RCC_GetSysClockFreq+0x16c>
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d002      	beq.n	800b2b8 <HAL_RCC_GetSysClockFreq+0x34>
 800b2b2:	2b04      	cmp	r3, #4
 800b2b4:	d003      	beq.n	800b2be <HAL_RCC_GetSysClockFreq+0x3a>
 800b2b6:	e09b      	b.n	800b3f0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b2b8:	4b53      	ldr	r3, [pc, #332]	@ (800b408 <HAL_RCC_GetSysClockFreq+0x184>)
 800b2ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b2bc:	e09b      	b.n	800b3f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b2be:	4b53      	ldr	r3, [pc, #332]	@ (800b40c <HAL_RCC_GetSysClockFreq+0x188>)
 800b2c0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b2c2:	e098      	b.n	800b3f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b2c4:	4b4f      	ldr	r3, [pc, #316]	@ (800b404 <HAL_RCC_GetSysClockFreq+0x180>)
 800b2c6:	685b      	ldr	r3, [r3, #4]
 800b2c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b2cc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800b2ce:	4b4d      	ldr	r3, [pc, #308]	@ (800b404 <HAL_RCC_GetSysClockFreq+0x180>)
 800b2d0:	685b      	ldr	r3, [r3, #4]
 800b2d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d028      	beq.n	800b32c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b2da:	4b4a      	ldr	r3, [pc, #296]	@ (800b404 <HAL_RCC_GetSysClockFreq+0x180>)
 800b2dc:	685b      	ldr	r3, [r3, #4]
 800b2de:	099b      	lsrs	r3, r3, #6
 800b2e0:	2200      	movs	r2, #0
 800b2e2:	623b      	str	r3, [r7, #32]
 800b2e4:	627a      	str	r2, [r7, #36]	@ 0x24
 800b2e6:	6a3b      	ldr	r3, [r7, #32]
 800b2e8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b2ec:	2100      	movs	r1, #0
 800b2ee:	4b47      	ldr	r3, [pc, #284]	@ (800b40c <HAL_RCC_GetSysClockFreq+0x188>)
 800b2f0:	fb03 f201 	mul.w	r2, r3, r1
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	fb00 f303 	mul.w	r3, r0, r3
 800b2fa:	4413      	add	r3, r2
 800b2fc:	4a43      	ldr	r2, [pc, #268]	@ (800b40c <HAL_RCC_GetSysClockFreq+0x188>)
 800b2fe:	fba0 1202 	umull	r1, r2, r0, r2
 800b302:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b304:	460a      	mov	r2, r1
 800b306:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b308:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b30a:	4413      	add	r3, r2
 800b30c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b30e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b310:	2200      	movs	r2, #0
 800b312:	61bb      	str	r3, [r7, #24]
 800b314:	61fa      	str	r2, [r7, #28]
 800b316:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b31a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b31e:	f7f4 ffdf 	bl	80002e0 <__aeabi_uldivmod>
 800b322:	4602      	mov	r2, r0
 800b324:	460b      	mov	r3, r1
 800b326:	4613      	mov	r3, r2
 800b328:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b32a:	e053      	b.n	800b3d4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b32c:	4b35      	ldr	r3, [pc, #212]	@ (800b404 <HAL_RCC_GetSysClockFreq+0x180>)
 800b32e:	685b      	ldr	r3, [r3, #4]
 800b330:	099b      	lsrs	r3, r3, #6
 800b332:	2200      	movs	r2, #0
 800b334:	613b      	str	r3, [r7, #16]
 800b336:	617a      	str	r2, [r7, #20]
 800b338:	693b      	ldr	r3, [r7, #16]
 800b33a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b33e:	f04f 0b00 	mov.w	fp, #0
 800b342:	4652      	mov	r2, sl
 800b344:	465b      	mov	r3, fp
 800b346:	f04f 0000 	mov.w	r0, #0
 800b34a:	f04f 0100 	mov.w	r1, #0
 800b34e:	0159      	lsls	r1, r3, #5
 800b350:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b354:	0150      	lsls	r0, r2, #5
 800b356:	4602      	mov	r2, r0
 800b358:	460b      	mov	r3, r1
 800b35a:	ebb2 080a 	subs.w	r8, r2, sl
 800b35e:	eb63 090b 	sbc.w	r9, r3, fp
 800b362:	f04f 0200 	mov.w	r2, #0
 800b366:	f04f 0300 	mov.w	r3, #0
 800b36a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b36e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b372:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b376:	ebb2 0408 	subs.w	r4, r2, r8
 800b37a:	eb63 0509 	sbc.w	r5, r3, r9
 800b37e:	f04f 0200 	mov.w	r2, #0
 800b382:	f04f 0300 	mov.w	r3, #0
 800b386:	00eb      	lsls	r3, r5, #3
 800b388:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b38c:	00e2      	lsls	r2, r4, #3
 800b38e:	4614      	mov	r4, r2
 800b390:	461d      	mov	r5, r3
 800b392:	eb14 030a 	adds.w	r3, r4, sl
 800b396:	603b      	str	r3, [r7, #0]
 800b398:	eb45 030b 	adc.w	r3, r5, fp
 800b39c:	607b      	str	r3, [r7, #4]
 800b39e:	f04f 0200 	mov.w	r2, #0
 800b3a2:	f04f 0300 	mov.w	r3, #0
 800b3a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b3aa:	4629      	mov	r1, r5
 800b3ac:	028b      	lsls	r3, r1, #10
 800b3ae:	4621      	mov	r1, r4
 800b3b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b3b4:	4621      	mov	r1, r4
 800b3b6:	028a      	lsls	r2, r1, #10
 800b3b8:	4610      	mov	r0, r2
 800b3ba:	4619      	mov	r1, r3
 800b3bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3be:	2200      	movs	r2, #0
 800b3c0:	60bb      	str	r3, [r7, #8]
 800b3c2:	60fa      	str	r2, [r7, #12]
 800b3c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b3c8:	f7f4 ff8a 	bl	80002e0 <__aeabi_uldivmod>
 800b3cc:	4602      	mov	r2, r0
 800b3ce:	460b      	mov	r3, r1
 800b3d0:	4613      	mov	r3, r2
 800b3d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800b3d4:	4b0b      	ldr	r3, [pc, #44]	@ (800b404 <HAL_RCC_GetSysClockFreq+0x180>)
 800b3d6:	685b      	ldr	r3, [r3, #4]
 800b3d8:	0c1b      	lsrs	r3, r3, #16
 800b3da:	f003 0303 	and.w	r3, r3, #3
 800b3de:	3301      	adds	r3, #1
 800b3e0:	005b      	lsls	r3, r3, #1
 800b3e2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b3e4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b3e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3ec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b3ee:	e002      	b.n	800b3f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b3f0:	4b05      	ldr	r3, [pc, #20]	@ (800b408 <HAL_RCC_GetSysClockFreq+0x184>)
 800b3f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b3f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b3f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3740      	adds	r7, #64	@ 0x40
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b402:	bf00      	nop
 800b404:	40023800 	.word	0x40023800
 800b408:	00f42400 	.word	0x00f42400
 800b40c:	017d7840 	.word	0x017d7840

0800b410 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b410:	b480      	push	{r7}
 800b412:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b414:	4b03      	ldr	r3, [pc, #12]	@ (800b424 <HAL_RCC_GetHCLKFreq+0x14>)
 800b416:	681b      	ldr	r3, [r3, #0]
}
 800b418:	4618      	mov	r0, r3
 800b41a:	46bd      	mov	sp, r7
 800b41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b420:	4770      	bx	lr
 800b422:	bf00      	nop
 800b424:	2000001c 	.word	0x2000001c

0800b428 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b42c:	f7ff fff0 	bl	800b410 <HAL_RCC_GetHCLKFreq>
 800b430:	4602      	mov	r2, r0
 800b432:	4b05      	ldr	r3, [pc, #20]	@ (800b448 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b434:	689b      	ldr	r3, [r3, #8]
 800b436:	0a9b      	lsrs	r3, r3, #10
 800b438:	f003 0307 	and.w	r3, r3, #7
 800b43c:	4903      	ldr	r1, [pc, #12]	@ (800b44c <HAL_RCC_GetPCLK1Freq+0x24>)
 800b43e:	5ccb      	ldrb	r3, [r1, r3]
 800b440:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b444:	4618      	mov	r0, r3
 800b446:	bd80      	pop	{r7, pc}
 800b448:	40023800 	.word	0x40023800
 800b44c:	0801cc54 	.word	0x0801cc54

0800b450 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b454:	f7ff ffdc 	bl	800b410 <HAL_RCC_GetHCLKFreq>
 800b458:	4602      	mov	r2, r0
 800b45a:	4b05      	ldr	r3, [pc, #20]	@ (800b470 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b45c:	689b      	ldr	r3, [r3, #8]
 800b45e:	0b5b      	lsrs	r3, r3, #13
 800b460:	f003 0307 	and.w	r3, r3, #7
 800b464:	4903      	ldr	r1, [pc, #12]	@ (800b474 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b466:	5ccb      	ldrb	r3, [r1, r3]
 800b468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b46c:	4618      	mov	r0, r3
 800b46e:	bd80      	pop	{r7, pc}
 800b470:	40023800 	.word	0x40023800
 800b474:	0801cc54 	.word	0x0801cc54

0800b478 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b478:	b480      	push	{r7}
 800b47a:	b083      	sub	sp, #12
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
 800b480:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	220f      	movs	r2, #15
 800b486:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b488:	4b12      	ldr	r3, [pc, #72]	@ (800b4d4 <HAL_RCC_GetClockConfig+0x5c>)
 800b48a:	689b      	ldr	r3, [r3, #8]
 800b48c:	f003 0203 	and.w	r2, r3, #3
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b494:	4b0f      	ldr	r3, [pc, #60]	@ (800b4d4 <HAL_RCC_GetClockConfig+0x5c>)
 800b496:	689b      	ldr	r3, [r3, #8]
 800b498:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b4a0:	4b0c      	ldr	r3, [pc, #48]	@ (800b4d4 <HAL_RCC_GetClockConfig+0x5c>)
 800b4a2:	689b      	ldr	r3, [r3, #8]
 800b4a4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800b4ac:	4b09      	ldr	r3, [pc, #36]	@ (800b4d4 <HAL_RCC_GetClockConfig+0x5c>)
 800b4ae:	689b      	ldr	r3, [r3, #8]
 800b4b0:	08db      	lsrs	r3, r3, #3
 800b4b2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b4ba:	4b07      	ldr	r3, [pc, #28]	@ (800b4d8 <HAL_RCC_GetClockConfig+0x60>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f003 020f 	and.w	r2, r3, #15
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	601a      	str	r2, [r3, #0]
}
 800b4c6:	bf00      	nop
 800b4c8:	370c      	adds	r7, #12
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d0:	4770      	bx	lr
 800b4d2:	bf00      	nop
 800b4d4:	40023800 	.word	0x40023800
 800b4d8:	40023c00 	.word	0x40023c00

0800b4dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b088      	sub	sp, #32
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	f003 0301 	and.w	r3, r3, #1
 800b500:	2b00      	cmp	r3, #0
 800b502:	d012      	beq.n	800b52a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b504:	4b69      	ldr	r3, [pc, #420]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b506:	689b      	ldr	r3, [r3, #8]
 800b508:	4a68      	ldr	r2, [pc, #416]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b50a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b50e:	6093      	str	r3, [r2, #8]
 800b510:	4b66      	ldr	r3, [pc, #408]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b512:	689a      	ldr	r2, [r3, #8]
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b518:	4964      	ldr	r1, [pc, #400]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b51a:	4313      	orrs	r3, r2
 800b51c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b522:	2b00      	cmp	r3, #0
 800b524:	d101      	bne.n	800b52a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800b526:	2301      	movs	r3, #1
 800b528:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b532:	2b00      	cmp	r3, #0
 800b534:	d017      	beq.n	800b566 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b536:	4b5d      	ldr	r3, [pc, #372]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b538:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b53c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b544:	4959      	ldr	r1, [pc, #356]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b546:	4313      	orrs	r3, r2
 800b548:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b550:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b554:	d101      	bne.n	800b55a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800b556:	2301      	movs	r3, #1
 800b558:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d101      	bne.n	800b566 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800b562:	2301      	movs	r3, #1
 800b564:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d017      	beq.n	800b5a2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b572:	4b4e      	ldr	r3, [pc, #312]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b574:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b578:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b580:	494a      	ldr	r1, [pc, #296]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b582:	4313      	orrs	r3, r2
 800b584:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b58c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b590:	d101      	bne.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800b592:	2301      	movs	r3, #1
 800b594:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d101      	bne.n	800b5a2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800b59e:	2301      	movs	r3, #1
 800b5a0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d001      	beq.n	800b5b2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	f003 0320 	and.w	r3, r3, #32
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	f000 808b 	beq.w	800b6d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b5c0:	4b3a      	ldr	r3, [pc, #232]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b5c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5c4:	4a39      	ldr	r2, [pc, #228]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b5c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b5ca:	6413      	str	r3, [r2, #64]	@ 0x40
 800b5cc:	4b37      	ldr	r3, [pc, #220]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b5ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b5d4:	60bb      	str	r3, [r7, #8]
 800b5d6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b5d8:	4b35      	ldr	r3, [pc, #212]	@ (800b6b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	4a34      	ldr	r2, [pc, #208]	@ (800b6b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b5de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b5e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b5e4:	f7fa ff0e 	bl	8006404 <HAL_GetTick>
 800b5e8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800b5ea:	e008      	b.n	800b5fe <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b5ec:	f7fa ff0a 	bl	8006404 <HAL_GetTick>
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	697b      	ldr	r3, [r7, #20]
 800b5f4:	1ad3      	subs	r3, r2, r3
 800b5f6:	2b64      	cmp	r3, #100	@ 0x64
 800b5f8:	d901      	bls.n	800b5fe <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800b5fa:	2303      	movs	r3, #3
 800b5fc:	e357      	b.n	800bcae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800b5fe:	4b2c      	ldr	r3, [pc, #176]	@ (800b6b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b606:	2b00      	cmp	r3, #0
 800b608:	d0f0      	beq.n	800b5ec <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b60a:	4b28      	ldr	r3, [pc, #160]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b60c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b60e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b612:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b614:	693b      	ldr	r3, [r7, #16]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d035      	beq.n	800b686 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b61e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b622:	693a      	ldr	r2, [r7, #16]
 800b624:	429a      	cmp	r2, r3
 800b626:	d02e      	beq.n	800b686 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b628:	4b20      	ldr	r3, [pc, #128]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b62a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b62c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b630:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b632:	4b1e      	ldr	r3, [pc, #120]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b636:	4a1d      	ldr	r2, [pc, #116]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b638:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b63c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b63e:	4b1b      	ldr	r3, [pc, #108]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b642:	4a1a      	ldr	r2, [pc, #104]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b644:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b648:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800b64a:	4a18      	ldr	r2, [pc, #96]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b64c:	693b      	ldr	r3, [r7, #16]
 800b64e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b650:	4b16      	ldr	r3, [pc, #88]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b654:	f003 0301 	and.w	r3, r3, #1
 800b658:	2b01      	cmp	r3, #1
 800b65a:	d114      	bne.n	800b686 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b65c:	f7fa fed2 	bl	8006404 <HAL_GetTick>
 800b660:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b662:	e00a      	b.n	800b67a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b664:	f7fa fece 	bl	8006404 <HAL_GetTick>
 800b668:	4602      	mov	r2, r0
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	1ad3      	subs	r3, r2, r3
 800b66e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b672:	4293      	cmp	r3, r2
 800b674:	d901      	bls.n	800b67a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800b676:	2303      	movs	r3, #3
 800b678:	e319      	b.n	800bcae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b67a:	4b0c      	ldr	r3, [pc, #48]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b67c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b67e:	f003 0302 	and.w	r3, r3, #2
 800b682:	2b00      	cmp	r3, #0
 800b684:	d0ee      	beq.n	800b664 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b68a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b68e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b692:	d111      	bne.n	800b6b8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800b694:	4b05      	ldr	r3, [pc, #20]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b696:	689b      	ldr	r3, [r3, #8]
 800b698:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800b6a0:	4b04      	ldr	r3, [pc, #16]	@ (800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800b6a2:	400b      	ands	r3, r1
 800b6a4:	4901      	ldr	r1, [pc, #4]	@ (800b6ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b6a6:	4313      	orrs	r3, r2
 800b6a8:	608b      	str	r3, [r1, #8]
 800b6aa:	e00b      	b.n	800b6c4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800b6ac:	40023800 	.word	0x40023800
 800b6b0:	40007000 	.word	0x40007000
 800b6b4:	0ffffcff 	.word	0x0ffffcff
 800b6b8:	4baa      	ldr	r3, [pc, #680]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6ba:	689b      	ldr	r3, [r3, #8]
 800b6bc:	4aa9      	ldr	r2, [pc, #676]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6be:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800b6c2:	6093      	str	r3, [r2, #8]
 800b6c4:	4ba7      	ldr	r3, [pc, #668]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6c6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b6d0:	49a4      	ldr	r1, [pc, #656]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6d2:	4313      	orrs	r3, r2
 800b6d4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	f003 0310 	and.w	r3, r3, #16
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d010      	beq.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b6e2:	4ba0      	ldr	r3, [pc, #640]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b6e8:	4a9e      	ldr	r2, [pc, #632]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b6ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800b6f2:	4b9c      	ldr	r3, [pc, #624]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6f4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6fc:	4999      	ldr	r1, [pc, #612]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6fe:	4313      	orrs	r3, r2
 800b700:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d00a      	beq.n	800b726 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b710:	4b94      	ldr	r3, [pc, #592]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b716:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b71e:	4991      	ldr	r1, [pc, #580]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b720:	4313      	orrs	r3, r2
 800b722:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d00a      	beq.n	800b748 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b732:	4b8c      	ldr	r3, [pc, #560]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b734:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b738:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b740:	4988      	ldr	r1, [pc, #544]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b742:	4313      	orrs	r3, r2
 800b744:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b750:	2b00      	cmp	r3, #0
 800b752:	d00a      	beq.n	800b76a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b754:	4b83      	ldr	r3, [pc, #524]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b75a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b762:	4980      	ldr	r1, [pc, #512]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b764:	4313      	orrs	r3, r2
 800b766:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b772:	2b00      	cmp	r3, #0
 800b774:	d00a      	beq.n	800b78c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b776:	4b7b      	ldr	r3, [pc, #492]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b77c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b784:	4977      	ldr	r1, [pc, #476]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b786:	4313      	orrs	r3, r2
 800b788:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b794:	2b00      	cmp	r3, #0
 800b796:	d00a      	beq.n	800b7ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b798:	4b72      	ldr	r3, [pc, #456]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b79a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b79e:	f023 0203 	bic.w	r2, r3, #3
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7a6:	496f      	ldr	r1, [pc, #444]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7a8:	4313      	orrs	r3, r2
 800b7aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d00a      	beq.n	800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b7ba:	4b6a      	ldr	r3, [pc, #424]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7c0:	f023 020c 	bic.w	r2, r3, #12
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b7c8:	4966      	ldr	r1, [pc, #408]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7ca:	4313      	orrs	r3, r2
 800b7cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d00a      	beq.n	800b7f2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b7dc:	4b61      	ldr	r3, [pc, #388]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7e2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b7ea:	495e      	ldr	r1, [pc, #376]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d00a      	beq.n	800b814 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b7fe:	4b59      	ldr	r3, [pc, #356]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b804:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b80c:	4955      	ldr	r1, [pc, #340]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b80e:	4313      	orrs	r3, r2
 800b810:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d00a      	beq.n	800b836 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b820:	4b50      	ldr	r3, [pc, #320]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b826:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b82e:	494d      	ldr	r1, [pc, #308]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b830:	4313      	orrs	r3, r2
 800b832:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d00a      	beq.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800b842:	4b48      	ldr	r3, [pc, #288]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b848:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b850:	4944      	ldr	r1, [pc, #272]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b852:	4313      	orrs	r3, r2
 800b854:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b860:	2b00      	cmp	r3, #0
 800b862:	d00a      	beq.n	800b87a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800b864:	4b3f      	ldr	r3, [pc, #252]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b86a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b872:	493c      	ldr	r1, [pc, #240]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b874:	4313      	orrs	r3, r2
 800b876:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b882:	2b00      	cmp	r3, #0
 800b884:	d00a      	beq.n	800b89c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800b886:	4b37      	ldr	r3, [pc, #220]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b88c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b894:	4933      	ldr	r1, [pc, #204]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b896:	4313      	orrs	r3, r2
 800b898:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d00a      	beq.n	800b8be <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b8a8:	4b2e      	ldr	r3, [pc, #184]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8ae:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b8b6:	492b      	ldr	r1, [pc, #172]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8b8:	4313      	orrs	r3, r2
 800b8ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d011      	beq.n	800b8ee <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800b8ca:	4b26      	ldr	r3, [pc, #152]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8d0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b8d8:	4922      	ldr	r1, [pc, #136]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b8da:	4313      	orrs	r3, r2
 800b8dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b8e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b8e8:	d101      	bne.n	800b8ee <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f003 0308 	and.w	r3, r3, #8
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d001      	beq.n	800b8fe <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b906:	2b00      	cmp	r3, #0
 800b908:	d00a      	beq.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b90a:	4b16      	ldr	r3, [pc, #88]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b90c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b910:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b918:	4912      	ldr	r1, [pc, #72]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b91a:	4313      	orrs	r3, r2
 800b91c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d00b      	beq.n	800b944 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b92c:	4b0d      	ldr	r3, [pc, #52]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b92e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b932:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b93c:	4909      	ldr	r1, [pc, #36]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b93e:	4313      	orrs	r3, r2
 800b940:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b944:	69fb      	ldr	r3, [r7, #28]
 800b946:	2b01      	cmp	r3, #1
 800b948:	d006      	beq.n	800b958 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b952:	2b00      	cmp	r3, #0
 800b954:	f000 80d9 	beq.w	800bb0a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b958:	4b02      	ldr	r3, [pc, #8]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	4a01      	ldr	r2, [pc, #4]	@ (800b964 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b95e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b962:	e001      	b.n	800b968 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800b964:	40023800 	.word	0x40023800
 800b968:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b96a:	f7fa fd4b 	bl	8006404 <HAL_GetTick>
 800b96e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b970:	e008      	b.n	800b984 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800b972:	f7fa fd47 	bl	8006404 <HAL_GetTick>
 800b976:	4602      	mov	r2, r0
 800b978:	697b      	ldr	r3, [r7, #20]
 800b97a:	1ad3      	subs	r3, r2, r3
 800b97c:	2b64      	cmp	r3, #100	@ 0x64
 800b97e:	d901      	bls.n	800b984 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b980:	2303      	movs	r3, #3
 800b982:	e194      	b.n	800bcae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b984:	4b6c      	ldr	r3, [pc, #432]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d1f0      	bne.n	800b972 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	f003 0301 	and.w	r3, r3, #1
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d021      	beq.n	800b9e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d11d      	bne.n	800b9e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800b9a4:	4b64      	ldr	r3, [pc, #400]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b9a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9aa:	0c1b      	lsrs	r3, r3, #16
 800b9ac:	f003 0303 	and.w	r3, r3, #3
 800b9b0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800b9b2:	4b61      	ldr	r3, [pc, #388]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b9b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9b8:	0e1b      	lsrs	r3, r3, #24
 800b9ba:	f003 030f 	and.w	r3, r3, #15
 800b9be:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	685b      	ldr	r3, [r3, #4]
 800b9c4:	019a      	lsls	r2, r3, #6
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	041b      	lsls	r3, r3, #16
 800b9ca:	431a      	orrs	r2, r3
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	061b      	lsls	r3, r3, #24
 800b9d0:	431a      	orrs	r2, r3
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	689b      	ldr	r3, [r3, #8]
 800b9d6:	071b      	lsls	r3, r3, #28
 800b9d8:	4957      	ldr	r1, [pc, #348]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b9da:	4313      	orrs	r3, r2
 800b9dc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d004      	beq.n	800b9f6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b9f4:	d00a      	beq.n	800ba0c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d02e      	beq.n	800ba60 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ba0a:	d129      	bne.n	800ba60 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800ba0c:	4b4a      	ldr	r3, [pc, #296]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba12:	0c1b      	lsrs	r3, r3, #16
 800ba14:	f003 0303 	and.w	r3, r3, #3
 800ba18:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800ba1a:	4b47      	ldr	r3, [pc, #284]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba20:	0f1b      	lsrs	r3, r3, #28
 800ba22:	f003 0307 	and.w	r3, r3, #7
 800ba26:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	685b      	ldr	r3, [r3, #4]
 800ba2c:	019a      	lsls	r2, r3, #6
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	041b      	lsls	r3, r3, #16
 800ba32:	431a      	orrs	r2, r3
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	68db      	ldr	r3, [r3, #12]
 800ba38:	061b      	lsls	r3, r3, #24
 800ba3a:	431a      	orrs	r2, r3
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	071b      	lsls	r3, r3, #28
 800ba40:	493d      	ldr	r1, [pc, #244]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba42:	4313      	orrs	r3, r2
 800ba44:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800ba48:	4b3b      	ldr	r3, [pc, #236]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba4e:	f023 021f 	bic.w	r2, r3, #31
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba56:	3b01      	subs	r3, #1
 800ba58:	4937      	ldr	r1, [pc, #220]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba5a:	4313      	orrs	r3, r2
 800ba5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d01d      	beq.n	800baa8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800ba6c:	4b32      	ldr	r3, [pc, #200]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba72:	0e1b      	lsrs	r3, r3, #24
 800ba74:	f003 030f 	and.w	r3, r3, #15
 800ba78:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800ba7a:	4b2f      	ldr	r3, [pc, #188]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ba7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba80:	0f1b      	lsrs	r3, r3, #28
 800ba82:	f003 0307 	and.w	r3, r3, #7
 800ba86:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	685b      	ldr	r3, [r3, #4]
 800ba8c:	019a      	lsls	r2, r3, #6
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	691b      	ldr	r3, [r3, #16]
 800ba92:	041b      	lsls	r3, r3, #16
 800ba94:	431a      	orrs	r2, r3
 800ba96:	693b      	ldr	r3, [r7, #16]
 800ba98:	061b      	lsls	r3, r3, #24
 800ba9a:	431a      	orrs	r2, r3
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	071b      	lsls	r3, r3, #28
 800baa0:	4925      	ldr	r1, [pc, #148]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800baa2:	4313      	orrs	r3, r2
 800baa4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d011      	beq.n	800bad8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	685b      	ldr	r3, [r3, #4]
 800bab8:	019a      	lsls	r2, r3, #6
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	691b      	ldr	r3, [r3, #16]
 800babe:	041b      	lsls	r3, r3, #16
 800bac0:	431a      	orrs	r2, r3
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	68db      	ldr	r3, [r3, #12]
 800bac6:	061b      	lsls	r3, r3, #24
 800bac8:	431a      	orrs	r2, r3
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	689b      	ldr	r3, [r3, #8]
 800bace:	071b      	lsls	r3, r3, #28
 800bad0:	4919      	ldr	r1, [pc, #100]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bad2:	4313      	orrs	r3, r2
 800bad4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800bad8:	4b17      	ldr	r3, [pc, #92]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	4a16      	ldr	r2, [pc, #88]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bade:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bae2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bae4:	f7fa fc8e 	bl	8006404 <HAL_GetTick>
 800bae8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800baea:	e008      	b.n	800bafe <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800baec:	f7fa fc8a 	bl	8006404 <HAL_GetTick>
 800baf0:	4602      	mov	r2, r0
 800baf2:	697b      	ldr	r3, [r7, #20]
 800baf4:	1ad3      	subs	r3, r2, r3
 800baf6:	2b64      	cmp	r3, #100	@ 0x64
 800baf8:	d901      	bls.n	800bafe <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bafa:	2303      	movs	r3, #3
 800bafc:	e0d7      	b.n	800bcae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bafe:	4b0e      	ldr	r3, [pc, #56]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d0f0      	beq.n	800baec <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800bb0a:	69bb      	ldr	r3, [r7, #24]
 800bb0c:	2b01      	cmp	r3, #1
 800bb0e:	f040 80cd 	bne.w	800bcac <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800bb12:	4b09      	ldr	r3, [pc, #36]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	4a08      	ldr	r2, [pc, #32]	@ (800bb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bb18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bb1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb1e:	f7fa fc71 	bl	8006404 <HAL_GetTick>
 800bb22:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bb24:	e00a      	b.n	800bb3c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800bb26:	f7fa fc6d 	bl	8006404 <HAL_GetTick>
 800bb2a:	4602      	mov	r2, r0
 800bb2c:	697b      	ldr	r3, [r7, #20]
 800bb2e:	1ad3      	subs	r3, r2, r3
 800bb30:	2b64      	cmp	r3, #100	@ 0x64
 800bb32:	d903      	bls.n	800bb3c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bb34:	2303      	movs	r3, #3
 800bb36:	e0ba      	b.n	800bcae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800bb38:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bb3c:	4b5e      	ldr	r3, [pc, #376]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb48:	d0ed      	beq.n	800bb26 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d003      	beq.n	800bb5e <HAL_RCCEx_PeriphCLKConfig+0x682>
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d009      	beq.n	800bb72 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d02e      	beq.n	800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d12a      	bne.n	800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800bb72:	4b51      	ldr	r3, [pc, #324]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bb74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb78:	0c1b      	lsrs	r3, r3, #16
 800bb7a:	f003 0303 	and.w	r3, r3, #3
 800bb7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800bb80:	4b4d      	ldr	r3, [pc, #308]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bb82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb86:	0f1b      	lsrs	r3, r3, #28
 800bb88:	f003 0307 	and.w	r3, r3, #7
 800bb8c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	695b      	ldr	r3, [r3, #20]
 800bb92:	019a      	lsls	r2, r3, #6
 800bb94:	693b      	ldr	r3, [r7, #16]
 800bb96:	041b      	lsls	r3, r3, #16
 800bb98:	431a      	orrs	r2, r3
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	699b      	ldr	r3, [r3, #24]
 800bb9e:	061b      	lsls	r3, r3, #24
 800bba0:	431a      	orrs	r2, r3
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	071b      	lsls	r3, r3, #28
 800bba6:	4944      	ldr	r1, [pc, #272]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800bbae:	4b42      	ldr	r3, [pc, #264]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bbb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bbb4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbbc:	3b01      	subs	r3, #1
 800bbbe:	021b      	lsls	r3, r3, #8
 800bbc0:	493d      	ldr	r1, [pc, #244]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bbc2:	4313      	orrs	r3, r2
 800bbc4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d022      	beq.n	800bc1a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bbd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bbdc:	d11d      	bne.n	800bc1a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800bbde:	4b36      	ldr	r3, [pc, #216]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bbe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbe4:	0e1b      	lsrs	r3, r3, #24
 800bbe6:	f003 030f 	and.w	r3, r3, #15
 800bbea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800bbec:	4b32      	ldr	r3, [pc, #200]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bbee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbf2:	0f1b      	lsrs	r3, r3, #28
 800bbf4:	f003 0307 	and.w	r3, r3, #7
 800bbf8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	695b      	ldr	r3, [r3, #20]
 800bbfe:	019a      	lsls	r2, r3, #6
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	6a1b      	ldr	r3, [r3, #32]
 800bc04:	041b      	lsls	r3, r3, #16
 800bc06:	431a      	orrs	r2, r3
 800bc08:	693b      	ldr	r3, [r7, #16]
 800bc0a:	061b      	lsls	r3, r3, #24
 800bc0c:	431a      	orrs	r2, r3
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	071b      	lsls	r3, r3, #28
 800bc12:	4929      	ldr	r1, [pc, #164]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc14:	4313      	orrs	r3, r2
 800bc16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	f003 0308 	and.w	r3, r3, #8
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d028      	beq.n	800bc78 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800bc26:	4b24      	ldr	r3, [pc, #144]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc2c:	0e1b      	lsrs	r3, r3, #24
 800bc2e:	f003 030f 	and.w	r3, r3, #15
 800bc32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800bc34:	4b20      	ldr	r3, [pc, #128]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc3a:	0c1b      	lsrs	r3, r3, #16
 800bc3c:	f003 0303 	and.w	r3, r3, #3
 800bc40:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	695b      	ldr	r3, [r3, #20]
 800bc46:	019a      	lsls	r2, r3, #6
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	041b      	lsls	r3, r3, #16
 800bc4c:	431a      	orrs	r2, r3
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	061b      	lsls	r3, r3, #24
 800bc52:	431a      	orrs	r2, r3
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	69db      	ldr	r3, [r3, #28]
 800bc58:	071b      	lsls	r3, r3, #28
 800bc5a:	4917      	ldr	r1, [pc, #92]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800bc62:	4b15      	ldr	r3, [pc, #84]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bc68:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc70:	4911      	ldr	r1, [pc, #68]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc72:	4313      	orrs	r3, r2
 800bc74:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800bc78:	4b0f      	ldr	r3, [pc, #60]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	4a0e      	ldr	r2, [pc, #56]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bc7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bc82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bc84:	f7fa fbbe 	bl	8006404 <HAL_GetTick>
 800bc88:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bc8a:	e008      	b.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800bc8c:	f7fa fbba 	bl	8006404 <HAL_GetTick>
 800bc90:	4602      	mov	r2, r0
 800bc92:	697b      	ldr	r3, [r7, #20]
 800bc94:	1ad3      	subs	r3, r2, r3
 800bc96:	2b64      	cmp	r3, #100	@ 0x64
 800bc98:	d901      	bls.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bc9a:	2303      	movs	r3, #3
 800bc9c:	e007      	b.n	800bcae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bc9e:	4b06      	ldr	r3, [pc, #24]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bca6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bcaa:	d1ef      	bne.n	800bc8c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800bcac:	2300      	movs	r3, #0
}
 800bcae:	4618      	mov	r0, r3
 800bcb0:	3720      	adds	r7, #32
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	bd80      	pop	{r7, pc}
 800bcb6:	bf00      	nop
 800bcb8:	40023800 	.word	0x40023800

0800bcbc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800bcbc:	b480      	push	{r7}
 800bcbe:	b087      	sub	sp, #28
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800bcc8:	2300      	movs	r3, #0
 800bcca:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800bccc:	2300      	movs	r3, #0
 800bcce:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800bcda:	f040 808d 	bne.w	800bdf8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800bcde:	4b93      	ldr	r3, [pc, #588]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bce0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bce4:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800bce6:	68bb      	ldr	r3, [r7, #8]
 800bce8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800bcec:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800bcee:	68bb      	ldr	r3, [r7, #8]
 800bcf0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bcf4:	d07c      	beq.n	800bdf0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800bcf6:	68bb      	ldr	r3, [r7, #8]
 800bcf8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bcfc:	d87b      	bhi.n	800bdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800bcfe:	68bb      	ldr	r3, [r7, #8]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d004      	beq.n	800bd0e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800bd04:	68bb      	ldr	r3, [r7, #8]
 800bd06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd0a:	d039      	beq.n	800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800bd0c:	e073      	b.n	800bdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800bd0e:	4b87      	ldr	r3, [pc, #540]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd10:	685b      	ldr	r3, [r3, #4]
 800bd12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d108      	bne.n	800bd2c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800bd1a:	4b84      	ldr	r3, [pc, #528]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd1c:	685b      	ldr	r3, [r3, #4]
 800bd1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bd22:	4a83      	ldr	r2, [pc, #524]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800bd24:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd28:	613b      	str	r3, [r7, #16]
 800bd2a:	e007      	b.n	800bd3c <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800bd2c:	4b7f      	ldr	r3, [pc, #508]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd2e:	685b      	ldr	r3, [r3, #4]
 800bd30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bd34:	4a7f      	ldr	r2, [pc, #508]	@ (800bf34 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800bd36:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd3a:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800bd3c:	4b7b      	ldr	r3, [pc, #492]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd42:	0e1b      	lsrs	r3, r3, #24
 800bd44:	f003 030f 	and.w	r3, r3, #15
 800bd48:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800bd4a:	4b78      	ldr	r3, [pc, #480]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd50:	099b      	lsrs	r3, r3, #6
 800bd52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd56:	693a      	ldr	r2, [r7, #16]
 800bd58:	fb03 f202 	mul.w	r2, r3, r2
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd62:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800bd64:	4b71      	ldr	r3, [pc, #452]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd6a:	0a1b      	lsrs	r3, r3, #8
 800bd6c:	f003 031f 	and.w	r3, r3, #31
 800bd70:	3301      	adds	r3, #1
 800bd72:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800bd74:	697a      	ldr	r2, [r7, #20]
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd7c:	617b      	str	r3, [r7, #20]
        break;
 800bd7e:	e03b      	b.n	800bdf8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800bd80:	4b6a      	ldr	r3, [pc, #424]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd82:	685b      	ldr	r3, [r3, #4]
 800bd84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d108      	bne.n	800bd9e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800bd8c:	4b67      	ldr	r3, [pc, #412]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bd8e:	685b      	ldr	r3, [r3, #4]
 800bd90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bd94:	4a66      	ldr	r2, [pc, #408]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800bd96:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd9a:	613b      	str	r3, [r7, #16]
 800bd9c:	e007      	b.n	800bdae <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800bd9e:	4b63      	ldr	r3, [pc, #396]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bda0:	685b      	ldr	r3, [r3, #4]
 800bda2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bda6:	4a63      	ldr	r2, [pc, #396]	@ (800bf34 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800bda8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdac:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800bdae:	4b5f      	ldr	r3, [pc, #380]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bdb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdb4:	0e1b      	lsrs	r3, r3, #24
 800bdb6:	f003 030f 	and.w	r3, r3, #15
 800bdba:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800bdbc:	4b5b      	ldr	r3, [pc, #364]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bdbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdc2:	099b      	lsrs	r3, r3, #6
 800bdc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdc8:	693a      	ldr	r2, [r7, #16]
 800bdca:	fb03 f202 	mul.w	r2, r3, r2
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdd4:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800bdd6:	4b55      	ldr	r3, [pc, #340]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bdd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bddc:	f003 031f 	and.w	r3, r3, #31
 800bde0:	3301      	adds	r3, #1
 800bde2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800bde4:	697a      	ldr	r2, [r7, #20]
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdec:	617b      	str	r3, [r7, #20]
        break;
 800bdee:	e003      	b.n	800bdf8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800bdf0:	4b51      	ldr	r3, [pc, #324]	@ (800bf38 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800bdf2:	617b      	str	r3, [r7, #20]
        break;
 800bdf4:	e000      	b.n	800bdf8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800bdf6:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bdfe:	f040 808d 	bne.w	800bf1c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800be02:	4b4a      	ldr	r3, [pc, #296]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be08:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800be0a:	68bb      	ldr	r3, [r7, #8]
 800be0c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800be10:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800be18:	d07c      	beq.n	800bf14 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800be1a:	68bb      	ldr	r3, [r7, #8]
 800be1c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800be20:	d87b      	bhi.n	800bf1a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800be22:	68bb      	ldr	r3, [r7, #8]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d004      	beq.n	800be32 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800be28:	68bb      	ldr	r3, [r7, #8]
 800be2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800be2e:	d039      	beq.n	800bea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800be30:	e073      	b.n	800bf1a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800be32:	4b3e      	ldr	r3, [pc, #248]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be34:	685b      	ldr	r3, [r3, #4]
 800be36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d108      	bne.n	800be50 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800be3e:	4b3b      	ldr	r3, [pc, #236]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be40:	685b      	ldr	r3, [r3, #4]
 800be42:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800be46:	4a3a      	ldr	r2, [pc, #232]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800be48:	fbb2 f3f3 	udiv	r3, r2, r3
 800be4c:	613b      	str	r3, [r7, #16]
 800be4e:	e007      	b.n	800be60 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800be50:	4b36      	ldr	r3, [pc, #216]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be52:	685b      	ldr	r3, [r3, #4]
 800be54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800be58:	4a36      	ldr	r2, [pc, #216]	@ (800bf34 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800be5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800be5e:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800be60:	4b32      	ldr	r3, [pc, #200]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be66:	0e1b      	lsrs	r3, r3, #24
 800be68:	f003 030f 	and.w	r3, r3, #15
 800be6c:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800be6e:	4b2f      	ldr	r3, [pc, #188]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be74:	099b      	lsrs	r3, r3, #6
 800be76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be7a:	693a      	ldr	r2, [r7, #16]
 800be7c:	fb03 f202 	mul.w	r2, r3, r2
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	fbb2 f3f3 	udiv	r3, r2, r3
 800be86:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800be88:	4b28      	ldr	r3, [pc, #160]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800be8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be8e:	0a1b      	lsrs	r3, r3, #8
 800be90:	f003 031f 	and.w	r3, r3, #31
 800be94:	3301      	adds	r3, #1
 800be96:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800be98:	697a      	ldr	r2, [r7, #20]
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bea0:	617b      	str	r3, [r7, #20]
        break;
 800bea2:	e03b      	b.n	800bf1c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800bea4:	4b21      	ldr	r3, [pc, #132]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bea6:	685b      	ldr	r3, [r3, #4]
 800bea8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800beac:	2b00      	cmp	r3, #0
 800beae:	d108      	bne.n	800bec2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800beb0:	4b1e      	ldr	r3, [pc, #120]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800beb2:	685b      	ldr	r3, [r3, #4]
 800beb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800beb8:	4a1d      	ldr	r2, [pc, #116]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800beba:	fbb2 f3f3 	udiv	r3, r2, r3
 800bebe:	613b      	str	r3, [r7, #16]
 800bec0:	e007      	b.n	800bed2 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800bec2:	4b1a      	ldr	r3, [pc, #104]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bec4:	685b      	ldr	r3, [r3, #4]
 800bec6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800beca:	4a1a      	ldr	r2, [pc, #104]	@ (800bf34 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800becc:	fbb2 f3f3 	udiv	r3, r2, r3
 800bed0:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800bed2:	4b16      	ldr	r3, [pc, #88]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bed4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bed8:	0e1b      	lsrs	r3, r3, #24
 800beda:	f003 030f 	and.w	r3, r3, #15
 800bede:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800bee0:	4b12      	ldr	r3, [pc, #72]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bee6:	099b      	lsrs	r3, r3, #6
 800bee8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800beec:	693a      	ldr	r2, [r7, #16]
 800beee:	fb03 f202 	mul.w	r2, r3, r2
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bef8:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800befa:	4b0c      	ldr	r3, [pc, #48]	@ (800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800befc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf00:	f003 031f 	and.w	r3, r3, #31
 800bf04:	3301      	adds	r3, #1
 800bf06:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800bf08:	697a      	ldr	r2, [r7, #20]
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf10:	617b      	str	r3, [r7, #20]
        break;
 800bf12:	e003      	b.n	800bf1c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800bf14:	4b08      	ldr	r3, [pc, #32]	@ (800bf38 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800bf16:	617b      	str	r3, [r7, #20]
        break;
 800bf18:	e000      	b.n	800bf1c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800bf1a:	bf00      	nop
      }
    }
  }

  return frequency;
 800bf1c:	697b      	ldr	r3, [r7, #20]
}
 800bf1e:	4618      	mov	r0, r3
 800bf20:	371c      	adds	r7, #28
 800bf22:	46bd      	mov	sp, r7
 800bf24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf28:	4770      	bx	lr
 800bf2a:	bf00      	nop
 800bf2c:	40023800 	.word	0x40023800
 800bf30:	00f42400 	.word	0x00f42400
 800bf34:	017d7840 	.word	0x017d7840
 800bf38:	00bb8000 	.word	0x00bb8000

0800bf3c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b084      	sub	sp, #16
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d101      	bne.n	800bf4e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800bf4a:	2301      	movs	r3, #1
 800bf4c:	e071      	b.n	800c032 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	7f5b      	ldrb	r3, [r3, #29]
 800bf52:	b2db      	uxtb	r3, r3
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d105      	bne.n	800bf64 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800bf5e:	6878      	ldr	r0, [r7, #4]
 800bf60:	f7f8 fcfa 	bl	8004958 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	2202      	movs	r2, #2
 800bf68:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	68db      	ldr	r3, [r3, #12]
 800bf70:	f003 0310 	and.w	r3, r3, #16
 800bf74:	2b10      	cmp	r3, #16
 800bf76:	d053      	beq.n	800c020 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	22ca      	movs	r2, #202	@ 0xca
 800bf7e:	625a      	str	r2, [r3, #36]	@ 0x24
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	2253      	movs	r2, #83	@ 0x53
 800bf86:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800bf88:	6878      	ldr	r0, [r7, #4]
 800bf8a:	f000 fac7 	bl	800c51c <RTC_EnterInitMode>
 800bf8e:	4603      	mov	r3, r0
 800bf90:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800bf92:	7bfb      	ldrb	r3, [r7, #15]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d12a      	bne.n	800bfee <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	6899      	ldr	r1, [r3, #8]
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681a      	ldr	r2, [r3, #0]
 800bfa2:	4b26      	ldr	r3, [pc, #152]	@ (800c03c <HAL_RTC_Init+0x100>)
 800bfa4:	400b      	ands	r3, r1
 800bfa6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	6899      	ldr	r1, [r3, #8]
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	685a      	ldr	r2, [r3, #4]
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	691b      	ldr	r3, [r3, #16]
 800bfb6:	431a      	orrs	r2, r3
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	695b      	ldr	r3, [r3, #20]
 800bfbc:	431a      	orrs	r2, r3
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	430a      	orrs	r2, r1
 800bfc4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	687a      	ldr	r2, [r7, #4]
 800bfcc:	68d2      	ldr	r2, [r2, #12]
 800bfce:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	6919      	ldr	r1, [r3, #16]
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	689b      	ldr	r3, [r3, #8]
 800bfda:	041a      	lsls	r2, r3, #16
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	430a      	orrs	r2, r1
 800bfe2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f000 fad0 	bl	800c58a <RTC_ExitInitMode>
 800bfea:	4603      	mov	r3, r0
 800bfec:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800bfee:	7bfb      	ldrb	r3, [r7, #15]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d110      	bne.n	800c016 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f022 0208 	bic.w	r2, r2, #8
 800c002:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	699a      	ldr	r2, [r3, #24]
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	430a      	orrs	r2, r1
 800c014:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	22ff      	movs	r2, #255	@ 0xff
 800c01c:	625a      	str	r2, [r3, #36]	@ 0x24
 800c01e:	e001      	b.n	800c024 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800c020:	2300      	movs	r3, #0
 800c022:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800c024:	7bfb      	ldrb	r3, [r7, #15]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d102      	bne.n	800c030 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	2201      	movs	r2, #1
 800c02e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800c030:	7bfb      	ldrb	r3, [r7, #15]
}
 800c032:	4618      	mov	r0, r3
 800c034:	3710      	adds	r7, #16
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}
 800c03a:	bf00      	nop
 800c03c:	ff8fffbf 	.word	0xff8fffbf

0800c040 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c040:	b590      	push	{r4, r7, lr}
 800c042:	b087      	sub	sp, #28
 800c044:	af00      	add	r7, sp, #0
 800c046:	60f8      	str	r0, [r7, #12]
 800c048:	60b9      	str	r1, [r7, #8]
 800c04a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c04c:	2300      	movs	r3, #0
 800c04e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	7f1b      	ldrb	r3, [r3, #28]
 800c054:	2b01      	cmp	r3, #1
 800c056:	d101      	bne.n	800c05c <HAL_RTC_SetTime+0x1c>
 800c058:	2302      	movs	r3, #2
 800c05a:	e085      	b.n	800c168 <HAL_RTC_SetTime+0x128>
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	2201      	movs	r2, #1
 800c060:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	2202      	movs	r2, #2
 800c066:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d126      	bne.n	800c0bc <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	689b      	ldr	r3, [r3, #8]
 800c074:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d102      	bne.n	800c082 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c07c:	68bb      	ldr	r3, [r7, #8]
 800c07e:	2200      	movs	r2, #0
 800c080:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	781b      	ldrb	r3, [r3, #0]
 800c086:	4618      	mov	r0, r3
 800c088:	f000 faa4 	bl	800c5d4 <RTC_ByteToBcd2>
 800c08c:	4603      	mov	r3, r0
 800c08e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c090:	68bb      	ldr	r3, [r7, #8]
 800c092:	785b      	ldrb	r3, [r3, #1]
 800c094:	4618      	mov	r0, r3
 800c096:	f000 fa9d 	bl	800c5d4 <RTC_ByteToBcd2>
 800c09a:	4603      	mov	r3, r0
 800c09c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c09e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	789b      	ldrb	r3, [r3, #2]
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	f000 fa95 	bl	800c5d4 <RTC_ByteToBcd2>
 800c0aa:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c0ac:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800c0b0:	68bb      	ldr	r3, [r7, #8]
 800c0b2:	78db      	ldrb	r3, [r3, #3]
 800c0b4:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c0b6:	4313      	orrs	r3, r2
 800c0b8:	617b      	str	r3, [r7, #20]
 800c0ba:	e018      	b.n	800c0ee <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	689b      	ldr	r3, [r3, #8]
 800c0c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d102      	bne.n	800c0d0 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c0ca:	68bb      	ldr	r3, [r7, #8]
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c0d0:	68bb      	ldr	r3, [r7, #8]
 800c0d2:	781b      	ldrb	r3, [r3, #0]
 800c0d4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c0d6:	68bb      	ldr	r3, [r7, #8]
 800c0d8:	785b      	ldrb	r3, [r3, #1]
 800c0da:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c0dc:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800c0de:	68ba      	ldr	r2, [r7, #8]
 800c0e0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c0e2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	78db      	ldrb	r3, [r3, #3]
 800c0e8:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c0ea:	4313      	orrs	r3, r2
 800c0ec:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	22ca      	movs	r2, #202	@ 0xca
 800c0f4:	625a      	str	r2, [r3, #36]	@ 0x24
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	2253      	movs	r2, #83	@ 0x53
 800c0fc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c0fe:	68f8      	ldr	r0, [r7, #12]
 800c100:	f000 fa0c 	bl	800c51c <RTC_EnterInitMode>
 800c104:	4603      	mov	r3, r0
 800c106:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c108:	7cfb      	ldrb	r3, [r7, #19]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d11e      	bne.n	800c14c <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681a      	ldr	r2, [r3, #0]
 800c112:	6979      	ldr	r1, [r7, #20]
 800c114:	4b16      	ldr	r3, [pc, #88]	@ (800c170 <HAL_RTC_SetTime+0x130>)
 800c116:	400b      	ands	r3, r1
 800c118:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	689a      	ldr	r2, [r3, #8]
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c128:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	6899      	ldr	r1, [r3, #8]
 800c130:	68bb      	ldr	r3, [r7, #8]
 800c132:	68da      	ldr	r2, [r3, #12]
 800c134:	68bb      	ldr	r3, [r7, #8]
 800c136:	691b      	ldr	r3, [r3, #16]
 800c138:	431a      	orrs	r2, r3
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	430a      	orrs	r2, r1
 800c140:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c142:	68f8      	ldr	r0, [r7, #12]
 800c144:	f000 fa21 	bl	800c58a <RTC_ExitInitMode>
 800c148:	4603      	mov	r3, r0
 800c14a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c14c:	7cfb      	ldrb	r3, [r7, #19]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d102      	bne.n	800c158 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	2201      	movs	r2, #1
 800c156:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	22ff      	movs	r2, #255	@ 0xff
 800c15e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	2200      	movs	r2, #0
 800c164:	771a      	strb	r2, [r3, #28]

  return status;
 800c166:	7cfb      	ldrb	r3, [r7, #19]
}
 800c168:	4618      	mov	r0, r3
 800c16a:	371c      	adds	r7, #28
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd90      	pop	{r4, r7, pc}
 800c170:	007f7f7f 	.word	0x007f7f7f

0800c174 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c174:	b590      	push	{r4, r7, lr}
 800c176:	b087      	sub	sp, #28
 800c178:	af00      	add	r7, sp, #0
 800c17a:	60f8      	str	r0, [r7, #12]
 800c17c:	60b9      	str	r1, [r7, #8]
 800c17e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c180:	2300      	movs	r3, #0
 800c182:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	7f1b      	ldrb	r3, [r3, #28]
 800c188:	2b01      	cmp	r3, #1
 800c18a:	d101      	bne.n	800c190 <HAL_RTC_SetDate+0x1c>
 800c18c:	2302      	movs	r3, #2
 800c18e:	e06f      	b.n	800c270 <HAL_RTC_SetDate+0xfc>
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	2201      	movs	r2, #1
 800c194:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	2202      	movs	r2, #2
 800c19a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d10e      	bne.n	800c1c0 <HAL_RTC_SetDate+0x4c>
 800c1a2:	68bb      	ldr	r3, [r7, #8]
 800c1a4:	785b      	ldrb	r3, [r3, #1]
 800c1a6:	f003 0310 	and.w	r3, r3, #16
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d008      	beq.n	800c1c0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	785b      	ldrb	r3, [r3, #1]
 800c1b2:	f023 0310 	bic.w	r3, r3, #16
 800c1b6:	b2db      	uxtb	r3, r3
 800c1b8:	330a      	adds	r3, #10
 800c1ba:	b2da      	uxtb	r2, r3
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d11c      	bne.n	800c200 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	78db      	ldrb	r3, [r3, #3]
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	f000 fa02 	bl	800c5d4 <RTC_ByteToBcd2>
 800c1d0:	4603      	mov	r3, r0
 800c1d2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c1d4:	68bb      	ldr	r3, [r7, #8]
 800c1d6:	785b      	ldrb	r3, [r3, #1]
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f000 f9fb 	bl	800c5d4 <RTC_ByteToBcd2>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c1e2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800c1e4:	68bb      	ldr	r3, [r7, #8]
 800c1e6:	789b      	ldrb	r3, [r3, #2]
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	f000 f9f3 	bl	800c5d4 <RTC_ByteToBcd2>
 800c1ee:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c1f0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800c1f4:	68bb      	ldr	r3, [r7, #8]
 800c1f6:	781b      	ldrb	r3, [r3, #0]
 800c1f8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c1fa:	4313      	orrs	r3, r2
 800c1fc:	617b      	str	r3, [r7, #20]
 800c1fe:	e00e      	b.n	800c21e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c200:	68bb      	ldr	r3, [r7, #8]
 800c202:	78db      	ldrb	r3, [r3, #3]
 800c204:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c206:	68bb      	ldr	r3, [r7, #8]
 800c208:	785b      	ldrb	r3, [r3, #1]
 800c20a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c20c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800c20e:	68ba      	ldr	r2, [r7, #8]
 800c210:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c212:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800c214:	68bb      	ldr	r3, [r7, #8]
 800c216:	781b      	ldrb	r3, [r3, #0]
 800c218:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c21a:	4313      	orrs	r3, r2
 800c21c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	22ca      	movs	r2, #202	@ 0xca
 800c224:	625a      	str	r2, [r3, #36]	@ 0x24
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	2253      	movs	r2, #83	@ 0x53
 800c22c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c22e:	68f8      	ldr	r0, [r7, #12]
 800c230:	f000 f974 	bl	800c51c <RTC_EnterInitMode>
 800c234:	4603      	mov	r3, r0
 800c236:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c238:	7cfb      	ldrb	r3, [r7, #19]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d10a      	bne.n	800c254 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	681a      	ldr	r2, [r3, #0]
 800c242:	6979      	ldr	r1, [r7, #20]
 800c244:	4b0c      	ldr	r3, [pc, #48]	@ (800c278 <HAL_RTC_SetDate+0x104>)
 800c246:	400b      	ands	r3, r1
 800c248:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c24a:	68f8      	ldr	r0, [r7, #12]
 800c24c:	f000 f99d 	bl	800c58a <RTC_ExitInitMode>
 800c250:	4603      	mov	r3, r0
 800c252:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c254:	7cfb      	ldrb	r3, [r7, #19]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d102      	bne.n	800c260 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	2201      	movs	r2, #1
 800c25e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	22ff      	movs	r2, #255	@ 0xff
 800c266:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	2200      	movs	r2, #0
 800c26c:	771a      	strb	r2, [r3, #28]

  return status;
 800c26e:	7cfb      	ldrb	r3, [r7, #19]
}
 800c270:	4618      	mov	r0, r3
 800c272:	371c      	adds	r7, #28
 800c274:	46bd      	mov	sp, r7
 800c276:	bd90      	pop	{r4, r7, pc}
 800c278:	00ffff3f 	.word	0x00ffff3f

0800c27c <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c27c:	b590      	push	{r4, r7, lr}
 800c27e:	b089      	sub	sp, #36	@ 0x24
 800c280:	af00      	add	r7, sp, #0
 800c282:	60f8      	str	r0, [r7, #12]
 800c284:	60b9      	str	r1, [r7, #8]
 800c286:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800c288:	2300      	movs	r3, #0
 800c28a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800c28c:	2300      	movs	r3, #0
 800c28e:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800c290:	2300      	movs	r3, #0
 800c292:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	7f1b      	ldrb	r3, [r3, #28]
 800c298:	2b01      	cmp	r3, #1
 800c29a:	d101      	bne.n	800c2a0 <HAL_RTC_SetAlarm+0x24>
 800c29c:	2302      	movs	r3, #2
 800c29e:	e113      	b.n	800c4c8 <HAL_RTC_SetAlarm+0x24c>
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	2202      	movs	r2, #2
 800c2aa:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d137      	bne.n	800c322 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	689b      	ldr	r3, [r3, #8]
 800c2b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d102      	bne.n	800c2c6 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c2c6:	68bb      	ldr	r3, [r7, #8]
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	f000 f982 	bl	800c5d4 <RTC_ByteToBcd2>
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c2d4:	68bb      	ldr	r3, [r7, #8]
 800c2d6:	785b      	ldrb	r3, [r3, #1]
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f000 f97b 	bl	800c5d4 <RTC_ByteToBcd2>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c2e2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c2e4:	68bb      	ldr	r3, [r7, #8]
 800c2e6:	789b      	ldrb	r3, [r3, #2]
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	f000 f973 	bl	800c5d4 <RTC_ByteToBcd2>
 800c2ee:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c2f0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c2f4:	68bb      	ldr	r3, [r7, #8]
 800c2f6:	78db      	ldrb	r3, [r3, #3]
 800c2f8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c2fa:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c2fe:	68bb      	ldr	r3, [r7, #8]
 800c300:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c304:	4618      	mov	r0, r3
 800c306:	f000 f965 	bl	800c5d4 <RTC_ByteToBcd2>
 800c30a:	4603      	mov	r3, r0
 800c30c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c30e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800c312:	68bb      	ldr	r3, [r7, #8]
 800c314:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c316:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800c318:	68bb      	ldr	r3, [r7, #8]
 800c31a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c31c:	4313      	orrs	r3, r2
 800c31e:	61fb      	str	r3, [r7, #28]
 800c320:	e023      	b.n	800c36a <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	689b      	ldr	r3, [r3, #8]
 800c328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d102      	bne.n	800c336 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	2200      	movs	r2, #0
 800c334:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	781b      	ldrb	r3, [r3, #0]
 800c33a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	785b      	ldrb	r3, [r3, #1]
 800c340:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c342:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800c344:	68ba      	ldr	r2, [r7, #8]
 800c346:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800c348:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800c34a:	68bb      	ldr	r3, [r7, #8]
 800c34c:	78db      	ldrb	r3, [r3, #3]
 800c34e:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800c350:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800c352:	68bb      	ldr	r3, [r7, #8]
 800c354:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c358:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800c35a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800c35c:	68bb      	ldr	r3, [r7, #8]
 800c35e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800c360:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800c362:	68bb      	ldr	r3, [r7, #8]
 800c364:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c366:	4313      	orrs	r3, r2
 800c368:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800c36a:	68bb      	ldr	r3, [r7, #8]
 800c36c:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800c36e:	68bb      	ldr	r3, [r7, #8]
 800c370:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800c372:	4313      	orrs	r3, r2
 800c374:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	22ca      	movs	r2, #202	@ 0xca
 800c37c:	625a      	str	r2, [r3, #36]	@ 0x24
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	2253      	movs	r2, #83	@ 0x53
 800c384:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800c386:	68bb      	ldr	r3, [r7, #8]
 800c388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c38a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c38e:	d148      	bne.n	800c422 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	689a      	ldr	r2, [r3, #8]
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c39e:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	689a      	ldr	r2, [r3, #8]
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c3ae:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	68db      	ldr	r3, [r3, #12]
 800c3b6:	b2da      	uxtb	r2, r3
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800c3c0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c3c2:	f7fa f81f 	bl	8006404 <HAL_GetTick>
 800c3c6:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800c3c8:	e013      	b.n	800c3f2 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c3ca:	f7fa f81b 	bl	8006404 <HAL_GetTick>
 800c3ce:	4602      	mov	r2, r0
 800c3d0:	69bb      	ldr	r3, [r7, #24]
 800c3d2:	1ad3      	subs	r3, r2, r3
 800c3d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c3d8:	d90b      	bls.n	800c3f2 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	22ff      	movs	r2, #255	@ 0xff
 800c3e0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	2203      	movs	r2, #3
 800c3e6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c3ee:	2303      	movs	r3, #3
 800c3f0:	e06a      	b.n	800c4c8 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	68db      	ldr	r3, [r3, #12]
 800c3f8:	f003 0301 	and.w	r3, r3, #1
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d0e4      	beq.n	800c3ca <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	69fa      	ldr	r2, [r7, #28]
 800c406:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	697a      	ldr	r2, [r7, #20]
 800c40e:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	689a      	ldr	r2, [r3, #8]
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c41e:	609a      	str	r2, [r3, #8]
 800c420:	e047      	b.n	800c4b2 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	689a      	ldr	r2, [r3, #8]
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800c430:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	689a      	ldr	r2, [r3, #8]
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c440:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	68db      	ldr	r3, [r3, #12]
 800c448:	b2da      	uxtb	r2, r3
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800c452:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c454:	f7f9 ffd6 	bl	8006404 <HAL_GetTick>
 800c458:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800c45a:	e013      	b.n	800c484 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c45c:	f7f9 ffd2 	bl	8006404 <HAL_GetTick>
 800c460:	4602      	mov	r2, r0
 800c462:	69bb      	ldr	r3, [r7, #24]
 800c464:	1ad3      	subs	r3, r2, r3
 800c466:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c46a:	d90b      	bls.n	800c484 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	22ff      	movs	r2, #255	@ 0xff
 800c472:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	2203      	movs	r2, #3
 800c478:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	2200      	movs	r2, #0
 800c47e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c480:	2303      	movs	r3, #3
 800c482:	e021      	b.n	800c4c8 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	68db      	ldr	r3, [r3, #12]
 800c48a:	f003 0302 	and.w	r3, r3, #2
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d0e4      	beq.n	800c45c <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	69fa      	ldr	r2, [r7, #28]
 800c498:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	697a      	ldr	r2, [r7, #20]
 800c4a0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	689a      	ldr	r2, [r3, #8]
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c4b0:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	22ff      	movs	r2, #255	@ 0xff
 800c4b8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	2201      	movs	r2, #1
 800c4be:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c4c6:	2300      	movs	r3, #0
}
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	3724      	adds	r7, #36	@ 0x24
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	bd90      	pop	{r4, r7, pc}

0800c4d0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	4a0d      	ldr	r2, [pc, #52]	@ (800c518 <HAL_RTC_WaitForSynchro+0x48>)
 800c4e2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c4e4:	f7f9 ff8e 	bl	8006404 <HAL_GetTick>
 800c4e8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c4ea:	e009      	b.n	800c500 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c4ec:	f7f9 ff8a 	bl	8006404 <HAL_GetTick>
 800c4f0:	4602      	mov	r2, r0
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	1ad3      	subs	r3, r2, r3
 800c4f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c4fa:	d901      	bls.n	800c500 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800c4fc:	2303      	movs	r3, #3
 800c4fe:	e007      	b.n	800c510 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	68db      	ldr	r3, [r3, #12]
 800c506:	f003 0320 	and.w	r3, r3, #32
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d0ee      	beq.n	800c4ec <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800c50e:	2300      	movs	r3, #0
}
 800c510:	4618      	mov	r0, r3
 800c512:	3710      	adds	r7, #16
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}
 800c518:	0001ff5f 	.word	0x0001ff5f

0800c51c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b084      	sub	sp, #16
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c524:	2300      	movs	r3, #0
 800c526:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800c528:	2300      	movs	r3, #0
 800c52a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	68db      	ldr	r3, [r3, #12]
 800c532:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c536:	2b00      	cmp	r3, #0
 800c538:	d122      	bne.n	800c580 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	68da      	ldr	r2, [r3, #12]
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c548:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c54a:	f7f9 ff5b 	bl	8006404 <HAL_GetTick>
 800c54e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c550:	e00c      	b.n	800c56c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c552:	f7f9 ff57 	bl	8006404 <HAL_GetTick>
 800c556:	4602      	mov	r2, r0
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	1ad3      	subs	r3, r2, r3
 800c55c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c560:	d904      	bls.n	800c56c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2204      	movs	r2, #4
 800c566:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800c568:	2301      	movs	r3, #1
 800c56a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	68db      	ldr	r3, [r3, #12]
 800c572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c576:	2b00      	cmp	r3, #0
 800c578:	d102      	bne.n	800c580 <RTC_EnterInitMode+0x64>
 800c57a:	7bfb      	ldrb	r3, [r7, #15]
 800c57c:	2b01      	cmp	r3, #1
 800c57e:	d1e8      	bne.n	800c552 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800c580:	7bfb      	ldrb	r3, [r7, #15]
}
 800c582:	4618      	mov	r0, r3
 800c584:	3710      	adds	r7, #16
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}

0800c58a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c58a:	b580      	push	{r7, lr}
 800c58c:	b084      	sub	sp, #16
 800c58e:	af00      	add	r7, sp, #0
 800c590:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c592:	2300      	movs	r3, #0
 800c594:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	68da      	ldr	r2, [r3, #12]
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c5a4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	689b      	ldr	r3, [r3, #8]
 800c5ac:	f003 0320 	and.w	r3, r3, #32
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d10a      	bne.n	800c5ca <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c5b4:	6878      	ldr	r0, [r7, #4]
 800c5b6:	f7ff ff8b 	bl	800c4d0 <HAL_RTC_WaitForSynchro>
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d004      	beq.n	800c5ca <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2204      	movs	r2, #4
 800c5c4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800c5ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	3710      	adds	r7, #16
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bd80      	pop	{r7, pc}

0800c5d4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800c5d4:	b480      	push	{r7}
 800c5d6:	b085      	sub	sp, #20
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	4603      	mov	r3, r0
 800c5dc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c5de:	2300      	movs	r3, #0
 800c5e0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800c5e2:	e005      	b.n	800c5f0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	3301      	adds	r3, #1
 800c5e8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800c5ea:	79fb      	ldrb	r3, [r7, #7]
 800c5ec:	3b0a      	subs	r3, #10
 800c5ee:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800c5f0:	79fb      	ldrb	r3, [r7, #7]
 800c5f2:	2b09      	cmp	r3, #9
 800c5f4:	d8f6      	bhi.n	800c5e4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	b2db      	uxtb	r3, r3
 800c5fa:	011b      	lsls	r3, r3, #4
 800c5fc:	b2da      	uxtb	r2, r3
 800c5fe:	79fb      	ldrb	r3, [r7, #7]
 800c600:	4313      	orrs	r3, r2
 800c602:	b2db      	uxtb	r3, r3
}
 800c604:	4618      	mov	r0, r3
 800c606:	3714      	adds	r7, #20
 800c608:	46bd      	mov	sp, r7
 800c60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60e:	4770      	bx	lr

0800c610 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800c610:	b480      	push	{r7}
 800c612:	b087      	sub	sp, #28
 800c614:	af00      	add	r7, sp, #0
 800c616:	60f8      	str	r0, [r7, #12]
 800c618:	60b9      	str	r1, [r7, #8]
 800c61a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c61c:	2300      	movs	r3, #0
 800c61e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	7f1b      	ldrb	r3, [r3, #28]
 800c624:	2b01      	cmp	r3, #1
 800c626:	d101      	bne.n	800c62c <HAL_RTCEx_SetTimeStamp+0x1c>
 800c628:	2302      	movs	r3, #2
 800c62a:	e050      	b.n	800c6ce <HAL_RTCEx_SetTimeStamp+0xbe>
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	2201      	movs	r2, #1
 800c630:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	2202      	movs	r2, #2
 800c636:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	f022 0206 	bic.w	r2, r2, #6
 800c646:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	687a      	ldr	r2, [r7, #4]
 800c654:	430a      	orrs	r2, r1
 800c656:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	689a      	ldr	r2, [r3, #8]
 800c65e:	4b1f      	ldr	r3, [pc, #124]	@ (800c6dc <HAL_RTCEx_SetTimeStamp+0xcc>)
 800c660:	4013      	ands	r3, r2
 800c662:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800c664:	697a      	ldr	r2, [r7, #20]
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	4313      	orrs	r3, r2
 800c66a:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	22ca      	movs	r2, #202	@ 0xca
 800c672:	625a      	str	r2, [r3, #36]	@ 0x24
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	2253      	movs	r2, #83	@ 0x53
 800c67a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	697a      	ldr	r2, [r7, #20]
 800c682:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	68db      	ldr	r3, [r3, #12]
 800c68a:	b2da      	uxtb	r2, r3
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800c694:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	68db      	ldr	r3, [r3, #12]
 800c69c:	b2da      	uxtb	r2, r3
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800c6a6:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	689a      	ldr	r2, [r3, #8]
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c6b6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	22ff      	movs	r2, #255	@ 0xff
 800c6be:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	2201      	movs	r2, #1
 800c6c4:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	2200      	movs	r2, #0
 800c6ca:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c6cc:	2300      	movs	r3, #0
}
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	371c      	adds	r7, #28
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d8:	4770      	bx	lr
 800c6da:	bf00      	nop
 800c6dc:	fffff7f7 	.word	0xfffff7f7

0800c6e0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b088      	sub	sp, #32
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d101      	bne.n	800c6fe <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	e156      	b.n	800c9ac <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800c704:	b2db      	uxtb	r3, r3
 800c706:	2b00      	cmp	r3, #0
 800c708:	d106      	bne.n	800c718 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2200      	movs	r2, #0
 800c70e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800c712:	6878      	ldr	r0, [r7, #4]
 800c714:	f7f8 fd34 	bl	8005180 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	2202      	movs	r2, #2
 800c71c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800c720:	6878      	ldr	r0, [r7, #4]
 800c722:	f000 f95b 	bl	800c9dc <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	68db      	ldr	r3, [r3, #12]
 800c72a:	2b02      	cmp	r3, #2
 800c72c:	d00c      	beq.n	800c748 <HAL_SAI_Init+0x68>
 800c72e:	2b02      	cmp	r3, #2
 800c730:	d80d      	bhi.n	800c74e <HAL_SAI_Init+0x6e>
 800c732:	2b00      	cmp	r3, #0
 800c734:	d002      	beq.n	800c73c <HAL_SAI_Init+0x5c>
 800c736:	2b01      	cmp	r3, #1
 800c738:	d003      	beq.n	800c742 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800c73a:	e008      	b.n	800c74e <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800c73c:	2300      	movs	r3, #0
 800c73e:	61fb      	str	r3, [r7, #28]
      break;
 800c740:	e006      	b.n	800c750 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800c742:	2310      	movs	r3, #16
 800c744:	61fb      	str	r3, [r7, #28]
      break;
 800c746:	e003      	b.n	800c750 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800c748:	2320      	movs	r3, #32
 800c74a:	61fb      	str	r3, [r7, #28]
      break;
 800c74c:	e000      	b.n	800c750 <HAL_SAI_Init+0x70>
      break;
 800c74e:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	689b      	ldr	r3, [r3, #8]
 800c754:	2b03      	cmp	r3, #3
 800c756:	d81e      	bhi.n	800c796 <HAL_SAI_Init+0xb6>
 800c758:	a201      	add	r2, pc, #4	@ (adr r2, 800c760 <HAL_SAI_Init+0x80>)
 800c75a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c75e:	bf00      	nop
 800c760:	0800c771 	.word	0x0800c771
 800c764:	0800c777 	.word	0x0800c777
 800c768:	0800c77f 	.word	0x0800c77f
 800c76c:	0800c787 	.word	0x0800c787
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800c770:	2300      	movs	r3, #0
 800c772:	617b      	str	r3, [r7, #20]
    }
    break;
 800c774:	e010      	b.n	800c798 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800c776:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c77a:	617b      	str	r3, [r7, #20]
    }
    break;
 800c77c:	e00c      	b.n	800c798 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800c77e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c782:	617b      	str	r3, [r7, #20]
    }
    break;
 800c784:	e008      	b.n	800c798 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800c786:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c78a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800c78c:	69fb      	ldr	r3, [r7, #28]
 800c78e:	f043 0301 	orr.w	r3, r3, #1
 800c792:	61fb      	str	r3, [r7, #28]
    }
    break;
 800c794:	e000      	b.n	800c798 <HAL_SAI_Init+0xb8>
    default:
      break;
 800c796:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	4a85      	ldr	r2, [pc, #532]	@ (800c9b4 <HAL_SAI_Init+0x2d4>)
 800c79e:	4293      	cmp	r3, r2
 800c7a0:	d004      	beq.n	800c7ac <HAL_SAI_Init+0xcc>
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	4a84      	ldr	r2, [pc, #528]	@ (800c9b8 <HAL_SAI_Init+0x2d8>)
 800c7a8:	4293      	cmp	r3, r2
 800c7aa:	d103      	bne.n	800c7b4 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800c7ac:	4a83      	ldr	r2, [pc, #524]	@ (800c9bc <HAL_SAI_Init+0x2dc>)
 800c7ae:	69fb      	ldr	r3, [r7, #28]
 800c7b0:	6013      	str	r3, [r2, #0]
 800c7b2:	e002      	b.n	800c7ba <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800c7b4:	4a82      	ldr	r2, [pc, #520]	@ (800c9c0 <HAL_SAI_Init+0x2e0>)
 800c7b6:	69fb      	ldr	r3, [r7, #28]
 800c7b8:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	69db      	ldr	r3, [r3, #28]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d04c      	beq.n	800c85c <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	4a7a      	ldr	r2, [pc, #488]	@ (800c9b4 <HAL_SAI_Init+0x2d4>)
 800c7cc:	4293      	cmp	r3, r2
 800c7ce:	d004      	beq.n	800c7da <HAL_SAI_Init+0xfa>
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	4a78      	ldr	r2, [pc, #480]	@ (800c9b8 <HAL_SAI_Init+0x2d8>)
 800c7d6:	4293      	cmp	r3, r2
 800c7d8:	d104      	bne.n	800c7e4 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800c7da:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800c7de:	f7ff fa6d 	bl	800bcbc <HAL_RCCEx_GetPeriphCLKFreq>
 800c7e2:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	4a76      	ldr	r2, [pc, #472]	@ (800c9c4 <HAL_SAI_Init+0x2e4>)
 800c7ea:	4293      	cmp	r3, r2
 800c7ec:	d004      	beq.n	800c7f8 <HAL_SAI_Init+0x118>
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	4a75      	ldr	r2, [pc, #468]	@ (800c9c8 <HAL_SAI_Init+0x2e8>)
 800c7f4:	4293      	cmp	r3, r2
 800c7f6:	d104      	bne.n	800c802 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800c7f8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800c7fc:	f7ff fa5e 	bl	800bcbc <HAL_RCCEx_GetPeriphCLKFreq>
 800c800:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800c802:	693a      	ldr	r2, [r7, #16]
 800c804:	4613      	mov	r3, r2
 800c806:	009b      	lsls	r3, r3, #2
 800c808:	4413      	add	r3, r2
 800c80a:	005b      	lsls	r3, r3, #1
 800c80c:	461a      	mov	r2, r3
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	69db      	ldr	r3, [r3, #28]
 800c812:	025b      	lsls	r3, r3, #9
 800c814:	fbb2 f3f3 	udiv	r3, r2, r3
 800c818:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	4a6b      	ldr	r2, [pc, #428]	@ (800c9cc <HAL_SAI_Init+0x2ec>)
 800c81e:	fba2 2303 	umull	r2, r3, r2, r3
 800c822:	08da      	lsrs	r2, r3, #3
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800c828:	68f9      	ldr	r1, [r7, #12]
 800c82a:	4b68      	ldr	r3, [pc, #416]	@ (800c9cc <HAL_SAI_Init+0x2ec>)
 800c82c:	fba3 2301 	umull	r2, r3, r3, r1
 800c830:	08da      	lsrs	r2, r3, #3
 800c832:	4613      	mov	r3, r2
 800c834:	009b      	lsls	r3, r3, #2
 800c836:	4413      	add	r3, r2
 800c838:	005b      	lsls	r3, r3, #1
 800c83a:	1aca      	subs	r2, r1, r3
 800c83c:	2a08      	cmp	r2, #8
 800c83e:	d904      	bls.n	800c84a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	6a1b      	ldr	r3, [r3, #32]
 800c844:	1c5a      	adds	r2, r3, #1
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c84e:	2b04      	cmp	r3, #4
 800c850:	d104      	bne.n	800c85c <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	6a1b      	ldr	r3, [r3, #32]
 800c856:	085a      	lsrs	r2, r3, #1
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	685b      	ldr	r3, [r3, #4]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d003      	beq.n	800c86c <HAL_SAI_Init+0x18c>
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	685b      	ldr	r3, [r3, #4]
 800c868:	2b02      	cmp	r3, #2
 800c86a:	d109      	bne.n	800c880 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c870:	2b01      	cmp	r3, #1
 800c872:	d101      	bne.n	800c878 <HAL_SAI_Init+0x198>
 800c874:	2300      	movs	r3, #0
 800c876:	e001      	b.n	800c87c <HAL_SAI_Init+0x19c>
 800c878:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c87c:	61bb      	str	r3, [r7, #24]
 800c87e:	e008      	b.n	800c892 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c884:	2b01      	cmp	r3, #1
 800c886:	d102      	bne.n	800c88e <HAL_SAI_Init+0x1ae>
 800c888:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c88c:	e000      	b.n	800c890 <HAL_SAI_Init+0x1b0>
 800c88e:	2300      	movs	r3, #0
 800c890:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	6819      	ldr	r1, [r3, #0]
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681a      	ldr	r2, [r3, #0]
 800c89c:	4b4c      	ldr	r3, [pc, #304]	@ (800c9d0 <HAL_SAI_Init+0x2f0>)
 800c89e:	400b      	ands	r3, r1
 800c8a0:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	6819      	ldr	r1, [r3, #0]
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	685a      	ldr	r2, [r3, #4]
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8b0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c8b6:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8bc:	431a      	orrs	r2, r3
 800c8be:	69bb      	ldr	r3, [r7, #24]
 800c8c0:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800c8c2:	697b      	ldr	r3, [r7, #20]
 800c8c4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800c8ca:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	691b      	ldr	r3, [r3, #16]
 800c8d0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c8d6:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	6a1b      	ldr	r3, [r3, #32]
 800c8dc:	051b      	lsls	r3, r3, #20
 800c8de:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	430a      	orrs	r2, r1
 800c8e6:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	6859      	ldr	r1, [r3, #4]
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681a      	ldr	r2, [r3, #0]
 800c8f2:	4b38      	ldr	r3, [pc, #224]	@ (800c9d4 <HAL_SAI_Init+0x2f4>)
 800c8f4:	400b      	ands	r3, r1
 800c8f6:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	6859      	ldr	r1, [r3, #4]
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	699a      	ldr	r2, [r3, #24]
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c906:	431a      	orrs	r2, r3
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c90c:	431a      	orrs	r2, r3
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	430a      	orrs	r2, r1
 800c914:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	6899      	ldr	r1, [r3, #8]
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681a      	ldr	r2, [r3, #0]
 800c920:	4b2d      	ldr	r3, [pc, #180]	@ (800c9d8 <HAL_SAI_Init+0x2f8>)
 800c922:	400b      	ands	r3, r1
 800c924:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	6899      	ldr	r1, [r3, #8]
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c930:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800c936:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800c93c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800c942:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c948:	3b01      	subs	r3, #1
 800c94a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800c94c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	430a      	orrs	r2, r1
 800c954:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	68d9      	ldr	r1, [r3, #12]
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681a      	ldr	r2, [r3, #0]
 800c960:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800c964:	400b      	ands	r3, r1
 800c966:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	68d9      	ldr	r1, [r3, #12]
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c976:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c97c:	041b      	lsls	r3, r3, #16
 800c97e:	431a      	orrs	r2, r3
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c984:	3b01      	subs	r3, #1
 800c986:	021b      	lsls	r3, r3, #8
 800c988:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	430a      	orrs	r2, r1
 800c990:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	2200      	movs	r2, #0
 800c996:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	2201      	movs	r2, #1
 800c99e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800c9aa:	2300      	movs	r3, #0
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3720      	adds	r7, #32
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}
 800c9b4:	40015804 	.word	0x40015804
 800c9b8:	40015824 	.word	0x40015824
 800c9bc:	40015800 	.word	0x40015800
 800c9c0:	40015c00 	.word	0x40015c00
 800c9c4:	40015c04 	.word	0x40015c04
 800c9c8:	40015c24 	.word	0x40015c24
 800c9cc:	cccccccd 	.word	0xcccccccd
 800c9d0:	ff05c010 	.word	0xff05c010
 800c9d4:	ffff1ff0 	.word	0xffff1ff0
 800c9d8:	fff88000 	.word	0xfff88000

0800c9dc <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800c9dc:	b480      	push	{r7}
 800c9de:	b085      	sub	sp, #20
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800c9e4:	4b17      	ldr	r3, [pc, #92]	@ (800ca44 <SAI_Disable+0x68>)
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	4a17      	ldr	r2, [pc, #92]	@ (800ca48 <SAI_Disable+0x6c>)
 800c9ea:	fba2 2303 	umull	r2, r3, r2, r3
 800c9ee:	0b1b      	lsrs	r3, r3, #12
 800c9f0:	009b      	lsls	r3, r3, #2
 800c9f2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	681a      	ldr	r2, [r3, #0]
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800ca06:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	1e5a      	subs	r2, r3, #1
 800ca0c:	60fa      	str	r2, [r7, #12]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d10a      	bne.n	800ca28 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca18:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800ca22:	2303      	movs	r3, #3
 800ca24:	72fb      	strb	r3, [r7, #11]
      break;
 800ca26:	e006      	b.n	800ca36 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d1e8      	bne.n	800ca08 <SAI_Disable+0x2c>

  return status;
 800ca36:	7afb      	ldrb	r3, [r7, #11]
}
 800ca38:	4618      	mov	r0, r3
 800ca3a:	3714      	adds	r7, #20
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca42:	4770      	bx	lr
 800ca44:	2000001c 	.word	0x2000001c
 800ca48:	95cbec1b 	.word	0x95cbec1b

0800ca4c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ca4c:	b580      	push	{r7, lr}
 800ca4e:	b082      	sub	sp, #8
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d101      	bne.n	800ca5e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ca5a:	2301      	movs	r3, #1
 800ca5c:	e022      	b.n	800caa4 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ca64:	b2db      	uxtb	r3, r3
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d105      	bne.n	800ca76 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800ca70:	6878      	ldr	r0, [r7, #4]
 800ca72:	f7f7 ff9f 	bl	80049b4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	2203      	movs	r2, #3
 800ca7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800ca7e:	6878      	ldr	r0, [r7, #4]
 800ca80:	f000 f814 	bl	800caac <HAL_SD_InitCard>
 800ca84:	4603      	mov	r3, r0
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d001      	beq.n	800ca8e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	e00a      	b.n	800caa4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	2200      	movs	r2, #0
 800ca92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2200      	movs	r2, #0
 800ca98:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	2201      	movs	r2, #1
 800ca9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800caa2:	2300      	movs	r3, #0
}
 800caa4:	4618      	mov	r0, r3
 800caa6:	3708      	adds	r7, #8
 800caa8:	46bd      	mov	sp, r7
 800caaa:	bd80      	pop	{r7, pc}

0800caac <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800caac:	b5b0      	push	{r4, r5, r7, lr}
 800caae:	b08e      	sub	sp, #56	@ 0x38
 800cab0:	af04      	add	r7, sp, #16
 800cab2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800cab4:	2300      	movs	r3, #0
 800cab6:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800cab8:	2300      	movs	r3, #0
 800caba:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800cabc:	2300      	movs	r3, #0
 800cabe:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800cac0:	2300      	movs	r3, #0
 800cac2:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800cac4:	2300      	movs	r3, #0
 800cac6:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800cac8:	2376      	movs	r3, #118	@ 0x76
 800caca:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681d      	ldr	r5, [r3, #0]
 800cad0:	466c      	mov	r4, sp
 800cad2:	f107 0318 	add.w	r3, r7, #24
 800cad6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cada:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cade:	f107 030c 	add.w	r3, r7, #12
 800cae2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cae4:	4628      	mov	r0, r5
 800cae6:	f004 f809 	bl	8010afc <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	685a      	ldr	r2, [r3, #4]
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800caf8:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	4618      	mov	r0, r3
 800cb00:	f004 f846 	bl	8010b90 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	685a      	ldr	r2, [r3, #4]
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cb12:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800cb14:	2002      	movs	r0, #2
 800cb16:	f7f9 fc81 	bl	800641c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800cb1a:	6878      	ldr	r0, [r7, #4]
 800cb1c:	f000 ff02 	bl	800d924 <SD_PowerON>
 800cb20:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800cb22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d00b      	beq.n	800cb40 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	2201      	movs	r2, #1
 800cb2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cb34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb36:	431a      	orrs	r2, r3
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cb3c:	2301      	movs	r3, #1
 800cb3e:	e02e      	b.n	800cb9e <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800cb40:	6878      	ldr	r0, [r7, #4]
 800cb42:	f000 fe21 	bl	800d788 <SD_InitCard>
 800cb46:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800cb48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d00b      	beq.n	800cb66 <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	2201      	movs	r2, #1
 800cb52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cb5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb5c:	431a      	orrs	r2, r3
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cb62:	2301      	movs	r3, #1
 800cb64:	e01b      	b.n	800cb9e <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800cb6e:	4618      	mov	r0, r3
 800cb70:	f004 f8a0 	bl	8010cb4 <SDMMC_CmdBlockLength>
 800cb74:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800cb76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d00f      	beq.n	800cb9c <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	4a09      	ldr	r2, [pc, #36]	@ (800cba8 <HAL_SD_InitCard+0xfc>)
 800cb82:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cb88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb8a:	431a      	orrs	r2, r3
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	2201      	movs	r2, #1
 800cb94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800cb98:	2301      	movs	r3, #1
 800cb9a:	e000      	b.n	800cb9e <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800cb9c:	2300      	movs	r3, #0
}
 800cb9e:	4618      	mov	r0, r3
 800cba0:	3728      	adds	r7, #40	@ 0x28
 800cba2:	46bd      	mov	sp, r7
 800cba4:	bdb0      	pop	{r4, r5, r7, pc}
 800cba6:	bf00      	nop
 800cba8:	004005ff 	.word	0x004005ff

0800cbac <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b092      	sub	sp, #72	@ 0x48
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	60f8      	str	r0, [r7, #12]
 800cbb4:	60b9      	str	r1, [r7, #8]
 800cbb6:	607a      	str	r2, [r7, #4]
 800cbb8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800cbba:	f7f9 fc23 	bl	8006404 <HAL_GetTick>
 800cbbe:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800cbc4:	68bb      	ldr	r3, [r7, #8]
 800cbc6:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 800cbc8:	68bb      	ldr	r3, [r7, #8]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d107      	bne.n	800cbde <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbd2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cbda:	2301      	movs	r3, #1
 800cbdc:	e1bd      	b.n	800cf5a <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800cbe4:	b2db      	uxtb	r3, r3
 800cbe6:	2b01      	cmp	r3, #1
 800cbe8:	f040 81b0 	bne.w	800cf4c <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	2200      	movs	r2, #0
 800cbf0:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cbf2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	441a      	add	r2, r3
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cbfc:	429a      	cmp	r2, r3
 800cbfe:	d907      	bls.n	800cc10 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc04:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800cc0c:	2301      	movs	r3, #1
 800cc0e:	e1a4      	b.n	800cf5a <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	2203      	movs	r2, #3
 800cc14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	2200      	movs	r2, #0
 800cc1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc24:	2b01      	cmp	r3, #1
 800cc26:	d002      	beq.n	800cc2e <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800cc28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc2a:	025b      	lsls	r3, r3, #9
 800cc2c:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cc2e:	f04f 33ff 	mov.w	r3, #4294967295
 800cc32:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	025b      	lsls	r3, r3, #9
 800cc38:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800cc3a:	2390      	movs	r3, #144	@ 0x90
 800cc3c:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800cc3e:	2302      	movs	r3, #2
 800cc40:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800cc42:	2300      	movs	r3, #0
 800cc44:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_ENABLE;
 800cc46:	2301      	movs	r3, #1
 800cc48:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	f107 0214 	add.w	r2, r7, #20
 800cc52:	4611      	mov	r1, r2
 800cc54:	4618      	mov	r0, r3
 800cc56:	f004 f801 	bl	8010c5c <SDMMC_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	2b01      	cmp	r3, #1
 800cc5e:	d90a      	bls.n	800cc76 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	2202      	movs	r2, #2
 800cc64:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	f004 f865 	bl	8010d3c <SDMMC_CmdReadMultiBlock>
 800cc72:	6478      	str	r0, [r7, #68]	@ 0x44
 800cc74:	e009      	b.n	800cc8a <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	2201      	movs	r2, #1
 800cc7a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800cc82:	4618      	mov	r0, r3
 800cc84:	f004 f838 	bl	8010cf8 <SDMMC_CmdReadSingleBlock>
 800cc88:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800cc8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d012      	beq.n	800ccb6 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	4a7a      	ldr	r2, [pc, #488]	@ (800ce80 <HAL_SD_ReadBlocks+0x2d4>)
 800cc96:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cc9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc9e:	431a      	orrs	r2, r3
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	2201      	movs	r2, #1
 800cca8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	2200      	movs	r2, #0
 800ccb0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ccb2:	2301      	movs	r3, #1
 800ccb4:	e151      	b.n	800cf5a <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800ccb6:	69bb      	ldr	r3, [r7, #24]
 800ccb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800ccba:	e061      	b.n	800cd80 <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d03c      	beq.n	800cd44 <HAL_SD_ReadBlocks+0x198>
 800ccca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d039      	beq.n	800cd44 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	643b      	str	r3, [r7, #64]	@ 0x40
 800ccd4:	e033      	b.n	800cd3e <HAL_SD_ReadBlocks+0x192>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	4618      	mov	r0, r3
 800ccdc:	f003 ff3a 	bl	8010b54 <SDMMC_ReadFIFO>
 800cce0:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800cce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cce4:	b2da      	uxtb	r2, r3
 800cce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cce8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800ccea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccec:	3301      	adds	r3, #1
 800ccee:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800ccf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccf2:	3b01      	subs	r3, #1
 800ccf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800ccf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccf8:	0a1b      	lsrs	r3, r3, #8
 800ccfa:	b2da      	uxtb	r2, r3
 800ccfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccfe:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cd00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd02:	3301      	adds	r3, #1
 800cd04:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cd06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd08:	3b01      	subs	r3, #1
 800cd0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800cd0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd0e:	0c1b      	lsrs	r3, r3, #16
 800cd10:	b2da      	uxtb	r2, r3
 800cd12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd14:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cd16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd18:	3301      	adds	r3, #1
 800cd1a:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cd1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd1e:	3b01      	subs	r3, #1
 800cd20:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800cd22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd24:	0e1b      	lsrs	r3, r3, #24
 800cd26:	b2da      	uxtb	r2, r3
 800cd28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd2a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cd2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd2e:	3301      	adds	r3, #1
 800cd30:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cd32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd34:	3b01      	subs	r3, #1
 800cd36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 800cd38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd3a:	3301      	adds	r3, #1
 800cd3c:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd40:	2b07      	cmp	r3, #7
 800cd42:	d9c8      	bls.n	800ccd6 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800cd44:	f7f9 fb5e 	bl	8006404 <HAL_GetTick>
 800cd48:	4602      	mov	r2, r0
 800cd4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd4c:	1ad3      	subs	r3, r2, r3
 800cd4e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cd50:	429a      	cmp	r2, r3
 800cd52:	d902      	bls.n	800cd5a <HAL_SD_ReadBlocks+0x1ae>
 800cd54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d112      	bne.n	800cd80 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	4a48      	ldr	r2, [pc, #288]	@ (800ce80 <HAL_SD_ReadBlocks+0x2d4>)
 800cd60:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd66:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	2201      	movs	r2, #1
 800cd72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	2200      	movs	r2, #0
 800cd7a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800cd7c:	2303      	movs	r3, #3
 800cd7e:	e0ec      	b.n	800cf5a <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd86:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d096      	beq.n	800ccbc <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d022      	beq.n	800cde2 <HAL_SD_ReadBlocks+0x236>
 800cd9c:	683b      	ldr	r3, [r7, #0]
 800cd9e:	2b01      	cmp	r3, #1
 800cda0:	d91f      	bls.n	800cde2 <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cda6:	2b03      	cmp	r3, #3
 800cda8:	d01b      	beq.n	800cde2 <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	4618      	mov	r0, r3
 800cdb0:	f004 f82a 	bl	8010e08 <SDMMC_CmdStopTransfer>
 800cdb4:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800cdb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d012      	beq.n	800cde2 <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	4a2f      	ldr	r2, [pc, #188]	@ (800ce80 <HAL_SD_ReadBlocks+0x2d4>)
 800cdc2:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cdc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdca:	431a      	orrs	r2, r3
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	2201      	movs	r2, #1
 800cdd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	2200      	movs	r2, #0
 800cddc:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800cdde:	2301      	movs	r3, #1
 800cde0:	e0bb      	b.n	800cf5a <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cde8:	f003 0308 	and.w	r3, r3, #8
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d012      	beq.n	800ce16 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	4a22      	ldr	r2, [pc, #136]	@ (800ce80 <HAL_SD_ReadBlocks+0x2d4>)
 800cdf6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdfc:	f043 0208 	orr.w	r2, r3, #8
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	2201      	movs	r2, #1
 800ce08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	2200      	movs	r2, #0
 800ce10:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ce12:	2301      	movs	r3, #1
 800ce14:	e0a1      	b.n	800cf5a <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce1c:	f003 0302 	and.w	r3, r3, #2
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d012      	beq.n	800ce4a <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	4a15      	ldr	r2, [pc, #84]	@ (800ce80 <HAL_SD_ReadBlocks+0x2d4>)
 800ce2a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce30:	f043 0202 	orr.w	r2, r3, #2
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	2201      	movs	r2, #1
 800ce3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2200      	movs	r2, #0
 800ce44:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ce46:	2301      	movs	r3, #1
 800ce48:	e087      	b.n	800cf5a <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce50:	f003 0320 	and.w	r3, r3, #32
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d064      	beq.n	800cf22 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	4a08      	ldr	r2, [pc, #32]	@ (800ce80 <HAL_SD_ReadBlocks+0x2d4>)
 800ce5e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce64:	f043 0220 	orr.w	r2, r3, #32
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	2201      	movs	r2, #1
 800ce70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	2200      	movs	r2, #0
 800ce78:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ce7a:	2301      	movs	r3, #1
 800ce7c:	e06d      	b.n	800cf5a <HAL_SD_ReadBlocks+0x3ae>
 800ce7e:	bf00      	nop
 800ce80:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	4618      	mov	r0, r3
 800ce8a:	f003 fe63 	bl	8010b54 <SDMMC_ReadFIFO>
 800ce8e:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800ce90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce92:	b2da      	uxtb	r2, r3
 800ce94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce96:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800ce98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce9a:	3301      	adds	r3, #1
 800ce9c:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800ce9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cea0:	3b01      	subs	r3, #1
 800cea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800cea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cea6:	0a1b      	lsrs	r3, r3, #8
 800cea8:	b2da      	uxtb	r2, r3
 800ceaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceac:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800ceae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceb0:	3301      	adds	r3, #1
 800ceb2:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800ceb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ceb6:	3b01      	subs	r3, #1
 800ceb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800ceba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cebc:	0c1b      	lsrs	r3, r3, #16
 800cebe:	b2da      	uxtb	r2, r3
 800cec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cec2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800cec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cec6:	3301      	adds	r3, #1
 800cec8:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800ceca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cecc:	3b01      	subs	r3, #1
 800cece:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800ced0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ced2:	0e1b      	lsrs	r3, r3, #24
 800ced4:	b2da      	uxtb	r2, r3
 800ced6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ced8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800ceda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cedc:	3301      	adds	r3, #1
 800cede:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800cee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cee2:	3b01      	subs	r3, #1
 800cee4:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800cee6:	f7f9 fa8d 	bl	8006404 <HAL_GetTick>
 800ceea:	4602      	mov	r2, r0
 800ceec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceee:	1ad3      	subs	r3, r2, r3
 800cef0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cef2:	429a      	cmp	r2, r3
 800cef4:	d902      	bls.n	800cefc <HAL_SD_ReadBlocks+0x350>
 800cef6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d112      	bne.n	800cf22 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	4a18      	ldr	r2, [pc, #96]	@ (800cf64 <HAL_SD_ReadBlocks+0x3b8>)
 800cf02:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf08:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	2201      	movs	r2, #1
 800cf14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800cf1e:	2301      	movs	r3, #1
 800cf20:	e01b      	b.n	800cf5a <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d002      	beq.n	800cf36 <HAL_SD_ReadBlocks+0x38a>
 800cf30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d1a6      	bne.n	800ce84 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800cf3e:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	2201      	movs	r2, #1
 800cf44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800cf48:	2300      	movs	r3, #0
 800cf4a:	e006      	b.n	800cf5a <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf50:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cf58:	2301      	movs	r3, #1
  }
}
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	3748      	adds	r7, #72	@ 0x48
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	bd80      	pop	{r7, pc}
 800cf62:	bf00      	nop
 800cf64:	004005ff 	.word	0x004005ff

0800cf68 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b092      	sub	sp, #72	@ 0x48
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	60f8      	str	r0, [r7, #12]
 800cf70:	60b9      	str	r1, [r7, #8]
 800cf72:	607a      	str	r2, [r7, #4]
 800cf74:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800cf76:	f7f9 fa45 	bl	8006404 <HAL_GetTick>
 800cf7a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800cf80:	68bb      	ldr	r3, [r7, #8]
 800cf82:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 800cf84:	68bb      	ldr	r3, [r7, #8]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d107      	bne.n	800cf9a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf8e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cf96:	2301      	movs	r3, #1
 800cf98:	e165      	b.n	800d266 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800cfa0:	b2db      	uxtb	r3, r3
 800cfa2:	2b01      	cmp	r3, #1
 800cfa4:	f040 8158 	bne.w	800d258 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	2200      	movs	r2, #0
 800cfac:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cfae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	441a      	add	r2, r3
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cfb8:	429a      	cmp	r2, r3
 800cfba:	d907      	bls.n	800cfcc <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cfc0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800cfc8:	2301      	movs	r3, #1
 800cfca:	e14c      	b.n	800d266 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	2203      	movs	r2, #3
 800cfd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	2200      	movs	r2, #0
 800cfda:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cfe0:	2b01      	cmp	r3, #1
 800cfe2:	d002      	beq.n	800cfea <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800cfe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfe6:	025b      	lsls	r3, r3, #9
 800cfe8:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cfea:	f04f 33ff 	mov.w	r3, #4294967295
 800cfee:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800cff0:	683b      	ldr	r3, [r7, #0]
 800cff2:	025b      	lsls	r3, r3, #9
 800cff4:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800cff6:	2390      	movs	r3, #144	@ 0x90
 800cff8:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800cffa:	2300      	movs	r3, #0
 800cffc:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800cffe:	2300      	movs	r3, #0
 800d000:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_ENABLE;
 800d002:	2301      	movs	r3, #1
 800d004:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	f107 0218 	add.w	r2, r7, #24
 800d00e:	4611      	mov	r1, r2
 800d010:	4618      	mov	r0, r3
 800d012:	f003 fe23 	bl	8010c5c <SDMMC_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800d016:	683b      	ldr	r3, [r7, #0]
 800d018:	2b01      	cmp	r3, #1
 800d01a:	d90a      	bls.n	800d032 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	2220      	movs	r2, #32
 800d020:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d028:	4618      	mov	r0, r3
 800d02a:	f003 fecb 	bl	8010dc4 <SDMMC_CmdWriteMultiBlock>
 800d02e:	6478      	str	r0, [r7, #68]	@ 0x44
 800d030:	e009      	b.n	800d046 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	2210      	movs	r2, #16
 800d036:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d03e:	4618      	mov	r0, r3
 800d040:	f003 fe9e 	bl	8010d80 <SDMMC_CmdWriteSingleBlock>
 800d044:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800d046:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d012      	beq.n	800d072 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	4a87      	ldr	r2, [pc, #540]	@ (800d270 <HAL_SD_WriteBlocks+0x308>)
 800d052:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d058:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d05a:	431a      	orrs	r2, r3
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	2201      	movs	r2, #1
 800d064:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	2200      	movs	r2, #0
 800d06c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800d06e:	2301      	movs	r3, #1
 800d070:	e0f9      	b.n	800d266 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800d072:	69fb      	ldr	r3, [r7, #28]
 800d074:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d076:	e065      	b.n	800d144 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d07e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d082:	2b00      	cmp	r3, #0
 800d084:	d040      	beq.n	800d108 <HAL_SD_WriteBlocks+0x1a0>
 800d086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d03d      	beq.n	800d108 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800d08c:	2300      	movs	r3, #0
 800d08e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d090:	e037      	b.n	800d102 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800d092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d094:	781b      	ldrb	r3, [r3, #0]
 800d096:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d09a:	3301      	adds	r3, #1
 800d09c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800d09e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0a0:	3b01      	subs	r3, #1
 800d0a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800d0a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0a6:	781b      	ldrb	r3, [r3, #0]
 800d0a8:	021a      	lsls	r2, r3, #8
 800d0aa:	697b      	ldr	r3, [r7, #20]
 800d0ac:	4313      	orrs	r3, r2
 800d0ae:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d0b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0b2:	3301      	adds	r3, #1
 800d0b4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800d0b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0b8:	3b01      	subs	r3, #1
 800d0ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800d0bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0be:	781b      	ldrb	r3, [r3, #0]
 800d0c0:	041a      	lsls	r2, r3, #16
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	4313      	orrs	r3, r2
 800d0c6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d0c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0ca:	3301      	adds	r3, #1
 800d0cc:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800d0ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0d0:	3b01      	subs	r3, #1
 800d0d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800d0d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0d6:	781b      	ldrb	r3, [r3, #0]
 800d0d8:	061a      	lsls	r2, r3, #24
 800d0da:	697b      	ldr	r3, [r7, #20]
 800d0dc:	4313      	orrs	r3, r2
 800d0de:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d0e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0e2:	3301      	adds	r3, #1
 800d0e4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800d0e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0e8:	3b01      	subs	r3, #1
 800d0ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	f107 0214 	add.w	r2, r7, #20
 800d0f4:	4611      	mov	r1, r2
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	f003 fd39 	bl	8010b6e <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800d0fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0fe:	3301      	adds	r3, #1
 800d100:	643b      	str	r3, [r7, #64]	@ 0x40
 800d102:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d104:	2b07      	cmp	r3, #7
 800d106:	d9c4      	bls.n	800d092 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800d108:	f7f9 f97c 	bl	8006404 <HAL_GetTick>
 800d10c:	4602      	mov	r2, r0
 800d10e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d110:	1ad3      	subs	r3, r2, r3
 800d112:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d114:	429a      	cmp	r2, r3
 800d116:	d902      	bls.n	800d11e <HAL_SD_WriteBlocks+0x1b6>
 800d118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d112      	bne.n	800d144 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	4a53      	ldr	r2, [pc, #332]	@ (800d270 <HAL_SD_WriteBlocks+0x308>)
 800d124:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d12a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d12c:	431a      	orrs	r2, r3
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	2201      	movs	r2, #1
 800d136:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	2200      	movs	r2, #0
 800d13e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800d140:	2303      	movs	r3, #3
 800d142:	e090      	b.n	800d266 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d14a:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d092      	beq.n	800d078 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d022      	beq.n	800d1a6 <HAL_SD_WriteBlocks+0x23e>
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	2b01      	cmp	r3, #1
 800d164:	d91f      	bls.n	800d1a6 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d16a:	2b03      	cmp	r3, #3
 800d16c:	d01b      	beq.n	800d1a6 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	4618      	mov	r0, r3
 800d174:	f003 fe48 	bl	8010e08 <SDMMC_CmdStopTransfer>
 800d178:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800d17a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d012      	beq.n	800d1a6 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	4a3a      	ldr	r2, [pc, #232]	@ (800d270 <HAL_SD_WriteBlocks+0x308>)
 800d186:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d18c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d18e:	431a      	orrs	r2, r3
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	2201      	movs	r2, #1
 800d198:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	2200      	movs	r2, #0
 800d1a0:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	e05f      	b.n	800d266 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d1ac:	f003 0308 	and.w	r3, r3, #8
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d012      	beq.n	800d1da <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	4a2d      	ldr	r2, [pc, #180]	@ (800d270 <HAL_SD_WriteBlocks+0x308>)
 800d1ba:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1c0:	f043 0208 	orr.w	r2, r3, #8
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	2201      	movs	r2, #1
 800d1cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	2200      	movs	r2, #0
 800d1d4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800d1d6:	2301      	movs	r3, #1
 800d1d8:	e045      	b.n	800d266 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d1e0:	f003 0302 	and.w	r3, r3, #2
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d012      	beq.n	800d20e <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	4a20      	ldr	r2, [pc, #128]	@ (800d270 <HAL_SD_WriteBlocks+0x308>)
 800d1ee:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1f4:	f043 0202 	orr.w	r2, r3, #2
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	2201      	movs	r2, #1
 800d200:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	2200      	movs	r2, #0
 800d208:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800d20a:	2301      	movs	r3, #1
 800d20c:	e02b      	b.n	800d266 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d214:	f003 0310 	and.w	r3, r3, #16
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d012      	beq.n	800d242 <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	4a13      	ldr	r2, [pc, #76]	@ (800d270 <HAL_SD_WriteBlocks+0x308>)
 800d222:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d228:	f043 0210 	orr.w	r2, r3, #16
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	2201      	movs	r2, #1
 800d234:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	2200      	movs	r2, #0
 800d23c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800d23e:	2301      	movs	r3, #1
 800d240:	e011      	b.n	800d266 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f240 523a 	movw	r2, #1338	@ 0x53a
 800d24a:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	2201      	movs	r2, #1
 800d250:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800d254:	2300      	movs	r3, #0
 800d256:	e006      	b.n	800d266 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d25c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d264:	2301      	movs	r3, #1
  }
}
 800d266:	4618      	mov	r0, r3
 800d268:	3748      	adds	r7, #72	@ 0x48
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}
 800d26e:	bf00      	nop
 800d270:	004005ff 	.word	0x004005ff

0800d274 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d274:	b480      	push	{r7}
 800d276:	b083      	sub	sp, #12
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
 800d27c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d282:	0f9b      	lsrs	r3, r3, #30
 800d284:	b2da      	uxtb	r2, r3
 800d286:	683b      	ldr	r3, [r7, #0]
 800d288:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d28e:	0e9b      	lsrs	r3, r3, #26
 800d290:	b2db      	uxtb	r3, r3
 800d292:	f003 030f 	and.w	r3, r3, #15
 800d296:	b2da      	uxtb	r2, r3
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2a0:	0e1b      	lsrs	r3, r3, #24
 800d2a2:	b2db      	uxtb	r3, r3
 800d2a4:	f003 0303 	and.w	r3, r3, #3
 800d2a8:	b2da      	uxtb	r2, r3
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2b2:	0c1b      	lsrs	r3, r3, #16
 800d2b4:	b2da      	uxtb	r2, r3
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2be:	0a1b      	lsrs	r3, r3, #8
 800d2c0:	b2da      	uxtb	r2, r3
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2ca:	b2da      	uxtb	r2, r3
 800d2cc:	683b      	ldr	r3, [r7, #0]
 800d2ce:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d2d4:	0d1b      	lsrs	r3, r3, #20
 800d2d6:	b29a      	uxth	r2, r3
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d2e0:	0c1b      	lsrs	r3, r3, #16
 800d2e2:	b2db      	uxtb	r3, r3
 800d2e4:	f003 030f 	and.w	r3, r3, #15
 800d2e8:	b2da      	uxtb	r2, r3
 800d2ea:	683b      	ldr	r3, [r7, #0]
 800d2ec:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d2f2:	0bdb      	lsrs	r3, r3, #15
 800d2f4:	b2db      	uxtb	r3, r3
 800d2f6:	f003 0301 	and.w	r3, r3, #1
 800d2fa:	b2da      	uxtb	r2, r3
 800d2fc:	683b      	ldr	r3, [r7, #0]
 800d2fe:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d304:	0b9b      	lsrs	r3, r3, #14
 800d306:	b2db      	uxtb	r3, r3
 800d308:	f003 0301 	and.w	r3, r3, #1
 800d30c:	b2da      	uxtb	r2, r3
 800d30e:	683b      	ldr	r3, [r7, #0]
 800d310:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d316:	0b5b      	lsrs	r3, r3, #13
 800d318:	b2db      	uxtb	r3, r3
 800d31a:	f003 0301 	and.w	r3, r3, #1
 800d31e:	b2da      	uxtb	r2, r3
 800d320:	683b      	ldr	r3, [r7, #0]
 800d322:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d328:	0b1b      	lsrs	r3, r3, #12
 800d32a:	b2db      	uxtb	r3, r3
 800d32c:	f003 0301 	and.w	r3, r3, #1
 800d330:	b2da      	uxtb	r2, r3
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d336:	683b      	ldr	r3, [r7, #0]
 800d338:	2200      	movs	r2, #0
 800d33a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d340:	2b00      	cmp	r3, #0
 800d342:	d163      	bne.n	800d40c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d348:	009a      	lsls	r2, r3, #2
 800d34a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800d34e:	4013      	ands	r3, r2
 800d350:	687a      	ldr	r2, [r7, #4]
 800d352:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800d354:	0f92      	lsrs	r2, r2, #30
 800d356:	431a      	orrs	r2, r3
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d360:	0edb      	lsrs	r3, r3, #27
 800d362:	b2db      	uxtb	r3, r3
 800d364:	f003 0307 	and.w	r3, r3, #7
 800d368:	b2da      	uxtb	r2, r3
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d372:	0e1b      	lsrs	r3, r3, #24
 800d374:	b2db      	uxtb	r3, r3
 800d376:	f003 0307 	and.w	r3, r3, #7
 800d37a:	b2da      	uxtb	r2, r3
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d384:	0d5b      	lsrs	r3, r3, #21
 800d386:	b2db      	uxtb	r3, r3
 800d388:	f003 0307 	and.w	r3, r3, #7
 800d38c:	b2da      	uxtb	r2, r3
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d396:	0c9b      	lsrs	r3, r3, #18
 800d398:	b2db      	uxtb	r3, r3
 800d39a:	f003 0307 	and.w	r3, r3, #7
 800d39e:	b2da      	uxtb	r2, r3
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d3a8:	0bdb      	lsrs	r3, r3, #15
 800d3aa:	b2db      	uxtb	r3, r3
 800d3ac:	f003 0307 	and.w	r3, r3, #7
 800d3b0:	b2da      	uxtb	r2, r3
 800d3b2:	683b      	ldr	r3, [r7, #0]
 800d3b4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d3b6:	683b      	ldr	r3, [r7, #0]
 800d3b8:	691b      	ldr	r3, [r3, #16]
 800d3ba:	1c5a      	adds	r2, r3, #1
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	7e1b      	ldrb	r3, [r3, #24]
 800d3c4:	b2db      	uxtb	r3, r3
 800d3c6:	f003 0307 	and.w	r3, r3, #7
 800d3ca:	3302      	adds	r3, #2
 800d3cc:	2201      	movs	r2, #1
 800d3ce:	fa02 f303 	lsl.w	r3, r2, r3
 800d3d2:	687a      	ldr	r2, [r7, #4]
 800d3d4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800d3d6:	fb03 f202 	mul.w	r2, r3, r2
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d3de:	683b      	ldr	r3, [r7, #0]
 800d3e0:	7a1b      	ldrb	r3, [r3, #8]
 800d3e2:	b2db      	uxtb	r3, r3
 800d3e4:	f003 030f 	and.w	r3, r3, #15
 800d3e8:	2201      	movs	r2, #1
 800d3ea:	409a      	lsls	r2, r3
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d3f4:	687a      	ldr	r2, [r7, #4]
 800d3f6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800d3f8:	0a52      	lsrs	r2, r2, #9
 800d3fa:	fb03 f202 	mul.w	r2, r3, r2
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d408:	661a      	str	r2, [r3, #96]	@ 0x60
 800d40a:	e031      	b.n	800d470 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d410:	2b01      	cmp	r3, #1
 800d412:	d11d      	bne.n	800d450 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d418:	041b      	lsls	r3, r3, #16
 800d41a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d422:	0c1b      	lsrs	r3, r3, #16
 800d424:	431a      	orrs	r2, r3
 800d426:	683b      	ldr	r3, [r7, #0]
 800d428:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	691b      	ldr	r3, [r3, #16]
 800d42e:	3301      	adds	r3, #1
 800d430:	029a      	lsls	r2, r3, #10
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d444:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	661a      	str	r2, [r3, #96]	@ 0x60
 800d44e:	e00f      	b.n	800d470 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	4a58      	ldr	r2, [pc, #352]	@ (800d5b8 <HAL_SD_GetCardCSD+0x344>)
 800d456:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d45c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2201      	movs	r2, #1
 800d468:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d46c:	2301      	movs	r3, #1
 800d46e:	e09d      	b.n	800d5ac <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d474:	0b9b      	lsrs	r3, r3, #14
 800d476:	b2db      	uxtb	r3, r3
 800d478:	f003 0301 	and.w	r3, r3, #1
 800d47c:	b2da      	uxtb	r2, r3
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d486:	09db      	lsrs	r3, r3, #7
 800d488:	b2db      	uxtb	r3, r3
 800d48a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d48e:	b2da      	uxtb	r2, r3
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d498:	b2db      	uxtb	r3, r3
 800d49a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d49e:	b2da      	uxtb	r2, r3
 800d4a0:	683b      	ldr	r3, [r7, #0]
 800d4a2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4a8:	0fdb      	lsrs	r3, r3, #31
 800d4aa:	b2da      	uxtb	r2, r3
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4b4:	0f5b      	lsrs	r3, r3, #29
 800d4b6:	b2db      	uxtb	r3, r3
 800d4b8:	f003 0303 	and.w	r3, r3, #3
 800d4bc:	b2da      	uxtb	r2, r3
 800d4be:	683b      	ldr	r3, [r7, #0]
 800d4c0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4c6:	0e9b      	lsrs	r3, r3, #26
 800d4c8:	b2db      	uxtb	r3, r3
 800d4ca:	f003 0307 	and.w	r3, r3, #7
 800d4ce:	b2da      	uxtb	r2, r3
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4d8:	0d9b      	lsrs	r3, r3, #22
 800d4da:	b2db      	uxtb	r3, r3
 800d4dc:	f003 030f 	and.w	r3, r3, #15
 800d4e0:	b2da      	uxtb	r2, r3
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4ea:	0d5b      	lsrs	r3, r3, #21
 800d4ec:	b2db      	uxtb	r3, r3
 800d4ee:	f003 0301 	and.w	r3, r3, #1
 800d4f2:	b2da      	uxtb	r2, r3
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d4fa:	683b      	ldr	r3, [r7, #0]
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d506:	0c1b      	lsrs	r3, r3, #16
 800d508:	b2db      	uxtb	r3, r3
 800d50a:	f003 0301 	and.w	r3, r3, #1
 800d50e:	b2da      	uxtb	r2, r3
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d51a:	0bdb      	lsrs	r3, r3, #15
 800d51c:	b2db      	uxtb	r3, r3
 800d51e:	f003 0301 	and.w	r3, r3, #1
 800d522:	b2da      	uxtb	r2, r3
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d52e:	0b9b      	lsrs	r3, r3, #14
 800d530:	b2db      	uxtb	r3, r3
 800d532:	f003 0301 	and.w	r3, r3, #1
 800d536:	b2da      	uxtb	r2, r3
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d542:	0b5b      	lsrs	r3, r3, #13
 800d544:	b2db      	uxtb	r3, r3
 800d546:	f003 0301 	and.w	r3, r3, #1
 800d54a:	b2da      	uxtb	r2, r3
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d556:	0b1b      	lsrs	r3, r3, #12
 800d558:	b2db      	uxtb	r3, r3
 800d55a:	f003 0301 	and.w	r3, r3, #1
 800d55e:	b2da      	uxtb	r2, r3
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d56a:	0a9b      	lsrs	r3, r3, #10
 800d56c:	b2db      	uxtb	r3, r3
 800d56e:	f003 0303 	and.w	r3, r3, #3
 800d572:	b2da      	uxtb	r2, r3
 800d574:	683b      	ldr	r3, [r7, #0]
 800d576:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d57e:	0a1b      	lsrs	r3, r3, #8
 800d580:	b2db      	uxtb	r3, r3
 800d582:	f003 0303 	and.w	r3, r3, #3
 800d586:	b2da      	uxtb	r2, r3
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d592:	085b      	lsrs	r3, r3, #1
 800d594:	b2db      	uxtb	r3, r3
 800d596:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d59a:	b2da      	uxtb	r2, r3
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	2201      	movs	r2, #1
 800d5a6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800d5aa:	2300      	movs	r3, #0
}
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	370c      	adds	r7, #12
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b6:	4770      	bx	lr
 800d5b8:	004005ff 	.word	0x004005ff

0800d5bc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d5bc:	b480      	push	{r7}
 800d5be:	b083      	sub	sp, #12
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	6078      	str	r0, [r7, #4]
 800d5c4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d5ca:	683b      	ldr	r3, [r7, #0]
 800d5cc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d5d2:	683b      	ldr	r3, [r7, #0]
 800d5d4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d5ea:	683b      	ldr	r3, [r7, #0]
 800d5ec:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d5fa:	683b      	ldr	r3, [r7, #0]
 800d5fc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d606:	2300      	movs	r3, #0
}
 800d608:	4618      	mov	r0, r3
 800d60a:	370c      	adds	r7, #12
 800d60c:	46bd      	mov	sp, r7
 800d60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d612:	4770      	bx	lr

0800d614 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800d614:	b5b0      	push	{r4, r5, r7, lr}
 800d616:	b08e      	sub	sp, #56	@ 0x38
 800d618:	af04      	add	r7, sp, #16
 800d61a:	6078      	str	r0, [r7, #4]
 800d61c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800d61e:	2300      	movs	r3, #0
 800d620:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	2203      	movs	r2, #3
 800d628:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d630:	2b03      	cmp	r3, #3
 800d632:	d02e      	beq.n	800d692 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d63a:	d106      	bne.n	800d64a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d640:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	639a      	str	r2, [r3, #56]	@ 0x38
 800d648:	e029      	b.n	800d69e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d650:	d10a      	bne.n	800d668 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800d652:	6878      	ldr	r0, [r7, #4]
 800d654:	f000 fa1c 	bl	800da90 <SD_WideBus_Enable>
 800d658:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d65e:	6a3b      	ldr	r3, [r7, #32]
 800d660:	431a      	orrs	r2, r3
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	639a      	str	r2, [r3, #56]	@ 0x38
 800d666:	e01a      	b.n	800d69e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800d668:	683b      	ldr	r3, [r7, #0]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d10a      	bne.n	800d684 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800d66e:	6878      	ldr	r0, [r7, #4]
 800d670:	f000 fa59 	bl	800db26 <SD_WideBus_Disable>
 800d674:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d67a:	6a3b      	ldr	r3, [r7, #32]
 800d67c:	431a      	orrs	r2, r3
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	639a      	str	r2, [r3, #56]	@ 0x38
 800d682:	e00c      	b.n	800d69e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d688:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	639a      	str	r2, [r3, #56]	@ 0x38
 800d690:	e005      	b.n	800d69e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d696:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d00b      	beq.n	800d6be <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	4a26      	ldr	r2, [pc, #152]	@ (800d744 <HAL_SD_ConfigWideBusOperation+0x130>)
 800d6ac:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	2201      	movs	r2, #1
 800d6b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800d6b6:	2301      	movs	r3, #1
 800d6b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d6bc:	e01f      	b.n	800d6fe <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	685b      	ldr	r3, [r3, #4]
 800d6c2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	689b      	ldr	r3, [r3, #8]
 800d6c8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	68db      	ldr	r3, [r3, #12]
 800d6ce:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	695b      	ldr	r3, [r3, #20]
 800d6d8:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	699b      	ldr	r3, [r3, #24]
 800d6de:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681d      	ldr	r5, [r3, #0]
 800d6e4:	466c      	mov	r4, sp
 800d6e6:	f107 0314 	add.w	r3, r7, #20
 800d6ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d6ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d6f2:	f107 0308 	add.w	r3, r7, #8
 800d6f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d6f8:	4628      	mov	r0, r5
 800d6fa:	f003 f9ff 	bl	8010afc <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d706:	4618      	mov	r0, r3
 800d708:	f003 fad4 	bl	8010cb4 <SDMMC_CmdBlockLength>
 800d70c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d70e:	6a3b      	ldr	r3, [r7, #32]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d00c      	beq.n	800d72e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	4a0a      	ldr	r2, [pc, #40]	@ (800d744 <HAL_SD_ConfigWideBusOperation+0x130>)
 800d71a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d720:	6a3b      	ldr	r3, [r7, #32]
 800d722:	431a      	orrs	r2, r3
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800d728:	2301      	movs	r3, #1
 800d72a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	2201      	movs	r2, #1
 800d732:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800d736:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d73a:	4618      	mov	r0, r3
 800d73c:	3728      	adds	r7, #40	@ 0x28
 800d73e:	46bd      	mov	sp, r7
 800d740:	bdb0      	pop	{r4, r5, r7, pc}
 800d742:	bf00      	nop
 800d744:	004005ff 	.word	0x004005ff

0800d748 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800d748:	b580      	push	{r7, lr}
 800d74a:	b086      	sub	sp, #24
 800d74c:	af00      	add	r7, sp, #0
 800d74e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800d750:	2300      	movs	r3, #0
 800d752:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800d754:	f107 030c 	add.w	r3, r7, #12
 800d758:	4619      	mov	r1, r3
 800d75a:	6878      	ldr	r0, [r7, #4]
 800d75c:	f000 f970 	bl	800da40 <SD_SendStatus>
 800d760:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d762:	697b      	ldr	r3, [r7, #20]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d005      	beq.n	800d774 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d76c:	697b      	ldr	r3, [r7, #20]
 800d76e:	431a      	orrs	r2, r3
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	0a5b      	lsrs	r3, r3, #9
 800d778:	f003 030f 	and.w	r3, r3, #15
 800d77c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800d77e:	693b      	ldr	r3, [r7, #16]
}
 800d780:	4618      	mov	r0, r3
 800d782:	3718      	adds	r7, #24
 800d784:	46bd      	mov	sp, r7
 800d786:	bd80      	pop	{r7, pc}

0800d788 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d788:	b5b0      	push	{r4, r5, r7, lr}
 800d78a:	b094      	sub	sp, #80	@ 0x50
 800d78c:	af04      	add	r7, sp, #16
 800d78e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800d790:	2301      	movs	r3, #1
 800d792:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	4618      	mov	r0, r3
 800d79a:	f003 fa07 	bl	8010bac <SDMMC_GetPowerState>
 800d79e:	4603      	mov	r3, r0
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d102      	bne.n	800d7aa <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d7a4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800d7a8:	e0b8      	b.n	800d91c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d7ae:	2b03      	cmp	r3, #3
 800d7b0:	d02f      	beq.n	800d812 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	f003 fc31 	bl	801101e <SDMMC_CmdSendCID>
 800d7bc:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d7be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d001      	beq.n	800d7c8 <SD_InitCard+0x40>
    {
      return errorstate;
 800d7c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7c6:	e0a9      	b.n	800d91c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	2100      	movs	r1, #0
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	f003 fa31 	bl	8010c36 <SDMMC_GetResponse>
 800d7d4:	4602      	mov	r2, r0
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	2104      	movs	r1, #4
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	f003 fa28 	bl	8010c36 <SDMMC_GetResponse>
 800d7e6:	4602      	mov	r2, r0
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	2108      	movs	r1, #8
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	f003 fa1f 	bl	8010c36 <SDMMC_GetResponse>
 800d7f8:	4602      	mov	r2, r0
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	210c      	movs	r1, #12
 800d804:	4618      	mov	r0, r3
 800d806:	f003 fa16 	bl	8010c36 <SDMMC_GetResponse>
 800d80a:	4602      	mov	r2, r0
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d816:	2b03      	cmp	r3, #3
 800d818:	d00d      	beq.n	800d836 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	f107 020e 	add.w	r2, r7, #14
 800d822:	4611      	mov	r1, r2
 800d824:	4618      	mov	r0, r3
 800d826:	f003 fc37 	bl	8011098 <SDMMC_CmdSetRelAdd>
 800d82a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d82c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d001      	beq.n	800d836 <SD_InitCard+0xae>
    {
      return errorstate;
 800d832:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d834:	e072      	b.n	800d91c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d83a:	2b03      	cmp	r3, #3
 800d83c:	d036      	beq.n	800d8ac <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800d83e:	89fb      	ldrh	r3, [r7, #14]
 800d840:	461a      	mov	r2, r3
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681a      	ldr	r2, [r3, #0]
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d84e:	041b      	lsls	r3, r3, #16
 800d850:	4619      	mov	r1, r3
 800d852:	4610      	mov	r0, r2
 800d854:	f003 fc01 	bl	801105a <SDMMC_CmdSendCSD>
 800d858:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d85a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d001      	beq.n	800d864 <SD_InitCard+0xdc>
    {
      return errorstate;
 800d860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d862:	e05b      	b.n	800d91c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	2100      	movs	r1, #0
 800d86a:	4618      	mov	r0, r3
 800d86c:	f003 f9e3 	bl	8010c36 <SDMMC_GetResponse>
 800d870:	4602      	mov	r2, r0
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	2104      	movs	r1, #4
 800d87c:	4618      	mov	r0, r3
 800d87e:	f003 f9da 	bl	8010c36 <SDMMC_GetResponse>
 800d882:	4602      	mov	r2, r0
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	2108      	movs	r1, #8
 800d88e:	4618      	mov	r0, r3
 800d890:	f003 f9d1 	bl	8010c36 <SDMMC_GetResponse>
 800d894:	4602      	mov	r2, r0
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	210c      	movs	r1, #12
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	f003 f9c8 	bl	8010c36 <SDMMC_GetResponse>
 800d8a6:	4602      	mov	r2, r0
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	2104      	movs	r1, #4
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f003 f9bf 	bl	8010c36 <SDMMC_GetResponse>
 800d8b8:	4603      	mov	r3, r0
 800d8ba:	0d1a      	lsrs	r2, r3, #20
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800d8c0:	f107 0310 	add.w	r3, r7, #16
 800d8c4:	4619      	mov	r1, r3
 800d8c6:	6878      	ldr	r0, [r7, #4]
 800d8c8:	f7ff fcd4 	bl	800d274 <HAL_SD_GetCardCSD>
 800d8cc:	4603      	mov	r3, r0
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d002      	beq.n	800d8d8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d8d2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d8d6:	e021      	b.n	800d91c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	6819      	ldr	r1, [r3, #0]
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d8e0:	041b      	lsls	r3, r3, #16
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	461c      	mov	r4, r3
 800d8e6:	4615      	mov	r5, r2
 800d8e8:	4622      	mov	r2, r4
 800d8ea:	462b      	mov	r3, r5
 800d8ec:	4608      	mov	r0, r1
 800d8ee:	f003 faad 	bl	8010e4c <SDMMC_CmdSelDesel>
 800d8f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800d8f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d001      	beq.n	800d8fe <SD_InitCard+0x176>
  {
    return errorstate;
 800d8fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8fc:	e00e      	b.n	800d91c <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	681d      	ldr	r5, [r3, #0]
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	466c      	mov	r4, sp
 800d906:	f103 0210 	add.w	r2, r3, #16
 800d90a:	ca07      	ldmia	r2, {r0, r1, r2}
 800d90c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d910:	3304      	adds	r3, #4
 800d912:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d914:	4628      	mov	r0, r5
 800d916:	f003 f8f1 	bl	8010afc <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800d91a:	2300      	movs	r3, #0
}
 800d91c:	4618      	mov	r0, r3
 800d91e:	3740      	adds	r7, #64	@ 0x40
 800d920:	46bd      	mov	sp, r7
 800d922:	bdb0      	pop	{r4, r5, r7, pc}

0800d924 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800d924:	b580      	push	{r7, lr}
 800d926:	b086      	sub	sp, #24
 800d928:	af00      	add	r7, sp, #0
 800d92a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d92c:	2300      	movs	r3, #0
 800d92e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800d930:	2300      	movs	r3, #0
 800d932:	617b      	str	r3, [r7, #20]
 800d934:	2300      	movs	r3, #0
 800d936:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	4618      	mov	r0, r3
 800d93e:	f003 faa8 	bl	8010e92 <SDMMC_CmdGoIdleState>
 800d942:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d001      	beq.n	800d94e <SD_PowerON+0x2a>
  {
    return errorstate;
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	e072      	b.n	800da34 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	4618      	mov	r0, r3
 800d954:	f003 fabb 	bl	8010ece <SDMMC_CmdOperCond>
 800d958:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d00d      	beq.n	800d97c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2200      	movs	r2, #0
 800d964:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	4618      	mov	r0, r3
 800d96c:	f003 fa91 	bl	8010e92 <SDMMC_CmdGoIdleState>
 800d970:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d004      	beq.n	800d982 <SD_PowerON+0x5e>
    {
      return errorstate;
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	e05b      	b.n	800da34 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	2201      	movs	r2, #1
 800d980:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d986:	2b01      	cmp	r3, #1
 800d988:	d137      	bne.n	800d9fa <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	2100      	movs	r1, #0
 800d990:	4618      	mov	r0, r3
 800d992:	f003 fabb 	bl	8010f0c <SDMMC_CmdAppCommand>
 800d996:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d02d      	beq.n	800d9fa <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d99e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d9a2:	e047      	b.n	800da34 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	2100      	movs	r1, #0
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	f003 faae 	bl	8010f0c <SDMMC_CmdAppCommand>
 800d9b0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d001      	beq.n	800d9bc <SD_PowerON+0x98>
    {
      return errorstate;
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	e03b      	b.n	800da34 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	491e      	ldr	r1, [pc, #120]	@ (800da3c <SD_PowerON+0x118>)
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	f003 fac4 	bl	8010f50 <SDMMC_CmdAppOperCommand>
 800d9c8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d002      	beq.n	800d9d6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d9d0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d9d4:	e02e      	b.n	800da34 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	2100      	movs	r1, #0
 800d9dc:	4618      	mov	r0, r3
 800d9de:	f003 f92a 	bl	8010c36 <SDMMC_GetResponse>
 800d9e2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800d9e4:	697b      	ldr	r3, [r7, #20]
 800d9e6:	0fdb      	lsrs	r3, r3, #31
 800d9e8:	2b01      	cmp	r3, #1
 800d9ea:	d101      	bne.n	800d9f0 <SD_PowerON+0xcc>
 800d9ec:	2301      	movs	r3, #1
 800d9ee:	e000      	b.n	800d9f2 <SD_PowerON+0xce>
 800d9f0:	2300      	movs	r3, #0
 800d9f2:	613b      	str	r3, [r7, #16]

    count++;
 800d9f4:	68bb      	ldr	r3, [r7, #8]
 800d9f6:	3301      	adds	r3, #1
 800d9f8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800d9fa:	68bb      	ldr	r3, [r7, #8]
 800d9fc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800da00:	4293      	cmp	r3, r2
 800da02:	d802      	bhi.n	800da0a <SD_PowerON+0xe6>
 800da04:	693b      	ldr	r3, [r7, #16]
 800da06:	2b00      	cmp	r3, #0
 800da08:	d0cc      	beq.n	800d9a4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800da0a:	68bb      	ldr	r3, [r7, #8]
 800da0c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800da10:	4293      	cmp	r3, r2
 800da12:	d902      	bls.n	800da1a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800da14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800da18:	e00c      	b.n	800da34 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800da1a:	697b      	ldr	r3, [r7, #20]
 800da1c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800da20:	2b00      	cmp	r3, #0
 800da22:	d003      	beq.n	800da2c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	2201      	movs	r2, #1
 800da28:	645a      	str	r2, [r3, #68]	@ 0x44
 800da2a:	e002      	b.n	800da32 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	2200      	movs	r2, #0
 800da30:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800da32:	2300      	movs	r3, #0
}
 800da34:	4618      	mov	r0, r3
 800da36:	3718      	adds	r7, #24
 800da38:	46bd      	mov	sp, r7
 800da3a:	bd80      	pop	{r7, pc}
 800da3c:	c1100000 	.word	0xc1100000

0800da40 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800da40:	b580      	push	{r7, lr}
 800da42:	b084      	sub	sp, #16
 800da44:	af00      	add	r7, sp, #0
 800da46:	6078      	str	r0, [r7, #4]
 800da48:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800da4a:	683b      	ldr	r3, [r7, #0]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d102      	bne.n	800da56 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800da50:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800da54:	e018      	b.n	800da88 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	681a      	ldr	r2, [r3, #0]
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800da5e:	041b      	lsls	r3, r3, #16
 800da60:	4619      	mov	r1, r3
 800da62:	4610      	mov	r0, r2
 800da64:	f003 fb39 	bl	80110da <SDMMC_CmdSendStatus>
 800da68:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d001      	beq.n	800da74 <SD_SendStatus+0x34>
  {
    return errorstate;
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	e009      	b.n	800da88 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	2100      	movs	r1, #0
 800da7a:	4618      	mov	r0, r3
 800da7c:	f003 f8db 	bl	8010c36 <SDMMC_GetResponse>
 800da80:	4602      	mov	r2, r0
 800da82:	683b      	ldr	r3, [r7, #0]
 800da84:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800da86:	2300      	movs	r3, #0
}
 800da88:	4618      	mov	r0, r3
 800da8a:	3710      	adds	r7, #16
 800da8c:	46bd      	mov	sp, r7
 800da8e:	bd80      	pop	{r7, pc}

0800da90 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800da90:	b580      	push	{r7, lr}
 800da92:	b086      	sub	sp, #24
 800da94:	af00      	add	r7, sp, #0
 800da96:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800da98:	2300      	movs	r3, #0
 800da9a:	60fb      	str	r3, [r7, #12]
 800da9c:	2300      	movs	r3, #0
 800da9e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	2100      	movs	r1, #0
 800daa6:	4618      	mov	r0, r3
 800daa8:	f003 f8c5 	bl	8010c36 <SDMMC_GetResponse>
 800daac:	4603      	mov	r3, r0
 800daae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dab2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dab6:	d102      	bne.n	800dabe <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800dab8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800dabc:	e02f      	b.n	800db1e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800dabe:	f107 030c 	add.w	r3, r7, #12
 800dac2:	4619      	mov	r1, r3
 800dac4:	6878      	ldr	r0, [r7, #4]
 800dac6:	f000 f879 	bl	800dbbc <SD_FindSCR>
 800daca:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dacc:	697b      	ldr	r3, [r7, #20]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d001      	beq.n	800dad6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800dad2:	697b      	ldr	r3, [r7, #20]
 800dad4:	e023      	b.n	800db1e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800dad6:	693b      	ldr	r3, [r7, #16]
 800dad8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d01c      	beq.n	800db1a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681a      	ldr	r2, [r3, #0]
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dae8:	041b      	lsls	r3, r3, #16
 800daea:	4619      	mov	r1, r3
 800daec:	4610      	mov	r0, r2
 800daee:	f003 fa0d 	bl	8010f0c <SDMMC_CmdAppCommand>
 800daf2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800daf4:	697b      	ldr	r3, [r7, #20]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d001      	beq.n	800dafe <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800dafa:	697b      	ldr	r3, [r7, #20]
 800dafc:	e00f      	b.n	800db1e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	2102      	movs	r1, #2
 800db04:	4618      	mov	r0, r3
 800db06:	f003 fa47 	bl	8010f98 <SDMMC_CmdBusWidth>
 800db0a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800db0c:	697b      	ldr	r3, [r7, #20]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d001      	beq.n	800db16 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800db12:	697b      	ldr	r3, [r7, #20]
 800db14:	e003      	b.n	800db1e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800db16:	2300      	movs	r3, #0
 800db18:	e001      	b.n	800db1e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800db1a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800db1e:	4618      	mov	r0, r3
 800db20:	3718      	adds	r7, #24
 800db22:	46bd      	mov	sp, r7
 800db24:	bd80      	pop	{r7, pc}

0800db26 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800db26:	b580      	push	{r7, lr}
 800db28:	b086      	sub	sp, #24
 800db2a:	af00      	add	r7, sp, #0
 800db2c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800db2e:	2300      	movs	r3, #0
 800db30:	60fb      	str	r3, [r7, #12]
 800db32:	2300      	movs	r3, #0
 800db34:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	2100      	movs	r1, #0
 800db3c:	4618      	mov	r0, r3
 800db3e:	f003 f87a 	bl	8010c36 <SDMMC_GetResponse>
 800db42:	4603      	mov	r3, r0
 800db44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800db48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800db4c:	d102      	bne.n	800db54 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800db4e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800db52:	e02f      	b.n	800dbb4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800db54:	f107 030c 	add.w	r3, r7, #12
 800db58:	4619      	mov	r1, r3
 800db5a:	6878      	ldr	r0, [r7, #4]
 800db5c:	f000 f82e 	bl	800dbbc <SD_FindSCR>
 800db60:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800db62:	697b      	ldr	r3, [r7, #20]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d001      	beq.n	800db6c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800db68:	697b      	ldr	r3, [r7, #20]
 800db6a:	e023      	b.n	800dbb4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800db6c:	693b      	ldr	r3, [r7, #16]
 800db6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800db72:	2b00      	cmp	r3, #0
 800db74:	d01c      	beq.n	800dbb0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	681a      	ldr	r2, [r3, #0]
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800db7e:	041b      	lsls	r3, r3, #16
 800db80:	4619      	mov	r1, r3
 800db82:	4610      	mov	r0, r2
 800db84:	f003 f9c2 	bl	8010f0c <SDMMC_CmdAppCommand>
 800db88:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800db8a:	697b      	ldr	r3, [r7, #20]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d001      	beq.n	800db94 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800db90:	697b      	ldr	r3, [r7, #20]
 800db92:	e00f      	b.n	800dbb4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	2100      	movs	r1, #0
 800db9a:	4618      	mov	r0, r3
 800db9c:	f003 f9fc 	bl	8010f98 <SDMMC_CmdBusWidth>
 800dba0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dba2:	697b      	ldr	r3, [r7, #20]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d001      	beq.n	800dbac <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800dba8:	697b      	ldr	r3, [r7, #20]
 800dbaa:	e003      	b.n	800dbb4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800dbac:	2300      	movs	r3, #0
 800dbae:	e001      	b.n	800dbb4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dbb0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	3718      	adds	r7, #24
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}

0800dbbc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800dbbc:	b590      	push	{r4, r7, lr}
 800dbbe:	b08f      	sub	sp, #60	@ 0x3c
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	6078      	str	r0, [r7, #4]
 800dbc4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800dbc6:	f7f8 fc1d 	bl	8006404 <HAL_GetTick>
 800dbca:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800dbcc:	2300      	movs	r3, #0
 800dbce:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	60bb      	str	r3, [r7, #8]
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800dbd8:	683b      	ldr	r3, [r7, #0]
 800dbda:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	2108      	movs	r1, #8
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	f003 f866 	bl	8010cb4 <SDMMC_CmdBlockLength>
 800dbe8:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800dbea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d001      	beq.n	800dbf4 <SD_FindSCR+0x38>
  {
    return errorstate;
 800dbf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbf2:	e0b2      	b.n	800dd5a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681a      	ldr	r2, [r3, #0]
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dbfc:	041b      	lsls	r3, r3, #16
 800dbfe:	4619      	mov	r1, r3
 800dc00:	4610      	mov	r0, r2
 800dc02:	f003 f983 	bl	8010f0c <SDMMC_CmdAppCommand>
 800dc06:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800dc08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d001      	beq.n	800dc12 <SD_FindSCR+0x56>
  {
    return errorstate;
 800dc0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc10:	e0a3      	b.n	800dd5a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800dc12:	f04f 33ff 	mov.w	r3, #4294967295
 800dc16:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800dc18:	2308      	movs	r3, #8
 800dc1a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800dc1c:	2330      	movs	r3, #48	@ 0x30
 800dc1e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800dc20:	2302      	movs	r3, #2
 800dc22:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800dc24:	2300      	movs	r3, #0
 800dc26:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800dc28:	2301      	movs	r3, #1
 800dc2a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	f107 0210 	add.w	r2, r7, #16
 800dc34:	4611      	mov	r1, r2
 800dc36:	4618      	mov	r0, r3
 800dc38:	f003 f810 	bl	8010c5c <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	4618      	mov	r0, r3
 800dc42:	f003 f9cb 	bl	8010fdc <SDMMC_CmdSendSCR>
 800dc46:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800dc48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d02a      	beq.n	800dca4 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800dc4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc50:	e083      	b.n	800dd5a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d00f      	beq.n	800dc80 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	6819      	ldr	r1, [r3, #0]
 800dc64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc66:	009b      	lsls	r3, r3, #2
 800dc68:	f107 0208 	add.w	r2, r7, #8
 800dc6c:	18d4      	adds	r4, r2, r3
 800dc6e:	4608      	mov	r0, r1
 800dc70:	f002 ff70 	bl	8010b54 <SDMMC_ReadFIFO>
 800dc74:	4603      	mov	r3, r0
 800dc76:	6023      	str	r3, [r4, #0]
      index++;
 800dc78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc7a:	3301      	adds	r3, #1
 800dc7c:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc7e:	e006      	b.n	800dc8e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d012      	beq.n	800dcb4 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800dc8e:	f7f8 fbb9 	bl	8006404 <HAL_GetTick>
 800dc92:	4602      	mov	r2, r0
 800dc94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc96:	1ad3      	subs	r3, r2, r3
 800dc98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc9c:	d102      	bne.n	800dca4 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800dc9e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dca2:	e05a      	b.n	800dd5a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcaa:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d0cf      	beq.n	800dc52 <SD_FindSCR+0x96>
 800dcb2:	e000      	b.n	800dcb6 <SD_FindSCR+0xfa>
      break;
 800dcb4:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcbc:	f003 0308 	and.w	r3, r3, #8
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d005      	beq.n	800dcd0 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	2208      	movs	r2, #8
 800dcca:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800dccc:	2308      	movs	r3, #8
 800dcce:	e044      	b.n	800dd5a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcd6:	f003 0302 	and.w	r3, r3, #2
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d005      	beq.n	800dcea <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	2202      	movs	r2, #2
 800dce4:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800dce6:	2302      	movs	r3, #2
 800dce8:	e037      	b.n	800dd5a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcf0:	f003 0320 	and.w	r3, r3, #32
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d005      	beq.n	800dd04 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	2220      	movs	r2, #32
 800dcfe:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800dd00:	2320      	movs	r3, #32
 800dd02:	e02a      	b.n	800dd5a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	f240 523a 	movw	r2, #1338	@ 0x53a
 800dd0c:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	061a      	lsls	r2, r3, #24
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	021b      	lsls	r3, r3, #8
 800dd16:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800dd1a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	0a1b      	lsrs	r3, r3, #8
 800dd20:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800dd24:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	0e1b      	lsrs	r3, r3, #24
 800dd2a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800dd2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd2e:	601a      	str	r2, [r3, #0]
    scr++;
 800dd30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd32:	3304      	adds	r3, #4
 800dd34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800dd36:	68bb      	ldr	r3, [r7, #8]
 800dd38:	061a      	lsls	r2, r3, #24
 800dd3a:	68bb      	ldr	r3, [r7, #8]
 800dd3c:	021b      	lsls	r3, r3, #8
 800dd3e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800dd42:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800dd44:	68bb      	ldr	r3, [r7, #8]
 800dd46:	0a1b      	lsrs	r3, r3, #8
 800dd48:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800dd4c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800dd4e:	68bb      	ldr	r3, [r7, #8]
 800dd50:	0e1b      	lsrs	r3, r3, #24
 800dd52:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800dd54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd56:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800dd58:	2300      	movs	r3, #0
}
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	373c      	adds	r7, #60	@ 0x3c
 800dd5e:	46bd      	mov	sp, r7
 800dd60:	bd90      	pop	{r4, r7, pc}

0800dd62 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800dd62:	b580      	push	{r7, lr}
 800dd64:	b082      	sub	sp, #8
 800dd66:	af00      	add	r7, sp, #0
 800dd68:	6078      	str	r0, [r7, #4]
 800dd6a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d101      	bne.n	800dd76 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800dd72:	2301      	movs	r3, #1
 800dd74:	e025      	b.n	800ddc2 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800dd7c:	b2db      	uxtb	r3, r3
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d106      	bne.n	800dd90 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	2200      	movs	r2, #0
 800dd86:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800dd8a:	6878      	ldr	r0, [r7, #4]
 800dd8c:	f7f7 f9ee 	bl	800516c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2202      	movs	r2, #2
 800dd94:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681a      	ldr	r2, [r3, #0]
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	3304      	adds	r3, #4
 800dda0:	4619      	mov	r1, r3
 800dda2:	4610      	mov	r0, r2
 800dda4:	f002 fde4 	bl	8010970 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	6818      	ldr	r0, [r3, #0]
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	685b      	ldr	r3, [r3, #4]
 800ddb0:	461a      	mov	r2, r3
 800ddb2:	6839      	ldr	r1, [r7, #0]
 800ddb4:	f002 fe38 	bl	8010a28 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	2201      	movs	r2, #1
 800ddbc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800ddc0:	2300      	movs	r3, #0
}
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	3708      	adds	r7, #8
 800ddc6:	46bd      	mov	sp, r7
 800ddc8:	bd80      	pop	{r7, pc}
	...

0800ddcc <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	b084      	sub	sp, #16
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d101      	bne.n	800ddde <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800ddda:	2301      	movs	r3, #1
 800dddc:	e04c      	b.n	800de78 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dde4:	b2db      	uxtb	r3, r3
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d106      	bne.n	800ddf8 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	2200      	movs	r2, #0
 800ddee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800ddf2:	6878      	ldr	r0, [r7, #4]
 800ddf4:	f7f6 fe40 	bl	8004a78 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	2202      	movs	r2, #2
 800ddfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	681a      	ldr	r2, [r3, #0]
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	f022 0203 	bic.w	r2, r2, #3
 800de0e:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800de18:	68fa      	ldr	r2, [r7, #12]
 800de1a:	4b19      	ldr	r3, [pc, #100]	@ (800de80 <HAL_SPDIFRX_Init+0xb4>)
 800de1c:	4013      	ands	r3, r2
 800de1e:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800de28:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800de2e:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800de34:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800de3a:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800de40:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800de46:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800de4c:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800de52:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800de58:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800de5a:	68fa      	ldr	r2, [r7, #12]
 800de5c:	4313      	orrs	r3, r2
 800de5e:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	68fa      	ldr	r2, [r7, #12]
 800de66:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	2200      	movs	r2, #0
 800de6c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	2201      	movs	r2, #1
 800de72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800de76:	2300      	movs	r3, #0
}
 800de78:	4618      	mov	r0, r3
 800de7a:	3710      	adds	r7, #16
 800de7c:	46bd      	mov	sp, r7
 800de7e:	bd80      	pop	{r7, pc}
 800de80:	fff88407 	.word	0xfff88407

0800de84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800de84:	b580      	push	{r7, lr}
 800de86:	b084      	sub	sp, #16
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d101      	bne.n	800de96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800de92:	2301      	movs	r3, #1
 800de94:	e09d      	b.n	800dfd2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d108      	bne.n	800deb0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	685b      	ldr	r3, [r3, #4]
 800dea2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dea6:	d009      	beq.n	800debc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	2200      	movs	r2, #0
 800deac:	61da      	str	r2, [r3, #28]
 800deae:	e005      	b.n	800debc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2200      	movs	r2, #0
 800deb4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	2200      	movs	r2, #0
 800deba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	2200      	movs	r2, #0
 800dec0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800dec8:	b2db      	uxtb	r3, r3
 800deca:	2b00      	cmp	r3, #0
 800decc:	d106      	bne.n	800dedc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	2200      	movs	r2, #0
 800ded2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ded6:	6878      	ldr	r0, [r7, #4]
 800ded8:	f7f6 fe32 	bl	8004b40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	2202      	movs	r2, #2
 800dee0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	681a      	ldr	r2, [r3, #0]
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800def2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	68db      	ldr	r3, [r3, #12]
 800def8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800defc:	d902      	bls.n	800df04 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800defe:	2300      	movs	r3, #0
 800df00:	60fb      	str	r3, [r7, #12]
 800df02:	e002      	b.n	800df0a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800df04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800df08:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	68db      	ldr	r3, [r3, #12]
 800df0e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800df12:	d007      	beq.n	800df24 <HAL_SPI_Init+0xa0>
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	68db      	ldr	r3, [r3, #12]
 800df18:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800df1c:	d002      	beq.n	800df24 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	2200      	movs	r2, #0
 800df22:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	685b      	ldr	r3, [r3, #4]
 800df28:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	689b      	ldr	r3, [r3, #8]
 800df30:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800df34:	431a      	orrs	r2, r3
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	691b      	ldr	r3, [r3, #16]
 800df3a:	f003 0302 	and.w	r3, r3, #2
 800df3e:	431a      	orrs	r2, r3
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	695b      	ldr	r3, [r3, #20]
 800df44:	f003 0301 	and.w	r3, r3, #1
 800df48:	431a      	orrs	r2, r3
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	699b      	ldr	r3, [r3, #24]
 800df4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800df52:	431a      	orrs	r2, r3
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	69db      	ldr	r3, [r3, #28]
 800df58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800df5c:	431a      	orrs	r2, r3
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	6a1b      	ldr	r3, [r3, #32]
 800df62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df66:	ea42 0103 	orr.w	r1, r2, r3
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df6e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	430a      	orrs	r2, r1
 800df78:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	699b      	ldr	r3, [r3, #24]
 800df7e:	0c1b      	lsrs	r3, r3, #16
 800df80:	f003 0204 	and.w	r2, r3, #4
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df88:	f003 0310 	and.w	r3, r3, #16
 800df8c:	431a      	orrs	r2, r3
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df92:	f003 0308 	and.w	r3, r3, #8
 800df96:	431a      	orrs	r2, r3
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	68db      	ldr	r3, [r3, #12]
 800df9c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800dfa0:	ea42 0103 	orr.w	r1, r2, r3
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	430a      	orrs	r2, r1
 800dfb0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	69da      	ldr	r2, [r3, #28]
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800dfc0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	2200      	movs	r2, #0
 800dfc6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	2201      	movs	r2, #1
 800dfcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800dfd0:	2300      	movs	r3, #0
}
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	3710      	adds	r7, #16
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	bd80      	pop	{r7, pc}

0800dfda <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800dfda:	b580      	push	{r7, lr}
 800dfdc:	b082      	sub	sp, #8
 800dfde:	af00      	add	r7, sp, #0
 800dfe0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d101      	bne.n	800dfec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800dfe8:	2301      	movs	r3, #1
 800dfea:	e049      	b.n	800e080 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dff2:	b2db      	uxtb	r3, r3
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d106      	bne.n	800e006 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	2200      	movs	r2, #0
 800dffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	f7f6 fdff 	bl	8004c04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	2202      	movs	r2, #2
 800e00a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	681a      	ldr	r2, [r3, #0]
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	3304      	adds	r3, #4
 800e016:	4619      	mov	r1, r3
 800e018:	4610      	mov	r0, r2
 800e01a:	f000 fc11 	bl	800e840 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	2201      	movs	r2, #1
 800e022:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	2201      	movs	r2, #1
 800e02a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	2201      	movs	r2, #1
 800e032:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	2201      	movs	r2, #1
 800e03a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	2201      	movs	r2, #1
 800e042:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	2201      	movs	r2, #1
 800e04a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	2201      	movs	r2, #1
 800e052:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	2201      	movs	r2, #1
 800e05a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	2201      	movs	r2, #1
 800e062:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	2201      	movs	r2, #1
 800e06a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	2201      	movs	r2, #1
 800e072:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	2201      	movs	r2, #1
 800e07a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e07e:	2300      	movs	r3, #0
}
 800e080:	4618      	mov	r0, r3
 800e082:	3708      	adds	r7, #8
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}

0800e088 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e088:	b480      	push	{r7}
 800e08a:	b085      	sub	sp, #20
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e096:	b2db      	uxtb	r3, r3
 800e098:	2b01      	cmp	r3, #1
 800e09a:	d001      	beq.n	800e0a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e09c:	2301      	movs	r3, #1
 800e09e:	e054      	b.n	800e14a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2202      	movs	r2, #2
 800e0a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	68da      	ldr	r2, [r3, #12]
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	f042 0201 	orr.w	r2, r2, #1
 800e0b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	4a26      	ldr	r2, [pc, #152]	@ (800e158 <HAL_TIM_Base_Start_IT+0xd0>)
 800e0be:	4293      	cmp	r3, r2
 800e0c0:	d022      	beq.n	800e108 <HAL_TIM_Base_Start_IT+0x80>
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e0ca:	d01d      	beq.n	800e108 <HAL_TIM_Base_Start_IT+0x80>
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	4a22      	ldr	r2, [pc, #136]	@ (800e15c <HAL_TIM_Base_Start_IT+0xd4>)
 800e0d2:	4293      	cmp	r3, r2
 800e0d4:	d018      	beq.n	800e108 <HAL_TIM_Base_Start_IT+0x80>
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	4a21      	ldr	r2, [pc, #132]	@ (800e160 <HAL_TIM_Base_Start_IT+0xd8>)
 800e0dc:	4293      	cmp	r3, r2
 800e0de:	d013      	beq.n	800e108 <HAL_TIM_Base_Start_IT+0x80>
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	4a1f      	ldr	r2, [pc, #124]	@ (800e164 <HAL_TIM_Base_Start_IT+0xdc>)
 800e0e6:	4293      	cmp	r3, r2
 800e0e8:	d00e      	beq.n	800e108 <HAL_TIM_Base_Start_IT+0x80>
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	4a1e      	ldr	r2, [pc, #120]	@ (800e168 <HAL_TIM_Base_Start_IT+0xe0>)
 800e0f0:	4293      	cmp	r3, r2
 800e0f2:	d009      	beq.n	800e108 <HAL_TIM_Base_Start_IT+0x80>
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	4a1c      	ldr	r2, [pc, #112]	@ (800e16c <HAL_TIM_Base_Start_IT+0xe4>)
 800e0fa:	4293      	cmp	r3, r2
 800e0fc:	d004      	beq.n	800e108 <HAL_TIM_Base_Start_IT+0x80>
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	4a1b      	ldr	r2, [pc, #108]	@ (800e170 <HAL_TIM_Base_Start_IT+0xe8>)
 800e104:	4293      	cmp	r3, r2
 800e106:	d115      	bne.n	800e134 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	689a      	ldr	r2, [r3, #8]
 800e10e:	4b19      	ldr	r3, [pc, #100]	@ (800e174 <HAL_TIM_Base_Start_IT+0xec>)
 800e110:	4013      	ands	r3, r2
 800e112:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	2b06      	cmp	r3, #6
 800e118:	d015      	beq.n	800e146 <HAL_TIM_Base_Start_IT+0xbe>
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e120:	d011      	beq.n	800e146 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	681a      	ldr	r2, [r3, #0]
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	f042 0201 	orr.w	r2, r2, #1
 800e130:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e132:	e008      	b.n	800e146 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	681a      	ldr	r2, [r3, #0]
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	f042 0201 	orr.w	r2, r2, #1
 800e142:	601a      	str	r2, [r3, #0]
 800e144:	e000      	b.n	800e148 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e146:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e148:	2300      	movs	r3, #0
}
 800e14a:	4618      	mov	r0, r3
 800e14c:	3714      	adds	r7, #20
 800e14e:	46bd      	mov	sp, r7
 800e150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e154:	4770      	bx	lr
 800e156:	bf00      	nop
 800e158:	40010000 	.word	0x40010000
 800e15c:	40000400 	.word	0x40000400
 800e160:	40000800 	.word	0x40000800
 800e164:	40000c00 	.word	0x40000c00
 800e168:	40010400 	.word	0x40010400
 800e16c:	40014000 	.word	0x40014000
 800e170:	40001800 	.word	0x40001800
 800e174:	00010007 	.word	0x00010007

0800e178 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	b082      	sub	sp, #8
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	2b00      	cmp	r3, #0
 800e184:	d101      	bne.n	800e18a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e186:	2301      	movs	r3, #1
 800e188:	e049      	b.n	800e21e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e190:	b2db      	uxtb	r3, r3
 800e192:	2b00      	cmp	r3, #0
 800e194:	d106      	bne.n	800e1a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	2200      	movs	r2, #0
 800e19a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e19e:	6878      	ldr	r0, [r7, #4]
 800e1a0:	f7f6 fd9e 	bl	8004ce0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	2202      	movs	r2, #2
 800e1a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681a      	ldr	r2, [r3, #0]
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	3304      	adds	r3, #4
 800e1b4:	4619      	mov	r1, r3
 800e1b6:	4610      	mov	r0, r2
 800e1b8:	f000 fb42 	bl	800e840 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	2201      	movs	r2, #1
 800e1c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	2201      	movs	r2, #1
 800e1c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	2201      	movs	r2, #1
 800e1d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	2201      	movs	r2, #1
 800e1d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	2201      	movs	r2, #1
 800e1e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	2201      	movs	r2, #1
 800e1e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	2201      	movs	r2, #1
 800e1f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	2201      	movs	r2, #1
 800e1f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	2201      	movs	r2, #1
 800e200:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	2201      	movs	r2, #1
 800e208:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	2201      	movs	r2, #1
 800e210:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	2201      	movs	r2, #1
 800e218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e21c:	2300      	movs	r3, #0
}
 800e21e:	4618      	mov	r0, r3
 800e220:	3708      	adds	r7, #8
 800e222:	46bd      	mov	sp, r7
 800e224:	bd80      	pop	{r7, pc}

0800e226 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e226:	b580      	push	{r7, lr}
 800e228:	b084      	sub	sp, #16
 800e22a:	af00      	add	r7, sp, #0
 800e22c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	68db      	ldr	r3, [r3, #12]
 800e234:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	691b      	ldr	r3, [r3, #16]
 800e23c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e23e:	68bb      	ldr	r3, [r7, #8]
 800e240:	f003 0302 	and.w	r3, r3, #2
 800e244:	2b00      	cmp	r3, #0
 800e246:	d020      	beq.n	800e28a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	f003 0302 	and.w	r3, r3, #2
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d01b      	beq.n	800e28a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	f06f 0202 	mvn.w	r2, #2
 800e25a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	2201      	movs	r2, #1
 800e260:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	699b      	ldr	r3, [r3, #24]
 800e268:	f003 0303 	and.w	r3, r3, #3
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d003      	beq.n	800e278 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e270:	6878      	ldr	r0, [r7, #4]
 800e272:	f000 fac7 	bl	800e804 <HAL_TIM_IC_CaptureCallback>
 800e276:	e005      	b.n	800e284 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e278:	6878      	ldr	r0, [r7, #4]
 800e27a:	f000 fab9 	bl	800e7f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e27e:	6878      	ldr	r0, [r7, #4]
 800e280:	f000 faca 	bl	800e818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	2200      	movs	r2, #0
 800e288:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e28a:	68bb      	ldr	r3, [r7, #8]
 800e28c:	f003 0304 	and.w	r3, r3, #4
 800e290:	2b00      	cmp	r3, #0
 800e292:	d020      	beq.n	800e2d6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	f003 0304 	and.w	r3, r3, #4
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d01b      	beq.n	800e2d6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	f06f 0204 	mvn.w	r2, #4
 800e2a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	2202      	movs	r2, #2
 800e2ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	699b      	ldr	r3, [r3, #24]
 800e2b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d003      	beq.n	800e2c4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e2bc:	6878      	ldr	r0, [r7, #4]
 800e2be:	f000 faa1 	bl	800e804 <HAL_TIM_IC_CaptureCallback>
 800e2c2:	e005      	b.n	800e2d0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e2c4:	6878      	ldr	r0, [r7, #4]
 800e2c6:	f000 fa93 	bl	800e7f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e2ca:	6878      	ldr	r0, [r7, #4]
 800e2cc:	f000 faa4 	bl	800e818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e2d6:	68bb      	ldr	r3, [r7, #8]
 800e2d8:	f003 0308 	and.w	r3, r3, #8
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d020      	beq.n	800e322 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	f003 0308 	and.w	r3, r3, #8
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d01b      	beq.n	800e322 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	f06f 0208 	mvn.w	r2, #8
 800e2f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	2204      	movs	r2, #4
 800e2f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	69db      	ldr	r3, [r3, #28]
 800e300:	f003 0303 	and.w	r3, r3, #3
 800e304:	2b00      	cmp	r3, #0
 800e306:	d003      	beq.n	800e310 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e308:	6878      	ldr	r0, [r7, #4]
 800e30a:	f000 fa7b 	bl	800e804 <HAL_TIM_IC_CaptureCallback>
 800e30e:	e005      	b.n	800e31c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e310:	6878      	ldr	r0, [r7, #4]
 800e312:	f000 fa6d 	bl	800e7f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e316:	6878      	ldr	r0, [r7, #4]
 800e318:	f000 fa7e 	bl	800e818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	2200      	movs	r2, #0
 800e320:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e322:	68bb      	ldr	r3, [r7, #8]
 800e324:	f003 0310 	and.w	r3, r3, #16
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d020      	beq.n	800e36e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	f003 0310 	and.w	r3, r3, #16
 800e332:	2b00      	cmp	r3, #0
 800e334:	d01b      	beq.n	800e36e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	f06f 0210 	mvn.w	r2, #16
 800e33e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	2208      	movs	r2, #8
 800e344:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	69db      	ldr	r3, [r3, #28]
 800e34c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e350:	2b00      	cmp	r3, #0
 800e352:	d003      	beq.n	800e35c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e354:	6878      	ldr	r0, [r7, #4]
 800e356:	f000 fa55 	bl	800e804 <HAL_TIM_IC_CaptureCallback>
 800e35a:	e005      	b.n	800e368 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e35c:	6878      	ldr	r0, [r7, #4]
 800e35e:	f000 fa47 	bl	800e7f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f000 fa58 	bl	800e818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	2200      	movs	r2, #0
 800e36c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e36e:	68bb      	ldr	r3, [r7, #8]
 800e370:	f003 0301 	and.w	r3, r3, #1
 800e374:	2b00      	cmp	r3, #0
 800e376:	d00c      	beq.n	800e392 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	f003 0301 	and.w	r3, r3, #1
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d007      	beq.n	800e392 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	f06f 0201 	mvn.w	r2, #1
 800e38a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e38c:	6878      	ldr	r0, [r7, #4]
 800e38e:	f7f5 fe41 	bl	8004014 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e392:	68bb      	ldr	r3, [r7, #8]
 800e394:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d104      	bne.n	800e3a6 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800e39c:	68bb      	ldr	r3, [r7, #8]
 800e39e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d00c      	beq.n	800e3c0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d007      	beq.n	800e3c0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e3b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e3ba:	6878      	ldr	r0, [r7, #4]
 800e3bc:	f000 fef4 	bl	800f1a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e3c0:	68bb      	ldr	r3, [r7, #8]
 800e3c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d00c      	beq.n	800e3e4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d007      	beq.n	800e3e4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e3dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e3de:	6878      	ldr	r0, [r7, #4]
 800e3e0:	f000 feec 	bl	800f1bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e3e4:	68bb      	ldr	r3, [r7, #8]
 800e3e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d00c      	beq.n	800e408 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d007      	beq.n	800e408 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e402:	6878      	ldr	r0, [r7, #4]
 800e404:	f000 fa12 	bl	800e82c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e408:	68bb      	ldr	r3, [r7, #8]
 800e40a:	f003 0320 	and.w	r3, r3, #32
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d00c      	beq.n	800e42c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	f003 0320 	and.w	r3, r3, #32
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d007      	beq.n	800e42c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	f06f 0220 	mvn.w	r2, #32
 800e424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e426:	6878      	ldr	r0, [r7, #4]
 800e428:	f000 feb4 	bl	800f194 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e42c:	bf00      	nop
 800e42e:	3710      	adds	r7, #16
 800e430:	46bd      	mov	sp, r7
 800e432:	bd80      	pop	{r7, pc}

0800e434 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b086      	sub	sp, #24
 800e438:	af00      	add	r7, sp, #0
 800e43a:	60f8      	str	r0, [r7, #12]
 800e43c:	60b9      	str	r1, [r7, #8]
 800e43e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e440:	2300      	movs	r3, #0
 800e442:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e44a:	2b01      	cmp	r3, #1
 800e44c:	d101      	bne.n	800e452 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e44e:	2302      	movs	r3, #2
 800e450:	e0ff      	b.n	800e652 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	2201      	movs	r2, #1
 800e456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	2b14      	cmp	r3, #20
 800e45e:	f200 80f0 	bhi.w	800e642 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800e462:	a201      	add	r2, pc, #4	@ (adr r2, 800e468 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e468:	0800e4bd 	.word	0x0800e4bd
 800e46c:	0800e643 	.word	0x0800e643
 800e470:	0800e643 	.word	0x0800e643
 800e474:	0800e643 	.word	0x0800e643
 800e478:	0800e4fd 	.word	0x0800e4fd
 800e47c:	0800e643 	.word	0x0800e643
 800e480:	0800e643 	.word	0x0800e643
 800e484:	0800e643 	.word	0x0800e643
 800e488:	0800e53f 	.word	0x0800e53f
 800e48c:	0800e643 	.word	0x0800e643
 800e490:	0800e643 	.word	0x0800e643
 800e494:	0800e643 	.word	0x0800e643
 800e498:	0800e57f 	.word	0x0800e57f
 800e49c:	0800e643 	.word	0x0800e643
 800e4a0:	0800e643 	.word	0x0800e643
 800e4a4:	0800e643 	.word	0x0800e643
 800e4a8:	0800e5c1 	.word	0x0800e5c1
 800e4ac:	0800e643 	.word	0x0800e643
 800e4b0:	0800e643 	.word	0x0800e643
 800e4b4:	0800e643 	.word	0x0800e643
 800e4b8:	0800e601 	.word	0x0800e601
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	68b9      	ldr	r1, [r7, #8]
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	f000 fa62 	bl	800e98c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	699a      	ldr	r2, [r3, #24]
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	f042 0208 	orr.w	r2, r2, #8
 800e4d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	699a      	ldr	r2, [r3, #24]
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	f022 0204 	bic.w	r2, r2, #4
 800e4e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	6999      	ldr	r1, [r3, #24]
 800e4ee:	68bb      	ldr	r3, [r7, #8]
 800e4f0:	691a      	ldr	r2, [r3, #16]
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	430a      	orrs	r2, r1
 800e4f8:	619a      	str	r2, [r3, #24]
      break;
 800e4fa:	e0a5      	b.n	800e648 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	68b9      	ldr	r1, [r7, #8]
 800e502:	4618      	mov	r0, r3
 800e504:	f000 fab4 	bl	800ea70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	699a      	ldr	r2, [r3, #24]
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e516:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	699a      	ldr	r2, [r3, #24]
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e526:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	6999      	ldr	r1, [r3, #24]
 800e52e:	68bb      	ldr	r3, [r7, #8]
 800e530:	691b      	ldr	r3, [r3, #16]
 800e532:	021a      	lsls	r2, r3, #8
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	430a      	orrs	r2, r1
 800e53a:	619a      	str	r2, [r3, #24]
      break;
 800e53c:	e084      	b.n	800e648 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	68b9      	ldr	r1, [r7, #8]
 800e544:	4618      	mov	r0, r3
 800e546:	f000 fb0b 	bl	800eb60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	69da      	ldr	r2, [r3, #28]
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	f042 0208 	orr.w	r2, r2, #8
 800e558:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	69da      	ldr	r2, [r3, #28]
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	f022 0204 	bic.w	r2, r2, #4
 800e568:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	69d9      	ldr	r1, [r3, #28]
 800e570:	68bb      	ldr	r3, [r7, #8]
 800e572:	691a      	ldr	r2, [r3, #16]
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	430a      	orrs	r2, r1
 800e57a:	61da      	str	r2, [r3, #28]
      break;
 800e57c:	e064      	b.n	800e648 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	68b9      	ldr	r1, [r7, #8]
 800e584:	4618      	mov	r0, r3
 800e586:	f000 fb61 	bl	800ec4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	69da      	ldr	r2, [r3, #28]
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e598:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	69da      	ldr	r2, [r3, #28]
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e5a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	69d9      	ldr	r1, [r3, #28]
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	691b      	ldr	r3, [r3, #16]
 800e5b4:	021a      	lsls	r2, r3, #8
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	430a      	orrs	r2, r1
 800e5bc:	61da      	str	r2, [r3, #28]
      break;
 800e5be:	e043      	b.n	800e648 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	68b9      	ldr	r1, [r7, #8]
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	f000 fb98 	bl	800ecfc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	f042 0208 	orr.w	r2, r2, #8
 800e5da:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	f022 0204 	bic.w	r2, r2, #4
 800e5ea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e5f2:	68bb      	ldr	r3, [r7, #8]
 800e5f4:	691a      	ldr	r2, [r3, #16]
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	430a      	orrs	r2, r1
 800e5fc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e5fe:	e023      	b.n	800e648 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	68b9      	ldr	r1, [r7, #8]
 800e606:	4618      	mov	r0, r3
 800e608:	f000 fbca 	bl	800eda0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e61a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e62a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e632:	68bb      	ldr	r3, [r7, #8]
 800e634:	691b      	ldr	r3, [r3, #16]
 800e636:	021a      	lsls	r2, r3, #8
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	430a      	orrs	r2, r1
 800e63e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e640:	e002      	b.n	800e648 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800e642:	2301      	movs	r3, #1
 800e644:	75fb      	strb	r3, [r7, #23]
      break;
 800e646:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	2200      	movs	r2, #0
 800e64c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e650:	7dfb      	ldrb	r3, [r7, #23]
}
 800e652:	4618      	mov	r0, r3
 800e654:	3718      	adds	r7, #24
 800e656:	46bd      	mov	sp, r7
 800e658:	bd80      	pop	{r7, pc}
 800e65a:	bf00      	nop

0800e65c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b084      	sub	sp, #16
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
 800e664:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e666:	2300      	movs	r3, #0
 800e668:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e670:	2b01      	cmp	r3, #1
 800e672:	d101      	bne.n	800e678 <HAL_TIM_ConfigClockSource+0x1c>
 800e674:	2302      	movs	r3, #2
 800e676:	e0b4      	b.n	800e7e2 <HAL_TIM_ConfigClockSource+0x186>
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	2201      	movs	r2, #1
 800e67c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	2202      	movs	r2, #2
 800e684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	689b      	ldr	r3, [r3, #8]
 800e68e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e690:	68ba      	ldr	r2, [r7, #8]
 800e692:	4b56      	ldr	r3, [pc, #344]	@ (800e7ec <HAL_TIM_ConfigClockSource+0x190>)
 800e694:	4013      	ands	r3, r2
 800e696:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e698:	68bb      	ldr	r3, [r7, #8]
 800e69a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e69e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	68ba      	ldr	r2, [r7, #8]
 800e6a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e6b0:	d03e      	beq.n	800e730 <HAL_TIM_ConfigClockSource+0xd4>
 800e6b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e6b6:	f200 8087 	bhi.w	800e7c8 <HAL_TIM_ConfigClockSource+0x16c>
 800e6ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e6be:	f000 8086 	beq.w	800e7ce <HAL_TIM_ConfigClockSource+0x172>
 800e6c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e6c6:	d87f      	bhi.n	800e7c8 <HAL_TIM_ConfigClockSource+0x16c>
 800e6c8:	2b70      	cmp	r3, #112	@ 0x70
 800e6ca:	d01a      	beq.n	800e702 <HAL_TIM_ConfigClockSource+0xa6>
 800e6cc:	2b70      	cmp	r3, #112	@ 0x70
 800e6ce:	d87b      	bhi.n	800e7c8 <HAL_TIM_ConfigClockSource+0x16c>
 800e6d0:	2b60      	cmp	r3, #96	@ 0x60
 800e6d2:	d050      	beq.n	800e776 <HAL_TIM_ConfigClockSource+0x11a>
 800e6d4:	2b60      	cmp	r3, #96	@ 0x60
 800e6d6:	d877      	bhi.n	800e7c8 <HAL_TIM_ConfigClockSource+0x16c>
 800e6d8:	2b50      	cmp	r3, #80	@ 0x50
 800e6da:	d03c      	beq.n	800e756 <HAL_TIM_ConfigClockSource+0xfa>
 800e6dc:	2b50      	cmp	r3, #80	@ 0x50
 800e6de:	d873      	bhi.n	800e7c8 <HAL_TIM_ConfigClockSource+0x16c>
 800e6e0:	2b40      	cmp	r3, #64	@ 0x40
 800e6e2:	d058      	beq.n	800e796 <HAL_TIM_ConfigClockSource+0x13a>
 800e6e4:	2b40      	cmp	r3, #64	@ 0x40
 800e6e6:	d86f      	bhi.n	800e7c8 <HAL_TIM_ConfigClockSource+0x16c>
 800e6e8:	2b30      	cmp	r3, #48	@ 0x30
 800e6ea:	d064      	beq.n	800e7b6 <HAL_TIM_ConfigClockSource+0x15a>
 800e6ec:	2b30      	cmp	r3, #48	@ 0x30
 800e6ee:	d86b      	bhi.n	800e7c8 <HAL_TIM_ConfigClockSource+0x16c>
 800e6f0:	2b20      	cmp	r3, #32
 800e6f2:	d060      	beq.n	800e7b6 <HAL_TIM_ConfigClockSource+0x15a>
 800e6f4:	2b20      	cmp	r3, #32
 800e6f6:	d867      	bhi.n	800e7c8 <HAL_TIM_ConfigClockSource+0x16c>
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d05c      	beq.n	800e7b6 <HAL_TIM_ConfigClockSource+0x15a>
 800e6fc:	2b10      	cmp	r3, #16
 800e6fe:	d05a      	beq.n	800e7b6 <HAL_TIM_ConfigClockSource+0x15a>
 800e700:	e062      	b.n	800e7c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e706:	683b      	ldr	r3, [r7, #0]
 800e708:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e70a:	683b      	ldr	r3, [r7, #0]
 800e70c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e70e:	683b      	ldr	r3, [r7, #0]
 800e710:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e712:	f000 fc13 	bl	800ef3c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	689b      	ldr	r3, [r3, #8]
 800e71c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e71e:	68bb      	ldr	r3, [r7, #8]
 800e720:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e724:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	68ba      	ldr	r2, [r7, #8]
 800e72c:	609a      	str	r2, [r3, #8]
      break;
 800e72e:	e04f      	b.n	800e7d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e734:	683b      	ldr	r3, [r7, #0]
 800e736:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e738:	683b      	ldr	r3, [r7, #0]
 800e73a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e73c:	683b      	ldr	r3, [r7, #0]
 800e73e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e740:	f000 fbfc 	bl	800ef3c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	689a      	ldr	r2, [r3, #8]
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e752:	609a      	str	r2, [r3, #8]
      break;
 800e754:	e03c      	b.n	800e7d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e75a:	683b      	ldr	r3, [r7, #0]
 800e75c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e75e:	683b      	ldr	r3, [r7, #0]
 800e760:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e762:	461a      	mov	r2, r3
 800e764:	f000 fb70 	bl	800ee48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	2150      	movs	r1, #80	@ 0x50
 800e76e:	4618      	mov	r0, r3
 800e770:	f000 fbc9 	bl	800ef06 <TIM_ITRx_SetConfig>
      break;
 800e774:	e02c      	b.n	800e7d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e77a:	683b      	ldr	r3, [r7, #0]
 800e77c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e77e:	683b      	ldr	r3, [r7, #0]
 800e780:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e782:	461a      	mov	r2, r3
 800e784:	f000 fb8f 	bl	800eea6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	2160      	movs	r1, #96	@ 0x60
 800e78e:	4618      	mov	r0, r3
 800e790:	f000 fbb9 	bl	800ef06 <TIM_ITRx_SetConfig>
      break;
 800e794:	e01c      	b.n	800e7d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e79a:	683b      	ldr	r3, [r7, #0]
 800e79c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e79e:	683b      	ldr	r3, [r7, #0]
 800e7a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e7a2:	461a      	mov	r2, r3
 800e7a4:	f000 fb50 	bl	800ee48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	2140      	movs	r1, #64	@ 0x40
 800e7ae:	4618      	mov	r0, r3
 800e7b0:	f000 fba9 	bl	800ef06 <TIM_ITRx_SetConfig>
      break;
 800e7b4:	e00c      	b.n	800e7d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	681a      	ldr	r2, [r3, #0]
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	4619      	mov	r1, r3
 800e7c0:	4610      	mov	r0, r2
 800e7c2:	f000 fba0 	bl	800ef06 <TIM_ITRx_SetConfig>
      break;
 800e7c6:	e003      	b.n	800e7d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800e7c8:	2301      	movs	r3, #1
 800e7ca:	73fb      	strb	r3, [r7, #15]
      break;
 800e7cc:	e000      	b.n	800e7d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800e7ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	2201      	movs	r2, #1
 800e7d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	2200      	movs	r2, #0
 800e7dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e7e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7e2:	4618      	mov	r0, r3
 800e7e4:	3710      	adds	r7, #16
 800e7e6:	46bd      	mov	sp, r7
 800e7e8:	bd80      	pop	{r7, pc}
 800e7ea:	bf00      	nop
 800e7ec:	fffeff88 	.word	0xfffeff88

0800e7f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e7f0:	b480      	push	{r7}
 800e7f2:	b083      	sub	sp, #12
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e7f8:	bf00      	nop
 800e7fa:	370c      	adds	r7, #12
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e802:	4770      	bx	lr

0800e804 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e804:	b480      	push	{r7}
 800e806:	b083      	sub	sp, #12
 800e808:	af00      	add	r7, sp, #0
 800e80a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e80c:	bf00      	nop
 800e80e:	370c      	adds	r7, #12
 800e810:	46bd      	mov	sp, r7
 800e812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e816:	4770      	bx	lr

0800e818 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e818:	b480      	push	{r7}
 800e81a:	b083      	sub	sp, #12
 800e81c:	af00      	add	r7, sp, #0
 800e81e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e820:	bf00      	nop
 800e822:	370c      	adds	r7, #12
 800e824:	46bd      	mov	sp, r7
 800e826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82a:	4770      	bx	lr

0800e82c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e82c:	b480      	push	{r7}
 800e82e:	b083      	sub	sp, #12
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e834:	bf00      	nop
 800e836:	370c      	adds	r7, #12
 800e838:	46bd      	mov	sp, r7
 800e83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e83e:	4770      	bx	lr

0800e840 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e840:	b480      	push	{r7}
 800e842:	b085      	sub	sp, #20
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]
 800e848:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	4a43      	ldr	r2, [pc, #268]	@ (800e960 <TIM_Base_SetConfig+0x120>)
 800e854:	4293      	cmp	r3, r2
 800e856:	d013      	beq.n	800e880 <TIM_Base_SetConfig+0x40>
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e85e:	d00f      	beq.n	800e880 <TIM_Base_SetConfig+0x40>
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	4a40      	ldr	r2, [pc, #256]	@ (800e964 <TIM_Base_SetConfig+0x124>)
 800e864:	4293      	cmp	r3, r2
 800e866:	d00b      	beq.n	800e880 <TIM_Base_SetConfig+0x40>
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	4a3f      	ldr	r2, [pc, #252]	@ (800e968 <TIM_Base_SetConfig+0x128>)
 800e86c:	4293      	cmp	r3, r2
 800e86e:	d007      	beq.n	800e880 <TIM_Base_SetConfig+0x40>
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	4a3e      	ldr	r2, [pc, #248]	@ (800e96c <TIM_Base_SetConfig+0x12c>)
 800e874:	4293      	cmp	r3, r2
 800e876:	d003      	beq.n	800e880 <TIM_Base_SetConfig+0x40>
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	4a3d      	ldr	r2, [pc, #244]	@ (800e970 <TIM_Base_SetConfig+0x130>)
 800e87c:	4293      	cmp	r3, r2
 800e87e:	d108      	bne.n	800e892 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e886:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e888:	683b      	ldr	r3, [r7, #0]
 800e88a:	685b      	ldr	r3, [r3, #4]
 800e88c:	68fa      	ldr	r2, [r7, #12]
 800e88e:	4313      	orrs	r3, r2
 800e890:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	4a32      	ldr	r2, [pc, #200]	@ (800e960 <TIM_Base_SetConfig+0x120>)
 800e896:	4293      	cmp	r3, r2
 800e898:	d02b      	beq.n	800e8f2 <TIM_Base_SetConfig+0xb2>
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8a0:	d027      	beq.n	800e8f2 <TIM_Base_SetConfig+0xb2>
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	4a2f      	ldr	r2, [pc, #188]	@ (800e964 <TIM_Base_SetConfig+0x124>)
 800e8a6:	4293      	cmp	r3, r2
 800e8a8:	d023      	beq.n	800e8f2 <TIM_Base_SetConfig+0xb2>
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	4a2e      	ldr	r2, [pc, #184]	@ (800e968 <TIM_Base_SetConfig+0x128>)
 800e8ae:	4293      	cmp	r3, r2
 800e8b0:	d01f      	beq.n	800e8f2 <TIM_Base_SetConfig+0xb2>
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	4a2d      	ldr	r2, [pc, #180]	@ (800e96c <TIM_Base_SetConfig+0x12c>)
 800e8b6:	4293      	cmp	r3, r2
 800e8b8:	d01b      	beq.n	800e8f2 <TIM_Base_SetConfig+0xb2>
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	4a2c      	ldr	r2, [pc, #176]	@ (800e970 <TIM_Base_SetConfig+0x130>)
 800e8be:	4293      	cmp	r3, r2
 800e8c0:	d017      	beq.n	800e8f2 <TIM_Base_SetConfig+0xb2>
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	4a2b      	ldr	r2, [pc, #172]	@ (800e974 <TIM_Base_SetConfig+0x134>)
 800e8c6:	4293      	cmp	r3, r2
 800e8c8:	d013      	beq.n	800e8f2 <TIM_Base_SetConfig+0xb2>
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	4a2a      	ldr	r2, [pc, #168]	@ (800e978 <TIM_Base_SetConfig+0x138>)
 800e8ce:	4293      	cmp	r3, r2
 800e8d0:	d00f      	beq.n	800e8f2 <TIM_Base_SetConfig+0xb2>
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	4a29      	ldr	r2, [pc, #164]	@ (800e97c <TIM_Base_SetConfig+0x13c>)
 800e8d6:	4293      	cmp	r3, r2
 800e8d8:	d00b      	beq.n	800e8f2 <TIM_Base_SetConfig+0xb2>
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	4a28      	ldr	r2, [pc, #160]	@ (800e980 <TIM_Base_SetConfig+0x140>)
 800e8de:	4293      	cmp	r3, r2
 800e8e0:	d007      	beq.n	800e8f2 <TIM_Base_SetConfig+0xb2>
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	4a27      	ldr	r2, [pc, #156]	@ (800e984 <TIM_Base_SetConfig+0x144>)
 800e8e6:	4293      	cmp	r3, r2
 800e8e8:	d003      	beq.n	800e8f2 <TIM_Base_SetConfig+0xb2>
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	4a26      	ldr	r2, [pc, #152]	@ (800e988 <TIM_Base_SetConfig+0x148>)
 800e8ee:	4293      	cmp	r3, r2
 800e8f0:	d108      	bne.n	800e904 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e8f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e8fa:	683b      	ldr	r3, [r7, #0]
 800e8fc:	68db      	ldr	r3, [r3, #12]
 800e8fe:	68fa      	ldr	r2, [r7, #12]
 800e900:	4313      	orrs	r3, r2
 800e902:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e90a:	683b      	ldr	r3, [r7, #0]
 800e90c:	695b      	ldr	r3, [r3, #20]
 800e90e:	4313      	orrs	r3, r2
 800e910:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e912:	683b      	ldr	r3, [r7, #0]
 800e914:	689a      	ldr	r2, [r3, #8]
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e91a:	683b      	ldr	r3, [r7, #0]
 800e91c:	681a      	ldr	r2, [r3, #0]
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	4a0e      	ldr	r2, [pc, #56]	@ (800e960 <TIM_Base_SetConfig+0x120>)
 800e926:	4293      	cmp	r3, r2
 800e928:	d003      	beq.n	800e932 <TIM_Base_SetConfig+0xf2>
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	4a10      	ldr	r2, [pc, #64]	@ (800e970 <TIM_Base_SetConfig+0x130>)
 800e92e:	4293      	cmp	r3, r2
 800e930:	d103      	bne.n	800e93a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e932:	683b      	ldr	r3, [r7, #0]
 800e934:	691a      	ldr	r2, [r3, #16]
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	f043 0204 	orr.w	r2, r3, #4
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	2201      	movs	r2, #1
 800e94a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	68fa      	ldr	r2, [r7, #12]
 800e950:	601a      	str	r2, [r3, #0]
}
 800e952:	bf00      	nop
 800e954:	3714      	adds	r7, #20
 800e956:	46bd      	mov	sp, r7
 800e958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95c:	4770      	bx	lr
 800e95e:	bf00      	nop
 800e960:	40010000 	.word	0x40010000
 800e964:	40000400 	.word	0x40000400
 800e968:	40000800 	.word	0x40000800
 800e96c:	40000c00 	.word	0x40000c00
 800e970:	40010400 	.word	0x40010400
 800e974:	40014000 	.word	0x40014000
 800e978:	40014400 	.word	0x40014400
 800e97c:	40014800 	.word	0x40014800
 800e980:	40001800 	.word	0x40001800
 800e984:	40001c00 	.word	0x40001c00
 800e988:	40002000 	.word	0x40002000

0800e98c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e98c:	b480      	push	{r7}
 800e98e:	b087      	sub	sp, #28
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
 800e994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	6a1b      	ldr	r3, [r3, #32]
 800e99a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	6a1b      	ldr	r3, [r3, #32]
 800e9a0:	f023 0201 	bic.w	r2, r3, #1
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	685b      	ldr	r3, [r3, #4]
 800e9ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	699b      	ldr	r3, [r3, #24]
 800e9b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e9b4:	68fa      	ldr	r2, [r7, #12]
 800e9b6:	4b2b      	ldr	r3, [pc, #172]	@ (800ea64 <TIM_OC1_SetConfig+0xd8>)
 800e9b8:	4013      	ands	r3, r2
 800e9ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	f023 0303 	bic.w	r3, r3, #3
 800e9c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e9c4:	683b      	ldr	r3, [r7, #0]
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	68fa      	ldr	r2, [r7, #12]
 800e9ca:	4313      	orrs	r3, r2
 800e9cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e9ce:	697b      	ldr	r3, [r7, #20]
 800e9d0:	f023 0302 	bic.w	r3, r3, #2
 800e9d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	689b      	ldr	r3, [r3, #8]
 800e9da:	697a      	ldr	r2, [r7, #20]
 800e9dc:	4313      	orrs	r3, r2
 800e9de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	4a21      	ldr	r2, [pc, #132]	@ (800ea68 <TIM_OC1_SetConfig+0xdc>)
 800e9e4:	4293      	cmp	r3, r2
 800e9e6:	d003      	beq.n	800e9f0 <TIM_OC1_SetConfig+0x64>
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	4a20      	ldr	r2, [pc, #128]	@ (800ea6c <TIM_OC1_SetConfig+0xe0>)
 800e9ec:	4293      	cmp	r3, r2
 800e9ee:	d10c      	bne.n	800ea0a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e9f0:	697b      	ldr	r3, [r7, #20]
 800e9f2:	f023 0308 	bic.w	r3, r3, #8
 800e9f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e9f8:	683b      	ldr	r3, [r7, #0]
 800e9fa:	68db      	ldr	r3, [r3, #12]
 800e9fc:	697a      	ldr	r2, [r7, #20]
 800e9fe:	4313      	orrs	r3, r2
 800ea00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ea02:	697b      	ldr	r3, [r7, #20]
 800ea04:	f023 0304 	bic.w	r3, r3, #4
 800ea08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	4a16      	ldr	r2, [pc, #88]	@ (800ea68 <TIM_OC1_SetConfig+0xdc>)
 800ea0e:	4293      	cmp	r3, r2
 800ea10:	d003      	beq.n	800ea1a <TIM_OC1_SetConfig+0x8e>
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	4a15      	ldr	r2, [pc, #84]	@ (800ea6c <TIM_OC1_SetConfig+0xe0>)
 800ea16:	4293      	cmp	r3, r2
 800ea18:	d111      	bne.n	800ea3e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ea1a:	693b      	ldr	r3, [r7, #16]
 800ea1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ea20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ea22:	693b      	ldr	r3, [r7, #16]
 800ea24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ea28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ea2a:	683b      	ldr	r3, [r7, #0]
 800ea2c:	695b      	ldr	r3, [r3, #20]
 800ea2e:	693a      	ldr	r2, [r7, #16]
 800ea30:	4313      	orrs	r3, r2
 800ea32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ea34:	683b      	ldr	r3, [r7, #0]
 800ea36:	699b      	ldr	r3, [r3, #24]
 800ea38:	693a      	ldr	r2, [r7, #16]
 800ea3a:	4313      	orrs	r3, r2
 800ea3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	693a      	ldr	r2, [r7, #16]
 800ea42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	68fa      	ldr	r2, [r7, #12]
 800ea48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ea4a:	683b      	ldr	r3, [r7, #0]
 800ea4c:	685a      	ldr	r2, [r3, #4]
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	697a      	ldr	r2, [r7, #20]
 800ea56:	621a      	str	r2, [r3, #32]
}
 800ea58:	bf00      	nop
 800ea5a:	371c      	adds	r7, #28
 800ea5c:	46bd      	mov	sp, r7
 800ea5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea62:	4770      	bx	lr
 800ea64:	fffeff8f 	.word	0xfffeff8f
 800ea68:	40010000 	.word	0x40010000
 800ea6c:	40010400 	.word	0x40010400

0800ea70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ea70:	b480      	push	{r7}
 800ea72:	b087      	sub	sp, #28
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	6078      	str	r0, [r7, #4]
 800ea78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	6a1b      	ldr	r3, [r3, #32]
 800ea7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	6a1b      	ldr	r3, [r3, #32]
 800ea84:	f023 0210 	bic.w	r2, r3, #16
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	685b      	ldr	r3, [r3, #4]
 800ea90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	699b      	ldr	r3, [r3, #24]
 800ea96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ea98:	68fa      	ldr	r2, [r7, #12]
 800ea9a:	4b2e      	ldr	r3, [pc, #184]	@ (800eb54 <TIM_OC2_SetConfig+0xe4>)
 800ea9c:	4013      	ands	r3, r2
 800ea9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800eaa6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	021b      	lsls	r3, r3, #8
 800eaae:	68fa      	ldr	r2, [r7, #12]
 800eab0:	4313      	orrs	r3, r2
 800eab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800eab4:	697b      	ldr	r3, [r7, #20]
 800eab6:	f023 0320 	bic.w	r3, r3, #32
 800eaba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800eabc:	683b      	ldr	r3, [r7, #0]
 800eabe:	689b      	ldr	r3, [r3, #8]
 800eac0:	011b      	lsls	r3, r3, #4
 800eac2:	697a      	ldr	r2, [r7, #20]
 800eac4:	4313      	orrs	r3, r2
 800eac6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	4a23      	ldr	r2, [pc, #140]	@ (800eb58 <TIM_OC2_SetConfig+0xe8>)
 800eacc:	4293      	cmp	r3, r2
 800eace:	d003      	beq.n	800ead8 <TIM_OC2_SetConfig+0x68>
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	4a22      	ldr	r2, [pc, #136]	@ (800eb5c <TIM_OC2_SetConfig+0xec>)
 800ead4:	4293      	cmp	r3, r2
 800ead6:	d10d      	bne.n	800eaf4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ead8:	697b      	ldr	r3, [r7, #20]
 800eada:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800eade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	68db      	ldr	r3, [r3, #12]
 800eae4:	011b      	lsls	r3, r3, #4
 800eae6:	697a      	ldr	r2, [r7, #20]
 800eae8:	4313      	orrs	r3, r2
 800eaea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800eaec:	697b      	ldr	r3, [r7, #20]
 800eaee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eaf2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	4a18      	ldr	r2, [pc, #96]	@ (800eb58 <TIM_OC2_SetConfig+0xe8>)
 800eaf8:	4293      	cmp	r3, r2
 800eafa:	d003      	beq.n	800eb04 <TIM_OC2_SetConfig+0x94>
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	4a17      	ldr	r2, [pc, #92]	@ (800eb5c <TIM_OC2_SetConfig+0xec>)
 800eb00:	4293      	cmp	r3, r2
 800eb02:	d113      	bne.n	800eb2c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800eb04:	693b      	ldr	r3, [r7, #16]
 800eb06:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800eb0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800eb0c:	693b      	ldr	r3, [r7, #16]
 800eb0e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800eb12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800eb14:	683b      	ldr	r3, [r7, #0]
 800eb16:	695b      	ldr	r3, [r3, #20]
 800eb18:	009b      	lsls	r3, r3, #2
 800eb1a:	693a      	ldr	r2, [r7, #16]
 800eb1c:	4313      	orrs	r3, r2
 800eb1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800eb20:	683b      	ldr	r3, [r7, #0]
 800eb22:	699b      	ldr	r3, [r3, #24]
 800eb24:	009b      	lsls	r3, r3, #2
 800eb26:	693a      	ldr	r2, [r7, #16]
 800eb28:	4313      	orrs	r3, r2
 800eb2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	693a      	ldr	r2, [r7, #16]
 800eb30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	68fa      	ldr	r2, [r7, #12]
 800eb36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800eb38:	683b      	ldr	r3, [r7, #0]
 800eb3a:	685a      	ldr	r2, [r3, #4]
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	697a      	ldr	r2, [r7, #20]
 800eb44:	621a      	str	r2, [r3, #32]
}
 800eb46:	bf00      	nop
 800eb48:	371c      	adds	r7, #28
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb50:	4770      	bx	lr
 800eb52:	bf00      	nop
 800eb54:	feff8fff 	.word	0xfeff8fff
 800eb58:	40010000 	.word	0x40010000
 800eb5c:	40010400 	.word	0x40010400

0800eb60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800eb60:	b480      	push	{r7}
 800eb62:	b087      	sub	sp, #28
 800eb64:	af00      	add	r7, sp, #0
 800eb66:	6078      	str	r0, [r7, #4]
 800eb68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	6a1b      	ldr	r3, [r3, #32]
 800eb6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	6a1b      	ldr	r3, [r3, #32]
 800eb74:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	685b      	ldr	r3, [r3, #4]
 800eb80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	69db      	ldr	r3, [r3, #28]
 800eb86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800eb88:	68fa      	ldr	r2, [r7, #12]
 800eb8a:	4b2d      	ldr	r3, [pc, #180]	@ (800ec40 <TIM_OC3_SetConfig+0xe0>)
 800eb8c:	4013      	ands	r3, r2
 800eb8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	f023 0303 	bic.w	r3, r3, #3
 800eb96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800eb98:	683b      	ldr	r3, [r7, #0]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	68fa      	ldr	r2, [r7, #12]
 800eb9e:	4313      	orrs	r3, r2
 800eba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800eba2:	697b      	ldr	r3, [r7, #20]
 800eba4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800eba8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ebaa:	683b      	ldr	r3, [r7, #0]
 800ebac:	689b      	ldr	r3, [r3, #8]
 800ebae:	021b      	lsls	r3, r3, #8
 800ebb0:	697a      	ldr	r2, [r7, #20]
 800ebb2:	4313      	orrs	r3, r2
 800ebb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	4a22      	ldr	r2, [pc, #136]	@ (800ec44 <TIM_OC3_SetConfig+0xe4>)
 800ebba:	4293      	cmp	r3, r2
 800ebbc:	d003      	beq.n	800ebc6 <TIM_OC3_SetConfig+0x66>
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	4a21      	ldr	r2, [pc, #132]	@ (800ec48 <TIM_OC3_SetConfig+0xe8>)
 800ebc2:	4293      	cmp	r3, r2
 800ebc4:	d10d      	bne.n	800ebe2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ebc6:	697b      	ldr	r3, [r7, #20]
 800ebc8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ebcc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ebce:	683b      	ldr	r3, [r7, #0]
 800ebd0:	68db      	ldr	r3, [r3, #12]
 800ebd2:	021b      	lsls	r3, r3, #8
 800ebd4:	697a      	ldr	r2, [r7, #20]
 800ebd6:	4313      	orrs	r3, r2
 800ebd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ebe0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	4a17      	ldr	r2, [pc, #92]	@ (800ec44 <TIM_OC3_SetConfig+0xe4>)
 800ebe6:	4293      	cmp	r3, r2
 800ebe8:	d003      	beq.n	800ebf2 <TIM_OC3_SetConfig+0x92>
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	4a16      	ldr	r2, [pc, #88]	@ (800ec48 <TIM_OC3_SetConfig+0xe8>)
 800ebee:	4293      	cmp	r3, r2
 800ebf0:	d113      	bne.n	800ec1a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ebf2:	693b      	ldr	r3, [r7, #16]
 800ebf4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ebf8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ebfa:	693b      	ldr	r3, [r7, #16]
 800ebfc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ec00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ec02:	683b      	ldr	r3, [r7, #0]
 800ec04:	695b      	ldr	r3, [r3, #20]
 800ec06:	011b      	lsls	r3, r3, #4
 800ec08:	693a      	ldr	r2, [r7, #16]
 800ec0a:	4313      	orrs	r3, r2
 800ec0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	699b      	ldr	r3, [r3, #24]
 800ec12:	011b      	lsls	r3, r3, #4
 800ec14:	693a      	ldr	r2, [r7, #16]
 800ec16:	4313      	orrs	r3, r2
 800ec18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	693a      	ldr	r2, [r7, #16]
 800ec1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	68fa      	ldr	r2, [r7, #12]
 800ec24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ec26:	683b      	ldr	r3, [r7, #0]
 800ec28:	685a      	ldr	r2, [r3, #4]
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	697a      	ldr	r2, [r7, #20]
 800ec32:	621a      	str	r2, [r3, #32]
}
 800ec34:	bf00      	nop
 800ec36:	371c      	adds	r7, #28
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec3e:	4770      	bx	lr
 800ec40:	fffeff8f 	.word	0xfffeff8f
 800ec44:	40010000 	.word	0x40010000
 800ec48:	40010400 	.word	0x40010400

0800ec4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ec4c:	b480      	push	{r7}
 800ec4e:	b087      	sub	sp, #28
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]
 800ec54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	6a1b      	ldr	r3, [r3, #32]
 800ec5a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	6a1b      	ldr	r3, [r3, #32]
 800ec60:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	685b      	ldr	r3, [r3, #4]
 800ec6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	69db      	ldr	r3, [r3, #28]
 800ec72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ec74:	68fa      	ldr	r2, [r7, #12]
 800ec76:	4b1e      	ldr	r3, [pc, #120]	@ (800ecf0 <TIM_OC4_SetConfig+0xa4>)
 800ec78:	4013      	ands	r3, r2
 800ec7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ec82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ec84:	683b      	ldr	r3, [r7, #0]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	021b      	lsls	r3, r3, #8
 800ec8a:	68fa      	ldr	r2, [r7, #12]
 800ec8c:	4313      	orrs	r3, r2
 800ec8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ec90:	693b      	ldr	r3, [r7, #16]
 800ec92:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ec96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ec98:	683b      	ldr	r3, [r7, #0]
 800ec9a:	689b      	ldr	r3, [r3, #8]
 800ec9c:	031b      	lsls	r3, r3, #12
 800ec9e:	693a      	ldr	r2, [r7, #16]
 800eca0:	4313      	orrs	r3, r2
 800eca2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	4a13      	ldr	r2, [pc, #76]	@ (800ecf4 <TIM_OC4_SetConfig+0xa8>)
 800eca8:	4293      	cmp	r3, r2
 800ecaa:	d003      	beq.n	800ecb4 <TIM_OC4_SetConfig+0x68>
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	4a12      	ldr	r2, [pc, #72]	@ (800ecf8 <TIM_OC4_SetConfig+0xac>)
 800ecb0:	4293      	cmp	r3, r2
 800ecb2:	d109      	bne.n	800ecc8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ecb4:	697b      	ldr	r3, [r7, #20]
 800ecb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ecba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ecbc:	683b      	ldr	r3, [r7, #0]
 800ecbe:	695b      	ldr	r3, [r3, #20]
 800ecc0:	019b      	lsls	r3, r3, #6
 800ecc2:	697a      	ldr	r2, [r7, #20]
 800ecc4:	4313      	orrs	r3, r2
 800ecc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	697a      	ldr	r2, [r7, #20]
 800eccc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	68fa      	ldr	r2, [r7, #12]
 800ecd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	685a      	ldr	r2, [r3, #4]
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	693a      	ldr	r2, [r7, #16]
 800ece0:	621a      	str	r2, [r3, #32]
}
 800ece2:	bf00      	nop
 800ece4:	371c      	adds	r7, #28
 800ece6:	46bd      	mov	sp, r7
 800ece8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecec:	4770      	bx	lr
 800ecee:	bf00      	nop
 800ecf0:	feff8fff 	.word	0xfeff8fff
 800ecf4:	40010000 	.word	0x40010000
 800ecf8:	40010400 	.word	0x40010400

0800ecfc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ecfc:	b480      	push	{r7}
 800ecfe:	b087      	sub	sp, #28
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	6078      	str	r0, [r7, #4]
 800ed04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	6a1b      	ldr	r3, [r3, #32]
 800ed0a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	6a1b      	ldr	r3, [r3, #32]
 800ed10:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	685b      	ldr	r3, [r3, #4]
 800ed1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ed24:	68fa      	ldr	r2, [r7, #12]
 800ed26:	4b1b      	ldr	r3, [pc, #108]	@ (800ed94 <TIM_OC5_SetConfig+0x98>)
 800ed28:	4013      	ands	r3, r2
 800ed2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ed2c:	683b      	ldr	r3, [r7, #0]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	68fa      	ldr	r2, [r7, #12]
 800ed32:	4313      	orrs	r3, r2
 800ed34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ed36:	693b      	ldr	r3, [r7, #16]
 800ed38:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ed3c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	689b      	ldr	r3, [r3, #8]
 800ed42:	041b      	lsls	r3, r3, #16
 800ed44:	693a      	ldr	r2, [r7, #16]
 800ed46:	4313      	orrs	r3, r2
 800ed48:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	4a12      	ldr	r2, [pc, #72]	@ (800ed98 <TIM_OC5_SetConfig+0x9c>)
 800ed4e:	4293      	cmp	r3, r2
 800ed50:	d003      	beq.n	800ed5a <TIM_OC5_SetConfig+0x5e>
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	4a11      	ldr	r2, [pc, #68]	@ (800ed9c <TIM_OC5_SetConfig+0xa0>)
 800ed56:	4293      	cmp	r3, r2
 800ed58:	d109      	bne.n	800ed6e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ed5a:	697b      	ldr	r3, [r7, #20]
 800ed5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ed60:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ed62:	683b      	ldr	r3, [r7, #0]
 800ed64:	695b      	ldr	r3, [r3, #20]
 800ed66:	021b      	lsls	r3, r3, #8
 800ed68:	697a      	ldr	r2, [r7, #20]
 800ed6a:	4313      	orrs	r3, r2
 800ed6c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	697a      	ldr	r2, [r7, #20]
 800ed72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	68fa      	ldr	r2, [r7, #12]
 800ed78:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ed7a:	683b      	ldr	r3, [r7, #0]
 800ed7c:	685a      	ldr	r2, [r3, #4]
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	693a      	ldr	r2, [r7, #16]
 800ed86:	621a      	str	r2, [r3, #32]
}
 800ed88:	bf00      	nop
 800ed8a:	371c      	adds	r7, #28
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed92:	4770      	bx	lr
 800ed94:	fffeff8f 	.word	0xfffeff8f
 800ed98:	40010000 	.word	0x40010000
 800ed9c:	40010400 	.word	0x40010400

0800eda0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800eda0:	b480      	push	{r7}
 800eda2:	b087      	sub	sp, #28
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
 800eda8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	6a1b      	ldr	r3, [r3, #32]
 800edae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	6a1b      	ldr	r3, [r3, #32]
 800edb4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	685b      	ldr	r3, [r3, #4]
 800edc0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800edc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800edc8:	68fa      	ldr	r2, [r7, #12]
 800edca:	4b1c      	ldr	r3, [pc, #112]	@ (800ee3c <TIM_OC6_SetConfig+0x9c>)
 800edcc:	4013      	ands	r3, r2
 800edce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	021b      	lsls	r3, r3, #8
 800edd6:	68fa      	ldr	r2, [r7, #12]
 800edd8:	4313      	orrs	r3, r2
 800edda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800eddc:	693b      	ldr	r3, [r7, #16]
 800edde:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ede2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ede4:	683b      	ldr	r3, [r7, #0]
 800ede6:	689b      	ldr	r3, [r3, #8]
 800ede8:	051b      	lsls	r3, r3, #20
 800edea:	693a      	ldr	r2, [r7, #16]
 800edec:	4313      	orrs	r3, r2
 800edee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	4a13      	ldr	r2, [pc, #76]	@ (800ee40 <TIM_OC6_SetConfig+0xa0>)
 800edf4:	4293      	cmp	r3, r2
 800edf6:	d003      	beq.n	800ee00 <TIM_OC6_SetConfig+0x60>
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	4a12      	ldr	r2, [pc, #72]	@ (800ee44 <TIM_OC6_SetConfig+0xa4>)
 800edfc:	4293      	cmp	r3, r2
 800edfe:	d109      	bne.n	800ee14 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ee00:	697b      	ldr	r3, [r7, #20]
 800ee02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ee06:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ee08:	683b      	ldr	r3, [r7, #0]
 800ee0a:	695b      	ldr	r3, [r3, #20]
 800ee0c:	029b      	lsls	r3, r3, #10
 800ee0e:	697a      	ldr	r2, [r7, #20]
 800ee10:	4313      	orrs	r3, r2
 800ee12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	697a      	ldr	r2, [r7, #20]
 800ee18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	68fa      	ldr	r2, [r7, #12]
 800ee1e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ee20:	683b      	ldr	r3, [r7, #0]
 800ee22:	685a      	ldr	r2, [r3, #4]
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	693a      	ldr	r2, [r7, #16]
 800ee2c:	621a      	str	r2, [r3, #32]
}
 800ee2e:	bf00      	nop
 800ee30:	371c      	adds	r7, #28
 800ee32:	46bd      	mov	sp, r7
 800ee34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee38:	4770      	bx	lr
 800ee3a:	bf00      	nop
 800ee3c:	feff8fff 	.word	0xfeff8fff
 800ee40:	40010000 	.word	0x40010000
 800ee44:	40010400 	.word	0x40010400

0800ee48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ee48:	b480      	push	{r7}
 800ee4a:	b087      	sub	sp, #28
 800ee4c:	af00      	add	r7, sp, #0
 800ee4e:	60f8      	str	r0, [r7, #12]
 800ee50:	60b9      	str	r1, [r7, #8]
 800ee52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	6a1b      	ldr	r3, [r3, #32]
 800ee58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	6a1b      	ldr	r3, [r3, #32]
 800ee5e:	f023 0201 	bic.w	r2, r3, #1
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	699b      	ldr	r3, [r3, #24]
 800ee6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ee6c:	693b      	ldr	r3, [r7, #16]
 800ee6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ee72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	011b      	lsls	r3, r3, #4
 800ee78:	693a      	ldr	r2, [r7, #16]
 800ee7a:	4313      	orrs	r3, r2
 800ee7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ee7e:	697b      	ldr	r3, [r7, #20]
 800ee80:	f023 030a 	bic.w	r3, r3, #10
 800ee84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ee86:	697a      	ldr	r2, [r7, #20]
 800ee88:	68bb      	ldr	r3, [r7, #8]
 800ee8a:	4313      	orrs	r3, r2
 800ee8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	693a      	ldr	r2, [r7, #16]
 800ee92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	697a      	ldr	r2, [r7, #20]
 800ee98:	621a      	str	r2, [r3, #32]
}
 800ee9a:	bf00      	nop
 800ee9c:	371c      	adds	r7, #28
 800ee9e:	46bd      	mov	sp, r7
 800eea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eea4:	4770      	bx	lr

0800eea6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eea6:	b480      	push	{r7}
 800eea8:	b087      	sub	sp, #28
 800eeaa:	af00      	add	r7, sp, #0
 800eeac:	60f8      	str	r0, [r7, #12]
 800eeae:	60b9      	str	r1, [r7, #8]
 800eeb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	6a1b      	ldr	r3, [r3, #32]
 800eeb6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	6a1b      	ldr	r3, [r3, #32]
 800eebc:	f023 0210 	bic.w	r2, r3, #16
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	699b      	ldr	r3, [r3, #24]
 800eec8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800eeca:	693b      	ldr	r3, [r7, #16]
 800eecc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800eed0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	031b      	lsls	r3, r3, #12
 800eed6:	693a      	ldr	r2, [r7, #16]
 800eed8:	4313      	orrs	r3, r2
 800eeda:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800eedc:	697b      	ldr	r3, [r7, #20]
 800eede:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800eee2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800eee4:	68bb      	ldr	r3, [r7, #8]
 800eee6:	011b      	lsls	r3, r3, #4
 800eee8:	697a      	ldr	r2, [r7, #20]
 800eeea:	4313      	orrs	r3, r2
 800eeec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	693a      	ldr	r2, [r7, #16]
 800eef2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	697a      	ldr	r2, [r7, #20]
 800eef8:	621a      	str	r2, [r3, #32]
}
 800eefa:	bf00      	nop
 800eefc:	371c      	adds	r7, #28
 800eefe:	46bd      	mov	sp, r7
 800ef00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef04:	4770      	bx	lr

0800ef06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ef06:	b480      	push	{r7}
 800ef08:	b085      	sub	sp, #20
 800ef0a:	af00      	add	r7, sp, #0
 800ef0c:	6078      	str	r0, [r7, #4]
 800ef0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	689b      	ldr	r3, [r3, #8]
 800ef14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ef1e:	683a      	ldr	r2, [r7, #0]
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	4313      	orrs	r3, r2
 800ef24:	f043 0307 	orr.w	r3, r3, #7
 800ef28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	68fa      	ldr	r2, [r7, #12]
 800ef2e:	609a      	str	r2, [r3, #8]
}
 800ef30:	bf00      	nop
 800ef32:	3714      	adds	r7, #20
 800ef34:	46bd      	mov	sp, r7
 800ef36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3a:	4770      	bx	lr

0800ef3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ef3c:	b480      	push	{r7}
 800ef3e:	b087      	sub	sp, #28
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	60f8      	str	r0, [r7, #12]
 800ef44:	60b9      	str	r1, [r7, #8]
 800ef46:	607a      	str	r2, [r7, #4]
 800ef48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	689b      	ldr	r3, [r3, #8]
 800ef4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ef50:	697b      	ldr	r3, [r7, #20]
 800ef52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ef56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ef58:	683b      	ldr	r3, [r7, #0]
 800ef5a:	021a      	lsls	r2, r3, #8
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	431a      	orrs	r2, r3
 800ef60:	68bb      	ldr	r3, [r7, #8]
 800ef62:	4313      	orrs	r3, r2
 800ef64:	697a      	ldr	r2, [r7, #20]
 800ef66:	4313      	orrs	r3, r2
 800ef68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	697a      	ldr	r2, [r7, #20]
 800ef6e:	609a      	str	r2, [r3, #8]
}
 800ef70:	bf00      	nop
 800ef72:	371c      	adds	r7, #28
 800ef74:	46bd      	mov	sp, r7
 800ef76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef7a:	4770      	bx	lr

0800ef7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ef7c:	b480      	push	{r7}
 800ef7e:	b085      	sub	sp, #20
 800ef80:	af00      	add	r7, sp, #0
 800ef82:	6078      	str	r0, [r7, #4]
 800ef84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ef8c:	2b01      	cmp	r3, #1
 800ef8e:	d101      	bne.n	800ef94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ef90:	2302      	movs	r3, #2
 800ef92:	e06d      	b.n	800f070 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	2201      	movs	r2, #1
 800ef98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	2202      	movs	r2, #2
 800efa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	685b      	ldr	r3, [r3, #4]
 800efaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	689b      	ldr	r3, [r3, #8]
 800efb2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	4a30      	ldr	r2, [pc, #192]	@ (800f07c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800efba:	4293      	cmp	r3, r2
 800efbc:	d004      	beq.n	800efc8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	4a2f      	ldr	r2, [pc, #188]	@ (800f080 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800efc4:	4293      	cmp	r3, r2
 800efc6:	d108      	bne.n	800efda <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800efce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800efd0:	683b      	ldr	r3, [r7, #0]
 800efd2:	685b      	ldr	r3, [r3, #4]
 800efd4:	68fa      	ldr	r2, [r7, #12]
 800efd6:	4313      	orrs	r3, r2
 800efd8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800efe0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800efe2:	683b      	ldr	r3, [r7, #0]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	68fa      	ldr	r2, [r7, #12]
 800efe8:	4313      	orrs	r3, r2
 800efea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	68fa      	ldr	r2, [r7, #12]
 800eff2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	4a20      	ldr	r2, [pc, #128]	@ (800f07c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800effa:	4293      	cmp	r3, r2
 800effc:	d022      	beq.n	800f044 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f006:	d01d      	beq.n	800f044 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	4a1d      	ldr	r2, [pc, #116]	@ (800f084 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800f00e:	4293      	cmp	r3, r2
 800f010:	d018      	beq.n	800f044 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	4a1c      	ldr	r2, [pc, #112]	@ (800f088 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800f018:	4293      	cmp	r3, r2
 800f01a:	d013      	beq.n	800f044 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	4a1a      	ldr	r2, [pc, #104]	@ (800f08c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f022:	4293      	cmp	r3, r2
 800f024:	d00e      	beq.n	800f044 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	4a15      	ldr	r2, [pc, #84]	@ (800f080 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f02c:	4293      	cmp	r3, r2
 800f02e:	d009      	beq.n	800f044 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	4a16      	ldr	r2, [pc, #88]	@ (800f090 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f036:	4293      	cmp	r3, r2
 800f038:	d004      	beq.n	800f044 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	4a15      	ldr	r2, [pc, #84]	@ (800f094 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f040:	4293      	cmp	r3, r2
 800f042:	d10c      	bne.n	800f05e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f044:	68bb      	ldr	r3, [r7, #8]
 800f046:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f04a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f04c:	683b      	ldr	r3, [r7, #0]
 800f04e:	689b      	ldr	r3, [r3, #8]
 800f050:	68ba      	ldr	r2, [r7, #8]
 800f052:	4313      	orrs	r3, r2
 800f054:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	68ba      	ldr	r2, [r7, #8]
 800f05c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	2201      	movs	r2, #1
 800f062:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	2200      	movs	r2, #0
 800f06a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f06e:	2300      	movs	r3, #0
}
 800f070:	4618      	mov	r0, r3
 800f072:	3714      	adds	r7, #20
 800f074:	46bd      	mov	sp, r7
 800f076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07a:	4770      	bx	lr
 800f07c:	40010000 	.word	0x40010000
 800f080:	40010400 	.word	0x40010400
 800f084:	40000400 	.word	0x40000400
 800f088:	40000800 	.word	0x40000800
 800f08c:	40000c00 	.word	0x40000c00
 800f090:	40014000 	.word	0x40014000
 800f094:	40001800 	.word	0x40001800

0800f098 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f098:	b480      	push	{r7}
 800f09a:	b085      	sub	sp, #20
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
 800f0a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f0ac:	2b01      	cmp	r3, #1
 800f0ae:	d101      	bne.n	800f0b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f0b0:	2302      	movs	r3, #2
 800f0b2:	e065      	b.n	800f180 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	2201      	movs	r2, #1
 800f0b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f0c2:	683b      	ldr	r3, [r7, #0]
 800f0c4:	68db      	ldr	r3, [r3, #12]
 800f0c6:	4313      	orrs	r3, r2
 800f0c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f0d0:	683b      	ldr	r3, [r7, #0]
 800f0d2:	689b      	ldr	r3, [r3, #8]
 800f0d4:	4313      	orrs	r3, r2
 800f0d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f0de:	683b      	ldr	r3, [r7, #0]
 800f0e0:	685b      	ldr	r3, [r3, #4]
 800f0e2:	4313      	orrs	r3, r2
 800f0e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	4313      	orrs	r3, r2
 800f0f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f0fa:	683b      	ldr	r3, [r7, #0]
 800f0fc:	691b      	ldr	r3, [r3, #16]
 800f0fe:	4313      	orrs	r3, r2
 800f100:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f108:	683b      	ldr	r3, [r7, #0]
 800f10a:	695b      	ldr	r3, [r3, #20]
 800f10c:	4313      	orrs	r3, r2
 800f10e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f116:	683b      	ldr	r3, [r7, #0]
 800f118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f11a:	4313      	orrs	r3, r2
 800f11c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	699b      	ldr	r3, [r3, #24]
 800f128:	041b      	lsls	r3, r3, #16
 800f12a:	4313      	orrs	r3, r2
 800f12c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	4a16      	ldr	r2, [pc, #88]	@ (800f18c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800f134:	4293      	cmp	r3, r2
 800f136:	d004      	beq.n	800f142 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	4a14      	ldr	r2, [pc, #80]	@ (800f190 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800f13e:	4293      	cmp	r3, r2
 800f140:	d115      	bne.n	800f16e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f148:	683b      	ldr	r3, [r7, #0]
 800f14a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f14c:	051b      	lsls	r3, r3, #20
 800f14e:	4313      	orrs	r3, r2
 800f150:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f158:	683b      	ldr	r3, [r7, #0]
 800f15a:	69db      	ldr	r3, [r3, #28]
 800f15c:	4313      	orrs	r3, r2
 800f15e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800f166:	683b      	ldr	r3, [r7, #0]
 800f168:	6a1b      	ldr	r3, [r3, #32]
 800f16a:	4313      	orrs	r3, r2
 800f16c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	68fa      	ldr	r2, [r7, #12]
 800f174:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2200      	movs	r2, #0
 800f17a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f17e:	2300      	movs	r3, #0
}
 800f180:	4618      	mov	r0, r3
 800f182:	3714      	adds	r7, #20
 800f184:	46bd      	mov	sp, r7
 800f186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f18a:	4770      	bx	lr
 800f18c:	40010000 	.word	0x40010000
 800f190:	40010400 	.word	0x40010400

0800f194 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f194:	b480      	push	{r7}
 800f196:	b083      	sub	sp, #12
 800f198:	af00      	add	r7, sp, #0
 800f19a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f19c:	bf00      	nop
 800f19e:	370c      	adds	r7, #12
 800f1a0:	46bd      	mov	sp, r7
 800f1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a6:	4770      	bx	lr

0800f1a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f1a8:	b480      	push	{r7}
 800f1aa:	b083      	sub	sp, #12
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f1b0:	bf00      	nop
 800f1b2:	370c      	adds	r7, #12
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ba:	4770      	bx	lr

0800f1bc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f1bc:	b480      	push	{r7}
 800f1be:	b083      	sub	sp, #12
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f1c4:	bf00      	nop
 800f1c6:	370c      	adds	r7, #12
 800f1c8:	46bd      	mov	sp, r7
 800f1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ce:	4770      	bx	lr

0800f1d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f1d0:	b580      	push	{r7, lr}
 800f1d2:	b082      	sub	sp, #8
 800f1d4:	af00      	add	r7, sp, #0
 800f1d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d101      	bne.n	800f1e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f1de:	2301      	movs	r3, #1
 800f1e0:	e040      	b.n	800f264 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d106      	bne.n	800f1f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	2200      	movs	r2, #0
 800f1ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f1f2:	6878      	ldr	r0, [r7, #4]
 800f1f4:	f7f5 fe62 	bl	8004ebc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	2224      	movs	r2, #36	@ 0x24
 800f1fc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	681a      	ldr	r2, [r3, #0]
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	f022 0201 	bic.w	r2, r2, #1
 800f20c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f212:	2b00      	cmp	r3, #0
 800f214:	d002      	beq.n	800f21c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800f216:	6878      	ldr	r0, [r7, #4]
 800f218:	f000 ffb6 	bl	8010188 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f21c:	6878      	ldr	r0, [r7, #4]
 800f21e:	f000 fd4f 	bl	800fcc0 <UART_SetConfig>
 800f222:	4603      	mov	r3, r0
 800f224:	2b01      	cmp	r3, #1
 800f226:	d101      	bne.n	800f22c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800f228:	2301      	movs	r3, #1
 800f22a:	e01b      	b.n	800f264 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	685a      	ldr	r2, [r3, #4]
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f23a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	689a      	ldr	r2, [r3, #8]
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f24a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	681a      	ldr	r2, [r3, #0]
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	f042 0201 	orr.w	r2, r2, #1
 800f25a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f25c:	6878      	ldr	r0, [r7, #4]
 800f25e:	f001 f835 	bl	80102cc <UART_CheckIdleState>
 800f262:	4603      	mov	r3, r0
}
 800f264:	4618      	mov	r0, r3
 800f266:	3708      	adds	r7, #8
 800f268:	46bd      	mov	sp, r7
 800f26a:	bd80      	pop	{r7, pc}

0800f26c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f26c:	b580      	push	{r7, lr}
 800f26e:	b08a      	sub	sp, #40	@ 0x28
 800f270:	af02      	add	r7, sp, #8
 800f272:	60f8      	str	r0, [r7, #12]
 800f274:	60b9      	str	r1, [r7, #8]
 800f276:	603b      	str	r3, [r7, #0]
 800f278:	4613      	mov	r3, r2
 800f27a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f280:	2b20      	cmp	r3, #32
 800f282:	d177      	bne.n	800f374 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800f284:	68bb      	ldr	r3, [r7, #8]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d002      	beq.n	800f290 <HAL_UART_Transmit+0x24>
 800f28a:	88fb      	ldrh	r3, [r7, #6]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d101      	bne.n	800f294 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800f290:	2301      	movs	r3, #1
 800f292:	e070      	b.n	800f376 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f294:	68fb      	ldr	r3, [r7, #12]
 800f296:	2200      	movs	r2, #0
 800f298:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	2221      	movs	r2, #33	@ 0x21
 800f2a0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f2a2:	f7f7 f8af 	bl	8006404 <HAL_GetTick>
 800f2a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	88fa      	ldrh	r2, [r7, #6]
 800f2ac:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	88fa      	ldrh	r2, [r7, #6]
 800f2b4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	689b      	ldr	r3, [r3, #8]
 800f2bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f2c0:	d108      	bne.n	800f2d4 <HAL_UART_Transmit+0x68>
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	691b      	ldr	r3, [r3, #16]
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d104      	bne.n	800f2d4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800f2ca:	2300      	movs	r3, #0
 800f2cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f2ce:	68bb      	ldr	r3, [r7, #8]
 800f2d0:	61bb      	str	r3, [r7, #24]
 800f2d2:	e003      	b.n	800f2dc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800f2d4:	68bb      	ldr	r3, [r7, #8]
 800f2d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f2d8:	2300      	movs	r3, #0
 800f2da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f2dc:	e02f      	b.n	800f33e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	9300      	str	r3, [sp, #0]
 800f2e2:	697b      	ldr	r3, [r7, #20]
 800f2e4:	2200      	movs	r2, #0
 800f2e6:	2180      	movs	r1, #128	@ 0x80
 800f2e8:	68f8      	ldr	r0, [r7, #12]
 800f2ea:	f001 f846 	bl	801037a <UART_WaitOnFlagUntilTimeout>
 800f2ee:	4603      	mov	r3, r0
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d004      	beq.n	800f2fe <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	2220      	movs	r2, #32
 800f2f8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800f2fa:	2303      	movs	r3, #3
 800f2fc:	e03b      	b.n	800f376 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800f2fe:	69fb      	ldr	r3, [r7, #28]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d10b      	bne.n	800f31c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f304:	69bb      	ldr	r3, [r7, #24]
 800f306:	881b      	ldrh	r3, [r3, #0]
 800f308:	461a      	mov	r2, r3
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f312:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f314:	69bb      	ldr	r3, [r7, #24]
 800f316:	3302      	adds	r3, #2
 800f318:	61bb      	str	r3, [r7, #24]
 800f31a:	e007      	b.n	800f32c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f31c:	69fb      	ldr	r3, [r7, #28]
 800f31e:	781a      	ldrb	r2, [r3, #0]
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f326:	69fb      	ldr	r3, [r7, #28]
 800f328:	3301      	adds	r3, #1
 800f32a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800f332:	b29b      	uxth	r3, r3
 800f334:	3b01      	subs	r3, #1
 800f336:	b29a      	uxth	r2, r3
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800f344:	b29b      	uxth	r3, r3
 800f346:	2b00      	cmp	r3, #0
 800f348:	d1c9      	bne.n	800f2de <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f34a:	683b      	ldr	r3, [r7, #0]
 800f34c:	9300      	str	r3, [sp, #0]
 800f34e:	697b      	ldr	r3, [r7, #20]
 800f350:	2200      	movs	r2, #0
 800f352:	2140      	movs	r1, #64	@ 0x40
 800f354:	68f8      	ldr	r0, [r7, #12]
 800f356:	f001 f810 	bl	801037a <UART_WaitOnFlagUntilTimeout>
 800f35a:	4603      	mov	r3, r0
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d004      	beq.n	800f36a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	2220      	movs	r2, #32
 800f364:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800f366:	2303      	movs	r3, #3
 800f368:	e005      	b.n	800f376 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	2220      	movs	r2, #32
 800f36e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800f370:	2300      	movs	r3, #0
 800f372:	e000      	b.n	800f376 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800f374:	2302      	movs	r3, #2
  }
}
 800f376:	4618      	mov	r0, r3
 800f378:	3720      	adds	r7, #32
 800f37a:	46bd      	mov	sp, r7
 800f37c:	bd80      	pop	{r7, pc}

0800f37e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f37e:	b580      	push	{r7, lr}
 800f380:	b08a      	sub	sp, #40	@ 0x28
 800f382:	af02      	add	r7, sp, #8
 800f384:	60f8      	str	r0, [r7, #12]
 800f386:	60b9      	str	r1, [r7, #8]
 800f388:	603b      	str	r3, [r7, #0]
 800f38a:	4613      	mov	r3, r2
 800f38c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f394:	2b20      	cmp	r3, #32
 800f396:	f040 80b5 	bne.w	800f504 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800f39a:	68bb      	ldr	r3, [r7, #8]
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d002      	beq.n	800f3a6 <HAL_UART_Receive+0x28>
 800f3a0:	88fb      	ldrh	r3, [r7, #6]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d101      	bne.n	800f3aa <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800f3a6:	2301      	movs	r3, #1
 800f3a8:	e0ad      	b.n	800f506 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	2200      	movs	r2, #0
 800f3ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	2222      	movs	r2, #34	@ 0x22
 800f3b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	2200      	movs	r2, #0
 800f3be:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f3c0:	f7f7 f820 	bl	8006404 <HAL_GetTick>
 800f3c4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	88fa      	ldrh	r2, [r7, #6]
 800f3ca:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	88fa      	ldrh	r2, [r7, #6]
 800f3d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	689b      	ldr	r3, [r3, #8]
 800f3da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f3de:	d10e      	bne.n	800f3fe <HAL_UART_Receive+0x80>
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	691b      	ldr	r3, [r3, #16]
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d105      	bne.n	800f3f4 <HAL_UART_Receive+0x76>
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800f3ee:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f3f2:	e02d      	b.n	800f450 <HAL_UART_Receive+0xd2>
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	22ff      	movs	r2, #255	@ 0xff
 800f3f8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f3fc:	e028      	b.n	800f450 <HAL_UART_Receive+0xd2>
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	689b      	ldr	r3, [r3, #8]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d10d      	bne.n	800f422 <HAL_UART_Receive+0xa4>
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	691b      	ldr	r3, [r3, #16]
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d104      	bne.n	800f418 <HAL_UART_Receive+0x9a>
 800f40e:	68fb      	ldr	r3, [r7, #12]
 800f410:	22ff      	movs	r2, #255	@ 0xff
 800f412:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f416:	e01b      	b.n	800f450 <HAL_UART_Receive+0xd2>
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	227f      	movs	r2, #127	@ 0x7f
 800f41c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f420:	e016      	b.n	800f450 <HAL_UART_Receive+0xd2>
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	689b      	ldr	r3, [r3, #8]
 800f426:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f42a:	d10d      	bne.n	800f448 <HAL_UART_Receive+0xca>
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	691b      	ldr	r3, [r3, #16]
 800f430:	2b00      	cmp	r3, #0
 800f432:	d104      	bne.n	800f43e <HAL_UART_Receive+0xc0>
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	227f      	movs	r2, #127	@ 0x7f
 800f438:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f43c:	e008      	b.n	800f450 <HAL_UART_Receive+0xd2>
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	223f      	movs	r2, #63	@ 0x3f
 800f442:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f446:	e003      	b.n	800f450 <HAL_UART_Receive+0xd2>
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	2200      	movs	r2, #0
 800f44c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f456:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	689b      	ldr	r3, [r3, #8]
 800f45c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f460:	d108      	bne.n	800f474 <HAL_UART_Receive+0xf6>
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	691b      	ldr	r3, [r3, #16]
 800f466:	2b00      	cmp	r3, #0
 800f468:	d104      	bne.n	800f474 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800f46a:	2300      	movs	r3, #0
 800f46c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800f46e:	68bb      	ldr	r3, [r7, #8]
 800f470:	61bb      	str	r3, [r7, #24]
 800f472:	e003      	b.n	800f47c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800f474:	68bb      	ldr	r3, [r7, #8]
 800f476:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f478:	2300      	movs	r3, #0
 800f47a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800f47c:	e036      	b.n	800f4ec <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800f47e:	683b      	ldr	r3, [r7, #0]
 800f480:	9300      	str	r3, [sp, #0]
 800f482:	697b      	ldr	r3, [r7, #20]
 800f484:	2200      	movs	r2, #0
 800f486:	2120      	movs	r1, #32
 800f488:	68f8      	ldr	r0, [r7, #12]
 800f48a:	f000 ff76 	bl	801037a <UART_WaitOnFlagUntilTimeout>
 800f48e:	4603      	mov	r3, r0
 800f490:	2b00      	cmp	r3, #0
 800f492:	d005      	beq.n	800f4a0 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	2220      	movs	r2, #32
 800f498:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800f49c:	2303      	movs	r3, #3
 800f49e:	e032      	b.n	800f506 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800f4a0:	69fb      	ldr	r3, [r7, #28]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d10c      	bne.n	800f4c0 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4ac:	b29a      	uxth	r2, r3
 800f4ae:	8a7b      	ldrh	r3, [r7, #18]
 800f4b0:	4013      	ands	r3, r2
 800f4b2:	b29a      	uxth	r2, r3
 800f4b4:	69bb      	ldr	r3, [r7, #24]
 800f4b6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800f4b8:	69bb      	ldr	r3, [r7, #24]
 800f4ba:	3302      	adds	r3, #2
 800f4bc:	61bb      	str	r3, [r7, #24]
 800f4be:	e00c      	b.n	800f4da <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4c6:	b2da      	uxtb	r2, r3
 800f4c8:	8a7b      	ldrh	r3, [r7, #18]
 800f4ca:	b2db      	uxtb	r3, r3
 800f4cc:	4013      	ands	r3, r2
 800f4ce:	b2da      	uxtb	r2, r3
 800f4d0:	69fb      	ldr	r3, [r7, #28]
 800f4d2:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800f4d4:	69fb      	ldr	r3, [r7, #28]
 800f4d6:	3301      	adds	r3, #1
 800f4d8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800f4e0:	b29b      	uxth	r3, r3
 800f4e2:	3b01      	subs	r3, #1
 800f4e4:	b29a      	uxth	r2, r3
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800f4f2:	b29b      	uxth	r3, r3
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d1c2      	bne.n	800f47e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	2220      	movs	r2, #32
 800f4fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800f500:	2300      	movs	r3, #0
 800f502:	e000      	b.n	800f506 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800f504:	2302      	movs	r3, #2
  }
}
 800f506:	4618      	mov	r0, r3
 800f508:	3720      	adds	r7, #32
 800f50a:	46bd      	mov	sp, r7
 800f50c:	bd80      	pop	{r7, pc}

0800f50e <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f50e:	b580      	push	{r7, lr}
 800f510:	b08a      	sub	sp, #40	@ 0x28
 800f512:	af00      	add	r7, sp, #0
 800f514:	60f8      	str	r0, [r7, #12]
 800f516:	60b9      	str	r1, [r7, #8]
 800f518:	4613      	mov	r3, r2
 800f51a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f522:	2b20      	cmp	r3, #32
 800f524:	d132      	bne.n	800f58c <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800f526:	68bb      	ldr	r3, [r7, #8]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d002      	beq.n	800f532 <HAL_UART_Receive_DMA+0x24>
 800f52c:	88fb      	ldrh	r3, [r7, #6]
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d101      	bne.n	800f536 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800f532:	2301      	movs	r3, #1
 800f534:	e02b      	b.n	800f58e <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	2200      	movs	r2, #0
 800f53a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	685b      	ldr	r3, [r3, #4]
 800f542:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f546:	2b00      	cmp	r3, #0
 800f548:	d018      	beq.n	800f57c <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f550:	697b      	ldr	r3, [r7, #20]
 800f552:	e853 3f00 	ldrex	r3, [r3]
 800f556:	613b      	str	r3, [r7, #16]
   return(result);
 800f558:	693b      	ldr	r3, [r7, #16]
 800f55a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f55e:	627b      	str	r3, [r7, #36]	@ 0x24
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	461a      	mov	r2, r3
 800f566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f568:	623b      	str	r3, [r7, #32]
 800f56a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f56c:	69f9      	ldr	r1, [r7, #28]
 800f56e:	6a3a      	ldr	r2, [r7, #32]
 800f570:	e841 2300 	strex	r3, r2, [r1]
 800f574:	61bb      	str	r3, [r7, #24]
   return(result);
 800f576:	69bb      	ldr	r3, [r7, #24]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d1e6      	bne.n	800f54a <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800f57c:	88fb      	ldrh	r3, [r7, #6]
 800f57e:	461a      	mov	r2, r3
 800f580:	68b9      	ldr	r1, [r7, #8]
 800f582:	68f8      	ldr	r0, [r7, #12]
 800f584:	f000 ff66 	bl	8010454 <UART_Start_Receive_DMA>
 800f588:	4603      	mov	r3, r0
 800f58a:	e000      	b.n	800f58e <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800f58c:	2302      	movs	r3, #2
  }
}
 800f58e:	4618      	mov	r0, r3
 800f590:	3728      	adds	r7, #40	@ 0x28
 800f592:	46bd      	mov	sp, r7
 800f594:	bd80      	pop	{r7, pc}

0800f596 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800f596:	b580      	push	{r7, lr}
 800f598:	b090      	sub	sp, #64	@ 0x40
 800f59a:	af00      	add	r7, sp, #0
 800f59c:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f5a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5aa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	689b      	ldr	r3, [r3, #8]
 800f5b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f5b6:	2b80      	cmp	r3, #128	@ 0x80
 800f5b8:	d139      	bne.n	800f62e <HAL_UART_DMAStop+0x98>
 800f5ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5bc:	2b21      	cmp	r3, #33	@ 0x21
 800f5be:	d136      	bne.n	800f62e <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	3308      	adds	r3, #8
 800f5c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5c8:	6a3b      	ldr	r3, [r7, #32]
 800f5ca:	e853 3f00 	ldrex	r3, [r3]
 800f5ce:	61fb      	str	r3, [r7, #28]
   return(result);
 800f5d0:	69fb      	ldr	r3, [r7, #28]
 800f5d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f5d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	3308      	adds	r3, #8
 800f5de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f5e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f5e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f5e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f5e8:	e841 2300 	strex	r3, r2, [r1]
 800f5ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f5ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d1e5      	bne.n	800f5c0 <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d015      	beq.n	800f628 <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f600:	4618      	mov	r0, r3
 800f602:	f7f7 fd81 	bl	8007108 <HAL_DMA_Abort>
 800f606:	4603      	mov	r3, r0
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d00d      	beq.n	800f628 <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f610:	4618      	mov	r0, r3
 800f612:	f7f7 ff95 	bl	8007540 <HAL_DMA_GetError>
 800f616:	4603      	mov	r3, r0
 800f618:	2b20      	cmp	r3, #32
 800f61a:	d105      	bne.n	800f628 <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	2210      	movs	r2, #16
 800f620:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f624:	2303      	movs	r3, #3
 800f626:	e044      	b.n	800f6b2 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800f628:	6878      	ldr	r0, [r7, #4]
 800f62a:	f000 ffb3 	bl	8010594 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	689b      	ldr	r3, [r3, #8]
 800f634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f638:	2b40      	cmp	r3, #64	@ 0x40
 800f63a:	d139      	bne.n	800f6b0 <HAL_UART_DMAStop+0x11a>
 800f63c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f63e:	2b22      	cmp	r3, #34	@ 0x22
 800f640:	d136      	bne.n	800f6b0 <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	3308      	adds	r3, #8
 800f648:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	e853 3f00 	ldrex	r3, [r3]
 800f650:	60bb      	str	r3, [r7, #8]
   return(result);
 800f652:	68bb      	ldr	r3, [r7, #8]
 800f654:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f658:	633b      	str	r3, [r7, #48]	@ 0x30
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	3308      	adds	r3, #8
 800f660:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f662:	61ba      	str	r2, [r7, #24]
 800f664:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f666:	6979      	ldr	r1, [r7, #20]
 800f668:	69ba      	ldr	r2, [r7, #24]
 800f66a:	e841 2300 	strex	r3, r2, [r1]
 800f66e:	613b      	str	r3, [r7, #16]
   return(result);
 800f670:	693b      	ldr	r3, [r7, #16]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d1e5      	bne.n	800f642 <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d015      	beq.n	800f6aa <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f682:	4618      	mov	r0, r3
 800f684:	f7f7 fd40 	bl	8007108 <HAL_DMA_Abort>
 800f688:	4603      	mov	r3, r0
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d00d      	beq.n	800f6aa <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f692:	4618      	mov	r0, r3
 800f694:	f7f7 ff54 	bl	8007540 <HAL_DMA_GetError>
 800f698:	4603      	mov	r3, r0
 800f69a:	2b20      	cmp	r3, #32
 800f69c:	d105      	bne.n	800f6aa <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	2210      	movs	r2, #16
 800f6a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f6a6:	2303      	movs	r3, #3
 800f6a8:	e003      	b.n	800f6b2 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800f6aa:	6878      	ldr	r0, [r7, #4]
 800f6ac:	f000 ff98 	bl	80105e0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800f6b0:	2300      	movs	r3, #0
}
 800f6b2:	4618      	mov	r0, r3
 800f6b4:	3740      	adds	r7, #64	@ 0x40
 800f6b6:	46bd      	mov	sp, r7
 800f6b8:	bd80      	pop	{r7, pc}
	...

0800f6bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f6bc:	b580      	push	{r7, lr}
 800f6be:	b0ba      	sub	sp, #232	@ 0xe8
 800f6c0:	af00      	add	r7, sp, #0
 800f6c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	69db      	ldr	r3, [r3, #28]
 800f6ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	689b      	ldr	r3, [r3, #8]
 800f6de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f6e2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f6e6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f6ea:	4013      	ands	r3, r2
 800f6ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f6f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d115      	bne.n	800f724 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800f6f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f6fc:	f003 0320 	and.w	r3, r3, #32
 800f700:	2b00      	cmp	r3, #0
 800f702:	d00f      	beq.n	800f724 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800f704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f708:	f003 0320 	and.w	r3, r3, #32
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d009      	beq.n	800f724 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f714:	2b00      	cmp	r3, #0
 800f716:	f000 82b1 	beq.w	800fc7c <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f71e:	6878      	ldr	r0, [r7, #4]
 800f720:	4798      	blx	r3
      }
      return;
 800f722:	e2ab      	b.n	800fc7c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f724:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f728:	2b00      	cmp	r3, #0
 800f72a:	f000 8117 	beq.w	800f95c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800f72e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f732:	f003 0301 	and.w	r3, r3, #1
 800f736:	2b00      	cmp	r3, #0
 800f738:	d106      	bne.n	800f748 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800f73a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f73e:	4b85      	ldr	r3, [pc, #532]	@ (800f954 <HAL_UART_IRQHandler+0x298>)
 800f740:	4013      	ands	r3, r2
 800f742:	2b00      	cmp	r3, #0
 800f744:	f000 810a 	beq.w	800f95c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f74c:	f003 0301 	and.w	r3, r3, #1
 800f750:	2b00      	cmp	r3, #0
 800f752:	d011      	beq.n	800f778 <HAL_UART_IRQHandler+0xbc>
 800f754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d00b      	beq.n	800f778 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	2201      	movs	r2, #1
 800f766:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f76e:	f043 0201 	orr.w	r2, r3, #1
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f77c:	f003 0302 	and.w	r3, r3, #2
 800f780:	2b00      	cmp	r3, #0
 800f782:	d011      	beq.n	800f7a8 <HAL_UART_IRQHandler+0xec>
 800f784:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f788:	f003 0301 	and.w	r3, r3, #1
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d00b      	beq.n	800f7a8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	2202      	movs	r2, #2
 800f796:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f79e:	f043 0204 	orr.w	r2, r3, #4
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f7a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7ac:	f003 0304 	and.w	r3, r3, #4
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d011      	beq.n	800f7d8 <HAL_UART_IRQHandler+0x11c>
 800f7b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7b8:	f003 0301 	and.w	r3, r3, #1
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d00b      	beq.n	800f7d8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	2204      	movs	r2, #4
 800f7c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f7ce:	f043 0202 	orr.w	r2, r3, #2
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f7d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7dc:	f003 0308 	and.w	r3, r3, #8
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d017      	beq.n	800f814 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800f7e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f7e8:	f003 0320 	and.w	r3, r3, #32
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d105      	bne.n	800f7fc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800f7f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7f4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d00b      	beq.n	800f814 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	2208      	movs	r2, #8
 800f802:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f80a:	f043 0208 	orr.w	r2, r3, #8
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f818:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d012      	beq.n	800f846 <HAL_UART_IRQHandler+0x18a>
 800f820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f824:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d00c      	beq.n	800f846 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f834:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f83c:	f043 0220 	orr.w	r2, r3, #32
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	f000 8217 	beq.w	800fc80 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800f852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f856:	f003 0320 	and.w	r3, r3, #32
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d00d      	beq.n	800f87a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800f85e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f862:	f003 0320 	and.w	r3, r3, #32
 800f866:	2b00      	cmp	r3, #0
 800f868:	d007      	beq.n	800f87a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d003      	beq.n	800f87a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f876:	6878      	ldr	r0, [r7, #4]
 800f878:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f880:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	689b      	ldr	r3, [r3, #8]
 800f88a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f88e:	2b40      	cmp	r3, #64	@ 0x40
 800f890:	d005      	beq.n	800f89e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f892:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f896:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d04f      	beq.n	800f93e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f89e:	6878      	ldr	r0, [r7, #4]
 800f8a0:	f000 fe9e 	bl	80105e0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	689b      	ldr	r3, [r3, #8]
 800f8aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8ae:	2b40      	cmp	r3, #64	@ 0x40
 800f8b0:	d141      	bne.n	800f936 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	3308      	adds	r3, #8
 800f8b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f8c0:	e853 3f00 	ldrex	r3, [r3]
 800f8c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f8c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f8cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f8d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	3308      	adds	r3, #8
 800f8da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f8de:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f8e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f8ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f8ee:	e841 2300 	strex	r3, r2, [r1]
 800f8f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f8f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d1d9      	bne.n	800f8b2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f902:	2b00      	cmp	r3, #0
 800f904:	d013      	beq.n	800f92e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f90a:	4a13      	ldr	r2, [pc, #76]	@ (800f958 <HAL_UART_IRQHandler+0x29c>)
 800f90c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f912:	4618      	mov	r0, r3
 800f914:	f7f7 fc68 	bl	80071e8 <HAL_DMA_Abort_IT>
 800f918:	4603      	mov	r3, r0
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d017      	beq.n	800f94e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f922:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f924:	687a      	ldr	r2, [r7, #4]
 800f926:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800f928:	4610      	mov	r0, r2
 800f92a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f92c:	e00f      	b.n	800f94e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f92e:	6878      	ldr	r0, [r7, #4]
 800f930:	f7f6 fbf6 	bl	8006120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f934:	e00b      	b.n	800f94e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f936:	6878      	ldr	r0, [r7, #4]
 800f938:	f7f6 fbf2 	bl	8006120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f93c:	e007      	b.n	800f94e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f93e:	6878      	ldr	r0, [r7, #4]
 800f940:	f7f6 fbee 	bl	8006120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	2200      	movs	r2, #0
 800f948:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800f94c:	e198      	b.n	800fc80 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f94e:	bf00      	nop
    return;
 800f950:	e196      	b.n	800fc80 <HAL_UART_IRQHandler+0x5c4>
 800f952:	bf00      	nop
 800f954:	04000120 	.word	0x04000120
 800f958:	080108f7 	.word	0x080108f7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f960:	2b01      	cmp	r3, #1
 800f962:	f040 8166 	bne.w	800fc32 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f96a:	f003 0310 	and.w	r3, r3, #16
 800f96e:	2b00      	cmp	r3, #0
 800f970:	f000 815f 	beq.w	800fc32 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f974:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f978:	f003 0310 	and.w	r3, r3, #16
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	f000 8158 	beq.w	800fc32 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	2210      	movs	r2, #16
 800f988:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	689b      	ldr	r3, [r3, #8]
 800f990:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f994:	2b40      	cmp	r3, #64	@ 0x40
 800f996:	f040 80d0 	bne.w	800fb3a <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	685b      	ldr	r3, [r3, #4]
 800f9a2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f9a6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	f000 80ab 	beq.w	800fb06 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800f9b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f9ba:	429a      	cmp	r2, r3
 800f9bc:	f080 80a3 	bcs.w	800fb06 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f9c6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f9ce:	69db      	ldr	r3, [r3, #28]
 800f9d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f9d4:	f000 8086 	beq.w	800fae4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f9e4:	e853 3f00 	ldrex	r3, [r3]
 800f9e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f9ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f9f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f9f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	461a      	mov	r2, r3
 800f9fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fa02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fa06:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa0a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fa0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fa12:	e841 2300 	strex	r3, r2, [r1]
 800fa16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fa1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d1da      	bne.n	800f9d8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	3308      	adds	r3, #8
 800fa28:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fa2c:	e853 3f00 	ldrex	r3, [r3]
 800fa30:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fa32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fa34:	f023 0301 	bic.w	r3, r3, #1
 800fa38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	3308      	adds	r3, #8
 800fa42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fa46:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fa4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa4c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fa4e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fa52:	e841 2300 	strex	r3, r2, [r1]
 800fa56:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fa58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d1e1      	bne.n	800fa22 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	3308      	adds	r3, #8
 800fa64:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fa68:	e853 3f00 	ldrex	r3, [r3]
 800fa6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fa6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fa70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fa74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	3308      	adds	r3, #8
 800fa7e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800fa82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fa84:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa86:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fa88:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fa8a:	e841 2300 	strex	r3, r2, [r1]
 800fa8e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fa90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d1e3      	bne.n	800fa5e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	2220      	movs	r2, #32
 800fa9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	2200      	movs	r2, #0
 800faa2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800faaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800faac:	e853 3f00 	ldrex	r3, [r3]
 800fab0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fab2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fab4:	f023 0310 	bic.w	r3, r3, #16
 800fab8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	461a      	mov	r2, r3
 800fac2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fac6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fac8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800facc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800face:	e841 2300 	strex	r3, r2, [r1]
 800fad2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fad4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d1e4      	bne.n	800faa4 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fade:	4618      	mov	r0, r3
 800fae0:	f7f7 fb12 	bl	8007108 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	2202      	movs	r2, #2
 800fae8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800faf6:	b29b      	uxth	r3, r3
 800faf8:	1ad3      	subs	r3, r2, r3
 800fafa:	b29b      	uxth	r3, r3
 800fafc:	4619      	mov	r1, r3
 800fafe:	6878      	ldr	r0, [r7, #4]
 800fb00:	f000 f8d2 	bl	800fca8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800fb04:	e0be      	b.n	800fc84 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800fb0c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fb10:	429a      	cmp	r2, r3
 800fb12:	f040 80b7 	bne.w	800fc84 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fb1a:	69db      	ldr	r3, [r3, #28]
 800fb1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fb20:	f040 80b0 	bne.w	800fc84 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	2202      	movs	r2, #2
 800fb28:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800fb30:	4619      	mov	r1, r3
 800fb32:	6878      	ldr	r0, [r7, #4]
 800fb34:	f000 f8b8 	bl	800fca8 <HAL_UARTEx_RxEventCallback>
      return;
 800fb38:	e0a4      	b.n	800fc84 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800fb46:	b29b      	uxth	r3, r3
 800fb48:	1ad3      	subs	r3, r2, r3
 800fb4a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800fb54:	b29b      	uxth	r3, r3
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	f000 8096 	beq.w	800fc88 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800fb5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	f000 8091 	beq.w	800fc88 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb6e:	e853 3f00 	ldrex	r3, [r3]
 800fb72:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fb74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fb7a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	461a      	mov	r2, r3
 800fb84:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fb88:	647b      	str	r3, [r7, #68]	@ 0x44
 800fb8a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb8c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fb8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fb90:	e841 2300 	strex	r3, r2, [r1]
 800fb94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fb96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d1e4      	bne.n	800fb66 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	3308      	adds	r3, #8
 800fba2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fba6:	e853 3f00 	ldrex	r3, [r3]
 800fbaa:	623b      	str	r3, [r7, #32]
   return(result);
 800fbac:	6a3b      	ldr	r3, [r7, #32]
 800fbae:	f023 0301 	bic.w	r3, r3, #1
 800fbb2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	3308      	adds	r3, #8
 800fbbc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fbc0:	633a      	str	r2, [r7, #48]	@ 0x30
 800fbc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fbc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fbc8:	e841 2300 	strex	r3, r2, [r1]
 800fbcc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fbce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d1e3      	bne.n	800fb9c <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	2220      	movs	r2, #32
 800fbd8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	2200      	movs	r2, #0
 800fbe0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	2200      	movs	r2, #0
 800fbe6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbee:	693b      	ldr	r3, [r7, #16]
 800fbf0:	e853 3f00 	ldrex	r3, [r3]
 800fbf4:	60fb      	str	r3, [r7, #12]
   return(result);
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	f023 0310 	bic.w	r3, r3, #16
 800fbfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	461a      	mov	r2, r3
 800fc06:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fc0a:	61fb      	str	r3, [r7, #28]
 800fc0c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc0e:	69b9      	ldr	r1, [r7, #24]
 800fc10:	69fa      	ldr	r2, [r7, #28]
 800fc12:	e841 2300 	strex	r3, r2, [r1]
 800fc16:	617b      	str	r3, [r7, #20]
   return(result);
 800fc18:	697b      	ldr	r3, [r7, #20]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d1e4      	bne.n	800fbe8 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	2202      	movs	r2, #2
 800fc22:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fc24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fc28:	4619      	mov	r1, r3
 800fc2a:	6878      	ldr	r0, [r7, #4]
 800fc2c:	f000 f83c 	bl	800fca8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fc30:	e02a      	b.n	800fc88 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800fc32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d00e      	beq.n	800fc5c <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800fc3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d008      	beq.n	800fc5c <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d01c      	beq.n	800fc8c <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fc56:	6878      	ldr	r0, [r7, #4]
 800fc58:	4798      	blx	r3
    }
    return;
 800fc5a:	e017      	b.n	800fc8c <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fc5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d012      	beq.n	800fc8e <HAL_UART_IRQHandler+0x5d2>
 800fc68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d00c      	beq.n	800fc8e <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800fc74:	6878      	ldr	r0, [r7, #4]
 800fc76:	f000 fe50 	bl	801091a <UART_EndTransmit_IT>
    return;
 800fc7a:	e008      	b.n	800fc8e <HAL_UART_IRQHandler+0x5d2>
      return;
 800fc7c:	bf00      	nop
 800fc7e:	e006      	b.n	800fc8e <HAL_UART_IRQHandler+0x5d2>
    return;
 800fc80:	bf00      	nop
 800fc82:	e004      	b.n	800fc8e <HAL_UART_IRQHandler+0x5d2>
      return;
 800fc84:	bf00      	nop
 800fc86:	e002      	b.n	800fc8e <HAL_UART_IRQHandler+0x5d2>
      return;
 800fc88:	bf00      	nop
 800fc8a:	e000      	b.n	800fc8e <HAL_UART_IRQHandler+0x5d2>
    return;
 800fc8c:	bf00      	nop
  }

}
 800fc8e:	37e8      	adds	r7, #232	@ 0xe8
 800fc90:	46bd      	mov	sp, r7
 800fc92:	bd80      	pop	{r7, pc}

0800fc94 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fc94:	b480      	push	{r7}
 800fc96:	b083      	sub	sp, #12
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800fc9c:	bf00      	nop
 800fc9e:	370c      	adds	r7, #12
 800fca0:	46bd      	mov	sp, r7
 800fca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca6:	4770      	bx	lr

0800fca8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800fca8:	b480      	push	{r7}
 800fcaa:	b083      	sub	sp, #12
 800fcac:	af00      	add	r7, sp, #0
 800fcae:	6078      	str	r0, [r7, #4]
 800fcb0:	460b      	mov	r3, r1
 800fcb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fcb4:	bf00      	nop
 800fcb6:	370c      	adds	r7, #12
 800fcb8:	46bd      	mov	sp, r7
 800fcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcbe:	4770      	bx	lr

0800fcc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fcc0:	b580      	push	{r7, lr}
 800fcc2:	b088      	sub	sp, #32
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fcc8:	2300      	movs	r3, #0
 800fcca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	689a      	ldr	r2, [r3, #8]
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	691b      	ldr	r3, [r3, #16]
 800fcd4:	431a      	orrs	r2, r3
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	695b      	ldr	r3, [r3, #20]
 800fcda:	431a      	orrs	r2, r3
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	69db      	ldr	r3, [r3, #28]
 800fce0:	4313      	orrs	r3, r2
 800fce2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	681a      	ldr	r2, [r3, #0]
 800fcea:	4ba6      	ldr	r3, [pc, #664]	@ (800ff84 <UART_SetConfig+0x2c4>)
 800fcec:	4013      	ands	r3, r2
 800fcee:	687a      	ldr	r2, [r7, #4]
 800fcf0:	6812      	ldr	r2, [r2, #0]
 800fcf2:	6979      	ldr	r1, [r7, #20]
 800fcf4:	430b      	orrs	r3, r1
 800fcf6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	685b      	ldr	r3, [r3, #4]
 800fcfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	68da      	ldr	r2, [r3, #12]
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	430a      	orrs	r2, r1
 800fd0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	699b      	ldr	r3, [r3, #24]
 800fd12:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	6a1b      	ldr	r3, [r3, #32]
 800fd18:	697a      	ldr	r2, [r7, #20]
 800fd1a:	4313      	orrs	r3, r2
 800fd1c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	689b      	ldr	r3, [r3, #8]
 800fd24:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	697a      	ldr	r2, [r7, #20]
 800fd2e:	430a      	orrs	r2, r1
 800fd30:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	4a94      	ldr	r2, [pc, #592]	@ (800ff88 <UART_SetConfig+0x2c8>)
 800fd38:	4293      	cmp	r3, r2
 800fd3a:	d120      	bne.n	800fd7e <UART_SetConfig+0xbe>
 800fd3c:	4b93      	ldr	r3, [pc, #588]	@ (800ff8c <UART_SetConfig+0x2cc>)
 800fd3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd42:	f003 0303 	and.w	r3, r3, #3
 800fd46:	2b03      	cmp	r3, #3
 800fd48:	d816      	bhi.n	800fd78 <UART_SetConfig+0xb8>
 800fd4a:	a201      	add	r2, pc, #4	@ (adr r2, 800fd50 <UART_SetConfig+0x90>)
 800fd4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd50:	0800fd61 	.word	0x0800fd61
 800fd54:	0800fd6d 	.word	0x0800fd6d
 800fd58:	0800fd67 	.word	0x0800fd67
 800fd5c:	0800fd73 	.word	0x0800fd73
 800fd60:	2301      	movs	r3, #1
 800fd62:	77fb      	strb	r3, [r7, #31]
 800fd64:	e150      	b.n	8010008 <UART_SetConfig+0x348>
 800fd66:	2302      	movs	r3, #2
 800fd68:	77fb      	strb	r3, [r7, #31]
 800fd6a:	e14d      	b.n	8010008 <UART_SetConfig+0x348>
 800fd6c:	2304      	movs	r3, #4
 800fd6e:	77fb      	strb	r3, [r7, #31]
 800fd70:	e14a      	b.n	8010008 <UART_SetConfig+0x348>
 800fd72:	2308      	movs	r3, #8
 800fd74:	77fb      	strb	r3, [r7, #31]
 800fd76:	e147      	b.n	8010008 <UART_SetConfig+0x348>
 800fd78:	2310      	movs	r3, #16
 800fd7a:	77fb      	strb	r3, [r7, #31]
 800fd7c:	e144      	b.n	8010008 <UART_SetConfig+0x348>
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	4a83      	ldr	r2, [pc, #524]	@ (800ff90 <UART_SetConfig+0x2d0>)
 800fd84:	4293      	cmp	r3, r2
 800fd86:	d132      	bne.n	800fdee <UART_SetConfig+0x12e>
 800fd88:	4b80      	ldr	r3, [pc, #512]	@ (800ff8c <UART_SetConfig+0x2cc>)
 800fd8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd8e:	f003 030c 	and.w	r3, r3, #12
 800fd92:	2b0c      	cmp	r3, #12
 800fd94:	d828      	bhi.n	800fde8 <UART_SetConfig+0x128>
 800fd96:	a201      	add	r2, pc, #4	@ (adr r2, 800fd9c <UART_SetConfig+0xdc>)
 800fd98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd9c:	0800fdd1 	.word	0x0800fdd1
 800fda0:	0800fde9 	.word	0x0800fde9
 800fda4:	0800fde9 	.word	0x0800fde9
 800fda8:	0800fde9 	.word	0x0800fde9
 800fdac:	0800fddd 	.word	0x0800fddd
 800fdb0:	0800fde9 	.word	0x0800fde9
 800fdb4:	0800fde9 	.word	0x0800fde9
 800fdb8:	0800fde9 	.word	0x0800fde9
 800fdbc:	0800fdd7 	.word	0x0800fdd7
 800fdc0:	0800fde9 	.word	0x0800fde9
 800fdc4:	0800fde9 	.word	0x0800fde9
 800fdc8:	0800fde9 	.word	0x0800fde9
 800fdcc:	0800fde3 	.word	0x0800fde3
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	77fb      	strb	r3, [r7, #31]
 800fdd4:	e118      	b.n	8010008 <UART_SetConfig+0x348>
 800fdd6:	2302      	movs	r3, #2
 800fdd8:	77fb      	strb	r3, [r7, #31]
 800fdda:	e115      	b.n	8010008 <UART_SetConfig+0x348>
 800fddc:	2304      	movs	r3, #4
 800fdde:	77fb      	strb	r3, [r7, #31]
 800fde0:	e112      	b.n	8010008 <UART_SetConfig+0x348>
 800fde2:	2308      	movs	r3, #8
 800fde4:	77fb      	strb	r3, [r7, #31]
 800fde6:	e10f      	b.n	8010008 <UART_SetConfig+0x348>
 800fde8:	2310      	movs	r3, #16
 800fdea:	77fb      	strb	r3, [r7, #31]
 800fdec:	e10c      	b.n	8010008 <UART_SetConfig+0x348>
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	4a68      	ldr	r2, [pc, #416]	@ (800ff94 <UART_SetConfig+0x2d4>)
 800fdf4:	4293      	cmp	r3, r2
 800fdf6:	d120      	bne.n	800fe3a <UART_SetConfig+0x17a>
 800fdf8:	4b64      	ldr	r3, [pc, #400]	@ (800ff8c <UART_SetConfig+0x2cc>)
 800fdfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdfe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800fe02:	2b30      	cmp	r3, #48	@ 0x30
 800fe04:	d013      	beq.n	800fe2e <UART_SetConfig+0x16e>
 800fe06:	2b30      	cmp	r3, #48	@ 0x30
 800fe08:	d814      	bhi.n	800fe34 <UART_SetConfig+0x174>
 800fe0a:	2b20      	cmp	r3, #32
 800fe0c:	d009      	beq.n	800fe22 <UART_SetConfig+0x162>
 800fe0e:	2b20      	cmp	r3, #32
 800fe10:	d810      	bhi.n	800fe34 <UART_SetConfig+0x174>
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d002      	beq.n	800fe1c <UART_SetConfig+0x15c>
 800fe16:	2b10      	cmp	r3, #16
 800fe18:	d006      	beq.n	800fe28 <UART_SetConfig+0x168>
 800fe1a:	e00b      	b.n	800fe34 <UART_SetConfig+0x174>
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	77fb      	strb	r3, [r7, #31]
 800fe20:	e0f2      	b.n	8010008 <UART_SetConfig+0x348>
 800fe22:	2302      	movs	r3, #2
 800fe24:	77fb      	strb	r3, [r7, #31]
 800fe26:	e0ef      	b.n	8010008 <UART_SetConfig+0x348>
 800fe28:	2304      	movs	r3, #4
 800fe2a:	77fb      	strb	r3, [r7, #31]
 800fe2c:	e0ec      	b.n	8010008 <UART_SetConfig+0x348>
 800fe2e:	2308      	movs	r3, #8
 800fe30:	77fb      	strb	r3, [r7, #31]
 800fe32:	e0e9      	b.n	8010008 <UART_SetConfig+0x348>
 800fe34:	2310      	movs	r3, #16
 800fe36:	77fb      	strb	r3, [r7, #31]
 800fe38:	e0e6      	b.n	8010008 <UART_SetConfig+0x348>
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	4a56      	ldr	r2, [pc, #344]	@ (800ff98 <UART_SetConfig+0x2d8>)
 800fe40:	4293      	cmp	r3, r2
 800fe42:	d120      	bne.n	800fe86 <UART_SetConfig+0x1c6>
 800fe44:	4b51      	ldr	r3, [pc, #324]	@ (800ff8c <UART_SetConfig+0x2cc>)
 800fe46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fe4a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800fe4e:	2bc0      	cmp	r3, #192	@ 0xc0
 800fe50:	d013      	beq.n	800fe7a <UART_SetConfig+0x1ba>
 800fe52:	2bc0      	cmp	r3, #192	@ 0xc0
 800fe54:	d814      	bhi.n	800fe80 <UART_SetConfig+0x1c0>
 800fe56:	2b80      	cmp	r3, #128	@ 0x80
 800fe58:	d009      	beq.n	800fe6e <UART_SetConfig+0x1ae>
 800fe5a:	2b80      	cmp	r3, #128	@ 0x80
 800fe5c:	d810      	bhi.n	800fe80 <UART_SetConfig+0x1c0>
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d002      	beq.n	800fe68 <UART_SetConfig+0x1a8>
 800fe62:	2b40      	cmp	r3, #64	@ 0x40
 800fe64:	d006      	beq.n	800fe74 <UART_SetConfig+0x1b4>
 800fe66:	e00b      	b.n	800fe80 <UART_SetConfig+0x1c0>
 800fe68:	2300      	movs	r3, #0
 800fe6a:	77fb      	strb	r3, [r7, #31]
 800fe6c:	e0cc      	b.n	8010008 <UART_SetConfig+0x348>
 800fe6e:	2302      	movs	r3, #2
 800fe70:	77fb      	strb	r3, [r7, #31]
 800fe72:	e0c9      	b.n	8010008 <UART_SetConfig+0x348>
 800fe74:	2304      	movs	r3, #4
 800fe76:	77fb      	strb	r3, [r7, #31]
 800fe78:	e0c6      	b.n	8010008 <UART_SetConfig+0x348>
 800fe7a:	2308      	movs	r3, #8
 800fe7c:	77fb      	strb	r3, [r7, #31]
 800fe7e:	e0c3      	b.n	8010008 <UART_SetConfig+0x348>
 800fe80:	2310      	movs	r3, #16
 800fe82:	77fb      	strb	r3, [r7, #31]
 800fe84:	e0c0      	b.n	8010008 <UART_SetConfig+0x348>
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	4a44      	ldr	r2, [pc, #272]	@ (800ff9c <UART_SetConfig+0x2dc>)
 800fe8c:	4293      	cmp	r3, r2
 800fe8e:	d125      	bne.n	800fedc <UART_SetConfig+0x21c>
 800fe90:	4b3e      	ldr	r3, [pc, #248]	@ (800ff8c <UART_SetConfig+0x2cc>)
 800fe92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fe96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fe9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fe9e:	d017      	beq.n	800fed0 <UART_SetConfig+0x210>
 800fea0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fea4:	d817      	bhi.n	800fed6 <UART_SetConfig+0x216>
 800fea6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800feaa:	d00b      	beq.n	800fec4 <UART_SetConfig+0x204>
 800feac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800feb0:	d811      	bhi.n	800fed6 <UART_SetConfig+0x216>
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d003      	beq.n	800febe <UART_SetConfig+0x1fe>
 800feb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800feba:	d006      	beq.n	800feca <UART_SetConfig+0x20a>
 800febc:	e00b      	b.n	800fed6 <UART_SetConfig+0x216>
 800febe:	2300      	movs	r3, #0
 800fec0:	77fb      	strb	r3, [r7, #31]
 800fec2:	e0a1      	b.n	8010008 <UART_SetConfig+0x348>
 800fec4:	2302      	movs	r3, #2
 800fec6:	77fb      	strb	r3, [r7, #31]
 800fec8:	e09e      	b.n	8010008 <UART_SetConfig+0x348>
 800feca:	2304      	movs	r3, #4
 800fecc:	77fb      	strb	r3, [r7, #31]
 800fece:	e09b      	b.n	8010008 <UART_SetConfig+0x348>
 800fed0:	2308      	movs	r3, #8
 800fed2:	77fb      	strb	r3, [r7, #31]
 800fed4:	e098      	b.n	8010008 <UART_SetConfig+0x348>
 800fed6:	2310      	movs	r3, #16
 800fed8:	77fb      	strb	r3, [r7, #31]
 800feda:	e095      	b.n	8010008 <UART_SetConfig+0x348>
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	4a2f      	ldr	r2, [pc, #188]	@ (800ffa0 <UART_SetConfig+0x2e0>)
 800fee2:	4293      	cmp	r3, r2
 800fee4:	d125      	bne.n	800ff32 <UART_SetConfig+0x272>
 800fee6:	4b29      	ldr	r3, [pc, #164]	@ (800ff8c <UART_SetConfig+0x2cc>)
 800fee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800feec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800fef0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fef4:	d017      	beq.n	800ff26 <UART_SetConfig+0x266>
 800fef6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fefa:	d817      	bhi.n	800ff2c <UART_SetConfig+0x26c>
 800fefc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ff00:	d00b      	beq.n	800ff1a <UART_SetConfig+0x25a>
 800ff02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ff06:	d811      	bhi.n	800ff2c <UART_SetConfig+0x26c>
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d003      	beq.n	800ff14 <UART_SetConfig+0x254>
 800ff0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ff10:	d006      	beq.n	800ff20 <UART_SetConfig+0x260>
 800ff12:	e00b      	b.n	800ff2c <UART_SetConfig+0x26c>
 800ff14:	2301      	movs	r3, #1
 800ff16:	77fb      	strb	r3, [r7, #31]
 800ff18:	e076      	b.n	8010008 <UART_SetConfig+0x348>
 800ff1a:	2302      	movs	r3, #2
 800ff1c:	77fb      	strb	r3, [r7, #31]
 800ff1e:	e073      	b.n	8010008 <UART_SetConfig+0x348>
 800ff20:	2304      	movs	r3, #4
 800ff22:	77fb      	strb	r3, [r7, #31]
 800ff24:	e070      	b.n	8010008 <UART_SetConfig+0x348>
 800ff26:	2308      	movs	r3, #8
 800ff28:	77fb      	strb	r3, [r7, #31]
 800ff2a:	e06d      	b.n	8010008 <UART_SetConfig+0x348>
 800ff2c:	2310      	movs	r3, #16
 800ff2e:	77fb      	strb	r3, [r7, #31]
 800ff30:	e06a      	b.n	8010008 <UART_SetConfig+0x348>
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	4a1b      	ldr	r2, [pc, #108]	@ (800ffa4 <UART_SetConfig+0x2e4>)
 800ff38:	4293      	cmp	r3, r2
 800ff3a:	d138      	bne.n	800ffae <UART_SetConfig+0x2ee>
 800ff3c:	4b13      	ldr	r3, [pc, #76]	@ (800ff8c <UART_SetConfig+0x2cc>)
 800ff3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff42:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800ff46:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ff4a:	d017      	beq.n	800ff7c <UART_SetConfig+0x2bc>
 800ff4c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ff50:	d82a      	bhi.n	800ffa8 <UART_SetConfig+0x2e8>
 800ff52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ff56:	d00b      	beq.n	800ff70 <UART_SetConfig+0x2b0>
 800ff58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ff5c:	d824      	bhi.n	800ffa8 <UART_SetConfig+0x2e8>
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d003      	beq.n	800ff6a <UART_SetConfig+0x2aa>
 800ff62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ff66:	d006      	beq.n	800ff76 <UART_SetConfig+0x2b6>
 800ff68:	e01e      	b.n	800ffa8 <UART_SetConfig+0x2e8>
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	77fb      	strb	r3, [r7, #31]
 800ff6e:	e04b      	b.n	8010008 <UART_SetConfig+0x348>
 800ff70:	2302      	movs	r3, #2
 800ff72:	77fb      	strb	r3, [r7, #31]
 800ff74:	e048      	b.n	8010008 <UART_SetConfig+0x348>
 800ff76:	2304      	movs	r3, #4
 800ff78:	77fb      	strb	r3, [r7, #31]
 800ff7a:	e045      	b.n	8010008 <UART_SetConfig+0x348>
 800ff7c:	2308      	movs	r3, #8
 800ff7e:	77fb      	strb	r3, [r7, #31]
 800ff80:	e042      	b.n	8010008 <UART_SetConfig+0x348>
 800ff82:	bf00      	nop
 800ff84:	efff69f3 	.word	0xefff69f3
 800ff88:	40011000 	.word	0x40011000
 800ff8c:	40023800 	.word	0x40023800
 800ff90:	40004400 	.word	0x40004400
 800ff94:	40004800 	.word	0x40004800
 800ff98:	40004c00 	.word	0x40004c00
 800ff9c:	40005000 	.word	0x40005000
 800ffa0:	40011400 	.word	0x40011400
 800ffa4:	40007800 	.word	0x40007800
 800ffa8:	2310      	movs	r3, #16
 800ffaa:	77fb      	strb	r3, [r7, #31]
 800ffac:	e02c      	b.n	8010008 <UART_SetConfig+0x348>
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	4a72      	ldr	r2, [pc, #456]	@ (801017c <UART_SetConfig+0x4bc>)
 800ffb4:	4293      	cmp	r3, r2
 800ffb6:	d125      	bne.n	8010004 <UART_SetConfig+0x344>
 800ffb8:	4b71      	ldr	r3, [pc, #452]	@ (8010180 <UART_SetConfig+0x4c0>)
 800ffba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffbe:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800ffc2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800ffc6:	d017      	beq.n	800fff8 <UART_SetConfig+0x338>
 800ffc8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800ffcc:	d817      	bhi.n	800fffe <UART_SetConfig+0x33e>
 800ffce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ffd2:	d00b      	beq.n	800ffec <UART_SetConfig+0x32c>
 800ffd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ffd8:	d811      	bhi.n	800fffe <UART_SetConfig+0x33e>
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d003      	beq.n	800ffe6 <UART_SetConfig+0x326>
 800ffde:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ffe2:	d006      	beq.n	800fff2 <UART_SetConfig+0x332>
 800ffe4:	e00b      	b.n	800fffe <UART_SetConfig+0x33e>
 800ffe6:	2300      	movs	r3, #0
 800ffe8:	77fb      	strb	r3, [r7, #31]
 800ffea:	e00d      	b.n	8010008 <UART_SetConfig+0x348>
 800ffec:	2302      	movs	r3, #2
 800ffee:	77fb      	strb	r3, [r7, #31]
 800fff0:	e00a      	b.n	8010008 <UART_SetConfig+0x348>
 800fff2:	2304      	movs	r3, #4
 800fff4:	77fb      	strb	r3, [r7, #31]
 800fff6:	e007      	b.n	8010008 <UART_SetConfig+0x348>
 800fff8:	2308      	movs	r3, #8
 800fffa:	77fb      	strb	r3, [r7, #31]
 800fffc:	e004      	b.n	8010008 <UART_SetConfig+0x348>
 800fffe:	2310      	movs	r3, #16
 8010000:	77fb      	strb	r3, [r7, #31]
 8010002:	e001      	b.n	8010008 <UART_SetConfig+0x348>
 8010004:	2310      	movs	r3, #16
 8010006:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	69db      	ldr	r3, [r3, #28]
 801000c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010010:	d15b      	bne.n	80100ca <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8010012:	7ffb      	ldrb	r3, [r7, #31]
 8010014:	2b08      	cmp	r3, #8
 8010016:	d828      	bhi.n	801006a <UART_SetConfig+0x3aa>
 8010018:	a201      	add	r2, pc, #4	@ (adr r2, 8010020 <UART_SetConfig+0x360>)
 801001a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801001e:	bf00      	nop
 8010020:	08010045 	.word	0x08010045
 8010024:	0801004d 	.word	0x0801004d
 8010028:	08010055 	.word	0x08010055
 801002c:	0801006b 	.word	0x0801006b
 8010030:	0801005b 	.word	0x0801005b
 8010034:	0801006b 	.word	0x0801006b
 8010038:	0801006b 	.word	0x0801006b
 801003c:	0801006b 	.word	0x0801006b
 8010040:	08010063 	.word	0x08010063
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010044:	f7fb f9f0 	bl	800b428 <HAL_RCC_GetPCLK1Freq>
 8010048:	61b8      	str	r0, [r7, #24]
        break;
 801004a:	e013      	b.n	8010074 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801004c:	f7fb fa00 	bl	800b450 <HAL_RCC_GetPCLK2Freq>
 8010050:	61b8      	str	r0, [r7, #24]
        break;
 8010052:	e00f      	b.n	8010074 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010054:	4b4b      	ldr	r3, [pc, #300]	@ (8010184 <UART_SetConfig+0x4c4>)
 8010056:	61bb      	str	r3, [r7, #24]
        break;
 8010058:	e00c      	b.n	8010074 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801005a:	f7fb f913 	bl	800b284 <HAL_RCC_GetSysClockFreq>
 801005e:	61b8      	str	r0, [r7, #24]
        break;
 8010060:	e008      	b.n	8010074 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010062:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010066:	61bb      	str	r3, [r7, #24]
        break;
 8010068:	e004      	b.n	8010074 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 801006a:	2300      	movs	r3, #0
 801006c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 801006e:	2301      	movs	r3, #1
 8010070:	77bb      	strb	r3, [r7, #30]
        break;
 8010072:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010074:	69bb      	ldr	r3, [r7, #24]
 8010076:	2b00      	cmp	r3, #0
 8010078:	d074      	beq.n	8010164 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 801007a:	69bb      	ldr	r3, [r7, #24]
 801007c:	005a      	lsls	r2, r3, #1
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	685b      	ldr	r3, [r3, #4]
 8010082:	085b      	lsrs	r3, r3, #1
 8010084:	441a      	add	r2, r3
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	685b      	ldr	r3, [r3, #4]
 801008a:	fbb2 f3f3 	udiv	r3, r2, r3
 801008e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010090:	693b      	ldr	r3, [r7, #16]
 8010092:	2b0f      	cmp	r3, #15
 8010094:	d916      	bls.n	80100c4 <UART_SetConfig+0x404>
 8010096:	693b      	ldr	r3, [r7, #16]
 8010098:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801009c:	d212      	bcs.n	80100c4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801009e:	693b      	ldr	r3, [r7, #16]
 80100a0:	b29b      	uxth	r3, r3
 80100a2:	f023 030f 	bic.w	r3, r3, #15
 80100a6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80100a8:	693b      	ldr	r3, [r7, #16]
 80100aa:	085b      	lsrs	r3, r3, #1
 80100ac:	b29b      	uxth	r3, r3
 80100ae:	f003 0307 	and.w	r3, r3, #7
 80100b2:	b29a      	uxth	r2, r3
 80100b4:	89fb      	ldrh	r3, [r7, #14]
 80100b6:	4313      	orrs	r3, r2
 80100b8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	89fa      	ldrh	r2, [r7, #14]
 80100c0:	60da      	str	r2, [r3, #12]
 80100c2:	e04f      	b.n	8010164 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80100c4:	2301      	movs	r3, #1
 80100c6:	77bb      	strb	r3, [r7, #30]
 80100c8:	e04c      	b.n	8010164 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80100ca:	7ffb      	ldrb	r3, [r7, #31]
 80100cc:	2b08      	cmp	r3, #8
 80100ce:	d828      	bhi.n	8010122 <UART_SetConfig+0x462>
 80100d0:	a201      	add	r2, pc, #4	@ (adr r2, 80100d8 <UART_SetConfig+0x418>)
 80100d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100d6:	bf00      	nop
 80100d8:	080100fd 	.word	0x080100fd
 80100dc:	08010105 	.word	0x08010105
 80100e0:	0801010d 	.word	0x0801010d
 80100e4:	08010123 	.word	0x08010123
 80100e8:	08010113 	.word	0x08010113
 80100ec:	08010123 	.word	0x08010123
 80100f0:	08010123 	.word	0x08010123
 80100f4:	08010123 	.word	0x08010123
 80100f8:	0801011b 	.word	0x0801011b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80100fc:	f7fb f994 	bl	800b428 <HAL_RCC_GetPCLK1Freq>
 8010100:	61b8      	str	r0, [r7, #24]
        break;
 8010102:	e013      	b.n	801012c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010104:	f7fb f9a4 	bl	800b450 <HAL_RCC_GetPCLK2Freq>
 8010108:	61b8      	str	r0, [r7, #24]
        break;
 801010a:	e00f      	b.n	801012c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801010c:	4b1d      	ldr	r3, [pc, #116]	@ (8010184 <UART_SetConfig+0x4c4>)
 801010e:	61bb      	str	r3, [r7, #24]
        break;
 8010110:	e00c      	b.n	801012c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010112:	f7fb f8b7 	bl	800b284 <HAL_RCC_GetSysClockFreq>
 8010116:	61b8      	str	r0, [r7, #24]
        break;
 8010118:	e008      	b.n	801012c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801011a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801011e:	61bb      	str	r3, [r7, #24]
        break;
 8010120:	e004      	b.n	801012c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8010122:	2300      	movs	r3, #0
 8010124:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8010126:	2301      	movs	r3, #1
 8010128:	77bb      	strb	r3, [r7, #30]
        break;
 801012a:	bf00      	nop
    }

    if (pclk != 0U)
 801012c:	69bb      	ldr	r3, [r7, #24]
 801012e:	2b00      	cmp	r3, #0
 8010130:	d018      	beq.n	8010164 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	685b      	ldr	r3, [r3, #4]
 8010136:	085a      	lsrs	r2, r3, #1
 8010138:	69bb      	ldr	r3, [r7, #24]
 801013a:	441a      	add	r2, r3
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	685b      	ldr	r3, [r3, #4]
 8010140:	fbb2 f3f3 	udiv	r3, r2, r3
 8010144:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010146:	693b      	ldr	r3, [r7, #16]
 8010148:	2b0f      	cmp	r3, #15
 801014a:	d909      	bls.n	8010160 <UART_SetConfig+0x4a0>
 801014c:	693b      	ldr	r3, [r7, #16]
 801014e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010152:	d205      	bcs.n	8010160 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010154:	693b      	ldr	r3, [r7, #16]
 8010156:	b29a      	uxth	r2, r3
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	60da      	str	r2, [r3, #12]
 801015e:	e001      	b.n	8010164 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8010160:	2301      	movs	r3, #1
 8010162:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	2200      	movs	r2, #0
 8010168:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	2200      	movs	r2, #0
 801016e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8010170:	7fbb      	ldrb	r3, [r7, #30]
}
 8010172:	4618      	mov	r0, r3
 8010174:	3720      	adds	r7, #32
 8010176:	46bd      	mov	sp, r7
 8010178:	bd80      	pop	{r7, pc}
 801017a:	bf00      	nop
 801017c:	40007c00 	.word	0x40007c00
 8010180:	40023800 	.word	0x40023800
 8010184:	00f42400 	.word	0x00f42400

08010188 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010188:	b480      	push	{r7}
 801018a:	b083      	sub	sp, #12
 801018c:	af00      	add	r7, sp, #0
 801018e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010194:	f003 0308 	and.w	r3, r3, #8
 8010198:	2b00      	cmp	r3, #0
 801019a:	d00a      	beq.n	80101b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	685b      	ldr	r3, [r3, #4]
 80101a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	430a      	orrs	r2, r1
 80101b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101b6:	f003 0301 	and.w	r3, r3, #1
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	d00a      	beq.n	80101d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	685b      	ldr	r3, [r3, #4]
 80101c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	430a      	orrs	r2, r1
 80101d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101d8:	f003 0302 	and.w	r3, r3, #2
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d00a      	beq.n	80101f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	685b      	ldr	r3, [r3, #4]
 80101e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	430a      	orrs	r2, r1
 80101f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101fa:	f003 0304 	and.w	r3, r3, #4
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d00a      	beq.n	8010218 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	681b      	ldr	r3, [r3, #0]
 8010206:	685b      	ldr	r3, [r3, #4]
 8010208:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	430a      	orrs	r2, r1
 8010216:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801021c:	f003 0310 	and.w	r3, r3, #16
 8010220:	2b00      	cmp	r3, #0
 8010222:	d00a      	beq.n	801023a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	689b      	ldr	r3, [r3, #8]
 801022a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	681b      	ldr	r3, [r3, #0]
 8010236:	430a      	orrs	r2, r1
 8010238:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801023e:	f003 0320 	and.w	r3, r3, #32
 8010242:	2b00      	cmp	r3, #0
 8010244:	d00a      	beq.n	801025c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	689b      	ldr	r3, [r3, #8]
 801024c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	430a      	orrs	r2, r1
 801025a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010260:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010264:	2b00      	cmp	r3, #0
 8010266:	d01a      	beq.n	801029e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	685b      	ldr	r3, [r3, #4]
 801026e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	430a      	orrs	r2, r1
 801027c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010282:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010286:	d10a      	bne.n	801029e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	685b      	ldr	r3, [r3, #4]
 801028e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	430a      	orrs	r2, r1
 801029c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d00a      	beq.n	80102c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	685b      	ldr	r3, [r3, #4]
 80102b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	430a      	orrs	r2, r1
 80102be:	605a      	str	r2, [r3, #4]
  }
}
 80102c0:	bf00      	nop
 80102c2:	370c      	adds	r7, #12
 80102c4:	46bd      	mov	sp, r7
 80102c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ca:	4770      	bx	lr

080102cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80102cc:	b580      	push	{r7, lr}
 80102ce:	b08c      	sub	sp, #48	@ 0x30
 80102d0:	af02      	add	r7, sp, #8
 80102d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	2200      	movs	r2, #0
 80102d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80102dc:	f7f6 f892 	bl	8006404 <HAL_GetTick>
 80102e0:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	f003 0308 	and.w	r3, r3, #8
 80102ec:	2b08      	cmp	r3, #8
 80102ee:	d12e      	bne.n	801034e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80102f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80102f4:	9300      	str	r3, [sp, #0]
 80102f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102f8:	2200      	movs	r2, #0
 80102fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80102fe:	6878      	ldr	r0, [r7, #4]
 8010300:	f000 f83b 	bl	801037a <UART_WaitOnFlagUntilTimeout>
 8010304:	4603      	mov	r3, r0
 8010306:	2b00      	cmp	r3, #0
 8010308:	d021      	beq.n	801034e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010310:	693b      	ldr	r3, [r7, #16]
 8010312:	e853 3f00 	ldrex	r3, [r3]
 8010316:	60fb      	str	r3, [r7, #12]
   return(result);
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801031e:	623b      	str	r3, [r7, #32]
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	461a      	mov	r2, r3
 8010326:	6a3b      	ldr	r3, [r7, #32]
 8010328:	61fb      	str	r3, [r7, #28]
 801032a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801032c:	69b9      	ldr	r1, [r7, #24]
 801032e:	69fa      	ldr	r2, [r7, #28]
 8010330:	e841 2300 	strex	r3, r2, [r1]
 8010334:	617b      	str	r3, [r7, #20]
   return(result);
 8010336:	697b      	ldr	r3, [r7, #20]
 8010338:	2b00      	cmp	r3, #0
 801033a:	d1e6      	bne.n	801030a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	2220      	movs	r2, #32
 8010340:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	2200      	movs	r2, #0
 8010346:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801034a:	2303      	movs	r3, #3
 801034c:	e011      	b.n	8010372 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	2220      	movs	r2, #32
 8010352:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	2220      	movs	r2, #32
 8010358:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	2200      	movs	r2, #0
 8010360:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	2200      	movs	r2, #0
 8010366:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	2200      	movs	r2, #0
 801036c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8010370:	2300      	movs	r3, #0
}
 8010372:	4618      	mov	r0, r3
 8010374:	3728      	adds	r7, #40	@ 0x28
 8010376:	46bd      	mov	sp, r7
 8010378:	bd80      	pop	{r7, pc}

0801037a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801037a:	b580      	push	{r7, lr}
 801037c:	b084      	sub	sp, #16
 801037e:	af00      	add	r7, sp, #0
 8010380:	60f8      	str	r0, [r7, #12]
 8010382:	60b9      	str	r1, [r7, #8]
 8010384:	603b      	str	r3, [r7, #0]
 8010386:	4613      	mov	r3, r2
 8010388:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801038a:	e04f      	b.n	801042c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801038c:	69bb      	ldr	r3, [r7, #24]
 801038e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010392:	d04b      	beq.n	801042c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010394:	f7f6 f836 	bl	8006404 <HAL_GetTick>
 8010398:	4602      	mov	r2, r0
 801039a:	683b      	ldr	r3, [r7, #0]
 801039c:	1ad3      	subs	r3, r2, r3
 801039e:	69ba      	ldr	r2, [r7, #24]
 80103a0:	429a      	cmp	r2, r3
 80103a2:	d302      	bcc.n	80103aa <UART_WaitOnFlagUntilTimeout+0x30>
 80103a4:	69bb      	ldr	r3, [r7, #24]
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d101      	bne.n	80103ae <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80103aa:	2303      	movs	r3, #3
 80103ac:	e04e      	b.n	801044c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	681b      	ldr	r3, [r3, #0]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	f003 0304 	and.w	r3, r3, #4
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d037      	beq.n	801042c <UART_WaitOnFlagUntilTimeout+0xb2>
 80103bc:	68bb      	ldr	r3, [r7, #8]
 80103be:	2b80      	cmp	r3, #128	@ 0x80
 80103c0:	d034      	beq.n	801042c <UART_WaitOnFlagUntilTimeout+0xb2>
 80103c2:	68bb      	ldr	r3, [r7, #8]
 80103c4:	2b40      	cmp	r3, #64	@ 0x40
 80103c6:	d031      	beq.n	801042c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	681b      	ldr	r3, [r3, #0]
 80103cc:	69db      	ldr	r3, [r3, #28]
 80103ce:	f003 0308 	and.w	r3, r3, #8
 80103d2:	2b08      	cmp	r3, #8
 80103d4:	d110      	bne.n	80103f8 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80103d6:	68fb      	ldr	r3, [r7, #12]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	2208      	movs	r2, #8
 80103dc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80103de:	68f8      	ldr	r0, [r7, #12]
 80103e0:	f000 f8fe 	bl	80105e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	2208      	movs	r2, #8
 80103e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	2200      	movs	r2, #0
 80103f0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80103f4:	2301      	movs	r3, #1
 80103f6:	e029      	b.n	801044c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	69db      	ldr	r3, [r3, #28]
 80103fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010402:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010406:	d111      	bne.n	801042c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010408:	68fb      	ldr	r3, [r7, #12]
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010410:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010412:	68f8      	ldr	r0, [r7, #12]
 8010414:	f000 f8e4 	bl	80105e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	2220      	movs	r2, #32
 801041c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	2200      	movs	r2, #0
 8010424:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010428:	2303      	movs	r3, #3
 801042a:	e00f      	b.n	801044c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801042c:	68fb      	ldr	r3, [r7, #12]
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	69da      	ldr	r2, [r3, #28]
 8010432:	68bb      	ldr	r3, [r7, #8]
 8010434:	4013      	ands	r3, r2
 8010436:	68ba      	ldr	r2, [r7, #8]
 8010438:	429a      	cmp	r2, r3
 801043a:	bf0c      	ite	eq
 801043c:	2301      	moveq	r3, #1
 801043e:	2300      	movne	r3, #0
 8010440:	b2db      	uxtb	r3, r3
 8010442:	461a      	mov	r2, r3
 8010444:	79fb      	ldrb	r3, [r7, #7]
 8010446:	429a      	cmp	r2, r3
 8010448:	d0a0      	beq.n	801038c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801044a:	2300      	movs	r3, #0
}
 801044c:	4618      	mov	r0, r3
 801044e:	3710      	adds	r7, #16
 8010450:	46bd      	mov	sp, r7
 8010452:	bd80      	pop	{r7, pc}

08010454 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010454:	b580      	push	{r7, lr}
 8010456:	b096      	sub	sp, #88	@ 0x58
 8010458:	af00      	add	r7, sp, #0
 801045a:	60f8      	str	r0, [r7, #12]
 801045c:	60b9      	str	r1, [r7, #8]
 801045e:	4613      	mov	r3, r2
 8010460:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	68ba      	ldr	r2, [r7, #8]
 8010466:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	88fa      	ldrh	r2, [r7, #6]
 801046c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	2200      	movs	r2, #0
 8010474:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	2222      	movs	r2, #34	@ 0x22
 801047c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010484:	2b00      	cmp	r3, #0
 8010486:	d028      	beq.n	80104da <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801048c:	4a3e      	ldr	r2, [pc, #248]	@ (8010588 <UART_Start_Receive_DMA+0x134>)
 801048e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010490:	68fb      	ldr	r3, [r7, #12]
 8010492:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010494:	4a3d      	ldr	r2, [pc, #244]	@ (801058c <UART_Start_Receive_DMA+0x138>)
 8010496:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801049c:	4a3c      	ldr	r2, [pc, #240]	@ (8010590 <UART_Start_Receive_DMA+0x13c>)
 801049e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80104a4:	2200      	movs	r2, #0
 80104a6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	3324      	adds	r3, #36	@ 0x24
 80104b2:	4619      	mov	r1, r3
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104b8:	461a      	mov	r2, r3
 80104ba:	88fb      	ldrh	r3, [r7, #6]
 80104bc:	f7f6 fdc4 	bl	8007048 <HAL_DMA_Start_IT>
 80104c0:	4603      	mov	r3, r0
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d009      	beq.n	80104da <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	2210      	movs	r2, #16
 80104ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80104ce:	68fb      	ldr	r3, [r7, #12]
 80104d0:	2220      	movs	r2, #32
 80104d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80104d6:	2301      	movs	r3, #1
 80104d8:	e051      	b.n	801057e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80104da:	68fb      	ldr	r3, [r7, #12]
 80104dc:	691b      	ldr	r3, [r3, #16]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d018      	beq.n	8010514 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104ea:	e853 3f00 	ldrex	r3, [r3]
 80104ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80104f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80104f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80104f8:	68fb      	ldr	r3, [r7, #12]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	461a      	mov	r2, r3
 80104fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010500:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010502:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010504:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010506:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010508:	e841 2300 	strex	r3, r2, [r1]
 801050c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801050e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010510:	2b00      	cmp	r3, #0
 8010512:	d1e6      	bne.n	80104e2 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	3308      	adds	r3, #8
 801051a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801051c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801051e:	e853 3f00 	ldrex	r3, [r3]
 8010522:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010526:	f043 0301 	orr.w	r3, r3, #1
 801052a:	653b      	str	r3, [r7, #80]	@ 0x50
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	3308      	adds	r3, #8
 8010532:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010534:	637a      	str	r2, [r7, #52]	@ 0x34
 8010536:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010538:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801053a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801053c:	e841 2300 	strex	r3, r2, [r1]
 8010540:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010544:	2b00      	cmp	r3, #0
 8010546:	d1e5      	bne.n	8010514 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	3308      	adds	r3, #8
 801054e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010550:	697b      	ldr	r3, [r7, #20]
 8010552:	e853 3f00 	ldrex	r3, [r3]
 8010556:	613b      	str	r3, [r7, #16]
   return(result);
 8010558:	693b      	ldr	r3, [r7, #16]
 801055a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801055e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010560:	68fb      	ldr	r3, [r7, #12]
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	3308      	adds	r3, #8
 8010566:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010568:	623a      	str	r2, [r7, #32]
 801056a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801056c:	69f9      	ldr	r1, [r7, #28]
 801056e:	6a3a      	ldr	r2, [r7, #32]
 8010570:	e841 2300 	strex	r3, r2, [r1]
 8010574:	61bb      	str	r3, [r7, #24]
   return(result);
 8010576:	69bb      	ldr	r3, [r7, #24]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d1e5      	bne.n	8010548 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 801057c:	2300      	movs	r3, #0
}
 801057e:	4618      	mov	r0, r3
 8010580:	3758      	adds	r7, #88	@ 0x58
 8010582:	46bd      	mov	sp, r7
 8010584:	bd80      	pop	{r7, pc}
 8010586:	bf00      	nop
 8010588:	080106a9 	.word	0x080106a9
 801058c:	08010807 	.word	0x08010807
 8010590:	08010879 	.word	0x08010879

08010594 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010594:	b480      	push	{r7}
 8010596:	b089      	sub	sp, #36	@ 0x24
 8010598:	af00      	add	r7, sp, #0
 801059a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	e853 3f00 	ldrex	r3, [r3]
 80105a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80105aa:	68bb      	ldr	r3, [r7, #8]
 80105ac:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80105b0:	61fb      	str	r3, [r7, #28]
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	461a      	mov	r2, r3
 80105b8:	69fb      	ldr	r3, [r7, #28]
 80105ba:	61bb      	str	r3, [r7, #24]
 80105bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105be:	6979      	ldr	r1, [r7, #20]
 80105c0:	69ba      	ldr	r2, [r7, #24]
 80105c2:	e841 2300 	strex	r3, r2, [r1]
 80105c6:	613b      	str	r3, [r7, #16]
   return(result);
 80105c8:	693b      	ldr	r3, [r7, #16]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d1e6      	bne.n	801059c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	2220      	movs	r2, #32
 80105d2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80105d4:	bf00      	nop
 80105d6:	3724      	adds	r7, #36	@ 0x24
 80105d8:	46bd      	mov	sp, r7
 80105da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105de:	4770      	bx	lr

080105e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80105e0:	b480      	push	{r7}
 80105e2:	b095      	sub	sp, #84	@ 0x54
 80105e4:	af00      	add	r7, sp, #0
 80105e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105f0:	e853 3f00 	ldrex	r3, [r3]
 80105f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80105f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80105fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	461a      	mov	r2, r3
 8010604:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010606:	643b      	str	r3, [r7, #64]	@ 0x40
 8010608:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801060a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801060c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801060e:	e841 2300 	strex	r3, r2, [r1]
 8010612:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010616:	2b00      	cmp	r3, #0
 8010618:	d1e6      	bne.n	80105e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	3308      	adds	r3, #8
 8010620:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010622:	6a3b      	ldr	r3, [r7, #32]
 8010624:	e853 3f00 	ldrex	r3, [r3]
 8010628:	61fb      	str	r3, [r7, #28]
   return(result);
 801062a:	69fb      	ldr	r3, [r7, #28]
 801062c:	f023 0301 	bic.w	r3, r3, #1
 8010630:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	3308      	adds	r3, #8
 8010638:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801063a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801063c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801063e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010640:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010642:	e841 2300 	strex	r3, r2, [r1]
 8010646:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801064a:	2b00      	cmp	r3, #0
 801064c:	d1e5      	bne.n	801061a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010652:	2b01      	cmp	r3, #1
 8010654:	d118      	bne.n	8010688 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	e853 3f00 	ldrex	r3, [r3]
 8010662:	60bb      	str	r3, [r7, #8]
   return(result);
 8010664:	68bb      	ldr	r3, [r7, #8]
 8010666:	f023 0310 	bic.w	r3, r3, #16
 801066a:	647b      	str	r3, [r7, #68]	@ 0x44
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	461a      	mov	r2, r3
 8010672:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010674:	61bb      	str	r3, [r7, #24]
 8010676:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010678:	6979      	ldr	r1, [r7, #20]
 801067a:	69ba      	ldr	r2, [r7, #24]
 801067c:	e841 2300 	strex	r3, r2, [r1]
 8010680:	613b      	str	r3, [r7, #16]
   return(result);
 8010682:	693b      	ldr	r3, [r7, #16]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d1e6      	bne.n	8010656 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	2220      	movs	r2, #32
 801068c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	2200      	movs	r2, #0
 8010694:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	2200      	movs	r2, #0
 801069a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 801069c:	bf00      	nop
 801069e:	3754      	adds	r7, #84	@ 0x54
 80106a0:	46bd      	mov	sp, r7
 80106a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106a6:	4770      	bx	lr

080106a8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80106a8:	b580      	push	{r7, lr}
 80106aa:	b09c      	sub	sp, #112	@ 0x70
 80106ac:	af00      	add	r7, sp, #0
 80106ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106b4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	69db      	ldr	r3, [r3, #28]
 80106ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80106be:	d071      	beq.n	80107a4 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 80106c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80106c2:	2200      	movs	r2, #0
 80106c4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80106c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80106d0:	e853 3f00 	ldrex	r3, [r3]
 80106d4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80106d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80106d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80106dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80106de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	461a      	mov	r2, r3
 80106e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80106e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80106e8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80106ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80106ee:	e841 2300 	strex	r3, r2, [r1]
 80106f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80106f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d1e6      	bne.n	80106c8 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80106fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	3308      	adds	r3, #8
 8010700:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010704:	e853 3f00 	ldrex	r3, [r3]
 8010708:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801070a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801070c:	f023 0301 	bic.w	r3, r3, #1
 8010710:	667b      	str	r3, [r7, #100]	@ 0x64
 8010712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	3308      	adds	r3, #8
 8010718:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801071a:	643a      	str	r2, [r7, #64]	@ 0x40
 801071c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801071e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010720:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010722:	e841 2300 	strex	r3, r2, [r1]
 8010726:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801072a:	2b00      	cmp	r3, #0
 801072c:	d1e5      	bne.n	80106fa <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801072e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	3308      	adds	r3, #8
 8010734:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010736:	6a3b      	ldr	r3, [r7, #32]
 8010738:	e853 3f00 	ldrex	r3, [r3]
 801073c:	61fb      	str	r3, [r7, #28]
   return(result);
 801073e:	69fb      	ldr	r3, [r7, #28]
 8010740:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010744:	663b      	str	r3, [r7, #96]	@ 0x60
 8010746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	3308      	adds	r3, #8
 801074c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801074e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010750:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010752:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010754:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010756:	e841 2300 	strex	r3, r2, [r1]
 801075a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801075c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801075e:	2b00      	cmp	r3, #0
 8010760:	d1e5      	bne.n	801072e <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010762:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010764:	2220      	movs	r2, #32
 8010766:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801076a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801076c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801076e:	2b01      	cmp	r3, #1
 8010770:	d118      	bne.n	80107a4 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010772:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	e853 3f00 	ldrex	r3, [r3]
 801077e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010780:	68bb      	ldr	r3, [r7, #8]
 8010782:	f023 0310 	bic.w	r3, r3, #16
 8010786:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010788:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	461a      	mov	r2, r3
 801078e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010790:	61bb      	str	r3, [r7, #24]
 8010792:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010794:	6979      	ldr	r1, [r7, #20]
 8010796:	69ba      	ldr	r2, [r7, #24]
 8010798:	e841 2300 	strex	r3, r2, [r1]
 801079c:	613b      	str	r3, [r7, #16]
   return(result);
 801079e:	693b      	ldr	r3, [r7, #16]
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d1e6      	bne.n	8010772 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80107a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107a6:	2200      	movs	r2, #0
 80107a8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80107ae:	2b01      	cmp	r3, #1
 80107b0:	d122      	bne.n	80107f8 <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 80107b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107b4:	2200      	movs	r2, #0
 80107b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	685b      	ldr	r3, [r3, #4]
 80107c0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 80107c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107c6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80107ca:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 80107ce:	429a      	cmp	r2, r3
 80107d0:	d204      	bcs.n	80107dc <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 80107d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107d4:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 80107d8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80107dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107de:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80107e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80107e8:	b29b      	uxth	r3, r3
 80107ea:	1ad3      	subs	r3, r2, r3
 80107ec:	b29b      	uxth	r3, r3
 80107ee:	4619      	mov	r1, r3
 80107f0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80107f2:	f7ff fa59 	bl	800fca8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80107f6:	e002      	b.n	80107fe <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 80107f8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80107fa:	f7f5 fc57 	bl	80060ac <HAL_UART_RxCpltCallback>
}
 80107fe:	bf00      	nop
 8010800:	3770      	adds	r7, #112	@ 0x70
 8010802:	46bd      	mov	sp, r7
 8010804:	bd80      	pop	{r7, pc}

08010806 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010806:	b580      	push	{r7, lr}
 8010808:	b084      	sub	sp, #16
 801080a:	af00      	add	r7, sp, #0
 801080c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010812:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010814:	68fb      	ldr	r3, [r7, #12]
 8010816:	2201      	movs	r2, #1
 8010818:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801081e:	2b01      	cmp	r3, #1
 8010820:	d123      	bne.n	801086a <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8010828:	085b      	lsrs	r3, r3, #1
 801082a:	b29a      	uxth	r2, r3
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	685b      	ldr	r3, [r3, #4]
 8010838:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 801083a:	68fb      	ldr	r3, [r7, #12]
 801083c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8010840:	897a      	ldrh	r2, [r7, #10]
 8010842:	429a      	cmp	r2, r3
 8010844:	d803      	bhi.n	801084e <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	897a      	ldrh	r2, [r7, #10]
 801084a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8010854:	68fb      	ldr	r3, [r7, #12]
 8010856:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 801085a:	b29b      	uxth	r3, r3
 801085c:	1ad3      	subs	r3, r2, r3
 801085e:	b29b      	uxth	r3, r3
 8010860:	4619      	mov	r1, r3
 8010862:	68f8      	ldr	r0, [r7, #12]
 8010864:	f7ff fa20 	bl	800fca8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010868:	e002      	b.n	8010870 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 801086a:	68f8      	ldr	r0, [r7, #12]
 801086c:	f7f5 fc42 	bl	80060f4 <HAL_UART_RxHalfCpltCallback>
}
 8010870:	bf00      	nop
 8010872:	3710      	adds	r7, #16
 8010874:	46bd      	mov	sp, r7
 8010876:	bd80      	pop	{r7, pc}

08010878 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010878:	b580      	push	{r7, lr}
 801087a:	b086      	sub	sp, #24
 801087c:	af00      	add	r7, sp, #0
 801087e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010884:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010886:	697b      	ldr	r3, [r7, #20]
 8010888:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801088a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801088c:	697b      	ldr	r3, [r7, #20]
 801088e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010892:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010894:	697b      	ldr	r3, [r7, #20]
 8010896:	681b      	ldr	r3, [r3, #0]
 8010898:	689b      	ldr	r3, [r3, #8]
 801089a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801089e:	2b80      	cmp	r3, #128	@ 0x80
 80108a0:	d109      	bne.n	80108b6 <UART_DMAError+0x3e>
 80108a2:	693b      	ldr	r3, [r7, #16]
 80108a4:	2b21      	cmp	r3, #33	@ 0x21
 80108a6:	d106      	bne.n	80108b6 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80108a8:	697b      	ldr	r3, [r7, #20]
 80108aa:	2200      	movs	r2, #0
 80108ac:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 80108b0:	6978      	ldr	r0, [r7, #20]
 80108b2:	f7ff fe6f 	bl	8010594 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80108b6:	697b      	ldr	r3, [r7, #20]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	689b      	ldr	r3, [r3, #8]
 80108bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80108c0:	2b40      	cmp	r3, #64	@ 0x40
 80108c2:	d109      	bne.n	80108d8 <UART_DMAError+0x60>
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	2b22      	cmp	r3, #34	@ 0x22
 80108c8:	d106      	bne.n	80108d8 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80108ca:	697b      	ldr	r3, [r7, #20]
 80108cc:	2200      	movs	r2, #0
 80108ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80108d2:	6978      	ldr	r0, [r7, #20]
 80108d4:	f7ff fe84 	bl	80105e0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80108d8:	697b      	ldr	r3, [r7, #20]
 80108da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80108de:	f043 0210 	orr.w	r2, r3, #16
 80108e2:	697b      	ldr	r3, [r7, #20]
 80108e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80108e8:	6978      	ldr	r0, [r7, #20]
 80108ea:	f7f5 fc19 	bl	8006120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80108ee:	bf00      	nop
 80108f0:	3718      	adds	r7, #24
 80108f2:	46bd      	mov	sp, r7
 80108f4:	bd80      	pop	{r7, pc}

080108f6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80108f6:	b580      	push	{r7, lr}
 80108f8:	b084      	sub	sp, #16
 80108fa:	af00      	add	r7, sp, #0
 80108fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010902:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	2200      	movs	r2, #0
 8010908:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801090c:	68f8      	ldr	r0, [r7, #12]
 801090e:	f7f5 fc07 	bl	8006120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010912:	bf00      	nop
 8010914:	3710      	adds	r7, #16
 8010916:	46bd      	mov	sp, r7
 8010918:	bd80      	pop	{r7, pc}

0801091a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801091a:	b580      	push	{r7, lr}
 801091c:	b088      	sub	sp, #32
 801091e:	af00      	add	r7, sp, #0
 8010920:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	681b      	ldr	r3, [r3, #0]
 8010926:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	e853 3f00 	ldrex	r3, [r3]
 801092e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010930:	68bb      	ldr	r3, [r7, #8]
 8010932:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010936:	61fb      	str	r3, [r7, #28]
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	461a      	mov	r2, r3
 801093e:	69fb      	ldr	r3, [r7, #28]
 8010940:	61bb      	str	r3, [r7, #24]
 8010942:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010944:	6979      	ldr	r1, [r7, #20]
 8010946:	69ba      	ldr	r2, [r7, #24]
 8010948:	e841 2300 	strex	r3, r2, [r1]
 801094c:	613b      	str	r3, [r7, #16]
   return(result);
 801094e:	693b      	ldr	r3, [r7, #16]
 8010950:	2b00      	cmp	r3, #0
 8010952:	d1e6      	bne.n	8010922 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	2220      	movs	r2, #32
 8010958:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	2200      	movs	r2, #0
 801095e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010960:	6878      	ldr	r0, [r7, #4]
 8010962:	f7ff f997 	bl	800fc94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010966:	bf00      	nop
 8010968:	3720      	adds	r7, #32
 801096a:	46bd      	mov	sp, r7
 801096c:	bd80      	pop	{r7, pc}
	...

08010970 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8010970:	b480      	push	{r7}
 8010972:	b083      	sub	sp, #12
 8010974:	af00      	add	r7, sp, #0
 8010976:	6078      	str	r0, [r7, #4]
 8010978:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 801097a:	683b      	ldr	r3, [r7, #0]
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	2b00      	cmp	r3, #0
 8010980:	d121      	bne.n	80109c6 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	681a      	ldr	r2, [r3, #0]
 8010986:	4b27      	ldr	r3, [pc, #156]	@ (8010a24 <FMC_SDRAM_Init+0xb4>)
 8010988:	4013      	ands	r3, r2
 801098a:	683a      	ldr	r2, [r7, #0]
 801098c:	6851      	ldr	r1, [r2, #4]
 801098e:	683a      	ldr	r2, [r7, #0]
 8010990:	6892      	ldr	r2, [r2, #8]
 8010992:	4311      	orrs	r1, r2
 8010994:	683a      	ldr	r2, [r7, #0]
 8010996:	68d2      	ldr	r2, [r2, #12]
 8010998:	4311      	orrs	r1, r2
 801099a:	683a      	ldr	r2, [r7, #0]
 801099c:	6912      	ldr	r2, [r2, #16]
 801099e:	4311      	orrs	r1, r2
 80109a0:	683a      	ldr	r2, [r7, #0]
 80109a2:	6952      	ldr	r2, [r2, #20]
 80109a4:	4311      	orrs	r1, r2
 80109a6:	683a      	ldr	r2, [r7, #0]
 80109a8:	6992      	ldr	r2, [r2, #24]
 80109aa:	4311      	orrs	r1, r2
 80109ac:	683a      	ldr	r2, [r7, #0]
 80109ae:	69d2      	ldr	r2, [r2, #28]
 80109b0:	4311      	orrs	r1, r2
 80109b2:	683a      	ldr	r2, [r7, #0]
 80109b4:	6a12      	ldr	r2, [r2, #32]
 80109b6:	4311      	orrs	r1, r2
 80109b8:	683a      	ldr	r2, [r7, #0]
 80109ba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80109bc:	430a      	orrs	r2, r1
 80109be:	431a      	orrs	r2, r3
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	601a      	str	r2, [r3, #0]
 80109c4:	e026      	b.n	8010a14 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80109ce:	683b      	ldr	r3, [r7, #0]
 80109d0:	69d9      	ldr	r1, [r3, #28]
 80109d2:	683b      	ldr	r3, [r7, #0]
 80109d4:	6a1b      	ldr	r3, [r3, #32]
 80109d6:	4319      	orrs	r1, r3
 80109d8:	683b      	ldr	r3, [r7, #0]
 80109da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109dc:	430b      	orrs	r3, r1
 80109de:	431a      	orrs	r2, r3
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	685a      	ldr	r2, [r3, #4]
 80109e8:	4b0e      	ldr	r3, [pc, #56]	@ (8010a24 <FMC_SDRAM_Init+0xb4>)
 80109ea:	4013      	ands	r3, r2
 80109ec:	683a      	ldr	r2, [r7, #0]
 80109ee:	6851      	ldr	r1, [r2, #4]
 80109f0:	683a      	ldr	r2, [r7, #0]
 80109f2:	6892      	ldr	r2, [r2, #8]
 80109f4:	4311      	orrs	r1, r2
 80109f6:	683a      	ldr	r2, [r7, #0]
 80109f8:	68d2      	ldr	r2, [r2, #12]
 80109fa:	4311      	orrs	r1, r2
 80109fc:	683a      	ldr	r2, [r7, #0]
 80109fe:	6912      	ldr	r2, [r2, #16]
 8010a00:	4311      	orrs	r1, r2
 8010a02:	683a      	ldr	r2, [r7, #0]
 8010a04:	6952      	ldr	r2, [r2, #20]
 8010a06:	4311      	orrs	r1, r2
 8010a08:	683a      	ldr	r2, [r7, #0]
 8010a0a:	6992      	ldr	r2, [r2, #24]
 8010a0c:	430a      	orrs	r2, r1
 8010a0e:	431a      	orrs	r2, r3
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8010a14:	2300      	movs	r3, #0
}
 8010a16:	4618      	mov	r0, r3
 8010a18:	370c      	adds	r7, #12
 8010a1a:	46bd      	mov	sp, r7
 8010a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a20:	4770      	bx	lr
 8010a22:	bf00      	nop
 8010a24:	ffff8000 	.word	0xffff8000

08010a28 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8010a28:	b480      	push	{r7}
 8010a2a:	b085      	sub	sp, #20
 8010a2c:	af00      	add	r7, sp, #0
 8010a2e:	60f8      	str	r0, [r7, #12]
 8010a30:	60b9      	str	r1, [r7, #8]
 8010a32:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d128      	bne.n	8010a8c <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	689b      	ldr	r3, [r3, #8]
 8010a3e:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8010a42:	68bb      	ldr	r3, [r7, #8]
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	1e59      	subs	r1, r3, #1
 8010a48:	68bb      	ldr	r3, [r7, #8]
 8010a4a:	685b      	ldr	r3, [r3, #4]
 8010a4c:	3b01      	subs	r3, #1
 8010a4e:	011b      	lsls	r3, r3, #4
 8010a50:	4319      	orrs	r1, r3
 8010a52:	68bb      	ldr	r3, [r7, #8]
 8010a54:	689b      	ldr	r3, [r3, #8]
 8010a56:	3b01      	subs	r3, #1
 8010a58:	021b      	lsls	r3, r3, #8
 8010a5a:	4319      	orrs	r1, r3
 8010a5c:	68bb      	ldr	r3, [r7, #8]
 8010a5e:	68db      	ldr	r3, [r3, #12]
 8010a60:	3b01      	subs	r3, #1
 8010a62:	031b      	lsls	r3, r3, #12
 8010a64:	4319      	orrs	r1, r3
 8010a66:	68bb      	ldr	r3, [r7, #8]
 8010a68:	691b      	ldr	r3, [r3, #16]
 8010a6a:	3b01      	subs	r3, #1
 8010a6c:	041b      	lsls	r3, r3, #16
 8010a6e:	4319      	orrs	r1, r3
 8010a70:	68bb      	ldr	r3, [r7, #8]
 8010a72:	695b      	ldr	r3, [r3, #20]
 8010a74:	3b01      	subs	r3, #1
 8010a76:	051b      	lsls	r3, r3, #20
 8010a78:	4319      	orrs	r1, r3
 8010a7a:	68bb      	ldr	r3, [r7, #8]
 8010a7c:	699b      	ldr	r3, [r3, #24]
 8010a7e:	3b01      	subs	r3, #1
 8010a80:	061b      	lsls	r3, r3, #24
 8010a82:	430b      	orrs	r3, r1
 8010a84:	431a      	orrs	r2, r3
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	609a      	str	r2, [r3, #8]
 8010a8a:	e02d      	b.n	8010ae8 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	689a      	ldr	r2, [r3, #8]
 8010a90:	4b19      	ldr	r3, [pc, #100]	@ (8010af8 <FMC_SDRAM_Timing_Init+0xd0>)
 8010a92:	4013      	ands	r3, r2
 8010a94:	68ba      	ldr	r2, [r7, #8]
 8010a96:	68d2      	ldr	r2, [r2, #12]
 8010a98:	3a01      	subs	r2, #1
 8010a9a:	0311      	lsls	r1, r2, #12
 8010a9c:	68ba      	ldr	r2, [r7, #8]
 8010a9e:	6952      	ldr	r2, [r2, #20]
 8010aa0:	3a01      	subs	r2, #1
 8010aa2:	0512      	lsls	r2, r2, #20
 8010aa4:	430a      	orrs	r2, r1
 8010aa6:	431a      	orrs	r2, r3
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8010aac:	68fb      	ldr	r3, [r7, #12]
 8010aae:	68db      	ldr	r3, [r3, #12]
 8010ab0:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8010ab4:	68bb      	ldr	r3, [r7, #8]
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	1e59      	subs	r1, r3, #1
 8010aba:	68bb      	ldr	r3, [r7, #8]
 8010abc:	685b      	ldr	r3, [r3, #4]
 8010abe:	3b01      	subs	r3, #1
 8010ac0:	011b      	lsls	r3, r3, #4
 8010ac2:	4319      	orrs	r1, r3
 8010ac4:	68bb      	ldr	r3, [r7, #8]
 8010ac6:	689b      	ldr	r3, [r3, #8]
 8010ac8:	3b01      	subs	r3, #1
 8010aca:	021b      	lsls	r3, r3, #8
 8010acc:	4319      	orrs	r1, r3
 8010ace:	68bb      	ldr	r3, [r7, #8]
 8010ad0:	691b      	ldr	r3, [r3, #16]
 8010ad2:	3b01      	subs	r3, #1
 8010ad4:	041b      	lsls	r3, r3, #16
 8010ad6:	4319      	orrs	r1, r3
 8010ad8:	68bb      	ldr	r3, [r7, #8]
 8010ada:	699b      	ldr	r3, [r3, #24]
 8010adc:	3b01      	subs	r3, #1
 8010ade:	061b      	lsls	r3, r3, #24
 8010ae0:	430b      	orrs	r3, r1
 8010ae2:	431a      	orrs	r2, r3
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8010ae8:	2300      	movs	r3, #0
}
 8010aea:	4618      	mov	r0, r3
 8010aec:	3714      	adds	r7, #20
 8010aee:	46bd      	mov	sp, r7
 8010af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af4:	4770      	bx	lr
 8010af6:	bf00      	nop
 8010af8:	ff0f0fff 	.word	0xff0f0fff

08010afc <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8010afc:	b084      	sub	sp, #16
 8010afe:	b480      	push	{r7}
 8010b00:	b085      	sub	sp, #20
 8010b02:	af00      	add	r7, sp, #0
 8010b04:	6078      	str	r0, [r7, #4]
 8010b06:	f107 001c 	add.w	r0, r7, #28
 8010b0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8010b0e:	2300      	movs	r3, #0
 8010b10:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8010b12:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8010b14:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8010b16:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8010b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8010b1a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8010b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8010b1e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8010b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8010b22:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8010b26:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8010b28:	68fa      	ldr	r2, [r7, #12]
 8010b2a:	4313      	orrs	r3, r2
 8010b2c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	685a      	ldr	r2, [r3, #4]
 8010b32:	4b07      	ldr	r3, [pc, #28]	@ (8010b50 <SDMMC_Init+0x54>)
 8010b34:	4013      	ands	r3, r2
 8010b36:	68fa      	ldr	r2, [r7, #12]
 8010b38:	431a      	orrs	r2, r3
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8010b3e:	2300      	movs	r3, #0
}
 8010b40:	4618      	mov	r0, r3
 8010b42:	3714      	adds	r7, #20
 8010b44:	46bd      	mov	sp, r7
 8010b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b4a:	b004      	add	sp, #16
 8010b4c:	4770      	bx	lr
 8010b4e:	bf00      	nop
 8010b50:	ffff8100 	.word	0xffff8100

08010b54 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8010b54:	b480      	push	{r7}
 8010b56:	b083      	sub	sp, #12
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8010b62:	4618      	mov	r0, r3
 8010b64:	370c      	adds	r7, #12
 8010b66:	46bd      	mov	sp, r7
 8010b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b6c:	4770      	bx	lr

08010b6e <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8010b6e:	b480      	push	{r7}
 8010b70:	b083      	sub	sp, #12
 8010b72:	af00      	add	r7, sp, #0
 8010b74:	6078      	str	r0, [r7, #4]
 8010b76:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8010b78:	683b      	ldr	r3, [r7, #0]
 8010b7a:	681a      	ldr	r2, [r3, #0]
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8010b82:	2300      	movs	r3, #0
}
 8010b84:	4618      	mov	r0, r3
 8010b86:	370c      	adds	r7, #12
 8010b88:	46bd      	mov	sp, r7
 8010b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b8e:	4770      	bx	lr

08010b90 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8010b90:	b480      	push	{r7}
 8010b92:	b083      	sub	sp, #12
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	2203      	movs	r2, #3
 8010b9c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8010b9e:	2300      	movs	r3, #0
}
 8010ba0:	4618      	mov	r0, r3
 8010ba2:	370c      	adds	r7, #12
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010baa:	4770      	bx	lr

08010bac <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8010bac:	b480      	push	{r7}
 8010bae:	b083      	sub	sp, #12
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	f003 0303 	and.w	r3, r3, #3
}
 8010bbc:	4618      	mov	r0, r3
 8010bbe:	370c      	adds	r7, #12
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bc6:	4770      	bx	lr

08010bc8 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8010bc8:	b480      	push	{r7}
 8010bca:	b085      	sub	sp, #20
 8010bcc:	af00      	add	r7, sp, #0
 8010bce:	6078      	str	r0, [r7, #4]
 8010bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8010bd6:	683b      	ldr	r3, [r7, #0]
 8010bd8:	681a      	ldr	r2, [r3, #0]
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010bde:	683b      	ldr	r3, [r7, #0]
 8010be0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8010be2:	683b      	ldr	r3, [r7, #0]
 8010be4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010be6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8010be8:	683b      	ldr	r3, [r7, #0]
 8010bea:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8010bec:	431a      	orrs	r2, r3
                       Command->CPSM);
 8010bee:	683b      	ldr	r3, [r7, #0]
 8010bf0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8010bf2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010bf4:	68fa      	ldr	r2, [r7, #12]
 8010bf6:	4313      	orrs	r3, r2
 8010bf8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	68da      	ldr	r2, [r3, #12]
 8010bfe:	4b06      	ldr	r3, [pc, #24]	@ (8010c18 <SDMMC_SendCommand+0x50>)
 8010c00:	4013      	ands	r3, r2
 8010c02:	68fa      	ldr	r2, [r7, #12]
 8010c04:	431a      	orrs	r2, r3
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8010c0a:	2300      	movs	r3, #0
}
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	3714      	adds	r7, #20
 8010c10:	46bd      	mov	sp, r7
 8010c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c16:	4770      	bx	lr
 8010c18:	fffff000 	.word	0xfffff000

08010c1c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8010c1c:	b480      	push	{r7}
 8010c1e:	b083      	sub	sp, #12
 8010c20:	af00      	add	r7, sp, #0
 8010c22:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	691b      	ldr	r3, [r3, #16]
 8010c28:	b2db      	uxtb	r3, r3
}
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	370c      	adds	r7, #12
 8010c2e:	46bd      	mov	sp, r7
 8010c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c34:	4770      	bx	lr

08010c36 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010c36:	b480      	push	{r7}
 8010c38:	b085      	sub	sp, #20
 8010c3a:	af00      	add	r7, sp, #0
 8010c3c:	6078      	str	r0, [r7, #4]
 8010c3e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	3314      	adds	r3, #20
 8010c44:	461a      	mov	r2, r3
 8010c46:	683b      	ldr	r3, [r7, #0]
 8010c48:	4413      	add	r3, r2
 8010c4a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	681b      	ldr	r3, [r3, #0]
}  
 8010c50:	4618      	mov	r0, r3
 8010c52:	3714      	adds	r7, #20
 8010c54:	46bd      	mov	sp, r7
 8010c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c5a:	4770      	bx	lr

08010c5c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8010c5c:	b480      	push	{r7}
 8010c5e:	b085      	sub	sp, #20
 8010c60:	af00      	add	r7, sp, #0
 8010c62:	6078      	str	r0, [r7, #4]
 8010c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010c66:	2300      	movs	r3, #0
 8010c68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8010c6a:	683b      	ldr	r3, [r7, #0]
 8010c6c:	681a      	ldr	r2, [r3, #0]
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8010c72:	683b      	ldr	r3, [r7, #0]
 8010c74:	685a      	ldr	r2, [r3, #4]
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010c7a:	683b      	ldr	r3, [r7, #0]
 8010c7c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8010c7e:	683b      	ldr	r3, [r7, #0]
 8010c80:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010c82:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010c84:	683b      	ldr	r3, [r7, #0]
 8010c86:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010c88:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010c8a:	683b      	ldr	r3, [r7, #0]
 8010c8c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8010c8e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010c90:	68fa      	ldr	r2, [r7, #12]
 8010c92:	4313      	orrs	r3, r2
 8010c94:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c9a:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8010c9e:	68fb      	ldr	r3, [r7, #12]
 8010ca0:	431a      	orrs	r2, r3
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010ca6:	2300      	movs	r3, #0

}
 8010ca8:	4618      	mov	r0, r3
 8010caa:	3714      	adds	r7, #20
 8010cac:	46bd      	mov	sp, r7
 8010cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cb2:	4770      	bx	lr

08010cb4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b088      	sub	sp, #32
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]
 8010cbc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8010cbe:	683b      	ldr	r3, [r7, #0]
 8010cc0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8010cc2:	2310      	movs	r3, #16
 8010cc4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010cc6:	2340      	movs	r3, #64	@ 0x40
 8010cc8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010cca:	2300      	movs	r3, #0
 8010ccc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010cce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010cd2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010cd4:	f107 0308 	add.w	r3, r7, #8
 8010cd8:	4619      	mov	r1, r3
 8010cda:	6878      	ldr	r0, [r7, #4]
 8010cdc:	f7ff ff74 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8010ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010ce4:	2110      	movs	r1, #16
 8010ce6:	6878      	ldr	r0, [r7, #4]
 8010ce8:	f000 fa1a 	bl	8011120 <SDMMC_GetCmdResp1>
 8010cec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010cee:	69fb      	ldr	r3, [r7, #28]
}
 8010cf0:	4618      	mov	r0, r3
 8010cf2:	3720      	adds	r7, #32
 8010cf4:	46bd      	mov	sp, r7
 8010cf6:	bd80      	pop	{r7, pc}

08010cf8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010cf8:	b580      	push	{r7, lr}
 8010cfa:	b088      	sub	sp, #32
 8010cfc:	af00      	add	r7, sp, #0
 8010cfe:	6078      	str	r0, [r7, #4]
 8010d00:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010d02:	683b      	ldr	r3, [r7, #0]
 8010d04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010d06:	2311      	movs	r3, #17
 8010d08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d0a:	2340      	movs	r3, #64	@ 0x40
 8010d0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d0e:	2300      	movs	r3, #0
 8010d10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d16:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d18:	f107 0308 	add.w	r3, r7, #8
 8010d1c:	4619      	mov	r1, r3
 8010d1e:	6878      	ldr	r0, [r7, #4]
 8010d20:	f7ff ff52 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010d24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010d28:	2111      	movs	r1, #17
 8010d2a:	6878      	ldr	r0, [r7, #4]
 8010d2c:	f000 f9f8 	bl	8011120 <SDMMC_GetCmdResp1>
 8010d30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d32:	69fb      	ldr	r3, [r7, #28]
}
 8010d34:	4618      	mov	r0, r3
 8010d36:	3720      	adds	r7, #32
 8010d38:	46bd      	mov	sp, r7
 8010d3a:	bd80      	pop	{r7, pc}

08010d3c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010d3c:	b580      	push	{r7, lr}
 8010d3e:	b088      	sub	sp, #32
 8010d40:	af00      	add	r7, sp, #0
 8010d42:	6078      	str	r0, [r7, #4]
 8010d44:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010d46:	683b      	ldr	r3, [r7, #0]
 8010d48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8010d4a:	2312      	movs	r3, #18
 8010d4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d4e:	2340      	movs	r3, #64	@ 0x40
 8010d50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d52:	2300      	movs	r3, #0
 8010d54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d5a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d5c:	f107 0308 	add.w	r3, r7, #8
 8010d60:	4619      	mov	r1, r3
 8010d62:	6878      	ldr	r0, [r7, #4]
 8010d64:	f7ff ff30 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010d68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010d6c:	2112      	movs	r1, #18
 8010d6e:	6878      	ldr	r0, [r7, #4]
 8010d70:	f000 f9d6 	bl	8011120 <SDMMC_GetCmdResp1>
 8010d74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d76:	69fb      	ldr	r3, [r7, #28]
}
 8010d78:	4618      	mov	r0, r3
 8010d7a:	3720      	adds	r7, #32
 8010d7c:	46bd      	mov	sp, r7
 8010d7e:	bd80      	pop	{r7, pc}

08010d80 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	b088      	sub	sp, #32
 8010d84:	af00      	add	r7, sp, #0
 8010d86:	6078      	str	r0, [r7, #4]
 8010d88:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010d8a:	683b      	ldr	r3, [r7, #0]
 8010d8c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8010d8e:	2318      	movs	r3, #24
 8010d90:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d92:	2340      	movs	r3, #64	@ 0x40
 8010d94:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d96:	2300      	movs	r3, #0
 8010d98:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d9e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010da0:	f107 0308 	add.w	r3, r7, #8
 8010da4:	4619      	mov	r1, r3
 8010da6:	6878      	ldr	r0, [r7, #4]
 8010da8:	f7ff ff0e 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010dac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010db0:	2118      	movs	r1, #24
 8010db2:	6878      	ldr	r0, [r7, #4]
 8010db4:	f000 f9b4 	bl	8011120 <SDMMC_GetCmdResp1>
 8010db8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010dba:	69fb      	ldr	r3, [r7, #28]
}
 8010dbc:	4618      	mov	r0, r3
 8010dbe:	3720      	adds	r7, #32
 8010dc0:	46bd      	mov	sp, r7
 8010dc2:	bd80      	pop	{r7, pc}

08010dc4 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010dc4:	b580      	push	{r7, lr}
 8010dc6:	b088      	sub	sp, #32
 8010dc8:	af00      	add	r7, sp, #0
 8010dca:	6078      	str	r0, [r7, #4]
 8010dcc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010dce:	683b      	ldr	r3, [r7, #0]
 8010dd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8010dd2:	2319      	movs	r3, #25
 8010dd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010dd6:	2340      	movs	r3, #64	@ 0x40
 8010dd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010dda:	2300      	movs	r3, #0
 8010ddc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010dde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010de2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010de4:	f107 0308 	add.w	r3, r7, #8
 8010de8:	4619      	mov	r1, r3
 8010dea:	6878      	ldr	r0, [r7, #4]
 8010dec:	f7ff feec 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010df0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010df4:	2119      	movs	r1, #25
 8010df6:	6878      	ldr	r0, [r7, #4]
 8010df8:	f000 f992 	bl	8011120 <SDMMC_GetCmdResp1>
 8010dfc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010dfe:	69fb      	ldr	r3, [r7, #28]
}
 8010e00:	4618      	mov	r0, r3
 8010e02:	3720      	adds	r7, #32
 8010e04:	46bd      	mov	sp, r7
 8010e06:	bd80      	pop	{r7, pc}

08010e08 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8010e08:	b580      	push	{r7, lr}
 8010e0a:	b088      	sub	sp, #32
 8010e0c:	af00      	add	r7, sp, #0
 8010e0e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8010e10:	2300      	movs	r3, #0
 8010e12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8010e14:	230c      	movs	r3, #12
 8010e16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010e18:	2340      	movs	r3, #64	@ 0x40
 8010e1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e24:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e26:	f107 0308 	add.w	r3, r7, #8
 8010e2a:	4619      	mov	r1, r3
 8010e2c:	6878      	ldr	r0, [r7, #4]
 8010e2e:	f7ff fecb 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8010e32:	4a05      	ldr	r2, [pc, #20]	@ (8010e48 <SDMMC_CmdStopTransfer+0x40>)
 8010e34:	210c      	movs	r1, #12
 8010e36:	6878      	ldr	r0, [r7, #4]
 8010e38:	f000 f972 	bl	8011120 <SDMMC_GetCmdResp1>
 8010e3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010e3e:	69fb      	ldr	r3, [r7, #28]
}
 8010e40:	4618      	mov	r0, r3
 8010e42:	3720      	adds	r7, #32
 8010e44:	46bd      	mov	sp, r7
 8010e46:	bd80      	pop	{r7, pc}
 8010e48:	05f5e100 	.word	0x05f5e100

08010e4c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8010e4c:	b580      	push	{r7, lr}
 8010e4e:	b08a      	sub	sp, #40	@ 0x28
 8010e50:	af00      	add	r7, sp, #0
 8010e52:	60f8      	str	r0, [r7, #12]
 8010e54:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010e58:	683b      	ldr	r3, [r7, #0]
 8010e5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8010e5c:	2307      	movs	r3, #7
 8010e5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010e60:	2340      	movs	r3, #64	@ 0x40
 8010e62:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e64:	2300      	movs	r3, #0
 8010e66:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e6c:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e6e:	f107 0310 	add.w	r3, r7, #16
 8010e72:	4619      	mov	r1, r3
 8010e74:	68f8      	ldr	r0, [r7, #12]
 8010e76:	f7ff fea7 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8010e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010e7e:	2107      	movs	r1, #7
 8010e80:	68f8      	ldr	r0, [r7, #12]
 8010e82:	f000 f94d 	bl	8011120 <SDMMC_GetCmdResp1>
 8010e86:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8010e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010e8a:	4618      	mov	r0, r3
 8010e8c:	3728      	adds	r7, #40	@ 0x28
 8010e8e:	46bd      	mov	sp, r7
 8010e90:	bd80      	pop	{r7, pc}

08010e92 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8010e92:	b580      	push	{r7, lr}
 8010e94:	b088      	sub	sp, #32
 8010e96:	af00      	add	r7, sp, #0
 8010e98:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010e9a:	2300      	movs	r3, #0
 8010e9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8010e9e:	2300      	movs	r3, #0
 8010ea0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8010ea2:	2300      	movs	r3, #0
 8010ea4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ea6:	2300      	movs	r3, #0
 8010ea8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010eaa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010eae:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010eb0:	f107 0308 	add.w	r3, r7, #8
 8010eb4:	4619      	mov	r1, r3
 8010eb6:	6878      	ldr	r0, [r7, #4]
 8010eb8:	f7ff fe86 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8010ebc:	6878      	ldr	r0, [r7, #4]
 8010ebe:	f000 fb67 	bl	8011590 <SDMMC_GetCmdError>
 8010ec2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ec4:	69fb      	ldr	r3, [r7, #28]
}
 8010ec6:	4618      	mov	r0, r3
 8010ec8:	3720      	adds	r7, #32
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}

08010ece <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8010ece:	b580      	push	{r7, lr}
 8010ed0:	b088      	sub	sp, #32
 8010ed2:	af00      	add	r7, sp, #0
 8010ed4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010ed6:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8010eda:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010edc:	2308      	movs	r3, #8
 8010ede:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010ee0:	2340      	movs	r3, #64	@ 0x40
 8010ee2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ee4:	2300      	movs	r3, #0
 8010ee6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ee8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010eec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010eee:	f107 0308 	add.w	r3, r7, #8
 8010ef2:	4619      	mov	r1, r3
 8010ef4:	6878      	ldr	r0, [r7, #4]
 8010ef6:	f7ff fe67 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010efa:	6878      	ldr	r0, [r7, #4]
 8010efc:	f000 fafa 	bl	80114f4 <SDMMC_GetCmdResp7>
 8010f00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010f02:	69fb      	ldr	r3, [r7, #28]
}
 8010f04:	4618      	mov	r0, r3
 8010f06:	3720      	adds	r7, #32
 8010f08:	46bd      	mov	sp, r7
 8010f0a:	bd80      	pop	{r7, pc}

08010f0c <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010f0c:	b580      	push	{r7, lr}
 8010f0e:	b088      	sub	sp, #32
 8010f10:	af00      	add	r7, sp, #0
 8010f12:	6078      	str	r0, [r7, #4]
 8010f14:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010f16:	683b      	ldr	r3, [r7, #0]
 8010f18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010f1a:	2337      	movs	r3, #55	@ 0x37
 8010f1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010f1e:	2340      	movs	r3, #64	@ 0x40
 8010f20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010f22:	2300      	movs	r3, #0
 8010f24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010f26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010f2a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010f2c:	f107 0308 	add.w	r3, r7, #8
 8010f30:	4619      	mov	r1, r3
 8010f32:	6878      	ldr	r0, [r7, #4]
 8010f34:	f7ff fe48 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8010f38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010f3c:	2137      	movs	r1, #55	@ 0x37
 8010f3e:	6878      	ldr	r0, [r7, #4]
 8010f40:	f000 f8ee 	bl	8011120 <SDMMC_GetCmdResp1>
 8010f44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010f46:	69fb      	ldr	r3, [r7, #28]
}
 8010f48:	4618      	mov	r0, r3
 8010f4a:	3720      	adds	r7, #32
 8010f4c:	46bd      	mov	sp, r7
 8010f4e:	bd80      	pop	{r7, pc}

08010f50 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010f50:	b580      	push	{r7, lr}
 8010f52:	b088      	sub	sp, #32
 8010f54:	af00      	add	r7, sp, #0
 8010f56:	6078      	str	r0, [r7, #4]
 8010f58:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8010f5a:	683a      	ldr	r2, [r7, #0]
 8010f5c:	4b0d      	ldr	r3, [pc, #52]	@ (8010f94 <SDMMC_CmdAppOperCommand+0x44>)
 8010f5e:	4313      	orrs	r3, r2
 8010f60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010f62:	2329      	movs	r3, #41	@ 0x29
 8010f64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010f66:	2340      	movs	r3, #64	@ 0x40
 8010f68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010f6a:	2300      	movs	r3, #0
 8010f6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010f6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010f72:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010f74:	f107 0308 	add.w	r3, r7, #8
 8010f78:	4619      	mov	r1, r3
 8010f7a:	6878      	ldr	r0, [r7, #4]
 8010f7c:	f7ff fe24 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8010f80:	6878      	ldr	r0, [r7, #4]
 8010f82:	f000 fa03 	bl	801138c <SDMMC_GetCmdResp3>
 8010f86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010f88:	69fb      	ldr	r3, [r7, #28]
}
 8010f8a:	4618      	mov	r0, r3
 8010f8c:	3720      	adds	r7, #32
 8010f8e:	46bd      	mov	sp, r7
 8010f90:	bd80      	pop	{r7, pc}
 8010f92:	bf00      	nop
 8010f94:	80100000 	.word	0x80100000

08010f98 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8010f98:	b580      	push	{r7, lr}
 8010f9a:	b088      	sub	sp, #32
 8010f9c:	af00      	add	r7, sp, #0
 8010f9e:	6078      	str	r0, [r7, #4]
 8010fa0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010fa2:	683b      	ldr	r3, [r7, #0]
 8010fa4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010fa6:	2306      	movs	r3, #6
 8010fa8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010faa:	2340      	movs	r3, #64	@ 0x40
 8010fac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010fae:	2300      	movs	r3, #0
 8010fb0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010fb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010fb6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010fb8:	f107 0308 	add.w	r3, r7, #8
 8010fbc:	4619      	mov	r1, r3
 8010fbe:	6878      	ldr	r0, [r7, #4]
 8010fc0:	f7ff fe02 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8010fc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010fc8:	2106      	movs	r1, #6
 8010fca:	6878      	ldr	r0, [r7, #4]
 8010fcc:	f000 f8a8 	bl	8011120 <SDMMC_GetCmdResp1>
 8010fd0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010fd2:	69fb      	ldr	r3, [r7, #28]
}
 8010fd4:	4618      	mov	r0, r3
 8010fd6:	3720      	adds	r7, #32
 8010fd8:	46bd      	mov	sp, r7
 8010fda:	bd80      	pop	{r7, pc}

08010fdc <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8010fdc:	b580      	push	{r7, lr}
 8010fde:	b088      	sub	sp, #32
 8010fe0:	af00      	add	r7, sp, #0
 8010fe2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8010fe4:	2300      	movs	r3, #0
 8010fe6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010fe8:	2333      	movs	r3, #51	@ 0x33
 8010fea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010fec:	2340      	movs	r3, #64	@ 0x40
 8010fee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ff0:	2300      	movs	r3, #0
 8010ff2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ff4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ff8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ffa:	f107 0308 	add.w	r3, r7, #8
 8010ffe:	4619      	mov	r1, r3
 8011000:	6878      	ldr	r0, [r7, #4]
 8011002:	f7ff fde1 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8011006:	f241 3288 	movw	r2, #5000	@ 0x1388
 801100a:	2133      	movs	r1, #51	@ 0x33
 801100c:	6878      	ldr	r0, [r7, #4]
 801100e:	f000 f887 	bl	8011120 <SDMMC_GetCmdResp1>
 8011012:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011014:	69fb      	ldr	r3, [r7, #28]
}
 8011016:	4618      	mov	r0, r3
 8011018:	3720      	adds	r7, #32
 801101a:	46bd      	mov	sp, r7
 801101c:	bd80      	pop	{r7, pc}

0801101e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 801101e:	b580      	push	{r7, lr}
 8011020:	b088      	sub	sp, #32
 8011022:	af00      	add	r7, sp, #0
 8011024:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8011026:	2300      	movs	r3, #0
 8011028:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 801102a:	2302      	movs	r3, #2
 801102c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801102e:	23c0      	movs	r3, #192	@ 0xc0
 8011030:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011032:	2300      	movs	r3, #0
 8011034:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011036:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801103a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801103c:	f107 0308 	add.w	r3, r7, #8
 8011040:	4619      	mov	r1, r3
 8011042:	6878      	ldr	r0, [r7, #4]
 8011044:	f7ff fdc0 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011048:	6878      	ldr	r0, [r7, #4]
 801104a:	f000 f957 	bl	80112fc <SDMMC_GetCmdResp2>
 801104e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011050:	69fb      	ldr	r3, [r7, #28]
}
 8011052:	4618      	mov	r0, r3
 8011054:	3720      	adds	r7, #32
 8011056:	46bd      	mov	sp, r7
 8011058:	bd80      	pop	{r7, pc}

0801105a <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801105a:	b580      	push	{r7, lr}
 801105c:	b088      	sub	sp, #32
 801105e:	af00      	add	r7, sp, #0
 8011060:	6078      	str	r0, [r7, #4]
 8011062:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8011064:	683b      	ldr	r3, [r7, #0]
 8011066:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8011068:	2309      	movs	r3, #9
 801106a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801106c:	23c0      	movs	r3, #192	@ 0xc0
 801106e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011070:	2300      	movs	r3, #0
 8011072:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011074:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011078:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801107a:	f107 0308 	add.w	r3, r7, #8
 801107e:	4619      	mov	r1, r3
 8011080:	6878      	ldr	r0, [r7, #4]
 8011082:	f7ff fda1 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011086:	6878      	ldr	r0, [r7, #4]
 8011088:	f000 f938 	bl	80112fc <SDMMC_GetCmdResp2>
 801108c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801108e:	69fb      	ldr	r3, [r7, #28]
}
 8011090:	4618      	mov	r0, r3
 8011092:	3720      	adds	r7, #32
 8011094:	46bd      	mov	sp, r7
 8011096:	bd80      	pop	{r7, pc}

08011098 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8011098:	b580      	push	{r7, lr}
 801109a:	b088      	sub	sp, #32
 801109c:	af00      	add	r7, sp, #0
 801109e:	6078      	str	r0, [r7, #4]
 80110a0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80110a2:	2300      	movs	r3, #0
 80110a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80110a6:	2303      	movs	r3, #3
 80110a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80110aa:	2340      	movs	r3, #64	@ 0x40
 80110ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80110ae:	2300      	movs	r3, #0
 80110b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80110b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80110b6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80110b8:	f107 0308 	add.w	r3, r7, #8
 80110bc:	4619      	mov	r1, r3
 80110be:	6878      	ldr	r0, [r7, #4]
 80110c0:	f7ff fd82 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80110c4:	683a      	ldr	r2, [r7, #0]
 80110c6:	2103      	movs	r1, #3
 80110c8:	6878      	ldr	r0, [r7, #4]
 80110ca:	f000 f99d 	bl	8011408 <SDMMC_GetCmdResp6>
 80110ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80110d0:	69fb      	ldr	r3, [r7, #28]
}
 80110d2:	4618      	mov	r0, r3
 80110d4:	3720      	adds	r7, #32
 80110d6:	46bd      	mov	sp, r7
 80110d8:	bd80      	pop	{r7, pc}

080110da <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80110da:	b580      	push	{r7, lr}
 80110dc:	b088      	sub	sp, #32
 80110de:	af00      	add	r7, sp, #0
 80110e0:	6078      	str	r0, [r7, #4]
 80110e2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80110e4:	683b      	ldr	r3, [r7, #0]
 80110e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80110e8:	230d      	movs	r3, #13
 80110ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80110ec:	2340      	movs	r3, #64	@ 0x40
 80110ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80110f0:	2300      	movs	r3, #0
 80110f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80110f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80110f8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80110fa:	f107 0308 	add.w	r3, r7, #8
 80110fe:	4619      	mov	r1, r3
 8011100:	6878      	ldr	r0, [r7, #4]
 8011102:	f7ff fd61 	bl	8010bc8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8011106:	f241 3288 	movw	r2, #5000	@ 0x1388
 801110a:	210d      	movs	r1, #13
 801110c:	6878      	ldr	r0, [r7, #4]
 801110e:	f000 f807 	bl	8011120 <SDMMC_GetCmdResp1>
 8011112:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011114:	69fb      	ldr	r3, [r7, #28]
}
 8011116:	4618      	mov	r0, r3
 8011118:	3720      	adds	r7, #32
 801111a:	46bd      	mov	sp, r7
 801111c:	bd80      	pop	{r7, pc}
	...

08011120 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8011120:	b580      	push	{r7, lr}
 8011122:	b088      	sub	sp, #32
 8011124:	af00      	add	r7, sp, #0
 8011126:	60f8      	str	r0, [r7, #12]
 8011128:	460b      	mov	r3, r1
 801112a:	607a      	str	r2, [r7, #4]
 801112c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 801112e:	4b70      	ldr	r3, [pc, #448]	@ (80112f0 <SDMMC_GetCmdResp1+0x1d0>)
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	4a70      	ldr	r2, [pc, #448]	@ (80112f4 <SDMMC_GetCmdResp1+0x1d4>)
 8011134:	fba2 2303 	umull	r2, r3, r2, r3
 8011138:	0a5a      	lsrs	r2, r3, #9
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	fb02 f303 	mul.w	r3, r2, r3
 8011140:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8011142:	69fb      	ldr	r3, [r7, #28]
 8011144:	1e5a      	subs	r2, r3, #1
 8011146:	61fa      	str	r2, [r7, #28]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d102      	bne.n	8011152 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 801114c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011150:	e0c9      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011156:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011158:	69bb      	ldr	r3, [r7, #24]
 801115a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801115e:	2b00      	cmp	r3, #0
 8011160:	d0ef      	beq.n	8011142 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011162:	69bb      	ldr	r3, [r7, #24]
 8011164:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011168:	2b00      	cmp	r3, #0
 801116a:	d1ea      	bne.n	8011142 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011170:	f003 0304 	and.w	r3, r3, #4
 8011174:	2b00      	cmp	r3, #0
 8011176:	d004      	beq.n	8011182 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	2204      	movs	r2, #4
 801117c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801117e:	2304      	movs	r3, #4
 8011180:	e0b1      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011186:	f003 0301 	and.w	r3, r3, #1
 801118a:	2b00      	cmp	r3, #0
 801118c:	d004      	beq.n	8011198 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	2201      	movs	r2, #1
 8011192:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011194:	2301      	movs	r3, #1
 8011196:	e0a6      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011198:	68fb      	ldr	r3, [r7, #12]
 801119a:	22c5      	movs	r2, #197	@ 0xc5
 801119c:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801119e:	68f8      	ldr	r0, [r7, #12]
 80111a0:	f7ff fd3c 	bl	8010c1c <SDMMC_GetCommandResponse>
 80111a4:	4603      	mov	r3, r0
 80111a6:	461a      	mov	r2, r3
 80111a8:	7afb      	ldrb	r3, [r7, #11]
 80111aa:	4293      	cmp	r3, r2
 80111ac:	d001      	beq.n	80111b2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80111ae:	2301      	movs	r3, #1
 80111b0:	e099      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80111b2:	2100      	movs	r1, #0
 80111b4:	68f8      	ldr	r0, [r7, #12]
 80111b6:	f7ff fd3e 	bl	8010c36 <SDMMC_GetResponse>
 80111ba:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80111bc:	697a      	ldr	r2, [r7, #20]
 80111be:	4b4e      	ldr	r3, [pc, #312]	@ (80112f8 <SDMMC_GetCmdResp1+0x1d8>)
 80111c0:	4013      	ands	r3, r2
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d101      	bne.n	80111ca <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80111c6:	2300      	movs	r3, #0
 80111c8:	e08d      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80111ca:	697b      	ldr	r3, [r7, #20]
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	da02      	bge.n	80111d6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80111d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80111d4:	e087      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80111d6:	697b      	ldr	r3, [r7, #20]
 80111d8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d001      	beq.n	80111e4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80111e0:	2340      	movs	r3, #64	@ 0x40
 80111e2:	e080      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80111e4:	697b      	ldr	r3, [r7, #20]
 80111e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d001      	beq.n	80111f2 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80111ee:	2380      	movs	r3, #128	@ 0x80
 80111f0:	e079      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80111f2:	697b      	ldr	r3, [r7, #20]
 80111f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	d002      	beq.n	8011202 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80111fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011200:	e071      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8011202:	697b      	ldr	r3, [r7, #20]
 8011204:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011208:	2b00      	cmp	r3, #0
 801120a:	d002      	beq.n	8011212 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 801120c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011210:	e069      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8011212:	697b      	ldr	r3, [r7, #20]
 8011214:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011218:	2b00      	cmp	r3, #0
 801121a:	d002      	beq.n	8011222 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 801121c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011220:	e061      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8011222:	697b      	ldr	r3, [r7, #20]
 8011224:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011228:	2b00      	cmp	r3, #0
 801122a:	d002      	beq.n	8011232 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 801122c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011230:	e059      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8011232:	697b      	ldr	r3, [r7, #20]
 8011234:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011238:	2b00      	cmp	r3, #0
 801123a:	d002      	beq.n	8011242 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 801123c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011240:	e051      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8011242:	697b      	ldr	r3, [r7, #20]
 8011244:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011248:	2b00      	cmp	r3, #0
 801124a:	d002      	beq.n	8011252 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 801124c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011250:	e049      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8011252:	697b      	ldr	r3, [r7, #20]
 8011254:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011258:	2b00      	cmp	r3, #0
 801125a:	d002      	beq.n	8011262 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 801125c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8011260:	e041      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8011262:	697b      	ldr	r3, [r7, #20]
 8011264:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011268:	2b00      	cmp	r3, #0
 801126a:	d002      	beq.n	8011272 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 801126c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011270:	e039      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8011272:	697b      	ldr	r3, [r7, #20]
 8011274:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011278:	2b00      	cmp	r3, #0
 801127a:	d002      	beq.n	8011282 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 801127c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8011280:	e031      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8011282:	697b      	ldr	r3, [r7, #20]
 8011284:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011288:	2b00      	cmp	r3, #0
 801128a:	d002      	beq.n	8011292 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 801128c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8011290:	e029      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8011292:	697b      	ldr	r3, [r7, #20]
 8011294:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011298:	2b00      	cmp	r3, #0
 801129a:	d002      	beq.n	80112a2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 801129c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80112a0:	e021      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80112a2:	697b      	ldr	r3, [r7, #20]
 80112a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d002      	beq.n	80112b2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80112ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80112b0:	e019      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80112b2:	697b      	ldr	r3, [r7, #20]
 80112b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d002      	beq.n	80112c2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80112bc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80112c0:	e011      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80112c2:	697b      	ldr	r3, [r7, #20]
 80112c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d002      	beq.n	80112d2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80112cc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80112d0:	e009      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80112d2:	697b      	ldr	r3, [r7, #20]
 80112d4:	f003 0308 	and.w	r3, r3, #8
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d002      	beq.n	80112e2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80112dc:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80112e0:	e001      	b.n	80112e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80112e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80112e6:	4618      	mov	r0, r3
 80112e8:	3720      	adds	r7, #32
 80112ea:	46bd      	mov	sp, r7
 80112ec:	bd80      	pop	{r7, pc}
 80112ee:	bf00      	nop
 80112f0:	2000001c 	.word	0x2000001c
 80112f4:	10624dd3 	.word	0x10624dd3
 80112f8:	fdffe008 	.word	0xfdffe008

080112fc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80112fc:	b480      	push	{r7}
 80112fe:	b085      	sub	sp, #20
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011304:	4b1f      	ldr	r3, [pc, #124]	@ (8011384 <SDMMC_GetCmdResp2+0x88>)
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	4a1f      	ldr	r2, [pc, #124]	@ (8011388 <SDMMC_GetCmdResp2+0x8c>)
 801130a:	fba2 2303 	umull	r2, r3, r2, r3
 801130e:	0a5b      	lsrs	r3, r3, #9
 8011310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011314:	fb02 f303 	mul.w	r3, r2, r3
 8011318:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801131a:	68fb      	ldr	r3, [r7, #12]
 801131c:	1e5a      	subs	r2, r3, #1
 801131e:	60fa      	str	r2, [r7, #12]
 8011320:	2b00      	cmp	r3, #0
 8011322:	d102      	bne.n	801132a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011324:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011328:	e026      	b.n	8011378 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801132e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011330:	68bb      	ldr	r3, [r7, #8]
 8011332:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011336:	2b00      	cmp	r3, #0
 8011338:	d0ef      	beq.n	801131a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801133a:	68bb      	ldr	r3, [r7, #8]
 801133c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011340:	2b00      	cmp	r3, #0
 8011342:	d1ea      	bne.n	801131a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011348:	f003 0304 	and.w	r3, r3, #4
 801134c:	2b00      	cmp	r3, #0
 801134e:	d004      	beq.n	801135a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	2204      	movs	r2, #4
 8011354:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011356:	2304      	movs	r3, #4
 8011358:	e00e      	b.n	8011378 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801135e:	f003 0301 	and.w	r3, r3, #1
 8011362:	2b00      	cmp	r3, #0
 8011364:	d004      	beq.n	8011370 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	2201      	movs	r2, #1
 801136a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801136c:	2301      	movs	r3, #1
 801136e:	e003      	b.n	8011378 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	22c5      	movs	r2, #197	@ 0xc5
 8011374:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8011376:	2300      	movs	r3, #0
}
 8011378:	4618      	mov	r0, r3
 801137a:	3714      	adds	r7, #20
 801137c:	46bd      	mov	sp, r7
 801137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011382:	4770      	bx	lr
 8011384:	2000001c 	.word	0x2000001c
 8011388:	10624dd3 	.word	0x10624dd3

0801138c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 801138c:	b480      	push	{r7}
 801138e:	b085      	sub	sp, #20
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011394:	4b1a      	ldr	r3, [pc, #104]	@ (8011400 <SDMMC_GetCmdResp3+0x74>)
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	4a1a      	ldr	r2, [pc, #104]	@ (8011404 <SDMMC_GetCmdResp3+0x78>)
 801139a:	fba2 2303 	umull	r2, r3, r2, r3
 801139e:	0a5b      	lsrs	r3, r3, #9
 80113a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80113a4:	fb02 f303 	mul.w	r3, r2, r3
 80113a8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80113aa:	68fb      	ldr	r3, [r7, #12]
 80113ac:	1e5a      	subs	r2, r3, #1
 80113ae:	60fa      	str	r2, [r7, #12]
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d102      	bne.n	80113ba <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80113b4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80113b8:	e01b      	b.n	80113f2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80113be:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80113c0:	68bb      	ldr	r3, [r7, #8]
 80113c2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d0ef      	beq.n	80113aa <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80113ca:	68bb      	ldr	r3, [r7, #8]
 80113cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d1ea      	bne.n	80113aa <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80113d8:	f003 0304 	and.w	r3, r3, #4
 80113dc:	2b00      	cmp	r3, #0
 80113de:	d004      	beq.n	80113ea <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	2204      	movs	r2, #4
 80113e4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80113e6:	2304      	movs	r3, #4
 80113e8:	e003      	b.n	80113f2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	22c5      	movs	r2, #197	@ 0xc5
 80113ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80113f0:	2300      	movs	r3, #0
}
 80113f2:	4618      	mov	r0, r3
 80113f4:	3714      	adds	r7, #20
 80113f6:	46bd      	mov	sp, r7
 80113f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113fc:	4770      	bx	lr
 80113fe:	bf00      	nop
 8011400:	2000001c 	.word	0x2000001c
 8011404:	10624dd3 	.word	0x10624dd3

08011408 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8011408:	b580      	push	{r7, lr}
 801140a:	b088      	sub	sp, #32
 801140c:	af00      	add	r7, sp, #0
 801140e:	60f8      	str	r0, [r7, #12]
 8011410:	460b      	mov	r3, r1
 8011412:	607a      	str	r2, [r7, #4]
 8011414:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011416:	4b35      	ldr	r3, [pc, #212]	@ (80114ec <SDMMC_GetCmdResp6+0xe4>)
 8011418:	681b      	ldr	r3, [r3, #0]
 801141a:	4a35      	ldr	r2, [pc, #212]	@ (80114f0 <SDMMC_GetCmdResp6+0xe8>)
 801141c:	fba2 2303 	umull	r2, r3, r2, r3
 8011420:	0a5b      	lsrs	r3, r3, #9
 8011422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011426:	fb02 f303 	mul.w	r3, r2, r3
 801142a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 801142c:	69fb      	ldr	r3, [r7, #28]
 801142e:	1e5a      	subs	r2, r3, #1
 8011430:	61fa      	str	r2, [r7, #28]
 8011432:	2b00      	cmp	r3, #0
 8011434:	d102      	bne.n	801143c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011436:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801143a:	e052      	b.n	80114e2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011440:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011442:	69bb      	ldr	r3, [r7, #24]
 8011444:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011448:	2b00      	cmp	r3, #0
 801144a:	d0ef      	beq.n	801142c <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801144c:	69bb      	ldr	r3, [r7, #24]
 801144e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011452:	2b00      	cmp	r3, #0
 8011454:	d1ea      	bne.n	801142c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801145a:	f003 0304 	and.w	r3, r3, #4
 801145e:	2b00      	cmp	r3, #0
 8011460:	d004      	beq.n	801146c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	2204      	movs	r2, #4
 8011466:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011468:	2304      	movs	r3, #4
 801146a:	e03a      	b.n	80114e2 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011470:	f003 0301 	and.w	r3, r3, #1
 8011474:	2b00      	cmp	r3, #0
 8011476:	d004      	beq.n	8011482 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	2201      	movs	r2, #1
 801147c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801147e:	2301      	movs	r3, #1
 8011480:	e02f      	b.n	80114e2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8011482:	68f8      	ldr	r0, [r7, #12]
 8011484:	f7ff fbca 	bl	8010c1c <SDMMC_GetCommandResponse>
 8011488:	4603      	mov	r3, r0
 801148a:	461a      	mov	r2, r3
 801148c:	7afb      	ldrb	r3, [r7, #11]
 801148e:	4293      	cmp	r3, r2
 8011490:	d001      	beq.n	8011496 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011492:	2301      	movs	r3, #1
 8011494:	e025      	b.n	80114e2 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	22c5      	movs	r2, #197	@ 0xc5
 801149a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 801149c:	2100      	movs	r1, #0
 801149e:	68f8      	ldr	r0, [r7, #12]
 80114a0:	f7ff fbc9 	bl	8010c36 <SDMMC_GetResponse>
 80114a4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80114a6:	697b      	ldr	r3, [r7, #20]
 80114a8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d106      	bne.n	80114be <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80114b0:	697b      	ldr	r3, [r7, #20]
 80114b2:	0c1b      	lsrs	r3, r3, #16
 80114b4:	b29a      	uxth	r2, r3
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80114ba:	2300      	movs	r3, #0
 80114bc:	e011      	b.n	80114e2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80114be:	697b      	ldr	r3, [r7, #20]
 80114c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d002      	beq.n	80114ce <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80114c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80114cc:	e009      	b.n	80114e2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80114ce:	697b      	ldr	r3, [r7, #20]
 80114d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d002      	beq.n	80114de <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80114d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80114dc:	e001      	b.n	80114e2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80114de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80114e2:	4618      	mov	r0, r3
 80114e4:	3720      	adds	r7, #32
 80114e6:	46bd      	mov	sp, r7
 80114e8:	bd80      	pop	{r7, pc}
 80114ea:	bf00      	nop
 80114ec:	2000001c 	.word	0x2000001c
 80114f0:	10624dd3 	.word	0x10624dd3

080114f4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80114f4:	b480      	push	{r7}
 80114f6:	b085      	sub	sp, #20
 80114f8:	af00      	add	r7, sp, #0
 80114fa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80114fc:	4b22      	ldr	r3, [pc, #136]	@ (8011588 <SDMMC_GetCmdResp7+0x94>)
 80114fe:	681b      	ldr	r3, [r3, #0]
 8011500:	4a22      	ldr	r2, [pc, #136]	@ (801158c <SDMMC_GetCmdResp7+0x98>)
 8011502:	fba2 2303 	umull	r2, r3, r2, r3
 8011506:	0a5b      	lsrs	r3, r3, #9
 8011508:	f241 3288 	movw	r2, #5000	@ 0x1388
 801150c:	fb02 f303 	mul.w	r3, r2, r3
 8011510:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	1e5a      	subs	r2, r3, #1
 8011516:	60fa      	str	r2, [r7, #12]
 8011518:	2b00      	cmp	r3, #0
 801151a:	d102      	bne.n	8011522 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801151c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011520:	e02c      	b.n	801157c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011526:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011528:	68bb      	ldr	r3, [r7, #8]
 801152a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801152e:	2b00      	cmp	r3, #0
 8011530:	d0ef      	beq.n	8011512 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011532:	68bb      	ldr	r3, [r7, #8]
 8011534:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011538:	2b00      	cmp	r3, #0
 801153a:	d1ea      	bne.n	8011512 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011540:	f003 0304 	and.w	r3, r3, #4
 8011544:	2b00      	cmp	r3, #0
 8011546:	d004      	beq.n	8011552 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	2204      	movs	r2, #4
 801154c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801154e:	2304      	movs	r3, #4
 8011550:	e014      	b.n	801157c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011556:	f003 0301 	and.w	r3, r3, #1
 801155a:	2b00      	cmp	r3, #0
 801155c:	d004      	beq.n	8011568 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	2201      	movs	r2, #1
 8011562:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011564:	2301      	movs	r3, #1
 8011566:	e009      	b.n	801157c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801156c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011570:	2b00      	cmp	r3, #0
 8011572:	d002      	beq.n	801157a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	2240      	movs	r2, #64	@ 0x40
 8011578:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 801157a:	2300      	movs	r3, #0
  
}
 801157c:	4618      	mov	r0, r3
 801157e:	3714      	adds	r7, #20
 8011580:	46bd      	mov	sp, r7
 8011582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011586:	4770      	bx	lr
 8011588:	2000001c 	.word	0x2000001c
 801158c:	10624dd3 	.word	0x10624dd3

08011590 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8011590:	b480      	push	{r7}
 8011592:	b085      	sub	sp, #20
 8011594:	af00      	add	r7, sp, #0
 8011596:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011598:	4b11      	ldr	r3, [pc, #68]	@ (80115e0 <SDMMC_GetCmdError+0x50>)
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	4a11      	ldr	r2, [pc, #68]	@ (80115e4 <SDMMC_GetCmdError+0x54>)
 801159e:	fba2 2303 	umull	r2, r3, r2, r3
 80115a2:	0a5b      	lsrs	r3, r3, #9
 80115a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80115a8:	fb02 f303 	mul.w	r3, r2, r3
 80115ac:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	1e5a      	subs	r2, r3, #1
 80115b2:	60fa      	str	r2, [r7, #12]
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d102      	bne.n	80115be <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80115b8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80115bc:	e009      	b.n	80115d2 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80115c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80115c6:	2b00      	cmp	r3, #0
 80115c8:	d0f1      	beq.n	80115ae <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	22c5      	movs	r2, #197	@ 0xc5
 80115ce:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 80115d0:	2300      	movs	r3, #0
}
 80115d2:	4618      	mov	r0, r3
 80115d4:	3714      	adds	r7, #20
 80115d6:	46bd      	mov	sp, r7
 80115d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115dc:	4770      	bx	lr
 80115de:	bf00      	nop
 80115e0:	2000001c 	.word	0x2000001c
 80115e4:	10624dd3 	.word	0x10624dd3

080115e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80115e8:	b480      	push	{r7}
 80115ea:	b083      	sub	sp, #12
 80115ec:	af00      	add	r7, sp, #0
 80115ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	689b      	ldr	r3, [r3, #8]
 80115f4:	f043 0201 	orr.w	r2, r3, #1
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80115fc:	2300      	movs	r3, #0
}
 80115fe:	4618      	mov	r0, r3
 8011600:	370c      	adds	r7, #12
 8011602:	46bd      	mov	sp, r7
 8011604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011608:	4770      	bx	lr

0801160a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801160a:	b480      	push	{r7}
 801160c:	b083      	sub	sp, #12
 801160e:	af00      	add	r7, sp, #0
 8011610:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	689b      	ldr	r3, [r3, #8]
 8011616:	f023 0201 	bic.w	r2, r3, #1
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801161e:	2300      	movs	r3, #0
}
 8011620:	4618      	mov	r0, r3
 8011622:	370c      	adds	r7, #12
 8011624:	46bd      	mov	sp, r7
 8011626:	f85d 7b04 	ldr.w	r7, [sp], #4
 801162a:	4770      	bx	lr

0801162c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 801162c:	b480      	push	{r7}
 801162e:	b085      	sub	sp, #20
 8011630:	af00      	add	r7, sp, #0
 8011632:	6078      	str	r0, [r7, #4]
 8011634:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8011636:	2300      	movs	r3, #0
 8011638:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	3301      	adds	r3, #1
 801163e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011646:	d901      	bls.n	801164c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8011648:	2303      	movs	r3, #3
 801164a:	e01b      	b.n	8011684 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	691b      	ldr	r3, [r3, #16]
 8011650:	2b00      	cmp	r3, #0
 8011652:	daf2      	bge.n	801163a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8011654:	2300      	movs	r3, #0
 8011656:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011658:	683b      	ldr	r3, [r7, #0]
 801165a:	019b      	lsls	r3, r3, #6
 801165c:	f043 0220 	orr.w	r2, r3, #32
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011664:	68fb      	ldr	r3, [r7, #12]
 8011666:	3301      	adds	r3, #1
 8011668:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801166a:	68fb      	ldr	r3, [r7, #12]
 801166c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011670:	d901      	bls.n	8011676 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8011672:	2303      	movs	r3, #3
 8011674:	e006      	b.n	8011684 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	691b      	ldr	r3, [r3, #16]
 801167a:	f003 0320 	and.w	r3, r3, #32
 801167e:	2b20      	cmp	r3, #32
 8011680:	d0f0      	beq.n	8011664 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8011682:	2300      	movs	r3, #0
}
 8011684:	4618      	mov	r0, r3
 8011686:	3714      	adds	r7, #20
 8011688:	46bd      	mov	sp, r7
 801168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801168e:	4770      	bx	lr

08011690 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8011690:	b480      	push	{r7}
 8011692:	b085      	sub	sp, #20
 8011694:	af00      	add	r7, sp, #0
 8011696:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011698:	2300      	movs	r3, #0
 801169a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801169c:	68fb      	ldr	r3, [r7, #12]
 801169e:	3301      	adds	r3, #1
 80116a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80116a2:	68fb      	ldr	r3, [r7, #12]
 80116a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80116a8:	d901      	bls.n	80116ae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80116aa:	2303      	movs	r3, #3
 80116ac:	e018      	b.n	80116e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	691b      	ldr	r3, [r3, #16]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	daf2      	bge.n	801169c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80116b6:	2300      	movs	r3, #0
 80116b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	2210      	movs	r2, #16
 80116be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	3301      	adds	r3, #1
 80116c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80116c6:	68fb      	ldr	r3, [r7, #12]
 80116c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80116cc:	d901      	bls.n	80116d2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80116ce:	2303      	movs	r3, #3
 80116d0:	e006      	b.n	80116e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	691b      	ldr	r3, [r3, #16]
 80116d6:	f003 0310 	and.w	r3, r3, #16
 80116da:	2b10      	cmp	r3, #16
 80116dc:	d0f0      	beq.n	80116c0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80116de:	2300      	movs	r3, #0
}
 80116e0:	4618      	mov	r0, r3
 80116e2:	3714      	adds	r7, #20
 80116e4:	46bd      	mov	sp, r7
 80116e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ea:	4770      	bx	lr

080116ec <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80116ec:	b480      	push	{r7}
 80116ee:	b08b      	sub	sp, #44	@ 0x2c
 80116f0:	af00      	add	r7, sp, #0
 80116f2:	60f8      	str	r0, [r7, #12]
 80116f4:	60b9      	str	r1, [r7, #8]
 80116f6:	4613      	mov	r3, r2
 80116f8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80116fe:	68bb      	ldr	r3, [r7, #8]
 8011700:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8011702:	88fb      	ldrh	r3, [r7, #6]
 8011704:	089b      	lsrs	r3, r3, #2
 8011706:	b29b      	uxth	r3, r3
 8011708:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801170a:	88fb      	ldrh	r3, [r7, #6]
 801170c:	f003 0303 	and.w	r3, r3, #3
 8011710:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8011712:	2300      	movs	r3, #0
 8011714:	623b      	str	r3, [r7, #32]
 8011716:	e014      	b.n	8011742 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8011718:	69bb      	ldr	r3, [r7, #24]
 801171a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801171e:	681a      	ldr	r2, [r3, #0]
 8011720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011722:	601a      	str	r2, [r3, #0]
    pDest++;
 8011724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011726:	3301      	adds	r3, #1
 8011728:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801172a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801172c:	3301      	adds	r3, #1
 801172e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011732:	3301      	adds	r3, #1
 8011734:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011738:	3301      	adds	r3, #1
 801173a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 801173c:	6a3b      	ldr	r3, [r7, #32]
 801173e:	3301      	adds	r3, #1
 8011740:	623b      	str	r3, [r7, #32]
 8011742:	6a3a      	ldr	r2, [r7, #32]
 8011744:	697b      	ldr	r3, [r7, #20]
 8011746:	429a      	cmp	r2, r3
 8011748:	d3e6      	bcc.n	8011718 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801174a:	8bfb      	ldrh	r3, [r7, #30]
 801174c:	2b00      	cmp	r3, #0
 801174e:	d01e      	beq.n	801178e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8011750:	2300      	movs	r3, #0
 8011752:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011754:	69bb      	ldr	r3, [r7, #24]
 8011756:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801175a:	461a      	mov	r2, r3
 801175c:	f107 0310 	add.w	r3, r7, #16
 8011760:	6812      	ldr	r2, [r2, #0]
 8011762:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011764:	693a      	ldr	r2, [r7, #16]
 8011766:	6a3b      	ldr	r3, [r7, #32]
 8011768:	b2db      	uxtb	r3, r3
 801176a:	00db      	lsls	r3, r3, #3
 801176c:	fa22 f303 	lsr.w	r3, r2, r3
 8011770:	b2da      	uxtb	r2, r3
 8011772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011774:	701a      	strb	r2, [r3, #0]
      i++;
 8011776:	6a3b      	ldr	r3, [r7, #32]
 8011778:	3301      	adds	r3, #1
 801177a:	623b      	str	r3, [r7, #32]
      pDest++;
 801177c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801177e:	3301      	adds	r3, #1
 8011780:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8011782:	8bfb      	ldrh	r3, [r7, #30]
 8011784:	3b01      	subs	r3, #1
 8011786:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8011788:	8bfb      	ldrh	r3, [r7, #30]
 801178a:	2b00      	cmp	r3, #0
 801178c:	d1ea      	bne.n	8011764 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801178e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011790:	4618      	mov	r0, r3
 8011792:	372c      	adds	r7, #44	@ 0x2c
 8011794:	46bd      	mov	sp, r7
 8011796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801179a:	4770      	bx	lr

0801179c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 801179c:	b480      	push	{r7}
 801179e:	b085      	sub	sp, #20
 80117a0:	af00      	add	r7, sp, #0
 80117a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	695b      	ldr	r3, [r3, #20]
 80117a8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	699b      	ldr	r3, [r3, #24]
 80117ae:	68fa      	ldr	r2, [r7, #12]
 80117b0:	4013      	ands	r3, r2
 80117b2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80117b4:	68fb      	ldr	r3, [r7, #12]
}
 80117b6:	4618      	mov	r0, r3
 80117b8:	3714      	adds	r7, #20
 80117ba:	46bd      	mov	sp, r7
 80117bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c0:	4770      	bx	lr

080117c2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80117c2:	b480      	push	{r7}
 80117c4:	b085      	sub	sp, #20
 80117c6:	af00      	add	r7, sp, #0
 80117c8:	6078      	str	r0, [r7, #4]
 80117ca:	460b      	mov	r3, r1
 80117cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80117d2:	78fb      	ldrb	r3, [r7, #3]
 80117d4:	015a      	lsls	r2, r3, #5
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	4413      	add	r3, r2
 80117da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80117de:	689b      	ldr	r3, [r3, #8]
 80117e0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80117e2:	78fb      	ldrb	r3, [r7, #3]
 80117e4:	015a      	lsls	r2, r3, #5
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	4413      	add	r3, r2
 80117ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80117ee:	68db      	ldr	r3, [r3, #12]
 80117f0:	68ba      	ldr	r2, [r7, #8]
 80117f2:	4013      	ands	r3, r2
 80117f4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80117f6:	68bb      	ldr	r3, [r7, #8]
}
 80117f8:	4618      	mov	r0, r3
 80117fa:	3714      	adds	r7, #20
 80117fc:	46bd      	mov	sp, r7
 80117fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011802:	4770      	bx	lr

08011804 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8011804:	b480      	push	{r7}
 8011806:	b083      	sub	sp, #12
 8011808:	af00      	add	r7, sp, #0
 801180a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	695b      	ldr	r3, [r3, #20]
 8011810:	f003 0301 	and.w	r3, r3, #1
}
 8011814:	4618      	mov	r0, r3
 8011816:	370c      	adds	r7, #12
 8011818:	46bd      	mov	sp, r7
 801181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801181e:	4770      	bx	lr

08011820 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8011820:	b480      	push	{r7}
 8011822:	b085      	sub	sp, #20
 8011824:	af00      	add	r7, sp, #0
 8011826:	6078      	str	r0, [r7, #4]
 8011828:	460b      	mov	r3, r1
 801182a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	68fa      	ldr	r2, [r7, #12]
 801183a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801183e:	f023 0303 	bic.w	r3, r3, #3
 8011842:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8011844:	68fb      	ldr	r3, [r7, #12]
 8011846:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801184a:	681a      	ldr	r2, [r3, #0]
 801184c:	78fb      	ldrb	r3, [r7, #3]
 801184e:	f003 0303 	and.w	r3, r3, #3
 8011852:	68f9      	ldr	r1, [r7, #12]
 8011854:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8011858:	4313      	orrs	r3, r2
 801185a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 801185c:	78fb      	ldrb	r3, [r7, #3]
 801185e:	2b01      	cmp	r3, #1
 8011860:	d107      	bne.n	8011872 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011868:	461a      	mov	r2, r3
 801186a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 801186e:	6053      	str	r3, [r2, #4]
 8011870:	e00c      	b.n	801188c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8011872:	78fb      	ldrb	r3, [r7, #3]
 8011874:	2b02      	cmp	r3, #2
 8011876:	d107      	bne.n	8011888 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8011878:	68fb      	ldr	r3, [r7, #12]
 801187a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801187e:	461a      	mov	r2, r3
 8011880:	f241 7370 	movw	r3, #6000	@ 0x1770
 8011884:	6053      	str	r3, [r2, #4]
 8011886:	e001      	b.n	801188c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8011888:	2301      	movs	r3, #1
 801188a:	e000      	b.n	801188e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 801188c:	2300      	movs	r3, #0
}
 801188e:	4618      	mov	r0, r3
 8011890:	3714      	adds	r7, #20
 8011892:	46bd      	mov	sp, r7
 8011894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011898:	4770      	bx	lr

0801189a <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801189a:	b480      	push	{r7}
 801189c:	b085      	sub	sp, #20
 801189e:	af00      	add	r7, sp, #0
 80118a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80118ac:	695b      	ldr	r3, [r3, #20]
 80118ae:	b29b      	uxth	r3, r3
}
 80118b0:	4618      	mov	r0, r3
 80118b2:	3714      	adds	r7, #20
 80118b4:	46bd      	mov	sp, r7
 80118b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ba:	4770      	bx	lr

080118bc <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80118bc:	b480      	push	{r7}
 80118be:	b089      	sub	sp, #36	@ 0x24
 80118c0:	af00      	add	r7, sp, #0
 80118c2:	6078      	str	r0, [r7, #4]
 80118c4:	460b      	mov	r3, r1
 80118c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80118cc:	78fb      	ldrb	r3, [r7, #3]
 80118ce:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80118d0:	2300      	movs	r3, #0
 80118d2:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80118d4:	69bb      	ldr	r3, [r7, #24]
 80118d6:	015a      	lsls	r2, r3, #5
 80118d8:	69fb      	ldr	r3, [r7, #28]
 80118da:	4413      	add	r3, r2
 80118dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	0c9b      	lsrs	r3, r3, #18
 80118e4:	f003 0303 	and.w	r3, r3, #3
 80118e8:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80118ea:	69bb      	ldr	r3, [r7, #24]
 80118ec:	015a      	lsls	r2, r3, #5
 80118ee:	69fb      	ldr	r3, [r7, #28]
 80118f0:	4413      	add	r3, r2
 80118f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	0fdb      	lsrs	r3, r3, #31
 80118fa:	f003 0301 	and.w	r3, r3, #1
 80118fe:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8011900:	69bb      	ldr	r3, [r7, #24]
 8011902:	015a      	lsls	r2, r3, #5
 8011904:	69fb      	ldr	r3, [r7, #28]
 8011906:	4413      	add	r3, r2
 8011908:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801190c:	685b      	ldr	r3, [r3, #4]
 801190e:	0fdb      	lsrs	r3, r3, #31
 8011910:	f003 0301 	and.w	r3, r3, #1
 8011914:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	689b      	ldr	r3, [r3, #8]
 801191a:	f003 0320 	and.w	r3, r3, #32
 801191e:	2b20      	cmp	r3, #32
 8011920:	d10d      	bne.n	801193e <USB_HC_Halt+0x82>
 8011922:	68fb      	ldr	r3, [r7, #12]
 8011924:	2b00      	cmp	r3, #0
 8011926:	d10a      	bne.n	801193e <USB_HC_Halt+0x82>
 8011928:	693b      	ldr	r3, [r7, #16]
 801192a:	2b00      	cmp	r3, #0
 801192c:	d005      	beq.n	801193a <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 801192e:	697b      	ldr	r3, [r7, #20]
 8011930:	2b01      	cmp	r3, #1
 8011932:	d002      	beq.n	801193a <USB_HC_Halt+0x7e>
 8011934:	697b      	ldr	r3, [r7, #20]
 8011936:	2b03      	cmp	r3, #3
 8011938:	d101      	bne.n	801193e <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 801193a:	2300      	movs	r3, #0
 801193c:	e0d8      	b.n	8011af0 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 801193e:	697b      	ldr	r3, [r7, #20]
 8011940:	2b00      	cmp	r3, #0
 8011942:	d002      	beq.n	801194a <USB_HC_Halt+0x8e>
 8011944:	697b      	ldr	r3, [r7, #20]
 8011946:	2b02      	cmp	r3, #2
 8011948:	d173      	bne.n	8011a32 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 801194a:	69bb      	ldr	r3, [r7, #24]
 801194c:	015a      	lsls	r2, r3, #5
 801194e:	69fb      	ldr	r3, [r7, #28]
 8011950:	4413      	add	r3, r2
 8011952:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	69ba      	ldr	r2, [r7, #24]
 801195a:	0151      	lsls	r1, r2, #5
 801195c:	69fa      	ldr	r2, [r7, #28]
 801195e:	440a      	add	r2, r1
 8011960:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011964:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011968:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	689b      	ldr	r3, [r3, #8]
 801196e:	f003 0320 	and.w	r3, r3, #32
 8011972:	2b00      	cmp	r3, #0
 8011974:	d14a      	bne.n	8011a0c <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801197a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801197e:	2b00      	cmp	r3, #0
 8011980:	d133      	bne.n	80119ea <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8011982:	69bb      	ldr	r3, [r7, #24]
 8011984:	015a      	lsls	r2, r3, #5
 8011986:	69fb      	ldr	r3, [r7, #28]
 8011988:	4413      	add	r3, r2
 801198a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	69ba      	ldr	r2, [r7, #24]
 8011992:	0151      	lsls	r1, r2, #5
 8011994:	69fa      	ldr	r2, [r7, #28]
 8011996:	440a      	add	r2, r1
 8011998:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801199c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80119a0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80119a2:	69bb      	ldr	r3, [r7, #24]
 80119a4:	015a      	lsls	r2, r3, #5
 80119a6:	69fb      	ldr	r3, [r7, #28]
 80119a8:	4413      	add	r3, r2
 80119aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119ae:	681b      	ldr	r3, [r3, #0]
 80119b0:	69ba      	ldr	r2, [r7, #24]
 80119b2:	0151      	lsls	r1, r2, #5
 80119b4:	69fa      	ldr	r2, [r7, #28]
 80119b6:	440a      	add	r2, r1
 80119b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80119bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80119c0:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80119c2:	68bb      	ldr	r3, [r7, #8]
 80119c4:	3301      	adds	r3, #1
 80119c6:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80119c8:	68bb      	ldr	r3, [r7, #8]
 80119ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80119ce:	d82e      	bhi.n	8011a2e <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80119d0:	69bb      	ldr	r3, [r7, #24]
 80119d2:	015a      	lsls	r2, r3, #5
 80119d4:	69fb      	ldr	r3, [r7, #28]
 80119d6:	4413      	add	r3, r2
 80119d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80119e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80119e6:	d0ec      	beq.n	80119c2 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80119e8:	e081      	b.n	8011aee <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80119ea:	69bb      	ldr	r3, [r7, #24]
 80119ec:	015a      	lsls	r2, r3, #5
 80119ee:	69fb      	ldr	r3, [r7, #28]
 80119f0:	4413      	add	r3, r2
 80119f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	69ba      	ldr	r2, [r7, #24]
 80119fa:	0151      	lsls	r1, r2, #5
 80119fc:	69fa      	ldr	r2, [r7, #28]
 80119fe:	440a      	add	r2, r1
 8011a00:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a04:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011a08:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011a0a:	e070      	b.n	8011aee <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011a0c:	69bb      	ldr	r3, [r7, #24]
 8011a0e:	015a      	lsls	r2, r3, #5
 8011a10:	69fb      	ldr	r3, [r7, #28]
 8011a12:	4413      	add	r3, r2
 8011a14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	69ba      	ldr	r2, [r7, #24]
 8011a1c:	0151      	lsls	r1, r2, #5
 8011a1e:	69fa      	ldr	r2, [r7, #28]
 8011a20:	440a      	add	r2, r1
 8011a22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011a2a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011a2c:	e05f      	b.n	8011aee <USB_HC_Halt+0x232>
            break;
 8011a2e:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011a30:	e05d      	b.n	8011aee <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8011a32:	69bb      	ldr	r3, [r7, #24]
 8011a34:	015a      	lsls	r2, r3, #5
 8011a36:	69fb      	ldr	r3, [r7, #28]
 8011a38:	4413      	add	r3, r2
 8011a3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a3e:	681b      	ldr	r3, [r3, #0]
 8011a40:	69ba      	ldr	r2, [r7, #24]
 8011a42:	0151      	lsls	r1, r2, #5
 8011a44:	69fa      	ldr	r2, [r7, #28]
 8011a46:	440a      	add	r2, r1
 8011a48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011a50:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8011a52:	69fb      	ldr	r3, [r7, #28]
 8011a54:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011a58:	691b      	ldr	r3, [r3, #16]
 8011a5a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d133      	bne.n	8011aca <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8011a62:	69bb      	ldr	r3, [r7, #24]
 8011a64:	015a      	lsls	r2, r3, #5
 8011a66:	69fb      	ldr	r3, [r7, #28]
 8011a68:	4413      	add	r3, r2
 8011a6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a6e:	681b      	ldr	r3, [r3, #0]
 8011a70:	69ba      	ldr	r2, [r7, #24]
 8011a72:	0151      	lsls	r1, r2, #5
 8011a74:	69fa      	ldr	r2, [r7, #28]
 8011a76:	440a      	add	r2, r1
 8011a78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011a80:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011a82:	69bb      	ldr	r3, [r7, #24]
 8011a84:	015a      	lsls	r2, r3, #5
 8011a86:	69fb      	ldr	r3, [r7, #28]
 8011a88:	4413      	add	r3, r2
 8011a8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a8e:	681b      	ldr	r3, [r3, #0]
 8011a90:	69ba      	ldr	r2, [r7, #24]
 8011a92:	0151      	lsls	r1, r2, #5
 8011a94:	69fa      	ldr	r2, [r7, #28]
 8011a96:	440a      	add	r2, r1
 8011a98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a9c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011aa0:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8011aa2:	68bb      	ldr	r3, [r7, #8]
 8011aa4:	3301      	adds	r3, #1
 8011aa6:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8011aa8:	68bb      	ldr	r3, [r7, #8]
 8011aaa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011aae:	d81d      	bhi.n	8011aec <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8011ab0:	69bb      	ldr	r3, [r7, #24]
 8011ab2:	015a      	lsls	r2, r3, #5
 8011ab4:	69fb      	ldr	r3, [r7, #28]
 8011ab6:	4413      	add	r3, r2
 8011ab8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011ac2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011ac6:	d0ec      	beq.n	8011aa2 <USB_HC_Halt+0x1e6>
 8011ac8:	e011      	b.n	8011aee <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011aca:	69bb      	ldr	r3, [r7, #24]
 8011acc:	015a      	lsls	r2, r3, #5
 8011ace:	69fb      	ldr	r3, [r7, #28]
 8011ad0:	4413      	add	r3, r2
 8011ad2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011ad6:	681b      	ldr	r3, [r3, #0]
 8011ad8:	69ba      	ldr	r2, [r7, #24]
 8011ada:	0151      	lsls	r1, r2, #5
 8011adc:	69fa      	ldr	r2, [r7, #28]
 8011ade:	440a      	add	r2, r1
 8011ae0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011ae4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011ae8:	6013      	str	r3, [r2, #0]
 8011aea:	e000      	b.n	8011aee <USB_HC_Halt+0x232>
          break;
 8011aec:	bf00      	nop
    }
  }

  return HAL_OK;
 8011aee:	2300      	movs	r3, #0
}
 8011af0:	4618      	mov	r0, r3
 8011af2:	3724      	adds	r7, #36	@ 0x24
 8011af4:	46bd      	mov	sp, r7
 8011af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afa:	4770      	bx	lr

08011afc <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8011afc:	b580      	push	{r7, lr}
 8011afe:	b088      	sub	sp, #32
 8011b00:	af00      	add	r7, sp, #0
 8011b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8011b04:	2300      	movs	r3, #0
 8011b06:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8011b0c:	2300      	movs	r3, #0
 8011b0e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8011b10:	6878      	ldr	r0, [r7, #4]
 8011b12:	f7ff fd7a 	bl	801160a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8011b16:	2110      	movs	r1, #16
 8011b18:	6878      	ldr	r0, [r7, #4]
 8011b1a:	f7ff fd87 	bl	801162c <USB_FlushTxFifo>
 8011b1e:	4603      	mov	r3, r0
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d001      	beq.n	8011b28 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8011b24:	2301      	movs	r3, #1
 8011b26:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011b28:	6878      	ldr	r0, [r7, #4]
 8011b2a:	f7ff fdb1 	bl	8011690 <USB_FlushRxFifo>
 8011b2e:	4603      	mov	r3, r0
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d001      	beq.n	8011b38 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8011b34:	2301      	movs	r3, #1
 8011b36:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8011b38:	2300      	movs	r3, #0
 8011b3a:	61bb      	str	r3, [r7, #24]
 8011b3c:	e01f      	b.n	8011b7e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8011b3e:	69bb      	ldr	r3, [r7, #24]
 8011b40:	015a      	lsls	r2, r3, #5
 8011b42:	697b      	ldr	r3, [r7, #20]
 8011b44:	4413      	add	r3, r2
 8011b46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8011b4e:	693b      	ldr	r3, [r7, #16]
 8011b50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011b54:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8011b56:	693b      	ldr	r3, [r7, #16]
 8011b58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011b5c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8011b5e:	693b      	ldr	r3, [r7, #16]
 8011b60:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8011b64:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8011b66:	69bb      	ldr	r3, [r7, #24]
 8011b68:	015a      	lsls	r2, r3, #5
 8011b6a:	697b      	ldr	r3, [r7, #20]
 8011b6c:	4413      	add	r3, r2
 8011b6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b72:	461a      	mov	r2, r3
 8011b74:	693b      	ldr	r3, [r7, #16]
 8011b76:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8011b78:	69bb      	ldr	r3, [r7, #24]
 8011b7a:	3301      	adds	r3, #1
 8011b7c:	61bb      	str	r3, [r7, #24]
 8011b7e:	69bb      	ldr	r3, [r7, #24]
 8011b80:	2b0f      	cmp	r3, #15
 8011b82:	d9dc      	bls.n	8011b3e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8011b84:	2300      	movs	r3, #0
 8011b86:	61bb      	str	r3, [r7, #24]
 8011b88:	e034      	b.n	8011bf4 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8011b8a:	69bb      	ldr	r3, [r7, #24]
 8011b8c:	015a      	lsls	r2, r3, #5
 8011b8e:	697b      	ldr	r3, [r7, #20]
 8011b90:	4413      	add	r3, r2
 8011b92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b96:	681b      	ldr	r3, [r3, #0]
 8011b98:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8011b9a:	693b      	ldr	r3, [r7, #16]
 8011b9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011ba0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8011ba2:	693b      	ldr	r3, [r7, #16]
 8011ba4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011ba8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8011baa:	693b      	ldr	r3, [r7, #16]
 8011bac:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8011bb0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8011bb2:	69bb      	ldr	r3, [r7, #24]
 8011bb4:	015a      	lsls	r2, r3, #5
 8011bb6:	697b      	ldr	r3, [r7, #20]
 8011bb8:	4413      	add	r3, r2
 8011bba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bbe:	461a      	mov	r2, r3
 8011bc0:	693b      	ldr	r3, [r7, #16]
 8011bc2:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	3301      	adds	r3, #1
 8011bc8:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011bd0:	d80c      	bhi.n	8011bec <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8011bd2:	69bb      	ldr	r3, [r7, #24]
 8011bd4:	015a      	lsls	r2, r3, #5
 8011bd6:	697b      	ldr	r3, [r7, #20]
 8011bd8:	4413      	add	r3, r2
 8011bda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011be4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011be8:	d0ec      	beq.n	8011bc4 <USB_StopHost+0xc8>
 8011bea:	e000      	b.n	8011bee <USB_StopHost+0xf2>
        break;
 8011bec:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8011bee:	69bb      	ldr	r3, [r7, #24]
 8011bf0:	3301      	adds	r3, #1
 8011bf2:	61bb      	str	r3, [r7, #24]
 8011bf4:	69bb      	ldr	r3, [r7, #24]
 8011bf6:	2b0f      	cmp	r3, #15
 8011bf8:	d9c7      	bls.n	8011b8a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8011bfa:	697b      	ldr	r3, [r7, #20]
 8011bfc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011c00:	461a      	mov	r2, r3
 8011c02:	f04f 33ff 	mov.w	r3, #4294967295
 8011c06:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8011c0e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8011c10:	6878      	ldr	r0, [r7, #4]
 8011c12:	f7ff fce9 	bl	80115e8 <USB_EnableGlobalInt>

  return ret;
 8011c16:	7ffb      	ldrb	r3, [r7, #31]
}
 8011c18:	4618      	mov	r0, r3
 8011c1a:	3720      	adds	r7, #32
 8011c1c:	46bd      	mov	sp, r7
 8011c1e:	bd80      	pop	{r7, pc}

08011c20 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8011c20:	b580      	push	{r7, lr}
 8011c22:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8011c24:	4904      	ldr	r1, [pc, #16]	@ (8011c38 <MX_FATFS_Init+0x18>)
 8011c26:	4805      	ldr	r0, [pc, #20]	@ (8011c3c <MX_FATFS_Init+0x1c>)
 8011c28:	f003 f91e 	bl	8014e68 <FATFS_LinkDriver>
 8011c2c:	4603      	mov	r3, r0
 8011c2e:	461a      	mov	r2, r3
 8011c30:	4b03      	ldr	r3, [pc, #12]	@ (8011c40 <MX_FATFS_Init+0x20>)
 8011c32:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8011c34:	bf00      	nop
 8011c36:	bd80      	pop	{r7, pc}
 8011c38:	20001800 	.word	0x20001800
 8011c3c:	0801cc64 	.word	0x0801cc64
 8011c40:	200017fc 	.word	0x200017fc

08011c44 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8011c44:	b480      	push	{r7}
 8011c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8011c48:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8011c4a:	4618      	mov	r0, r3
 8011c4c:	46bd      	mov	sp, r7
 8011c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c52:	4770      	bx	lr

08011c54 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8011c54:	b580      	push	{r7, lr}
 8011c56:	b082      	sub	sp, #8
 8011c58:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8011c5a:	2300      	movs	r3, #0
 8011c5c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8011c5e:	f000 f879 	bl	8011d54 <BSP_SD_IsDetected>
 8011c62:	4603      	mov	r3, r0
 8011c64:	2b01      	cmp	r3, #1
 8011c66:	d001      	beq.n	8011c6c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8011c68:	2302      	movs	r3, #2
 8011c6a:	e012      	b.n	8011c92 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8011c6c:	480b      	ldr	r0, [pc, #44]	@ (8011c9c <BSP_SD_Init+0x48>)
 8011c6e:	f7fa feed 	bl	800ca4c <HAL_SD_Init>
 8011c72:	4603      	mov	r3, r0
 8011c74:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8011c76:	79fb      	ldrb	r3, [r7, #7]
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d109      	bne.n	8011c90 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8011c7c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8011c80:	4806      	ldr	r0, [pc, #24]	@ (8011c9c <BSP_SD_Init+0x48>)
 8011c82:	f7fb fcc7 	bl	800d614 <HAL_SD_ConfigWideBusOperation>
 8011c86:	4603      	mov	r3, r0
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d001      	beq.n	8011c90 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8011c8c:	2301      	movs	r3, #1
 8011c8e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8011c90:	79fb      	ldrb	r3, [r7, #7]
}
 8011c92:	4618      	mov	r0, r3
 8011c94:	3708      	adds	r7, #8
 8011c96:	46bd      	mov	sp, r7
 8011c98:	bd80      	pop	{r7, pc}
 8011c9a:	bf00      	nop
 8011c9c:	20000ebc 	.word	0x20000ebc

08011ca0 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8011ca0:	b580      	push	{r7, lr}
 8011ca2:	b088      	sub	sp, #32
 8011ca4:	af02      	add	r7, sp, #8
 8011ca6:	60f8      	str	r0, [r7, #12]
 8011ca8:	60b9      	str	r1, [r7, #8]
 8011caa:	607a      	str	r2, [r7, #4]
 8011cac:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8011cae:	2300      	movs	r3, #0
 8011cb0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8011cb2:	683b      	ldr	r3, [r7, #0]
 8011cb4:	9300      	str	r3, [sp, #0]
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	68ba      	ldr	r2, [r7, #8]
 8011cba:	68f9      	ldr	r1, [r7, #12]
 8011cbc:	4806      	ldr	r0, [pc, #24]	@ (8011cd8 <BSP_SD_ReadBlocks+0x38>)
 8011cbe:	f7fa ff75 	bl	800cbac <HAL_SD_ReadBlocks>
 8011cc2:	4603      	mov	r3, r0
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d001      	beq.n	8011ccc <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8011cc8:	2301      	movs	r3, #1
 8011cca:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011ccc:	7dfb      	ldrb	r3, [r7, #23]
}
 8011cce:	4618      	mov	r0, r3
 8011cd0:	3718      	adds	r7, #24
 8011cd2:	46bd      	mov	sp, r7
 8011cd4:	bd80      	pop	{r7, pc}
 8011cd6:	bf00      	nop
 8011cd8:	20000ebc 	.word	0x20000ebc

08011cdc <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8011cdc:	b580      	push	{r7, lr}
 8011cde:	b088      	sub	sp, #32
 8011ce0:	af02      	add	r7, sp, #8
 8011ce2:	60f8      	str	r0, [r7, #12]
 8011ce4:	60b9      	str	r1, [r7, #8]
 8011ce6:	607a      	str	r2, [r7, #4]
 8011ce8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8011cea:	2300      	movs	r3, #0
 8011cec:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8011cee:	683b      	ldr	r3, [r7, #0]
 8011cf0:	9300      	str	r3, [sp, #0]
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	68ba      	ldr	r2, [r7, #8]
 8011cf6:	68f9      	ldr	r1, [r7, #12]
 8011cf8:	4806      	ldr	r0, [pc, #24]	@ (8011d14 <BSP_SD_WriteBlocks+0x38>)
 8011cfa:	f7fb f935 	bl	800cf68 <HAL_SD_WriteBlocks>
 8011cfe:	4603      	mov	r3, r0
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d001      	beq.n	8011d08 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8011d04:	2301      	movs	r3, #1
 8011d06:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011d08:	7dfb      	ldrb	r3, [r7, #23]
}
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	3718      	adds	r7, #24
 8011d0e:	46bd      	mov	sp, r7
 8011d10:	bd80      	pop	{r7, pc}
 8011d12:	bf00      	nop
 8011d14:	20000ebc 	.word	0x20000ebc

08011d18 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8011d18:	b580      	push	{r7, lr}
 8011d1a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8011d1c:	4805      	ldr	r0, [pc, #20]	@ (8011d34 <BSP_SD_GetCardState+0x1c>)
 8011d1e:	f7fb fd13 	bl	800d748 <HAL_SD_GetCardState>
 8011d22:	4603      	mov	r3, r0
 8011d24:	2b04      	cmp	r3, #4
 8011d26:	bf14      	ite	ne
 8011d28:	2301      	movne	r3, #1
 8011d2a:	2300      	moveq	r3, #0
 8011d2c:	b2db      	uxtb	r3, r3
}
 8011d2e:	4618      	mov	r0, r3
 8011d30:	bd80      	pop	{r7, pc}
 8011d32:	bf00      	nop
 8011d34:	20000ebc 	.word	0x20000ebc

08011d38 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8011d38:	b580      	push	{r7, lr}
 8011d3a:	b082      	sub	sp, #8
 8011d3c:	af00      	add	r7, sp, #0
 8011d3e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8011d40:	6879      	ldr	r1, [r7, #4]
 8011d42:	4803      	ldr	r0, [pc, #12]	@ (8011d50 <BSP_SD_GetCardInfo+0x18>)
 8011d44:	f7fb fc3a 	bl	800d5bc <HAL_SD_GetCardInfo>
}
 8011d48:	bf00      	nop
 8011d4a:	3708      	adds	r7, #8
 8011d4c:	46bd      	mov	sp, r7
 8011d4e:	bd80      	pop	{r7, pc}
 8011d50:	20000ebc 	.word	0x20000ebc

08011d54 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8011d54:	b580      	push	{r7, lr}
 8011d56:	b082      	sub	sp, #8
 8011d58:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8011d5a:	2301      	movs	r3, #1
 8011d5c:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8011d5e:	f000 f80b 	bl	8011d78 <BSP_PlatformIsDetected>
 8011d62:	4603      	mov	r3, r0
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d101      	bne.n	8011d6c <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8011d68:	2300      	movs	r3, #0
 8011d6a:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8011d6c:	79fb      	ldrb	r3, [r7, #7]
 8011d6e:	b2db      	uxtb	r3, r3
}
 8011d70:	4618      	mov	r0, r3
 8011d72:	3708      	adds	r7, #8
 8011d74:	46bd      	mov	sp, r7
 8011d76:	bd80      	pop	{r7, pc}

08011d78 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8011d78:	b580      	push	{r7, lr}
 8011d7a:	b082      	sub	sp, #8
 8011d7c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8011d7e:	2301      	movs	r3, #1
 8011d80:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8011d82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8011d86:	4806      	ldr	r0, [pc, #24]	@ (8011da0 <BSP_PlatformIsDetected+0x28>)
 8011d88:	f7f6 fbac 	bl	80084e4 <HAL_GPIO_ReadPin>
 8011d8c:	4603      	mov	r3, r0
 8011d8e:	2b00      	cmp	r3, #0
 8011d90:	d001      	beq.n	8011d96 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8011d92:	2300      	movs	r3, #0
 8011d94:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8011d96:	79fb      	ldrb	r3, [r7, #7]
}
 8011d98:	4618      	mov	r0, r3
 8011d9a:	3708      	adds	r7, #8
 8011d9c:	46bd      	mov	sp, r7
 8011d9e:	bd80      	pop	{r7, pc}
 8011da0:	40020800 	.word	0x40020800

08011da4 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8011da4:	b480      	push	{r7}
 8011da6:	b087      	sub	sp, #28
 8011da8:	af00      	add	r7, sp, #0
 8011daa:	6078      	str	r0, [r7, #4]
 8011dac:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8011dae:	683b      	ldr	r3, [r7, #0]
 8011db0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8011db6:	2320      	movs	r3, #32
 8011db8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8011dba:	f3bf 8f4f 	dsb	sy
}
 8011dbe:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8011dc0:	e00b      	b.n	8011dda <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 8011dc2:	4a0d      	ldr	r2, [pc, #52]	@ (8011df8 <SCB_InvalidateDCache_by_Addr+0x54>)
 8011dc4:	693b      	ldr	r3, [r7, #16]
 8011dc6:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	693a      	ldr	r2, [r7, #16]
 8011dce:	4413      	add	r3, r2
 8011dd0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8011dd2:	697a      	ldr	r2, [r7, #20]
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	1ad3      	subs	r3, r2, r3
 8011dd8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8011dda:	697b      	ldr	r3, [r7, #20]
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	dcf0      	bgt.n	8011dc2 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8011de0:	f3bf 8f4f 	dsb	sy
}
 8011de4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8011de6:	f3bf 8f6f 	isb	sy
}
 8011dea:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8011dec:	bf00      	nop
 8011dee:	371c      	adds	r7, #28
 8011df0:	46bd      	mov	sp, r7
 8011df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df6:	4770      	bx	lr
 8011df8:	e000ed00 	.word	0xe000ed00

08011dfc <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8011dfc:	b480      	push	{r7}
 8011dfe:	b087      	sub	sp, #28
 8011e00:	af00      	add	r7, sp, #0
 8011e02:	6078      	str	r0, [r7, #4]
 8011e04:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8011e06:	683b      	ldr	r3, [r7, #0]
 8011e08:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8011e0e:	2320      	movs	r3, #32
 8011e10:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8011e12:	f3bf 8f4f 	dsb	sy
}
 8011e16:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8011e18:	e00b      	b.n	8011e32 <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 8011e1a:	4a0d      	ldr	r2, [pc, #52]	@ (8011e50 <SCB_CleanDCache_by_Addr+0x54>)
 8011e1c:	693b      	ldr	r3, [r7, #16]
 8011e1e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 8011e22:	68fb      	ldr	r3, [r7, #12]
 8011e24:	693a      	ldr	r2, [r7, #16]
 8011e26:	4413      	add	r3, r2
 8011e28:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8011e2a:	697a      	ldr	r2, [r7, #20]
 8011e2c:	68fb      	ldr	r3, [r7, #12]
 8011e2e:	1ad3      	subs	r3, r2, r3
 8011e30:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8011e32:	697b      	ldr	r3, [r7, #20]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	dcf0      	bgt.n	8011e1a <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8011e38:	f3bf 8f4f 	dsb	sy
}
 8011e3c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8011e3e:	f3bf 8f6f 	isb	sy
}
 8011e42:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8011e44:	bf00      	nop
 8011e46:	371c      	adds	r7, #28
 8011e48:	46bd      	mov	sp, r7
 8011e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e4e:	4770      	bx	lr
 8011e50:	e000ed00 	.word	0xe000ed00

08011e54 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8011e54:	b580      	push	{r7, lr}
 8011e56:	b084      	sub	sp, #16
 8011e58:	af00      	add	r7, sp, #0
 8011e5a:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8011e5c:	f003 f850 	bl	8014f00 <osKernelSysTick>
 8011e60:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8011e62:	e006      	b.n	8011e72 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011e64:	f7ff ff58 	bl	8011d18 <BSP_SD_GetCardState>
 8011e68:	4603      	mov	r3, r0
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d101      	bne.n	8011e72 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8011e6e:	2300      	movs	r3, #0
 8011e70:	e009      	b.n	8011e86 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8011e72:	f003 f845 	bl	8014f00 <osKernelSysTick>
 8011e76:	4602      	mov	r2, r0
 8011e78:	68fb      	ldr	r3, [r7, #12]
 8011e7a:	1ad3      	subs	r3, r2, r3
 8011e7c:	687a      	ldr	r2, [r7, #4]
 8011e7e:	429a      	cmp	r2, r3
 8011e80:	d8f0      	bhi.n	8011e64 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8011e82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011e86:	4618      	mov	r0, r3
 8011e88:	3710      	adds	r7, #16
 8011e8a:	46bd      	mov	sp, r7
 8011e8c:	bd80      	pop	{r7, pc}
	...

08011e90 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8011e90:	b580      	push	{r7, lr}
 8011e92:	b082      	sub	sp, #8
 8011e94:	af00      	add	r7, sp, #0
 8011e96:	4603      	mov	r3, r0
 8011e98:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8011e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8011ec8 <SD_CheckStatus+0x38>)
 8011e9c:	2201      	movs	r2, #1
 8011e9e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011ea0:	f7ff ff3a 	bl	8011d18 <BSP_SD_GetCardState>
 8011ea4:	4603      	mov	r3, r0
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d107      	bne.n	8011eba <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8011eaa:	4b07      	ldr	r3, [pc, #28]	@ (8011ec8 <SD_CheckStatus+0x38>)
 8011eac:	781b      	ldrb	r3, [r3, #0]
 8011eae:	b2db      	uxtb	r3, r3
 8011eb0:	f023 0301 	bic.w	r3, r3, #1
 8011eb4:	b2da      	uxtb	r2, r3
 8011eb6:	4b04      	ldr	r3, [pc, #16]	@ (8011ec8 <SD_CheckStatus+0x38>)
 8011eb8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8011eba:	4b03      	ldr	r3, [pc, #12]	@ (8011ec8 <SD_CheckStatus+0x38>)
 8011ebc:	781b      	ldrb	r3, [r3, #0]
 8011ebe:	b2db      	uxtb	r3, r3
}
 8011ec0:	4618      	mov	r0, r3
 8011ec2:	3708      	adds	r7, #8
 8011ec4:	46bd      	mov	sp, r7
 8011ec6:	bd80      	pop	{r7, pc}
 8011ec8:	20000071 	.word	0x20000071

08011ecc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8011ecc:	b590      	push	{r4, r7, lr}
 8011ece:	b087      	sub	sp, #28
 8011ed0:	af00      	add	r7, sp, #0
 8011ed2:	4603      	mov	r3, r0
 8011ed4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8011ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8011f4c <SD_initialize+0x80>)
 8011ed8:	2201      	movs	r2, #1
 8011eda:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8011edc:	f003 f804 	bl	8014ee8 <osKernelRunning>
 8011ee0:	4603      	mov	r3, r0
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d02b      	beq.n	8011f3e <SD_initialize+0x72>
    {
      Stat = SD_CheckStatus(lun);
    }

#else
    Stat = SD_CheckStatus(lun);
 8011ee6:	79fb      	ldrb	r3, [r7, #7]
 8011ee8:	4618      	mov	r0, r3
 8011eea:	f7ff ffd1 	bl	8011e90 <SD_CheckStatus>
 8011eee:	4603      	mov	r3, r0
 8011ef0:	461a      	mov	r2, r3
 8011ef2:	4b16      	ldr	r3, [pc, #88]	@ (8011f4c <SD_initialize+0x80>)
 8011ef4:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8011ef6:	4b15      	ldr	r3, [pc, #84]	@ (8011f4c <SD_initialize+0x80>)
 8011ef8:	781b      	ldrb	r3, [r3, #0]
 8011efa:	b2db      	uxtb	r3, r3
 8011efc:	2b01      	cmp	r3, #1
 8011efe:	d01e      	beq.n	8011f3e <SD_initialize+0x72>
    {
      if (SDQueueID == NULL)
 8011f00:	4b13      	ldr	r3, [pc, #76]	@ (8011f50 <SD_initialize+0x84>)
 8011f02:	681b      	ldr	r3, [r3, #0]
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d10e      	bne.n	8011f26 <SD_initialize+0x5a>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8011f08:	4b12      	ldr	r3, [pc, #72]	@ (8011f54 <SD_initialize+0x88>)
 8011f0a:	f107 0408 	add.w	r4, r7, #8
 8011f0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011f10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8011f14:	f107 0308 	add.w	r3, r7, #8
 8011f18:	2100      	movs	r1, #0
 8011f1a:	4618      	mov	r0, r3
 8011f1c:	f003 f860 	bl	8014fe0 <osMessageCreate>
 8011f20:	4603      	mov	r3, r0
 8011f22:	4a0b      	ldr	r2, [pc, #44]	@ (8011f50 <SD_initialize+0x84>)
 8011f24:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8011f26:	4b0a      	ldr	r3, [pc, #40]	@ (8011f50 <SD_initialize+0x84>)
 8011f28:	681b      	ldr	r3, [r3, #0]
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d107      	bne.n	8011f3e <SD_initialize+0x72>
      {
        Stat |= STA_NOINIT;
 8011f2e:	4b07      	ldr	r3, [pc, #28]	@ (8011f4c <SD_initialize+0x80>)
 8011f30:	781b      	ldrb	r3, [r3, #0]
 8011f32:	b2db      	uxtb	r3, r3
 8011f34:	f043 0301 	orr.w	r3, r3, #1
 8011f38:	b2da      	uxtb	r2, r3
 8011f3a:	4b04      	ldr	r3, [pc, #16]	@ (8011f4c <SD_initialize+0x80>)
 8011f3c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8011f3e:	4b03      	ldr	r3, [pc, #12]	@ (8011f4c <SD_initialize+0x80>)
 8011f40:	781b      	ldrb	r3, [r3, #0]
 8011f42:	b2db      	uxtb	r3, r3
}
 8011f44:	4618      	mov	r0, r3
 8011f46:	371c      	adds	r7, #28
 8011f48:	46bd      	mov	sp, r7
 8011f4a:	bd90      	pop	{r4, r7, pc}
 8011f4c:	20000071 	.word	0x20000071
 8011f50:	20001c40 	.word	0x20001c40
 8011f54:	0801cbdc 	.word	0x0801cbdc

08011f58 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8011f58:	b580      	push	{r7, lr}
 8011f5a:	b082      	sub	sp, #8
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	4603      	mov	r3, r0
 8011f60:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8011f62:	79fb      	ldrb	r3, [r7, #7]
 8011f64:	4618      	mov	r0, r3
 8011f66:	f7ff ff93 	bl	8011e90 <SD_CheckStatus>
 8011f6a:	4603      	mov	r3, r0
}
 8011f6c:	4618      	mov	r0, r3
 8011f6e:	3708      	adds	r7, #8
 8011f70:	46bd      	mov	sp, r7
 8011f72:	bd80      	pop	{r7, pc}

08011f74 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8011f74:	b580      	push	{r7, lr}
 8011f76:	b08a      	sub	sp, #40	@ 0x28
 8011f78:	af00      	add	r7, sp, #0
 8011f7a:	60b9      	str	r1, [r7, #8]
 8011f7c:	607a      	str	r2, [r7, #4]
 8011f7e:	603b      	str	r3, [r7, #0]
 8011f80:	4603      	mov	r3, r0
 8011f82:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8011f84:	2301      	movs	r3, #1
 8011f86:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8011f8a:	f247 5030 	movw	r0, #30000	@ 0x7530
 8011f8e:	f7ff ff61 	bl	8011e54 <SD_CheckStatusWithTimeout>
 8011f92:	4603      	mov	r3, r0
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	da02      	bge.n	8011f9e <SD_read+0x2a>
  {
    return res;
 8011f98:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011f9c:	e051      	b.n	8012042 <SD_read+0xce>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 8011f9e:	68bb      	ldr	r3, [r7, #8]
 8011fa0:	f003 0303 	and.w	r3, r3, #3
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d111      	bne.n	8011fcc <SD_read+0x58>
  {
#endif
    /* Use polling mode instead of DMA to avoid callback issues */
    ret = BSP_SD_ReadBlocks((uint32_t*)buff, (uint32_t)(sector), count, SD_TIMEOUT);
 8011fa8:	f247 5330 	movw	r3, #30000	@ 0x7530
 8011fac:	683a      	ldr	r2, [r7, #0]
 8011fae:	6879      	ldr	r1, [r7, #4]
 8011fb0:	68b8      	ldr	r0, [r7, #8]
 8011fb2:	f7ff fe75 	bl	8011ca0 <BSP_SD_ReadBlocks>
 8011fb6:	4603      	mov	r3, r0
 8011fb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (ret == MSD_OK) {
 8011fbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d13c      	bne.n	801203e <SD_read+0xca>
      /* Polling mode - no need for message queue */
      res = RES_OK;
 8011fc4:	2300      	movs	r3, #0
 8011fc6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8011fca:	e038      	b.n	801203e <SD_read+0xca>
    else
    {
      /* Slow path, fetch each sector a part and memcpy to destination buffer */
      int i;

      for (i = 0; i < count; i++)
 8011fcc:	2300      	movs	r3, #0
 8011fce:	623b      	str	r3, [r7, #32]
 8011fd0:	e024      	b.n	801201c <SD_read+0xa8>
      {
        ret = BSP_SD_ReadBlocks((uint32_t*)scratch, (uint32_t)sector++, 1, SD_TIMEOUT);
 8011fd2:	6879      	ldr	r1, [r7, #4]
 8011fd4:	1c4b      	adds	r3, r1, #1
 8011fd6:	607b      	str	r3, [r7, #4]
 8011fd8:	f247 5330 	movw	r3, #30000	@ 0x7530
 8011fdc:	2201      	movs	r2, #1
 8011fde:	481b      	ldr	r0, [pc, #108]	@ (801204c <SD_read+0xd8>)
 8011fe0:	f7ff fe5e 	bl	8011ca0 <BSP_SD_ReadBlocks>
 8011fe4:	4603      	mov	r3, r0
 8011fe6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (ret == MSD_OK )
 8011fea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d119      	bne.n	8012026 <SD_read+0xb2>
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
          /*
          *
          * invalidate the scratch buffer before the next read to get the actual data instead of the cached one
          */
          SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
 8011ff2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8011ff6:	4815      	ldr	r0, [pc, #84]	@ (801204c <SD_read+0xd8>)
 8011ff8:	f7ff fed4 	bl	8011da4 <SCB_InvalidateDCache_by_Addr>
#endif
          memcpy(buff, scratch, BLOCKSIZE);
 8011ffc:	68bb      	ldr	r3, [r7, #8]
 8011ffe:	4a13      	ldr	r2, [pc, #76]	@ (801204c <SD_read+0xd8>)
 8012000:	4618      	mov	r0, r3
 8012002:	4611      	mov	r1, r2
 8012004:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012008:	461a      	mov	r2, r3
 801200a:	f005 fec4 	bl	8017d96 <memcpy>
          buff += BLOCKSIZE;
 801200e:	68bb      	ldr	r3, [r7, #8]
 8012010:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8012014:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++)
 8012016:	6a3b      	ldr	r3, [r7, #32]
 8012018:	3301      	adds	r3, #1
 801201a:	623b      	str	r3, [r7, #32]
 801201c:	6a3b      	ldr	r3, [r7, #32]
 801201e:	683a      	ldr	r2, [r7, #0]
 8012020:	429a      	cmp	r2, r3
 8012022:	d8d6      	bhi.n	8011fd2 <SD_read+0x5e>
 8012024:	e000      	b.n	8012028 <SD_read+0xb4>
        }
        else
        {
          break;
 8012026:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK ))
 8012028:	6a3b      	ldr	r3, [r7, #32]
 801202a:	683a      	ldr	r2, [r7, #0]
 801202c:	429a      	cmp	r2, r3
 801202e:	d106      	bne.n	801203e <SD_read+0xca>
 8012030:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012034:	2b00      	cmp	r3, #0
 8012036:	d102      	bne.n	801203e <SD_read+0xca>
        res = RES_OK;
 8012038:	2300      	movs	r3, #0
 801203a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    }
#endif
  return res;
 801203e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
}
 8012042:	4618      	mov	r0, r3
 8012044:	3728      	adds	r7, #40	@ 0x28
 8012046:	46bd      	mov	sp, r7
 8012048:	bd80      	pop	{r7, pc}
 801204a:	bf00      	nop
 801204c:	20001a40 	.word	0x20001a40

08012050 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8012050:	b580      	push	{r7, lr}
 8012052:	b08c      	sub	sp, #48	@ 0x30
 8012054:	af00      	add	r7, sp, #0
 8012056:	60b9      	str	r1, [r7, #8]
 8012058:	607a      	str	r2, [r7, #4]
 801205a:	603b      	str	r3, [r7, #0]
 801205c:	4603      	mov	r3, r0
 801205e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8012060:	2301      	movs	r3, #1
 8012062:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8012066:	f247 5030 	movw	r0, #30000	@ 0x7530
 801206a:	f7ff fef3 	bl	8011e54 <SD_CheckStatusWithTimeout>
 801206e:	4603      	mov	r3, r0
 8012070:	2b00      	cmp	r3, #0
 8012072:	da02      	bge.n	801207a <SD_write+0x2a>
  {
    return res;
 8012074:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012078:	e082      	b.n	8012180 <SD_write+0x130>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 801207a:	68bb      	ldr	r3, [r7, #8]
 801207c:	f003 0303 	and.w	r3, r3, #3
 8012080:	2b00      	cmp	r3, #0
 8012082:	d17b      	bne.n	801217c <SD_write+0x12c>
  uint32_t alignedAddr;
  /*
    the SCB_CleanDCache_by_Addr() requires a 32-Byte aligned address
    adjust the address and the D-Cache size to clean accordingly.
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
 8012084:	68bb      	ldr	r3, [r7, #8]
 8012086:	f023 031f 	bic.w	r3, r3, #31
 801208a:	623b      	str	r3, [r7, #32]
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
 801208c:	6a38      	ldr	r0, [r7, #32]
 801208e:	683b      	ldr	r3, [r7, #0]
 8012090:	025a      	lsls	r2, r3, #9
 8012092:	68b9      	ldr	r1, [r7, #8]
 8012094:	6a3b      	ldr	r3, [r7, #32]
 8012096:	1acb      	subs	r3, r1, r3
 8012098:	4413      	add	r3, r2
 801209a:	4619      	mov	r1, r3
 801209c:	f7ff feae 	bl	8011dfc <SCB_CleanDCache_by_Addr>
#endif

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 80120a0:	f247 5330 	movw	r3, #30000	@ 0x7530
 80120a4:	683a      	ldr	r2, [r7, #0]
 80120a6:	6879      	ldr	r1, [r7, #4]
 80120a8:	68b8      	ldr	r0, [r7, #8]
 80120aa:	f7ff fe17 	bl	8011cdc <BSP_SD_WriteBlocks>
 80120ae:	4603      	mov	r3, r0
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d103      	bne.n	80120bc <SD_write+0x6c>
                        (uint32_t) (sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
    /* Polling mode - no need for message queue */
    res = RES_OK;
 80120b4:	2300      	movs	r3, #0
 80120b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80120ba:	e05f      	b.n	801217c <SD_write+0x12c>

#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
    /*
     * invalidate the scratch buffer before the next write to get the actual data instead of the cached one
     */
     SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
 80120bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80120c0:	4831      	ldr	r0, [pc, #196]	@ (8012188 <SD_write+0x138>)
 80120c2:	f7ff fe6f 	bl	8011da4 <SCB_InvalidateDCache_by_Addr>
#endif
      for (i = 0; i < count; i++)
 80120c6:	2300      	movs	r3, #0
 80120c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80120ca:	e045      	b.n	8012158 <SD_write+0x108>
      {
        memcpy((void *)scratch, buff, BLOCKSIZE);
 80120cc:	4a2e      	ldr	r2, [pc, #184]	@ (8012188 <SD_write+0x138>)
 80120ce:	68bb      	ldr	r3, [r7, #8]
 80120d0:	4610      	mov	r0, r2
 80120d2:	4619      	mov	r1, r3
 80120d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80120d8:	461a      	mov	r2, r3
 80120da:	f005 fe5c 	bl	8017d96 <memcpy>
        buff += BLOCKSIZE;
 80120de:	68bb      	ldr	r3, [r7, #8]
 80120e0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80120e4:	60bb      	str	r3, [r7, #8]

        ret = BSP_SD_WriteBlocks((uint32_t*)scratch, (uint32_t)sector++, 1, SD_TIMEOUT);
 80120e6:	6879      	ldr	r1, [r7, #4]
 80120e8:	1c4b      	adds	r3, r1, #1
 80120ea:	607b      	str	r3, [r7, #4]
 80120ec:	f247 5330 	movw	r3, #30000	@ 0x7530
 80120f0:	2201      	movs	r2, #1
 80120f2:	4825      	ldr	r0, [pc, #148]	@ (8012188 <SD_write+0x138>)
 80120f4:	f7ff fdf2 	bl	8011cdc <BSP_SD_WriteBlocks>
 80120f8:	4603      	mov	r3, r0
 80120fa:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (ret == MSD_OK )
 80120fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d12f      	bne.n	8012162 <SD_write+0x112>
        {
          /* Polling mode - operation already completed */
#if (osCMSIS < 0x20000U)
          /* wait for a message from the queue or a timeout */
          event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8012102:	4b22      	ldr	r3, [pc, #136]	@ (801218c <SD_write+0x13c>)
 8012104:	6819      	ldr	r1, [r3, #0]
 8012106:	f107 0310 	add.w	r3, r7, #16
 801210a:	f247 5230 	movw	r2, #30000	@ 0x7530
 801210e:	4618      	mov	r0, r3
 8012110:	f002 ffce 	bl	80150b0 <osMessageGet>

          if (event.status == osEventMessage)
 8012114:	693b      	ldr	r3, [r7, #16]
 8012116:	2b10      	cmp	r3, #16
 8012118:	d11b      	bne.n	8012152 <SD_write+0x102>
          {
            if (event.value.v == READ_CPLT_MSG)
 801211a:	697b      	ldr	r3, [r7, #20]
 801211c:	2b01      	cmp	r3, #1
 801211e:	d118      	bne.n	8012152 <SD_write+0x102>
            {
              timer = osKernelSysTick();
 8012120:	f002 feee 	bl	8014f00 <osKernelSysTick>
 8012124:	61f8      	str	r0, [r7, #28]
              /* block until SDIO IP is ready or a timeout occur */
              while(osKernelSysTick() - timer <SD_TIMEOUT)
 8012126:	e006      	b.n	8012136 <SD_write+0xe6>
                /* block until SDIO IP is ready or a timeout occur */
                ret = MSD_ERROR;
                while(osKernelGetTickCount() - timer < SD_TIMEOUT)
#endif
                {
                  ret = BSP_SD_GetCardState();
 8012128:	f7ff fdf6 	bl	8011d18 <BSP_SD_GetCardState>
 801212c:	4603      	mov	r3, r0
 801212e:	62bb      	str	r3, [r7, #40]	@ 0x28

                  if (ret == MSD_OK)
 8012130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012132:	2b00      	cmp	r3, #0
 8012134:	d009      	beq.n	801214a <SD_write+0xfa>
              while(osKernelSysTick() - timer <SD_TIMEOUT)
 8012136:	f002 fee3 	bl	8014f00 <osKernelSysTick>
 801213a:	4602      	mov	r2, r0
 801213c:	69fb      	ldr	r3, [r7, #28]
 801213e:	1ad3      	subs	r3, r2, r3
 8012140:	f247 522f 	movw	r2, #29999	@ 0x752f
 8012144:	4293      	cmp	r3, r2
 8012146:	d9ef      	bls.n	8012128 <SD_write+0xd8>
 8012148:	e000      	b.n	801214c <SD_write+0xfc>
                  {
                    break;
 801214a:	bf00      	nop
                  }
                }

                if (ret != MSD_OK)
 801214c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801214e:	2b00      	cmp	r3, #0
 8012150:	d109      	bne.n	8012166 <SD_write+0x116>
      for (i = 0; i < count; i++)
 8012152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012154:	3301      	adds	r3, #1
 8012156:	627b      	str	r3, [r7, #36]	@ 0x24
 8012158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801215a:	683a      	ldr	r2, [r7, #0]
 801215c:	429a      	cmp	r2, r3
 801215e:	d8b5      	bhi.n	80120cc <SD_write+0x7c>
 8012160:	e002      	b.n	8012168 <SD_write+0x118>
          }
#endif
        }
        else
        {
          break;
 8012162:	bf00      	nop
 8012164:	e000      	b.n	8012168 <SD_write+0x118>
                  break;
 8012166:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK ))
 8012168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801216a:	683a      	ldr	r2, [r7, #0]
 801216c:	429a      	cmp	r2, r3
 801216e:	d105      	bne.n	801217c <SD_write+0x12c>
 8012170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012172:	2b00      	cmp	r3, #0
 8012174:	d102      	bne.n	801217c <SD_write+0x12c>
        res = RES_OK;
 8012176:	2300      	movs	r3, #0
 8012178:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

  }
#endif

  return res;
 801217c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012180:	4618      	mov	r0, r3
 8012182:	3730      	adds	r7, #48	@ 0x30
 8012184:	46bd      	mov	sp, r7
 8012186:	bd80      	pop	{r7, pc}
 8012188:	20001a40 	.word	0x20001a40
 801218c:	20001c40 	.word	0x20001c40

08012190 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8012190:	b580      	push	{r7, lr}
 8012192:	b08c      	sub	sp, #48	@ 0x30
 8012194:	af00      	add	r7, sp, #0
 8012196:	4603      	mov	r3, r0
 8012198:	603a      	str	r2, [r7, #0]
 801219a:	71fb      	strb	r3, [r7, #7]
 801219c:	460b      	mov	r3, r1
 801219e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80121a0:	2301      	movs	r3, #1
 80121a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80121a6:	4b25      	ldr	r3, [pc, #148]	@ (801223c <SD_ioctl+0xac>)
 80121a8:	781b      	ldrb	r3, [r3, #0]
 80121aa:	b2db      	uxtb	r3, r3
 80121ac:	f003 0301 	and.w	r3, r3, #1
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d001      	beq.n	80121b8 <SD_ioctl+0x28>
 80121b4:	2303      	movs	r3, #3
 80121b6:	e03c      	b.n	8012232 <SD_ioctl+0xa2>

  switch (cmd)
 80121b8:	79bb      	ldrb	r3, [r7, #6]
 80121ba:	2b03      	cmp	r3, #3
 80121bc:	d834      	bhi.n	8012228 <SD_ioctl+0x98>
 80121be:	a201      	add	r2, pc, #4	@ (adr r2, 80121c4 <SD_ioctl+0x34>)
 80121c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121c4:	080121d5 	.word	0x080121d5
 80121c8:	080121dd 	.word	0x080121dd
 80121cc:	080121f5 	.word	0x080121f5
 80121d0:	0801220f 	.word	0x0801220f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80121d4:	2300      	movs	r3, #0
 80121d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80121da:	e028      	b.n	801222e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80121dc:	f107 030c 	add.w	r3, r7, #12
 80121e0:	4618      	mov	r0, r3
 80121e2:	f7ff fda9 	bl	8011d38 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80121e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80121e8:	683b      	ldr	r3, [r7, #0]
 80121ea:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80121ec:	2300      	movs	r3, #0
 80121ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80121f2:	e01c      	b.n	801222e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80121f4:	f107 030c 	add.w	r3, r7, #12
 80121f8:	4618      	mov	r0, r3
 80121fa:	f7ff fd9d 	bl	8011d38 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80121fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012200:	b29a      	uxth	r2, r3
 8012202:	683b      	ldr	r3, [r7, #0]
 8012204:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8012206:	2300      	movs	r3, #0
 8012208:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801220c:	e00f      	b.n	801222e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801220e:	f107 030c 	add.w	r3, r7, #12
 8012212:	4618      	mov	r0, r3
 8012214:	f7ff fd90 	bl	8011d38 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8012218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801221a:	0a5a      	lsrs	r2, r3, #9
 801221c:	683b      	ldr	r3, [r7, #0]
 801221e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012220:	2300      	movs	r3, #0
 8012222:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012226:	e002      	b.n	801222e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8012228:	2304      	movs	r3, #4
 801222a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 801222e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012232:	4618      	mov	r0, r3
 8012234:	3730      	adds	r7, #48	@ 0x30
 8012236:	46bd      	mov	sp, r7
 8012238:	bd80      	pop	{r7, pc}
 801223a:	bf00      	nop
 801223c:	20000071 	.word	0x20000071

08012240 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8012240:	b580      	push	{r7, lr}
 8012242:	b082      	sub	sp, #8
 8012244:	af00      	add	r7, sp, #0
 8012246:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 801224e:	1c5a      	adds	r2, r3, #1
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8012256:	6878      	ldr	r0, [r7, #4]
 8012258:	f000 f804 	bl	8012264 <USBH_HandleSof>
}
 801225c:	bf00      	nop
 801225e:	3708      	adds	r7, #8
 8012260:	46bd      	mov	sp, r7
 8012262:	bd80      	pop	{r7, pc}

08012264 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8012264:	b580      	push	{r7, lr}
 8012266:	b082      	sub	sp, #8
 8012268:	af00      	add	r7, sp, #0
 801226a:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	781b      	ldrb	r3, [r3, #0]
 8012270:	b2db      	uxtb	r3, r3
 8012272:	2b0b      	cmp	r3, #11
 8012274:	d10a      	bne.n	801228c <USBH_HandleSof+0x28>
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801227c:	2b00      	cmp	r3, #0
 801227e:	d005      	beq.n	801228c <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012286:	699b      	ldr	r3, [r3, #24]
 8012288:	6878      	ldr	r0, [r7, #4]
 801228a:	4798      	blx	r3
  }
}
 801228c:	bf00      	nop
 801228e:	3708      	adds	r7, #8
 8012290:	46bd      	mov	sp, r7
 8012292:	bd80      	pop	{r7, pc}

08012294 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8012294:	b580      	push	{r7, lr}
 8012296:	b082      	sub	sp, #8
 8012298:	af00      	add	r7, sp, #0
 801229a:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	2201      	movs	r2, #1
 80122a0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80122a4:	2300      	movs	r3, #0
 80122a6:	2200      	movs	r2, #0
 80122a8:	2101      	movs	r1, #1
 80122aa:	6878      	ldr	r0, [r7, #4]
 80122ac:	f000 f85b 	bl	8012366 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 80122b0:	bf00      	nop
}
 80122b2:	3708      	adds	r7, #8
 80122b4:	46bd      	mov	sp, r7
 80122b6:	bd80      	pop	{r7, pc}

080122b8 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80122b8:	b480      	push	{r7}
 80122ba:	b083      	sub	sp, #12
 80122bc:	af00      	add	r7, sp, #0
 80122be:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	2200      	movs	r2, #0
 80122c4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	2201      	movs	r2, #1
 80122cc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80122d0:	bf00      	nop
}
 80122d2:	370c      	adds	r7, #12
 80122d4:	46bd      	mov	sp, r7
 80122d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122da:	4770      	bx	lr

080122dc <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80122dc:	b580      	push	{r7, lr}
 80122de:	b082      	sub	sp, #8
 80122e0:	af00      	add	r7, sp, #0
 80122e2:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	2201      	movs	r2, #1
 80122e8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	2200      	movs	r2, #0
 80122f0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	2200      	movs	r2, #0
 80122f8:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80122fc:	2300      	movs	r3, #0
 80122fe:	2200      	movs	r2, #0
 8012300:	2101      	movs	r1, #1
 8012302:	6878      	ldr	r0, [r7, #4]
 8012304:	f000 f82f 	bl	8012366 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8012308:	2300      	movs	r3, #0
}
 801230a:	4618      	mov	r0, r3
 801230c:	3708      	adds	r7, #8
 801230e:	46bd      	mov	sp, r7
 8012310:	bd80      	pop	{r7, pc}

08012312 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8012312:	b580      	push	{r7, lr}
 8012314:	b082      	sub	sp, #8
 8012316:	af00      	add	r7, sp, #0
 8012318:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	2201      	movs	r2, #1
 801231e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	2200      	movs	r2, #0
 8012326:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	2200      	movs	r2, #0
 801232e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8012332:	6878      	ldr	r0, [r7, #4]
 8012334:	f005 f99e 	bl	8017674 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	791b      	ldrb	r3, [r3, #4]
 801233c:	4619      	mov	r1, r3
 801233e:	6878      	ldr	r0, [r7, #4]
 8012340:	f000 f847 	bl	80123d2 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	795b      	ldrb	r3, [r3, #5]
 8012348:	4619      	mov	r1, r3
 801234a:	6878      	ldr	r0, [r7, #4]
 801234c:	f000 f841 	bl	80123d2 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8012350:	2300      	movs	r3, #0
 8012352:	2200      	movs	r2, #0
 8012354:	2101      	movs	r1, #1
 8012356:	6878      	ldr	r0, [r7, #4]
 8012358:	f000 f805 	bl	8012366 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 801235c:	2300      	movs	r3, #0
}
 801235e:	4618      	mov	r0, r3
 8012360:	3708      	adds	r7, #8
 8012362:	46bd      	mov	sp, r7
 8012364:	bd80      	pop	{r7, pc}

08012366 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8012366:	b580      	push	{r7, lr}
 8012368:	b086      	sub	sp, #24
 801236a:	af00      	add	r7, sp, #0
 801236c:	60f8      	str	r0, [r7, #12]
 801236e:	607a      	str	r2, [r7, #4]
 8012370:	603b      	str	r3, [r7, #0]
 8012372:	460b      	mov	r3, r1
 8012374:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8012376:	7afa      	ldrb	r2, [r7, #11]
 8012378:	68fb      	ldr	r3, [r7, #12]
 801237a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8012384:	4618      	mov	r0, r3
 8012386:	f002 ff07 	bl	8015198 <osMessageWaiting>
 801238a:	4603      	mov	r3, r0
 801238c:	f1c3 0310 	rsb	r3, r3, #16
 8012390:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8012392:	697b      	ldr	r3, [r7, #20]
 8012394:	2b00      	cmp	r3, #0
 8012396:	d009      	beq.n	80123ac <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8012398:	68fb      	ldr	r3, [r7, #12]
 801239a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80123a4:	687a      	ldr	r2, [r7, #4]
 80123a6:	4619      	mov	r1, r3
 80123a8:	f002 fe42 	bl	8015030 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 80123ac:	bf00      	nop
 80123ae:	3718      	adds	r7, #24
 80123b0:	46bd      	mov	sp, r7
 80123b2:	bd80      	pop	{r7, pc}

080123b4 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 80123b4:	b580      	push	{r7, lr}
 80123b6:	b082      	sub	sp, #8
 80123b8:	af00      	add	r7, sp, #0
 80123ba:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80123bc:	2300      	movs	r3, #0
 80123be:	2200      	movs	r2, #0
 80123c0:	2101      	movs	r1, #1
 80123c2:	6878      	ldr	r0, [r7, #4]
 80123c4:	f7ff ffcf 	bl	8012366 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80123c8:	2300      	movs	r3, #0
}
 80123ca:	4618      	mov	r0, r3
 80123cc:	3708      	adds	r7, #8
 80123ce:	46bd      	mov	sp, r7
 80123d0:	bd80      	pop	{r7, pc}

080123d2 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80123d2:	b480      	push	{r7}
 80123d4:	b083      	sub	sp, #12
 80123d6:	af00      	add	r7, sp, #0
 80123d8:	6078      	str	r0, [r7, #4]
 80123da:	460b      	mov	r3, r1
 80123dc:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80123de:	78fb      	ldrb	r3, [r7, #3]
 80123e0:	2b0f      	cmp	r3, #15
 80123e2:	d80d      	bhi.n	8012400 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80123e4:	78fb      	ldrb	r3, [r7, #3]
 80123e6:	687a      	ldr	r2, [r7, #4]
 80123e8:	33e0      	adds	r3, #224	@ 0xe0
 80123ea:	009b      	lsls	r3, r3, #2
 80123ec:	4413      	add	r3, r2
 80123ee:	685a      	ldr	r2, [r3, #4]
 80123f0:	78fb      	ldrb	r3, [r7, #3]
 80123f2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80123f6:	6879      	ldr	r1, [r7, #4]
 80123f8:	33e0      	adds	r3, #224	@ 0xe0
 80123fa:	009b      	lsls	r3, r3, #2
 80123fc:	440b      	add	r3, r1
 80123fe:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8012400:	2300      	movs	r3, #0
}
 8012402:	4618      	mov	r0, r3
 8012404:	370c      	adds	r7, #12
 8012406:	46bd      	mov	sp, r7
 8012408:	f85d 7b04 	ldr.w	r7, [sp], #4
 801240c:	4770      	bx	lr
	...

08012410 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8012410:	b580      	push	{r7, lr}
 8012412:	b084      	sub	sp, #16
 8012414:	af00      	add	r7, sp, #0
 8012416:	4603      	mov	r3, r0
 8012418:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801241a:	79fb      	ldrb	r3, [r7, #7]
 801241c:	4a08      	ldr	r2, [pc, #32]	@ (8012440 <disk_status+0x30>)
 801241e:	009b      	lsls	r3, r3, #2
 8012420:	4413      	add	r3, r2
 8012422:	685b      	ldr	r3, [r3, #4]
 8012424:	685b      	ldr	r3, [r3, #4]
 8012426:	79fa      	ldrb	r2, [r7, #7]
 8012428:	4905      	ldr	r1, [pc, #20]	@ (8012440 <disk_status+0x30>)
 801242a:	440a      	add	r2, r1
 801242c:	7a12      	ldrb	r2, [r2, #8]
 801242e:	4610      	mov	r0, r2
 8012430:	4798      	blx	r3
 8012432:	4603      	mov	r3, r0
 8012434:	73fb      	strb	r3, [r7, #15]
  return stat;
 8012436:	7bfb      	ldrb	r3, [r7, #15]
}
 8012438:	4618      	mov	r0, r3
 801243a:	3710      	adds	r7, #16
 801243c:	46bd      	mov	sp, r7
 801243e:	bd80      	pop	{r7, pc}
 8012440:	20001c4c 	.word	0x20001c4c

08012444 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8012444:	b580      	push	{r7, lr}
 8012446:	b084      	sub	sp, #16
 8012448:	af00      	add	r7, sp, #0
 801244a:	4603      	mov	r3, r0
 801244c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801244e:	2300      	movs	r3, #0
 8012450:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8012452:	79fb      	ldrb	r3, [r7, #7]
 8012454:	4a0d      	ldr	r2, [pc, #52]	@ (801248c <disk_initialize+0x48>)
 8012456:	5cd3      	ldrb	r3, [r2, r3]
 8012458:	2b00      	cmp	r3, #0
 801245a:	d111      	bne.n	8012480 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 801245c:	79fb      	ldrb	r3, [r7, #7]
 801245e:	4a0b      	ldr	r2, [pc, #44]	@ (801248c <disk_initialize+0x48>)
 8012460:	2101      	movs	r1, #1
 8012462:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8012464:	79fb      	ldrb	r3, [r7, #7]
 8012466:	4a09      	ldr	r2, [pc, #36]	@ (801248c <disk_initialize+0x48>)
 8012468:	009b      	lsls	r3, r3, #2
 801246a:	4413      	add	r3, r2
 801246c:	685b      	ldr	r3, [r3, #4]
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	79fa      	ldrb	r2, [r7, #7]
 8012472:	4906      	ldr	r1, [pc, #24]	@ (801248c <disk_initialize+0x48>)
 8012474:	440a      	add	r2, r1
 8012476:	7a12      	ldrb	r2, [r2, #8]
 8012478:	4610      	mov	r0, r2
 801247a:	4798      	blx	r3
 801247c:	4603      	mov	r3, r0
 801247e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8012480:	7bfb      	ldrb	r3, [r7, #15]
}
 8012482:	4618      	mov	r0, r3
 8012484:	3710      	adds	r7, #16
 8012486:	46bd      	mov	sp, r7
 8012488:	bd80      	pop	{r7, pc}
 801248a:	bf00      	nop
 801248c:	20001c4c 	.word	0x20001c4c

08012490 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8012490:	b590      	push	{r4, r7, lr}
 8012492:	b087      	sub	sp, #28
 8012494:	af00      	add	r7, sp, #0
 8012496:	60b9      	str	r1, [r7, #8]
 8012498:	607a      	str	r2, [r7, #4]
 801249a:	603b      	str	r3, [r7, #0]
 801249c:	4603      	mov	r3, r0
 801249e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80124a0:	7bfb      	ldrb	r3, [r7, #15]
 80124a2:	4a0a      	ldr	r2, [pc, #40]	@ (80124cc <disk_read+0x3c>)
 80124a4:	009b      	lsls	r3, r3, #2
 80124a6:	4413      	add	r3, r2
 80124a8:	685b      	ldr	r3, [r3, #4]
 80124aa:	689c      	ldr	r4, [r3, #8]
 80124ac:	7bfb      	ldrb	r3, [r7, #15]
 80124ae:	4a07      	ldr	r2, [pc, #28]	@ (80124cc <disk_read+0x3c>)
 80124b0:	4413      	add	r3, r2
 80124b2:	7a18      	ldrb	r0, [r3, #8]
 80124b4:	683b      	ldr	r3, [r7, #0]
 80124b6:	687a      	ldr	r2, [r7, #4]
 80124b8:	68b9      	ldr	r1, [r7, #8]
 80124ba:	47a0      	blx	r4
 80124bc:	4603      	mov	r3, r0
 80124be:	75fb      	strb	r3, [r7, #23]
  return res;
 80124c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80124c2:	4618      	mov	r0, r3
 80124c4:	371c      	adds	r7, #28
 80124c6:	46bd      	mov	sp, r7
 80124c8:	bd90      	pop	{r4, r7, pc}
 80124ca:	bf00      	nop
 80124cc:	20001c4c 	.word	0x20001c4c

080124d0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80124d0:	b590      	push	{r4, r7, lr}
 80124d2:	b087      	sub	sp, #28
 80124d4:	af00      	add	r7, sp, #0
 80124d6:	60b9      	str	r1, [r7, #8]
 80124d8:	607a      	str	r2, [r7, #4]
 80124da:	603b      	str	r3, [r7, #0]
 80124dc:	4603      	mov	r3, r0
 80124de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80124e0:	7bfb      	ldrb	r3, [r7, #15]
 80124e2:	4a0a      	ldr	r2, [pc, #40]	@ (801250c <disk_write+0x3c>)
 80124e4:	009b      	lsls	r3, r3, #2
 80124e6:	4413      	add	r3, r2
 80124e8:	685b      	ldr	r3, [r3, #4]
 80124ea:	68dc      	ldr	r4, [r3, #12]
 80124ec:	7bfb      	ldrb	r3, [r7, #15]
 80124ee:	4a07      	ldr	r2, [pc, #28]	@ (801250c <disk_write+0x3c>)
 80124f0:	4413      	add	r3, r2
 80124f2:	7a18      	ldrb	r0, [r3, #8]
 80124f4:	683b      	ldr	r3, [r7, #0]
 80124f6:	687a      	ldr	r2, [r7, #4]
 80124f8:	68b9      	ldr	r1, [r7, #8]
 80124fa:	47a0      	blx	r4
 80124fc:	4603      	mov	r3, r0
 80124fe:	75fb      	strb	r3, [r7, #23]
  return res;
 8012500:	7dfb      	ldrb	r3, [r7, #23]
}
 8012502:	4618      	mov	r0, r3
 8012504:	371c      	adds	r7, #28
 8012506:	46bd      	mov	sp, r7
 8012508:	bd90      	pop	{r4, r7, pc}
 801250a:	bf00      	nop
 801250c:	20001c4c 	.word	0x20001c4c

08012510 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8012510:	b580      	push	{r7, lr}
 8012512:	b084      	sub	sp, #16
 8012514:	af00      	add	r7, sp, #0
 8012516:	4603      	mov	r3, r0
 8012518:	603a      	str	r2, [r7, #0]
 801251a:	71fb      	strb	r3, [r7, #7]
 801251c:	460b      	mov	r3, r1
 801251e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8012520:	79fb      	ldrb	r3, [r7, #7]
 8012522:	4a09      	ldr	r2, [pc, #36]	@ (8012548 <disk_ioctl+0x38>)
 8012524:	009b      	lsls	r3, r3, #2
 8012526:	4413      	add	r3, r2
 8012528:	685b      	ldr	r3, [r3, #4]
 801252a:	691b      	ldr	r3, [r3, #16]
 801252c:	79fa      	ldrb	r2, [r7, #7]
 801252e:	4906      	ldr	r1, [pc, #24]	@ (8012548 <disk_ioctl+0x38>)
 8012530:	440a      	add	r2, r1
 8012532:	7a10      	ldrb	r0, [r2, #8]
 8012534:	79b9      	ldrb	r1, [r7, #6]
 8012536:	683a      	ldr	r2, [r7, #0]
 8012538:	4798      	blx	r3
 801253a:	4603      	mov	r3, r0
 801253c:	73fb      	strb	r3, [r7, #15]
  return res;
 801253e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012540:	4618      	mov	r0, r3
 8012542:	3710      	adds	r7, #16
 8012544:	46bd      	mov	sp, r7
 8012546:	bd80      	pop	{r7, pc}
 8012548:	20001c4c 	.word	0x20001c4c

0801254c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 801254c:	b480      	push	{r7}
 801254e:	b085      	sub	sp, #20
 8012550:	af00      	add	r7, sp, #0
 8012552:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	3301      	adds	r3, #1
 8012558:	781b      	ldrb	r3, [r3, #0]
 801255a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 801255c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012560:	021b      	lsls	r3, r3, #8
 8012562:	b21a      	sxth	r2, r3
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	781b      	ldrb	r3, [r3, #0]
 8012568:	b21b      	sxth	r3, r3
 801256a:	4313      	orrs	r3, r2
 801256c:	b21b      	sxth	r3, r3
 801256e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8012570:	89fb      	ldrh	r3, [r7, #14]
}
 8012572:	4618      	mov	r0, r3
 8012574:	3714      	adds	r7, #20
 8012576:	46bd      	mov	sp, r7
 8012578:	f85d 7b04 	ldr.w	r7, [sp], #4
 801257c:	4770      	bx	lr

0801257e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 801257e:	b480      	push	{r7}
 8012580:	b085      	sub	sp, #20
 8012582:	af00      	add	r7, sp, #0
 8012584:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	3303      	adds	r3, #3
 801258a:	781b      	ldrb	r3, [r3, #0]
 801258c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 801258e:	68fb      	ldr	r3, [r7, #12]
 8012590:	021b      	lsls	r3, r3, #8
 8012592:	687a      	ldr	r2, [r7, #4]
 8012594:	3202      	adds	r2, #2
 8012596:	7812      	ldrb	r2, [r2, #0]
 8012598:	4313      	orrs	r3, r2
 801259a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	021b      	lsls	r3, r3, #8
 80125a0:	687a      	ldr	r2, [r7, #4]
 80125a2:	3201      	adds	r2, #1
 80125a4:	7812      	ldrb	r2, [r2, #0]
 80125a6:	4313      	orrs	r3, r2
 80125a8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80125aa:	68fb      	ldr	r3, [r7, #12]
 80125ac:	021b      	lsls	r3, r3, #8
 80125ae:	687a      	ldr	r2, [r7, #4]
 80125b0:	7812      	ldrb	r2, [r2, #0]
 80125b2:	4313      	orrs	r3, r2
 80125b4:	60fb      	str	r3, [r7, #12]
	return rv;
 80125b6:	68fb      	ldr	r3, [r7, #12]
}
 80125b8:	4618      	mov	r0, r3
 80125ba:	3714      	adds	r7, #20
 80125bc:	46bd      	mov	sp, r7
 80125be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125c2:	4770      	bx	lr

080125c4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80125c4:	b480      	push	{r7}
 80125c6:	b083      	sub	sp, #12
 80125c8:	af00      	add	r7, sp, #0
 80125ca:	6078      	str	r0, [r7, #4]
 80125cc:	460b      	mov	r3, r1
 80125ce:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	1c5a      	adds	r2, r3, #1
 80125d4:	607a      	str	r2, [r7, #4]
 80125d6:	887a      	ldrh	r2, [r7, #2]
 80125d8:	b2d2      	uxtb	r2, r2
 80125da:	701a      	strb	r2, [r3, #0]
 80125dc:	887b      	ldrh	r3, [r7, #2]
 80125de:	0a1b      	lsrs	r3, r3, #8
 80125e0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	1c5a      	adds	r2, r3, #1
 80125e6:	607a      	str	r2, [r7, #4]
 80125e8:	887a      	ldrh	r2, [r7, #2]
 80125ea:	b2d2      	uxtb	r2, r2
 80125ec:	701a      	strb	r2, [r3, #0]
}
 80125ee:	bf00      	nop
 80125f0:	370c      	adds	r7, #12
 80125f2:	46bd      	mov	sp, r7
 80125f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125f8:	4770      	bx	lr

080125fa <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80125fa:	b480      	push	{r7}
 80125fc:	b083      	sub	sp, #12
 80125fe:	af00      	add	r7, sp, #0
 8012600:	6078      	str	r0, [r7, #4]
 8012602:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	1c5a      	adds	r2, r3, #1
 8012608:	607a      	str	r2, [r7, #4]
 801260a:	683a      	ldr	r2, [r7, #0]
 801260c:	b2d2      	uxtb	r2, r2
 801260e:	701a      	strb	r2, [r3, #0]
 8012610:	683b      	ldr	r3, [r7, #0]
 8012612:	0a1b      	lsrs	r3, r3, #8
 8012614:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	1c5a      	adds	r2, r3, #1
 801261a:	607a      	str	r2, [r7, #4]
 801261c:	683a      	ldr	r2, [r7, #0]
 801261e:	b2d2      	uxtb	r2, r2
 8012620:	701a      	strb	r2, [r3, #0]
 8012622:	683b      	ldr	r3, [r7, #0]
 8012624:	0a1b      	lsrs	r3, r3, #8
 8012626:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	1c5a      	adds	r2, r3, #1
 801262c:	607a      	str	r2, [r7, #4]
 801262e:	683a      	ldr	r2, [r7, #0]
 8012630:	b2d2      	uxtb	r2, r2
 8012632:	701a      	strb	r2, [r3, #0]
 8012634:	683b      	ldr	r3, [r7, #0]
 8012636:	0a1b      	lsrs	r3, r3, #8
 8012638:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	1c5a      	adds	r2, r3, #1
 801263e:	607a      	str	r2, [r7, #4]
 8012640:	683a      	ldr	r2, [r7, #0]
 8012642:	b2d2      	uxtb	r2, r2
 8012644:	701a      	strb	r2, [r3, #0]
}
 8012646:	bf00      	nop
 8012648:	370c      	adds	r7, #12
 801264a:	46bd      	mov	sp, r7
 801264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012650:	4770      	bx	lr

08012652 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8012652:	b480      	push	{r7}
 8012654:	b087      	sub	sp, #28
 8012656:	af00      	add	r7, sp, #0
 8012658:	60f8      	str	r0, [r7, #12]
 801265a:	60b9      	str	r1, [r7, #8]
 801265c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801265e:	68fb      	ldr	r3, [r7, #12]
 8012660:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8012662:	68bb      	ldr	r3, [r7, #8]
 8012664:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	2b00      	cmp	r3, #0
 801266a:	d00d      	beq.n	8012688 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801266c:	693a      	ldr	r2, [r7, #16]
 801266e:	1c53      	adds	r3, r2, #1
 8012670:	613b      	str	r3, [r7, #16]
 8012672:	697b      	ldr	r3, [r7, #20]
 8012674:	1c59      	adds	r1, r3, #1
 8012676:	6179      	str	r1, [r7, #20]
 8012678:	7812      	ldrb	r2, [r2, #0]
 801267a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	3b01      	subs	r3, #1
 8012680:	607b      	str	r3, [r7, #4]
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	2b00      	cmp	r3, #0
 8012686:	d1f1      	bne.n	801266c <mem_cpy+0x1a>
	}
}
 8012688:	bf00      	nop
 801268a:	371c      	adds	r7, #28
 801268c:	46bd      	mov	sp, r7
 801268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012692:	4770      	bx	lr

08012694 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8012694:	b480      	push	{r7}
 8012696:	b087      	sub	sp, #28
 8012698:	af00      	add	r7, sp, #0
 801269a:	60f8      	str	r0, [r7, #12]
 801269c:	60b9      	str	r1, [r7, #8]
 801269e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80126a4:	697b      	ldr	r3, [r7, #20]
 80126a6:	1c5a      	adds	r2, r3, #1
 80126a8:	617a      	str	r2, [r7, #20]
 80126aa:	68ba      	ldr	r2, [r7, #8]
 80126ac:	b2d2      	uxtb	r2, r2
 80126ae:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	3b01      	subs	r3, #1
 80126b4:	607b      	str	r3, [r7, #4]
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d1f3      	bne.n	80126a4 <mem_set+0x10>
}
 80126bc:	bf00      	nop
 80126be:	bf00      	nop
 80126c0:	371c      	adds	r7, #28
 80126c2:	46bd      	mov	sp, r7
 80126c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c8:	4770      	bx	lr

080126ca <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80126ca:	b480      	push	{r7}
 80126cc:	b089      	sub	sp, #36	@ 0x24
 80126ce:	af00      	add	r7, sp, #0
 80126d0:	60f8      	str	r0, [r7, #12]
 80126d2:	60b9      	str	r1, [r7, #8]
 80126d4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80126d6:	68fb      	ldr	r3, [r7, #12]
 80126d8:	61fb      	str	r3, [r7, #28]
 80126da:	68bb      	ldr	r3, [r7, #8]
 80126dc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80126de:	2300      	movs	r3, #0
 80126e0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80126e2:	69fb      	ldr	r3, [r7, #28]
 80126e4:	1c5a      	adds	r2, r3, #1
 80126e6:	61fa      	str	r2, [r7, #28]
 80126e8:	781b      	ldrb	r3, [r3, #0]
 80126ea:	4619      	mov	r1, r3
 80126ec:	69bb      	ldr	r3, [r7, #24]
 80126ee:	1c5a      	adds	r2, r3, #1
 80126f0:	61ba      	str	r2, [r7, #24]
 80126f2:	781b      	ldrb	r3, [r3, #0]
 80126f4:	1acb      	subs	r3, r1, r3
 80126f6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	3b01      	subs	r3, #1
 80126fc:	607b      	str	r3, [r7, #4]
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	2b00      	cmp	r3, #0
 8012702:	d002      	beq.n	801270a <mem_cmp+0x40>
 8012704:	697b      	ldr	r3, [r7, #20]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d0eb      	beq.n	80126e2 <mem_cmp+0x18>

	return r;
 801270a:	697b      	ldr	r3, [r7, #20]
}
 801270c:	4618      	mov	r0, r3
 801270e:	3724      	adds	r7, #36	@ 0x24
 8012710:	46bd      	mov	sp, r7
 8012712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012716:	4770      	bx	lr

08012718 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8012718:	b480      	push	{r7}
 801271a:	b083      	sub	sp, #12
 801271c:	af00      	add	r7, sp, #0
 801271e:	6078      	str	r0, [r7, #4]
 8012720:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8012722:	e002      	b.n	801272a <chk_chr+0x12>
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	3301      	adds	r3, #1
 8012728:	607b      	str	r3, [r7, #4]
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	781b      	ldrb	r3, [r3, #0]
 801272e:	2b00      	cmp	r3, #0
 8012730:	d005      	beq.n	801273e <chk_chr+0x26>
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	781b      	ldrb	r3, [r3, #0]
 8012736:	461a      	mov	r2, r3
 8012738:	683b      	ldr	r3, [r7, #0]
 801273a:	4293      	cmp	r3, r2
 801273c:	d1f2      	bne.n	8012724 <chk_chr+0xc>
	return *str;
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	781b      	ldrb	r3, [r3, #0]
}
 8012742:	4618      	mov	r0, r3
 8012744:	370c      	adds	r7, #12
 8012746:	46bd      	mov	sp, r7
 8012748:	f85d 7b04 	ldr.w	r7, [sp], #4
 801274c:	4770      	bx	lr

0801274e <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801274e:	b580      	push	{r7, lr}
 8012750:	b086      	sub	sp, #24
 8012752:	af00      	add	r7, sp, #0
 8012754:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8012756:	2300      	movs	r3, #0
 8012758:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	78db      	ldrb	r3, [r3, #3]
 801275e:	2b00      	cmp	r3, #0
 8012760:	d034      	beq.n	80127cc <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012766:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	7858      	ldrb	r0, [r3, #1]
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012772:	2301      	movs	r3, #1
 8012774:	697a      	ldr	r2, [r7, #20]
 8012776:	f7ff feab 	bl	80124d0 <disk_write>
 801277a:	4603      	mov	r3, r0
 801277c:	2b00      	cmp	r3, #0
 801277e:	d002      	beq.n	8012786 <sync_window+0x38>
			res = FR_DISK_ERR;
 8012780:	2301      	movs	r3, #1
 8012782:	73fb      	strb	r3, [r7, #15]
 8012784:	e022      	b.n	80127cc <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	2200      	movs	r2, #0
 801278a:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	6a1b      	ldr	r3, [r3, #32]
 8012790:	697a      	ldr	r2, [r7, #20]
 8012792:	1ad2      	subs	r2, r2, r3
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	699b      	ldr	r3, [r3, #24]
 8012798:	429a      	cmp	r2, r3
 801279a:	d217      	bcs.n	80127cc <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	789b      	ldrb	r3, [r3, #2]
 80127a0:	613b      	str	r3, [r7, #16]
 80127a2:	e010      	b.n	80127c6 <sync_window+0x78>
					wsect += fs->fsize;
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	699b      	ldr	r3, [r3, #24]
 80127a8:	697a      	ldr	r2, [r7, #20]
 80127aa:	4413      	add	r3, r2
 80127ac:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	7858      	ldrb	r0, [r3, #1]
 80127b2:	687b      	ldr	r3, [r7, #4]
 80127b4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80127b8:	2301      	movs	r3, #1
 80127ba:	697a      	ldr	r2, [r7, #20]
 80127bc:	f7ff fe88 	bl	80124d0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80127c0:	693b      	ldr	r3, [r7, #16]
 80127c2:	3b01      	subs	r3, #1
 80127c4:	613b      	str	r3, [r7, #16]
 80127c6:	693b      	ldr	r3, [r7, #16]
 80127c8:	2b01      	cmp	r3, #1
 80127ca:	d8eb      	bhi.n	80127a4 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80127cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80127ce:	4618      	mov	r0, r3
 80127d0:	3718      	adds	r7, #24
 80127d2:	46bd      	mov	sp, r7
 80127d4:	bd80      	pop	{r7, pc}

080127d6 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80127d6:	b580      	push	{r7, lr}
 80127d8:	b084      	sub	sp, #16
 80127da:	af00      	add	r7, sp, #0
 80127dc:	6078      	str	r0, [r7, #4]
 80127de:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80127e0:	2300      	movs	r3, #0
 80127e2:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127e8:	683a      	ldr	r2, [r7, #0]
 80127ea:	429a      	cmp	r2, r3
 80127ec:	d01b      	beq.n	8012826 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80127ee:	6878      	ldr	r0, [r7, #4]
 80127f0:	f7ff ffad 	bl	801274e <sync_window>
 80127f4:	4603      	mov	r3, r0
 80127f6:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80127f8:	7bfb      	ldrb	r3, [r7, #15]
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d113      	bne.n	8012826 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	7858      	ldrb	r0, [r3, #1]
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012808:	2301      	movs	r3, #1
 801280a:	683a      	ldr	r2, [r7, #0]
 801280c:	f7ff fe40 	bl	8012490 <disk_read>
 8012810:	4603      	mov	r3, r0
 8012812:	2b00      	cmp	r3, #0
 8012814:	d004      	beq.n	8012820 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8012816:	f04f 33ff 	mov.w	r3, #4294967295
 801281a:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801281c:	2301      	movs	r3, #1
 801281e:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	683a      	ldr	r2, [r7, #0]
 8012824:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8012826:	7bfb      	ldrb	r3, [r7, #15]
}
 8012828:	4618      	mov	r0, r3
 801282a:	3710      	adds	r7, #16
 801282c:	46bd      	mov	sp, r7
 801282e:	bd80      	pop	{r7, pc}

08012830 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8012830:	b580      	push	{r7, lr}
 8012832:	b084      	sub	sp, #16
 8012834:	af00      	add	r7, sp, #0
 8012836:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8012838:	6878      	ldr	r0, [r7, #4]
 801283a:	f7ff ff88 	bl	801274e <sync_window>
 801283e:	4603      	mov	r3, r0
 8012840:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8012842:	7bfb      	ldrb	r3, [r7, #15]
 8012844:	2b00      	cmp	r3, #0
 8012846:	d158      	bne.n	80128fa <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	781b      	ldrb	r3, [r3, #0]
 801284c:	2b03      	cmp	r3, #3
 801284e:	d148      	bne.n	80128e2 <sync_fs+0xb2>
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	791b      	ldrb	r3, [r3, #4]
 8012854:	2b01      	cmp	r3, #1
 8012856:	d144      	bne.n	80128e2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	3330      	adds	r3, #48	@ 0x30
 801285c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012860:	2100      	movs	r1, #0
 8012862:	4618      	mov	r0, r3
 8012864:	f7ff ff16 	bl	8012694 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	3330      	adds	r3, #48	@ 0x30
 801286c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8012870:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8012874:	4618      	mov	r0, r3
 8012876:	f7ff fea5 	bl	80125c4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	3330      	adds	r3, #48	@ 0x30
 801287e:	4921      	ldr	r1, [pc, #132]	@ (8012904 <sync_fs+0xd4>)
 8012880:	4618      	mov	r0, r3
 8012882:	f7ff feba 	bl	80125fa <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	3330      	adds	r3, #48	@ 0x30
 801288a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801288e:	491e      	ldr	r1, [pc, #120]	@ (8012908 <sync_fs+0xd8>)
 8012890:	4618      	mov	r0, r3
 8012892:	f7ff feb2 	bl	80125fa <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	3330      	adds	r3, #48	@ 0x30
 801289a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	691b      	ldr	r3, [r3, #16]
 80128a2:	4619      	mov	r1, r3
 80128a4:	4610      	mov	r0, r2
 80128a6:	f7ff fea8 	bl	80125fa <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	3330      	adds	r3, #48	@ 0x30
 80128ae:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	68db      	ldr	r3, [r3, #12]
 80128b6:	4619      	mov	r1, r3
 80128b8:	4610      	mov	r0, r2
 80128ba:	f7ff fe9e 	bl	80125fa <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	69db      	ldr	r3, [r3, #28]
 80128c2:	1c5a      	adds	r2, r3, #1
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	7858      	ldrb	r0, [r3, #1]
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80128d6:	2301      	movs	r3, #1
 80128d8:	f7ff fdfa 	bl	80124d0 <disk_write>
			fs->fsi_flag = 0;
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	2200      	movs	r2, #0
 80128e0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	785b      	ldrb	r3, [r3, #1]
 80128e6:	2200      	movs	r2, #0
 80128e8:	2100      	movs	r1, #0
 80128ea:	4618      	mov	r0, r3
 80128ec:	f7ff fe10 	bl	8012510 <disk_ioctl>
 80128f0:	4603      	mov	r3, r0
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d001      	beq.n	80128fa <sync_fs+0xca>
 80128f6:	2301      	movs	r3, #1
 80128f8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80128fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80128fc:	4618      	mov	r0, r3
 80128fe:	3710      	adds	r7, #16
 8012900:	46bd      	mov	sp, r7
 8012902:	bd80      	pop	{r7, pc}
 8012904:	41615252 	.word	0x41615252
 8012908:	61417272 	.word	0x61417272

0801290c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 801290c:	b480      	push	{r7}
 801290e:	b083      	sub	sp, #12
 8012910:	af00      	add	r7, sp, #0
 8012912:	6078      	str	r0, [r7, #4]
 8012914:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8012916:	683b      	ldr	r3, [r7, #0]
 8012918:	3b02      	subs	r3, #2
 801291a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	695b      	ldr	r3, [r3, #20]
 8012920:	3b02      	subs	r3, #2
 8012922:	683a      	ldr	r2, [r7, #0]
 8012924:	429a      	cmp	r2, r3
 8012926:	d301      	bcc.n	801292c <clust2sect+0x20>
 8012928:	2300      	movs	r3, #0
 801292a:	e008      	b.n	801293e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	895b      	ldrh	r3, [r3, #10]
 8012930:	461a      	mov	r2, r3
 8012932:	683b      	ldr	r3, [r7, #0]
 8012934:	fb03 f202 	mul.w	r2, r3, r2
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801293c:	4413      	add	r3, r2
}
 801293e:	4618      	mov	r0, r3
 8012940:	370c      	adds	r7, #12
 8012942:	46bd      	mov	sp, r7
 8012944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012948:	4770      	bx	lr

0801294a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 801294a:	b580      	push	{r7, lr}
 801294c:	b086      	sub	sp, #24
 801294e:	af00      	add	r7, sp, #0
 8012950:	6078      	str	r0, [r7, #4]
 8012952:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	681b      	ldr	r3, [r3, #0]
 8012958:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 801295a:	683b      	ldr	r3, [r7, #0]
 801295c:	2b01      	cmp	r3, #1
 801295e:	d904      	bls.n	801296a <get_fat+0x20>
 8012960:	693b      	ldr	r3, [r7, #16]
 8012962:	695b      	ldr	r3, [r3, #20]
 8012964:	683a      	ldr	r2, [r7, #0]
 8012966:	429a      	cmp	r2, r3
 8012968:	d302      	bcc.n	8012970 <get_fat+0x26>
		val = 1;	/* Internal error */
 801296a:	2301      	movs	r3, #1
 801296c:	617b      	str	r3, [r7, #20]
 801296e:	e08e      	b.n	8012a8e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8012970:	f04f 33ff 	mov.w	r3, #4294967295
 8012974:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8012976:	693b      	ldr	r3, [r7, #16]
 8012978:	781b      	ldrb	r3, [r3, #0]
 801297a:	2b03      	cmp	r3, #3
 801297c:	d061      	beq.n	8012a42 <get_fat+0xf8>
 801297e:	2b03      	cmp	r3, #3
 8012980:	dc7b      	bgt.n	8012a7a <get_fat+0x130>
 8012982:	2b01      	cmp	r3, #1
 8012984:	d002      	beq.n	801298c <get_fat+0x42>
 8012986:	2b02      	cmp	r3, #2
 8012988:	d041      	beq.n	8012a0e <get_fat+0xc4>
 801298a:	e076      	b.n	8012a7a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 801298c:	683b      	ldr	r3, [r7, #0]
 801298e:	60fb      	str	r3, [r7, #12]
 8012990:	68fb      	ldr	r3, [r7, #12]
 8012992:	085b      	lsrs	r3, r3, #1
 8012994:	68fa      	ldr	r2, [r7, #12]
 8012996:	4413      	add	r3, r2
 8012998:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801299a:	693b      	ldr	r3, [r7, #16]
 801299c:	6a1a      	ldr	r2, [r3, #32]
 801299e:	68fb      	ldr	r3, [r7, #12]
 80129a0:	0a5b      	lsrs	r3, r3, #9
 80129a2:	4413      	add	r3, r2
 80129a4:	4619      	mov	r1, r3
 80129a6:	6938      	ldr	r0, [r7, #16]
 80129a8:	f7ff ff15 	bl	80127d6 <move_window>
 80129ac:	4603      	mov	r3, r0
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d166      	bne.n	8012a80 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80129b2:	68fb      	ldr	r3, [r7, #12]
 80129b4:	1c5a      	adds	r2, r3, #1
 80129b6:	60fa      	str	r2, [r7, #12]
 80129b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80129bc:	693a      	ldr	r2, [r7, #16]
 80129be:	4413      	add	r3, r2
 80129c0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80129c4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80129c6:	693b      	ldr	r3, [r7, #16]
 80129c8:	6a1a      	ldr	r2, [r3, #32]
 80129ca:	68fb      	ldr	r3, [r7, #12]
 80129cc:	0a5b      	lsrs	r3, r3, #9
 80129ce:	4413      	add	r3, r2
 80129d0:	4619      	mov	r1, r3
 80129d2:	6938      	ldr	r0, [r7, #16]
 80129d4:	f7ff feff 	bl	80127d6 <move_window>
 80129d8:	4603      	mov	r3, r0
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d152      	bne.n	8012a84 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80129de:	68fb      	ldr	r3, [r7, #12]
 80129e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80129e4:	693a      	ldr	r2, [r7, #16]
 80129e6:	4413      	add	r3, r2
 80129e8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80129ec:	021b      	lsls	r3, r3, #8
 80129ee:	68ba      	ldr	r2, [r7, #8]
 80129f0:	4313      	orrs	r3, r2
 80129f2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80129f4:	683b      	ldr	r3, [r7, #0]
 80129f6:	f003 0301 	and.w	r3, r3, #1
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d002      	beq.n	8012a04 <get_fat+0xba>
 80129fe:	68bb      	ldr	r3, [r7, #8]
 8012a00:	091b      	lsrs	r3, r3, #4
 8012a02:	e002      	b.n	8012a0a <get_fat+0xc0>
 8012a04:	68bb      	ldr	r3, [r7, #8]
 8012a06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012a0a:	617b      	str	r3, [r7, #20]
			break;
 8012a0c:	e03f      	b.n	8012a8e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012a0e:	693b      	ldr	r3, [r7, #16]
 8012a10:	6a1a      	ldr	r2, [r3, #32]
 8012a12:	683b      	ldr	r3, [r7, #0]
 8012a14:	0a1b      	lsrs	r3, r3, #8
 8012a16:	4413      	add	r3, r2
 8012a18:	4619      	mov	r1, r3
 8012a1a:	6938      	ldr	r0, [r7, #16]
 8012a1c:	f7ff fedb 	bl	80127d6 <move_window>
 8012a20:	4603      	mov	r3, r0
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d130      	bne.n	8012a88 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8012a26:	693b      	ldr	r3, [r7, #16]
 8012a28:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012a2c:	683b      	ldr	r3, [r7, #0]
 8012a2e:	005b      	lsls	r3, r3, #1
 8012a30:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8012a34:	4413      	add	r3, r2
 8012a36:	4618      	mov	r0, r3
 8012a38:	f7ff fd88 	bl	801254c <ld_word>
 8012a3c:	4603      	mov	r3, r0
 8012a3e:	617b      	str	r3, [r7, #20]
			break;
 8012a40:	e025      	b.n	8012a8e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012a42:	693b      	ldr	r3, [r7, #16]
 8012a44:	6a1a      	ldr	r2, [r3, #32]
 8012a46:	683b      	ldr	r3, [r7, #0]
 8012a48:	09db      	lsrs	r3, r3, #7
 8012a4a:	4413      	add	r3, r2
 8012a4c:	4619      	mov	r1, r3
 8012a4e:	6938      	ldr	r0, [r7, #16]
 8012a50:	f7ff fec1 	bl	80127d6 <move_window>
 8012a54:	4603      	mov	r3, r0
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	d118      	bne.n	8012a8c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8012a5a:	693b      	ldr	r3, [r7, #16]
 8012a5c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012a60:	683b      	ldr	r3, [r7, #0]
 8012a62:	009b      	lsls	r3, r3, #2
 8012a64:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012a68:	4413      	add	r3, r2
 8012a6a:	4618      	mov	r0, r3
 8012a6c:	f7ff fd87 	bl	801257e <ld_dword>
 8012a70:	4603      	mov	r3, r0
 8012a72:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8012a76:	617b      	str	r3, [r7, #20]
			break;
 8012a78:	e009      	b.n	8012a8e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8012a7a:	2301      	movs	r3, #1
 8012a7c:	617b      	str	r3, [r7, #20]
 8012a7e:	e006      	b.n	8012a8e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012a80:	bf00      	nop
 8012a82:	e004      	b.n	8012a8e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012a84:	bf00      	nop
 8012a86:	e002      	b.n	8012a8e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012a88:	bf00      	nop
 8012a8a:	e000      	b.n	8012a8e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012a8c:	bf00      	nop
		}
	}

	return val;
 8012a8e:	697b      	ldr	r3, [r7, #20]
}
 8012a90:	4618      	mov	r0, r3
 8012a92:	3718      	adds	r7, #24
 8012a94:	46bd      	mov	sp, r7
 8012a96:	bd80      	pop	{r7, pc}

08012a98 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8012a98:	b590      	push	{r4, r7, lr}
 8012a9a:	b089      	sub	sp, #36	@ 0x24
 8012a9c:	af00      	add	r7, sp, #0
 8012a9e:	60f8      	str	r0, [r7, #12]
 8012aa0:	60b9      	str	r1, [r7, #8]
 8012aa2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8012aa4:	2302      	movs	r3, #2
 8012aa6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8012aa8:	68bb      	ldr	r3, [r7, #8]
 8012aaa:	2b01      	cmp	r3, #1
 8012aac:	f240 80d9 	bls.w	8012c62 <put_fat+0x1ca>
 8012ab0:	68fb      	ldr	r3, [r7, #12]
 8012ab2:	695b      	ldr	r3, [r3, #20]
 8012ab4:	68ba      	ldr	r2, [r7, #8]
 8012ab6:	429a      	cmp	r2, r3
 8012ab8:	f080 80d3 	bcs.w	8012c62 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8012abc:	68fb      	ldr	r3, [r7, #12]
 8012abe:	781b      	ldrb	r3, [r3, #0]
 8012ac0:	2b03      	cmp	r3, #3
 8012ac2:	f000 8096 	beq.w	8012bf2 <put_fat+0x15a>
 8012ac6:	2b03      	cmp	r3, #3
 8012ac8:	f300 80cb 	bgt.w	8012c62 <put_fat+0x1ca>
 8012acc:	2b01      	cmp	r3, #1
 8012ace:	d002      	beq.n	8012ad6 <put_fat+0x3e>
 8012ad0:	2b02      	cmp	r3, #2
 8012ad2:	d06e      	beq.n	8012bb2 <put_fat+0x11a>
 8012ad4:	e0c5      	b.n	8012c62 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8012ad6:	68bb      	ldr	r3, [r7, #8]
 8012ad8:	61bb      	str	r3, [r7, #24]
 8012ada:	69bb      	ldr	r3, [r7, #24]
 8012adc:	085b      	lsrs	r3, r3, #1
 8012ade:	69ba      	ldr	r2, [r7, #24]
 8012ae0:	4413      	add	r3, r2
 8012ae2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012ae4:	68fb      	ldr	r3, [r7, #12]
 8012ae6:	6a1a      	ldr	r2, [r3, #32]
 8012ae8:	69bb      	ldr	r3, [r7, #24]
 8012aea:	0a5b      	lsrs	r3, r3, #9
 8012aec:	4413      	add	r3, r2
 8012aee:	4619      	mov	r1, r3
 8012af0:	68f8      	ldr	r0, [r7, #12]
 8012af2:	f7ff fe70 	bl	80127d6 <move_window>
 8012af6:	4603      	mov	r3, r0
 8012af8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012afa:	7ffb      	ldrb	r3, [r7, #31]
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	f040 80a9 	bne.w	8012c54 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8012b02:	68fb      	ldr	r3, [r7, #12]
 8012b04:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012b08:	69bb      	ldr	r3, [r7, #24]
 8012b0a:	1c59      	adds	r1, r3, #1
 8012b0c:	61b9      	str	r1, [r7, #24]
 8012b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012b12:	4413      	add	r3, r2
 8012b14:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8012b16:	68bb      	ldr	r3, [r7, #8]
 8012b18:	f003 0301 	and.w	r3, r3, #1
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d00d      	beq.n	8012b3c <put_fat+0xa4>
 8012b20:	697b      	ldr	r3, [r7, #20]
 8012b22:	781b      	ldrb	r3, [r3, #0]
 8012b24:	b25b      	sxtb	r3, r3
 8012b26:	f003 030f 	and.w	r3, r3, #15
 8012b2a:	b25a      	sxtb	r2, r3
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	b25b      	sxtb	r3, r3
 8012b30:	011b      	lsls	r3, r3, #4
 8012b32:	b25b      	sxtb	r3, r3
 8012b34:	4313      	orrs	r3, r2
 8012b36:	b25b      	sxtb	r3, r3
 8012b38:	b2db      	uxtb	r3, r3
 8012b3a:	e001      	b.n	8012b40 <put_fat+0xa8>
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	b2db      	uxtb	r3, r3
 8012b40:	697a      	ldr	r2, [r7, #20]
 8012b42:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012b44:	68fb      	ldr	r3, [r7, #12]
 8012b46:	2201      	movs	r2, #1
 8012b48:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012b4a:	68fb      	ldr	r3, [r7, #12]
 8012b4c:	6a1a      	ldr	r2, [r3, #32]
 8012b4e:	69bb      	ldr	r3, [r7, #24]
 8012b50:	0a5b      	lsrs	r3, r3, #9
 8012b52:	4413      	add	r3, r2
 8012b54:	4619      	mov	r1, r3
 8012b56:	68f8      	ldr	r0, [r7, #12]
 8012b58:	f7ff fe3d 	bl	80127d6 <move_window>
 8012b5c:	4603      	mov	r3, r0
 8012b5e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012b60:	7ffb      	ldrb	r3, [r7, #31]
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	d178      	bne.n	8012c58 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8012b66:	68fb      	ldr	r3, [r7, #12]
 8012b68:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012b6c:	69bb      	ldr	r3, [r7, #24]
 8012b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012b72:	4413      	add	r3, r2
 8012b74:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8012b76:	68bb      	ldr	r3, [r7, #8]
 8012b78:	f003 0301 	and.w	r3, r3, #1
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d003      	beq.n	8012b88 <put_fat+0xf0>
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	091b      	lsrs	r3, r3, #4
 8012b84:	b2db      	uxtb	r3, r3
 8012b86:	e00e      	b.n	8012ba6 <put_fat+0x10e>
 8012b88:	697b      	ldr	r3, [r7, #20]
 8012b8a:	781b      	ldrb	r3, [r3, #0]
 8012b8c:	b25b      	sxtb	r3, r3
 8012b8e:	f023 030f 	bic.w	r3, r3, #15
 8012b92:	b25a      	sxtb	r2, r3
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	0a1b      	lsrs	r3, r3, #8
 8012b98:	b25b      	sxtb	r3, r3
 8012b9a:	f003 030f 	and.w	r3, r3, #15
 8012b9e:	b25b      	sxtb	r3, r3
 8012ba0:	4313      	orrs	r3, r2
 8012ba2:	b25b      	sxtb	r3, r3
 8012ba4:	b2db      	uxtb	r3, r3
 8012ba6:	697a      	ldr	r2, [r7, #20]
 8012ba8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012baa:	68fb      	ldr	r3, [r7, #12]
 8012bac:	2201      	movs	r2, #1
 8012bae:	70da      	strb	r2, [r3, #3]
			break;
 8012bb0:	e057      	b.n	8012c62 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8012bb2:	68fb      	ldr	r3, [r7, #12]
 8012bb4:	6a1a      	ldr	r2, [r3, #32]
 8012bb6:	68bb      	ldr	r3, [r7, #8]
 8012bb8:	0a1b      	lsrs	r3, r3, #8
 8012bba:	4413      	add	r3, r2
 8012bbc:	4619      	mov	r1, r3
 8012bbe:	68f8      	ldr	r0, [r7, #12]
 8012bc0:	f7ff fe09 	bl	80127d6 <move_window>
 8012bc4:	4603      	mov	r3, r0
 8012bc6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012bc8:	7ffb      	ldrb	r3, [r7, #31]
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d146      	bne.n	8012c5c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8012bce:	68fb      	ldr	r3, [r7, #12]
 8012bd0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012bd4:	68bb      	ldr	r3, [r7, #8]
 8012bd6:	005b      	lsls	r3, r3, #1
 8012bd8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8012bdc:	4413      	add	r3, r2
 8012bde:	687a      	ldr	r2, [r7, #4]
 8012be0:	b292      	uxth	r2, r2
 8012be2:	4611      	mov	r1, r2
 8012be4:	4618      	mov	r0, r3
 8012be6:	f7ff fced 	bl	80125c4 <st_word>
			fs->wflag = 1;
 8012bea:	68fb      	ldr	r3, [r7, #12]
 8012bec:	2201      	movs	r2, #1
 8012bee:	70da      	strb	r2, [r3, #3]
			break;
 8012bf0:	e037      	b.n	8012c62 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8012bf2:	68fb      	ldr	r3, [r7, #12]
 8012bf4:	6a1a      	ldr	r2, [r3, #32]
 8012bf6:	68bb      	ldr	r3, [r7, #8]
 8012bf8:	09db      	lsrs	r3, r3, #7
 8012bfa:	4413      	add	r3, r2
 8012bfc:	4619      	mov	r1, r3
 8012bfe:	68f8      	ldr	r0, [r7, #12]
 8012c00:	f7ff fde9 	bl	80127d6 <move_window>
 8012c04:	4603      	mov	r3, r0
 8012c06:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012c08:	7ffb      	ldrb	r3, [r7, #31]
 8012c0a:	2b00      	cmp	r3, #0
 8012c0c:	d128      	bne.n	8012c60 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8012c14:	68fb      	ldr	r3, [r7, #12]
 8012c16:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012c1a:	68bb      	ldr	r3, [r7, #8]
 8012c1c:	009b      	lsls	r3, r3, #2
 8012c1e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012c22:	4413      	add	r3, r2
 8012c24:	4618      	mov	r0, r3
 8012c26:	f7ff fcaa 	bl	801257e <ld_dword>
 8012c2a:	4603      	mov	r3, r0
 8012c2c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8012c30:	4323      	orrs	r3, r4
 8012c32:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8012c34:	68fb      	ldr	r3, [r7, #12]
 8012c36:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012c3a:	68bb      	ldr	r3, [r7, #8]
 8012c3c:	009b      	lsls	r3, r3, #2
 8012c3e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012c42:	4413      	add	r3, r2
 8012c44:	6879      	ldr	r1, [r7, #4]
 8012c46:	4618      	mov	r0, r3
 8012c48:	f7ff fcd7 	bl	80125fa <st_dword>
			fs->wflag = 1;
 8012c4c:	68fb      	ldr	r3, [r7, #12]
 8012c4e:	2201      	movs	r2, #1
 8012c50:	70da      	strb	r2, [r3, #3]
			break;
 8012c52:	e006      	b.n	8012c62 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012c54:	bf00      	nop
 8012c56:	e004      	b.n	8012c62 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012c58:	bf00      	nop
 8012c5a:	e002      	b.n	8012c62 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012c5c:	bf00      	nop
 8012c5e:	e000      	b.n	8012c62 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012c60:	bf00      	nop
		}
	}
	return res;
 8012c62:	7ffb      	ldrb	r3, [r7, #31]
}
 8012c64:	4618      	mov	r0, r3
 8012c66:	3724      	adds	r7, #36	@ 0x24
 8012c68:	46bd      	mov	sp, r7
 8012c6a:	bd90      	pop	{r4, r7, pc}

08012c6c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8012c6c:	b580      	push	{r7, lr}
 8012c6e:	b088      	sub	sp, #32
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	60f8      	str	r0, [r7, #12]
 8012c74:	60b9      	str	r1, [r7, #8]
 8012c76:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8012c78:	2300      	movs	r3, #0
 8012c7a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8012c7c:	68fb      	ldr	r3, [r7, #12]
 8012c7e:	681b      	ldr	r3, [r3, #0]
 8012c80:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8012c82:	68bb      	ldr	r3, [r7, #8]
 8012c84:	2b01      	cmp	r3, #1
 8012c86:	d904      	bls.n	8012c92 <remove_chain+0x26>
 8012c88:	69bb      	ldr	r3, [r7, #24]
 8012c8a:	695b      	ldr	r3, [r3, #20]
 8012c8c:	68ba      	ldr	r2, [r7, #8]
 8012c8e:	429a      	cmp	r2, r3
 8012c90:	d301      	bcc.n	8012c96 <remove_chain+0x2a>
 8012c92:	2302      	movs	r3, #2
 8012c94:	e04b      	b.n	8012d2e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	2b00      	cmp	r3, #0
 8012c9a:	d00c      	beq.n	8012cb6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8012c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8012ca0:	6879      	ldr	r1, [r7, #4]
 8012ca2:	69b8      	ldr	r0, [r7, #24]
 8012ca4:	f7ff fef8 	bl	8012a98 <put_fat>
 8012ca8:	4603      	mov	r3, r0
 8012caa:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8012cac:	7ffb      	ldrb	r3, [r7, #31]
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	d001      	beq.n	8012cb6 <remove_chain+0x4a>
 8012cb2:	7ffb      	ldrb	r3, [r7, #31]
 8012cb4:	e03b      	b.n	8012d2e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8012cb6:	68b9      	ldr	r1, [r7, #8]
 8012cb8:	68f8      	ldr	r0, [r7, #12]
 8012cba:	f7ff fe46 	bl	801294a <get_fat>
 8012cbe:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8012cc0:	697b      	ldr	r3, [r7, #20]
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	d031      	beq.n	8012d2a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8012cc6:	697b      	ldr	r3, [r7, #20]
 8012cc8:	2b01      	cmp	r3, #1
 8012cca:	d101      	bne.n	8012cd0 <remove_chain+0x64>
 8012ccc:	2302      	movs	r3, #2
 8012cce:	e02e      	b.n	8012d2e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8012cd0:	697b      	ldr	r3, [r7, #20]
 8012cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012cd6:	d101      	bne.n	8012cdc <remove_chain+0x70>
 8012cd8:	2301      	movs	r3, #1
 8012cda:	e028      	b.n	8012d2e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8012cdc:	2200      	movs	r2, #0
 8012cde:	68b9      	ldr	r1, [r7, #8]
 8012ce0:	69b8      	ldr	r0, [r7, #24]
 8012ce2:	f7ff fed9 	bl	8012a98 <put_fat>
 8012ce6:	4603      	mov	r3, r0
 8012ce8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8012cea:	7ffb      	ldrb	r3, [r7, #31]
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d001      	beq.n	8012cf4 <remove_chain+0x88>
 8012cf0:	7ffb      	ldrb	r3, [r7, #31]
 8012cf2:	e01c      	b.n	8012d2e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8012cf4:	69bb      	ldr	r3, [r7, #24]
 8012cf6:	691a      	ldr	r2, [r3, #16]
 8012cf8:	69bb      	ldr	r3, [r7, #24]
 8012cfa:	695b      	ldr	r3, [r3, #20]
 8012cfc:	3b02      	subs	r3, #2
 8012cfe:	429a      	cmp	r2, r3
 8012d00:	d20b      	bcs.n	8012d1a <remove_chain+0xae>
			fs->free_clst++;
 8012d02:	69bb      	ldr	r3, [r7, #24]
 8012d04:	691b      	ldr	r3, [r3, #16]
 8012d06:	1c5a      	adds	r2, r3, #1
 8012d08:	69bb      	ldr	r3, [r7, #24]
 8012d0a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8012d0c:	69bb      	ldr	r3, [r7, #24]
 8012d0e:	791b      	ldrb	r3, [r3, #4]
 8012d10:	f043 0301 	orr.w	r3, r3, #1
 8012d14:	b2da      	uxtb	r2, r3
 8012d16:	69bb      	ldr	r3, [r7, #24]
 8012d18:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8012d1a:	697b      	ldr	r3, [r7, #20]
 8012d1c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8012d1e:	69bb      	ldr	r3, [r7, #24]
 8012d20:	695b      	ldr	r3, [r3, #20]
 8012d22:	68ba      	ldr	r2, [r7, #8]
 8012d24:	429a      	cmp	r2, r3
 8012d26:	d3c6      	bcc.n	8012cb6 <remove_chain+0x4a>
 8012d28:	e000      	b.n	8012d2c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8012d2a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8012d2c:	2300      	movs	r3, #0
}
 8012d2e:	4618      	mov	r0, r3
 8012d30:	3720      	adds	r7, #32
 8012d32:	46bd      	mov	sp, r7
 8012d34:	bd80      	pop	{r7, pc}

08012d36 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8012d36:	b580      	push	{r7, lr}
 8012d38:	b088      	sub	sp, #32
 8012d3a:	af00      	add	r7, sp, #0
 8012d3c:	6078      	str	r0, [r7, #4]
 8012d3e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	681b      	ldr	r3, [r3, #0]
 8012d44:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8012d46:	683b      	ldr	r3, [r7, #0]
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d10d      	bne.n	8012d68 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8012d4c:	693b      	ldr	r3, [r7, #16]
 8012d4e:	68db      	ldr	r3, [r3, #12]
 8012d50:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8012d52:	69bb      	ldr	r3, [r7, #24]
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d004      	beq.n	8012d62 <create_chain+0x2c>
 8012d58:	693b      	ldr	r3, [r7, #16]
 8012d5a:	695b      	ldr	r3, [r3, #20]
 8012d5c:	69ba      	ldr	r2, [r7, #24]
 8012d5e:	429a      	cmp	r2, r3
 8012d60:	d31b      	bcc.n	8012d9a <create_chain+0x64>
 8012d62:	2301      	movs	r3, #1
 8012d64:	61bb      	str	r3, [r7, #24]
 8012d66:	e018      	b.n	8012d9a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8012d68:	6839      	ldr	r1, [r7, #0]
 8012d6a:	6878      	ldr	r0, [r7, #4]
 8012d6c:	f7ff fded 	bl	801294a <get_fat>
 8012d70:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8012d72:	68fb      	ldr	r3, [r7, #12]
 8012d74:	2b01      	cmp	r3, #1
 8012d76:	d801      	bhi.n	8012d7c <create_chain+0x46>
 8012d78:	2301      	movs	r3, #1
 8012d7a:	e070      	b.n	8012e5e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8012d7c:	68fb      	ldr	r3, [r7, #12]
 8012d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d82:	d101      	bne.n	8012d88 <create_chain+0x52>
 8012d84:	68fb      	ldr	r3, [r7, #12]
 8012d86:	e06a      	b.n	8012e5e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8012d88:	693b      	ldr	r3, [r7, #16]
 8012d8a:	695b      	ldr	r3, [r3, #20]
 8012d8c:	68fa      	ldr	r2, [r7, #12]
 8012d8e:	429a      	cmp	r2, r3
 8012d90:	d201      	bcs.n	8012d96 <create_chain+0x60>
 8012d92:	68fb      	ldr	r3, [r7, #12]
 8012d94:	e063      	b.n	8012e5e <create_chain+0x128>
		scl = clst;
 8012d96:	683b      	ldr	r3, [r7, #0]
 8012d98:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8012d9a:	69bb      	ldr	r3, [r7, #24]
 8012d9c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8012d9e:	69fb      	ldr	r3, [r7, #28]
 8012da0:	3301      	adds	r3, #1
 8012da2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8012da4:	693b      	ldr	r3, [r7, #16]
 8012da6:	695b      	ldr	r3, [r3, #20]
 8012da8:	69fa      	ldr	r2, [r7, #28]
 8012daa:	429a      	cmp	r2, r3
 8012dac:	d307      	bcc.n	8012dbe <create_chain+0x88>
				ncl = 2;
 8012dae:	2302      	movs	r3, #2
 8012db0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8012db2:	69fa      	ldr	r2, [r7, #28]
 8012db4:	69bb      	ldr	r3, [r7, #24]
 8012db6:	429a      	cmp	r2, r3
 8012db8:	d901      	bls.n	8012dbe <create_chain+0x88>
 8012dba:	2300      	movs	r3, #0
 8012dbc:	e04f      	b.n	8012e5e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8012dbe:	69f9      	ldr	r1, [r7, #28]
 8012dc0:	6878      	ldr	r0, [r7, #4]
 8012dc2:	f7ff fdc2 	bl	801294a <get_fat>
 8012dc6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8012dc8:	68fb      	ldr	r3, [r7, #12]
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d00e      	beq.n	8012dec <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8012dce:	68fb      	ldr	r3, [r7, #12]
 8012dd0:	2b01      	cmp	r3, #1
 8012dd2:	d003      	beq.n	8012ddc <create_chain+0xa6>
 8012dd4:	68fb      	ldr	r3, [r7, #12]
 8012dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012dda:	d101      	bne.n	8012de0 <create_chain+0xaa>
 8012ddc:	68fb      	ldr	r3, [r7, #12]
 8012dde:	e03e      	b.n	8012e5e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8012de0:	69fa      	ldr	r2, [r7, #28]
 8012de2:	69bb      	ldr	r3, [r7, #24]
 8012de4:	429a      	cmp	r2, r3
 8012de6:	d1da      	bne.n	8012d9e <create_chain+0x68>
 8012de8:	2300      	movs	r3, #0
 8012dea:	e038      	b.n	8012e5e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8012dec:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8012dee:	f04f 32ff 	mov.w	r2, #4294967295
 8012df2:	69f9      	ldr	r1, [r7, #28]
 8012df4:	6938      	ldr	r0, [r7, #16]
 8012df6:	f7ff fe4f 	bl	8012a98 <put_fat>
 8012dfa:	4603      	mov	r3, r0
 8012dfc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8012dfe:	7dfb      	ldrb	r3, [r7, #23]
 8012e00:	2b00      	cmp	r3, #0
 8012e02:	d109      	bne.n	8012e18 <create_chain+0xe2>
 8012e04:	683b      	ldr	r3, [r7, #0]
 8012e06:	2b00      	cmp	r3, #0
 8012e08:	d006      	beq.n	8012e18 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8012e0a:	69fa      	ldr	r2, [r7, #28]
 8012e0c:	6839      	ldr	r1, [r7, #0]
 8012e0e:	6938      	ldr	r0, [r7, #16]
 8012e10:	f7ff fe42 	bl	8012a98 <put_fat>
 8012e14:	4603      	mov	r3, r0
 8012e16:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8012e18:	7dfb      	ldrb	r3, [r7, #23]
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d116      	bne.n	8012e4c <create_chain+0x116>
		fs->last_clst = ncl;
 8012e1e:	693b      	ldr	r3, [r7, #16]
 8012e20:	69fa      	ldr	r2, [r7, #28]
 8012e22:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8012e24:	693b      	ldr	r3, [r7, #16]
 8012e26:	691a      	ldr	r2, [r3, #16]
 8012e28:	693b      	ldr	r3, [r7, #16]
 8012e2a:	695b      	ldr	r3, [r3, #20]
 8012e2c:	3b02      	subs	r3, #2
 8012e2e:	429a      	cmp	r2, r3
 8012e30:	d804      	bhi.n	8012e3c <create_chain+0x106>
 8012e32:	693b      	ldr	r3, [r7, #16]
 8012e34:	691b      	ldr	r3, [r3, #16]
 8012e36:	1e5a      	subs	r2, r3, #1
 8012e38:	693b      	ldr	r3, [r7, #16]
 8012e3a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8012e3c:	693b      	ldr	r3, [r7, #16]
 8012e3e:	791b      	ldrb	r3, [r3, #4]
 8012e40:	f043 0301 	orr.w	r3, r3, #1
 8012e44:	b2da      	uxtb	r2, r3
 8012e46:	693b      	ldr	r3, [r7, #16]
 8012e48:	711a      	strb	r2, [r3, #4]
 8012e4a:	e007      	b.n	8012e5c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8012e4c:	7dfb      	ldrb	r3, [r7, #23]
 8012e4e:	2b01      	cmp	r3, #1
 8012e50:	d102      	bne.n	8012e58 <create_chain+0x122>
 8012e52:	f04f 33ff 	mov.w	r3, #4294967295
 8012e56:	e000      	b.n	8012e5a <create_chain+0x124>
 8012e58:	2301      	movs	r3, #1
 8012e5a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8012e5c:	69fb      	ldr	r3, [r7, #28]
}
 8012e5e:	4618      	mov	r0, r3
 8012e60:	3720      	adds	r7, #32
 8012e62:	46bd      	mov	sp, r7
 8012e64:	bd80      	pop	{r7, pc}

08012e66 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8012e66:	b480      	push	{r7}
 8012e68:	b087      	sub	sp, #28
 8012e6a:	af00      	add	r7, sp, #0
 8012e6c:	6078      	str	r0, [r7, #4]
 8012e6e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	681b      	ldr	r3, [r3, #0]
 8012e74:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012e7a:	3304      	adds	r3, #4
 8012e7c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8012e7e:	683b      	ldr	r3, [r7, #0]
 8012e80:	0a5b      	lsrs	r3, r3, #9
 8012e82:	68fa      	ldr	r2, [r7, #12]
 8012e84:	8952      	ldrh	r2, [r2, #10]
 8012e86:	fbb3 f3f2 	udiv	r3, r3, r2
 8012e8a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012e8c:	693b      	ldr	r3, [r7, #16]
 8012e8e:	1d1a      	adds	r2, r3, #4
 8012e90:	613a      	str	r2, [r7, #16]
 8012e92:	681b      	ldr	r3, [r3, #0]
 8012e94:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8012e96:	68bb      	ldr	r3, [r7, #8]
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	d101      	bne.n	8012ea0 <clmt_clust+0x3a>
 8012e9c:	2300      	movs	r3, #0
 8012e9e:	e010      	b.n	8012ec2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8012ea0:	697a      	ldr	r2, [r7, #20]
 8012ea2:	68bb      	ldr	r3, [r7, #8]
 8012ea4:	429a      	cmp	r2, r3
 8012ea6:	d307      	bcc.n	8012eb8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8012ea8:	697a      	ldr	r2, [r7, #20]
 8012eaa:	68bb      	ldr	r3, [r7, #8]
 8012eac:	1ad3      	subs	r3, r2, r3
 8012eae:	617b      	str	r3, [r7, #20]
 8012eb0:	693b      	ldr	r3, [r7, #16]
 8012eb2:	3304      	adds	r3, #4
 8012eb4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012eb6:	e7e9      	b.n	8012e8c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8012eb8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8012eba:	693b      	ldr	r3, [r7, #16]
 8012ebc:	681a      	ldr	r2, [r3, #0]
 8012ebe:	697b      	ldr	r3, [r7, #20]
 8012ec0:	4413      	add	r3, r2
}
 8012ec2:	4618      	mov	r0, r3
 8012ec4:	371c      	adds	r7, #28
 8012ec6:	46bd      	mov	sp, r7
 8012ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ecc:	4770      	bx	lr

08012ece <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8012ece:	b580      	push	{r7, lr}
 8012ed0:	b086      	sub	sp, #24
 8012ed2:	af00      	add	r7, sp, #0
 8012ed4:	6078      	str	r0, [r7, #4]
 8012ed6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	681b      	ldr	r3, [r3, #0]
 8012edc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8012ede:	683b      	ldr	r3, [r7, #0]
 8012ee0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8012ee4:	d204      	bcs.n	8012ef0 <dir_sdi+0x22>
 8012ee6:	683b      	ldr	r3, [r7, #0]
 8012ee8:	f003 031f 	and.w	r3, r3, #31
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d001      	beq.n	8012ef4 <dir_sdi+0x26>
		return FR_INT_ERR;
 8012ef0:	2302      	movs	r3, #2
 8012ef2:	e063      	b.n	8012fbc <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	683a      	ldr	r2, [r7, #0]
 8012ef8:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	689b      	ldr	r3, [r3, #8]
 8012efe:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8012f00:	697b      	ldr	r3, [r7, #20]
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	d106      	bne.n	8012f14 <dir_sdi+0x46>
 8012f06:	693b      	ldr	r3, [r7, #16]
 8012f08:	781b      	ldrb	r3, [r3, #0]
 8012f0a:	2b02      	cmp	r3, #2
 8012f0c:	d902      	bls.n	8012f14 <dir_sdi+0x46>
		clst = fs->dirbase;
 8012f0e:	693b      	ldr	r3, [r7, #16]
 8012f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f12:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8012f14:	697b      	ldr	r3, [r7, #20]
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d10c      	bne.n	8012f34 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8012f1a:	683b      	ldr	r3, [r7, #0]
 8012f1c:	095b      	lsrs	r3, r3, #5
 8012f1e:	693a      	ldr	r2, [r7, #16]
 8012f20:	8912      	ldrh	r2, [r2, #8]
 8012f22:	4293      	cmp	r3, r2
 8012f24:	d301      	bcc.n	8012f2a <dir_sdi+0x5c>
 8012f26:	2302      	movs	r3, #2
 8012f28:	e048      	b.n	8012fbc <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8012f2a:	693b      	ldr	r3, [r7, #16]
 8012f2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	619a      	str	r2, [r3, #24]
 8012f32:	e029      	b.n	8012f88 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8012f34:	693b      	ldr	r3, [r7, #16]
 8012f36:	895b      	ldrh	r3, [r3, #10]
 8012f38:	025b      	lsls	r3, r3, #9
 8012f3a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8012f3c:	e019      	b.n	8012f72 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	6979      	ldr	r1, [r7, #20]
 8012f42:	4618      	mov	r0, r3
 8012f44:	f7ff fd01 	bl	801294a <get_fat>
 8012f48:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8012f4a:	697b      	ldr	r3, [r7, #20]
 8012f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f50:	d101      	bne.n	8012f56 <dir_sdi+0x88>
 8012f52:	2301      	movs	r3, #1
 8012f54:	e032      	b.n	8012fbc <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8012f56:	697b      	ldr	r3, [r7, #20]
 8012f58:	2b01      	cmp	r3, #1
 8012f5a:	d904      	bls.n	8012f66 <dir_sdi+0x98>
 8012f5c:	693b      	ldr	r3, [r7, #16]
 8012f5e:	695b      	ldr	r3, [r3, #20]
 8012f60:	697a      	ldr	r2, [r7, #20]
 8012f62:	429a      	cmp	r2, r3
 8012f64:	d301      	bcc.n	8012f6a <dir_sdi+0x9c>
 8012f66:	2302      	movs	r3, #2
 8012f68:	e028      	b.n	8012fbc <dir_sdi+0xee>
			ofs -= csz;
 8012f6a:	683a      	ldr	r2, [r7, #0]
 8012f6c:	68fb      	ldr	r3, [r7, #12]
 8012f6e:	1ad3      	subs	r3, r2, r3
 8012f70:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8012f72:	683a      	ldr	r2, [r7, #0]
 8012f74:	68fb      	ldr	r3, [r7, #12]
 8012f76:	429a      	cmp	r2, r3
 8012f78:	d2e1      	bcs.n	8012f3e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8012f7a:	6979      	ldr	r1, [r7, #20]
 8012f7c:	6938      	ldr	r0, [r7, #16]
 8012f7e:	f7ff fcc5 	bl	801290c <clust2sect>
 8012f82:	4602      	mov	r2, r0
 8012f84:	687b      	ldr	r3, [r7, #4]
 8012f86:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	697a      	ldr	r2, [r7, #20]
 8012f8c:	615a      	str	r2, [r3, #20]
	if (!dp->sect) return FR_INT_ERR;
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	699b      	ldr	r3, [r3, #24]
 8012f92:	2b00      	cmp	r3, #0
 8012f94:	d101      	bne.n	8012f9a <dir_sdi+0xcc>
 8012f96:	2302      	movs	r3, #2
 8012f98:	e010      	b.n	8012fbc <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	699a      	ldr	r2, [r3, #24]
 8012f9e:	683b      	ldr	r3, [r7, #0]
 8012fa0:	0a5b      	lsrs	r3, r3, #9
 8012fa2:	441a      	add	r2, r3
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8012fa8:	693b      	ldr	r3, [r7, #16]
 8012faa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012fae:	683b      	ldr	r3, [r7, #0]
 8012fb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012fb4:	441a      	add	r2, r3
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8012fba:	2300      	movs	r3, #0
}
 8012fbc:	4618      	mov	r0, r3
 8012fbe:	3718      	adds	r7, #24
 8012fc0:	46bd      	mov	sp, r7
 8012fc2:	bd80      	pop	{r7, pc}

08012fc4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8012fc4:	b580      	push	{r7, lr}
 8012fc6:	b086      	sub	sp, #24
 8012fc8:	af00      	add	r7, sp, #0
 8012fca:	6078      	str	r0, [r7, #4]
 8012fcc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	681b      	ldr	r3, [r3, #0]
 8012fd2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	691b      	ldr	r3, [r3, #16]
 8012fd8:	3320      	adds	r3, #32
 8012fda:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	699b      	ldr	r3, [r3, #24]
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d003      	beq.n	8012fec <dir_next+0x28>
 8012fe4:	68bb      	ldr	r3, [r7, #8]
 8012fe6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8012fea:	d301      	bcc.n	8012ff0 <dir_next+0x2c>
 8012fec:	2304      	movs	r3, #4
 8012fee:	e0aa      	b.n	8013146 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8012ff0:	68bb      	ldr	r3, [r7, #8]
 8012ff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	f040 8098 	bne.w	801312c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	699b      	ldr	r3, [r3, #24]
 8013000:	1c5a      	adds	r2, r3, #1
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	619a      	str	r2, [r3, #24]

		if (!dp->clust) {		/* Static table */
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	695b      	ldr	r3, [r3, #20]
 801300a:	2b00      	cmp	r3, #0
 801300c:	d10b      	bne.n	8013026 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801300e:	68bb      	ldr	r3, [r7, #8]
 8013010:	095b      	lsrs	r3, r3, #5
 8013012:	68fa      	ldr	r2, [r7, #12]
 8013014:	8912      	ldrh	r2, [r2, #8]
 8013016:	4293      	cmp	r3, r2
 8013018:	f0c0 8088 	bcc.w	801312c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	2200      	movs	r2, #0
 8013020:	619a      	str	r2, [r3, #24]
 8013022:	2304      	movs	r3, #4
 8013024:	e08f      	b.n	8013146 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8013026:	68bb      	ldr	r3, [r7, #8]
 8013028:	0a5b      	lsrs	r3, r3, #9
 801302a:	68fa      	ldr	r2, [r7, #12]
 801302c:	8952      	ldrh	r2, [r2, #10]
 801302e:	3a01      	subs	r2, #1
 8013030:	4013      	ands	r3, r2
 8013032:	2b00      	cmp	r3, #0
 8013034:	d17a      	bne.n	801312c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013036:	687a      	ldr	r2, [r7, #4]
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	695b      	ldr	r3, [r3, #20]
 801303c:	4619      	mov	r1, r3
 801303e:	4610      	mov	r0, r2
 8013040:	f7ff fc83 	bl	801294a <get_fat>
 8013044:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8013046:	697b      	ldr	r3, [r7, #20]
 8013048:	2b01      	cmp	r3, #1
 801304a:	d801      	bhi.n	8013050 <dir_next+0x8c>
 801304c:	2302      	movs	r3, #2
 801304e:	e07a      	b.n	8013146 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8013050:	697b      	ldr	r3, [r7, #20]
 8013052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013056:	d101      	bne.n	801305c <dir_next+0x98>
 8013058:	2301      	movs	r3, #1
 801305a:	e074      	b.n	8013146 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801305c:	68fb      	ldr	r3, [r7, #12]
 801305e:	695b      	ldr	r3, [r3, #20]
 8013060:	697a      	ldr	r2, [r7, #20]
 8013062:	429a      	cmp	r2, r3
 8013064:	d358      	bcc.n	8013118 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8013066:	683b      	ldr	r3, [r7, #0]
 8013068:	2b00      	cmp	r3, #0
 801306a:	d104      	bne.n	8013076 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	2200      	movs	r2, #0
 8013070:	619a      	str	r2, [r3, #24]
 8013072:	2304      	movs	r3, #4
 8013074:	e067      	b.n	8013146 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8013076:	687a      	ldr	r2, [r7, #4]
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	695b      	ldr	r3, [r3, #20]
 801307c:	4619      	mov	r1, r3
 801307e:	4610      	mov	r0, r2
 8013080:	f7ff fe59 	bl	8012d36 <create_chain>
 8013084:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8013086:	697b      	ldr	r3, [r7, #20]
 8013088:	2b00      	cmp	r3, #0
 801308a:	d101      	bne.n	8013090 <dir_next+0xcc>
 801308c:	2307      	movs	r3, #7
 801308e:	e05a      	b.n	8013146 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8013090:	697b      	ldr	r3, [r7, #20]
 8013092:	2b01      	cmp	r3, #1
 8013094:	d101      	bne.n	801309a <dir_next+0xd6>
 8013096:	2302      	movs	r3, #2
 8013098:	e055      	b.n	8013146 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801309a:	697b      	ldr	r3, [r7, #20]
 801309c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130a0:	d101      	bne.n	80130a6 <dir_next+0xe2>
 80130a2:	2301      	movs	r3, #1
 80130a4:	e04f      	b.n	8013146 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80130a6:	68f8      	ldr	r0, [r7, #12]
 80130a8:	f7ff fb51 	bl	801274e <sync_window>
 80130ac:	4603      	mov	r3, r0
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d001      	beq.n	80130b6 <dir_next+0xf2>
 80130b2:	2301      	movs	r3, #1
 80130b4:	e047      	b.n	8013146 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80130b6:	68fb      	ldr	r3, [r7, #12]
 80130b8:	3330      	adds	r3, #48	@ 0x30
 80130ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80130be:	2100      	movs	r1, #0
 80130c0:	4618      	mov	r0, r3
 80130c2:	f7ff fae7 	bl	8012694 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80130c6:	2300      	movs	r3, #0
 80130c8:	613b      	str	r3, [r7, #16]
 80130ca:	6979      	ldr	r1, [r7, #20]
 80130cc:	68f8      	ldr	r0, [r7, #12]
 80130ce:	f7ff fc1d 	bl	801290c <clust2sect>
 80130d2:	4602      	mov	r2, r0
 80130d4:	68fb      	ldr	r3, [r7, #12]
 80130d6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80130d8:	e012      	b.n	8013100 <dir_next+0x13c>
						fs->wflag = 1;
 80130da:	68fb      	ldr	r3, [r7, #12]
 80130dc:	2201      	movs	r2, #1
 80130de:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80130e0:	68f8      	ldr	r0, [r7, #12]
 80130e2:	f7ff fb34 	bl	801274e <sync_window>
 80130e6:	4603      	mov	r3, r0
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	d001      	beq.n	80130f0 <dir_next+0x12c>
 80130ec:	2301      	movs	r3, #1
 80130ee:	e02a      	b.n	8013146 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80130f0:	693b      	ldr	r3, [r7, #16]
 80130f2:	3301      	adds	r3, #1
 80130f4:	613b      	str	r3, [r7, #16]
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130fa:	1c5a      	adds	r2, r3, #1
 80130fc:	68fb      	ldr	r3, [r7, #12]
 80130fe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8013100:	68fb      	ldr	r3, [r7, #12]
 8013102:	895b      	ldrh	r3, [r3, #10]
 8013104:	461a      	mov	r2, r3
 8013106:	693b      	ldr	r3, [r7, #16]
 8013108:	4293      	cmp	r3, r2
 801310a:	d3e6      	bcc.n	80130da <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 801310c:	68fb      	ldr	r3, [r7, #12]
 801310e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013110:	693b      	ldr	r3, [r7, #16]
 8013112:	1ad2      	subs	r2, r2, r3
 8013114:	68fb      	ldr	r3, [r7, #12]
 8013116:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	697a      	ldr	r2, [r7, #20]
 801311c:	615a      	str	r2, [r3, #20]
				dp->sect = clust2sect(fs, clst);
 801311e:	6979      	ldr	r1, [r7, #20]
 8013120:	68f8      	ldr	r0, [r7, #12]
 8013122:	f7ff fbf3 	bl	801290c <clust2sect>
 8013126:	4602      	mov	r2, r0
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	68ba      	ldr	r2, [r7, #8]
 8013130:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8013132:	68fb      	ldr	r3, [r7, #12]
 8013134:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013138:	68bb      	ldr	r3, [r7, #8]
 801313a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801313e:	441a      	add	r2, r3
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8013144:	2300      	movs	r3, #0
}
 8013146:	4618      	mov	r0, r3
 8013148:	3718      	adds	r7, #24
 801314a:	46bd      	mov	sp, r7
 801314c:	bd80      	pop	{r7, pc}

0801314e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801314e:	b580      	push	{r7, lr}
 8013150:	b086      	sub	sp, #24
 8013152:	af00      	add	r7, sp, #0
 8013154:	6078      	str	r0, [r7, #4]
 8013156:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801315e:	2100      	movs	r1, #0
 8013160:	6878      	ldr	r0, [r7, #4]
 8013162:	f7ff feb4 	bl	8012ece <dir_sdi>
 8013166:	4603      	mov	r3, r0
 8013168:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801316a:	7dfb      	ldrb	r3, [r7, #23]
 801316c:	2b00      	cmp	r3, #0
 801316e:	d12b      	bne.n	80131c8 <dir_alloc+0x7a>
		n = 0;
 8013170:	2300      	movs	r3, #0
 8013172:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	699b      	ldr	r3, [r3, #24]
 8013178:	4619      	mov	r1, r3
 801317a:	68f8      	ldr	r0, [r7, #12]
 801317c:	f7ff fb2b 	bl	80127d6 <move_window>
 8013180:	4603      	mov	r3, r0
 8013182:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8013184:	7dfb      	ldrb	r3, [r7, #23]
 8013186:	2b00      	cmp	r3, #0
 8013188:	d11d      	bne.n	80131c6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	69db      	ldr	r3, [r3, #28]
 801318e:	781b      	ldrb	r3, [r3, #0]
 8013190:	2be5      	cmp	r3, #229	@ 0xe5
 8013192:	d004      	beq.n	801319e <dir_alloc+0x50>
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	69db      	ldr	r3, [r3, #28]
 8013198:	781b      	ldrb	r3, [r3, #0]
 801319a:	2b00      	cmp	r3, #0
 801319c:	d107      	bne.n	80131ae <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 801319e:	693b      	ldr	r3, [r7, #16]
 80131a0:	3301      	adds	r3, #1
 80131a2:	613b      	str	r3, [r7, #16]
 80131a4:	693a      	ldr	r2, [r7, #16]
 80131a6:	683b      	ldr	r3, [r7, #0]
 80131a8:	429a      	cmp	r2, r3
 80131aa:	d102      	bne.n	80131b2 <dir_alloc+0x64>
 80131ac:	e00c      	b.n	80131c8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80131ae:	2300      	movs	r3, #0
 80131b0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80131b2:	2101      	movs	r1, #1
 80131b4:	6878      	ldr	r0, [r7, #4]
 80131b6:	f7ff ff05 	bl	8012fc4 <dir_next>
 80131ba:	4603      	mov	r3, r0
 80131bc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80131be:	7dfb      	ldrb	r3, [r7, #23]
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	d0d7      	beq.n	8013174 <dir_alloc+0x26>
 80131c4:	e000      	b.n	80131c8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80131c6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80131c8:	7dfb      	ldrb	r3, [r7, #23]
 80131ca:	2b04      	cmp	r3, #4
 80131cc:	d101      	bne.n	80131d2 <dir_alloc+0x84>
 80131ce:	2307      	movs	r3, #7
 80131d0:	75fb      	strb	r3, [r7, #23]
	return res;
 80131d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80131d4:	4618      	mov	r0, r3
 80131d6:	3718      	adds	r7, #24
 80131d8:	46bd      	mov	sp, r7
 80131da:	bd80      	pop	{r7, pc}

080131dc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80131dc:	b580      	push	{r7, lr}
 80131de:	b084      	sub	sp, #16
 80131e0:	af00      	add	r7, sp, #0
 80131e2:	6078      	str	r0, [r7, #4]
 80131e4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80131e6:	683b      	ldr	r3, [r7, #0]
 80131e8:	331a      	adds	r3, #26
 80131ea:	4618      	mov	r0, r3
 80131ec:	f7ff f9ae 	bl	801254c <ld_word>
 80131f0:	4603      	mov	r3, r0
 80131f2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	781b      	ldrb	r3, [r3, #0]
 80131f8:	2b03      	cmp	r3, #3
 80131fa:	d109      	bne.n	8013210 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80131fc:	683b      	ldr	r3, [r7, #0]
 80131fe:	3314      	adds	r3, #20
 8013200:	4618      	mov	r0, r3
 8013202:	f7ff f9a3 	bl	801254c <ld_word>
 8013206:	4603      	mov	r3, r0
 8013208:	041b      	lsls	r3, r3, #16
 801320a:	68fa      	ldr	r2, [r7, #12]
 801320c:	4313      	orrs	r3, r2
 801320e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8013210:	68fb      	ldr	r3, [r7, #12]
}
 8013212:	4618      	mov	r0, r3
 8013214:	3710      	adds	r7, #16
 8013216:	46bd      	mov	sp, r7
 8013218:	bd80      	pop	{r7, pc}

0801321a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801321a:	b580      	push	{r7, lr}
 801321c:	b084      	sub	sp, #16
 801321e:	af00      	add	r7, sp, #0
 8013220:	60f8      	str	r0, [r7, #12]
 8013222:	60b9      	str	r1, [r7, #8]
 8013224:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8013226:	68bb      	ldr	r3, [r7, #8]
 8013228:	331a      	adds	r3, #26
 801322a:	687a      	ldr	r2, [r7, #4]
 801322c:	b292      	uxth	r2, r2
 801322e:	4611      	mov	r1, r2
 8013230:	4618      	mov	r0, r3
 8013232:	f7ff f9c7 	bl	80125c4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8013236:	68fb      	ldr	r3, [r7, #12]
 8013238:	781b      	ldrb	r3, [r3, #0]
 801323a:	2b03      	cmp	r3, #3
 801323c:	d109      	bne.n	8013252 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801323e:	68bb      	ldr	r3, [r7, #8]
 8013240:	f103 0214 	add.w	r2, r3, #20
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	0c1b      	lsrs	r3, r3, #16
 8013248:	b29b      	uxth	r3, r3
 801324a:	4619      	mov	r1, r3
 801324c:	4610      	mov	r0, r2
 801324e:	f7ff f9b9 	bl	80125c4 <st_word>
	}
}
 8013252:	bf00      	nop
 8013254:	3710      	adds	r7, #16
 8013256:	46bd      	mov	sp, r7
 8013258:	bd80      	pop	{r7, pc}

0801325a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801325a:	b580      	push	{r7, lr}
 801325c:	b086      	sub	sp, #24
 801325e:	af00      	add	r7, sp, #0
 8013260:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8013262:	687b      	ldr	r3, [r7, #4]
 8013264:	681b      	ldr	r3, [r3, #0]
 8013266:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8013268:	2100      	movs	r1, #0
 801326a:	6878      	ldr	r0, [r7, #4]
 801326c:	f7ff fe2f 	bl	8012ece <dir_sdi>
 8013270:	4603      	mov	r3, r0
 8013272:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8013274:	7dfb      	ldrb	r3, [r7, #23]
 8013276:	2b00      	cmp	r3, #0
 8013278:	d001      	beq.n	801327e <dir_find+0x24>
 801327a:	7dfb      	ldrb	r3, [r7, #23]
 801327c:	e03e      	b.n	80132fc <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	699b      	ldr	r3, [r3, #24]
 8013282:	4619      	mov	r1, r3
 8013284:	6938      	ldr	r0, [r7, #16]
 8013286:	f7ff faa6 	bl	80127d6 <move_window>
 801328a:	4603      	mov	r3, r0
 801328c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801328e:	7dfb      	ldrb	r3, [r7, #23]
 8013290:	2b00      	cmp	r3, #0
 8013292:	d12f      	bne.n	80132f4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	69db      	ldr	r3, [r3, #28]
 8013298:	781b      	ldrb	r3, [r3, #0]
 801329a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 801329c:	7bfb      	ldrb	r3, [r7, #15]
 801329e:	2b00      	cmp	r3, #0
 80132a0:	d102      	bne.n	80132a8 <dir_find+0x4e>
 80132a2:	2304      	movs	r3, #4
 80132a4:	75fb      	strb	r3, [r7, #23]
 80132a6:	e028      	b.n	80132fa <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	69db      	ldr	r3, [r3, #28]
 80132ac:	330b      	adds	r3, #11
 80132ae:	781b      	ldrb	r3, [r3, #0]
 80132b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80132b4:	b2da      	uxtb	r2, r3
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	69db      	ldr	r3, [r3, #28]
 80132be:	330b      	adds	r3, #11
 80132c0:	781b      	ldrb	r3, [r3, #0]
 80132c2:	f003 0308 	and.w	r3, r3, #8
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d10a      	bne.n	80132e0 <dir_find+0x86>
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	69d8      	ldr	r0, [r3, #28]
 80132ce:	687b      	ldr	r3, [r7, #4]
 80132d0:	3320      	adds	r3, #32
 80132d2:	220b      	movs	r2, #11
 80132d4:	4619      	mov	r1, r3
 80132d6:	f7ff f9f8 	bl	80126ca <mem_cmp>
 80132da:	4603      	mov	r3, r0
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d00b      	beq.n	80132f8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80132e0:	2100      	movs	r1, #0
 80132e2:	6878      	ldr	r0, [r7, #4]
 80132e4:	f7ff fe6e 	bl	8012fc4 <dir_next>
 80132e8:	4603      	mov	r3, r0
 80132ea:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80132ec:	7dfb      	ldrb	r3, [r7, #23]
 80132ee:	2b00      	cmp	r3, #0
 80132f0:	d0c5      	beq.n	801327e <dir_find+0x24>
 80132f2:	e002      	b.n	80132fa <dir_find+0xa0>
		if (res != FR_OK) break;
 80132f4:	bf00      	nop
 80132f6:	e000      	b.n	80132fa <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80132f8:	bf00      	nop

	return res;
 80132fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80132fc:	4618      	mov	r0, r3
 80132fe:	3718      	adds	r7, #24
 8013300:	46bd      	mov	sp, r7
 8013302:	bd80      	pop	{r7, pc}

08013304 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8013304:	b580      	push	{r7, lr}
 8013306:	b084      	sub	sp, #16
 8013308:	af00      	add	r7, sp, #0
 801330a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	681b      	ldr	r3, [r3, #0]
 8013310:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8013312:	2101      	movs	r1, #1
 8013314:	6878      	ldr	r0, [r7, #4]
 8013316:	f7ff ff1a 	bl	801314e <dir_alloc>
 801331a:	4603      	mov	r3, r0
 801331c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801331e:	7bfb      	ldrb	r3, [r7, #15]
 8013320:	2b00      	cmp	r3, #0
 8013322:	d11c      	bne.n	801335e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	699b      	ldr	r3, [r3, #24]
 8013328:	4619      	mov	r1, r3
 801332a:	68b8      	ldr	r0, [r7, #8]
 801332c:	f7ff fa53 	bl	80127d6 <move_window>
 8013330:	4603      	mov	r3, r0
 8013332:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013334:	7bfb      	ldrb	r3, [r7, #15]
 8013336:	2b00      	cmp	r3, #0
 8013338:	d111      	bne.n	801335e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	69db      	ldr	r3, [r3, #28]
 801333e:	2220      	movs	r2, #32
 8013340:	2100      	movs	r1, #0
 8013342:	4618      	mov	r0, r3
 8013344:	f7ff f9a6 	bl	8012694 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	69d8      	ldr	r0, [r3, #28]
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	3320      	adds	r3, #32
 8013350:	220b      	movs	r2, #11
 8013352:	4619      	mov	r1, r3
 8013354:	f7ff f97d 	bl	8012652 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8013358:	68bb      	ldr	r3, [r7, #8]
 801335a:	2201      	movs	r2, #1
 801335c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801335e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013360:	4618      	mov	r0, r3
 8013362:	3710      	adds	r7, #16
 8013364:	46bd      	mov	sp, r7
 8013366:	bd80      	pop	{r7, pc}

08013368 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8013368:	b580      	push	{r7, lr}
 801336a:	b088      	sub	sp, #32
 801336c:	af00      	add	r7, sp, #0
 801336e:	6078      	str	r0, [r7, #4]
 8013370:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8013372:	683b      	ldr	r3, [r7, #0]
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	60fb      	str	r3, [r7, #12]
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	3320      	adds	r3, #32
 801337c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 801337e:	220b      	movs	r2, #11
 8013380:	2120      	movs	r1, #32
 8013382:	68b8      	ldr	r0, [r7, #8]
 8013384:	f7ff f986 	bl	8012694 <mem_set>
	si = i = 0; ni = 8;
 8013388:	2300      	movs	r3, #0
 801338a:	613b      	str	r3, [r7, #16]
 801338c:	693b      	ldr	r3, [r7, #16]
 801338e:	61fb      	str	r3, [r7, #28]
 8013390:	2308      	movs	r3, #8
 8013392:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8013394:	69fb      	ldr	r3, [r7, #28]
 8013396:	1c5a      	adds	r2, r3, #1
 8013398:	61fa      	str	r2, [r7, #28]
 801339a:	68fa      	ldr	r2, [r7, #12]
 801339c:	4413      	add	r3, r2
 801339e:	781b      	ldrb	r3, [r3, #0]
 80133a0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80133a2:	7efb      	ldrb	r3, [r7, #27]
 80133a4:	2b20      	cmp	r3, #32
 80133a6:	d94e      	bls.n	8013446 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80133a8:	7efb      	ldrb	r3, [r7, #27]
 80133aa:	2b2f      	cmp	r3, #47	@ 0x2f
 80133ac:	d006      	beq.n	80133bc <create_name+0x54>
 80133ae:	7efb      	ldrb	r3, [r7, #27]
 80133b0:	2b5c      	cmp	r3, #92	@ 0x5c
 80133b2:	d110      	bne.n	80133d6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80133b4:	e002      	b.n	80133bc <create_name+0x54>
 80133b6:	69fb      	ldr	r3, [r7, #28]
 80133b8:	3301      	adds	r3, #1
 80133ba:	61fb      	str	r3, [r7, #28]
 80133bc:	68fa      	ldr	r2, [r7, #12]
 80133be:	69fb      	ldr	r3, [r7, #28]
 80133c0:	4413      	add	r3, r2
 80133c2:	781b      	ldrb	r3, [r3, #0]
 80133c4:	2b2f      	cmp	r3, #47	@ 0x2f
 80133c6:	d0f6      	beq.n	80133b6 <create_name+0x4e>
 80133c8:	68fa      	ldr	r2, [r7, #12]
 80133ca:	69fb      	ldr	r3, [r7, #28]
 80133cc:	4413      	add	r3, r2
 80133ce:	781b      	ldrb	r3, [r3, #0]
 80133d0:	2b5c      	cmp	r3, #92	@ 0x5c
 80133d2:	d0f0      	beq.n	80133b6 <create_name+0x4e>
			break;
 80133d4:	e038      	b.n	8013448 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80133d6:	7efb      	ldrb	r3, [r7, #27]
 80133d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80133da:	d003      	beq.n	80133e4 <create_name+0x7c>
 80133dc:	693a      	ldr	r2, [r7, #16]
 80133de:	697b      	ldr	r3, [r7, #20]
 80133e0:	429a      	cmp	r2, r3
 80133e2:	d30c      	bcc.n	80133fe <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80133e4:	697b      	ldr	r3, [r7, #20]
 80133e6:	2b0b      	cmp	r3, #11
 80133e8:	d002      	beq.n	80133f0 <create_name+0x88>
 80133ea:	7efb      	ldrb	r3, [r7, #27]
 80133ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80133ee:	d001      	beq.n	80133f4 <create_name+0x8c>
 80133f0:	2306      	movs	r3, #6
 80133f2:	e044      	b.n	801347e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80133f4:	2308      	movs	r3, #8
 80133f6:	613b      	str	r3, [r7, #16]
 80133f8:	230b      	movs	r3, #11
 80133fa:	617b      	str	r3, [r7, #20]
			continue;
 80133fc:	e022      	b.n	8013444 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80133fe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8013402:	2b00      	cmp	r3, #0
 8013404:	da04      	bge.n	8013410 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8013406:	7efb      	ldrb	r3, [r7, #27]
 8013408:	3b80      	subs	r3, #128	@ 0x80
 801340a:	4a1f      	ldr	r2, [pc, #124]	@ (8013488 <create_name+0x120>)
 801340c:	5cd3      	ldrb	r3, [r2, r3]
 801340e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8013410:	7efb      	ldrb	r3, [r7, #27]
 8013412:	4619      	mov	r1, r3
 8013414:	481d      	ldr	r0, [pc, #116]	@ (801348c <create_name+0x124>)
 8013416:	f7ff f97f 	bl	8012718 <chk_chr>
 801341a:	4603      	mov	r3, r0
 801341c:	2b00      	cmp	r3, #0
 801341e:	d001      	beq.n	8013424 <create_name+0xbc>
 8013420:	2306      	movs	r3, #6
 8013422:	e02c      	b.n	801347e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8013424:	7efb      	ldrb	r3, [r7, #27]
 8013426:	2b60      	cmp	r3, #96	@ 0x60
 8013428:	d905      	bls.n	8013436 <create_name+0xce>
 801342a:	7efb      	ldrb	r3, [r7, #27]
 801342c:	2b7a      	cmp	r3, #122	@ 0x7a
 801342e:	d802      	bhi.n	8013436 <create_name+0xce>
 8013430:	7efb      	ldrb	r3, [r7, #27]
 8013432:	3b20      	subs	r3, #32
 8013434:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8013436:	693b      	ldr	r3, [r7, #16]
 8013438:	1c5a      	adds	r2, r3, #1
 801343a:	613a      	str	r2, [r7, #16]
 801343c:	68ba      	ldr	r2, [r7, #8]
 801343e:	4413      	add	r3, r2
 8013440:	7efa      	ldrb	r2, [r7, #27]
 8013442:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8013444:	e7a6      	b.n	8013394 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8013446:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8013448:	68fa      	ldr	r2, [r7, #12]
 801344a:	69fb      	ldr	r3, [r7, #28]
 801344c:	441a      	add	r2, r3
 801344e:	683b      	ldr	r3, [r7, #0]
 8013450:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8013452:	693b      	ldr	r3, [r7, #16]
 8013454:	2b00      	cmp	r3, #0
 8013456:	d101      	bne.n	801345c <create_name+0xf4>
 8013458:	2306      	movs	r3, #6
 801345a:	e010      	b.n	801347e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801345c:	68bb      	ldr	r3, [r7, #8]
 801345e:	781b      	ldrb	r3, [r3, #0]
 8013460:	2be5      	cmp	r3, #229	@ 0xe5
 8013462:	d102      	bne.n	801346a <create_name+0x102>
 8013464:	68bb      	ldr	r3, [r7, #8]
 8013466:	2205      	movs	r2, #5
 8013468:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801346a:	7efb      	ldrb	r3, [r7, #27]
 801346c:	2b20      	cmp	r3, #32
 801346e:	d801      	bhi.n	8013474 <create_name+0x10c>
 8013470:	2204      	movs	r2, #4
 8013472:	e000      	b.n	8013476 <create_name+0x10e>
 8013474:	2200      	movs	r2, #0
 8013476:	68bb      	ldr	r3, [r7, #8]
 8013478:	330b      	adds	r3, #11
 801347a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 801347c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 801347e:	4618      	mov	r0, r3
 8013480:	3720      	adds	r7, #32
 8013482:	46bd      	mov	sp, r7
 8013484:	bd80      	pop	{r7, pc}
 8013486:	bf00      	nop
 8013488:	0801cc78 	.word	0x0801cc78
 801348c:	0801cbec 	.word	0x0801cbec

08013490 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8013490:	b580      	push	{r7, lr}
 8013492:	b086      	sub	sp, #24
 8013494:	af00      	add	r7, sp, #0
 8013496:	6078      	str	r0, [r7, #4]
 8013498:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801349e:	693b      	ldr	r3, [r7, #16]
 80134a0:	681b      	ldr	r3, [r3, #0]
 80134a2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80134a4:	e002      	b.n	80134ac <follow_path+0x1c>
 80134a6:	683b      	ldr	r3, [r7, #0]
 80134a8:	3301      	adds	r3, #1
 80134aa:	603b      	str	r3, [r7, #0]
 80134ac:	683b      	ldr	r3, [r7, #0]
 80134ae:	781b      	ldrb	r3, [r3, #0]
 80134b0:	2b2f      	cmp	r3, #47	@ 0x2f
 80134b2:	d0f8      	beq.n	80134a6 <follow_path+0x16>
 80134b4:	683b      	ldr	r3, [r7, #0]
 80134b6:	781b      	ldrb	r3, [r3, #0]
 80134b8:	2b5c      	cmp	r3, #92	@ 0x5c
 80134ba:	d0f4      	beq.n	80134a6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80134bc:	693b      	ldr	r3, [r7, #16]
 80134be:	2200      	movs	r2, #0
 80134c0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80134c2:	683b      	ldr	r3, [r7, #0]
 80134c4:	781b      	ldrb	r3, [r3, #0]
 80134c6:	2b1f      	cmp	r3, #31
 80134c8:	d80a      	bhi.n	80134e0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	2280      	movs	r2, #128	@ 0x80
 80134ce:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		res = dir_sdi(dp, 0);
 80134d2:	2100      	movs	r1, #0
 80134d4:	6878      	ldr	r0, [r7, #4]
 80134d6:	f7ff fcfa 	bl	8012ece <dir_sdi>
 80134da:	4603      	mov	r3, r0
 80134dc:	75fb      	strb	r3, [r7, #23]
 80134de:	e043      	b.n	8013568 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80134e0:	463b      	mov	r3, r7
 80134e2:	4619      	mov	r1, r3
 80134e4:	6878      	ldr	r0, [r7, #4]
 80134e6:	f7ff ff3f 	bl	8013368 <create_name>
 80134ea:	4603      	mov	r3, r0
 80134ec:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80134ee:	7dfb      	ldrb	r3, [r7, #23]
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d134      	bne.n	801355e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80134f4:	6878      	ldr	r0, [r7, #4]
 80134f6:	f7ff feb0 	bl	801325a <dir_find>
 80134fa:	4603      	mov	r3, r0
 80134fc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8013504:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8013506:	7dfb      	ldrb	r3, [r7, #23]
 8013508:	2b00      	cmp	r3, #0
 801350a:	d00a      	beq.n	8013522 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801350c:	7dfb      	ldrb	r3, [r7, #23]
 801350e:	2b04      	cmp	r3, #4
 8013510:	d127      	bne.n	8013562 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8013512:	7afb      	ldrb	r3, [r7, #11]
 8013514:	f003 0304 	and.w	r3, r3, #4
 8013518:	2b00      	cmp	r3, #0
 801351a:	d122      	bne.n	8013562 <follow_path+0xd2>
 801351c:	2305      	movs	r3, #5
 801351e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8013520:	e01f      	b.n	8013562 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013522:	7afb      	ldrb	r3, [r7, #11]
 8013524:	f003 0304 	and.w	r3, r3, #4
 8013528:	2b00      	cmp	r3, #0
 801352a:	d11c      	bne.n	8013566 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801352c:	693b      	ldr	r3, [r7, #16]
 801352e:	799b      	ldrb	r3, [r3, #6]
 8013530:	f003 0310 	and.w	r3, r3, #16
 8013534:	2b00      	cmp	r3, #0
 8013536:	d102      	bne.n	801353e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8013538:	2305      	movs	r3, #5
 801353a:	75fb      	strb	r3, [r7, #23]
 801353c:	e014      	b.n	8013568 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801353e:	68fb      	ldr	r3, [r7, #12]
 8013540:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	691b      	ldr	r3, [r3, #16]
 8013548:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801354c:	4413      	add	r3, r2
 801354e:	4619      	mov	r1, r3
 8013550:	68f8      	ldr	r0, [r7, #12]
 8013552:	f7ff fe43 	bl	80131dc <ld_clust>
 8013556:	4602      	mov	r2, r0
 8013558:	693b      	ldr	r3, [r7, #16]
 801355a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801355c:	e7c0      	b.n	80134e0 <follow_path+0x50>
			if (res != FR_OK) break;
 801355e:	bf00      	nop
 8013560:	e002      	b.n	8013568 <follow_path+0xd8>
				break;
 8013562:	bf00      	nop
 8013564:	e000      	b.n	8013568 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013566:	bf00      	nop
			}
		}
	}

	return res;
 8013568:	7dfb      	ldrb	r3, [r7, #23]
}
 801356a:	4618      	mov	r0, r3
 801356c:	3718      	adds	r7, #24
 801356e:	46bd      	mov	sp, r7
 8013570:	bd80      	pop	{r7, pc}

08013572 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8013572:	b480      	push	{r7}
 8013574:	b087      	sub	sp, #28
 8013576:	af00      	add	r7, sp, #0
 8013578:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801357a:	f04f 33ff 	mov.w	r3, #4294967295
 801357e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	681b      	ldr	r3, [r3, #0]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d031      	beq.n	80135ec <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	617b      	str	r3, [r7, #20]
 801358e:	e002      	b.n	8013596 <get_ldnumber+0x24>
 8013590:	697b      	ldr	r3, [r7, #20]
 8013592:	3301      	adds	r3, #1
 8013594:	617b      	str	r3, [r7, #20]
 8013596:	697b      	ldr	r3, [r7, #20]
 8013598:	781b      	ldrb	r3, [r3, #0]
 801359a:	2b20      	cmp	r3, #32
 801359c:	d903      	bls.n	80135a6 <get_ldnumber+0x34>
 801359e:	697b      	ldr	r3, [r7, #20]
 80135a0:	781b      	ldrb	r3, [r3, #0]
 80135a2:	2b3a      	cmp	r3, #58	@ 0x3a
 80135a4:	d1f4      	bne.n	8013590 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80135a6:	697b      	ldr	r3, [r7, #20]
 80135a8:	781b      	ldrb	r3, [r3, #0]
 80135aa:	2b3a      	cmp	r3, #58	@ 0x3a
 80135ac:	d11c      	bne.n	80135e8 <get_ldnumber+0x76>
			tp = *path;
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	681b      	ldr	r3, [r3, #0]
 80135b2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80135b4:	68fb      	ldr	r3, [r7, #12]
 80135b6:	1c5a      	adds	r2, r3, #1
 80135b8:	60fa      	str	r2, [r7, #12]
 80135ba:	781b      	ldrb	r3, [r3, #0]
 80135bc:	3b30      	subs	r3, #48	@ 0x30
 80135be:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80135c0:	68bb      	ldr	r3, [r7, #8]
 80135c2:	2b09      	cmp	r3, #9
 80135c4:	d80e      	bhi.n	80135e4 <get_ldnumber+0x72>
 80135c6:	68fa      	ldr	r2, [r7, #12]
 80135c8:	697b      	ldr	r3, [r7, #20]
 80135ca:	429a      	cmp	r2, r3
 80135cc:	d10a      	bne.n	80135e4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80135ce:	68bb      	ldr	r3, [r7, #8]
 80135d0:	2b00      	cmp	r3, #0
 80135d2:	d107      	bne.n	80135e4 <get_ldnumber+0x72>
					vol = (int)i;
 80135d4:	68bb      	ldr	r3, [r7, #8]
 80135d6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80135d8:	697b      	ldr	r3, [r7, #20]
 80135da:	3301      	adds	r3, #1
 80135dc:	617b      	str	r3, [r7, #20]
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	697a      	ldr	r2, [r7, #20]
 80135e2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80135e4:	693b      	ldr	r3, [r7, #16]
 80135e6:	e002      	b.n	80135ee <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80135e8:	2300      	movs	r3, #0
 80135ea:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80135ec:	693b      	ldr	r3, [r7, #16]
}
 80135ee:	4618      	mov	r0, r3
 80135f0:	371c      	adds	r7, #28
 80135f2:	46bd      	mov	sp, r7
 80135f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135f8:	4770      	bx	lr
	...

080135fc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80135fc:	b580      	push	{r7, lr}
 80135fe:	b082      	sub	sp, #8
 8013600:	af00      	add	r7, sp, #0
 8013602:	6078      	str	r0, [r7, #4]
 8013604:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	2200      	movs	r2, #0
 801360a:	70da      	strb	r2, [r3, #3]
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	f04f 32ff 	mov.w	r2, #4294967295
 8013612:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8013614:	6839      	ldr	r1, [r7, #0]
 8013616:	6878      	ldr	r0, [r7, #4]
 8013618:	f7ff f8dd 	bl	80127d6 <move_window>
 801361c:	4603      	mov	r3, r0
 801361e:	2b00      	cmp	r3, #0
 8013620:	d001      	beq.n	8013626 <check_fs+0x2a>
 8013622:	2304      	movs	r3, #4
 8013624:	e038      	b.n	8013698 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	3330      	adds	r3, #48	@ 0x30
 801362a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801362e:	4618      	mov	r0, r3
 8013630:	f7fe ff8c 	bl	801254c <ld_word>
 8013634:	4603      	mov	r3, r0
 8013636:	461a      	mov	r2, r3
 8013638:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801363c:	429a      	cmp	r2, r3
 801363e:	d001      	beq.n	8013644 <check_fs+0x48>
 8013640:	2303      	movs	r3, #3
 8013642:	e029      	b.n	8013698 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801364a:	2be9      	cmp	r3, #233	@ 0xe9
 801364c:	d009      	beq.n	8013662 <check_fs+0x66>
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013654:	2beb      	cmp	r3, #235	@ 0xeb
 8013656:	d11e      	bne.n	8013696 <check_fs+0x9a>
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801365e:	2b90      	cmp	r3, #144	@ 0x90
 8013660:	d119      	bne.n	8013696 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	3330      	adds	r3, #48	@ 0x30
 8013666:	3336      	adds	r3, #54	@ 0x36
 8013668:	4618      	mov	r0, r3
 801366a:	f7fe ff88 	bl	801257e <ld_dword>
 801366e:	4603      	mov	r3, r0
 8013670:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8013674:	4a0a      	ldr	r2, [pc, #40]	@ (80136a0 <check_fs+0xa4>)
 8013676:	4293      	cmp	r3, r2
 8013678:	d101      	bne.n	801367e <check_fs+0x82>
 801367a:	2300      	movs	r3, #0
 801367c:	e00c      	b.n	8013698 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	3330      	adds	r3, #48	@ 0x30
 8013682:	3352      	adds	r3, #82	@ 0x52
 8013684:	4618      	mov	r0, r3
 8013686:	f7fe ff7a 	bl	801257e <ld_dword>
 801368a:	4603      	mov	r3, r0
 801368c:	4a05      	ldr	r2, [pc, #20]	@ (80136a4 <check_fs+0xa8>)
 801368e:	4293      	cmp	r3, r2
 8013690:	d101      	bne.n	8013696 <check_fs+0x9a>
 8013692:	2300      	movs	r3, #0
 8013694:	e000      	b.n	8013698 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8013696:	2302      	movs	r3, #2
}
 8013698:	4618      	mov	r0, r3
 801369a:	3708      	adds	r7, #8
 801369c:	46bd      	mov	sp, r7
 801369e:	bd80      	pop	{r7, pc}
 80136a0:	00544146 	.word	0x00544146
 80136a4:	33544146 	.word	0x33544146

080136a8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80136a8:	b580      	push	{r7, lr}
 80136aa:	b096      	sub	sp, #88	@ 0x58
 80136ac:	af00      	add	r7, sp, #0
 80136ae:	60f8      	str	r0, [r7, #12]
 80136b0:	60b9      	str	r1, [r7, #8]
 80136b2:	4613      	mov	r3, r2
 80136b4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80136b6:	68bb      	ldr	r3, [r7, #8]
 80136b8:	2200      	movs	r2, #0
 80136ba:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80136bc:	68f8      	ldr	r0, [r7, #12]
 80136be:	f7ff ff58 	bl	8013572 <get_ldnumber>
 80136c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80136c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	da01      	bge.n	80136ce <find_volume+0x26>
 80136ca:	230b      	movs	r3, #11
 80136cc:	e22a      	b.n	8013b24 <find_volume+0x47c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80136ce:	4aa1      	ldr	r2, [pc, #644]	@ (8013954 <find_volume+0x2ac>)
 80136d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80136d6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80136d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d101      	bne.n	80136e2 <find_volume+0x3a>
 80136de:	230c      	movs	r3, #12
 80136e0:	e220      	b.n	8013b24 <find_volume+0x47c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80136e2:	68bb      	ldr	r3, [r7, #8]
 80136e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80136e6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80136e8:	79fb      	ldrb	r3, [r7, #7]
 80136ea:	f023 0301 	bic.w	r3, r3, #1
 80136ee:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80136f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136f2:	781b      	ldrb	r3, [r3, #0]
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d01a      	beq.n	801372e <find_volume+0x86>
		stat = disk_status(fs->drv);
 80136f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136fa:	785b      	ldrb	r3, [r3, #1]
 80136fc:	4618      	mov	r0, r3
 80136fe:	f7fe fe87 	bl	8012410 <disk_status>
 8013702:	4603      	mov	r3, r0
 8013704:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8013708:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801370c:	f003 0301 	and.w	r3, r3, #1
 8013710:	2b00      	cmp	r3, #0
 8013712:	d10c      	bne.n	801372e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8013714:	79fb      	ldrb	r3, [r7, #7]
 8013716:	2b00      	cmp	r3, #0
 8013718:	d007      	beq.n	801372a <find_volume+0x82>
 801371a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801371e:	f003 0304 	and.w	r3, r3, #4
 8013722:	2b00      	cmp	r3, #0
 8013724:	d001      	beq.n	801372a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8013726:	230a      	movs	r3, #10
 8013728:	e1fc      	b.n	8013b24 <find_volume+0x47c>
			}
			return FR_OK;				/* The file system object is valid */
 801372a:	2300      	movs	r3, #0
 801372c:	e1fa      	b.n	8013b24 <find_volume+0x47c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801372e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013730:	2200      	movs	r2, #0
 8013732:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8013734:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013736:	b2da      	uxtb	r2, r3
 8013738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801373a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801373c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801373e:	785b      	ldrb	r3, [r3, #1]
 8013740:	4618      	mov	r0, r3
 8013742:	f7fe fe7f 	bl	8012444 <disk_initialize>
 8013746:	4603      	mov	r3, r0
 8013748:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801374c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8013750:	f003 0301 	and.w	r3, r3, #1
 8013754:	2b00      	cmp	r3, #0
 8013756:	d001      	beq.n	801375c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8013758:	2303      	movs	r3, #3
 801375a:	e1e3      	b.n	8013b24 <find_volume+0x47c>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801375c:	79fb      	ldrb	r3, [r7, #7]
 801375e:	2b00      	cmp	r3, #0
 8013760:	d007      	beq.n	8013772 <find_volume+0xca>
 8013762:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8013766:	f003 0304 	and.w	r3, r3, #4
 801376a:	2b00      	cmp	r3, #0
 801376c:	d001      	beq.n	8013772 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801376e:	230a      	movs	r3, #10
 8013770:	e1d8      	b.n	8013b24 <find_volume+0x47c>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8013772:	2300      	movs	r3, #0
 8013774:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8013776:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013778:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801377a:	f7ff ff3f 	bl	80135fc <check_fs>
 801377e:	4603      	mov	r3, r0
 8013780:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8013784:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013788:	2b02      	cmp	r3, #2
 801378a:	d149      	bne.n	8013820 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801378c:	2300      	movs	r3, #0
 801378e:	643b      	str	r3, [r7, #64]	@ 0x40
 8013790:	e01e      	b.n	80137d0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8013792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013794:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013798:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801379a:	011b      	lsls	r3, r3, #4
 801379c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80137a0:	4413      	add	r3, r2
 80137a2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80137a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137a6:	3304      	adds	r3, #4
 80137a8:	781b      	ldrb	r3, [r3, #0]
 80137aa:	2b00      	cmp	r3, #0
 80137ac:	d006      	beq.n	80137bc <find_volume+0x114>
 80137ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137b0:	3308      	adds	r3, #8
 80137b2:	4618      	mov	r0, r3
 80137b4:	f7fe fee3 	bl	801257e <ld_dword>
 80137b8:	4602      	mov	r2, r0
 80137ba:	e000      	b.n	80137be <find_volume+0x116>
 80137bc:	2200      	movs	r2, #0
 80137be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80137c0:	009b      	lsls	r3, r3, #2
 80137c2:	3358      	adds	r3, #88	@ 0x58
 80137c4:	443b      	add	r3, r7
 80137c6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80137ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80137cc:	3301      	adds	r3, #1
 80137ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80137d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80137d2:	2b03      	cmp	r3, #3
 80137d4:	d9dd      	bls.n	8013792 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80137d6:	2300      	movs	r3, #0
 80137d8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80137da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d002      	beq.n	80137e6 <find_volume+0x13e>
 80137e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80137e2:	3b01      	subs	r3, #1
 80137e4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80137e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80137e8:	009b      	lsls	r3, r3, #2
 80137ea:	3358      	adds	r3, #88	@ 0x58
 80137ec:	443b      	add	r3, r7
 80137ee:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80137f2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80137f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d005      	beq.n	8013806 <find_volume+0x15e>
 80137fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80137fc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80137fe:	f7ff fefd 	bl	80135fc <check_fs>
 8013802:	4603      	mov	r3, r0
 8013804:	e000      	b.n	8013808 <find_volume+0x160>
 8013806:	2303      	movs	r3, #3
 8013808:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801380c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013810:	2b01      	cmp	r3, #1
 8013812:	d905      	bls.n	8013820 <find_volume+0x178>
 8013814:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013816:	3301      	adds	r3, #1
 8013818:	643b      	str	r3, [r7, #64]	@ 0x40
 801381a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801381c:	2b03      	cmp	r3, #3
 801381e:	d9e2      	bls.n	80137e6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8013820:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013824:	2b04      	cmp	r3, #4
 8013826:	d101      	bne.n	801382c <find_volume+0x184>
 8013828:	2301      	movs	r3, #1
 801382a:	e17b      	b.n	8013b24 <find_volume+0x47c>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801382c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013830:	2b01      	cmp	r3, #1
 8013832:	d901      	bls.n	8013838 <find_volume+0x190>
 8013834:	230d      	movs	r3, #13
 8013836:	e175      	b.n	8013b24 <find_volume+0x47c>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8013838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801383a:	3330      	adds	r3, #48	@ 0x30
 801383c:	330b      	adds	r3, #11
 801383e:	4618      	mov	r0, r3
 8013840:	f7fe fe84 	bl	801254c <ld_word>
 8013844:	4603      	mov	r3, r0
 8013846:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801384a:	d001      	beq.n	8013850 <find_volume+0x1a8>
 801384c:	230d      	movs	r3, #13
 801384e:	e169      	b.n	8013b24 <find_volume+0x47c>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8013850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013852:	3330      	adds	r3, #48	@ 0x30
 8013854:	3316      	adds	r3, #22
 8013856:	4618      	mov	r0, r3
 8013858:	f7fe fe78 	bl	801254c <ld_word>
 801385c:	4603      	mov	r3, r0
 801385e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8013860:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013862:	2b00      	cmp	r3, #0
 8013864:	d106      	bne.n	8013874 <find_volume+0x1cc>
 8013866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013868:	3330      	adds	r3, #48	@ 0x30
 801386a:	3324      	adds	r3, #36	@ 0x24
 801386c:	4618      	mov	r0, r3
 801386e:	f7fe fe86 	bl	801257e <ld_dword>
 8013872:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8013874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013876:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013878:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801387a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801387c:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8013880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013882:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8013884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013886:	789b      	ldrb	r3, [r3, #2]
 8013888:	2b01      	cmp	r3, #1
 801388a:	d005      	beq.n	8013898 <find_volume+0x1f0>
 801388c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801388e:	789b      	ldrb	r3, [r3, #2]
 8013890:	2b02      	cmp	r3, #2
 8013892:	d001      	beq.n	8013898 <find_volume+0x1f0>
 8013894:	230d      	movs	r3, #13
 8013896:	e145      	b.n	8013b24 <find_volume+0x47c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8013898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801389a:	789b      	ldrb	r3, [r3, #2]
 801389c:	461a      	mov	r2, r3
 801389e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138a0:	fb02 f303 	mul.w	r3, r2, r3
 80138a4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80138a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80138ac:	461a      	mov	r2, r3
 80138ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138b0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80138b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138b4:	895b      	ldrh	r3, [r3, #10]
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d008      	beq.n	80138cc <find_volume+0x224>
 80138ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138bc:	895b      	ldrh	r3, [r3, #10]
 80138be:	461a      	mov	r2, r3
 80138c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138c2:	895b      	ldrh	r3, [r3, #10]
 80138c4:	3b01      	subs	r3, #1
 80138c6:	4013      	ands	r3, r2
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d001      	beq.n	80138d0 <find_volume+0x228>
 80138cc:	230d      	movs	r3, #13
 80138ce:	e129      	b.n	8013b24 <find_volume+0x47c>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80138d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138d2:	3330      	adds	r3, #48	@ 0x30
 80138d4:	3311      	adds	r3, #17
 80138d6:	4618      	mov	r0, r3
 80138d8:	f7fe fe38 	bl	801254c <ld_word>
 80138dc:	4603      	mov	r3, r0
 80138de:	461a      	mov	r2, r3
 80138e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138e2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80138e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138e6:	891b      	ldrh	r3, [r3, #8]
 80138e8:	f003 030f 	and.w	r3, r3, #15
 80138ec:	b29b      	uxth	r3, r3
 80138ee:	2b00      	cmp	r3, #0
 80138f0:	d001      	beq.n	80138f6 <find_volume+0x24e>
 80138f2:	230d      	movs	r3, #13
 80138f4:	e116      	b.n	8013b24 <find_volume+0x47c>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80138f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138f8:	3330      	adds	r3, #48	@ 0x30
 80138fa:	3313      	adds	r3, #19
 80138fc:	4618      	mov	r0, r3
 80138fe:	f7fe fe25 	bl	801254c <ld_word>
 8013902:	4603      	mov	r3, r0
 8013904:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8013906:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013908:	2b00      	cmp	r3, #0
 801390a:	d106      	bne.n	801391a <find_volume+0x272>
 801390c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801390e:	3330      	adds	r3, #48	@ 0x30
 8013910:	3320      	adds	r3, #32
 8013912:	4618      	mov	r0, r3
 8013914:	f7fe fe33 	bl	801257e <ld_dword>
 8013918:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801391a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801391c:	3330      	adds	r3, #48	@ 0x30
 801391e:	330e      	adds	r3, #14
 8013920:	4618      	mov	r0, r3
 8013922:	f7fe fe13 	bl	801254c <ld_word>
 8013926:	4603      	mov	r3, r0
 8013928:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801392a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801392c:	2b00      	cmp	r3, #0
 801392e:	d101      	bne.n	8013934 <find_volume+0x28c>
 8013930:	230d      	movs	r3, #13
 8013932:	e0f7      	b.n	8013b24 <find_volume+0x47c>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8013934:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8013936:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013938:	4413      	add	r3, r2
 801393a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801393c:	8912      	ldrh	r2, [r2, #8]
 801393e:	0912      	lsrs	r2, r2, #4
 8013940:	b292      	uxth	r2, r2
 8013942:	4413      	add	r3, r2
 8013944:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8013946:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801394a:	429a      	cmp	r2, r3
 801394c:	d204      	bcs.n	8013958 <find_volume+0x2b0>
 801394e:	230d      	movs	r3, #13
 8013950:	e0e8      	b.n	8013b24 <find_volume+0x47c>
 8013952:	bf00      	nop
 8013954:	20001c44 	.word	0x20001c44
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8013958:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801395a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801395c:	1ad3      	subs	r3, r2, r3
 801395e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013960:	8952      	ldrh	r2, [r2, #10]
 8013962:	fbb3 f3f2 	udiv	r3, r3, r2
 8013966:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8013968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801396a:	2b00      	cmp	r3, #0
 801396c:	d101      	bne.n	8013972 <find_volume+0x2ca>
 801396e:	230d      	movs	r3, #13
 8013970:	e0d8      	b.n	8013b24 <find_volume+0x47c>
		fmt = FS_FAT32;
 8013972:	2303      	movs	r3, #3
 8013974:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8013978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801397a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801397e:	4293      	cmp	r3, r2
 8013980:	d802      	bhi.n	8013988 <find_volume+0x2e0>
 8013982:	2302      	movs	r3, #2
 8013984:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8013988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801398a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 801398e:	4293      	cmp	r3, r2
 8013990:	d802      	bhi.n	8013998 <find_volume+0x2f0>
 8013992:	2301      	movs	r3, #1
 8013994:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8013998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801399a:	1c9a      	adds	r2, r3, #2
 801399c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801399e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80139a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139a2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80139a4:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80139a6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80139a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80139aa:	441a      	add	r2, r3
 80139ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139ae:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80139b0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80139b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80139b4:	441a      	add	r2, r3
 80139b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139b8:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 80139ba:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80139be:	2b03      	cmp	r3, #3
 80139c0:	d11e      	bne.n	8013a00 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80139c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139c4:	3330      	adds	r3, #48	@ 0x30
 80139c6:	332a      	adds	r3, #42	@ 0x2a
 80139c8:	4618      	mov	r0, r3
 80139ca:	f7fe fdbf 	bl	801254c <ld_word>
 80139ce:	4603      	mov	r3, r0
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d001      	beq.n	80139d8 <find_volume+0x330>
 80139d4:	230d      	movs	r3, #13
 80139d6:	e0a5      	b.n	8013b24 <find_volume+0x47c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80139d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139da:	891b      	ldrh	r3, [r3, #8]
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d001      	beq.n	80139e4 <find_volume+0x33c>
 80139e0:	230d      	movs	r3, #13
 80139e2:	e09f      	b.n	8013b24 <find_volume+0x47c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80139e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139e6:	3330      	adds	r3, #48	@ 0x30
 80139e8:	332c      	adds	r3, #44	@ 0x2c
 80139ea:	4618      	mov	r0, r3
 80139ec:	f7fe fdc7 	bl	801257e <ld_dword>
 80139f0:	4602      	mov	r2, r0
 80139f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139f4:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80139f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139f8:	695b      	ldr	r3, [r3, #20]
 80139fa:	009b      	lsls	r3, r3, #2
 80139fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80139fe:	e01f      	b.n	8013a40 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8013a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a02:	891b      	ldrh	r3, [r3, #8]
 8013a04:	2b00      	cmp	r3, #0
 8013a06:	d101      	bne.n	8013a0c <find_volume+0x364>
 8013a08:	230d      	movs	r3, #13
 8013a0a:	e08b      	b.n	8013b24 <find_volume+0x47c>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8013a0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a0e:	6a1a      	ldr	r2, [r3, #32]
 8013a10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013a12:	441a      	add	r2, r3
 8013a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a16:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8013a18:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013a1c:	2b02      	cmp	r3, #2
 8013a1e:	d103      	bne.n	8013a28 <find_volume+0x380>
 8013a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a22:	695b      	ldr	r3, [r3, #20]
 8013a24:	005b      	lsls	r3, r3, #1
 8013a26:	e00a      	b.n	8013a3e <find_volume+0x396>
 8013a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a2a:	695a      	ldr	r2, [r3, #20]
 8013a2c:	4613      	mov	r3, r2
 8013a2e:	005b      	lsls	r3, r3, #1
 8013a30:	4413      	add	r3, r2
 8013a32:	085a      	lsrs	r2, r3, #1
 8013a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a36:	695b      	ldr	r3, [r3, #20]
 8013a38:	f003 0301 	and.w	r3, r3, #1
 8013a3c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8013a3e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8013a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a42:	699a      	ldr	r2, [r3, #24]
 8013a44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013a46:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8013a4a:	0a5b      	lsrs	r3, r3, #9
 8013a4c:	429a      	cmp	r2, r3
 8013a4e:	d201      	bcs.n	8013a54 <find_volume+0x3ac>
 8013a50:	230d      	movs	r3, #13
 8013a52:	e067      	b.n	8013b24 <find_volume+0x47c>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8013a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a56:	f04f 32ff 	mov.w	r2, #4294967295
 8013a5a:	611a      	str	r2, [r3, #16]
 8013a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a5e:	691a      	ldr	r2, [r3, #16]
 8013a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a62:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8013a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a66:	2280      	movs	r2, #128	@ 0x80
 8013a68:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8013a6a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013a6e:	2b03      	cmp	r3, #3
 8013a70:	d149      	bne.n	8013b06 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8013a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a74:	3330      	adds	r3, #48	@ 0x30
 8013a76:	3330      	adds	r3, #48	@ 0x30
 8013a78:	4618      	mov	r0, r3
 8013a7a:	f7fe fd67 	bl	801254c <ld_word>
 8013a7e:	4603      	mov	r3, r0
 8013a80:	2b01      	cmp	r3, #1
 8013a82:	d140      	bne.n	8013b06 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8013a84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013a86:	3301      	adds	r3, #1
 8013a88:	4619      	mov	r1, r3
 8013a8a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013a8c:	f7fe fea3 	bl	80127d6 <move_window>
 8013a90:	4603      	mov	r3, r0
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d137      	bne.n	8013b06 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8013a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a98:	2200      	movs	r2, #0
 8013a9a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8013a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a9e:	3330      	adds	r3, #48	@ 0x30
 8013aa0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8013aa4:	4618      	mov	r0, r3
 8013aa6:	f7fe fd51 	bl	801254c <ld_word>
 8013aaa:	4603      	mov	r3, r0
 8013aac:	461a      	mov	r2, r3
 8013aae:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8013ab2:	429a      	cmp	r2, r3
 8013ab4:	d127      	bne.n	8013b06 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8013ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ab8:	3330      	adds	r3, #48	@ 0x30
 8013aba:	4618      	mov	r0, r3
 8013abc:	f7fe fd5f 	bl	801257e <ld_dword>
 8013ac0:	4603      	mov	r3, r0
 8013ac2:	4a1a      	ldr	r2, [pc, #104]	@ (8013b2c <find_volume+0x484>)
 8013ac4:	4293      	cmp	r3, r2
 8013ac6:	d11e      	bne.n	8013b06 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8013ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013aca:	3330      	adds	r3, #48	@ 0x30
 8013acc:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8013ad0:	4618      	mov	r0, r3
 8013ad2:	f7fe fd54 	bl	801257e <ld_dword>
 8013ad6:	4603      	mov	r3, r0
 8013ad8:	4a15      	ldr	r2, [pc, #84]	@ (8013b30 <find_volume+0x488>)
 8013ada:	4293      	cmp	r3, r2
 8013adc:	d113      	bne.n	8013b06 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8013ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ae0:	3330      	adds	r3, #48	@ 0x30
 8013ae2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8013ae6:	4618      	mov	r0, r3
 8013ae8:	f7fe fd49 	bl	801257e <ld_dword>
 8013aec:	4602      	mov	r2, r0
 8013aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013af0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8013af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013af4:	3330      	adds	r3, #48	@ 0x30
 8013af6:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8013afa:	4618      	mov	r0, r3
 8013afc:	f7fe fd3f 	bl	801257e <ld_dword>
 8013b00:	4602      	mov	r2, r0
 8013b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b04:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8013b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b08:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8013b0c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8013b0e:	4b09      	ldr	r3, [pc, #36]	@ (8013b34 <find_volume+0x48c>)
 8013b10:	881b      	ldrh	r3, [r3, #0]
 8013b12:	3301      	adds	r3, #1
 8013b14:	b29a      	uxth	r2, r3
 8013b16:	4b07      	ldr	r3, [pc, #28]	@ (8013b34 <find_volume+0x48c>)
 8013b18:	801a      	strh	r2, [r3, #0]
 8013b1a:	4b06      	ldr	r3, [pc, #24]	@ (8013b34 <find_volume+0x48c>)
 8013b1c:	881a      	ldrh	r2, [r3, #0]
 8013b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b20:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
 8013b22:	2300      	movs	r3, #0
}
 8013b24:	4618      	mov	r0, r3
 8013b26:	3758      	adds	r7, #88	@ 0x58
 8013b28:	46bd      	mov	sp, r7
 8013b2a:	bd80      	pop	{r7, pc}
 8013b2c:	41615252 	.word	0x41615252
 8013b30:	61417272 	.word	0x61417272
 8013b34:	20001c48 	.word	0x20001c48

08013b38 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8013b38:	b580      	push	{r7, lr}
 8013b3a:	b084      	sub	sp, #16
 8013b3c:	af00      	add	r7, sp, #0
 8013b3e:	6078      	str	r0, [r7, #4]
 8013b40:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8013b42:	2309      	movs	r3, #9
 8013b44:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d01c      	beq.n	8013b86 <validate+0x4e>
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	d018      	beq.n	8013b86 <validate+0x4e>
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	681b      	ldr	r3, [r3, #0]
 8013b58:	781b      	ldrb	r3, [r3, #0]
 8013b5a:	2b00      	cmp	r3, #0
 8013b5c:	d013      	beq.n	8013b86 <validate+0x4e>
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	889a      	ldrh	r2, [r3, #4]
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	681b      	ldr	r3, [r3, #0]
 8013b66:	88db      	ldrh	r3, [r3, #6]
 8013b68:	429a      	cmp	r2, r3
 8013b6a:	d10c      	bne.n	8013b86 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	681b      	ldr	r3, [r3, #0]
 8013b70:	785b      	ldrb	r3, [r3, #1]
 8013b72:	4618      	mov	r0, r3
 8013b74:	f7fe fc4c 	bl	8012410 <disk_status>
 8013b78:	4603      	mov	r3, r0
 8013b7a:	f003 0301 	and.w	r3, r3, #1
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	d101      	bne.n	8013b86 <validate+0x4e>
			res = FR_OK;
 8013b82:	2300      	movs	r3, #0
 8013b84:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8013b86:	7bfb      	ldrb	r3, [r7, #15]
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d102      	bne.n	8013b92 <validate+0x5a>
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	681b      	ldr	r3, [r3, #0]
 8013b90:	e000      	b.n	8013b94 <validate+0x5c>
 8013b92:	2300      	movs	r3, #0
 8013b94:	683a      	ldr	r2, [r7, #0]
 8013b96:	6013      	str	r3, [r2, #0]
	return res;
 8013b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b9a:	4618      	mov	r0, r3
 8013b9c:	3710      	adds	r7, #16
 8013b9e:	46bd      	mov	sp, r7
 8013ba0:	bd80      	pop	{r7, pc}
	...

08013ba4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8013ba4:	b580      	push	{r7, lr}
 8013ba6:	b088      	sub	sp, #32
 8013ba8:	af00      	add	r7, sp, #0
 8013baa:	60f8      	str	r0, [r7, #12]
 8013bac:	60b9      	str	r1, [r7, #8]
 8013bae:	4613      	mov	r3, r2
 8013bb0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8013bb2:	68bb      	ldr	r3, [r7, #8]
 8013bb4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8013bb6:	f107 0310 	add.w	r3, r7, #16
 8013bba:	4618      	mov	r0, r3
 8013bbc:	f7ff fcd9 	bl	8013572 <get_ldnumber>
 8013bc0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8013bc2:	69fb      	ldr	r3, [r7, #28]
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	da01      	bge.n	8013bcc <f_mount+0x28>
 8013bc8:	230b      	movs	r3, #11
 8013bca:	e028      	b.n	8013c1e <f_mount+0x7a>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8013bcc:	4a16      	ldr	r2, [pc, #88]	@ (8013c28 <f_mount+0x84>)
 8013bce:	69fb      	ldr	r3, [r7, #28]
 8013bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013bd4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8013bd6:	69bb      	ldr	r3, [r7, #24]
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d002      	beq.n	8013be2 <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8013bdc:	69bb      	ldr	r3, [r7, #24]
 8013bde:	2200      	movs	r2, #0
 8013be0:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8013be2:	68fb      	ldr	r3, [r7, #12]
 8013be4:	2b00      	cmp	r3, #0
 8013be6:	d002      	beq.n	8013bee <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 8013be8:	68fb      	ldr	r3, [r7, #12]
 8013bea:	2200      	movs	r2, #0
 8013bec:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8013bee:	68fa      	ldr	r2, [r7, #12]
 8013bf0:	490d      	ldr	r1, [pc, #52]	@ (8013c28 <f_mount+0x84>)
 8013bf2:	69fb      	ldr	r3, [r7, #28]
 8013bf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d002      	beq.n	8013c04 <f_mount+0x60>
 8013bfe:	79fb      	ldrb	r3, [r7, #7]
 8013c00:	2b01      	cmp	r3, #1
 8013c02:	d001      	beq.n	8013c08 <f_mount+0x64>
 8013c04:	2300      	movs	r3, #0
 8013c06:	e00a      	b.n	8013c1e <f_mount+0x7a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8013c08:	f107 010c 	add.w	r1, r7, #12
 8013c0c:	f107 0308 	add.w	r3, r7, #8
 8013c10:	2200      	movs	r2, #0
 8013c12:	4618      	mov	r0, r3
 8013c14:	f7ff fd48 	bl	80136a8 <find_volume>
 8013c18:	4603      	mov	r3, r0
 8013c1a:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8013c1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8013c1e:	4618      	mov	r0, r3
 8013c20:	3720      	adds	r7, #32
 8013c22:	46bd      	mov	sp, r7
 8013c24:	bd80      	pop	{r7, pc}
 8013c26:	bf00      	nop
 8013c28:	20001c44 	.word	0x20001c44

08013c2c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8013c2c:	b580      	push	{r7, lr}
 8013c2e:	b098      	sub	sp, #96	@ 0x60
 8013c30:	af00      	add	r7, sp, #0
 8013c32:	60f8      	str	r0, [r7, #12]
 8013c34:	60b9      	str	r1, [r7, #8]
 8013c36:	4613      	mov	r3, r2
 8013c38:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8013c3a:	68fb      	ldr	r3, [r7, #12]
 8013c3c:	2b00      	cmp	r3, #0
 8013c3e:	d101      	bne.n	8013c44 <f_open+0x18>
 8013c40:	2309      	movs	r3, #9
 8013c42:	e17a      	b.n	8013f3a <f_open+0x30e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8013c44:	79fb      	ldrb	r3, [r7, #7]
 8013c46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8013c4a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8013c4c:	79fa      	ldrb	r2, [r7, #7]
 8013c4e:	f107 0114 	add.w	r1, r7, #20
 8013c52:	f107 0308 	add.w	r3, r7, #8
 8013c56:	4618      	mov	r0, r3
 8013c58:	f7ff fd26 	bl	80136a8 <find_volume>
 8013c5c:	4603      	mov	r3, r0
 8013c5e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8013c62:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	f040 815e 	bne.w	8013f28 <f_open+0x2fc>
		dj.obj.fs = fs;
 8013c6c:	697b      	ldr	r3, [r7, #20]
 8013c6e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8013c70:	68ba      	ldr	r2, [r7, #8]
 8013c72:	f107 0318 	add.w	r3, r7, #24
 8013c76:	4611      	mov	r1, r2
 8013c78:	4618      	mov	r0, r3
 8013c7a:	f7ff fc09 	bl	8013490 <follow_path>
 8013c7e:	4603      	mov	r3, r0
 8013c80:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8013c84:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	d107      	bne.n	8013c9c <f_open+0x70>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8013c8c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013c90:	b25b      	sxtb	r3, r3
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	da02      	bge.n	8013c9c <f_open+0x70>
				res = FR_INVALID_NAME;
 8013c96:	2306      	movs	r3, #6
 8013c98:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8013c9c:	79fb      	ldrb	r3, [r7, #7]
 8013c9e:	f003 031c 	and.w	r3, r3, #28
 8013ca2:	2b00      	cmp	r3, #0
 8013ca4:	d078      	beq.n	8013d98 <f_open+0x16c>
			if (res != FR_OK) {					/* No file, create new */
 8013ca6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d010      	beq.n	8013cd0 <f_open+0xa4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8013cae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013cb2:	2b04      	cmp	r3, #4
 8013cb4:	d107      	bne.n	8013cc6 <f_open+0x9a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 8013cb6:	f107 0318 	add.w	r3, r7, #24
 8013cba:	4618      	mov	r0, r3
 8013cbc:	f7ff fb22 	bl	8013304 <dir_register>
 8013cc0:	4603      	mov	r3, r0
 8013cc2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8013cc6:	79fb      	ldrb	r3, [r7, #7]
 8013cc8:	f043 0308 	orr.w	r3, r3, #8
 8013ccc:	71fb      	strb	r3, [r7, #7]
 8013cce:	e010      	b.n	8013cf2 <f_open+0xc6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8013cd0:	7fbb      	ldrb	r3, [r7, #30]
 8013cd2:	f003 0311 	and.w	r3, r3, #17
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d003      	beq.n	8013ce2 <f_open+0xb6>
					res = FR_DENIED;
 8013cda:	2307      	movs	r3, #7
 8013cdc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8013ce0:	e007      	b.n	8013cf2 <f_open+0xc6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8013ce2:	79fb      	ldrb	r3, [r7, #7]
 8013ce4:	f003 0304 	and.w	r3, r3, #4
 8013ce8:	2b00      	cmp	r3, #0
 8013cea:	d002      	beq.n	8013cf2 <f_open+0xc6>
 8013cec:	2308      	movs	r3, #8
 8013cee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8013cf2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d168      	bne.n	8013dcc <f_open+0x1a0>
 8013cfa:	79fb      	ldrb	r3, [r7, #7]
 8013cfc:	f003 0308 	and.w	r3, r3, #8
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	d063      	beq.n	8013dcc <f_open+0x1a0>
				dw = GET_FATTIME();
 8013d04:	f7fd ff9e 	bl	8011c44 <get_fattime>
 8013d08:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8013d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d0c:	330e      	adds	r3, #14
 8013d0e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013d10:	4618      	mov	r0, r3
 8013d12:	f7fe fc72 	bl	80125fa <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8013d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d18:	3316      	adds	r3, #22
 8013d1a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013d1c:	4618      	mov	r0, r3
 8013d1e:	f7fe fc6c 	bl	80125fa <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8013d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d24:	330b      	adds	r3, #11
 8013d26:	2220      	movs	r2, #32
 8013d28:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8013d2a:	697b      	ldr	r3, [r7, #20]
 8013d2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013d2e:	4611      	mov	r1, r2
 8013d30:	4618      	mov	r0, r3
 8013d32:	f7ff fa53 	bl	80131dc <ld_clust>
 8013d36:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8013d38:	697b      	ldr	r3, [r7, #20]
 8013d3a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8013d3c:	2200      	movs	r2, #0
 8013d3e:	4618      	mov	r0, r3
 8013d40:	f7ff fa6b 	bl	801321a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8013d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d46:	331c      	adds	r3, #28
 8013d48:	2100      	movs	r1, #0
 8013d4a:	4618      	mov	r0, r3
 8013d4c:	f7fe fc55 	bl	80125fa <st_dword>
					fs->wflag = 1;
 8013d50:	697b      	ldr	r3, [r7, #20]
 8013d52:	2201      	movs	r2, #1
 8013d54:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8013d56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	d037      	beq.n	8013dcc <f_open+0x1a0>
						dw = fs->winsect;
 8013d5c:	697b      	ldr	r3, [r7, #20]
 8013d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013d60:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8013d62:	f107 0318 	add.w	r3, r7, #24
 8013d66:	2200      	movs	r2, #0
 8013d68:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8013d6a:	4618      	mov	r0, r3
 8013d6c:	f7fe ff7e 	bl	8012c6c <remove_chain>
 8013d70:	4603      	mov	r3, r0
 8013d72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8013d76:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	d126      	bne.n	8013dcc <f_open+0x1a0>
							res = move_window(fs, dw);
 8013d7e:	697b      	ldr	r3, [r7, #20]
 8013d80:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013d82:	4618      	mov	r0, r3
 8013d84:	f7fe fd27 	bl	80127d6 <move_window>
 8013d88:	4603      	mov	r3, r0
 8013d8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8013d8e:	697b      	ldr	r3, [r7, #20]
 8013d90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013d92:	3a01      	subs	r2, #1
 8013d94:	60da      	str	r2, [r3, #12]
 8013d96:	e019      	b.n	8013dcc <f_open+0x1a0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8013d98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	d115      	bne.n	8013dcc <f_open+0x1a0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8013da0:	7fbb      	ldrb	r3, [r7, #30]
 8013da2:	f003 0310 	and.w	r3, r3, #16
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d003      	beq.n	8013db2 <f_open+0x186>
					res = FR_NO_FILE;
 8013daa:	2304      	movs	r3, #4
 8013dac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8013db0:	e00c      	b.n	8013dcc <f_open+0x1a0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8013db2:	79fb      	ldrb	r3, [r7, #7]
 8013db4:	f003 0302 	and.w	r3, r3, #2
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d007      	beq.n	8013dcc <f_open+0x1a0>
 8013dbc:	7fbb      	ldrb	r3, [r7, #30]
 8013dbe:	f003 0301 	and.w	r3, r3, #1
 8013dc2:	2b00      	cmp	r3, #0
 8013dc4:	d002      	beq.n	8013dcc <f_open+0x1a0>
						res = FR_DENIED;
 8013dc6:	2307      	movs	r3, #7
 8013dc8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8013dcc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	d10f      	bne.n	8013df4 <f_open+0x1c8>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8013dd4:	79fb      	ldrb	r3, [r7, #7]
 8013dd6:	f003 0308 	and.w	r3, r3, #8
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d003      	beq.n	8013de6 <f_open+0x1ba>
				mode |= FA_MODIFIED;
 8013dde:	79fb      	ldrb	r3, [r7, #7]
 8013de0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013de4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013de6:	697b      	ldr	r3, [r7, #20]
 8013de8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013dea:	68fb      	ldr	r3, [r7, #12]
 8013dec:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 8013dee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013df0:	68fb      	ldr	r3, [r7, #12]
 8013df2:	625a      	str	r2, [r3, #36]	@ 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 8013df4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	f040 8095 	bne.w	8013f28 <f_open+0x2fc>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8013dfe:	697b      	ldr	r3, [r7, #20]
 8013e00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013e02:	4611      	mov	r1, r2
 8013e04:	4618      	mov	r0, r3
 8013e06:	f7ff f9e9 	bl	80131dc <ld_clust>
 8013e0a:	4602      	mov	r2, r0
 8013e0c:	68fb      	ldr	r3, [r7, #12]
 8013e0e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8013e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e12:	331c      	adds	r3, #28
 8013e14:	4618      	mov	r0, r3
 8013e16:	f7fe fbb2 	bl	801257e <ld_dword>
 8013e1a:	4602      	mov	r2, r0
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8013e20:	68fb      	ldr	r3, [r7, #12]
 8013e22:	2200      	movs	r2, #0
 8013e24:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8013e26:	697a      	ldr	r2, [r7, #20]
 8013e28:	68fb      	ldr	r3, [r7, #12]
 8013e2a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8013e2c:	697b      	ldr	r3, [r7, #20]
 8013e2e:	88da      	ldrh	r2, [r3, #6]
 8013e30:	68fb      	ldr	r3, [r7, #12]
 8013e32:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8013e34:	68fb      	ldr	r3, [r7, #12]
 8013e36:	79fa      	ldrb	r2, [r7, #7]
 8013e38:	741a      	strb	r2, [r3, #16]
			fp->err = 0;			/* Clear error flag */
 8013e3a:	68fb      	ldr	r3, [r7, #12]
 8013e3c:	2200      	movs	r2, #0
 8013e3e:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;			/* Invalidate current data sector */
 8013e40:	68fb      	ldr	r3, [r7, #12]
 8013e42:	2200      	movs	r2, #0
 8013e44:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8013e46:	68fb      	ldr	r3, [r7, #12]
 8013e48:	2200      	movs	r2, #0
 8013e4a:	615a      	str	r2, [r3, #20]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8013e4c:	68fb      	ldr	r3, [r7, #12]
 8013e4e:	332c      	adds	r3, #44	@ 0x2c
 8013e50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013e54:	2100      	movs	r1, #0
 8013e56:	4618      	mov	r0, r3
 8013e58:	f7fe fc1c 	bl	8012694 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8013e5c:	79fb      	ldrb	r3, [r7, #7]
 8013e5e:	f003 0320 	and.w	r3, r3, #32
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	d060      	beq.n	8013f28 <f_open+0x2fc>
 8013e66:	68fb      	ldr	r3, [r7, #12]
 8013e68:	68db      	ldr	r3, [r3, #12]
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d05c      	beq.n	8013f28 <f_open+0x2fc>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8013e6e:	68fb      	ldr	r3, [r7, #12]
 8013e70:	68da      	ldr	r2, [r3, #12]
 8013e72:	68fb      	ldr	r3, [r7, #12]
 8013e74:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8013e76:	697b      	ldr	r3, [r7, #20]
 8013e78:	895b      	ldrh	r3, [r3, #10]
 8013e7a:	025b      	lsls	r3, r3, #9
 8013e7c:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8013e7e:	68fb      	ldr	r3, [r7, #12]
 8013e80:	689b      	ldr	r3, [r3, #8]
 8013e82:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013e84:	68fb      	ldr	r3, [r7, #12]
 8013e86:	68db      	ldr	r3, [r3, #12]
 8013e88:	657b      	str	r3, [r7, #84]	@ 0x54
 8013e8a:	e016      	b.n	8013eba <f_open+0x28e>
					clst = get_fat(&fp->obj, clst);
 8013e8c:	68fb      	ldr	r3, [r7, #12]
 8013e8e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8013e90:	4618      	mov	r0, r3
 8013e92:	f7fe fd5a 	bl	801294a <get_fat>
 8013e96:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8013e98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013e9a:	2b01      	cmp	r3, #1
 8013e9c:	d802      	bhi.n	8013ea4 <f_open+0x278>
 8013e9e:	2302      	movs	r3, #2
 8013ea0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8013ea4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013eaa:	d102      	bne.n	8013eb2 <f_open+0x286>
 8013eac:	2301      	movs	r3, #1
 8013eae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013eb2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013eb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013eb6:	1ad3      	subs	r3, r2, r3
 8013eb8:	657b      	str	r3, [r7, #84]	@ 0x54
 8013eba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	d103      	bne.n	8013eca <f_open+0x29e>
 8013ec2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013ec4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013ec6:	429a      	cmp	r2, r3
 8013ec8:	d8e0      	bhi.n	8013e8c <f_open+0x260>
				}
				fp->clust = clst;
 8013eca:	68fb      	ldr	r3, [r7, #12]
 8013ecc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013ece:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8013ed0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013ed4:	2b00      	cmp	r3, #0
 8013ed6:	d127      	bne.n	8013f28 <f_open+0x2fc>
 8013ed8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013ede:	2b00      	cmp	r3, #0
 8013ee0:	d022      	beq.n	8013f28 <f_open+0x2fc>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8013ee2:	697b      	ldr	r3, [r7, #20]
 8013ee4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8013ee6:	4618      	mov	r0, r3
 8013ee8:	f7fe fd10 	bl	801290c <clust2sect>
 8013eec:	6478      	str	r0, [r7, #68]	@ 0x44
 8013eee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d103      	bne.n	8013efc <f_open+0x2d0>
						res = FR_INT_ERR;
 8013ef4:	2302      	movs	r3, #2
 8013ef6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8013efa:	e015      	b.n	8013f28 <f_open+0x2fc>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8013efc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013efe:	0a5a      	lsrs	r2, r3, #9
 8013f00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013f02:	441a      	add	r2, r3
 8013f04:	68fb      	ldr	r3, [r7, #12]
 8013f06:	61da      	str	r2, [r3, #28]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8013f08:	697b      	ldr	r3, [r7, #20]
 8013f0a:	7858      	ldrb	r0, [r3, #1]
 8013f0c:	68fb      	ldr	r3, [r7, #12]
 8013f0e:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 8013f12:	68fb      	ldr	r3, [r7, #12]
 8013f14:	69da      	ldr	r2, [r3, #28]
 8013f16:	2301      	movs	r3, #1
 8013f18:	f7fe faba 	bl	8012490 <disk_read>
 8013f1c:	4603      	mov	r3, r0
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d002      	beq.n	8013f28 <f_open+0x2fc>
 8013f22:	2301      	movs	r3, #1
 8013f24:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8013f28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d002      	beq.n	8013f36 <f_open+0x30a>
 8013f30:	68fb      	ldr	r3, [r7, #12]
 8013f32:	2200      	movs	r2, #0
 8013f34:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8013f36:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8013f3a:	4618      	mov	r0, r3
 8013f3c:	3760      	adds	r7, #96	@ 0x60
 8013f3e:	46bd      	mov	sp, r7
 8013f40:	bd80      	pop	{r7, pc}

08013f42 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8013f42:	b580      	push	{r7, lr}
 8013f44:	b08c      	sub	sp, #48	@ 0x30
 8013f46:	af00      	add	r7, sp, #0
 8013f48:	60f8      	str	r0, [r7, #12]
 8013f4a:	60b9      	str	r1, [r7, #8]
 8013f4c:	607a      	str	r2, [r7, #4]
 8013f4e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8013f50:	68bb      	ldr	r3, [r7, #8]
 8013f52:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8013f54:	683b      	ldr	r3, [r7, #0]
 8013f56:	2200      	movs	r2, #0
 8013f58:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8013f5a:	68fb      	ldr	r3, [r7, #12]
 8013f5c:	f107 0210 	add.w	r2, r7, #16
 8013f60:	4611      	mov	r1, r2
 8013f62:	4618      	mov	r0, r3
 8013f64:	f7ff fde8 	bl	8013b38 <validate>
 8013f68:	4603      	mov	r3, r0
 8013f6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013f6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d107      	bne.n	8013f86 <f_write+0x44>
 8013f76:	68fb      	ldr	r3, [r7, #12]
 8013f78:	7c5b      	ldrb	r3, [r3, #17]
 8013f7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8013f7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013f82:	2b00      	cmp	r3, #0
 8013f84:	d002      	beq.n	8013f8c <f_write+0x4a>
 8013f86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013f8a:	e14b      	b.n	8014224 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8013f8c:	68fb      	ldr	r3, [r7, #12]
 8013f8e:	7c1b      	ldrb	r3, [r3, #16]
 8013f90:	f003 0302 	and.w	r3, r3, #2
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	d101      	bne.n	8013f9c <f_write+0x5a>
 8013f98:	2307      	movs	r3, #7
 8013f9a:	e143      	b.n	8014224 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8013f9c:	68fb      	ldr	r3, [r7, #12]
 8013f9e:	695a      	ldr	r2, [r3, #20]
 8013fa0:	687b      	ldr	r3, [r7, #4]
 8013fa2:	441a      	add	r2, r3
 8013fa4:	68fb      	ldr	r3, [r7, #12]
 8013fa6:	695b      	ldr	r3, [r3, #20]
 8013fa8:	429a      	cmp	r2, r3
 8013faa:	f080 812d 	bcs.w	8014208 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8013fae:	68fb      	ldr	r3, [r7, #12]
 8013fb0:	695b      	ldr	r3, [r3, #20]
 8013fb2:	43db      	mvns	r3, r3
 8013fb4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8013fb6:	e127      	b.n	8014208 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8013fb8:	68fb      	ldr	r3, [r7, #12]
 8013fba:	695b      	ldr	r3, [r3, #20]
 8013fbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	f040 80e3 	bne.w	801418c <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8013fc6:	68fb      	ldr	r3, [r7, #12]
 8013fc8:	695b      	ldr	r3, [r3, #20]
 8013fca:	0a5b      	lsrs	r3, r3, #9
 8013fcc:	693a      	ldr	r2, [r7, #16]
 8013fce:	8952      	ldrh	r2, [r2, #10]
 8013fd0:	3a01      	subs	r2, #1
 8013fd2:	4013      	ands	r3, r2
 8013fd4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8013fd6:	69bb      	ldr	r3, [r7, #24]
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	d143      	bne.n	8014064 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8013fdc:	68fb      	ldr	r3, [r7, #12]
 8013fde:	695b      	ldr	r3, [r3, #20]
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	d10c      	bne.n	8013ffe <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8013fe4:	68fb      	ldr	r3, [r7, #12]
 8013fe6:	689b      	ldr	r3, [r3, #8]
 8013fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8013fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d11a      	bne.n	8014026 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013ff0:	68fb      	ldr	r3, [r7, #12]
 8013ff2:	2100      	movs	r1, #0
 8013ff4:	4618      	mov	r0, r3
 8013ff6:	f7fe fe9e 	bl	8012d36 <create_chain>
 8013ffa:	62b8      	str	r0, [r7, #40]	@ 0x28
 8013ffc:	e013      	b.n	8014026 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8013ffe:	68fb      	ldr	r3, [r7, #12]
 8014000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014002:	2b00      	cmp	r3, #0
 8014004:	d007      	beq.n	8014016 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8014006:	68fb      	ldr	r3, [r7, #12]
 8014008:	695b      	ldr	r3, [r3, #20]
 801400a:	4619      	mov	r1, r3
 801400c:	68f8      	ldr	r0, [r7, #12]
 801400e:	f7fe ff2a 	bl	8012e66 <clmt_clust>
 8014012:	62b8      	str	r0, [r7, #40]	@ 0x28
 8014014:	e007      	b.n	8014026 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8014016:	68fa      	ldr	r2, [r7, #12]
 8014018:	68fb      	ldr	r3, [r7, #12]
 801401a:	699b      	ldr	r3, [r3, #24]
 801401c:	4619      	mov	r1, r3
 801401e:	4610      	mov	r0, r2
 8014020:	f7fe fe89 	bl	8012d36 <create_chain>
 8014024:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8014026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014028:	2b00      	cmp	r3, #0
 801402a:	f000 80f2 	beq.w	8014212 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801402e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014030:	2b01      	cmp	r3, #1
 8014032:	d104      	bne.n	801403e <f_write+0xfc>
 8014034:	68fb      	ldr	r3, [r7, #12]
 8014036:	2202      	movs	r2, #2
 8014038:	745a      	strb	r2, [r3, #17]
 801403a:	2302      	movs	r3, #2
 801403c:	e0f2      	b.n	8014224 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801403e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014044:	d104      	bne.n	8014050 <f_write+0x10e>
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	2201      	movs	r2, #1
 801404a:	745a      	strb	r2, [r3, #17]
 801404c:	2301      	movs	r3, #1
 801404e:	e0e9      	b.n	8014224 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8014050:	68fb      	ldr	r3, [r7, #12]
 8014052:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014054:	619a      	str	r2, [r3, #24]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8014056:	68fb      	ldr	r3, [r7, #12]
 8014058:	689b      	ldr	r3, [r3, #8]
 801405a:	2b00      	cmp	r3, #0
 801405c:	d102      	bne.n	8014064 <f_write+0x122>
 801405e:	68fb      	ldr	r3, [r7, #12]
 8014060:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014062:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8014064:	68fb      	ldr	r3, [r7, #12]
 8014066:	7c1b      	ldrb	r3, [r3, #16]
 8014068:	b25b      	sxtb	r3, r3
 801406a:	2b00      	cmp	r3, #0
 801406c:	da18      	bge.n	80140a0 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801406e:	693b      	ldr	r3, [r7, #16]
 8014070:	7858      	ldrb	r0, [r3, #1]
 8014072:	68fb      	ldr	r3, [r7, #12]
 8014074:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	69da      	ldr	r2, [r3, #28]
 801407c:	2301      	movs	r3, #1
 801407e:	f7fe fa27 	bl	80124d0 <disk_write>
 8014082:	4603      	mov	r3, r0
 8014084:	2b00      	cmp	r3, #0
 8014086:	d004      	beq.n	8014092 <f_write+0x150>
 8014088:	68fb      	ldr	r3, [r7, #12]
 801408a:	2201      	movs	r2, #1
 801408c:	745a      	strb	r2, [r3, #17]
 801408e:	2301      	movs	r3, #1
 8014090:	e0c8      	b.n	8014224 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8014092:	68fb      	ldr	r3, [r7, #12]
 8014094:	7c1b      	ldrb	r3, [r3, #16]
 8014096:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801409a:	b2da      	uxtb	r2, r3
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	741a      	strb	r2, [r3, #16]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80140a0:	693a      	ldr	r2, [r7, #16]
 80140a2:	68fb      	ldr	r3, [r7, #12]
 80140a4:	699b      	ldr	r3, [r3, #24]
 80140a6:	4619      	mov	r1, r3
 80140a8:	4610      	mov	r0, r2
 80140aa:	f7fe fc2f 	bl	801290c <clust2sect>
 80140ae:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80140b0:	697b      	ldr	r3, [r7, #20]
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d104      	bne.n	80140c0 <f_write+0x17e>
 80140b6:	68fb      	ldr	r3, [r7, #12]
 80140b8:	2202      	movs	r2, #2
 80140ba:	745a      	strb	r2, [r3, #17]
 80140bc:	2302      	movs	r3, #2
 80140be:	e0b1      	b.n	8014224 <f_write+0x2e2>
			sect += csect;
 80140c0:	697a      	ldr	r2, [r7, #20]
 80140c2:	69bb      	ldr	r3, [r7, #24]
 80140c4:	4413      	add	r3, r2
 80140c6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	0a5b      	lsrs	r3, r3, #9
 80140cc:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80140ce:	6a3b      	ldr	r3, [r7, #32]
 80140d0:	2b00      	cmp	r3, #0
 80140d2:	d03c      	beq.n	801414e <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80140d4:	69ba      	ldr	r2, [r7, #24]
 80140d6:	6a3b      	ldr	r3, [r7, #32]
 80140d8:	4413      	add	r3, r2
 80140da:	693a      	ldr	r2, [r7, #16]
 80140dc:	8952      	ldrh	r2, [r2, #10]
 80140de:	4293      	cmp	r3, r2
 80140e0:	d905      	bls.n	80140ee <f_write+0x1ac>
					cc = fs->csize - csect;
 80140e2:	693b      	ldr	r3, [r7, #16]
 80140e4:	895b      	ldrh	r3, [r3, #10]
 80140e6:	461a      	mov	r2, r3
 80140e8:	69bb      	ldr	r3, [r7, #24]
 80140ea:	1ad3      	subs	r3, r2, r3
 80140ec:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80140ee:	693b      	ldr	r3, [r7, #16]
 80140f0:	7858      	ldrb	r0, [r3, #1]
 80140f2:	6a3b      	ldr	r3, [r7, #32]
 80140f4:	697a      	ldr	r2, [r7, #20]
 80140f6:	69f9      	ldr	r1, [r7, #28]
 80140f8:	f7fe f9ea 	bl	80124d0 <disk_write>
 80140fc:	4603      	mov	r3, r0
 80140fe:	2b00      	cmp	r3, #0
 8014100:	d004      	beq.n	801410c <f_write+0x1ca>
 8014102:	68fb      	ldr	r3, [r7, #12]
 8014104:	2201      	movs	r2, #1
 8014106:	745a      	strb	r2, [r3, #17]
 8014108:	2301      	movs	r3, #1
 801410a:	e08b      	b.n	8014224 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801410c:	68fb      	ldr	r3, [r7, #12]
 801410e:	69da      	ldr	r2, [r3, #28]
 8014110:	697b      	ldr	r3, [r7, #20]
 8014112:	1ad3      	subs	r3, r2, r3
 8014114:	6a3a      	ldr	r2, [r7, #32]
 8014116:	429a      	cmp	r2, r3
 8014118:	d915      	bls.n	8014146 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 801411a:	68fb      	ldr	r3, [r7, #12]
 801411c:	f103 002c 	add.w	r0, r3, #44	@ 0x2c
 8014120:	68fb      	ldr	r3, [r7, #12]
 8014122:	69da      	ldr	r2, [r3, #28]
 8014124:	697b      	ldr	r3, [r7, #20]
 8014126:	1ad3      	subs	r3, r2, r3
 8014128:	025b      	lsls	r3, r3, #9
 801412a:	69fa      	ldr	r2, [r7, #28]
 801412c:	4413      	add	r3, r2
 801412e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014132:	4619      	mov	r1, r3
 8014134:	f7fe fa8d 	bl	8012652 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	7c1b      	ldrb	r3, [r3, #16]
 801413c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014140:	b2da      	uxtb	r2, r3
 8014142:	68fb      	ldr	r3, [r7, #12]
 8014144:	741a      	strb	r2, [r3, #16]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8014146:	6a3b      	ldr	r3, [r7, #32]
 8014148:	025b      	lsls	r3, r3, #9
 801414a:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 801414c:	e03f      	b.n	80141ce <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801414e:	68fb      	ldr	r3, [r7, #12]
 8014150:	69db      	ldr	r3, [r3, #28]
 8014152:	697a      	ldr	r2, [r7, #20]
 8014154:	429a      	cmp	r2, r3
 8014156:	d016      	beq.n	8014186 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8014158:	68fb      	ldr	r3, [r7, #12]
 801415a:	695a      	ldr	r2, [r3, #20]
 801415c:	68fb      	ldr	r3, [r7, #12]
 801415e:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8014160:	429a      	cmp	r2, r3
 8014162:	d210      	bcs.n	8014186 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8014164:	693b      	ldr	r3, [r7, #16]
 8014166:	7858      	ldrb	r0, [r3, #1]
 8014168:	68fb      	ldr	r3, [r7, #12]
 801416a:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 801416e:	2301      	movs	r3, #1
 8014170:	697a      	ldr	r2, [r7, #20]
 8014172:	f7fe f98d 	bl	8012490 <disk_read>
 8014176:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8014178:	2b00      	cmp	r3, #0
 801417a:	d004      	beq.n	8014186 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 801417c:	68fb      	ldr	r3, [r7, #12]
 801417e:	2201      	movs	r2, #1
 8014180:	745a      	strb	r2, [r3, #17]
 8014182:	2301      	movs	r3, #1
 8014184:	e04e      	b.n	8014224 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8014186:	68fb      	ldr	r3, [r7, #12]
 8014188:	697a      	ldr	r2, [r7, #20]
 801418a:	61da      	str	r2, [r3, #28]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801418c:	68fb      	ldr	r3, [r7, #12]
 801418e:	695b      	ldr	r3, [r3, #20]
 8014190:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014194:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8014198:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801419a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	429a      	cmp	r2, r3
 80141a0:	d901      	bls.n	80141a6 <f_write+0x264>
 80141a2:	687b      	ldr	r3, [r7, #4]
 80141a4:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80141a6:	68fb      	ldr	r3, [r7, #12]
 80141a8:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 80141ac:	68fb      	ldr	r3, [r7, #12]
 80141ae:	695b      	ldr	r3, [r3, #20]
 80141b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80141b4:	4413      	add	r3, r2
 80141b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80141b8:	69f9      	ldr	r1, [r7, #28]
 80141ba:	4618      	mov	r0, r3
 80141bc:	f7fe fa49 	bl	8012652 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80141c0:	68fb      	ldr	r3, [r7, #12]
 80141c2:	7c1b      	ldrb	r3, [r3, #16]
 80141c4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80141c8:	b2da      	uxtb	r2, r3
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	741a      	strb	r2, [r3, #16]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80141ce:	69fa      	ldr	r2, [r7, #28]
 80141d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141d2:	4413      	add	r3, r2
 80141d4:	61fb      	str	r3, [r7, #28]
 80141d6:	68fb      	ldr	r3, [r7, #12]
 80141d8:	695a      	ldr	r2, [r3, #20]
 80141da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141dc:	441a      	add	r2, r3
 80141de:	68fb      	ldr	r3, [r7, #12]
 80141e0:	615a      	str	r2, [r3, #20]
 80141e2:	68fb      	ldr	r3, [r7, #12]
 80141e4:	68da      	ldr	r2, [r3, #12]
 80141e6:	68fb      	ldr	r3, [r7, #12]
 80141e8:	695b      	ldr	r3, [r3, #20]
 80141ea:	429a      	cmp	r2, r3
 80141ec:	bf38      	it	cc
 80141ee:	461a      	movcc	r2, r3
 80141f0:	68fb      	ldr	r3, [r7, #12]
 80141f2:	60da      	str	r2, [r3, #12]
 80141f4:	683b      	ldr	r3, [r7, #0]
 80141f6:	681a      	ldr	r2, [r3, #0]
 80141f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141fa:	441a      	add	r2, r3
 80141fc:	683b      	ldr	r3, [r7, #0]
 80141fe:	601a      	str	r2, [r3, #0]
 8014200:	687a      	ldr	r2, [r7, #4]
 8014202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014204:	1ad3      	subs	r3, r2, r3
 8014206:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	2b00      	cmp	r3, #0
 801420c:	f47f aed4 	bne.w	8013fb8 <f_write+0x76>
 8014210:	e000      	b.n	8014214 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8014212:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8014214:	68fb      	ldr	r3, [r7, #12]
 8014216:	7c1b      	ldrb	r3, [r3, #16]
 8014218:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801421c:	b2da      	uxtb	r2, r3
 801421e:	68fb      	ldr	r3, [r7, #12]
 8014220:	741a      	strb	r2, [r3, #16]

	LEAVE_FF(fs, FR_OK);
 8014222:	2300      	movs	r3, #0
}
 8014224:	4618      	mov	r0, r3
 8014226:	3730      	adds	r7, #48	@ 0x30
 8014228:	46bd      	mov	sp, r7
 801422a:	bd80      	pop	{r7, pc}

0801422c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801422c:	b580      	push	{r7, lr}
 801422e:	b086      	sub	sp, #24
 8014230:	af00      	add	r7, sp, #0
 8014232:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8014234:	687b      	ldr	r3, [r7, #4]
 8014236:	f107 0208 	add.w	r2, r7, #8
 801423a:	4611      	mov	r1, r2
 801423c:	4618      	mov	r0, r3
 801423e:	f7ff fc7b 	bl	8013b38 <validate>
 8014242:	4603      	mov	r3, r0
 8014244:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8014246:	7dfb      	ldrb	r3, [r7, #23]
 8014248:	2b00      	cmp	r3, #0
 801424a:	d168      	bne.n	801431e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	7c1b      	ldrb	r3, [r3, #16]
 8014250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014254:	2b00      	cmp	r3, #0
 8014256:	d062      	beq.n	801431e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	7c1b      	ldrb	r3, [r3, #16]
 801425c:	b25b      	sxtb	r3, r3
 801425e:	2b00      	cmp	r3, #0
 8014260:	da15      	bge.n	801428e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8014262:	68bb      	ldr	r3, [r7, #8]
 8014264:	7858      	ldrb	r0, [r3, #1]
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 801426c:	687b      	ldr	r3, [r7, #4]
 801426e:	69da      	ldr	r2, [r3, #28]
 8014270:	2301      	movs	r3, #1
 8014272:	f7fe f92d 	bl	80124d0 <disk_write>
 8014276:	4603      	mov	r3, r0
 8014278:	2b00      	cmp	r3, #0
 801427a:	d001      	beq.n	8014280 <f_sync+0x54>
 801427c:	2301      	movs	r3, #1
 801427e:	e04f      	b.n	8014320 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	7c1b      	ldrb	r3, [r3, #16]
 8014284:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014288:	b2da      	uxtb	r2, r3
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	741a      	strb	r2, [r3, #16]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801428e:	f7fd fcd9 	bl	8011c44 <get_fattime>
 8014292:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8014294:	68ba      	ldr	r2, [r7, #8]
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	6a1b      	ldr	r3, [r3, #32]
 801429a:	4619      	mov	r1, r3
 801429c:	4610      	mov	r0, r2
 801429e:	f7fe fa9a 	bl	80127d6 <move_window>
 80142a2:	4603      	mov	r3, r0
 80142a4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80142a6:	7dfb      	ldrb	r3, [r7, #23]
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	d138      	bne.n	801431e <f_sync+0xf2>
					dir = fp->dir_ptr;
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80142b0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80142b2:	68fb      	ldr	r3, [r7, #12]
 80142b4:	330b      	adds	r3, #11
 80142b6:	781a      	ldrb	r2, [r3, #0]
 80142b8:	68fb      	ldr	r3, [r7, #12]
 80142ba:	330b      	adds	r3, #11
 80142bc:	f042 0220 	orr.w	r2, r2, #32
 80142c0:	b2d2      	uxtb	r2, r2
 80142c2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	6818      	ldr	r0, [r3, #0]
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	689b      	ldr	r3, [r3, #8]
 80142cc:	461a      	mov	r2, r3
 80142ce:	68f9      	ldr	r1, [r7, #12]
 80142d0:	f7fe ffa3 	bl	801321a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80142d4:	68fb      	ldr	r3, [r7, #12]
 80142d6:	f103 021c 	add.w	r2, r3, #28
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	68db      	ldr	r3, [r3, #12]
 80142de:	4619      	mov	r1, r3
 80142e0:	4610      	mov	r0, r2
 80142e2:	f7fe f98a 	bl	80125fa <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80142e6:	68fb      	ldr	r3, [r7, #12]
 80142e8:	3316      	adds	r3, #22
 80142ea:	6939      	ldr	r1, [r7, #16]
 80142ec:	4618      	mov	r0, r3
 80142ee:	f7fe f984 	bl	80125fa <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80142f2:	68fb      	ldr	r3, [r7, #12]
 80142f4:	3312      	adds	r3, #18
 80142f6:	2100      	movs	r1, #0
 80142f8:	4618      	mov	r0, r3
 80142fa:	f7fe f963 	bl	80125c4 <st_word>
					fs->wflag = 1;
 80142fe:	68bb      	ldr	r3, [r7, #8]
 8014300:	2201      	movs	r2, #1
 8014302:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8014304:	68bb      	ldr	r3, [r7, #8]
 8014306:	4618      	mov	r0, r3
 8014308:	f7fe fa92 	bl	8012830 <sync_fs>
 801430c:	4603      	mov	r3, r0
 801430e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	7c1b      	ldrb	r3, [r3, #16]
 8014314:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014318:	b2da      	uxtb	r2, r3
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801431e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014320:	4618      	mov	r0, r3
 8014322:	3718      	adds	r7, #24
 8014324:	46bd      	mov	sp, r7
 8014326:	bd80      	pop	{r7, pc}

08014328 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8014328:	b580      	push	{r7, lr}
 801432a:	b084      	sub	sp, #16
 801432c:	af00      	add	r7, sp, #0
 801432e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8014330:	6878      	ldr	r0, [r7, #4]
 8014332:	f7ff ff7b 	bl	801422c <f_sync>
 8014336:	4603      	mov	r3, r0
 8014338:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801433a:	7bfb      	ldrb	r3, [r7, #15]
 801433c:	2b00      	cmp	r3, #0
 801433e:	d10e      	bne.n	801435e <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	f107 0208 	add.w	r2, r7, #8
 8014346:	4611      	mov	r1, r2
 8014348:	4618      	mov	r0, r3
 801434a:	f7ff fbf5 	bl	8013b38 <validate>
 801434e:	4603      	mov	r3, r0
 8014350:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8014352:	7bfb      	ldrb	r3, [r7, #15]
 8014354:	2b00      	cmp	r3, #0
 8014356:	d102      	bne.n	801435e <f_close+0x36>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	2200      	movs	r2, #0
 801435c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801435e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014360:	4618      	mov	r0, r3
 8014362:	3710      	adds	r7, #16
 8014364:	46bd      	mov	sp, r7
 8014366:	bd80      	pop	{r7, pc}

08014368 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8014368:	b580      	push	{r7, lr}
 801436a:	b096      	sub	sp, #88	@ 0x58
 801436c:	af00      	add	r7, sp, #0
 801436e:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8014370:	f107 010c 	add.w	r1, r7, #12
 8014374:	1d3b      	adds	r3, r7, #4
 8014376:	2202      	movs	r2, #2
 8014378:	4618      	mov	r0, r3
 801437a:	f7ff f995 	bl	80136a8 <find_volume>
 801437e:	4603      	mov	r3, r0
 8014380:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	dj.obj.fs = fs;
 8014384:	68fb      	ldr	r3, [r7, #12]
 8014386:	613b      	str	r3, [r7, #16]
	if (res == FR_OK) {
 8014388:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801438c:	2b00      	cmp	r3, #0
 801438e:	f040 80ec 	bne.w	801456a <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 8014392:	687a      	ldr	r2, [r7, #4]
 8014394:	f107 0310 	add.w	r3, r7, #16
 8014398:	4611      	mov	r1, r2
 801439a:	4618      	mov	r0, r3
 801439c:	f7ff f878 	bl	8013490 <follow_path>
 80143a0:	4603      	mov	r3, r0
 80143a2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 80143a6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d102      	bne.n	80143b4 <f_mkdir+0x4c>
 80143ae:	2308      	movs	r3, #8
 80143b0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80143b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80143b8:	2b04      	cmp	r3, #4
 80143ba:	f040 80d6 	bne.w	801456a <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80143be:	f107 0310 	add.w	r3, r7, #16
 80143c2:	2100      	movs	r1, #0
 80143c4:	4618      	mov	r0, r3
 80143c6:	f7fe fcb6 	bl	8012d36 <create_chain>
 80143ca:	6478      	str	r0, [r7, #68]	@ 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80143cc:	68fb      	ldr	r3, [r7, #12]
 80143ce:	895b      	ldrh	r3, [r3, #10]
 80143d0:	025b      	lsls	r3, r3, #9
 80143d2:	61fb      	str	r3, [r7, #28]
			res = FR_OK;
 80143d4:	2300      	movs	r3, #0
 80143d6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 80143da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80143dc:	2b00      	cmp	r3, #0
 80143de:	d102      	bne.n	80143e6 <f_mkdir+0x7e>
 80143e0:	2307      	movs	r3, #7
 80143e2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 1) res = FR_INT_ERR;
 80143e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80143e8:	2b01      	cmp	r3, #1
 80143ea:	d102      	bne.n	80143f2 <f_mkdir+0x8a>
 80143ec:	2302      	movs	r3, #2
 80143ee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 80143f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80143f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80143f8:	d102      	bne.n	8014400 <f_mkdir+0x98>
 80143fa:	2301      	movs	r3, #1
 80143fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8014400:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014404:	2b00      	cmp	r3, #0
 8014406:	d106      	bne.n	8014416 <f_mkdir+0xae>
 8014408:	68fb      	ldr	r3, [r7, #12]
 801440a:	4618      	mov	r0, r3
 801440c:	f7fe f99f 	bl	801274e <sync_window>
 8014410:	4603      	mov	r3, r0
 8014412:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			tm = GET_FATTIME();
 8014416:	f7fd fc15 	bl	8011c44 <get_fattime>
 801441a:	6438      	str	r0, [r7, #64]	@ 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 801441c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014420:	2b00      	cmp	r3, #0
 8014422:	d16a      	bne.n	80144fa <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 8014424:	68fb      	ldr	r3, [r7, #12]
 8014426:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8014428:	4618      	mov	r0, r3
 801442a:	f7fe fa6f 	bl	801290c <clust2sect>
 801442e:	64f8      	str	r0, [r7, #76]	@ 0x4c
				dir = fs->win;
 8014430:	68fb      	ldr	r3, [r7, #12]
 8014432:	3330      	adds	r3, #48	@ 0x30
 8014434:	63fb      	str	r3, [r7, #60]	@ 0x3c
				mem_set(dir, 0, SS(fs));
 8014436:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801443a:	2100      	movs	r1, #0
 801443c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801443e:	f7fe f929 	bl	8012694 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8014442:	220b      	movs	r2, #11
 8014444:	2120      	movs	r1, #32
 8014446:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8014448:	f7fe f924 	bl	8012694 <mem_set>
					dir[DIR_Name] = '.';
 801444c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801444e:	222e      	movs	r2, #46	@ 0x2e
 8014450:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8014452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014454:	330b      	adds	r3, #11
 8014456:	2210      	movs	r2, #16
 8014458:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 801445a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801445c:	3316      	adds	r3, #22
 801445e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014460:	4618      	mov	r0, r3
 8014462:	f7fe f8ca 	bl	80125fa <st_dword>
					st_clust(fs, dir, dcl);
 8014466:	68fb      	ldr	r3, [r7, #12]
 8014468:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801446a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801446c:	4618      	mov	r0, r3
 801446e:	f7fe fed4 	bl	801321a <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8014472:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014474:	3320      	adds	r3, #32
 8014476:	2220      	movs	r2, #32
 8014478:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801447a:	4618      	mov	r0, r3
 801447c:	f7fe f8e9 	bl	8012652 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8014480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014482:	3321      	adds	r3, #33	@ 0x21
 8014484:	222e      	movs	r2, #46	@ 0x2e
 8014486:	701a      	strb	r2, [r3, #0]
 8014488:	69bb      	ldr	r3, [r7, #24]
 801448a:	64bb      	str	r3, [r7, #72]	@ 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 801448c:	68fb      	ldr	r3, [r7, #12]
 801448e:	781b      	ldrb	r3, [r3, #0]
 8014490:	2b03      	cmp	r3, #3
 8014492:	d106      	bne.n	80144a2 <f_mkdir+0x13a>
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014498:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801449a:	429a      	cmp	r2, r3
 801449c:	d101      	bne.n	80144a2 <f_mkdir+0x13a>
 801449e:	2300      	movs	r3, #0
 80144a0:	64bb      	str	r3, [r7, #72]	@ 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 80144a2:	68f8      	ldr	r0, [r7, #12]
 80144a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144a6:	3320      	adds	r3, #32
 80144a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80144aa:	4619      	mov	r1, r3
 80144ac:	f7fe feb5 	bl	801321a <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80144b0:	68fb      	ldr	r3, [r7, #12]
 80144b2:	895b      	ldrh	r3, [r3, #10]
 80144b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80144b6:	e01b      	b.n	80144f0 <f_mkdir+0x188>
					fs->winsect = dsc++;
 80144b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80144ba:	1c5a      	adds	r2, r3, #1
 80144bc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80144be:	68fa      	ldr	r2, [r7, #12]
 80144c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
					fs->wflag = 1;
 80144c2:	68fb      	ldr	r3, [r7, #12]
 80144c4:	2201      	movs	r2, #1
 80144c6:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 80144c8:	68fb      	ldr	r3, [r7, #12]
 80144ca:	4618      	mov	r0, r3
 80144cc:	f7fe f93f 	bl	801274e <sync_window>
 80144d0:	4603      	mov	r3, r0
 80144d2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					if (res != FR_OK) break;
 80144d6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80144da:	2b00      	cmp	r3, #0
 80144dc:	d10c      	bne.n	80144f8 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 80144de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80144e2:	2100      	movs	r1, #0
 80144e4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80144e6:	f7fe f8d5 	bl	8012694 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80144ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80144ec:	3b01      	subs	r3, #1
 80144ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80144f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d1e0      	bne.n	80144b8 <f_mkdir+0x150>
 80144f6:	e000      	b.n	80144fa <f_mkdir+0x192>
					if (res != FR_OK) break;
 80144f8:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 80144fa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80144fe:	2b00      	cmp	r3, #0
 8014500:	d107      	bne.n	8014512 <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8014502:	f107 0310 	add.w	r3, r7, #16
 8014506:	4618      	mov	r0, r3
 8014508:	f7fe fefc 	bl	8013304 <dir_register>
 801450c:	4603      	mov	r3, r0
 801450e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}
			if (res == FR_OK) {
 8014512:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014516:	2b00      	cmp	r3, #0
 8014518:	d120      	bne.n	801455c <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 801451a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801451c:	63fb      	str	r3, [r7, #60]	@ 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801451e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014520:	3316      	adds	r3, #22
 8014522:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014524:	4618      	mov	r0, r3
 8014526:	f7fe f868 	bl	80125fa <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 801452a:	68fb      	ldr	r3, [r7, #12]
 801452c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801452e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014530:	4618      	mov	r0, r3
 8014532:	f7fe fe72 	bl	801321a <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8014536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014538:	330b      	adds	r3, #11
 801453a:	2210      	movs	r2, #16
 801453c:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801453e:	68fb      	ldr	r3, [r7, #12]
 8014540:	2201      	movs	r2, #1
 8014542:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8014544:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014548:	2b00      	cmp	r3, #0
 801454a:	d10e      	bne.n	801456a <f_mkdir+0x202>
					res = sync_fs(fs);
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	4618      	mov	r0, r3
 8014550:	f7fe f96e 	bl	8012830 <sync_fs>
 8014554:	4603      	mov	r3, r0
 8014556:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 801455a:	e006      	b.n	801456a <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 801455c:	f107 0310 	add.w	r3, r7, #16
 8014560:	2200      	movs	r2, #0
 8014562:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8014564:	4618      	mov	r0, r3
 8014566:	f7fe fb81 	bl	8012c6c <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801456a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 801456e:	4618      	mov	r0, r3
 8014570:	3758      	adds	r7, #88	@ 0x58
 8014572:	46bd      	mov	sp, r7
 8014574:	bd80      	pop	{r7, pc}
	...

08014578 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 8014578:	b590      	push	{r4, r7, lr}
 801457a:	b09d      	sub	sp, #116	@ 0x74
 801457c:	af00      	add	r7, sp, #0
 801457e:	60f8      	str	r0, [r7, #12]
 8014580:	607a      	str	r2, [r7, #4]
 8014582:	603b      	str	r3, [r7, #0]
 8014584:	460b      	mov	r3, r1
 8014586:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 8014588:	2301      	movs	r3, #1
 801458a:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 801458c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8014590:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 8014592:	f107 030c 	add.w	r3, r7, #12
 8014596:	4618      	mov	r0, r3
 8014598:	f7fe ffeb 	bl	8013572 <get_ldnumber>
 801459c:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801459e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	da02      	bge.n	80145aa <f_mkfs+0x32>
 80145a4:	230b      	movs	r3, #11
 80145a6:	f000 bc0d 	b.w	8014dc4 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 80145aa:	4a94      	ldr	r2, [pc, #592]	@ (80147fc <f_mkfs+0x284>)
 80145ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	d005      	beq.n	80145c2 <f_mkfs+0x4a>
 80145b6:	4a91      	ldr	r2, [pc, #580]	@ (80147fc <f_mkfs+0x284>)
 80145b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80145be:	2200      	movs	r2, #0
 80145c0:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 80145c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145c4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 80145c8:	2300      	movs	r3, #0
 80145ca:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 80145ce:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80145d2:	4618      	mov	r0, r3
 80145d4:	f7fd ff36 	bl	8012444 <disk_initialize>
 80145d8:	4603      	mov	r3, r0
 80145da:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 80145de:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80145e2:	f003 0301 	and.w	r3, r3, #1
 80145e6:	2b00      	cmp	r3, #0
 80145e8:	d001      	beq.n	80145ee <f_mkfs+0x76>
 80145ea:	2303      	movs	r3, #3
 80145ec:	e3ea      	b.n	8014dc4 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 80145ee:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80145f2:	f003 0304 	and.w	r3, r3, #4
 80145f6:	2b00      	cmp	r3, #0
 80145f8:	d001      	beq.n	80145fe <f_mkfs+0x86>
 80145fa:	230a      	movs	r3, #10
 80145fc:	e3e2      	b.n	8014dc4 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 80145fe:	f107 0214 	add.w	r2, r7, #20
 8014602:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8014606:	2103      	movs	r1, #3
 8014608:	4618      	mov	r0, r3
 801460a:	f7fd ff81 	bl	8012510 <disk_ioctl>
 801460e:	4603      	mov	r3, r0
 8014610:	2b00      	cmp	r3, #0
 8014612:	d10c      	bne.n	801462e <f_mkfs+0xb6>
 8014614:	697b      	ldr	r3, [r7, #20]
 8014616:	2b00      	cmp	r3, #0
 8014618:	d009      	beq.n	801462e <f_mkfs+0xb6>
 801461a:	697b      	ldr	r3, [r7, #20]
 801461c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8014620:	d805      	bhi.n	801462e <f_mkfs+0xb6>
 8014622:	697b      	ldr	r3, [r7, #20]
 8014624:	1e5a      	subs	r2, r3, #1
 8014626:	697b      	ldr	r3, [r7, #20]
 8014628:	4013      	ands	r3, r2
 801462a:	2b00      	cmp	r3, #0
 801462c:	d001      	beq.n	8014632 <f_mkfs+0xba>
 801462e:	2301      	movs	r3, #1
 8014630:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 8014632:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8014636:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	2b00      	cmp	r3, #0
 801463c:	d003      	beq.n	8014646 <f_mkfs+0xce>
 801463e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014640:	687a      	ldr	r2, [r7, #4]
 8014642:	429a      	cmp	r2, r3
 8014644:	d309      	bcc.n	801465a <f_mkfs+0xe2>
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801464c:	d805      	bhi.n	801465a <f_mkfs+0xe2>
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	1e5a      	subs	r2, r3, #1
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	4013      	ands	r3, r2
 8014656:	2b00      	cmp	r3, #0
 8014658:	d001      	beq.n	801465e <f_mkfs+0xe6>
 801465a:	2313      	movs	r3, #19
 801465c:	e3b2      	b.n	8014dc4 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 801465e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014660:	687a      	ldr	r2, [r7, #4]
 8014662:	fbb2 f3f3 	udiv	r3, r2, r3
 8014666:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 8014668:	683b      	ldr	r3, [r7, #0]
 801466a:	633b      	str	r3, [r7, #48]	@ 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 801466c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801466e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8014672:	fbb2 f3f3 	udiv	r3, r2, r3
 8014676:	62fb      	str	r3, [r7, #44]	@ 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 8014678:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 801467a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801467c:	fb02 f303 	mul.w	r3, r2, r3
 8014680:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 8014682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014684:	2b00      	cmp	r3, #0
 8014686:	d101      	bne.n	801468c <f_mkfs+0x114>
 8014688:	230e      	movs	r3, #14
 801468a:	e39b      	b.n	8014dc4 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 801468c:	f107 0210 	add.w	r2, r7, #16
 8014690:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8014694:	2101      	movs	r1, #1
 8014696:	4618      	mov	r0, r3
 8014698:	f7fd ff3a 	bl	8012510 <disk_ioctl>
 801469c:	4603      	mov	r3, r0
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d001      	beq.n	80146a6 <f_mkfs+0x12e>
 80146a2:	2301      	movs	r3, #1
 80146a4:	e38e      	b.n	8014dc4 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 80146a6:	7afb      	ldrb	r3, [r7, #11]
 80146a8:	f003 0308 	and.w	r3, r3, #8
 80146ac:	2b00      	cmp	r3, #0
 80146ae:	d001      	beq.n	80146b4 <f_mkfs+0x13c>
 80146b0:	2300      	movs	r3, #0
 80146b2:	e000      	b.n	80146b6 <f_mkfs+0x13e>
 80146b4:	233f      	movs	r3, #63	@ 0x3f
 80146b6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 80146b8:	693b      	ldr	r3, [r7, #16]
 80146ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80146bc:	429a      	cmp	r2, r3
 80146be:	d901      	bls.n	80146c4 <f_mkfs+0x14c>
 80146c0:	230e      	movs	r3, #14
 80146c2:	e37f      	b.n	8014dc4 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 80146c4:	693a      	ldr	r2, [r7, #16]
 80146c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146c8:	1ad3      	subs	r3, r2, r3
 80146ca:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 80146cc:	693b      	ldr	r3, [r7, #16]
 80146ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80146d0:	d801      	bhi.n	80146d6 <f_mkfs+0x15e>
 80146d2:	230e      	movs	r3, #14
 80146d4:	e376      	b.n	8014dc4 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	2b80      	cmp	r3, #128	@ 0x80
 80146da:	d901      	bls.n	80146e0 <f_mkfs+0x168>
 80146dc:	2313      	movs	r3, #19
 80146de:	e371      	b.n	8014dc4 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 80146e0:	7afb      	ldrb	r3, [r7, #11]
 80146e2:	f003 0302 	and.w	r3, r3, #2
 80146e6:	2b00      	cmp	r3, #0
 80146e8:	d00d      	beq.n	8014706 <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 80146ea:	7afb      	ldrb	r3, [r7, #11]
 80146ec:	f003 0307 	and.w	r3, r3, #7
 80146f0:	2b02      	cmp	r3, #2
 80146f2:	d004      	beq.n	80146fe <f_mkfs+0x186>
 80146f4:	7afb      	ldrb	r3, [r7, #11]
 80146f6:	f003 0301 	and.w	r3, r3, #1
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d103      	bne.n	8014706 <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 80146fe:	2303      	movs	r3, #3
 8014700:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8014704:	e009      	b.n	801471a <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 8014706:	7afb      	ldrb	r3, [r7, #11]
 8014708:	f003 0301 	and.w	r3, r3, #1
 801470c:	2b00      	cmp	r3, #0
 801470e:	d101      	bne.n	8014714 <f_mkfs+0x19c>
 8014710:	2313      	movs	r3, #19
 8014712:	e357      	b.n	8014dc4 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 8014714:	2302      	movs	r3, #2
 8014716:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 801471a:	687b      	ldr	r3, [r7, #4]
 801471c:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 801471e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014722:	2b03      	cmp	r3, #3
 8014724:	d13c      	bne.n	80147a0 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 8014726:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014728:	2b00      	cmp	r3, #0
 801472a:	d11b      	bne.n	8014764 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 801472c:	693b      	ldr	r3, [r7, #16]
 801472e:	0c5b      	lsrs	r3, r3, #17
 8014730:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8014732:	2300      	movs	r3, #0
 8014734:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014736:	2301      	movs	r3, #1
 8014738:	653b      	str	r3, [r7, #80]	@ 0x50
 801473a:	e005      	b.n	8014748 <f_mkfs+0x1d0>
 801473c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801473e:	3301      	adds	r3, #1
 8014740:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014742:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014744:	005b      	lsls	r3, r3, #1
 8014746:	653b      	str	r3, [r7, #80]	@ 0x50
 8014748:	4a2d      	ldr	r2, [pc, #180]	@ (8014800 <f_mkfs+0x288>)
 801474a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801474c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014750:	2b00      	cmp	r3, #0
 8014752:	d007      	beq.n	8014764 <f_mkfs+0x1ec>
 8014754:	4a2a      	ldr	r2, [pc, #168]	@ (8014800 <f_mkfs+0x288>)
 8014756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014758:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801475c:	461a      	mov	r2, r3
 801475e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014760:	4293      	cmp	r3, r2
 8014762:	d2eb      	bcs.n	801473c <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 8014764:	693a      	ldr	r2, [r7, #16]
 8014766:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014768:	fbb2 f3f3 	udiv	r3, r2, r3
 801476c:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 801476e:	6a3b      	ldr	r3, [r7, #32]
 8014770:	3302      	adds	r3, #2
 8014772:	009a      	lsls	r2, r3, #2
 8014774:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014776:	4413      	add	r3, r2
 8014778:	1e5a      	subs	r2, r3, #1
 801477a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801477c:	fbb2 f3f3 	udiv	r3, r2, r3
 8014780:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 8014782:	2320      	movs	r3, #32
 8014784:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 8014786:	2300      	movs	r3, #0
 8014788:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 801478a:	6a3b      	ldr	r3, [r7, #32]
 801478c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8014790:	4293      	cmp	r3, r2
 8014792:	d903      	bls.n	801479c <f_mkfs+0x224>
 8014794:	6a3b      	ldr	r3, [r7, #32]
 8014796:	4a1b      	ldr	r2, [pc, #108]	@ (8014804 <f_mkfs+0x28c>)
 8014798:	4293      	cmp	r3, r2
 801479a:	d952      	bls.n	8014842 <f_mkfs+0x2ca>
 801479c:	230e      	movs	r3, #14
 801479e:	e311      	b.n	8014dc4 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 80147a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80147a2:	2b00      	cmp	r3, #0
 80147a4:	d11b      	bne.n	80147de <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 80147a6:	693b      	ldr	r3, [r7, #16]
 80147a8:	0b1b      	lsrs	r3, r3, #12
 80147aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 80147ac:	2300      	movs	r3, #0
 80147ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80147b0:	2301      	movs	r3, #1
 80147b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80147b4:	e005      	b.n	80147c2 <f_mkfs+0x24a>
 80147b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80147b8:	3301      	adds	r3, #1
 80147ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80147bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80147be:	005b      	lsls	r3, r3, #1
 80147c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80147c2:	4a11      	ldr	r2, [pc, #68]	@ (8014808 <f_mkfs+0x290>)
 80147c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80147c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80147ca:	2b00      	cmp	r3, #0
 80147cc:	d007      	beq.n	80147de <f_mkfs+0x266>
 80147ce:	4a0e      	ldr	r2, [pc, #56]	@ (8014808 <f_mkfs+0x290>)
 80147d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80147d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80147d6:	461a      	mov	r2, r3
 80147d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80147da:	4293      	cmp	r3, r2
 80147dc:	d2eb      	bcs.n	80147b6 <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 80147de:	693a      	ldr	r2, [r7, #16]
 80147e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80147e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80147e6:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 80147e8:	6a3b      	ldr	r3, [r7, #32]
 80147ea:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80147ee:	4293      	cmp	r3, r2
 80147f0:	d90c      	bls.n	801480c <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 80147f2:	6a3b      	ldr	r3, [r7, #32]
 80147f4:	3302      	adds	r3, #2
 80147f6:	005b      	lsls	r3, r3, #1
 80147f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80147fa:	e012      	b.n	8014822 <f_mkfs+0x2aa>
 80147fc:	20001c44 	.word	0x20001c44
 8014800:	0801ccf8 	.word	0x0801ccf8
 8014804:	0ffffff5 	.word	0x0ffffff5
 8014808:	0801cd08 	.word	0x0801cd08
				} else {
					fmt = FS_FAT12;
 801480c:	2301      	movs	r3, #1
 801480e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 8014812:	6a3a      	ldr	r2, [r7, #32]
 8014814:	4613      	mov	r3, r2
 8014816:	005b      	lsls	r3, r3, #1
 8014818:	4413      	add	r3, r2
 801481a:	3301      	adds	r3, #1
 801481c:	085b      	lsrs	r3, r3, #1
 801481e:	3303      	adds	r3, #3
 8014820:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 8014822:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8014824:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014826:	4413      	add	r3, r2
 8014828:	1e5a      	subs	r2, r3, #1
 801482a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801482c:	fbb2 f3f3 	udiv	r3, r2, r3
 8014830:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 8014832:	2301      	movs	r3, #1
 8014834:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 8014836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014838:	015a      	lsls	r2, r3, #5
 801483a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801483c:	fbb2 f3f3 	udiv	r3, r2, r3
 8014840:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 8014842:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014844:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014846:	4413      	add	r3, r2
 8014848:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 801484a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801484c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801484e:	fb03 f202 	mul.w	r2, r3, r2
 8014852:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014854:	4413      	add	r3, r2
 8014856:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8014858:	4413      	add	r3, r2
 801485a:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 801485c:	697a      	ldr	r2, [r7, #20]
 801485e:	69fb      	ldr	r3, [r7, #28]
 8014860:	4413      	add	r3, r2
 8014862:	1e5a      	subs	r2, r3, #1
 8014864:	697b      	ldr	r3, [r7, #20]
 8014866:	425b      	negs	r3, r3
 8014868:	401a      	ands	r2, r3
 801486a:	69fb      	ldr	r3, [r7, #28]
 801486c:	1ad3      	subs	r3, r2, r3
 801486e:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 8014870:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014874:	2b03      	cmp	r3, #3
 8014876:	d108      	bne.n	801488a <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 8014878:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801487a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801487c:	4413      	add	r3, r2
 801487e:	657b      	str	r3, [r7, #84]	@ 0x54
 8014880:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014882:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014884:	4413      	add	r3, r2
 8014886:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014888:	e006      	b.n	8014898 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 801488a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801488c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801488e:	fbb2 f3f3 	udiv	r3, r2, r3
 8014892:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8014894:	4413      	add	r3, r2
 8014896:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8014898:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801489a:	011a      	lsls	r2, r3, #4
 801489c:	69fb      	ldr	r3, [r7, #28]
 801489e:	441a      	add	r2, r3
 80148a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148a2:	1ad2      	subs	r2, r2, r3
 80148a4:	693b      	ldr	r3, [r7, #16]
 80148a6:	429a      	cmp	r2, r3
 80148a8:	d901      	bls.n	80148ae <f_mkfs+0x336>
 80148aa:	230e      	movs	r3, #14
 80148ac:	e28a      	b.n	8014dc4 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 80148ae:	693a      	ldr	r2, [r7, #16]
 80148b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80148b2:	1ad2      	subs	r2, r2, r3
 80148b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80148b6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80148b8:	fb01 f303 	mul.w	r3, r1, r3
 80148bc:	1ad2      	subs	r2, r2, r3
 80148be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80148c0:	1ad2      	subs	r2, r2, r3
 80148c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80148c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80148c8:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 80148ca:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80148ce:	2b03      	cmp	r3, #3
 80148d0:	d10f      	bne.n	80148f2 <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 80148d2:	6a3b      	ldr	r3, [r7, #32]
 80148d4:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80148d8:	4293      	cmp	r3, r2
 80148da:	d80a      	bhi.n	80148f2 <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 80148dc:	687b      	ldr	r3, [r7, #4]
 80148de:	2b00      	cmp	r3, #0
 80148e0:	d105      	bne.n	80148ee <f_mkfs+0x376>
 80148e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80148e4:	085b      	lsrs	r3, r3, #1
 80148e6:	607b      	str	r3, [r7, #4]
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	2b00      	cmp	r3, #0
 80148ec:	d144      	bne.n	8014978 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 80148ee:	230e      	movs	r3, #14
 80148f0:	e268      	b.n	8014dc4 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 80148f2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80148f6:	2b02      	cmp	r3, #2
 80148f8:	d133      	bne.n	8014962 <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 80148fa:	6a3b      	ldr	r3, [r7, #32]
 80148fc:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8014900:	4293      	cmp	r3, r2
 8014902:	d91e      	bls.n	8014942 <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 8014904:	687b      	ldr	r3, [r7, #4]
 8014906:	2b00      	cmp	r3, #0
 8014908:	d107      	bne.n	801491a <f_mkfs+0x3a2>
 801490a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801490c:	005b      	lsls	r3, r3, #1
 801490e:	2b40      	cmp	r3, #64	@ 0x40
 8014910:	d803      	bhi.n	801491a <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 8014912:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014914:	005b      	lsls	r3, r3, #1
 8014916:	607b      	str	r3, [r7, #4]
 8014918:	e033      	b.n	8014982 <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 801491a:	7afb      	ldrb	r3, [r7, #11]
 801491c:	f003 0302 	and.w	r3, r3, #2
 8014920:	2b00      	cmp	r3, #0
 8014922:	d003      	beq.n	801492c <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 8014924:	2303      	movs	r3, #3
 8014926:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 801492a:	e02a      	b.n	8014982 <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	2b00      	cmp	r3, #0
 8014930:	d105      	bne.n	801493e <f_mkfs+0x3c6>
 8014932:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014934:	005b      	lsls	r3, r3, #1
 8014936:	607b      	str	r3, [r7, #4]
 8014938:	687b      	ldr	r3, [r7, #4]
 801493a:	2b80      	cmp	r3, #128	@ 0x80
 801493c:	d91e      	bls.n	801497c <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 801493e:	230e      	movs	r3, #14
 8014940:	e240      	b.n	8014dc4 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 8014942:	6a3b      	ldr	r3, [r7, #32]
 8014944:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8014948:	4293      	cmp	r3, r2
 801494a:	d80a      	bhi.n	8014962 <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801494c:	687b      	ldr	r3, [r7, #4]
 801494e:	2b00      	cmp	r3, #0
 8014950:	d105      	bne.n	801495e <f_mkfs+0x3e6>
 8014952:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014954:	005b      	lsls	r3, r3, #1
 8014956:	607b      	str	r3, [r7, #4]
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	2b80      	cmp	r3, #128	@ 0x80
 801495c:	d910      	bls.n	8014980 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 801495e:	230e      	movs	r3, #14
 8014960:	e230      	b.n	8014dc4 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 8014962:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014966:	2b01      	cmp	r3, #1
 8014968:	d10c      	bne.n	8014984 <f_mkfs+0x40c>
 801496a:	6a3b      	ldr	r3, [r7, #32]
 801496c:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8014970:	4293      	cmp	r3, r2
 8014972:	d907      	bls.n	8014984 <f_mkfs+0x40c>
 8014974:	230e      	movs	r3, #14
 8014976:	e225      	b.n	8014dc4 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8014978:	bf00      	nop
 801497a:	e6ce      	b.n	801471a <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801497c:	bf00      	nop
 801497e:	e6cc      	b.n	801471a <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8014980:	bf00      	nop
			pau = au;
 8014982:	e6ca      	b.n	801471a <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 8014984:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 8014986:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014988:	461a      	mov	r2, r3
 801498a:	2100      	movs	r1, #0
 801498c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801498e:	f7fd fe81 	bl	8012694 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 8014992:	220b      	movs	r2, #11
 8014994:	49b2      	ldr	r1, [pc, #712]	@ (8014c60 <f_mkfs+0x6e8>)
 8014996:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014998:	f7fd fe5b 	bl	8012652 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 801499c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801499e:	330b      	adds	r3, #11
 80149a0:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80149a2:	4611      	mov	r1, r2
 80149a4:	4618      	mov	r0, r3
 80149a6:	f7fd fe0d 	bl	80125c4 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 80149aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149ac:	330d      	adds	r3, #13
 80149ae:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80149b0:	b2d2      	uxtb	r2, r2
 80149b2:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 80149b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149b6:	330e      	adds	r3, #14
 80149b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80149ba:	b292      	uxth	r2, r2
 80149bc:	4611      	mov	r1, r2
 80149be:	4618      	mov	r0, r3
 80149c0:	f7fd fe00 	bl	80125c4 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 80149c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149c6:	3310      	adds	r3, #16
 80149c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80149ca:	b2d2      	uxtb	r2, r2
 80149cc:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 80149ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149d0:	f103 0211 	add.w	r2, r3, #17
 80149d4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80149d8:	2b03      	cmp	r3, #3
 80149da:	d002      	beq.n	80149e2 <f_mkfs+0x46a>
 80149dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80149de:	b29b      	uxth	r3, r3
 80149e0:	e000      	b.n	80149e4 <f_mkfs+0x46c>
 80149e2:	2300      	movs	r3, #0
 80149e4:	4619      	mov	r1, r3
 80149e6:	4610      	mov	r0, r2
 80149e8:	f7fd fdec 	bl	80125c4 <st_word>
		if (sz_vol < 0x10000) {
 80149ec:	693b      	ldr	r3, [r7, #16]
 80149ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80149f2:	d208      	bcs.n	8014a06 <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 80149f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149f6:	3313      	adds	r3, #19
 80149f8:	693a      	ldr	r2, [r7, #16]
 80149fa:	b292      	uxth	r2, r2
 80149fc:	4611      	mov	r1, r2
 80149fe:	4618      	mov	r0, r3
 8014a00:	f7fd fde0 	bl	80125c4 <st_word>
 8014a04:	e006      	b.n	8014a14 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 8014a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a08:	3320      	adds	r3, #32
 8014a0a:	693a      	ldr	r2, [r7, #16]
 8014a0c:	4611      	mov	r1, r2
 8014a0e:	4618      	mov	r0, r3
 8014a10:	f7fd fdf3 	bl	80125fa <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 8014a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a16:	3315      	adds	r3, #21
 8014a18:	22f8      	movs	r2, #248	@ 0xf8
 8014a1a:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 8014a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a1e:	3318      	adds	r3, #24
 8014a20:	213f      	movs	r1, #63	@ 0x3f
 8014a22:	4618      	mov	r0, r3
 8014a24:	f7fd fdce 	bl	80125c4 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 8014a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a2a:	331a      	adds	r3, #26
 8014a2c:	21ff      	movs	r1, #255	@ 0xff
 8014a2e:	4618      	mov	r0, r3
 8014a30:	f7fd fdc8 	bl	80125c4 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8014a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a36:	331c      	adds	r3, #28
 8014a38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014a3a:	4618      	mov	r0, r3
 8014a3c:	f7fd fddd 	bl	80125fa <st_dword>
		if (fmt == FS_FAT32) {
 8014a40:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014a44:	2b03      	cmp	r3, #3
 8014a46:	d131      	bne.n	8014aac <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 8014a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a4a:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 8014a4e:	f7fd f8f9 	bl	8011c44 <get_fattime>
 8014a52:	4603      	mov	r3, r0
 8014a54:	4619      	mov	r1, r3
 8014a56:	4620      	mov	r0, r4
 8014a58:	f7fd fdcf 	bl	80125fa <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 8014a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a5e:	3324      	adds	r3, #36	@ 0x24
 8014a60:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8014a62:	4618      	mov	r0, r3
 8014a64:	f7fd fdc9 	bl	80125fa <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 8014a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a6a:	332c      	adds	r3, #44	@ 0x2c
 8014a6c:	2102      	movs	r1, #2
 8014a6e:	4618      	mov	r0, r3
 8014a70:	f7fd fdc3 	bl	80125fa <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8014a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a76:	3330      	adds	r3, #48	@ 0x30
 8014a78:	2101      	movs	r1, #1
 8014a7a:	4618      	mov	r0, r3
 8014a7c:	f7fd fda2 	bl	80125c4 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 8014a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a82:	3332      	adds	r3, #50	@ 0x32
 8014a84:	2106      	movs	r1, #6
 8014a86:	4618      	mov	r0, r3
 8014a88:	f7fd fd9c 	bl	80125c4 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 8014a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a8e:	3340      	adds	r3, #64	@ 0x40
 8014a90:	2280      	movs	r2, #128	@ 0x80
 8014a92:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8014a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a96:	3342      	adds	r3, #66	@ 0x42
 8014a98:	2229      	movs	r2, #41	@ 0x29
 8014a9a:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8014a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a9e:	3347      	adds	r3, #71	@ 0x47
 8014aa0:	2213      	movs	r2, #19
 8014aa2:	4970      	ldr	r1, [pc, #448]	@ (8014c64 <f_mkfs+0x6ec>)
 8014aa4:	4618      	mov	r0, r3
 8014aa6:	f7fd fdd4 	bl	8012652 <mem_cpy>
 8014aaa:	e020      	b.n	8014aee <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 8014aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014aae:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 8014ab2:	f7fd f8c7 	bl	8011c44 <get_fattime>
 8014ab6:	4603      	mov	r3, r0
 8014ab8:	4619      	mov	r1, r3
 8014aba:	4620      	mov	r0, r4
 8014abc:	f7fd fd9d 	bl	80125fa <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 8014ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ac2:	3316      	adds	r3, #22
 8014ac4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8014ac6:	b292      	uxth	r2, r2
 8014ac8:	4611      	mov	r1, r2
 8014aca:	4618      	mov	r0, r3
 8014acc:	f7fd fd7a 	bl	80125c4 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 8014ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ad2:	3324      	adds	r3, #36	@ 0x24
 8014ad4:	2280      	movs	r2, #128	@ 0x80
 8014ad6:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 8014ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ada:	3326      	adds	r3, #38	@ 0x26
 8014adc:	2229      	movs	r2, #41	@ 0x29
 8014ade:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8014ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ae2:	332b      	adds	r3, #43	@ 0x2b
 8014ae4:	2213      	movs	r2, #19
 8014ae6:	4960      	ldr	r1, [pc, #384]	@ (8014c68 <f_mkfs+0x6f0>)
 8014ae8:	4618      	mov	r0, r3
 8014aea:	f7fd fdb2 	bl	8012652 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 8014aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014af0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014af4:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014af8:	4618      	mov	r0, r3
 8014afa:	f7fd fd63 	bl	80125c4 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 8014afe:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014b02:	2301      	movs	r3, #1
 8014b04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014b06:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014b08:	f7fd fce2 	bl	80124d0 <disk_write>
 8014b0c:	4603      	mov	r3, r0
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	d001      	beq.n	8014b16 <f_mkfs+0x59e>
 8014b12:	2301      	movs	r3, #1
 8014b14:	e156      	b.n	8014dc4 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 8014b16:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014b1a:	2b03      	cmp	r3, #3
 8014b1c:	d140      	bne.n	8014ba0 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 8014b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b20:	1d9a      	adds	r2, r3, #6
 8014b22:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014b26:	2301      	movs	r3, #1
 8014b28:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014b2a:	f7fd fcd1 	bl	80124d0 <disk_write>
			mem_set(buf, 0, ss);
 8014b2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014b30:	461a      	mov	r2, r3
 8014b32:	2100      	movs	r1, #0
 8014b34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014b36:	f7fd fdad 	bl	8012694 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 8014b3a:	494c      	ldr	r1, [pc, #304]	@ (8014c6c <f_mkfs+0x6f4>)
 8014b3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014b3e:	f7fd fd5c 	bl	80125fa <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 8014b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b44:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8014b48:	4949      	ldr	r1, [pc, #292]	@ (8014c70 <f_mkfs+0x6f8>)
 8014b4a:	4618      	mov	r0, r3
 8014b4c:	f7fd fd55 	bl	80125fa <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8014b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b52:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8014b56:	6a3b      	ldr	r3, [r7, #32]
 8014b58:	3b01      	subs	r3, #1
 8014b5a:	4619      	mov	r1, r3
 8014b5c:	4610      	mov	r0, r2
 8014b5e:	f7fd fd4c 	bl	80125fa <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8014b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b64:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8014b68:	2102      	movs	r1, #2
 8014b6a:	4618      	mov	r0, r3
 8014b6c:	f7fd fd45 	bl	80125fa <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 8014b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b72:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014b76:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014b7a:	4618      	mov	r0, r3
 8014b7c:	f7fd fd22 	bl	80125c4 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 8014b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b82:	1dda      	adds	r2, r3, #7
 8014b84:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014b88:	2301      	movs	r3, #1
 8014b8a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014b8c:	f7fd fca0 	bl	80124d0 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 8014b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b92:	1c5a      	adds	r2, r3, #1
 8014b94:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014b98:	2301      	movs	r3, #1
 8014b9a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014b9c:	f7fd fc98 	bl	80124d0 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 8014ba0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014ba2:	2100      	movs	r1, #0
 8014ba4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014ba6:	f7fd fd75 	bl	8012694 <mem_set>
		sect = b_fat;		/* FAT start sector */
 8014baa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014bac:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8014bae:	2300      	movs	r3, #0
 8014bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014bb2:	e04b      	b.n	8014c4c <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 8014bb4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014bb8:	2b03      	cmp	r3, #3
 8014bba:	d113      	bne.n	8014be4 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 8014bbc:	f06f 0107 	mvn.w	r1, #7
 8014bc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014bc2:	f7fd fd1a 	bl	80125fa <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 8014bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014bc8:	3304      	adds	r3, #4
 8014bca:	f04f 31ff 	mov.w	r1, #4294967295
 8014bce:	4618      	mov	r0, r3
 8014bd0:	f7fd fd13 	bl	80125fa <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 8014bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014bd6:	3308      	adds	r3, #8
 8014bd8:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8014bdc:	4618      	mov	r0, r3
 8014bde:	f7fd fd0c 	bl	80125fa <st_dword>
 8014be2:	e00b      	b.n	8014bfc <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 8014be4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014be8:	2b01      	cmp	r3, #1
 8014bea:	d101      	bne.n	8014bf0 <f_mkfs+0x678>
 8014bec:	4b21      	ldr	r3, [pc, #132]	@ (8014c74 <f_mkfs+0x6fc>)
 8014bee:	e001      	b.n	8014bf4 <f_mkfs+0x67c>
 8014bf0:	f06f 0307 	mvn.w	r3, #7
 8014bf4:	4619      	mov	r1, r3
 8014bf6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014bf8:	f7fd fcff 	bl	80125fa <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 8014bfc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014bfe:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 8014c00:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c04:	4293      	cmp	r3, r2
 8014c06:	bf28      	it	cs
 8014c08:	4613      	movcs	r3, r2
 8014c0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8014c0c:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014c10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014c12:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014c14:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014c16:	f7fd fc5b 	bl	80124d0 <disk_write>
 8014c1a:	4603      	mov	r3, r0
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	d001      	beq.n	8014c24 <f_mkfs+0x6ac>
 8014c20:	2301      	movs	r3, #1
 8014c22:	e0cf      	b.n	8014dc4 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 8014c24:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014c26:	461a      	mov	r2, r3
 8014c28:	2100      	movs	r1, #0
 8014c2a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014c2c:	f7fd fd32 	bl	8012694 <mem_set>
				sect += n; nsect -= n;
 8014c30:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014c32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014c34:	4413      	add	r3, r2
 8014c36:	667b      	str	r3, [r7, #100]	@ 0x64
 8014c38:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014c3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014c3c:	1ad3      	subs	r3, r2, r3
 8014c3e:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 8014c40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014c42:	2b00      	cmp	r3, #0
 8014c44:	d1dc      	bne.n	8014c00 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8014c46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014c48:	3301      	adds	r3, #1
 8014c4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014c4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014c4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014c50:	429a      	cmp	r2, r3
 8014c52:	d3af      	bcc.n	8014bb4 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 8014c54:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014c58:	2b03      	cmp	r3, #3
 8014c5a:	d10d      	bne.n	8014c78 <f_mkfs+0x700>
 8014c5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014c5e:	e00c      	b.n	8014c7a <f_mkfs+0x702>
 8014c60:	0801cbfc 	.word	0x0801cbfc
 8014c64:	0801cc08 	.word	0x0801cc08
 8014c68:	0801cc1c 	.word	0x0801cc1c
 8014c6c:	41615252 	.word	0x41615252
 8014c70:	61417272 	.word	0x61417272
 8014c74:	00fffff8 	.word	0x00fffff8
 8014c78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014c7a:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 8014c7c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c80:	4293      	cmp	r3, r2
 8014c82:	bf28      	it	cs
 8014c84:	4613      	movcs	r3, r2
 8014c86:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8014c88:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014c8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014c8e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014c90:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014c92:	f7fd fc1d 	bl	80124d0 <disk_write>
 8014c96:	4603      	mov	r3, r0
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d001      	beq.n	8014ca0 <f_mkfs+0x728>
 8014c9c:	2301      	movs	r3, #1
 8014c9e:	e091      	b.n	8014dc4 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 8014ca0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014ca2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014ca4:	4413      	add	r3, r2
 8014ca6:	667b      	str	r3, [r7, #100]	@ 0x64
 8014ca8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014caa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014cac:	1ad3      	subs	r3, r2, r3
 8014cae:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 8014cb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	d1e2      	bne.n	8014c7c <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 8014cb6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014cba:	2b03      	cmp	r3, #3
 8014cbc:	d103      	bne.n	8014cc6 <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 8014cbe:	230c      	movs	r3, #12
 8014cc0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8014cc4:	e010      	b.n	8014ce8 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 8014cc6:	693b      	ldr	r3, [r7, #16]
 8014cc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014ccc:	d303      	bcc.n	8014cd6 <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 8014cce:	2306      	movs	r3, #6
 8014cd0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8014cd4:	e008      	b.n	8014ce8 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 8014cd6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014cda:	2b02      	cmp	r3, #2
 8014cdc:	d101      	bne.n	8014ce2 <f_mkfs+0x76a>
 8014cde:	2304      	movs	r3, #4
 8014ce0:	e000      	b.n	8014ce4 <f_mkfs+0x76c>
 8014ce2:	2301      	movs	r3, #1
 8014ce4:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 8014ce8:	7afb      	ldrb	r3, [r7, #11]
 8014cea:	f003 0308 	and.w	r3, r3, #8
 8014cee:	2b00      	cmp	r3, #0
 8014cf0:	d15b      	bne.n	8014daa <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 8014cf2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014cf4:	461a      	mov	r2, r3
 8014cf6:	2100      	movs	r1, #0
 8014cf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014cfa:	f7fd fccb 	bl	8012694 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 8014cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d00:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014d04:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014d08:	4618      	mov	r0, r3
 8014d0a:	f7fd fc5b 	bl	80125c4 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 8014d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d10:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8014d14:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 8014d16:	69bb      	ldr	r3, [r7, #24]
 8014d18:	2200      	movs	r2, #0
 8014d1a:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 8014d1c:	69bb      	ldr	r3, [r7, #24]
 8014d1e:	3301      	adds	r3, #1
 8014d20:	2201      	movs	r2, #1
 8014d22:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 8014d24:	69bb      	ldr	r3, [r7, #24]
 8014d26:	3302      	adds	r3, #2
 8014d28:	2201      	movs	r2, #1
 8014d2a:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 8014d2c:	69bb      	ldr	r3, [r7, #24]
 8014d2e:	3303      	adds	r3, #3
 8014d30:	2200      	movs	r2, #0
 8014d32:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8014d34:	69bb      	ldr	r3, [r7, #24]
 8014d36:	3304      	adds	r3, #4
 8014d38:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8014d3c:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 8014d3e:	693a      	ldr	r2, [r7, #16]
 8014d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d42:	441a      	add	r2, r3
 8014d44:	4b21      	ldr	r3, [pc, #132]	@ (8014dcc <f_mkfs+0x854>)
 8014d46:	fba3 1302 	umull	r1, r3, r3, r2
 8014d4a:	1ad2      	subs	r2, r2, r3
 8014d4c:	0852      	lsrs	r2, r2, #1
 8014d4e:	4413      	add	r3, r2
 8014d50:	0b5b      	lsrs	r3, r3, #13
 8014d52:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 8014d54:	69bb      	ldr	r3, [r7, #24]
 8014d56:	3305      	adds	r3, #5
 8014d58:	22fe      	movs	r2, #254	@ 0xfe
 8014d5a:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8014d5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014d5e:	089b      	lsrs	r3, r3, #2
 8014d60:	b2da      	uxtb	r2, r3
 8014d62:	69bb      	ldr	r3, [r7, #24]
 8014d64:	3306      	adds	r3, #6
 8014d66:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 8014d6a:	b2d2      	uxtb	r2, r2
 8014d6c:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 8014d6e:	69bb      	ldr	r3, [r7, #24]
 8014d70:	3307      	adds	r3, #7
 8014d72:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014d74:	b2d2      	uxtb	r2, r2
 8014d76:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8014d78:	69bb      	ldr	r3, [r7, #24]
 8014d7a:	3308      	adds	r3, #8
 8014d7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014d7e:	4618      	mov	r0, r3
 8014d80:	f7fd fc3b 	bl	80125fa <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8014d84:	69bb      	ldr	r3, [r7, #24]
 8014d86:	330c      	adds	r3, #12
 8014d88:	693a      	ldr	r2, [r7, #16]
 8014d8a:	4611      	mov	r1, r2
 8014d8c:	4618      	mov	r0, r3
 8014d8e:	f7fd fc34 	bl	80125fa <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 8014d92:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014d96:	2301      	movs	r3, #1
 8014d98:	2200      	movs	r2, #0
 8014d9a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014d9c:	f7fd fb98 	bl	80124d0 <disk_write>
 8014da0:	4603      	mov	r3, r0
 8014da2:	2b00      	cmp	r3, #0
 8014da4:	d001      	beq.n	8014daa <f_mkfs+0x832>
 8014da6:	2301      	movs	r3, #1
 8014da8:	e00c      	b.n	8014dc4 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 8014daa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8014dae:	2200      	movs	r2, #0
 8014db0:	2100      	movs	r1, #0
 8014db2:	4618      	mov	r0, r3
 8014db4:	f7fd fbac 	bl	8012510 <disk_ioctl>
 8014db8:	4603      	mov	r3, r0
 8014dba:	2b00      	cmp	r3, #0
 8014dbc:	d001      	beq.n	8014dc2 <f_mkfs+0x84a>
 8014dbe:	2301      	movs	r3, #1
 8014dc0:	e000      	b.n	8014dc4 <f_mkfs+0x84c>

	return FR_OK;
 8014dc2:	2300      	movs	r3, #0
}
 8014dc4:	4618      	mov	r0, r3
 8014dc6:	3774      	adds	r7, #116	@ 0x74
 8014dc8:	46bd      	mov	sp, r7
 8014dca:	bd90      	pop	{r4, r7, pc}
 8014dcc:	0515565b 	.word	0x0515565b

08014dd0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014dd0:	b480      	push	{r7}
 8014dd2:	b087      	sub	sp, #28
 8014dd4:	af00      	add	r7, sp, #0
 8014dd6:	60f8      	str	r0, [r7, #12]
 8014dd8:	60b9      	str	r1, [r7, #8]
 8014dda:	4613      	mov	r3, r2
 8014ddc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8014dde:	2301      	movs	r3, #1
 8014de0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8014de2:	2300      	movs	r3, #0
 8014de4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014de6:	4b1f      	ldr	r3, [pc, #124]	@ (8014e64 <FATFS_LinkDriverEx+0x94>)
 8014de8:	7a5b      	ldrb	r3, [r3, #9]
 8014dea:	b2db      	uxtb	r3, r3
 8014dec:	2b00      	cmp	r3, #0
 8014dee:	d131      	bne.n	8014e54 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8014df0:	4b1c      	ldr	r3, [pc, #112]	@ (8014e64 <FATFS_LinkDriverEx+0x94>)
 8014df2:	7a5b      	ldrb	r3, [r3, #9]
 8014df4:	b2db      	uxtb	r3, r3
 8014df6:	461a      	mov	r2, r3
 8014df8:	4b1a      	ldr	r3, [pc, #104]	@ (8014e64 <FATFS_LinkDriverEx+0x94>)
 8014dfa:	2100      	movs	r1, #0
 8014dfc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8014dfe:	4b19      	ldr	r3, [pc, #100]	@ (8014e64 <FATFS_LinkDriverEx+0x94>)
 8014e00:	7a5b      	ldrb	r3, [r3, #9]
 8014e02:	b2db      	uxtb	r3, r3
 8014e04:	4a17      	ldr	r2, [pc, #92]	@ (8014e64 <FATFS_LinkDriverEx+0x94>)
 8014e06:	009b      	lsls	r3, r3, #2
 8014e08:	4413      	add	r3, r2
 8014e0a:	68fa      	ldr	r2, [r7, #12]
 8014e0c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8014e0e:	4b15      	ldr	r3, [pc, #84]	@ (8014e64 <FATFS_LinkDriverEx+0x94>)
 8014e10:	7a5b      	ldrb	r3, [r3, #9]
 8014e12:	b2db      	uxtb	r3, r3
 8014e14:	461a      	mov	r2, r3
 8014e16:	4b13      	ldr	r3, [pc, #76]	@ (8014e64 <FATFS_LinkDriverEx+0x94>)
 8014e18:	4413      	add	r3, r2
 8014e1a:	79fa      	ldrb	r2, [r7, #7]
 8014e1c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8014e1e:	4b11      	ldr	r3, [pc, #68]	@ (8014e64 <FATFS_LinkDriverEx+0x94>)
 8014e20:	7a5b      	ldrb	r3, [r3, #9]
 8014e22:	b2db      	uxtb	r3, r3
 8014e24:	1c5a      	adds	r2, r3, #1
 8014e26:	b2d1      	uxtb	r1, r2
 8014e28:	4a0e      	ldr	r2, [pc, #56]	@ (8014e64 <FATFS_LinkDriverEx+0x94>)
 8014e2a:	7251      	strb	r1, [r2, #9]
 8014e2c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8014e2e:	7dbb      	ldrb	r3, [r7, #22]
 8014e30:	3330      	adds	r3, #48	@ 0x30
 8014e32:	b2da      	uxtb	r2, r3
 8014e34:	68bb      	ldr	r3, [r7, #8]
 8014e36:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014e38:	68bb      	ldr	r3, [r7, #8]
 8014e3a:	3301      	adds	r3, #1
 8014e3c:	223a      	movs	r2, #58	@ 0x3a
 8014e3e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8014e40:	68bb      	ldr	r3, [r7, #8]
 8014e42:	3302      	adds	r3, #2
 8014e44:	222f      	movs	r2, #47	@ 0x2f
 8014e46:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014e48:	68bb      	ldr	r3, [r7, #8]
 8014e4a:	3303      	adds	r3, #3
 8014e4c:	2200      	movs	r2, #0
 8014e4e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014e50:	2300      	movs	r3, #0
 8014e52:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014e54:	7dfb      	ldrb	r3, [r7, #23]
}
 8014e56:	4618      	mov	r0, r3
 8014e58:	371c      	adds	r7, #28
 8014e5a:	46bd      	mov	sp, r7
 8014e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e60:	4770      	bx	lr
 8014e62:	bf00      	nop
 8014e64:	20001c4c 	.word	0x20001c4c

08014e68 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014e68:	b580      	push	{r7, lr}
 8014e6a:	b082      	sub	sp, #8
 8014e6c:	af00      	add	r7, sp, #0
 8014e6e:	6078      	str	r0, [r7, #4]
 8014e70:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014e72:	2200      	movs	r2, #0
 8014e74:	6839      	ldr	r1, [r7, #0]
 8014e76:	6878      	ldr	r0, [r7, #4]
 8014e78:	f7ff ffaa 	bl	8014dd0 <FATFS_LinkDriverEx>
 8014e7c:	4603      	mov	r3, r0
}
 8014e7e:	4618      	mov	r0, r3
 8014e80:	3708      	adds	r7, #8
 8014e82:	46bd      	mov	sp, r7
 8014e84:	bd80      	pop	{r7, pc}

08014e86 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8014e86:	b480      	push	{r7}
 8014e88:	b085      	sub	sp, #20
 8014e8a:	af00      	add	r7, sp, #0
 8014e8c:	4603      	mov	r3, r0
 8014e8e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8014e90:	2300      	movs	r3, #0
 8014e92:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8014e94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014e98:	2b84      	cmp	r3, #132	@ 0x84
 8014e9a:	d005      	beq.n	8014ea8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8014e9c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014ea0:	68fb      	ldr	r3, [r7, #12]
 8014ea2:	4413      	add	r3, r2
 8014ea4:	3303      	adds	r3, #3
 8014ea6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8014ea8:	68fb      	ldr	r3, [r7, #12]
}
 8014eaa:	4618      	mov	r0, r3
 8014eac:	3714      	adds	r7, #20
 8014eae:	46bd      	mov	sp, r7
 8014eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014eb4:	4770      	bx	lr

08014eb6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8014eb6:	b480      	push	{r7}
 8014eb8:	b083      	sub	sp, #12
 8014eba:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014ebc:	f3ef 8305 	mrs	r3, IPSR
 8014ec0:	607b      	str	r3, [r7, #4]
  return(result);
 8014ec2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8014ec4:	2b00      	cmp	r3, #0
 8014ec6:	bf14      	ite	ne
 8014ec8:	2301      	movne	r3, #1
 8014eca:	2300      	moveq	r3, #0
 8014ecc:	b2db      	uxtb	r3, r3
}
 8014ece:	4618      	mov	r0, r3
 8014ed0:	370c      	adds	r7, #12
 8014ed2:	46bd      	mov	sp, r7
 8014ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ed8:	4770      	bx	lr

08014eda <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8014eda:	b580      	push	{r7, lr}
 8014edc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8014ede:	f001 f9cd 	bl	801627c <vTaskStartScheduler>
  
  return osOK;
 8014ee2:	2300      	movs	r3, #0
}
 8014ee4:	4618      	mov	r0, r3
 8014ee6:	bd80      	pop	{r7, pc}

08014ee8 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8014ee8:	b580      	push	{r7, lr}
 8014eea:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8014eec:	f001 fe2e 	bl	8016b4c <xTaskGetSchedulerState>
 8014ef0:	4603      	mov	r3, r0
 8014ef2:	2b01      	cmp	r3, #1
 8014ef4:	d101      	bne.n	8014efa <osKernelRunning+0x12>
    return 0;
 8014ef6:	2300      	movs	r3, #0
 8014ef8:	e000      	b.n	8014efc <osKernelRunning+0x14>
  else
    return 1;
 8014efa:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8014efc:	4618      	mov	r0, r3
 8014efe:	bd80      	pop	{r7, pc}

08014f00 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8014f00:	b580      	push	{r7, lr}
 8014f02:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8014f04:	f7ff ffd7 	bl	8014eb6 <inHandlerMode>
 8014f08:	4603      	mov	r3, r0
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	d003      	beq.n	8014f16 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8014f0e:	f001 fad9 	bl	80164c4 <xTaskGetTickCountFromISR>
 8014f12:	4603      	mov	r3, r0
 8014f14:	e002      	b.n	8014f1c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8014f16:	f001 fac5 	bl	80164a4 <xTaskGetTickCount>
 8014f1a:	4603      	mov	r3, r0
  }
}
 8014f1c:	4618      	mov	r0, r3
 8014f1e:	bd80      	pop	{r7, pc}

08014f20 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8014f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014f22:	b089      	sub	sp, #36	@ 0x24
 8014f24:	af04      	add	r7, sp, #16
 8014f26:	6078      	str	r0, [r7, #4]
 8014f28:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	695b      	ldr	r3, [r3, #20]
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	d020      	beq.n	8014f74 <osThreadCreate+0x54>
 8014f32:	687b      	ldr	r3, [r7, #4]
 8014f34:	699b      	ldr	r3, [r3, #24]
 8014f36:	2b00      	cmp	r3, #0
 8014f38:	d01c      	beq.n	8014f74 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	685c      	ldr	r4, [r3, #4]
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	691e      	ldr	r6, [r3, #16]
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014f4c:	4618      	mov	r0, r3
 8014f4e:	f7ff ff9a 	bl	8014e86 <makeFreeRtosPriority>
 8014f52:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	695b      	ldr	r3, [r3, #20]
 8014f58:	687a      	ldr	r2, [r7, #4]
 8014f5a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014f5c:	9202      	str	r2, [sp, #8]
 8014f5e:	9301      	str	r3, [sp, #4]
 8014f60:	9100      	str	r1, [sp, #0]
 8014f62:	683b      	ldr	r3, [r7, #0]
 8014f64:	4632      	mov	r2, r6
 8014f66:	4629      	mov	r1, r5
 8014f68:	4620      	mov	r0, r4
 8014f6a:	f000 ffa5 	bl	8015eb8 <xTaskCreateStatic>
 8014f6e:	4603      	mov	r3, r0
 8014f70:	60fb      	str	r3, [r7, #12]
 8014f72:	e01c      	b.n	8014fae <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014f74:	687b      	ldr	r3, [r7, #4]
 8014f76:	685c      	ldr	r4, [r3, #4]
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014f7c:	687b      	ldr	r3, [r7, #4]
 8014f7e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014f80:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014f82:	687b      	ldr	r3, [r7, #4]
 8014f84:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014f88:	4618      	mov	r0, r3
 8014f8a:	f7ff ff7c 	bl	8014e86 <makeFreeRtosPriority>
 8014f8e:	4602      	mov	r2, r0
 8014f90:	f107 030c 	add.w	r3, r7, #12
 8014f94:	9301      	str	r3, [sp, #4]
 8014f96:	9200      	str	r2, [sp, #0]
 8014f98:	683b      	ldr	r3, [r7, #0]
 8014f9a:	4632      	mov	r2, r6
 8014f9c:	4629      	mov	r1, r5
 8014f9e:	4620      	mov	r0, r4
 8014fa0:	f000 fff0 	bl	8015f84 <xTaskCreate>
 8014fa4:	4603      	mov	r3, r0
 8014fa6:	2b01      	cmp	r3, #1
 8014fa8:	d001      	beq.n	8014fae <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8014faa:	2300      	movs	r3, #0
 8014fac:	e000      	b.n	8014fb0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8014fae:	68fb      	ldr	r3, [r7, #12]
}
 8014fb0:	4618      	mov	r0, r3
 8014fb2:	3714      	adds	r7, #20
 8014fb4:	46bd      	mov	sp, r7
 8014fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014fb8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8014fb8:	b580      	push	{r7, lr}
 8014fba:	b084      	sub	sp, #16
 8014fbc:	af00      	add	r7, sp, #0
 8014fbe:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8014fc4:	68fb      	ldr	r3, [r7, #12]
 8014fc6:	2b00      	cmp	r3, #0
 8014fc8:	d001      	beq.n	8014fce <osDelay+0x16>
 8014fca:	68fb      	ldr	r3, [r7, #12]
 8014fcc:	e000      	b.n	8014fd0 <osDelay+0x18>
 8014fce:	2301      	movs	r3, #1
 8014fd0:	4618      	mov	r0, r3
 8014fd2:	f001 f91b 	bl	801620c <vTaskDelay>
  
  return osOK;
 8014fd6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8014fd8:	4618      	mov	r0, r3
 8014fda:	3710      	adds	r7, #16
 8014fdc:	46bd      	mov	sp, r7
 8014fde:	bd80      	pop	{r7, pc}

08014fe0 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8014fe0:	b590      	push	{r4, r7, lr}
 8014fe2:	b085      	sub	sp, #20
 8014fe4:	af02      	add	r7, sp, #8
 8014fe6:	6078      	str	r0, [r7, #4]
 8014fe8:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	689b      	ldr	r3, [r3, #8]
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d011      	beq.n	8015016 <osMessageCreate+0x36>
 8014ff2:	687b      	ldr	r3, [r7, #4]
 8014ff4:	68db      	ldr	r3, [r3, #12]
 8014ff6:	2b00      	cmp	r3, #0
 8014ff8:	d00d      	beq.n	8015016 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	6818      	ldr	r0, [r3, #0]
 8014ffe:	687b      	ldr	r3, [r7, #4]
 8015000:	6859      	ldr	r1, [r3, #4]
 8015002:	687b      	ldr	r3, [r7, #4]
 8015004:	689a      	ldr	r2, [r3, #8]
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	68db      	ldr	r3, [r3, #12]
 801500a:	2400      	movs	r4, #0
 801500c:	9400      	str	r4, [sp, #0]
 801500e:	f000 f9f9 	bl	8015404 <xQueueGenericCreateStatic>
 8015012:	4603      	mov	r3, r0
 8015014:	e008      	b.n	8015028 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	6818      	ldr	r0, [r3, #0]
 801501a:	687b      	ldr	r3, [r7, #4]
 801501c:	685b      	ldr	r3, [r3, #4]
 801501e:	2200      	movs	r2, #0
 8015020:	4619      	mov	r1, r3
 8015022:	f000 fa76 	bl	8015512 <xQueueGenericCreate>
 8015026:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8015028:	4618      	mov	r0, r3
 801502a:	370c      	adds	r7, #12
 801502c:	46bd      	mov	sp, r7
 801502e:	bd90      	pop	{r4, r7, pc}

08015030 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8015030:	b580      	push	{r7, lr}
 8015032:	b086      	sub	sp, #24
 8015034:	af00      	add	r7, sp, #0
 8015036:	60f8      	str	r0, [r7, #12]
 8015038:	60b9      	str	r1, [r7, #8]
 801503a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 801503c:	2300      	movs	r3, #0
 801503e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8015040:	687b      	ldr	r3, [r7, #4]
 8015042:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8015044:	697b      	ldr	r3, [r7, #20]
 8015046:	2b00      	cmp	r3, #0
 8015048:	d101      	bne.n	801504e <osMessagePut+0x1e>
    ticks = 1;
 801504a:	2301      	movs	r3, #1
 801504c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 801504e:	f7ff ff32 	bl	8014eb6 <inHandlerMode>
 8015052:	4603      	mov	r3, r0
 8015054:	2b00      	cmp	r3, #0
 8015056:	d018      	beq.n	801508a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8015058:	f107 0210 	add.w	r2, r7, #16
 801505c:	f107 0108 	add.w	r1, r7, #8
 8015060:	2300      	movs	r3, #0
 8015062:	68f8      	ldr	r0, [r7, #12]
 8015064:	f000 fbc2 	bl	80157ec <xQueueGenericSendFromISR>
 8015068:	4603      	mov	r3, r0
 801506a:	2b01      	cmp	r3, #1
 801506c:	d001      	beq.n	8015072 <osMessagePut+0x42>
      return osErrorOS;
 801506e:	23ff      	movs	r3, #255	@ 0xff
 8015070:	e018      	b.n	80150a4 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8015072:	693b      	ldr	r3, [r7, #16]
 8015074:	2b00      	cmp	r3, #0
 8015076:	d014      	beq.n	80150a2 <osMessagePut+0x72>
 8015078:	4b0c      	ldr	r3, [pc, #48]	@ (80150ac <osMessagePut+0x7c>)
 801507a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801507e:	601a      	str	r2, [r3, #0]
 8015080:	f3bf 8f4f 	dsb	sy
 8015084:	f3bf 8f6f 	isb	sy
 8015088:	e00b      	b.n	80150a2 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 801508a:	f107 0108 	add.w	r1, r7, #8
 801508e:	2300      	movs	r3, #0
 8015090:	697a      	ldr	r2, [r7, #20]
 8015092:	68f8      	ldr	r0, [r7, #12]
 8015094:	f000 faa0 	bl	80155d8 <xQueueGenericSend>
 8015098:	4603      	mov	r3, r0
 801509a:	2b01      	cmp	r3, #1
 801509c:	d001      	beq.n	80150a2 <osMessagePut+0x72>
      return osErrorOS;
 801509e:	23ff      	movs	r3, #255	@ 0xff
 80150a0:	e000      	b.n	80150a4 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80150a2:	2300      	movs	r3, #0
}
 80150a4:	4618      	mov	r0, r3
 80150a6:	3718      	adds	r7, #24
 80150a8:	46bd      	mov	sp, r7
 80150aa:	bd80      	pop	{r7, pc}
 80150ac:	e000ed04 	.word	0xe000ed04

080150b0 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80150b0:	b590      	push	{r4, r7, lr}
 80150b2:	b08b      	sub	sp, #44	@ 0x2c
 80150b4:	af00      	add	r7, sp, #0
 80150b6:	60f8      	str	r0, [r7, #12]
 80150b8:	60b9      	str	r1, [r7, #8]
 80150ba:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80150bc:	68bb      	ldr	r3, [r7, #8]
 80150be:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80150c0:	2300      	movs	r3, #0
 80150c2:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80150c4:	68bb      	ldr	r3, [r7, #8]
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	d10a      	bne.n	80150e0 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80150ca:	2380      	movs	r3, #128	@ 0x80
 80150cc:	617b      	str	r3, [r7, #20]
    return event;
 80150ce:	68fb      	ldr	r3, [r7, #12]
 80150d0:	461c      	mov	r4, r3
 80150d2:	f107 0314 	add.w	r3, r7, #20
 80150d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80150da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80150de:	e054      	b.n	801518a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80150e0:	2300      	movs	r3, #0
 80150e2:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80150e4:	2300      	movs	r3, #0
 80150e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 80150e8:	687b      	ldr	r3, [r7, #4]
 80150ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150ee:	d103      	bne.n	80150f8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80150f0:	f04f 33ff 	mov.w	r3, #4294967295
 80150f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80150f6:	e009      	b.n	801510c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	2b00      	cmp	r3, #0
 80150fc:	d006      	beq.n	801510c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8015102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015104:	2b00      	cmp	r3, #0
 8015106:	d101      	bne.n	801510c <osMessageGet+0x5c>
      ticks = 1;
 8015108:	2301      	movs	r3, #1
 801510a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 801510c:	f7ff fed3 	bl	8014eb6 <inHandlerMode>
 8015110:	4603      	mov	r3, r0
 8015112:	2b00      	cmp	r3, #0
 8015114:	d01c      	beq.n	8015150 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8015116:	f107 0220 	add.w	r2, r7, #32
 801511a:	f107 0314 	add.w	r3, r7, #20
 801511e:	3304      	adds	r3, #4
 8015120:	4619      	mov	r1, r3
 8015122:	68b8      	ldr	r0, [r7, #8]
 8015124:	f000 fcee 	bl	8015b04 <xQueueReceiveFromISR>
 8015128:	4603      	mov	r3, r0
 801512a:	2b01      	cmp	r3, #1
 801512c:	d102      	bne.n	8015134 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 801512e:	2310      	movs	r3, #16
 8015130:	617b      	str	r3, [r7, #20]
 8015132:	e001      	b.n	8015138 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8015134:	2300      	movs	r3, #0
 8015136:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8015138:	6a3b      	ldr	r3, [r7, #32]
 801513a:	2b00      	cmp	r3, #0
 801513c:	d01d      	beq.n	801517a <osMessageGet+0xca>
 801513e:	4b15      	ldr	r3, [pc, #84]	@ (8015194 <osMessageGet+0xe4>)
 8015140:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015144:	601a      	str	r2, [r3, #0]
 8015146:	f3bf 8f4f 	dsb	sy
 801514a:	f3bf 8f6f 	isb	sy
 801514e:	e014      	b.n	801517a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8015150:	f107 0314 	add.w	r3, r7, #20
 8015154:	3304      	adds	r3, #4
 8015156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015158:	4619      	mov	r1, r3
 801515a:	68b8      	ldr	r0, [r7, #8]
 801515c:	f000 fbea 	bl	8015934 <xQueueReceive>
 8015160:	4603      	mov	r3, r0
 8015162:	2b01      	cmp	r3, #1
 8015164:	d102      	bne.n	801516c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8015166:	2310      	movs	r3, #16
 8015168:	617b      	str	r3, [r7, #20]
 801516a:	e006      	b.n	801517a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 801516c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801516e:	2b00      	cmp	r3, #0
 8015170:	d101      	bne.n	8015176 <osMessageGet+0xc6>
 8015172:	2300      	movs	r3, #0
 8015174:	e000      	b.n	8015178 <osMessageGet+0xc8>
 8015176:	2340      	movs	r3, #64	@ 0x40
 8015178:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 801517a:	68fb      	ldr	r3, [r7, #12]
 801517c:	461c      	mov	r4, r3
 801517e:	f107 0314 	add.w	r3, r7, #20
 8015182:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015186:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801518a:	68f8      	ldr	r0, [r7, #12]
 801518c:	372c      	adds	r7, #44	@ 0x2c
 801518e:	46bd      	mov	sp, r7
 8015190:	bd90      	pop	{r4, r7, pc}
 8015192:	bf00      	nop
 8015194:	e000ed04 	.word	0xe000ed04

08015198 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8015198:	b580      	push	{r7, lr}
 801519a:	b082      	sub	sp, #8
 801519c:	af00      	add	r7, sp, #0
 801519e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80151a0:	f7ff fe89 	bl	8014eb6 <inHandlerMode>
 80151a4:	4603      	mov	r3, r0
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	d004      	beq.n	80151b4 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 80151aa:	6878      	ldr	r0, [r7, #4]
 80151ac:	f000 fd53 	bl	8015c56 <uxQueueMessagesWaitingFromISR>
 80151b0:	4603      	mov	r3, r0
 80151b2:	e003      	b.n	80151bc <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 80151b4:	6878      	ldr	r0, [r7, #4]
 80151b6:	f000 fd2d 	bl	8015c14 <uxQueueMessagesWaiting>
 80151ba:	4603      	mov	r3, r0
  }
}
 80151bc:	4618      	mov	r0, r3
 80151be:	3708      	adds	r7, #8
 80151c0:	46bd      	mov	sp, r7
 80151c2:	bd80      	pop	{r7, pc}

080151c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80151c4:	b480      	push	{r7}
 80151c6:	b083      	sub	sp, #12
 80151c8:	af00      	add	r7, sp, #0
 80151ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	f103 0208 	add.w	r2, r3, #8
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80151d6:	687b      	ldr	r3, [r7, #4]
 80151d8:	f04f 32ff 	mov.w	r2, #4294967295
 80151dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	f103 0208 	add.w	r2, r3, #8
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	f103 0208 	add.w	r2, r3, #8
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	2200      	movs	r2, #0
 80151f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80151f8:	bf00      	nop
 80151fa:	370c      	adds	r7, #12
 80151fc:	46bd      	mov	sp, r7
 80151fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015202:	4770      	bx	lr

08015204 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8015204:	b480      	push	{r7}
 8015206:	b083      	sub	sp, #12
 8015208:	af00      	add	r7, sp, #0
 801520a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	2200      	movs	r2, #0
 8015210:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8015212:	bf00      	nop
 8015214:	370c      	adds	r7, #12
 8015216:	46bd      	mov	sp, r7
 8015218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801521c:	4770      	bx	lr

0801521e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801521e:	b480      	push	{r7}
 8015220:	b085      	sub	sp, #20
 8015222:	af00      	add	r7, sp, #0
 8015224:	6078      	str	r0, [r7, #4]
 8015226:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8015228:	687b      	ldr	r3, [r7, #4]
 801522a:	685b      	ldr	r3, [r3, #4]
 801522c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801522e:	683b      	ldr	r3, [r7, #0]
 8015230:	68fa      	ldr	r2, [r7, #12]
 8015232:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8015234:	68fb      	ldr	r3, [r7, #12]
 8015236:	689a      	ldr	r2, [r3, #8]
 8015238:	683b      	ldr	r3, [r7, #0]
 801523a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801523c:	68fb      	ldr	r3, [r7, #12]
 801523e:	689b      	ldr	r3, [r3, #8]
 8015240:	683a      	ldr	r2, [r7, #0]
 8015242:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8015244:	68fb      	ldr	r3, [r7, #12]
 8015246:	683a      	ldr	r2, [r7, #0]
 8015248:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801524a:	683b      	ldr	r3, [r7, #0]
 801524c:	687a      	ldr	r2, [r7, #4]
 801524e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	681b      	ldr	r3, [r3, #0]
 8015254:	1c5a      	adds	r2, r3, #1
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	601a      	str	r2, [r3, #0]
}
 801525a:	bf00      	nop
 801525c:	3714      	adds	r7, #20
 801525e:	46bd      	mov	sp, r7
 8015260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015264:	4770      	bx	lr

08015266 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015266:	b480      	push	{r7}
 8015268:	b085      	sub	sp, #20
 801526a:	af00      	add	r7, sp, #0
 801526c:	6078      	str	r0, [r7, #4]
 801526e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8015270:	683b      	ldr	r3, [r7, #0]
 8015272:	681b      	ldr	r3, [r3, #0]
 8015274:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8015276:	68bb      	ldr	r3, [r7, #8]
 8015278:	f1b3 3fff 	cmp.w	r3, #4294967295
 801527c:	d103      	bne.n	8015286 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801527e:	687b      	ldr	r3, [r7, #4]
 8015280:	691b      	ldr	r3, [r3, #16]
 8015282:	60fb      	str	r3, [r7, #12]
 8015284:	e00c      	b.n	80152a0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8015286:	687b      	ldr	r3, [r7, #4]
 8015288:	3308      	adds	r3, #8
 801528a:	60fb      	str	r3, [r7, #12]
 801528c:	e002      	b.n	8015294 <vListInsert+0x2e>
 801528e:	68fb      	ldr	r3, [r7, #12]
 8015290:	685b      	ldr	r3, [r3, #4]
 8015292:	60fb      	str	r3, [r7, #12]
 8015294:	68fb      	ldr	r3, [r7, #12]
 8015296:	685b      	ldr	r3, [r3, #4]
 8015298:	681b      	ldr	r3, [r3, #0]
 801529a:	68ba      	ldr	r2, [r7, #8]
 801529c:	429a      	cmp	r2, r3
 801529e:	d2f6      	bcs.n	801528e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80152a0:	68fb      	ldr	r3, [r7, #12]
 80152a2:	685a      	ldr	r2, [r3, #4]
 80152a4:	683b      	ldr	r3, [r7, #0]
 80152a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80152a8:	683b      	ldr	r3, [r7, #0]
 80152aa:	685b      	ldr	r3, [r3, #4]
 80152ac:	683a      	ldr	r2, [r7, #0]
 80152ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80152b0:	683b      	ldr	r3, [r7, #0]
 80152b2:	68fa      	ldr	r2, [r7, #12]
 80152b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80152b6:	68fb      	ldr	r3, [r7, #12]
 80152b8:	683a      	ldr	r2, [r7, #0]
 80152ba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80152bc:	683b      	ldr	r3, [r7, #0]
 80152be:	687a      	ldr	r2, [r7, #4]
 80152c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	681b      	ldr	r3, [r3, #0]
 80152c6:	1c5a      	adds	r2, r3, #1
 80152c8:	687b      	ldr	r3, [r7, #4]
 80152ca:	601a      	str	r2, [r3, #0]
}
 80152cc:	bf00      	nop
 80152ce:	3714      	adds	r7, #20
 80152d0:	46bd      	mov	sp, r7
 80152d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152d6:	4770      	bx	lr

080152d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80152d8:	b480      	push	{r7}
 80152da:	b085      	sub	sp, #20
 80152dc:	af00      	add	r7, sp, #0
 80152de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	691b      	ldr	r3, [r3, #16]
 80152e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	685b      	ldr	r3, [r3, #4]
 80152ea:	687a      	ldr	r2, [r7, #4]
 80152ec:	6892      	ldr	r2, [r2, #8]
 80152ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80152f0:	687b      	ldr	r3, [r7, #4]
 80152f2:	689b      	ldr	r3, [r3, #8]
 80152f4:	687a      	ldr	r2, [r7, #4]
 80152f6:	6852      	ldr	r2, [r2, #4]
 80152f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80152fa:	68fb      	ldr	r3, [r7, #12]
 80152fc:	685b      	ldr	r3, [r3, #4]
 80152fe:	687a      	ldr	r2, [r7, #4]
 8015300:	429a      	cmp	r2, r3
 8015302:	d103      	bne.n	801530c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	689a      	ldr	r2, [r3, #8]
 8015308:	68fb      	ldr	r3, [r7, #12]
 801530a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	2200      	movs	r2, #0
 8015310:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8015312:	68fb      	ldr	r3, [r7, #12]
 8015314:	681b      	ldr	r3, [r3, #0]
 8015316:	1e5a      	subs	r2, r3, #1
 8015318:	68fb      	ldr	r3, [r7, #12]
 801531a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801531c:	68fb      	ldr	r3, [r7, #12]
 801531e:	681b      	ldr	r3, [r3, #0]
}
 8015320:	4618      	mov	r0, r3
 8015322:	3714      	adds	r7, #20
 8015324:	46bd      	mov	sp, r7
 8015326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801532a:	4770      	bx	lr

0801532c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801532c:	b580      	push	{r7, lr}
 801532e:	b084      	sub	sp, #16
 8015330:	af00      	add	r7, sp, #0
 8015332:	6078      	str	r0, [r7, #4]
 8015334:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8015336:	687b      	ldr	r3, [r7, #4]
 8015338:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801533a:	68fb      	ldr	r3, [r7, #12]
 801533c:	2b00      	cmp	r3, #0
 801533e:	d10d      	bne.n	801535c <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8015340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015344:	b672      	cpsid	i
 8015346:	f383 8811 	msr	BASEPRI, r3
 801534a:	f3bf 8f6f 	isb	sy
 801534e:	f3bf 8f4f 	dsb	sy
 8015352:	b662      	cpsie	i
 8015354:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8015356:	bf00      	nop
 8015358:	bf00      	nop
 801535a:	e7fd      	b.n	8015358 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 801535c:	f001 fe16 	bl	8016f8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015360:	68fb      	ldr	r3, [r7, #12]
 8015362:	681a      	ldr	r2, [r3, #0]
 8015364:	68fb      	ldr	r3, [r7, #12]
 8015366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015368:	68f9      	ldr	r1, [r7, #12]
 801536a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801536c:	fb01 f303 	mul.w	r3, r1, r3
 8015370:	441a      	add	r2, r3
 8015372:	68fb      	ldr	r3, [r7, #12]
 8015374:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8015376:	68fb      	ldr	r3, [r7, #12]
 8015378:	2200      	movs	r2, #0
 801537a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801537c:	68fb      	ldr	r3, [r7, #12]
 801537e:	681a      	ldr	r2, [r3, #0]
 8015380:	68fb      	ldr	r3, [r7, #12]
 8015382:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015384:	68fb      	ldr	r3, [r7, #12]
 8015386:	681a      	ldr	r2, [r3, #0]
 8015388:	68fb      	ldr	r3, [r7, #12]
 801538a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801538c:	3b01      	subs	r3, #1
 801538e:	68f9      	ldr	r1, [r7, #12]
 8015390:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015392:	fb01 f303 	mul.w	r3, r1, r3
 8015396:	441a      	add	r2, r3
 8015398:	68fb      	ldr	r3, [r7, #12]
 801539a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801539c:	68fb      	ldr	r3, [r7, #12]
 801539e:	22ff      	movs	r2, #255	@ 0xff
 80153a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80153a4:	68fb      	ldr	r3, [r7, #12]
 80153a6:	22ff      	movs	r2, #255	@ 0xff
 80153a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80153ac:	683b      	ldr	r3, [r7, #0]
 80153ae:	2b00      	cmp	r3, #0
 80153b0:	d114      	bne.n	80153dc <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80153b2:	68fb      	ldr	r3, [r7, #12]
 80153b4:	691b      	ldr	r3, [r3, #16]
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	d01a      	beq.n	80153f0 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80153ba:	68fb      	ldr	r3, [r7, #12]
 80153bc:	3310      	adds	r3, #16
 80153be:	4618      	mov	r0, r3
 80153c0:	f001 f9fa 	bl	80167b8 <xTaskRemoveFromEventList>
 80153c4:	4603      	mov	r3, r0
 80153c6:	2b00      	cmp	r3, #0
 80153c8:	d012      	beq.n	80153f0 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80153ca:	4b0d      	ldr	r3, [pc, #52]	@ (8015400 <xQueueGenericReset+0xd4>)
 80153cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80153d0:	601a      	str	r2, [r3, #0]
 80153d2:	f3bf 8f4f 	dsb	sy
 80153d6:	f3bf 8f6f 	isb	sy
 80153da:	e009      	b.n	80153f0 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80153dc:	68fb      	ldr	r3, [r7, #12]
 80153de:	3310      	adds	r3, #16
 80153e0:	4618      	mov	r0, r3
 80153e2:	f7ff feef 	bl	80151c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80153e6:	68fb      	ldr	r3, [r7, #12]
 80153e8:	3324      	adds	r3, #36	@ 0x24
 80153ea:	4618      	mov	r0, r3
 80153ec:	f7ff feea 	bl	80151c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80153f0:	f001 fe02 	bl	8016ff8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80153f4:	2301      	movs	r3, #1
}
 80153f6:	4618      	mov	r0, r3
 80153f8:	3710      	adds	r7, #16
 80153fa:	46bd      	mov	sp, r7
 80153fc:	bd80      	pop	{r7, pc}
 80153fe:	bf00      	nop
 8015400:	e000ed04 	.word	0xe000ed04

08015404 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8015404:	b580      	push	{r7, lr}
 8015406:	b08e      	sub	sp, #56	@ 0x38
 8015408:	af02      	add	r7, sp, #8
 801540a:	60f8      	str	r0, [r7, #12]
 801540c:	60b9      	str	r1, [r7, #8]
 801540e:	607a      	str	r2, [r7, #4]
 8015410:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015412:	68fb      	ldr	r3, [r7, #12]
 8015414:	2b00      	cmp	r3, #0
 8015416:	d10d      	bne.n	8015434 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8015418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801541c:	b672      	cpsid	i
 801541e:	f383 8811 	msr	BASEPRI, r3
 8015422:	f3bf 8f6f 	isb	sy
 8015426:	f3bf 8f4f 	dsb	sy
 801542a:	b662      	cpsie	i
 801542c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801542e:	bf00      	nop
 8015430:	bf00      	nop
 8015432:	e7fd      	b.n	8015430 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8015434:	683b      	ldr	r3, [r7, #0]
 8015436:	2b00      	cmp	r3, #0
 8015438:	d10d      	bne.n	8015456 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 801543a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801543e:	b672      	cpsid	i
 8015440:	f383 8811 	msr	BASEPRI, r3
 8015444:	f3bf 8f6f 	isb	sy
 8015448:	f3bf 8f4f 	dsb	sy
 801544c:	b662      	cpsie	i
 801544e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015450:	bf00      	nop
 8015452:	bf00      	nop
 8015454:	e7fd      	b.n	8015452 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	2b00      	cmp	r3, #0
 801545a:	d002      	beq.n	8015462 <xQueueGenericCreateStatic+0x5e>
 801545c:	68bb      	ldr	r3, [r7, #8]
 801545e:	2b00      	cmp	r3, #0
 8015460:	d001      	beq.n	8015466 <xQueueGenericCreateStatic+0x62>
 8015462:	2301      	movs	r3, #1
 8015464:	e000      	b.n	8015468 <xQueueGenericCreateStatic+0x64>
 8015466:	2300      	movs	r3, #0
 8015468:	2b00      	cmp	r3, #0
 801546a:	d10d      	bne.n	8015488 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 801546c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015470:	b672      	cpsid	i
 8015472:	f383 8811 	msr	BASEPRI, r3
 8015476:	f3bf 8f6f 	isb	sy
 801547a:	f3bf 8f4f 	dsb	sy
 801547e:	b662      	cpsie	i
 8015480:	623b      	str	r3, [r7, #32]
}
 8015482:	bf00      	nop
 8015484:	bf00      	nop
 8015486:	e7fd      	b.n	8015484 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8015488:	687b      	ldr	r3, [r7, #4]
 801548a:	2b00      	cmp	r3, #0
 801548c:	d102      	bne.n	8015494 <xQueueGenericCreateStatic+0x90>
 801548e:	68bb      	ldr	r3, [r7, #8]
 8015490:	2b00      	cmp	r3, #0
 8015492:	d101      	bne.n	8015498 <xQueueGenericCreateStatic+0x94>
 8015494:	2301      	movs	r3, #1
 8015496:	e000      	b.n	801549a <xQueueGenericCreateStatic+0x96>
 8015498:	2300      	movs	r3, #0
 801549a:	2b00      	cmp	r3, #0
 801549c:	d10d      	bne.n	80154ba <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 801549e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154a2:	b672      	cpsid	i
 80154a4:	f383 8811 	msr	BASEPRI, r3
 80154a8:	f3bf 8f6f 	isb	sy
 80154ac:	f3bf 8f4f 	dsb	sy
 80154b0:	b662      	cpsie	i
 80154b2:	61fb      	str	r3, [r7, #28]
}
 80154b4:	bf00      	nop
 80154b6:	bf00      	nop
 80154b8:	e7fd      	b.n	80154b6 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80154ba:	2348      	movs	r3, #72	@ 0x48
 80154bc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80154be:	697b      	ldr	r3, [r7, #20]
 80154c0:	2b48      	cmp	r3, #72	@ 0x48
 80154c2:	d00d      	beq.n	80154e0 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80154c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154c8:	b672      	cpsid	i
 80154ca:	f383 8811 	msr	BASEPRI, r3
 80154ce:	f3bf 8f6f 	isb	sy
 80154d2:	f3bf 8f4f 	dsb	sy
 80154d6:	b662      	cpsie	i
 80154d8:	61bb      	str	r3, [r7, #24]
}
 80154da:	bf00      	nop
 80154dc:	bf00      	nop
 80154de:	e7fd      	b.n	80154dc <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80154e0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80154e2:	683b      	ldr	r3, [r7, #0]
 80154e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80154e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154e8:	2b00      	cmp	r3, #0
 80154ea:	d00d      	beq.n	8015508 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80154ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154ee:	2201      	movs	r2, #1
 80154f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80154f4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80154f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154fa:	9300      	str	r3, [sp, #0]
 80154fc:	4613      	mov	r3, r2
 80154fe:	687a      	ldr	r2, [r7, #4]
 8015500:	68b9      	ldr	r1, [r7, #8]
 8015502:	68f8      	ldr	r0, [r7, #12]
 8015504:	f000 f848 	bl	8015598 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 801550a:	4618      	mov	r0, r3
 801550c:	3730      	adds	r7, #48	@ 0x30
 801550e:	46bd      	mov	sp, r7
 8015510:	bd80      	pop	{r7, pc}

08015512 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8015512:	b580      	push	{r7, lr}
 8015514:	b08a      	sub	sp, #40	@ 0x28
 8015516:	af02      	add	r7, sp, #8
 8015518:	60f8      	str	r0, [r7, #12]
 801551a:	60b9      	str	r1, [r7, #8]
 801551c:	4613      	mov	r3, r2
 801551e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015520:	68fb      	ldr	r3, [r7, #12]
 8015522:	2b00      	cmp	r3, #0
 8015524:	d10d      	bne.n	8015542 <xQueueGenericCreate+0x30>
	__asm volatile
 8015526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801552a:	b672      	cpsid	i
 801552c:	f383 8811 	msr	BASEPRI, r3
 8015530:	f3bf 8f6f 	isb	sy
 8015534:	f3bf 8f4f 	dsb	sy
 8015538:	b662      	cpsie	i
 801553a:	613b      	str	r3, [r7, #16]
}
 801553c:	bf00      	nop
 801553e:	bf00      	nop
 8015540:	e7fd      	b.n	801553e <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8015542:	68bb      	ldr	r3, [r7, #8]
 8015544:	2b00      	cmp	r3, #0
 8015546:	d102      	bne.n	801554e <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8015548:	2300      	movs	r3, #0
 801554a:	61fb      	str	r3, [r7, #28]
 801554c:	e004      	b.n	8015558 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801554e:	68fb      	ldr	r3, [r7, #12]
 8015550:	68ba      	ldr	r2, [r7, #8]
 8015552:	fb02 f303 	mul.w	r3, r2, r3
 8015556:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015558:	69fb      	ldr	r3, [r7, #28]
 801555a:	3348      	adds	r3, #72	@ 0x48
 801555c:	4618      	mov	r0, r3
 801555e:	f001 fe43 	bl	80171e8 <pvPortMalloc>
 8015562:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015564:	69bb      	ldr	r3, [r7, #24]
 8015566:	2b00      	cmp	r3, #0
 8015568:	d011      	beq.n	801558e <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801556a:	69bb      	ldr	r3, [r7, #24]
 801556c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801556e:	697b      	ldr	r3, [r7, #20]
 8015570:	3348      	adds	r3, #72	@ 0x48
 8015572:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015574:	69bb      	ldr	r3, [r7, #24]
 8015576:	2200      	movs	r2, #0
 8015578:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801557c:	79fa      	ldrb	r2, [r7, #7]
 801557e:	69bb      	ldr	r3, [r7, #24]
 8015580:	9300      	str	r3, [sp, #0]
 8015582:	4613      	mov	r3, r2
 8015584:	697a      	ldr	r2, [r7, #20]
 8015586:	68b9      	ldr	r1, [r7, #8]
 8015588:	68f8      	ldr	r0, [r7, #12]
 801558a:	f000 f805 	bl	8015598 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801558e:	69bb      	ldr	r3, [r7, #24]
	}
 8015590:	4618      	mov	r0, r3
 8015592:	3720      	adds	r7, #32
 8015594:	46bd      	mov	sp, r7
 8015596:	bd80      	pop	{r7, pc}

08015598 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8015598:	b580      	push	{r7, lr}
 801559a:	b084      	sub	sp, #16
 801559c:	af00      	add	r7, sp, #0
 801559e:	60f8      	str	r0, [r7, #12]
 80155a0:	60b9      	str	r1, [r7, #8]
 80155a2:	607a      	str	r2, [r7, #4]
 80155a4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80155a6:	68bb      	ldr	r3, [r7, #8]
 80155a8:	2b00      	cmp	r3, #0
 80155aa:	d103      	bne.n	80155b4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80155ac:	69bb      	ldr	r3, [r7, #24]
 80155ae:	69ba      	ldr	r2, [r7, #24]
 80155b0:	601a      	str	r2, [r3, #0]
 80155b2:	e002      	b.n	80155ba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80155b4:	69bb      	ldr	r3, [r7, #24]
 80155b6:	687a      	ldr	r2, [r7, #4]
 80155b8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80155ba:	69bb      	ldr	r3, [r7, #24]
 80155bc:	68fa      	ldr	r2, [r7, #12]
 80155be:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80155c0:	69bb      	ldr	r3, [r7, #24]
 80155c2:	68ba      	ldr	r2, [r7, #8]
 80155c4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80155c6:	2101      	movs	r1, #1
 80155c8:	69b8      	ldr	r0, [r7, #24]
 80155ca:	f7ff feaf 	bl	801532c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80155ce:	bf00      	nop
 80155d0:	3710      	adds	r7, #16
 80155d2:	46bd      	mov	sp, r7
 80155d4:	bd80      	pop	{r7, pc}
	...

080155d8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80155d8:	b580      	push	{r7, lr}
 80155da:	b08e      	sub	sp, #56	@ 0x38
 80155dc:	af00      	add	r7, sp, #0
 80155de:	60f8      	str	r0, [r7, #12]
 80155e0:	60b9      	str	r1, [r7, #8]
 80155e2:	607a      	str	r2, [r7, #4]
 80155e4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80155e6:	2300      	movs	r3, #0
 80155e8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80155ea:	68fb      	ldr	r3, [r7, #12]
 80155ec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80155ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	d10d      	bne.n	8015610 <xQueueGenericSend+0x38>
	__asm volatile
 80155f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155f8:	b672      	cpsid	i
 80155fa:	f383 8811 	msr	BASEPRI, r3
 80155fe:	f3bf 8f6f 	isb	sy
 8015602:	f3bf 8f4f 	dsb	sy
 8015606:	b662      	cpsie	i
 8015608:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801560a:	bf00      	nop
 801560c:	bf00      	nop
 801560e:	e7fd      	b.n	801560c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015610:	68bb      	ldr	r3, [r7, #8]
 8015612:	2b00      	cmp	r3, #0
 8015614:	d103      	bne.n	801561e <xQueueGenericSend+0x46>
 8015616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801561a:	2b00      	cmp	r3, #0
 801561c:	d101      	bne.n	8015622 <xQueueGenericSend+0x4a>
 801561e:	2301      	movs	r3, #1
 8015620:	e000      	b.n	8015624 <xQueueGenericSend+0x4c>
 8015622:	2300      	movs	r3, #0
 8015624:	2b00      	cmp	r3, #0
 8015626:	d10d      	bne.n	8015644 <xQueueGenericSend+0x6c>
	__asm volatile
 8015628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801562c:	b672      	cpsid	i
 801562e:	f383 8811 	msr	BASEPRI, r3
 8015632:	f3bf 8f6f 	isb	sy
 8015636:	f3bf 8f4f 	dsb	sy
 801563a:	b662      	cpsie	i
 801563c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801563e:	bf00      	nop
 8015640:	bf00      	nop
 8015642:	e7fd      	b.n	8015640 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015644:	683b      	ldr	r3, [r7, #0]
 8015646:	2b02      	cmp	r3, #2
 8015648:	d103      	bne.n	8015652 <xQueueGenericSend+0x7a>
 801564a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801564c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801564e:	2b01      	cmp	r3, #1
 8015650:	d101      	bne.n	8015656 <xQueueGenericSend+0x7e>
 8015652:	2301      	movs	r3, #1
 8015654:	e000      	b.n	8015658 <xQueueGenericSend+0x80>
 8015656:	2300      	movs	r3, #0
 8015658:	2b00      	cmp	r3, #0
 801565a:	d10d      	bne.n	8015678 <xQueueGenericSend+0xa0>
	__asm volatile
 801565c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015660:	b672      	cpsid	i
 8015662:	f383 8811 	msr	BASEPRI, r3
 8015666:	f3bf 8f6f 	isb	sy
 801566a:	f3bf 8f4f 	dsb	sy
 801566e:	b662      	cpsie	i
 8015670:	623b      	str	r3, [r7, #32]
}
 8015672:	bf00      	nop
 8015674:	bf00      	nop
 8015676:	e7fd      	b.n	8015674 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015678:	f001 fa68 	bl	8016b4c <xTaskGetSchedulerState>
 801567c:	4603      	mov	r3, r0
 801567e:	2b00      	cmp	r3, #0
 8015680:	d102      	bne.n	8015688 <xQueueGenericSend+0xb0>
 8015682:	687b      	ldr	r3, [r7, #4]
 8015684:	2b00      	cmp	r3, #0
 8015686:	d101      	bne.n	801568c <xQueueGenericSend+0xb4>
 8015688:	2301      	movs	r3, #1
 801568a:	e000      	b.n	801568e <xQueueGenericSend+0xb6>
 801568c:	2300      	movs	r3, #0
 801568e:	2b00      	cmp	r3, #0
 8015690:	d10d      	bne.n	80156ae <xQueueGenericSend+0xd6>
	__asm volatile
 8015692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015696:	b672      	cpsid	i
 8015698:	f383 8811 	msr	BASEPRI, r3
 801569c:	f3bf 8f6f 	isb	sy
 80156a0:	f3bf 8f4f 	dsb	sy
 80156a4:	b662      	cpsie	i
 80156a6:	61fb      	str	r3, [r7, #28]
}
 80156a8:	bf00      	nop
 80156aa:	bf00      	nop
 80156ac:	e7fd      	b.n	80156aa <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80156ae:	f001 fc6d 	bl	8016f8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80156b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80156b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80156ba:	429a      	cmp	r2, r3
 80156bc:	d302      	bcc.n	80156c4 <xQueueGenericSend+0xec>
 80156be:	683b      	ldr	r3, [r7, #0]
 80156c0:	2b02      	cmp	r3, #2
 80156c2:	d129      	bne.n	8015718 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80156c4:	683a      	ldr	r2, [r7, #0]
 80156c6:	68b9      	ldr	r1, [r7, #8]
 80156c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80156ca:	f000 fae5 	bl	8015c98 <prvCopyDataToQueue>
 80156ce:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80156d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80156d4:	2b00      	cmp	r3, #0
 80156d6:	d010      	beq.n	80156fa <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80156d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156da:	3324      	adds	r3, #36	@ 0x24
 80156dc:	4618      	mov	r0, r3
 80156de:	f001 f86b 	bl	80167b8 <xTaskRemoveFromEventList>
 80156e2:	4603      	mov	r3, r0
 80156e4:	2b00      	cmp	r3, #0
 80156e6:	d013      	beq.n	8015710 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80156e8:	4b3f      	ldr	r3, [pc, #252]	@ (80157e8 <xQueueGenericSend+0x210>)
 80156ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80156ee:	601a      	str	r2, [r3, #0]
 80156f0:	f3bf 8f4f 	dsb	sy
 80156f4:	f3bf 8f6f 	isb	sy
 80156f8:	e00a      	b.n	8015710 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80156fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d007      	beq.n	8015710 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8015700:	4b39      	ldr	r3, [pc, #228]	@ (80157e8 <xQueueGenericSend+0x210>)
 8015702:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015706:	601a      	str	r2, [r3, #0]
 8015708:	f3bf 8f4f 	dsb	sy
 801570c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8015710:	f001 fc72 	bl	8016ff8 <vPortExitCritical>
				return pdPASS;
 8015714:	2301      	movs	r3, #1
 8015716:	e063      	b.n	80157e0 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	2b00      	cmp	r3, #0
 801571c:	d103      	bne.n	8015726 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801571e:	f001 fc6b 	bl	8016ff8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8015722:	2300      	movs	r3, #0
 8015724:	e05c      	b.n	80157e0 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015728:	2b00      	cmp	r3, #0
 801572a:	d106      	bne.n	801573a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801572c:	f107 0314 	add.w	r3, r7, #20
 8015730:	4618      	mov	r0, r3
 8015732:	f001 f8a7 	bl	8016884 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015736:	2301      	movs	r3, #1
 8015738:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801573a:	f001 fc5d 	bl	8016ff8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801573e:	f000 fe03 	bl	8016348 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015742:	f001 fc23 	bl	8016f8c <vPortEnterCritical>
 8015746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015748:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801574c:	b25b      	sxtb	r3, r3
 801574e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015752:	d103      	bne.n	801575c <xQueueGenericSend+0x184>
 8015754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015756:	2200      	movs	r2, #0
 8015758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801575c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801575e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015762:	b25b      	sxtb	r3, r3
 8015764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015768:	d103      	bne.n	8015772 <xQueueGenericSend+0x19a>
 801576a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801576c:	2200      	movs	r2, #0
 801576e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015772:	f001 fc41 	bl	8016ff8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015776:	1d3a      	adds	r2, r7, #4
 8015778:	f107 0314 	add.w	r3, r7, #20
 801577c:	4611      	mov	r1, r2
 801577e:	4618      	mov	r0, r3
 8015780:	f001 f896 	bl	80168b0 <xTaskCheckForTimeOut>
 8015784:	4603      	mov	r3, r0
 8015786:	2b00      	cmp	r3, #0
 8015788:	d124      	bne.n	80157d4 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801578a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801578c:	f000 fb7c 	bl	8015e88 <prvIsQueueFull>
 8015790:	4603      	mov	r3, r0
 8015792:	2b00      	cmp	r3, #0
 8015794:	d018      	beq.n	80157c8 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8015796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015798:	3310      	adds	r3, #16
 801579a:	687a      	ldr	r2, [r7, #4]
 801579c:	4611      	mov	r1, r2
 801579e:	4618      	mov	r0, r3
 80157a0:	f000 ffe2 	bl	8016768 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80157a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157a6:	f000 fb07 	bl	8015db8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80157aa:	f000 fddb 	bl	8016364 <xTaskResumeAll>
 80157ae:	4603      	mov	r3, r0
 80157b0:	2b00      	cmp	r3, #0
 80157b2:	f47f af7c 	bne.w	80156ae <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80157b6:	4b0c      	ldr	r3, [pc, #48]	@ (80157e8 <xQueueGenericSend+0x210>)
 80157b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80157bc:	601a      	str	r2, [r3, #0]
 80157be:	f3bf 8f4f 	dsb	sy
 80157c2:	f3bf 8f6f 	isb	sy
 80157c6:	e772      	b.n	80156ae <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80157c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157ca:	f000 faf5 	bl	8015db8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80157ce:	f000 fdc9 	bl	8016364 <xTaskResumeAll>
 80157d2:	e76c      	b.n	80156ae <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80157d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157d6:	f000 faef 	bl	8015db8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80157da:	f000 fdc3 	bl	8016364 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80157de:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80157e0:	4618      	mov	r0, r3
 80157e2:	3738      	adds	r7, #56	@ 0x38
 80157e4:	46bd      	mov	sp, r7
 80157e6:	bd80      	pop	{r7, pc}
 80157e8:	e000ed04 	.word	0xe000ed04

080157ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80157ec:	b580      	push	{r7, lr}
 80157ee:	b08e      	sub	sp, #56	@ 0x38
 80157f0:	af00      	add	r7, sp, #0
 80157f2:	60f8      	str	r0, [r7, #12]
 80157f4:	60b9      	str	r1, [r7, #8]
 80157f6:	607a      	str	r2, [r7, #4]
 80157f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80157fa:	68fb      	ldr	r3, [r7, #12]
 80157fc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80157fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015800:	2b00      	cmp	r3, #0
 8015802:	d10d      	bne.n	8015820 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8015804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015808:	b672      	cpsid	i
 801580a:	f383 8811 	msr	BASEPRI, r3
 801580e:	f3bf 8f6f 	isb	sy
 8015812:	f3bf 8f4f 	dsb	sy
 8015816:	b662      	cpsie	i
 8015818:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801581a:	bf00      	nop
 801581c:	bf00      	nop
 801581e:	e7fd      	b.n	801581c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015820:	68bb      	ldr	r3, [r7, #8]
 8015822:	2b00      	cmp	r3, #0
 8015824:	d103      	bne.n	801582e <xQueueGenericSendFromISR+0x42>
 8015826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801582a:	2b00      	cmp	r3, #0
 801582c:	d101      	bne.n	8015832 <xQueueGenericSendFromISR+0x46>
 801582e:	2301      	movs	r3, #1
 8015830:	e000      	b.n	8015834 <xQueueGenericSendFromISR+0x48>
 8015832:	2300      	movs	r3, #0
 8015834:	2b00      	cmp	r3, #0
 8015836:	d10d      	bne.n	8015854 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8015838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801583c:	b672      	cpsid	i
 801583e:	f383 8811 	msr	BASEPRI, r3
 8015842:	f3bf 8f6f 	isb	sy
 8015846:	f3bf 8f4f 	dsb	sy
 801584a:	b662      	cpsie	i
 801584c:	623b      	str	r3, [r7, #32]
}
 801584e:	bf00      	nop
 8015850:	bf00      	nop
 8015852:	e7fd      	b.n	8015850 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015854:	683b      	ldr	r3, [r7, #0]
 8015856:	2b02      	cmp	r3, #2
 8015858:	d103      	bne.n	8015862 <xQueueGenericSendFromISR+0x76>
 801585a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801585c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801585e:	2b01      	cmp	r3, #1
 8015860:	d101      	bne.n	8015866 <xQueueGenericSendFromISR+0x7a>
 8015862:	2301      	movs	r3, #1
 8015864:	e000      	b.n	8015868 <xQueueGenericSendFromISR+0x7c>
 8015866:	2300      	movs	r3, #0
 8015868:	2b00      	cmp	r3, #0
 801586a:	d10d      	bne.n	8015888 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 801586c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015870:	b672      	cpsid	i
 8015872:	f383 8811 	msr	BASEPRI, r3
 8015876:	f3bf 8f6f 	isb	sy
 801587a:	f3bf 8f4f 	dsb	sy
 801587e:	b662      	cpsie	i
 8015880:	61fb      	str	r3, [r7, #28]
}
 8015882:	bf00      	nop
 8015884:	bf00      	nop
 8015886:	e7fd      	b.n	8015884 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015888:	f001 fc68 	bl	801715c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801588c:	f3ef 8211 	mrs	r2, BASEPRI
 8015890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015894:	b672      	cpsid	i
 8015896:	f383 8811 	msr	BASEPRI, r3
 801589a:	f3bf 8f6f 	isb	sy
 801589e:	f3bf 8f4f 	dsb	sy
 80158a2:	b662      	cpsie	i
 80158a4:	61ba      	str	r2, [r7, #24]
 80158a6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80158a8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80158aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80158ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80158b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80158b4:	429a      	cmp	r2, r3
 80158b6:	d302      	bcc.n	80158be <xQueueGenericSendFromISR+0xd2>
 80158b8:	683b      	ldr	r3, [r7, #0]
 80158ba:	2b02      	cmp	r3, #2
 80158bc:	d12c      	bne.n	8015918 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80158be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80158c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80158c8:	683a      	ldr	r2, [r7, #0]
 80158ca:	68b9      	ldr	r1, [r7, #8]
 80158cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80158ce:	f000 f9e3 	bl	8015c98 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80158d2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80158d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80158da:	d112      	bne.n	8015902 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80158dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80158e0:	2b00      	cmp	r3, #0
 80158e2:	d016      	beq.n	8015912 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80158e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158e6:	3324      	adds	r3, #36	@ 0x24
 80158e8:	4618      	mov	r0, r3
 80158ea:	f000 ff65 	bl	80167b8 <xTaskRemoveFromEventList>
 80158ee:	4603      	mov	r3, r0
 80158f0:	2b00      	cmp	r3, #0
 80158f2:	d00e      	beq.n	8015912 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80158f4:	687b      	ldr	r3, [r7, #4]
 80158f6:	2b00      	cmp	r3, #0
 80158f8:	d00b      	beq.n	8015912 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	2201      	movs	r2, #1
 80158fe:	601a      	str	r2, [r3, #0]
 8015900:	e007      	b.n	8015912 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015902:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8015906:	3301      	adds	r3, #1
 8015908:	b2db      	uxtb	r3, r3
 801590a:	b25a      	sxtb	r2, r3
 801590c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801590e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8015912:	2301      	movs	r3, #1
 8015914:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8015916:	e001      	b.n	801591c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015918:	2300      	movs	r3, #0
 801591a:	637b      	str	r3, [r7, #52]	@ 0x34
 801591c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801591e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8015920:	693b      	ldr	r3, [r7, #16]
 8015922:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8015926:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801592a:	4618      	mov	r0, r3
 801592c:	3738      	adds	r7, #56	@ 0x38
 801592e:	46bd      	mov	sp, r7
 8015930:	bd80      	pop	{r7, pc}
	...

08015934 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8015934:	b580      	push	{r7, lr}
 8015936:	b08c      	sub	sp, #48	@ 0x30
 8015938:	af00      	add	r7, sp, #0
 801593a:	60f8      	str	r0, [r7, #12]
 801593c:	60b9      	str	r1, [r7, #8]
 801593e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8015940:	2300      	movs	r3, #0
 8015942:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015944:	68fb      	ldr	r3, [r7, #12]
 8015946:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801594a:	2b00      	cmp	r3, #0
 801594c:	d10d      	bne.n	801596a <xQueueReceive+0x36>
	__asm volatile
 801594e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015952:	b672      	cpsid	i
 8015954:	f383 8811 	msr	BASEPRI, r3
 8015958:	f3bf 8f6f 	isb	sy
 801595c:	f3bf 8f4f 	dsb	sy
 8015960:	b662      	cpsie	i
 8015962:	623b      	str	r3, [r7, #32]
}
 8015964:	bf00      	nop
 8015966:	bf00      	nop
 8015968:	e7fd      	b.n	8015966 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801596a:	68bb      	ldr	r3, [r7, #8]
 801596c:	2b00      	cmp	r3, #0
 801596e:	d103      	bne.n	8015978 <xQueueReceive+0x44>
 8015970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015974:	2b00      	cmp	r3, #0
 8015976:	d101      	bne.n	801597c <xQueueReceive+0x48>
 8015978:	2301      	movs	r3, #1
 801597a:	e000      	b.n	801597e <xQueueReceive+0x4a>
 801597c:	2300      	movs	r3, #0
 801597e:	2b00      	cmp	r3, #0
 8015980:	d10d      	bne.n	801599e <xQueueReceive+0x6a>
	__asm volatile
 8015982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015986:	b672      	cpsid	i
 8015988:	f383 8811 	msr	BASEPRI, r3
 801598c:	f3bf 8f6f 	isb	sy
 8015990:	f3bf 8f4f 	dsb	sy
 8015994:	b662      	cpsie	i
 8015996:	61fb      	str	r3, [r7, #28]
}
 8015998:	bf00      	nop
 801599a:	bf00      	nop
 801599c:	e7fd      	b.n	801599a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801599e:	f001 f8d5 	bl	8016b4c <xTaskGetSchedulerState>
 80159a2:	4603      	mov	r3, r0
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	d102      	bne.n	80159ae <xQueueReceive+0x7a>
 80159a8:	687b      	ldr	r3, [r7, #4]
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d101      	bne.n	80159b2 <xQueueReceive+0x7e>
 80159ae:	2301      	movs	r3, #1
 80159b0:	e000      	b.n	80159b4 <xQueueReceive+0x80>
 80159b2:	2300      	movs	r3, #0
 80159b4:	2b00      	cmp	r3, #0
 80159b6:	d10d      	bne.n	80159d4 <xQueueReceive+0xa0>
	__asm volatile
 80159b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159bc:	b672      	cpsid	i
 80159be:	f383 8811 	msr	BASEPRI, r3
 80159c2:	f3bf 8f6f 	isb	sy
 80159c6:	f3bf 8f4f 	dsb	sy
 80159ca:	b662      	cpsie	i
 80159cc:	61bb      	str	r3, [r7, #24]
}
 80159ce:	bf00      	nop
 80159d0:	bf00      	nop
 80159d2:	e7fd      	b.n	80159d0 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80159d4:	f001 fada 	bl	8016f8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80159d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80159dc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80159de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159e0:	2b00      	cmp	r3, #0
 80159e2:	d01f      	beq.n	8015a24 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80159e4:	68b9      	ldr	r1, [r7, #8]
 80159e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80159e8:	f000 f9c0 	bl	8015d6c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80159ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159ee:	1e5a      	subs	r2, r3, #1
 80159f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159f2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80159f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159f6:	691b      	ldr	r3, [r3, #16]
 80159f8:	2b00      	cmp	r3, #0
 80159fa:	d00f      	beq.n	8015a1c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80159fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159fe:	3310      	adds	r3, #16
 8015a00:	4618      	mov	r0, r3
 8015a02:	f000 fed9 	bl	80167b8 <xTaskRemoveFromEventList>
 8015a06:	4603      	mov	r3, r0
 8015a08:	2b00      	cmp	r3, #0
 8015a0a:	d007      	beq.n	8015a1c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015a0c:	4b3c      	ldr	r3, [pc, #240]	@ (8015b00 <xQueueReceive+0x1cc>)
 8015a0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015a12:	601a      	str	r2, [r3, #0]
 8015a14:	f3bf 8f4f 	dsb	sy
 8015a18:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015a1c:	f001 faec 	bl	8016ff8 <vPortExitCritical>
				return pdPASS;
 8015a20:	2301      	movs	r3, #1
 8015a22:	e069      	b.n	8015af8 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015a24:	687b      	ldr	r3, [r7, #4]
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	d103      	bne.n	8015a32 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015a2a:	f001 fae5 	bl	8016ff8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015a2e:	2300      	movs	r3, #0
 8015a30:	e062      	b.n	8015af8 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d106      	bne.n	8015a46 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015a38:	f107 0310 	add.w	r3, r7, #16
 8015a3c:	4618      	mov	r0, r3
 8015a3e:	f000 ff21 	bl	8016884 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015a42:	2301      	movs	r3, #1
 8015a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015a46:	f001 fad7 	bl	8016ff8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015a4a:	f000 fc7d 	bl	8016348 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015a4e:	f001 fa9d 	bl	8016f8c <vPortEnterCritical>
 8015a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015a58:	b25b      	sxtb	r3, r3
 8015a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015a5e:	d103      	bne.n	8015a68 <xQueueReceive+0x134>
 8015a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a62:	2200      	movs	r2, #0
 8015a64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015a6e:	b25b      	sxtb	r3, r3
 8015a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015a74:	d103      	bne.n	8015a7e <xQueueReceive+0x14a>
 8015a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a78:	2200      	movs	r2, #0
 8015a7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015a7e:	f001 fabb 	bl	8016ff8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015a82:	1d3a      	adds	r2, r7, #4
 8015a84:	f107 0310 	add.w	r3, r7, #16
 8015a88:	4611      	mov	r1, r2
 8015a8a:	4618      	mov	r0, r3
 8015a8c:	f000 ff10 	bl	80168b0 <xTaskCheckForTimeOut>
 8015a90:	4603      	mov	r3, r0
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d123      	bne.n	8015ade <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015a96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015a98:	f000 f9e0 	bl	8015e5c <prvIsQueueEmpty>
 8015a9c:	4603      	mov	r3, r0
 8015a9e:	2b00      	cmp	r3, #0
 8015aa0:	d017      	beq.n	8015ad2 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aa4:	3324      	adds	r3, #36	@ 0x24
 8015aa6:	687a      	ldr	r2, [r7, #4]
 8015aa8:	4611      	mov	r1, r2
 8015aaa:	4618      	mov	r0, r3
 8015aac:	f000 fe5c 	bl	8016768 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015ab0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015ab2:	f000 f981 	bl	8015db8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015ab6:	f000 fc55 	bl	8016364 <xTaskResumeAll>
 8015aba:	4603      	mov	r3, r0
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	d189      	bne.n	80159d4 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8015ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8015b00 <xQueueReceive+0x1cc>)
 8015ac2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015ac6:	601a      	str	r2, [r3, #0]
 8015ac8:	f3bf 8f4f 	dsb	sy
 8015acc:	f3bf 8f6f 	isb	sy
 8015ad0:	e780      	b.n	80159d4 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8015ad2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015ad4:	f000 f970 	bl	8015db8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015ad8:	f000 fc44 	bl	8016364 <xTaskResumeAll>
 8015adc:	e77a      	b.n	80159d4 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8015ade:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015ae0:	f000 f96a 	bl	8015db8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015ae4:	f000 fc3e 	bl	8016364 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015ae8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015aea:	f000 f9b7 	bl	8015e5c <prvIsQueueEmpty>
 8015aee:	4603      	mov	r3, r0
 8015af0:	2b00      	cmp	r3, #0
 8015af2:	f43f af6f 	beq.w	80159d4 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015af6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015af8:	4618      	mov	r0, r3
 8015afa:	3730      	adds	r7, #48	@ 0x30
 8015afc:	46bd      	mov	sp, r7
 8015afe:	bd80      	pop	{r7, pc}
 8015b00:	e000ed04 	.word	0xe000ed04

08015b04 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015b04:	b580      	push	{r7, lr}
 8015b06:	b08e      	sub	sp, #56	@ 0x38
 8015b08:	af00      	add	r7, sp, #0
 8015b0a:	60f8      	str	r0, [r7, #12]
 8015b0c:	60b9      	str	r1, [r7, #8]
 8015b0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015b10:	68fb      	ldr	r3, [r7, #12]
 8015b12:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	d10d      	bne.n	8015b36 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8015b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b1e:	b672      	cpsid	i
 8015b20:	f383 8811 	msr	BASEPRI, r3
 8015b24:	f3bf 8f6f 	isb	sy
 8015b28:	f3bf 8f4f 	dsb	sy
 8015b2c:	b662      	cpsie	i
 8015b2e:	623b      	str	r3, [r7, #32]
}
 8015b30:	bf00      	nop
 8015b32:	bf00      	nop
 8015b34:	e7fd      	b.n	8015b32 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015b36:	68bb      	ldr	r3, [r7, #8]
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d103      	bne.n	8015b44 <xQueueReceiveFromISR+0x40>
 8015b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015b40:	2b00      	cmp	r3, #0
 8015b42:	d101      	bne.n	8015b48 <xQueueReceiveFromISR+0x44>
 8015b44:	2301      	movs	r3, #1
 8015b46:	e000      	b.n	8015b4a <xQueueReceiveFromISR+0x46>
 8015b48:	2300      	movs	r3, #0
 8015b4a:	2b00      	cmp	r3, #0
 8015b4c:	d10d      	bne.n	8015b6a <xQueueReceiveFromISR+0x66>
	__asm volatile
 8015b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b52:	b672      	cpsid	i
 8015b54:	f383 8811 	msr	BASEPRI, r3
 8015b58:	f3bf 8f6f 	isb	sy
 8015b5c:	f3bf 8f4f 	dsb	sy
 8015b60:	b662      	cpsie	i
 8015b62:	61fb      	str	r3, [r7, #28]
}
 8015b64:	bf00      	nop
 8015b66:	bf00      	nop
 8015b68:	e7fd      	b.n	8015b66 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015b6a:	f001 faf7 	bl	801715c <vPortValidateInterruptPriority>
	__asm volatile
 8015b6e:	f3ef 8211 	mrs	r2, BASEPRI
 8015b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b76:	b672      	cpsid	i
 8015b78:	f383 8811 	msr	BASEPRI, r3
 8015b7c:	f3bf 8f6f 	isb	sy
 8015b80:	f3bf 8f4f 	dsb	sy
 8015b84:	b662      	cpsie	i
 8015b86:	61ba      	str	r2, [r7, #24]
 8015b88:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8015b8a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015b92:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	d02f      	beq.n	8015bfa <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8015b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015ba0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015ba4:	68b9      	ldr	r1, [r7, #8]
 8015ba6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015ba8:	f000 f8e0 	bl	8015d6c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015bae:	1e5a      	subs	r2, r3, #1
 8015bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bb2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015bb4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8015bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015bbc:	d112      	bne.n	8015be4 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bc0:	691b      	ldr	r3, [r3, #16]
 8015bc2:	2b00      	cmp	r3, #0
 8015bc4:	d016      	beq.n	8015bf4 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bc8:	3310      	adds	r3, #16
 8015bca:	4618      	mov	r0, r3
 8015bcc:	f000 fdf4 	bl	80167b8 <xTaskRemoveFromEventList>
 8015bd0:	4603      	mov	r3, r0
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	d00e      	beq.n	8015bf4 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	2b00      	cmp	r3, #0
 8015bda:	d00b      	beq.n	8015bf4 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8015bdc:	687b      	ldr	r3, [r7, #4]
 8015bde:	2201      	movs	r2, #1
 8015be0:	601a      	str	r2, [r3, #0]
 8015be2:	e007      	b.n	8015bf4 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015be4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015be8:	3301      	adds	r3, #1
 8015bea:	b2db      	uxtb	r3, r3
 8015bec:	b25a      	sxtb	r2, r3
 8015bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8015bf4:	2301      	movs	r3, #1
 8015bf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8015bf8:	e001      	b.n	8015bfe <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8015bfa:	2300      	movs	r3, #0
 8015bfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8015bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c00:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015c02:	693b      	ldr	r3, [r7, #16]
 8015c04:	f383 8811 	msr	BASEPRI, r3
}
 8015c08:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015c0c:	4618      	mov	r0, r3
 8015c0e:	3738      	adds	r7, #56	@ 0x38
 8015c10:	46bd      	mov	sp, r7
 8015c12:	bd80      	pop	{r7, pc}

08015c14 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8015c14:	b580      	push	{r7, lr}
 8015c16:	b084      	sub	sp, #16
 8015c18:	af00      	add	r7, sp, #0
 8015c1a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	2b00      	cmp	r3, #0
 8015c20:	d10d      	bne.n	8015c3e <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8015c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c26:	b672      	cpsid	i
 8015c28:	f383 8811 	msr	BASEPRI, r3
 8015c2c:	f3bf 8f6f 	isb	sy
 8015c30:	f3bf 8f4f 	dsb	sy
 8015c34:	b662      	cpsie	i
 8015c36:	60bb      	str	r3, [r7, #8]
}
 8015c38:	bf00      	nop
 8015c3a:	bf00      	nop
 8015c3c:	e7fd      	b.n	8015c3a <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8015c3e:	f001 f9a5 	bl	8016f8c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015c46:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8015c48:	f001 f9d6 	bl	8016ff8 <vPortExitCritical>

	return uxReturn;
 8015c4c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015c4e:	4618      	mov	r0, r3
 8015c50:	3710      	adds	r7, #16
 8015c52:	46bd      	mov	sp, r7
 8015c54:	bd80      	pop	{r7, pc}

08015c56 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8015c56:	b480      	push	{r7}
 8015c58:	b087      	sub	sp, #28
 8015c5a:	af00      	add	r7, sp, #0
 8015c5c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8015c5e:	687b      	ldr	r3, [r7, #4]
 8015c60:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8015c62:	697b      	ldr	r3, [r7, #20]
 8015c64:	2b00      	cmp	r3, #0
 8015c66:	d10d      	bne.n	8015c84 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8015c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c6c:	b672      	cpsid	i
 8015c6e:	f383 8811 	msr	BASEPRI, r3
 8015c72:	f3bf 8f6f 	isb	sy
 8015c76:	f3bf 8f4f 	dsb	sy
 8015c7a:	b662      	cpsie	i
 8015c7c:	60fb      	str	r3, [r7, #12]
}
 8015c7e:	bf00      	nop
 8015c80:	bf00      	nop
 8015c82:	e7fd      	b.n	8015c80 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8015c84:	697b      	ldr	r3, [r7, #20]
 8015c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015c88:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8015c8a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015c8c:	4618      	mov	r0, r3
 8015c8e:	371c      	adds	r7, #28
 8015c90:	46bd      	mov	sp, r7
 8015c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c96:	4770      	bx	lr

08015c98 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015c98:	b580      	push	{r7, lr}
 8015c9a:	b086      	sub	sp, #24
 8015c9c:	af00      	add	r7, sp, #0
 8015c9e:	60f8      	str	r0, [r7, #12]
 8015ca0:	60b9      	str	r1, [r7, #8]
 8015ca2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015ca4:	2300      	movs	r3, #0
 8015ca6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015ca8:	68fb      	ldr	r3, [r7, #12]
 8015caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015cac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015cae:	68fb      	ldr	r3, [r7, #12]
 8015cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015cb2:	2b00      	cmp	r3, #0
 8015cb4:	d10d      	bne.n	8015cd2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015cb6:	68fb      	ldr	r3, [r7, #12]
 8015cb8:	681b      	ldr	r3, [r3, #0]
 8015cba:	2b00      	cmp	r3, #0
 8015cbc:	d14d      	bne.n	8015d5a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015cbe:	68fb      	ldr	r3, [r7, #12]
 8015cc0:	689b      	ldr	r3, [r3, #8]
 8015cc2:	4618      	mov	r0, r3
 8015cc4:	f000 ff60 	bl	8016b88 <xTaskPriorityDisinherit>
 8015cc8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8015cca:	68fb      	ldr	r3, [r7, #12]
 8015ccc:	2200      	movs	r2, #0
 8015cce:	609a      	str	r2, [r3, #8]
 8015cd0:	e043      	b.n	8015d5a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	2b00      	cmp	r3, #0
 8015cd6:	d119      	bne.n	8015d0c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015cd8:	68fb      	ldr	r3, [r7, #12]
 8015cda:	6858      	ldr	r0, [r3, #4]
 8015cdc:	68fb      	ldr	r3, [r7, #12]
 8015cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015ce0:	461a      	mov	r2, r3
 8015ce2:	68b9      	ldr	r1, [r7, #8]
 8015ce4:	f002 f857 	bl	8017d96 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015ce8:	68fb      	ldr	r3, [r7, #12]
 8015cea:	685a      	ldr	r2, [r3, #4]
 8015cec:	68fb      	ldr	r3, [r7, #12]
 8015cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015cf0:	441a      	add	r2, r3
 8015cf2:	68fb      	ldr	r3, [r7, #12]
 8015cf4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015cf6:	68fb      	ldr	r3, [r7, #12]
 8015cf8:	685a      	ldr	r2, [r3, #4]
 8015cfa:	68fb      	ldr	r3, [r7, #12]
 8015cfc:	689b      	ldr	r3, [r3, #8]
 8015cfe:	429a      	cmp	r2, r3
 8015d00:	d32b      	bcc.n	8015d5a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015d02:	68fb      	ldr	r3, [r7, #12]
 8015d04:	681a      	ldr	r2, [r3, #0]
 8015d06:	68fb      	ldr	r3, [r7, #12]
 8015d08:	605a      	str	r2, [r3, #4]
 8015d0a:	e026      	b.n	8015d5a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8015d0c:	68fb      	ldr	r3, [r7, #12]
 8015d0e:	68d8      	ldr	r0, [r3, #12]
 8015d10:	68fb      	ldr	r3, [r7, #12]
 8015d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d14:	461a      	mov	r2, r3
 8015d16:	68b9      	ldr	r1, [r7, #8]
 8015d18:	f002 f83d 	bl	8017d96 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8015d1c:	68fb      	ldr	r3, [r7, #12]
 8015d1e:	68da      	ldr	r2, [r3, #12]
 8015d20:	68fb      	ldr	r3, [r7, #12]
 8015d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d24:	425b      	negs	r3, r3
 8015d26:	441a      	add	r2, r3
 8015d28:	68fb      	ldr	r3, [r7, #12]
 8015d2a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015d2c:	68fb      	ldr	r3, [r7, #12]
 8015d2e:	68da      	ldr	r2, [r3, #12]
 8015d30:	68fb      	ldr	r3, [r7, #12]
 8015d32:	681b      	ldr	r3, [r3, #0]
 8015d34:	429a      	cmp	r2, r3
 8015d36:	d207      	bcs.n	8015d48 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8015d38:	68fb      	ldr	r3, [r7, #12]
 8015d3a:	689a      	ldr	r2, [r3, #8]
 8015d3c:	68fb      	ldr	r3, [r7, #12]
 8015d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d40:	425b      	negs	r3, r3
 8015d42:	441a      	add	r2, r3
 8015d44:	68fb      	ldr	r3, [r7, #12]
 8015d46:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	2b02      	cmp	r3, #2
 8015d4c:	d105      	bne.n	8015d5a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015d4e:	693b      	ldr	r3, [r7, #16]
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	d002      	beq.n	8015d5a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8015d54:	693b      	ldr	r3, [r7, #16]
 8015d56:	3b01      	subs	r3, #1
 8015d58:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015d5a:	693b      	ldr	r3, [r7, #16]
 8015d5c:	1c5a      	adds	r2, r3, #1
 8015d5e:	68fb      	ldr	r3, [r7, #12]
 8015d60:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8015d62:	697b      	ldr	r3, [r7, #20]
}
 8015d64:	4618      	mov	r0, r3
 8015d66:	3718      	adds	r7, #24
 8015d68:	46bd      	mov	sp, r7
 8015d6a:	bd80      	pop	{r7, pc}

08015d6c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8015d6c:	b580      	push	{r7, lr}
 8015d6e:	b082      	sub	sp, #8
 8015d70:	af00      	add	r7, sp, #0
 8015d72:	6078      	str	r0, [r7, #4]
 8015d74:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8015d76:	687b      	ldr	r3, [r7, #4]
 8015d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d018      	beq.n	8015db0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	68da      	ldr	r2, [r3, #12]
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d86:	441a      	add	r2, r3
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	68da      	ldr	r2, [r3, #12]
 8015d90:	687b      	ldr	r3, [r7, #4]
 8015d92:	689b      	ldr	r3, [r3, #8]
 8015d94:	429a      	cmp	r2, r3
 8015d96:	d303      	bcc.n	8015da0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015d98:	687b      	ldr	r3, [r7, #4]
 8015d9a:	681a      	ldr	r2, [r3, #0]
 8015d9c:	687b      	ldr	r3, [r7, #4]
 8015d9e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	68d9      	ldr	r1, [r3, #12]
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015da8:	461a      	mov	r2, r3
 8015daa:	6838      	ldr	r0, [r7, #0]
 8015dac:	f001 fff3 	bl	8017d96 <memcpy>
	}
}
 8015db0:	bf00      	nop
 8015db2:	3708      	adds	r7, #8
 8015db4:	46bd      	mov	sp, r7
 8015db6:	bd80      	pop	{r7, pc}

08015db8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015db8:	b580      	push	{r7, lr}
 8015dba:	b084      	sub	sp, #16
 8015dbc:	af00      	add	r7, sp, #0
 8015dbe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015dc0:	f001 f8e4 	bl	8016f8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015dca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015dcc:	e011      	b.n	8015df2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	d012      	beq.n	8015dfc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	3324      	adds	r3, #36	@ 0x24
 8015dda:	4618      	mov	r0, r3
 8015ddc:	f000 fcec 	bl	80167b8 <xTaskRemoveFromEventList>
 8015de0:	4603      	mov	r3, r0
 8015de2:	2b00      	cmp	r3, #0
 8015de4:	d001      	beq.n	8015dea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015de6:	f000 fdcb 	bl	8016980 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8015dea:	7bfb      	ldrb	r3, [r7, #15]
 8015dec:	3b01      	subs	r3, #1
 8015dee:	b2db      	uxtb	r3, r3
 8015df0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015df2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	dce9      	bgt.n	8015dce <prvUnlockQueue+0x16>
 8015dfa:	e000      	b.n	8015dfe <prvUnlockQueue+0x46>
					break;
 8015dfc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	22ff      	movs	r2, #255	@ 0xff
 8015e02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8015e06:	f001 f8f7 	bl	8016ff8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8015e0a:	f001 f8bf 	bl	8016f8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015e14:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015e16:	e011      	b.n	8015e3c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	691b      	ldr	r3, [r3, #16]
 8015e1c:	2b00      	cmp	r3, #0
 8015e1e:	d012      	beq.n	8015e46 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015e20:	687b      	ldr	r3, [r7, #4]
 8015e22:	3310      	adds	r3, #16
 8015e24:	4618      	mov	r0, r3
 8015e26:	f000 fcc7 	bl	80167b8 <xTaskRemoveFromEventList>
 8015e2a:	4603      	mov	r3, r0
 8015e2c:	2b00      	cmp	r3, #0
 8015e2e:	d001      	beq.n	8015e34 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015e30:	f000 fda6 	bl	8016980 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015e34:	7bbb      	ldrb	r3, [r7, #14]
 8015e36:	3b01      	subs	r3, #1
 8015e38:	b2db      	uxtb	r3, r3
 8015e3a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015e3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	dce9      	bgt.n	8015e18 <prvUnlockQueue+0x60>
 8015e44:	e000      	b.n	8015e48 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8015e46:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	22ff      	movs	r2, #255	@ 0xff
 8015e4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8015e50:	f001 f8d2 	bl	8016ff8 <vPortExitCritical>
}
 8015e54:	bf00      	nop
 8015e56:	3710      	adds	r7, #16
 8015e58:	46bd      	mov	sp, r7
 8015e5a:	bd80      	pop	{r7, pc}

08015e5c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8015e5c:	b580      	push	{r7, lr}
 8015e5e:	b084      	sub	sp, #16
 8015e60:	af00      	add	r7, sp, #0
 8015e62:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015e64:	f001 f892 	bl	8016f8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015e68:	687b      	ldr	r3, [r7, #4]
 8015e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015e6c:	2b00      	cmp	r3, #0
 8015e6e:	d102      	bne.n	8015e76 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015e70:	2301      	movs	r3, #1
 8015e72:	60fb      	str	r3, [r7, #12]
 8015e74:	e001      	b.n	8015e7a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8015e76:	2300      	movs	r3, #0
 8015e78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015e7a:	f001 f8bd 	bl	8016ff8 <vPortExitCritical>

	return xReturn;
 8015e7e:	68fb      	ldr	r3, [r7, #12]
}
 8015e80:	4618      	mov	r0, r3
 8015e82:	3710      	adds	r7, #16
 8015e84:	46bd      	mov	sp, r7
 8015e86:	bd80      	pop	{r7, pc}

08015e88 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8015e88:	b580      	push	{r7, lr}
 8015e8a:	b084      	sub	sp, #16
 8015e8c:	af00      	add	r7, sp, #0
 8015e8e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015e90:	f001 f87c 	bl	8016f8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015e98:	687b      	ldr	r3, [r7, #4]
 8015e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015e9c:	429a      	cmp	r2, r3
 8015e9e:	d102      	bne.n	8015ea6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015ea0:	2301      	movs	r3, #1
 8015ea2:	60fb      	str	r3, [r7, #12]
 8015ea4:	e001      	b.n	8015eaa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015ea6:	2300      	movs	r3, #0
 8015ea8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015eaa:	f001 f8a5 	bl	8016ff8 <vPortExitCritical>

	return xReturn;
 8015eae:	68fb      	ldr	r3, [r7, #12]
}
 8015eb0:	4618      	mov	r0, r3
 8015eb2:	3710      	adds	r7, #16
 8015eb4:	46bd      	mov	sp, r7
 8015eb6:	bd80      	pop	{r7, pc}

08015eb8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015eb8:	b580      	push	{r7, lr}
 8015eba:	b08e      	sub	sp, #56	@ 0x38
 8015ebc:	af04      	add	r7, sp, #16
 8015ebe:	60f8      	str	r0, [r7, #12]
 8015ec0:	60b9      	str	r1, [r7, #8]
 8015ec2:	607a      	str	r2, [r7, #4]
 8015ec4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015ec8:	2b00      	cmp	r3, #0
 8015eca:	d10d      	bne.n	8015ee8 <xTaskCreateStatic+0x30>
	__asm volatile
 8015ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ed0:	b672      	cpsid	i
 8015ed2:	f383 8811 	msr	BASEPRI, r3
 8015ed6:	f3bf 8f6f 	isb	sy
 8015eda:	f3bf 8f4f 	dsb	sy
 8015ede:	b662      	cpsie	i
 8015ee0:	623b      	str	r3, [r7, #32]
}
 8015ee2:	bf00      	nop
 8015ee4:	bf00      	nop
 8015ee6:	e7fd      	b.n	8015ee4 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8015ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015eea:	2b00      	cmp	r3, #0
 8015eec:	d10d      	bne.n	8015f0a <xTaskCreateStatic+0x52>
	__asm volatile
 8015eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ef2:	b672      	cpsid	i
 8015ef4:	f383 8811 	msr	BASEPRI, r3
 8015ef8:	f3bf 8f6f 	isb	sy
 8015efc:	f3bf 8f4f 	dsb	sy
 8015f00:	b662      	cpsie	i
 8015f02:	61fb      	str	r3, [r7, #28]
}
 8015f04:	bf00      	nop
 8015f06:	bf00      	nop
 8015f08:	e7fd      	b.n	8015f06 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015f0a:	2358      	movs	r3, #88	@ 0x58
 8015f0c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015f0e:	693b      	ldr	r3, [r7, #16]
 8015f10:	2b58      	cmp	r3, #88	@ 0x58
 8015f12:	d00d      	beq.n	8015f30 <xTaskCreateStatic+0x78>
	__asm volatile
 8015f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f18:	b672      	cpsid	i
 8015f1a:	f383 8811 	msr	BASEPRI, r3
 8015f1e:	f3bf 8f6f 	isb	sy
 8015f22:	f3bf 8f4f 	dsb	sy
 8015f26:	b662      	cpsie	i
 8015f28:	61bb      	str	r3, [r7, #24]
}
 8015f2a:	bf00      	nop
 8015f2c:	bf00      	nop
 8015f2e:	e7fd      	b.n	8015f2c <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015f30:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f34:	2b00      	cmp	r3, #0
 8015f36:	d01e      	beq.n	8015f76 <xTaskCreateStatic+0xbe>
 8015f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015f3a:	2b00      	cmp	r3, #0
 8015f3c:	d01b      	beq.n	8015f76 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f40:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8015f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015f46:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8015f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f4a:	2202      	movs	r2, #2
 8015f4c:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8015f50:	2300      	movs	r3, #0
 8015f52:	9303      	str	r3, [sp, #12]
 8015f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f56:	9302      	str	r3, [sp, #8]
 8015f58:	f107 0314 	add.w	r3, r7, #20
 8015f5c:	9301      	str	r3, [sp, #4]
 8015f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f60:	9300      	str	r3, [sp, #0]
 8015f62:	683b      	ldr	r3, [r7, #0]
 8015f64:	687a      	ldr	r2, [r7, #4]
 8015f66:	68b9      	ldr	r1, [r7, #8]
 8015f68:	68f8      	ldr	r0, [r7, #12]
 8015f6a:	f000 f850 	bl	801600e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015f6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015f70:	f000 f8e2 	bl	8016138 <prvAddNewTaskToReadyList>
 8015f74:	e001      	b.n	8015f7a <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8015f76:	2300      	movs	r3, #0
 8015f78:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8015f7a:	697b      	ldr	r3, [r7, #20]
	}
 8015f7c:	4618      	mov	r0, r3
 8015f7e:	3728      	adds	r7, #40	@ 0x28
 8015f80:	46bd      	mov	sp, r7
 8015f82:	bd80      	pop	{r7, pc}

08015f84 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8015f84:	b580      	push	{r7, lr}
 8015f86:	b08c      	sub	sp, #48	@ 0x30
 8015f88:	af04      	add	r7, sp, #16
 8015f8a:	60f8      	str	r0, [r7, #12]
 8015f8c:	60b9      	str	r1, [r7, #8]
 8015f8e:	603b      	str	r3, [r7, #0]
 8015f90:	4613      	mov	r3, r2
 8015f92:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8015f94:	88fb      	ldrh	r3, [r7, #6]
 8015f96:	009b      	lsls	r3, r3, #2
 8015f98:	4618      	mov	r0, r3
 8015f9a:	f001 f925 	bl	80171e8 <pvPortMalloc>
 8015f9e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015fa0:	697b      	ldr	r3, [r7, #20]
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d00e      	beq.n	8015fc4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8015fa6:	2058      	movs	r0, #88	@ 0x58
 8015fa8:	f001 f91e 	bl	80171e8 <pvPortMalloc>
 8015fac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015fae:	69fb      	ldr	r3, [r7, #28]
 8015fb0:	2b00      	cmp	r3, #0
 8015fb2:	d003      	beq.n	8015fbc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8015fb4:	69fb      	ldr	r3, [r7, #28]
 8015fb6:	697a      	ldr	r2, [r7, #20]
 8015fb8:	631a      	str	r2, [r3, #48]	@ 0x30
 8015fba:	e005      	b.n	8015fc8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015fbc:	6978      	ldr	r0, [r7, #20]
 8015fbe:	f001 f9e5 	bl	801738c <vPortFree>
 8015fc2:	e001      	b.n	8015fc8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015fc4:	2300      	movs	r3, #0
 8015fc6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8015fc8:	69fb      	ldr	r3, [r7, #28]
 8015fca:	2b00      	cmp	r3, #0
 8015fcc:	d017      	beq.n	8015ffe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8015fce:	69fb      	ldr	r3, [r7, #28]
 8015fd0:	2200      	movs	r2, #0
 8015fd2:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8015fd6:	88fa      	ldrh	r2, [r7, #6]
 8015fd8:	2300      	movs	r3, #0
 8015fda:	9303      	str	r3, [sp, #12]
 8015fdc:	69fb      	ldr	r3, [r7, #28]
 8015fde:	9302      	str	r3, [sp, #8]
 8015fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fe2:	9301      	str	r3, [sp, #4]
 8015fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fe6:	9300      	str	r3, [sp, #0]
 8015fe8:	683b      	ldr	r3, [r7, #0]
 8015fea:	68b9      	ldr	r1, [r7, #8]
 8015fec:	68f8      	ldr	r0, [r7, #12]
 8015fee:	f000 f80e 	bl	801600e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015ff2:	69f8      	ldr	r0, [r7, #28]
 8015ff4:	f000 f8a0 	bl	8016138 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8015ff8:	2301      	movs	r3, #1
 8015ffa:	61bb      	str	r3, [r7, #24]
 8015ffc:	e002      	b.n	8016004 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8016002:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8016004:	69bb      	ldr	r3, [r7, #24]
	}
 8016006:	4618      	mov	r0, r3
 8016008:	3720      	adds	r7, #32
 801600a:	46bd      	mov	sp, r7
 801600c:	bd80      	pop	{r7, pc}

0801600e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801600e:	b580      	push	{r7, lr}
 8016010:	b088      	sub	sp, #32
 8016012:	af00      	add	r7, sp, #0
 8016014:	60f8      	str	r0, [r7, #12]
 8016016:	60b9      	str	r1, [r7, #8]
 8016018:	607a      	str	r2, [r7, #4]
 801601a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801601c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801601e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	009b      	lsls	r3, r3, #2
 8016024:	461a      	mov	r2, r3
 8016026:	21a5      	movs	r1, #165	@ 0xa5
 8016028:	f001 fdf4 	bl	8017c14 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801602c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801602e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016030:	6879      	ldr	r1, [r7, #4]
 8016032:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8016036:	440b      	add	r3, r1
 8016038:	009b      	lsls	r3, r3, #2
 801603a:	4413      	add	r3, r2
 801603c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801603e:	69bb      	ldr	r3, [r7, #24]
 8016040:	f023 0307 	bic.w	r3, r3, #7
 8016044:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8016046:	69bb      	ldr	r3, [r7, #24]
 8016048:	f003 0307 	and.w	r3, r3, #7
 801604c:	2b00      	cmp	r3, #0
 801604e:	d00d      	beq.n	801606c <prvInitialiseNewTask+0x5e>
	__asm volatile
 8016050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016054:	b672      	cpsid	i
 8016056:	f383 8811 	msr	BASEPRI, r3
 801605a:	f3bf 8f6f 	isb	sy
 801605e:	f3bf 8f4f 	dsb	sy
 8016062:	b662      	cpsie	i
 8016064:	617b      	str	r3, [r7, #20]
}
 8016066:	bf00      	nop
 8016068:	bf00      	nop
 801606a:	e7fd      	b.n	8016068 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801606c:	68bb      	ldr	r3, [r7, #8]
 801606e:	2b00      	cmp	r3, #0
 8016070:	d01f      	beq.n	80160b2 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016072:	2300      	movs	r3, #0
 8016074:	61fb      	str	r3, [r7, #28]
 8016076:	e012      	b.n	801609e <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8016078:	68ba      	ldr	r2, [r7, #8]
 801607a:	69fb      	ldr	r3, [r7, #28]
 801607c:	4413      	add	r3, r2
 801607e:	7819      	ldrb	r1, [r3, #0]
 8016080:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016082:	69fb      	ldr	r3, [r7, #28]
 8016084:	4413      	add	r3, r2
 8016086:	3334      	adds	r3, #52	@ 0x34
 8016088:	460a      	mov	r2, r1
 801608a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801608c:	68ba      	ldr	r2, [r7, #8]
 801608e:	69fb      	ldr	r3, [r7, #28]
 8016090:	4413      	add	r3, r2
 8016092:	781b      	ldrb	r3, [r3, #0]
 8016094:	2b00      	cmp	r3, #0
 8016096:	d006      	beq.n	80160a6 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016098:	69fb      	ldr	r3, [r7, #28]
 801609a:	3301      	adds	r3, #1
 801609c:	61fb      	str	r3, [r7, #28]
 801609e:	69fb      	ldr	r3, [r7, #28]
 80160a0:	2b0f      	cmp	r3, #15
 80160a2:	d9e9      	bls.n	8016078 <prvInitialiseNewTask+0x6a>
 80160a4:	e000      	b.n	80160a8 <prvInitialiseNewTask+0x9a>
			{
				break;
 80160a6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80160a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160aa:	2200      	movs	r2, #0
 80160ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80160b0:	e003      	b.n	80160ba <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80160b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160b4:	2200      	movs	r2, #0
 80160b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80160ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160bc:	2b06      	cmp	r3, #6
 80160be:	d901      	bls.n	80160c4 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80160c0:	2306      	movs	r3, #6
 80160c2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80160c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80160c8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80160ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80160ce:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80160d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160d2:	2200      	movs	r2, #0
 80160d4:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80160d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160d8:	3304      	adds	r3, #4
 80160da:	4618      	mov	r0, r3
 80160dc:	f7ff f892 	bl	8015204 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80160e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160e2:	3318      	adds	r3, #24
 80160e4:	4618      	mov	r0, r3
 80160e6:	f7ff f88d 	bl	8015204 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80160ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80160ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80160f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160f2:	f1c3 0207 	rsb	r2, r3, #7
 80160f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80160fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80160fe:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8016100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016102:	2200      	movs	r2, #0
 8016104:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8016106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016108:	2200      	movs	r2, #0
 801610a:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801610c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801610e:	2200      	movs	r2, #0
 8016110:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8016114:	683a      	ldr	r2, [r7, #0]
 8016116:	68f9      	ldr	r1, [r7, #12]
 8016118:	69b8      	ldr	r0, [r7, #24]
 801611a:	f000 fe27 	bl	8016d6c <pxPortInitialiseStack>
 801611e:	4602      	mov	r2, r0
 8016120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016122:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8016124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016126:	2b00      	cmp	r3, #0
 8016128:	d002      	beq.n	8016130 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801612a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801612c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801612e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016130:	bf00      	nop
 8016132:	3720      	adds	r7, #32
 8016134:	46bd      	mov	sp, r7
 8016136:	bd80      	pop	{r7, pc}

08016138 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8016138:	b580      	push	{r7, lr}
 801613a:	b082      	sub	sp, #8
 801613c:	af00      	add	r7, sp, #0
 801613e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8016140:	f000 ff24 	bl	8016f8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8016144:	4b2a      	ldr	r3, [pc, #168]	@ (80161f0 <prvAddNewTaskToReadyList+0xb8>)
 8016146:	681b      	ldr	r3, [r3, #0]
 8016148:	3301      	adds	r3, #1
 801614a:	4a29      	ldr	r2, [pc, #164]	@ (80161f0 <prvAddNewTaskToReadyList+0xb8>)
 801614c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801614e:	4b29      	ldr	r3, [pc, #164]	@ (80161f4 <prvAddNewTaskToReadyList+0xbc>)
 8016150:	681b      	ldr	r3, [r3, #0]
 8016152:	2b00      	cmp	r3, #0
 8016154:	d109      	bne.n	801616a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8016156:	4a27      	ldr	r2, [pc, #156]	@ (80161f4 <prvAddNewTaskToReadyList+0xbc>)
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801615c:	4b24      	ldr	r3, [pc, #144]	@ (80161f0 <prvAddNewTaskToReadyList+0xb8>)
 801615e:	681b      	ldr	r3, [r3, #0]
 8016160:	2b01      	cmp	r3, #1
 8016162:	d110      	bne.n	8016186 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8016164:	f000 fc32 	bl	80169cc <prvInitialiseTaskLists>
 8016168:	e00d      	b.n	8016186 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801616a:	4b23      	ldr	r3, [pc, #140]	@ (80161f8 <prvAddNewTaskToReadyList+0xc0>)
 801616c:	681b      	ldr	r3, [r3, #0]
 801616e:	2b00      	cmp	r3, #0
 8016170:	d109      	bne.n	8016186 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8016172:	4b20      	ldr	r3, [pc, #128]	@ (80161f4 <prvAddNewTaskToReadyList+0xbc>)
 8016174:	681b      	ldr	r3, [r3, #0]
 8016176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016178:	687b      	ldr	r3, [r7, #4]
 801617a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801617c:	429a      	cmp	r2, r3
 801617e:	d802      	bhi.n	8016186 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8016180:	4a1c      	ldr	r2, [pc, #112]	@ (80161f4 <prvAddNewTaskToReadyList+0xbc>)
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8016186:	4b1d      	ldr	r3, [pc, #116]	@ (80161fc <prvAddNewTaskToReadyList+0xc4>)
 8016188:	681b      	ldr	r3, [r3, #0]
 801618a:	3301      	adds	r3, #1
 801618c:	4a1b      	ldr	r2, [pc, #108]	@ (80161fc <prvAddNewTaskToReadyList+0xc4>)
 801618e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8016190:	687b      	ldr	r3, [r7, #4]
 8016192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016194:	2201      	movs	r2, #1
 8016196:	409a      	lsls	r2, r3
 8016198:	4b19      	ldr	r3, [pc, #100]	@ (8016200 <prvAddNewTaskToReadyList+0xc8>)
 801619a:	681b      	ldr	r3, [r3, #0]
 801619c:	4313      	orrs	r3, r2
 801619e:	4a18      	ldr	r2, [pc, #96]	@ (8016200 <prvAddNewTaskToReadyList+0xc8>)
 80161a0:	6013      	str	r3, [r2, #0]
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161a6:	4613      	mov	r3, r2
 80161a8:	009b      	lsls	r3, r3, #2
 80161aa:	4413      	add	r3, r2
 80161ac:	009b      	lsls	r3, r3, #2
 80161ae:	4a15      	ldr	r2, [pc, #84]	@ (8016204 <prvAddNewTaskToReadyList+0xcc>)
 80161b0:	441a      	add	r2, r3
 80161b2:	687b      	ldr	r3, [r7, #4]
 80161b4:	3304      	adds	r3, #4
 80161b6:	4619      	mov	r1, r3
 80161b8:	4610      	mov	r0, r2
 80161ba:	f7ff f830 	bl	801521e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80161be:	f000 ff1b 	bl	8016ff8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80161c2:	4b0d      	ldr	r3, [pc, #52]	@ (80161f8 <prvAddNewTaskToReadyList+0xc0>)
 80161c4:	681b      	ldr	r3, [r3, #0]
 80161c6:	2b00      	cmp	r3, #0
 80161c8:	d00e      	beq.n	80161e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80161ca:	4b0a      	ldr	r3, [pc, #40]	@ (80161f4 <prvAddNewTaskToReadyList+0xbc>)
 80161cc:	681b      	ldr	r3, [r3, #0]
 80161ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161d0:	687b      	ldr	r3, [r7, #4]
 80161d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161d4:	429a      	cmp	r2, r3
 80161d6:	d207      	bcs.n	80161e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80161d8:	4b0b      	ldr	r3, [pc, #44]	@ (8016208 <prvAddNewTaskToReadyList+0xd0>)
 80161da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80161de:	601a      	str	r2, [r3, #0]
 80161e0:	f3bf 8f4f 	dsb	sy
 80161e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80161e8:	bf00      	nop
 80161ea:	3708      	adds	r7, #8
 80161ec:	46bd      	mov	sp, r7
 80161ee:	bd80      	pop	{r7, pc}
 80161f0:	20001d58 	.word	0x20001d58
 80161f4:	20001c58 	.word	0x20001c58
 80161f8:	20001d64 	.word	0x20001d64
 80161fc:	20001d74 	.word	0x20001d74
 8016200:	20001d60 	.word	0x20001d60
 8016204:	20001c5c 	.word	0x20001c5c
 8016208:	e000ed04 	.word	0xe000ed04

0801620c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801620c:	b580      	push	{r7, lr}
 801620e:	b084      	sub	sp, #16
 8016210:	af00      	add	r7, sp, #0
 8016212:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8016214:	2300      	movs	r3, #0
 8016216:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016218:	687b      	ldr	r3, [r7, #4]
 801621a:	2b00      	cmp	r3, #0
 801621c:	d01a      	beq.n	8016254 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801621e:	4b15      	ldr	r3, [pc, #84]	@ (8016274 <vTaskDelay+0x68>)
 8016220:	681b      	ldr	r3, [r3, #0]
 8016222:	2b00      	cmp	r3, #0
 8016224:	d00d      	beq.n	8016242 <vTaskDelay+0x36>
	__asm volatile
 8016226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801622a:	b672      	cpsid	i
 801622c:	f383 8811 	msr	BASEPRI, r3
 8016230:	f3bf 8f6f 	isb	sy
 8016234:	f3bf 8f4f 	dsb	sy
 8016238:	b662      	cpsie	i
 801623a:	60bb      	str	r3, [r7, #8]
}
 801623c:	bf00      	nop
 801623e:	bf00      	nop
 8016240:	e7fd      	b.n	801623e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8016242:	f000 f881 	bl	8016348 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8016246:	2100      	movs	r1, #0
 8016248:	6878      	ldr	r0, [r7, #4]
 801624a:	f000 fd29 	bl	8016ca0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801624e:	f000 f889 	bl	8016364 <xTaskResumeAll>
 8016252:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8016254:	68fb      	ldr	r3, [r7, #12]
 8016256:	2b00      	cmp	r3, #0
 8016258:	d107      	bne.n	801626a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 801625a:	4b07      	ldr	r3, [pc, #28]	@ (8016278 <vTaskDelay+0x6c>)
 801625c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016260:	601a      	str	r2, [r3, #0]
 8016262:	f3bf 8f4f 	dsb	sy
 8016266:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801626a:	bf00      	nop
 801626c:	3710      	adds	r7, #16
 801626e:	46bd      	mov	sp, r7
 8016270:	bd80      	pop	{r7, pc}
 8016272:	bf00      	nop
 8016274:	20001d80 	.word	0x20001d80
 8016278:	e000ed04 	.word	0xe000ed04

0801627c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801627c:	b580      	push	{r7, lr}
 801627e:	b08a      	sub	sp, #40	@ 0x28
 8016280:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8016282:	2300      	movs	r3, #0
 8016284:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8016286:	2300      	movs	r3, #0
 8016288:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801628a:	463a      	mov	r2, r7
 801628c:	1d39      	adds	r1, r7, #4
 801628e:	f107 0308 	add.w	r3, r7, #8
 8016292:	4618      	mov	r0, r3
 8016294:	f7eb fe68 	bl	8001f68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8016298:	6839      	ldr	r1, [r7, #0]
 801629a:	687b      	ldr	r3, [r7, #4]
 801629c:	68ba      	ldr	r2, [r7, #8]
 801629e:	9202      	str	r2, [sp, #8]
 80162a0:	9301      	str	r3, [sp, #4]
 80162a2:	2300      	movs	r3, #0
 80162a4:	9300      	str	r3, [sp, #0]
 80162a6:	2300      	movs	r3, #0
 80162a8:	460a      	mov	r2, r1
 80162aa:	4921      	ldr	r1, [pc, #132]	@ (8016330 <vTaskStartScheduler+0xb4>)
 80162ac:	4821      	ldr	r0, [pc, #132]	@ (8016334 <vTaskStartScheduler+0xb8>)
 80162ae:	f7ff fe03 	bl	8015eb8 <xTaskCreateStatic>
 80162b2:	4603      	mov	r3, r0
 80162b4:	4a20      	ldr	r2, [pc, #128]	@ (8016338 <vTaskStartScheduler+0xbc>)
 80162b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80162b8:	4b1f      	ldr	r3, [pc, #124]	@ (8016338 <vTaskStartScheduler+0xbc>)
 80162ba:	681b      	ldr	r3, [r3, #0]
 80162bc:	2b00      	cmp	r3, #0
 80162be:	d002      	beq.n	80162c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80162c0:	2301      	movs	r3, #1
 80162c2:	617b      	str	r3, [r7, #20]
 80162c4:	e001      	b.n	80162ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80162c6:	2300      	movs	r3, #0
 80162c8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80162ca:	697b      	ldr	r3, [r7, #20]
 80162cc:	2b01      	cmp	r3, #1
 80162ce:	d118      	bne.n	8016302 <vTaskStartScheduler+0x86>
	__asm volatile
 80162d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162d4:	b672      	cpsid	i
 80162d6:	f383 8811 	msr	BASEPRI, r3
 80162da:	f3bf 8f6f 	isb	sy
 80162de:	f3bf 8f4f 	dsb	sy
 80162e2:	b662      	cpsie	i
 80162e4:	613b      	str	r3, [r7, #16]
}
 80162e6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80162e8:	4b14      	ldr	r3, [pc, #80]	@ (801633c <vTaskStartScheduler+0xc0>)
 80162ea:	f04f 32ff 	mov.w	r2, #4294967295
 80162ee:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80162f0:	4b13      	ldr	r3, [pc, #76]	@ (8016340 <vTaskStartScheduler+0xc4>)
 80162f2:	2201      	movs	r2, #1
 80162f4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80162f6:	4b13      	ldr	r3, [pc, #76]	@ (8016344 <vTaskStartScheduler+0xc8>)
 80162f8:	2200      	movs	r2, #0
 80162fa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80162fc:	f000 fdc8 	bl	8016e90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8016300:	e011      	b.n	8016326 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8016302:	697b      	ldr	r3, [r7, #20]
 8016304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016308:	d10d      	bne.n	8016326 <vTaskStartScheduler+0xaa>
	__asm volatile
 801630a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801630e:	b672      	cpsid	i
 8016310:	f383 8811 	msr	BASEPRI, r3
 8016314:	f3bf 8f6f 	isb	sy
 8016318:	f3bf 8f4f 	dsb	sy
 801631c:	b662      	cpsie	i
 801631e:	60fb      	str	r3, [r7, #12]
}
 8016320:	bf00      	nop
 8016322:	bf00      	nop
 8016324:	e7fd      	b.n	8016322 <vTaskStartScheduler+0xa6>
}
 8016326:	bf00      	nop
 8016328:	3718      	adds	r7, #24
 801632a:	46bd      	mov	sp, r7
 801632c:	bd80      	pop	{r7, pc}
 801632e:	bf00      	nop
 8016330:	0801cc30 	.word	0x0801cc30
 8016334:	08016999 	.word	0x08016999
 8016338:	20001d7c 	.word	0x20001d7c
 801633c:	20001d78 	.word	0x20001d78
 8016340:	20001d64 	.word	0x20001d64
 8016344:	20001d5c 	.word	0x20001d5c

08016348 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8016348:	b480      	push	{r7}
 801634a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 801634c:	4b04      	ldr	r3, [pc, #16]	@ (8016360 <vTaskSuspendAll+0x18>)
 801634e:	681b      	ldr	r3, [r3, #0]
 8016350:	3301      	adds	r3, #1
 8016352:	4a03      	ldr	r2, [pc, #12]	@ (8016360 <vTaskSuspendAll+0x18>)
 8016354:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8016356:	bf00      	nop
 8016358:	46bd      	mov	sp, r7
 801635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801635e:	4770      	bx	lr
 8016360:	20001d80 	.word	0x20001d80

08016364 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8016364:	b580      	push	{r7, lr}
 8016366:	b084      	sub	sp, #16
 8016368:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801636a:	2300      	movs	r3, #0
 801636c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801636e:	2300      	movs	r3, #0
 8016370:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8016372:	4b43      	ldr	r3, [pc, #268]	@ (8016480 <xTaskResumeAll+0x11c>)
 8016374:	681b      	ldr	r3, [r3, #0]
 8016376:	2b00      	cmp	r3, #0
 8016378:	d10d      	bne.n	8016396 <xTaskResumeAll+0x32>
	__asm volatile
 801637a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801637e:	b672      	cpsid	i
 8016380:	f383 8811 	msr	BASEPRI, r3
 8016384:	f3bf 8f6f 	isb	sy
 8016388:	f3bf 8f4f 	dsb	sy
 801638c:	b662      	cpsie	i
 801638e:	603b      	str	r3, [r7, #0]
}
 8016390:	bf00      	nop
 8016392:	bf00      	nop
 8016394:	e7fd      	b.n	8016392 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8016396:	f000 fdf9 	bl	8016f8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801639a:	4b39      	ldr	r3, [pc, #228]	@ (8016480 <xTaskResumeAll+0x11c>)
 801639c:	681b      	ldr	r3, [r3, #0]
 801639e:	3b01      	subs	r3, #1
 80163a0:	4a37      	ldr	r2, [pc, #220]	@ (8016480 <xTaskResumeAll+0x11c>)
 80163a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80163a4:	4b36      	ldr	r3, [pc, #216]	@ (8016480 <xTaskResumeAll+0x11c>)
 80163a6:	681b      	ldr	r3, [r3, #0]
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d161      	bne.n	8016470 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80163ac:	4b35      	ldr	r3, [pc, #212]	@ (8016484 <xTaskResumeAll+0x120>)
 80163ae:	681b      	ldr	r3, [r3, #0]
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	d05d      	beq.n	8016470 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80163b4:	e02e      	b.n	8016414 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80163b6:	4b34      	ldr	r3, [pc, #208]	@ (8016488 <xTaskResumeAll+0x124>)
 80163b8:	68db      	ldr	r3, [r3, #12]
 80163ba:	68db      	ldr	r3, [r3, #12]
 80163bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80163be:	68fb      	ldr	r3, [r7, #12]
 80163c0:	3318      	adds	r3, #24
 80163c2:	4618      	mov	r0, r3
 80163c4:	f7fe ff88 	bl	80152d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80163c8:	68fb      	ldr	r3, [r7, #12]
 80163ca:	3304      	adds	r3, #4
 80163cc:	4618      	mov	r0, r3
 80163ce:	f7fe ff83 	bl	80152d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80163d2:	68fb      	ldr	r3, [r7, #12]
 80163d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80163d6:	2201      	movs	r2, #1
 80163d8:	409a      	lsls	r2, r3
 80163da:	4b2c      	ldr	r3, [pc, #176]	@ (801648c <xTaskResumeAll+0x128>)
 80163dc:	681b      	ldr	r3, [r3, #0]
 80163de:	4313      	orrs	r3, r2
 80163e0:	4a2a      	ldr	r2, [pc, #168]	@ (801648c <xTaskResumeAll+0x128>)
 80163e2:	6013      	str	r3, [r2, #0]
 80163e4:	68fb      	ldr	r3, [r7, #12]
 80163e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80163e8:	4613      	mov	r3, r2
 80163ea:	009b      	lsls	r3, r3, #2
 80163ec:	4413      	add	r3, r2
 80163ee:	009b      	lsls	r3, r3, #2
 80163f0:	4a27      	ldr	r2, [pc, #156]	@ (8016490 <xTaskResumeAll+0x12c>)
 80163f2:	441a      	add	r2, r3
 80163f4:	68fb      	ldr	r3, [r7, #12]
 80163f6:	3304      	adds	r3, #4
 80163f8:	4619      	mov	r1, r3
 80163fa:	4610      	mov	r0, r2
 80163fc:	f7fe ff0f 	bl	801521e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016400:	68fb      	ldr	r3, [r7, #12]
 8016402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016404:	4b23      	ldr	r3, [pc, #140]	@ (8016494 <xTaskResumeAll+0x130>)
 8016406:	681b      	ldr	r3, [r3, #0]
 8016408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801640a:	429a      	cmp	r2, r3
 801640c:	d302      	bcc.n	8016414 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 801640e:	4b22      	ldr	r3, [pc, #136]	@ (8016498 <xTaskResumeAll+0x134>)
 8016410:	2201      	movs	r2, #1
 8016412:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016414:	4b1c      	ldr	r3, [pc, #112]	@ (8016488 <xTaskResumeAll+0x124>)
 8016416:	681b      	ldr	r3, [r3, #0]
 8016418:	2b00      	cmp	r3, #0
 801641a:	d1cc      	bne.n	80163b6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801641c:	68fb      	ldr	r3, [r7, #12]
 801641e:	2b00      	cmp	r3, #0
 8016420:	d001      	beq.n	8016426 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8016422:	f000 fb73 	bl	8016b0c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8016426:	4b1d      	ldr	r3, [pc, #116]	@ (801649c <xTaskResumeAll+0x138>)
 8016428:	681b      	ldr	r3, [r3, #0]
 801642a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801642c:	687b      	ldr	r3, [r7, #4]
 801642e:	2b00      	cmp	r3, #0
 8016430:	d010      	beq.n	8016454 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8016432:	f000 f859 	bl	80164e8 <xTaskIncrementTick>
 8016436:	4603      	mov	r3, r0
 8016438:	2b00      	cmp	r3, #0
 801643a:	d002      	beq.n	8016442 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 801643c:	4b16      	ldr	r3, [pc, #88]	@ (8016498 <xTaskResumeAll+0x134>)
 801643e:	2201      	movs	r2, #1
 8016440:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8016442:	687b      	ldr	r3, [r7, #4]
 8016444:	3b01      	subs	r3, #1
 8016446:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8016448:	687b      	ldr	r3, [r7, #4]
 801644a:	2b00      	cmp	r3, #0
 801644c:	d1f1      	bne.n	8016432 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 801644e:	4b13      	ldr	r3, [pc, #76]	@ (801649c <xTaskResumeAll+0x138>)
 8016450:	2200      	movs	r2, #0
 8016452:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8016454:	4b10      	ldr	r3, [pc, #64]	@ (8016498 <xTaskResumeAll+0x134>)
 8016456:	681b      	ldr	r3, [r3, #0]
 8016458:	2b00      	cmp	r3, #0
 801645a:	d009      	beq.n	8016470 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801645c:	2301      	movs	r3, #1
 801645e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8016460:	4b0f      	ldr	r3, [pc, #60]	@ (80164a0 <xTaskResumeAll+0x13c>)
 8016462:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016466:	601a      	str	r2, [r3, #0]
 8016468:	f3bf 8f4f 	dsb	sy
 801646c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016470:	f000 fdc2 	bl	8016ff8 <vPortExitCritical>

	return xAlreadyYielded;
 8016474:	68bb      	ldr	r3, [r7, #8]
}
 8016476:	4618      	mov	r0, r3
 8016478:	3710      	adds	r7, #16
 801647a:	46bd      	mov	sp, r7
 801647c:	bd80      	pop	{r7, pc}
 801647e:	bf00      	nop
 8016480:	20001d80 	.word	0x20001d80
 8016484:	20001d58 	.word	0x20001d58
 8016488:	20001d18 	.word	0x20001d18
 801648c:	20001d60 	.word	0x20001d60
 8016490:	20001c5c 	.word	0x20001c5c
 8016494:	20001c58 	.word	0x20001c58
 8016498:	20001d6c 	.word	0x20001d6c
 801649c:	20001d68 	.word	0x20001d68
 80164a0:	e000ed04 	.word	0xe000ed04

080164a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80164a4:	b480      	push	{r7}
 80164a6:	b083      	sub	sp, #12
 80164a8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80164aa:	4b05      	ldr	r3, [pc, #20]	@ (80164c0 <xTaskGetTickCount+0x1c>)
 80164ac:	681b      	ldr	r3, [r3, #0]
 80164ae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80164b0:	687b      	ldr	r3, [r7, #4]
}
 80164b2:	4618      	mov	r0, r3
 80164b4:	370c      	adds	r7, #12
 80164b6:	46bd      	mov	sp, r7
 80164b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164bc:	4770      	bx	lr
 80164be:	bf00      	nop
 80164c0:	20001d5c 	.word	0x20001d5c

080164c4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80164c4:	b580      	push	{r7, lr}
 80164c6:	b082      	sub	sp, #8
 80164c8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80164ca:	f000 fe47 	bl	801715c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80164ce:	2300      	movs	r3, #0
 80164d0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80164d2:	4b04      	ldr	r3, [pc, #16]	@ (80164e4 <xTaskGetTickCountFromISR+0x20>)
 80164d4:	681b      	ldr	r3, [r3, #0]
 80164d6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80164d8:	683b      	ldr	r3, [r7, #0]
}
 80164da:	4618      	mov	r0, r3
 80164dc:	3708      	adds	r7, #8
 80164de:	46bd      	mov	sp, r7
 80164e0:	bd80      	pop	{r7, pc}
 80164e2:	bf00      	nop
 80164e4:	20001d5c 	.word	0x20001d5c

080164e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80164e8:	b580      	push	{r7, lr}
 80164ea:	b086      	sub	sp, #24
 80164ec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80164ee:	2300      	movs	r3, #0
 80164f0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80164f2:	4b50      	ldr	r3, [pc, #320]	@ (8016634 <xTaskIncrementTick+0x14c>)
 80164f4:	681b      	ldr	r3, [r3, #0]
 80164f6:	2b00      	cmp	r3, #0
 80164f8:	f040 808b 	bne.w	8016612 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80164fc:	4b4e      	ldr	r3, [pc, #312]	@ (8016638 <xTaskIncrementTick+0x150>)
 80164fe:	681b      	ldr	r3, [r3, #0]
 8016500:	3301      	adds	r3, #1
 8016502:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016504:	4a4c      	ldr	r2, [pc, #304]	@ (8016638 <xTaskIncrementTick+0x150>)
 8016506:	693b      	ldr	r3, [r7, #16]
 8016508:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801650a:	693b      	ldr	r3, [r7, #16]
 801650c:	2b00      	cmp	r3, #0
 801650e:	d123      	bne.n	8016558 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8016510:	4b4a      	ldr	r3, [pc, #296]	@ (801663c <xTaskIncrementTick+0x154>)
 8016512:	681b      	ldr	r3, [r3, #0]
 8016514:	681b      	ldr	r3, [r3, #0]
 8016516:	2b00      	cmp	r3, #0
 8016518:	d00d      	beq.n	8016536 <xTaskIncrementTick+0x4e>
	__asm volatile
 801651a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801651e:	b672      	cpsid	i
 8016520:	f383 8811 	msr	BASEPRI, r3
 8016524:	f3bf 8f6f 	isb	sy
 8016528:	f3bf 8f4f 	dsb	sy
 801652c:	b662      	cpsie	i
 801652e:	603b      	str	r3, [r7, #0]
}
 8016530:	bf00      	nop
 8016532:	bf00      	nop
 8016534:	e7fd      	b.n	8016532 <xTaskIncrementTick+0x4a>
 8016536:	4b41      	ldr	r3, [pc, #260]	@ (801663c <xTaskIncrementTick+0x154>)
 8016538:	681b      	ldr	r3, [r3, #0]
 801653a:	60fb      	str	r3, [r7, #12]
 801653c:	4b40      	ldr	r3, [pc, #256]	@ (8016640 <xTaskIncrementTick+0x158>)
 801653e:	681b      	ldr	r3, [r3, #0]
 8016540:	4a3e      	ldr	r2, [pc, #248]	@ (801663c <xTaskIncrementTick+0x154>)
 8016542:	6013      	str	r3, [r2, #0]
 8016544:	4a3e      	ldr	r2, [pc, #248]	@ (8016640 <xTaskIncrementTick+0x158>)
 8016546:	68fb      	ldr	r3, [r7, #12]
 8016548:	6013      	str	r3, [r2, #0]
 801654a:	4b3e      	ldr	r3, [pc, #248]	@ (8016644 <xTaskIncrementTick+0x15c>)
 801654c:	681b      	ldr	r3, [r3, #0]
 801654e:	3301      	adds	r3, #1
 8016550:	4a3c      	ldr	r2, [pc, #240]	@ (8016644 <xTaskIncrementTick+0x15c>)
 8016552:	6013      	str	r3, [r2, #0]
 8016554:	f000 fada 	bl	8016b0c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016558:	4b3b      	ldr	r3, [pc, #236]	@ (8016648 <xTaskIncrementTick+0x160>)
 801655a:	681b      	ldr	r3, [r3, #0]
 801655c:	693a      	ldr	r2, [r7, #16]
 801655e:	429a      	cmp	r2, r3
 8016560:	d348      	bcc.n	80165f4 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016562:	4b36      	ldr	r3, [pc, #216]	@ (801663c <xTaskIncrementTick+0x154>)
 8016564:	681b      	ldr	r3, [r3, #0]
 8016566:	681b      	ldr	r3, [r3, #0]
 8016568:	2b00      	cmp	r3, #0
 801656a:	d104      	bne.n	8016576 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801656c:	4b36      	ldr	r3, [pc, #216]	@ (8016648 <xTaskIncrementTick+0x160>)
 801656e:	f04f 32ff 	mov.w	r2, #4294967295
 8016572:	601a      	str	r2, [r3, #0]
					break;
 8016574:	e03e      	b.n	80165f4 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016576:	4b31      	ldr	r3, [pc, #196]	@ (801663c <xTaskIncrementTick+0x154>)
 8016578:	681b      	ldr	r3, [r3, #0]
 801657a:	68db      	ldr	r3, [r3, #12]
 801657c:	68db      	ldr	r3, [r3, #12]
 801657e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016580:	68bb      	ldr	r3, [r7, #8]
 8016582:	685b      	ldr	r3, [r3, #4]
 8016584:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8016586:	693a      	ldr	r2, [r7, #16]
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	429a      	cmp	r2, r3
 801658c:	d203      	bcs.n	8016596 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801658e:	4a2e      	ldr	r2, [pc, #184]	@ (8016648 <xTaskIncrementTick+0x160>)
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8016594:	e02e      	b.n	80165f4 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016596:	68bb      	ldr	r3, [r7, #8]
 8016598:	3304      	adds	r3, #4
 801659a:	4618      	mov	r0, r3
 801659c:	f7fe fe9c 	bl	80152d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80165a0:	68bb      	ldr	r3, [r7, #8]
 80165a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80165a4:	2b00      	cmp	r3, #0
 80165a6:	d004      	beq.n	80165b2 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80165a8:	68bb      	ldr	r3, [r7, #8]
 80165aa:	3318      	adds	r3, #24
 80165ac:	4618      	mov	r0, r3
 80165ae:	f7fe fe93 	bl	80152d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80165b2:	68bb      	ldr	r3, [r7, #8]
 80165b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80165b6:	2201      	movs	r2, #1
 80165b8:	409a      	lsls	r2, r3
 80165ba:	4b24      	ldr	r3, [pc, #144]	@ (801664c <xTaskIncrementTick+0x164>)
 80165bc:	681b      	ldr	r3, [r3, #0]
 80165be:	4313      	orrs	r3, r2
 80165c0:	4a22      	ldr	r2, [pc, #136]	@ (801664c <xTaskIncrementTick+0x164>)
 80165c2:	6013      	str	r3, [r2, #0]
 80165c4:	68bb      	ldr	r3, [r7, #8]
 80165c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80165c8:	4613      	mov	r3, r2
 80165ca:	009b      	lsls	r3, r3, #2
 80165cc:	4413      	add	r3, r2
 80165ce:	009b      	lsls	r3, r3, #2
 80165d0:	4a1f      	ldr	r2, [pc, #124]	@ (8016650 <xTaskIncrementTick+0x168>)
 80165d2:	441a      	add	r2, r3
 80165d4:	68bb      	ldr	r3, [r7, #8]
 80165d6:	3304      	adds	r3, #4
 80165d8:	4619      	mov	r1, r3
 80165da:	4610      	mov	r0, r2
 80165dc:	f7fe fe1f 	bl	801521e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80165e0:	68bb      	ldr	r3, [r7, #8]
 80165e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80165e4:	4b1b      	ldr	r3, [pc, #108]	@ (8016654 <xTaskIncrementTick+0x16c>)
 80165e6:	681b      	ldr	r3, [r3, #0]
 80165e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80165ea:	429a      	cmp	r2, r3
 80165ec:	d3b9      	bcc.n	8016562 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80165ee:	2301      	movs	r3, #1
 80165f0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80165f2:	e7b6      	b.n	8016562 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80165f4:	4b17      	ldr	r3, [pc, #92]	@ (8016654 <xTaskIncrementTick+0x16c>)
 80165f6:	681b      	ldr	r3, [r3, #0]
 80165f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80165fa:	4915      	ldr	r1, [pc, #84]	@ (8016650 <xTaskIncrementTick+0x168>)
 80165fc:	4613      	mov	r3, r2
 80165fe:	009b      	lsls	r3, r3, #2
 8016600:	4413      	add	r3, r2
 8016602:	009b      	lsls	r3, r3, #2
 8016604:	440b      	add	r3, r1
 8016606:	681b      	ldr	r3, [r3, #0]
 8016608:	2b01      	cmp	r3, #1
 801660a:	d907      	bls.n	801661c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 801660c:	2301      	movs	r3, #1
 801660e:	617b      	str	r3, [r7, #20]
 8016610:	e004      	b.n	801661c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8016612:	4b11      	ldr	r3, [pc, #68]	@ (8016658 <xTaskIncrementTick+0x170>)
 8016614:	681b      	ldr	r3, [r3, #0]
 8016616:	3301      	adds	r3, #1
 8016618:	4a0f      	ldr	r2, [pc, #60]	@ (8016658 <xTaskIncrementTick+0x170>)
 801661a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801661c:	4b0f      	ldr	r3, [pc, #60]	@ (801665c <xTaskIncrementTick+0x174>)
 801661e:	681b      	ldr	r3, [r3, #0]
 8016620:	2b00      	cmp	r3, #0
 8016622:	d001      	beq.n	8016628 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8016624:	2301      	movs	r3, #1
 8016626:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8016628:	697b      	ldr	r3, [r7, #20]
}
 801662a:	4618      	mov	r0, r3
 801662c:	3718      	adds	r7, #24
 801662e:	46bd      	mov	sp, r7
 8016630:	bd80      	pop	{r7, pc}
 8016632:	bf00      	nop
 8016634:	20001d80 	.word	0x20001d80
 8016638:	20001d5c 	.word	0x20001d5c
 801663c:	20001d10 	.word	0x20001d10
 8016640:	20001d14 	.word	0x20001d14
 8016644:	20001d70 	.word	0x20001d70
 8016648:	20001d78 	.word	0x20001d78
 801664c:	20001d60 	.word	0x20001d60
 8016650:	20001c5c 	.word	0x20001c5c
 8016654:	20001c58 	.word	0x20001c58
 8016658:	20001d68 	.word	0x20001d68
 801665c:	20001d6c 	.word	0x20001d6c

08016660 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8016660:	b580      	push	{r7, lr}
 8016662:	b088      	sub	sp, #32
 8016664:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8016666:	4b3b      	ldr	r3, [pc, #236]	@ (8016754 <vTaskSwitchContext+0xf4>)
 8016668:	681b      	ldr	r3, [r3, #0]
 801666a:	2b00      	cmp	r3, #0
 801666c:	d003      	beq.n	8016676 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801666e:	4b3a      	ldr	r3, [pc, #232]	@ (8016758 <vTaskSwitchContext+0xf8>)
 8016670:	2201      	movs	r2, #1
 8016672:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8016674:	e069      	b.n	801674a <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8016676:	4b38      	ldr	r3, [pc, #224]	@ (8016758 <vTaskSwitchContext+0xf8>)
 8016678:	2200      	movs	r2, #0
 801667a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 801667c:	4b37      	ldr	r3, [pc, #220]	@ (801675c <vTaskSwitchContext+0xfc>)
 801667e:	681b      	ldr	r3, [r3, #0]
 8016680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016682:	61fb      	str	r3, [r7, #28]
 8016684:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8016688:	61bb      	str	r3, [r7, #24]
 801668a:	69fb      	ldr	r3, [r7, #28]
 801668c:	681b      	ldr	r3, [r3, #0]
 801668e:	69ba      	ldr	r2, [r7, #24]
 8016690:	429a      	cmp	r2, r3
 8016692:	d111      	bne.n	80166b8 <vTaskSwitchContext+0x58>
 8016694:	69fb      	ldr	r3, [r7, #28]
 8016696:	3304      	adds	r3, #4
 8016698:	681b      	ldr	r3, [r3, #0]
 801669a:	69ba      	ldr	r2, [r7, #24]
 801669c:	429a      	cmp	r2, r3
 801669e:	d10b      	bne.n	80166b8 <vTaskSwitchContext+0x58>
 80166a0:	69fb      	ldr	r3, [r7, #28]
 80166a2:	3308      	adds	r3, #8
 80166a4:	681b      	ldr	r3, [r3, #0]
 80166a6:	69ba      	ldr	r2, [r7, #24]
 80166a8:	429a      	cmp	r2, r3
 80166aa:	d105      	bne.n	80166b8 <vTaskSwitchContext+0x58>
 80166ac:	69fb      	ldr	r3, [r7, #28]
 80166ae:	330c      	adds	r3, #12
 80166b0:	681b      	ldr	r3, [r3, #0]
 80166b2:	69ba      	ldr	r2, [r7, #24]
 80166b4:	429a      	cmp	r2, r3
 80166b6:	d008      	beq.n	80166ca <vTaskSwitchContext+0x6a>
 80166b8:	4b28      	ldr	r3, [pc, #160]	@ (801675c <vTaskSwitchContext+0xfc>)
 80166ba:	681a      	ldr	r2, [r3, #0]
 80166bc:	4b27      	ldr	r3, [pc, #156]	@ (801675c <vTaskSwitchContext+0xfc>)
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	3334      	adds	r3, #52	@ 0x34
 80166c2:	4619      	mov	r1, r3
 80166c4:	4610      	mov	r0, r2
 80166c6:	f7eb fc3c 	bl	8001f42 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80166ca:	4b25      	ldr	r3, [pc, #148]	@ (8016760 <vTaskSwitchContext+0x100>)
 80166cc:	681b      	ldr	r3, [r3, #0]
 80166ce:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80166d0:	68fb      	ldr	r3, [r7, #12]
 80166d2:	fab3 f383 	clz	r3, r3
 80166d6:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80166d8:	7afb      	ldrb	r3, [r7, #11]
 80166da:	f1c3 031f 	rsb	r3, r3, #31
 80166de:	617b      	str	r3, [r7, #20]
 80166e0:	4920      	ldr	r1, [pc, #128]	@ (8016764 <vTaskSwitchContext+0x104>)
 80166e2:	697a      	ldr	r2, [r7, #20]
 80166e4:	4613      	mov	r3, r2
 80166e6:	009b      	lsls	r3, r3, #2
 80166e8:	4413      	add	r3, r2
 80166ea:	009b      	lsls	r3, r3, #2
 80166ec:	440b      	add	r3, r1
 80166ee:	681b      	ldr	r3, [r3, #0]
 80166f0:	2b00      	cmp	r3, #0
 80166f2:	d10d      	bne.n	8016710 <vTaskSwitchContext+0xb0>
	__asm volatile
 80166f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166f8:	b672      	cpsid	i
 80166fa:	f383 8811 	msr	BASEPRI, r3
 80166fe:	f3bf 8f6f 	isb	sy
 8016702:	f3bf 8f4f 	dsb	sy
 8016706:	b662      	cpsie	i
 8016708:	607b      	str	r3, [r7, #4]
}
 801670a:	bf00      	nop
 801670c:	bf00      	nop
 801670e:	e7fd      	b.n	801670c <vTaskSwitchContext+0xac>
 8016710:	697a      	ldr	r2, [r7, #20]
 8016712:	4613      	mov	r3, r2
 8016714:	009b      	lsls	r3, r3, #2
 8016716:	4413      	add	r3, r2
 8016718:	009b      	lsls	r3, r3, #2
 801671a:	4a12      	ldr	r2, [pc, #72]	@ (8016764 <vTaskSwitchContext+0x104>)
 801671c:	4413      	add	r3, r2
 801671e:	613b      	str	r3, [r7, #16]
 8016720:	693b      	ldr	r3, [r7, #16]
 8016722:	685b      	ldr	r3, [r3, #4]
 8016724:	685a      	ldr	r2, [r3, #4]
 8016726:	693b      	ldr	r3, [r7, #16]
 8016728:	605a      	str	r2, [r3, #4]
 801672a:	693b      	ldr	r3, [r7, #16]
 801672c:	685a      	ldr	r2, [r3, #4]
 801672e:	693b      	ldr	r3, [r7, #16]
 8016730:	3308      	adds	r3, #8
 8016732:	429a      	cmp	r2, r3
 8016734:	d104      	bne.n	8016740 <vTaskSwitchContext+0xe0>
 8016736:	693b      	ldr	r3, [r7, #16]
 8016738:	685b      	ldr	r3, [r3, #4]
 801673a:	685a      	ldr	r2, [r3, #4]
 801673c:	693b      	ldr	r3, [r7, #16]
 801673e:	605a      	str	r2, [r3, #4]
 8016740:	693b      	ldr	r3, [r7, #16]
 8016742:	685b      	ldr	r3, [r3, #4]
 8016744:	68db      	ldr	r3, [r3, #12]
 8016746:	4a05      	ldr	r2, [pc, #20]	@ (801675c <vTaskSwitchContext+0xfc>)
 8016748:	6013      	str	r3, [r2, #0]
}
 801674a:	bf00      	nop
 801674c:	3720      	adds	r7, #32
 801674e:	46bd      	mov	sp, r7
 8016750:	bd80      	pop	{r7, pc}
 8016752:	bf00      	nop
 8016754:	20001d80 	.word	0x20001d80
 8016758:	20001d6c 	.word	0x20001d6c
 801675c:	20001c58 	.word	0x20001c58
 8016760:	20001d60 	.word	0x20001d60
 8016764:	20001c5c 	.word	0x20001c5c

08016768 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8016768:	b580      	push	{r7, lr}
 801676a:	b084      	sub	sp, #16
 801676c:	af00      	add	r7, sp, #0
 801676e:	6078      	str	r0, [r7, #4]
 8016770:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	2b00      	cmp	r3, #0
 8016776:	d10d      	bne.n	8016794 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8016778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801677c:	b672      	cpsid	i
 801677e:	f383 8811 	msr	BASEPRI, r3
 8016782:	f3bf 8f6f 	isb	sy
 8016786:	f3bf 8f4f 	dsb	sy
 801678a:	b662      	cpsie	i
 801678c:	60fb      	str	r3, [r7, #12]
}
 801678e:	bf00      	nop
 8016790:	bf00      	nop
 8016792:	e7fd      	b.n	8016790 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016794:	4b07      	ldr	r3, [pc, #28]	@ (80167b4 <vTaskPlaceOnEventList+0x4c>)
 8016796:	681b      	ldr	r3, [r3, #0]
 8016798:	3318      	adds	r3, #24
 801679a:	4619      	mov	r1, r3
 801679c:	6878      	ldr	r0, [r7, #4]
 801679e:	f7fe fd62 	bl	8015266 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80167a2:	2101      	movs	r1, #1
 80167a4:	6838      	ldr	r0, [r7, #0]
 80167a6:	f000 fa7b 	bl	8016ca0 <prvAddCurrentTaskToDelayedList>
}
 80167aa:	bf00      	nop
 80167ac:	3710      	adds	r7, #16
 80167ae:	46bd      	mov	sp, r7
 80167b0:	bd80      	pop	{r7, pc}
 80167b2:	bf00      	nop
 80167b4:	20001c58 	.word	0x20001c58

080167b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80167b8:	b580      	push	{r7, lr}
 80167ba:	b086      	sub	sp, #24
 80167bc:	af00      	add	r7, sp, #0
 80167be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80167c0:	687b      	ldr	r3, [r7, #4]
 80167c2:	68db      	ldr	r3, [r3, #12]
 80167c4:	68db      	ldr	r3, [r3, #12]
 80167c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80167c8:	693b      	ldr	r3, [r7, #16]
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	d10d      	bne.n	80167ea <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80167ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167d2:	b672      	cpsid	i
 80167d4:	f383 8811 	msr	BASEPRI, r3
 80167d8:	f3bf 8f6f 	isb	sy
 80167dc:	f3bf 8f4f 	dsb	sy
 80167e0:	b662      	cpsie	i
 80167e2:	60fb      	str	r3, [r7, #12]
}
 80167e4:	bf00      	nop
 80167e6:	bf00      	nop
 80167e8:	e7fd      	b.n	80167e6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80167ea:	693b      	ldr	r3, [r7, #16]
 80167ec:	3318      	adds	r3, #24
 80167ee:	4618      	mov	r0, r3
 80167f0:	f7fe fd72 	bl	80152d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80167f4:	4b1d      	ldr	r3, [pc, #116]	@ (801686c <xTaskRemoveFromEventList+0xb4>)
 80167f6:	681b      	ldr	r3, [r3, #0]
 80167f8:	2b00      	cmp	r3, #0
 80167fa:	d11c      	bne.n	8016836 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80167fc:	693b      	ldr	r3, [r7, #16]
 80167fe:	3304      	adds	r3, #4
 8016800:	4618      	mov	r0, r3
 8016802:	f7fe fd69 	bl	80152d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016806:	693b      	ldr	r3, [r7, #16]
 8016808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801680a:	2201      	movs	r2, #1
 801680c:	409a      	lsls	r2, r3
 801680e:	4b18      	ldr	r3, [pc, #96]	@ (8016870 <xTaskRemoveFromEventList+0xb8>)
 8016810:	681b      	ldr	r3, [r3, #0]
 8016812:	4313      	orrs	r3, r2
 8016814:	4a16      	ldr	r2, [pc, #88]	@ (8016870 <xTaskRemoveFromEventList+0xb8>)
 8016816:	6013      	str	r3, [r2, #0]
 8016818:	693b      	ldr	r3, [r7, #16]
 801681a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801681c:	4613      	mov	r3, r2
 801681e:	009b      	lsls	r3, r3, #2
 8016820:	4413      	add	r3, r2
 8016822:	009b      	lsls	r3, r3, #2
 8016824:	4a13      	ldr	r2, [pc, #76]	@ (8016874 <xTaskRemoveFromEventList+0xbc>)
 8016826:	441a      	add	r2, r3
 8016828:	693b      	ldr	r3, [r7, #16]
 801682a:	3304      	adds	r3, #4
 801682c:	4619      	mov	r1, r3
 801682e:	4610      	mov	r0, r2
 8016830:	f7fe fcf5 	bl	801521e <vListInsertEnd>
 8016834:	e005      	b.n	8016842 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016836:	693b      	ldr	r3, [r7, #16]
 8016838:	3318      	adds	r3, #24
 801683a:	4619      	mov	r1, r3
 801683c:	480e      	ldr	r0, [pc, #56]	@ (8016878 <xTaskRemoveFromEventList+0xc0>)
 801683e:	f7fe fcee 	bl	801521e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016842:	693b      	ldr	r3, [r7, #16]
 8016844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016846:	4b0d      	ldr	r3, [pc, #52]	@ (801687c <xTaskRemoveFromEventList+0xc4>)
 8016848:	681b      	ldr	r3, [r3, #0]
 801684a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801684c:	429a      	cmp	r2, r3
 801684e:	d905      	bls.n	801685c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016850:	2301      	movs	r3, #1
 8016852:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016854:	4b0a      	ldr	r3, [pc, #40]	@ (8016880 <xTaskRemoveFromEventList+0xc8>)
 8016856:	2201      	movs	r2, #1
 8016858:	601a      	str	r2, [r3, #0]
 801685a:	e001      	b.n	8016860 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 801685c:	2300      	movs	r3, #0
 801685e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8016860:	697b      	ldr	r3, [r7, #20]
}
 8016862:	4618      	mov	r0, r3
 8016864:	3718      	adds	r7, #24
 8016866:	46bd      	mov	sp, r7
 8016868:	bd80      	pop	{r7, pc}
 801686a:	bf00      	nop
 801686c:	20001d80 	.word	0x20001d80
 8016870:	20001d60 	.word	0x20001d60
 8016874:	20001c5c 	.word	0x20001c5c
 8016878:	20001d18 	.word	0x20001d18
 801687c:	20001c58 	.word	0x20001c58
 8016880:	20001d6c 	.word	0x20001d6c

08016884 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016884:	b480      	push	{r7}
 8016886:	b083      	sub	sp, #12
 8016888:	af00      	add	r7, sp, #0
 801688a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801688c:	4b06      	ldr	r3, [pc, #24]	@ (80168a8 <vTaskInternalSetTimeOutState+0x24>)
 801688e:	681a      	ldr	r2, [r3, #0]
 8016890:	687b      	ldr	r3, [r7, #4]
 8016892:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016894:	4b05      	ldr	r3, [pc, #20]	@ (80168ac <vTaskInternalSetTimeOutState+0x28>)
 8016896:	681a      	ldr	r2, [r3, #0]
 8016898:	687b      	ldr	r3, [r7, #4]
 801689a:	605a      	str	r2, [r3, #4]
}
 801689c:	bf00      	nop
 801689e:	370c      	adds	r7, #12
 80168a0:	46bd      	mov	sp, r7
 80168a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168a6:	4770      	bx	lr
 80168a8:	20001d70 	.word	0x20001d70
 80168ac:	20001d5c 	.word	0x20001d5c

080168b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80168b0:	b580      	push	{r7, lr}
 80168b2:	b088      	sub	sp, #32
 80168b4:	af00      	add	r7, sp, #0
 80168b6:	6078      	str	r0, [r7, #4]
 80168b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80168ba:	687b      	ldr	r3, [r7, #4]
 80168bc:	2b00      	cmp	r3, #0
 80168be:	d10d      	bne.n	80168dc <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80168c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168c4:	b672      	cpsid	i
 80168c6:	f383 8811 	msr	BASEPRI, r3
 80168ca:	f3bf 8f6f 	isb	sy
 80168ce:	f3bf 8f4f 	dsb	sy
 80168d2:	b662      	cpsie	i
 80168d4:	613b      	str	r3, [r7, #16]
}
 80168d6:	bf00      	nop
 80168d8:	bf00      	nop
 80168da:	e7fd      	b.n	80168d8 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80168dc:	683b      	ldr	r3, [r7, #0]
 80168de:	2b00      	cmp	r3, #0
 80168e0:	d10d      	bne.n	80168fe <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80168e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168e6:	b672      	cpsid	i
 80168e8:	f383 8811 	msr	BASEPRI, r3
 80168ec:	f3bf 8f6f 	isb	sy
 80168f0:	f3bf 8f4f 	dsb	sy
 80168f4:	b662      	cpsie	i
 80168f6:	60fb      	str	r3, [r7, #12]
}
 80168f8:	bf00      	nop
 80168fa:	bf00      	nop
 80168fc:	e7fd      	b.n	80168fa <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80168fe:	f000 fb45 	bl	8016f8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016902:	4b1d      	ldr	r3, [pc, #116]	@ (8016978 <xTaskCheckForTimeOut+0xc8>)
 8016904:	681b      	ldr	r3, [r3, #0]
 8016906:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016908:	687b      	ldr	r3, [r7, #4]
 801690a:	685b      	ldr	r3, [r3, #4]
 801690c:	69ba      	ldr	r2, [r7, #24]
 801690e:	1ad3      	subs	r3, r2, r3
 8016910:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016912:	683b      	ldr	r3, [r7, #0]
 8016914:	681b      	ldr	r3, [r3, #0]
 8016916:	f1b3 3fff 	cmp.w	r3, #4294967295
 801691a:	d102      	bne.n	8016922 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801691c:	2300      	movs	r3, #0
 801691e:	61fb      	str	r3, [r7, #28]
 8016920:	e023      	b.n	801696a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016922:	687b      	ldr	r3, [r7, #4]
 8016924:	681a      	ldr	r2, [r3, #0]
 8016926:	4b15      	ldr	r3, [pc, #84]	@ (801697c <xTaskCheckForTimeOut+0xcc>)
 8016928:	681b      	ldr	r3, [r3, #0]
 801692a:	429a      	cmp	r2, r3
 801692c:	d007      	beq.n	801693e <xTaskCheckForTimeOut+0x8e>
 801692e:	687b      	ldr	r3, [r7, #4]
 8016930:	685b      	ldr	r3, [r3, #4]
 8016932:	69ba      	ldr	r2, [r7, #24]
 8016934:	429a      	cmp	r2, r3
 8016936:	d302      	bcc.n	801693e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016938:	2301      	movs	r3, #1
 801693a:	61fb      	str	r3, [r7, #28]
 801693c:	e015      	b.n	801696a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801693e:	683b      	ldr	r3, [r7, #0]
 8016940:	681b      	ldr	r3, [r3, #0]
 8016942:	697a      	ldr	r2, [r7, #20]
 8016944:	429a      	cmp	r2, r3
 8016946:	d20b      	bcs.n	8016960 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016948:	683b      	ldr	r3, [r7, #0]
 801694a:	681a      	ldr	r2, [r3, #0]
 801694c:	697b      	ldr	r3, [r7, #20]
 801694e:	1ad2      	subs	r2, r2, r3
 8016950:	683b      	ldr	r3, [r7, #0]
 8016952:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8016954:	6878      	ldr	r0, [r7, #4]
 8016956:	f7ff ff95 	bl	8016884 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801695a:	2300      	movs	r3, #0
 801695c:	61fb      	str	r3, [r7, #28]
 801695e:	e004      	b.n	801696a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8016960:	683b      	ldr	r3, [r7, #0]
 8016962:	2200      	movs	r2, #0
 8016964:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8016966:	2301      	movs	r3, #1
 8016968:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801696a:	f000 fb45 	bl	8016ff8 <vPortExitCritical>

	return xReturn;
 801696e:	69fb      	ldr	r3, [r7, #28]
}
 8016970:	4618      	mov	r0, r3
 8016972:	3720      	adds	r7, #32
 8016974:	46bd      	mov	sp, r7
 8016976:	bd80      	pop	{r7, pc}
 8016978:	20001d5c 	.word	0x20001d5c
 801697c:	20001d70 	.word	0x20001d70

08016980 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016980:	b480      	push	{r7}
 8016982:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016984:	4b03      	ldr	r3, [pc, #12]	@ (8016994 <vTaskMissedYield+0x14>)
 8016986:	2201      	movs	r2, #1
 8016988:	601a      	str	r2, [r3, #0]
}
 801698a:	bf00      	nop
 801698c:	46bd      	mov	sp, r7
 801698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016992:	4770      	bx	lr
 8016994:	20001d6c 	.word	0x20001d6c

08016998 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8016998:	b580      	push	{r7, lr}
 801699a:	b082      	sub	sp, #8
 801699c:	af00      	add	r7, sp, #0
 801699e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80169a0:	f000 f854 	bl	8016a4c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80169a4:	4b07      	ldr	r3, [pc, #28]	@ (80169c4 <prvIdleTask+0x2c>)
 80169a6:	681b      	ldr	r3, [r3, #0]
 80169a8:	2b01      	cmp	r3, #1
 80169aa:	d907      	bls.n	80169bc <prvIdleTask+0x24>
			{
				taskYIELD();
 80169ac:	4b06      	ldr	r3, [pc, #24]	@ (80169c8 <prvIdleTask+0x30>)
 80169ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80169b2:	601a      	str	r2, [r3, #0]
 80169b4:	f3bf 8f4f 	dsb	sy
 80169b8:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80169bc:	f7eb faba 	bl	8001f34 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80169c0:	e7ee      	b.n	80169a0 <prvIdleTask+0x8>
 80169c2:	bf00      	nop
 80169c4:	20001c5c 	.word	0x20001c5c
 80169c8:	e000ed04 	.word	0xe000ed04

080169cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80169cc:	b580      	push	{r7, lr}
 80169ce:	b082      	sub	sp, #8
 80169d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80169d2:	2300      	movs	r3, #0
 80169d4:	607b      	str	r3, [r7, #4]
 80169d6:	e00c      	b.n	80169f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80169d8:	687a      	ldr	r2, [r7, #4]
 80169da:	4613      	mov	r3, r2
 80169dc:	009b      	lsls	r3, r3, #2
 80169de:	4413      	add	r3, r2
 80169e0:	009b      	lsls	r3, r3, #2
 80169e2:	4a12      	ldr	r2, [pc, #72]	@ (8016a2c <prvInitialiseTaskLists+0x60>)
 80169e4:	4413      	add	r3, r2
 80169e6:	4618      	mov	r0, r3
 80169e8:	f7fe fbec 	bl	80151c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80169ec:	687b      	ldr	r3, [r7, #4]
 80169ee:	3301      	adds	r3, #1
 80169f0:	607b      	str	r3, [r7, #4]
 80169f2:	687b      	ldr	r3, [r7, #4]
 80169f4:	2b06      	cmp	r3, #6
 80169f6:	d9ef      	bls.n	80169d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80169f8:	480d      	ldr	r0, [pc, #52]	@ (8016a30 <prvInitialiseTaskLists+0x64>)
 80169fa:	f7fe fbe3 	bl	80151c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80169fe:	480d      	ldr	r0, [pc, #52]	@ (8016a34 <prvInitialiseTaskLists+0x68>)
 8016a00:	f7fe fbe0 	bl	80151c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016a04:	480c      	ldr	r0, [pc, #48]	@ (8016a38 <prvInitialiseTaskLists+0x6c>)
 8016a06:	f7fe fbdd 	bl	80151c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8016a0a:	480c      	ldr	r0, [pc, #48]	@ (8016a3c <prvInitialiseTaskLists+0x70>)
 8016a0c:	f7fe fbda 	bl	80151c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016a10:	480b      	ldr	r0, [pc, #44]	@ (8016a40 <prvInitialiseTaskLists+0x74>)
 8016a12:	f7fe fbd7 	bl	80151c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016a16:	4b0b      	ldr	r3, [pc, #44]	@ (8016a44 <prvInitialiseTaskLists+0x78>)
 8016a18:	4a05      	ldr	r2, [pc, #20]	@ (8016a30 <prvInitialiseTaskLists+0x64>)
 8016a1a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8016a48 <prvInitialiseTaskLists+0x7c>)
 8016a1e:	4a05      	ldr	r2, [pc, #20]	@ (8016a34 <prvInitialiseTaskLists+0x68>)
 8016a20:	601a      	str	r2, [r3, #0]
}
 8016a22:	bf00      	nop
 8016a24:	3708      	adds	r7, #8
 8016a26:	46bd      	mov	sp, r7
 8016a28:	bd80      	pop	{r7, pc}
 8016a2a:	bf00      	nop
 8016a2c:	20001c5c 	.word	0x20001c5c
 8016a30:	20001ce8 	.word	0x20001ce8
 8016a34:	20001cfc 	.word	0x20001cfc
 8016a38:	20001d18 	.word	0x20001d18
 8016a3c:	20001d2c 	.word	0x20001d2c
 8016a40:	20001d44 	.word	0x20001d44
 8016a44:	20001d10 	.word	0x20001d10
 8016a48:	20001d14 	.word	0x20001d14

08016a4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016a4c:	b580      	push	{r7, lr}
 8016a4e:	b082      	sub	sp, #8
 8016a50:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016a52:	e019      	b.n	8016a88 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016a54:	f000 fa9a 	bl	8016f8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016a58:	4b10      	ldr	r3, [pc, #64]	@ (8016a9c <prvCheckTasksWaitingTermination+0x50>)
 8016a5a:	68db      	ldr	r3, [r3, #12]
 8016a5c:	68db      	ldr	r3, [r3, #12]
 8016a5e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016a60:	687b      	ldr	r3, [r7, #4]
 8016a62:	3304      	adds	r3, #4
 8016a64:	4618      	mov	r0, r3
 8016a66:	f7fe fc37 	bl	80152d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8016a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8016aa0 <prvCheckTasksWaitingTermination+0x54>)
 8016a6c:	681b      	ldr	r3, [r3, #0]
 8016a6e:	3b01      	subs	r3, #1
 8016a70:	4a0b      	ldr	r2, [pc, #44]	@ (8016aa0 <prvCheckTasksWaitingTermination+0x54>)
 8016a72:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016a74:	4b0b      	ldr	r3, [pc, #44]	@ (8016aa4 <prvCheckTasksWaitingTermination+0x58>)
 8016a76:	681b      	ldr	r3, [r3, #0]
 8016a78:	3b01      	subs	r3, #1
 8016a7a:	4a0a      	ldr	r2, [pc, #40]	@ (8016aa4 <prvCheckTasksWaitingTermination+0x58>)
 8016a7c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8016a7e:	f000 fabb 	bl	8016ff8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016a82:	6878      	ldr	r0, [r7, #4]
 8016a84:	f000 f810 	bl	8016aa8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016a88:	4b06      	ldr	r3, [pc, #24]	@ (8016aa4 <prvCheckTasksWaitingTermination+0x58>)
 8016a8a:	681b      	ldr	r3, [r3, #0]
 8016a8c:	2b00      	cmp	r3, #0
 8016a8e:	d1e1      	bne.n	8016a54 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016a90:	bf00      	nop
 8016a92:	bf00      	nop
 8016a94:	3708      	adds	r7, #8
 8016a96:	46bd      	mov	sp, r7
 8016a98:	bd80      	pop	{r7, pc}
 8016a9a:	bf00      	nop
 8016a9c:	20001d2c 	.word	0x20001d2c
 8016aa0:	20001d58 	.word	0x20001d58
 8016aa4:	20001d40 	.word	0x20001d40

08016aa8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016aa8:	b580      	push	{r7, lr}
 8016aaa:	b084      	sub	sp, #16
 8016aac:	af00      	add	r7, sp, #0
 8016aae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016ab0:	687b      	ldr	r3, [r7, #4]
 8016ab2:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	d108      	bne.n	8016acc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016abe:	4618      	mov	r0, r3
 8016ac0:	f000 fc64 	bl	801738c <vPortFree>
				vPortFree( pxTCB );
 8016ac4:	6878      	ldr	r0, [r7, #4]
 8016ac6:	f000 fc61 	bl	801738c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016aca:	e01b      	b.n	8016b04 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016acc:	687b      	ldr	r3, [r7, #4]
 8016ace:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016ad2:	2b01      	cmp	r3, #1
 8016ad4:	d103      	bne.n	8016ade <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8016ad6:	6878      	ldr	r0, [r7, #4]
 8016ad8:	f000 fc58 	bl	801738c <vPortFree>
	}
 8016adc:	e012      	b.n	8016b04 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8016ade:	687b      	ldr	r3, [r7, #4]
 8016ae0:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016ae4:	2b02      	cmp	r3, #2
 8016ae6:	d00d      	beq.n	8016b04 <prvDeleteTCB+0x5c>
	__asm volatile
 8016ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016aec:	b672      	cpsid	i
 8016aee:	f383 8811 	msr	BASEPRI, r3
 8016af2:	f3bf 8f6f 	isb	sy
 8016af6:	f3bf 8f4f 	dsb	sy
 8016afa:	b662      	cpsie	i
 8016afc:	60fb      	str	r3, [r7, #12]
}
 8016afe:	bf00      	nop
 8016b00:	bf00      	nop
 8016b02:	e7fd      	b.n	8016b00 <prvDeleteTCB+0x58>
	}
 8016b04:	bf00      	nop
 8016b06:	3710      	adds	r7, #16
 8016b08:	46bd      	mov	sp, r7
 8016b0a:	bd80      	pop	{r7, pc}

08016b0c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016b0c:	b480      	push	{r7}
 8016b0e:	b083      	sub	sp, #12
 8016b10:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016b12:	4b0c      	ldr	r3, [pc, #48]	@ (8016b44 <prvResetNextTaskUnblockTime+0x38>)
 8016b14:	681b      	ldr	r3, [r3, #0]
 8016b16:	681b      	ldr	r3, [r3, #0]
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	d104      	bne.n	8016b26 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8016b48 <prvResetNextTaskUnblockTime+0x3c>)
 8016b1e:	f04f 32ff 	mov.w	r2, #4294967295
 8016b22:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016b24:	e008      	b.n	8016b38 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016b26:	4b07      	ldr	r3, [pc, #28]	@ (8016b44 <prvResetNextTaskUnblockTime+0x38>)
 8016b28:	681b      	ldr	r3, [r3, #0]
 8016b2a:	68db      	ldr	r3, [r3, #12]
 8016b2c:	68db      	ldr	r3, [r3, #12]
 8016b2e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016b30:	687b      	ldr	r3, [r7, #4]
 8016b32:	685b      	ldr	r3, [r3, #4]
 8016b34:	4a04      	ldr	r2, [pc, #16]	@ (8016b48 <prvResetNextTaskUnblockTime+0x3c>)
 8016b36:	6013      	str	r3, [r2, #0]
}
 8016b38:	bf00      	nop
 8016b3a:	370c      	adds	r7, #12
 8016b3c:	46bd      	mov	sp, r7
 8016b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b42:	4770      	bx	lr
 8016b44:	20001d10 	.word	0x20001d10
 8016b48:	20001d78 	.word	0x20001d78

08016b4c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016b4c:	b480      	push	{r7}
 8016b4e:	b083      	sub	sp, #12
 8016b50:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8016b52:	4b0b      	ldr	r3, [pc, #44]	@ (8016b80 <xTaskGetSchedulerState+0x34>)
 8016b54:	681b      	ldr	r3, [r3, #0]
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	d102      	bne.n	8016b60 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016b5a:	2301      	movs	r3, #1
 8016b5c:	607b      	str	r3, [r7, #4]
 8016b5e:	e008      	b.n	8016b72 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016b60:	4b08      	ldr	r3, [pc, #32]	@ (8016b84 <xTaskGetSchedulerState+0x38>)
 8016b62:	681b      	ldr	r3, [r3, #0]
 8016b64:	2b00      	cmp	r3, #0
 8016b66:	d102      	bne.n	8016b6e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016b68:	2302      	movs	r3, #2
 8016b6a:	607b      	str	r3, [r7, #4]
 8016b6c:	e001      	b.n	8016b72 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016b6e:	2300      	movs	r3, #0
 8016b70:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8016b72:	687b      	ldr	r3, [r7, #4]
	}
 8016b74:	4618      	mov	r0, r3
 8016b76:	370c      	adds	r7, #12
 8016b78:	46bd      	mov	sp, r7
 8016b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b7e:	4770      	bx	lr
 8016b80:	20001d64 	.word	0x20001d64
 8016b84:	20001d80 	.word	0x20001d80

08016b88 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8016b88:	b580      	push	{r7, lr}
 8016b8a:	b086      	sub	sp, #24
 8016b8c:	af00      	add	r7, sp, #0
 8016b8e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8016b90:	687b      	ldr	r3, [r7, #4]
 8016b92:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8016b94:	2300      	movs	r3, #0
 8016b96:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	2b00      	cmp	r3, #0
 8016b9c:	d074      	beq.n	8016c88 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8016b9e:	4b3d      	ldr	r3, [pc, #244]	@ (8016c94 <xTaskPriorityDisinherit+0x10c>)
 8016ba0:	681b      	ldr	r3, [r3, #0]
 8016ba2:	693a      	ldr	r2, [r7, #16]
 8016ba4:	429a      	cmp	r2, r3
 8016ba6:	d00d      	beq.n	8016bc4 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8016ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016bac:	b672      	cpsid	i
 8016bae:	f383 8811 	msr	BASEPRI, r3
 8016bb2:	f3bf 8f6f 	isb	sy
 8016bb6:	f3bf 8f4f 	dsb	sy
 8016bba:	b662      	cpsie	i
 8016bbc:	60fb      	str	r3, [r7, #12]
}
 8016bbe:	bf00      	nop
 8016bc0:	bf00      	nop
 8016bc2:	e7fd      	b.n	8016bc0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8016bc4:	693b      	ldr	r3, [r7, #16]
 8016bc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016bc8:	2b00      	cmp	r3, #0
 8016bca:	d10d      	bne.n	8016be8 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8016bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016bd0:	b672      	cpsid	i
 8016bd2:	f383 8811 	msr	BASEPRI, r3
 8016bd6:	f3bf 8f6f 	isb	sy
 8016bda:	f3bf 8f4f 	dsb	sy
 8016bde:	b662      	cpsie	i
 8016be0:	60bb      	str	r3, [r7, #8]
}
 8016be2:	bf00      	nop
 8016be4:	bf00      	nop
 8016be6:	e7fd      	b.n	8016be4 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8016be8:	693b      	ldr	r3, [r7, #16]
 8016bea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016bec:	1e5a      	subs	r2, r3, #1
 8016bee:	693b      	ldr	r3, [r7, #16]
 8016bf0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016bf2:	693b      	ldr	r3, [r7, #16]
 8016bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016bf6:	693b      	ldr	r3, [r7, #16]
 8016bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016bfa:	429a      	cmp	r2, r3
 8016bfc:	d044      	beq.n	8016c88 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016bfe:	693b      	ldr	r3, [r7, #16]
 8016c00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016c02:	2b00      	cmp	r3, #0
 8016c04:	d140      	bne.n	8016c88 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016c06:	693b      	ldr	r3, [r7, #16]
 8016c08:	3304      	adds	r3, #4
 8016c0a:	4618      	mov	r0, r3
 8016c0c:	f7fe fb64 	bl	80152d8 <uxListRemove>
 8016c10:	4603      	mov	r3, r0
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	d115      	bne.n	8016c42 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016c16:	693b      	ldr	r3, [r7, #16]
 8016c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c1a:	491f      	ldr	r1, [pc, #124]	@ (8016c98 <xTaskPriorityDisinherit+0x110>)
 8016c1c:	4613      	mov	r3, r2
 8016c1e:	009b      	lsls	r3, r3, #2
 8016c20:	4413      	add	r3, r2
 8016c22:	009b      	lsls	r3, r3, #2
 8016c24:	440b      	add	r3, r1
 8016c26:	681b      	ldr	r3, [r3, #0]
 8016c28:	2b00      	cmp	r3, #0
 8016c2a:	d10a      	bne.n	8016c42 <xTaskPriorityDisinherit+0xba>
 8016c2c:	693b      	ldr	r3, [r7, #16]
 8016c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c30:	2201      	movs	r2, #1
 8016c32:	fa02 f303 	lsl.w	r3, r2, r3
 8016c36:	43da      	mvns	r2, r3
 8016c38:	4b18      	ldr	r3, [pc, #96]	@ (8016c9c <xTaskPriorityDisinherit+0x114>)
 8016c3a:	681b      	ldr	r3, [r3, #0]
 8016c3c:	4013      	ands	r3, r2
 8016c3e:	4a17      	ldr	r2, [pc, #92]	@ (8016c9c <xTaskPriorityDisinherit+0x114>)
 8016c40:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016c42:	693b      	ldr	r3, [r7, #16]
 8016c44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016c46:	693b      	ldr	r3, [r7, #16]
 8016c48:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016c4a:	693b      	ldr	r3, [r7, #16]
 8016c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c4e:	f1c3 0207 	rsb	r2, r3, #7
 8016c52:	693b      	ldr	r3, [r7, #16]
 8016c54:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016c56:	693b      	ldr	r3, [r7, #16]
 8016c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c5a:	2201      	movs	r2, #1
 8016c5c:	409a      	lsls	r2, r3
 8016c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8016c9c <xTaskPriorityDisinherit+0x114>)
 8016c60:	681b      	ldr	r3, [r3, #0]
 8016c62:	4313      	orrs	r3, r2
 8016c64:	4a0d      	ldr	r2, [pc, #52]	@ (8016c9c <xTaskPriorityDisinherit+0x114>)
 8016c66:	6013      	str	r3, [r2, #0]
 8016c68:	693b      	ldr	r3, [r7, #16]
 8016c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c6c:	4613      	mov	r3, r2
 8016c6e:	009b      	lsls	r3, r3, #2
 8016c70:	4413      	add	r3, r2
 8016c72:	009b      	lsls	r3, r3, #2
 8016c74:	4a08      	ldr	r2, [pc, #32]	@ (8016c98 <xTaskPriorityDisinherit+0x110>)
 8016c76:	441a      	add	r2, r3
 8016c78:	693b      	ldr	r3, [r7, #16]
 8016c7a:	3304      	adds	r3, #4
 8016c7c:	4619      	mov	r1, r3
 8016c7e:	4610      	mov	r0, r2
 8016c80:	f7fe facd 	bl	801521e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016c84:	2301      	movs	r3, #1
 8016c86:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016c88:	697b      	ldr	r3, [r7, #20]
	}
 8016c8a:	4618      	mov	r0, r3
 8016c8c:	3718      	adds	r7, #24
 8016c8e:	46bd      	mov	sp, r7
 8016c90:	bd80      	pop	{r7, pc}
 8016c92:	bf00      	nop
 8016c94:	20001c58 	.word	0x20001c58
 8016c98:	20001c5c 	.word	0x20001c5c
 8016c9c:	20001d60 	.word	0x20001d60

08016ca0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8016ca0:	b580      	push	{r7, lr}
 8016ca2:	b084      	sub	sp, #16
 8016ca4:	af00      	add	r7, sp, #0
 8016ca6:	6078      	str	r0, [r7, #4]
 8016ca8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016caa:	4b29      	ldr	r3, [pc, #164]	@ (8016d50 <prvAddCurrentTaskToDelayedList+0xb0>)
 8016cac:	681b      	ldr	r3, [r3, #0]
 8016cae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016cb0:	4b28      	ldr	r3, [pc, #160]	@ (8016d54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016cb2:	681b      	ldr	r3, [r3, #0]
 8016cb4:	3304      	adds	r3, #4
 8016cb6:	4618      	mov	r0, r3
 8016cb8:	f7fe fb0e 	bl	80152d8 <uxListRemove>
 8016cbc:	4603      	mov	r3, r0
 8016cbe:	2b00      	cmp	r3, #0
 8016cc0:	d10b      	bne.n	8016cda <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8016cc2:	4b24      	ldr	r3, [pc, #144]	@ (8016d54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016cc4:	681b      	ldr	r3, [r3, #0]
 8016cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016cc8:	2201      	movs	r2, #1
 8016cca:	fa02 f303 	lsl.w	r3, r2, r3
 8016cce:	43da      	mvns	r2, r3
 8016cd0:	4b21      	ldr	r3, [pc, #132]	@ (8016d58 <prvAddCurrentTaskToDelayedList+0xb8>)
 8016cd2:	681b      	ldr	r3, [r3, #0]
 8016cd4:	4013      	ands	r3, r2
 8016cd6:	4a20      	ldr	r2, [pc, #128]	@ (8016d58 <prvAddCurrentTaskToDelayedList+0xb8>)
 8016cd8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016cda:	687b      	ldr	r3, [r7, #4]
 8016cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016ce0:	d10a      	bne.n	8016cf8 <prvAddCurrentTaskToDelayedList+0x58>
 8016ce2:	683b      	ldr	r3, [r7, #0]
 8016ce4:	2b00      	cmp	r3, #0
 8016ce6:	d007      	beq.n	8016cf8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8016d54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016cea:	681b      	ldr	r3, [r3, #0]
 8016cec:	3304      	adds	r3, #4
 8016cee:	4619      	mov	r1, r3
 8016cf0:	481a      	ldr	r0, [pc, #104]	@ (8016d5c <prvAddCurrentTaskToDelayedList+0xbc>)
 8016cf2:	f7fe fa94 	bl	801521e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016cf6:	e026      	b.n	8016d46 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016cf8:	68fa      	ldr	r2, [r7, #12]
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	4413      	add	r3, r2
 8016cfe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016d00:	4b14      	ldr	r3, [pc, #80]	@ (8016d54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d02:	681b      	ldr	r3, [r3, #0]
 8016d04:	68ba      	ldr	r2, [r7, #8]
 8016d06:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016d08:	68ba      	ldr	r2, [r7, #8]
 8016d0a:	68fb      	ldr	r3, [r7, #12]
 8016d0c:	429a      	cmp	r2, r3
 8016d0e:	d209      	bcs.n	8016d24 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016d10:	4b13      	ldr	r3, [pc, #76]	@ (8016d60 <prvAddCurrentTaskToDelayedList+0xc0>)
 8016d12:	681a      	ldr	r2, [r3, #0]
 8016d14:	4b0f      	ldr	r3, [pc, #60]	@ (8016d54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d16:	681b      	ldr	r3, [r3, #0]
 8016d18:	3304      	adds	r3, #4
 8016d1a:	4619      	mov	r1, r3
 8016d1c:	4610      	mov	r0, r2
 8016d1e:	f7fe faa2 	bl	8015266 <vListInsert>
}
 8016d22:	e010      	b.n	8016d46 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016d24:	4b0f      	ldr	r3, [pc, #60]	@ (8016d64 <prvAddCurrentTaskToDelayedList+0xc4>)
 8016d26:	681a      	ldr	r2, [r3, #0]
 8016d28:	4b0a      	ldr	r3, [pc, #40]	@ (8016d54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d2a:	681b      	ldr	r3, [r3, #0]
 8016d2c:	3304      	adds	r3, #4
 8016d2e:	4619      	mov	r1, r3
 8016d30:	4610      	mov	r0, r2
 8016d32:	f7fe fa98 	bl	8015266 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016d36:	4b0c      	ldr	r3, [pc, #48]	@ (8016d68 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016d38:	681b      	ldr	r3, [r3, #0]
 8016d3a:	68ba      	ldr	r2, [r7, #8]
 8016d3c:	429a      	cmp	r2, r3
 8016d3e:	d202      	bcs.n	8016d46 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8016d40:	4a09      	ldr	r2, [pc, #36]	@ (8016d68 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016d42:	68bb      	ldr	r3, [r7, #8]
 8016d44:	6013      	str	r3, [r2, #0]
}
 8016d46:	bf00      	nop
 8016d48:	3710      	adds	r7, #16
 8016d4a:	46bd      	mov	sp, r7
 8016d4c:	bd80      	pop	{r7, pc}
 8016d4e:	bf00      	nop
 8016d50:	20001d5c 	.word	0x20001d5c
 8016d54:	20001c58 	.word	0x20001c58
 8016d58:	20001d60 	.word	0x20001d60
 8016d5c:	20001d44 	.word	0x20001d44
 8016d60:	20001d14 	.word	0x20001d14
 8016d64:	20001d10 	.word	0x20001d10
 8016d68:	20001d78 	.word	0x20001d78

08016d6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016d6c:	b480      	push	{r7}
 8016d6e:	b085      	sub	sp, #20
 8016d70:	af00      	add	r7, sp, #0
 8016d72:	60f8      	str	r0, [r7, #12]
 8016d74:	60b9      	str	r1, [r7, #8]
 8016d76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016d78:	68fb      	ldr	r3, [r7, #12]
 8016d7a:	3b04      	subs	r3, #4
 8016d7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016d7e:	68fb      	ldr	r3, [r7, #12]
 8016d80:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8016d84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016d86:	68fb      	ldr	r3, [r7, #12]
 8016d88:	3b04      	subs	r3, #4
 8016d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016d8c:	68bb      	ldr	r3, [r7, #8]
 8016d8e:	f023 0201 	bic.w	r2, r3, #1
 8016d92:	68fb      	ldr	r3, [r7, #12]
 8016d94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016d96:	68fb      	ldr	r3, [r7, #12]
 8016d98:	3b04      	subs	r3, #4
 8016d9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016d9c:	4a0c      	ldr	r2, [pc, #48]	@ (8016dd0 <pxPortInitialiseStack+0x64>)
 8016d9e:	68fb      	ldr	r3, [r7, #12]
 8016da0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016da2:	68fb      	ldr	r3, [r7, #12]
 8016da4:	3b14      	subs	r3, #20
 8016da6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016da8:	687a      	ldr	r2, [r7, #4]
 8016daa:	68fb      	ldr	r3, [r7, #12]
 8016dac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016dae:	68fb      	ldr	r3, [r7, #12]
 8016db0:	3b04      	subs	r3, #4
 8016db2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016db4:	68fb      	ldr	r3, [r7, #12]
 8016db6:	f06f 0202 	mvn.w	r2, #2
 8016dba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016dbc:	68fb      	ldr	r3, [r7, #12]
 8016dbe:	3b20      	subs	r3, #32
 8016dc0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016dc2:	68fb      	ldr	r3, [r7, #12]
}
 8016dc4:	4618      	mov	r0, r3
 8016dc6:	3714      	adds	r7, #20
 8016dc8:	46bd      	mov	sp, r7
 8016dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dce:	4770      	bx	lr
 8016dd0:	08016dd5 	.word	0x08016dd5

08016dd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016dd4:	b480      	push	{r7}
 8016dd6:	b085      	sub	sp, #20
 8016dd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016dda:	2300      	movs	r3, #0
 8016ddc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016dde:	4b15      	ldr	r3, [pc, #84]	@ (8016e34 <prvTaskExitError+0x60>)
 8016de0:	681b      	ldr	r3, [r3, #0]
 8016de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016de6:	d00d      	beq.n	8016e04 <prvTaskExitError+0x30>
	__asm volatile
 8016de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016dec:	b672      	cpsid	i
 8016dee:	f383 8811 	msr	BASEPRI, r3
 8016df2:	f3bf 8f6f 	isb	sy
 8016df6:	f3bf 8f4f 	dsb	sy
 8016dfa:	b662      	cpsie	i
 8016dfc:	60fb      	str	r3, [r7, #12]
}
 8016dfe:	bf00      	nop
 8016e00:	bf00      	nop
 8016e02:	e7fd      	b.n	8016e00 <prvTaskExitError+0x2c>
	__asm volatile
 8016e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e08:	b672      	cpsid	i
 8016e0a:	f383 8811 	msr	BASEPRI, r3
 8016e0e:	f3bf 8f6f 	isb	sy
 8016e12:	f3bf 8f4f 	dsb	sy
 8016e16:	b662      	cpsie	i
 8016e18:	60bb      	str	r3, [r7, #8]
}
 8016e1a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016e1c:	bf00      	nop
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	2b00      	cmp	r3, #0
 8016e22:	d0fc      	beq.n	8016e1e <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016e24:	bf00      	nop
 8016e26:	bf00      	nop
 8016e28:	3714      	adds	r7, #20
 8016e2a:	46bd      	mov	sp, r7
 8016e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e30:	4770      	bx	lr
 8016e32:	bf00      	nop
 8016e34:	20000074 	.word	0x20000074
	...

08016e40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016e40:	4b07      	ldr	r3, [pc, #28]	@ (8016e60 <pxCurrentTCBConst2>)
 8016e42:	6819      	ldr	r1, [r3, #0]
 8016e44:	6808      	ldr	r0, [r1, #0]
 8016e46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e4a:	f380 8809 	msr	PSP, r0
 8016e4e:	f3bf 8f6f 	isb	sy
 8016e52:	f04f 0000 	mov.w	r0, #0
 8016e56:	f380 8811 	msr	BASEPRI, r0
 8016e5a:	4770      	bx	lr
 8016e5c:	f3af 8000 	nop.w

08016e60 <pxCurrentTCBConst2>:
 8016e60:	20001c58 	.word	0x20001c58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016e64:	bf00      	nop
 8016e66:	bf00      	nop

08016e68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016e68:	4808      	ldr	r0, [pc, #32]	@ (8016e8c <prvPortStartFirstTask+0x24>)
 8016e6a:	6800      	ldr	r0, [r0, #0]
 8016e6c:	6800      	ldr	r0, [r0, #0]
 8016e6e:	f380 8808 	msr	MSP, r0
 8016e72:	f04f 0000 	mov.w	r0, #0
 8016e76:	f380 8814 	msr	CONTROL, r0
 8016e7a:	b662      	cpsie	i
 8016e7c:	b661      	cpsie	f
 8016e7e:	f3bf 8f4f 	dsb	sy
 8016e82:	f3bf 8f6f 	isb	sy
 8016e86:	df00      	svc	0
 8016e88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8016e8a:	bf00      	nop
 8016e8c:	e000ed08 	.word	0xe000ed08

08016e90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016e90:	b580      	push	{r7, lr}
 8016e92:	b084      	sub	sp, #16
 8016e94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016e96:	4b37      	ldr	r3, [pc, #220]	@ (8016f74 <xPortStartScheduler+0xe4>)
 8016e98:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8016e9a:	68fb      	ldr	r3, [r7, #12]
 8016e9c:	781b      	ldrb	r3, [r3, #0]
 8016e9e:	b2db      	uxtb	r3, r3
 8016ea0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016ea2:	68fb      	ldr	r3, [r7, #12]
 8016ea4:	22ff      	movs	r2, #255	@ 0xff
 8016ea6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016ea8:	68fb      	ldr	r3, [r7, #12]
 8016eaa:	781b      	ldrb	r3, [r3, #0]
 8016eac:	b2db      	uxtb	r3, r3
 8016eae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016eb0:	78fb      	ldrb	r3, [r7, #3]
 8016eb2:	b2db      	uxtb	r3, r3
 8016eb4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8016eb8:	b2da      	uxtb	r2, r3
 8016eba:	4b2f      	ldr	r3, [pc, #188]	@ (8016f78 <xPortStartScheduler+0xe8>)
 8016ebc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016ebe:	4b2f      	ldr	r3, [pc, #188]	@ (8016f7c <xPortStartScheduler+0xec>)
 8016ec0:	2207      	movs	r2, #7
 8016ec2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016ec4:	e009      	b.n	8016eda <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8016ec6:	4b2d      	ldr	r3, [pc, #180]	@ (8016f7c <xPortStartScheduler+0xec>)
 8016ec8:	681b      	ldr	r3, [r3, #0]
 8016eca:	3b01      	subs	r3, #1
 8016ecc:	4a2b      	ldr	r2, [pc, #172]	@ (8016f7c <xPortStartScheduler+0xec>)
 8016ece:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016ed0:	78fb      	ldrb	r3, [r7, #3]
 8016ed2:	b2db      	uxtb	r3, r3
 8016ed4:	005b      	lsls	r3, r3, #1
 8016ed6:	b2db      	uxtb	r3, r3
 8016ed8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016eda:	78fb      	ldrb	r3, [r7, #3]
 8016edc:	b2db      	uxtb	r3, r3
 8016ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016ee2:	2b80      	cmp	r3, #128	@ 0x80
 8016ee4:	d0ef      	beq.n	8016ec6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016ee6:	4b25      	ldr	r3, [pc, #148]	@ (8016f7c <xPortStartScheduler+0xec>)
 8016ee8:	681b      	ldr	r3, [r3, #0]
 8016eea:	f1c3 0307 	rsb	r3, r3, #7
 8016eee:	2b04      	cmp	r3, #4
 8016ef0:	d00d      	beq.n	8016f0e <xPortStartScheduler+0x7e>
	__asm volatile
 8016ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ef6:	b672      	cpsid	i
 8016ef8:	f383 8811 	msr	BASEPRI, r3
 8016efc:	f3bf 8f6f 	isb	sy
 8016f00:	f3bf 8f4f 	dsb	sy
 8016f04:	b662      	cpsie	i
 8016f06:	60bb      	str	r3, [r7, #8]
}
 8016f08:	bf00      	nop
 8016f0a:	bf00      	nop
 8016f0c:	e7fd      	b.n	8016f0a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016f0e:	4b1b      	ldr	r3, [pc, #108]	@ (8016f7c <xPortStartScheduler+0xec>)
 8016f10:	681b      	ldr	r3, [r3, #0]
 8016f12:	021b      	lsls	r3, r3, #8
 8016f14:	4a19      	ldr	r2, [pc, #100]	@ (8016f7c <xPortStartScheduler+0xec>)
 8016f16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016f18:	4b18      	ldr	r3, [pc, #96]	@ (8016f7c <xPortStartScheduler+0xec>)
 8016f1a:	681b      	ldr	r3, [r3, #0]
 8016f1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8016f20:	4a16      	ldr	r2, [pc, #88]	@ (8016f7c <xPortStartScheduler+0xec>)
 8016f22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016f24:	687b      	ldr	r3, [r7, #4]
 8016f26:	b2da      	uxtb	r2, r3
 8016f28:	68fb      	ldr	r3, [r7, #12]
 8016f2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016f2c:	4b14      	ldr	r3, [pc, #80]	@ (8016f80 <xPortStartScheduler+0xf0>)
 8016f2e:	681b      	ldr	r3, [r3, #0]
 8016f30:	4a13      	ldr	r2, [pc, #76]	@ (8016f80 <xPortStartScheduler+0xf0>)
 8016f32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8016f36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016f38:	4b11      	ldr	r3, [pc, #68]	@ (8016f80 <xPortStartScheduler+0xf0>)
 8016f3a:	681b      	ldr	r3, [r3, #0]
 8016f3c:	4a10      	ldr	r2, [pc, #64]	@ (8016f80 <xPortStartScheduler+0xf0>)
 8016f3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8016f42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016f44:	f000 f8dc 	bl	8017100 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016f48:	4b0e      	ldr	r3, [pc, #56]	@ (8016f84 <xPortStartScheduler+0xf4>)
 8016f4a:	2200      	movs	r2, #0
 8016f4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8016f4e:	f000 f8fb 	bl	8017148 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8016f52:	4b0d      	ldr	r3, [pc, #52]	@ (8016f88 <xPortStartScheduler+0xf8>)
 8016f54:	681b      	ldr	r3, [r3, #0]
 8016f56:	4a0c      	ldr	r2, [pc, #48]	@ (8016f88 <xPortStartScheduler+0xf8>)
 8016f58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8016f5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8016f5e:	f7ff ff83 	bl	8016e68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8016f62:	f7ff fb7d 	bl	8016660 <vTaskSwitchContext>
	prvTaskExitError();
 8016f66:	f7ff ff35 	bl	8016dd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8016f6a:	2300      	movs	r3, #0
}
 8016f6c:	4618      	mov	r0, r3
 8016f6e:	3710      	adds	r7, #16
 8016f70:	46bd      	mov	sp, r7
 8016f72:	bd80      	pop	{r7, pc}
 8016f74:	e000e400 	.word	0xe000e400
 8016f78:	20001d84 	.word	0x20001d84
 8016f7c:	20001d88 	.word	0x20001d88
 8016f80:	e000ed20 	.word	0xe000ed20
 8016f84:	20000074 	.word	0x20000074
 8016f88:	e000ef34 	.word	0xe000ef34

08016f8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016f8c:	b480      	push	{r7}
 8016f8e:	b083      	sub	sp, #12
 8016f90:	af00      	add	r7, sp, #0
	__asm volatile
 8016f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f96:	b672      	cpsid	i
 8016f98:	f383 8811 	msr	BASEPRI, r3
 8016f9c:	f3bf 8f6f 	isb	sy
 8016fa0:	f3bf 8f4f 	dsb	sy
 8016fa4:	b662      	cpsie	i
 8016fa6:	607b      	str	r3, [r7, #4]
}
 8016fa8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016faa:	4b11      	ldr	r3, [pc, #68]	@ (8016ff0 <vPortEnterCritical+0x64>)
 8016fac:	681b      	ldr	r3, [r3, #0]
 8016fae:	3301      	adds	r3, #1
 8016fb0:	4a0f      	ldr	r2, [pc, #60]	@ (8016ff0 <vPortEnterCritical+0x64>)
 8016fb2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8016fb4:	4b0e      	ldr	r3, [pc, #56]	@ (8016ff0 <vPortEnterCritical+0x64>)
 8016fb6:	681b      	ldr	r3, [r3, #0]
 8016fb8:	2b01      	cmp	r3, #1
 8016fba:	d112      	bne.n	8016fe2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8016ff4 <vPortEnterCritical+0x68>)
 8016fbe:	681b      	ldr	r3, [r3, #0]
 8016fc0:	b2db      	uxtb	r3, r3
 8016fc2:	2b00      	cmp	r3, #0
 8016fc4:	d00d      	beq.n	8016fe2 <vPortEnterCritical+0x56>
	__asm volatile
 8016fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fca:	b672      	cpsid	i
 8016fcc:	f383 8811 	msr	BASEPRI, r3
 8016fd0:	f3bf 8f6f 	isb	sy
 8016fd4:	f3bf 8f4f 	dsb	sy
 8016fd8:	b662      	cpsie	i
 8016fda:	603b      	str	r3, [r7, #0]
}
 8016fdc:	bf00      	nop
 8016fde:	bf00      	nop
 8016fe0:	e7fd      	b.n	8016fde <vPortEnterCritical+0x52>
	}
}
 8016fe2:	bf00      	nop
 8016fe4:	370c      	adds	r7, #12
 8016fe6:	46bd      	mov	sp, r7
 8016fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fec:	4770      	bx	lr
 8016fee:	bf00      	nop
 8016ff0:	20000074 	.word	0x20000074
 8016ff4:	e000ed04 	.word	0xe000ed04

08016ff8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8016ff8:	b480      	push	{r7}
 8016ffa:	b083      	sub	sp, #12
 8016ffc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8016ffe:	4b13      	ldr	r3, [pc, #76]	@ (801704c <vPortExitCritical+0x54>)
 8017000:	681b      	ldr	r3, [r3, #0]
 8017002:	2b00      	cmp	r3, #0
 8017004:	d10d      	bne.n	8017022 <vPortExitCritical+0x2a>
	__asm volatile
 8017006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801700a:	b672      	cpsid	i
 801700c:	f383 8811 	msr	BASEPRI, r3
 8017010:	f3bf 8f6f 	isb	sy
 8017014:	f3bf 8f4f 	dsb	sy
 8017018:	b662      	cpsie	i
 801701a:	607b      	str	r3, [r7, #4]
}
 801701c:	bf00      	nop
 801701e:	bf00      	nop
 8017020:	e7fd      	b.n	801701e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8017022:	4b0a      	ldr	r3, [pc, #40]	@ (801704c <vPortExitCritical+0x54>)
 8017024:	681b      	ldr	r3, [r3, #0]
 8017026:	3b01      	subs	r3, #1
 8017028:	4a08      	ldr	r2, [pc, #32]	@ (801704c <vPortExitCritical+0x54>)
 801702a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801702c:	4b07      	ldr	r3, [pc, #28]	@ (801704c <vPortExitCritical+0x54>)
 801702e:	681b      	ldr	r3, [r3, #0]
 8017030:	2b00      	cmp	r3, #0
 8017032:	d105      	bne.n	8017040 <vPortExitCritical+0x48>
 8017034:	2300      	movs	r3, #0
 8017036:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017038:	683b      	ldr	r3, [r7, #0]
 801703a:	f383 8811 	msr	BASEPRI, r3
}
 801703e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017040:	bf00      	nop
 8017042:	370c      	adds	r7, #12
 8017044:	46bd      	mov	sp, r7
 8017046:	f85d 7b04 	ldr.w	r7, [sp], #4
 801704a:	4770      	bx	lr
 801704c:	20000074 	.word	0x20000074

08017050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017050:	f3ef 8009 	mrs	r0, PSP
 8017054:	f3bf 8f6f 	isb	sy
 8017058:	4b15      	ldr	r3, [pc, #84]	@ (80170b0 <pxCurrentTCBConst>)
 801705a:	681a      	ldr	r2, [r3, #0]
 801705c:	f01e 0f10 	tst.w	lr, #16
 8017060:	bf08      	it	eq
 8017062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801706a:	6010      	str	r0, [r2, #0]
 801706c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017070:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017074:	b672      	cpsid	i
 8017076:	f380 8811 	msr	BASEPRI, r0
 801707a:	f3bf 8f4f 	dsb	sy
 801707e:	f3bf 8f6f 	isb	sy
 8017082:	b662      	cpsie	i
 8017084:	f7ff faec 	bl	8016660 <vTaskSwitchContext>
 8017088:	f04f 0000 	mov.w	r0, #0
 801708c:	f380 8811 	msr	BASEPRI, r0
 8017090:	bc09      	pop	{r0, r3}
 8017092:	6819      	ldr	r1, [r3, #0]
 8017094:	6808      	ldr	r0, [r1, #0]
 8017096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801709a:	f01e 0f10 	tst.w	lr, #16
 801709e:	bf08      	it	eq
 80170a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80170a4:	f380 8809 	msr	PSP, r0
 80170a8:	f3bf 8f6f 	isb	sy
 80170ac:	4770      	bx	lr
 80170ae:	bf00      	nop

080170b0 <pxCurrentTCBConst>:
 80170b0:	20001c58 	.word	0x20001c58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80170b4:	bf00      	nop
 80170b6:	bf00      	nop

080170b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80170b8:	b580      	push	{r7, lr}
 80170ba:	b082      	sub	sp, #8
 80170bc:	af00      	add	r7, sp, #0
	__asm volatile
 80170be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170c2:	b672      	cpsid	i
 80170c4:	f383 8811 	msr	BASEPRI, r3
 80170c8:	f3bf 8f6f 	isb	sy
 80170cc:	f3bf 8f4f 	dsb	sy
 80170d0:	b662      	cpsie	i
 80170d2:	607b      	str	r3, [r7, #4]
}
 80170d4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80170d6:	f7ff fa07 	bl	80164e8 <xTaskIncrementTick>
 80170da:	4603      	mov	r3, r0
 80170dc:	2b00      	cmp	r3, #0
 80170de:	d003      	beq.n	80170e8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80170e0:	4b06      	ldr	r3, [pc, #24]	@ (80170fc <SysTick_Handler+0x44>)
 80170e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80170e6:	601a      	str	r2, [r3, #0]
 80170e8:	2300      	movs	r3, #0
 80170ea:	603b      	str	r3, [r7, #0]
	__asm volatile
 80170ec:	683b      	ldr	r3, [r7, #0]
 80170ee:	f383 8811 	msr	BASEPRI, r3
}
 80170f2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80170f4:	bf00      	nop
 80170f6:	3708      	adds	r7, #8
 80170f8:	46bd      	mov	sp, r7
 80170fa:	bd80      	pop	{r7, pc}
 80170fc:	e000ed04 	.word	0xe000ed04

08017100 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8017100:	b480      	push	{r7}
 8017102:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8017104:	4b0b      	ldr	r3, [pc, #44]	@ (8017134 <vPortSetupTimerInterrupt+0x34>)
 8017106:	2200      	movs	r2, #0
 8017108:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801710a:	4b0b      	ldr	r3, [pc, #44]	@ (8017138 <vPortSetupTimerInterrupt+0x38>)
 801710c:	2200      	movs	r2, #0
 801710e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8017110:	4b0a      	ldr	r3, [pc, #40]	@ (801713c <vPortSetupTimerInterrupt+0x3c>)
 8017112:	681b      	ldr	r3, [r3, #0]
 8017114:	4a0a      	ldr	r2, [pc, #40]	@ (8017140 <vPortSetupTimerInterrupt+0x40>)
 8017116:	fba2 2303 	umull	r2, r3, r2, r3
 801711a:	099b      	lsrs	r3, r3, #6
 801711c:	4a09      	ldr	r2, [pc, #36]	@ (8017144 <vPortSetupTimerInterrupt+0x44>)
 801711e:	3b01      	subs	r3, #1
 8017120:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8017122:	4b04      	ldr	r3, [pc, #16]	@ (8017134 <vPortSetupTimerInterrupt+0x34>)
 8017124:	2207      	movs	r2, #7
 8017126:	601a      	str	r2, [r3, #0]
}
 8017128:	bf00      	nop
 801712a:	46bd      	mov	sp, r7
 801712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017130:	4770      	bx	lr
 8017132:	bf00      	nop
 8017134:	e000e010 	.word	0xe000e010
 8017138:	e000e018 	.word	0xe000e018
 801713c:	2000001c 	.word	0x2000001c
 8017140:	10624dd3 	.word	0x10624dd3
 8017144:	e000e014 	.word	0xe000e014

08017148 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017148:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017158 <vPortEnableVFP+0x10>
 801714c:	6801      	ldr	r1, [r0, #0]
 801714e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8017152:	6001      	str	r1, [r0, #0]
 8017154:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017156:	bf00      	nop
 8017158:	e000ed88 	.word	0xe000ed88

0801715c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801715c:	b480      	push	{r7}
 801715e:	b085      	sub	sp, #20
 8017160:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8017162:	f3ef 8305 	mrs	r3, IPSR
 8017166:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017168:	68fb      	ldr	r3, [r7, #12]
 801716a:	2b0f      	cmp	r3, #15
 801716c:	d917      	bls.n	801719e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801716e:	4a1a      	ldr	r2, [pc, #104]	@ (80171d8 <vPortValidateInterruptPriority+0x7c>)
 8017170:	68fb      	ldr	r3, [r7, #12]
 8017172:	4413      	add	r3, r2
 8017174:	781b      	ldrb	r3, [r3, #0]
 8017176:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017178:	4b18      	ldr	r3, [pc, #96]	@ (80171dc <vPortValidateInterruptPriority+0x80>)
 801717a:	781b      	ldrb	r3, [r3, #0]
 801717c:	7afa      	ldrb	r2, [r7, #11]
 801717e:	429a      	cmp	r2, r3
 8017180:	d20d      	bcs.n	801719e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8017182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017186:	b672      	cpsid	i
 8017188:	f383 8811 	msr	BASEPRI, r3
 801718c:	f3bf 8f6f 	isb	sy
 8017190:	f3bf 8f4f 	dsb	sy
 8017194:	b662      	cpsie	i
 8017196:	607b      	str	r3, [r7, #4]
}
 8017198:	bf00      	nop
 801719a:	bf00      	nop
 801719c:	e7fd      	b.n	801719a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801719e:	4b10      	ldr	r3, [pc, #64]	@ (80171e0 <vPortValidateInterruptPriority+0x84>)
 80171a0:	681b      	ldr	r3, [r3, #0]
 80171a2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80171a6:	4b0f      	ldr	r3, [pc, #60]	@ (80171e4 <vPortValidateInterruptPriority+0x88>)
 80171a8:	681b      	ldr	r3, [r3, #0]
 80171aa:	429a      	cmp	r2, r3
 80171ac:	d90d      	bls.n	80171ca <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80171ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171b2:	b672      	cpsid	i
 80171b4:	f383 8811 	msr	BASEPRI, r3
 80171b8:	f3bf 8f6f 	isb	sy
 80171bc:	f3bf 8f4f 	dsb	sy
 80171c0:	b662      	cpsie	i
 80171c2:	603b      	str	r3, [r7, #0]
}
 80171c4:	bf00      	nop
 80171c6:	bf00      	nop
 80171c8:	e7fd      	b.n	80171c6 <vPortValidateInterruptPriority+0x6a>
	}
 80171ca:	bf00      	nop
 80171cc:	3714      	adds	r7, #20
 80171ce:	46bd      	mov	sp, r7
 80171d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171d4:	4770      	bx	lr
 80171d6:	bf00      	nop
 80171d8:	e000e3f0 	.word	0xe000e3f0
 80171dc:	20001d84 	.word	0x20001d84
 80171e0:	e000ed0c 	.word	0xe000ed0c
 80171e4:	20001d88 	.word	0x20001d88

080171e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80171e8:	b580      	push	{r7, lr}
 80171ea:	b08a      	sub	sp, #40	@ 0x28
 80171ec:	af00      	add	r7, sp, #0
 80171ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80171f0:	2300      	movs	r3, #0
 80171f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80171f4:	f7ff f8a8 	bl	8016348 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80171f8:	4b5f      	ldr	r3, [pc, #380]	@ (8017378 <pvPortMalloc+0x190>)
 80171fa:	681b      	ldr	r3, [r3, #0]
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d101      	bne.n	8017204 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8017200:	f000 f924 	bl	801744c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017204:	4b5d      	ldr	r3, [pc, #372]	@ (801737c <pvPortMalloc+0x194>)
 8017206:	681a      	ldr	r2, [r3, #0]
 8017208:	687b      	ldr	r3, [r7, #4]
 801720a:	4013      	ands	r3, r2
 801720c:	2b00      	cmp	r3, #0
 801720e:	f040 8094 	bne.w	801733a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017212:	687b      	ldr	r3, [r7, #4]
 8017214:	2b00      	cmp	r3, #0
 8017216:	d020      	beq.n	801725a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8017218:	2208      	movs	r2, #8
 801721a:	687b      	ldr	r3, [r7, #4]
 801721c:	4413      	add	r3, r2
 801721e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	f003 0307 	and.w	r3, r3, #7
 8017226:	2b00      	cmp	r3, #0
 8017228:	d017      	beq.n	801725a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801722a:	687b      	ldr	r3, [r7, #4]
 801722c:	f023 0307 	bic.w	r3, r3, #7
 8017230:	3308      	adds	r3, #8
 8017232:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017234:	687b      	ldr	r3, [r7, #4]
 8017236:	f003 0307 	and.w	r3, r3, #7
 801723a:	2b00      	cmp	r3, #0
 801723c:	d00d      	beq.n	801725a <pvPortMalloc+0x72>
	__asm volatile
 801723e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017242:	b672      	cpsid	i
 8017244:	f383 8811 	msr	BASEPRI, r3
 8017248:	f3bf 8f6f 	isb	sy
 801724c:	f3bf 8f4f 	dsb	sy
 8017250:	b662      	cpsie	i
 8017252:	617b      	str	r3, [r7, #20]
}
 8017254:	bf00      	nop
 8017256:	bf00      	nop
 8017258:	e7fd      	b.n	8017256 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801725a:	687b      	ldr	r3, [r7, #4]
 801725c:	2b00      	cmp	r3, #0
 801725e:	d06c      	beq.n	801733a <pvPortMalloc+0x152>
 8017260:	4b47      	ldr	r3, [pc, #284]	@ (8017380 <pvPortMalloc+0x198>)
 8017262:	681b      	ldr	r3, [r3, #0]
 8017264:	687a      	ldr	r2, [r7, #4]
 8017266:	429a      	cmp	r2, r3
 8017268:	d867      	bhi.n	801733a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801726a:	4b46      	ldr	r3, [pc, #280]	@ (8017384 <pvPortMalloc+0x19c>)
 801726c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801726e:	4b45      	ldr	r3, [pc, #276]	@ (8017384 <pvPortMalloc+0x19c>)
 8017270:	681b      	ldr	r3, [r3, #0]
 8017272:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017274:	e004      	b.n	8017280 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8017276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017278:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801727a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801727c:	681b      	ldr	r3, [r3, #0]
 801727e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017282:	685b      	ldr	r3, [r3, #4]
 8017284:	687a      	ldr	r2, [r7, #4]
 8017286:	429a      	cmp	r2, r3
 8017288:	d903      	bls.n	8017292 <pvPortMalloc+0xaa>
 801728a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801728c:	681b      	ldr	r3, [r3, #0]
 801728e:	2b00      	cmp	r3, #0
 8017290:	d1f1      	bne.n	8017276 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8017292:	4b39      	ldr	r3, [pc, #228]	@ (8017378 <pvPortMalloc+0x190>)
 8017294:	681b      	ldr	r3, [r3, #0]
 8017296:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017298:	429a      	cmp	r2, r3
 801729a:	d04e      	beq.n	801733a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801729c:	6a3b      	ldr	r3, [r7, #32]
 801729e:	681b      	ldr	r3, [r3, #0]
 80172a0:	2208      	movs	r2, #8
 80172a2:	4413      	add	r3, r2
 80172a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80172a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172a8:	681a      	ldr	r2, [r3, #0]
 80172aa:	6a3b      	ldr	r3, [r7, #32]
 80172ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80172ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172b0:	685a      	ldr	r2, [r3, #4]
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	1ad2      	subs	r2, r2, r3
 80172b6:	2308      	movs	r3, #8
 80172b8:	005b      	lsls	r3, r3, #1
 80172ba:	429a      	cmp	r2, r3
 80172bc:	d922      	bls.n	8017304 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80172be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80172c0:	687b      	ldr	r3, [r7, #4]
 80172c2:	4413      	add	r3, r2
 80172c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80172c6:	69bb      	ldr	r3, [r7, #24]
 80172c8:	f003 0307 	and.w	r3, r3, #7
 80172cc:	2b00      	cmp	r3, #0
 80172ce:	d00d      	beq.n	80172ec <pvPortMalloc+0x104>
	__asm volatile
 80172d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172d4:	b672      	cpsid	i
 80172d6:	f383 8811 	msr	BASEPRI, r3
 80172da:	f3bf 8f6f 	isb	sy
 80172de:	f3bf 8f4f 	dsb	sy
 80172e2:	b662      	cpsie	i
 80172e4:	613b      	str	r3, [r7, #16]
}
 80172e6:	bf00      	nop
 80172e8:	bf00      	nop
 80172ea:	e7fd      	b.n	80172e8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80172ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172ee:	685a      	ldr	r2, [r3, #4]
 80172f0:	687b      	ldr	r3, [r7, #4]
 80172f2:	1ad2      	subs	r2, r2, r3
 80172f4:	69bb      	ldr	r3, [r7, #24]
 80172f6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80172f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172fa:	687a      	ldr	r2, [r7, #4]
 80172fc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80172fe:	69b8      	ldr	r0, [r7, #24]
 8017300:	f000 f906 	bl	8017510 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017304:	4b1e      	ldr	r3, [pc, #120]	@ (8017380 <pvPortMalloc+0x198>)
 8017306:	681a      	ldr	r2, [r3, #0]
 8017308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801730a:	685b      	ldr	r3, [r3, #4]
 801730c:	1ad3      	subs	r3, r2, r3
 801730e:	4a1c      	ldr	r2, [pc, #112]	@ (8017380 <pvPortMalloc+0x198>)
 8017310:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017312:	4b1b      	ldr	r3, [pc, #108]	@ (8017380 <pvPortMalloc+0x198>)
 8017314:	681a      	ldr	r2, [r3, #0]
 8017316:	4b1c      	ldr	r3, [pc, #112]	@ (8017388 <pvPortMalloc+0x1a0>)
 8017318:	681b      	ldr	r3, [r3, #0]
 801731a:	429a      	cmp	r2, r3
 801731c:	d203      	bcs.n	8017326 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801731e:	4b18      	ldr	r3, [pc, #96]	@ (8017380 <pvPortMalloc+0x198>)
 8017320:	681b      	ldr	r3, [r3, #0]
 8017322:	4a19      	ldr	r2, [pc, #100]	@ (8017388 <pvPortMalloc+0x1a0>)
 8017324:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017328:	685a      	ldr	r2, [r3, #4]
 801732a:	4b14      	ldr	r3, [pc, #80]	@ (801737c <pvPortMalloc+0x194>)
 801732c:	681b      	ldr	r3, [r3, #0]
 801732e:	431a      	orrs	r2, r3
 8017330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017332:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017336:	2200      	movs	r2, #0
 8017338:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801733a:	f7ff f813 	bl	8016364 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 801733e:	69fb      	ldr	r3, [r7, #28]
 8017340:	2b00      	cmp	r3, #0
 8017342:	d101      	bne.n	8017348 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8017344:	f7ea fe08 	bl	8001f58 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017348:	69fb      	ldr	r3, [r7, #28]
 801734a:	f003 0307 	and.w	r3, r3, #7
 801734e:	2b00      	cmp	r3, #0
 8017350:	d00d      	beq.n	801736e <pvPortMalloc+0x186>
	__asm volatile
 8017352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017356:	b672      	cpsid	i
 8017358:	f383 8811 	msr	BASEPRI, r3
 801735c:	f3bf 8f6f 	isb	sy
 8017360:	f3bf 8f4f 	dsb	sy
 8017364:	b662      	cpsie	i
 8017366:	60fb      	str	r3, [r7, #12]
}
 8017368:	bf00      	nop
 801736a:	bf00      	nop
 801736c:	e7fd      	b.n	801736a <pvPortMalloc+0x182>
	return pvReturn;
 801736e:	69fb      	ldr	r3, [r7, #28]
}
 8017370:	4618      	mov	r0, r3
 8017372:	3728      	adds	r7, #40	@ 0x28
 8017374:	46bd      	mov	sp, r7
 8017376:	bd80      	pop	{r7, pc}
 8017378:	20011d94 	.word	0x20011d94
 801737c:	20011da0 	.word	0x20011da0
 8017380:	20011d98 	.word	0x20011d98
 8017384:	20011d8c 	.word	0x20011d8c
 8017388:	20011d9c 	.word	0x20011d9c

0801738c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801738c:	b580      	push	{r7, lr}
 801738e:	b086      	sub	sp, #24
 8017390:	af00      	add	r7, sp, #0
 8017392:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8017394:	687b      	ldr	r3, [r7, #4]
 8017396:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8017398:	687b      	ldr	r3, [r7, #4]
 801739a:	2b00      	cmp	r3, #0
 801739c:	d04e      	beq.n	801743c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801739e:	2308      	movs	r3, #8
 80173a0:	425b      	negs	r3, r3
 80173a2:	697a      	ldr	r2, [r7, #20]
 80173a4:	4413      	add	r3, r2
 80173a6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80173a8:	697b      	ldr	r3, [r7, #20]
 80173aa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80173ac:	693b      	ldr	r3, [r7, #16]
 80173ae:	685a      	ldr	r2, [r3, #4]
 80173b0:	4b24      	ldr	r3, [pc, #144]	@ (8017444 <vPortFree+0xb8>)
 80173b2:	681b      	ldr	r3, [r3, #0]
 80173b4:	4013      	ands	r3, r2
 80173b6:	2b00      	cmp	r3, #0
 80173b8:	d10d      	bne.n	80173d6 <vPortFree+0x4a>
	__asm volatile
 80173ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173be:	b672      	cpsid	i
 80173c0:	f383 8811 	msr	BASEPRI, r3
 80173c4:	f3bf 8f6f 	isb	sy
 80173c8:	f3bf 8f4f 	dsb	sy
 80173cc:	b662      	cpsie	i
 80173ce:	60fb      	str	r3, [r7, #12]
}
 80173d0:	bf00      	nop
 80173d2:	bf00      	nop
 80173d4:	e7fd      	b.n	80173d2 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80173d6:	693b      	ldr	r3, [r7, #16]
 80173d8:	681b      	ldr	r3, [r3, #0]
 80173da:	2b00      	cmp	r3, #0
 80173dc:	d00d      	beq.n	80173fa <vPortFree+0x6e>
	__asm volatile
 80173de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173e2:	b672      	cpsid	i
 80173e4:	f383 8811 	msr	BASEPRI, r3
 80173e8:	f3bf 8f6f 	isb	sy
 80173ec:	f3bf 8f4f 	dsb	sy
 80173f0:	b662      	cpsie	i
 80173f2:	60bb      	str	r3, [r7, #8]
}
 80173f4:	bf00      	nop
 80173f6:	bf00      	nop
 80173f8:	e7fd      	b.n	80173f6 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80173fa:	693b      	ldr	r3, [r7, #16]
 80173fc:	685a      	ldr	r2, [r3, #4]
 80173fe:	4b11      	ldr	r3, [pc, #68]	@ (8017444 <vPortFree+0xb8>)
 8017400:	681b      	ldr	r3, [r3, #0]
 8017402:	4013      	ands	r3, r2
 8017404:	2b00      	cmp	r3, #0
 8017406:	d019      	beq.n	801743c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8017408:	693b      	ldr	r3, [r7, #16]
 801740a:	681b      	ldr	r3, [r3, #0]
 801740c:	2b00      	cmp	r3, #0
 801740e:	d115      	bne.n	801743c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017410:	693b      	ldr	r3, [r7, #16]
 8017412:	685a      	ldr	r2, [r3, #4]
 8017414:	4b0b      	ldr	r3, [pc, #44]	@ (8017444 <vPortFree+0xb8>)
 8017416:	681b      	ldr	r3, [r3, #0]
 8017418:	43db      	mvns	r3, r3
 801741a:	401a      	ands	r2, r3
 801741c:	693b      	ldr	r3, [r7, #16]
 801741e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017420:	f7fe ff92 	bl	8016348 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017424:	693b      	ldr	r3, [r7, #16]
 8017426:	685a      	ldr	r2, [r3, #4]
 8017428:	4b07      	ldr	r3, [pc, #28]	@ (8017448 <vPortFree+0xbc>)
 801742a:	681b      	ldr	r3, [r3, #0]
 801742c:	4413      	add	r3, r2
 801742e:	4a06      	ldr	r2, [pc, #24]	@ (8017448 <vPortFree+0xbc>)
 8017430:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017432:	6938      	ldr	r0, [r7, #16]
 8017434:	f000 f86c 	bl	8017510 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8017438:	f7fe ff94 	bl	8016364 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801743c:	bf00      	nop
 801743e:	3718      	adds	r7, #24
 8017440:	46bd      	mov	sp, r7
 8017442:	bd80      	pop	{r7, pc}
 8017444:	20011da0 	.word	0x20011da0
 8017448:	20011d98 	.word	0x20011d98

0801744c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801744c:	b480      	push	{r7}
 801744e:	b085      	sub	sp, #20
 8017450:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017452:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8017456:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017458:	4b27      	ldr	r3, [pc, #156]	@ (80174f8 <prvHeapInit+0xac>)
 801745a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801745c:	68fb      	ldr	r3, [r7, #12]
 801745e:	f003 0307 	and.w	r3, r3, #7
 8017462:	2b00      	cmp	r3, #0
 8017464:	d00c      	beq.n	8017480 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017466:	68fb      	ldr	r3, [r7, #12]
 8017468:	3307      	adds	r3, #7
 801746a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801746c:	68fb      	ldr	r3, [r7, #12]
 801746e:	f023 0307 	bic.w	r3, r3, #7
 8017472:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017474:	68ba      	ldr	r2, [r7, #8]
 8017476:	68fb      	ldr	r3, [r7, #12]
 8017478:	1ad3      	subs	r3, r2, r3
 801747a:	4a1f      	ldr	r2, [pc, #124]	@ (80174f8 <prvHeapInit+0xac>)
 801747c:	4413      	add	r3, r2
 801747e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017480:	68fb      	ldr	r3, [r7, #12]
 8017482:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017484:	4a1d      	ldr	r2, [pc, #116]	@ (80174fc <prvHeapInit+0xb0>)
 8017486:	687b      	ldr	r3, [r7, #4]
 8017488:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801748a:	4b1c      	ldr	r3, [pc, #112]	@ (80174fc <prvHeapInit+0xb0>)
 801748c:	2200      	movs	r2, #0
 801748e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8017490:	687b      	ldr	r3, [r7, #4]
 8017492:	68ba      	ldr	r2, [r7, #8]
 8017494:	4413      	add	r3, r2
 8017496:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017498:	2208      	movs	r2, #8
 801749a:	68fb      	ldr	r3, [r7, #12]
 801749c:	1a9b      	subs	r3, r3, r2
 801749e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80174a0:	68fb      	ldr	r3, [r7, #12]
 80174a2:	f023 0307 	bic.w	r3, r3, #7
 80174a6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80174a8:	68fb      	ldr	r3, [r7, #12]
 80174aa:	4a15      	ldr	r2, [pc, #84]	@ (8017500 <prvHeapInit+0xb4>)
 80174ac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80174ae:	4b14      	ldr	r3, [pc, #80]	@ (8017500 <prvHeapInit+0xb4>)
 80174b0:	681b      	ldr	r3, [r3, #0]
 80174b2:	2200      	movs	r2, #0
 80174b4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80174b6:	4b12      	ldr	r3, [pc, #72]	@ (8017500 <prvHeapInit+0xb4>)
 80174b8:	681b      	ldr	r3, [r3, #0]
 80174ba:	2200      	movs	r2, #0
 80174bc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80174be:	687b      	ldr	r3, [r7, #4]
 80174c0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80174c2:	683b      	ldr	r3, [r7, #0]
 80174c4:	68fa      	ldr	r2, [r7, #12]
 80174c6:	1ad2      	subs	r2, r2, r3
 80174c8:	683b      	ldr	r3, [r7, #0]
 80174ca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80174cc:	4b0c      	ldr	r3, [pc, #48]	@ (8017500 <prvHeapInit+0xb4>)
 80174ce:	681a      	ldr	r2, [r3, #0]
 80174d0:	683b      	ldr	r3, [r7, #0]
 80174d2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80174d4:	683b      	ldr	r3, [r7, #0]
 80174d6:	685b      	ldr	r3, [r3, #4]
 80174d8:	4a0a      	ldr	r2, [pc, #40]	@ (8017504 <prvHeapInit+0xb8>)
 80174da:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80174dc:	683b      	ldr	r3, [r7, #0]
 80174de:	685b      	ldr	r3, [r3, #4]
 80174e0:	4a09      	ldr	r2, [pc, #36]	@ (8017508 <prvHeapInit+0xbc>)
 80174e2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80174e4:	4b09      	ldr	r3, [pc, #36]	@ (801750c <prvHeapInit+0xc0>)
 80174e6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80174ea:	601a      	str	r2, [r3, #0]
}
 80174ec:	bf00      	nop
 80174ee:	3714      	adds	r7, #20
 80174f0:	46bd      	mov	sp, r7
 80174f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174f6:	4770      	bx	lr
 80174f8:	20001d8c 	.word	0x20001d8c
 80174fc:	20011d8c 	.word	0x20011d8c
 8017500:	20011d94 	.word	0x20011d94
 8017504:	20011d9c 	.word	0x20011d9c
 8017508:	20011d98 	.word	0x20011d98
 801750c:	20011da0 	.word	0x20011da0

08017510 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017510:	b480      	push	{r7}
 8017512:	b085      	sub	sp, #20
 8017514:	af00      	add	r7, sp, #0
 8017516:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017518:	4b28      	ldr	r3, [pc, #160]	@ (80175bc <prvInsertBlockIntoFreeList+0xac>)
 801751a:	60fb      	str	r3, [r7, #12]
 801751c:	e002      	b.n	8017524 <prvInsertBlockIntoFreeList+0x14>
 801751e:	68fb      	ldr	r3, [r7, #12]
 8017520:	681b      	ldr	r3, [r3, #0]
 8017522:	60fb      	str	r3, [r7, #12]
 8017524:	68fb      	ldr	r3, [r7, #12]
 8017526:	681b      	ldr	r3, [r3, #0]
 8017528:	687a      	ldr	r2, [r7, #4]
 801752a:	429a      	cmp	r2, r3
 801752c:	d8f7      	bhi.n	801751e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801752e:	68fb      	ldr	r3, [r7, #12]
 8017530:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017532:	68fb      	ldr	r3, [r7, #12]
 8017534:	685b      	ldr	r3, [r3, #4]
 8017536:	68ba      	ldr	r2, [r7, #8]
 8017538:	4413      	add	r3, r2
 801753a:	687a      	ldr	r2, [r7, #4]
 801753c:	429a      	cmp	r2, r3
 801753e:	d108      	bne.n	8017552 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017540:	68fb      	ldr	r3, [r7, #12]
 8017542:	685a      	ldr	r2, [r3, #4]
 8017544:	687b      	ldr	r3, [r7, #4]
 8017546:	685b      	ldr	r3, [r3, #4]
 8017548:	441a      	add	r2, r3
 801754a:	68fb      	ldr	r3, [r7, #12]
 801754c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801754e:	68fb      	ldr	r3, [r7, #12]
 8017550:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017552:	687b      	ldr	r3, [r7, #4]
 8017554:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	685b      	ldr	r3, [r3, #4]
 801755a:	68ba      	ldr	r2, [r7, #8]
 801755c:	441a      	add	r2, r3
 801755e:	68fb      	ldr	r3, [r7, #12]
 8017560:	681b      	ldr	r3, [r3, #0]
 8017562:	429a      	cmp	r2, r3
 8017564:	d118      	bne.n	8017598 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017566:	68fb      	ldr	r3, [r7, #12]
 8017568:	681a      	ldr	r2, [r3, #0]
 801756a:	4b15      	ldr	r3, [pc, #84]	@ (80175c0 <prvInsertBlockIntoFreeList+0xb0>)
 801756c:	681b      	ldr	r3, [r3, #0]
 801756e:	429a      	cmp	r2, r3
 8017570:	d00d      	beq.n	801758e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017572:	687b      	ldr	r3, [r7, #4]
 8017574:	685a      	ldr	r2, [r3, #4]
 8017576:	68fb      	ldr	r3, [r7, #12]
 8017578:	681b      	ldr	r3, [r3, #0]
 801757a:	685b      	ldr	r3, [r3, #4]
 801757c:	441a      	add	r2, r3
 801757e:	687b      	ldr	r3, [r7, #4]
 8017580:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017582:	68fb      	ldr	r3, [r7, #12]
 8017584:	681b      	ldr	r3, [r3, #0]
 8017586:	681a      	ldr	r2, [r3, #0]
 8017588:	687b      	ldr	r3, [r7, #4]
 801758a:	601a      	str	r2, [r3, #0]
 801758c:	e008      	b.n	80175a0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801758e:	4b0c      	ldr	r3, [pc, #48]	@ (80175c0 <prvInsertBlockIntoFreeList+0xb0>)
 8017590:	681a      	ldr	r2, [r3, #0]
 8017592:	687b      	ldr	r3, [r7, #4]
 8017594:	601a      	str	r2, [r3, #0]
 8017596:	e003      	b.n	80175a0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017598:	68fb      	ldr	r3, [r7, #12]
 801759a:	681a      	ldr	r2, [r3, #0]
 801759c:	687b      	ldr	r3, [r7, #4]
 801759e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80175a0:	68fa      	ldr	r2, [r7, #12]
 80175a2:	687b      	ldr	r3, [r7, #4]
 80175a4:	429a      	cmp	r2, r3
 80175a6:	d002      	beq.n	80175ae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80175a8:	68fb      	ldr	r3, [r7, #12]
 80175aa:	687a      	ldr	r2, [r7, #4]
 80175ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80175ae:	bf00      	nop
 80175b0:	3714      	adds	r7, #20
 80175b2:	46bd      	mov	sp, r7
 80175b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175b8:	4770      	bx	lr
 80175ba:	bf00      	nop
 80175bc:	20011d8c 	.word	0x20011d8c
 80175c0:	20011d94 	.word	0x20011d94

080175c4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80175c4:	b580      	push	{r7, lr}
 80175c6:	b082      	sub	sp, #8
 80175c8:	af00      	add	r7, sp, #0
 80175ca:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80175cc:	687b      	ldr	r3, [r7, #4]
 80175ce:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80175d2:	4618      	mov	r0, r3
 80175d4:	f7fa fe34 	bl	8012240 <USBH_LL_IncTimer>
}
 80175d8:	bf00      	nop
 80175da:	3708      	adds	r7, #8
 80175dc:	46bd      	mov	sp, r7
 80175de:	bd80      	pop	{r7, pc}

080175e0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80175e0:	b580      	push	{r7, lr}
 80175e2:	b082      	sub	sp, #8
 80175e4:	af00      	add	r7, sp, #0
 80175e6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80175ee:	4618      	mov	r0, r3
 80175f0:	f7fa fe74 	bl	80122dc <USBH_LL_Connect>
}
 80175f4:	bf00      	nop
 80175f6:	3708      	adds	r7, #8
 80175f8:	46bd      	mov	sp, r7
 80175fa:	bd80      	pop	{r7, pc}

080175fc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80175fc:	b580      	push	{r7, lr}
 80175fe:	b082      	sub	sp, #8
 8017600:	af00      	add	r7, sp, #0
 8017602:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8017604:	687b      	ldr	r3, [r7, #4]
 8017606:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801760a:	4618      	mov	r0, r3
 801760c:	f7fa fe81 	bl	8012312 <USBH_LL_Disconnect>
}
 8017610:	bf00      	nop
 8017612:	3708      	adds	r7, #8
 8017614:	46bd      	mov	sp, r7
 8017616:	bd80      	pop	{r7, pc}

08017618 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8017618:	b580      	push	{r7, lr}
 801761a:	b082      	sub	sp, #8
 801761c:	af00      	add	r7, sp, #0
 801761e:	6078      	str	r0, [r7, #4]
 8017620:	460b      	mov	r3, r1
 8017622:	70fb      	strb	r3, [r7, #3]
 8017624:	4613      	mov	r3, r2
 8017626:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801762e:	4618      	mov	r0, r3
 8017630:	f7fa fec0 	bl	80123b4 <USBH_LL_NotifyURBChange>
#endif
}
 8017634:	bf00      	nop
 8017636:	3708      	adds	r7, #8
 8017638:	46bd      	mov	sp, r7
 801763a:	bd80      	pop	{r7, pc}

0801763c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801763c:	b580      	push	{r7, lr}
 801763e:	b082      	sub	sp, #8
 8017640:	af00      	add	r7, sp, #0
 8017642:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801764a:	4618      	mov	r0, r3
 801764c:	f7fa fe22 	bl	8012294 <USBH_LL_PortEnabled>
}
 8017650:	bf00      	nop
 8017652:	3708      	adds	r7, #8
 8017654:	46bd      	mov	sp, r7
 8017656:	bd80      	pop	{r7, pc}

08017658 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8017658:	b580      	push	{r7, lr}
 801765a:	b082      	sub	sp, #8
 801765c:	af00      	add	r7, sp, #0
 801765e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017666:	4618      	mov	r0, r3
 8017668:	f7fa fe26 	bl	80122b8 <USBH_LL_PortDisabled>
}
 801766c:	bf00      	nop
 801766e:	3708      	adds	r7, #8
 8017670:	46bd      	mov	sp, r7
 8017672:	bd80      	pop	{r7, pc}

08017674 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8017674:	b580      	push	{r7, lr}
 8017676:	b084      	sub	sp, #16
 8017678:	af00      	add	r7, sp, #0
 801767a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801767c:	2300      	movs	r3, #0
 801767e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017680:	2300      	movs	r3, #0
 8017682:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8017684:	687b      	ldr	r3, [r7, #4]
 8017686:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801768a:	4618      	mov	r0, r3
 801768c:	f7f1 f86b 	bl	8008766 <HAL_HCD_Stop>
 8017690:	4603      	mov	r3, r0
 8017692:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017694:	7bfb      	ldrb	r3, [r7, #15]
 8017696:	4618      	mov	r0, r3
 8017698:	f000 f808 	bl	80176ac <USBH_Get_USB_Status>
 801769c:	4603      	mov	r3, r0
 801769e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80176a0:	7bbb      	ldrb	r3, [r7, #14]
}
 80176a2:	4618      	mov	r0, r3
 80176a4:	3710      	adds	r7, #16
 80176a6:	46bd      	mov	sp, r7
 80176a8:	bd80      	pop	{r7, pc}
	...

080176ac <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80176ac:	b480      	push	{r7}
 80176ae:	b085      	sub	sp, #20
 80176b0:	af00      	add	r7, sp, #0
 80176b2:	4603      	mov	r3, r0
 80176b4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80176b6:	2300      	movs	r3, #0
 80176b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80176ba:	79fb      	ldrb	r3, [r7, #7]
 80176bc:	2b03      	cmp	r3, #3
 80176be:	d817      	bhi.n	80176f0 <USBH_Get_USB_Status+0x44>
 80176c0:	a201      	add	r2, pc, #4	@ (adr r2, 80176c8 <USBH_Get_USB_Status+0x1c>)
 80176c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80176c6:	bf00      	nop
 80176c8:	080176d9 	.word	0x080176d9
 80176cc:	080176df 	.word	0x080176df
 80176d0:	080176e5 	.word	0x080176e5
 80176d4:	080176eb 	.word	0x080176eb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80176d8:	2300      	movs	r3, #0
 80176da:	73fb      	strb	r3, [r7, #15]
    break;
 80176dc:	e00b      	b.n	80176f6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80176de:	2302      	movs	r3, #2
 80176e0:	73fb      	strb	r3, [r7, #15]
    break;
 80176e2:	e008      	b.n	80176f6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80176e4:	2301      	movs	r3, #1
 80176e6:	73fb      	strb	r3, [r7, #15]
    break;
 80176e8:	e005      	b.n	80176f6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80176ea:	2302      	movs	r3, #2
 80176ec:	73fb      	strb	r3, [r7, #15]
    break;
 80176ee:	e002      	b.n	80176f6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80176f0:	2302      	movs	r3, #2
 80176f2:	73fb      	strb	r3, [r7, #15]
    break;
 80176f4:	bf00      	nop
  }
  return usb_status;
 80176f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80176f8:	4618      	mov	r0, r3
 80176fa:	3714      	adds	r7, #20
 80176fc:	46bd      	mov	sp, r7
 80176fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017702:	4770      	bx	lr

08017704 <sbrk_aligned>:
 8017704:	b570      	push	{r4, r5, r6, lr}
 8017706:	4e0f      	ldr	r6, [pc, #60]	@ (8017744 <sbrk_aligned+0x40>)
 8017708:	460c      	mov	r4, r1
 801770a:	6831      	ldr	r1, [r6, #0]
 801770c:	4605      	mov	r5, r0
 801770e:	b911      	cbnz	r1, 8017716 <sbrk_aligned+0x12>
 8017710:	f000 faf2 	bl	8017cf8 <_sbrk_r>
 8017714:	6030      	str	r0, [r6, #0]
 8017716:	4621      	mov	r1, r4
 8017718:	4628      	mov	r0, r5
 801771a:	f000 faed 	bl	8017cf8 <_sbrk_r>
 801771e:	1c43      	adds	r3, r0, #1
 8017720:	d103      	bne.n	801772a <sbrk_aligned+0x26>
 8017722:	f04f 34ff 	mov.w	r4, #4294967295
 8017726:	4620      	mov	r0, r4
 8017728:	bd70      	pop	{r4, r5, r6, pc}
 801772a:	1cc4      	adds	r4, r0, #3
 801772c:	f024 0403 	bic.w	r4, r4, #3
 8017730:	42a0      	cmp	r0, r4
 8017732:	d0f8      	beq.n	8017726 <sbrk_aligned+0x22>
 8017734:	1a21      	subs	r1, r4, r0
 8017736:	4628      	mov	r0, r5
 8017738:	f000 fade 	bl	8017cf8 <_sbrk_r>
 801773c:	3001      	adds	r0, #1
 801773e:	d1f2      	bne.n	8017726 <sbrk_aligned+0x22>
 8017740:	e7ef      	b.n	8017722 <sbrk_aligned+0x1e>
 8017742:	bf00      	nop
 8017744:	20012184 	.word	0x20012184

08017748 <_malloc_r>:
 8017748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801774c:	1ccd      	adds	r5, r1, #3
 801774e:	f025 0503 	bic.w	r5, r5, #3
 8017752:	3508      	adds	r5, #8
 8017754:	2d0c      	cmp	r5, #12
 8017756:	bf38      	it	cc
 8017758:	250c      	movcc	r5, #12
 801775a:	2d00      	cmp	r5, #0
 801775c:	4606      	mov	r6, r0
 801775e:	db01      	blt.n	8017764 <_malloc_r+0x1c>
 8017760:	42a9      	cmp	r1, r5
 8017762:	d904      	bls.n	801776e <_malloc_r+0x26>
 8017764:	230c      	movs	r3, #12
 8017766:	6033      	str	r3, [r6, #0]
 8017768:	2000      	movs	r0, #0
 801776a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801776e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017844 <_malloc_r+0xfc>
 8017772:	f000 f869 	bl	8017848 <__malloc_lock>
 8017776:	f8d8 3000 	ldr.w	r3, [r8]
 801777a:	461c      	mov	r4, r3
 801777c:	bb44      	cbnz	r4, 80177d0 <_malloc_r+0x88>
 801777e:	4629      	mov	r1, r5
 8017780:	4630      	mov	r0, r6
 8017782:	f7ff ffbf 	bl	8017704 <sbrk_aligned>
 8017786:	1c43      	adds	r3, r0, #1
 8017788:	4604      	mov	r4, r0
 801778a:	d158      	bne.n	801783e <_malloc_r+0xf6>
 801778c:	f8d8 4000 	ldr.w	r4, [r8]
 8017790:	4627      	mov	r7, r4
 8017792:	2f00      	cmp	r7, #0
 8017794:	d143      	bne.n	801781e <_malloc_r+0xd6>
 8017796:	2c00      	cmp	r4, #0
 8017798:	d04b      	beq.n	8017832 <_malloc_r+0xea>
 801779a:	6823      	ldr	r3, [r4, #0]
 801779c:	4639      	mov	r1, r7
 801779e:	4630      	mov	r0, r6
 80177a0:	eb04 0903 	add.w	r9, r4, r3
 80177a4:	f000 faa8 	bl	8017cf8 <_sbrk_r>
 80177a8:	4581      	cmp	r9, r0
 80177aa:	d142      	bne.n	8017832 <_malloc_r+0xea>
 80177ac:	6821      	ldr	r1, [r4, #0]
 80177ae:	1a6d      	subs	r5, r5, r1
 80177b0:	4629      	mov	r1, r5
 80177b2:	4630      	mov	r0, r6
 80177b4:	f7ff ffa6 	bl	8017704 <sbrk_aligned>
 80177b8:	3001      	adds	r0, #1
 80177ba:	d03a      	beq.n	8017832 <_malloc_r+0xea>
 80177bc:	6823      	ldr	r3, [r4, #0]
 80177be:	442b      	add	r3, r5
 80177c0:	6023      	str	r3, [r4, #0]
 80177c2:	f8d8 3000 	ldr.w	r3, [r8]
 80177c6:	685a      	ldr	r2, [r3, #4]
 80177c8:	bb62      	cbnz	r2, 8017824 <_malloc_r+0xdc>
 80177ca:	f8c8 7000 	str.w	r7, [r8]
 80177ce:	e00f      	b.n	80177f0 <_malloc_r+0xa8>
 80177d0:	6822      	ldr	r2, [r4, #0]
 80177d2:	1b52      	subs	r2, r2, r5
 80177d4:	d420      	bmi.n	8017818 <_malloc_r+0xd0>
 80177d6:	2a0b      	cmp	r2, #11
 80177d8:	d917      	bls.n	801780a <_malloc_r+0xc2>
 80177da:	1961      	adds	r1, r4, r5
 80177dc:	42a3      	cmp	r3, r4
 80177de:	6025      	str	r5, [r4, #0]
 80177e0:	bf18      	it	ne
 80177e2:	6059      	strne	r1, [r3, #4]
 80177e4:	6863      	ldr	r3, [r4, #4]
 80177e6:	bf08      	it	eq
 80177e8:	f8c8 1000 	streq.w	r1, [r8]
 80177ec:	5162      	str	r2, [r4, r5]
 80177ee:	604b      	str	r3, [r1, #4]
 80177f0:	4630      	mov	r0, r6
 80177f2:	f000 f82f 	bl	8017854 <__malloc_unlock>
 80177f6:	f104 000b 	add.w	r0, r4, #11
 80177fa:	1d23      	adds	r3, r4, #4
 80177fc:	f020 0007 	bic.w	r0, r0, #7
 8017800:	1ac2      	subs	r2, r0, r3
 8017802:	bf1c      	itt	ne
 8017804:	1a1b      	subne	r3, r3, r0
 8017806:	50a3      	strne	r3, [r4, r2]
 8017808:	e7af      	b.n	801776a <_malloc_r+0x22>
 801780a:	6862      	ldr	r2, [r4, #4]
 801780c:	42a3      	cmp	r3, r4
 801780e:	bf0c      	ite	eq
 8017810:	f8c8 2000 	streq.w	r2, [r8]
 8017814:	605a      	strne	r2, [r3, #4]
 8017816:	e7eb      	b.n	80177f0 <_malloc_r+0xa8>
 8017818:	4623      	mov	r3, r4
 801781a:	6864      	ldr	r4, [r4, #4]
 801781c:	e7ae      	b.n	801777c <_malloc_r+0x34>
 801781e:	463c      	mov	r4, r7
 8017820:	687f      	ldr	r7, [r7, #4]
 8017822:	e7b6      	b.n	8017792 <_malloc_r+0x4a>
 8017824:	461a      	mov	r2, r3
 8017826:	685b      	ldr	r3, [r3, #4]
 8017828:	42a3      	cmp	r3, r4
 801782a:	d1fb      	bne.n	8017824 <_malloc_r+0xdc>
 801782c:	2300      	movs	r3, #0
 801782e:	6053      	str	r3, [r2, #4]
 8017830:	e7de      	b.n	80177f0 <_malloc_r+0xa8>
 8017832:	230c      	movs	r3, #12
 8017834:	6033      	str	r3, [r6, #0]
 8017836:	4630      	mov	r0, r6
 8017838:	f000 f80c 	bl	8017854 <__malloc_unlock>
 801783c:	e794      	b.n	8017768 <_malloc_r+0x20>
 801783e:	6005      	str	r5, [r0, #0]
 8017840:	e7d6      	b.n	80177f0 <_malloc_r+0xa8>
 8017842:	bf00      	nop
 8017844:	20012188 	.word	0x20012188

08017848 <__malloc_lock>:
 8017848:	4801      	ldr	r0, [pc, #4]	@ (8017850 <__malloc_lock+0x8>)
 801784a:	f000 baa2 	b.w	8017d92 <__retarget_lock_acquire_recursive>
 801784e:	bf00      	nop
 8017850:	200122cc 	.word	0x200122cc

08017854 <__malloc_unlock>:
 8017854:	4801      	ldr	r0, [pc, #4]	@ (801785c <__malloc_unlock+0x8>)
 8017856:	f000 ba9d 	b.w	8017d94 <__retarget_lock_release_recursive>
 801785a:	bf00      	nop
 801785c:	200122cc 	.word	0x200122cc

08017860 <std>:
 8017860:	2300      	movs	r3, #0
 8017862:	b510      	push	{r4, lr}
 8017864:	4604      	mov	r4, r0
 8017866:	e9c0 3300 	strd	r3, r3, [r0]
 801786a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801786e:	6083      	str	r3, [r0, #8]
 8017870:	8181      	strh	r1, [r0, #12]
 8017872:	6643      	str	r3, [r0, #100]	@ 0x64
 8017874:	81c2      	strh	r2, [r0, #14]
 8017876:	6183      	str	r3, [r0, #24]
 8017878:	4619      	mov	r1, r3
 801787a:	2208      	movs	r2, #8
 801787c:	305c      	adds	r0, #92	@ 0x5c
 801787e:	f000 f9c9 	bl	8017c14 <memset>
 8017882:	4b0d      	ldr	r3, [pc, #52]	@ (80178b8 <std+0x58>)
 8017884:	6263      	str	r3, [r4, #36]	@ 0x24
 8017886:	4b0d      	ldr	r3, [pc, #52]	@ (80178bc <std+0x5c>)
 8017888:	62a3      	str	r3, [r4, #40]	@ 0x28
 801788a:	4b0d      	ldr	r3, [pc, #52]	@ (80178c0 <std+0x60>)
 801788c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801788e:	4b0d      	ldr	r3, [pc, #52]	@ (80178c4 <std+0x64>)
 8017890:	6323      	str	r3, [r4, #48]	@ 0x30
 8017892:	4b0d      	ldr	r3, [pc, #52]	@ (80178c8 <std+0x68>)
 8017894:	6224      	str	r4, [r4, #32]
 8017896:	429c      	cmp	r4, r3
 8017898:	d006      	beq.n	80178a8 <std+0x48>
 801789a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801789e:	4294      	cmp	r4, r2
 80178a0:	d002      	beq.n	80178a8 <std+0x48>
 80178a2:	33d0      	adds	r3, #208	@ 0xd0
 80178a4:	429c      	cmp	r4, r3
 80178a6:	d105      	bne.n	80178b4 <std+0x54>
 80178a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80178ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80178b0:	f000 ba6e 	b.w	8017d90 <__retarget_lock_init_recursive>
 80178b4:	bd10      	pop	{r4, pc}
 80178b6:	bf00      	nop
 80178b8:	08017b11 	.word	0x08017b11
 80178bc:	08017b37 	.word	0x08017b37
 80178c0:	08017b6f 	.word	0x08017b6f
 80178c4:	08017b93 	.word	0x08017b93
 80178c8:	2001218c 	.word	0x2001218c

080178cc <stdio_exit_handler>:
 80178cc:	4a02      	ldr	r2, [pc, #8]	@ (80178d8 <stdio_exit_handler+0xc>)
 80178ce:	4903      	ldr	r1, [pc, #12]	@ (80178dc <stdio_exit_handler+0x10>)
 80178d0:	4803      	ldr	r0, [pc, #12]	@ (80178e0 <stdio_exit_handler+0x14>)
 80178d2:	f000 b869 	b.w	80179a8 <_fwalk_sglue>
 80178d6:	bf00      	nop
 80178d8:	20000078 	.word	0x20000078
 80178dc:	08018dd9 	.word	0x08018dd9
 80178e0:	20000088 	.word	0x20000088

080178e4 <cleanup_stdio>:
 80178e4:	6841      	ldr	r1, [r0, #4]
 80178e6:	4b0c      	ldr	r3, [pc, #48]	@ (8017918 <cleanup_stdio+0x34>)
 80178e8:	4299      	cmp	r1, r3
 80178ea:	b510      	push	{r4, lr}
 80178ec:	4604      	mov	r4, r0
 80178ee:	d001      	beq.n	80178f4 <cleanup_stdio+0x10>
 80178f0:	f001 fa72 	bl	8018dd8 <_fflush_r>
 80178f4:	68a1      	ldr	r1, [r4, #8]
 80178f6:	4b09      	ldr	r3, [pc, #36]	@ (801791c <cleanup_stdio+0x38>)
 80178f8:	4299      	cmp	r1, r3
 80178fa:	d002      	beq.n	8017902 <cleanup_stdio+0x1e>
 80178fc:	4620      	mov	r0, r4
 80178fe:	f001 fa6b 	bl	8018dd8 <_fflush_r>
 8017902:	68e1      	ldr	r1, [r4, #12]
 8017904:	4b06      	ldr	r3, [pc, #24]	@ (8017920 <cleanup_stdio+0x3c>)
 8017906:	4299      	cmp	r1, r3
 8017908:	d004      	beq.n	8017914 <cleanup_stdio+0x30>
 801790a:	4620      	mov	r0, r4
 801790c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017910:	f001 ba62 	b.w	8018dd8 <_fflush_r>
 8017914:	bd10      	pop	{r4, pc}
 8017916:	bf00      	nop
 8017918:	2001218c 	.word	0x2001218c
 801791c:	200121f4 	.word	0x200121f4
 8017920:	2001225c 	.word	0x2001225c

08017924 <global_stdio_init.part.0>:
 8017924:	b510      	push	{r4, lr}
 8017926:	4b0b      	ldr	r3, [pc, #44]	@ (8017954 <global_stdio_init.part.0+0x30>)
 8017928:	4c0b      	ldr	r4, [pc, #44]	@ (8017958 <global_stdio_init.part.0+0x34>)
 801792a:	4a0c      	ldr	r2, [pc, #48]	@ (801795c <global_stdio_init.part.0+0x38>)
 801792c:	601a      	str	r2, [r3, #0]
 801792e:	4620      	mov	r0, r4
 8017930:	2200      	movs	r2, #0
 8017932:	2104      	movs	r1, #4
 8017934:	f7ff ff94 	bl	8017860 <std>
 8017938:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801793c:	2201      	movs	r2, #1
 801793e:	2109      	movs	r1, #9
 8017940:	f7ff ff8e 	bl	8017860 <std>
 8017944:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8017948:	2202      	movs	r2, #2
 801794a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801794e:	2112      	movs	r1, #18
 8017950:	f7ff bf86 	b.w	8017860 <std>
 8017954:	200122c4 	.word	0x200122c4
 8017958:	2001218c 	.word	0x2001218c
 801795c:	080178cd 	.word	0x080178cd

08017960 <__sfp_lock_acquire>:
 8017960:	4801      	ldr	r0, [pc, #4]	@ (8017968 <__sfp_lock_acquire+0x8>)
 8017962:	f000 ba16 	b.w	8017d92 <__retarget_lock_acquire_recursive>
 8017966:	bf00      	nop
 8017968:	200122cd 	.word	0x200122cd

0801796c <__sfp_lock_release>:
 801796c:	4801      	ldr	r0, [pc, #4]	@ (8017974 <__sfp_lock_release+0x8>)
 801796e:	f000 ba11 	b.w	8017d94 <__retarget_lock_release_recursive>
 8017972:	bf00      	nop
 8017974:	200122cd 	.word	0x200122cd

08017978 <__sinit>:
 8017978:	b510      	push	{r4, lr}
 801797a:	4604      	mov	r4, r0
 801797c:	f7ff fff0 	bl	8017960 <__sfp_lock_acquire>
 8017980:	6a23      	ldr	r3, [r4, #32]
 8017982:	b11b      	cbz	r3, 801798c <__sinit+0x14>
 8017984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017988:	f7ff bff0 	b.w	801796c <__sfp_lock_release>
 801798c:	4b04      	ldr	r3, [pc, #16]	@ (80179a0 <__sinit+0x28>)
 801798e:	6223      	str	r3, [r4, #32]
 8017990:	4b04      	ldr	r3, [pc, #16]	@ (80179a4 <__sinit+0x2c>)
 8017992:	681b      	ldr	r3, [r3, #0]
 8017994:	2b00      	cmp	r3, #0
 8017996:	d1f5      	bne.n	8017984 <__sinit+0xc>
 8017998:	f7ff ffc4 	bl	8017924 <global_stdio_init.part.0>
 801799c:	e7f2      	b.n	8017984 <__sinit+0xc>
 801799e:	bf00      	nop
 80179a0:	080178e5 	.word	0x080178e5
 80179a4:	200122c4 	.word	0x200122c4

080179a8 <_fwalk_sglue>:
 80179a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80179ac:	4607      	mov	r7, r0
 80179ae:	4688      	mov	r8, r1
 80179b0:	4614      	mov	r4, r2
 80179b2:	2600      	movs	r6, #0
 80179b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80179b8:	f1b9 0901 	subs.w	r9, r9, #1
 80179bc:	d505      	bpl.n	80179ca <_fwalk_sglue+0x22>
 80179be:	6824      	ldr	r4, [r4, #0]
 80179c0:	2c00      	cmp	r4, #0
 80179c2:	d1f7      	bne.n	80179b4 <_fwalk_sglue+0xc>
 80179c4:	4630      	mov	r0, r6
 80179c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80179ca:	89ab      	ldrh	r3, [r5, #12]
 80179cc:	2b01      	cmp	r3, #1
 80179ce:	d907      	bls.n	80179e0 <_fwalk_sglue+0x38>
 80179d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80179d4:	3301      	adds	r3, #1
 80179d6:	d003      	beq.n	80179e0 <_fwalk_sglue+0x38>
 80179d8:	4629      	mov	r1, r5
 80179da:	4638      	mov	r0, r7
 80179dc:	47c0      	blx	r8
 80179de:	4306      	orrs	r6, r0
 80179e0:	3568      	adds	r5, #104	@ 0x68
 80179e2:	e7e9      	b.n	80179b8 <_fwalk_sglue+0x10>

080179e4 <iprintf>:
 80179e4:	b40f      	push	{r0, r1, r2, r3}
 80179e6:	b507      	push	{r0, r1, r2, lr}
 80179e8:	4906      	ldr	r1, [pc, #24]	@ (8017a04 <iprintf+0x20>)
 80179ea:	ab04      	add	r3, sp, #16
 80179ec:	6808      	ldr	r0, [r1, #0]
 80179ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80179f2:	6881      	ldr	r1, [r0, #8]
 80179f4:	9301      	str	r3, [sp, #4]
 80179f6:	f000 fd79 	bl	80184ec <_vfiprintf_r>
 80179fa:	b003      	add	sp, #12
 80179fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8017a00:	b004      	add	sp, #16
 8017a02:	4770      	bx	lr
 8017a04:	20000084 	.word	0x20000084

08017a08 <sniprintf>:
 8017a08:	b40c      	push	{r2, r3}
 8017a0a:	b530      	push	{r4, r5, lr}
 8017a0c:	4b18      	ldr	r3, [pc, #96]	@ (8017a70 <sniprintf+0x68>)
 8017a0e:	1e0c      	subs	r4, r1, #0
 8017a10:	681d      	ldr	r5, [r3, #0]
 8017a12:	b09d      	sub	sp, #116	@ 0x74
 8017a14:	da08      	bge.n	8017a28 <sniprintf+0x20>
 8017a16:	238b      	movs	r3, #139	@ 0x8b
 8017a18:	602b      	str	r3, [r5, #0]
 8017a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8017a1e:	b01d      	add	sp, #116	@ 0x74
 8017a20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017a24:	b002      	add	sp, #8
 8017a26:	4770      	bx	lr
 8017a28:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8017a2c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017a30:	f04f 0300 	mov.w	r3, #0
 8017a34:	931b      	str	r3, [sp, #108]	@ 0x6c
 8017a36:	bf14      	ite	ne
 8017a38:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017a3c:	4623      	moveq	r3, r4
 8017a3e:	9304      	str	r3, [sp, #16]
 8017a40:	9307      	str	r3, [sp, #28]
 8017a42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017a46:	9002      	str	r0, [sp, #8]
 8017a48:	9006      	str	r0, [sp, #24]
 8017a4a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017a4e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8017a50:	ab21      	add	r3, sp, #132	@ 0x84
 8017a52:	a902      	add	r1, sp, #8
 8017a54:	4628      	mov	r0, r5
 8017a56:	9301      	str	r3, [sp, #4]
 8017a58:	f000 fa52 	bl	8017f00 <_svfiprintf_r>
 8017a5c:	1c43      	adds	r3, r0, #1
 8017a5e:	bfbc      	itt	lt
 8017a60:	238b      	movlt	r3, #139	@ 0x8b
 8017a62:	602b      	strlt	r3, [r5, #0]
 8017a64:	2c00      	cmp	r4, #0
 8017a66:	d0da      	beq.n	8017a1e <sniprintf+0x16>
 8017a68:	9b02      	ldr	r3, [sp, #8]
 8017a6a:	2200      	movs	r2, #0
 8017a6c:	701a      	strb	r2, [r3, #0]
 8017a6e:	e7d6      	b.n	8017a1e <sniprintf+0x16>
 8017a70:	20000084 	.word	0x20000084

08017a74 <siprintf>:
 8017a74:	b40e      	push	{r1, r2, r3}
 8017a76:	b510      	push	{r4, lr}
 8017a78:	b09d      	sub	sp, #116	@ 0x74
 8017a7a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8017a7c:	9002      	str	r0, [sp, #8]
 8017a7e:	9006      	str	r0, [sp, #24]
 8017a80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017a84:	480a      	ldr	r0, [pc, #40]	@ (8017ab0 <siprintf+0x3c>)
 8017a86:	9107      	str	r1, [sp, #28]
 8017a88:	9104      	str	r1, [sp, #16]
 8017a8a:	490a      	ldr	r1, [pc, #40]	@ (8017ab4 <siprintf+0x40>)
 8017a8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8017a90:	9105      	str	r1, [sp, #20]
 8017a92:	2400      	movs	r4, #0
 8017a94:	a902      	add	r1, sp, #8
 8017a96:	6800      	ldr	r0, [r0, #0]
 8017a98:	9301      	str	r3, [sp, #4]
 8017a9a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8017a9c:	f000 fa30 	bl	8017f00 <_svfiprintf_r>
 8017aa0:	9b02      	ldr	r3, [sp, #8]
 8017aa2:	701c      	strb	r4, [r3, #0]
 8017aa4:	b01d      	add	sp, #116	@ 0x74
 8017aa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017aaa:	b003      	add	sp, #12
 8017aac:	4770      	bx	lr
 8017aae:	bf00      	nop
 8017ab0:	20000084 	.word	0x20000084
 8017ab4:	ffff0208 	.word	0xffff0208

08017ab8 <siscanf>:
 8017ab8:	b40e      	push	{r1, r2, r3}
 8017aba:	b570      	push	{r4, r5, r6, lr}
 8017abc:	b09d      	sub	sp, #116	@ 0x74
 8017abe:	ac21      	add	r4, sp, #132	@ 0x84
 8017ac0:	2500      	movs	r5, #0
 8017ac2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8017ac6:	f854 6b04 	ldr.w	r6, [r4], #4
 8017aca:	f8ad 2014 	strh.w	r2, [sp, #20]
 8017ace:	951b      	str	r5, [sp, #108]	@ 0x6c
 8017ad0:	9002      	str	r0, [sp, #8]
 8017ad2:	9006      	str	r0, [sp, #24]
 8017ad4:	f7e8 fba6 	bl	8000224 <strlen>
 8017ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8017b08 <siscanf+0x50>)
 8017ada:	9003      	str	r0, [sp, #12]
 8017adc:	9007      	str	r0, [sp, #28]
 8017ade:	480b      	ldr	r0, [pc, #44]	@ (8017b0c <siscanf+0x54>)
 8017ae0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017ae2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017ae6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017aea:	4632      	mov	r2, r6
 8017aec:	4623      	mov	r3, r4
 8017aee:	a902      	add	r1, sp, #8
 8017af0:	6800      	ldr	r0, [r0, #0]
 8017af2:	950f      	str	r5, [sp, #60]	@ 0x3c
 8017af4:	9514      	str	r5, [sp, #80]	@ 0x50
 8017af6:	9401      	str	r4, [sp, #4]
 8017af8:	f000 fb58 	bl	80181ac <__ssvfiscanf_r>
 8017afc:	b01d      	add	sp, #116	@ 0x74
 8017afe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017b02:	b003      	add	sp, #12
 8017b04:	4770      	bx	lr
 8017b06:	bf00      	nop
 8017b08:	08017b33 	.word	0x08017b33
 8017b0c:	20000084 	.word	0x20000084

08017b10 <__sread>:
 8017b10:	b510      	push	{r4, lr}
 8017b12:	460c      	mov	r4, r1
 8017b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017b18:	f000 f8dc 	bl	8017cd4 <_read_r>
 8017b1c:	2800      	cmp	r0, #0
 8017b1e:	bfab      	itete	ge
 8017b20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8017b22:	89a3      	ldrhlt	r3, [r4, #12]
 8017b24:	181b      	addge	r3, r3, r0
 8017b26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8017b2a:	bfac      	ite	ge
 8017b2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8017b2e:	81a3      	strhlt	r3, [r4, #12]
 8017b30:	bd10      	pop	{r4, pc}

08017b32 <__seofread>:
 8017b32:	2000      	movs	r0, #0
 8017b34:	4770      	bx	lr

08017b36 <__swrite>:
 8017b36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017b3a:	461f      	mov	r7, r3
 8017b3c:	898b      	ldrh	r3, [r1, #12]
 8017b3e:	05db      	lsls	r3, r3, #23
 8017b40:	4605      	mov	r5, r0
 8017b42:	460c      	mov	r4, r1
 8017b44:	4616      	mov	r6, r2
 8017b46:	d505      	bpl.n	8017b54 <__swrite+0x1e>
 8017b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017b4c:	2302      	movs	r3, #2
 8017b4e:	2200      	movs	r2, #0
 8017b50:	f000 f8ae 	bl	8017cb0 <_lseek_r>
 8017b54:	89a3      	ldrh	r3, [r4, #12]
 8017b56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017b5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8017b5e:	81a3      	strh	r3, [r4, #12]
 8017b60:	4632      	mov	r2, r6
 8017b62:	463b      	mov	r3, r7
 8017b64:	4628      	mov	r0, r5
 8017b66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017b6a:	f000 b8d5 	b.w	8017d18 <_write_r>

08017b6e <__sseek>:
 8017b6e:	b510      	push	{r4, lr}
 8017b70:	460c      	mov	r4, r1
 8017b72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017b76:	f000 f89b 	bl	8017cb0 <_lseek_r>
 8017b7a:	1c43      	adds	r3, r0, #1
 8017b7c:	89a3      	ldrh	r3, [r4, #12]
 8017b7e:	bf15      	itete	ne
 8017b80:	6560      	strne	r0, [r4, #84]	@ 0x54
 8017b82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8017b86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8017b8a:	81a3      	strheq	r3, [r4, #12]
 8017b8c:	bf18      	it	ne
 8017b8e:	81a3      	strhne	r3, [r4, #12]
 8017b90:	bd10      	pop	{r4, pc}

08017b92 <__sclose>:
 8017b92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017b96:	f000 b87b 	b.w	8017c90 <_close_r>

08017b9a <_vsniprintf_r>:
 8017b9a:	b530      	push	{r4, r5, lr}
 8017b9c:	4614      	mov	r4, r2
 8017b9e:	2c00      	cmp	r4, #0
 8017ba0:	b09b      	sub	sp, #108	@ 0x6c
 8017ba2:	4605      	mov	r5, r0
 8017ba4:	461a      	mov	r2, r3
 8017ba6:	da05      	bge.n	8017bb4 <_vsniprintf_r+0x1a>
 8017ba8:	238b      	movs	r3, #139	@ 0x8b
 8017baa:	6003      	str	r3, [r0, #0]
 8017bac:	f04f 30ff 	mov.w	r0, #4294967295
 8017bb0:	b01b      	add	sp, #108	@ 0x6c
 8017bb2:	bd30      	pop	{r4, r5, pc}
 8017bb4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8017bb8:	f8ad 300c 	strh.w	r3, [sp, #12]
 8017bbc:	f04f 0300 	mov.w	r3, #0
 8017bc0:	9319      	str	r3, [sp, #100]	@ 0x64
 8017bc2:	bf14      	ite	ne
 8017bc4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017bc8:	4623      	moveq	r3, r4
 8017bca:	9302      	str	r3, [sp, #8]
 8017bcc:	9305      	str	r3, [sp, #20]
 8017bce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017bd2:	9100      	str	r1, [sp, #0]
 8017bd4:	9104      	str	r1, [sp, #16]
 8017bd6:	f8ad 300e 	strh.w	r3, [sp, #14]
 8017bda:	4669      	mov	r1, sp
 8017bdc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8017bde:	f000 f98f 	bl	8017f00 <_svfiprintf_r>
 8017be2:	1c43      	adds	r3, r0, #1
 8017be4:	bfbc      	itt	lt
 8017be6:	238b      	movlt	r3, #139	@ 0x8b
 8017be8:	602b      	strlt	r3, [r5, #0]
 8017bea:	2c00      	cmp	r4, #0
 8017bec:	d0e0      	beq.n	8017bb0 <_vsniprintf_r+0x16>
 8017bee:	9b00      	ldr	r3, [sp, #0]
 8017bf0:	2200      	movs	r2, #0
 8017bf2:	701a      	strb	r2, [r3, #0]
 8017bf4:	e7dc      	b.n	8017bb0 <_vsniprintf_r+0x16>
	...

08017bf8 <vsniprintf>:
 8017bf8:	b507      	push	{r0, r1, r2, lr}
 8017bfa:	9300      	str	r3, [sp, #0]
 8017bfc:	4613      	mov	r3, r2
 8017bfe:	460a      	mov	r2, r1
 8017c00:	4601      	mov	r1, r0
 8017c02:	4803      	ldr	r0, [pc, #12]	@ (8017c10 <vsniprintf+0x18>)
 8017c04:	6800      	ldr	r0, [r0, #0]
 8017c06:	f7ff ffc8 	bl	8017b9a <_vsniprintf_r>
 8017c0a:	b003      	add	sp, #12
 8017c0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8017c10:	20000084 	.word	0x20000084

08017c14 <memset>:
 8017c14:	4402      	add	r2, r0
 8017c16:	4603      	mov	r3, r0
 8017c18:	4293      	cmp	r3, r2
 8017c1a:	d100      	bne.n	8017c1e <memset+0xa>
 8017c1c:	4770      	bx	lr
 8017c1e:	f803 1b01 	strb.w	r1, [r3], #1
 8017c22:	e7f9      	b.n	8017c18 <memset+0x4>

08017c24 <strchr>:
 8017c24:	b2c9      	uxtb	r1, r1
 8017c26:	4603      	mov	r3, r0
 8017c28:	4618      	mov	r0, r3
 8017c2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017c2e:	b112      	cbz	r2, 8017c36 <strchr+0x12>
 8017c30:	428a      	cmp	r2, r1
 8017c32:	d1f9      	bne.n	8017c28 <strchr+0x4>
 8017c34:	4770      	bx	lr
 8017c36:	2900      	cmp	r1, #0
 8017c38:	bf18      	it	ne
 8017c3a:	2000      	movne	r0, #0
 8017c3c:	4770      	bx	lr

08017c3e <strncpy>:
 8017c3e:	b510      	push	{r4, lr}
 8017c40:	3901      	subs	r1, #1
 8017c42:	4603      	mov	r3, r0
 8017c44:	b132      	cbz	r2, 8017c54 <strncpy+0x16>
 8017c46:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8017c4a:	f803 4b01 	strb.w	r4, [r3], #1
 8017c4e:	3a01      	subs	r2, #1
 8017c50:	2c00      	cmp	r4, #0
 8017c52:	d1f7      	bne.n	8017c44 <strncpy+0x6>
 8017c54:	441a      	add	r2, r3
 8017c56:	2100      	movs	r1, #0
 8017c58:	4293      	cmp	r3, r2
 8017c5a:	d100      	bne.n	8017c5e <strncpy+0x20>
 8017c5c:	bd10      	pop	{r4, pc}
 8017c5e:	f803 1b01 	strb.w	r1, [r3], #1
 8017c62:	e7f9      	b.n	8017c58 <strncpy+0x1a>

08017c64 <strstr>:
 8017c64:	780a      	ldrb	r2, [r1, #0]
 8017c66:	b570      	push	{r4, r5, r6, lr}
 8017c68:	b96a      	cbnz	r2, 8017c86 <strstr+0x22>
 8017c6a:	bd70      	pop	{r4, r5, r6, pc}
 8017c6c:	429a      	cmp	r2, r3
 8017c6e:	d109      	bne.n	8017c84 <strstr+0x20>
 8017c70:	460c      	mov	r4, r1
 8017c72:	4605      	mov	r5, r0
 8017c74:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	d0f6      	beq.n	8017c6a <strstr+0x6>
 8017c7c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8017c80:	429e      	cmp	r6, r3
 8017c82:	d0f7      	beq.n	8017c74 <strstr+0x10>
 8017c84:	3001      	adds	r0, #1
 8017c86:	7803      	ldrb	r3, [r0, #0]
 8017c88:	2b00      	cmp	r3, #0
 8017c8a:	d1ef      	bne.n	8017c6c <strstr+0x8>
 8017c8c:	4618      	mov	r0, r3
 8017c8e:	e7ec      	b.n	8017c6a <strstr+0x6>

08017c90 <_close_r>:
 8017c90:	b538      	push	{r3, r4, r5, lr}
 8017c92:	4d06      	ldr	r5, [pc, #24]	@ (8017cac <_close_r+0x1c>)
 8017c94:	2300      	movs	r3, #0
 8017c96:	4604      	mov	r4, r0
 8017c98:	4608      	mov	r0, r1
 8017c9a:	602b      	str	r3, [r5, #0]
 8017c9c:	f7ed fbf3 	bl	8005486 <_close>
 8017ca0:	1c43      	adds	r3, r0, #1
 8017ca2:	d102      	bne.n	8017caa <_close_r+0x1a>
 8017ca4:	682b      	ldr	r3, [r5, #0]
 8017ca6:	b103      	cbz	r3, 8017caa <_close_r+0x1a>
 8017ca8:	6023      	str	r3, [r4, #0]
 8017caa:	bd38      	pop	{r3, r4, r5, pc}
 8017cac:	200122c8 	.word	0x200122c8

08017cb0 <_lseek_r>:
 8017cb0:	b538      	push	{r3, r4, r5, lr}
 8017cb2:	4d07      	ldr	r5, [pc, #28]	@ (8017cd0 <_lseek_r+0x20>)
 8017cb4:	4604      	mov	r4, r0
 8017cb6:	4608      	mov	r0, r1
 8017cb8:	4611      	mov	r1, r2
 8017cba:	2200      	movs	r2, #0
 8017cbc:	602a      	str	r2, [r5, #0]
 8017cbe:	461a      	mov	r2, r3
 8017cc0:	f7ed fc08 	bl	80054d4 <_lseek>
 8017cc4:	1c43      	adds	r3, r0, #1
 8017cc6:	d102      	bne.n	8017cce <_lseek_r+0x1e>
 8017cc8:	682b      	ldr	r3, [r5, #0]
 8017cca:	b103      	cbz	r3, 8017cce <_lseek_r+0x1e>
 8017ccc:	6023      	str	r3, [r4, #0]
 8017cce:	bd38      	pop	{r3, r4, r5, pc}
 8017cd0:	200122c8 	.word	0x200122c8

08017cd4 <_read_r>:
 8017cd4:	b538      	push	{r3, r4, r5, lr}
 8017cd6:	4d07      	ldr	r5, [pc, #28]	@ (8017cf4 <_read_r+0x20>)
 8017cd8:	4604      	mov	r4, r0
 8017cda:	4608      	mov	r0, r1
 8017cdc:	4611      	mov	r1, r2
 8017cde:	2200      	movs	r2, #0
 8017ce0:	602a      	str	r2, [r5, #0]
 8017ce2:	461a      	mov	r2, r3
 8017ce4:	f7ed fb96 	bl	8005414 <_read>
 8017ce8:	1c43      	adds	r3, r0, #1
 8017cea:	d102      	bne.n	8017cf2 <_read_r+0x1e>
 8017cec:	682b      	ldr	r3, [r5, #0]
 8017cee:	b103      	cbz	r3, 8017cf2 <_read_r+0x1e>
 8017cf0:	6023      	str	r3, [r4, #0]
 8017cf2:	bd38      	pop	{r3, r4, r5, pc}
 8017cf4:	200122c8 	.word	0x200122c8

08017cf8 <_sbrk_r>:
 8017cf8:	b538      	push	{r3, r4, r5, lr}
 8017cfa:	4d06      	ldr	r5, [pc, #24]	@ (8017d14 <_sbrk_r+0x1c>)
 8017cfc:	2300      	movs	r3, #0
 8017cfe:	4604      	mov	r4, r0
 8017d00:	4608      	mov	r0, r1
 8017d02:	602b      	str	r3, [r5, #0]
 8017d04:	f7ed fbf4 	bl	80054f0 <_sbrk>
 8017d08:	1c43      	adds	r3, r0, #1
 8017d0a:	d102      	bne.n	8017d12 <_sbrk_r+0x1a>
 8017d0c:	682b      	ldr	r3, [r5, #0]
 8017d0e:	b103      	cbz	r3, 8017d12 <_sbrk_r+0x1a>
 8017d10:	6023      	str	r3, [r4, #0]
 8017d12:	bd38      	pop	{r3, r4, r5, pc}
 8017d14:	200122c8 	.word	0x200122c8

08017d18 <_write_r>:
 8017d18:	b538      	push	{r3, r4, r5, lr}
 8017d1a:	4d07      	ldr	r5, [pc, #28]	@ (8017d38 <_write_r+0x20>)
 8017d1c:	4604      	mov	r4, r0
 8017d1e:	4608      	mov	r0, r1
 8017d20:	4611      	mov	r1, r2
 8017d22:	2200      	movs	r2, #0
 8017d24:	602a      	str	r2, [r5, #0]
 8017d26:	461a      	mov	r2, r3
 8017d28:	f7ed fb91 	bl	800544e <_write>
 8017d2c:	1c43      	adds	r3, r0, #1
 8017d2e:	d102      	bne.n	8017d36 <_write_r+0x1e>
 8017d30:	682b      	ldr	r3, [r5, #0]
 8017d32:	b103      	cbz	r3, 8017d36 <_write_r+0x1e>
 8017d34:	6023      	str	r3, [r4, #0]
 8017d36:	bd38      	pop	{r3, r4, r5, pc}
 8017d38:	200122c8 	.word	0x200122c8

08017d3c <__errno>:
 8017d3c:	4b01      	ldr	r3, [pc, #4]	@ (8017d44 <__errno+0x8>)
 8017d3e:	6818      	ldr	r0, [r3, #0]
 8017d40:	4770      	bx	lr
 8017d42:	bf00      	nop
 8017d44:	20000084 	.word	0x20000084

08017d48 <__libc_init_array>:
 8017d48:	b570      	push	{r4, r5, r6, lr}
 8017d4a:	4d0d      	ldr	r5, [pc, #52]	@ (8017d80 <__libc_init_array+0x38>)
 8017d4c:	4c0d      	ldr	r4, [pc, #52]	@ (8017d84 <__libc_init_array+0x3c>)
 8017d4e:	1b64      	subs	r4, r4, r5
 8017d50:	10a4      	asrs	r4, r4, #2
 8017d52:	2600      	movs	r6, #0
 8017d54:	42a6      	cmp	r6, r4
 8017d56:	d109      	bne.n	8017d6c <__libc_init_array+0x24>
 8017d58:	4d0b      	ldr	r5, [pc, #44]	@ (8017d88 <__libc_init_array+0x40>)
 8017d5a:	4c0c      	ldr	r4, [pc, #48]	@ (8017d8c <__libc_init_array+0x44>)
 8017d5c:	f001 fb2c 	bl	80193b8 <_init>
 8017d60:	1b64      	subs	r4, r4, r5
 8017d62:	10a4      	asrs	r4, r4, #2
 8017d64:	2600      	movs	r6, #0
 8017d66:	42a6      	cmp	r6, r4
 8017d68:	d105      	bne.n	8017d76 <__libc_init_array+0x2e>
 8017d6a:	bd70      	pop	{r4, r5, r6, pc}
 8017d6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8017d70:	4798      	blx	r3
 8017d72:	3601      	adds	r6, #1
 8017d74:	e7ee      	b.n	8017d54 <__libc_init_array+0xc>
 8017d76:	f855 3b04 	ldr.w	r3, [r5], #4
 8017d7a:	4798      	blx	r3
 8017d7c:	3601      	adds	r6, #1
 8017d7e:	e7f2      	b.n	8017d66 <__libc_init_array+0x1e>
 8017d80:	0801ce70 	.word	0x0801ce70
 8017d84:	0801ce70 	.word	0x0801ce70
 8017d88:	0801ce70 	.word	0x0801ce70
 8017d8c:	0801ce74 	.word	0x0801ce74

08017d90 <__retarget_lock_init_recursive>:
 8017d90:	4770      	bx	lr

08017d92 <__retarget_lock_acquire_recursive>:
 8017d92:	4770      	bx	lr

08017d94 <__retarget_lock_release_recursive>:
 8017d94:	4770      	bx	lr

08017d96 <memcpy>:
 8017d96:	440a      	add	r2, r1
 8017d98:	4291      	cmp	r1, r2
 8017d9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8017d9e:	d100      	bne.n	8017da2 <memcpy+0xc>
 8017da0:	4770      	bx	lr
 8017da2:	b510      	push	{r4, lr}
 8017da4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017da8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017dac:	4291      	cmp	r1, r2
 8017dae:	d1f9      	bne.n	8017da4 <memcpy+0xe>
 8017db0:	bd10      	pop	{r4, pc}
	...

08017db4 <_free_r>:
 8017db4:	b538      	push	{r3, r4, r5, lr}
 8017db6:	4605      	mov	r5, r0
 8017db8:	2900      	cmp	r1, #0
 8017dba:	d041      	beq.n	8017e40 <_free_r+0x8c>
 8017dbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017dc0:	1f0c      	subs	r4, r1, #4
 8017dc2:	2b00      	cmp	r3, #0
 8017dc4:	bfb8      	it	lt
 8017dc6:	18e4      	addlt	r4, r4, r3
 8017dc8:	f7ff fd3e 	bl	8017848 <__malloc_lock>
 8017dcc:	4a1d      	ldr	r2, [pc, #116]	@ (8017e44 <_free_r+0x90>)
 8017dce:	6813      	ldr	r3, [r2, #0]
 8017dd0:	b933      	cbnz	r3, 8017de0 <_free_r+0x2c>
 8017dd2:	6063      	str	r3, [r4, #4]
 8017dd4:	6014      	str	r4, [r2, #0]
 8017dd6:	4628      	mov	r0, r5
 8017dd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017ddc:	f7ff bd3a 	b.w	8017854 <__malloc_unlock>
 8017de0:	42a3      	cmp	r3, r4
 8017de2:	d908      	bls.n	8017df6 <_free_r+0x42>
 8017de4:	6820      	ldr	r0, [r4, #0]
 8017de6:	1821      	adds	r1, r4, r0
 8017de8:	428b      	cmp	r3, r1
 8017dea:	bf01      	itttt	eq
 8017dec:	6819      	ldreq	r1, [r3, #0]
 8017dee:	685b      	ldreq	r3, [r3, #4]
 8017df0:	1809      	addeq	r1, r1, r0
 8017df2:	6021      	streq	r1, [r4, #0]
 8017df4:	e7ed      	b.n	8017dd2 <_free_r+0x1e>
 8017df6:	461a      	mov	r2, r3
 8017df8:	685b      	ldr	r3, [r3, #4]
 8017dfa:	b10b      	cbz	r3, 8017e00 <_free_r+0x4c>
 8017dfc:	42a3      	cmp	r3, r4
 8017dfe:	d9fa      	bls.n	8017df6 <_free_r+0x42>
 8017e00:	6811      	ldr	r1, [r2, #0]
 8017e02:	1850      	adds	r0, r2, r1
 8017e04:	42a0      	cmp	r0, r4
 8017e06:	d10b      	bne.n	8017e20 <_free_r+0x6c>
 8017e08:	6820      	ldr	r0, [r4, #0]
 8017e0a:	4401      	add	r1, r0
 8017e0c:	1850      	adds	r0, r2, r1
 8017e0e:	4283      	cmp	r3, r0
 8017e10:	6011      	str	r1, [r2, #0]
 8017e12:	d1e0      	bne.n	8017dd6 <_free_r+0x22>
 8017e14:	6818      	ldr	r0, [r3, #0]
 8017e16:	685b      	ldr	r3, [r3, #4]
 8017e18:	6053      	str	r3, [r2, #4]
 8017e1a:	4408      	add	r0, r1
 8017e1c:	6010      	str	r0, [r2, #0]
 8017e1e:	e7da      	b.n	8017dd6 <_free_r+0x22>
 8017e20:	d902      	bls.n	8017e28 <_free_r+0x74>
 8017e22:	230c      	movs	r3, #12
 8017e24:	602b      	str	r3, [r5, #0]
 8017e26:	e7d6      	b.n	8017dd6 <_free_r+0x22>
 8017e28:	6820      	ldr	r0, [r4, #0]
 8017e2a:	1821      	adds	r1, r4, r0
 8017e2c:	428b      	cmp	r3, r1
 8017e2e:	bf04      	itt	eq
 8017e30:	6819      	ldreq	r1, [r3, #0]
 8017e32:	685b      	ldreq	r3, [r3, #4]
 8017e34:	6063      	str	r3, [r4, #4]
 8017e36:	bf04      	itt	eq
 8017e38:	1809      	addeq	r1, r1, r0
 8017e3a:	6021      	streq	r1, [r4, #0]
 8017e3c:	6054      	str	r4, [r2, #4]
 8017e3e:	e7ca      	b.n	8017dd6 <_free_r+0x22>
 8017e40:	bd38      	pop	{r3, r4, r5, pc}
 8017e42:	bf00      	nop
 8017e44:	20012188 	.word	0x20012188

08017e48 <__ssputs_r>:
 8017e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017e4c:	688e      	ldr	r6, [r1, #8]
 8017e4e:	461f      	mov	r7, r3
 8017e50:	42be      	cmp	r6, r7
 8017e52:	680b      	ldr	r3, [r1, #0]
 8017e54:	4682      	mov	sl, r0
 8017e56:	460c      	mov	r4, r1
 8017e58:	4690      	mov	r8, r2
 8017e5a:	d82d      	bhi.n	8017eb8 <__ssputs_r+0x70>
 8017e5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017e60:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8017e64:	d026      	beq.n	8017eb4 <__ssputs_r+0x6c>
 8017e66:	6965      	ldr	r5, [r4, #20]
 8017e68:	6909      	ldr	r1, [r1, #16]
 8017e6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017e6e:	eba3 0901 	sub.w	r9, r3, r1
 8017e72:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017e76:	1c7b      	adds	r3, r7, #1
 8017e78:	444b      	add	r3, r9
 8017e7a:	106d      	asrs	r5, r5, #1
 8017e7c:	429d      	cmp	r5, r3
 8017e7e:	bf38      	it	cc
 8017e80:	461d      	movcc	r5, r3
 8017e82:	0553      	lsls	r3, r2, #21
 8017e84:	d527      	bpl.n	8017ed6 <__ssputs_r+0x8e>
 8017e86:	4629      	mov	r1, r5
 8017e88:	f7ff fc5e 	bl	8017748 <_malloc_r>
 8017e8c:	4606      	mov	r6, r0
 8017e8e:	b360      	cbz	r0, 8017eea <__ssputs_r+0xa2>
 8017e90:	6921      	ldr	r1, [r4, #16]
 8017e92:	464a      	mov	r2, r9
 8017e94:	f7ff ff7f 	bl	8017d96 <memcpy>
 8017e98:	89a3      	ldrh	r3, [r4, #12]
 8017e9a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8017e9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017ea2:	81a3      	strh	r3, [r4, #12]
 8017ea4:	6126      	str	r6, [r4, #16]
 8017ea6:	6165      	str	r5, [r4, #20]
 8017ea8:	444e      	add	r6, r9
 8017eaa:	eba5 0509 	sub.w	r5, r5, r9
 8017eae:	6026      	str	r6, [r4, #0]
 8017eb0:	60a5      	str	r5, [r4, #8]
 8017eb2:	463e      	mov	r6, r7
 8017eb4:	42be      	cmp	r6, r7
 8017eb6:	d900      	bls.n	8017eba <__ssputs_r+0x72>
 8017eb8:	463e      	mov	r6, r7
 8017eba:	6820      	ldr	r0, [r4, #0]
 8017ebc:	4632      	mov	r2, r6
 8017ebe:	4641      	mov	r1, r8
 8017ec0:	f001 f8ba 	bl	8019038 <memmove>
 8017ec4:	68a3      	ldr	r3, [r4, #8]
 8017ec6:	1b9b      	subs	r3, r3, r6
 8017ec8:	60a3      	str	r3, [r4, #8]
 8017eca:	6823      	ldr	r3, [r4, #0]
 8017ecc:	4433      	add	r3, r6
 8017ece:	6023      	str	r3, [r4, #0]
 8017ed0:	2000      	movs	r0, #0
 8017ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ed6:	462a      	mov	r2, r5
 8017ed8:	f001 f8c8 	bl	801906c <_realloc_r>
 8017edc:	4606      	mov	r6, r0
 8017ede:	2800      	cmp	r0, #0
 8017ee0:	d1e0      	bne.n	8017ea4 <__ssputs_r+0x5c>
 8017ee2:	6921      	ldr	r1, [r4, #16]
 8017ee4:	4650      	mov	r0, sl
 8017ee6:	f7ff ff65 	bl	8017db4 <_free_r>
 8017eea:	230c      	movs	r3, #12
 8017eec:	f8ca 3000 	str.w	r3, [sl]
 8017ef0:	89a3      	ldrh	r3, [r4, #12]
 8017ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017ef6:	81a3      	strh	r3, [r4, #12]
 8017ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8017efc:	e7e9      	b.n	8017ed2 <__ssputs_r+0x8a>
	...

08017f00 <_svfiprintf_r>:
 8017f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f04:	4698      	mov	r8, r3
 8017f06:	898b      	ldrh	r3, [r1, #12]
 8017f08:	061b      	lsls	r3, r3, #24
 8017f0a:	b09d      	sub	sp, #116	@ 0x74
 8017f0c:	4607      	mov	r7, r0
 8017f0e:	460d      	mov	r5, r1
 8017f10:	4614      	mov	r4, r2
 8017f12:	d510      	bpl.n	8017f36 <_svfiprintf_r+0x36>
 8017f14:	690b      	ldr	r3, [r1, #16]
 8017f16:	b973      	cbnz	r3, 8017f36 <_svfiprintf_r+0x36>
 8017f18:	2140      	movs	r1, #64	@ 0x40
 8017f1a:	f7ff fc15 	bl	8017748 <_malloc_r>
 8017f1e:	6028      	str	r0, [r5, #0]
 8017f20:	6128      	str	r0, [r5, #16]
 8017f22:	b930      	cbnz	r0, 8017f32 <_svfiprintf_r+0x32>
 8017f24:	230c      	movs	r3, #12
 8017f26:	603b      	str	r3, [r7, #0]
 8017f28:	f04f 30ff 	mov.w	r0, #4294967295
 8017f2c:	b01d      	add	sp, #116	@ 0x74
 8017f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f32:	2340      	movs	r3, #64	@ 0x40
 8017f34:	616b      	str	r3, [r5, #20]
 8017f36:	2300      	movs	r3, #0
 8017f38:	9309      	str	r3, [sp, #36]	@ 0x24
 8017f3a:	2320      	movs	r3, #32
 8017f3c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017f40:	f8cd 800c 	str.w	r8, [sp, #12]
 8017f44:	2330      	movs	r3, #48	@ 0x30
 8017f46:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80180e4 <_svfiprintf_r+0x1e4>
 8017f4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017f4e:	f04f 0901 	mov.w	r9, #1
 8017f52:	4623      	mov	r3, r4
 8017f54:	469a      	mov	sl, r3
 8017f56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017f5a:	b10a      	cbz	r2, 8017f60 <_svfiprintf_r+0x60>
 8017f5c:	2a25      	cmp	r2, #37	@ 0x25
 8017f5e:	d1f9      	bne.n	8017f54 <_svfiprintf_r+0x54>
 8017f60:	ebba 0b04 	subs.w	fp, sl, r4
 8017f64:	d00b      	beq.n	8017f7e <_svfiprintf_r+0x7e>
 8017f66:	465b      	mov	r3, fp
 8017f68:	4622      	mov	r2, r4
 8017f6a:	4629      	mov	r1, r5
 8017f6c:	4638      	mov	r0, r7
 8017f6e:	f7ff ff6b 	bl	8017e48 <__ssputs_r>
 8017f72:	3001      	adds	r0, #1
 8017f74:	f000 80a7 	beq.w	80180c6 <_svfiprintf_r+0x1c6>
 8017f78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017f7a:	445a      	add	r2, fp
 8017f7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8017f7e:	f89a 3000 	ldrb.w	r3, [sl]
 8017f82:	2b00      	cmp	r3, #0
 8017f84:	f000 809f 	beq.w	80180c6 <_svfiprintf_r+0x1c6>
 8017f88:	2300      	movs	r3, #0
 8017f8a:	f04f 32ff 	mov.w	r2, #4294967295
 8017f8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017f92:	f10a 0a01 	add.w	sl, sl, #1
 8017f96:	9304      	str	r3, [sp, #16]
 8017f98:	9307      	str	r3, [sp, #28]
 8017f9a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017f9e:	931a      	str	r3, [sp, #104]	@ 0x68
 8017fa0:	4654      	mov	r4, sl
 8017fa2:	2205      	movs	r2, #5
 8017fa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017fa8:	484e      	ldr	r0, [pc, #312]	@ (80180e4 <_svfiprintf_r+0x1e4>)
 8017faa:	f7e8 f949 	bl	8000240 <memchr>
 8017fae:	9a04      	ldr	r2, [sp, #16]
 8017fb0:	b9d8      	cbnz	r0, 8017fea <_svfiprintf_r+0xea>
 8017fb2:	06d0      	lsls	r0, r2, #27
 8017fb4:	bf44      	itt	mi
 8017fb6:	2320      	movmi	r3, #32
 8017fb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017fbc:	0711      	lsls	r1, r2, #28
 8017fbe:	bf44      	itt	mi
 8017fc0:	232b      	movmi	r3, #43	@ 0x2b
 8017fc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017fc6:	f89a 3000 	ldrb.w	r3, [sl]
 8017fca:	2b2a      	cmp	r3, #42	@ 0x2a
 8017fcc:	d015      	beq.n	8017ffa <_svfiprintf_r+0xfa>
 8017fce:	9a07      	ldr	r2, [sp, #28]
 8017fd0:	4654      	mov	r4, sl
 8017fd2:	2000      	movs	r0, #0
 8017fd4:	f04f 0c0a 	mov.w	ip, #10
 8017fd8:	4621      	mov	r1, r4
 8017fda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017fde:	3b30      	subs	r3, #48	@ 0x30
 8017fe0:	2b09      	cmp	r3, #9
 8017fe2:	d94b      	bls.n	801807c <_svfiprintf_r+0x17c>
 8017fe4:	b1b0      	cbz	r0, 8018014 <_svfiprintf_r+0x114>
 8017fe6:	9207      	str	r2, [sp, #28]
 8017fe8:	e014      	b.n	8018014 <_svfiprintf_r+0x114>
 8017fea:	eba0 0308 	sub.w	r3, r0, r8
 8017fee:	fa09 f303 	lsl.w	r3, r9, r3
 8017ff2:	4313      	orrs	r3, r2
 8017ff4:	9304      	str	r3, [sp, #16]
 8017ff6:	46a2      	mov	sl, r4
 8017ff8:	e7d2      	b.n	8017fa0 <_svfiprintf_r+0xa0>
 8017ffa:	9b03      	ldr	r3, [sp, #12]
 8017ffc:	1d19      	adds	r1, r3, #4
 8017ffe:	681b      	ldr	r3, [r3, #0]
 8018000:	9103      	str	r1, [sp, #12]
 8018002:	2b00      	cmp	r3, #0
 8018004:	bfbb      	ittet	lt
 8018006:	425b      	neglt	r3, r3
 8018008:	f042 0202 	orrlt.w	r2, r2, #2
 801800c:	9307      	strge	r3, [sp, #28]
 801800e:	9307      	strlt	r3, [sp, #28]
 8018010:	bfb8      	it	lt
 8018012:	9204      	strlt	r2, [sp, #16]
 8018014:	7823      	ldrb	r3, [r4, #0]
 8018016:	2b2e      	cmp	r3, #46	@ 0x2e
 8018018:	d10a      	bne.n	8018030 <_svfiprintf_r+0x130>
 801801a:	7863      	ldrb	r3, [r4, #1]
 801801c:	2b2a      	cmp	r3, #42	@ 0x2a
 801801e:	d132      	bne.n	8018086 <_svfiprintf_r+0x186>
 8018020:	9b03      	ldr	r3, [sp, #12]
 8018022:	1d1a      	adds	r2, r3, #4
 8018024:	681b      	ldr	r3, [r3, #0]
 8018026:	9203      	str	r2, [sp, #12]
 8018028:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801802c:	3402      	adds	r4, #2
 801802e:	9305      	str	r3, [sp, #20]
 8018030:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80180f4 <_svfiprintf_r+0x1f4>
 8018034:	7821      	ldrb	r1, [r4, #0]
 8018036:	2203      	movs	r2, #3
 8018038:	4650      	mov	r0, sl
 801803a:	f7e8 f901 	bl	8000240 <memchr>
 801803e:	b138      	cbz	r0, 8018050 <_svfiprintf_r+0x150>
 8018040:	9b04      	ldr	r3, [sp, #16]
 8018042:	eba0 000a 	sub.w	r0, r0, sl
 8018046:	2240      	movs	r2, #64	@ 0x40
 8018048:	4082      	lsls	r2, r0
 801804a:	4313      	orrs	r3, r2
 801804c:	3401      	adds	r4, #1
 801804e:	9304      	str	r3, [sp, #16]
 8018050:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018054:	4824      	ldr	r0, [pc, #144]	@ (80180e8 <_svfiprintf_r+0x1e8>)
 8018056:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801805a:	2206      	movs	r2, #6
 801805c:	f7e8 f8f0 	bl	8000240 <memchr>
 8018060:	2800      	cmp	r0, #0
 8018062:	d036      	beq.n	80180d2 <_svfiprintf_r+0x1d2>
 8018064:	4b21      	ldr	r3, [pc, #132]	@ (80180ec <_svfiprintf_r+0x1ec>)
 8018066:	bb1b      	cbnz	r3, 80180b0 <_svfiprintf_r+0x1b0>
 8018068:	9b03      	ldr	r3, [sp, #12]
 801806a:	3307      	adds	r3, #7
 801806c:	f023 0307 	bic.w	r3, r3, #7
 8018070:	3308      	adds	r3, #8
 8018072:	9303      	str	r3, [sp, #12]
 8018074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018076:	4433      	add	r3, r6
 8018078:	9309      	str	r3, [sp, #36]	@ 0x24
 801807a:	e76a      	b.n	8017f52 <_svfiprintf_r+0x52>
 801807c:	fb0c 3202 	mla	r2, ip, r2, r3
 8018080:	460c      	mov	r4, r1
 8018082:	2001      	movs	r0, #1
 8018084:	e7a8      	b.n	8017fd8 <_svfiprintf_r+0xd8>
 8018086:	2300      	movs	r3, #0
 8018088:	3401      	adds	r4, #1
 801808a:	9305      	str	r3, [sp, #20]
 801808c:	4619      	mov	r1, r3
 801808e:	f04f 0c0a 	mov.w	ip, #10
 8018092:	4620      	mov	r0, r4
 8018094:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018098:	3a30      	subs	r2, #48	@ 0x30
 801809a:	2a09      	cmp	r2, #9
 801809c:	d903      	bls.n	80180a6 <_svfiprintf_r+0x1a6>
 801809e:	2b00      	cmp	r3, #0
 80180a0:	d0c6      	beq.n	8018030 <_svfiprintf_r+0x130>
 80180a2:	9105      	str	r1, [sp, #20]
 80180a4:	e7c4      	b.n	8018030 <_svfiprintf_r+0x130>
 80180a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80180aa:	4604      	mov	r4, r0
 80180ac:	2301      	movs	r3, #1
 80180ae:	e7f0      	b.n	8018092 <_svfiprintf_r+0x192>
 80180b0:	ab03      	add	r3, sp, #12
 80180b2:	9300      	str	r3, [sp, #0]
 80180b4:	462a      	mov	r2, r5
 80180b6:	4b0e      	ldr	r3, [pc, #56]	@ (80180f0 <_svfiprintf_r+0x1f0>)
 80180b8:	a904      	add	r1, sp, #16
 80180ba:	4638      	mov	r0, r7
 80180bc:	f3af 8000 	nop.w
 80180c0:	1c42      	adds	r2, r0, #1
 80180c2:	4606      	mov	r6, r0
 80180c4:	d1d6      	bne.n	8018074 <_svfiprintf_r+0x174>
 80180c6:	89ab      	ldrh	r3, [r5, #12]
 80180c8:	065b      	lsls	r3, r3, #25
 80180ca:	f53f af2d 	bmi.w	8017f28 <_svfiprintf_r+0x28>
 80180ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80180d0:	e72c      	b.n	8017f2c <_svfiprintf_r+0x2c>
 80180d2:	ab03      	add	r3, sp, #12
 80180d4:	9300      	str	r3, [sp, #0]
 80180d6:	462a      	mov	r2, r5
 80180d8:	4b05      	ldr	r3, [pc, #20]	@ (80180f0 <_svfiprintf_r+0x1f0>)
 80180da:	a904      	add	r1, sp, #16
 80180dc:	4638      	mov	r0, r7
 80180de:	f000 fb8b 	bl	80187f8 <_printf_i>
 80180e2:	e7ed      	b.n	80180c0 <_svfiprintf_r+0x1c0>
 80180e4:	0801cd16 	.word	0x0801cd16
 80180e8:	0801cd20 	.word	0x0801cd20
 80180ec:	00000000 	.word	0x00000000
 80180f0:	08017e49 	.word	0x08017e49
 80180f4:	0801cd1c 	.word	0x0801cd1c

080180f8 <_sungetc_r>:
 80180f8:	b538      	push	{r3, r4, r5, lr}
 80180fa:	1c4b      	adds	r3, r1, #1
 80180fc:	4614      	mov	r4, r2
 80180fe:	d103      	bne.n	8018108 <_sungetc_r+0x10>
 8018100:	f04f 35ff 	mov.w	r5, #4294967295
 8018104:	4628      	mov	r0, r5
 8018106:	bd38      	pop	{r3, r4, r5, pc}
 8018108:	8993      	ldrh	r3, [r2, #12]
 801810a:	f023 0320 	bic.w	r3, r3, #32
 801810e:	8193      	strh	r3, [r2, #12]
 8018110:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018112:	6852      	ldr	r2, [r2, #4]
 8018114:	b2cd      	uxtb	r5, r1
 8018116:	b18b      	cbz	r3, 801813c <_sungetc_r+0x44>
 8018118:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801811a:	4293      	cmp	r3, r2
 801811c:	dd08      	ble.n	8018130 <_sungetc_r+0x38>
 801811e:	6823      	ldr	r3, [r4, #0]
 8018120:	1e5a      	subs	r2, r3, #1
 8018122:	6022      	str	r2, [r4, #0]
 8018124:	f803 5c01 	strb.w	r5, [r3, #-1]
 8018128:	6863      	ldr	r3, [r4, #4]
 801812a:	3301      	adds	r3, #1
 801812c:	6063      	str	r3, [r4, #4]
 801812e:	e7e9      	b.n	8018104 <_sungetc_r+0xc>
 8018130:	4621      	mov	r1, r4
 8018132:	f000 feb2 	bl	8018e9a <__submore>
 8018136:	2800      	cmp	r0, #0
 8018138:	d0f1      	beq.n	801811e <_sungetc_r+0x26>
 801813a:	e7e1      	b.n	8018100 <_sungetc_r+0x8>
 801813c:	6921      	ldr	r1, [r4, #16]
 801813e:	6823      	ldr	r3, [r4, #0]
 8018140:	b151      	cbz	r1, 8018158 <_sungetc_r+0x60>
 8018142:	4299      	cmp	r1, r3
 8018144:	d208      	bcs.n	8018158 <_sungetc_r+0x60>
 8018146:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801814a:	42a9      	cmp	r1, r5
 801814c:	d104      	bne.n	8018158 <_sungetc_r+0x60>
 801814e:	3b01      	subs	r3, #1
 8018150:	3201      	adds	r2, #1
 8018152:	6023      	str	r3, [r4, #0]
 8018154:	6062      	str	r2, [r4, #4]
 8018156:	e7d5      	b.n	8018104 <_sungetc_r+0xc>
 8018158:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801815c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018160:	6363      	str	r3, [r4, #52]	@ 0x34
 8018162:	2303      	movs	r3, #3
 8018164:	63a3      	str	r3, [r4, #56]	@ 0x38
 8018166:	4623      	mov	r3, r4
 8018168:	f803 5f46 	strb.w	r5, [r3, #70]!
 801816c:	6023      	str	r3, [r4, #0]
 801816e:	2301      	movs	r3, #1
 8018170:	e7dc      	b.n	801812c <_sungetc_r+0x34>

08018172 <__ssrefill_r>:
 8018172:	b510      	push	{r4, lr}
 8018174:	460c      	mov	r4, r1
 8018176:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8018178:	b169      	cbz	r1, 8018196 <__ssrefill_r+0x24>
 801817a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801817e:	4299      	cmp	r1, r3
 8018180:	d001      	beq.n	8018186 <__ssrefill_r+0x14>
 8018182:	f7ff fe17 	bl	8017db4 <_free_r>
 8018186:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8018188:	6063      	str	r3, [r4, #4]
 801818a:	2000      	movs	r0, #0
 801818c:	6360      	str	r0, [r4, #52]	@ 0x34
 801818e:	b113      	cbz	r3, 8018196 <__ssrefill_r+0x24>
 8018190:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8018192:	6023      	str	r3, [r4, #0]
 8018194:	bd10      	pop	{r4, pc}
 8018196:	6923      	ldr	r3, [r4, #16]
 8018198:	6023      	str	r3, [r4, #0]
 801819a:	2300      	movs	r3, #0
 801819c:	6063      	str	r3, [r4, #4]
 801819e:	89a3      	ldrh	r3, [r4, #12]
 80181a0:	f043 0320 	orr.w	r3, r3, #32
 80181a4:	81a3      	strh	r3, [r4, #12]
 80181a6:	f04f 30ff 	mov.w	r0, #4294967295
 80181aa:	e7f3      	b.n	8018194 <__ssrefill_r+0x22>

080181ac <__ssvfiscanf_r>:
 80181ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80181b0:	460c      	mov	r4, r1
 80181b2:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80181b6:	2100      	movs	r1, #0
 80181b8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80181bc:	49a6      	ldr	r1, [pc, #664]	@ (8018458 <__ssvfiscanf_r+0x2ac>)
 80181be:	91a0      	str	r1, [sp, #640]	@ 0x280
 80181c0:	f10d 0804 	add.w	r8, sp, #4
 80181c4:	49a5      	ldr	r1, [pc, #660]	@ (801845c <__ssvfiscanf_r+0x2b0>)
 80181c6:	4fa6      	ldr	r7, [pc, #664]	@ (8018460 <__ssvfiscanf_r+0x2b4>)
 80181c8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80181cc:	4606      	mov	r6, r0
 80181ce:	91a1      	str	r1, [sp, #644]	@ 0x284
 80181d0:	9300      	str	r3, [sp, #0]
 80181d2:	f892 9000 	ldrb.w	r9, [r2]
 80181d6:	f1b9 0f00 	cmp.w	r9, #0
 80181da:	f000 8158 	beq.w	801848e <__ssvfiscanf_r+0x2e2>
 80181de:	f817 3009 	ldrb.w	r3, [r7, r9]
 80181e2:	f013 0308 	ands.w	r3, r3, #8
 80181e6:	f102 0501 	add.w	r5, r2, #1
 80181ea:	d019      	beq.n	8018220 <__ssvfiscanf_r+0x74>
 80181ec:	6863      	ldr	r3, [r4, #4]
 80181ee:	2b00      	cmp	r3, #0
 80181f0:	dd0f      	ble.n	8018212 <__ssvfiscanf_r+0x66>
 80181f2:	6823      	ldr	r3, [r4, #0]
 80181f4:	781a      	ldrb	r2, [r3, #0]
 80181f6:	5cba      	ldrb	r2, [r7, r2]
 80181f8:	0712      	lsls	r2, r2, #28
 80181fa:	d401      	bmi.n	8018200 <__ssvfiscanf_r+0x54>
 80181fc:	462a      	mov	r2, r5
 80181fe:	e7e8      	b.n	80181d2 <__ssvfiscanf_r+0x26>
 8018200:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8018202:	3201      	adds	r2, #1
 8018204:	9245      	str	r2, [sp, #276]	@ 0x114
 8018206:	6862      	ldr	r2, [r4, #4]
 8018208:	3301      	adds	r3, #1
 801820a:	3a01      	subs	r2, #1
 801820c:	6062      	str	r2, [r4, #4]
 801820e:	6023      	str	r3, [r4, #0]
 8018210:	e7ec      	b.n	80181ec <__ssvfiscanf_r+0x40>
 8018212:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018214:	4621      	mov	r1, r4
 8018216:	4630      	mov	r0, r6
 8018218:	4798      	blx	r3
 801821a:	2800      	cmp	r0, #0
 801821c:	d0e9      	beq.n	80181f2 <__ssvfiscanf_r+0x46>
 801821e:	e7ed      	b.n	80181fc <__ssvfiscanf_r+0x50>
 8018220:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8018224:	f040 8085 	bne.w	8018332 <__ssvfiscanf_r+0x186>
 8018228:	9341      	str	r3, [sp, #260]	@ 0x104
 801822a:	9343      	str	r3, [sp, #268]	@ 0x10c
 801822c:	7853      	ldrb	r3, [r2, #1]
 801822e:	2b2a      	cmp	r3, #42	@ 0x2a
 8018230:	bf02      	ittt	eq
 8018232:	2310      	moveq	r3, #16
 8018234:	1c95      	addeq	r5, r2, #2
 8018236:	9341      	streq	r3, [sp, #260]	@ 0x104
 8018238:	220a      	movs	r2, #10
 801823a:	46aa      	mov	sl, r5
 801823c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8018240:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8018244:	2b09      	cmp	r3, #9
 8018246:	d91e      	bls.n	8018286 <__ssvfiscanf_r+0xda>
 8018248:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8018464 <__ssvfiscanf_r+0x2b8>
 801824c:	2203      	movs	r2, #3
 801824e:	4658      	mov	r0, fp
 8018250:	f7e7 fff6 	bl	8000240 <memchr>
 8018254:	b138      	cbz	r0, 8018266 <__ssvfiscanf_r+0xba>
 8018256:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8018258:	eba0 000b 	sub.w	r0, r0, fp
 801825c:	2301      	movs	r3, #1
 801825e:	4083      	lsls	r3, r0
 8018260:	4313      	orrs	r3, r2
 8018262:	9341      	str	r3, [sp, #260]	@ 0x104
 8018264:	4655      	mov	r5, sl
 8018266:	f815 3b01 	ldrb.w	r3, [r5], #1
 801826a:	2b78      	cmp	r3, #120	@ 0x78
 801826c:	d806      	bhi.n	801827c <__ssvfiscanf_r+0xd0>
 801826e:	2b57      	cmp	r3, #87	@ 0x57
 8018270:	d810      	bhi.n	8018294 <__ssvfiscanf_r+0xe8>
 8018272:	2b25      	cmp	r3, #37	@ 0x25
 8018274:	d05d      	beq.n	8018332 <__ssvfiscanf_r+0x186>
 8018276:	d857      	bhi.n	8018328 <__ssvfiscanf_r+0x17c>
 8018278:	2b00      	cmp	r3, #0
 801827a:	d075      	beq.n	8018368 <__ssvfiscanf_r+0x1bc>
 801827c:	2303      	movs	r3, #3
 801827e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8018280:	230a      	movs	r3, #10
 8018282:	9342      	str	r3, [sp, #264]	@ 0x108
 8018284:	e088      	b.n	8018398 <__ssvfiscanf_r+0x1ec>
 8018286:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8018288:	fb02 1103 	mla	r1, r2, r3, r1
 801828c:	3930      	subs	r1, #48	@ 0x30
 801828e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8018290:	4655      	mov	r5, sl
 8018292:	e7d2      	b.n	801823a <__ssvfiscanf_r+0x8e>
 8018294:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8018298:	2a20      	cmp	r2, #32
 801829a:	d8ef      	bhi.n	801827c <__ssvfiscanf_r+0xd0>
 801829c:	a101      	add	r1, pc, #4	@ (adr r1, 80182a4 <__ssvfiscanf_r+0xf8>)
 801829e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80182a2:	bf00      	nop
 80182a4:	08018377 	.word	0x08018377
 80182a8:	0801827d 	.word	0x0801827d
 80182ac:	0801827d 	.word	0x0801827d
 80182b0:	080183d1 	.word	0x080183d1
 80182b4:	0801827d 	.word	0x0801827d
 80182b8:	0801827d 	.word	0x0801827d
 80182bc:	0801827d 	.word	0x0801827d
 80182c0:	0801827d 	.word	0x0801827d
 80182c4:	0801827d 	.word	0x0801827d
 80182c8:	0801827d 	.word	0x0801827d
 80182cc:	0801827d 	.word	0x0801827d
 80182d0:	080183e7 	.word	0x080183e7
 80182d4:	080183cd 	.word	0x080183cd
 80182d8:	0801832f 	.word	0x0801832f
 80182dc:	0801832f 	.word	0x0801832f
 80182e0:	0801832f 	.word	0x0801832f
 80182e4:	0801827d 	.word	0x0801827d
 80182e8:	08018389 	.word	0x08018389
 80182ec:	0801827d 	.word	0x0801827d
 80182f0:	0801827d 	.word	0x0801827d
 80182f4:	0801827d 	.word	0x0801827d
 80182f8:	0801827d 	.word	0x0801827d
 80182fc:	080183f7 	.word	0x080183f7
 8018300:	08018391 	.word	0x08018391
 8018304:	0801836f 	.word	0x0801836f
 8018308:	0801827d 	.word	0x0801827d
 801830c:	0801827d 	.word	0x0801827d
 8018310:	080183f3 	.word	0x080183f3
 8018314:	0801827d 	.word	0x0801827d
 8018318:	080183cd 	.word	0x080183cd
 801831c:	0801827d 	.word	0x0801827d
 8018320:	0801827d 	.word	0x0801827d
 8018324:	08018377 	.word	0x08018377
 8018328:	3b45      	subs	r3, #69	@ 0x45
 801832a:	2b02      	cmp	r3, #2
 801832c:	d8a6      	bhi.n	801827c <__ssvfiscanf_r+0xd0>
 801832e:	2305      	movs	r3, #5
 8018330:	e031      	b.n	8018396 <__ssvfiscanf_r+0x1ea>
 8018332:	6863      	ldr	r3, [r4, #4]
 8018334:	2b00      	cmp	r3, #0
 8018336:	dd0d      	ble.n	8018354 <__ssvfiscanf_r+0x1a8>
 8018338:	6823      	ldr	r3, [r4, #0]
 801833a:	781a      	ldrb	r2, [r3, #0]
 801833c:	454a      	cmp	r2, r9
 801833e:	f040 80a6 	bne.w	801848e <__ssvfiscanf_r+0x2e2>
 8018342:	3301      	adds	r3, #1
 8018344:	6862      	ldr	r2, [r4, #4]
 8018346:	6023      	str	r3, [r4, #0]
 8018348:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801834a:	3a01      	subs	r2, #1
 801834c:	3301      	adds	r3, #1
 801834e:	6062      	str	r2, [r4, #4]
 8018350:	9345      	str	r3, [sp, #276]	@ 0x114
 8018352:	e753      	b.n	80181fc <__ssvfiscanf_r+0x50>
 8018354:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018356:	4621      	mov	r1, r4
 8018358:	4630      	mov	r0, r6
 801835a:	4798      	blx	r3
 801835c:	2800      	cmp	r0, #0
 801835e:	d0eb      	beq.n	8018338 <__ssvfiscanf_r+0x18c>
 8018360:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8018362:	2800      	cmp	r0, #0
 8018364:	f040 808b 	bne.w	801847e <__ssvfiscanf_r+0x2d2>
 8018368:	f04f 30ff 	mov.w	r0, #4294967295
 801836c:	e08b      	b.n	8018486 <__ssvfiscanf_r+0x2da>
 801836e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8018370:	f042 0220 	orr.w	r2, r2, #32
 8018374:	9241      	str	r2, [sp, #260]	@ 0x104
 8018376:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8018378:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801837c:	9241      	str	r2, [sp, #260]	@ 0x104
 801837e:	2210      	movs	r2, #16
 8018380:	2b6e      	cmp	r3, #110	@ 0x6e
 8018382:	9242      	str	r2, [sp, #264]	@ 0x108
 8018384:	d902      	bls.n	801838c <__ssvfiscanf_r+0x1e0>
 8018386:	e005      	b.n	8018394 <__ssvfiscanf_r+0x1e8>
 8018388:	2300      	movs	r3, #0
 801838a:	9342      	str	r3, [sp, #264]	@ 0x108
 801838c:	2303      	movs	r3, #3
 801838e:	e002      	b.n	8018396 <__ssvfiscanf_r+0x1ea>
 8018390:	2308      	movs	r3, #8
 8018392:	9342      	str	r3, [sp, #264]	@ 0x108
 8018394:	2304      	movs	r3, #4
 8018396:	9347      	str	r3, [sp, #284]	@ 0x11c
 8018398:	6863      	ldr	r3, [r4, #4]
 801839a:	2b00      	cmp	r3, #0
 801839c:	dd39      	ble.n	8018412 <__ssvfiscanf_r+0x266>
 801839e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80183a0:	0659      	lsls	r1, r3, #25
 80183a2:	d404      	bmi.n	80183ae <__ssvfiscanf_r+0x202>
 80183a4:	6823      	ldr	r3, [r4, #0]
 80183a6:	781a      	ldrb	r2, [r3, #0]
 80183a8:	5cba      	ldrb	r2, [r7, r2]
 80183aa:	0712      	lsls	r2, r2, #28
 80183ac:	d438      	bmi.n	8018420 <__ssvfiscanf_r+0x274>
 80183ae:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80183b0:	2b02      	cmp	r3, #2
 80183b2:	dc47      	bgt.n	8018444 <__ssvfiscanf_r+0x298>
 80183b4:	466b      	mov	r3, sp
 80183b6:	4622      	mov	r2, r4
 80183b8:	a941      	add	r1, sp, #260	@ 0x104
 80183ba:	4630      	mov	r0, r6
 80183bc:	f000 fb3a 	bl	8018a34 <_scanf_chars>
 80183c0:	2801      	cmp	r0, #1
 80183c2:	d064      	beq.n	801848e <__ssvfiscanf_r+0x2e2>
 80183c4:	2802      	cmp	r0, #2
 80183c6:	f47f af19 	bne.w	80181fc <__ssvfiscanf_r+0x50>
 80183ca:	e7c9      	b.n	8018360 <__ssvfiscanf_r+0x1b4>
 80183cc:	220a      	movs	r2, #10
 80183ce:	e7d7      	b.n	8018380 <__ssvfiscanf_r+0x1d4>
 80183d0:	4629      	mov	r1, r5
 80183d2:	4640      	mov	r0, r8
 80183d4:	f000 fd28 	bl	8018e28 <__sccl>
 80183d8:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80183da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80183de:	9341      	str	r3, [sp, #260]	@ 0x104
 80183e0:	4605      	mov	r5, r0
 80183e2:	2301      	movs	r3, #1
 80183e4:	e7d7      	b.n	8018396 <__ssvfiscanf_r+0x1ea>
 80183e6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80183e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80183ec:	9341      	str	r3, [sp, #260]	@ 0x104
 80183ee:	2300      	movs	r3, #0
 80183f0:	e7d1      	b.n	8018396 <__ssvfiscanf_r+0x1ea>
 80183f2:	2302      	movs	r3, #2
 80183f4:	e7cf      	b.n	8018396 <__ssvfiscanf_r+0x1ea>
 80183f6:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80183f8:	06c3      	lsls	r3, r0, #27
 80183fa:	f53f aeff 	bmi.w	80181fc <__ssvfiscanf_r+0x50>
 80183fe:	9b00      	ldr	r3, [sp, #0]
 8018400:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8018402:	1d19      	adds	r1, r3, #4
 8018404:	9100      	str	r1, [sp, #0]
 8018406:	681b      	ldr	r3, [r3, #0]
 8018408:	07c0      	lsls	r0, r0, #31
 801840a:	bf4c      	ite	mi
 801840c:	801a      	strhmi	r2, [r3, #0]
 801840e:	601a      	strpl	r2, [r3, #0]
 8018410:	e6f4      	b.n	80181fc <__ssvfiscanf_r+0x50>
 8018412:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018414:	4621      	mov	r1, r4
 8018416:	4630      	mov	r0, r6
 8018418:	4798      	blx	r3
 801841a:	2800      	cmp	r0, #0
 801841c:	d0bf      	beq.n	801839e <__ssvfiscanf_r+0x1f2>
 801841e:	e79f      	b.n	8018360 <__ssvfiscanf_r+0x1b4>
 8018420:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8018422:	3201      	adds	r2, #1
 8018424:	9245      	str	r2, [sp, #276]	@ 0x114
 8018426:	6862      	ldr	r2, [r4, #4]
 8018428:	3a01      	subs	r2, #1
 801842a:	2a00      	cmp	r2, #0
 801842c:	6062      	str	r2, [r4, #4]
 801842e:	dd02      	ble.n	8018436 <__ssvfiscanf_r+0x28a>
 8018430:	3301      	adds	r3, #1
 8018432:	6023      	str	r3, [r4, #0]
 8018434:	e7b6      	b.n	80183a4 <__ssvfiscanf_r+0x1f8>
 8018436:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018438:	4621      	mov	r1, r4
 801843a:	4630      	mov	r0, r6
 801843c:	4798      	blx	r3
 801843e:	2800      	cmp	r0, #0
 8018440:	d0b0      	beq.n	80183a4 <__ssvfiscanf_r+0x1f8>
 8018442:	e78d      	b.n	8018360 <__ssvfiscanf_r+0x1b4>
 8018444:	2b04      	cmp	r3, #4
 8018446:	dc0f      	bgt.n	8018468 <__ssvfiscanf_r+0x2bc>
 8018448:	466b      	mov	r3, sp
 801844a:	4622      	mov	r2, r4
 801844c:	a941      	add	r1, sp, #260	@ 0x104
 801844e:	4630      	mov	r0, r6
 8018450:	f000 fb4a 	bl	8018ae8 <_scanf_i>
 8018454:	e7b4      	b.n	80183c0 <__ssvfiscanf_r+0x214>
 8018456:	bf00      	nop
 8018458:	080180f9 	.word	0x080180f9
 801845c:	08018173 	.word	0x08018173
 8018460:	0801cd65 	.word	0x0801cd65
 8018464:	0801cd1c 	.word	0x0801cd1c
 8018468:	4b0a      	ldr	r3, [pc, #40]	@ (8018494 <__ssvfiscanf_r+0x2e8>)
 801846a:	2b00      	cmp	r3, #0
 801846c:	f43f aec6 	beq.w	80181fc <__ssvfiscanf_r+0x50>
 8018470:	466b      	mov	r3, sp
 8018472:	4622      	mov	r2, r4
 8018474:	a941      	add	r1, sp, #260	@ 0x104
 8018476:	4630      	mov	r0, r6
 8018478:	f3af 8000 	nop.w
 801847c:	e7a0      	b.n	80183c0 <__ssvfiscanf_r+0x214>
 801847e:	89a3      	ldrh	r3, [r4, #12]
 8018480:	065b      	lsls	r3, r3, #25
 8018482:	f53f af71 	bmi.w	8018368 <__ssvfiscanf_r+0x1bc>
 8018486:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801848a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801848e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8018490:	e7f9      	b.n	8018486 <__ssvfiscanf_r+0x2da>
 8018492:	bf00      	nop
 8018494:	00000000 	.word	0x00000000

08018498 <__sfputc_r>:
 8018498:	6893      	ldr	r3, [r2, #8]
 801849a:	3b01      	subs	r3, #1
 801849c:	2b00      	cmp	r3, #0
 801849e:	b410      	push	{r4}
 80184a0:	6093      	str	r3, [r2, #8]
 80184a2:	da08      	bge.n	80184b6 <__sfputc_r+0x1e>
 80184a4:	6994      	ldr	r4, [r2, #24]
 80184a6:	42a3      	cmp	r3, r4
 80184a8:	db01      	blt.n	80184ae <__sfputc_r+0x16>
 80184aa:	290a      	cmp	r1, #10
 80184ac:	d103      	bne.n	80184b6 <__sfputc_r+0x1e>
 80184ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80184b2:	f000 bd2c 	b.w	8018f0e <__swbuf_r>
 80184b6:	6813      	ldr	r3, [r2, #0]
 80184b8:	1c58      	adds	r0, r3, #1
 80184ba:	6010      	str	r0, [r2, #0]
 80184bc:	7019      	strb	r1, [r3, #0]
 80184be:	4608      	mov	r0, r1
 80184c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80184c4:	4770      	bx	lr

080184c6 <__sfputs_r>:
 80184c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80184c8:	4606      	mov	r6, r0
 80184ca:	460f      	mov	r7, r1
 80184cc:	4614      	mov	r4, r2
 80184ce:	18d5      	adds	r5, r2, r3
 80184d0:	42ac      	cmp	r4, r5
 80184d2:	d101      	bne.n	80184d8 <__sfputs_r+0x12>
 80184d4:	2000      	movs	r0, #0
 80184d6:	e007      	b.n	80184e8 <__sfputs_r+0x22>
 80184d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80184dc:	463a      	mov	r2, r7
 80184de:	4630      	mov	r0, r6
 80184e0:	f7ff ffda 	bl	8018498 <__sfputc_r>
 80184e4:	1c43      	adds	r3, r0, #1
 80184e6:	d1f3      	bne.n	80184d0 <__sfputs_r+0xa>
 80184e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080184ec <_vfiprintf_r>:
 80184ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184f0:	460d      	mov	r5, r1
 80184f2:	b09d      	sub	sp, #116	@ 0x74
 80184f4:	4614      	mov	r4, r2
 80184f6:	4698      	mov	r8, r3
 80184f8:	4606      	mov	r6, r0
 80184fa:	b118      	cbz	r0, 8018504 <_vfiprintf_r+0x18>
 80184fc:	6a03      	ldr	r3, [r0, #32]
 80184fe:	b90b      	cbnz	r3, 8018504 <_vfiprintf_r+0x18>
 8018500:	f7ff fa3a 	bl	8017978 <__sinit>
 8018504:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018506:	07d9      	lsls	r1, r3, #31
 8018508:	d405      	bmi.n	8018516 <_vfiprintf_r+0x2a>
 801850a:	89ab      	ldrh	r3, [r5, #12]
 801850c:	059a      	lsls	r2, r3, #22
 801850e:	d402      	bmi.n	8018516 <_vfiprintf_r+0x2a>
 8018510:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018512:	f7ff fc3e 	bl	8017d92 <__retarget_lock_acquire_recursive>
 8018516:	89ab      	ldrh	r3, [r5, #12]
 8018518:	071b      	lsls	r3, r3, #28
 801851a:	d501      	bpl.n	8018520 <_vfiprintf_r+0x34>
 801851c:	692b      	ldr	r3, [r5, #16]
 801851e:	b99b      	cbnz	r3, 8018548 <_vfiprintf_r+0x5c>
 8018520:	4629      	mov	r1, r5
 8018522:	4630      	mov	r0, r6
 8018524:	f000 fd32 	bl	8018f8c <__swsetup_r>
 8018528:	b170      	cbz	r0, 8018548 <_vfiprintf_r+0x5c>
 801852a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801852c:	07dc      	lsls	r4, r3, #31
 801852e:	d504      	bpl.n	801853a <_vfiprintf_r+0x4e>
 8018530:	f04f 30ff 	mov.w	r0, #4294967295
 8018534:	b01d      	add	sp, #116	@ 0x74
 8018536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801853a:	89ab      	ldrh	r3, [r5, #12]
 801853c:	0598      	lsls	r0, r3, #22
 801853e:	d4f7      	bmi.n	8018530 <_vfiprintf_r+0x44>
 8018540:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018542:	f7ff fc27 	bl	8017d94 <__retarget_lock_release_recursive>
 8018546:	e7f3      	b.n	8018530 <_vfiprintf_r+0x44>
 8018548:	2300      	movs	r3, #0
 801854a:	9309      	str	r3, [sp, #36]	@ 0x24
 801854c:	2320      	movs	r3, #32
 801854e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018552:	f8cd 800c 	str.w	r8, [sp, #12]
 8018556:	2330      	movs	r3, #48	@ 0x30
 8018558:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8018708 <_vfiprintf_r+0x21c>
 801855c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018560:	f04f 0901 	mov.w	r9, #1
 8018564:	4623      	mov	r3, r4
 8018566:	469a      	mov	sl, r3
 8018568:	f813 2b01 	ldrb.w	r2, [r3], #1
 801856c:	b10a      	cbz	r2, 8018572 <_vfiprintf_r+0x86>
 801856e:	2a25      	cmp	r2, #37	@ 0x25
 8018570:	d1f9      	bne.n	8018566 <_vfiprintf_r+0x7a>
 8018572:	ebba 0b04 	subs.w	fp, sl, r4
 8018576:	d00b      	beq.n	8018590 <_vfiprintf_r+0xa4>
 8018578:	465b      	mov	r3, fp
 801857a:	4622      	mov	r2, r4
 801857c:	4629      	mov	r1, r5
 801857e:	4630      	mov	r0, r6
 8018580:	f7ff ffa1 	bl	80184c6 <__sfputs_r>
 8018584:	3001      	adds	r0, #1
 8018586:	f000 80a7 	beq.w	80186d8 <_vfiprintf_r+0x1ec>
 801858a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801858c:	445a      	add	r2, fp
 801858e:	9209      	str	r2, [sp, #36]	@ 0x24
 8018590:	f89a 3000 	ldrb.w	r3, [sl]
 8018594:	2b00      	cmp	r3, #0
 8018596:	f000 809f 	beq.w	80186d8 <_vfiprintf_r+0x1ec>
 801859a:	2300      	movs	r3, #0
 801859c:	f04f 32ff 	mov.w	r2, #4294967295
 80185a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80185a4:	f10a 0a01 	add.w	sl, sl, #1
 80185a8:	9304      	str	r3, [sp, #16]
 80185aa:	9307      	str	r3, [sp, #28]
 80185ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80185b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80185b2:	4654      	mov	r4, sl
 80185b4:	2205      	movs	r2, #5
 80185b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80185ba:	4853      	ldr	r0, [pc, #332]	@ (8018708 <_vfiprintf_r+0x21c>)
 80185bc:	f7e7 fe40 	bl	8000240 <memchr>
 80185c0:	9a04      	ldr	r2, [sp, #16]
 80185c2:	b9d8      	cbnz	r0, 80185fc <_vfiprintf_r+0x110>
 80185c4:	06d1      	lsls	r1, r2, #27
 80185c6:	bf44      	itt	mi
 80185c8:	2320      	movmi	r3, #32
 80185ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80185ce:	0713      	lsls	r3, r2, #28
 80185d0:	bf44      	itt	mi
 80185d2:	232b      	movmi	r3, #43	@ 0x2b
 80185d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80185d8:	f89a 3000 	ldrb.w	r3, [sl]
 80185dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80185de:	d015      	beq.n	801860c <_vfiprintf_r+0x120>
 80185e0:	9a07      	ldr	r2, [sp, #28]
 80185e2:	4654      	mov	r4, sl
 80185e4:	2000      	movs	r0, #0
 80185e6:	f04f 0c0a 	mov.w	ip, #10
 80185ea:	4621      	mov	r1, r4
 80185ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80185f0:	3b30      	subs	r3, #48	@ 0x30
 80185f2:	2b09      	cmp	r3, #9
 80185f4:	d94b      	bls.n	801868e <_vfiprintf_r+0x1a2>
 80185f6:	b1b0      	cbz	r0, 8018626 <_vfiprintf_r+0x13a>
 80185f8:	9207      	str	r2, [sp, #28]
 80185fa:	e014      	b.n	8018626 <_vfiprintf_r+0x13a>
 80185fc:	eba0 0308 	sub.w	r3, r0, r8
 8018600:	fa09 f303 	lsl.w	r3, r9, r3
 8018604:	4313      	orrs	r3, r2
 8018606:	9304      	str	r3, [sp, #16]
 8018608:	46a2      	mov	sl, r4
 801860a:	e7d2      	b.n	80185b2 <_vfiprintf_r+0xc6>
 801860c:	9b03      	ldr	r3, [sp, #12]
 801860e:	1d19      	adds	r1, r3, #4
 8018610:	681b      	ldr	r3, [r3, #0]
 8018612:	9103      	str	r1, [sp, #12]
 8018614:	2b00      	cmp	r3, #0
 8018616:	bfbb      	ittet	lt
 8018618:	425b      	neglt	r3, r3
 801861a:	f042 0202 	orrlt.w	r2, r2, #2
 801861e:	9307      	strge	r3, [sp, #28]
 8018620:	9307      	strlt	r3, [sp, #28]
 8018622:	bfb8      	it	lt
 8018624:	9204      	strlt	r2, [sp, #16]
 8018626:	7823      	ldrb	r3, [r4, #0]
 8018628:	2b2e      	cmp	r3, #46	@ 0x2e
 801862a:	d10a      	bne.n	8018642 <_vfiprintf_r+0x156>
 801862c:	7863      	ldrb	r3, [r4, #1]
 801862e:	2b2a      	cmp	r3, #42	@ 0x2a
 8018630:	d132      	bne.n	8018698 <_vfiprintf_r+0x1ac>
 8018632:	9b03      	ldr	r3, [sp, #12]
 8018634:	1d1a      	adds	r2, r3, #4
 8018636:	681b      	ldr	r3, [r3, #0]
 8018638:	9203      	str	r2, [sp, #12]
 801863a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801863e:	3402      	adds	r4, #2
 8018640:	9305      	str	r3, [sp, #20]
 8018642:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8018718 <_vfiprintf_r+0x22c>
 8018646:	7821      	ldrb	r1, [r4, #0]
 8018648:	2203      	movs	r2, #3
 801864a:	4650      	mov	r0, sl
 801864c:	f7e7 fdf8 	bl	8000240 <memchr>
 8018650:	b138      	cbz	r0, 8018662 <_vfiprintf_r+0x176>
 8018652:	9b04      	ldr	r3, [sp, #16]
 8018654:	eba0 000a 	sub.w	r0, r0, sl
 8018658:	2240      	movs	r2, #64	@ 0x40
 801865a:	4082      	lsls	r2, r0
 801865c:	4313      	orrs	r3, r2
 801865e:	3401      	adds	r4, #1
 8018660:	9304      	str	r3, [sp, #16]
 8018662:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018666:	4829      	ldr	r0, [pc, #164]	@ (801870c <_vfiprintf_r+0x220>)
 8018668:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801866c:	2206      	movs	r2, #6
 801866e:	f7e7 fde7 	bl	8000240 <memchr>
 8018672:	2800      	cmp	r0, #0
 8018674:	d03f      	beq.n	80186f6 <_vfiprintf_r+0x20a>
 8018676:	4b26      	ldr	r3, [pc, #152]	@ (8018710 <_vfiprintf_r+0x224>)
 8018678:	bb1b      	cbnz	r3, 80186c2 <_vfiprintf_r+0x1d6>
 801867a:	9b03      	ldr	r3, [sp, #12]
 801867c:	3307      	adds	r3, #7
 801867e:	f023 0307 	bic.w	r3, r3, #7
 8018682:	3308      	adds	r3, #8
 8018684:	9303      	str	r3, [sp, #12]
 8018686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018688:	443b      	add	r3, r7
 801868a:	9309      	str	r3, [sp, #36]	@ 0x24
 801868c:	e76a      	b.n	8018564 <_vfiprintf_r+0x78>
 801868e:	fb0c 3202 	mla	r2, ip, r2, r3
 8018692:	460c      	mov	r4, r1
 8018694:	2001      	movs	r0, #1
 8018696:	e7a8      	b.n	80185ea <_vfiprintf_r+0xfe>
 8018698:	2300      	movs	r3, #0
 801869a:	3401      	adds	r4, #1
 801869c:	9305      	str	r3, [sp, #20]
 801869e:	4619      	mov	r1, r3
 80186a0:	f04f 0c0a 	mov.w	ip, #10
 80186a4:	4620      	mov	r0, r4
 80186a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80186aa:	3a30      	subs	r2, #48	@ 0x30
 80186ac:	2a09      	cmp	r2, #9
 80186ae:	d903      	bls.n	80186b8 <_vfiprintf_r+0x1cc>
 80186b0:	2b00      	cmp	r3, #0
 80186b2:	d0c6      	beq.n	8018642 <_vfiprintf_r+0x156>
 80186b4:	9105      	str	r1, [sp, #20]
 80186b6:	e7c4      	b.n	8018642 <_vfiprintf_r+0x156>
 80186b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80186bc:	4604      	mov	r4, r0
 80186be:	2301      	movs	r3, #1
 80186c0:	e7f0      	b.n	80186a4 <_vfiprintf_r+0x1b8>
 80186c2:	ab03      	add	r3, sp, #12
 80186c4:	9300      	str	r3, [sp, #0]
 80186c6:	462a      	mov	r2, r5
 80186c8:	4b12      	ldr	r3, [pc, #72]	@ (8018714 <_vfiprintf_r+0x228>)
 80186ca:	a904      	add	r1, sp, #16
 80186cc:	4630      	mov	r0, r6
 80186ce:	f3af 8000 	nop.w
 80186d2:	4607      	mov	r7, r0
 80186d4:	1c78      	adds	r0, r7, #1
 80186d6:	d1d6      	bne.n	8018686 <_vfiprintf_r+0x19a>
 80186d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80186da:	07d9      	lsls	r1, r3, #31
 80186dc:	d405      	bmi.n	80186ea <_vfiprintf_r+0x1fe>
 80186de:	89ab      	ldrh	r3, [r5, #12]
 80186e0:	059a      	lsls	r2, r3, #22
 80186e2:	d402      	bmi.n	80186ea <_vfiprintf_r+0x1fe>
 80186e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80186e6:	f7ff fb55 	bl	8017d94 <__retarget_lock_release_recursive>
 80186ea:	89ab      	ldrh	r3, [r5, #12]
 80186ec:	065b      	lsls	r3, r3, #25
 80186ee:	f53f af1f 	bmi.w	8018530 <_vfiprintf_r+0x44>
 80186f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80186f4:	e71e      	b.n	8018534 <_vfiprintf_r+0x48>
 80186f6:	ab03      	add	r3, sp, #12
 80186f8:	9300      	str	r3, [sp, #0]
 80186fa:	462a      	mov	r2, r5
 80186fc:	4b05      	ldr	r3, [pc, #20]	@ (8018714 <_vfiprintf_r+0x228>)
 80186fe:	a904      	add	r1, sp, #16
 8018700:	4630      	mov	r0, r6
 8018702:	f000 f879 	bl	80187f8 <_printf_i>
 8018706:	e7e4      	b.n	80186d2 <_vfiprintf_r+0x1e6>
 8018708:	0801cd16 	.word	0x0801cd16
 801870c:	0801cd20 	.word	0x0801cd20
 8018710:	00000000 	.word	0x00000000
 8018714:	080184c7 	.word	0x080184c7
 8018718:	0801cd1c 	.word	0x0801cd1c

0801871c <_printf_common>:
 801871c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018720:	4616      	mov	r6, r2
 8018722:	4698      	mov	r8, r3
 8018724:	688a      	ldr	r2, [r1, #8]
 8018726:	690b      	ldr	r3, [r1, #16]
 8018728:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801872c:	4293      	cmp	r3, r2
 801872e:	bfb8      	it	lt
 8018730:	4613      	movlt	r3, r2
 8018732:	6033      	str	r3, [r6, #0]
 8018734:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018738:	4607      	mov	r7, r0
 801873a:	460c      	mov	r4, r1
 801873c:	b10a      	cbz	r2, 8018742 <_printf_common+0x26>
 801873e:	3301      	adds	r3, #1
 8018740:	6033      	str	r3, [r6, #0]
 8018742:	6823      	ldr	r3, [r4, #0]
 8018744:	0699      	lsls	r1, r3, #26
 8018746:	bf42      	ittt	mi
 8018748:	6833      	ldrmi	r3, [r6, #0]
 801874a:	3302      	addmi	r3, #2
 801874c:	6033      	strmi	r3, [r6, #0]
 801874e:	6825      	ldr	r5, [r4, #0]
 8018750:	f015 0506 	ands.w	r5, r5, #6
 8018754:	d106      	bne.n	8018764 <_printf_common+0x48>
 8018756:	f104 0a19 	add.w	sl, r4, #25
 801875a:	68e3      	ldr	r3, [r4, #12]
 801875c:	6832      	ldr	r2, [r6, #0]
 801875e:	1a9b      	subs	r3, r3, r2
 8018760:	42ab      	cmp	r3, r5
 8018762:	dc26      	bgt.n	80187b2 <_printf_common+0x96>
 8018764:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018768:	6822      	ldr	r2, [r4, #0]
 801876a:	3b00      	subs	r3, #0
 801876c:	bf18      	it	ne
 801876e:	2301      	movne	r3, #1
 8018770:	0692      	lsls	r2, r2, #26
 8018772:	d42b      	bmi.n	80187cc <_printf_common+0xb0>
 8018774:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018778:	4641      	mov	r1, r8
 801877a:	4638      	mov	r0, r7
 801877c:	47c8      	blx	r9
 801877e:	3001      	adds	r0, #1
 8018780:	d01e      	beq.n	80187c0 <_printf_common+0xa4>
 8018782:	6823      	ldr	r3, [r4, #0]
 8018784:	6922      	ldr	r2, [r4, #16]
 8018786:	f003 0306 	and.w	r3, r3, #6
 801878a:	2b04      	cmp	r3, #4
 801878c:	bf02      	ittt	eq
 801878e:	68e5      	ldreq	r5, [r4, #12]
 8018790:	6833      	ldreq	r3, [r6, #0]
 8018792:	1aed      	subeq	r5, r5, r3
 8018794:	68a3      	ldr	r3, [r4, #8]
 8018796:	bf0c      	ite	eq
 8018798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801879c:	2500      	movne	r5, #0
 801879e:	4293      	cmp	r3, r2
 80187a0:	bfc4      	itt	gt
 80187a2:	1a9b      	subgt	r3, r3, r2
 80187a4:	18ed      	addgt	r5, r5, r3
 80187a6:	2600      	movs	r6, #0
 80187a8:	341a      	adds	r4, #26
 80187aa:	42b5      	cmp	r5, r6
 80187ac:	d11a      	bne.n	80187e4 <_printf_common+0xc8>
 80187ae:	2000      	movs	r0, #0
 80187b0:	e008      	b.n	80187c4 <_printf_common+0xa8>
 80187b2:	2301      	movs	r3, #1
 80187b4:	4652      	mov	r2, sl
 80187b6:	4641      	mov	r1, r8
 80187b8:	4638      	mov	r0, r7
 80187ba:	47c8      	blx	r9
 80187bc:	3001      	adds	r0, #1
 80187be:	d103      	bne.n	80187c8 <_printf_common+0xac>
 80187c0:	f04f 30ff 	mov.w	r0, #4294967295
 80187c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80187c8:	3501      	adds	r5, #1
 80187ca:	e7c6      	b.n	801875a <_printf_common+0x3e>
 80187cc:	18e1      	adds	r1, r4, r3
 80187ce:	1c5a      	adds	r2, r3, #1
 80187d0:	2030      	movs	r0, #48	@ 0x30
 80187d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80187d6:	4422      	add	r2, r4
 80187d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80187dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80187e0:	3302      	adds	r3, #2
 80187e2:	e7c7      	b.n	8018774 <_printf_common+0x58>
 80187e4:	2301      	movs	r3, #1
 80187e6:	4622      	mov	r2, r4
 80187e8:	4641      	mov	r1, r8
 80187ea:	4638      	mov	r0, r7
 80187ec:	47c8      	blx	r9
 80187ee:	3001      	adds	r0, #1
 80187f0:	d0e6      	beq.n	80187c0 <_printf_common+0xa4>
 80187f2:	3601      	adds	r6, #1
 80187f4:	e7d9      	b.n	80187aa <_printf_common+0x8e>
	...

080187f8 <_printf_i>:
 80187f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80187fc:	7e0f      	ldrb	r7, [r1, #24]
 80187fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018800:	2f78      	cmp	r7, #120	@ 0x78
 8018802:	4691      	mov	r9, r2
 8018804:	4680      	mov	r8, r0
 8018806:	460c      	mov	r4, r1
 8018808:	469a      	mov	sl, r3
 801880a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801880e:	d807      	bhi.n	8018820 <_printf_i+0x28>
 8018810:	2f62      	cmp	r7, #98	@ 0x62
 8018812:	d80a      	bhi.n	801882a <_printf_i+0x32>
 8018814:	2f00      	cmp	r7, #0
 8018816:	f000 80d1 	beq.w	80189bc <_printf_i+0x1c4>
 801881a:	2f58      	cmp	r7, #88	@ 0x58
 801881c:	f000 80b8 	beq.w	8018990 <_printf_i+0x198>
 8018820:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018824:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018828:	e03a      	b.n	80188a0 <_printf_i+0xa8>
 801882a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801882e:	2b15      	cmp	r3, #21
 8018830:	d8f6      	bhi.n	8018820 <_printf_i+0x28>
 8018832:	a101      	add	r1, pc, #4	@ (adr r1, 8018838 <_printf_i+0x40>)
 8018834:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018838:	08018891 	.word	0x08018891
 801883c:	080188a5 	.word	0x080188a5
 8018840:	08018821 	.word	0x08018821
 8018844:	08018821 	.word	0x08018821
 8018848:	08018821 	.word	0x08018821
 801884c:	08018821 	.word	0x08018821
 8018850:	080188a5 	.word	0x080188a5
 8018854:	08018821 	.word	0x08018821
 8018858:	08018821 	.word	0x08018821
 801885c:	08018821 	.word	0x08018821
 8018860:	08018821 	.word	0x08018821
 8018864:	080189a3 	.word	0x080189a3
 8018868:	080188cf 	.word	0x080188cf
 801886c:	0801895d 	.word	0x0801895d
 8018870:	08018821 	.word	0x08018821
 8018874:	08018821 	.word	0x08018821
 8018878:	080189c5 	.word	0x080189c5
 801887c:	08018821 	.word	0x08018821
 8018880:	080188cf 	.word	0x080188cf
 8018884:	08018821 	.word	0x08018821
 8018888:	08018821 	.word	0x08018821
 801888c:	08018965 	.word	0x08018965
 8018890:	6833      	ldr	r3, [r6, #0]
 8018892:	1d1a      	adds	r2, r3, #4
 8018894:	681b      	ldr	r3, [r3, #0]
 8018896:	6032      	str	r2, [r6, #0]
 8018898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801889c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80188a0:	2301      	movs	r3, #1
 80188a2:	e09c      	b.n	80189de <_printf_i+0x1e6>
 80188a4:	6833      	ldr	r3, [r6, #0]
 80188a6:	6820      	ldr	r0, [r4, #0]
 80188a8:	1d19      	adds	r1, r3, #4
 80188aa:	6031      	str	r1, [r6, #0]
 80188ac:	0606      	lsls	r6, r0, #24
 80188ae:	d501      	bpl.n	80188b4 <_printf_i+0xbc>
 80188b0:	681d      	ldr	r5, [r3, #0]
 80188b2:	e003      	b.n	80188bc <_printf_i+0xc4>
 80188b4:	0645      	lsls	r5, r0, #25
 80188b6:	d5fb      	bpl.n	80188b0 <_printf_i+0xb8>
 80188b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80188bc:	2d00      	cmp	r5, #0
 80188be:	da03      	bge.n	80188c8 <_printf_i+0xd0>
 80188c0:	232d      	movs	r3, #45	@ 0x2d
 80188c2:	426d      	negs	r5, r5
 80188c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80188c8:	4858      	ldr	r0, [pc, #352]	@ (8018a2c <_printf_i+0x234>)
 80188ca:	230a      	movs	r3, #10
 80188cc:	e011      	b.n	80188f2 <_printf_i+0xfa>
 80188ce:	6821      	ldr	r1, [r4, #0]
 80188d0:	6833      	ldr	r3, [r6, #0]
 80188d2:	0608      	lsls	r0, r1, #24
 80188d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80188d8:	d402      	bmi.n	80188e0 <_printf_i+0xe8>
 80188da:	0649      	lsls	r1, r1, #25
 80188dc:	bf48      	it	mi
 80188de:	b2ad      	uxthmi	r5, r5
 80188e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80188e2:	4852      	ldr	r0, [pc, #328]	@ (8018a2c <_printf_i+0x234>)
 80188e4:	6033      	str	r3, [r6, #0]
 80188e6:	bf14      	ite	ne
 80188e8:	230a      	movne	r3, #10
 80188ea:	2308      	moveq	r3, #8
 80188ec:	2100      	movs	r1, #0
 80188ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80188f2:	6866      	ldr	r6, [r4, #4]
 80188f4:	60a6      	str	r6, [r4, #8]
 80188f6:	2e00      	cmp	r6, #0
 80188f8:	db05      	blt.n	8018906 <_printf_i+0x10e>
 80188fa:	6821      	ldr	r1, [r4, #0]
 80188fc:	432e      	orrs	r6, r5
 80188fe:	f021 0104 	bic.w	r1, r1, #4
 8018902:	6021      	str	r1, [r4, #0]
 8018904:	d04b      	beq.n	801899e <_printf_i+0x1a6>
 8018906:	4616      	mov	r6, r2
 8018908:	fbb5 f1f3 	udiv	r1, r5, r3
 801890c:	fb03 5711 	mls	r7, r3, r1, r5
 8018910:	5dc7      	ldrb	r7, [r0, r7]
 8018912:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018916:	462f      	mov	r7, r5
 8018918:	42bb      	cmp	r3, r7
 801891a:	460d      	mov	r5, r1
 801891c:	d9f4      	bls.n	8018908 <_printf_i+0x110>
 801891e:	2b08      	cmp	r3, #8
 8018920:	d10b      	bne.n	801893a <_printf_i+0x142>
 8018922:	6823      	ldr	r3, [r4, #0]
 8018924:	07df      	lsls	r7, r3, #31
 8018926:	d508      	bpl.n	801893a <_printf_i+0x142>
 8018928:	6923      	ldr	r3, [r4, #16]
 801892a:	6861      	ldr	r1, [r4, #4]
 801892c:	4299      	cmp	r1, r3
 801892e:	bfde      	ittt	le
 8018930:	2330      	movle	r3, #48	@ 0x30
 8018932:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018936:	f106 36ff 	addle.w	r6, r6, #4294967295
 801893a:	1b92      	subs	r2, r2, r6
 801893c:	6122      	str	r2, [r4, #16]
 801893e:	f8cd a000 	str.w	sl, [sp]
 8018942:	464b      	mov	r3, r9
 8018944:	aa03      	add	r2, sp, #12
 8018946:	4621      	mov	r1, r4
 8018948:	4640      	mov	r0, r8
 801894a:	f7ff fee7 	bl	801871c <_printf_common>
 801894e:	3001      	adds	r0, #1
 8018950:	d14a      	bne.n	80189e8 <_printf_i+0x1f0>
 8018952:	f04f 30ff 	mov.w	r0, #4294967295
 8018956:	b004      	add	sp, #16
 8018958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801895c:	6823      	ldr	r3, [r4, #0]
 801895e:	f043 0320 	orr.w	r3, r3, #32
 8018962:	6023      	str	r3, [r4, #0]
 8018964:	4832      	ldr	r0, [pc, #200]	@ (8018a30 <_printf_i+0x238>)
 8018966:	2778      	movs	r7, #120	@ 0x78
 8018968:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801896c:	6823      	ldr	r3, [r4, #0]
 801896e:	6831      	ldr	r1, [r6, #0]
 8018970:	061f      	lsls	r7, r3, #24
 8018972:	f851 5b04 	ldr.w	r5, [r1], #4
 8018976:	d402      	bmi.n	801897e <_printf_i+0x186>
 8018978:	065f      	lsls	r7, r3, #25
 801897a:	bf48      	it	mi
 801897c:	b2ad      	uxthmi	r5, r5
 801897e:	6031      	str	r1, [r6, #0]
 8018980:	07d9      	lsls	r1, r3, #31
 8018982:	bf44      	itt	mi
 8018984:	f043 0320 	orrmi.w	r3, r3, #32
 8018988:	6023      	strmi	r3, [r4, #0]
 801898a:	b11d      	cbz	r5, 8018994 <_printf_i+0x19c>
 801898c:	2310      	movs	r3, #16
 801898e:	e7ad      	b.n	80188ec <_printf_i+0xf4>
 8018990:	4826      	ldr	r0, [pc, #152]	@ (8018a2c <_printf_i+0x234>)
 8018992:	e7e9      	b.n	8018968 <_printf_i+0x170>
 8018994:	6823      	ldr	r3, [r4, #0]
 8018996:	f023 0320 	bic.w	r3, r3, #32
 801899a:	6023      	str	r3, [r4, #0]
 801899c:	e7f6      	b.n	801898c <_printf_i+0x194>
 801899e:	4616      	mov	r6, r2
 80189a0:	e7bd      	b.n	801891e <_printf_i+0x126>
 80189a2:	6833      	ldr	r3, [r6, #0]
 80189a4:	6825      	ldr	r5, [r4, #0]
 80189a6:	6961      	ldr	r1, [r4, #20]
 80189a8:	1d18      	adds	r0, r3, #4
 80189aa:	6030      	str	r0, [r6, #0]
 80189ac:	062e      	lsls	r6, r5, #24
 80189ae:	681b      	ldr	r3, [r3, #0]
 80189b0:	d501      	bpl.n	80189b6 <_printf_i+0x1be>
 80189b2:	6019      	str	r1, [r3, #0]
 80189b4:	e002      	b.n	80189bc <_printf_i+0x1c4>
 80189b6:	0668      	lsls	r0, r5, #25
 80189b8:	d5fb      	bpl.n	80189b2 <_printf_i+0x1ba>
 80189ba:	8019      	strh	r1, [r3, #0]
 80189bc:	2300      	movs	r3, #0
 80189be:	6123      	str	r3, [r4, #16]
 80189c0:	4616      	mov	r6, r2
 80189c2:	e7bc      	b.n	801893e <_printf_i+0x146>
 80189c4:	6833      	ldr	r3, [r6, #0]
 80189c6:	1d1a      	adds	r2, r3, #4
 80189c8:	6032      	str	r2, [r6, #0]
 80189ca:	681e      	ldr	r6, [r3, #0]
 80189cc:	6862      	ldr	r2, [r4, #4]
 80189ce:	2100      	movs	r1, #0
 80189d0:	4630      	mov	r0, r6
 80189d2:	f7e7 fc35 	bl	8000240 <memchr>
 80189d6:	b108      	cbz	r0, 80189dc <_printf_i+0x1e4>
 80189d8:	1b80      	subs	r0, r0, r6
 80189da:	6060      	str	r0, [r4, #4]
 80189dc:	6863      	ldr	r3, [r4, #4]
 80189de:	6123      	str	r3, [r4, #16]
 80189e0:	2300      	movs	r3, #0
 80189e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80189e6:	e7aa      	b.n	801893e <_printf_i+0x146>
 80189e8:	6923      	ldr	r3, [r4, #16]
 80189ea:	4632      	mov	r2, r6
 80189ec:	4649      	mov	r1, r9
 80189ee:	4640      	mov	r0, r8
 80189f0:	47d0      	blx	sl
 80189f2:	3001      	adds	r0, #1
 80189f4:	d0ad      	beq.n	8018952 <_printf_i+0x15a>
 80189f6:	6823      	ldr	r3, [r4, #0]
 80189f8:	079b      	lsls	r3, r3, #30
 80189fa:	d413      	bmi.n	8018a24 <_printf_i+0x22c>
 80189fc:	68e0      	ldr	r0, [r4, #12]
 80189fe:	9b03      	ldr	r3, [sp, #12]
 8018a00:	4298      	cmp	r0, r3
 8018a02:	bfb8      	it	lt
 8018a04:	4618      	movlt	r0, r3
 8018a06:	e7a6      	b.n	8018956 <_printf_i+0x15e>
 8018a08:	2301      	movs	r3, #1
 8018a0a:	4632      	mov	r2, r6
 8018a0c:	4649      	mov	r1, r9
 8018a0e:	4640      	mov	r0, r8
 8018a10:	47d0      	blx	sl
 8018a12:	3001      	adds	r0, #1
 8018a14:	d09d      	beq.n	8018952 <_printf_i+0x15a>
 8018a16:	3501      	adds	r5, #1
 8018a18:	68e3      	ldr	r3, [r4, #12]
 8018a1a:	9903      	ldr	r1, [sp, #12]
 8018a1c:	1a5b      	subs	r3, r3, r1
 8018a1e:	42ab      	cmp	r3, r5
 8018a20:	dcf2      	bgt.n	8018a08 <_printf_i+0x210>
 8018a22:	e7eb      	b.n	80189fc <_printf_i+0x204>
 8018a24:	2500      	movs	r5, #0
 8018a26:	f104 0619 	add.w	r6, r4, #25
 8018a2a:	e7f5      	b.n	8018a18 <_printf_i+0x220>
 8018a2c:	0801cd27 	.word	0x0801cd27
 8018a30:	0801cd38 	.word	0x0801cd38

08018a34 <_scanf_chars>:
 8018a34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018a38:	4615      	mov	r5, r2
 8018a3a:	688a      	ldr	r2, [r1, #8]
 8018a3c:	4680      	mov	r8, r0
 8018a3e:	460c      	mov	r4, r1
 8018a40:	b932      	cbnz	r2, 8018a50 <_scanf_chars+0x1c>
 8018a42:	698a      	ldr	r2, [r1, #24]
 8018a44:	2a00      	cmp	r2, #0
 8018a46:	bf14      	ite	ne
 8018a48:	f04f 32ff 	movne.w	r2, #4294967295
 8018a4c:	2201      	moveq	r2, #1
 8018a4e:	608a      	str	r2, [r1, #8]
 8018a50:	6822      	ldr	r2, [r4, #0]
 8018a52:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8018ae4 <_scanf_chars+0xb0>
 8018a56:	06d1      	lsls	r1, r2, #27
 8018a58:	bf5f      	itttt	pl
 8018a5a:	681a      	ldrpl	r2, [r3, #0]
 8018a5c:	1d11      	addpl	r1, r2, #4
 8018a5e:	6019      	strpl	r1, [r3, #0]
 8018a60:	6816      	ldrpl	r6, [r2, #0]
 8018a62:	2700      	movs	r7, #0
 8018a64:	69a0      	ldr	r0, [r4, #24]
 8018a66:	b188      	cbz	r0, 8018a8c <_scanf_chars+0x58>
 8018a68:	2801      	cmp	r0, #1
 8018a6a:	d107      	bne.n	8018a7c <_scanf_chars+0x48>
 8018a6c:	682b      	ldr	r3, [r5, #0]
 8018a6e:	781a      	ldrb	r2, [r3, #0]
 8018a70:	6963      	ldr	r3, [r4, #20]
 8018a72:	5c9b      	ldrb	r3, [r3, r2]
 8018a74:	b953      	cbnz	r3, 8018a8c <_scanf_chars+0x58>
 8018a76:	2f00      	cmp	r7, #0
 8018a78:	d031      	beq.n	8018ade <_scanf_chars+0xaa>
 8018a7a:	e022      	b.n	8018ac2 <_scanf_chars+0x8e>
 8018a7c:	2802      	cmp	r0, #2
 8018a7e:	d120      	bne.n	8018ac2 <_scanf_chars+0x8e>
 8018a80:	682b      	ldr	r3, [r5, #0]
 8018a82:	781b      	ldrb	r3, [r3, #0]
 8018a84:	f819 3003 	ldrb.w	r3, [r9, r3]
 8018a88:	071b      	lsls	r3, r3, #28
 8018a8a:	d41a      	bmi.n	8018ac2 <_scanf_chars+0x8e>
 8018a8c:	6823      	ldr	r3, [r4, #0]
 8018a8e:	06da      	lsls	r2, r3, #27
 8018a90:	bf5e      	ittt	pl
 8018a92:	682b      	ldrpl	r3, [r5, #0]
 8018a94:	781b      	ldrbpl	r3, [r3, #0]
 8018a96:	f806 3b01 	strbpl.w	r3, [r6], #1
 8018a9a:	682a      	ldr	r2, [r5, #0]
 8018a9c:	686b      	ldr	r3, [r5, #4]
 8018a9e:	3201      	adds	r2, #1
 8018aa0:	602a      	str	r2, [r5, #0]
 8018aa2:	68a2      	ldr	r2, [r4, #8]
 8018aa4:	3b01      	subs	r3, #1
 8018aa6:	3a01      	subs	r2, #1
 8018aa8:	606b      	str	r3, [r5, #4]
 8018aaa:	3701      	adds	r7, #1
 8018aac:	60a2      	str	r2, [r4, #8]
 8018aae:	b142      	cbz	r2, 8018ac2 <_scanf_chars+0x8e>
 8018ab0:	2b00      	cmp	r3, #0
 8018ab2:	dcd7      	bgt.n	8018a64 <_scanf_chars+0x30>
 8018ab4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8018ab8:	4629      	mov	r1, r5
 8018aba:	4640      	mov	r0, r8
 8018abc:	4798      	blx	r3
 8018abe:	2800      	cmp	r0, #0
 8018ac0:	d0d0      	beq.n	8018a64 <_scanf_chars+0x30>
 8018ac2:	6823      	ldr	r3, [r4, #0]
 8018ac4:	f013 0310 	ands.w	r3, r3, #16
 8018ac8:	d105      	bne.n	8018ad6 <_scanf_chars+0xa2>
 8018aca:	68e2      	ldr	r2, [r4, #12]
 8018acc:	3201      	adds	r2, #1
 8018ace:	60e2      	str	r2, [r4, #12]
 8018ad0:	69a2      	ldr	r2, [r4, #24]
 8018ad2:	b102      	cbz	r2, 8018ad6 <_scanf_chars+0xa2>
 8018ad4:	7033      	strb	r3, [r6, #0]
 8018ad6:	6923      	ldr	r3, [r4, #16]
 8018ad8:	443b      	add	r3, r7
 8018ada:	6123      	str	r3, [r4, #16]
 8018adc:	2000      	movs	r0, #0
 8018ade:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018ae2:	bf00      	nop
 8018ae4:	0801cd65 	.word	0x0801cd65

08018ae8 <_scanf_i>:
 8018ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018aec:	4698      	mov	r8, r3
 8018aee:	4b74      	ldr	r3, [pc, #464]	@ (8018cc0 <_scanf_i+0x1d8>)
 8018af0:	460c      	mov	r4, r1
 8018af2:	4682      	mov	sl, r0
 8018af4:	4616      	mov	r6, r2
 8018af6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8018afa:	b087      	sub	sp, #28
 8018afc:	ab03      	add	r3, sp, #12
 8018afe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018b02:	4b70      	ldr	r3, [pc, #448]	@ (8018cc4 <_scanf_i+0x1dc>)
 8018b04:	69a1      	ldr	r1, [r4, #24]
 8018b06:	4a70      	ldr	r2, [pc, #448]	@ (8018cc8 <_scanf_i+0x1e0>)
 8018b08:	2903      	cmp	r1, #3
 8018b0a:	bf08      	it	eq
 8018b0c:	461a      	moveq	r2, r3
 8018b0e:	68a3      	ldr	r3, [r4, #8]
 8018b10:	9201      	str	r2, [sp, #4]
 8018b12:	1e5a      	subs	r2, r3, #1
 8018b14:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8018b18:	bf88      	it	hi
 8018b1a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8018b1e:	4627      	mov	r7, r4
 8018b20:	bf82      	ittt	hi
 8018b22:	eb03 0905 	addhi.w	r9, r3, r5
 8018b26:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8018b2a:	60a3      	strhi	r3, [r4, #8]
 8018b2c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8018b30:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8018b34:	bf98      	it	ls
 8018b36:	f04f 0900 	movls.w	r9, #0
 8018b3a:	6023      	str	r3, [r4, #0]
 8018b3c:	463d      	mov	r5, r7
 8018b3e:	f04f 0b00 	mov.w	fp, #0
 8018b42:	6831      	ldr	r1, [r6, #0]
 8018b44:	ab03      	add	r3, sp, #12
 8018b46:	7809      	ldrb	r1, [r1, #0]
 8018b48:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8018b4c:	2202      	movs	r2, #2
 8018b4e:	f7e7 fb77 	bl	8000240 <memchr>
 8018b52:	b328      	cbz	r0, 8018ba0 <_scanf_i+0xb8>
 8018b54:	f1bb 0f01 	cmp.w	fp, #1
 8018b58:	d159      	bne.n	8018c0e <_scanf_i+0x126>
 8018b5a:	6862      	ldr	r2, [r4, #4]
 8018b5c:	b92a      	cbnz	r2, 8018b6a <_scanf_i+0x82>
 8018b5e:	6822      	ldr	r2, [r4, #0]
 8018b60:	2108      	movs	r1, #8
 8018b62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8018b66:	6061      	str	r1, [r4, #4]
 8018b68:	6022      	str	r2, [r4, #0]
 8018b6a:	6822      	ldr	r2, [r4, #0]
 8018b6c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8018b70:	6022      	str	r2, [r4, #0]
 8018b72:	68a2      	ldr	r2, [r4, #8]
 8018b74:	1e51      	subs	r1, r2, #1
 8018b76:	60a1      	str	r1, [r4, #8]
 8018b78:	b192      	cbz	r2, 8018ba0 <_scanf_i+0xb8>
 8018b7a:	6832      	ldr	r2, [r6, #0]
 8018b7c:	1c51      	adds	r1, r2, #1
 8018b7e:	6031      	str	r1, [r6, #0]
 8018b80:	7812      	ldrb	r2, [r2, #0]
 8018b82:	f805 2b01 	strb.w	r2, [r5], #1
 8018b86:	6872      	ldr	r2, [r6, #4]
 8018b88:	3a01      	subs	r2, #1
 8018b8a:	2a00      	cmp	r2, #0
 8018b8c:	6072      	str	r2, [r6, #4]
 8018b8e:	dc07      	bgt.n	8018ba0 <_scanf_i+0xb8>
 8018b90:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8018b94:	4631      	mov	r1, r6
 8018b96:	4650      	mov	r0, sl
 8018b98:	4790      	blx	r2
 8018b9a:	2800      	cmp	r0, #0
 8018b9c:	f040 8085 	bne.w	8018caa <_scanf_i+0x1c2>
 8018ba0:	f10b 0b01 	add.w	fp, fp, #1
 8018ba4:	f1bb 0f03 	cmp.w	fp, #3
 8018ba8:	d1cb      	bne.n	8018b42 <_scanf_i+0x5a>
 8018baa:	6863      	ldr	r3, [r4, #4]
 8018bac:	b90b      	cbnz	r3, 8018bb2 <_scanf_i+0xca>
 8018bae:	230a      	movs	r3, #10
 8018bb0:	6063      	str	r3, [r4, #4]
 8018bb2:	6863      	ldr	r3, [r4, #4]
 8018bb4:	4945      	ldr	r1, [pc, #276]	@ (8018ccc <_scanf_i+0x1e4>)
 8018bb6:	6960      	ldr	r0, [r4, #20]
 8018bb8:	1ac9      	subs	r1, r1, r3
 8018bba:	f000 f935 	bl	8018e28 <__sccl>
 8018bbe:	f04f 0b00 	mov.w	fp, #0
 8018bc2:	68a3      	ldr	r3, [r4, #8]
 8018bc4:	6822      	ldr	r2, [r4, #0]
 8018bc6:	2b00      	cmp	r3, #0
 8018bc8:	d03d      	beq.n	8018c46 <_scanf_i+0x15e>
 8018bca:	6831      	ldr	r1, [r6, #0]
 8018bcc:	6960      	ldr	r0, [r4, #20]
 8018bce:	f891 c000 	ldrb.w	ip, [r1]
 8018bd2:	f810 000c 	ldrb.w	r0, [r0, ip]
 8018bd6:	2800      	cmp	r0, #0
 8018bd8:	d035      	beq.n	8018c46 <_scanf_i+0x15e>
 8018bda:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8018bde:	d124      	bne.n	8018c2a <_scanf_i+0x142>
 8018be0:	0510      	lsls	r0, r2, #20
 8018be2:	d522      	bpl.n	8018c2a <_scanf_i+0x142>
 8018be4:	f10b 0b01 	add.w	fp, fp, #1
 8018be8:	f1b9 0f00 	cmp.w	r9, #0
 8018bec:	d003      	beq.n	8018bf6 <_scanf_i+0x10e>
 8018bee:	3301      	adds	r3, #1
 8018bf0:	f109 39ff 	add.w	r9, r9, #4294967295
 8018bf4:	60a3      	str	r3, [r4, #8]
 8018bf6:	6873      	ldr	r3, [r6, #4]
 8018bf8:	3b01      	subs	r3, #1
 8018bfa:	2b00      	cmp	r3, #0
 8018bfc:	6073      	str	r3, [r6, #4]
 8018bfe:	dd1b      	ble.n	8018c38 <_scanf_i+0x150>
 8018c00:	6833      	ldr	r3, [r6, #0]
 8018c02:	3301      	adds	r3, #1
 8018c04:	6033      	str	r3, [r6, #0]
 8018c06:	68a3      	ldr	r3, [r4, #8]
 8018c08:	3b01      	subs	r3, #1
 8018c0a:	60a3      	str	r3, [r4, #8]
 8018c0c:	e7d9      	b.n	8018bc2 <_scanf_i+0xda>
 8018c0e:	f1bb 0f02 	cmp.w	fp, #2
 8018c12:	d1ae      	bne.n	8018b72 <_scanf_i+0x8a>
 8018c14:	6822      	ldr	r2, [r4, #0]
 8018c16:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8018c1a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8018c1e:	d1c4      	bne.n	8018baa <_scanf_i+0xc2>
 8018c20:	2110      	movs	r1, #16
 8018c22:	6061      	str	r1, [r4, #4]
 8018c24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8018c28:	e7a2      	b.n	8018b70 <_scanf_i+0x88>
 8018c2a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8018c2e:	6022      	str	r2, [r4, #0]
 8018c30:	780b      	ldrb	r3, [r1, #0]
 8018c32:	f805 3b01 	strb.w	r3, [r5], #1
 8018c36:	e7de      	b.n	8018bf6 <_scanf_i+0x10e>
 8018c38:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8018c3c:	4631      	mov	r1, r6
 8018c3e:	4650      	mov	r0, sl
 8018c40:	4798      	blx	r3
 8018c42:	2800      	cmp	r0, #0
 8018c44:	d0df      	beq.n	8018c06 <_scanf_i+0x11e>
 8018c46:	6823      	ldr	r3, [r4, #0]
 8018c48:	05d9      	lsls	r1, r3, #23
 8018c4a:	d50d      	bpl.n	8018c68 <_scanf_i+0x180>
 8018c4c:	42bd      	cmp	r5, r7
 8018c4e:	d909      	bls.n	8018c64 <_scanf_i+0x17c>
 8018c50:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8018c54:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018c58:	4632      	mov	r2, r6
 8018c5a:	4650      	mov	r0, sl
 8018c5c:	4798      	blx	r3
 8018c5e:	f105 39ff 	add.w	r9, r5, #4294967295
 8018c62:	464d      	mov	r5, r9
 8018c64:	42bd      	cmp	r5, r7
 8018c66:	d028      	beq.n	8018cba <_scanf_i+0x1d2>
 8018c68:	6822      	ldr	r2, [r4, #0]
 8018c6a:	f012 0210 	ands.w	r2, r2, #16
 8018c6e:	d113      	bne.n	8018c98 <_scanf_i+0x1b0>
 8018c70:	702a      	strb	r2, [r5, #0]
 8018c72:	6863      	ldr	r3, [r4, #4]
 8018c74:	9e01      	ldr	r6, [sp, #4]
 8018c76:	4639      	mov	r1, r7
 8018c78:	4650      	mov	r0, sl
 8018c7a:	47b0      	blx	r6
 8018c7c:	f8d8 3000 	ldr.w	r3, [r8]
 8018c80:	6821      	ldr	r1, [r4, #0]
 8018c82:	1d1a      	adds	r2, r3, #4
 8018c84:	f8c8 2000 	str.w	r2, [r8]
 8018c88:	f011 0f20 	tst.w	r1, #32
 8018c8c:	681b      	ldr	r3, [r3, #0]
 8018c8e:	d00f      	beq.n	8018cb0 <_scanf_i+0x1c8>
 8018c90:	6018      	str	r0, [r3, #0]
 8018c92:	68e3      	ldr	r3, [r4, #12]
 8018c94:	3301      	adds	r3, #1
 8018c96:	60e3      	str	r3, [r4, #12]
 8018c98:	6923      	ldr	r3, [r4, #16]
 8018c9a:	1bed      	subs	r5, r5, r7
 8018c9c:	445d      	add	r5, fp
 8018c9e:	442b      	add	r3, r5
 8018ca0:	6123      	str	r3, [r4, #16]
 8018ca2:	2000      	movs	r0, #0
 8018ca4:	b007      	add	sp, #28
 8018ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018caa:	f04f 0b00 	mov.w	fp, #0
 8018cae:	e7ca      	b.n	8018c46 <_scanf_i+0x15e>
 8018cb0:	07ca      	lsls	r2, r1, #31
 8018cb2:	bf4c      	ite	mi
 8018cb4:	8018      	strhmi	r0, [r3, #0]
 8018cb6:	6018      	strpl	r0, [r3, #0]
 8018cb8:	e7eb      	b.n	8018c92 <_scanf_i+0x1aa>
 8018cba:	2001      	movs	r0, #1
 8018cbc:	e7f2      	b.n	8018ca4 <_scanf_i+0x1bc>
 8018cbe:	bf00      	nop
 8018cc0:	0801cc38 	.word	0x0801cc38
 8018cc4:	080191bd 	.word	0x080191bd
 8018cc8:	0801929d 	.word	0x0801929d
 8018ccc:	0801cd59 	.word	0x0801cd59

08018cd0 <__sflush_r>:
 8018cd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018cd8:	0716      	lsls	r6, r2, #28
 8018cda:	4605      	mov	r5, r0
 8018cdc:	460c      	mov	r4, r1
 8018cde:	d454      	bmi.n	8018d8a <__sflush_r+0xba>
 8018ce0:	684b      	ldr	r3, [r1, #4]
 8018ce2:	2b00      	cmp	r3, #0
 8018ce4:	dc02      	bgt.n	8018cec <__sflush_r+0x1c>
 8018ce6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8018ce8:	2b00      	cmp	r3, #0
 8018cea:	dd48      	ble.n	8018d7e <__sflush_r+0xae>
 8018cec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8018cee:	2e00      	cmp	r6, #0
 8018cf0:	d045      	beq.n	8018d7e <__sflush_r+0xae>
 8018cf2:	2300      	movs	r3, #0
 8018cf4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8018cf8:	682f      	ldr	r7, [r5, #0]
 8018cfa:	6a21      	ldr	r1, [r4, #32]
 8018cfc:	602b      	str	r3, [r5, #0]
 8018cfe:	d030      	beq.n	8018d62 <__sflush_r+0x92>
 8018d00:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8018d02:	89a3      	ldrh	r3, [r4, #12]
 8018d04:	0759      	lsls	r1, r3, #29
 8018d06:	d505      	bpl.n	8018d14 <__sflush_r+0x44>
 8018d08:	6863      	ldr	r3, [r4, #4]
 8018d0a:	1ad2      	subs	r2, r2, r3
 8018d0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018d0e:	b10b      	cbz	r3, 8018d14 <__sflush_r+0x44>
 8018d10:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8018d12:	1ad2      	subs	r2, r2, r3
 8018d14:	2300      	movs	r3, #0
 8018d16:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8018d18:	6a21      	ldr	r1, [r4, #32]
 8018d1a:	4628      	mov	r0, r5
 8018d1c:	47b0      	blx	r6
 8018d1e:	1c43      	adds	r3, r0, #1
 8018d20:	89a3      	ldrh	r3, [r4, #12]
 8018d22:	d106      	bne.n	8018d32 <__sflush_r+0x62>
 8018d24:	6829      	ldr	r1, [r5, #0]
 8018d26:	291d      	cmp	r1, #29
 8018d28:	d82b      	bhi.n	8018d82 <__sflush_r+0xb2>
 8018d2a:	4a2a      	ldr	r2, [pc, #168]	@ (8018dd4 <__sflush_r+0x104>)
 8018d2c:	40ca      	lsrs	r2, r1
 8018d2e:	07d6      	lsls	r6, r2, #31
 8018d30:	d527      	bpl.n	8018d82 <__sflush_r+0xb2>
 8018d32:	2200      	movs	r2, #0
 8018d34:	6062      	str	r2, [r4, #4]
 8018d36:	04d9      	lsls	r1, r3, #19
 8018d38:	6922      	ldr	r2, [r4, #16]
 8018d3a:	6022      	str	r2, [r4, #0]
 8018d3c:	d504      	bpl.n	8018d48 <__sflush_r+0x78>
 8018d3e:	1c42      	adds	r2, r0, #1
 8018d40:	d101      	bne.n	8018d46 <__sflush_r+0x76>
 8018d42:	682b      	ldr	r3, [r5, #0]
 8018d44:	b903      	cbnz	r3, 8018d48 <__sflush_r+0x78>
 8018d46:	6560      	str	r0, [r4, #84]	@ 0x54
 8018d48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018d4a:	602f      	str	r7, [r5, #0]
 8018d4c:	b1b9      	cbz	r1, 8018d7e <__sflush_r+0xae>
 8018d4e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018d52:	4299      	cmp	r1, r3
 8018d54:	d002      	beq.n	8018d5c <__sflush_r+0x8c>
 8018d56:	4628      	mov	r0, r5
 8018d58:	f7ff f82c 	bl	8017db4 <_free_r>
 8018d5c:	2300      	movs	r3, #0
 8018d5e:	6363      	str	r3, [r4, #52]	@ 0x34
 8018d60:	e00d      	b.n	8018d7e <__sflush_r+0xae>
 8018d62:	2301      	movs	r3, #1
 8018d64:	4628      	mov	r0, r5
 8018d66:	47b0      	blx	r6
 8018d68:	4602      	mov	r2, r0
 8018d6a:	1c50      	adds	r0, r2, #1
 8018d6c:	d1c9      	bne.n	8018d02 <__sflush_r+0x32>
 8018d6e:	682b      	ldr	r3, [r5, #0]
 8018d70:	2b00      	cmp	r3, #0
 8018d72:	d0c6      	beq.n	8018d02 <__sflush_r+0x32>
 8018d74:	2b1d      	cmp	r3, #29
 8018d76:	d001      	beq.n	8018d7c <__sflush_r+0xac>
 8018d78:	2b16      	cmp	r3, #22
 8018d7a:	d11e      	bne.n	8018dba <__sflush_r+0xea>
 8018d7c:	602f      	str	r7, [r5, #0]
 8018d7e:	2000      	movs	r0, #0
 8018d80:	e022      	b.n	8018dc8 <__sflush_r+0xf8>
 8018d82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018d86:	b21b      	sxth	r3, r3
 8018d88:	e01b      	b.n	8018dc2 <__sflush_r+0xf2>
 8018d8a:	690f      	ldr	r7, [r1, #16]
 8018d8c:	2f00      	cmp	r7, #0
 8018d8e:	d0f6      	beq.n	8018d7e <__sflush_r+0xae>
 8018d90:	0793      	lsls	r3, r2, #30
 8018d92:	680e      	ldr	r6, [r1, #0]
 8018d94:	bf08      	it	eq
 8018d96:	694b      	ldreq	r3, [r1, #20]
 8018d98:	600f      	str	r7, [r1, #0]
 8018d9a:	bf18      	it	ne
 8018d9c:	2300      	movne	r3, #0
 8018d9e:	eba6 0807 	sub.w	r8, r6, r7
 8018da2:	608b      	str	r3, [r1, #8]
 8018da4:	f1b8 0f00 	cmp.w	r8, #0
 8018da8:	dde9      	ble.n	8018d7e <__sflush_r+0xae>
 8018daa:	6a21      	ldr	r1, [r4, #32]
 8018dac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8018dae:	4643      	mov	r3, r8
 8018db0:	463a      	mov	r2, r7
 8018db2:	4628      	mov	r0, r5
 8018db4:	47b0      	blx	r6
 8018db6:	2800      	cmp	r0, #0
 8018db8:	dc08      	bgt.n	8018dcc <__sflush_r+0xfc>
 8018dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018dbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018dc2:	81a3      	strh	r3, [r4, #12]
 8018dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8018dc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018dcc:	4407      	add	r7, r0
 8018dce:	eba8 0800 	sub.w	r8, r8, r0
 8018dd2:	e7e7      	b.n	8018da4 <__sflush_r+0xd4>
 8018dd4:	20400001 	.word	0x20400001

08018dd8 <_fflush_r>:
 8018dd8:	b538      	push	{r3, r4, r5, lr}
 8018dda:	690b      	ldr	r3, [r1, #16]
 8018ddc:	4605      	mov	r5, r0
 8018dde:	460c      	mov	r4, r1
 8018de0:	b913      	cbnz	r3, 8018de8 <_fflush_r+0x10>
 8018de2:	2500      	movs	r5, #0
 8018de4:	4628      	mov	r0, r5
 8018de6:	bd38      	pop	{r3, r4, r5, pc}
 8018de8:	b118      	cbz	r0, 8018df2 <_fflush_r+0x1a>
 8018dea:	6a03      	ldr	r3, [r0, #32]
 8018dec:	b90b      	cbnz	r3, 8018df2 <_fflush_r+0x1a>
 8018dee:	f7fe fdc3 	bl	8017978 <__sinit>
 8018df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018df6:	2b00      	cmp	r3, #0
 8018df8:	d0f3      	beq.n	8018de2 <_fflush_r+0xa>
 8018dfa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8018dfc:	07d0      	lsls	r0, r2, #31
 8018dfe:	d404      	bmi.n	8018e0a <_fflush_r+0x32>
 8018e00:	0599      	lsls	r1, r3, #22
 8018e02:	d402      	bmi.n	8018e0a <_fflush_r+0x32>
 8018e04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018e06:	f7fe ffc4 	bl	8017d92 <__retarget_lock_acquire_recursive>
 8018e0a:	4628      	mov	r0, r5
 8018e0c:	4621      	mov	r1, r4
 8018e0e:	f7ff ff5f 	bl	8018cd0 <__sflush_r>
 8018e12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018e14:	07da      	lsls	r2, r3, #31
 8018e16:	4605      	mov	r5, r0
 8018e18:	d4e4      	bmi.n	8018de4 <_fflush_r+0xc>
 8018e1a:	89a3      	ldrh	r3, [r4, #12]
 8018e1c:	059b      	lsls	r3, r3, #22
 8018e1e:	d4e1      	bmi.n	8018de4 <_fflush_r+0xc>
 8018e20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018e22:	f7fe ffb7 	bl	8017d94 <__retarget_lock_release_recursive>
 8018e26:	e7dd      	b.n	8018de4 <_fflush_r+0xc>

08018e28 <__sccl>:
 8018e28:	b570      	push	{r4, r5, r6, lr}
 8018e2a:	780b      	ldrb	r3, [r1, #0]
 8018e2c:	4604      	mov	r4, r0
 8018e2e:	2b5e      	cmp	r3, #94	@ 0x5e
 8018e30:	bf0b      	itete	eq
 8018e32:	784b      	ldrbeq	r3, [r1, #1]
 8018e34:	1c4a      	addne	r2, r1, #1
 8018e36:	1c8a      	addeq	r2, r1, #2
 8018e38:	2100      	movne	r1, #0
 8018e3a:	bf08      	it	eq
 8018e3c:	2101      	moveq	r1, #1
 8018e3e:	3801      	subs	r0, #1
 8018e40:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8018e44:	f800 1f01 	strb.w	r1, [r0, #1]!
 8018e48:	42a8      	cmp	r0, r5
 8018e4a:	d1fb      	bne.n	8018e44 <__sccl+0x1c>
 8018e4c:	b90b      	cbnz	r3, 8018e52 <__sccl+0x2a>
 8018e4e:	1e50      	subs	r0, r2, #1
 8018e50:	bd70      	pop	{r4, r5, r6, pc}
 8018e52:	f081 0101 	eor.w	r1, r1, #1
 8018e56:	54e1      	strb	r1, [r4, r3]
 8018e58:	4610      	mov	r0, r2
 8018e5a:	4602      	mov	r2, r0
 8018e5c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8018e60:	2d2d      	cmp	r5, #45	@ 0x2d
 8018e62:	d005      	beq.n	8018e70 <__sccl+0x48>
 8018e64:	2d5d      	cmp	r5, #93	@ 0x5d
 8018e66:	d016      	beq.n	8018e96 <__sccl+0x6e>
 8018e68:	2d00      	cmp	r5, #0
 8018e6a:	d0f1      	beq.n	8018e50 <__sccl+0x28>
 8018e6c:	462b      	mov	r3, r5
 8018e6e:	e7f2      	b.n	8018e56 <__sccl+0x2e>
 8018e70:	7846      	ldrb	r6, [r0, #1]
 8018e72:	2e5d      	cmp	r6, #93	@ 0x5d
 8018e74:	d0fa      	beq.n	8018e6c <__sccl+0x44>
 8018e76:	42b3      	cmp	r3, r6
 8018e78:	dcf8      	bgt.n	8018e6c <__sccl+0x44>
 8018e7a:	3002      	adds	r0, #2
 8018e7c:	461a      	mov	r2, r3
 8018e7e:	3201      	adds	r2, #1
 8018e80:	4296      	cmp	r6, r2
 8018e82:	54a1      	strb	r1, [r4, r2]
 8018e84:	dcfb      	bgt.n	8018e7e <__sccl+0x56>
 8018e86:	1af2      	subs	r2, r6, r3
 8018e88:	3a01      	subs	r2, #1
 8018e8a:	1c5d      	adds	r5, r3, #1
 8018e8c:	42b3      	cmp	r3, r6
 8018e8e:	bfa8      	it	ge
 8018e90:	2200      	movge	r2, #0
 8018e92:	18ab      	adds	r3, r5, r2
 8018e94:	e7e1      	b.n	8018e5a <__sccl+0x32>
 8018e96:	4610      	mov	r0, r2
 8018e98:	e7da      	b.n	8018e50 <__sccl+0x28>

08018e9a <__submore>:
 8018e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018e9e:	460c      	mov	r4, r1
 8018ea0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8018ea2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018ea6:	4299      	cmp	r1, r3
 8018ea8:	d11d      	bne.n	8018ee6 <__submore+0x4c>
 8018eaa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8018eae:	f7fe fc4b 	bl	8017748 <_malloc_r>
 8018eb2:	b918      	cbnz	r0, 8018ebc <__submore+0x22>
 8018eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8018eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018ebc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8018ec0:	63a3      	str	r3, [r4, #56]	@ 0x38
 8018ec2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8018ec6:	6360      	str	r0, [r4, #52]	@ 0x34
 8018ec8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8018ecc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8018ed0:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8018ed4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8018ed8:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8018edc:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8018ee0:	6020      	str	r0, [r4, #0]
 8018ee2:	2000      	movs	r0, #0
 8018ee4:	e7e8      	b.n	8018eb8 <__submore+0x1e>
 8018ee6:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8018ee8:	0077      	lsls	r7, r6, #1
 8018eea:	463a      	mov	r2, r7
 8018eec:	f000 f8be 	bl	801906c <_realloc_r>
 8018ef0:	4605      	mov	r5, r0
 8018ef2:	2800      	cmp	r0, #0
 8018ef4:	d0de      	beq.n	8018eb4 <__submore+0x1a>
 8018ef6:	eb00 0806 	add.w	r8, r0, r6
 8018efa:	4601      	mov	r1, r0
 8018efc:	4632      	mov	r2, r6
 8018efe:	4640      	mov	r0, r8
 8018f00:	f7fe ff49 	bl	8017d96 <memcpy>
 8018f04:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8018f08:	f8c4 8000 	str.w	r8, [r4]
 8018f0c:	e7e9      	b.n	8018ee2 <__submore+0x48>

08018f0e <__swbuf_r>:
 8018f0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018f10:	460e      	mov	r6, r1
 8018f12:	4614      	mov	r4, r2
 8018f14:	4605      	mov	r5, r0
 8018f16:	b118      	cbz	r0, 8018f20 <__swbuf_r+0x12>
 8018f18:	6a03      	ldr	r3, [r0, #32]
 8018f1a:	b90b      	cbnz	r3, 8018f20 <__swbuf_r+0x12>
 8018f1c:	f7fe fd2c 	bl	8017978 <__sinit>
 8018f20:	69a3      	ldr	r3, [r4, #24]
 8018f22:	60a3      	str	r3, [r4, #8]
 8018f24:	89a3      	ldrh	r3, [r4, #12]
 8018f26:	071a      	lsls	r2, r3, #28
 8018f28:	d501      	bpl.n	8018f2e <__swbuf_r+0x20>
 8018f2a:	6923      	ldr	r3, [r4, #16]
 8018f2c:	b943      	cbnz	r3, 8018f40 <__swbuf_r+0x32>
 8018f2e:	4621      	mov	r1, r4
 8018f30:	4628      	mov	r0, r5
 8018f32:	f000 f82b 	bl	8018f8c <__swsetup_r>
 8018f36:	b118      	cbz	r0, 8018f40 <__swbuf_r+0x32>
 8018f38:	f04f 37ff 	mov.w	r7, #4294967295
 8018f3c:	4638      	mov	r0, r7
 8018f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018f40:	6823      	ldr	r3, [r4, #0]
 8018f42:	6922      	ldr	r2, [r4, #16]
 8018f44:	1a98      	subs	r0, r3, r2
 8018f46:	6963      	ldr	r3, [r4, #20]
 8018f48:	b2f6      	uxtb	r6, r6
 8018f4a:	4283      	cmp	r3, r0
 8018f4c:	4637      	mov	r7, r6
 8018f4e:	dc05      	bgt.n	8018f5c <__swbuf_r+0x4e>
 8018f50:	4621      	mov	r1, r4
 8018f52:	4628      	mov	r0, r5
 8018f54:	f7ff ff40 	bl	8018dd8 <_fflush_r>
 8018f58:	2800      	cmp	r0, #0
 8018f5a:	d1ed      	bne.n	8018f38 <__swbuf_r+0x2a>
 8018f5c:	68a3      	ldr	r3, [r4, #8]
 8018f5e:	3b01      	subs	r3, #1
 8018f60:	60a3      	str	r3, [r4, #8]
 8018f62:	6823      	ldr	r3, [r4, #0]
 8018f64:	1c5a      	adds	r2, r3, #1
 8018f66:	6022      	str	r2, [r4, #0]
 8018f68:	701e      	strb	r6, [r3, #0]
 8018f6a:	6962      	ldr	r2, [r4, #20]
 8018f6c:	1c43      	adds	r3, r0, #1
 8018f6e:	429a      	cmp	r2, r3
 8018f70:	d004      	beq.n	8018f7c <__swbuf_r+0x6e>
 8018f72:	89a3      	ldrh	r3, [r4, #12]
 8018f74:	07db      	lsls	r3, r3, #31
 8018f76:	d5e1      	bpl.n	8018f3c <__swbuf_r+0x2e>
 8018f78:	2e0a      	cmp	r6, #10
 8018f7a:	d1df      	bne.n	8018f3c <__swbuf_r+0x2e>
 8018f7c:	4621      	mov	r1, r4
 8018f7e:	4628      	mov	r0, r5
 8018f80:	f7ff ff2a 	bl	8018dd8 <_fflush_r>
 8018f84:	2800      	cmp	r0, #0
 8018f86:	d0d9      	beq.n	8018f3c <__swbuf_r+0x2e>
 8018f88:	e7d6      	b.n	8018f38 <__swbuf_r+0x2a>
	...

08018f8c <__swsetup_r>:
 8018f8c:	b538      	push	{r3, r4, r5, lr}
 8018f8e:	4b29      	ldr	r3, [pc, #164]	@ (8019034 <__swsetup_r+0xa8>)
 8018f90:	4605      	mov	r5, r0
 8018f92:	6818      	ldr	r0, [r3, #0]
 8018f94:	460c      	mov	r4, r1
 8018f96:	b118      	cbz	r0, 8018fa0 <__swsetup_r+0x14>
 8018f98:	6a03      	ldr	r3, [r0, #32]
 8018f9a:	b90b      	cbnz	r3, 8018fa0 <__swsetup_r+0x14>
 8018f9c:	f7fe fcec 	bl	8017978 <__sinit>
 8018fa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018fa4:	0719      	lsls	r1, r3, #28
 8018fa6:	d422      	bmi.n	8018fee <__swsetup_r+0x62>
 8018fa8:	06da      	lsls	r2, r3, #27
 8018faa:	d407      	bmi.n	8018fbc <__swsetup_r+0x30>
 8018fac:	2209      	movs	r2, #9
 8018fae:	602a      	str	r2, [r5, #0]
 8018fb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018fb4:	81a3      	strh	r3, [r4, #12]
 8018fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8018fba:	e033      	b.n	8019024 <__swsetup_r+0x98>
 8018fbc:	0758      	lsls	r0, r3, #29
 8018fbe:	d512      	bpl.n	8018fe6 <__swsetup_r+0x5a>
 8018fc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018fc2:	b141      	cbz	r1, 8018fd6 <__swsetup_r+0x4a>
 8018fc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018fc8:	4299      	cmp	r1, r3
 8018fca:	d002      	beq.n	8018fd2 <__swsetup_r+0x46>
 8018fcc:	4628      	mov	r0, r5
 8018fce:	f7fe fef1 	bl	8017db4 <_free_r>
 8018fd2:	2300      	movs	r3, #0
 8018fd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8018fd6:	89a3      	ldrh	r3, [r4, #12]
 8018fd8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8018fdc:	81a3      	strh	r3, [r4, #12]
 8018fde:	2300      	movs	r3, #0
 8018fe0:	6063      	str	r3, [r4, #4]
 8018fe2:	6923      	ldr	r3, [r4, #16]
 8018fe4:	6023      	str	r3, [r4, #0]
 8018fe6:	89a3      	ldrh	r3, [r4, #12]
 8018fe8:	f043 0308 	orr.w	r3, r3, #8
 8018fec:	81a3      	strh	r3, [r4, #12]
 8018fee:	6923      	ldr	r3, [r4, #16]
 8018ff0:	b94b      	cbnz	r3, 8019006 <__swsetup_r+0x7a>
 8018ff2:	89a3      	ldrh	r3, [r4, #12]
 8018ff4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8018ff8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018ffc:	d003      	beq.n	8019006 <__swsetup_r+0x7a>
 8018ffe:	4621      	mov	r1, r4
 8019000:	4628      	mov	r0, r5
 8019002:	f000 f973 	bl	80192ec <__smakebuf_r>
 8019006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801900a:	f013 0201 	ands.w	r2, r3, #1
 801900e:	d00a      	beq.n	8019026 <__swsetup_r+0x9a>
 8019010:	2200      	movs	r2, #0
 8019012:	60a2      	str	r2, [r4, #8]
 8019014:	6962      	ldr	r2, [r4, #20]
 8019016:	4252      	negs	r2, r2
 8019018:	61a2      	str	r2, [r4, #24]
 801901a:	6922      	ldr	r2, [r4, #16]
 801901c:	b942      	cbnz	r2, 8019030 <__swsetup_r+0xa4>
 801901e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8019022:	d1c5      	bne.n	8018fb0 <__swsetup_r+0x24>
 8019024:	bd38      	pop	{r3, r4, r5, pc}
 8019026:	0799      	lsls	r1, r3, #30
 8019028:	bf58      	it	pl
 801902a:	6962      	ldrpl	r2, [r4, #20]
 801902c:	60a2      	str	r2, [r4, #8]
 801902e:	e7f4      	b.n	801901a <__swsetup_r+0x8e>
 8019030:	2000      	movs	r0, #0
 8019032:	e7f7      	b.n	8019024 <__swsetup_r+0x98>
 8019034:	20000084 	.word	0x20000084

08019038 <memmove>:
 8019038:	4288      	cmp	r0, r1
 801903a:	b510      	push	{r4, lr}
 801903c:	eb01 0402 	add.w	r4, r1, r2
 8019040:	d902      	bls.n	8019048 <memmove+0x10>
 8019042:	4284      	cmp	r4, r0
 8019044:	4623      	mov	r3, r4
 8019046:	d807      	bhi.n	8019058 <memmove+0x20>
 8019048:	1e43      	subs	r3, r0, #1
 801904a:	42a1      	cmp	r1, r4
 801904c:	d008      	beq.n	8019060 <memmove+0x28>
 801904e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019052:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019056:	e7f8      	b.n	801904a <memmove+0x12>
 8019058:	4402      	add	r2, r0
 801905a:	4601      	mov	r1, r0
 801905c:	428a      	cmp	r2, r1
 801905e:	d100      	bne.n	8019062 <memmove+0x2a>
 8019060:	bd10      	pop	{r4, pc}
 8019062:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019066:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801906a:	e7f7      	b.n	801905c <memmove+0x24>

0801906c <_realloc_r>:
 801906c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019070:	4607      	mov	r7, r0
 8019072:	4614      	mov	r4, r2
 8019074:	460d      	mov	r5, r1
 8019076:	b921      	cbnz	r1, 8019082 <_realloc_r+0x16>
 8019078:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801907c:	4611      	mov	r1, r2
 801907e:	f7fe bb63 	b.w	8017748 <_malloc_r>
 8019082:	b92a      	cbnz	r2, 8019090 <_realloc_r+0x24>
 8019084:	f7fe fe96 	bl	8017db4 <_free_r>
 8019088:	4625      	mov	r5, r4
 801908a:	4628      	mov	r0, r5
 801908c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019090:	f000 f98a 	bl	80193a8 <_malloc_usable_size_r>
 8019094:	4284      	cmp	r4, r0
 8019096:	4606      	mov	r6, r0
 8019098:	d802      	bhi.n	80190a0 <_realloc_r+0x34>
 801909a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801909e:	d8f4      	bhi.n	801908a <_realloc_r+0x1e>
 80190a0:	4621      	mov	r1, r4
 80190a2:	4638      	mov	r0, r7
 80190a4:	f7fe fb50 	bl	8017748 <_malloc_r>
 80190a8:	4680      	mov	r8, r0
 80190aa:	b908      	cbnz	r0, 80190b0 <_realloc_r+0x44>
 80190ac:	4645      	mov	r5, r8
 80190ae:	e7ec      	b.n	801908a <_realloc_r+0x1e>
 80190b0:	42b4      	cmp	r4, r6
 80190b2:	4622      	mov	r2, r4
 80190b4:	4629      	mov	r1, r5
 80190b6:	bf28      	it	cs
 80190b8:	4632      	movcs	r2, r6
 80190ba:	f7fe fe6c 	bl	8017d96 <memcpy>
 80190be:	4629      	mov	r1, r5
 80190c0:	4638      	mov	r0, r7
 80190c2:	f7fe fe77 	bl	8017db4 <_free_r>
 80190c6:	e7f1      	b.n	80190ac <_realloc_r+0x40>

080190c8 <_strtol_l.isra.0>:
 80190c8:	2b24      	cmp	r3, #36	@ 0x24
 80190ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80190ce:	4686      	mov	lr, r0
 80190d0:	4690      	mov	r8, r2
 80190d2:	d801      	bhi.n	80190d8 <_strtol_l.isra.0+0x10>
 80190d4:	2b01      	cmp	r3, #1
 80190d6:	d106      	bne.n	80190e6 <_strtol_l.isra.0+0x1e>
 80190d8:	f7fe fe30 	bl	8017d3c <__errno>
 80190dc:	2316      	movs	r3, #22
 80190de:	6003      	str	r3, [r0, #0]
 80190e0:	2000      	movs	r0, #0
 80190e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80190e6:	4834      	ldr	r0, [pc, #208]	@ (80191b8 <_strtol_l.isra.0+0xf0>)
 80190e8:	460d      	mov	r5, r1
 80190ea:	462a      	mov	r2, r5
 80190ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80190f0:	5d06      	ldrb	r6, [r0, r4]
 80190f2:	f016 0608 	ands.w	r6, r6, #8
 80190f6:	d1f8      	bne.n	80190ea <_strtol_l.isra.0+0x22>
 80190f8:	2c2d      	cmp	r4, #45	@ 0x2d
 80190fa:	d110      	bne.n	801911e <_strtol_l.isra.0+0x56>
 80190fc:	782c      	ldrb	r4, [r5, #0]
 80190fe:	2601      	movs	r6, #1
 8019100:	1c95      	adds	r5, r2, #2
 8019102:	f033 0210 	bics.w	r2, r3, #16
 8019106:	d115      	bne.n	8019134 <_strtol_l.isra.0+0x6c>
 8019108:	2c30      	cmp	r4, #48	@ 0x30
 801910a:	d10d      	bne.n	8019128 <_strtol_l.isra.0+0x60>
 801910c:	782a      	ldrb	r2, [r5, #0]
 801910e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8019112:	2a58      	cmp	r2, #88	@ 0x58
 8019114:	d108      	bne.n	8019128 <_strtol_l.isra.0+0x60>
 8019116:	786c      	ldrb	r4, [r5, #1]
 8019118:	3502      	adds	r5, #2
 801911a:	2310      	movs	r3, #16
 801911c:	e00a      	b.n	8019134 <_strtol_l.isra.0+0x6c>
 801911e:	2c2b      	cmp	r4, #43	@ 0x2b
 8019120:	bf04      	itt	eq
 8019122:	782c      	ldrbeq	r4, [r5, #0]
 8019124:	1c95      	addeq	r5, r2, #2
 8019126:	e7ec      	b.n	8019102 <_strtol_l.isra.0+0x3a>
 8019128:	2b00      	cmp	r3, #0
 801912a:	d1f6      	bne.n	801911a <_strtol_l.isra.0+0x52>
 801912c:	2c30      	cmp	r4, #48	@ 0x30
 801912e:	bf14      	ite	ne
 8019130:	230a      	movne	r3, #10
 8019132:	2308      	moveq	r3, #8
 8019134:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8019138:	f10c 3cff 	add.w	ip, ip, #4294967295
 801913c:	2200      	movs	r2, #0
 801913e:	fbbc f9f3 	udiv	r9, ip, r3
 8019142:	4610      	mov	r0, r2
 8019144:	fb03 ca19 	mls	sl, r3, r9, ip
 8019148:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801914c:	2f09      	cmp	r7, #9
 801914e:	d80f      	bhi.n	8019170 <_strtol_l.isra.0+0xa8>
 8019150:	463c      	mov	r4, r7
 8019152:	42a3      	cmp	r3, r4
 8019154:	dd1b      	ble.n	801918e <_strtol_l.isra.0+0xc6>
 8019156:	1c57      	adds	r7, r2, #1
 8019158:	d007      	beq.n	801916a <_strtol_l.isra.0+0xa2>
 801915a:	4581      	cmp	r9, r0
 801915c:	d314      	bcc.n	8019188 <_strtol_l.isra.0+0xc0>
 801915e:	d101      	bne.n	8019164 <_strtol_l.isra.0+0x9c>
 8019160:	45a2      	cmp	sl, r4
 8019162:	db11      	blt.n	8019188 <_strtol_l.isra.0+0xc0>
 8019164:	fb00 4003 	mla	r0, r0, r3, r4
 8019168:	2201      	movs	r2, #1
 801916a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801916e:	e7eb      	b.n	8019148 <_strtol_l.isra.0+0x80>
 8019170:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8019174:	2f19      	cmp	r7, #25
 8019176:	d801      	bhi.n	801917c <_strtol_l.isra.0+0xb4>
 8019178:	3c37      	subs	r4, #55	@ 0x37
 801917a:	e7ea      	b.n	8019152 <_strtol_l.isra.0+0x8a>
 801917c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8019180:	2f19      	cmp	r7, #25
 8019182:	d804      	bhi.n	801918e <_strtol_l.isra.0+0xc6>
 8019184:	3c57      	subs	r4, #87	@ 0x57
 8019186:	e7e4      	b.n	8019152 <_strtol_l.isra.0+0x8a>
 8019188:	f04f 32ff 	mov.w	r2, #4294967295
 801918c:	e7ed      	b.n	801916a <_strtol_l.isra.0+0xa2>
 801918e:	1c53      	adds	r3, r2, #1
 8019190:	d108      	bne.n	80191a4 <_strtol_l.isra.0+0xdc>
 8019192:	2322      	movs	r3, #34	@ 0x22
 8019194:	f8ce 3000 	str.w	r3, [lr]
 8019198:	4660      	mov	r0, ip
 801919a:	f1b8 0f00 	cmp.w	r8, #0
 801919e:	d0a0      	beq.n	80190e2 <_strtol_l.isra.0+0x1a>
 80191a0:	1e69      	subs	r1, r5, #1
 80191a2:	e006      	b.n	80191b2 <_strtol_l.isra.0+0xea>
 80191a4:	b106      	cbz	r6, 80191a8 <_strtol_l.isra.0+0xe0>
 80191a6:	4240      	negs	r0, r0
 80191a8:	f1b8 0f00 	cmp.w	r8, #0
 80191ac:	d099      	beq.n	80190e2 <_strtol_l.isra.0+0x1a>
 80191ae:	2a00      	cmp	r2, #0
 80191b0:	d1f6      	bne.n	80191a0 <_strtol_l.isra.0+0xd8>
 80191b2:	f8c8 1000 	str.w	r1, [r8]
 80191b6:	e794      	b.n	80190e2 <_strtol_l.isra.0+0x1a>
 80191b8:	0801cd65 	.word	0x0801cd65

080191bc <_strtol_r>:
 80191bc:	f7ff bf84 	b.w	80190c8 <_strtol_l.isra.0>

080191c0 <_strtoul_l.isra.0>:
 80191c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80191c4:	4e34      	ldr	r6, [pc, #208]	@ (8019298 <_strtoul_l.isra.0+0xd8>)
 80191c6:	4686      	mov	lr, r0
 80191c8:	460d      	mov	r5, r1
 80191ca:	4628      	mov	r0, r5
 80191cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80191d0:	5d37      	ldrb	r7, [r6, r4]
 80191d2:	f017 0708 	ands.w	r7, r7, #8
 80191d6:	d1f8      	bne.n	80191ca <_strtoul_l.isra.0+0xa>
 80191d8:	2c2d      	cmp	r4, #45	@ 0x2d
 80191da:	d110      	bne.n	80191fe <_strtoul_l.isra.0+0x3e>
 80191dc:	782c      	ldrb	r4, [r5, #0]
 80191de:	2701      	movs	r7, #1
 80191e0:	1c85      	adds	r5, r0, #2
 80191e2:	f033 0010 	bics.w	r0, r3, #16
 80191e6:	d115      	bne.n	8019214 <_strtoul_l.isra.0+0x54>
 80191e8:	2c30      	cmp	r4, #48	@ 0x30
 80191ea:	d10d      	bne.n	8019208 <_strtoul_l.isra.0+0x48>
 80191ec:	7828      	ldrb	r0, [r5, #0]
 80191ee:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80191f2:	2858      	cmp	r0, #88	@ 0x58
 80191f4:	d108      	bne.n	8019208 <_strtoul_l.isra.0+0x48>
 80191f6:	786c      	ldrb	r4, [r5, #1]
 80191f8:	3502      	adds	r5, #2
 80191fa:	2310      	movs	r3, #16
 80191fc:	e00a      	b.n	8019214 <_strtoul_l.isra.0+0x54>
 80191fe:	2c2b      	cmp	r4, #43	@ 0x2b
 8019200:	bf04      	itt	eq
 8019202:	782c      	ldrbeq	r4, [r5, #0]
 8019204:	1c85      	addeq	r5, r0, #2
 8019206:	e7ec      	b.n	80191e2 <_strtoul_l.isra.0+0x22>
 8019208:	2b00      	cmp	r3, #0
 801920a:	d1f6      	bne.n	80191fa <_strtoul_l.isra.0+0x3a>
 801920c:	2c30      	cmp	r4, #48	@ 0x30
 801920e:	bf14      	ite	ne
 8019210:	230a      	movne	r3, #10
 8019212:	2308      	moveq	r3, #8
 8019214:	f04f 38ff 	mov.w	r8, #4294967295
 8019218:	2600      	movs	r6, #0
 801921a:	fbb8 f8f3 	udiv	r8, r8, r3
 801921e:	fb03 f908 	mul.w	r9, r3, r8
 8019222:	ea6f 0909 	mvn.w	r9, r9
 8019226:	4630      	mov	r0, r6
 8019228:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801922c:	f1bc 0f09 	cmp.w	ip, #9
 8019230:	d810      	bhi.n	8019254 <_strtoul_l.isra.0+0x94>
 8019232:	4664      	mov	r4, ip
 8019234:	42a3      	cmp	r3, r4
 8019236:	dd1e      	ble.n	8019276 <_strtoul_l.isra.0+0xb6>
 8019238:	f1b6 3fff 	cmp.w	r6, #4294967295
 801923c:	d007      	beq.n	801924e <_strtoul_l.isra.0+0x8e>
 801923e:	4580      	cmp	r8, r0
 8019240:	d316      	bcc.n	8019270 <_strtoul_l.isra.0+0xb0>
 8019242:	d101      	bne.n	8019248 <_strtoul_l.isra.0+0x88>
 8019244:	45a1      	cmp	r9, r4
 8019246:	db13      	blt.n	8019270 <_strtoul_l.isra.0+0xb0>
 8019248:	fb00 4003 	mla	r0, r0, r3, r4
 801924c:	2601      	movs	r6, #1
 801924e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019252:	e7e9      	b.n	8019228 <_strtoul_l.isra.0+0x68>
 8019254:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8019258:	f1bc 0f19 	cmp.w	ip, #25
 801925c:	d801      	bhi.n	8019262 <_strtoul_l.isra.0+0xa2>
 801925e:	3c37      	subs	r4, #55	@ 0x37
 8019260:	e7e8      	b.n	8019234 <_strtoul_l.isra.0+0x74>
 8019262:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8019266:	f1bc 0f19 	cmp.w	ip, #25
 801926a:	d804      	bhi.n	8019276 <_strtoul_l.isra.0+0xb6>
 801926c:	3c57      	subs	r4, #87	@ 0x57
 801926e:	e7e1      	b.n	8019234 <_strtoul_l.isra.0+0x74>
 8019270:	f04f 36ff 	mov.w	r6, #4294967295
 8019274:	e7eb      	b.n	801924e <_strtoul_l.isra.0+0x8e>
 8019276:	1c73      	adds	r3, r6, #1
 8019278:	d106      	bne.n	8019288 <_strtoul_l.isra.0+0xc8>
 801927a:	2322      	movs	r3, #34	@ 0x22
 801927c:	f8ce 3000 	str.w	r3, [lr]
 8019280:	4630      	mov	r0, r6
 8019282:	b932      	cbnz	r2, 8019292 <_strtoul_l.isra.0+0xd2>
 8019284:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019288:	b107      	cbz	r7, 801928c <_strtoul_l.isra.0+0xcc>
 801928a:	4240      	negs	r0, r0
 801928c:	2a00      	cmp	r2, #0
 801928e:	d0f9      	beq.n	8019284 <_strtoul_l.isra.0+0xc4>
 8019290:	b106      	cbz	r6, 8019294 <_strtoul_l.isra.0+0xd4>
 8019292:	1e69      	subs	r1, r5, #1
 8019294:	6011      	str	r1, [r2, #0]
 8019296:	e7f5      	b.n	8019284 <_strtoul_l.isra.0+0xc4>
 8019298:	0801cd65 	.word	0x0801cd65

0801929c <_strtoul_r>:
 801929c:	f7ff bf90 	b.w	80191c0 <_strtoul_l.isra.0>

080192a0 <__swhatbuf_r>:
 80192a0:	b570      	push	{r4, r5, r6, lr}
 80192a2:	460c      	mov	r4, r1
 80192a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80192a8:	2900      	cmp	r1, #0
 80192aa:	b096      	sub	sp, #88	@ 0x58
 80192ac:	4615      	mov	r5, r2
 80192ae:	461e      	mov	r6, r3
 80192b0:	da0d      	bge.n	80192ce <__swhatbuf_r+0x2e>
 80192b2:	89a3      	ldrh	r3, [r4, #12]
 80192b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80192b8:	f04f 0100 	mov.w	r1, #0
 80192bc:	bf14      	ite	ne
 80192be:	2340      	movne	r3, #64	@ 0x40
 80192c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80192c4:	2000      	movs	r0, #0
 80192c6:	6031      	str	r1, [r6, #0]
 80192c8:	602b      	str	r3, [r5, #0]
 80192ca:	b016      	add	sp, #88	@ 0x58
 80192cc:	bd70      	pop	{r4, r5, r6, pc}
 80192ce:	466a      	mov	r2, sp
 80192d0:	f000 f848 	bl	8019364 <_fstat_r>
 80192d4:	2800      	cmp	r0, #0
 80192d6:	dbec      	blt.n	80192b2 <__swhatbuf_r+0x12>
 80192d8:	9901      	ldr	r1, [sp, #4]
 80192da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80192de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80192e2:	4259      	negs	r1, r3
 80192e4:	4159      	adcs	r1, r3
 80192e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80192ea:	e7eb      	b.n	80192c4 <__swhatbuf_r+0x24>

080192ec <__smakebuf_r>:
 80192ec:	898b      	ldrh	r3, [r1, #12]
 80192ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80192f0:	079d      	lsls	r5, r3, #30
 80192f2:	4606      	mov	r6, r0
 80192f4:	460c      	mov	r4, r1
 80192f6:	d507      	bpl.n	8019308 <__smakebuf_r+0x1c>
 80192f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80192fc:	6023      	str	r3, [r4, #0]
 80192fe:	6123      	str	r3, [r4, #16]
 8019300:	2301      	movs	r3, #1
 8019302:	6163      	str	r3, [r4, #20]
 8019304:	b003      	add	sp, #12
 8019306:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019308:	ab01      	add	r3, sp, #4
 801930a:	466a      	mov	r2, sp
 801930c:	f7ff ffc8 	bl	80192a0 <__swhatbuf_r>
 8019310:	9f00      	ldr	r7, [sp, #0]
 8019312:	4605      	mov	r5, r0
 8019314:	4639      	mov	r1, r7
 8019316:	4630      	mov	r0, r6
 8019318:	f7fe fa16 	bl	8017748 <_malloc_r>
 801931c:	b948      	cbnz	r0, 8019332 <__smakebuf_r+0x46>
 801931e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019322:	059a      	lsls	r2, r3, #22
 8019324:	d4ee      	bmi.n	8019304 <__smakebuf_r+0x18>
 8019326:	f023 0303 	bic.w	r3, r3, #3
 801932a:	f043 0302 	orr.w	r3, r3, #2
 801932e:	81a3      	strh	r3, [r4, #12]
 8019330:	e7e2      	b.n	80192f8 <__smakebuf_r+0xc>
 8019332:	89a3      	ldrh	r3, [r4, #12]
 8019334:	6020      	str	r0, [r4, #0]
 8019336:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801933a:	81a3      	strh	r3, [r4, #12]
 801933c:	9b01      	ldr	r3, [sp, #4]
 801933e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8019342:	b15b      	cbz	r3, 801935c <__smakebuf_r+0x70>
 8019344:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019348:	4630      	mov	r0, r6
 801934a:	f000 f81d 	bl	8019388 <_isatty_r>
 801934e:	b128      	cbz	r0, 801935c <__smakebuf_r+0x70>
 8019350:	89a3      	ldrh	r3, [r4, #12]
 8019352:	f023 0303 	bic.w	r3, r3, #3
 8019356:	f043 0301 	orr.w	r3, r3, #1
 801935a:	81a3      	strh	r3, [r4, #12]
 801935c:	89a3      	ldrh	r3, [r4, #12]
 801935e:	431d      	orrs	r5, r3
 8019360:	81a5      	strh	r5, [r4, #12]
 8019362:	e7cf      	b.n	8019304 <__smakebuf_r+0x18>

08019364 <_fstat_r>:
 8019364:	b538      	push	{r3, r4, r5, lr}
 8019366:	4d07      	ldr	r5, [pc, #28]	@ (8019384 <_fstat_r+0x20>)
 8019368:	2300      	movs	r3, #0
 801936a:	4604      	mov	r4, r0
 801936c:	4608      	mov	r0, r1
 801936e:	4611      	mov	r1, r2
 8019370:	602b      	str	r3, [r5, #0]
 8019372:	f7ec f894 	bl	800549e <_fstat>
 8019376:	1c43      	adds	r3, r0, #1
 8019378:	d102      	bne.n	8019380 <_fstat_r+0x1c>
 801937a:	682b      	ldr	r3, [r5, #0]
 801937c:	b103      	cbz	r3, 8019380 <_fstat_r+0x1c>
 801937e:	6023      	str	r3, [r4, #0]
 8019380:	bd38      	pop	{r3, r4, r5, pc}
 8019382:	bf00      	nop
 8019384:	200122c8 	.word	0x200122c8

08019388 <_isatty_r>:
 8019388:	b538      	push	{r3, r4, r5, lr}
 801938a:	4d06      	ldr	r5, [pc, #24]	@ (80193a4 <_isatty_r+0x1c>)
 801938c:	2300      	movs	r3, #0
 801938e:	4604      	mov	r4, r0
 8019390:	4608      	mov	r0, r1
 8019392:	602b      	str	r3, [r5, #0]
 8019394:	f7ec f893 	bl	80054be <_isatty>
 8019398:	1c43      	adds	r3, r0, #1
 801939a:	d102      	bne.n	80193a2 <_isatty_r+0x1a>
 801939c:	682b      	ldr	r3, [r5, #0]
 801939e:	b103      	cbz	r3, 80193a2 <_isatty_r+0x1a>
 80193a0:	6023      	str	r3, [r4, #0]
 80193a2:	bd38      	pop	{r3, r4, r5, pc}
 80193a4:	200122c8 	.word	0x200122c8

080193a8 <_malloc_usable_size_r>:
 80193a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80193ac:	1f18      	subs	r0, r3, #4
 80193ae:	2b00      	cmp	r3, #0
 80193b0:	bfbc      	itt	lt
 80193b2:	580b      	ldrlt	r3, [r1, r0]
 80193b4:	18c0      	addlt	r0, r0, r3
 80193b6:	4770      	bx	lr

080193b8 <_init>:
 80193b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80193ba:	bf00      	nop
 80193bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80193be:	bc08      	pop	{r3}
 80193c0:	469e      	mov	lr, r3
 80193c2:	4770      	bx	lr

080193c4 <_fini>:
 80193c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80193c6:	bf00      	nop
 80193c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80193ca:	bc08      	pop	{r3}
 80193cc:	469e      	mov	lr, r3
 80193ce:	4770      	bx	lr
