Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Mon Feb 09 23:02:23 2015
| Host         : PC201501051553 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file joystick_control_sets_placed.rpt
| Design       : joystick
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    19 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            9 |
| Yes          | No                    | No                     |              40 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+--------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | testfsm/c5byte/n_0_Q[6]_i_2__0 | testfsm/c5byte/n_0_Q[6]_i_1__1 |                2 |              5 |
|  clk_IBUF_BUFG | testfsm/c8bit/n_0_Q[6]_i_2     | testfsm/c8bit/n_0_Q[6]_i_1__0  |                2 |              6 |
|  clk_IBUF_BUFG |                                | testfsm/O6                     |                5 |             12 |
|  clk_IBUF_BUFG |                                | testfsm/O1                     |                4 |             13 |
| ~clk_IBUF_BUFG |                                |                                |                6 |             15 |
|  clk_IBUF_BUFG |                                |                                |               10 |             26 |
|  clk_IBUF_BUFG | testfsm/p_recei/en_recei       |                                |               11 |             40 |
+----------------+--------------------------------+--------------------------------+------------------+----------------+


