/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard
    
    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License, version 2, as published by
    the Free Software Foundation (the "GPL").
    
    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.
    
    
    A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
    writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
    Boston, MA 02111-1307, USA.
    
:>
*/


#ifndef _XRDP_BBH_TX_AG_H_
#define _XRDP_BBH_TX_AG_H_

#include "ru_types.h"

#define BBH_TX_COMMON_CONFIGURATIONS_MACTYPE_TYPE_FIELD_MASK 0x00000007
#define BBH_TX_COMMON_CONFIGURATIONS_MACTYPE_TYPE_FIELD_WIDTH 3
#define BBH_TX_COMMON_CONFIGURATIONS_MACTYPE_TYPE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_MACTYPE_TYPE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_MACTYPE_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_MACTYPE_REG_OFFSET 0x00000000

#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_DMASRC_FIELD_MASK 0x0000003F
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_DMASRC_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_DMASRC_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_DMASRC_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_SDMASRC_FIELD_MASK 0x00003F00
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_SDMASRC_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_SDMASRC_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_SDMASRC_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_SBPMSRC_FIELD_MASK 0x003F0000
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_SBPMSRC_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_SBPMSRC_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_SBPMSRC_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_FPMSRC_FIELD_MASK 0x3F000000
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_FPMSRC_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_FPMSRC_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_FPMSRC_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_REG_OFFSET 0x00000004

#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR0SRC_FIELD_MASK 0x0000003F
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR0SRC_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR0SRC_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR0SRC_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR1SRC_FIELD_MASK 0x00003F00
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR1SRC_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR1SRC_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR1SRC_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR2SRC_FIELD_MASK 0x003F0000
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR2SRC_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR2SRC_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR2SRC_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR3SRC_FIELD_MASK 0x3F000000
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR3SRC_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR3SRC_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_PDRNR3SRC_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_REG_OFFSET 0x00000008

#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_3_TX_MSGRNRSRC_FIELD_MASK 0x0000003F
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_3_TX_MSGRNRSRC_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_3_TX_MSGRNRSRC_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_3_TX_MSGRNRSRC_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_3_TX_STSRNRSRC_FIELD_MASK 0x00003F00
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_3_TX_STSRNRSRC_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_3_TX_STSRNRSRC_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_3_TX_STSRNRSRC_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_3_TX_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_3_TX_REG_OFFSET 0x0000000C

#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_DESCBASE_FIELD_MASK 0x0000003F
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_DESCBASE_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_DESCBASE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_DESCBASE_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_DESCSIZE_FIELD_MASK 0x00000FC0
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_DESCSIZE_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_DESCSIZE_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_DESCSIZE_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_MAXREQ_FIELD_MASK 0x003F0000
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_MAXREQ_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_MAXREQ_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_MAXREQ_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_EPNURGNT_FIELD_MASK 0x01000000
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_EPNURGNT_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_EPNURGNT_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_EPNURGNT_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_JUMBOURGNT_FIELD_MASK 0x02000000
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_JUMBOURGNT_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_JUMBOURGNT_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_JUMBOURGNT_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_REG_OFFSET 0x00000020

#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_DESCBASE_FIELD_MASK 0x0000003F
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_DESCBASE_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_DESCBASE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_DESCBASE_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_DESCSIZE_FIELD_MASK 0x00000FC0
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_DESCSIZE_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_DESCSIZE_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_DESCSIZE_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_MAXREQ_FIELD_MASK 0x003F0000
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_MAXREQ_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_MAXREQ_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_MAXREQ_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_EPNURGNT_FIELD_MASK 0x01000000
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_EPNURGNT_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_EPNURGNT_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_EPNURGNT_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_JUMBOURGNT_FIELD_MASK 0x02000000
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_JUMBOURGNT_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_JUMBOURGNT_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_JUMBOURGNT_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_REG_OFFSET 0x00000024

#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_FREENOCNTXT_FIELD_MASK 0x00000001
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_FREENOCNTXT_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_FREENOCNTXT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_FREENOCNTXT_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_SPECIALFREE_FIELD_MASK 0x00000002
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_SPECIALFREE_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_SPECIALFREE_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_SPECIALFREE_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_SECOND_BN_DIS_FIELD_MASK 0x00000004
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_SECOND_BN_DIS_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_SECOND_BN_DIS_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_SECOND_BN_DIS_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_SECOND_BN_LEN_MIS_DIS_FIELD_MASK 0x00000008
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_SECOND_BN_LEN_MIS_DIS_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_SECOND_BN_LEN_MIS_DIS_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_SECOND_BN_LEN_MIS_DIS_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_USE_SECOND_BN_FROM_PD_IN_FREE_FIELD_MASK 0x00000010
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_USE_SECOND_BN_FROM_PD_IN_FREE_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_USE_SECOND_BN_FROM_PD_IN_FREE_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_USE_SECOND_BN_FROM_PD_IN_FREE_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_USE_SECOND_BN_FROM_PD_IN_FREE_LEN_MIS_FIELD_MASK 0x00000020
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_USE_SECOND_BN_FROM_PD_IN_FREE_LEN_MIS_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_USE_SECOND_BN_FROM_PD_IN_FREE_LEN_MIS_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_USE_SECOND_BN_FROM_PD_IN_FREE_LEN_MIS_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_USE_FREE_WITHOUT_CNTXT_LEN_MIS_FIELD_MASK 0x00000040
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_USE_FREE_WITHOUT_CNTXT_LEN_MIS_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_USE_FREE_WITHOUT_CNTXT_LEN_MIS_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_USE_FREE_WITHOUT_CNTXT_LEN_MIS_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_MAXGN_FIELD_MASK 0x00001F00
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_MAXGN_FIELD_WIDTH 5
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_MAXGN_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_MAXGN_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_REG_OFFSET 0x00000028

#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEL_DDRTMBASE_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEL_DDRTMBASE_FIELD_WIDTH 32
#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEL_DDRTMBASE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEL_DDRTMBASE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEL_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEL_REG_OFFSET 0x0000002C
#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEL_REG_RAM_CNT 2

#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEH_DDRTMBASE_FIELD_MASK 0x000000FF
#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEH_DDRTMBASE_FIELD_WIDTH 8
#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEH_DDRTMBASE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEH_DDRTMBASE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEH_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEH_REG_OFFSET 0x00000034
#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEH_REG_RAM_CNT 2

#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_PSRAMSIZE_FIELD_MASK 0x000003FF
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_PSRAMSIZE_FIELD_WIDTH 10
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_PSRAMSIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_PSRAMSIZE_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_DDRSIZE_FIELD_MASK 0x000FFC00
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_DDRSIZE_FIELD_WIDTH 10
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_DDRSIZE_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_DDRSIZE_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_PSRAMBASE_FIELD_MASK 0x3FF00000
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_PSRAMBASE_FIELD_WIDTH 10
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_PSRAMBASE_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_PSRAMBASE_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_REORDER_PER_Q_EN_FIELD_MASK 0x40000000
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_REORDER_PER_Q_EN_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_REORDER_PER_Q_EN_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_REORDER_PER_Q_EN_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_REG_OFFSET 0x0000003C

#define BBH_TX_COMMON_CONFIGURATIONS_ARB_CFG_HIGHTRXQ_FIELD_MASK 0x00000001
#define BBH_TX_COMMON_CONFIGURATIONS_ARB_CFG_HIGHTRXQ_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_ARB_CFG_HIGHTRXQ_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_ARB_CFG_HIGHTRXQ_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_ARB_CFG_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_ARB_CFG_REG_OFFSET 0x00000040

#define BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_ROUTE_FIELD_MASK 0x000003FF
#define BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_ROUTE_FIELD_WIDTH 10
#define BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_ROUTE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_ROUTE_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_DEST_FIELD_MASK 0x0000FC00
#define BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_DEST_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_DEST_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_DEST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_EN_FIELD_MASK 0x00010000
#define BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_EN_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_EN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_EN_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_REG_OFFSET 0x00000044

#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_BUFSIZE_FIELD_MASK 0x00000007
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_BUFSIZE_FIELD_WIDTH 3
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_BUFSIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_BUFSIZE_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_BYTERESUL_FIELD_MASK 0x00000008
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_BYTERESUL_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_BYTERESUL_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_BYTERESUL_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_DDRTXOFFSET_FIELD_MASK 0x00001FF0
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_DDRTXOFFSET_FIELD_WIDTH 9
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_DDRTXOFFSET_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_DDRTXOFFSET_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_HNSIZE0_FIELD_MASK 0x007F0000
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_HNSIZE0_FIELD_WIDTH 7
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_HNSIZE0_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_HNSIZE0_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_HNSIZE1_FIELD_MASK 0x7F000000
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_HNSIZE1_FIELD_WIDTH 7
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_HNSIZE1_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_HNSIZE1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_REG_OFFSET 0x00000048

#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX2_AGG_POOLID_FIELD_MASK 0x00000003
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX2_AGG_POOLID_FIELD_WIDTH 2
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX2_AGG_POOLID_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX2_AGG_POOLID_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX2_MCST_POOLID_FIELD_MASK 0x0000000C
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX2_MCST_POOLID_FIELD_WIDTH 2
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX2_MCST_POOLID_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX2_MCST_POOLID_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX2_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX2_REG_OFFSET 0x0000004C

#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_TCONTADDR_FIELD_MASK 0x0000FFFF
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_TCONTADDR_FIELD_WIDTH 16
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_TCONTADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_TCONTADDR_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_SKBADDR_FIELD_MASK 0xFFFF0000
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_SKBADDR_FIELD_WIDTH 16
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_SKBADDR_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_SKBADDR_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_REG_OFFSET 0x00000050
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_REG_RAM_CNT 4

#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_PTRADDR_FIELD_MASK 0x0000FFFF
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_PTRADDR_FIELD_WIDTH 16
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_PTRADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_PTRADDR_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_TASK_FIELD_MASK 0x000F0000
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_TASK_FIELD_WIDTH 4
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_TASK_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_TASK_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_REG_OFFSET 0x00000060
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_REG_RAM_CNT 4

#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK0_FIELD_MASK 0x0000000F
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK0_FIELD_WIDTH 4
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK0_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK1_FIELD_MASK 0x000000F0
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK1_FIELD_WIDTH 4
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK1_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK1_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK2_FIELD_MASK 0x00000F00
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK2_FIELD_WIDTH 4
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK2_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK2_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK3_FIELD_MASK 0x0000F000
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK3_FIELD_WIDTH 4
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK3_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK3_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK4_FIELD_MASK 0x000F0000
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK4_FIELD_WIDTH 4
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK4_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK4_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK5_FIELD_MASK 0x00F00000
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK5_FIELD_WIDTH 4
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK5_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK5_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK6_FIELD_MASK 0x0F000000
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK6_FIELD_WIDTH 4
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK6_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK6_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK7_FIELD_MASK 0xF0000000
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK7_FIELD_WIDTH 4
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK7_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_TASK7_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_PERQTASK_REG_OFFSET 0x000000A0

#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_CNTXTRST_FIELD_MASK 0x00000001
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_CNTXTRST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_CNTXTRST_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_CNTXTRST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_PDFIFORST_FIELD_MASK 0x00000002
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_PDFIFORST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_PDFIFORST_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_PDFIFORST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_DMAPTRRST_FIELD_MASK 0x00000004
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_DMAPTRRST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_DMAPTRRST_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_DMAPTRRST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SDMAPTRRST_FIELD_MASK 0x00000008
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SDMAPTRRST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SDMAPTRRST_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SDMAPTRRST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_BPMFIFORST_FIELD_MASK 0x00000010
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_BPMFIFORST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_BPMFIFORST_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_BPMFIFORST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SBPMFIFORST_FIELD_MASK 0x00000020
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SBPMFIFORST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SBPMFIFORST_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SBPMFIFORST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_OKFIFORST_FIELD_MASK 0x00000040
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_OKFIFORST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_OKFIFORST_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_OKFIFORST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_DDRFIFORST_FIELD_MASK 0x00000080
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_DDRFIFORST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_DDRFIFORST_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_DDRFIFORST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SRAMFIFORST_FIELD_MASK 0x00000100
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SRAMFIFORST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SRAMFIFORST_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SRAMFIFORST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SKBPTRRST_FIELD_MASK 0x00000200
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SKBPTRRST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SKBPTRRST_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_SKBPTRRST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_STSFIFORST_FIELD_MASK 0x00000400
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_STSFIFORST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_STSFIFORST_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_STSFIFORST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_REQFIFORST_FIELD_MASK 0x00000800
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_REQFIFORST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_REQFIFORST_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_REQFIFORST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_MSGFIFORST_FIELD_MASK 0x00001000
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_MSGFIFORST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_MSGFIFORST_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_MSGFIFORST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_GNXTFIFORST_FIELD_MASK 0x00002000
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_GNXTFIFORST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_GNXTFIFORST_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_GNXTFIFORST_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_FBNFIFORST_FIELD_MASK 0x00004000
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_FBNFIFORST_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_FBNFIFORST_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_FBNFIFORST_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_REG_OFFSET 0x000000B0

#define BBH_TX_COMMON_CONFIGURATIONS_DBGSEL_DBGSEL_FIELD_MASK 0x0000001F
#define BBH_TX_COMMON_CONFIGURATIONS_DBGSEL_DBGSEL_FIELD_WIDTH 5
#define BBH_TX_COMMON_CONFIGURATIONS_DBGSEL_DBGSEL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DBGSEL_DBGSEL_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DBGSEL_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DBGSEL_REG_OFFSET 0x000000B4

#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_MASK 0x00000001
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_TIMER_VAL_FIELD_MASK 0x0000FF00
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_TIMER_VAL_FIELD_WIDTH 8
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_TIMER_VAL_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_TIMER_VAL_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_MASK 0x00010000
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_MASK 0x00700000
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_WIDTH 3
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_MASK 0xFF000000
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_WIDTH 8
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_REG_OFFSET 0x000000B8

#define BBH_TX_COMMON_CONFIGURATIONS_GPR_GPR_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_COMMON_CONFIGURATIONS_GPR_GPR_FIELD_WIDTH 32
#define BBH_TX_COMMON_CONFIGURATIONS_GPR_GPR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_GPR_GPR_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_GPR_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_GPR_REG_OFFSET 0x000000BC

#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_DSDMA_FIELD_MASK 0x00000001
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_DSDMA_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_DSDMA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_DSDMA_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_AGG640_FIELD_MASK 0x00000002
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_AGG640_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_AGG640_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_AGG640_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_PAIR256_FIELD_MASK 0x00000004
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_PAIR256_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_PAIR256_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_PAIR256_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_MACDROP_FIELD_MASK 0x00000008
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_MACDROP_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_MACDROP_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_MACDROP_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_EMBHDR_FIELD_MASK 0x00000010
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_EMBHDR_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_EMBHDR_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_EMBHDR_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_ECNRMRK_FIELD_MASK 0x00000020
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_ECNRMRK_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_ECNRMRK_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_ECNRMRK_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_CRCDROP_FIELD_MASK 0x00000040
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_CRCDROP_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_CRCDROP_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_CRCDROP_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_DBLSOP_FIELD_MASK 0x00000080
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_DBLSOP_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_DBLSOP_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_DBLSOP_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_FPMINI_FIELD_MASK 0x00000100
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_FPMINI_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_FPMINI_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_FPMINI_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_CRDTFIX_FIELD_MASK 0x00000200
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_CRDTFIX_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_CRDTFIX_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_CRDTFIX_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_DISCOPYCRDT_FIELD_MASK 0x00000400
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_DISCOPYCRDT_FIELD_WIDTH 1
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_DISCOPYCRDT_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_DISCOPYCRDT_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_GENERAL_CFG_REG_OFFSET 0x000000C0

#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBYTEIPV4_FIELD_MASK 0x0000001F
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBYTEIPV4_FIELD_WIDTH 5
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBYTEIPV4_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBYTEIPV4_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBITIPV4_FIELD_MASK 0x000000E0
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBITIPV4_FIELD_WIDTH 3
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBITIPV4_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBITIPV4_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBYTEIPV6_FIELD_MASK 0x00001F00
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBYTEIPV6_FIELD_WIDTH 5
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBYTEIPV6_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBYTEIPV6_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBITIPV6_FIELD_MASK 0x0000E000
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBITIPV6_FIELD_WIDTH 3
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBITIPV6_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_ECNBITIPV6_FIELD;
#endif
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_CHKSUMBYTEIPV4_FIELD_MASK 0x003F0000
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_CHKSUMBYTEIPV4_FIELD_WIDTH 6
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_CHKSUMBYTEIPV4_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_CHKSUMBYTEIPV4_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_ECNCFG_REG_OFFSET 0x000000C4

#define BBH_TX_COMMON_CONFIGURATIONS_DDRFPMINIBASEL_DDRFPMINIBASE_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_COMMON_CONFIGURATIONS_DDRFPMINIBASEL_DDRFPMINIBASE_FIELD_WIDTH 32
#define BBH_TX_COMMON_CONFIGURATIONS_DDRFPMINIBASEL_DDRFPMINIBASE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DDRFPMINIBASEL_DDRFPMINIBASE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DDRFPMINIBASEL_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DDRFPMINIBASEL_REG_OFFSET 0x000000E0

#define BBH_TX_COMMON_CONFIGURATIONS_DDRFPMINIBASEH_DDRFPMINIBASE_FIELD_MASK 0x000000FF
#define BBH_TX_COMMON_CONFIGURATIONS_DDRFPMINIBASEH_DDRFPMINIBASE_FIELD_WIDTH 8
#define BBH_TX_COMMON_CONFIGURATIONS_DDRFPMINIBASEH_DDRFPMINIBASE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_COMMON_CONFIGURATIONS_DDRFPMINIBASEH_DDRFPMINIBASE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DDRFPMINIBASEH_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DDRFPMINIBASEH_REG_OFFSET 0x000000E4

#define BBH_TX_WAN_CONFIGURATIONS_Q2RNR_Q0_FIELD_MASK 0x00000003
#define BBH_TX_WAN_CONFIGURATIONS_Q2RNR_Q0_FIELD_WIDTH 2
#define BBH_TX_WAN_CONFIGURATIONS_Q2RNR_Q0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_Q2RNR_Q0_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_Q2RNR_Q1_FIELD_MASK 0x0000000C
#define BBH_TX_WAN_CONFIGURATIONS_Q2RNR_Q1_FIELD_WIDTH 2
#define BBH_TX_WAN_CONFIGURATIONS_Q2RNR_Q1_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_Q2RNR_Q1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_Q2RNR_REG;
#define BBH_TX_WAN_CONFIGURATIONS_Q2RNR_REG_OFFSET 0x00000100
#define BBH_TX_WAN_CONFIGURATIONS_Q2RNR_REG_RAM_CNT 20

#define BBH_TX_WAN_CONFIGURATIONS_QPROF_Q0_FIELD_MASK 0x00000001
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_Q0_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_Q0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_QPROF_Q0_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_Q1_FIELD_MASK 0x00000002
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_Q1_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_Q1_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_QPROF_Q1_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_DIS0_FIELD_MASK 0x00000004
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_DIS0_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_DIS0_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_QPROF_DIS0_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_DIS1_FIELD_MASK 0x00000008
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_DIS1_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_DIS1_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_QPROF_DIS1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_QPROF_REG;
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_REG_OFFSET 0x00000150
#define BBH_TX_WAN_CONFIGURATIONS_QPROF_REG_RAM_CNT 20

#define BBH_TX_WAN_CONFIGURATIONS_PDSIZE_FIFOSIZE0_FIELD_MASK 0x000001FF
#define BBH_TX_WAN_CONFIGURATIONS_PDSIZE_FIFOSIZE0_FIELD_WIDTH 9
#define BBH_TX_WAN_CONFIGURATIONS_PDSIZE_FIFOSIZE0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_PDSIZE_FIFOSIZE0_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_PDSIZE_FIFOSIZE1_FIELD_MASK 0x01FF0000
#define BBH_TX_WAN_CONFIGURATIONS_PDSIZE_FIFOSIZE1_FIELD_WIDTH 9
#define BBH_TX_WAN_CONFIGURATIONS_PDSIZE_FIFOSIZE1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_PDSIZE_FIFOSIZE1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_PDSIZE_REG;
#define BBH_TX_WAN_CONFIGURATIONS_PDSIZE_REG_OFFSET 0x000001A0

#define BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_WKUPTHRESH0_FIELD_MASK 0x000000FF
#define BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_WKUPTHRESH0_FIELD_WIDTH 8
#define BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_WKUPTHRESH0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_WKUPTHRESH0_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_WKUPTHRESH1_FIELD_MASK 0x00FF0000
#define BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_WKUPTHRESH1_FIELD_WIDTH 8
#define BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_WKUPTHRESH1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_WKUPTHRESH1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_REG;
#define BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_REG_OFFSET 0x000001A4

#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT0_FIELD_MASK 0x0000FFFF
#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT0_FIELD_WIDTH 16
#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT0_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT1_FIELD_MASK 0xFFFF0000
#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT1_FIELD_WIDTH 16
#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_REG;
#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_REG_OFFSET 0x000001A8

#define BBH_TX_WAN_CONFIGURATIONS_QMQ_Q0_FIELD_MASK 0x00000001
#define BBH_TX_WAN_CONFIGURATIONS_QMQ_Q0_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_QMQ_Q0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_QMQ_Q0_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_QMQ_Q1_FIELD_MASK 0x00000002
#define BBH_TX_WAN_CONFIGURATIONS_QMQ_Q1_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_QMQ_Q1_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_QMQ_Q1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_QMQ_REG;
#define BBH_TX_WAN_CONFIGURATIONS_QMQ_REG_OFFSET 0x000001B0
#define BBH_TX_WAN_CONFIGURATIONS_QMQ_REG_RAM_CNT 20

#define BBH_TX_WAN_CONFIGURATIONS_STSSIZE_FIFOSIZE0_FIELD_MASK 0x000001FF
#define BBH_TX_WAN_CONFIGURATIONS_STSSIZE_FIFOSIZE0_FIELD_WIDTH 9
#define BBH_TX_WAN_CONFIGURATIONS_STSSIZE_FIFOSIZE0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_STSSIZE_FIFOSIZE0_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_STSSIZE_FIFOSIZE1_FIELD_MASK 0x01FF0000
#define BBH_TX_WAN_CONFIGURATIONS_STSSIZE_FIFOSIZE1_FIELD_WIDTH 9
#define BBH_TX_WAN_CONFIGURATIONS_STSSIZE_FIFOSIZE1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_STSSIZE_FIFOSIZE1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_STSSIZE_REG;
#define BBH_TX_WAN_CONFIGURATIONS_STSSIZE_REG_OFFSET 0x00000200

#define BBH_TX_WAN_CONFIGURATIONS_STSWKUPH_WKUPTHRESH0_FIELD_MASK 0x000000FF
#define BBH_TX_WAN_CONFIGURATIONS_STSWKUPH_WKUPTHRESH0_FIELD_WIDTH 8
#define BBH_TX_WAN_CONFIGURATIONS_STSWKUPH_WKUPTHRESH0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_STSWKUPH_WKUPTHRESH0_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_STSWKUPH_WKUPTHRESH1_FIELD_MASK 0x00FF0000
#define BBH_TX_WAN_CONFIGURATIONS_STSWKUPH_WKUPTHRESH1_FIELD_WIDTH 8
#define BBH_TX_WAN_CONFIGURATIONS_STSWKUPH_WKUPTHRESH1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_STSWKUPH_WKUPTHRESH1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_STSWKUPH_REG;
#define BBH_TX_WAN_CONFIGURATIONS_STSWKUPH_REG_OFFSET 0x00000204

#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_EN_PDLIMITEN_FIELD_MASK 0x00000001
#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_EN_PDLIMITEN_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_EN_PDLIMITEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_EN_PDLIMITEN_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_EN_REG;
#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_EN_REG_OFFSET 0x00000300

#define BBH_TX_WAN_CONFIGURATIONS_PDEMPTY_EMPTY_FIELD_MASK 0x000000FF
#define BBH_TX_WAN_CONFIGURATIONS_PDEMPTY_EMPTY_FIELD_WIDTH 8
#define BBH_TX_WAN_CONFIGURATIONS_PDEMPTY_EMPTY_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_PDEMPTY_EMPTY_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_PDEMPTY_REG;
#define BBH_TX_WAN_CONFIGURATIONS_PDEMPTY_REG_OFFSET 0x00000304

#define BBH_TX_WAN_CONFIGURATIONS_STSEMPTY_EMPTY_FIELD_MASK 0x000000FF
#define BBH_TX_WAN_CONFIGURATIONS_STSEMPTY_EMPTY_FIELD_WIDTH 8
#define BBH_TX_WAN_CONFIGURATIONS_STSEMPTY_EMPTY_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_STSEMPTY_EMPTY_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_STSEMPTY_REG;
#define BBH_TX_WAN_CONFIGURATIONS_STSEMPTY_REG_OFFSET 0x00000308

#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_1_TCONTADDR_FIELD_MASK 0x0000FFFF
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_1_TCONTADDR_FIELD_WIDTH 16
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_1_TCONTADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_1_TCONTADDR_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_1_REG;
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_1_REG_OFFSET 0x00000310
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_1_REG_RAM_CNT 2

#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_PTRADDR_FIELD_MASK 0x0000FFFF
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_PTRADDR_FIELD_WIDTH 16
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_PTRADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_PTRADDR_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_TASK_FIELD_MASK 0x000F0000
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_TASK_FIELD_WIDTH 4
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_TASK_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_TASK_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_REG;
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_REG_OFFSET 0x00000320
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_REG_RAM_CNT 2

#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_1_TCONTADDR_FIELD_MASK 0x0000FFFF
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_1_TCONTADDR_FIELD_WIDTH 16
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_1_TCONTADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_1_TCONTADDR_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_1_REG;
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_1_REG_OFFSET 0x00000330
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_1_REG_RAM_CNT 2

#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_PTRADDR_FIELD_MASK 0x0000FFFF
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_PTRADDR_FIELD_WIDTH 16
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_PTRADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_PTRADDR_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_TASK_FIELD_MASK 0x000F0000
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_TASK_FIELD_WIDTH 4
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_TASK_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_TASK_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_REG;
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_REG_OFFSET 0x00000340
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_REG_RAM_CNT 2

#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_STPLENERR_FIELD_MASK 0x00000001
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_STPLENERR_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_STPLENERR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_EPNCFG_STPLENERR_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_CMP_WIDTH_FIELD_MASK 0x00000002
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_CMP_WIDTH_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_CMP_WIDTH_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_EPNCFG_CMP_WIDTH_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_CONSIDERFULL_FIELD_MASK 0x00000004
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_CONSIDERFULL_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_CONSIDERFULL_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_EPNCFG_CONSIDERFULL_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_ADDCRC_FIELD_MASK 0x00000008
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_ADDCRC_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_ADDCRC_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_EPNCFG_ADDCRC_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_REQ_FULL_FIELD_MASK 0x000000F0
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_REQ_FULL_FIELD_WIDTH 4
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_REQ_FULL_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_EPNCFG_REQ_FULL_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_SENDRDPTR_FIELD_MASK 0x00000100
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_SENDRDPTR_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_SENDRDPTR_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_EPNCFG_SENDRDPTR_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_EPNCFG_REG;
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_REG_OFFSET 0x00000350

#define BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_WDATA_FIELD_MASK 0x0007FFFF
#define BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_WDATA_FIELD_WIDTH 19
#define BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_WDATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_WDATA_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_A_FIELD_MASK 0x07F80000
#define BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_A_FIELD_WIDTH 8
#define BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_A_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_A_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_CMD_FIELD_MASK 0x08000000
#define BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_CMD_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_CMD_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_CMD_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_REG;
#define BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_REG_OFFSET 0x00000354

#define BBH_TX_WAN_CONFIGURATIONS_TS_EN_FIELD_MASK 0x00000001
#define BBH_TX_WAN_CONFIGURATIONS_TS_EN_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_TS_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_TS_EN_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_TS_REG;
#define BBH_TX_WAN_CONFIGURATIONS_TS_REG_OFFSET 0x00000358

#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_MAXWLEN_FIELD_MASK 0x0000FFFF
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_MAXWLEN_FIELD_WIDTH 16
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_MAXWLEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_MAXWLEN_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_MIN_CREDIT_FIELD_MASK 0x07FF0000
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_MIN_CREDIT_FIELD_WIDTH 11
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_MIN_CREDIT_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_MIN_CREDIT_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_SPARE_FIELD_MASK 0x38000000
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_SPARE_FIELD_WIDTH 3
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_SPARE_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_SPARE_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_PRIO_EN_FIELD_MASK 0x40000000
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_PRIO_EN_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_PRIO_EN_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_PRIO_EN_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_SRST_N_FIELD_MASK 0x80000000
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_SRST_N_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_SRST_N_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_SRST_N_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_REG;
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG_REG_OFFSET 0x00000360

#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_FLUSH_WAIT_CYCLES_FIELD_MASK 0x000000FF
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_FLUSH_WAIT_CYCLES_FIELD_WIDTH 8
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_FLUSH_WAIT_CYCLES_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_FLUSH_WAIT_CYCLES_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_FLUSH_DONE_FIELD_MASK 0x00000100
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_FLUSH_DONE_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_FLUSH_DONE_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_FLUSH_DONE_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_FLUSH_WAIT_EN_FIELD_MASK 0x00000600
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_FLUSH_WAIT_EN_FIELD_WIDTH 2
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_FLUSH_WAIT_EN_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_FLUSH_WAIT_EN_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_FLUSH_REQ_FIELD_MASK 0x00000800
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_FLUSH_REQ_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_FLUSH_REQ_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_FLUSH_REQ_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_FLUSH_IGNORE_RD_FIELD_MASK 0x00001000
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_FLUSH_IGNORE_RD_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_FLUSH_IGNORE_RD_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_FLUSH_IGNORE_RD_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_CRDTS_VAL_FIELD_MASK 0x07FF0000
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_CRDTS_VAL_FIELD_WIDTH 11
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_CRDTS_VAL_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_CRDTS_VAL_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_CRDTS_INIT_FIELD_MASK 0x08000000
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_CRDTS_INIT_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_CRDTS_INIT_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_SW_CRDTS_INIT_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_REG;
#define BBH_TX_WAN_CONFIGURATIONS_DSL_CFG2_REG_OFFSET 0x00000364

#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRINIT_INIT_FIELD_MASK 0x00000001
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRINIT_INIT_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRINIT_INIT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_GEMCTRINIT_INIT_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRINIT_INITDONE_FIELD_MASK 0x00000002
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRINIT_INITDONE_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRINIT_INITDONE_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_GEMCTRINIT_INITDONE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_GEMCTRINIT_REG;
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRINIT_REG_OFFSET 0x00000368

#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD_RDADDRESS_FIELD_MASK 0x000000FF
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD_RDADDRESS_FIELD_WIDTH 8
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD_RDADDRESS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD_RDADDRESS_FIELD;
#endif
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD_RD_FIELD_MASK 0x00000100
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD_RD_FIELD_WIDTH 1
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD_RD_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD_RD_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD_REG;
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD_REG_OFFSET 0x0000036C

#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD0_RDDATA_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD0_RDDATA_FIELD_WIDTH 32
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD0_RDDATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD0_RDDATA_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD0_REG;
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD0_REG_OFFSET 0x00000370

#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD1_RDDATA_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD1_RDDATA_FIELD_WIDTH 32
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD1_RDDATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD1_RDDATA_FIELD;
#endif
extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD1_REG;
#define BBH_TX_WAN_CONFIGURATIONS_GEMCTRRD1_REG_OFFSET 0x00000374

#define BBH_TX_UNIFIED_CONFIGURATIONS_Q2RNR_Q0_FIELD_MASK 0x00000003
#define BBH_TX_UNIFIED_CONFIGURATIONS_Q2RNR_Q0_FIELD_WIDTH 2
#define BBH_TX_UNIFIED_CONFIGURATIONS_Q2RNR_Q0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_Q2RNR_Q0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_Q2RNR_Q1_FIELD_MASK 0x0000000C
#define BBH_TX_UNIFIED_CONFIGURATIONS_Q2RNR_Q1_FIELD_WIDTH 2
#define BBH_TX_UNIFIED_CONFIGURATIONS_Q2RNR_Q1_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_Q2RNR_Q1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_Q2RNR_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_Q2RNR_REG_OFFSET 0x00000700
#define BBH_TX_UNIFIED_CONFIGURATIONS_Q2RNR_REG_RAM_CNT 4

#define BBH_TX_UNIFIED_CONFIGURATIONS_CHKSUMQ_Q0_FIELD_MASK 0x00000001
#define BBH_TX_UNIFIED_CONFIGURATIONS_CHKSUMQ_Q0_FIELD_WIDTH 1
#define BBH_TX_UNIFIED_CONFIGURATIONS_CHKSUMQ_Q0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_CHKSUMQ_Q0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_CHKSUMQ_Q1_FIELD_MASK 0x00000002
#define BBH_TX_UNIFIED_CONFIGURATIONS_CHKSUMQ_Q1_FIELD_WIDTH 1
#define BBH_TX_UNIFIED_CONFIGURATIONS_CHKSUMQ_Q1_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_CHKSUMQ_Q1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_CHKSUMQ_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_CHKSUMQ_REG_OFFSET 0x00000710
#define BBH_TX_UNIFIED_CONFIGURATIONS_CHKSUMQ_REG_RAM_CNT 4

#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_Q0_FIELD_MASK 0x00000001
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_Q0_FIELD_WIDTH 1
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_Q0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_Q0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_Q1_FIELD_MASK 0x00000002
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_Q1_FIELD_WIDTH 1
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_Q1_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_Q1_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_DIS0_FIELD_MASK 0x00000004
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_DIS0_FIELD_WIDTH 1
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_DIS0_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_DIS0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_DIS1_FIELD_MASK 0x00000008
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_DIS1_FIELD_WIDTH 1
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_DIS1_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_DIS1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_REG_OFFSET 0x00000750
#define BBH_TX_UNIFIED_CONFIGURATIONS_QPROF_REG_RAM_CNT 4

#define BBH_TX_UNIFIED_CONFIGURATIONS_PDSIZE_FIFOSIZE0_FIELD_MASK 0x000001FF
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDSIZE_FIFOSIZE0_FIELD_WIDTH 9
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDSIZE_FIFOSIZE0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_PDSIZE_FIFOSIZE0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDSIZE_FIFOSIZE1_FIELD_MASK 0x01FF0000
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDSIZE_FIFOSIZE1_FIELD_WIDTH 9
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDSIZE_FIFOSIZE1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_PDSIZE_FIFOSIZE1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_PDSIZE_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDSIZE_REG_OFFSET 0x000007A0

#define BBH_TX_UNIFIED_CONFIGURATIONS_PDWKUPH_WKUPTHRESH0_FIELD_MASK 0x000000FF
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDWKUPH_WKUPTHRESH0_FIELD_WIDTH 8
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDWKUPH_WKUPTHRESH0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_PDWKUPH_WKUPTHRESH0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDWKUPH_WKUPTHRESH1_FIELD_MASK 0x00FF0000
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDWKUPH_WKUPTHRESH1_FIELD_WIDTH 8
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDWKUPH_WKUPTHRESH1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_PDWKUPH_WKUPTHRESH1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_PDWKUPH_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDWKUPH_REG_OFFSET 0x000007A4

#define BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT0_FIELD_MASK 0x0000FFFF
#define BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT0_FIELD_WIDTH 16
#define BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT1_FIELD_MASK 0xFFFF0000
#define BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT1_FIELD_WIDTH 16
#define BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_PDLIMIT1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_REG_OFFSET 0x000007A8

#define BBH_TX_UNIFIED_CONFIGURATIONS_QMQ_Q0_FIELD_MASK 0x00000001
#define BBH_TX_UNIFIED_CONFIGURATIONS_QMQ_Q0_FIELD_WIDTH 1
#define BBH_TX_UNIFIED_CONFIGURATIONS_QMQ_Q0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_QMQ_Q0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_QMQ_Q1_FIELD_MASK 0x00000002
#define BBH_TX_UNIFIED_CONFIGURATIONS_QMQ_Q1_FIELD_WIDTH 1
#define BBH_TX_UNIFIED_CONFIGURATIONS_QMQ_Q1_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_QMQ_Q1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_QMQ_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_QMQ_REG_OFFSET 0x000007B0
#define BBH_TX_UNIFIED_CONFIGURATIONS_QMQ_REG_RAM_CNT 4

#define BBH_TX_UNIFIED_CONFIGURATIONS_MOTF_Q0_FIELD_MASK 0x0000003F
#define BBH_TX_UNIFIED_CONFIGURATIONS_MOTF_Q0_FIELD_WIDTH 6
#define BBH_TX_UNIFIED_CONFIGURATIONS_MOTF_Q0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_MOTF_Q0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_MOTF_Q1_FIELD_MASK 0x00000FC0
#define BBH_TX_UNIFIED_CONFIGURATIONS_MOTF_Q1_FIELD_WIDTH 6
#define BBH_TX_UNIFIED_CONFIGURATIONS_MOTF_Q1_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_MOTF_Q1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_MOTF_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_MOTF_REG_OFFSET 0x000007C0
#define BBH_TX_UNIFIED_CONFIGURATIONS_MOTF_REG_RAM_CNT 4

#define BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_EN_PDLIMITEN_FIELD_MASK 0x00000001
#define BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_EN_PDLIMITEN_FIELD_WIDTH 1
#define BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_EN_PDLIMITEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_EN_PDLIMITEN_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_EN_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_PD_BYTE_TH_EN_REG_OFFSET 0x00000900

#define BBH_TX_UNIFIED_CONFIGURATIONS_PDEMPTY_EMPTY_FIELD_MASK 0x000000FF
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDEMPTY_EMPTY_FIELD_WIDTH 8
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDEMPTY_EMPTY_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_PDEMPTY_EMPTY_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_PDEMPTY_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_PDEMPTY_REG_OFFSET 0x00000904

#define BBH_TX_UNIFIED_CONFIGURATIONS_GTXTHRESH_DDRTHRESH_FIELD_MASK 0x000001FF
#define BBH_TX_UNIFIED_CONFIGURATIONS_GTXTHRESH_DDRTHRESH_FIELD_WIDTH 9
#define BBH_TX_UNIFIED_CONFIGURATIONS_GTXTHRESH_DDRTHRESH_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_GTXTHRESH_DDRTHRESH_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_GTXTHRESH_SRAMTHRESH_FIELD_MASK 0x01FF0000
#define BBH_TX_UNIFIED_CONFIGURATIONS_GTXTHRESH_SRAMTHRESH_FIELD_WIDTH 9
#define BBH_TX_UNIFIED_CONFIGURATIONS_GTXTHRESH_SRAMTHRESH_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_GTXTHRESH_SRAMTHRESH_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_GTXTHRESH_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_GTXTHRESH_REG_OFFSET 0x00000908

#define BBH_TX_UNIFIED_CONFIGURATIONS_EEE_EN_FIELD_MASK 0x000000FF
#define BBH_TX_UNIFIED_CONFIGURATIONS_EEE_EN_FIELD_WIDTH 8
#define BBH_TX_UNIFIED_CONFIGURATIONS_EEE_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_EEE_EN_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_EEE_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_EEE_REG_OFFSET 0x0000090C

#define BBH_TX_UNIFIED_CONFIGURATIONS_TS_EN_FIELD_MASK 0x000000FF
#define BBH_TX_UNIFIED_CONFIGURATIONS_TS_EN_FIELD_WIDTH 8
#define BBH_TX_UNIFIED_CONFIGURATIONS_TS_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_TS_EN_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_TS_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_TS_REG_OFFSET 0x00000910

#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_INIT_FIELD_MASK 0x000000FF
#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_INIT_FIELD_WIDTH 8
#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_INIT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_INIT_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_MIN_PD_FIELD_MASK 0x0001FF00
#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_MIN_PD_FIELD_WIDTH 9
#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_MIN_PD_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_MIN_PD_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_MIN_DATA_FIELD_MASK 0x1FFE0000
#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_MIN_DATA_FIELD_WIDTH 12
#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_MIN_DATA_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_MIN_DATA_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_USE_BUF_RDY_FIELD_MASK 0x20000000
#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_USE_BUF_RDY_FIELD_WIDTH 1
#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_USE_BUF_RDY_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_USE_BUF_RDY_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_FE_CREDITS_REG_OFFSET 0x00000914

#define BBH_TX_UNIFIED_CONFIGURATIONS_FEBASE_FIFOBASE0_FIELD_MASK 0x00000FFF
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEBASE_FIFOBASE0_FIELD_WIDTH 12
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEBASE_FIFOBASE0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_FEBASE_FIFOBASE0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEBASE_FIFOBASE1_FIELD_MASK 0x0FFF0000
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEBASE_FIFOBASE1_FIELD_WIDTH 12
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEBASE_FIFOBASE1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_FEBASE_FIFOBASE1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_FEBASE_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEBASE_REG_OFFSET 0x00000920
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEBASE_REG_RAM_CNT 4

#define BBH_TX_UNIFIED_CONFIGURATIONS_FESIZE_FIFOSIZE0_FIELD_MASK 0x00000FFF
#define BBH_TX_UNIFIED_CONFIGURATIONS_FESIZE_FIFOSIZE0_FIELD_WIDTH 12
#define BBH_TX_UNIFIED_CONFIGURATIONS_FESIZE_FIFOSIZE0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_FESIZE_FIFOSIZE0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_FESIZE_FIFOSIZE1_FIELD_MASK 0x0FFF0000
#define BBH_TX_UNIFIED_CONFIGURATIONS_FESIZE_FIFOSIZE1_FIELD_WIDTH 12
#define BBH_TX_UNIFIED_CONFIGURATIONS_FESIZE_FIFOSIZE1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_FESIZE_FIFOSIZE1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_FESIZE_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_FESIZE_REG_OFFSET 0x00000940
#define BBH_TX_UNIFIED_CONFIGURATIONS_FESIZE_REG_RAM_CNT 4

#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDBASE_FIFOBASE0_FIELD_MASK 0x000001FF
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDBASE_FIFOBASE0_FIELD_WIDTH 9
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDBASE_FIFOBASE0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_FEPDBASE_FIFOBASE0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDBASE_FIFOBASE1_FIELD_MASK 0x01FF0000
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDBASE_FIFOBASE1_FIELD_WIDTH 9
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDBASE_FIFOBASE1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_FEPDBASE_FIFOBASE1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_FEPDBASE_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDBASE_REG_OFFSET 0x00000960
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDBASE_REG_RAM_CNT 4

#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDSIZE_FIFOSIZE0_FIELD_MASK 0x000001FF
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDSIZE_FIFOSIZE0_FIELD_WIDTH 9
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDSIZE_FIFOSIZE0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_FEPDSIZE_FIFOSIZE0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDSIZE_FIFOSIZE1_FIELD_MASK 0x01FF0000
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDSIZE_FIFOSIZE1_FIELD_WIDTH 9
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDSIZE_FIFOSIZE1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_FEPDSIZE_FIFOSIZE1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_FEPDSIZE_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDSIZE_REG_OFFSET 0x00000980
#define BBH_TX_UNIFIED_CONFIGURATIONS_FEPDSIZE_REG_RAM_CNT 4

#define BBH_TX_UNIFIED_CONFIGURATIONS_TXWRR_W0_FIELD_MASK 0x0000000F
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXWRR_W0_FIELD_WIDTH 4
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXWRR_W0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_TXWRR_W0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXWRR_W1_FIELD_MASK 0x000F0000
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXWRR_W1_FIELD_WIDTH 4
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXWRR_W1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_TXWRR_W1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_TXWRR_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXWRR_REG_OFFSET 0x000009A0
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXWRR_REG_RAM_CNT 4

#define BBH_TX_UNIFIED_CONFIGURATIONS_SGMTWRR_W0_FIELD_MASK 0x0000000F
#define BBH_TX_UNIFIED_CONFIGURATIONS_SGMTWRR_W0_FIELD_WIDTH 4
#define BBH_TX_UNIFIED_CONFIGURATIONS_SGMTWRR_W0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_SGMTWRR_W0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_SGMTWRR_W1_FIELD_MASK 0x000F0000
#define BBH_TX_UNIFIED_CONFIGURATIONS_SGMTWRR_W1_FIELD_WIDTH 4
#define BBH_TX_UNIFIED_CONFIGURATIONS_SGMTWRR_W1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_SGMTWRR_W1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_SGMTWRR_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_SGMTWRR_REG_OFFSET 0x000009B0
#define BBH_TX_UNIFIED_CONFIGURATIONS_SGMTWRR_REG_RAM_CNT 4

#define BBH_TX_UNIFIED_CONFIGURATIONS_TXTHRESH_THRESH0_FIELD_MASK 0x000007FF
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXTHRESH_THRESH0_FIELD_WIDTH 11
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXTHRESH_THRESH0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_TXTHRESH_THRESH0_FIELD;
#endif
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXTHRESH_THRESH1_FIELD_MASK 0x07FF0000
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXTHRESH_THRESH1_FIELD_WIDTH 11
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXTHRESH_THRESH1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_UNIFIED_CONFIGURATIONS_TXTHRESH_THRESH1_FIELD;
#endif
extern const ru_reg_rec BBH_TX_UNIFIED_CONFIGURATIONS_TXTHRESH_REG;
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXTHRESH_REG_OFFSET 0x000009E0
#define BBH_TX_UNIFIED_CONFIGURATIONS_TXTHRESH_REG_RAM_CNT 4

#define BBH_TX_DEBUG_COUNTERS_TXSRAMPD_SRAMPD_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_TXSRAMPD_SRAMPD_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_TXSRAMPD_SRAMPD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_TXSRAMPD_SRAMPD_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_TXSRAMPD_REG;
#define BBH_TX_DEBUG_COUNTERS_TXSRAMPD_REG_OFFSET 0x00000A00

#define BBH_TX_DEBUG_COUNTERS_TXDDRPD_DDRPD_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_TXDDRPD_DDRPD_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_TXDDRPD_DDRPD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_TXDDRPD_DDRPD_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_TXDDRPD_REG;
#define BBH_TX_DEBUG_COUNTERS_TXDDRPD_REG_OFFSET 0x00000A04

#define BBH_TX_DEBUG_COUNTERS_PDDROP_PDDROP_FIELD_MASK 0x0000FFFF
#define BBH_TX_DEBUG_COUNTERS_PDDROP_PDDROP_FIELD_WIDTH 16
#define BBH_TX_DEBUG_COUNTERS_PDDROP_PDDROP_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_PDDROP_PDDROP_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_PDDROP_REG;
#define BBH_TX_DEBUG_COUNTERS_PDDROP_REG_OFFSET 0x00000A08

#define BBH_TX_DEBUG_COUNTERS_STSCNT_STSCNT_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_STSCNT_STSCNT_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_STSCNT_STSCNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_STSCNT_STSCNT_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_STSCNT_REG;
#define BBH_TX_DEBUG_COUNTERS_STSCNT_REG_OFFSET 0x00000A10

#define BBH_TX_DEBUG_COUNTERS_STSDROP_STSDROP_FIELD_MASK 0x0000FFFF
#define BBH_TX_DEBUG_COUNTERS_STSDROP_STSDROP_FIELD_WIDTH 16
#define BBH_TX_DEBUG_COUNTERS_STSDROP_STSDROP_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_STSDROP_STSDROP_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_STSDROP_REG;
#define BBH_TX_DEBUG_COUNTERS_STSDROP_REG_OFFSET 0x00000A14

#define BBH_TX_DEBUG_COUNTERS_MSGCNT_MSGCNT_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_MSGCNT_MSGCNT_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_MSGCNT_MSGCNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_MSGCNT_MSGCNT_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_MSGCNT_REG;
#define BBH_TX_DEBUG_COUNTERS_MSGCNT_REG_OFFSET 0x00000A18

#define BBH_TX_DEBUG_COUNTERS_MSGDROP_MSGDROP_FIELD_MASK 0x0000FFFF
#define BBH_TX_DEBUG_COUNTERS_MSGDROP_MSGDROP_FIELD_WIDTH 16
#define BBH_TX_DEBUG_COUNTERS_MSGDROP_MSGDROP_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_MSGDROP_MSGDROP_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_MSGDROP_REG;
#define BBH_TX_DEBUG_COUNTERS_MSGDROP_REG_OFFSET 0x00000A1C

#define BBH_TX_DEBUG_COUNTERS_GETNEXTNULL_GETNEXTNULL_FIELD_MASK 0x0000FFFF
#define BBH_TX_DEBUG_COUNTERS_GETNEXTNULL_GETNEXTNULL_FIELD_WIDTH 16
#define BBH_TX_DEBUG_COUNTERS_GETNEXTNULL_GETNEXTNULL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_GETNEXTNULL_GETNEXTNULL_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_GETNEXTNULL_REG;
#define BBH_TX_DEBUG_COUNTERS_GETNEXTNULL_REG_OFFSET 0x00000A20

#define BBH_TX_DEBUG_COUNTERS_FLUSHPKTS_FLSHPKTS_FIELD_MASK 0x0000FFFF
#define BBH_TX_DEBUG_COUNTERS_FLUSHPKTS_FLSHPKTS_FIELD_WIDTH 16
#define BBH_TX_DEBUG_COUNTERS_FLUSHPKTS_FLSHPKTS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_FLUSHPKTS_FLSHPKTS_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_FLUSHPKTS_REG;
#define BBH_TX_DEBUG_COUNTERS_FLUSHPKTS_REG_OFFSET 0x00000A24

#define BBH_TX_DEBUG_COUNTERS_LENERR_LENERR_FIELD_MASK 0x0000FFFF
#define BBH_TX_DEBUG_COUNTERS_LENERR_LENERR_FIELD_WIDTH 16
#define BBH_TX_DEBUG_COUNTERS_LENERR_LENERR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_LENERR_LENERR_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_LENERR_REG;
#define BBH_TX_DEBUG_COUNTERS_LENERR_REG_OFFSET 0x00000A28

#define BBH_TX_DEBUG_COUNTERS_AGGRLENERR_AGGRLENERR_FIELD_MASK 0x0000FFFF
#define BBH_TX_DEBUG_COUNTERS_AGGRLENERR_AGGRLENERR_FIELD_WIDTH 16
#define BBH_TX_DEBUG_COUNTERS_AGGRLENERR_AGGRLENERR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_AGGRLENERR_AGGRLENERR_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_AGGRLENERR_REG;
#define BBH_TX_DEBUG_COUNTERS_AGGRLENERR_REG_OFFSET 0x00000A2C

#define BBH_TX_DEBUG_COUNTERS_SRAMPKT_SRAMPKT_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_SRAMPKT_SRAMPKT_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_SRAMPKT_SRAMPKT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SRAMPKT_SRAMPKT_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_SRAMPKT_REG;
#define BBH_TX_DEBUG_COUNTERS_SRAMPKT_REG_OFFSET 0x00000A30

#define BBH_TX_DEBUG_COUNTERS_DDRPKT_DDRPKT_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_DDRPKT_DDRPKT_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_DDRPKT_DDRPKT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DDRPKT_DDRPKT_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_DDRPKT_REG;
#define BBH_TX_DEBUG_COUNTERS_DDRPKT_REG_OFFSET 0x00000A34

#define BBH_TX_DEBUG_COUNTERS_TXSRAMBYTE_SRAMBYTE_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_TXSRAMBYTE_SRAMBYTE_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_TXSRAMBYTE_SRAMBYTE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_TXSRAMBYTE_SRAMBYTE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_TXSRAMBYTE_REG;
#define BBH_TX_DEBUG_COUNTERS_TXSRAMBYTE_REG_OFFSET 0x00000A38

#define BBH_TX_DEBUG_COUNTERS_TXDDRBYTE_DDRBYTE_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_TXDDRBYTE_DDRBYTE_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_TXDDRBYTE_DDRBYTE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_TXDDRBYTE_DDRBYTE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_TXDDRBYTE_REG;
#define BBH_TX_DEBUG_COUNTERS_TXDDRBYTE_REG_OFFSET 0x00000A3C

#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDSEL_FIELD_MASK 0x00000001
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDSEL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_PDSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDVSEL_FIELD_MASK 0x00000002
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDVSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDVSEL_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_PDVSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDEMPTYSEL_FIELD_MASK 0x00000004
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDEMPTYSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDEMPTYSEL_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_PDEMPTYSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDFULLSEL_FIELD_MASK 0x00000008
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDFULLSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDFULLSEL_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_PDFULLSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDBEMPTYSEL_FIELD_MASK 0x00000010
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDBEMPTYSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDBEMPTYSEL_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_PDBEMPTYSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDFFWKPSEL_FIELD_MASK 0x00000020
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDFFWKPSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_PDFFWKPSEL_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_PDFFWKPSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNSEL_FIELD_MASK 0x00000040
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNSEL_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNVSEL_FIELD_MASK 0x00000080
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNVSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNVSEL_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNVSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNEMPTYSEL_FIELD_MASK 0x00000100
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNEMPTYSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNEMPTYSEL_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNEMPTYSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNFULLSEL_FIELD_MASK 0x00000200
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNFULLSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNFULLSEL_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_FBNFULLSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTSEL_FIELD_MASK 0x00000400
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTSEL_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTVSEL_FIELD_MASK 0x00000800
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTVSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTVSEL_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTVSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTEMPTYSEL_FIELD_MASK 0x00001000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTEMPTYSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTEMPTYSEL_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTEMPTYSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTFULLSEL_FIELD_MASK 0x00002000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTFULLSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTFULLSEL_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_GETNEXTFULLSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GPNCNTXTSEL_FIELD_MASK 0x00004000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GPNCNTXTSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_GPNCNTXTSEL_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_GPNCNTXTSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_BPMSEL_FIELD_MASK 0x00008000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_BPMSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_BPMSEL_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_BPMSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_BPMFSEL_FIELD_MASK 0x00010000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_BPMFSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_BPMFSEL_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_BPMFSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_SBPMSEL_FIELD_MASK 0x00020000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_SBPMSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_SBPMSEL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_SBPMSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_SBPMFSEL_FIELD_MASK 0x00040000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_SBPMFSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_SBPMFSEL_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_SBPMFSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSSEL_FIELD_MASK 0x00080000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSSEL_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_STSSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSVSEL_FIELD_MASK 0x00100000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSVSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSVSEL_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_STSVSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSEMPTYSEL_FIELD_MASK 0x00200000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSEMPTYSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSEMPTYSEL_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_STSEMPTYSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSFULLSEL_FIELD_MASK 0x00400000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSFULLSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSFULLSEL_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_STSFULLSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSBEMPTYSEL_FIELD_MASK 0x00800000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSBEMPTYSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSBEMPTYSEL_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_STSBEMPTYSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSFFWKPSEL_FIELD_MASK 0x01000000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSFFWKPSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_STSFFWKPSEL_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_STSFFWKPSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_MSGSEL_FIELD_MASK 0x02000000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_MSGSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_MSGSEL_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_MSGSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_MSGVSEL_FIELD_MASK 0x04000000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_MSGVSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_MSGVSEL_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_MSGVSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_EPNREQSEL_FIELD_MASK 0x08000000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_EPNREQSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_EPNREQSEL_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_EPNREQSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_DATASEL_FIELD_MASK 0x10000000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_DATASEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_DATASEL_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_DATASEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_REORDERSEL_FIELD_MASK 0x20000000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_REORDERSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_REORDERSEL_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_REORDERSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_TSINFOSEL_FIELD_MASK 0x40000000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_TSINFOSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_TSINFOSEL_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_TSINFOSEL_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_MACTXSEL_FIELD_MASK 0x80000000
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_MACTXSEL_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_MACTXSEL_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_MACTXSEL_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_REG;
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_REG_OFFSET 0x00000A40

#define BBH_TX_DEBUG_COUNTERS_SWRDADDR_RDADDR_FIELD_MASK 0x000007FF
#define BBH_TX_DEBUG_COUNTERS_SWRDADDR_RDADDR_FIELD_WIDTH 11
#define BBH_TX_DEBUG_COUNTERS_SWRDADDR_RDADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDADDR_RDADDR_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_SWRDADDR_REG;
#define BBH_TX_DEBUG_COUNTERS_SWRDADDR_REG_OFFSET 0x00000A44

#define BBH_TX_DEBUG_COUNTERS_SWRDDATA_DATA_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_SWRDDATA_DATA_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_SWRDDATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_SWRDDATA_DATA_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_SWRDDATA_REG;
#define BBH_TX_DEBUG_COUNTERS_SWRDDATA_REG_OFFSET 0x00000A48

#define BBH_TX_DEBUG_COUNTERS_UNIFIEDPKT_UNIFIED_PKT_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_UNIFIEDPKT_UNIFIED_PKT_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_UNIFIEDPKT_UNIFIED_PKT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_UNIFIEDPKT_UNIFIED_PKT_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_UNIFIEDPKT_REG;
#define BBH_TX_DEBUG_COUNTERS_UNIFIEDPKT_REG_OFFSET 0x00000A50
#define BBH_TX_DEBUG_COUNTERS_UNIFIEDPKT_REG_RAM_CNT 8

#define BBH_TX_DEBUG_COUNTERS_UNIFIEDBYTE_DDRBYTE_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_UNIFIEDBYTE_DDRBYTE_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_UNIFIEDBYTE_DDRBYTE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_UNIFIEDBYTE_DDRBYTE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_UNIFIEDBYTE_REG;
#define BBH_TX_DEBUG_COUNTERS_UNIFIEDBYTE_REG_OFFSET 0x00000A70
#define BBH_TX_DEBUG_COUNTERS_UNIFIEDBYTE_REG_RAM_CNT 8

#define BBH_TX_DEBUG_COUNTERS_DSL_STS_OFLW_Q_FIELD_MASK 0x0000000F
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_OFLW_Q_FIELD_WIDTH 4
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_OFLW_Q_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DSL_STS_OFLW_Q_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_OFLW_FIELD_MASK 0x00000080
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_OFLW_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_OFLW_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DSL_STS_OFLW_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_FLUSH_REQ_FIELD_MASK 0x00000100
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_FLUSH_REQ_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_FLUSH_REQ_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DSL_STS_FLUSH_REQ_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_FLUSH_FIELD_MASK 0x00000200
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_FLUSH_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_FLUSH_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DSL_STS_FLUSH_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_FLUSH_DONE_FIELD_MASK 0x00000400
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_FLUSH_DONE_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_FLUSH_DONE_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DSL_STS_FLUSH_DONE_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_INIT_REQ_FIELD_MASK 0x00000800
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_INIT_REQ_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_INIT_REQ_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DSL_STS_INIT_REQ_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_INIT_DONE_FIELD_MASK 0x00001000
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_INIT_DONE_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_INIT_DONE_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DSL_STS_INIT_DONE_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_CREDIT_INIT_VAL_FIELD_MASK 0x07FF0000
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_CREDIT_INIT_VAL_FIELD_WIDTH 11
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_CREDIT_INIT_VAL_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DSL_STS_CREDIT_INIT_VAL_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_DSL_STS_REG;
#define BBH_TX_DEBUG_COUNTERS_DSL_STS_REG_OFFSET 0x00000A90

#define BBH_TX_DEBUG_COUNTERS_DSL_CREDITS_CREDITS_FIELD_MASK 0x000007FF
#define BBH_TX_DEBUG_COUNTERS_DSL_CREDITS_CREDITS_FIELD_WIDTH 11
#define BBH_TX_DEBUG_COUNTERS_DSL_CREDITS_CREDITS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DSL_CREDITS_CREDITS_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_DSL_CREDITS_REG;
#define BBH_TX_DEBUG_COUNTERS_DSL_CREDITS_REG_OFFSET 0x00000AA0
#define BBH_TX_DEBUG_COUNTERS_DSL_CREDITS_REG_RAM_CNT 16

#define BBH_TX_DEBUG_COUNTERS_DBGOUTREG_DBGVEC_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_DBGOUTREG_DBGVEC_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_DBGOUTREG_DBGVEC_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DBGOUTREG_DBGVEC_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_DBGOUTREG_REG;
#define BBH_TX_DEBUG_COUNTERS_DBGOUTREG_REG_OFFSET 0x00000B00
#define BBH_TX_DEBUG_COUNTERS_DBGOUTREG_REG_RAM_CNT 32

#define BBH_TX_DEBUG_COUNTERS_IN_SEGMENTATION_IN_SEGMENTATION_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_IN_SEGMENTATION_IN_SEGMENTATION_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_IN_SEGMENTATION_IN_SEGMENTATION_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_IN_SEGMENTATION_IN_SEGMENTATION_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_IN_SEGMENTATION_REG;
#define BBH_TX_DEBUG_COUNTERS_IN_SEGMENTATION_REG_OFFSET 0x00000B80
#define BBH_TX_DEBUG_COUNTERS_IN_SEGMENTATION_REG_RAM_CNT 2

#define BBH_TX_DEBUG_COUNTERS_UNIFIED_DATA_CREDITS_CREDITS_FIELD_MASK 0x00000FFF
#define BBH_TX_DEBUG_COUNTERS_UNIFIED_DATA_CREDITS_CREDITS_FIELD_WIDTH 12
#define BBH_TX_DEBUG_COUNTERS_UNIFIED_DATA_CREDITS_CREDITS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_UNIFIED_DATA_CREDITS_CREDITS_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_UNIFIED_DATA_CREDITS_REG;
#define BBH_TX_DEBUG_COUNTERS_UNIFIED_DATA_CREDITS_REG_OFFSET 0x00000B90
#define BBH_TX_DEBUG_COUNTERS_UNIFIED_DATA_CREDITS_REG_RAM_CNT 8

#define BBH_TX_DEBUG_COUNTERS_UNIFIED_PD_CREDITS_CREDITS_FIELD_MASK 0x000001FF
#define BBH_TX_DEBUG_COUNTERS_UNIFIED_PD_CREDITS_CREDITS_FIELD_WIDTH 9
#define BBH_TX_DEBUG_COUNTERS_UNIFIED_PD_CREDITS_CREDITS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_UNIFIED_PD_CREDITS_CREDITS_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_UNIFIED_PD_CREDITS_REG;
#define BBH_TX_DEBUG_COUNTERS_UNIFIED_PD_CREDITS_REG_OFFSET 0x00000BB0
#define BBH_TX_DEBUG_COUNTERS_UNIFIED_PD_CREDITS_REG_RAM_CNT 8

#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_DDR_FIFO_FIELD_MASK 0x00000001
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_DDR_FIFO_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_DDR_FIFO_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_DDR_FIFO_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SRAM_FIFO_FIELD_MASK 0x00000002
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SRAM_FIFO_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SRAM_FIFO_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SRAM_FIFO_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_DDR_REORDER_FIFO_FIELD_MASK 0x00000004
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_DDR_REORDER_FIFO_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_DDR_REORDER_FIFO_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_DDR_REORDER_FIFO_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SRAM_REORDER_FIFO_FIELD_MASK 0x00000008
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SRAM_REORDER_FIFO_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SRAM_REORDER_FIFO_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SRAM_REORDER_FIFO_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_BPM_FIFO_FIELD_MASK 0x00000010
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_BPM_FIFO_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_BPM_FIFO_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_BPM_FIFO_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_BPM_FLUSH_FIFO_FIELD_MASK 0x00000020
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_BPM_FLUSH_FIFO_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_BPM_FLUSH_FIFO_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_BPM_FLUSH_FIFO_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_BPM_EOP_FIFO_FIELD_MASK 0x00000040
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_BPM_EOP_FIFO_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_BPM_EOP_FIFO_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_BPM_EOP_FIFO_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SBPM_FIFO_FIELD_MASK 0x00000080
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SBPM_FIFO_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SBPM_FIFO_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SBPM_FIFO_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SBPM_FLUSH_FIFO_FIELD_MASK 0x00000100
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SBPM_FLUSH_FIFO_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SBPM_FLUSH_FIFO_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SBPM_FLUSH_FIFO_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SBPM_EOP_FIFO_FIELD_MASK 0x00000200
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SBPM_EOP_FIFO_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SBPM_EOP_FIFO_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_SBPM_EOP_FIFO_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_DBR_SYNC_FIFO_FIELD_MASK 0x00000400
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_DBR_SYNC_FIFO_FIELD_WIDTH 1
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_DBR_SYNC_FIFO_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_DBR_SYNC_FIFO_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_REG;
#define BBH_TX_DEBUG_COUNTERS_FIFOS_OVERRUN_REG_OFFSET 0x00000BD0

#define BBH_TX_DEBUG_COUNTERS_CHKSUMSRAMPD_SRAMPD_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_CHKSUMSRAMPD_SRAMPD_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_CHKSUMSRAMPD_SRAMPD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_CHKSUMSRAMPD_SRAMPD_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_CHKSUMSRAMPD_REG;
#define BBH_TX_DEBUG_COUNTERS_CHKSUMSRAMPD_REG_OFFSET 0x00000BE0

#define BBH_TX_DEBUG_COUNTERS_CHKSUMDDRPD_DDRPD_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_CHKSUMDDRPD_DDRPD_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_CHKSUMDDRPD_DDRPD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_CHKSUMDDRPD_DDRPD_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_CHKSUMDDRPD_REG;
#define BBH_TX_DEBUG_COUNTERS_CHKSUMDDRPD_REG_OFFSET 0x00000BE4

#define BBH_TX_DEBUG_COUNTERS_CHKSUMSRAMBYTE_SRAMBYTE_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_CHKSUMSRAMBYTE_SRAMBYTE_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_CHKSUMSRAMBYTE_SRAMBYTE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_CHKSUMSRAMBYTE_SRAMBYTE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_CHKSUMSRAMBYTE_REG;
#define BBH_TX_DEBUG_COUNTERS_CHKSUMSRAMBYTE_REG_OFFSET 0x00000BE8

#define BBH_TX_DEBUG_COUNTERS_CHKSUMDDRBYTE_DDRBYTE_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_CHKSUMDDRBYTE_DDRBYTE_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_CHKSUMDDRBYTE_DDRBYTE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_CHKSUMDDRBYTE_DDRBYTE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_CHKSUMDDRBYTE_REG;
#define BBH_TX_DEBUG_COUNTERS_CHKSUMDDRBYTE_REG_OFFSET 0x00000BEC

#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPSRAMPD_SRAMPD_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPSRAMPD_SRAMPD_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPSRAMPD_SRAMPD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_CHKSUMBYPSRAMPD_SRAMPD_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_CHKSUMBYPSRAMPD_REG;
#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPSRAMPD_REG_OFFSET 0x00000BF0

#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPDDRPD_DDRPD_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPDDRPD_DDRPD_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPDDRPD_DDRPD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_CHKSUMBYPDDRPD_DDRPD_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_CHKSUMBYPDDRPD_REG;
#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPDDRPD_REG_OFFSET 0x00000BF4

#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPSRAMBYTE_SRAMBYTE_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPSRAMBYTE_SRAMBYTE_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPSRAMBYTE_SRAMBYTE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_CHKSUMBYPSRAMBYTE_SRAMBYTE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_CHKSUMBYPSRAMBYTE_REG;
#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPSRAMBYTE_REG_OFFSET 0x00000BF8

#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPDDRBYTE_DDRBYTE_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPDDRBYTE_DDRBYTE_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPDDRBYTE_DDRBYTE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_CHKSUMBYPDDRBYTE_DDRBYTE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_CHKSUMBYPDDRBYTE_REG;
#define BBH_TX_DEBUG_COUNTERS_CHKSUMBYPDDRBYTE_REG_OFFSET 0x00000BFC

#define BBH_TX_DEBUG_COUNTERS_DISGEMDROPPKT_DROPPKT_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_DISGEMDROPPKT_DROPPKT_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_DISGEMDROPPKT_DROPPKT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DISGEMDROPPKT_DROPPKT_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_DISGEMDROPPKT_REG;
#define BBH_TX_DEBUG_COUNTERS_DISGEMDROPPKT_REG_OFFSET 0x00000C00

#define BBH_TX_DEBUG_COUNTERS_DISGEMDROPBYTE_DROPBYTE_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_DISGEMDROPBYTE_DROPBYTE_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_DISGEMDROPBYTE_DROPBYTE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_DISGEMDROPBYTE_DROPBYTE_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_DISGEMDROPBYTE_REG;
#define BBH_TX_DEBUG_COUNTERS_DISGEMDROPBYTE_REG_OFFSET 0x00000C04

#define BBH_TX_DEBUG_COUNTERS_ECNPKT_ECNPKT_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_ECNPKT_ECNPKT_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_ECNPKT_ECNPKT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_ECNPKT_ECNPKT_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_ECNPKT_REG;
#define BBH_TX_DEBUG_COUNTERS_ECNPKT_REG_OFFSET 0x00000C08

#define BBH_TX_DEBUG_COUNTERS_ECNBYTES_ECNBYTES_FIELD_MASK 0xFFFFFFFF
#define BBH_TX_DEBUG_COUNTERS_ECNBYTES_ECNBYTES_FIELD_WIDTH 32
#define BBH_TX_DEBUG_COUNTERS_ECNBYTES_ECNBYTES_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_ECNBYTES_ECNBYTES_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_ECNBYTES_REG;
#define BBH_TX_DEBUG_COUNTERS_ECNBYTES_REG_OFFSET 0x00000C0C

#define BBH_TX_DEBUG_COUNTERS_ECNMARKERR_V1_FIELD_MASK 0x0000FFFF
#define BBH_TX_DEBUG_COUNTERS_ECNMARKERR_V1_FIELD_WIDTH 16
#define BBH_TX_DEBUG_COUNTERS_ECNMARKERR_V1_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_ECNMARKERR_V1_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_ECNMARKERR_V2_FIELD_MASK 0xFFFF0000
#define BBH_TX_DEBUG_COUNTERS_ECNMARKERR_V2_FIELD_WIDTH 16
#define BBH_TX_DEBUG_COUNTERS_ECNMARKERR_V2_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_ECNMARKERR_V2_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_ECNMARKERR_REG;
#define BBH_TX_DEBUG_COUNTERS_ECNMARKERR_REG_OFFSET 0x00000C10

#define BBH_TX_DEBUG_COUNTERS_ECNLENERR_V1_FIELD_MASK 0x0000FFFF
#define BBH_TX_DEBUG_COUNTERS_ECNLENERR_V1_FIELD_WIDTH 16
#define BBH_TX_DEBUG_COUNTERS_ECNLENERR_V1_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_ECNLENERR_V1_FIELD;
#endif
#define BBH_TX_DEBUG_COUNTERS_ECNLENERR_V2_FIELD_MASK 0xFFFF0000
#define BBH_TX_DEBUG_COUNTERS_ECNLENERR_V2_FIELD_WIDTH 16
#define BBH_TX_DEBUG_COUNTERS_ECNLENERR_V2_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec BBH_TX_DEBUG_COUNTERS_ECNLENERR_V2_FIELD;
#endif
extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_ECNLENERR_REG;
#define BBH_TX_DEBUG_COUNTERS_ECNLENERR_REG_OFFSET 0x00000C14

extern const ru_block_rec BBH_TX_BLOCK;

#endif
