// Seed: 2798107289
module module_0 (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    input wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wor id_6,
    input wor id_7,
    input tri id_8,
    input tri id_9,
    input supply1 id_10,
    input supply1 id_11,
    output supply1 id_12,
    input tri0 id_13,
    output wand id_14,
    input wire id_15,
    input uwire id_16,
    input wor id_17,
    input uwire id_18,
    input tri0 id_19,
    input supply1 id_20,
    input tri id_21,
    input wor id_22,
    input supply0 id_23,
    input supply0 id_24,
    input supply0 id_25,
    output tri0 id_26,
    input tri0 id_27,
    output uwire id_28,
    input wire id_29,
    input uwire id_30,
    input uwire id_31,
    input wor id_32,
    input supply0 id_33,
    input supply0 id_34,
    output wand id_35,
    output supply1 id_36
);
  assign id_12 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output logic id_3
);
  initial id_3 = #1 1'b0 + id_2;
  module_0(
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_0
  );
endmodule
