Reading timing models for corner nom_tt_025C_5v00…
Reading cell library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/06-yosys-synthesis/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012025    0.179673    0.748219    0.748219 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.179673    0.000000    0.748219 v _144_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.270605    0.199034    0.947253 ^ _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.270605    0.000000    0.947253 ^ _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.156148    0.131486    1.078738 v _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.156148    0.000000    1.078738 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.078738   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.133774    0.383774   library hold time
                                              0.383774   data required time
---------------------------------------------------------------------------------------------
                                              0.383774   data required time
                                             -1.078738   data arrival time
---------------------------------------------------------------------------------------------
                                              0.694965   slack (MET)


Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.010879    0.169638    0.740492    0.740492 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.169638    0.000000    0.740492 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004090    0.232837    0.190415    0.930906 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _075_ (net)
                      0.232837    0.000000    0.930906 ^ _140_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.196544    0.164659    1.095565 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.196544    0.000000    1.095565 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.095565   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.125903    0.375903   library hold time
                                              0.375903   data required time
---------------------------------------------------------------------------------------------
                                              0.375903   data required time
                                             -1.095565   data arrival time
---------------------------------------------------------------------------------------------
                                              0.719662   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016687    0.220494    0.779653    0.779653 v _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.220494    0.000000    0.779653 v _142_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004243    0.268556    0.245327    1.024979 ^ _142_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.268556    0.000000    1.024979 ^ _143_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.155615    0.131214    1.156193 v _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.155615    0.000000    1.156193 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.156193   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.133877    0.383877   library hold time
                                              0.383877   data required time
---------------------------------------------------------------------------------------------
                                              0.383877   data required time
                                             -1.156193   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772316   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023480    0.463226    1.072568    1.072568 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.463226    0.000000    1.072568 ^ _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.168500    0.111445    1.184013 v _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.168500    0.000000    1.184013 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.184013   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.131367    0.381367   library hold time
                                              0.381367   data required time
---------------------------------------------------------------------------------------------
                                              0.381367   data required time
                                             -1.184013   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802646   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.018947    0.240284    0.794891    0.794891 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.240284    0.000000    0.794891 v _136_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004243    0.266209    0.261005    1.055896 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _073_ (net)
                      0.266209    0.000000    1.055896 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.155005    0.130903    1.186798 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.155005    0.000000    1.186798 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.186798   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.133996    0.383996   library hold time
                                              0.383996   data required time
---------------------------------------------------------------------------------------------
                                              0.383996   data required time
                                             -1.186798   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802802   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004229    0.165337    0.880077    0.880077 ^ _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.165337    0.000000    0.880077 ^ _132_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.009323    0.217285    0.180978    1.061055 v _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _070_ (net)
                      0.217285    0.000000    1.061055 v _133_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007451    0.291021    0.235825    1.296880 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.291021    0.000000    1.296880 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002789    0.136321    0.107543    1.404423 v _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.136321    0.000000    1.404423 v _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003009    0.098745    0.254281    1.658704 v _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.098745    0.000000    1.658704 v _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.658704   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.146477    0.396477   library hold time
                                              0.396477   data required time
---------------------------------------------------------------------------------------------
                                              0.396477   data required time
                                             -1.658704   data arrival time
---------------------------------------------------------------------------------------------
                                              1.262227   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.513665    0.763665   library removal time
                                              0.763665   data required time
---------------------------------------------------------------------------------------------
                                              0.763665   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                              5.454032   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.513665    0.763665   library removal time
                                              0.763665   data required time
---------------------------------------------------------------------------------------------
                                              0.763665   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                              5.454032   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.513665    0.763665   library removal time
                                              0.763665   data required time
---------------------------------------------------------------------------------------------
                                              0.763665   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                              5.454032   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.513665    0.763665   library removal time
                                              0.763665   data required time
---------------------------------------------------------------------------------------------
                                              0.763665   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                              5.454032   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.513665    0.763665   library removal time
                                              0.763665   data required time
---------------------------------------------------------------------------------------------
                                              0.763665   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                              5.454032   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.513665    0.763665   library removal time
                                              0.763665   data required time
---------------------------------------------------------------------------------------------
                                              0.763665   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                              5.454032   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.513665    0.763665   library removal time
                                              0.763665   data required time
---------------------------------------------------------------------------------------------
                                              0.763665   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                              5.454032   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.513665    0.763665   library removal time
                                              0.763665   data required time
---------------------------------------------------------------------------------------------
                                              0.763665   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                              5.454032   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.513665    0.763665   library removal time
                                              0.763665   data required time
---------------------------------------------------------------------------------------------
                                              0.763665   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                              5.454032   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.123989   18.626011   library recovery time
                                             18.626011   data required time
---------------------------------------------------------------------------------------------
                                             18.626011   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                             12.408315   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.123989   18.626011   library recovery time
                                             18.626011   data required time
---------------------------------------------------------------------------------------------
                                             18.626011   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                             12.408315   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.123989   18.626011   library recovery time
                                             18.626011   data required time
---------------------------------------------------------------------------------------------
                                             18.626011   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                             12.408315   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.123989   18.626011   library recovery time
                                             18.626011   data required time
---------------------------------------------------------------------------------------------
                                             18.626011   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                             12.408315   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.123989   18.626011   library recovery time
                                             18.626011   data required time
---------------------------------------------------------------------------------------------
                                             18.626011   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                             12.408315   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.123989   18.626011   library recovery time
                                             18.626011   data required time
---------------------------------------------------------------------------------------------
                                             18.626011   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                             12.408315   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.123989   18.626011   library recovery time
                                             18.626011   data required time
---------------------------------------------------------------------------------------------
                                             18.626011   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                             12.408315   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.123989   18.626011   library recovery time
                                             18.626011   data required time
---------------------------------------------------------------------------------------------
                                             18.626011   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                             12.408315   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.123989   18.626011   library recovery time
                                             18.626011   data required time
---------------------------------------------------------------------------------------------
                                             18.626011   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                             12.408315   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007471    0.173515    0.073088    4.073088 ^ ena (in)
                                                         ena (net)
                      0.173515    0.000000    4.073088 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.021918    0.642923    0.448769    4.521857 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      0.642923    0.000000    4.521857 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.385966    0.354138    4.875996 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.385966    0.000000    4.875996 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.875996   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.342899   19.407103   library setup time
                                             19.407103   data required time
---------------------------------------------------------------------------------------------
                                             19.407103   data required time
                                             -4.875996   data arrival time
---------------------------------------------------------------------------------------------
                                             14.531107   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007471    0.173515    0.073088    4.073088 ^ ena (in)
                                                         ena (net)
                      0.173515    0.000000    4.073088 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.021918    0.642923    0.448769    4.521857 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      0.642923    0.000000    4.521857 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.279443    0.287482    4.809339 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.279443    0.000000    4.809339 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.809339   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.324093   19.425909   library setup time
                                             19.425909   data required time
---------------------------------------------------------------------------------------------
                                             19.425909   data required time
                                             -4.809339   data arrival time
---------------------------------------------------------------------------------------------
                                             14.616570   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007471    0.173515    0.073088    4.073088 ^ ena (in)
                                                         ena (net)
                      0.173515    0.000000    4.073088 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.021918    0.642923    0.448769    4.521857 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      0.642923    0.000000    4.521857 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.279443    0.287482    4.809339 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.279443    0.000000    4.809339 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.809339   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.324093   19.425909   library setup time
                                             19.425909   data required time
---------------------------------------------------------------------------------------------
                                             19.425909   data required time
                                             -4.809339   data arrival time
---------------------------------------------------------------------------------------------
                                             14.616570   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007471    0.173515    0.073088    4.073088 ^ ena (in)
                                                         ena (net)
                      0.173515    0.000000    4.073088 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.021918    0.642923    0.448769    4.521857 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      0.642923    0.000000    4.521857 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.279443    0.287482    4.809339 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.279443    0.000000    4.809339 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.809339   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.324093   19.425909   library setup time
                                             19.425909   data required time
---------------------------------------------------------------------------------------------
                                             19.425909   data required time
                                             -4.809339   data arrival time
---------------------------------------------------------------------------------------------
                                             14.616570   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007471    0.173515    0.073088    4.073088 ^ ena (in)
                                                         ena (net)
                      0.173515    0.000000    4.073088 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.021918    0.642923    0.448769    4.521857 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      0.642923    0.000000    4.521857 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.290657    0.255145    4.777002 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.290657    0.000000    4.777002 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.777002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.326522   19.423481   library setup time
                                             19.423481   data required time
---------------------------------------------------------------------------------------------
                                             19.423481   data required time
                                             -4.777002   data arrival time
---------------------------------------------------------------------------------------------
                                             14.646479   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007471    0.173515    0.073088    4.073088 ^ ena (in)
                                                         ena (net)
                      0.173515    0.000000    4.073088 ^ _214_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003009    0.130388    0.271303    4.344390 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.130388    0.000000    4.344390 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.344390   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.292625   19.457376   library setup time
                                             19.457376   data required time
---------------------------------------------------------------------------------------------
                                             19.457376   data required time
                                             -4.344390   data arrival time
---------------------------------------------------------------------------------------------
                                             15.112987   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.237754    3.977161    2.217697    6.217697 ^ rst_n (in)
                                                         rst_n (net)
                      3.977161    0.000000    6.217697 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.217697   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.123989   18.626011   library recovery time
                                             18.626011   data required time
---------------------------------------------------------------------------------------------
                                             18.626011   data required time
                                             -6.217697   data arrival time
---------------------------------------------------------------------------------------------
                                             12.408315   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007471    0.173515    0.073088    4.073088 ^ ena (in)
                                                         ena (net)
                      0.173515    0.000000    4.073088 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.021918    0.642923    0.448769    4.521857 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      0.642923    0.000000    4.521857 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.385966    0.354138    4.875996 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.385966    0.000000    4.875996 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.875996   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.342899   19.407103   library setup time
                                             19.407103   data required time
---------------------------------------------------------------------------------------------
                                             19.407103   data required time
                                             -4.875996   data arrival time
---------------------------------------------------------------------------------------------
                                             14.531107   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
rst_n                                   3.000000    3.977161   -0.977161 (VIOLATED)
_116_/I                                 3.000000    3.977161   -0.977161 (VIOLATED)
_152_/B                                 3.000000    3.977161   -0.977161 (VIOLATED)
_156_/A1                                3.000000    3.977161   -0.977161 (VIOLATED)
_161_/B                                 3.000000    3.977161   -0.977161 (VIOLATED)
_165_/A1                                3.000000    3.977161   -0.977161 (VIOLATED)
_168_/A1                                3.000000    3.977161   -0.977161 (VIOLATED)
_181_/B                                 3.000000    3.977161   -0.977161 (VIOLATED)
_183_/B                                 3.000000    3.977161   -0.977161 (VIOLATED)
_185_/B                                 3.000000    3.977161   -0.977161 (VIOLATED)
_187_/B                                 3.000000    3.977161   -0.977161 (VIOLATED)
_203_/A2                                3.000000    3.977161   -0.977161 (VIOLATED)
_211_/B                                 3.000000    3.977161   -0.977161 (VIOLATED)
_215_/I                                 3.000000    3.977161   -0.977161 (VIOLATED)
_216_/I                                 3.000000    3.977161   -0.977161 (VIOLATED)
_217_/I                                 3.000000    3.977161   -0.977161 (VIOLATED)
_218_/I                                 3.000000    3.977161   -0.977161 (VIOLATED)
_219_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_220_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_221_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_222_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_223_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_224_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_225_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_226_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_248_/D                                 3.000000    3.977161   -0.977161 (VIOLATED)
_249_/SETN                              3.000000    3.977161   -0.977161 (VIOLATED)
_250_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_251_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_252_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_253_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_254_/SETN                              3.000000    3.977161   -0.977161 (VIOLATED)
_255_/SETN                              3.000000    3.977161   -0.977161 (VIOLATED)
_256_/SETN                              3.000000    3.977161   -0.977161 (VIOLATED)
_257_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_258_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_259_/SETN                              3.000000    3.977161   -0.977161 (VIOLATED)
_260_/SETN                              3.000000    3.977161   -0.977161 (VIOLATED)
_261_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)
_262_/SETN                              3.000000    3.977161   -0.977161 (VIOLATED)
_265_/RN                                3.000000    3.977161   -0.977161 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_265_/Q                                  10     43    -33 (VIOLATED)
rst_n                                    10     40    -30 (VIOLATED)
_243_/Q                                  10     17     -7 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.237754   -0.037754 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 174 unannotated drivers.
 address_in[0]
 address_in[1]
 address_in[2]
 clk
 data_in[0]
 data_in[1]
 data_in[2]
 data_in[3]
 data_in[4]
 ena
 rst_n
 write_strobe_in
 _111_/ZN
 _112_/ZN
 _113_/ZN
 _114_/ZN
 _115_/ZN
 _116_/ZN
 _117_/ZN
 _118_/ZN
 _119_/ZN
 _120_/ZN
 _121_/ZN
 _122_/ZN
 _123_/ZN
 _124_/Z
 _125_/Z
 _126_/Z
 _127_/Z
 _128_/ZN
 _129_/Z
 _130_/ZN
 _131_/ZN
 _132_/ZN
 _133_/ZN
 _134_/ZN
 _135_/ZN
 _136_/ZN
 _137_/ZN
 _138_/Z
 _139_/ZN
 _140_/ZN
 _141_/ZN
 _142_/ZN
 _143_/ZN
 _144_/Z
 _145_/ZN
 _146_/ZN
 _147_/Z
 _148_/Z
 _149_/Z
 _150_/Z
 _151_/ZN
 _152_/ZN
 _153_/ZN
 _154_/ZN
 _155_/ZN
 _156_/ZN
 _157_/ZN
 _158_/Z
 _159_/Z
 _160_/ZN
 _161_/ZN
 _162_/ZN
 _163_/ZN
 _164_/ZN
 _165_/ZN
 _166_/ZN
 _167_/ZN
 _168_/ZN
 _169_/ZN
 _170_/Z
 _171_/ZN
 _172_/Z
 _173_/ZN
 _174_/ZN
 _175_/ZN
 _176_/ZN
 _177_/ZN
 _178_/ZN
 _179_/ZN
 _180_/ZN
 _181_/ZN
 _182_/ZN
 _183_/ZN
 _184_/ZN
 _185_/ZN
 _186_/ZN
 _187_/ZN
 _188_/ZN
 _189_/Z
 _190_/Z
 _191_/Z
 _192_/Z
 _193_/Z
 _194_/Z
 _195_/Z
 _196_/Z
 _197_/Z
 _198_/Z
 _199_/Z
 _200_/Z
 _201_/Z
 _202_/Z
 _203_/ZN
 _204_/Z
 _205_/ZN
 _206_/ZN
 _207_/ZN
 _208_/ZN
 _209_/ZN
 _210_/ZN
 _211_/ZN
 _212_/ZN
 _213_/Z
 _214_/Z
 _215_/ZN
 _216_/ZN
 _217_/ZN
 _218_/ZN
 _219_/Q
 _220_/Q
 _221_/Q
 _222_/Q
 _223_/Q
 _224_/Q
 _225_/Q
 _226_/Q
 _227_/Q
 _228_/Q
 _229_/Q
 _230_/Q
 _231_/Q
 _232_/Q
 _233_/Q
 _234_/Q
 _235_/Q
 _236_/Q
 _237_/Q
 _238_/Q
 _239_/Q
 _240_/Q
 _241_/Q
 _242_/Q
 _243_/Q
 _244_/Q
 _245_/Q
 _246_/Q
 _247_/Q
 _248_/Q
 _249_/Q
 _250_/Q
 _251_/Q
 _252_/Q
 _253_/Q
 _254_/Q
 _255_/Q
 _256_/Q
 _257_/Q
 _258_/Q
 _259_/Q
 _260_/Q
 _261_/Q
 _262_/Q
 _263_/Q
 _264_/Q
 _265_/Q
 _266_/Q
 _267_/Q
 _268_/Q
 _269_/Q
 _270_/ZN
 _271_/ZN
 _272_/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 41
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_5v00 41
max fanout violation count 3
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_5v00 3
max cap violation count 1
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_5v00 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 42 unclocked register/latch pins.
  _227_/CLK
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
  _253_/CLK
  _254_/CLK
  _255_/CLK
  _256_/CLK
  _257_/CLK
  _258_/CLK
  _259_/CLK
  _260_/CLK
  _261_/CLK
  _262_/CLK
  _263_/CLK
  _264_/CLK
  _266_/CLK
  _267_/CLK
  _268_/CLK
  _269_/CLK
Warning: There are 46 unconstrained endpoints.
  signal_bit_out
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
  _253_/D
  _254_/D
  _255_/D
  _256_/D
  _257_/D
  _258_/D
  _259_/D
  _260_/D
  _261_/D
  _262_/D
  _263_/D
  _264_/D
  _266_/D
  _267_/D
  _268_/D
  _269_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.007659e-03 1.785285e-04 2.093754e-08 1.186208e-03  88.0%
Combinational        1.325673e-04 2.866913e-05 1.372325e-08 1.612501e-04  12.0%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.140227e-03 2.071976e-04 3.466079e-08 1.347459e-03 100.0%
                            84.6%        15.4%         0.0%
%OL_METRIC_F power__internal__total 0.0011402266100049019
%OL_METRIC_F power__switching__total 0.00020719757594633847
%OL_METRIC_F power__leakage__total 3.4660786241147434e-8
%OL_METRIC_F power__total 0.0013474589213728905

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_5v00 -0.25
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.076119 source latency _219_/CLK ^
-0.076119 target latency _219_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_5v00 0.25
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.076119 source latency _219_/CLK ^
-0.076119 target latency _219_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_5v00 0.694964716556168
nom_tt_025C_5v00: 0.694964716556168
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_5v00 12.4083147269201
nom_tt_025C_5v00: 12.4083147269201
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_5v00 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_5v00 0.694965
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.076119         network latency _219_/CLK
        2.220903 network latency _227_/CLK
---------------
0.076119 2.220903 latency
        2.144783 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.556642         network latency _227_/CLK
        1.556642 network latency _227_/CLK
---------------
1.556642 1.556642 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.046366         network latency _219_/CLK
        0.046366 network latency _219_/CLK
---------------
0.046366 0.046366 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.38 fmax = 295.78
%OL_END_REPORT
Writing SDF files for all corners…
