<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [RTGEN-101] Port 'done' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="convolution_layer_1" solutionName="solution1" date="2016-11-30T17:10:27.918-0500" type="Warning"/>
        <logs message="@W [RTGEN-101] Setting dangling out port 'convolve_Loop_BUFFER_RESET_proc/weights_Din_B' to 0." projectName="convolution_layer_1" solutionName="solution1" date="2016-11-30T17:10:27.460-0500" type="Warning"/>
        <logs message="@W [RTGEN-101] Setting dangling out port 'convolve_Loop_BUFFER_RESET_proc/weights_WEN_B' to 0." projectName="convolution_layer_1" solutionName="solution1" date="2016-11-30T17:10:27.299-0500" type="Warning"/>
        <logs message="@W [RTGEN-101] Setting dangling out port 'convolve_Loop_BUFFER_RESET_proc/weights_Din_A' to 0." projectName="convolution_layer_1" solutionName="solution1" date="2016-11-30T17:10:27.283-0500" type="Warning"/>
        <logs message="@W [RTGEN-101] Setting dangling out port 'convolve_Loop_BUFFER_RESET_proc/weights_WEN_A' to 0." projectName="convolution_layer_1" solutionName="solution1" date="2016-11-30T17:10:27.266-0500" type="Warning"/>
        <logs message="@W [SCHED-69] Unable to schedule 'load' operation ('linebuff_load_4', convolution_layer_1/.settings/convolution_layer_1.cpp:50) on array 'linebuff', convolution_layer_1/.settings/convolution_layer_1.cpp:20 due to limited memory ports." projectName="convolution_layer_1" solutionName="solution1" date="2016-11-30T17:10:26.152-0500" type="Warning"/>
        <logs message="@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)&#xA;   between 'store' operation (convolution_layer_1/.settings/convolution_layer_1.cpp:50) of variable 'linebuff_load_1', convolution_layer_1/.settings/convolution_layer_1.cpp:50 on array 'linebuff', convolution_layer_1/.settings/convolution_layer_1.cpp:20 and 'load' operation ('linebuff_load', convolution_layer_1/.settings/convolution_layer_1.cpp:50) on array 'linebuff', convolution_layer_1/.settings/convolution_layer_1.cpp:20." projectName="convolution_layer_1" solutionName="solution1" date="2016-11-30T17:10:24.393-0500" type="Warning"/>
        <logs message="@W [SYN-103] Legalizing function name 'convolve_Block__proc' to 'convolve_Block_proc'." projectName="convolution_layer_1" solutionName="solution1" date="2016-11-30T17:10:23.956-0500" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'done' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="convolution_layer_1" solutionName="solution2" date="2016-11-30T16:23:57.628-0500" type="Warning"/>
        <logs message="@W [SCHED-69] Unable to schedule 'load' operation ('linebuff_load_4', convolution_layer_1/.settings/convolution_layer_1.cpp:50) on array 'linebuff', convolution_layer_1/.settings/convolution_layer_1.cpp:20 due to limited memory ports." projectName="convolution_layer_1" solutionName="solution2" date="2016-11-30T16:23:55.271-0500" type="Warning"/>
        <logs message="@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)&#xA;   between 'store' operation (convolution_layer_1/.settings/convolution_layer_1.cpp:50) of variable 'linebuff_load_1', convolution_layer_1/.settings/convolution_layer_1.cpp:50 on array 'linebuff', convolution_layer_1/.settings/convolution_layer_1.cpp:20 and 'load' operation ('linebuff_load', convolution_layer_1/.settings/convolution_layer_1.cpp:50) on array 'linebuff', convolution_layer_1/.settings/convolution_layer_1.cpp:20." projectName="convolution_layer_1" solutionName="solution2" date="2016-11-30T16:23:53.111-0500" type="Warning"/>
        <logs message="@W [SYN-103] Legalizing function name 'convolve_Block__proc' to 'convolve_Block_proc'." projectName="convolution_layer_1" solutionName="solution2" date="2016-11-30T16:23:52.379-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
