{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.732309",
   "Default View_TopLeft":"3239,2369",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Clock source for IDELAYE2 blocks",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"14",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 11 -x 5390 -y 3100 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 5390 -y 3120 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -lvl 11 -x 5390 -y 3260 -defaultsOSRD
preplace port TRIGGER_OUT -pg 1 -lvl 11 -x 5390 -y 1970 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT1 -pg 1 -lvl 11 -x 5390 -y 2710 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT2 -pg 1 -lvl 11 -x 5390 -y 2730 -defaultsOSRD
preplace port CSI_CLK_P -pg 1 -lvl 11 -x 5390 -y 2420 -defaultsOSRD
preplace port CSI_CLK_N -pg 1 -lvl 11 -x 5390 -y 2440 -defaultsOSRD
preplace port CSI_D0_P -pg 1 -lvl 11 -x 5390 -y 2460 -defaultsOSRD
preplace port CSI_D0_N -pg 1 -lvl 11 -x 5390 -y 2480 -defaultsOSRD
preplace port CSI_D1_P -pg 1 -lvl 11 -x 5390 -y 2500 -defaultsOSRD
preplace port CSI_D1_N -pg 1 -lvl 11 -x 5390 -y 2520 -defaultsOSRD
preplace port CSI_LPD0_P -pg 1 -lvl 11 -x 5390 -y 2540 -defaultsOSRD
preplace port CSI_LPD0_N -pg 1 -lvl 11 -x 5390 -y 2560 -defaultsOSRD
preplace port CSI_LPD1_P -pg 1 -lvl 11 -x 5390 -y 2580 -defaultsOSRD
preplace port CSI_LPD1_N -pg 1 -lvl 11 -x 5390 -y 2600 -defaultsOSRD
preplace port CSI_LPCLK_P -pg 1 -lvl 11 -x 5390 -y 2620 -defaultsOSRD
preplace port CSI_LPCLK_N -pg 1 -lvl 11 -x 5390 -y 2640 -defaultsOSRD
preplace port ADC_L1A_P -pg 1 -lvl 0 -x -20 -y 1610 -defaultsOSRD
preplace port ADC_L1A_N -pg 1 -lvl 0 -x -20 -y 1630 -defaultsOSRD
preplace port ADC_L1B_P -pg 1 -lvl 0 -x -20 -y 1650 -defaultsOSRD
preplace port ADC_L1B_N -pg 1 -lvl 0 -x -20 -y 1670 -defaultsOSRD
preplace port ADC_L2A_P -pg 1 -lvl 0 -x -20 -y 1690 -defaultsOSRD
preplace port ADC_L2B_P -pg 1 -lvl 0 -x -20 -y 1730 -defaultsOSRD
preplace port ADC_L2A_N -pg 1 -lvl 0 -x -20 -y 1710 -defaultsOSRD
preplace port ADC_L2B_N -pg 1 -lvl 0 -x -20 -y 1750 -defaultsOSRD
preplace port ADC_L3A_P -pg 1 -lvl 0 -x -20 -y 1770 -defaultsOSRD
preplace port ADC_L3A_N -pg 1 -lvl 0 -x -20 -y 1790 -defaultsOSRD
preplace port ADC_L3B_P -pg 1 -lvl 0 -x -20 -y 1810 -defaultsOSRD
preplace port ADC_L3B_N -pg 1 -lvl 0 -x -20 -y 1830 -defaultsOSRD
preplace port ADC_L4A_P -pg 1 -lvl 0 -x -20 -y 1850 -defaultsOSRD
preplace port ADC_L4B_P -pg 1 -lvl 0 -x -20 -y 1890 -defaultsOSRD
preplace port ADC_L4A_N -pg 1 -lvl 0 -x -20 -y 1870 -defaultsOSRD
preplace port ADC_L4B_N -pg 1 -lvl 0 -x -20 -y 1910 -defaultsOSRD
preplace port ADC_LCLK_P -pg 1 -lvl 0 -x -20 -y 1930 -defaultsOSRD
preplace port ADC_LCLK_N -pg 1 -lvl 0 -x -20 -y 1950 -defaultsOSRD
preplace port ADC_FCLK_P -pg 1 -lvl 0 -x -20 -y 1970 -defaultsOSRD
preplace port ADC_FCLK_N -pg 1 -lvl 0 -x -20 -y 1990 -defaultsOSRD
preplace port SPI_CLK -pg 1 -lvl 0 -x -20 -y 2940 -defaultsOSRD
preplace port SPI_DATA_IN -pg 1 -lvl 0 -x -20 -y 2960 -defaultsOSRD
preplace port SPI_DATA_OUT -pg 1 -lvl 11 -x 5390 -y 3200 -defaultsOSRD
preplace port SPI_DATA_OUT_TRIS -pg 1 -lvl 11 -x 5390 -y 3240 -defaultsOSRD
preplace port SPI_CSN -pg 1 -lvl 0 -x -20 -y 2980 -defaultsOSRD
preplace port LED_CH0 -pg 1 -lvl 11 -x 5390 -y 2100 -defaultsOSRD
preplace port LED_CH1 -pg 1 -lvl 11 -x 5390 -y 2340 -defaultsOSRD
preplace portBus EMIO_I -pg 1 -lvl 0 -x -20 -y 2920 -defaultsOSRD
preplace portBus EMIO_O -pg 1 -lvl 11 -x 5390 -y 3080 -defaultsOSRD
preplace inst rst_ps7_0_20M -pg 1 -lvl 5 -x 1510 -y 2450 -defaultsOSRD
preplace inst zynq_ps -pg 1 -lvl 9 -x 4150 -y 3240 -defaultsOSRD
preplace inst adc_dma -pg 1 -lvl 7 -x 3020 -y 670 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 8 -x 3600 -y 1850 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 9 -x 4150 -y 2850 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 6 -x 2180 -y 2010 -defaultsOSRD
preplace inst mipi_dma -pg 1 -lvl 7 -x 3020 -y 2220 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 8 -x 3600 -y 2370 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -x 2180 -y 2230 -defaultsOSRD
preplace inst simple_reset_control_0 -pg 1 -lvl 2 -x 310 -y 2570 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 100 -y 2580 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 530 -y 2580 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 8 -x 3600 -y 2060 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 4 -x 890 -y 800 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 4 -x 890 -y 900 -defaultsOSRD
preplace inst adc_receiver_core_0 -pg 1 -lvl 4 -x 890 -y 1920 -defaultsOSRD
preplace inst FabCfg_NextGen_0 -pg 1 -lvl 7 -x 3020 -y 1150 -defaultsOSRD
preplace inst PL_debug_LED_control_0 -pg 1 -lvl 10 -x 4930 -y 2100 -defaultsOSRD
preplace inst PL_debug_LED_control_1 -pg 1 -lvl 10 -x 4930 -y 2340 -defaultsOSRD
preplace inst csi_gearbox_dma_0 -pg 1 -lvl 9 -x 4150 -y 2280 -defaultsOSRD
preplace inst adc_trigger_0 -pg 1 -lvl 5 -x 1510 -y 690 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -x 3020 -y 230 -defaultsOSRD
preplace inst adc_axi_streamer -pg 1 -lvl 6 -x 2180 -y 720 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 1 10 180 2500 420 2290 650 2290 1130 2110 1780 60 2610 2020 3380 2520 3820 1890 4460 3260 NJ
preplace netloc rst_ps7_0_20M_peripheral_aresetn 1 5 5 1830 1650 2700 2040 3350 2180 3850 1870 4470
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 6 1240 2750 NJ 2750 NJ 2750 NJ 2750 NJ 2750 4430
preplace netloc EMIO_I_1 1 0 10 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 3760J 2950 4420
preplace netloc processing_system7_0_GPIO_O 1 9 2 NJ 3080 NJ
preplace netloc xlconcat_1_dout 1 8 1 3790 1850n
preplace netloc axi_dma_s2mm_introut 1 7 1 3420 690n
preplace netloc ADC_DATA_CLK_2 1 4 2 1050 10 1870
preplace netloc ACQ_TRIGGER_IN_1 1 5 5 1730 80 2720J 470 NJ 470 NJ 470 4580
preplace netloc ACQ_TRIG_WORD_1 1 5 2 1720 70 2400
preplace netloc adc_axi_streamer_trigger_out 1 6 5 2540 870 NJ 870 NJ 870 4590 1850 5160J
preplace netloc axi_dma_s_axis_s2mm_tready 1 6 1 2620 240n
preplace netloc adc_axi_streamer_m00_axis_tdata 1 6 1 2690 180n
preplace netloc adc_axi_streamer_m00_axis_tlast 1 6 1 2650 200n
preplace netloc adc_axi_streamer_m00_axis_tvalid 1 6 1 2630 220n
preplace netloc clk_wiz_0_clk_out1 1 8 3 3910 2710 4570 2710 NJ
preplace netloc clk_wiz_0_clk_out2 1 8 3 3920 2730 4530 2730 NJ
preplace netloc Net 1 7 2 3230 1920 3880J
preplace netloc Net1 1 7 2 3410 2200 3830J
preplace netloc csi_gearbox_dma_0_s00_axis_tready 1 7 2 3420 2210 3810J
preplace netloc mipi_dma_m_axis_mm2s_tlast 1 7 2 3340 2190 NJ
preplace netloc adc_axi_streamer_trigger_pos 1 6 1 2560 250n
preplace netloc FabCfg_NextGen_0_R_acq_size_a 1 5 3 1880 1370 2560J 1430 3330
preplace netloc FabCfg_NextGen_0_R_acq_size_b 1 5 3 1870 1560 NJ 1560 3390
preplace netloc xlconstant_0_dout 1 6 1 2710J 1210n
preplace netloc csi_gearbox_dma_0_csi_clk_p 1 9 2 4480J 1890 5150J
preplace netloc csi_gearbox_dma_0_csi_clk_n 1 9 2 4400J 1960 5080J
preplace netloc csi_gearbox_dma_0_csi_d0_n 1 9 2 4520J 1930 5100J
preplace netloc csi_gearbox_dma_0_csi_d0_p 1 9 2 4540J 1950 5090J
preplace netloc csi_gearbox_dma_0_csi_d1_p 1 9 2 4390J 1920 5110J
preplace netloc csi_gearbox_dma_0_csi_d1_n 1 9 2 4550J 1940 5070J
preplace netloc csi_gearbox_dma_0_csi_lpd1_p 1 9 2 4500J 1870 5130J
preplace netloc csi_gearbox_dma_0_csi_lpd1_n 1 9 2 4420J 1970 5040J
preplace netloc csi_gearbox_dma_0_csi_lpclk_n 1 9 2 4410J 1910 5050J
preplace netloc simple_reset_control_0_g_rst_gen 1 2 7 430 2350 640 2350 NJ 2350 NJ 2350 2560J 2360 3370J 2220 3780
preplace netloc xlconstant_2_dout 1 1 1 NJ 2580
preplace netloc ADC_L1A_P_1 1 0 4 NJ 1610 NJ 1610 NJ 1610 NJ
preplace netloc ADC_L1A_N_1 1 0 4 NJ 1630 NJ 1630 NJ 1630 NJ
preplace netloc ADC_L1B_P_1 1 0 4 NJ 1650 NJ 1650 NJ 1650 NJ
preplace netloc ADC_L1B_N_1 1 0 4 NJ 1670 NJ 1670 NJ 1670 NJ
preplace netloc ADC_L2A_P_1 1 0 4 NJ 1690 NJ 1690 NJ 1690 NJ
preplace netloc ADC_L2A_N_1 1 0 4 NJ 1710 NJ 1710 NJ 1710 NJ
preplace netloc ADC_L2B_P_1 1 0 4 NJ 1730 NJ 1730 NJ 1730 NJ
preplace netloc ADC_L2B_N_1 1 0 4 NJ 1750 NJ 1750 NJ 1750 NJ
preplace netloc ADC_L3A_N_1 1 0 4 NJ 1790 NJ 1790 NJ 1790 NJ
preplace netloc ADC_L3A_P_1 1 0 4 NJ 1770 NJ 1770 NJ 1770 NJ
preplace netloc ADC_L3B_P_1 1 0 4 NJ 1810 NJ 1810 NJ 1810 NJ
preplace netloc ADC_L3B_N_1 1 0 4 NJ 1830 NJ 1830 NJ 1830 NJ
preplace netloc ADC_L4A_N_1 1 0 4 NJ 1870 NJ 1870 NJ 1870 NJ
preplace netloc ADC_L4A_P_1 1 0 4 NJ 1850 NJ 1850 NJ 1850 NJ
preplace netloc ADC_L4B_P_1 1 0 4 NJ 1890 NJ 1890 NJ 1890 NJ
preplace netloc ADC_L4B_N_1 1 0 4 NJ 1910 NJ 1910 NJ 1910 NJ
preplace netloc ADC_LCLK_P_1 1 0 4 NJ 1930 NJ 1930 NJ 1930 NJ
preplace netloc ADC_LCLK_N_1 1 0 4 NJ 1950 NJ 1950 NJ 1950 NJ
preplace netloc ADC_FCLK_P_1 1 0 4 NJ 1970 NJ 1970 NJ 1970 NJ
preplace netloc ADC_FCLK_N_1 1 0 4 NJ 1990 NJ 1990 NJ 1990 NJ
preplace netloc clk_wiz_1_clk_out1 1 3 1 630 2230n
preplace netloc adc_axi_streamer_acq_status_a 1 6 1 2600 920n
preplace netloc adc_axi_streamer_acq_status_b 1 6 1 2570 940n
preplace netloc FabCfg_NextGen_0_R_acq_ctrl_a 1 5 3 1860 1520 NJ 1520 3360
preplace netloc adc_axi_streamer_acq_reset_irq_gen 1 6 2 2530 1510 3400J
preplace netloc clk_wiz_1_locked 1 3 3 620J 1370 NJ 1370 1790
preplace netloc FabCfg_NextGen_0_R_trig_level_0 1 4 4 1120 1380 NJ 1380 2550J 1440 3250
preplace netloc FabCfg_NextGen_0_R_trig_level_1 1 4 4 1130 1390 NJ 1390 2540J 1450 3240
preplace netloc FabCfg_NextGen_0_R_trig_level_2 1 4 4 1140 1400 NJ 1400 2520J 1470 3280
preplace netloc FabCfg_NextGen_0_R_trig_level_3 1 4 4 1150 1410 NJ 1410 2510J 1480 3270
preplace netloc FabCfg_NextGen_0_R_trig_level_4 1 4 4 1160 1430 NJ 1430 2500J 1500 3310
preplace netloc FabCfg_NextGen_0_R_trig_level_5 1 4 4 1170 1450 NJ 1450 2490J 1490 3230
preplace netloc FabCfg_NextGen_0_R_trig_level_6 1 4 4 1180 1460 NJ 1460 NJ 1460 3220
preplace netloc FabCfg_NextGen_0_R_trig_level_7 1 4 4 1080 1660 NJ 1660 NJ 1660 3350
preplace netloc FabCfg_NextGen_0_R_trig_config_a 1 4 4 1110 1600 NJ 1600 NJ 1600 3320
preplace netloc ADC_BUS_1 1 4 2 1030 0 1880
preplace netloc xlconstant_3_dout 1 4 1 NJ 800
preplace netloc xlconstant_4_dout 1 4 1 1040J 820n
preplace netloc adc_axi_streamer_delay_l1a 1 3 4 740 1550 NJ 1550 NJ 1550 2470
preplace netloc adc_axi_streamer_delay_l1b 1 3 4 730 1540 NJ 1540 NJ 1540 2450
preplace netloc adc_axi_streamer_delay_l2a 1 3 4 720 1510 NJ 1510 NJ 1510 2440
preplace netloc adc_axi_streamer_delay_l2b 1 3 4 700 1490 NJ 1490 NJ 1490 2420
preplace netloc adc_axi_streamer_delay_l3a 1 3 4 710 1500 NJ 1500 NJ 1500 2410
preplace netloc adc_axi_streamer_delay_l3b 1 3 4 680 1470 NJ 1470 NJ 1470 2400
preplace netloc adc_axi_streamer_delay_l4a 1 3 4 670 1440 NJ 1440 NJ 1440 2390
preplace netloc adc_axi_streamer_delay_l4b 1 3 4 660 1420 NJ 1420 NJ 1420 2380
preplace netloc adc_axi_streamer_delay_load 1 3 4 690 1530 NJ 1530 NJ 1530 2460
preplace netloc adc_receiver_core_0_bitslip_locked 1 4 2 1070J 1650 1810
preplace netloc adc_receiver_core_0_train_done_load 1 4 2 NJ 1940 1800
preplace netloc adc_receiver_core_0_idelay_rdy 1 4 2 1060J 1520 1820
preplace netloc FabCfg_NextGen_0_R_acq_train_a 1 5 3 1840 1570 NJ 1570 3380
preplace netloc FabCfg_NextGen_0_R_acq_train_b 1 5 3 1850 1580 NJ 1580 3370
preplace netloc adc_axi_streamer_acq_status_c 1 6 1 2550 960n
preplace netloc FabCfg_NextGen_0_R_trig_holdoff 1 4 4 1090 1640 NJ 1640 NJ 1640 3340
preplace netloc FabCfg_NextGen_0_R_trig_auto_timers 1 4 4 1220 1590 NJ 1590 NJ 1590 3260
preplace netloc FabCfg_NextGen_0_R_trig_delay_reg0 1 4 4 1190 1620 NJ 1620 NJ 1620 3300
preplace netloc FabCfg_NextGen_0_R_trig_delay_reg1 1 4 4 1200 1630 NJ 1630 NJ 1630 3290
preplace netloc adc_trigger_0_trig_state_a 1 5 2 1710 1360 2620J
preplace netloc adc_trigger_0_acq_holdoff 1 5 1 1770 110n
preplace netloc adc_trigger_0_trig_holdoff_debug 1 5 2 1740 1350 2640J
preplace netloc adc_axi_streamer_acq_armed_waiting_trig 1 4 3 1230 1480 NJ 1480 2480
preplace netloc adc_axi_streamer_acq_done 1 4 6 1100 1680 NJ 1680 2670 1680 NJ 1680 NJ 1680 4560
preplace netloc adc_axi_streamer_acq_done_post 1 4 3 1210 1670 NJ 1670 2430
preplace netloc adc_axi_streamer_acq_have_trig 1 4 3 1240 1610 NJ 1610 2580
preplace netloc SPI_CLK_1 1 0 10 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 4590
preplace netloc SPI_DATA_IN_1 1 0 10 NJ 2960 NJ 2960 NJ 2960 NJ 2960 NJ 2960 NJ 2960 NJ 2960 NJ 2960 NJ 2960 4380
preplace netloc zynq_ps_SPI0_MISO_O 1 9 2 4570 3200 NJ
preplace netloc zynq_ps_SPI0_MISO_T 1 9 2 NJ 3240 NJ
preplace netloc SPI_CSN_1 1 0 10 NJ 2980 NJ 2980 NJ 2980 NJ 2980 NJ 2980 NJ 2980 NJ 2980 NJ 2980 NJ 2980 4450
preplace netloc FabCfg_NextGen_0_R_csi_ctrl_c 1 7 2 NJ 1370 3840
preplace netloc clk_wiz_0_locked 1 8 2 3900 1880 4380
preplace netloc csi_gearbox_dma_0_csi_lpd0_p 1 9 2 4490J 1860 5140J
preplace netloc csi_gearbox_dma_0_csi_lpd0_n 1 9 2 4510J 1880 5120J
preplace netloc csi_gearbox_dma_0_csi_lpclk_p 1 9 2 4440J 1900 5060J
preplace netloc adc_axi_streamer_dbg_acq_run 1 6 4 2640 480 NJ 480 NJ 480 4570
preplace netloc FabCfg_NextGen_0_R_led_ctrl 1 7 3 NJ 950 NJ 950 4530
preplace netloc PL_debug_LED_control_0_led_out 1 10 1 NJ 2100
preplace netloc PL_debug_LED_control_1_led_out 1 10 1 NJ 2340
preplace netloc FabCfg_NextGen_0_R_csi_ctrl_a 1 7 2 NJ 1330 3890
preplace netloc FabCfg_NextGen_0_R_csi_ctrl_b 1 7 2 NJ 1350 3870
preplace netloc csi_gearbox_dma_0_R_csi_status_a 1 6 4 2720 1670 NJ 1670 NJ 1670 4430
preplace netloc adc_axi_streamer_dbg_acq_axi_upcounter 1 6 1 2410 70n
preplace netloc adc_axi_streamer_dbg_acq_axi_running 1 6 1 2420 90n
preplace netloc adc_axi_streamer_dbg_acq_post_trigger 1 6 1 2450 110n
preplace netloc adc_axi_streamer_dbg_trig_post_fifo 1 6 1 2460 130n
preplace netloc adc_axi_streamer_dbg_axi_rdy 1 6 1 2440 150n
preplace netloc adc_axi_streamer_dbg_adcstream_state 1 6 1 2470 230n
preplace netloc adc_trigger_0_dbg_trig_ch_code_state 1 5 2 1750 90 2390J
preplace netloc adc_trigger_0_dbg_trig_edge_out 1 5 2 1770 1340 2590J
preplace netloc adc_trigger_0_dbg_edge_trig_logic 1 5 2 1760 100 2710J
preplace netloc adc_axi_streamer_dbg_trig_pos_post_fifo 1 6 1 2570 390n
preplace netloc adc_axi_streamer_dbg_wr_data_count 1 6 1 2680 400n
preplace netloc axi_dma1_M_AXIS_MM2S 1 7 2 3270 1940 3860J
preplace netloc axi_interconnect_1_M03_AXI 1 6 1 2680 1050n
preplace netloc axi_interconnect_1_M01_AXI 1 6 1 2660 590n
preplace netloc axi_interconnect_2_M00_AXI 1 8 1 3750 2370n
preplace netloc axi_interconnect_1_M00_AXI 1 6 3 2690 1930 NJ 1930 3800J
preplace netloc zynq_ps_M_AXI_GP0 1 5 5 1880 2740 NJ 2740 NJ 2740 NJ 2740 4440
preplace netloc mipi_dma_M_AXI_SG 1 7 1 3320 2140n
preplace netloc axi_interconnect_1_M02_AXI 1 6 1 2400 2020n
preplace netloc S00_AXI_3 1 7 1 3410 650n
preplace netloc S00_AXI_2 1 7 1 3300 2160n
preplace netloc adc_axi_streamer_M00_AXIS 1 6 1 2700 160n
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 3770 2060n
preplace netloc processing_system7_0_DDR 1 9 2 NJ 3100 NJ
preplace netloc processing_system7_0_FIXED_IO 1 9 2 NJ 3120 NJ
preplace cgraphic comment_0 place left -354 -18 textcolor 4 linecolor 3
levelinfo -pg 1 -20 100 310 530 890 1510 2180 3020 3600 4150 4930 5390
pagesize -pg 1 -db -bbox -sgen -170 -10 5590 3500
",
   "linecolor_comment_0":"",
   "linktoobj_comment_0":"/clk_wiz_1",
   "linktotype_comment_0":"bd_cell",
   "textcolor_comment_0":""
}
{
   """""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""da_axi4_cnt""""""""""""""""""""""":"1",
   """""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""":"2",
   """"""""""""""""da_axi4_cnt"""""""""""""""":"1",
   """"""""""""da_axi4_cnt"""""""""""":"1"
}
{
   "/clk_wiz_1/comment_0":"comment_0"
}