-- permutation_final testbench file
-- In this file, we are testing the permutation_final function with the XOR begin & end
-- By: TimothÃ©e Charrier

LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

LIBRARY LIB_RTL;
USE LIB_RTL.ascon_pack.ALL;

-- Entity declaration
ENTITY permutation_final_tb IS
END permutation_final_tb;

-- Architecture declaration
ARCHITECTURE permutation_final_tb_arch OF permutation_final_tb IS

    -- Component declaration
    COMPONENT permutation_final
        PORT (
            clock_i : IN STD_LOGIC;
            reset_i : IN STD_LOGIC;
            select_i : IN STD_LOGIC;

            -- Input for xor_begin
            en_xor_key_begin_i : IN STD_LOGIC;
            en_xor_data_begin_i : IN STD_LOGIC;

            -- Input for xor_end
            en_xor_key_end_i : IN STD_LOGIC;
            en_xor_lsb_end_i : IN STD_LOGIC;

            -- Input for tag register
            en_tag_i : IN STD_LOGIC;

            -- Input for cipher register
            cipher_tag_i : IN STD_LOGIC;

            -- Input for register
            en_cipher_reg_state_i : IN STD_LOGIC;
            en_tag_reg_state_i : IN STD_LOGIC;
            en_state_reg_state_i : IN STD_LOGIC;

            state_i : IN type_state;
            round_i : IN bit4;
            data_i : IN bit64;
            key_i : IN bit128;

            state_o : OUT type_state;
            cipher_o : OUT bit64;
            tag_o : OUT bit128
        );
    END COMPONENT;

    -- Signal declaration
    SIGNAL clock_i_s : STD_LOGIC := '0';
    SIGNAL reset_i_s : STD_LOGIC := '1';
    SIGNAL select_i_s : STD_LOGIC := '1';

    SIGNAL en_xor_key_begin_i_s : STD_LOGIC := '0';
    SIGNAL en_xor_data_i_s : STD_LOGIC := '0';

    SIGNAL en_xor_key_end_i_s : STD_LOGIC := '0';
    SIGNAL en_xor_lsb_i_s : STD_LOGIC := '0';

    SIGNAL en_tag_i_s : STD_LOGIC := '0';
    SIGNAL cipher_tag_i_s : STD_LOGIC := '0';

    SIGNAL en_cipher_reg_state_i_s : STD_LOGIC := '0';
    SIGNAL en_tag_reg_state_i_s : STD_LOGIC := '0';
    SIGNAL en_state_reg_state_i_s : STD_LOGIC := '1';

    SIGNAL state_i_s : type_state;
    SIGNAL round_i_s : bit4 := "0110";
    SIGNAL data_i_s : bit64 := (OTHERS => '0');
    SIGNAL key_i_s : bit128 := (OTHERS => '0');

    SIGNAL state_o_s : type_state;
    SIGNAL cipher_o_s : bit64;
    SIGNAL tag_o_s : bit128;

BEGIN
    -- Device Under Test

    DUT : permutation_final PORT MAP(
        clock_i => clock_i_s,
        reset_i => reset_i_s,
        select_i => select_i_s,

        en_xor_key_begin_i => en_xor_key_begin_i_s,
        en_xor_data_begin_i => en_xor_data_i_s,

        en_xor_key_end_i => en_xor_key_end_i_s,
        en_xor_lsb_end_i => en_xor_lsb_i_s,

        en_tag_i => en_tag_i_s,
        cipher_tag_i => cipher_tag_i_s,

        en_cipher_reg_state_i => en_cipher_reg_state_i_s,
        en_tag_reg_state_i => en_tag_reg_state_i_s,
        en_state_reg_state_i => en_state_reg_state_i_s,

        state_i => state_i_s,
        round_i => round_i_s,
        data_i => data_i_s,
        key_i => key_i_s,

        state_o => state_o_s,
        cipher_o => cipher_o_s,
        tag_o => tag_o_s
    );

    -- Clock generation
    clock_i_s <= NOT clock_i_s AFTER 10 ns;

    -- state_i generation
    state_i_s(0) <= x"d68f68ec5b986286";
    state_i_s(1) <= x"f4178093a43dcef3";
    state_i_s(2) <= x"74e5a39c4a51f0ca";
    state_i_s(3) <= x"22e60da1aa08f42b";
    state_i_s(4) <= x"805b193d0454ced4";

    -- Key_i 
    key_i_s <= KEY_c;

    PROCESS
    BEGIN
        --------------------------------------------------------------------------------------------
        -- Round 6 of plaintext 1
        --------------------------------------------------------------------------------------------
        
        -- Reset
        reset_i_s <= '0';
        WAIT FOR 155 ns;
        reset_i_s <= '1';

        -- Data_i
        data_i_s <= P1_c;

        -- Enable XOR begin data
        en_xor_data_i_s <= '1';
        -- Enable cipher register
        en_cipher_reg_state_i_s <= '1';
        WAIT FOR 20 ns;
        en_xor_data_i_s <= '0';
        en_cipher_reg_state_i_s <= '0';
        WAIT FOR 20 ns;

        -- For loop to increment round_i by 1 every 20 ns from 6 up to 12
        FOR i IN 6 TO 11 LOOP
            round_i_s <= STD_LOGIC_VECTOR(to_unsigned(i, 4));
            WAIT FOR 20 ns;

            IF (i = 9)
                THEN
                data_i_s <= P2_c;
                -- enable XOR data begin & cipher register
            ELSIF (i = 10)
                THEN
                en_xor_data_i_s <= '1';
                en_cipher_reg_state_i_s <= '1';
            END IF;
        END LOOP;

        en_xor_data_i_s <= '0';
        en_cipher_reg_state_i_s <= '0';

    END PROCESS;
END ARCHITECTURE permutation_final_tb_arch;

-- Configuration declaration
CONFIGURATION permutation_final_tb_conf OF permutation_final_tb IS

    FOR permutation_final_tb_arch
        FOR DUT : permutation_final
            USE CONFIGURATION LIB_RTL.permutation_final_conf;
        END FOR;
    END FOR;
END permutation_final_tb_conf;