0.7
2020.2
Nov 18 2020
09:47:47
D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/tb_clock_enable.vhd,1615903113,vhdl,,,,tb_clock_enable,,,,,,,,
D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_fsm.vhd,1619635486,vhdl,,,,tb_fsm,,,,,,,,
D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/clock_enable.vhd,1615368121,vhdl,D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/fsm.vhd,,,clock_enable,,,,,,,,
D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/fsm.vhd,1619635857,vhdl,D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_fsm.vhd,,,fsm,,,,,,,,
