// Seed: 428270189
module module_0;
  always_ff id_1 <= 1;
endmodule
module module_1 (
    inout uwire id_0,
    input tri   id_1,
    input uwire id_2,
    input wire  id_3
);
  integer id_5;
  supply1 id_6 = id_3;
  logic [7:0] id_7;
  string id_8 = "";
  assign id_5 = 1;
  final begin
    forever id_7[1'h0 : 1] <= 1;
  end
  wire id_9;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always $display(id_2 / 1);
  module_0();
  assign id_1 = {id_1};
  logic [7:0] id_3;
  always @(1) begin
    @(posedge 1 or id_1 or posedge 1);
  end
  wire id_4, id_5;
  always id_3 = id_3[1][1];
  assign id_3[1] = id_3;
endmodule
