
*** Running vivado
    with args -log impl_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source impl_top.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source impl_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 501.980 ; gain = 219.469
Command: link_design -top impl_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Seth stuff/Thesis/Thesis/Thesis.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'Complete_Mat_Mul/input_mem/bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 988.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1139.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1139.309 ; gain = 619.570
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1154.359 ; gain = 15.051

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1913c1ef3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1710.398 ; gain = 556.039

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1913c1ef3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2078.047 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1913c1ef3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2078.047 ; gain = 0.000
Phase 1 Initialization | Checksum: 1913c1ef3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2078.047 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1913c1ef3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.698 . Memory (MB): peak = 2078.047 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1913c1ef3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.752 . Memory (MB): peak = 2078.047 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1913c1ef3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.756 . Memory (MB): peak = 2078.047 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1913c1ef3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2078.047 ; gain = 0.000
Retarget | Checksum: 1913c1ef3
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 139b2fdd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2078.047 ; gain = 0.000
Constant propagation | Checksum: 139b2fdd0
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 159653817

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2078.047 ; gain = 0.000
Sweep | Checksum: 159653817
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 101 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 159653817

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2078.047 ; gain = 0.000
BUFG optimization | Checksum: 159653817
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 159653817

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2078.047 ; gain = 0.000
Shift Register Optimization | Checksum: 159653817
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 159653817

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2078.047 ; gain = 0.000
Post Processing Netlist | Checksum: 159653817
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 14759c748

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2078.047 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2078.047 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 14759c748

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2078.047 ; gain = 0.000
Phase 9 Finalization | Checksum: 14759c748

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2078.047 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             101  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14759c748

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2078.047 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2078.047 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14759c748

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2078.047 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14759c748

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2078.047 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2078.047 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14759c748

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2078.047 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2078.047 ; gain = 938.738
INFO: [runtcl-4] Executing : report_drc -file impl_top_drc_opted.rpt -pb impl_top_drc_opted.pb -rpx impl_top_drc_opted.rpx
Command: report_drc -file impl_top_drc_opted.rpt -pb impl_top_drc_opted.pb -rpx impl_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Seth stuff/Thesis/Thesis/Thesis.runs/impl_1/impl_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2078.047 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.047 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2078.047 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.047 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2078.047 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2078.047 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2078.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Seth stuff/Thesis/Thesis/Thesis.runs/impl_1/impl_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2078.047 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11326d2e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2078.047 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2078.047 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14247eb9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2078.047 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 173c52c54

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 173c52c54

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2138.383 ; gain = 60.336
Phase 1 Placer Initialization | Checksum: 173c52c54

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23afd32dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 189a71c68

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 189a71c68

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 14f55a95c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 9 LUTNM shape to break, 194 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 3, total 9, new lutff created 4
INFO: [Physopt 32-1138] End 1 Pass. Optimized 96 nets or LUTs. Breaked 9 LUTs, combined 87 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2138.383 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            9  |             87  |                    96  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |             87  |                    96  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d17f0138

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2138.383 ; gain = 60.336
Phase 2.4 Global Placement Core | Checksum: 1df4c5473

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2138.383 ; gain = 60.336
Phase 2 Global Placement | Checksum: 1df4c5473

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25ac8ae86

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2840d62fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ab476eb4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 291569530

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2074bd91d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:38 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 10dd73f25

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10674e935

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 187cc6d2a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2138.383 ; gain = 60.336
Phase 3 Detail Placement | Checksum: 187cc6d2a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2138.383 ; gain = 60.336

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13120c08d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.711 | TNS=-25.177 |
Phase 1 Physical Synthesis Initialization | Checksum: e4b0cff9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.865 . Memory (MB): peak = 2166.625 ; gain = 14.078
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: e4b0cff9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2169.449 ; gain = 16.902
Phase 4.1.1.1 BUFG Insertion | Checksum: 13120c08d

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 2169.449 ; gain = 91.402

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.129. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 25f78914d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:24 . Memory (MB): peak = 2190.336 ; gain = 112.289

Time (s): cpu = 00:01:52 ; elapsed = 00:01:24 . Memory (MB): peak = 2190.336 ; gain = 112.289
Phase 4.1 Post Commit Optimization | Checksum: 25f78914d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:24 . Memory (MB): peak = 2190.336 ; gain = 112.289

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25f78914d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 2190.336 ; gain = 112.289

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25f78914d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 2190.336 ; gain = 112.289
Phase 4.3 Placer Reporting | Checksum: 25f78914d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 2190.336 ; gain = 112.289

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2190.336 ; gain = 0.000

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 2190.336 ; gain = 112.289
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20ed85ec1

Time (s): cpu = 00:01:53 ; elapsed = 00:01:25 . Memory (MB): peak = 2190.336 ; gain = 112.289
Ending Placer Task | Checksum: 10f20a891

Time (s): cpu = 00:01:53 ; elapsed = 00:01:25 . Memory (MB): peak = 2190.336 ; gain = 112.289
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:55 ; elapsed = 00:01:26 . Memory (MB): peak = 2190.336 ; gain = 112.289
INFO: [runtcl-4] Executing : report_io -file impl_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2190.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file impl_top_utilization_placed.rpt -pb impl_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file impl_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2190.336 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2202.402 ; gain = 0.020
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2202.402 ; gain = 0.020
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.402 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2202.402 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2202.402 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2202.402 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2202.402 ; gain = 0.020
INFO: [Common 17-1381] The checkpoint 'E:/Seth stuff/Thesis/Thesis/Thesis.runs/impl_1/impl_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2202.402 ; gain = 12.066
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2269.457 ; gain = 67.055
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2293.801 ; gain = 6.055
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2299.129 ; gain = 5.328
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.129 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2299.129 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2299.129 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2299.129 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2299.129 ; gain = 11.383
INFO: [Common 17-1381] The checkpoint 'E:/Seth stuff/Thesis/Thesis/Thesis.runs/impl_1/impl_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bd4a326b ConstDB: 0 ShapeSum: 51d67626 RouteDB: 0
Post Restoration Checksum: NetGraph: 8c4501d3 | NumContArr: c03e5030 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d1d5473d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2381.094 ; gain = 61.840

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d1d5473d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2381.094 ; gain = 61.840

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d1d5473d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2381.094 ; gain = 61.840
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 287f63656

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2381.094 ; gain = 61.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.220  | TNS=0.000  | WHS=-0.154 | THS=-36.698|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.156342 %
  Global Horizontal Routing Utilization  = 0.033316 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24574
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24491
  Number of Partially Routed Nets     = 83
  Number of Node Overlaps             = 42

Phase 2 Router Initialization | Checksum: 28c0dea33

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2415.941 ; gain = 96.688

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 28c0dea33

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2415.941 ; gain = 96.688

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2058ce319

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2419.707 ; gain = 100.453
Phase 3 Initial Routing | Checksum: 2058ce319

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2419.707 ; gain = 100.453
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=========================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                     |
+====================+===================+=========================================================+
| sys_clk_pin        | sys_clk_pin       | Complete_Mat_Mul/input_mem/next_L_addr_sel_reg[3]_rep/D |
+--------------------+-------------------+---------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9017
 Number of Nodes with overlaps = 4643
 Number of Nodes with overlaps = 2902
 Number of Nodes with overlaps = 1413
 Number of Nodes with overlaps = 661
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.638 | TNS=-15.625| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 20487978e

Time (s): cpu = 00:05:58 ; elapsed = 00:01:48 . Memory (MB): peak = 2422.305 ; gain = 103.051

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2174
 Number of Nodes with overlaps = 1154
 Number of Nodes with overlaps = 720
 Number of Nodes with overlaps = 411
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.401 | TNS=-11.541| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2ab9d2896

Time (s): cpu = 00:08:36 ; elapsed = 00:02:37 . Memory (MB): peak = 2425.352 ; gain = 106.098

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1548
 Number of Nodes with overlaps = 1748
 Number of Nodes with overlaps = 1049
 Number of Nodes with overlaps = 490
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.299 | TNS=-4.448 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 27b1e0110

Time (s): cpu = 00:12:58 ; elapsed = 00:04:09 . Memory (MB): peak = 2425.426 ; gain = 106.172

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1603
Phase 4.4 Global Iteration 3 | Checksum: 282e881c3

Time (s): cpu = 00:13:02 ; elapsed = 00:04:13 . Memory (MB): peak = 2425.426 ; gain = 106.172
Phase 4 Rip-up And Reroute | Checksum: 282e881c3

Time (s): cpu = 00:13:02 ; elapsed = 00:04:13 . Memory (MB): peak = 2425.426 ; gain = 106.172

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2c7eba1d3

Time (s): cpu = 00:13:04 ; elapsed = 00:04:14 . Memory (MB): peak = 2425.426 ; gain = 106.172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.236 | TNS=-2.007 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1ce1eeb9f

Time (s): cpu = 00:13:05 ; elapsed = 00:04:14 . Memory (MB): peak = 2425.426 ; gain = 106.172

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ce1eeb9f

Time (s): cpu = 00:13:05 ; elapsed = 00:04:14 . Memory (MB): peak = 2425.426 ; gain = 106.172
Phase 5 Delay and Skew Optimization | Checksum: 1ce1eeb9f

Time (s): cpu = 00:13:05 ; elapsed = 00:04:14 . Memory (MB): peak = 2425.426 ; gain = 106.172

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 197863c77

Time (s): cpu = 00:13:07 ; elapsed = 00:04:16 . Memory (MB): peak = 2425.426 ; gain = 106.172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.233 | TNS=-1.948 | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2491274ba

Time (s): cpu = 00:13:07 ; elapsed = 00:04:16 . Memory (MB): peak = 2425.426 ; gain = 106.172
Phase 6 Post Hold Fix | Checksum: 2491274ba

Time (s): cpu = 00:13:07 ; elapsed = 00:04:16 . Memory (MB): peak = 2425.426 ; gain = 106.172

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.0116 %
  Global Horizontal Routing Utilization  = 18.1875 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X23Y82 -> INT_R_X23Y82
   INT_R_X25Y77 -> INT_R_X25Y77
   INT_L_X32Y70 -> INT_L_X32Y70
South Dir 1x1 Area, Max Cong = 97.2973%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y124 -> INT_L_X12Y124
   INT_R_X11Y123 -> INT_R_X11Y123
   INT_L_X14Y122 -> INT_L_X14Y122
   INT_R_X3Y121 -> INT_R_X3Y121
   INT_L_X8Y121 -> INT_L_X8Y121
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y77 -> INT_L_X24Y77
   INT_L_X24Y70 -> INT_L_X24Y70
   INT_L_X24Y68 -> INT_L_X24Y68
West Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X14Y132 -> INT_L_X14Y132
   INT_L_X18Y127 -> INT_L_X18Y127
   INT_R_X15Y126 -> INT_R_X15Y126
   INT_L_X12Y123 -> INT_L_X12Y123
   INT_L_X14Y122 -> INT_L_X14Y122

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 2491274ba

Time (s): cpu = 00:13:07 ; elapsed = 00:04:16 . Memory (MB): peak = 2425.426 ; gain = 106.172

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2491274ba

Time (s): cpu = 00:13:08 ; elapsed = 00:04:16 . Memory (MB): peak = 2426.051 ; gain = 106.797

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fffd1ecc

Time (s): cpu = 00:13:10 ; elapsed = 00:04:18 . Memory (MB): peak = 2427.453 ; gain = 108.199

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.233 | TNS=-1.948 | WHS=0.028  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1fffd1ecc

Time (s): cpu = 00:13:12 ; elapsed = 00:04:19 . Memory (MB): peak = 2427.453 ; gain = 108.199
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: bc3454d9

Time (s): cpu = 00:13:13 ; elapsed = 00:04:19 . Memory (MB): peak = 2427.453 ; gain = 108.199
Ending Routing Task | Checksum: bc3454d9

Time (s): cpu = 00:13:14 ; elapsed = 00:04:20 . Memory (MB): peak = 2427.453 ; gain = 108.199

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:17 ; elapsed = 00:04:22 . Memory (MB): peak = 2427.453 ; gain = 128.324
INFO: [runtcl-4] Executing : report_drc -file impl_top_drc_routed.rpt -pb impl_top_drc_routed.pb -rpx impl_top_drc_routed.rpx
Command: report_drc -file impl_top_drc_routed.rpt -pb impl_top_drc_routed.pb -rpx impl_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Seth stuff/Thesis/Thesis/Thesis.runs/impl_1/impl_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file impl_top_methodology_drc_routed.rpt -pb impl_top_methodology_drc_routed.pb -rpx impl_top_methodology_drc_routed.rpx
Command: report_methodology -file impl_top_methodology_drc_routed.rpt -pb impl_top_methodology_drc_routed.pb -rpx impl_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Seth stuff/Thesis/Thesis/Thesis.runs/impl_1/impl_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2502.301 ; gain = 74.848
INFO: [runtcl-4] Executing : report_power -file impl_top_power_routed.rpt -pb impl_top_power_summary_routed.pb -rpx impl_top_power_routed.rpx
Command: report_power -file impl_top_power_routed.rpt -pb impl_top_power_summary_routed.pb -rpx impl_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2541.156 ; gain = 38.855
INFO: [runtcl-4] Executing : report_route_status -file impl_top_route_status.rpt -pb impl_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file impl_top_timing_summary_routed.rpt -pb impl_top_timing_summary_routed.pb -rpx impl_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file impl_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file impl_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file impl_top_bus_skew_routed.rpt -pb impl_top_bus_skew_routed.pb -rpx impl_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2564.992 ; gain = 5.898
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2566.633 ; gain = 1.641
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.633 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.337 . Memory (MB): peak = 2566.633 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2566.633 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2566.633 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2566.633 ; gain = 7.539
INFO: [Common 17-1381] The checkpoint 'E:/Seth stuff/Thesis/Thesis/Thesis.runs/impl_1/impl_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 10:42:17 2025...
