-- VHDL for IBM SMS ALD page 18.14.10.1
-- Title: CHECK TEST SWITCHES-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/7/2020 5:03:31 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_18_14_10_1_CHECK_TEST_SWITCHES_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		M36_VOLTS_ON_CONSOLE:	 in STD_LOGIC;
		PS_LOGIC_GATE_B_1:	 in STD_LOGIC;
		SWITCH_MOM_1ST_TST_SW_PL1:	 in STD_LOGIC;
		SWITCH_MOM_2ND_TST_SW_PL1:	 in STD_LOGIC;
		SWITCH_MOM_3RD_TST_SW_PL1:	 in STD_LOGIC;
		MV_1ST_CHECK_TEST_SWITCH:	 out STD_LOGIC;
		MS_ANY_CHECK_TEST:	 out STD_LOGIC;
		MV_2ND_CHECK_TEST_SWITCH:	 out STD_LOGIC;
		MS_1ST_TRIGGER_CHECK:	 out STD_LOGIC;
		MV_3RD_CHECK_TEST_SWITCH:	 out STD_LOGIC;
		MS_2ND_TRIGGER_CHECK:	 out STD_LOGIC;
		PS_2ND_OR_3RD_CHECK_TEST:	 out STD_LOGIC);
end ALD_18_14_10_1_CHECK_TEST_SWITCHES_ACC;

architecture behavioral of ALD_18_14_10_1_CHECK_TEST_SWITCHES_ACC is 

	signal OUT_5A_T: STD_LOGIC;
	signal OUT_4A_X: STD_LOGIC;
	signal OUT_4B_X: STD_LOGIC;
	signal OUT_4C_X: STD_LOGIC;
	signal OUT_4D_X: STD_LOGIC;
	signal OUT_2D_E: STD_LOGIC;
	signal OUT_1D_R: STD_LOGIC;
	signal OUT_5E_T: STD_LOGIC;
	signal OUT_4E_X: STD_LOGIC;
	signal OUT_4F_X: STD_LOGIC;
	signal OUT_1F_Q: STD_LOGIC;
	signal OUT_4G_X: STD_LOGIC;
	signal OUT_2G_NoPin: STD_LOGIC;
	signal OUT_1G_F: STD_LOGIC;
	signal OUT_5H_T: STD_LOGIC;
	signal OUT_4H_X: STD_LOGIC;
	signal OUT_1H_K: STD_LOGIC;
	signal OUT_4I_R: STD_LOGIC;
	signal OUT_2I_P: STD_LOGIC;
	signal OUT_1I_B: STD_LOGIC;
	signal OUT_DOT_4A: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;

begin

	OUT_5A_T <=  NOT SWITCH_MOM_1ST_TST_SW_PL1;
	OUT_4A_X <= OUT_5A_T;
	OUT_4B_X <= OUT_5A_T;
	OUT_4C_X <= OUT_5A_T;
	OUT_4D_X <= OUT_5A_T;
	OUT_2D_E <= NOT(OUT_DOT_4E AND OUT_DOT_4A AND OUT_DOT_4H );
	OUT_1D_R <= NOT OUT_2D_E;
	OUT_5E_T <=  NOT SWITCH_MOM_2ND_TST_SW_PL1;
	OUT_4E_X <= OUT_5E_T;
	OUT_4F_X <= OUT_5E_T;
	OUT_1F_Q <= OUT_1G_F;
	OUT_4G_X <= OUT_5E_T;
	OUT_2G_NoPin <= NOT(OUT_DOT_4A );
	OUT_1G_F <= NOT(OUT_2G_NoPin AND PS_LOGIC_GATE_B_1 );
	OUT_5H_T <=  NOT SWITCH_MOM_3RD_TST_SW_PL1;
	OUT_4H_X <= OUT_5H_T;
	OUT_1H_K <= OUT_1I_B;
	OUT_4I_R <= OUT_5H_T;
	OUT_2I_P <= NOT(OUT_DOT_4H AND OUT_DOT_4E );
	OUT_1I_B <= NOT(OUT_2I_P AND PS_LOGIC_GATE_B_1 );
	OUT_DOT_4A <= OUT_4A_X AND OUT_4B_X AND OUT_4C_X AND OUT_4D_X;
	OUT_DOT_4E <= OUT_4E_X AND OUT_4F_X AND OUT_4G_X;
	OUT_DOT_4H <= OUT_4H_X AND OUT_4I_R;

	MS_ANY_CHECK_TEST <= OUT_1D_R;
	MS_1ST_TRIGGER_CHECK <= OUT_1F_Q;
	MS_2ND_TRIGGER_CHECK <= OUT_1H_K;
	PS_2ND_OR_3RD_CHECK_TEST <= OUT_2I_P;
	MV_1ST_CHECK_TEST_SWITCH <= OUT_DOT_4A;
	MV_2ND_CHECK_TEST_SWITCH <= OUT_DOT_4E;
	MV_3RD_CHECK_TEST_SWITCH <= OUT_DOT_4H;


end;
