{"vcs1":{"timestamp_begin":1739364663.987398601, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739364664.341755964, "rt":0.26, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739364664.657475834, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739364663.757272648}
{"VCS_COMP_START_TIME": 1739364663.757272648}
{"VCS_COMP_END_TIME": 1739364664.874338484}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150348}}
