#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul  3 19:29:55 2022
# Process ID: 2064
# Current directory: D:/FPGA_Development/ModuleTestBenches
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9740 D:\FPGA_Development\ModuleTestBenches\TempProject.xpr
# Log file: D:/FPGA_Development/ModuleTestBenches/vivado.log
# Journal file: D:/FPGA_Development/ModuleTestBenches\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Development/ModuleTestBenches/TempProject.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA_Development/TempProject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul  3 19:35:26 2022...
