// Seed: 135909507
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  final $unsigned(39);
  ;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output tri1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri id_8,
    input uwire id_9,
    output supply0 id_10
    , id_13,
    input supply0 id_11
);
  logic id_14;
  assign id_14 = id_6;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
