module add_round_key(
    input wire clk,
    input wire reset,
    input wire [127:0] round_key,
    input wire [127:0] state_in,
    output wire [127:0] state_out
	);
	
	
	
	
	//Internal logic
	reg [127:0] round_key_temp;
	reg [127:0] state_out_temp; 
	reg [127:0] state_out_next;
	
	always @*
    begin
    	//Combinational logic
    	round_key_temp = round_key;
    	state_out_temp = state_in;
    	//Add Round Key
        state_out_next = state_out_temp[127:0] ^ round_key_temp[127:0];
    end
    
    assign state_out = state_out_next;
	
	
endmodule 