-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
-- Date        : Wed Mar 16 11:30:43 2022
-- Host        : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_1_dilate_erode/ip/composable_pr_1_dilate_erode_erode_accel_0/composable_pr_1_dilate_erode_erode_accel_0_sim_netlist.vhdl
-- Design      : composable_pr_1_dilate_erode_erode_accel_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc is
  port (
    start_once_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    img_out_cols_c_full_n : in STD_LOGIC;
    img_in_rows_c_full_n : in STD_LOGIC;
    img_out_rows_c_full_n : in STD_LOGIC;
    img_in_cols_c_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc : entity is "erode_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc is
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_3 : STD_LOGIC;
begin
  start_once_reg <= \^start_once_reg\;
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBBBBBBBBB"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_once_reg_reg_0,
      I2 => img_out_cols_c_full_n,
      I3 => img_in_rows_c_full_n,
      I4 => img_out_rows_c_full_n,
      I5 => img_in_cols_c_full_n,
      O => start_once_reg_i_1_n_3
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_3,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_control_s_axi_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ar_hs : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[0]\ : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[0]_1\ : in STD_LOGIC;
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[2]\ : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    \rdata_reg[3]\ : in STD_LOGIC;
    \rdata_reg[3]_0\ : in STD_LOGIC;
    \rdata_reg[4]\ : in STD_LOGIC;
    \rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \rdata_reg[4]_0\ : in STD_LOGIC;
    \rdata_reg[4]_1\ : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \rdata_reg[5]\ : in STD_LOGIC;
    \rdata_reg[6]\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[7]_1\ : in STD_LOGIC;
    \rdata_reg[8]\ : in STD_LOGIC;
    \rdata_reg[9]\ : in STD_LOGIC;
    \rdata_reg[10]\ : in STD_LOGIC;
    \rdata_reg[11]\ : in STD_LOGIC;
    \rdata_reg[12]\ : in STD_LOGIC;
    \rdata_reg[13]\ : in STD_LOGIC;
    \rdata_reg[14]\ : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[16]\ : in STD_LOGIC;
    \rdata_reg[17]\ : in STD_LOGIC;
    \rdata_reg[18]\ : in STD_LOGIC;
    \rdata_reg[19]\ : in STD_LOGIC;
    \rdata_reg[20]\ : in STD_LOGIC;
    \rdata_reg[21]\ : in STD_LOGIC;
    \rdata_reg[22]\ : in STD_LOGIC;
    \rdata_reg[23]\ : in STD_LOGIC;
    \rdata_reg[24]\ : in STD_LOGIC;
    \rdata_reg[25]\ : in STD_LOGIC;
    \rdata_reg[26]\ : in STD_LOGIC;
    \rdata_reg[27]\ : in STD_LOGIC;
    \rdata_reg[28]\ : in STD_LOGIC;
    \rdata_reg[29]\ : in STD_LOGIC;
    \rdata_reg[30]\ : in STD_LOGIC;
    \rdata_reg[31]_1\ : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_write[1].mem_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_control_s_axi_ram : entity is "erode_accel_control_s_axi_ram";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_control_s_axi_ram;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_control_s_axi_ram is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ar_hs\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_5_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_6_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_7_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_8_n_3\ : STD_LOGIC;
  signal int_kernel_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rdata[10]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "int_kernel/gen_write[1].mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_write[1].mem_reg\ : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_write[1].mem_reg\ : label is 2;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_write[1].mem_reg\ : label is 1020;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  ar_hs <= \^ar_hs\;
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 7) => B"111111111",
      ADDRARDADDR(6 downto 5) => int_kernel_address1(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 7) => B"111111111",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => \gen_write[1].mem_reg_i_5_n_3\,
      WEA(2) => \gen_write[1].mem_reg_i_6_n_3\,
      WEA(1) => \gen_write[1].mem_reg_i_7_n_3\,
      WEA(0) => \gen_write[1].mem_reg_i_8_n_3\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_write[1].mem_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => rstate(1),
      I2 => s_axi_control_ARVALID,
      I3 => rstate(0),
      I4 => Q(1),
      O => int_kernel_address1(1)
    );
\gen_write[1].mem_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => rstate(1),
      I2 => s_axi_control_ARVALID,
      I3 => rstate(0),
      I4 => Q(0),
      O => int_kernel_address1(0)
    );
\gen_write[1].mem_reg_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => s_axi_control_WVALID,
      I2 => \^ar_hs\,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => \gen_write[1].mem_reg_0\,
      O => \gen_write[1].mem_reg_i_5_n_3\
    );
\gen_write[1].mem_reg_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(2),
      I1 => s_axi_control_WVALID,
      I2 => \^ar_hs\,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => \gen_write[1].mem_reg_0\,
      O => \gen_write[1].mem_reg_i_6_n_3\
    );
\gen_write[1].mem_reg_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(1),
      I1 => s_axi_control_WVALID,
      I2 => \^ar_hs\,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => \gen_write[1].mem_reg_0\,
      O => \gen_write[1].mem_reg_i_7_n_3\
    );
\gen_write[1].mem_reg_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => s_axi_control_WVALID,
      I2 => \^ar_hs\,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => \gen_write[1].mem_reg_0\,
      O => \gen_write[1].mem_reg_i_8_n_3\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[0]\,
      I1 => \rdata_reg[0]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(0),
      I4 => \rdata_reg[7]\,
      I5 => \rdata_reg[0]_1\,
      O => D(0)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[10]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(5),
      I3 => \rdata_reg[31]_0\(5),
      I4 => \rdata_reg[4]_0\,
      O => D(10)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[10]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(10),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[10]_i_2_n_3\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[11]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(6),
      I3 => \rdata_reg[31]_0\(6),
      I4 => \rdata_reg[4]_0\,
      O => D(11)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[11]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(11),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[11]_i_2_n_3\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[12]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(7),
      I3 => \rdata_reg[31]_0\(7),
      I4 => \rdata_reg[4]_0\,
      O => D(12)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[12]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(12),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[12]_i_2_n_3\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[13]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(8),
      I3 => \rdata_reg[31]_0\(8),
      I4 => \rdata_reg[4]_0\,
      O => D(13)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[13]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(13),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[13]_i_2_n_3\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[14]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(9),
      I3 => \rdata_reg[31]_0\(9),
      I4 => \rdata_reg[4]_0\,
      O => D(14)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[14]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(14),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[14]_i_2_n_3\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[15]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(10),
      I3 => \rdata_reg[31]_0\(10),
      I4 => \rdata_reg[4]_0\,
      O => D(15)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[15]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(15),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[15]_i_2_n_3\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[16]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(11),
      I3 => \rdata_reg[31]_0\(11),
      I4 => \rdata_reg[4]_0\,
      O => D(16)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[16]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(16),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[16]_i_2_n_3\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[17]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(12),
      I3 => \rdata_reg[31]_0\(12),
      I4 => \rdata_reg[4]_0\,
      O => D(17)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[17]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(17),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[17]_i_2_n_3\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[18]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(13),
      I3 => \rdata_reg[31]_0\(13),
      I4 => \rdata_reg[4]_0\,
      O => D(18)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[18]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(18),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[18]_i_2_n_3\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[19]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(14),
      I3 => \rdata_reg[31]_0\(14),
      I4 => \rdata_reg[4]_0\,
      O => D(19)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[19]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(19),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[19]_i_2_n_3\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[1]\,
      I1 => \rdata_reg[0]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(1),
      I4 => \rdata_reg[7]\,
      I5 => \rdata_reg[1]_0\,
      O => D(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[20]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(15),
      I3 => \rdata_reg[31]_0\(15),
      I4 => \rdata_reg[4]_0\,
      O => D(20)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[20]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(20),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[20]_i_2_n_3\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[21]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(16),
      I3 => \rdata_reg[31]_0\(16),
      I4 => \rdata_reg[4]_0\,
      O => D(21)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[21]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(21),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[21]_i_2_n_3\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[22]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(17),
      I3 => \rdata_reg[31]_0\(17),
      I4 => \rdata_reg[4]_0\,
      O => D(22)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[22]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(22),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[22]_i_2_n_3\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[23]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(18),
      I3 => \rdata_reg[31]_0\(18),
      I4 => \rdata_reg[4]_0\,
      O => D(23)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[23]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(23),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[23]_i_2_n_3\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[24]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(19),
      I3 => \rdata_reg[31]_0\(19),
      I4 => \rdata_reg[4]_0\,
      O => D(24)
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[24]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(24),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[24]_i_2_n_3\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[25]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(20),
      I3 => \rdata_reg[31]_0\(20),
      I4 => \rdata_reg[4]_0\,
      O => D(25)
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[25]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(25),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[25]_i_2_n_3\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[26]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(21),
      I3 => \rdata_reg[31]_0\(21),
      I4 => \rdata_reg[4]_0\,
      O => D(26)
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[26]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(26),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[26]_i_2_n_3\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[27]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(22),
      I3 => \rdata_reg[31]_0\(22),
      I4 => \rdata_reg[4]_0\,
      O => D(27)
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[27]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(27),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[27]_i_2_n_3\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[28]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(23),
      I3 => \rdata_reg[31]_0\(23),
      I4 => \rdata_reg[4]_0\,
      O => D(28)
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[28]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(28),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[28]_i_2_n_3\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[29]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(24),
      I3 => \rdata_reg[31]_0\(24),
      I4 => \rdata_reg[4]_0\,
      O => D(29)
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[29]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(29),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[29]_i_2_n_3\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[2]\,
      I1 => \rdata_reg[0]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(2),
      I4 => \rdata_reg[7]\,
      I5 => \rdata_reg[2]_0\,
      O => D(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[30]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(25),
      I3 => \rdata_reg[31]_0\(25),
      I4 => \rdata_reg[4]_0\,
      O => D(30)
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[30]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(30),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[30]_i_2_n_3\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(26),
      I3 => \rdata_reg[31]_0\(26),
      I4 => \rdata_reg[4]_0\,
      O => D(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[31]_1\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(31),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[31]_i_3_n_3\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[3]\,
      I1 => \rdata_reg[0]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(3),
      I4 => \rdata_reg[7]\,
      I5 => \rdata_reg[3]_0\,
      O => D(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[4]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(0),
      I3 => \rdata_reg[31]_0\(0),
      I4 => \rdata_reg[4]_0\,
      O => D(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[4]_1\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(4),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[4]_i_2_n_3\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[5]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(1),
      I3 => \rdata_reg[31]_0\(1),
      I4 => \rdata_reg[4]_0\,
      O => D(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[5]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(5),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[5]_i_2_n_3\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[6]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(2),
      I3 => \rdata_reg[31]_0\(2),
      I4 => \rdata_reg[4]_0\,
      O => D(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[6]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(6),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[6]_i_2_n_3\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[7]_0\,
      I1 => \rdata_reg[0]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(7),
      I4 => \rdata_reg[7]\,
      I5 => \rdata_reg[7]_1\,
      O => D(7)
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rstate(1),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(0),
      O => \^ar_hs\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[8]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(3),
      I3 => \rdata_reg[31]_0\(3),
      I4 => \rdata_reg[4]_0\,
      O => D(8)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(8),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[8]_i_2_n_3\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[9]_i_2_n_3\,
      I1 => \rdata_reg[4]\,
      I2 => \rdata_reg[31]\(4),
      I3 => \rdata_reg[31]_0\(4),
      I4 => \rdata_reg[4]_0\,
      O => D(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \rdata_reg[9]\,
      I1 => \rdata_reg[7]\,
      I2 => \^doado\(9),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[9]_i_2_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \B_V_data_1_payload_B_reg[0]\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg : entity is "erode_accel_fifo_w24_d2_S_shiftReg";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\B_V_data_1_payload_A[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(19)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(22)
    );
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(23)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(2)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \B_V_data_1_payload_B_reg[0]\,
      I3 => \B_V_data_1_payload_B_reg[0]_0\,
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][16]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][17]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][18]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][19]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][20]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][21]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][22]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][23]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \reg_564_reg[0]\ : in STD_LOGIC;
    \reg_564_reg[0]_0\ : in STD_LOGIC;
    shiftReg_addr : in STD_LOGIC;
    icmp_ln878_5_reg_1747 : in STD_LOGIC;
    icmp_ln878_4_reg_1743 : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg_8 : entity is "erode_accel_fifo_w24_d2_S_shiftReg";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg_8;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg_8 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_1\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][0]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[1]_1\(10),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][10]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][11]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \SRL_SIG_reg[1]_1\(12),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][12]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \SRL_SIG_reg[1]_1\(13),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][13]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \SRL_SIG_reg[1]_1\(14),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][14]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \SRL_SIG_reg[1]_1\(15),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][15]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \SRL_SIG_reg[1]_1\(16),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][16]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \SRL_SIG_reg[1]_1\(17),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][17]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \SRL_SIG_reg[1]_1\(18),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][18]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \SRL_SIG_reg[1]_1\(19),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][19]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][1]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \SRL_SIG_reg[1]_1\(20),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][20]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \SRL_SIG_reg[1]_1\(21),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][21]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \SRL_SIG_reg[1]_1\(22),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][22]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \SRL_SIG_reg[1]_1\(23),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][23]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][2]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][3]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][4]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][5]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][6]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][7]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][8]_0\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => icmp_ln878_5_reg_1747,
      I4 => icmp_ln878_4_reg_1743,
      I5 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      O => \SRL_SIG_reg[0][9]_0\
    );
\reg_564[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(0)
    );
\reg_564[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(10)
    );
\reg_564[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(11)
    );
\reg_564[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(12)
    );
\reg_564[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(13)
    );
\reg_564[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(14)
    );
\reg_564[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(15)
    );
\reg_564[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(16)
    );
\reg_564[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(17)
    );
\reg_564[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(18)
    );
\reg_564[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(19)
    );
\reg_564[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(1)
    );
\reg_564[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(20)
    );
\reg_564[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(21)
    );
\reg_564[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(22)
    );
\reg_564[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(23)
    );
\reg_564[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(2)
    );
\reg_564[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(3)
    );
\reg_564[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(4)
    );
\reg_564[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(5)
    );
\reg_564[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(6)
    );
\reg_564[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(7)
    );
\reg_564[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(8)
    );
\reg_564[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \reg_564_reg[0]\,
      I3 => \reg_564_reg[0]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[1][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg : entity is "erode_accel_fifo_w32_d2_S_shiftReg";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => shiftReg_ce,
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(0),
      Q => \SRL_SIG_reg[0]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(10),
      Q => \SRL_SIG_reg[0]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(11),
      Q => \SRL_SIG_reg[0]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(12),
      Q => \SRL_SIG_reg[0]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(13),
      Q => \SRL_SIG_reg[0]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(14),
      Q => \SRL_SIG_reg[0]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(15),
      Q => \SRL_SIG_reg[0]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(16),
      Q => \SRL_SIG_reg[0]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(17),
      Q => \SRL_SIG_reg[0]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(18),
      Q => \SRL_SIG_reg[0]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(19),
      Q => \SRL_SIG_reg[0]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(1),
      Q => \SRL_SIG_reg[0]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(20),
      Q => \SRL_SIG_reg[0]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(21),
      Q => \SRL_SIG_reg[0]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(22),
      Q => \SRL_SIG_reg[0]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(23),
      Q => \SRL_SIG_reg[0]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(24),
      Q => \SRL_SIG_reg[0]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(25),
      Q => \SRL_SIG_reg[0]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(26),
      Q => \SRL_SIG_reg[0]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(27),
      Q => \SRL_SIG_reg[0]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(28),
      Q => \SRL_SIG_reg[0]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(29),
      Q => \SRL_SIG_reg[0]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(2),
      Q => \SRL_SIG_reg[0]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(30),
      Q => \SRL_SIG_reg[0]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(31),
      Q => \SRL_SIG_reg[0]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(3),
      Q => \SRL_SIG_reg[0]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(4),
      Q => \SRL_SIG_reg[0]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(5),
      Q => \SRL_SIG_reg[0]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(6),
      Q => \SRL_SIG_reg[0]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(7),
      Q => \SRL_SIG_reg[0]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(8),
      Q => \SRL_SIG_reg[0]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(9),
      Q => \SRL_SIG_reg[0]_1\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(0),
      Q => \SRL_SIG_reg[1]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(10),
      Q => \SRL_SIG_reg[1]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(11),
      Q => \SRL_SIG_reg[1]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(12),
      Q => \SRL_SIG_reg[1]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(13),
      Q => \SRL_SIG_reg[1]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(14),
      Q => \SRL_SIG_reg[1]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(15),
      Q => \SRL_SIG_reg[1]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(16),
      Q => \SRL_SIG_reg[1]_2\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(17),
      Q => \SRL_SIG_reg[1]_2\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(18),
      Q => \SRL_SIG_reg[1]_2\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(19),
      Q => \SRL_SIG_reg[1]_2\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(1),
      Q => \SRL_SIG_reg[1]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(20),
      Q => \SRL_SIG_reg[1]_2\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(21),
      Q => \SRL_SIG_reg[1]_2\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(22),
      Q => \SRL_SIG_reg[1]_2\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(23),
      Q => \SRL_SIG_reg[1]_2\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(24),
      Q => \SRL_SIG_reg[1]_2\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(25),
      Q => \SRL_SIG_reg[1]_2\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(26),
      Q => \SRL_SIG_reg[1]_2\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(27),
      Q => \SRL_SIG_reg[1]_2\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(28),
      Q => \SRL_SIG_reg[1]_2\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(29),
      Q => \SRL_SIG_reg[1]_2\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(2),
      Q => \SRL_SIG_reg[1]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(30),
      Q => \SRL_SIG_reg[1]_2\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(31),
      Q => \SRL_SIG_reg[1]_2\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(3),
      Q => \SRL_SIG_reg[1]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(4),
      Q => \SRL_SIG_reg[1]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(5),
      Q => \SRL_SIG_reg[1]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(6),
      Q => \SRL_SIG_reg[1]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(7),
      Q => \SRL_SIG_reg[1]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(8),
      Q => \SRL_SIG_reg[1]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(9),
      Q => \SRL_SIG_reg[1]_2\(9),
      R => '0'
    );
\rows_reg_440[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(0),
      I1 => \SRL_SIG_reg[0]_1\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(0)
    );
\rows_reg_440[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(10),
      I1 => \SRL_SIG_reg[0]_1\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(10)
    );
\rows_reg_440[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(11),
      I1 => \SRL_SIG_reg[0]_1\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(11)
    );
\rows_reg_440[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(12),
      I1 => \SRL_SIG_reg[0]_1\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(12)
    );
\rows_reg_440[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(13),
      I1 => \SRL_SIG_reg[0]_1\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(13)
    );
\rows_reg_440[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(14),
      I1 => \SRL_SIG_reg[0]_1\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(14)
    );
\rows_reg_440[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(15),
      I1 => \SRL_SIG_reg[0]_1\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(15)
    );
\rows_reg_440[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(16),
      I1 => \SRL_SIG_reg[0]_1\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(16)
    );
\rows_reg_440[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(17),
      I1 => \SRL_SIG_reg[0]_1\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(17)
    );
\rows_reg_440[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(18),
      I1 => \SRL_SIG_reg[0]_1\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(18)
    );
\rows_reg_440[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(19),
      I1 => \SRL_SIG_reg[0]_1\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(19)
    );
\rows_reg_440[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(1),
      I1 => \SRL_SIG_reg[0]_1\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(1)
    );
\rows_reg_440[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(20),
      I1 => \SRL_SIG_reg[0]_1\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(20)
    );
\rows_reg_440[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(21),
      I1 => \SRL_SIG_reg[0]_1\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(21)
    );
\rows_reg_440[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(22),
      I1 => \SRL_SIG_reg[0]_1\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(22)
    );
\rows_reg_440[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(23),
      I1 => \SRL_SIG_reg[0]_1\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(23)
    );
\rows_reg_440[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(24),
      I1 => \SRL_SIG_reg[0]_1\(24),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(24)
    );
\rows_reg_440[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(25),
      I1 => \SRL_SIG_reg[0]_1\(25),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(25)
    );
\rows_reg_440[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(26),
      I1 => \SRL_SIG_reg[0]_1\(26),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(26)
    );
\rows_reg_440[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(27),
      I1 => \SRL_SIG_reg[0]_1\(27),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(27)
    );
\rows_reg_440[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(28),
      I1 => \SRL_SIG_reg[0]_1\(28),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(28)
    );
\rows_reg_440[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(29),
      I1 => \SRL_SIG_reg[0]_1\(29),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(29)
    );
\rows_reg_440[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(2),
      I1 => \SRL_SIG_reg[0]_1\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(2)
    );
\rows_reg_440[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(30),
      I1 => \SRL_SIG_reg[0]_1\(30),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(30)
    );
\rows_reg_440[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(31),
      I1 => \SRL_SIG_reg[0]_1\(31),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(31)
    );
\rows_reg_440[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(3),
      I1 => \SRL_SIG_reg[0]_1\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(3)
    );
\rows_reg_440[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(4),
      I1 => \SRL_SIG_reg[0]_1\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(4)
    );
\rows_reg_440[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(5),
      I1 => \SRL_SIG_reg[0]_1\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(5)
    );
\rows_reg_440[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(6),
      I1 => \SRL_SIG_reg[0]_1\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(6)
    );
\rows_reg_440[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(7),
      I1 => \SRL_SIG_reg[0]_1\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(7)
    );
\rows_reg_440[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(8),
      I1 => \SRL_SIG_reg[0]_1\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(8)
    );
\rows_reg_440[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(9),
      I1 => \SRL_SIG_reg[0]_1\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_10 is
  port (
    p_src_cols_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    img_in_rows_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_in_rows_c9_full_n : in STD_LOGIC;
    img_in_cols_c_empty_n : in STD_LOGIC;
    \p_src_cols_read_reg_434_reg[0]\ : in STD_LOGIC;
    \p_src_cols_read_reg_434_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_10 : entity is "erode_accel_fifo_w32_d2_S_shiftReg";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_10;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_10 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      I2 => img_in_rows_c_empty_n,
      I3 => Q(0),
      I4 => img_in_rows_c9_full_n,
      I5 => img_in_cols_c_empty_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p_src_cols_read_reg_434[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(0)
    );
\p_src_cols_read_reg_434[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(10)
    );
\p_src_cols_read_reg_434[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(11)
    );
\p_src_cols_read_reg_434[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(12)
    );
\p_src_cols_read_reg_434[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(13)
    );
\p_src_cols_read_reg_434[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(14)
    );
\p_src_cols_read_reg_434[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(15)
    );
\p_src_cols_read_reg_434[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(1)
    );
\p_src_cols_read_reg_434[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(2)
    );
\p_src_cols_read_reg_434[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(3)
    );
\p_src_cols_read_reg_434[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(4)
    );
\p_src_cols_read_reg_434[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(5)
    );
\p_src_cols_read_reg_434[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(6)
    );
\p_src_cols_read_reg_434[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(7)
    );
\p_src_cols_read_reg_434[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(8)
    );
\p_src_cols_read_reg_434[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \p_src_cols_read_reg_434_reg[0]\,
      I3 => \p_src_cols_read_reg_434_reg[0]_0\,
      O => p_src_cols_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_7 is
  port (
    p_src_rows_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    img_in_rows_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_in_cols_c10_full_n : in STD_LOGIC;
    img_in_cols_c_empty_n : in STD_LOGIC;
    \p_src_rows_read_reg_429_reg[0]\ : in STD_LOGIC;
    \p_src_rows_read_reg_429_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_7 : entity is "erode_accel_fifo_w32_d2_S_shiftReg";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_7;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_7 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      I2 => img_in_rows_c_empty_n,
      I3 => Q(0),
      I4 => img_in_cols_c10_full_n,
      I5 => img_in_cols_c_empty_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p_src_rows_read_reg_429[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(0)
    );
\p_src_rows_read_reg_429[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(10)
    );
\p_src_rows_read_reg_429[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(11)
    );
\p_src_rows_read_reg_429[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(12)
    );
\p_src_rows_read_reg_429[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(13)
    );
\p_src_rows_read_reg_429[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(14)
    );
\p_src_rows_read_reg_429[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(15)
    );
\p_src_rows_read_reg_429[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(1)
    );
\p_src_rows_read_reg_429[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(2)
    );
\p_src_rows_read_reg_429[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(3)
    );
\p_src_rows_read_reg_429[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(4)
    );
\p_src_rows_read_reg_429[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(5)
    );
\p_src_rows_read_reg_429[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(6)
    );
\p_src_rows_read_reg_429[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(7)
    );
\p_src_rows_read_reg_429[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(8)
    );
\p_src_rows_read_reg_429[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \p_src_rows_read_reg_429_reg[0]\,
      I3 => \p_src_rows_read_reg_429_reg[0]_0\,
      O => p_src_rows_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_9 : entity is "erode_accel_fifo_w32_d2_S_shiftReg";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_9;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_9 is
  signal \SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => shiftReg_ce,
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(0),
      Q => \SRL_SIG_reg[0]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(10),
      Q => \SRL_SIG_reg[0]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(11),
      Q => \SRL_SIG_reg[0]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(12),
      Q => \SRL_SIG_reg[0]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(13),
      Q => \SRL_SIG_reg[0]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(14),
      Q => \SRL_SIG_reg[0]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(15),
      Q => \SRL_SIG_reg[0]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(16),
      Q => \SRL_SIG_reg[0]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(17),
      Q => \SRL_SIG_reg[0]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(18),
      Q => \SRL_SIG_reg[0]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(19),
      Q => \SRL_SIG_reg[0]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(1),
      Q => \SRL_SIG_reg[0]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(20),
      Q => \SRL_SIG_reg[0]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(21),
      Q => \SRL_SIG_reg[0]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(22),
      Q => \SRL_SIG_reg[0]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(23),
      Q => \SRL_SIG_reg[0]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(24),
      Q => \SRL_SIG_reg[0]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(25),
      Q => \SRL_SIG_reg[0]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(26),
      Q => \SRL_SIG_reg[0]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(27),
      Q => \SRL_SIG_reg[0]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(28),
      Q => \SRL_SIG_reg[0]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(29),
      Q => \SRL_SIG_reg[0]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(2),
      Q => \SRL_SIG_reg[0]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(30),
      Q => \SRL_SIG_reg[0]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(31),
      Q => \SRL_SIG_reg[0]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(3),
      Q => \SRL_SIG_reg[0]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(4),
      Q => \SRL_SIG_reg[0]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(5),
      Q => \SRL_SIG_reg[0]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(6),
      Q => \SRL_SIG_reg[0]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(7),
      Q => \SRL_SIG_reg[0]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(8),
      Q => \SRL_SIG_reg[0]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(9),
      Q => \SRL_SIG_reg[0]_1\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(0),
      Q => \SRL_SIG_reg[1]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(10),
      Q => \SRL_SIG_reg[1]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(11),
      Q => \SRL_SIG_reg[1]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(12),
      Q => \SRL_SIG_reg[1]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(13),
      Q => \SRL_SIG_reg[1]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(14),
      Q => \SRL_SIG_reg[1]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(15),
      Q => \SRL_SIG_reg[1]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(16),
      Q => \SRL_SIG_reg[1]_2\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(17),
      Q => \SRL_SIG_reg[1]_2\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(18),
      Q => \SRL_SIG_reg[1]_2\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(19),
      Q => \SRL_SIG_reg[1]_2\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(1),
      Q => \SRL_SIG_reg[1]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(20),
      Q => \SRL_SIG_reg[1]_2\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(21),
      Q => \SRL_SIG_reg[1]_2\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(22),
      Q => \SRL_SIG_reg[1]_2\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(23),
      Q => \SRL_SIG_reg[1]_2\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(24),
      Q => \SRL_SIG_reg[1]_2\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(25),
      Q => \SRL_SIG_reg[1]_2\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(26),
      Q => \SRL_SIG_reg[1]_2\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(27),
      Q => \SRL_SIG_reg[1]_2\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(28),
      Q => \SRL_SIG_reg[1]_2\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(29),
      Q => \SRL_SIG_reg[1]_2\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(2),
      Q => \SRL_SIG_reg[1]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(30),
      Q => \SRL_SIG_reg[1]_2\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(31),
      Q => \SRL_SIG_reg[1]_2\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(3),
      Q => \SRL_SIG_reg[1]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(4),
      Q => \SRL_SIG_reg[1]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(5),
      Q => \SRL_SIG_reg[1]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(6),
      Q => \SRL_SIG_reg[1]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(7),
      Q => \SRL_SIG_reg[1]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(8),
      Q => \SRL_SIG_reg[1]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(9),
      Q => \SRL_SIG_reg[1]_2\(9),
      R => '0'
    );
\cols_reg_445[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(0),
      I1 => \SRL_SIG_reg[0]_1\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(0)
    );
\cols_reg_445[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(10),
      I1 => \SRL_SIG_reg[0]_1\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(10)
    );
\cols_reg_445[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(11),
      I1 => \SRL_SIG_reg[0]_1\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(11)
    );
\cols_reg_445[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(12),
      I1 => \SRL_SIG_reg[0]_1\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(12)
    );
\cols_reg_445[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(13),
      I1 => \SRL_SIG_reg[0]_1\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(13)
    );
\cols_reg_445[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(14),
      I1 => \SRL_SIG_reg[0]_1\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(14)
    );
\cols_reg_445[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(15),
      I1 => \SRL_SIG_reg[0]_1\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(15)
    );
\cols_reg_445[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(16),
      I1 => \SRL_SIG_reg[0]_1\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(16)
    );
\cols_reg_445[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(17),
      I1 => \SRL_SIG_reg[0]_1\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(17)
    );
\cols_reg_445[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(18),
      I1 => \SRL_SIG_reg[0]_1\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(18)
    );
\cols_reg_445[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(19),
      I1 => \SRL_SIG_reg[0]_1\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(19)
    );
\cols_reg_445[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(1),
      I1 => \SRL_SIG_reg[0]_1\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(1)
    );
\cols_reg_445[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(20),
      I1 => \SRL_SIG_reg[0]_1\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(20)
    );
\cols_reg_445[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(21),
      I1 => \SRL_SIG_reg[0]_1\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(21)
    );
\cols_reg_445[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(22),
      I1 => \SRL_SIG_reg[0]_1\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(22)
    );
\cols_reg_445[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(23),
      I1 => \SRL_SIG_reg[0]_1\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(23)
    );
\cols_reg_445[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(24),
      I1 => \SRL_SIG_reg[0]_1\(24),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(24)
    );
\cols_reg_445[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(25),
      I1 => \SRL_SIG_reg[0]_1\(25),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(25)
    );
\cols_reg_445[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(26),
      I1 => \SRL_SIG_reg[0]_1\(26),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(26)
    );
\cols_reg_445[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(27),
      I1 => \SRL_SIG_reg[0]_1\(27),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(27)
    );
\cols_reg_445[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(28),
      I1 => \SRL_SIG_reg[0]_1\(28),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(28)
    );
\cols_reg_445[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(29),
      I1 => \SRL_SIG_reg[0]_1\(29),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(29)
    );
\cols_reg_445[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(2),
      I1 => \SRL_SIG_reg[0]_1\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(2)
    );
\cols_reg_445[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(30),
      I1 => \SRL_SIG_reg[0]_1\(30),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(30)
    );
\cols_reg_445[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(31),
      I1 => \SRL_SIG_reg[0]_1\(31),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(31)
    );
\cols_reg_445[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(3),
      I1 => \SRL_SIG_reg[0]_1\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(3)
    );
\cols_reg_445[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(4),
      I1 => \SRL_SIG_reg[0]_1\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(4)
    );
\cols_reg_445[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(5),
      I1 => \SRL_SIG_reg[0]_1\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(5)
    );
\cols_reg_445[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(6),
      I1 => \SRL_SIG_reg[0]_1\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(6)
    );
\cols_reg_445[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(7),
      I1 => \SRL_SIG_reg[0]_1\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(7)
    );
\cols_reg_445[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(8),
      I1 => \SRL_SIG_reg[0]_1\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(8)
    );
\cols_reg_445[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(9),
      I1 => \SRL_SIG_reg[0]_1\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg : entity is "erode_accel_fifo_w32_d4_S_shiftReg";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg_6 is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg_6 : entity is "erode_accel_fifo_w32_d4_S_shiftReg";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg_6;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg_6 is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_NS_fsm112_out : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \sof_3_reg_156_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done : out STD_LOGIC;
    stream_out_TREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln197_reg_275_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \icmp_ln197_reg_275_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    stream_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    sof_3_reg_156 : in STD_LOGIC;
    sof_fu_82 : in STD_LOGIC;
    \sof_3_reg_156_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \j_reg_145_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp71_i_reg_252 : in STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    \icmp_ln197_reg_275_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    img_out_data_empty_n : in STD_LOGIC;
    img_out_cols_c_empty_n : in STD_LOGIC;
    img_out_rows_c_empty_n : in STD_LOGIC;
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    \axi_last_V_reg_279_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_V_reg_279 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both : entity is "erode_accel_regslice_both";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both is
  signal \B_V_data_1_payload_A[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_3\ : STD_LOGIC;
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^ap_ns_fsm112_out\ : STD_LOGIC;
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal \^icmp_ln197_reg_275_reg[0]\ : STD_LOGIC;
  signal \^stream_out_tready_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \i_1_reg_256[10]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \icmp_ln197_reg_275[0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \icmp_ln197_reg_275_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of int_ap_done_i_3 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \j_reg_145[10]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \stream_out_TDATA[0]_INST_0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \stream_out_TDATA[10]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \stream_out_TDATA[11]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \stream_out_TDATA[12]_INST_0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \stream_out_TDATA[13]_INST_0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \stream_out_TDATA[14]_INST_0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \stream_out_TDATA[15]_INST_0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \stream_out_TDATA[16]_INST_0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \stream_out_TDATA[17]_INST_0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \stream_out_TDATA[18]_INST_0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \stream_out_TDATA[19]_INST_0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \stream_out_TDATA[1]_INST_0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \stream_out_TDATA[20]_INST_0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \stream_out_TDATA[21]_INST_0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \stream_out_TDATA[22]_INST_0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \stream_out_TDATA[23]_INST_0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \stream_out_TDATA[2]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \stream_out_TDATA[3]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \stream_out_TDATA[4]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \stream_out_TDATA[5]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \stream_out_TDATA[6]_INST_0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \stream_out_TDATA[7]_INST_0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \stream_out_TDATA[8]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \stream_out_TDATA[9]_INST_0\ : label is "soft_lutpair201";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  ap_NS_fsm112_out <= \^ap_ns_fsm112_out\;
  \icmp_ln197_reg_275_reg[0]\ <= \^icmp_ln197_reg_275_reg[0]\;
  stream_out_TREADY_0(0) <= \^stream_out_tready_0\(0);
  xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done <= \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_done\;
\B_V_data_1_payload_A[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[23]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_payload_B[23]_i_1__0_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stream_out_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^icmp_ln197_reg_275_reg[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A820A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => stream_out_TREADY,
      I4 => \^icmp_ln197_reg_275_reg[0]\,
      O => \B_V_data_1_state[0]_i_1__2_n_3\
    );
\B_V_data_1_state[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \icmp_ln197_reg_275_pp0_iter1_reg_reg[0]\,
      I1 => Q(3),
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_enable_reg_pp0_iter1_reg,
      O => \^icmp_ln197_reg_275_reg[0]\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => stream_out_TREADY,
      I3 => \^icmp_ln197_reg_275_reg[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FF88FF88FF88"
    )
        port map (
      I0 => \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_done\,
      I1 => Q(2),
      I2 => img_out_cols_c_empty_n,
      I3 => Q(0),
      I4 => img_out_rows_c_empty_n,
      I5 => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \^stream_out_tready_0\(0),
      O => D(1)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF404040FFFF4040"
    )
        port map (
      I0 => \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_done\,
      I1 => \^ap_ns_fsm112_out\,
      I2 => Q(2),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(3),
      I5 => \ap_CS_fsm[3]_i_2__0_n_3\,
      O => D(2)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAA0000EF000000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \sof_3_reg_156_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter2_reg_0,
      I3 => \icmp_ln197_reg_275_pp0_iter1_reg_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => img_out_data_empty_n,
      O => \ap_CS_fsm[3]_i_2__0_n_3\
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF008000800080"
    )
        port map (
      I0 => Q(2),
      I1 => \^stream_out_tready_0\(0),
      I2 => \j_reg_145_reg[0]\(0),
      I3 => cmp71_i_reg_252,
      I4 => ap_NS_fsm1,
      I5 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(3),
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_enable_reg_pp0_iter1_reg,
      O => ap_NS_fsm1
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E000E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^ap_ns_fsm112_out\,
      I2 => ap_rst_n,
      I3 => CO(0),
      I4 => ap_block_pp0_stage0_11001,
      I5 => Q(3),
      O => ap_enable_reg_pp0_iter0_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_rst_n,
      I3 => \^ap_ns_fsm112_out\,
      I4 => ap_block_pp0_stage0_11001,
      O => ap_enable_reg_pp0_iter0_reg
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808CC000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_0,
      I1 => ap_rst_n,
      I2 => \^ap_ns_fsm112_out\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_block_pp0_stage0_11001,
      O => ap_enable_reg_pp0_iter2_reg
    );
\axi_last_V_reg_279[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \axi_last_V_reg_279_reg[0]\(0),
      I1 => ap_block_pp0_stage0_11001,
      I2 => Q(3),
      I3 => CO(0),
      I4 => axi_last_V_reg_279,
      O => \ap_CS_fsm_reg[3]\
    );
\i_1_reg_256[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => stream_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      O => \^stream_out_tready_0\(0)
    );
\icmp_ln197_reg_275[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => CO(0),
      I1 => Q(3),
      I2 => ap_block_pp0_stage0_11001,
      I3 => \icmp_ln197_reg_275_pp0_iter1_reg_reg[0]\,
      O => \ap_CS_fsm_reg[3]_0\
    );
\icmp_ln197_reg_275_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln197_reg_275_pp0_iter1_reg_reg[0]\,
      I1 => Q(3),
      I2 => ap_block_pp0_stage0_11001,
      I3 => \sof_3_reg_156_reg[0]_0\,
      O => \icmp_ln197_reg_275_reg[0]_0\
    );
int_ap_done_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => stream_out_TREADY,
      I4 => \j_reg_145_reg[0]\(0),
      O => \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_done\
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln197_reg_275_reg[0]\,
      I1 => img_out_data_empty_n,
      I2 => internal_full_n_reg,
      O => mOutPtr110_out
    );
\j_reg_145[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008000800080"
    )
        port map (
      I0 => cmp71_i_reg_252,
      I1 => \j_reg_145_reg[0]\(0),
      I2 => Q(2),
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => stream_out_TREADY,
      O => \^ap_ns_fsm112_out\
    );
\j_reg_145[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => CO(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => Q(3),
      O => E(0)
    );
\j_reg_145[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040C0CFF0C"
    )
        port map (
      I0 => img_out_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \icmp_ln197_reg_275_pp0_iter1_reg_reg[0]\,
      I3 => ap_enable_reg_pp0_iter2_reg_0,
      I4 => \sof_3_reg_156_reg[0]_0\,
      I5 => \B_V_data_1_state_reg_n_3_[1]\,
      O => ap_block_pp0_stage0_11001
    );
\sof_3_reg_156[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACAC0CACA"
    )
        port map (
      I0 => sof_3_reg_156,
      I1 => sof_fu_82,
      I2 => \^ap_ns_fsm112_out\,
      I3 => \sof_3_reg_156_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter2_reg_0,
      I5 => ap_block_pp0_stage0_11001,
      O => \sof_3_reg_156_reg[0]\
    );
\stream_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(0)
    );
\stream_out_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(10)
    );
\stream_out_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(11)
    );
\stream_out_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(12)
    );
\stream_out_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(13)
    );
\stream_out_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(14)
    );
\stream_out_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(15)
    );
\stream_out_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(16)
    );
\stream_out_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(17)
    );
\stream_out_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(18)
    );
\stream_out_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(19)
    );
\stream_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(1)
    );
\stream_out_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(20)
    );
\stream_out_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(21)
    );
\stream_out_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(22)
    );
\stream_out_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(23)
    );
\stream_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(2)
    );
\stream_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(3)
    );
\stream_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(4)
    );
\stream_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(5)
    );
\stream_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(6)
    );
\stream_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(7)
    );
\stream_out_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(8)
    );
\stream_out_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both_15 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_1_fu_90_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \axi_last_V_8_reg_269_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    ap_phi_mux_start_3_phi_fu_241_p41 : out STD_LOGIC;
    \cmp743_i_reg_468_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_1 : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0_reg_1 : out STD_LOGIC;
    \start_reg_171_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp743_i_reg_468_reg[0]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \last_1_reg_356_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln132_reg_491_reg[0]\ : out STD_LOGIC;
    \axi_last_V_8_reg_269_reg[0]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_1_fu_90 : in STD_LOGIC;
    cmp743_i_reg_468 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_3_reg_238 : in STD_LOGIC;
    \icmp_ln132_reg_491_reg[0]_0\ : in STD_LOGIC;
    axi_last_V_8_reg_2691 : in STD_LOGIC;
    \p_Val2_s_reg_282_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_in_TVALID : in STD_LOGIC;
    \last_reg_226_reg[0]\ : in STD_LOGIC;
    last_reg_226 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_2\ : in STD_LOGIC;
    \internal_full_n_i_3__1\ : in STD_LOGIC;
    img_in_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_2 : in STD_LOGIC;
    start_reg_171 : in STD_LOGIC;
    \axi_data_V_5_reg_344_reg[0]\ : in STD_LOGIC;
    \axi_data_V_5_reg_344_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[5]_i_17_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[5]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    B_V_data_1_sel_0 : in STD_LOGIC;
    stream_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both_15 : entity is "erode_accel_regslice_both";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both_15;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both_15 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel__0\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_2_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[5]_i_18_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_19_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_20_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_21_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_31_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_32_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_33_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_34_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_7_n_3\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_17_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_17_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_17_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_17_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_4_n_6\ : STD_LOGIC;
  signal ap_block_pp1_stage0_11001 : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter0_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter1_reg\ : STD_LOGIC;
  signal \^ap_phi_mux_start_3_phi_fu_241_p41\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[0]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[10]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[11]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[12]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[13]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[14]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[15]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[16]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[17]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[18]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[19]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[1]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[20]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[21]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[22]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[23]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[2]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[3]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[4]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[5]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[6]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[7]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[8]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_5_reg_344[9]_i_2_n_3\ : STD_LOGIC;
  signal \^axi_last_v_8_reg_269_reg[0]\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[5]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_6\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_248[23]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[10]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[11]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[12]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[13]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[15]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[16]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[17]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[18]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[19]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[20]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[21]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[22]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[23]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[9]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_last_V_reg_147[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \j_reg_215[10]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[10]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[11]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[12]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[13]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[15]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[16]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[17]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[18]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[19]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[20]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[21]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[22]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[23]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[23]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[9]_i_1\ : label is "soft_lutpair13";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  CO(0) <= \^co\(0);
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  \ap_CS_fsm_reg[4]_0\ <= \^ap_cs_fsm_reg[4]_0\;
  ap_enable_reg_pp1_iter0_reg <= \^ap_enable_reg_pp1_iter0_reg\;
  ap_enable_reg_pp1_iter1_reg <= \^ap_enable_reg_pp1_iter1_reg\;
  ap_phi_mux_start_3_phi_fu_241_p41 <= \^ap_phi_mux_start_3_phi_fu_241_p41\;
  \axi_last_V_8_reg_269_reg[0]\ <= \^axi_last_v_8_reg_269_reg[0]\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515FFFFAAEA0000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \^ap_enable_reg_pp1_iter0_reg\,
      I2 => B_V_data_1_sel_rd_i_2_n_3,
      I3 => \^co\(0),
      I4 => B_V_data_1_sel_rd_reg_0,
      I5 => B_V_data_1_sel,
      O => \B_V_data_1_state_reg[0]_0\
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515FFFFAAEA0000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \^ap_enable_reg_pp1_iter0_reg\,
      I2 => B_V_data_1_sel_rd_i_2_n_3,
      I3 => \^co\(0),
      I4 => B_V_data_1_sel_rd_reg_1,
      I5 => B_V_data_1_sel_0,
      O => \B_V_data_1_state_reg[0]_1\
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515FFFFAAEA0000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \^ap_enable_reg_pp1_iter0_reg\,
      I2 => B_V_data_1_sel_rd_i_2_n_3,
      I3 => \^co\(0),
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      I5 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111110F111111"
    )
        port map (
      I0 => start_3_reg_238,
      I1 => last_reg_226,
      I2 => \last_reg_226_reg[0]\,
      I3 => Q(2),
      I4 => ap_enable_reg_pp1_iter1_reg_0,
      I5 => \icmp_ln132_reg_491_reg[0]_0\,
      O => B_V_data_1_sel_rd_i_2_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => \B_V_data_1_sel__0\,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stream_in_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A8888AAAA0000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => stream_in_TVALID,
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => \^ap_cs_fsm_reg[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      I5 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => B_V_data_1_sel_rd_i_2_n_3,
      I2 => ap_block_pp1_stage0_11001,
      I3 => Q(2),
      I4 => ap_enable_reg_pp1_iter0,
      O => \^ap_cs_fsm_reg[4]_0\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FF75FF75"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => stream_in_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^ap_cs_fsm_reg[1]\,
      I4 => \^ap_enable_reg_pp1_iter0_reg\,
      I5 => \^axi_last_v_8_reg_269_reg[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020F020"
    )
        port map (
      I0 => Q(0),
      I1 => start_reg_171,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => Q(4),
      I4 => \axi_data_V_5_reg_344_reg[0]\,
      O => \^ap_cs_fsm_reg[1]\
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(2),
      I2 => ap_block_pp1_stage0_11001,
      O => \^ap_enable_reg_pp1_iter0_reg\
    );
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002227"
    )
        port map (
      I0 => \^ap_phi_mux_start_3_phi_fu_241_p41\,
      I1 => \last_reg_226_reg[0]\,
      I2 => last_reg_226,
      I3 => start_3_reg_238,
      I4 => \^co\(0),
      O => \^axi_last_v_8_reg_269_reg[0]\
    );
\B_V_data_1_state[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp1_iter1_reg_0,
      I2 => \icmp_ln132_reg_491_reg[0]_0\,
      O => \^ap_phi_mux_start_3_phi_fu_241_p41\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0FFFFD0F0D0F0"
    )
        port map (
      I0 => \^co\(0),
      I1 => ap_block_pp1_stage0_11001,
      I2 => Q(2),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => \ap_CS_fsm_reg[4]_2\,
      I5 => cmp743_i_reg_468,
      O => \cmp743_i_reg_468_reg[0]\(0)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020002000200FFFF"
    )
        port map (
      I0 => B_V_data_1_sel_rd_i_2_n_3,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \^co\(0),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => img_in_data_full_n,
      I5 => ap_enable_reg_pp1_iter0_reg_2,
      O => ap_block_pp1_stage0_11001
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^ap_enable_reg_pp1_iter0_reg\,
      I2 => cmp743_i_reg_468,
      I3 => Q(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \cmp743_i_reg_468_reg[0]\(1)
    );
\ap_CS_fsm[5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(23),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(22),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(21),
      O => \ap_CS_fsm[5]_i_18_n_3\
    );
\ap_CS_fsm[5]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(19),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(18),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(20),
      O => \ap_CS_fsm[5]_i_19_n_3\
    );
\ap_CS_fsm[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(17),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(16),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(15),
      O => \ap_CS_fsm[5]_i_20_n_3\
    );
\ap_CS_fsm[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(13),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(12),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(14),
      O => \ap_CS_fsm[5]_i_21_n_3\
    );
\ap_CS_fsm[5]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_17_0\(9),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(9),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(11),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(10),
      I4 => \ap_CS_fsm_reg[5]_i_17_0\(10),
      O => \ap_CS_fsm[5]_i_31_n_3\
    );
\ap_CS_fsm[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_17_0\(6),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(6),
      I2 => \ap_CS_fsm_reg[5]_i_17_0\(7),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(7),
      I4 => \ap_CS_fsm_reg[5]_i_2_0\(8),
      I5 => \ap_CS_fsm_reg[5]_i_17_0\(8),
      O => \ap_CS_fsm[5]_i_32_n_3\
    );
\ap_CS_fsm[5]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_17_0\(3),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(3),
      I2 => \ap_CS_fsm_reg[5]_i_17_0\(5),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(5),
      I4 => \ap_CS_fsm_reg[5]_i_2_0\(4),
      I5 => \ap_CS_fsm_reg[5]_i_17_0\(4),
      O => \ap_CS_fsm[5]_i_33_n_3\
    );
\ap_CS_fsm[5]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_17_0\(0),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(0),
      I2 => \ap_CS_fsm_reg[5]_i_17_0\(1),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(1),
      I4 => \ap_CS_fsm_reg[5]_i_2_0\(2),
      I5 => \ap_CS_fsm_reg[5]_i_17_0\(2),
      O => \ap_CS_fsm[5]_i_34_n_3\
    );
\ap_CS_fsm[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(31),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(30),
      O => \ap_CS_fsm[5]_i_5_n_3\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(29),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(28),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(27),
      O => \ap_CS_fsm[5]_i_6_n_3\
    );
\ap_CS_fsm[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(25),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(24),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(26),
      O => \ap_CS_fsm[5]_i_7_n_3\
    );
\ap_CS_fsm_reg[5]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[5]_i_17_n_3\,
      CO(2) => \ap_CS_fsm_reg[5]_i_17_n_4\,
      CO(1) => \ap_CS_fsm_reg[5]_i_17_n_5\,
      CO(0) => \ap_CS_fsm_reg[5]_i_17_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_31_n_3\,
      S(2) => \ap_CS_fsm[5]_i_32_n_3\,
      S(1) => \ap_CS_fsm[5]_i_33_n_3\,
      S(0) => \ap_CS_fsm[5]_i_34_n_3\
    );
\ap_CS_fsm_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[5]_i_4_n_3\,
      CO(3) => \NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \ap_CS_fsm_reg[5]_i_2_n_5\,
      CO(0) => \ap_CS_fsm_reg[5]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_CS_fsm[5]_i_5_n_3\,
      S(1) => \ap_CS_fsm[5]_i_6_n_3\,
      S(0) => \ap_CS_fsm[5]_i_7_n_3\
    );
\ap_CS_fsm_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[5]_i_17_n_3\,
      CO(3) => \ap_CS_fsm_reg[5]_i_4_n_3\,
      CO(2) => \ap_CS_fsm_reg[5]_i_4_n_4\,
      CO(1) => \ap_CS_fsm_reg[5]_i_4_n_5\,
      CO(0) => \ap_CS_fsm_reg[5]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_18_n_3\,
      S(2) => \ap_CS_fsm[5]_i_19_n_3\,
      S(1) => \ap_CS_fsm[5]_i_20_n_3\,
      S(0) => \ap_CS_fsm[5]_i_21_n_3\
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A800A8A8A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => SR(0),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \^co\(0),
      I4 => ap_block_pp1_stage0_11001,
      I5 => Q(2),
      O => ap_rst_n_1
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0088880A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter1_reg_0,
      I2 => \^co\(0),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_block_pp1_stage0_11001,
      I5 => SR(0),
      O => ap_rst_n_0
    );
\axi_data_V_3_reg_248[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(0),
      I1 => Q(1),
      I2 => cmp743_i_reg_468,
      I3 => \^ap_enable_reg_pp1_iter1_reg\,
      O => E(0)
    );
\axi_data_V_3_reg_248[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_0,
      I1 => \icmp_ln132_reg_491_reg[0]_0\,
      I2 => Q(2),
      I3 => ap_block_pp1_stage0_11001,
      O => \^ap_enable_reg_pp1_iter1_reg\
    );
\axi_data_V_5_reg_344[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(0),
      I3 => \p_Val2_s_reg_282_reg[23]\(0),
      I4 => \axi_data_V_5_reg_344[0]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(0)
    );
\axi_data_V_5_reg_344[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[0]_i_2_n_3\
    );
\axi_data_V_5_reg_344[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(10),
      I3 => \p_Val2_s_reg_282_reg[23]\(10),
      I4 => \axi_data_V_5_reg_344[10]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(10)
    );
\axi_data_V_5_reg_344[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[10]_i_2_n_3\
    );
\axi_data_V_5_reg_344[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(11),
      I3 => \p_Val2_s_reg_282_reg[23]\(11),
      I4 => \axi_data_V_5_reg_344[11]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(11)
    );
\axi_data_V_5_reg_344[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[11]_i_2_n_3\
    );
\axi_data_V_5_reg_344[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(12),
      I3 => \p_Val2_s_reg_282_reg[23]\(12),
      I4 => \axi_data_V_5_reg_344[12]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(12)
    );
\axi_data_V_5_reg_344[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[12]_i_2_n_3\
    );
\axi_data_V_5_reg_344[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(13),
      I3 => \p_Val2_s_reg_282_reg[23]\(13),
      I4 => \axi_data_V_5_reg_344[13]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(13)
    );
\axi_data_V_5_reg_344[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[13]_i_2_n_3\
    );
\axi_data_V_5_reg_344[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(14),
      I3 => \p_Val2_s_reg_282_reg[23]\(14),
      I4 => \axi_data_V_5_reg_344[14]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(14)
    );
\axi_data_V_5_reg_344[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[14]_i_2_n_3\
    );
\axi_data_V_5_reg_344[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(15),
      I3 => \p_Val2_s_reg_282_reg[23]\(15),
      I4 => \axi_data_V_5_reg_344[15]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(15)
    );
\axi_data_V_5_reg_344[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[15]_i_2_n_3\
    );
\axi_data_V_5_reg_344[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(16),
      I3 => \p_Val2_s_reg_282_reg[23]\(16),
      I4 => \axi_data_V_5_reg_344[16]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(16)
    );
\axi_data_V_5_reg_344[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[16]_i_2_n_3\
    );
\axi_data_V_5_reg_344[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(17),
      I3 => \p_Val2_s_reg_282_reg[23]\(17),
      I4 => \axi_data_V_5_reg_344[17]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(17)
    );
\axi_data_V_5_reg_344[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[17]_i_2_n_3\
    );
\axi_data_V_5_reg_344[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(18),
      I3 => \p_Val2_s_reg_282_reg[23]\(18),
      I4 => \axi_data_V_5_reg_344[18]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(18)
    );
\axi_data_V_5_reg_344[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[18]_i_2_n_3\
    );
\axi_data_V_5_reg_344[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(19),
      I3 => \p_Val2_s_reg_282_reg[23]\(19),
      I4 => \axi_data_V_5_reg_344[19]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(19)
    );
\axi_data_V_5_reg_344[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[19]_i_2_n_3\
    );
\axi_data_V_5_reg_344[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(1),
      I3 => \p_Val2_s_reg_282_reg[23]\(1),
      I4 => \axi_data_V_5_reg_344[1]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(1)
    );
\axi_data_V_5_reg_344[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[1]_i_2_n_3\
    );
\axi_data_V_5_reg_344[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(20),
      I3 => \p_Val2_s_reg_282_reg[23]\(20),
      I4 => \axi_data_V_5_reg_344[20]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(20)
    );
\axi_data_V_5_reg_344[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[20]_i_2_n_3\
    );
\axi_data_V_5_reg_344[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(21),
      I3 => \p_Val2_s_reg_282_reg[23]\(21),
      I4 => \axi_data_V_5_reg_344[21]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(21)
    );
\axi_data_V_5_reg_344[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[21]_i_2_n_3\
    );
\axi_data_V_5_reg_344[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(22),
      I3 => \p_Val2_s_reg_282_reg[23]\(22),
      I4 => \axi_data_V_5_reg_344[22]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(22)
    );
\axi_data_V_5_reg_344[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[22]_i_2_n_3\
    );
\axi_data_V_5_reg_344[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(23),
      I3 => \p_Val2_s_reg_282_reg[23]\(23),
      I4 => \axi_data_V_5_reg_344[23]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(23)
    );
\axi_data_V_5_reg_344[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[23]_i_2_n_3\
    );
\axi_data_V_5_reg_344[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(2),
      I3 => \p_Val2_s_reg_282_reg[23]\(2),
      I4 => \axi_data_V_5_reg_344[2]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(2)
    );
\axi_data_V_5_reg_344[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[2]_i_2_n_3\
    );
\axi_data_V_5_reg_344[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(3),
      I3 => \p_Val2_s_reg_282_reg[23]\(3),
      I4 => \axi_data_V_5_reg_344[3]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(3)
    );
\axi_data_V_5_reg_344[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[3]_i_2_n_3\
    );
\axi_data_V_5_reg_344[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(4),
      I3 => \p_Val2_s_reg_282_reg[23]\(4),
      I4 => \axi_data_V_5_reg_344[4]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(4)
    );
\axi_data_V_5_reg_344[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[4]_i_2_n_3\
    );
\axi_data_V_5_reg_344[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(5),
      I3 => \p_Val2_s_reg_282_reg[23]\(5),
      I4 => \axi_data_V_5_reg_344[5]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(5)
    );
\axi_data_V_5_reg_344[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[5]_i_2_n_3\
    );
\axi_data_V_5_reg_344[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(6),
      I3 => \p_Val2_s_reg_282_reg[23]\(6),
      I4 => \axi_data_V_5_reg_344[6]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(6)
    );
\axi_data_V_5_reg_344[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[6]_i_2_n_3\
    );
\axi_data_V_5_reg_344[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(7),
      I3 => \p_Val2_s_reg_282_reg[23]\(7),
      I4 => \axi_data_V_5_reg_344[7]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(7)
    );
\axi_data_V_5_reg_344[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[7]_i_2_n_3\
    );
\axi_data_V_5_reg_344[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(8),
      I3 => \p_Val2_s_reg_282_reg[23]\(8),
      I4 => \axi_data_V_5_reg_344[8]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(8)
    );
\axi_data_V_5_reg_344[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[8]_i_2_n_3\
    );
\axi_data_V_5_reg_344[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => Q(3),
      I2 => \axi_data_V_5_reg_344_reg[23]\(9),
      I3 => \p_Val2_s_reg_282_reg[23]\(9),
      I4 => \axi_data_V_5_reg_344[9]_i_2_n_3\,
      O => \cmp743_i_reg_468_reg[0]_0\(9)
    );
\axi_data_V_5_reg_344[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => \B_V_data_1_sel__0\,
      I3 => Q(3),
      O => \axi_data_V_5_reg_344[9]_i_2_n_3\
    );
\axi_data_V_reg_159[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\axi_data_V_reg_159[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(10)
    );
\axi_data_V_reg_159[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(11)
    );
\axi_data_V_reg_159[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(12)
    );
\axi_data_V_reg_159[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(13)
    );
\axi_data_V_reg_159[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(14)
    );
\axi_data_V_reg_159[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(15)
    );
\axi_data_V_reg_159[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(16)
    );
\axi_data_V_reg_159[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(17)
    );
\axi_data_V_reg_159[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(18)
    );
\axi_data_V_reg_159[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(19)
    );
\axi_data_V_reg_159[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\axi_data_V_reg_159[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(20)
    );
\axi_data_V_reg_159[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(21)
    );
\axi_data_V_reg_159[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(22)
    );
\axi_data_V_reg_159[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(23)
    );
\axi_data_V_reg_159[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(2)
    );
\axi_data_V_reg_159[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(3)
    );
\axi_data_V_reg_159[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(4)
    );
\axi_data_V_reg_159[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(5)
    );
\axi_data_V_reg_159[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(6)
    );
\axi_data_V_reg_159[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(7)
    );
\axi_data_V_reg_159[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(8)
    );
\axi_data_V_reg_159[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      O => \B_V_data_1_payload_B_reg[23]_0\(9)
    );
\axi_last_V_reg_147[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => start_reg_171,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => Q(0),
      O => \start_reg_171_reg[0]\(0)
    );
\icmp_ln132_reg_491[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \icmp_ln132_reg_491_reg[0]_0\,
      I1 => ap_block_pp1_stage0_11001,
      I2 => Q(2),
      I3 => \^co\(0),
      O => \icmp_ln132_reg_491_reg[0]\
    );
internal_full_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAFFFFFFFF"
    )
        port map (
      I0 => \internal_full_n_i_3__1\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \^co\(0),
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_sel_rd_i_2_n_3,
      I5 => Q(2),
      O => ap_enable_reg_pp1_iter0_reg_1
    );
\j_reg_215[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp1_iter0_reg\,
      I1 => \^co\(0),
      O => ap_enable_reg_pp1_iter0_reg_0(0)
    );
\last_1_reg_356[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \axi_data_V_5_reg_344_reg[0]\,
      I1 => Q(4),
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => Q(3),
      O => \last_1_reg_356_reg[0]\(0)
    );
\last_reg_226[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E2E2E2E2E2E2"
    )
        port map (
      I0 => \last_reg_226_reg[0]\,
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => last_reg_226,
      I3 => \ap_CS_fsm_reg[5]\(0),
      I4 => Q(1),
      I5 => cmp743_i_reg_468,
      O => \axi_last_V_8_reg_269_reg[0]_0\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => ap_block_pp1_stage0_11001,
      I1 => Q(2),
      I2 => \icmp_ln132_reg_491_reg[0]_0\,
      I3 => ap_enable_reg_pp1_iter1_reg_0,
      I4 => img_in_data_full_n,
      O => \ap_CS_fsm_reg[4]_1\
    );
\p_Val2_s_reg_282[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(0),
      O => D(0)
    );
\p_Val2_s_reg_282[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(10),
      O => D(10)
    );
\p_Val2_s_reg_282[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(11),
      O => D(11)
    );
\p_Val2_s_reg_282[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(12),
      O => D(12)
    );
\p_Val2_s_reg_282[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(13),
      O => D(13)
    );
\p_Val2_s_reg_282[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(14),
      O => D(14)
    );
\p_Val2_s_reg_282[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(15),
      O => D(15)
    );
\p_Val2_s_reg_282[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(16),
      O => D(16)
    );
\p_Val2_s_reg_282[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(17),
      O => D(17)
    );
\p_Val2_s_reg_282[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(18),
      O => D(18)
    );
\p_Val2_s_reg_282[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(19),
      O => D(19)
    );
\p_Val2_s_reg_282[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(1),
      O => D(1)
    );
\p_Val2_s_reg_282[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(20),
      O => D(20)
    );
\p_Val2_s_reg_282[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(21),
      O => D(21)
    );
\p_Val2_s_reg_282[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(22),
      O => D(22)
    );
\p_Val2_s_reg_282[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp1_iter1_reg_0,
      I2 => \icmp_ln132_reg_491_reg[0]_0\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \^ap_enable_reg_pp1_iter0_reg\,
      O => \ap_CS_fsm_reg[4]\(0)
    );
\p_Val2_s_reg_282[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(23),
      O => D(23)
    );
\p_Val2_s_reg_282[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(2),
      O => D(2)
    );
\p_Val2_s_reg_282[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(3),
      O => D(3)
    );
\p_Val2_s_reg_282[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(4),
      O => D(4)
    );
\p_Val2_s_reg_282[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(5),
      O => D(5)
    );
\p_Val2_s_reg_282[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(6),
      O => D(6)
    );
\p_Val2_s_reg_282[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(7),
      O => D(7)
    );
\p_Val2_s_reg_282[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(8),
      O => D(8)
    );
\p_Val2_s_reg_282[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \B_V_data_1_sel__0\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I3 => axi_last_V_8_reg_2691,
      I4 => \p_Val2_s_reg_282_reg[23]\(9),
      O => D(9)
    );
\start_3_reg_238[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800080008000"
    )
        port map (
      I0 => start_1_fu_90,
      I1 => cmp743_i_reg_468,
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[5]\(0),
      I4 => start_3_reg_238,
      I5 => \^ap_enable_reg_pp1_iter1_reg\,
      O => \start_1_fu_90_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1\ is
  port (
    stream_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    axi_last_V_reg_279 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1\ : entity is "erode_accel_regslice_both";
end \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1\;

architecture STRUCTURE of \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair209";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => axi_last_V_reg_279,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => axi_last_V_reg_279,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stream_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => stream_out_TREADY,
      I4 => \B_V_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__4_n_3\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => stream_out_TREADY,
      I3 => \B_V_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\stream_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => stream_out_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_16\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \axi_last_V_3_reg_259_reg[0]\ : out STD_LOGIC;
    \axi_last_V_5_ph_reg_295_reg[0]\ : out STD_LOGIC;
    stream_in_TLAST_int_regslice : out STD_LOGIC;
    \last_1_ph_reg_319_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    axi_last_V_3_reg_259 : in STD_LOGIC;
    axi_last_V_8_reg_2691 : in STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    axi_last_V_5_ph_reg_295 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp743_i_reg_468 : in STD_LOGIC;
    last_reg_226 : in STD_LOGIC;
    \last_1_reg_356_reg[0]\ : in STD_LOGIC;
    stream_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_16\ : entity is "erode_accel_regslice_both";
end \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_16\;

architecture STRUCTURE of \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_16\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal \^stream_in_tlast_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_last_V_8_reg_269[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \axi_last_V_reg_147[0]_i_2\ : label is "soft_lutpair29";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  stream_in_TLAST_int_regslice <= \^stream_in_tlast_int_regslice\;
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => stream_in_TLAST(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => stream_in_TLAST(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stream_in_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A088A088A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => stream_in_TVALID,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg[1]_0\,
      I5 => \B_V_data_1_state_reg[0]_1\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF73FF73FF73"
    )
        port map (
      I0 => stream_in_TVALID,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      I4 => \B_V_data_1_state_reg[1]_1\,
      I5 => \B_V_data_1_state_reg[1]_2\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\axi_last_V_5_reg_332[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB3BC808"
    )
        port map (
      I0 => axi_last_V_5_ph_reg_295,
      I1 => Q(0),
      I2 => cmp743_i_reg_468,
      I3 => last_reg_226,
      I4 => \^stream_in_tlast_int_regslice\,
      O => \axi_last_V_5_ph_reg_295_reg[0]\
    );
\axi_last_V_8_reg_269[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_last_V_3_reg_259,
      I1 => axi_last_V_8_reg_2691,
      I2 => B_V_data_1_payload_B,
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_A,
      O => \axi_last_V_3_reg_259_reg[0]\
    );
\axi_last_V_reg_147[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A,
      O => \^stream_in_tlast_int_regslice\
    );
\last_1_reg_356[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB3BC808"
    )
        port map (
      I0 => \last_1_reg_356_reg[0]\,
      I1 => Q(0),
      I2 => cmp743_i_reg_468,
      I3 => last_reg_226,
      I4 => \^stream_in_tlast_int_regslice\,
      O => \last_1_ph_reg_319_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_17\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \start_reg_171_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    start_reg_171 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read : in STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    stream_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_17\ : entity is "erode_accel_regslice_both";
end \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_17\;

architecture STRUCTURE of \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_17\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => stream_in_TUSER(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => stream_in_TUSER(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stream_in_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A088A088A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => stream_in_TVALID,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg[1]_0\,
      I5 => \B_V_data_1_state_reg[0]_1\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF73FF73FF73"
    )
        port map (
      I0 => stream_in_TVALID,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      I4 => \B_V_data_1_state_reg[1]_1\,
      I5 => \B_V_data_1_state_reg[1]_2\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\start_reg_171[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => start_reg_171,
      I1 => E(0),
      I2 => B_V_data_1_payload_A,
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B,
      I5 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      O => \start_reg_171_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_5\ is
  port (
    stream_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sof_3_reg_156 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_5\ : entity is "erode_accel_regslice_both";
end \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_5\;

architecture STRUCTURE of \composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_5\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_cmp_full__0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair211";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8AFF00008A00"
    )
        port map (
      I0 => sof_3_reg_156,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => \B_V_data_1_payload_A_reg[0]_1\,
      I3 => \B_V_data_1_state_cmp_full__0\,
      I4 => B_V_data_1_sel_wr,
      I5 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_A[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state_cmp_full__0\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFFFFFF8A000000"
    )
        port map (
      I0 => sof_3_reg_156,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => \B_V_data_1_payload_A_reg[0]_1\,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_state_cmp_full__0\,
      I5 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stream_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => stream_out_TREADY,
      I4 => \B_V_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__3_n_3\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => stream_out_TREADY,
      I3 => \B_V_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\stream_out_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => stream_out_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0 is
  port (
    start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n : out STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : out STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    internal_full_n_reg_2 : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img_in_rows_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    img_in_cols_c10_full_n : in STD_LOGIC;
    img_in_rows_c9_full_n : in STD_LOGIC;
    img_in_cols_c_empty_n : in STD_LOGIC;
    img_in_rows_c_full_n : in STD_LOGIC;
    img_in_cols_c_full_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready : in STD_LOGIC;
    erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    img_out_cols_c_full_n : in STD_LOGIC;
    img_out_rows_c_full_n : in STD_LOGIC;
    start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0 : entity is "erode_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0 is
  signal \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\ : STD_LOGIC;
  signal \^axivideo2xfmat_24_9_1080_1920_1_u0_img_2_read\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_3\ : STD_LOGIC;
  signal \^internal_full_n_reg_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^start_for_axivideo2xfmat_24_9_1080_1920_1_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of internal_full_n_i_3 : label is "soft_lutpair191";
begin
  AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start <= \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\;
  AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read <= \^axivideo2xfmat_24_9_1080_1920_1_u0_img_2_read\;
  internal_full_n_reg_2 <= \^internal_full_n_reg_2\;
  shiftReg_ce <= \^shiftreg_ce\;
  start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n <= \^start_for_axivideo2xfmat_24_9_1080_1920_1_u0_full_n\;
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^internal_full_n_reg_2\,
      I1 => img_out_cols_c_full_n,
      I2 => img_in_rows_c_full_n,
      I3 => img_out_rows_c_full_n,
      I4 => img_in_cols_c_full_n,
      O => \^shiftreg_ce\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\,
      I1 => img_in_rows_c_empty_n,
      I2 => Q(0),
      I3 => img_in_cols_c10_full_n,
      I4 => img_in_rows_c9_full_n,
      I5 => img_in_cols_c_empty_n,
      O => \^axivideo2xfmat_24_9_1080_1920_1_u0_img_2_read\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^internal_full_n_reg_2\,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0(0),
      I3 => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07FF"
    )
        port map (
      I0 => \^start_for_axivideo2xfmat_24_9_1080_1920_1_u0_full_n\,
      I1 => start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n,
      I2 => start_once_reg,
      I3 => ap_start,
      I4 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      O => \^internal_full_n_reg_2\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      I2 => erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready,
      I3 => int_ap_ready_reg,
      O => ap_sync_ready
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF00000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => internal_empty_n_reg_0,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__5_n_3\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => img_in_rows_c_full_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => img_in_cols_c_full_n,
      O => internal_full_n_reg_1
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_3\,
      Q => \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5DDDDDDDDFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_axivideo2xfmat_24_9_1080_1920_1_u0_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__5_n_3\
    );
internal_full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^axivideo2xfmat_24_9_1080_1920_1_u0_img_2_read\,
      I1 => img_in_rows_c_empty_n,
      I2 => \^shiftreg_ce\,
      I3 => img_in_rows_c_full_n,
      O => mOutPtr110_out
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^axivideo2xfmat_24_9_1080_1920_1_u0_img_2_read\,
      I1 => img_in_cols_c_empty_n,
      I2 => \^shiftreg_ce\,
      I3 => img_in_cols_c_full_n,
      O => mOutPtr110_out_0
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_3\,
      Q => \^start_for_axivideo2xfmat_24_9_1080_1920_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\,
      I1 => CO(0),
      I2 => Q(1),
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => Q(1),
      I3 => CO(0),
      I4 => \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0 is
  port (
    start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n : out STD_LOGIC;
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_1_reg_2560 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done : in STD_LOGIC;
    img_out_rows_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_cols_c_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0 : entity is "erode_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0 is
  signal \internal_empty_n_i_1__8_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__6_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__0_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal \^start_for_xfmat2axivideo_24_9_1080_1920_1_u0_full_n\ : STD_LOGIC;
  signal \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_start\ : STD_LOGIC;
begin
  start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n <= \^start_for_xfmat2axivideo_24_9_1080_1920_1_u0_full_n\;
  xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start <= \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_start\;
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_start\,
      I1 => img_out_rows_c_empty_n,
      I2 => Q(0),
      I3 => img_out_cols_c_empty_n,
      O => D(0)
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__6_n_3\,
      I1 => mOutPtr(2),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_start\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__8_n_3\
    );
\internal_empty_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_start\,
      I4 => CO(0),
      I5 => i_1_reg_2560,
      O => \internal_empty_n_i_2__6_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_3\,
      Q => \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFD5DDD5DDD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_xfmat2axivideo_24_9_1080_1920_1_u0_full_n\,
      I2 => \internal_full_n_i_2__0_n_3\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
      I5 => \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_start\,
      O => \internal_full_n_i_1__8_n_3\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      O => \internal_full_n_i_2__0_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_3\,
      Q => \^start_for_xfmat2axivideo_24_9_1080_1920_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_start\,
      I1 => CO(0),
      I2 => i_1_reg_2560,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[1]_0\,
      I2 => i_1_reg_2560,
      I3 => CO(0),
      I4 => \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_start\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
      I4 => \^xfmat2axivideo_24_9_1080_1920_1_u0_ap_start\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram is
  port (
    buf_V_0_load_reg_17700 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_block_pp3_stage0_11001__0\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter4 : in STD_LOGIC;
    icmp_ln878_4_reg_1743_pp3_iter3_reg : in STD_LOGIC;
    icmp_ln878_5_reg_1747_pp3_iter3_reg : in STD_LOGIC;
    icmp_ln878_5_reg_1747_pp3_iter4_reg : in STD_LOGIC;
    icmp_ln878_4_reg_1743_pp3_iter4_reg : in STD_LOGIC;
    ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_1_1 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram : entity is "erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram is
  signal \^buf_v_0_load_reg_17700\ : STD_LOGIC;
  signal buf_V_2_ce1 : STD_LOGIC;
  signal buf_V_2_load_reg_1782 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal buf_cop_V_0_fu_812_p5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_0_i_10__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_11__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_12__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_13__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_14__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_15__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_16__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_17__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_18__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_19__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_2__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_3__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_4__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_5__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_6__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_8__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_9__1_n_3\ : STD_LOGIC;
  signal \ram_reg_1_i_1__0_n_3\ : STD_LOGIC;
  signal \ram_reg_1_i_2__0_n_3\ : STD_LOGIC;
  signal \ram_reg_1_i_3__0_n_3\ : STD_LOGIC;
  signal \ram_reg_1_i_4__0_n_3\ : STD_LOGIC;
  signal \ram_reg_1_i_5__0_n_3\ : STD_LOGIC;
  signal \ram_reg_1_i_6__0_n_3\ : STD_LOGIC;
  signal tmp_fu_821_p5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[10]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[11]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[12]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[13]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[14]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[15]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[16]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[17]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[18]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[20]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[21]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[22]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[8]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[9]_i_1\ : label is "soft_lutpair100";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 46080;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/buf_V_2_U/erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 46080;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/buf_V_2_U/erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[10]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[11]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[14]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[15]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[16]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[17]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[18]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[19]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[20]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[21]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[22]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[23]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \src_buf_V_0_1_reg_1793[9]_i_1\ : label is "soft_lutpair112";
begin
  buf_V_0_load_reg_17700 <= \^buf_v_0_load_reg_17700\;
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(0),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(0)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(0),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(0),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(0),
      O => tmp_fu_821_p5(0)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(10),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(10)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(10),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(10),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(10),
      O => tmp_fu_821_p5(10)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(11),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(11)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(11),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(11),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(11),
      O => tmp_fu_821_p5(11)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(12),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(12)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(12),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(12),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(12),
      O => tmp_fu_821_p5(12)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(13),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(13)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(13),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(13),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(13),
      O => tmp_fu_821_p5(13)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(14),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(14)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(14),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(14),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(14),
      O => tmp_fu_821_p5(14)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(15),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(15)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(15),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(15),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(15),
      O => tmp_fu_821_p5(15)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(16),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(16)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(16),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(16),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(16),
      O => tmp_fu_821_p5(16)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(17),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(17)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(17),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(17),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(17),
      O => tmp_fu_821_p5(17)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(18),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(18)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(18),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(18),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(18),
      O => tmp_fu_821_p5(18)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(19),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(19)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(19),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(19),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(19),
      O => tmp_fu_821_p5(19)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(1),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(1)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(1),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(1),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(1),
      O => tmp_fu_821_p5(1)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(20),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(20)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(20),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(20),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(20),
      O => tmp_fu_821_p5(20)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(21),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(21)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(21),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(21),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(21),
      O => tmp_fu_821_p5(21)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(22),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(22)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(22),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(22),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(22),
      O => tmp_fu_821_p5(22)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(23),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(23)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(23),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(23),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(23),
      O => tmp_fu_821_p5(23)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(2),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(2)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(2),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(2),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(2),
      O => tmp_fu_821_p5(2)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(3),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(3)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(3),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(3),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(3),
      O => tmp_fu_821_p5(3)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(4),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(4)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(4),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(4),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(4),
      O => tmp_fu_821_p5(4)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(5),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(5)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(5),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(5),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(5),
      O => tmp_fu_821_p5(5)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(6),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(6)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(6),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(6),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(6),
      O => tmp_fu_821_p5(6)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(7),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(7)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(7),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(7),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(7),
      O => tmp_fu_821_p5(7)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(8),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(8)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(8),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(8),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(8),
      O => tmp_fu_821_p5(8)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_fu_821_p5(9),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => D(9)
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(9),
      I1 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1),
      I2 => q0(9),
      I3 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(9),
      O => tmp_fu_821_p5(9)
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => ram_reg_0_2(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_0_3(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15) => \ram_reg_0_i_2__0_n_3\,
      DIADI(14) => \ram_reg_0_i_3__1_n_3\,
      DIADI(13) => \ram_reg_0_i_4__1_n_3\,
      DIADI(12) => \ram_reg_0_i_5__1_n_3\,
      DIADI(11) => \ram_reg_0_i_6__1_n_3\,
      DIADI(10) => \ram_reg_0_i_7__1_n_3\,
      DIADI(9) => \ram_reg_0_i_8__1_n_3\,
      DIADI(8) => \ram_reg_0_i_9__1_n_3\,
      DIADI(7) => \ram_reg_0_i_10__1_n_3\,
      DIADI(6) => \ram_reg_0_i_11__1_n_3\,
      DIADI(5) => \ram_reg_0_i_12__1_n_3\,
      DIADI(4) => \ram_reg_0_i_13__1_n_3\,
      DIADI(3) => \ram_reg_0_i_14__1_n_3\,
      DIADI(2) => \ram_reg_0_i_15__0_n_3\,
      DIADI(1) => \ram_reg_0_i_16__0_n_3\,
      DIADI(0) => \ram_reg_0_i_17__0_n_3\,
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => \ram_reg_0_i_18__0_n_3\,
      DIPADIP(0) => \ram_reg_0_i_19__0_n_3\,
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => buf_V_2_load_reg_1782(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => buf_V_2_load_reg_1782(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_V_2_ce1,
      ENBWREN => E(0),
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^buf_v_0_load_reg_17700\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => buf_V_2_ce1,
      WEA(2) => buf_V_2_ce1,
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(7),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_10__1_n_3\
    );
\ram_reg_0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(6),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_11__1_n_3\
    );
\ram_reg_0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(5),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_12__1_n_3\
    );
\ram_reg_0_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(4),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_13__1_n_3\
    );
\ram_reg_0_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(3),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_14__1_n_3\
    );
\ram_reg_0_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(2),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_15__0_n_3\
    );
\ram_reg_0_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(1),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_16__0_n_3\
    );
\ram_reg_0_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(0),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_17__0_n_3\
    );
\ram_reg_0_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(17),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_18__0_n_3\
    );
\ram_reg_0_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(16),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_19__0_n_3\
    );
\ram_reg_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ram_reg_0_0,
      I1 => ram_reg_0_1(0),
      I2 => \ap_block_pp3_stage0_11001__0\,
      O => buf_V_2_ce1
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(15),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_2__0_n_3\
    );
ram_reg_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ap_block_pp3_stage0_11001__0\,
      I1 => ap_enable_reg_pp3_iter4,
      I2 => icmp_ln878_4_reg_1743_pp3_iter3_reg,
      I3 => icmp_ln878_5_reg_1747_pp3_iter3_reg,
      O => \^buf_v_0_load_reg_17700\
    );
\ram_reg_0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(14),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_3__1_n_3\
    );
\ram_reg_0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(13),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_4__1_n_3\
    );
\ram_reg_0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(12),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_5__1_n_3\
    );
\ram_reg_0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(11),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_6__1_n_3\
    );
\ram_reg_0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(10),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_7__1_n_3\
    );
\ram_reg_0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(9),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_8__1_n_3\
    );
\ram_reg_0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(8),
      I1 => ram_reg_1_1,
      O => \ram_reg_0_i_9__1_n_3\
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ram_reg_0_2(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_0_3(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5) => \ram_reg_1_i_1__0_n_3\,
      DIADI(4) => \ram_reg_1_i_2__0_n_3\,
      DIADI(3) => \ram_reg_1_i_3__0_n_3\,
      DIADI(2) => \ram_reg_1_i_4__0_n_3\,
      DIADI(1) => \ram_reg_1_i_5__0_n_3\,
      DIADI(0) => \ram_reg_1_i_6__0_n_3\,
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => buf_V_2_load_reg_1782(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_V_2_ce1,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => \^buf_v_0_load_reg_17700\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => buf_V_2_ce1,
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(23),
      I1 => ram_reg_1_1,
      O => \ram_reg_1_i_1__0_n_3\
    );
\ram_reg_1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(22),
      I1 => ram_reg_1_1,
      O => \ram_reg_1_i_2__0_n_3\
    );
\ram_reg_1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(21),
      I1 => ram_reg_1_1,
      O => \ram_reg_1_i_3__0_n_3\
    );
\ram_reg_1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(20),
      I1 => ram_reg_1_1,
      O => \ram_reg_1_i_4__0_n_3\
    );
\ram_reg_1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(19),
      I1 => ram_reg_1_1,
      O => \ram_reg_1_i_5__0_n_3\
    );
\ram_reg_1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1_0(18),
      I1 => ram_reg_1_1,
      O => \ram_reg_1_i_6__0_n_3\
    );
\src_buf_V_0_1_reg_1793[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(0),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(0)
    );
\src_buf_V_0_1_reg_1793[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(0),
      I1 => Q(1),
      I2 => q0(0),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(0),
      O => buf_cop_V_0_fu_812_p5(0)
    );
\src_buf_V_0_1_reg_1793[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(10),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(10)
    );
\src_buf_V_0_1_reg_1793[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(10),
      I1 => Q(1),
      I2 => q0(10),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(10),
      O => buf_cop_V_0_fu_812_p5(10)
    );
\src_buf_V_0_1_reg_1793[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(11),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(11)
    );
\src_buf_V_0_1_reg_1793[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(11),
      I1 => Q(1),
      I2 => q0(11),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(11),
      O => buf_cop_V_0_fu_812_p5(11)
    );
\src_buf_V_0_1_reg_1793[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(12),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(12)
    );
\src_buf_V_0_1_reg_1793[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(12),
      I1 => Q(1),
      I2 => q0(12),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(12),
      O => buf_cop_V_0_fu_812_p5(12)
    );
\src_buf_V_0_1_reg_1793[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(13),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(13)
    );
\src_buf_V_0_1_reg_1793[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(13),
      I1 => Q(1),
      I2 => q0(13),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(13),
      O => buf_cop_V_0_fu_812_p5(13)
    );
\src_buf_V_0_1_reg_1793[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(14),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(14)
    );
\src_buf_V_0_1_reg_1793[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(14),
      I1 => Q(1),
      I2 => q0(14),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(14),
      O => buf_cop_V_0_fu_812_p5(14)
    );
\src_buf_V_0_1_reg_1793[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(15),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(15)
    );
\src_buf_V_0_1_reg_1793[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(15),
      I1 => Q(1),
      I2 => q0(15),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(15),
      O => buf_cop_V_0_fu_812_p5(15)
    );
\src_buf_V_0_1_reg_1793[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(16),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(16)
    );
\src_buf_V_0_1_reg_1793[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(16),
      I1 => Q(1),
      I2 => q0(16),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(16),
      O => buf_cop_V_0_fu_812_p5(16)
    );
\src_buf_V_0_1_reg_1793[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(17),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(17)
    );
\src_buf_V_0_1_reg_1793[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(17),
      I1 => Q(1),
      I2 => q0(17),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(17),
      O => buf_cop_V_0_fu_812_p5(17)
    );
\src_buf_V_0_1_reg_1793[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(18),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(18)
    );
\src_buf_V_0_1_reg_1793[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(18),
      I1 => Q(1),
      I2 => q0(18),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(18),
      O => buf_cop_V_0_fu_812_p5(18)
    );
\src_buf_V_0_1_reg_1793[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(19),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(19)
    );
\src_buf_V_0_1_reg_1793[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(19),
      I1 => Q(1),
      I2 => q0(19),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(19),
      O => buf_cop_V_0_fu_812_p5(19)
    );
\src_buf_V_0_1_reg_1793[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(1),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(1)
    );
\src_buf_V_0_1_reg_1793[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(1),
      I1 => Q(1),
      I2 => q0(1),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(1),
      O => buf_cop_V_0_fu_812_p5(1)
    );
\src_buf_V_0_1_reg_1793[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(20),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(20)
    );
\src_buf_V_0_1_reg_1793[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(20),
      I1 => Q(1),
      I2 => q0(20),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(20),
      O => buf_cop_V_0_fu_812_p5(20)
    );
\src_buf_V_0_1_reg_1793[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(21),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(21)
    );
\src_buf_V_0_1_reg_1793[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(21),
      I1 => Q(1),
      I2 => q0(21),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(21),
      O => buf_cop_V_0_fu_812_p5(21)
    );
\src_buf_V_0_1_reg_1793[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(22),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(22)
    );
\src_buf_V_0_1_reg_1793[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(22),
      I1 => Q(1),
      I2 => q0(22),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(22),
      O => buf_cop_V_0_fu_812_p5(22)
    );
\src_buf_V_0_1_reg_1793[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(23),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(23)
    );
\src_buf_V_0_1_reg_1793[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(23),
      I1 => Q(1),
      I2 => q0(23),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(23),
      O => buf_cop_V_0_fu_812_p5(23)
    );
\src_buf_V_0_1_reg_1793[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(2),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(2)
    );
\src_buf_V_0_1_reg_1793[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(2),
      I1 => Q(1),
      I2 => q0(2),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(2),
      O => buf_cop_V_0_fu_812_p5(2)
    );
\src_buf_V_0_1_reg_1793[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(3),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(3)
    );
\src_buf_V_0_1_reg_1793[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(3),
      I1 => Q(1),
      I2 => q0(3),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(3),
      O => buf_cop_V_0_fu_812_p5(3)
    );
\src_buf_V_0_1_reg_1793[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(4),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(4)
    );
\src_buf_V_0_1_reg_1793[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(4),
      I1 => Q(1),
      I2 => q0(4),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(4),
      O => buf_cop_V_0_fu_812_p5(4)
    );
\src_buf_V_0_1_reg_1793[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(5),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(5)
    );
\src_buf_V_0_1_reg_1793[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(5),
      I1 => Q(1),
      I2 => q0(5),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(5),
      O => buf_cop_V_0_fu_812_p5(5)
    );
\src_buf_V_0_1_reg_1793[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(6),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(6)
    );
\src_buf_V_0_1_reg_1793[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(6),
      I1 => Q(1),
      I2 => q0(6),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(6),
      O => buf_cop_V_0_fu_812_p5(6)
    );
\src_buf_V_0_1_reg_1793[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(7),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(7)
    );
\src_buf_V_0_1_reg_1793[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(7),
      I1 => Q(1),
      I2 => q0(7),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(7),
      O => buf_cop_V_0_fu_812_p5(7)
    );
\src_buf_V_0_1_reg_1793[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(8),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(8)
    );
\src_buf_V_0_1_reg_1793[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(8),
      I1 => Q(1),
      I2 => q0(8),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(8),
      O => buf_cop_V_0_fu_812_p5(8)
    );
\src_buf_V_0_1_reg_1793[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => buf_cop_V_0_fu_812_p5(9),
      I1 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I3 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      O => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(9)
    );
\src_buf_V_0_1_reg_1793[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_V_2_load_reg_1782(9),
      I1 => Q(1),
      I2 => q0(9),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(9),
      O => buf_cop_V_0_fu_812_p5(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_13 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    icmp_ln878_4_reg_1743_pp3_iter1_reg : in STD_LOGIC;
    icmp_ln878_5_reg_1747_pp3_iter1_reg : in STD_LOGIC;
    \ap_block_pp3_stage0_11001__0\ : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    icmp_ln878_reg_1626 : in STD_LOGIC;
    img_in_data_empty_n : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    icmp_ln878_reg_1626_pp1_iter1_reg : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_4 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    buf_V_0_load_reg_17700 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_13 : entity is "erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_13;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_13 is
  signal buf_V_1_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \buf_V_1_address1127_out__0\ : STD_LOGIC;
  signal \buf_V_1_address11__0\ : STD_LOGIC;
  signal buf_V_1_ce1 : STD_LOGIC;
  signal buf_V_1_d1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal buf_V_1_we1 : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 46080;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/buf_V_1_U/erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 46080;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/buf_V_1_U/erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => buf_V_1_address1(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_0_5(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => buf_V_1_d1(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => buf_V_1_d1(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => q0(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => q0(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_V_1_we1,
      ENBWREN => E(0),
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => buf_V_0_load_reg_17700,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => buf_V_1_ce1,
      WEA(2) => buf_V_1_ce1,
      WEA(1) => buf_V_1_ce1,
      WEA(0) => buf_V_1_ce1,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAEAEAEA"
    )
        port map (
      I0 => p_5_in,
      I1 => icmp_ln878_reg_1626_pp1_iter1_reg,
      I2 => ram_reg_0_1,
      I3 => img_in_data_empty_n,
      I4 => icmp_ln878_reg_1626,
      I5 => ram_reg_0_0,
      O => buf_V_1_we1
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_1_address1127_out__0\,
      I1 => ram_reg_0_2(2),
      I2 => \buf_V_1_address11__0\,
      I3 => ram_reg_0_3(2),
      O => buf_V_1_address1(2)
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_1_address1127_out__0\,
      I1 => ram_reg_0_2(1),
      I2 => \buf_V_1_address11__0\,
      I3 => ram_reg_0_3(1),
      O => buf_V_1_address1(1)
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_1_address1127_out__0\,
      I1 => ram_reg_0_2(0),
      I2 => \buf_V_1_address11__0\,
      I3 => ram_reg_0_3(0),
      O => buf_V_1_address1(0)
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(15),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(15)
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(14),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(14)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(13),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(13)
    );
ram_reg_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(12),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(12)
    );
ram_reg_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(11),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(11)
    );
ram_reg_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(10),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(10)
    );
ram_reg_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(9),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(9)
    );
ram_reg_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_1_address1127_out__0\,
      I1 => ram_reg_0_2(10),
      I2 => \buf_V_1_address11__0\,
      I3 => ram_reg_0_3(10),
      O => buf_V_1_address1(10)
    );
ram_reg_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(8),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(8)
    );
ram_reg_0_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(7),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(7)
    );
ram_reg_0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(6),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(6)
    );
ram_reg_0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(5),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(5)
    );
ram_reg_0_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(4),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(4)
    );
ram_reg_0_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(3),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(3)
    );
ram_reg_0_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(2),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(2)
    );
ram_reg_0_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(1),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(1)
    );
ram_reg_0_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(0),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(0)
    );
ram_reg_0_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(17),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(17)
    );
ram_reg_0_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(16),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(16)
    );
ram_reg_0_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFAAAA"
    )
        port map (
      I0 => p_5_in,
      I1 => ram_reg_0_0,
      I2 => icmp_ln878_reg_1626,
      I3 => img_in_data_empty_n,
      I4 => ram_reg_0_1,
      O => buf_V_1_ce1
    );
\ram_reg_0_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_enable_reg_pp3_iter2,
      I3 => icmp_ln878_4_reg_1743_pp3_iter1_reg,
      I4 => icmp_ln878_5_reg_1747_pp3_iter1_reg,
      I5 => \ap_block_pp3_stage0_11001__0\,
      O => p_5_in
    );
ram_reg_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => icmp_ln878_4_reg_1743_pp3_iter1_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter1_reg,
      I3 => ram_reg_0_4,
      I4 => Q(1),
      I5 => Q(0),
      O => \buf_V_1_address1127_out__0\
    );
\ram_reg_0_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => ram_reg_0_4,
      I1 => ap_enable_reg_pp3_iter2,
      I2 => icmp_ln878_4_reg_1743_pp3_iter1_reg,
      I3 => icmp_ln878_5_reg_1747_pp3_iter1_reg,
      I4 => Q(1),
      I5 => Q(0),
      O => \buf_V_1_address11__0\
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_1_address1127_out__0\,
      I1 => ram_reg_0_2(9),
      I2 => \buf_V_1_address11__0\,
      I3 => ram_reg_0_3(9),
      O => buf_V_1_address1(9)
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_1_address1127_out__0\,
      I1 => ram_reg_0_2(8),
      I2 => \buf_V_1_address11__0\,
      I3 => ram_reg_0_3(8),
      O => buf_V_1_address1(8)
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_1_address1127_out__0\,
      I1 => ram_reg_0_2(7),
      I2 => \buf_V_1_address11__0\,
      I3 => ram_reg_0_3(7),
      O => buf_V_1_address1(7)
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_1_address1127_out__0\,
      I1 => ram_reg_0_2(6),
      I2 => \buf_V_1_address11__0\,
      I3 => ram_reg_0_3(6),
      O => buf_V_1_address1(6)
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_1_address1127_out__0\,
      I1 => ram_reg_0_2(5),
      I2 => \buf_V_1_address11__0\,
      I3 => ram_reg_0_3(5),
      O => buf_V_1_address1(5)
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_1_address1127_out__0\,
      I1 => ram_reg_0_2(4),
      I2 => \buf_V_1_address11__0\,
      I3 => ram_reg_0_3(4),
      O => buf_V_1_address1(4)
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_1_address1127_out__0\,
      I1 => ram_reg_0_2(3),
      I2 => \buf_V_1_address11__0\,
      I3 => ram_reg_0_3(3),
      O => buf_V_1_address1(3)
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => buf_V_1_address1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_0_5(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => buf_V_1_d1(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => q0(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_V_1_we1,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => buf_V_0_load_reg_17700,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => buf_V_1_ce1,
      WEA(0) => buf_V_1_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(23),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(23)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(22),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(22)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(21),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(21)
    );
ram_reg_1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(20),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(20)
    );
ram_reg_1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(19),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(19)
    );
ram_reg_1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1_0(18),
      I1 => \buf_V_1_address11__0\,
      O => buf_V_1_d1(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_14 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    ap_enable_reg_pp3_iter2_reg : out STD_LOGIC;
    \i_col_V_0_reg_3591__0\ : out STD_LOGIC;
    p_61_in : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp3_iter3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln878_1_reg_1635 : in STD_LOGIC;
    img_out_data_full_n : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    icmp_ln882_reg_1766_pp3_iter10_reg : in STD_LOGIC;
    img_in_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp3_iter1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC;
    \reg_564_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    icmp_ln878_4_reg_1743_pp3_iter1_reg : in STD_LOGIC;
    icmp_ln878_5_reg_1747_pp3_iter1_reg : in STD_LOGIC;
    \reg_564_reg[0]_0\ : in STD_LOGIC;
    \reg_564_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_V_0_load_reg_17700 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_14 : entity is "erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_14;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_14 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp3_iter2_reg\ : STD_LOGIC;
  signal buf_V_0_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \buf_V_0_address1138_out__0\ : STD_LOGIC;
  signal \buf_V_0_address11__0\ : STD_LOGIC;
  signal buf_V_0_ce1 : STD_LOGIC;
  signal buf_V_0_d1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal buf_V_0_we1 : STD_LOGIC;
  signal \^i_col_v_0_reg_3591__0\ : STD_LOGIC;
  signal \^internal_full_n_reg\ : STD_LOGIC;
  signal \^p_61_in\ : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 46080;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/buf_V_0_U/erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 46080;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/buf_V_0_U/erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
  E(0) <= \^e\(0);
  ap_enable_reg_pp3_iter2_reg <= \^ap_enable_reg_pp3_iter2_reg\;
  \i_col_V_0_reg_3591__0\ <= \^i_col_v_0_reg_3591__0\;
  internal_full_n_reg <= \^internal_full_n_reg\;
  p_61_in <= \^p_61_in\;
\i_col_V_0_reg_359[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp2_iter1,
      I2 => icmp_ln878_1_reg_1635,
      O => \^i_col_v_0_reg_3591__0\
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => buf_V_0_address1(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_0_14(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => buf_V_0_d1(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => buf_V_0_d1(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => q0(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => q0(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_V_0_we1,
      ENBWREN => \^e\(0),
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => buf_V_0_load_reg_17700,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => buf_V_0_ce1,
      WEA(2) => buf_V_0_ce1,
      WEA(1) => buf_V_0_ce1,
      WEA(0) => buf_V_0_ce1,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_0_address1138_out__0\,
      I1 => ram_reg_0_2(4),
      I2 => \buf_V_0_address11__0\,
      I3 => ram_reg_0_7,
      O => buf_V_0_address1(4)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_0_address1138_out__0\,
      I1 => ram_reg_0_2(3),
      I2 => \buf_V_0_address11__0\,
      I3 => ram_reg_0_6,
      O => buf_V_0_address1(3)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_0_address1138_out__0\,
      I1 => ram_reg_0_2(2),
      I2 => \buf_V_0_address11__0\,
      I3 => ram_reg_0_5,
      O => buf_V_0_address1(2)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_0_address1138_out__0\,
      I1 => ram_reg_0_2(1),
      I2 => \buf_V_0_address11__0\,
      I3 => ram_reg_0_4,
      O => buf_V_0_address1(1)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_0_address1138_out__0\,
      I1 => ram_reg_0_2(0),
      I2 => \buf_V_0_address11__0\,
      I3 => ram_reg_0_3,
      O => buf_V_0_address1(0)
    );
\ram_reg_0_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(15),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(15)
    );
\ram_reg_0_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(14),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(14)
    );
\ram_reg_0_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(13),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(13)
    );
\ram_reg_0_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(12),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(12)
    );
\ram_reg_0_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(11),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(11)
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \^internal_full_n_reg\,
      I1 => \^ap_enable_reg_pp3_iter2_reg\,
      I2 => ram_reg_0_0(0),
      I3 => ram_reg_0_0(1),
      I4 => \^i_col_v_0_reg_3591__0\,
      O => buf_V_0_we1
    );
\ram_reg_0_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(10),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(10)
    );
\ram_reg_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(9),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(9)
    );
\ram_reg_0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(8),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(8)
    );
\ram_reg_0_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(7),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(7)
    );
\ram_reg_0_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(6),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(6)
    );
\ram_reg_0_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(5),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(5)
    );
\ram_reg_0_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(4),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(4)
    );
\ram_reg_0_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(3),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(3)
    );
\ram_reg_0_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(2),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(2)
    );
\ram_reg_0_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(1),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(1)
    );
\ram_reg_0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter3,
      I1 => \^internal_full_n_reg\,
      O => \^e\(0)
    );
\ram_reg_0_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(0),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(0)
    );
\ram_reg_0_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(17),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(17)
    );
ram_reg_0_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(16),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(16)
    );
\ram_reg_0_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010001000100"
    )
        port map (
      I0 => ram_reg_0_0(1),
      I1 => ram_reg_0_0(0),
      I2 => \^internal_full_n_reg\,
      I3 => \^ap_enable_reg_pp3_iter2_reg\,
      I4 => Q(0),
      I5 => ap_enable_reg_pp2_iter1,
      O => buf_V_0_ce1
    );
ram_reg_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF0404040404"
    )
        port map (
      I0 => img_out_data_full_n,
      I1 => ram_reg_0_1,
      I2 => icmp_ln882_reg_1766_pp3_iter10_reg,
      I3 => \^p_61_in\,
      I4 => img_in_data_empty_n,
      I5 => ap_enable_reg_pp3_iter1,
      O => \^internal_full_n_reg\
    );
ram_reg_0_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => icmp_ln878_4_reg_1743_pp3_iter1_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter1_reg,
      O => \^ap_enable_reg_pp3_iter2_reg\
    );
ram_reg_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => icmp_ln878_4_reg_1743_pp3_iter1_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter1_reg,
      I3 => \reg_564_reg[0]\,
      I4 => ram_reg_0_0(0),
      I5 => ram_reg_0_0(1),
      O => \buf_V_0_address1138_out__0\
    );
ram_reg_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \reg_564_reg[0]\,
      I1 => ap_enable_reg_pp3_iter2,
      I2 => icmp_ln878_4_reg_1743_pp3_iter1_reg,
      I3 => icmp_ln878_5_reg_1747_pp3_iter1_reg,
      I4 => ram_reg_0_0(0),
      I5 => ram_reg_0_0(1),
      O => \buf_V_0_address11__0\
    );
ram_reg_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_0_address1138_out__0\,
      I1 => ram_reg_0_2(10),
      I2 => \buf_V_0_address11__0\,
      I3 => ram_reg_0_13,
      O => buf_V_0_address1(10)
    );
ram_reg_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_0_address1138_out__0\,
      I1 => ram_reg_0_2(9),
      I2 => \buf_V_0_address11__0\,
      I3 => ram_reg_0_12,
      O => buf_V_0_address1(9)
    );
ram_reg_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_0_address1138_out__0\,
      I1 => ram_reg_0_2(8),
      I2 => \buf_V_0_address11__0\,
      I3 => ram_reg_0_11,
      O => buf_V_0_address1(8)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_0_address1138_out__0\,
      I1 => ram_reg_0_2(7),
      I2 => \buf_V_0_address11__0\,
      I3 => ram_reg_0_10,
      O => buf_V_0_address1(7)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_0_address1138_out__0\,
      I1 => ram_reg_0_2(6),
      I2 => \buf_V_0_address11__0\,
      I3 => ram_reg_0_9,
      O => buf_V_0_address1(6)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_V_0_address1138_out__0\,
      I1 => ram_reg_0_2(5),
      I2 => \buf_V_0_address11__0\,
      I3 => ram_reg_0_8,
      O => buf_V_0_address1(5)
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => buf_V_0_address1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_0_14(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => buf_V_0_d1(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => q0(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_V_0_we1,
      ENBWREN => \^e\(0),
      REGCEAREGCE => '0',
      REGCEB => buf_V_0_load_reg_17700,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => buf_V_0_ce1,
      WEA(0) => buf_V_0_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(23),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(23)
    );
\ram_reg_1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(22),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(22)
    );
\ram_reg_1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(21),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(21)
    );
\ram_reg_1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(20),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(20)
    );
\ram_reg_1_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(19),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(19)
    );
\ram_reg_1_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => \buf_V_0_address11__0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ram_reg_1_0(18),
      I4 => \buf_V_0_address1138_out__0\,
      O => buf_V_0_d1(18)
    );
\reg_564[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \reg_564_reg[0]\,
      I1 => \reg_564_reg[0]_0\,
      I2 => \reg_564_reg[0]_1\,
      O => \^p_61_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_AXIvideo2xfMat_24_9_1080_1920_1_s is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC;
    \icmp_ln132_reg_491_reg[0]_0\ : out STD_LOGIC;
    \p_Val2_s_reg_282_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    img_in_data_full_n : in STD_LOGIC;
    stream_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rows_reg_440_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    stream_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_AXIvideo2xfMat_24_9_1080_1920_1_s : entity is "erode_accel_AXIvideo2xfMat_24_9_1080_1920_1_s";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_AXIvideo2xfMat_24_9_1080_1920_1_s;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_AXIvideo2xfMat_24_9_1080_1920_1_s is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_0 : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[4]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_10_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_11_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_12_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_13_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_14_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_15_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_16_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_23_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_24_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_25_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_26_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_27_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_28_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_29_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_30_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_36_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_37_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_38_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_39_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_40_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_41_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_42_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_43_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_44_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_45_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_46_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_47_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_48_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_49_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_50_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_51_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_9_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_22_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_22_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_22_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_22_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_35_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_35_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_35_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_35_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_8_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_8_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_8_n_6\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_NS_fsm116_out : STD_LOGIC;
  signal ap_NS_fsm120_out : STD_LOGIC;
  signal ap_condition_pp1_exit_iter0_state5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_3 : STD_LOGIC;
  signal ap_phi_mux_start_3_phi_fu_241_p41 : STD_LOGIC;
  signal axi_data_V_2_reg_193 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_2_reg_193[0]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[10]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[11]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[12]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[13]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[14]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[15]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[16]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[17]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[18]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[19]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[1]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[20]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[21]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[22]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[23]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[23]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[2]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[3]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[4]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[5]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[6]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[7]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[8]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[9]_i_1_n_3\ : STD_LOGIC;
  signal axi_data_V_3_reg_248 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_3_reg_248[0]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[10]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[11]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[12]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[13]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[14]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[15]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[16]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[17]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[18]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[19]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[1]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[20]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[21]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[22]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[23]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[2]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[3]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[4]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[5]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[6]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[7]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[8]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[9]_i_1_n_3\ : STD_LOGIC;
  signal axi_data_V_5_ph_reg_307 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_5_ph_reg_307[23]_i_1_n_3\ : STD_LOGIC;
  signal axi_data_V_5_reg_344 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_data_V_reg_159 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_last_V_2_reg_204 : STD_LOGIC;
  signal \axi_last_V_2_reg_204[0]_i_1_n_3\ : STD_LOGIC;
  signal axi_last_V_3_reg_259 : STD_LOGIC;
  signal \axi_last_V_3_reg_259[0]_i_1_n_3\ : STD_LOGIC;
  signal axi_last_V_5_ph_reg_295 : STD_LOGIC;
  signal \axi_last_V_5_ph_reg_295[0]_i_1_n_3\ : STD_LOGIC;
  signal axi_last_V_5_reg_332 : STD_LOGIC;
  signal axi_last_V_8_reg_2691 : STD_LOGIC;
  signal axi_last_V_8_reg_2697_out : STD_LOGIC;
  signal \axi_last_V_8_reg_269_reg_n_3_[0]\ : STD_LOGIC;
  signal axi_last_V_reg_147 : STD_LOGIC;
  signal cmp743_i_fu_386_p2 : STD_LOGIC;
  signal cmp743_i_reg_468 : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_11_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_12_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_13_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_14_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_15_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_16_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_17_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_18_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_1_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_20_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_21_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_22_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_23_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_24_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_25_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_26_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_27_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_28_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_29_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_30_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_31_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_32_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_33_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_34_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_35_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_36_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_4_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_5_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_6_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_7_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_8_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_9_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_19_n_4\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_19_n_5\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_19_n_6\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp743_i_reg_468_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal cols_reg_445 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_2_fu_396_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_2_reg_472 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_2_reg_472[10]_i_2_n_3\ : STD_LOGIC;
  signal \i_2_reg_472[6]_i_2_n_3\ : STD_LOGIC;
  signal i_reg_182 : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[10]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[9]\ : STD_LOGIC;
  signal \^icmp_ln132_reg_491_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln132_reg_491_reg_n_3_[0]\ : STD_LOGIC;
  signal internal_full_n_i_5_n_3 : STD_LOGIC;
  signal j_2_fu_414_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_reg_2150 : STD_LOGIC;
  signal \j_reg_215[10]_i_4_n_3\ : STD_LOGIC;
  signal j_reg_215_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \last_1_ph_reg_319[0]_i_1_n_3\ : STD_LOGIC;
  signal \last_1_ph_reg_319_reg_n_3_[0]\ : STD_LOGIC;
  signal last_1_reg_356 : STD_LOGIC;
  signal \last_1_reg_356_reg_n_3_[0]\ : STD_LOGIC;
  signal last_reg_226 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^p_val2_s_reg_282_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal regslice_both_AXI_video_strm_V_data_V_U_n_10 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_25 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_26 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_27 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_28 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_29 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_30 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_31 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_32 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_33 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_34 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_41 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_46 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_47 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_55 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_56 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_57 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_58 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_59 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_60 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_61 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_62 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_63 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_64 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_65 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_66 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_67 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_68 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_94 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_95 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_96 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_97 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_3 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_8 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_user_V_U_n_3 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_user_V_U_n_5 : STD_LOGIC;
  signal rows_reg_440 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal start_1_fu_90 : STD_LOGIC;
  signal \start_1_fu_90[0]_i_1_n_3\ : STD_LOGIC;
  signal start_3_reg_238 : STD_LOGIC;
  signal start_reg_171 : STD_LOGIC;
  signal stream_in_TDATA_int_regslice : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_in_TLAST_int_regslice : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[5]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp743_i_reg_468_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp743_i_reg_468_reg[0]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp743_i_reg_468_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cmp743_i_reg_468_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp743_i_reg_468_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair40";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[5]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[5]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[5]_i_35\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[5]_i_8\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[10]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[12]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[13]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[14]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[15]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[16]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[17]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[18]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[19]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[20]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[21]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[22]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[23]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[9]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_last_V_2_reg_204[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_last_V_3_reg_259[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cmp743_i_reg_468[0]_i_1\ : label is "soft_lutpair37";
  attribute COMPARATOR_THRESHOLD of \cmp743_i_reg_468_reg[0]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp743_i_reg_468_reg[0]_i_19\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp743_i_reg_468_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp743_i_reg_468_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \i_2_reg_472[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i_2_reg_472[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i_2_reg_472[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \i_2_reg_472[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \i_2_reg_472[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \i_2_reg_472[6]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \i_2_reg_472[8]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_2_reg_472[9]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of internal_full_n_i_5 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \j_reg_215[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \j_reg_215[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \j_reg_215[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \j_reg_215[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \j_reg_215[6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \j_reg_215[7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \j_reg_215[8]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \j_reg_215[9]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \start_1_fu_90[0]_i_1\ : label is "soft_lutpair37";
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \icmp_ln132_reg_491_reg[0]_0\ <= \^icmp_ln132_reg_491_reg[0]_0\;
  \p_Val2_s_reg_282_reg[23]_0\(23 downto 0) <= \^p_val2_s_reg_282_reg[23]_0\(23 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I1 => \^q\(0),
      I2 => \^co\(0),
      I3 => \^q\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I1 => \^q\(0),
      I2 => start_reg_171,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => start_reg_171,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => \ap_CS_fsm[4]_i_3_n_3\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln132_reg_491_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      O => \^icmp_ln132_reg_491_reg[0]_0\
    );
\ap_CS_fsm[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(28),
      I1 => rows_reg_440(29),
      O => \ap_CS_fsm[5]_i_10_n_3\
    );
\ap_CS_fsm[5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(26),
      I1 => rows_reg_440(27),
      O => \ap_CS_fsm[5]_i_11_n_3\
    );
\ap_CS_fsm[5]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(24),
      I1 => rows_reg_440(25),
      O => \ap_CS_fsm[5]_i_12_n_3\
    );
\ap_CS_fsm[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(31),
      I1 => rows_reg_440(30),
      O => \ap_CS_fsm[5]_i_13_n_3\
    );
\ap_CS_fsm[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(29),
      I1 => rows_reg_440(28),
      O => \ap_CS_fsm[5]_i_14_n_3\
    );
\ap_CS_fsm[5]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(27),
      I1 => rows_reg_440(26),
      O => \ap_CS_fsm[5]_i_15_n_3\
    );
\ap_CS_fsm[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(25),
      I1 => rows_reg_440(24),
      O => \ap_CS_fsm[5]_i_16_n_3\
    );
\ap_CS_fsm[5]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(22),
      I1 => rows_reg_440(23),
      O => \ap_CS_fsm[5]_i_23_n_3\
    );
\ap_CS_fsm[5]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(20),
      I1 => rows_reg_440(21),
      O => \ap_CS_fsm[5]_i_24_n_3\
    );
\ap_CS_fsm[5]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(18),
      I1 => rows_reg_440(19),
      O => \ap_CS_fsm[5]_i_25_n_3\
    );
\ap_CS_fsm[5]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(16),
      I1 => rows_reg_440(17),
      O => \ap_CS_fsm[5]_i_26_n_3\
    );
\ap_CS_fsm[5]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(23),
      I1 => rows_reg_440(22),
      O => \ap_CS_fsm[5]_i_27_n_3\
    );
\ap_CS_fsm[5]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(21),
      I1 => rows_reg_440(20),
      O => \ap_CS_fsm[5]_i_28_n_3\
    );
\ap_CS_fsm[5]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(19),
      I1 => rows_reg_440(18),
      O => \ap_CS_fsm[5]_i_29_n_3\
    );
\ap_CS_fsm[5]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(17),
      I1 => rows_reg_440(16),
      O => \ap_CS_fsm[5]_i_30_n_3\
    );
\ap_CS_fsm[5]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(14),
      I1 => rows_reg_440(15),
      O => \ap_CS_fsm[5]_i_36_n_3\
    );
\ap_CS_fsm[5]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(12),
      I1 => rows_reg_440(13),
      O => \ap_CS_fsm[5]_i_37_n_3\
    );
\ap_CS_fsm[5]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[10]\,
      I1 => rows_reg_440(10),
      I2 => rows_reg_440(11),
      O => \ap_CS_fsm[5]_i_38_n_3\
    );
\ap_CS_fsm[5]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_440(9),
      I1 => \i_reg_182_reg_n_3_[9]\,
      I2 => rows_reg_440(8),
      I3 => \i_reg_182_reg_n_3_[8]\,
      O => \ap_CS_fsm[5]_i_39_n_3\
    );
\ap_CS_fsm[5]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(15),
      I1 => rows_reg_440(14),
      O => \ap_CS_fsm[5]_i_40_n_3\
    );
\ap_CS_fsm[5]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(13),
      I1 => rows_reg_440(12),
      O => \ap_CS_fsm[5]_i_41_n_3\
    );
\ap_CS_fsm[5]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[10]\,
      I1 => rows_reg_440(10),
      I2 => rows_reg_440(11),
      O => \ap_CS_fsm[5]_i_42_n_3\
    );
\ap_CS_fsm[5]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_reg_440(8),
      I1 => \i_reg_182_reg_n_3_[8]\,
      I2 => \i_reg_182_reg_n_3_[9]\,
      I3 => rows_reg_440(9),
      O => \ap_CS_fsm[5]_i_43_n_3\
    );
\ap_CS_fsm[5]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_440(7),
      I1 => \i_reg_182_reg_n_3_[7]\,
      I2 => rows_reg_440(6),
      I3 => \i_reg_182_reg_n_3_[6]\,
      O => \ap_CS_fsm[5]_i_44_n_3\
    );
\ap_CS_fsm[5]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_440(5),
      I1 => \i_reg_182_reg_n_3_[5]\,
      I2 => rows_reg_440(4),
      I3 => \i_reg_182_reg_n_3_[4]\,
      O => \ap_CS_fsm[5]_i_45_n_3\
    );
\ap_CS_fsm[5]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_440(3),
      I1 => \i_reg_182_reg_n_3_[3]\,
      I2 => rows_reg_440(2),
      I3 => \i_reg_182_reg_n_3_[2]\,
      O => \ap_CS_fsm[5]_i_46_n_3\
    );
\ap_CS_fsm[5]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_440(1),
      I1 => \i_reg_182_reg_n_3_[1]\,
      I2 => rows_reg_440(0),
      I3 => \i_reg_182_reg_n_3_[0]\,
      O => \ap_CS_fsm[5]_i_47_n_3\
    );
\ap_CS_fsm[5]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_reg_440(6),
      I1 => \i_reg_182_reg_n_3_[6]\,
      I2 => \i_reg_182_reg_n_3_[7]\,
      I3 => rows_reg_440(7),
      O => \ap_CS_fsm[5]_i_48_n_3\
    );
\ap_CS_fsm[5]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_reg_440(4),
      I1 => \i_reg_182_reg_n_3_[4]\,
      I2 => \i_reg_182_reg_n_3_[5]\,
      I3 => rows_reg_440(5),
      O => \ap_CS_fsm[5]_i_49_n_3\
    );
\ap_CS_fsm[5]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_reg_440(2),
      I1 => \i_reg_182_reg_n_3_[2]\,
      I2 => \i_reg_182_reg_n_3_[3]\,
      I3 => rows_reg_440(3),
      O => \ap_CS_fsm[5]_i_50_n_3\
    );
\ap_CS_fsm[5]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[1]\,
      I1 => \i_reg_182_reg_n_3_[0]\,
      I2 => rows_reg_440(1),
      I3 => rows_reg_440(0),
      O => \ap_CS_fsm[5]_i_51_n_3\
    );
\ap_CS_fsm[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rows_reg_440(30),
      I1 => rows_reg_440(31),
      O => \ap_CS_fsm[5]_i_9_n_3\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \last_1_reg_356_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => ap_CS_fsm_state7,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \last_1_reg_356_reg_n_3_[0]\,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[5]_i_35_n_3\,
      CO(3) => \ap_CS_fsm_reg[5]_i_22_n_3\,
      CO(2) => \ap_CS_fsm_reg[5]_i_22_n_4\,
      CO(1) => \ap_CS_fsm_reg[5]_i_22_n_5\,
      CO(0) => \ap_CS_fsm_reg[5]_i_22_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[5]_i_36_n_3\,
      DI(2) => \ap_CS_fsm[5]_i_37_n_3\,
      DI(1) => \ap_CS_fsm[5]_i_38_n_3\,
      DI(0) => \ap_CS_fsm[5]_i_39_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_40_n_3\,
      S(2) => \ap_CS_fsm[5]_i_41_n_3\,
      S(1) => \ap_CS_fsm[5]_i_42_n_3\,
      S(0) => \ap_CS_fsm[5]_i_43_n_3\
    );
\ap_CS_fsm_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[5]_i_8_n_3\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[5]_i_3_n_4\,
      CO(1) => \ap_CS_fsm_reg[5]_i_3_n_5\,
      CO(0) => \ap_CS_fsm_reg[5]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[5]_i_9_n_3\,
      DI(2) => \ap_CS_fsm[5]_i_10_n_3\,
      DI(1) => \ap_CS_fsm[5]_i_11_n_3\,
      DI(0) => \ap_CS_fsm[5]_i_12_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_13_n_3\,
      S(2) => \ap_CS_fsm[5]_i_14_n_3\,
      S(1) => \ap_CS_fsm[5]_i_15_n_3\,
      S(0) => \ap_CS_fsm[5]_i_16_n_3\
    );
\ap_CS_fsm_reg[5]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[5]_i_35_n_3\,
      CO(2) => \ap_CS_fsm_reg[5]_i_35_n_4\,
      CO(1) => \ap_CS_fsm_reg[5]_i_35_n_5\,
      CO(0) => \ap_CS_fsm_reg[5]_i_35_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[5]_i_44_n_3\,
      DI(2) => \ap_CS_fsm[5]_i_45_n_3\,
      DI(1) => \ap_CS_fsm[5]_i_46_n_3\,
      DI(0) => \ap_CS_fsm[5]_i_47_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_48_n_3\,
      S(2) => \ap_CS_fsm[5]_i_49_n_3\,
      S(1) => \ap_CS_fsm[5]_i_50_n_3\,
      S(0) => \ap_CS_fsm[5]_i_51_n_3\
    );
\ap_CS_fsm_reg[5]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[5]_i_22_n_3\,
      CO(3) => \ap_CS_fsm_reg[5]_i_8_n_3\,
      CO(2) => \ap_CS_fsm_reg[5]_i_8_n_4\,
      CO(1) => \ap_CS_fsm_reg[5]_i_8_n_5\,
      CO(0) => \ap_CS_fsm_reg[5]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[5]_i_23_n_3\,
      DI(2) => \ap_CS_fsm[5]_i_24_n_3\,
      DI(1) => \ap_CS_fsm[5]_i_25_n_3\,
      DI(0) => \ap_CS_fsm[5]_i_26_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_27_n_3\,
      S(2) => \ap_CS_fsm[5]_i_28_n_3\,
      S(1) => \ap_CS_fsm[5]_i_29_n_3\,
      S(0) => \ap_CS_fsm[5]_i_30_n_3\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_41,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      Q => ap_enable_reg_pp1_iter1_reg_n_3,
      R => '0'
    );
\axi_data_V_2_reg_193[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(0),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(0),
      O => \axi_data_V_2_reg_193[0]_i_1_n_3\
    );
\axi_data_V_2_reg_193[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(10),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(10),
      O => \axi_data_V_2_reg_193[10]_i_1_n_3\
    );
\axi_data_V_2_reg_193[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(11),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(11),
      O => \axi_data_V_2_reg_193[11]_i_1_n_3\
    );
\axi_data_V_2_reg_193[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(12),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(12),
      O => \axi_data_V_2_reg_193[12]_i_1_n_3\
    );
\axi_data_V_2_reg_193[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(13),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(13),
      O => \axi_data_V_2_reg_193[13]_i_1_n_3\
    );
\axi_data_V_2_reg_193[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(14),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(14),
      O => \axi_data_V_2_reg_193[14]_i_1_n_3\
    );
\axi_data_V_2_reg_193[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(15),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(15),
      O => \axi_data_V_2_reg_193[15]_i_1_n_3\
    );
\axi_data_V_2_reg_193[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(16),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(16),
      O => \axi_data_V_2_reg_193[16]_i_1_n_3\
    );
\axi_data_V_2_reg_193[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(17),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(17),
      O => \axi_data_V_2_reg_193[17]_i_1_n_3\
    );
\axi_data_V_2_reg_193[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(18),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(18),
      O => \axi_data_V_2_reg_193[18]_i_1_n_3\
    );
\axi_data_V_2_reg_193[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(19),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(19),
      O => \axi_data_V_2_reg_193[19]_i_1_n_3\
    );
\axi_data_V_2_reg_193[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(1),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(1),
      O => \axi_data_V_2_reg_193[1]_i_1_n_3\
    );
\axi_data_V_2_reg_193[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(20),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(20),
      O => \axi_data_V_2_reg_193[20]_i_1_n_3\
    );
\axi_data_V_2_reg_193[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(21),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(21),
      O => \axi_data_V_2_reg_193[21]_i_1_n_3\
    );
\axi_data_V_2_reg_193[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(22),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(22),
      O => \axi_data_V_2_reg_193[22]_i_1_n_3\
    );
\axi_data_V_2_reg_193[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state3,
      O => \axi_data_V_2_reg_193[23]_i_1_n_3\
    );
\axi_data_V_2_reg_193[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(23),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(23),
      O => \axi_data_V_2_reg_193[23]_i_2_n_3\
    );
\axi_data_V_2_reg_193[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(2),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(2),
      O => \axi_data_V_2_reg_193[2]_i_1_n_3\
    );
\axi_data_V_2_reg_193[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(3),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(3),
      O => \axi_data_V_2_reg_193[3]_i_1_n_3\
    );
\axi_data_V_2_reg_193[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(4),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(4),
      O => \axi_data_V_2_reg_193[4]_i_1_n_3\
    );
\axi_data_V_2_reg_193[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(5),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(5),
      O => \axi_data_V_2_reg_193[5]_i_1_n_3\
    );
\axi_data_V_2_reg_193[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(6),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(6),
      O => \axi_data_V_2_reg_193[6]_i_1_n_3\
    );
\axi_data_V_2_reg_193[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(7),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(7),
      O => \axi_data_V_2_reg_193[7]_i_1_n_3\
    );
\axi_data_V_2_reg_193[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(8),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(8),
      O => \axi_data_V_2_reg_193[8]_i_1_n_3\
    );
\axi_data_V_2_reg_193[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(9),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(9),
      O => \axi_data_V_2_reg_193[9]_i_1_n_3\
    );
\axi_data_V_2_reg_193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[0]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(0),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[10]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(10),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[11]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(11),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[12]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(12),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[13]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(13),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[14]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(14),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[15]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(15),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[16]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(16),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[17]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(17),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[18]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(18),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[19]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(19),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[1]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(1),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[20]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(20),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[21]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(21),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[22]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(22),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[23]_i_2_n_3\,
      Q => axi_data_V_2_reg_193(23),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[2]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(2),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[3]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(3),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[4]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(4),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[5]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(5),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[6]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(6),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[7]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(7),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[8]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(8),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_data_V_2_reg_193[9]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(9),
      R => '0'
    );
\axi_data_V_3_reg_248[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(0),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(0),
      O => \axi_data_V_3_reg_248[0]_i_1_n_3\
    );
\axi_data_V_3_reg_248[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(10),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(10),
      O => \axi_data_V_3_reg_248[10]_i_1_n_3\
    );
\axi_data_V_3_reg_248[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(11),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(11),
      O => \axi_data_V_3_reg_248[11]_i_1_n_3\
    );
\axi_data_V_3_reg_248[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(12),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(12),
      O => \axi_data_V_3_reg_248[12]_i_1_n_3\
    );
\axi_data_V_3_reg_248[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(13),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(13),
      O => \axi_data_V_3_reg_248[13]_i_1_n_3\
    );
\axi_data_V_3_reg_248[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(14),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(14),
      O => \axi_data_V_3_reg_248[14]_i_1_n_3\
    );
\axi_data_V_3_reg_248[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(15),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(15),
      O => \axi_data_V_3_reg_248[15]_i_1_n_3\
    );
\axi_data_V_3_reg_248[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(16),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(16),
      O => \axi_data_V_3_reg_248[16]_i_1_n_3\
    );
\axi_data_V_3_reg_248[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(17),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(17),
      O => \axi_data_V_3_reg_248[17]_i_1_n_3\
    );
\axi_data_V_3_reg_248[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(18),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(18),
      O => \axi_data_V_3_reg_248[18]_i_1_n_3\
    );
\axi_data_V_3_reg_248[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(19),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(19),
      O => \axi_data_V_3_reg_248[19]_i_1_n_3\
    );
\axi_data_V_3_reg_248[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(1),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(1),
      O => \axi_data_V_3_reg_248[1]_i_1_n_3\
    );
\axi_data_V_3_reg_248[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(20),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(20),
      O => \axi_data_V_3_reg_248[20]_i_1_n_3\
    );
\axi_data_V_3_reg_248[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(21),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(21),
      O => \axi_data_V_3_reg_248[21]_i_1_n_3\
    );
\axi_data_V_3_reg_248[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(22),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(22),
      O => \axi_data_V_3_reg_248[22]_i_1_n_3\
    );
\axi_data_V_3_reg_248[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(23),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(23),
      O => \axi_data_V_3_reg_248[23]_i_2_n_3\
    );
\axi_data_V_3_reg_248[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(2),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(2),
      O => \axi_data_V_3_reg_248[2]_i_1_n_3\
    );
\axi_data_V_3_reg_248[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(3),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(3),
      O => \axi_data_V_3_reg_248[3]_i_1_n_3\
    );
\axi_data_V_3_reg_248[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(4),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(4),
      O => \axi_data_V_3_reg_248[4]_i_1_n_3\
    );
\axi_data_V_3_reg_248[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(5),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(5),
      O => \axi_data_V_3_reg_248[5]_i_1_n_3\
    );
\axi_data_V_3_reg_248[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(6),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(6),
      O => \axi_data_V_3_reg_248[6]_i_1_n_3\
    );
\axi_data_V_3_reg_248[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(7),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(7),
      O => \axi_data_V_3_reg_248[7]_i_1_n_3\
    );
\axi_data_V_3_reg_248[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(8),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(8),
      O => \axi_data_V_3_reg_248[8]_i_1_n_3\
    );
\axi_data_V_3_reg_248[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(9),
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(9),
      O => \axi_data_V_3_reg_248[9]_i_1_n_3\
    );
\axi_data_V_3_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[0]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(0),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[10]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(10),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[11]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(11),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[12]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(12),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[13]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(13),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[14]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(14),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[15]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(15),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[16]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(16),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[17]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(17),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[18]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(18),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[19]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(19),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[1]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(1),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[20]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(20),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[21]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(21),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[22]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(22),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[23]_i_2_n_3\,
      Q => axi_data_V_3_reg_248(23),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[2]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(2),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[3]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(3),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[4]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(4),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[5]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(5),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[6]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(6),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[7]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(7),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[8]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(8),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_248[9]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(9),
      R => '0'
    );
\axi_data_V_5_ph_reg_307[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(0),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(0),
      O => p_1_in(0)
    );
\axi_data_V_5_ph_reg_307[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(10),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(10),
      O => p_1_in(10)
    );
\axi_data_V_5_ph_reg_307[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(11),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(11),
      O => p_1_in(11)
    );
\axi_data_V_5_ph_reg_307[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(12),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(12),
      O => p_1_in(12)
    );
\axi_data_V_5_ph_reg_307[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(13),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(13),
      O => p_1_in(13)
    );
\axi_data_V_5_ph_reg_307[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(14),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(14),
      O => p_1_in(14)
    );
\axi_data_V_5_ph_reg_307[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(15),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(15),
      O => p_1_in(15)
    );
\axi_data_V_5_ph_reg_307[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(16),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(16),
      O => p_1_in(16)
    );
\axi_data_V_5_ph_reg_307[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(17),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(17),
      O => p_1_in(17)
    );
\axi_data_V_5_ph_reg_307[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(18),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(18),
      O => p_1_in(18)
    );
\axi_data_V_5_ph_reg_307[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(19),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(19),
      O => p_1_in(19)
    );
\axi_data_V_5_ph_reg_307[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(1),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(1),
      O => p_1_in(1)
    );
\axi_data_V_5_ph_reg_307[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(20),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(20),
      O => p_1_in(20)
    );
\axi_data_V_5_ph_reg_307[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(21),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(21),
      O => p_1_in(21)
    );
\axi_data_V_5_ph_reg_307[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(22),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(22),
      O => p_1_in(22)
    );
\axi_data_V_5_ph_reg_307[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      O => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\
    );
\axi_data_V_5_ph_reg_307[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(23),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(23),
      O => p_1_in(23)
    );
\axi_data_V_5_ph_reg_307[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(2),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(2),
      O => p_1_in(2)
    );
\axi_data_V_5_ph_reg_307[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(3),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(3),
      O => p_1_in(3)
    );
\axi_data_V_5_ph_reg_307[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(4),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(4),
      O => p_1_in(4)
    );
\axi_data_V_5_ph_reg_307[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(5),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(5),
      O => p_1_in(5)
    );
\axi_data_V_5_ph_reg_307[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(6),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(6),
      O => p_1_in(6)
    );
\axi_data_V_5_ph_reg_307[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(7),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(7),
      O => p_1_in(7)
    );
\axi_data_V_5_ph_reg_307[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(8),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(8),
      O => p_1_in(8)
    );
\axi_data_V_5_ph_reg_307[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(9),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(9),
      O => p_1_in(9)
    );
\axi_data_V_5_ph_reg_307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(0),
      Q => axi_data_V_5_ph_reg_307(0),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(10),
      Q => axi_data_V_5_ph_reg_307(10),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(11),
      Q => axi_data_V_5_ph_reg_307(11),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(12),
      Q => axi_data_V_5_ph_reg_307(12),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(13),
      Q => axi_data_V_5_ph_reg_307(13),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(14),
      Q => axi_data_V_5_ph_reg_307(14),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(15),
      Q => axi_data_V_5_ph_reg_307(15),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(16),
      Q => axi_data_V_5_ph_reg_307(16),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(17),
      Q => axi_data_V_5_ph_reg_307(17),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(18),
      Q => axi_data_V_5_ph_reg_307(18),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(19),
      Q => axi_data_V_5_ph_reg_307(19),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(1),
      Q => axi_data_V_5_ph_reg_307(1),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(20),
      Q => axi_data_V_5_ph_reg_307(20),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(21),
      Q => axi_data_V_5_ph_reg_307(21),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(22),
      Q => axi_data_V_5_ph_reg_307(22),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(23),
      Q => axi_data_V_5_ph_reg_307(23),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(2),
      Q => axi_data_V_5_ph_reg_307(2),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(3),
      Q => axi_data_V_5_ph_reg_307(3),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(4),
      Q => axi_data_V_5_ph_reg_307(4),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(5),
      Q => axi_data_V_5_ph_reg_307(5),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(6),
      Q => axi_data_V_5_ph_reg_307(6),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(7),
      Q => axi_data_V_5_ph_reg_307(7),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(8),
      Q => axi_data_V_5_ph_reg_307(8),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(9),
      Q => axi_data_V_5_ph_reg_307(9),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_68,
      Q => axi_data_V_5_reg_344(0),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_58,
      Q => axi_data_V_5_reg_344(10),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_57,
      Q => axi_data_V_5_reg_344(11),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_56,
      Q => axi_data_V_5_reg_344(12),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_55,
      Q => axi_data_V_5_reg_344(13),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_54,
      Q => axi_data_V_5_reg_344(14),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_53,
      Q => axi_data_V_5_reg_344(15),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_52,
      Q => axi_data_V_5_reg_344(16),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_51,
      Q => axi_data_V_5_reg_344(17),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_50,
      Q => axi_data_V_5_reg_344(18),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_49,
      Q => axi_data_V_5_reg_344(19),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_67,
      Q => axi_data_V_5_reg_344(1),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_48,
      Q => axi_data_V_5_reg_344(20),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_47,
      Q => axi_data_V_5_reg_344(21),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_46,
      Q => axi_data_V_5_reg_344(22),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_45,
      Q => axi_data_V_5_reg_344(23),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_66,
      Q => axi_data_V_5_reg_344(2),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_65,
      Q => axi_data_V_5_reg_344(3),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_64,
      Q => axi_data_V_5_reg_344(4),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_63,
      Q => axi_data_V_5_reg_344(5),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_62,
      Q => axi_data_V_5_reg_344(6),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_61,
      Q => axi_data_V_5_reg_344(7),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_60,
      Q => axi_data_V_5_reg_344(8),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_59,
      Q => axi_data_V_5_reg_344(9),
      R => '0'
    );
\axi_data_V_reg_159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(0),
      Q => axi_data_V_reg_159(0),
      R => '0'
    );
\axi_data_V_reg_159_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(10),
      Q => axi_data_V_reg_159(10),
      R => '0'
    );
\axi_data_V_reg_159_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(11),
      Q => axi_data_V_reg_159(11),
      R => '0'
    );
\axi_data_V_reg_159_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(12),
      Q => axi_data_V_reg_159(12),
      R => '0'
    );
\axi_data_V_reg_159_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(13),
      Q => axi_data_V_reg_159(13),
      R => '0'
    );
\axi_data_V_reg_159_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(14),
      Q => axi_data_V_reg_159(14),
      R => '0'
    );
\axi_data_V_reg_159_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(15),
      Q => axi_data_V_reg_159(15),
      R => '0'
    );
\axi_data_V_reg_159_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(16),
      Q => axi_data_V_reg_159(16),
      R => '0'
    );
\axi_data_V_reg_159_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(17),
      Q => axi_data_V_reg_159(17),
      R => '0'
    );
\axi_data_V_reg_159_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(18),
      Q => axi_data_V_reg_159(18),
      R => '0'
    );
\axi_data_V_reg_159_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(19),
      Q => axi_data_V_reg_159(19),
      R => '0'
    );
\axi_data_V_reg_159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(1),
      Q => axi_data_V_reg_159(1),
      R => '0'
    );
\axi_data_V_reg_159_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(20),
      Q => axi_data_V_reg_159(20),
      R => '0'
    );
\axi_data_V_reg_159_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(21),
      Q => axi_data_V_reg_159(21),
      R => '0'
    );
\axi_data_V_reg_159_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(22),
      Q => axi_data_V_reg_159(22),
      R => '0'
    );
\axi_data_V_reg_159_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(23),
      Q => axi_data_V_reg_159(23),
      R => '0'
    );
\axi_data_V_reg_159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(2),
      Q => axi_data_V_reg_159(2),
      R => '0'
    );
\axi_data_V_reg_159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(3),
      Q => axi_data_V_reg_159(3),
      R => '0'
    );
\axi_data_V_reg_159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(4),
      Q => axi_data_V_reg_159(4),
      R => '0'
    );
\axi_data_V_reg_159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(5),
      Q => axi_data_V_reg_159(5),
      R => '0'
    );
\axi_data_V_reg_159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(6),
      Q => axi_data_V_reg_159(6),
      R => '0'
    );
\axi_data_V_reg_159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(7),
      Q => axi_data_V_reg_159(7),
      R => '0'
    );
\axi_data_V_reg_159_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(8),
      Q => axi_data_V_reg_159(8),
      R => '0'
    );
\axi_data_V_reg_159_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TDATA_int_regslice(9),
      Q => axi_data_V_reg_159(9),
      R => '0'
    );
\axi_last_V_2_reg_204[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_last_V_5_reg_332,
      I1 => ap_CS_fsm_state9,
      I2 => axi_last_V_reg_147,
      O => \axi_last_V_2_reg_204[0]_i_1_n_3\
    );
\axi_last_V_2_reg_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      D => \axi_last_V_2_reg_204[0]_i_1_n_3\,
      Q => axi_last_V_2_reg_204,
      R => '0'
    );
\axi_last_V_3_reg_259[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_last_V_2_reg_204,
      I1 => cmp743_i_reg_468,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \axi_last_V_8_reg_269_reg_n_3_[0]\,
      O => \axi_last_V_3_reg_259[0]_i_1_n_3\
    );
\axi_last_V_3_reg_259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_last_V_3_reg_259[0]_i_1_n_3\,
      Q => axi_last_V_3_reg_259,
      R => '0'
    );
\axi_last_V_5_ph_reg_295[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => last_reg_226,
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_last_V_2_reg_204,
      O => \axi_last_V_5_ph_reg_295[0]_i_1_n_3\
    );
\axi_last_V_5_ph_reg_295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => \axi_last_V_5_ph_reg_295[0]_i_1_n_3\,
      Q => axi_last_V_5_ph_reg_295,
      R => '0'
    );
\axi_last_V_5_reg_332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      Q => axi_last_V_5_reg_332,
      R => '0'
    );
\axi_last_V_8_reg_269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_5,
      Q => \axi_last_V_8_reg_269_reg_n_3_[0]\,
      R => '0'
    );
\axi_last_V_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm120_out,
      D => stream_in_TLAST_int_regslice,
      Q => axi_last_V_reg_147,
      R => '0'
    );
\cmp743_i_reg_468[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cmp743_i_fu_386_p2,
      I1 => ap_CS_fsm_state3,
      I2 => cmp743_i_reg_468,
      O => \cmp743_i_reg_468[0]_i_1_n_3\
    );
\cmp743_i_reg_468[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(24),
      I1 => cols_reg_445(25),
      O => \cmp743_i_reg_468[0]_i_11_n_3\
    );
\cmp743_i_reg_468[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(22),
      I1 => cols_reg_445(23),
      O => \cmp743_i_reg_468[0]_i_12_n_3\
    );
\cmp743_i_reg_468[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(20),
      I1 => cols_reg_445(21),
      O => \cmp743_i_reg_468[0]_i_13_n_3\
    );
\cmp743_i_reg_468[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(18),
      I1 => cols_reg_445(19),
      O => \cmp743_i_reg_468[0]_i_14_n_3\
    );
\cmp743_i_reg_468[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(25),
      I1 => cols_reg_445(24),
      O => \cmp743_i_reg_468[0]_i_15_n_3\
    );
\cmp743_i_reg_468[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(23),
      I1 => cols_reg_445(22),
      O => \cmp743_i_reg_468[0]_i_16_n_3\
    );
\cmp743_i_reg_468[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(21),
      I1 => cols_reg_445(20),
      O => \cmp743_i_reg_468[0]_i_17_n_3\
    );
\cmp743_i_reg_468[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(19),
      I1 => cols_reg_445(18),
      O => \cmp743_i_reg_468[0]_i_18_n_3\
    );
\cmp743_i_reg_468[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(16),
      I1 => cols_reg_445(17),
      O => \cmp743_i_reg_468[0]_i_20_n_3\
    );
\cmp743_i_reg_468[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(14),
      I1 => cols_reg_445(15),
      O => \cmp743_i_reg_468[0]_i_21_n_3\
    );
\cmp743_i_reg_468[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(12),
      I1 => cols_reg_445(13),
      O => \cmp743_i_reg_468[0]_i_22_n_3\
    );
\cmp743_i_reg_468[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(10),
      I1 => cols_reg_445(11),
      O => \cmp743_i_reg_468[0]_i_23_n_3\
    );
\cmp743_i_reg_468[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(17),
      I1 => cols_reg_445(16),
      O => \cmp743_i_reg_468[0]_i_24_n_3\
    );
\cmp743_i_reg_468[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(15),
      I1 => cols_reg_445(14),
      O => \cmp743_i_reg_468[0]_i_25_n_3\
    );
\cmp743_i_reg_468[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(13),
      I1 => cols_reg_445(12),
      O => \cmp743_i_reg_468[0]_i_26_n_3\
    );
\cmp743_i_reg_468[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(11),
      I1 => cols_reg_445(10),
      O => \cmp743_i_reg_468[0]_i_27_n_3\
    );
\cmp743_i_reg_468[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(1),
      I1 => cols_reg_445(0),
      O => \cmp743_i_reg_468[0]_i_28_n_3\
    );
\cmp743_i_reg_468[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(8),
      I1 => cols_reg_445(9),
      O => \cmp743_i_reg_468[0]_i_29_n_3\
    );
\cmp743_i_reg_468[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(6),
      I1 => cols_reg_445(7),
      O => \cmp743_i_reg_468[0]_i_30_n_3\
    );
\cmp743_i_reg_468[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(4),
      I1 => cols_reg_445(5),
      O => \cmp743_i_reg_468[0]_i_31_n_3\
    );
\cmp743_i_reg_468[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(2),
      I1 => cols_reg_445(3),
      O => \cmp743_i_reg_468[0]_i_32_n_3\
    );
\cmp743_i_reg_468[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(9),
      I1 => cols_reg_445(8),
      O => \cmp743_i_reg_468[0]_i_33_n_3\
    );
\cmp743_i_reg_468[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(7),
      I1 => cols_reg_445(6),
      O => \cmp743_i_reg_468[0]_i_34_n_3\
    );
\cmp743_i_reg_468[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(5),
      I1 => cols_reg_445(4),
      O => \cmp743_i_reg_468[0]_i_35_n_3\
    );
\cmp743_i_reg_468[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(3),
      I1 => cols_reg_445(2),
      O => \cmp743_i_reg_468[0]_i_36_n_3\
    );
\cmp743_i_reg_468[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cols_reg_445(30),
      I1 => cols_reg_445(31),
      O => \cmp743_i_reg_468[0]_i_4_n_3\
    );
\cmp743_i_reg_468[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(28),
      I1 => cols_reg_445(29),
      O => \cmp743_i_reg_468[0]_i_5_n_3\
    );
\cmp743_i_reg_468[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(26),
      I1 => cols_reg_445(27),
      O => \cmp743_i_reg_468[0]_i_6_n_3\
    );
\cmp743_i_reg_468[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(31),
      I1 => cols_reg_445(30),
      O => \cmp743_i_reg_468[0]_i_7_n_3\
    );
\cmp743_i_reg_468[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(29),
      I1 => cols_reg_445(28),
      O => \cmp743_i_reg_468[0]_i_8_n_3\
    );
\cmp743_i_reg_468[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(27),
      I1 => cols_reg_445(26),
      O => \cmp743_i_reg_468[0]_i_9_n_3\
    );
\cmp743_i_reg_468_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp743_i_reg_468[0]_i_1_n_3\,
      Q => cmp743_i_reg_468,
      R => '0'
    );
\cmp743_i_reg_468_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp743_i_reg_468_reg[0]_i_19_n_3\,
      CO(3) => \cmp743_i_reg_468_reg[0]_i_10_n_3\,
      CO(2) => \cmp743_i_reg_468_reg[0]_i_10_n_4\,
      CO(1) => \cmp743_i_reg_468_reg[0]_i_10_n_5\,
      CO(0) => \cmp743_i_reg_468_reg[0]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \cmp743_i_reg_468[0]_i_20_n_3\,
      DI(2) => \cmp743_i_reg_468[0]_i_21_n_3\,
      DI(1) => \cmp743_i_reg_468[0]_i_22_n_3\,
      DI(0) => \cmp743_i_reg_468[0]_i_23_n_3\,
      O(3 downto 0) => \NLW_cmp743_i_reg_468_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp743_i_reg_468[0]_i_24_n_3\,
      S(2) => \cmp743_i_reg_468[0]_i_25_n_3\,
      S(1) => \cmp743_i_reg_468[0]_i_26_n_3\,
      S(0) => \cmp743_i_reg_468[0]_i_27_n_3\
    );
\cmp743_i_reg_468_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp743_i_reg_468_reg[0]_i_19_n_3\,
      CO(2) => \cmp743_i_reg_468_reg[0]_i_19_n_4\,
      CO(1) => \cmp743_i_reg_468_reg[0]_i_19_n_5\,
      CO(0) => \cmp743_i_reg_468_reg[0]_i_19_n_6\,
      CYINIT => \cmp743_i_reg_468[0]_i_28_n_3\,
      DI(3) => \cmp743_i_reg_468[0]_i_29_n_3\,
      DI(2) => \cmp743_i_reg_468[0]_i_30_n_3\,
      DI(1) => \cmp743_i_reg_468[0]_i_31_n_3\,
      DI(0) => \cmp743_i_reg_468[0]_i_32_n_3\,
      O(3 downto 0) => \NLW_cmp743_i_reg_468_reg[0]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp743_i_reg_468[0]_i_33_n_3\,
      S(2) => \cmp743_i_reg_468[0]_i_34_n_3\,
      S(1) => \cmp743_i_reg_468[0]_i_35_n_3\,
      S(0) => \cmp743_i_reg_468[0]_i_36_n_3\
    );
\cmp743_i_reg_468_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp743_i_reg_468_reg[0]_i_3_n_3\,
      CO(3) => \NLW_cmp743_i_reg_468_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => cmp743_i_fu_386_p2,
      CO(1) => \cmp743_i_reg_468_reg[0]_i_2_n_5\,
      CO(0) => \cmp743_i_reg_468_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \cmp743_i_reg_468[0]_i_4_n_3\,
      DI(1) => \cmp743_i_reg_468[0]_i_5_n_3\,
      DI(0) => \cmp743_i_reg_468[0]_i_6_n_3\,
      O(3 downto 0) => \NLW_cmp743_i_reg_468_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cmp743_i_reg_468[0]_i_7_n_3\,
      S(1) => \cmp743_i_reg_468[0]_i_8_n_3\,
      S(0) => \cmp743_i_reg_468[0]_i_9_n_3\
    );
\cmp743_i_reg_468_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp743_i_reg_468_reg[0]_i_10_n_3\,
      CO(3) => \cmp743_i_reg_468_reg[0]_i_3_n_3\,
      CO(2) => \cmp743_i_reg_468_reg[0]_i_3_n_4\,
      CO(1) => \cmp743_i_reg_468_reg[0]_i_3_n_5\,
      CO(0) => \cmp743_i_reg_468_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => \cmp743_i_reg_468[0]_i_11_n_3\,
      DI(2) => \cmp743_i_reg_468[0]_i_12_n_3\,
      DI(1) => \cmp743_i_reg_468[0]_i_13_n_3\,
      DI(0) => \cmp743_i_reg_468[0]_i_14_n_3\,
      O(3 downto 0) => \NLW_cmp743_i_reg_468_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp743_i_reg_468[0]_i_15_n_3\,
      S(2) => \cmp743_i_reg_468[0]_i_16_n_3\,
      S(1) => \cmp743_i_reg_468[0]_i_17_n_3\,
      S(0) => \cmp743_i_reg_468[0]_i_18_n_3\
    );
\cols_reg_445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => cols_reg_445(0),
      R => '0'
    );
\cols_reg_445_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => cols_reg_445(10),
      R => '0'
    );
\cols_reg_445_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(11),
      Q => cols_reg_445(11),
      R => '0'
    );
\cols_reg_445_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(12),
      Q => cols_reg_445(12),
      R => '0'
    );
\cols_reg_445_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(13),
      Q => cols_reg_445(13),
      R => '0'
    );
\cols_reg_445_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(14),
      Q => cols_reg_445(14),
      R => '0'
    );
\cols_reg_445_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(15),
      Q => cols_reg_445(15),
      R => '0'
    );
\cols_reg_445_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(16),
      Q => cols_reg_445(16),
      R => '0'
    );
\cols_reg_445_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(17),
      Q => cols_reg_445(17),
      R => '0'
    );
\cols_reg_445_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(18),
      Q => cols_reg_445(18),
      R => '0'
    );
\cols_reg_445_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(19),
      Q => cols_reg_445(19),
      R => '0'
    );
\cols_reg_445_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => cols_reg_445(1),
      R => '0'
    );
\cols_reg_445_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(20),
      Q => cols_reg_445(20),
      R => '0'
    );
\cols_reg_445_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(21),
      Q => cols_reg_445(21),
      R => '0'
    );
\cols_reg_445_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(22),
      Q => cols_reg_445(22),
      R => '0'
    );
\cols_reg_445_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(23),
      Q => cols_reg_445(23),
      R => '0'
    );
\cols_reg_445_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(24),
      Q => cols_reg_445(24),
      R => '0'
    );
\cols_reg_445_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(25),
      Q => cols_reg_445(25),
      R => '0'
    );
\cols_reg_445_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(26),
      Q => cols_reg_445(26),
      R => '0'
    );
\cols_reg_445_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(27),
      Q => cols_reg_445(27),
      R => '0'
    );
\cols_reg_445_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(28),
      Q => cols_reg_445(28),
      R => '0'
    );
\cols_reg_445_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(29),
      Q => cols_reg_445(29),
      R => '0'
    );
\cols_reg_445_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => cols_reg_445(2),
      R => '0'
    );
\cols_reg_445_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(30),
      Q => cols_reg_445(30),
      R => '0'
    );
\cols_reg_445_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(31),
      Q => cols_reg_445(31),
      R => '0'
    );
\cols_reg_445_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => cols_reg_445(3),
      R => '0'
    );
\cols_reg_445_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => cols_reg_445(4),
      R => '0'
    );
\cols_reg_445_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => cols_reg_445(5),
      R => '0'
    );
\cols_reg_445_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => cols_reg_445(6),
      R => '0'
    );
\cols_reg_445_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => cols_reg_445(7),
      R => '0'
    );
\cols_reg_445_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => cols_reg_445(8),
      R => '0'
    );
\cols_reg_445_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => cols_reg_445(9),
      R => '0'
    );
\i_2_reg_472[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[0]\,
      O => i_2_fu_396_p2(0)
    );
\i_2_reg_472[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[9]\,
      I1 => \i_reg_182_reg_n_3_[6]\,
      I2 => \i_2_reg_472[10]_i_2_n_3\,
      I3 => \i_reg_182_reg_n_3_[7]\,
      I4 => \i_reg_182_reg_n_3_[8]\,
      I5 => \i_reg_182_reg_n_3_[10]\,
      O => i_2_fu_396_p2(10)
    );
\i_2_reg_472[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[5]\,
      I1 => \i_reg_182_reg_n_3_[2]\,
      I2 => \i_reg_182_reg_n_3_[1]\,
      I3 => \i_reg_182_reg_n_3_[0]\,
      I4 => \i_reg_182_reg_n_3_[3]\,
      I5 => \i_reg_182_reg_n_3_[4]\,
      O => \i_2_reg_472[10]_i_2_n_3\
    );
\i_2_reg_472[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[0]\,
      I1 => \i_reg_182_reg_n_3_[1]\,
      O => i_2_fu_396_p2(1)
    );
\i_2_reg_472[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[0]\,
      I1 => \i_reg_182_reg_n_3_[1]\,
      I2 => \i_reg_182_reg_n_3_[2]\,
      O => i_2_fu_396_p2(2)
    );
\i_2_reg_472[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[2]\,
      I1 => \i_reg_182_reg_n_3_[1]\,
      I2 => \i_reg_182_reg_n_3_[0]\,
      I3 => \i_reg_182_reg_n_3_[3]\,
      O => i_2_fu_396_p2(3)
    );
\i_2_reg_472[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[3]\,
      I1 => \i_reg_182_reg_n_3_[0]\,
      I2 => \i_reg_182_reg_n_3_[1]\,
      I3 => \i_reg_182_reg_n_3_[2]\,
      I4 => \i_reg_182_reg_n_3_[4]\,
      O => i_2_fu_396_p2(4)
    );
\i_2_reg_472[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[2]\,
      I1 => \i_reg_182_reg_n_3_[1]\,
      I2 => \i_reg_182_reg_n_3_[0]\,
      I3 => \i_reg_182_reg_n_3_[3]\,
      I4 => \i_reg_182_reg_n_3_[4]\,
      I5 => \i_reg_182_reg_n_3_[5]\,
      O => i_2_fu_396_p2(5)
    );
\i_2_reg_472[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[4]\,
      I1 => \i_reg_182_reg_n_3_[3]\,
      I2 => \i_2_reg_472[6]_i_2_n_3\,
      I3 => \i_reg_182_reg_n_3_[2]\,
      I4 => \i_reg_182_reg_n_3_[5]\,
      I5 => \i_reg_182_reg_n_3_[6]\,
      O => i_2_fu_396_p2(6)
    );
\i_2_reg_472[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[1]\,
      I1 => \i_reg_182_reg_n_3_[0]\,
      O => \i_2_reg_472[6]_i_2_n_3\
    );
\i_2_reg_472[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_2_reg_472[10]_i_2_n_3\,
      I1 => \i_reg_182_reg_n_3_[6]\,
      I2 => \i_reg_182_reg_n_3_[7]\,
      O => i_2_fu_396_p2(7)
    );
\i_2_reg_472[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[6]\,
      I1 => \i_2_reg_472[10]_i_2_n_3\,
      I2 => \i_reg_182_reg_n_3_[7]\,
      I3 => \i_reg_182_reg_n_3_[8]\,
      O => i_2_fu_396_p2(8)
    );
\i_2_reg_472[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[8]\,
      I1 => \i_reg_182_reg_n_3_[7]\,
      I2 => \i_2_reg_472[10]_i_2_n_3\,
      I3 => \i_reg_182_reg_n_3_[6]\,
      I4 => \i_reg_182_reg_n_3_[9]\,
      O => i_2_fu_396_p2(9)
    );
\i_2_reg_472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(0),
      Q => i_2_reg_472(0),
      R => '0'
    );
\i_2_reg_472_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(10),
      Q => i_2_reg_472(10),
      R => '0'
    );
\i_2_reg_472_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(1),
      Q => i_2_reg_472(1),
      R => '0'
    );
\i_2_reg_472_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(2),
      Q => i_2_reg_472(2),
      R => '0'
    );
\i_2_reg_472_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(3),
      Q => i_2_reg_472(3),
      R => '0'
    );
\i_2_reg_472_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(4),
      Q => i_2_reg_472(4),
      R => '0'
    );
\i_2_reg_472_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(5),
      Q => i_2_reg_472(5),
      R => '0'
    );
\i_2_reg_472_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(6),
      Q => i_2_reg_472(6),
      R => '0'
    );
\i_2_reg_472_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(7),
      Q => i_2_reg_472(7),
      R => '0'
    );
\i_2_reg_472_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(8),
      Q => i_2_reg_472(8),
      R => '0'
    );
\i_2_reg_472_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(9),
      Q => i_2_reg_472(9),
      R => '0'
    );
\i_reg_182[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state9,
      O => i_reg_182
    );
\i_reg_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(0),
      Q => \i_reg_182_reg_n_3_[0]\,
      R => i_reg_182
    );
\i_reg_182_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(10),
      Q => \i_reg_182_reg_n_3_[10]\,
      R => i_reg_182
    );
\i_reg_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(1),
      Q => \i_reg_182_reg_n_3_[1]\,
      R => i_reg_182
    );
\i_reg_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(2),
      Q => \i_reg_182_reg_n_3_[2]\,
      R => i_reg_182
    );
\i_reg_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(3),
      Q => \i_reg_182_reg_n_3_[3]\,
      R => i_reg_182
    );
\i_reg_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(4),
      Q => \i_reg_182_reg_n_3_[4]\,
      R => i_reg_182
    );
\i_reg_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(5),
      Q => \i_reg_182_reg_n_3_[5]\,
      R => i_reg_182
    );
\i_reg_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(6),
      Q => \i_reg_182_reg_n_3_[6]\,
      R => i_reg_182
    );
\i_reg_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(7),
      Q => \i_reg_182_reg_n_3_[7]\,
      R => i_reg_182
    );
\i_reg_182_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(8),
      Q => \i_reg_182_reg_n_3_[8]\,
      R => i_reg_182
    );
\i_reg_182_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(9),
      Q => \i_reg_182_reg_n_3_[9]\,
      R => i_reg_182
    );
\icmp_ln132_reg_491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_94,
      Q => \icmp_ln132_reg_491_reg_n_3_[0]\,
      R => '0'
    );
internal_full_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      I1 => \^co\(0),
      I2 => \^q\(1),
      O => internal_empty_n_reg
    );
internal_full_n_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_3,
      I1 => \icmp_ln132_reg_491_reg_n_3_[0]\,
      I2 => img_in_data_full_n,
      O => internal_full_n_i_5_n_3
    );
\j_reg_215[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_215_reg(0),
      O => j_2_fu_414_p2(0)
    );
\j_reg_215[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => \^q\(1),
      I2 => \^co\(0),
      O => ap_NS_fsm116_out
    );
\j_reg_215[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => j_reg_215_reg(9),
      I1 => j_reg_215_reg(6),
      I2 => \j_reg_215[10]_i_4_n_3\,
      I3 => j_reg_215_reg(7),
      I4 => j_reg_215_reg(8),
      I5 => j_reg_215_reg(10),
      O => j_2_fu_414_p2(10)
    );
\j_reg_215[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => j_reg_215_reg(5),
      I1 => j_reg_215_reg(2),
      I2 => j_reg_215_reg(1),
      I3 => j_reg_215_reg(0),
      I4 => j_reg_215_reg(3),
      I5 => j_reg_215_reg(4),
      O => \j_reg_215[10]_i_4_n_3\
    );
\j_reg_215[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg_215_reg(0),
      I1 => j_reg_215_reg(1),
      O => j_2_fu_414_p2(1)
    );
\j_reg_215[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_reg_215_reg(0),
      I1 => j_reg_215_reg(1),
      I2 => j_reg_215_reg(2),
      O => j_2_fu_414_p2(2)
    );
\j_reg_215[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_reg_215_reg(2),
      I1 => j_reg_215_reg(1),
      I2 => j_reg_215_reg(0),
      I3 => j_reg_215_reg(3),
      O => j_2_fu_414_p2(3)
    );
\j_reg_215[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_reg_215_reg(3),
      I1 => j_reg_215_reg(0),
      I2 => j_reg_215_reg(1),
      I3 => j_reg_215_reg(2),
      I4 => j_reg_215_reg(4),
      O => j_2_fu_414_p2(4)
    );
\j_reg_215[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_reg_215_reg(2),
      I1 => j_reg_215_reg(1),
      I2 => j_reg_215_reg(0),
      I3 => j_reg_215_reg(3),
      I4 => j_reg_215_reg(4),
      I5 => j_reg_215_reg(5),
      O => j_2_fu_414_p2(5)
    );
\j_reg_215[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \j_reg_215[10]_i_4_n_3\,
      I1 => j_reg_215_reg(6),
      O => j_2_fu_414_p2(6)
    );
\j_reg_215[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \j_reg_215[10]_i_4_n_3\,
      I1 => j_reg_215_reg(6),
      I2 => j_reg_215_reg(7),
      O => j_2_fu_414_p2(7)
    );
\j_reg_215[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => j_reg_215_reg(6),
      I1 => \j_reg_215[10]_i_4_n_3\,
      I2 => j_reg_215_reg(7),
      I3 => j_reg_215_reg(8),
      O => j_2_fu_414_p2(8)
    );
\j_reg_215[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => j_reg_215_reg(8),
      I1 => j_reg_215_reg(7),
      I2 => \j_reg_215[10]_i_4_n_3\,
      I3 => j_reg_215_reg(6),
      I4 => j_reg_215_reg(9),
      O => j_2_fu_414_p2(9)
    );
\j_reg_215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2150,
      D => j_2_fu_414_p2(0),
      Q => j_reg_215_reg(0),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2150,
      D => j_2_fu_414_p2(10),
      Q => j_reg_215_reg(10),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2150,
      D => j_2_fu_414_p2(1),
      Q => j_reg_215_reg(1),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2150,
      D => j_2_fu_414_p2(2),
      Q => j_reg_215_reg(2),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2150,
      D => j_2_fu_414_p2(3),
      Q => j_reg_215_reg(3),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2150,
      D => j_2_fu_414_p2(4),
      Q => j_reg_215_reg(4),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2150,
      D => j_2_fu_414_p2(5),
      Q => j_reg_215_reg(5),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2150,
      D => j_2_fu_414_p2(6),
      Q => j_reg_215_reg(6),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2150,
      D => j_2_fu_414_p2(7),
      Q => j_reg_215_reg(7),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2150,
      D => j_2_fu_414_p2(8),
      Q => j_reg_215_reg(8),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2150,
      D => j_2_fu_414_p2(9),
      Q => j_reg_215_reg(9),
      R => ap_NS_fsm116_out
    );
\last_1_ph_reg_319[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C80BF80BF80BF80"
    )
        port map (
      I0 => last_reg_226,
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => \last_1_ph_reg_319_reg_n_3_[0]\,
      I4 => \^q\(1),
      I5 => \^co\(0),
      O => \last_1_ph_reg_319[0]_i_1_n_3\
    );
\last_1_ph_reg_319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \last_1_ph_reg_319[0]_i_1_n_3\,
      Q => \last_1_ph_reg_319_reg_n_3_[0]\,
      R => '0'
    );
\last_1_reg_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_8,
      Q => \last_1_reg_356_reg_n_3_[0]\,
      R => '0'
    );
\last_reg_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_95,
      Q => last_reg_226,
      R => '0'
    );
\p_Val2_s_reg_282[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BBB8"
    )
        port map (
      I0 => \axi_last_V_8_reg_269_reg_n_3_[0]\,
      I1 => ap_phi_mux_start_3_phi_fu_241_p41,
      I2 => last_reg_226,
      I3 => start_3_reg_238,
      I4 => ap_condition_pp1_exit_iter0_state5,
      O => axi_last_V_8_reg_2691
    );
\p_Val2_s_reg_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_34,
      Q => \^p_val2_s_reg_282_reg[23]_0\(0),
      R => '0'
    );
\p_Val2_s_reg_282_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_24,
      Q => \^p_val2_s_reg_282_reg[23]_0\(10),
      R => '0'
    );
\p_Val2_s_reg_282_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_23,
      Q => \^p_val2_s_reg_282_reg[23]_0\(11),
      R => '0'
    );
\p_Val2_s_reg_282_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_22,
      Q => \^p_val2_s_reg_282_reg[23]_0\(12),
      R => '0'
    );
\p_Val2_s_reg_282_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      Q => \^p_val2_s_reg_282_reg[23]_0\(13),
      R => '0'
    );
\p_Val2_s_reg_282_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      Q => \^p_val2_s_reg_282_reg[23]_0\(14),
      R => '0'
    );
\p_Val2_s_reg_282_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      Q => \^p_val2_s_reg_282_reg[23]_0\(15),
      R => '0'
    );
\p_Val2_s_reg_282_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      Q => \^p_val2_s_reg_282_reg[23]_0\(16),
      R => '0'
    );
\p_Val2_s_reg_282_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      Q => \^p_val2_s_reg_282_reg[23]_0\(17),
      R => '0'
    );
\p_Val2_s_reg_282_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      Q => \^p_val2_s_reg_282_reg[23]_0\(18),
      R => '0'
    );
\p_Val2_s_reg_282_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      Q => \^p_val2_s_reg_282_reg[23]_0\(19),
      R => '0'
    );
\p_Val2_s_reg_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_33,
      Q => \^p_val2_s_reg_282_reg[23]_0\(1),
      R => '0'
    );
\p_Val2_s_reg_282_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      Q => \^p_val2_s_reg_282_reg[23]_0\(20),
      R => '0'
    );
\p_Val2_s_reg_282_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      Q => \^p_val2_s_reg_282_reg[23]_0\(21),
      R => '0'
    );
\p_Val2_s_reg_282_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      Q => \^p_val2_s_reg_282_reg[23]_0\(22),
      R => '0'
    );
\p_Val2_s_reg_282_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      Q => \^p_val2_s_reg_282_reg[23]_0\(23),
      R => '0'
    );
\p_Val2_s_reg_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_32,
      Q => \^p_val2_s_reg_282_reg[23]_0\(2),
      R => '0'
    );
\p_Val2_s_reg_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_31,
      Q => \^p_val2_s_reg_282_reg[23]_0\(3),
      R => '0'
    );
\p_Val2_s_reg_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_30,
      Q => \^p_val2_s_reg_282_reg[23]_0\(4),
      R => '0'
    );
\p_Val2_s_reg_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_29,
      Q => \^p_val2_s_reg_282_reg[23]_0\(5),
      R => '0'
    );
\p_Val2_s_reg_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_28,
      Q => \^p_val2_s_reg_282_reg[23]_0\(6),
      R => '0'
    );
\p_Val2_s_reg_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_27,
      Q => \^p_val2_s_reg_282_reg[23]_0\(7),
      R => '0'
    );
\p_Val2_s_reg_282_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_26,
      Q => \^p_val2_s_reg_282_reg[23]_0\(8),
      R => '0'
    );
\p_Val2_s_reg_282_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_25,
      Q => \^p_val2_s_reg_282_reg[23]_0\(9),
      R => '0'
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both_15
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => stream_in_TDATA_int_regslice(23 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_0 => B_V_data_1_sel_0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_AXI_video_strm_V_last_V_U_n_3,
      B_V_data_1_sel_rd_reg_1 => regslice_both_AXI_video_strm_V_user_V_U_n_3,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_96,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_97,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      CO(0) => ap_condition_pp1_exit_iter0_state5,
      D(23) => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      D(22) => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      D(21) => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      D(20) => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      D(19) => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      D(18) => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      D(17) => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      D(16) => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      D(15) => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D(14) => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      D(13) => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      D(12) => regslice_both_AXI_video_strm_V_data_V_U_n_22,
      D(11) => regslice_both_AXI_video_strm_V_data_V_U_n_23,
      D(10) => regslice_both_AXI_video_strm_V_data_V_U_n_24,
      D(9) => regslice_both_AXI_video_strm_V_data_V_U_n_25,
      D(8) => regslice_both_AXI_video_strm_V_data_V_U_n_26,
      D(7) => regslice_both_AXI_video_strm_V_data_V_U_n_27,
      D(6) => regslice_both_AXI_video_strm_V_data_V_U_n_28,
      D(5) => regslice_both_AXI_video_strm_V_data_V_U_n_29,
      D(4) => regslice_both_AXI_video_strm_V_data_V_U_n_30,
      D(3) => regslice_both_AXI_video_strm_V_data_V_U_n_31,
      D(2) => regslice_both_AXI_video_strm_V_data_V_U_n_32,
      D(1) => regslice_both_AXI_video_strm_V_data_V_U_n_33,
      D(0) => regslice_both_AXI_video_strm_V_data_V_U_n_34,
      E(0) => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      Q(4) => ap_CS_fsm_state8,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_pp1_stage0,
      Q(1) => \^q\(1),
      Q(0) => ap_CS_fsm_state2,
      SR(0) => ap_NS_fsm116_out,
      \ap_CS_fsm_reg[1]\ => regslice_both_AXI_video_strm_V_data_V_U_n_35,
      \ap_CS_fsm_reg[4]\(0) => axi_last_V_8_reg_2697_out,
      \ap_CS_fsm_reg[4]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_37,
      \ap_CS_fsm_reg[4]_1\ => \ap_CS_fsm_reg[4]_0\,
      \ap_CS_fsm_reg[4]_2\ => \ap_CS_fsm[4]_i_3_n_3\,
      \ap_CS_fsm_reg[5]\(0) => \^co\(0),
      \ap_CS_fsm_reg[5]_i_17_0\(10 downto 0) => j_reg_215_reg(10 downto 0),
      \ap_CS_fsm_reg[5]_i_2_0\(31 downto 0) => cols_reg_445(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      ap_enable_reg_pp1_iter0_reg_0(0) => j_reg_2150,
      ap_enable_reg_pp1_iter0_reg_1 => ap_enable_reg_pp1_iter0_reg_0,
      ap_enable_reg_pp1_iter0_reg_2 => \^icmp_ln132_reg_491_reg[0]_0\,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg_0,
      ap_enable_reg_pp1_iter1_reg_0 => ap_enable_reg_pp1_iter1_reg_n_3,
      ap_phi_mux_start_3_phi_fu_241_p41 => ap_phi_mux_start_3_phi_fu_241_p41,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      ap_rst_n_1 => regslice_both_AXI_video_strm_V_data_V_U_n_41,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_V_5_reg_344_reg[0]\ => \last_1_reg_356_reg_n_3_[0]\,
      \axi_data_V_5_reg_344_reg[23]\(23 downto 0) => axi_data_V_5_ph_reg_307(23 downto 0),
      axi_last_V_8_reg_2691 => axi_last_V_8_reg_2691,
      \axi_last_V_8_reg_269_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_36,
      \axi_last_V_8_reg_269_reg[0]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_95,
      cmp743_i_reg_468 => cmp743_i_reg_468,
      \cmp743_i_reg_468_reg[0]\(1 downto 0) => ap_NS_fsm(5 downto 4),
      \cmp743_i_reg_468_reg[0]_0\(23) => regslice_both_AXI_video_strm_V_data_V_U_n_45,
      \cmp743_i_reg_468_reg[0]_0\(22) => regslice_both_AXI_video_strm_V_data_V_U_n_46,
      \cmp743_i_reg_468_reg[0]_0\(21) => regslice_both_AXI_video_strm_V_data_V_U_n_47,
      \cmp743_i_reg_468_reg[0]_0\(20) => regslice_both_AXI_video_strm_V_data_V_U_n_48,
      \cmp743_i_reg_468_reg[0]_0\(19) => regslice_both_AXI_video_strm_V_data_V_U_n_49,
      \cmp743_i_reg_468_reg[0]_0\(18) => regslice_both_AXI_video_strm_V_data_V_U_n_50,
      \cmp743_i_reg_468_reg[0]_0\(17) => regslice_both_AXI_video_strm_V_data_V_U_n_51,
      \cmp743_i_reg_468_reg[0]_0\(16) => regslice_both_AXI_video_strm_V_data_V_U_n_52,
      \cmp743_i_reg_468_reg[0]_0\(15) => regslice_both_AXI_video_strm_V_data_V_U_n_53,
      \cmp743_i_reg_468_reg[0]_0\(14) => regslice_both_AXI_video_strm_V_data_V_U_n_54,
      \cmp743_i_reg_468_reg[0]_0\(13) => regslice_both_AXI_video_strm_V_data_V_U_n_55,
      \cmp743_i_reg_468_reg[0]_0\(12) => regslice_both_AXI_video_strm_V_data_V_U_n_56,
      \cmp743_i_reg_468_reg[0]_0\(11) => regslice_both_AXI_video_strm_V_data_V_U_n_57,
      \cmp743_i_reg_468_reg[0]_0\(10) => regslice_both_AXI_video_strm_V_data_V_U_n_58,
      \cmp743_i_reg_468_reg[0]_0\(9) => regslice_both_AXI_video_strm_V_data_V_U_n_59,
      \cmp743_i_reg_468_reg[0]_0\(8) => regslice_both_AXI_video_strm_V_data_V_U_n_60,
      \cmp743_i_reg_468_reg[0]_0\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_61,
      \cmp743_i_reg_468_reg[0]_0\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_62,
      \cmp743_i_reg_468_reg[0]_0\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_63,
      \cmp743_i_reg_468_reg[0]_0\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_64,
      \cmp743_i_reg_468_reg[0]_0\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_65,
      \cmp743_i_reg_468_reg[0]_0\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_66,
      \cmp743_i_reg_468_reg[0]_0\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_67,
      \cmp743_i_reg_468_reg[0]_0\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_68,
      \icmp_ln132_reg_491_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_94,
      \icmp_ln132_reg_491_reg[0]_0\ => \icmp_ln132_reg_491_reg_n_3_[0]\,
      img_in_data_full_n => img_in_data_full_n,
      \internal_full_n_i_3__1\ => internal_full_n_i_5_n_3,
      \last_1_reg_356_reg[0]\(0) => last_1_reg_356,
      last_reg_226 => last_reg_226,
      \last_reg_226_reg[0]\ => \axi_last_V_8_reg_269_reg_n_3_[0]\,
      \p_Val2_s_reg_282_reg[23]\(23 downto 0) => axi_data_V_3_reg_248(23 downto 0),
      start_1_fu_90 => start_1_fu_90,
      \start_1_fu_90_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      start_3_reg_238 => start_3_reg_238,
      start_reg_171 => start_reg_171,
      \start_reg_171_reg[0]\(0) => ap_NS_fsm120_out,
      stream_in_TDATA(23 downto 0) => stream_in_TDATA(23 downto 0),
      stream_in_TVALID => stream_in_TVALID
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_16\
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_96,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_AXI_video_strm_V_last_V_U_n_3,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_37,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_35,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      \B_V_data_1_state_reg[1]_2\ => regslice_both_AXI_video_strm_V_data_V_U_n_36,
      Q(0) => ap_CS_fsm_state7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_3_reg_259 => axi_last_V_3_reg_259,
      \axi_last_V_3_reg_259_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_5,
      axi_last_V_5_ph_reg_295 => axi_last_V_5_ph_reg_295,
      \axi_last_V_5_ph_reg_295_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      axi_last_V_8_reg_2691 => axi_last_V_8_reg_2691,
      cmp743_i_reg_468 => cmp743_i_reg_468,
      \last_1_ph_reg_319_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_8,
      \last_1_reg_356_reg[0]\ => \last_1_ph_reg_319_reg_n_3_[0]\,
      last_reg_226 => last_reg_226,
      stream_in_TLAST(0) => stream_in_TLAST(0),
      stream_in_TLAST_int_regslice => stream_in_TLAST_int_regslice,
      stream_in_TVALID => stream_in_TVALID
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_17\
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      B_V_data_1_sel => B_V_data_1_sel_0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_97,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_AXI_video_strm_V_user_V_U_n_3,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_37,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_35,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      \B_V_data_1_state_reg[1]_2\ => regslice_both_AXI_video_strm_V_data_V_U_n_36,
      E(0) => ap_NS_fsm120_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      start_reg_171 => start_reg_171,
      \start_reg_171_reg[0]\ => regslice_both_AXI_video_strm_V_user_V_U_n_5,
      stream_in_TUSER(0) => stream_in_TUSER(0),
      stream_in_TVALID => stream_in_TVALID
    );
\rows_reg_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(0),
      Q => rows_reg_440(0),
      R => '0'
    );
\rows_reg_440_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(10),
      Q => rows_reg_440(10),
      R => '0'
    );
\rows_reg_440_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(11),
      Q => rows_reg_440(11),
      R => '0'
    );
\rows_reg_440_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(12),
      Q => rows_reg_440(12),
      R => '0'
    );
\rows_reg_440_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(13),
      Q => rows_reg_440(13),
      R => '0'
    );
\rows_reg_440_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(14),
      Q => rows_reg_440(14),
      R => '0'
    );
\rows_reg_440_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(15),
      Q => rows_reg_440(15),
      R => '0'
    );
\rows_reg_440_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(16),
      Q => rows_reg_440(16),
      R => '0'
    );
\rows_reg_440_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(17),
      Q => rows_reg_440(17),
      R => '0'
    );
\rows_reg_440_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(18),
      Q => rows_reg_440(18),
      R => '0'
    );
\rows_reg_440_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(19),
      Q => rows_reg_440(19),
      R => '0'
    );
\rows_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(1),
      Q => rows_reg_440(1),
      R => '0'
    );
\rows_reg_440_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(20),
      Q => rows_reg_440(20),
      R => '0'
    );
\rows_reg_440_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(21),
      Q => rows_reg_440(21),
      R => '0'
    );
\rows_reg_440_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(22),
      Q => rows_reg_440(22),
      R => '0'
    );
\rows_reg_440_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(23),
      Q => rows_reg_440(23),
      R => '0'
    );
\rows_reg_440_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(24),
      Q => rows_reg_440(24),
      R => '0'
    );
\rows_reg_440_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(25),
      Q => rows_reg_440(25),
      R => '0'
    );
\rows_reg_440_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(26),
      Q => rows_reg_440(26),
      R => '0'
    );
\rows_reg_440_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(27),
      Q => rows_reg_440(27),
      R => '0'
    );
\rows_reg_440_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(28),
      Q => rows_reg_440(28),
      R => '0'
    );
\rows_reg_440_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(29),
      Q => rows_reg_440(29),
      R => '0'
    );
\rows_reg_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(2),
      Q => rows_reg_440(2),
      R => '0'
    );
\rows_reg_440_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(30),
      Q => rows_reg_440(30),
      R => '0'
    );
\rows_reg_440_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(31),
      Q => rows_reg_440(31),
      R => '0'
    );
\rows_reg_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(3),
      Q => rows_reg_440(3),
      R => '0'
    );
\rows_reg_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(4),
      Q => rows_reg_440(4),
      R => '0'
    );
\rows_reg_440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(5),
      Q => rows_reg_440(5),
      R => '0'
    );
\rows_reg_440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(6),
      Q => rows_reg_440(6),
      R => '0'
    );
\rows_reg_440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(7),
      Q => rows_reg_440(7),
      R => '0'
    );
\rows_reg_440_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(8),
      Q => rows_reg_440(8),
      R => '0'
    );
\rows_reg_440_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(9),
      Q => rows_reg_440(9),
      R => '0'
    );
\start_1_fu_90[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => start_1_fu_90,
      I1 => ap_CS_fsm_state7,
      I2 => cmp743_i_reg_468,
      I3 => ap_CS_fsm_state3,
      O => \start_1_fu_90[0]_i_1_n_3\
    );
\start_1_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \start_1_fu_90[0]_i_1_n_3\,
      Q => start_1_fu_90,
      R => '0'
    );
\start_3_reg_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      Q => start_3_reg_238,
      R => '0'
    );
\start_reg_171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_user_V_U_n_5,
      Q => start_reg_171,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_control_s_axi is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernel_shift_reg[1]_0\ : out STD_LOGIC;
    \int_kernel_shift_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg : out STD_LOGIC;
    \int_rows_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_cols_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_control_WREADY : out STD_LOGIC;
    int_kernel_ce1 : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernel_shift_reg[1]_1\ : in STD_LOGIC;
    \int_kernel_shift_reg[0]_1\ : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n : in STD_LOGIC;
    start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n : in STD_LOGIC;
    i_1_reg_2560 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \kernel_2_2_7_fu_100_reg[0]\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[0]_0\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[0]_1\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[1]\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[1]_0\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[2]\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[2]_0\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[3]\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[3]_0\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[4]\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[4]_0\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[5]\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[5]_0\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[6]\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[6]_0\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[7]\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[7]_0\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[0]_2\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[0]_3\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[1]_1\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[1]_2\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[2]_1\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[2]_2\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[3]_1\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[3]_2\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[4]_1\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[4]_2\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[5]_1\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[5]_2\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[6]_1\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[6]_2\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[7]_1\ : in STD_LOGIC;
    \kernel_2_2_7_fu_100_reg[7]_2\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    \rdata_reg[3]_0\ : in STD_LOGIC;
    \rdata_reg[4]_0\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \rdata_reg[5]_0\ : in STD_LOGIC;
    \rdata_reg[6]_0\ : in STD_LOGIC;
    \rdata_reg[7]_1\ : in STD_LOGIC;
    \rdata_reg[8]_0\ : in STD_LOGIC;
    \rdata_reg[9]_0\ : in STD_LOGIC;
    \rdata_reg[10]_0\ : in STD_LOGIC;
    \rdata_reg[11]_0\ : in STD_LOGIC;
    \rdata_reg[12]_0\ : in STD_LOGIC;
    \rdata_reg[13]_0\ : in STD_LOGIC;
    \rdata_reg[14]_0\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[16]_0\ : in STD_LOGIC;
    \rdata_reg[17]_0\ : in STD_LOGIC;
    \rdata_reg[18]_0\ : in STD_LOGIC;
    \rdata_reg[19]_0\ : in STD_LOGIC;
    \rdata_reg[20]_0\ : in STD_LOGIC;
    \rdata_reg[21]_0\ : in STD_LOGIC;
    \rdata_reg[22]_0\ : in STD_LOGIC;
    \rdata_reg[23]_0\ : in STD_LOGIC;
    \rdata_reg[24]_0\ : in STD_LOGIC;
    \rdata_reg[25]_0\ : in STD_LOGIC;
    \rdata_reg[26]_0\ : in STD_LOGIC;
    \rdata_reg[27]_0\ : in STD_LOGIC;
    \rdata_reg[28]_0\ : in STD_LOGIC;
    \rdata_reg[29]_0\ : in STD_LOGIC;
    \rdata_reg[30]_0\ : in STD_LOGIC;
    \rdata_reg[31]_0\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_control_s_axi : entity is "erode_accel_control_s_axi";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_control_s_axi;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_control_s_axi is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_3 : STD_LOGIC;
  signal int_ap_done_i_2_n_3 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_3 : STD_LOGIC;
  signal int_auto_restart_i_1_n_3 : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_3\ : STD_LOGIC;
  signal \^int_cols_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_gie_i_1_n_3 : STD_LOGIC;
  signal int_gie_i_2_n_3 : STD_LOGIC;
  signal int_gie_reg_n_3 : STD_LOGIC;
  signal int_ier9_out : STD_LOGIC;
  signal \int_ier[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[1]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[1]\ : STD_LOGIC;
  signal int_kernel_n_67 : STD_LOGIC;
  signal int_kernel_n_68 : STD_LOGIC;
  signal int_kernel_n_69 : STD_LOGIC;
  signal int_kernel_n_70 : STD_LOGIC;
  signal int_kernel_n_71 : STD_LOGIC;
  signal int_kernel_n_72 : STD_LOGIC;
  signal int_kernel_n_73 : STD_LOGIC;
  signal int_kernel_n_74 : STD_LOGIC;
  signal int_kernel_n_75 : STD_LOGIC;
  signal int_kernel_n_76 : STD_LOGIC;
  signal int_kernel_n_77 : STD_LOGIC;
  signal int_kernel_n_78 : STD_LOGIC;
  signal int_kernel_n_79 : STD_LOGIC;
  signal int_kernel_n_80 : STD_LOGIC;
  signal int_kernel_n_81 : STD_LOGIC;
  signal int_kernel_n_82 : STD_LOGIC;
  signal int_kernel_n_83 : STD_LOGIC;
  signal int_kernel_n_84 : STD_LOGIC;
  signal int_kernel_n_85 : STD_LOGIC;
  signal int_kernel_n_86 : STD_LOGIC;
  signal int_kernel_n_87 : STD_LOGIC;
  signal int_kernel_n_88 : STD_LOGIC;
  signal int_kernel_n_89 : STD_LOGIC;
  signal int_kernel_n_90 : STD_LOGIC;
  signal int_kernel_n_91 : STD_LOGIC;
  signal int_kernel_n_92 : STD_LOGIC;
  signal int_kernel_n_93 : STD_LOGIC;
  signal int_kernel_n_94 : STD_LOGIC;
  signal int_kernel_n_95 : STD_LOGIC;
  signal int_kernel_n_96 : STD_LOGIC;
  signal int_kernel_n_97 : STD_LOGIC;
  signal int_kernel_n_98 : STD_LOGIC;
  signal int_kernel_read : STD_LOGIC;
  signal int_kernel_read0 : STD_LOGIC;
  signal \^int_kernel_shift_reg[0]_0\ : STD_LOGIC;
  signal \^int_kernel_shift_reg[1]_0\ : STD_LOGIC;
  signal int_kernel_write_i_1_n_3 : STD_LOGIC;
  signal int_kernel_write_reg_n_3 : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_rows[31]_i_3_n_3\ : STD_LOGIC;
  signal \^int_rows_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \kernel_2_2_fu_72[0]_i_2_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[0]_i_3_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[1]_i_2_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[1]_i_3_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[2]_i_2_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[2]_i_3_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[3]_i_2_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[3]_i_3_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[4]_i_2_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[4]_i_3_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[5]_i_2_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[5]_i_3_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[6]_i_2_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[6]_i_3_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[7]_i_3_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72[7]_i_4_n_3\ : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal \rdata[0]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_3\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_3\ : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[6]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_3\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rdata[31]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rdata[31]_i_5\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rdata[7]_i_7\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of s_axi_control_ARREADY_INST_0 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of s_axi_control_AWREADY_INST_0 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of s_axi_control_BVALID_INST_0 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of s_axi_control_RVALID_INST_0 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair59";
begin
  DOBDO(31 downto 0) <= \^dobdo\(31 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  \int_cols_reg[31]_0\(31 downto 0) <= \^int_cols_reg[31]_0\(31 downto 0);
  \int_kernel_shift_reg[0]_0\ <= \^int_kernel_shift_reg[0]_0\;
  \int_kernel_shift_reg[1]_0\ <= \^int_kernel_shift_reg[1]_0\;
  \int_rows_reg[31]_0\(31 downto 0) <= \^int_rows_reg[31]_0\(31 downto 0);
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A222A222A0000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_start\,
      I2 => ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg,
      I3 => erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready,
      I4 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      I5 => shiftReg_ce,
      O => ap_rst_n_1
    );
ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222022202220AAA0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_start\,
      I2 => ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg,
      I3 => erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready,
      I4 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      I5 => shiftReg_ce,
      O => ap_rst_n_0
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFF0000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => ar_hs,
      I3 => int_ap_done_i_2_n_3,
      I4 => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
      I5 => data0(1),
      O => int_ap_done_i_1_n_3
    );
int_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(6),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(3),
      O => int_ap_done_i_2_n_3
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_3,
      Q => data0(1),
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D00000"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg,
      I2 => Q(0),
      I3 => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      I4 => int_ap_idle_reg_0(0),
      O => int_ap_start_reg_0
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_ready,
      Q => data0(3),
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start3_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_3
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \int_rows[31]_i_3_n_3\,
      I4 => s_axi_control_WSTRB(0),
      I5 => \waddr_reg_n_3_[3]\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_3,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => int_ap_start1,
      I2 => data0(7),
      O => int_auto_restart_i_1_n_3
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rows[31]_i_3_n_3\,
      I3 => \waddr_reg_n_3_[2]\,
      I4 => \waddr_reg_n_3_[4]\,
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_3,
      Q => data0(7),
      R => \^ap_rst_n_inv\
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \int_rows[31]_i_3_n_3\,
      I2 => \waddr_reg_n_3_[4]\,
      I3 => \waddr_reg_n_3_[2]\,
      O => \int_cols[31]_i_1_n_3\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(31),
      O => int_cols0(31)
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(0),
      Q => \^int_cols_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(10),
      Q => \^int_cols_reg[31]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(11),
      Q => \^int_cols_reg[31]_0\(11),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(12),
      Q => \^int_cols_reg[31]_0\(12),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(13),
      Q => \^int_cols_reg[31]_0\(13),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(14),
      Q => \^int_cols_reg[31]_0\(14),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(15),
      Q => \^int_cols_reg[31]_0\(15),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(16),
      Q => \^int_cols_reg[31]_0\(16),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(17),
      Q => \^int_cols_reg[31]_0\(17),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(18),
      Q => \^int_cols_reg[31]_0\(18),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(19),
      Q => \^int_cols_reg[31]_0\(19),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(1),
      Q => \^int_cols_reg[31]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(20),
      Q => \^int_cols_reg[31]_0\(20),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(21),
      Q => \^int_cols_reg[31]_0\(21),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(22),
      Q => \^int_cols_reg[31]_0\(22),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(23),
      Q => \^int_cols_reg[31]_0\(23),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(24),
      Q => \^int_cols_reg[31]_0\(24),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(25),
      Q => \^int_cols_reg[31]_0\(25),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(26),
      Q => \^int_cols_reg[31]_0\(26),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(27),
      Q => \^int_cols_reg[31]_0\(27),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(28),
      Q => \^int_cols_reg[31]_0\(28),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(29),
      Q => \^int_cols_reg[31]_0\(29),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(2),
      Q => \^int_cols_reg[31]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(30),
      Q => \^int_cols_reg[31]_0\(30),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(31),
      Q => \^int_cols_reg[31]_0\(31),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(3),
      Q => \^int_cols_reg[31]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(4),
      Q => \^int_cols_reg[31]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(5),
      Q => \^int_cols_reg[31]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(6),
      Q => \^int_cols_reg[31]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(7),
      Q => \^int_cols_reg[31]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(8),
      Q => \^int_cols_reg[31]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(9),
      Q => \^int_cols_reg[31]_0\(9),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_3_[3]\,
      I2 => s_axi_control_WSTRB(0),
      I3 => int_gie_i_2_n_3,
      I4 => int_gie_reg_n_3,
      O => int_gie_i_1_n_3
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_3_[4]\,
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \int_rows[31]_i_3_n_3\,
      O => int_gie_i_2_n_3
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_3,
      Q => int_gie_reg_n_3,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_ier9_out,
      I2 => \int_ier_reg_n_3_[0]\,
      O => \int_ier[0]_i_1_n_3\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_ier9_out,
      I2 => \int_ier_reg_n_3_[1]\,
      O => \int_ier[1]_i_1_n_3\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \int_rows[31]_i_3_n_3\,
      I3 => \waddr_reg_n_3_[2]\,
      I4 => \waddr_reg_n_3_[4]\,
      O => int_ier9_out
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_3\,
      Q => \int_ier_reg_n_3_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_3\,
      Q => \int_ier_reg_n_3_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F7778888F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_3_[0]\,
      I3 => i_1_reg_2560,
      I4 => CO(0),
      I5 => \int_isr_reg_n_3_[0]\,
      O => \int_isr[0]_i_1_n_3\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \int_rows[31]_i_3_n_3\,
      I3 => \waddr_reg_n_3_[2]\,
      I4 => \waddr_reg_n_3_[4]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_3_[1]\,
      I3 => ap_sync_ready,
      I4 => \int_isr_reg_n_3_[1]\,
      O => \int_isr[1]_i_1_n_3\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[1]\,
      R => \^ap_rst_n_inv\
    );
int_kernel: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_control_s_axi_ram
     port map (
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      D(31) => int_kernel_n_67,
      D(30) => int_kernel_n_68,
      D(29) => int_kernel_n_69,
      D(28) => int_kernel_n_70,
      D(27) => int_kernel_n_71,
      D(26) => int_kernel_n_72,
      D(25) => int_kernel_n_73,
      D(24) => int_kernel_n_74,
      D(23) => int_kernel_n_75,
      D(22) => int_kernel_n_76,
      D(21) => int_kernel_n_77,
      D(20) => int_kernel_n_78,
      D(19) => int_kernel_n_79,
      D(18) => int_kernel_n_80,
      D(17) => int_kernel_n_81,
      D(16) => int_kernel_n_82,
      D(15) => int_kernel_n_83,
      D(14) => int_kernel_n_84,
      D(13) => int_kernel_n_85,
      D(12) => int_kernel_n_86,
      D(11) => int_kernel_n_87,
      D(10) => int_kernel_n_88,
      D(9) => int_kernel_n_89,
      D(8) => int_kernel_n_90,
      D(7) => int_kernel_n_91,
      D(6) => int_kernel_n_92,
      D(5) => int_kernel_n_93,
      D(4) => int_kernel_n_94,
      D(3) => int_kernel_n_95,
      D(2) => int_kernel_n_96,
      D(1) => int_kernel_n_97,
      D(0) => int_kernel_n_98,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => \^dobdo\(31 downto 0),
      Q(1) => \waddr_reg_n_3_[3]\,
      Q(0) => \waddr_reg_n_3_[2]\,
      ap_clk => ap_clk,
      ar_hs => ar_hs,
      \gen_write[1].mem_reg_0\ => int_kernel_write_reg_n_3,
      \rdata_reg[0]\ => \rdata[0]_i_2_n_3\,
      \rdata_reg[0]_0\ => \rdata[7]_i_3_n_3\,
      \rdata_reg[0]_1\ => \rdata_reg[0]_0\,
      \rdata_reg[10]\ => \rdata_reg[10]_0\,
      \rdata_reg[11]\ => \rdata_reg[11]_0\,
      \rdata_reg[12]\ => \rdata_reg[12]_0\,
      \rdata_reg[13]\ => \rdata_reg[13]_0\,
      \rdata_reg[14]\ => \rdata_reg[14]_0\,
      \rdata_reg[15]\ => \rdata_reg[15]_0\,
      \rdata_reg[16]\ => \rdata_reg[16]_0\,
      \rdata_reg[17]\ => \rdata_reg[17]_0\,
      \rdata_reg[18]\ => \rdata_reg[18]_0\,
      \rdata_reg[19]\ => \rdata_reg[19]_0\,
      \rdata_reg[1]\ => \rdata[1]_i_2_n_3\,
      \rdata_reg[1]_0\ => \rdata_reg[1]_0\,
      \rdata_reg[20]\ => \rdata_reg[20]_0\,
      \rdata_reg[21]\ => \rdata_reg[21]_0\,
      \rdata_reg[22]\ => \rdata_reg[22]_0\,
      \rdata_reg[23]\ => \rdata_reg[23]_0\,
      \rdata_reg[24]\ => \rdata_reg[24]_0\,
      \rdata_reg[25]\ => \rdata_reg[25]_0\,
      \rdata_reg[26]\ => \rdata_reg[26]_0\,
      \rdata_reg[27]\ => \rdata_reg[27]_0\,
      \rdata_reg[28]\ => \rdata_reg[28]_0\,
      \rdata_reg[29]\ => \rdata_reg[29]_0\,
      \rdata_reg[2]\ => \rdata[2]_i_2_n_3\,
      \rdata_reg[2]_0\ => \rdata_reg[2]_0\,
      \rdata_reg[30]\ => \rdata_reg[30]_0\,
      \rdata_reg[31]\(26 downto 3) => \^int_rows_reg[31]_0\(31 downto 8),
      \rdata_reg[31]\(2 downto 0) => \^int_rows_reg[31]_0\(6 downto 4),
      \rdata_reg[31]_0\(26 downto 3) => \^int_cols_reg[31]_0\(31 downto 8),
      \rdata_reg[31]_0\(2 downto 0) => \^int_cols_reg[31]_0\(6 downto 4),
      \rdata_reg[31]_1\ => \rdata_reg[31]_0\,
      \rdata_reg[3]\ => \rdata[3]_i_2_n_3\,
      \rdata_reg[3]_0\ => \rdata_reg[3]_0\,
      \rdata_reg[4]\ => \rdata[31]_i_4_n_3\,
      \rdata_reg[4]_0\ => \rdata[31]_i_5_n_3\,
      \rdata_reg[4]_1\ => \rdata_reg[4]_0\,
      \rdata_reg[5]\ => \rdata_reg[5]_0\,
      \rdata_reg[6]\ => \rdata_reg[6]_0\,
      \rdata_reg[7]\ => \rdata_reg[7]_0\,
      \rdata_reg[7]_0\ => \rdata[7]_i_2_n_3\,
      \rdata_reg[7]_1\ => \rdata_reg[7]_1\,
      \rdata_reg[8]\ => \rdata_reg[8]_0\,
      \rdata_reg[9]\ => \rdata_reg[9]_0\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_control_ARADDR(1 downto 0) => s_axi_control_ARADDR(3 downto 2),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_kernel_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(6),
      I2 => s_axi_control_ARADDR(5),
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => int_kernel_read0
    );
int_kernel_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_kernel_read0,
      Q => int_kernel_read,
      R => \^ap_rst_n_inv\
    );
\int_kernel_shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_kernel_shift_reg[0]_1\,
      Q => \^int_kernel_shift_reg[0]_0\,
      R => '0'
    );
\int_kernel_shift_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_kernel_shift_reg[1]_1\,
      Q => \^int_kernel_shift_reg[1]_0\,
      R => '0'
    );
int_kernel_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => s_axi_control_AWADDR(5),
      I1 => s_axi_control_AWADDR(4),
      I2 => s_axi_control_AWADDR(6),
      I3 => aw_hs,
      I4 => p_16_in,
      I5 => int_kernel_write_reg_n_3,
      O => int_kernel_write_i_1_n_3
    );
int_kernel_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8A0000"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => rstate(1),
      I2 => s_axi_control_ARVALID,
      I3 => rstate(0),
      I4 => wstate(0),
      I5 => wstate(1),
      O => p_16_in
    );
int_kernel_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_kernel_write_i_1_n_3,
      Q => int_kernel_write_reg_n_3,
      R => \^ap_rst_n_inv\
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \int_rows[31]_i_3_n_3\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[3]\,
      O => \int_rows[31]_i_1_n_3\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(31),
      O => int_rows0(31)
    );
\int_rows[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \waddr_reg_n_3_[5]\,
      I1 => \waddr_reg_n_3_[6]\,
      I2 => \waddr_reg_n_3_[0]\,
      I3 => \waddr_reg_n_3_[1]\,
      I4 => p_16_in,
      O => \int_rows[31]_i_3_n_3\
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(0),
      Q => \^int_rows_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(10),
      Q => \^int_rows_reg[31]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(11),
      Q => \^int_rows_reg[31]_0\(11),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(12),
      Q => \^int_rows_reg[31]_0\(12),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(13),
      Q => \^int_rows_reg[31]_0\(13),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(14),
      Q => \^int_rows_reg[31]_0\(14),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(15),
      Q => \^int_rows_reg[31]_0\(15),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(16),
      Q => \^int_rows_reg[31]_0\(16),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(17),
      Q => \^int_rows_reg[31]_0\(17),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(18),
      Q => \^int_rows_reg[31]_0\(18),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(19),
      Q => \^int_rows_reg[31]_0\(19),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(1),
      Q => \^int_rows_reg[31]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(20),
      Q => \^int_rows_reg[31]_0\(20),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(21),
      Q => \^int_rows_reg[31]_0\(21),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(22),
      Q => \^int_rows_reg[31]_0\(22),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(23),
      Q => \^int_rows_reg[31]_0\(23),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(24),
      Q => \^int_rows_reg[31]_0\(24),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(25),
      Q => \^int_rows_reg[31]_0\(25),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(26),
      Q => \^int_rows_reg[31]_0\(26),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(27),
      Q => \^int_rows_reg[31]_0\(27),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(28),
      Q => \^int_rows_reg[31]_0\(28),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(29),
      Q => \^int_rows_reg[31]_0\(29),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(2),
      Q => \^int_rows_reg[31]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(30),
      Q => \^int_rows_reg[31]_0\(30),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(31),
      Q => \^int_rows_reg[31]_0\(31),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(3),
      Q => \^int_rows_reg[31]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(4),
      Q => \^int_rows_reg[31]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(5),
      Q => \^int_rows_reg[31]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(6),
      Q => \^int_rows_reg[31]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(7),
      Q => \^int_rows_reg[31]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(8),
      Q => \^int_rows_reg[31]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(9),
      Q => \^int_rows_reg[31]_0\(9),
      R => \^ap_rst_n_inv\
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_3_[0]\,
      I1 => \int_isr_reg_n_3_[1]\,
      I2 => int_gie_reg_n_3,
      O => interrupt
    );
\kernel_2_2_fu_72[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(16),
      I1 => \kernel_2_2_7_fu_100_reg[0]\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(0),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[0]_1\,
      O => \kernel_2_2_fu_72[0]_i_2_n_3\
    );
\kernel_2_2_fu_72[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(24),
      I1 => \kernel_2_2_7_fu_100_reg[0]_2\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(8),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[0]_3\,
      O => \kernel_2_2_fu_72[0]_i_3_n_3\
    );
\kernel_2_2_fu_72[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(17),
      I1 => \kernel_2_2_7_fu_100_reg[1]\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(1),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[1]_0\,
      O => \kernel_2_2_fu_72[1]_i_2_n_3\
    );
\kernel_2_2_fu_72[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(25),
      I1 => \kernel_2_2_7_fu_100_reg[1]_1\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(9),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[1]_2\,
      O => \kernel_2_2_fu_72[1]_i_3_n_3\
    );
\kernel_2_2_fu_72[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(18),
      I1 => \kernel_2_2_7_fu_100_reg[2]\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(2),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[2]_0\,
      O => \kernel_2_2_fu_72[2]_i_2_n_3\
    );
\kernel_2_2_fu_72[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(26),
      I1 => \kernel_2_2_7_fu_100_reg[2]_1\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(10),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[2]_2\,
      O => \kernel_2_2_fu_72[2]_i_3_n_3\
    );
\kernel_2_2_fu_72[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(19),
      I1 => \kernel_2_2_7_fu_100_reg[3]\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(3),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[3]_0\,
      O => \kernel_2_2_fu_72[3]_i_2_n_3\
    );
\kernel_2_2_fu_72[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(27),
      I1 => \kernel_2_2_7_fu_100_reg[3]_1\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(11),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[3]_2\,
      O => \kernel_2_2_fu_72[3]_i_3_n_3\
    );
\kernel_2_2_fu_72[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(20),
      I1 => \kernel_2_2_7_fu_100_reg[4]\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(4),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[4]_0\,
      O => \kernel_2_2_fu_72[4]_i_2_n_3\
    );
\kernel_2_2_fu_72[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(28),
      I1 => \kernel_2_2_7_fu_100_reg[4]_1\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(12),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[4]_2\,
      O => \kernel_2_2_fu_72[4]_i_3_n_3\
    );
\kernel_2_2_fu_72[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(21),
      I1 => \kernel_2_2_7_fu_100_reg[5]\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(5),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[5]_0\,
      O => \kernel_2_2_fu_72[5]_i_2_n_3\
    );
\kernel_2_2_fu_72[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(29),
      I1 => \kernel_2_2_7_fu_100_reg[5]_1\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(13),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[5]_2\,
      O => \kernel_2_2_fu_72[5]_i_3_n_3\
    );
\kernel_2_2_fu_72[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(22),
      I1 => \kernel_2_2_7_fu_100_reg[6]\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(6),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[6]_0\,
      O => \kernel_2_2_fu_72[6]_i_2_n_3\
    );
\kernel_2_2_fu_72[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(30),
      I1 => \kernel_2_2_7_fu_100_reg[6]_1\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(14),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[6]_2\,
      O => \kernel_2_2_fu_72[6]_i_3_n_3\
    );
\kernel_2_2_fu_72[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(23),
      I1 => \kernel_2_2_7_fu_100_reg[7]\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(7),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[7]_0\,
      O => \kernel_2_2_fu_72[7]_i_3_n_3\
    );
\kernel_2_2_fu_72[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(31),
      I1 => \kernel_2_2_7_fu_100_reg[7]_1\,
      I2 => \^int_kernel_shift_reg[1]_0\,
      I3 => \^dobdo\(15),
      I4 => \kernel_2_2_7_fu_100_reg[0]_0\,
      I5 => \kernel_2_2_7_fu_100_reg[7]_2\,
      O => \kernel_2_2_fu_72[7]_i_4_n_3\
    );
\kernel_2_2_fu_72_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \kernel_2_2_fu_72[0]_i_2_n_3\,
      I1 => \kernel_2_2_fu_72[0]_i_3_n_3\,
      O => D(0),
      S => \^int_kernel_shift_reg[0]_0\
    );
\kernel_2_2_fu_72_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \kernel_2_2_fu_72[1]_i_2_n_3\,
      I1 => \kernel_2_2_fu_72[1]_i_3_n_3\,
      O => D(1),
      S => \^int_kernel_shift_reg[0]_0\
    );
\kernel_2_2_fu_72_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \kernel_2_2_fu_72[2]_i_2_n_3\,
      I1 => \kernel_2_2_fu_72[2]_i_3_n_3\,
      O => D(2),
      S => \^int_kernel_shift_reg[0]_0\
    );
\kernel_2_2_fu_72_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \kernel_2_2_fu_72[3]_i_2_n_3\,
      I1 => \kernel_2_2_fu_72[3]_i_3_n_3\,
      O => D(3),
      S => \^int_kernel_shift_reg[0]_0\
    );
\kernel_2_2_fu_72_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \kernel_2_2_fu_72[4]_i_2_n_3\,
      I1 => \kernel_2_2_fu_72[4]_i_3_n_3\,
      O => D(4),
      S => \^int_kernel_shift_reg[0]_0\
    );
\kernel_2_2_fu_72_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \kernel_2_2_fu_72[5]_i_2_n_3\,
      I1 => \kernel_2_2_fu_72[5]_i_3_n_3\,
      O => D(5),
      S => \^int_kernel_shift_reg[0]_0\
    );
\kernel_2_2_fu_72_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \kernel_2_2_fu_72[6]_i_2_n_3\,
      I1 => \kernel_2_2_fu_72[6]_i_3_n_3\,
      O => D(6),
      S => \^int_kernel_shift_reg[0]_0\
    );
\kernel_2_2_fu_72_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \kernel_2_2_fu_72[7]_i_3_n_3\,
      I1 => \kernel_2_2_fu_72[7]_i_4_n_3\,
      O => D(7),
      S => \^int_kernel_shift_reg[0]_0\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => start_once_reg,
      I3 => start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n,
      I4 => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n,
      O => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0F0CCAAF0F0"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(0),
      I1 => \^int_cols_reg[31]_0\(0),
      I2 => \rdata[0]_i_4_n_3\,
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[0]_i_2_n_3\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_ier_reg_n_3_[0]\,
      I1 => \int_isr_reg_n_3_[0]\,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^ap_start\,
      I5 => int_gie_reg_n_3,
      O => \rdata[0]_i_4_n_3\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400400"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^int_rows_reg[31]_0\(1),
      I4 => \^int_cols_reg[31]_0\(1),
      I5 => \rdata[1]_i_4_n_3\,
      O => \rdata[1]_i_2_n_3\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400540504000"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \int_isr_reg_n_3_[1]\,
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => \int_ier_reg_n_3_[1]\,
      I5 => data0(1),
      O => \rdata[1]_i_4_n_3\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CA0F0000CA00"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(2),
      I1 => \^int_cols_reg[31]_0\(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(2),
      I5 => data0(2),
      O => \rdata[2]_i_2_n_3\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => rstate(0),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(1),
      I3 => int_kernel_read,
      O => \rdata[31]_i_1_n_3\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \rdata[7]_i_3_n_3\,
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      O => \rdata[31]_i_4_n_3\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rdata[7]_i_3_n_3\,
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      O => \rdata[31]_i_5_n_3\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CA0F0000CA00"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(3),
      I1 => \^int_cols_reg[31]_0\(3),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(2),
      I5 => data0(3),
      O => \rdata[3]_i_2_n_3\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CA0F0000CA00"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(7),
      I1 => \^int_cols_reg[31]_0\(7),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(2),
      I5 => data0(7),
      O => \rdata[7]_i_2_n_3\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(6),
      O => \rdata[7]_i_3_n_3\
    );
\rdata[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => int_kernel_write_reg_n_3,
      I1 => s_axi_control_WVALID,
      I2 => rstate(0),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      O => int_kernel_ce1
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_98,
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_88,
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_87,
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_86,
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_85,
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_84,
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_83,
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_82,
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_81,
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_80,
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_79,
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_97,
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_78,
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_77,
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_76,
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_75,
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_74,
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_73,
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_72,
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_71,
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_70,
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_69,
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_96,
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_68,
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_67,
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_95,
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_94,
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_93,
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_92,
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_91,
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_90,
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_kernel_n_89,
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF8A"
    )
        port map (
      I0 => rstate(0),
      I1 => int_kernel_read,
      I2 => s_axi_control_RREADY,
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      O => \rstate[0]_i_1_n_3\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_3\,
      Q => rstate(0),
      R => \^ap_rst_n_inv\
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => \^ap_rst_n_inv\
    );
s_axi_control_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      O => s_axi_control_ARREADY
    );
s_axi_control_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_control_AWREADY
    );
s_axi_control_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_control_BVALID
    );
s_axi_control_RVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => int_kernel_read,
      I1 => rstate(1),
      I2 => rstate(0),
      O => s_axi_control_RVALID
    );
s_axi_control_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      I2 => rstate(0),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      O => s_axi_control_WREADY
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_control_AWVALID,
      I2 => wstate(0),
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_3_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_3_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_3_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_3_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_3_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_3_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(6),
      Q => \waddr_reg_n_3_[6]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD0"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => s_axi_control_AWVALID,
      I4 => wstate(1),
      O => \wstate[0]_i_1_n_3\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00550C00"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => s_axi_control_WVALID,
      I2 => ar_hs,
      I3 => wstate(0),
      I4 => wstate(1),
      O => \wstate[1]_i_1_n_3\
    );
\wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_3\,
      Q => wstate(0),
      S => \^ap_rst_n_inv\
    );
\wstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_3\,
      Q => wstate(1),
      S => \^ap_rst_n_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S is
  port (
    img_in_data_full_n : out STD_LOGIC;
    img_in_data_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][16]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][17]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][18]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][19]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][20]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][21]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][22]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    icmp_ln878_5_reg_1747 : in STD_LOGIC;
    icmp_ln878_4_reg_1743 : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S : entity is "erode_accel_fifo_w24_d2_S";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S is
  signal \^img_in_data_empty_n\ : STD_LOGIC;
  signal \^img_in_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC;
begin
  img_in_data_empty_n <= \^img_in_data_empty_n\;
  img_in_data_full_n <= \^img_in_data_full_n\;
U_erode_accel_fifo_w24_d2_S_ram: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg_8
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][10]_0\ => \SRL_SIG_reg[0][10]\,
      \SRL_SIG_reg[0][11]_0\ => \SRL_SIG_reg[0][11]\,
      \SRL_SIG_reg[0][12]_0\ => \SRL_SIG_reg[0][12]\,
      \SRL_SIG_reg[0][13]_0\ => \SRL_SIG_reg[0][13]\,
      \SRL_SIG_reg[0][14]_0\ => \SRL_SIG_reg[0][14]\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[0][16]_0\ => \SRL_SIG_reg[0][16]\,
      \SRL_SIG_reg[0][17]_0\ => \SRL_SIG_reg[0][17]\,
      \SRL_SIG_reg[0][18]_0\ => \SRL_SIG_reg[0][18]\,
      \SRL_SIG_reg[0][19]_0\ => \SRL_SIG_reg[0][19]\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][20]_0\ => \SRL_SIG_reg[0][20]\,
      \SRL_SIG_reg[0][21]_0\ => \SRL_SIG_reg[0][21]\,
      \SRL_SIG_reg[0][22]_0\ => \SRL_SIG_reg[0][22]\,
      \SRL_SIG_reg[0][23]_0\ => \SRL_SIG_reg[0][23]\,
      \SRL_SIG_reg[0][23]_1\(23 downto 0) => \SRL_SIG_reg[0][23]_0\(23 downto 0),
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[0][9]_0\ => \SRL_SIG_reg[0][9]\,
      \SRL_SIG_reg[1][0]_0\ => \^img_in_data_full_n\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]\,
      ap_clk => ap_clk,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      icmp_ln878_4_reg_1743 => icmp_ln878_4_reg_1743,
      icmp_ln878_5_reg_1747 => icmp_ln878_5_reg_1747,
      \reg_564_reg[0]\ => \mOutPtr_reg_n_3_[0]\,
      \reg_564_reg[0]_0\ => \mOutPtr_reg_n_3_[1]\,
      shiftReg_addr => shiftReg_addr
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      O => shiftReg_addr
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^img_in_data_empty_n\,
      I3 => erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__1_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_3\,
      Q => \^img_in_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__1_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^img_in_data_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__1_n_3\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007F00"
    )
        port map (
      I0 => \^img_in_data_empty_n\,
      I1 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read,
      I2 => Q(0),
      I3 => \^img_in_data_full_n\,
      I4 => internal_full_n_reg_0,
      I5 => internal_full_n_reg_1,
      O => \internal_full_n_i_2__1_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_3\,
      Q => \^img_in_data_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F807F80807F80"
    )
        port map (
      I0 => \^img_in_data_empty_n\,
      I1 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read,
      I2 => Q(0),
      I3 => \^img_in_data_full_n\,
      I4 => \SRL_SIG_reg[1][0]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__1_n_3\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => Q(0),
      I3 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read,
      I4 => \^img_in_data_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_3 is
  port (
    img_out_data_full_n : out STD_LOGIC;
    img_out_data_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_3 : entity is "erode_accel_fifo_w24_d2_S";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_3;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_3 is
  signal \^img_out_data_empty_n\ : STD_LOGIC;
  signal \^img_out_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair188";
begin
  img_out_data_empty_n <= \^img_out_data_empty_n\;
  img_out_data_full_n <= \^img_out_data_full_n\;
U_erode_accel_fifo_w24_d2_S_ram: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg
     port map (
      \B_V_data_1_payload_B_reg[0]\ => \mOutPtr_reg_n_3_[0]\,
      \B_V_data_1_payload_B_reg[0]_0\ => \mOutPtr_reg_n_3_[1]\,
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][23]_0\(23 downto 0) => \SRL_SIG_reg[0][23]\(23 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^img_out_data_empty_n\,
      I3 => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__4_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_3\,
      Q => \^img_out_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__6_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^img_out_data_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__4_n_3\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^img_out_data_empty_n\,
      I1 => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read,
      I2 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__6_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_3\,
      Q => \^img_out_data_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^img_out_data_empty_n\,
      I1 => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__4_n_3\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read,
      I3 => \^img_out_data_empty_n\,
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__4_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S is
  port (
    img_in_cols_c10_full_n : out STD_LOGIC;
    img_in_cols_c10_empty_n : out STD_LOGIC;
    p_src_cols_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    img_in_rows_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_in_rows_c9_full_n : in STD_LOGIC;
    img_in_cols_c_empty_n : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S : entity is "erode_accel_fifo_w32_d2_S";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S is
  signal \^img_in_cols_c10_empty_n\ : STD_LOGIC;
  signal \^img_in_cols_c10_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair183";
begin
  img_in_cols_c10_empty_n <= \^img_in_cols_c10_empty_n\;
  img_in_cols_c10_full_n <= \^img_in_cols_c10_full_n\;
U_erode_accel_fifo_w32_d2_S_ram: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_10
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      D(15 downto 0) => D(15 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[1][0]_0\ => \^img_in_cols_c10_full_n\,
      ap_clk => ap_clk,
      img_in_cols_c_empty_n => img_in_cols_c_empty_n,
      img_in_rows_c9_full_n => img_in_rows_c9_full_n,
      img_in_rows_c_empty_n => img_in_rows_c_empty_n,
      p_src_cols_dout(15 downto 0) => p_src_cols_dout(15 downto 0),
      \p_src_cols_read_reg_434_reg[0]\ => \mOutPtr_reg_n_3_[0]\,
      \p_src_cols_read_reg_434_reg[0]_0\ => \mOutPtr_reg_n_3_[1]\
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^img_in_cols_c10_empty_n\,
      I3 => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__3_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_3\,
      Q => \^img_in_cols_c10_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__2_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^img_in_cols_c10_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__3_n_3\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^img_in_cols_c10_empty_n\,
      I1 => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      I2 => \^img_in_cols_c10_full_n\,
      I3 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      O => \internal_full_n_i_2__2_n_3\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      I1 => \^img_in_cols_c10_empty_n\,
      I2 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I3 => \^img_in_cols_c10_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_3\,
      Q => \^img_in_cols_c10_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_in_cols_c10_empty_n\,
      I1 => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      I2 => \^img_in_cols_c10_full_n\,
      I3 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__3_n_3\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I2 => \^img_in_cols_c10_full_n\,
      I3 => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      I4 => \^img_in_cols_c10_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__3_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_0 is
  port (
    img_in_cols_c_full_n : out STD_LOGIC;
    img_in_cols_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    internal_empty_n_reg_2 : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    img_in_cols_c10_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_in_rows_c_empty_n : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    img_in_rows_c9_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_0 : entity is "erode_accel_fifo_w32_d2_S";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_0;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_0 is
  signal \^img_in_cols_c_empty_n\ : STD_LOGIC;
  signal \^img_in_cols_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair184";
begin
  img_in_cols_c_empty_n <= \^img_in_cols_c_empty_n\;
  img_in_cols_c_full_n <= \^img_in_cols_c_full_n\;
U_erode_accel_fifo_w32_d2_S_ram: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_9
     port map (
      D(31 downto 0) => D(31 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_3_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^img_in_cols_c_full_n\,
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_2,
      I2 => \^img_in_cols_c_empty_n\,
      I3 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__0_n_3\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^img_in_cols_c_empty_n\,
      I1 => img_in_cols_c10_full_n,
      I2 => Q(0),
      I3 => img_in_rows_c_empty_n,
      I4 => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      I5 => img_in_rows_c9_full_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^img_in_cols_c_empty_n\,
      I1 => img_in_rows_c9_full_n,
      I2 => Q(0),
      I3 => img_in_rows_c_empty_n,
      I4 => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      I5 => img_in_cols_c10_full_n,
      O => internal_empty_n_reg_1
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_3\,
      Q => \^img_in_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__4_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^img_in_cols_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_3\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^img_in_cols_c_empty_n\,
      I1 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I2 => \^img_in_cols_c_full_n\,
      I3 => shiftReg_ce,
      O => \internal_full_n_i_2__4_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_3\,
      Q => \^img_in_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_in_cols_c_empty_n\,
      I1 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I2 => \^img_in_cols_c_full_n\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__0_n_3\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^img_in_cols_c_full_n\,
      I3 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I4 => \^img_in_cols_c_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_1 is
  port (
    img_in_rows_c9_full_n : out STD_LOGIC;
    img_in_rows_c9_empty_n : out STD_LOGIC;
    p_src_rows_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    img_in_rows_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_in_cols_c10_full_n : in STD_LOGIC;
    img_in_cols_c_empty_n : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_1 : entity is "erode_accel_fifo_w32_d2_S";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_1;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_1 is
  signal \^img_in_rows_c9_empty_n\ : STD_LOGIC;
  signal \^img_in_rows_c9_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair185";
begin
  img_in_rows_c9_empty_n <= \^img_in_rows_c9_empty_n\;
  img_in_rows_c9_full_n <= \^img_in_rows_c9_full_n\;
U_erode_accel_fifo_w32_d2_S_ram: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_7
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      D(15 downto 0) => D(15 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[1][0]_0\ => \^img_in_rows_c9_full_n\,
      ap_clk => ap_clk,
      img_in_cols_c10_full_n => img_in_cols_c10_full_n,
      img_in_cols_c_empty_n => img_in_cols_c_empty_n,
      img_in_rows_c_empty_n => img_in_rows_c_empty_n,
      p_src_rows_dout(15 downto 0) => p_src_rows_dout(15 downto 0),
      \p_src_rows_read_reg_429_reg[0]\ => \mOutPtr_reg_n_3_[0]\,
      \p_src_rows_read_reg_429_reg[0]_0\ => \mOutPtr_reg_n_3_[1]\
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^img_in_rows_c9_empty_n\,
      I3 => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__2_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_3\,
      Q => \^img_in_rows_c9_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__3_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^img_in_rows_c9_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__2_n_3\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^img_in_rows_c9_empty_n\,
      I1 => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      I2 => \^img_in_rows_c9_full_n\,
      I3 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      O => \internal_full_n_i_2__3_n_3\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      I1 => \^img_in_rows_c9_empty_n\,
      I2 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I3 => \^img_in_rows_c9_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_3\,
      Q => \^img_in_rows_c9_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_in_rows_c9_empty_n\,
      I1 => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      I2 => \^img_in_rows_c9_full_n\,
      I3 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__2_n_3\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I2 => \^img_in_rows_c9_full_n\,
      I3 => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      I4 => \^img_in_rows_c9_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_2 is
  port (
    img_in_rows_c_full_n : out STD_LOGIC;
    img_in_rows_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_2 : entity is "erode_accel_fifo_w32_d2_S";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_2;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_2 is
  signal \^img_in_rows_c_empty_n\ : STD_LOGIC;
  signal \^img_in_rows_c_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_3 : STD_LOGIC;
  signal internal_full_n_i_1_n_3 : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair186";
begin
  img_in_rows_c_empty_n <= \^img_in_rows_c_empty_n\;
  img_in_rows_c_full_n <= \^img_in_rows_c_full_n\;
U_erode_accel_fifo_w32_d2_S_ram: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg
     port map (
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_3_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^img_in_rows_c_full_n\,
      \SRL_SIG_reg[1][31]_0\(31 downto 0) => \SRL_SIG_reg[1][31]\(31 downto 0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^img_in_rows_c_empty_n\,
      I3 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => internal_empty_n_i_1_n_3
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_3,
      Q => \^img_in_rows_c_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^img_in_rows_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => internal_full_n_i_1_n_3
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^img_in_rows_c_empty_n\,
      I1 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I2 => \^img_in_rows_c_full_n\,
      I3 => shiftReg_ce,
      O => \internal_full_n_i_2__5_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_3,
      Q => \^img_in_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_in_rows_c_empty_n\,
      I1 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I2 => \^img_in_rows_c_full_n\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^img_in_rows_c_full_n\,
      I3 => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      I4 => \^img_in_rows_c_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S is
  port (
    img_out_cols_c_full_n : out STD_LOGIC;
    img_out_cols_c_empty_n : out STD_LOGIC;
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_rows_c_empty_n : in STD_LOGIC;
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S : entity is "erode_accel_fifo_w32_d4_S";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S is
  signal \^img_out_cols_c_empty_n\ : STD_LOGIC;
  signal \^img_out_cols_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^xfmat2axivideo_24_9_1080_1920_1_u0_img_2_read\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair187";
begin
  img_out_cols_c_empty_n <= \^img_out_cols_c_empty_n\;
  img_out_cols_c_full_n <= \^img_out_cols_c_full_n\;
  xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read <= \^xfmat2axivideo_24_9_1080_1920_1_u0_img_2_read\;
U_erode_accel_fifo_w32_d4_S_ram: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg_6
     port map (
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__5_n_3\,
      I1 => mOutPtr(2),
      I2 => shiftReg_ce,
      I3 => \^img_out_cols_c_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__7_n_3\
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^xfmat2axivideo_24_9_1080_1920_1_u0_img_2_read\,
      I4 => \^img_out_cols_c_empty_n\,
      O => \internal_empty_n_i_2__5_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_3\,
      Q => \^img_out_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_out_cols_c_full_n\,
      I2 => mOutPtr(0),
      I3 => shiftReg_addr(1),
      I4 => shiftReg_ce,
      I5 => D(0),
      O => \internal_full_n_i_1__7_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_3\,
      Q => \^img_out_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
      I1 => img_out_rows_c_empty_n,
      I2 => Q(0),
      I3 => \^img_out_cols_c_empty_n\,
      I4 => shiftReg_ce,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^img_out_cols_c_empty_n\,
      I3 => \^xfmat2axivideo_24_9_1080_1920_1_u0_img_2_read\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^img_out_cols_c_empty_n\,
      I4 => \^xfmat2axivideo_24_9_1080_1920_1_u0_img_2_read\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
\sof_fu_82[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^img_out_cols_c_empty_n\,
      I1 => Q(0),
      I2 => img_out_rows_c_empty_n,
      I3 => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
      O => \^xfmat2axivideo_24_9_1080_1920_1_u0_img_2_read\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_4 is
  port (
    img_out_rows_c_full_n : out STD_LOGIC;
    img_out_rows_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_cols_c_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_4 : entity is "erode_accel_fifo_w32_d4_S";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_4;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_4 is
  signal \^img_out_rows_c_empty_n\ : STD_LOGIC;
  signal \^img_out_rows_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__4_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair189";
begin
  img_out_rows_c_empty_n <= \^img_out_rows_c_empty_n\;
  img_out_rows_c_full_n <= \^img_out_rows_c_full_n\;
U_erode_accel_fifo_w32_d4_S_ram: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg
     port map (
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__4_n_3\,
      I1 => mOutPtr(2),
      I2 => shiftReg_ce,
      I3 => \^img_out_rows_c_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__6_n_3\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^img_out_rows_c_empty_n\,
      I4 => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read,
      O => \internal_empty_n_i_2__4_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_3\,
      Q => \^img_out_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_out_rows_c_full_n\,
      I2 => mOutPtr(0),
      I3 => shiftReg_addr(1),
      I4 => shiftReg_ce,
      I5 => D(0),
      O => \internal_full_n_i_1__6_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_3\,
      Q => \^img_out_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
      I1 => \^img_out_rows_c_empty_n\,
      I2 => Q(0),
      I3 => img_out_cols_c_empty_n,
      I4 => shiftReg_ce,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read,
      I3 => \^img_out_rows_c_empty_n\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read,
      I4 => \^img_out_rows_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xfMat2AXIvideo_24_9_1080_1920_1_s is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done : out STD_LOGIC;
    i_1_reg_2560 : out STD_LOGIC;
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    stream_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    img_out_data_empty_n : in STD_LOGIC;
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read : in STD_LOGIC;
    img_out_cols_c_empty_n : in STD_LOGIC;
    img_out_rows_c_empty_n : in STD_LOGIC;
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cols_reg_240_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rows_reg_235_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xfMat2AXIvideo_24_9_1080_1920_1_s : entity is "erode_accel_xfMat2AXIvideo_24_9_1080_1920_1_s";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xfMat2AXIvideo_24_9_1080_1920_1_s;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xfMat2AXIvideo_24_9_1080_1920_1_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm112_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_3 : STD_LOGIC;
  signal axi_last_V_fu_218_p2 : STD_LOGIC;
  signal axi_last_V_reg_279 : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_10_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_11_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_12_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_13_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_14_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_15_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_4_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_5_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_6_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_8_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_9_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \axi_last_V_reg_279_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \axi_last_V_reg_279_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \axi_last_V_reg_279_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \axi_last_V_reg_279_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \axi_last_V_reg_279_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_279_reg[0]_i_7_n_4\ : STD_LOGIC;
  signal \axi_last_V_reg_279_reg[0]_i_7_n_5\ : STD_LOGIC;
  signal \axi_last_V_reg_279_reg[0]_i_7_n_6\ : STD_LOGIC;
  signal cmp71_i_fu_180_p2 : STD_LOGIC;
  signal cmp71_i_reg_252 : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_10_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_11_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_12_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_13_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_14_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_15_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_16_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_17_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_19_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_20_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_21_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_22_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_23_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_24_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_25_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_26_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_27_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_28_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_29_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_30_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_31_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_32_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_33_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_34_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_35_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_4_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_5_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_6_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_7_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252[0]_i_8_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_18_n_4\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_18_n_5\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_18_n_6\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp71_i_reg_252_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal cols_reg_240 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_1_fu_185_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_1_reg_256 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^i_1_reg_2560\ : STD_LOGIC;
  signal \i_1_reg_256[10]_i_3_n_3\ : STD_LOGIC;
  signal i_reg_134 : STD_LOGIC;
  signal \i_reg_134_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_134_reg_n_3_[10]\ : STD_LOGIC;
  signal \i_reg_134_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_reg_134_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_reg_134_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_reg_134_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_reg_134_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_reg_134_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_reg_134_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_reg_134_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_reg_134_reg_n_3_[9]\ : STD_LOGIC;
  signal icmp_ln197_fu_213_p2 : STD_LOGIC;
  signal \icmp_ln197_reg_275_pp0_iter1_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln197_reg_275_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_isr[0]_i_10_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_11_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_12_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_14_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_15_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_16_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_17_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_18_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_19_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_20_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_21_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_23_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_24_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_25_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_26_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_27_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_28_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_29_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_30_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_31_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_32_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_33_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_34_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_35_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_36_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_37_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_38_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_5_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_6_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_7_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_8_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_9_n_3\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_13_n_6\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_22_n_4\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_22_n_5\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_22_n_6\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal j_1_fu_203_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_reg_1450 : STD_LOGIC;
  signal \j_reg_145[10]_i_10_n_3\ : STD_LOGIC;
  signal \j_reg_145[10]_i_12_n_3\ : STD_LOGIC;
  signal \j_reg_145[10]_i_13_n_3\ : STD_LOGIC;
  signal \j_reg_145[10]_i_14_n_3\ : STD_LOGIC;
  signal \j_reg_145[10]_i_15_n_3\ : STD_LOGIC;
  signal \j_reg_145[10]_i_16_n_3\ : STD_LOGIC;
  signal \j_reg_145[10]_i_17_n_3\ : STD_LOGIC;
  signal \j_reg_145[10]_i_18_n_3\ : STD_LOGIC;
  signal \j_reg_145[10]_i_19_n_3\ : STD_LOGIC;
  signal \j_reg_145[10]_i_6_n_3\ : STD_LOGIC;
  signal \j_reg_145[10]_i_8_n_3\ : STD_LOGIC;
  signal \j_reg_145[10]_i_9_n_3\ : STD_LOGIC;
  signal j_reg_145_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \j_reg_145_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \j_reg_145_reg[10]_i_11_n_4\ : STD_LOGIC;
  signal \j_reg_145_reg[10]_i_11_n_5\ : STD_LOGIC;
  signal \j_reg_145_reg[10]_i_11_n_6\ : STD_LOGIC;
  signal \j_reg_145_reg[10]_i_4_n_5\ : STD_LOGIC;
  signal \j_reg_145_reg[10]_i_4_n_6\ : STD_LOGIC;
  signal \j_reg_145_reg[10]_i_7_n_3\ : STD_LOGIC;
  signal \j_reg_145_reg[10]_i_7_n_4\ : STD_LOGIC;
  signal \j_reg_145_reg[10]_i_7_n_5\ : STD_LOGIC;
  signal \j_reg_145_reg[10]_i_7_n_6\ : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_9 : STD_LOGIC;
  signal rows_reg_235 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sof_3_reg_156 : STD_LOGIC;
  signal sof_fu_82 : STD_LOGIC;
  signal \sof_fu_82[0]_i_1_n_3\ : STD_LOGIC;
  signal sub_i_fu_175_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_i_reg_247 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_i_reg_247[12]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[12]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[12]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[12]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[16]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[16]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[16]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[16]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[20]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[20]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[20]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[20]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[24]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[24]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[24]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[24]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[28]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[28]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[28]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[28]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[31]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[31]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[31]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[4]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[4]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[4]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[4]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[8]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[8]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[8]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247[8]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_247_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \^xfmat2axivideo_24_9_1080_1920_1_u0_img_out_420_read\ : STD_LOGIC;
  signal \NLW_axi_last_V_reg_279_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axi_last_V_reg_279_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_279_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_279_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp71_i_reg_252_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cmp71_i_reg_252_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp71_i_reg_252_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp71_i_reg_252_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp71_i_reg_252_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_int_isr_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_int_isr_reg[0]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_int_isr_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_int_isr_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_145_reg[10]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_145_reg[10]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_j_reg_145_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_145_reg[10]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_i_reg_247_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_i_reg_247_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp71_i_reg_252_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp71_i_reg_252_reg[0]_i_18\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp71_i_reg_252_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp71_i_reg_252_reg[0]_i_9\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_1_reg_256[1]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \i_1_reg_256[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \i_1_reg_256[3]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \i_1_reg_256[4]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \i_1_reg_256[6]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \i_1_reg_256[7]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \i_1_reg_256[8]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \i_1_reg_256[9]_i_1\ : label is "soft_lutpair213";
  attribute COMPARATOR_THRESHOLD of \int_isr_reg[0]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \int_isr_reg[0]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \int_isr_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \int_isr_reg[0]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \j_reg_145[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \j_reg_145[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \j_reg_145[3]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \j_reg_145[4]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \j_reg_145[6]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \j_reg_145[7]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \j_reg_145[8]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \j_reg_145[9]_i_1\ : label is "soft_lutpair212";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_i_reg_247_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_247_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_247_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_247_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_247_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_247_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_247_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_247_reg[8]_i_1\ : label is 35;
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  i_1_reg_2560 <= \^i_1_reg_2560\;
  xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read <= \^xfmat2axivideo_24_9_1080_1920_1_u0_img_out_420_read\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[1]_0\(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      Q => ap_enable_reg_pp0_iter2_reg_n_3,
      R => '0'
    );
\axi_last_V_reg_279[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_247(17),
      I1 => sub_i_reg_247(16),
      I2 => sub_i_reg_247(15),
      O => \axi_last_V_reg_279[0]_i_10_n_3\
    );
\axi_last_V_reg_279[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_247(14),
      I1 => sub_i_reg_247(13),
      I2 => sub_i_reg_247(12),
      O => \axi_last_V_reg_279[0]_i_11_n_3\
    );
\axi_last_V_reg_279[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => sub_i_reg_247(11),
      I1 => j_reg_145_reg(9),
      I2 => sub_i_reg_247(9),
      I3 => j_reg_145_reg(10),
      I4 => sub_i_reg_247(10),
      O => \axi_last_V_reg_279[0]_i_12_n_3\
    );
\axi_last_V_reg_279[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_145_reg(7),
      I1 => sub_i_reg_247(7),
      I2 => j_reg_145_reg(6),
      I3 => sub_i_reg_247(6),
      I4 => j_reg_145_reg(8),
      I5 => sub_i_reg_247(8),
      O => \axi_last_V_reg_279[0]_i_13_n_3\
    );
\axi_last_V_reg_279[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_145_reg(4),
      I1 => sub_i_reg_247(4),
      I2 => j_reg_145_reg(3),
      I3 => sub_i_reg_247(3),
      I4 => j_reg_145_reg(5),
      I5 => sub_i_reg_247(5),
      O => \axi_last_V_reg_279[0]_i_14_n_3\
    );
\axi_last_V_reg_279[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_145_reg(1),
      I1 => sub_i_reg_247(1),
      I2 => j_reg_145_reg(0),
      I3 => sub_i_reg_247(0),
      I4 => j_reg_145_reg(2),
      I5 => sub_i_reg_247(2),
      O => \axi_last_V_reg_279[0]_i_15_n_3\
    );
\axi_last_V_reg_279[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_i_reg_247(31),
      I1 => sub_i_reg_247(30),
      O => \axi_last_V_reg_279[0]_i_4_n_3\
    );
\axi_last_V_reg_279[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_247(29),
      I1 => sub_i_reg_247(28),
      I2 => sub_i_reg_247(27),
      O => \axi_last_V_reg_279[0]_i_5_n_3\
    );
\axi_last_V_reg_279[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_247(26),
      I1 => sub_i_reg_247(25),
      I2 => sub_i_reg_247(24),
      O => \axi_last_V_reg_279[0]_i_6_n_3\
    );
\axi_last_V_reg_279[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_247(23),
      I1 => sub_i_reg_247(22),
      I2 => sub_i_reg_247(21),
      O => \axi_last_V_reg_279[0]_i_8_n_3\
    );
\axi_last_V_reg_279[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_247(20),
      I1 => sub_i_reg_247(19),
      I2 => sub_i_reg_247(18),
      O => \axi_last_V_reg_279[0]_i_9_n_3\
    );
\axi_last_V_reg_279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      Q => axi_last_V_reg_279,
      R => '0'
    );
\axi_last_V_reg_279_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_last_V_reg_279_reg[0]_i_3_n_3\,
      CO(3) => \NLW_axi_last_V_reg_279_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => axi_last_V_fu_218_p2,
      CO(1) => \axi_last_V_reg_279_reg[0]_i_2_n_5\,
      CO(0) => \axi_last_V_reg_279_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_279_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \axi_last_V_reg_279[0]_i_4_n_3\,
      S(1) => \axi_last_V_reg_279[0]_i_5_n_3\,
      S(0) => \axi_last_V_reg_279[0]_i_6_n_3\
    );
\axi_last_V_reg_279_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_last_V_reg_279_reg[0]_i_7_n_3\,
      CO(3) => \axi_last_V_reg_279_reg[0]_i_3_n_3\,
      CO(2) => \axi_last_V_reg_279_reg[0]_i_3_n_4\,
      CO(1) => \axi_last_V_reg_279_reg[0]_i_3_n_5\,
      CO(0) => \axi_last_V_reg_279_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_279_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_reg_279[0]_i_8_n_3\,
      S(2) => \axi_last_V_reg_279[0]_i_9_n_3\,
      S(1) => \axi_last_V_reg_279[0]_i_10_n_3\,
      S(0) => \axi_last_V_reg_279[0]_i_11_n_3\
    );
\axi_last_V_reg_279_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_last_V_reg_279_reg[0]_i_7_n_3\,
      CO(2) => \axi_last_V_reg_279_reg[0]_i_7_n_4\,
      CO(1) => \axi_last_V_reg_279_reg[0]_i_7_n_5\,
      CO(0) => \axi_last_V_reg_279_reg[0]_i_7_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_279_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_reg_279[0]_i_12_n_3\,
      S(2) => \axi_last_V_reg_279[0]_i_13_n_3\,
      S(1) => \axi_last_V_reg_279[0]_i_14_n_3\,
      S(0) => \axi_last_V_reg_279[0]_i_15_n_3\
    );
\cmp71_i_reg_252[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(24),
      I1 => cols_reg_240(25),
      O => \cmp71_i_reg_252[0]_i_10_n_3\
    );
\cmp71_i_reg_252[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(22),
      I1 => cols_reg_240(23),
      O => \cmp71_i_reg_252[0]_i_11_n_3\
    );
\cmp71_i_reg_252[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(20),
      I1 => cols_reg_240(21),
      O => \cmp71_i_reg_252[0]_i_12_n_3\
    );
\cmp71_i_reg_252[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(18),
      I1 => cols_reg_240(19),
      O => \cmp71_i_reg_252[0]_i_13_n_3\
    );
\cmp71_i_reg_252[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(25),
      I1 => cols_reg_240(24),
      O => \cmp71_i_reg_252[0]_i_14_n_3\
    );
\cmp71_i_reg_252[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(23),
      I1 => cols_reg_240(22),
      O => \cmp71_i_reg_252[0]_i_15_n_3\
    );
\cmp71_i_reg_252[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(21),
      I1 => cols_reg_240(20),
      O => \cmp71_i_reg_252[0]_i_16_n_3\
    );
\cmp71_i_reg_252[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(19),
      I1 => cols_reg_240(18),
      O => \cmp71_i_reg_252[0]_i_17_n_3\
    );
\cmp71_i_reg_252[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(16),
      I1 => cols_reg_240(17),
      O => \cmp71_i_reg_252[0]_i_19_n_3\
    );
\cmp71_i_reg_252[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(14),
      I1 => cols_reg_240(15),
      O => \cmp71_i_reg_252[0]_i_20_n_3\
    );
\cmp71_i_reg_252[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(12),
      I1 => cols_reg_240(13),
      O => \cmp71_i_reg_252[0]_i_21_n_3\
    );
\cmp71_i_reg_252[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(10),
      I1 => cols_reg_240(11),
      O => \cmp71_i_reg_252[0]_i_22_n_3\
    );
\cmp71_i_reg_252[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(17),
      I1 => cols_reg_240(16),
      O => \cmp71_i_reg_252[0]_i_23_n_3\
    );
\cmp71_i_reg_252[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(15),
      I1 => cols_reg_240(14),
      O => \cmp71_i_reg_252[0]_i_24_n_3\
    );
\cmp71_i_reg_252[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(13),
      I1 => cols_reg_240(12),
      O => \cmp71_i_reg_252[0]_i_25_n_3\
    );
\cmp71_i_reg_252[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(11),
      I1 => cols_reg_240(10),
      O => \cmp71_i_reg_252[0]_i_26_n_3\
    );
\cmp71_i_reg_252[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(1),
      I1 => cols_reg_240(0),
      O => \cmp71_i_reg_252[0]_i_27_n_3\
    );
\cmp71_i_reg_252[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(8),
      I1 => cols_reg_240(9),
      O => \cmp71_i_reg_252[0]_i_28_n_3\
    );
\cmp71_i_reg_252[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(6),
      I1 => cols_reg_240(7),
      O => \cmp71_i_reg_252[0]_i_29_n_3\
    );
\cmp71_i_reg_252[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cols_reg_240(30),
      I1 => cols_reg_240(31),
      O => \cmp71_i_reg_252[0]_i_3_n_3\
    );
\cmp71_i_reg_252[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(4),
      I1 => cols_reg_240(5),
      O => \cmp71_i_reg_252[0]_i_30_n_3\
    );
\cmp71_i_reg_252[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(2),
      I1 => cols_reg_240(3),
      O => \cmp71_i_reg_252[0]_i_31_n_3\
    );
\cmp71_i_reg_252[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(9),
      I1 => cols_reg_240(8),
      O => \cmp71_i_reg_252[0]_i_32_n_3\
    );
\cmp71_i_reg_252[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(7),
      I1 => cols_reg_240(6),
      O => \cmp71_i_reg_252[0]_i_33_n_3\
    );
\cmp71_i_reg_252[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(5),
      I1 => cols_reg_240(4),
      O => \cmp71_i_reg_252[0]_i_34_n_3\
    );
\cmp71_i_reg_252[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(3),
      I1 => cols_reg_240(2),
      O => \cmp71_i_reg_252[0]_i_35_n_3\
    );
\cmp71_i_reg_252[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(28),
      I1 => cols_reg_240(29),
      O => \cmp71_i_reg_252[0]_i_4_n_3\
    );
\cmp71_i_reg_252[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_240(26),
      I1 => cols_reg_240(27),
      O => \cmp71_i_reg_252[0]_i_5_n_3\
    );
\cmp71_i_reg_252[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(31),
      I1 => cols_reg_240(30),
      O => \cmp71_i_reg_252[0]_i_6_n_3\
    );
\cmp71_i_reg_252[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(29),
      I1 => cols_reg_240(28),
      O => \cmp71_i_reg_252[0]_i_7_n_3\
    );
\cmp71_i_reg_252[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(27),
      I1 => cols_reg_240(26),
      O => \cmp71_i_reg_252[0]_i_8_n_3\
    );
\cmp71_i_reg_252_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp71_i_fu_180_p2,
      Q => cmp71_i_reg_252,
      R => '0'
    );
\cmp71_i_reg_252_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp71_i_reg_252_reg[0]_i_2_n_3\,
      CO(3) => \NLW_cmp71_i_reg_252_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => cmp71_i_fu_180_p2,
      CO(1) => \cmp71_i_reg_252_reg[0]_i_1_n_5\,
      CO(0) => \cmp71_i_reg_252_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \cmp71_i_reg_252[0]_i_3_n_3\,
      DI(1) => \cmp71_i_reg_252[0]_i_4_n_3\,
      DI(0) => \cmp71_i_reg_252[0]_i_5_n_3\,
      O(3 downto 0) => \NLW_cmp71_i_reg_252_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cmp71_i_reg_252[0]_i_6_n_3\,
      S(1) => \cmp71_i_reg_252[0]_i_7_n_3\,
      S(0) => \cmp71_i_reg_252[0]_i_8_n_3\
    );
\cmp71_i_reg_252_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp71_i_reg_252_reg[0]_i_18_n_3\,
      CO(2) => \cmp71_i_reg_252_reg[0]_i_18_n_4\,
      CO(1) => \cmp71_i_reg_252_reg[0]_i_18_n_5\,
      CO(0) => \cmp71_i_reg_252_reg[0]_i_18_n_6\,
      CYINIT => \cmp71_i_reg_252[0]_i_27_n_3\,
      DI(3) => \cmp71_i_reg_252[0]_i_28_n_3\,
      DI(2) => \cmp71_i_reg_252[0]_i_29_n_3\,
      DI(1) => \cmp71_i_reg_252[0]_i_30_n_3\,
      DI(0) => \cmp71_i_reg_252[0]_i_31_n_3\,
      O(3 downto 0) => \NLW_cmp71_i_reg_252_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp71_i_reg_252[0]_i_32_n_3\,
      S(2) => \cmp71_i_reg_252[0]_i_33_n_3\,
      S(1) => \cmp71_i_reg_252[0]_i_34_n_3\,
      S(0) => \cmp71_i_reg_252[0]_i_35_n_3\
    );
\cmp71_i_reg_252_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp71_i_reg_252_reg[0]_i_9_n_3\,
      CO(3) => \cmp71_i_reg_252_reg[0]_i_2_n_3\,
      CO(2) => \cmp71_i_reg_252_reg[0]_i_2_n_4\,
      CO(1) => \cmp71_i_reg_252_reg[0]_i_2_n_5\,
      CO(0) => \cmp71_i_reg_252_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \cmp71_i_reg_252[0]_i_10_n_3\,
      DI(2) => \cmp71_i_reg_252[0]_i_11_n_3\,
      DI(1) => \cmp71_i_reg_252[0]_i_12_n_3\,
      DI(0) => \cmp71_i_reg_252[0]_i_13_n_3\,
      O(3 downto 0) => \NLW_cmp71_i_reg_252_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp71_i_reg_252[0]_i_14_n_3\,
      S(2) => \cmp71_i_reg_252[0]_i_15_n_3\,
      S(1) => \cmp71_i_reg_252[0]_i_16_n_3\,
      S(0) => \cmp71_i_reg_252[0]_i_17_n_3\
    );
\cmp71_i_reg_252_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp71_i_reg_252_reg[0]_i_18_n_3\,
      CO(3) => \cmp71_i_reg_252_reg[0]_i_9_n_3\,
      CO(2) => \cmp71_i_reg_252_reg[0]_i_9_n_4\,
      CO(1) => \cmp71_i_reg_252_reg[0]_i_9_n_5\,
      CO(0) => \cmp71_i_reg_252_reg[0]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => \cmp71_i_reg_252[0]_i_19_n_3\,
      DI(2) => \cmp71_i_reg_252[0]_i_20_n_3\,
      DI(1) => \cmp71_i_reg_252[0]_i_21_n_3\,
      DI(0) => \cmp71_i_reg_252[0]_i_22_n_3\,
      O(3 downto 0) => \NLW_cmp71_i_reg_252_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp71_i_reg_252[0]_i_23_n_3\,
      S(2) => \cmp71_i_reg_252[0]_i_24_n_3\,
      S(1) => \cmp71_i_reg_252[0]_i_25_n_3\,
      S(0) => \cmp71_i_reg_252[0]_i_26_n_3\
    );
\cols_reg_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(0),
      Q => cols_reg_240(0),
      R => '0'
    );
\cols_reg_240_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(10),
      Q => cols_reg_240(10),
      R => '0'
    );
\cols_reg_240_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(11),
      Q => cols_reg_240(11),
      R => '0'
    );
\cols_reg_240_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(12),
      Q => cols_reg_240(12),
      R => '0'
    );
\cols_reg_240_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(13),
      Q => cols_reg_240(13),
      R => '0'
    );
\cols_reg_240_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(14),
      Q => cols_reg_240(14),
      R => '0'
    );
\cols_reg_240_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(15),
      Q => cols_reg_240(15),
      R => '0'
    );
\cols_reg_240_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(16),
      Q => cols_reg_240(16),
      R => '0'
    );
\cols_reg_240_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(17),
      Q => cols_reg_240(17),
      R => '0'
    );
\cols_reg_240_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(18),
      Q => cols_reg_240(18),
      R => '0'
    );
\cols_reg_240_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(19),
      Q => cols_reg_240(19),
      R => '0'
    );
\cols_reg_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(1),
      Q => cols_reg_240(1),
      R => '0'
    );
\cols_reg_240_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(20),
      Q => cols_reg_240(20),
      R => '0'
    );
\cols_reg_240_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(21),
      Q => cols_reg_240(21),
      R => '0'
    );
\cols_reg_240_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(22),
      Q => cols_reg_240(22),
      R => '0'
    );
\cols_reg_240_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(23),
      Q => cols_reg_240(23),
      R => '0'
    );
\cols_reg_240_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(24),
      Q => cols_reg_240(24),
      R => '0'
    );
\cols_reg_240_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(25),
      Q => cols_reg_240(25),
      R => '0'
    );
\cols_reg_240_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(26),
      Q => cols_reg_240(26),
      R => '0'
    );
\cols_reg_240_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(27),
      Q => cols_reg_240(27),
      R => '0'
    );
\cols_reg_240_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(28),
      Q => cols_reg_240(28),
      R => '0'
    );
\cols_reg_240_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(29),
      Q => cols_reg_240(29),
      R => '0'
    );
\cols_reg_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(2),
      Q => cols_reg_240(2),
      R => '0'
    );
\cols_reg_240_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(30),
      Q => cols_reg_240(30),
      R => '0'
    );
\cols_reg_240_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(31),
      Q => cols_reg_240(31),
      R => '0'
    );
\cols_reg_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(3),
      Q => cols_reg_240(3),
      R => '0'
    );
\cols_reg_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(4),
      Q => cols_reg_240(4),
      R => '0'
    );
\cols_reg_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(5),
      Q => cols_reg_240(5),
      R => '0'
    );
\cols_reg_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(6),
      Q => cols_reg_240(6),
      R => '0'
    );
\cols_reg_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(7),
      Q => cols_reg_240(7),
      R => '0'
    );
\cols_reg_240_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(8),
      Q => cols_reg_240(8),
      R => '0'
    );
\cols_reg_240_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_240_reg[31]_0\(9),
      Q => cols_reg_240(9),
      R => '0'
    );
\i_1_reg_256[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[0]\,
      O => i_1_fu_185_p2(0)
    );
\i_1_reg_256[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[8]\,
      I1 => \i_reg_134_reg_n_3_[6]\,
      I2 => \i_1_reg_256[10]_i_3_n_3\,
      I3 => \i_reg_134_reg_n_3_[7]\,
      I4 => \i_reg_134_reg_n_3_[9]\,
      I5 => \i_reg_134_reg_n_3_[10]\,
      O => i_1_fu_185_p2(10)
    );
\i_1_reg_256[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[5]\,
      I1 => \i_reg_134_reg_n_3_[3]\,
      I2 => \i_reg_134_reg_n_3_[1]\,
      I3 => \i_reg_134_reg_n_3_[0]\,
      I4 => \i_reg_134_reg_n_3_[2]\,
      I5 => \i_reg_134_reg_n_3_[4]\,
      O => \i_1_reg_256[10]_i_3_n_3\
    );
\i_1_reg_256[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[0]\,
      I1 => \i_reg_134_reg_n_3_[1]\,
      O => i_1_fu_185_p2(1)
    );
\i_1_reg_256[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[0]\,
      I1 => \i_reg_134_reg_n_3_[1]\,
      I2 => \i_reg_134_reg_n_3_[2]\,
      O => i_1_fu_185_p2(2)
    );
\i_1_reg_256[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[1]\,
      I1 => \i_reg_134_reg_n_3_[0]\,
      I2 => \i_reg_134_reg_n_3_[2]\,
      I3 => \i_reg_134_reg_n_3_[3]\,
      O => i_1_fu_185_p2(3)
    );
\i_1_reg_256[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[2]\,
      I1 => \i_reg_134_reg_n_3_[0]\,
      I2 => \i_reg_134_reg_n_3_[1]\,
      I3 => \i_reg_134_reg_n_3_[3]\,
      I4 => \i_reg_134_reg_n_3_[4]\,
      O => i_1_fu_185_p2(4)
    );
\i_1_reg_256[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[3]\,
      I1 => \i_reg_134_reg_n_3_[1]\,
      I2 => \i_reg_134_reg_n_3_[0]\,
      I3 => \i_reg_134_reg_n_3_[2]\,
      I4 => \i_reg_134_reg_n_3_[4]\,
      I5 => \i_reg_134_reg_n_3_[5]\,
      O => i_1_fu_185_p2(5)
    );
\i_1_reg_256[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_1_reg_256[10]_i_3_n_3\,
      I1 => \i_reg_134_reg_n_3_[6]\,
      O => i_1_fu_185_p2(6)
    );
\i_1_reg_256[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_1_reg_256[10]_i_3_n_3\,
      I1 => \i_reg_134_reg_n_3_[6]\,
      I2 => \i_reg_134_reg_n_3_[7]\,
      O => i_1_fu_185_p2(7)
    );
\i_1_reg_256[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[6]\,
      I1 => \i_1_reg_256[10]_i_3_n_3\,
      I2 => \i_reg_134_reg_n_3_[7]\,
      I3 => \i_reg_134_reg_n_3_[8]\,
      O => i_1_fu_185_p2(8)
    );
\i_1_reg_256[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[7]\,
      I1 => \i_1_reg_256[10]_i_3_n_3\,
      I2 => \i_reg_134_reg_n_3_[6]\,
      I3 => \i_reg_134_reg_n_3_[8]\,
      I4 => \i_reg_134_reg_n_3_[9]\,
      O => i_1_fu_185_p2(9)
    );
\i_1_reg_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2560\,
      D => i_1_fu_185_p2(0),
      Q => i_1_reg_256(0),
      R => '0'
    );
\i_1_reg_256_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2560\,
      D => i_1_fu_185_p2(10),
      Q => i_1_reg_256(10),
      R => '0'
    );
\i_1_reg_256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2560\,
      D => i_1_fu_185_p2(1),
      Q => i_1_reg_256(1),
      R => '0'
    );
\i_1_reg_256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2560\,
      D => i_1_fu_185_p2(2),
      Q => i_1_reg_256(2),
      R => '0'
    );
\i_1_reg_256_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2560\,
      D => i_1_fu_185_p2(3),
      Q => i_1_reg_256(3),
      R => '0'
    );
\i_1_reg_256_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2560\,
      D => i_1_fu_185_p2(4),
      Q => i_1_reg_256(4),
      R => '0'
    );
\i_1_reg_256_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2560\,
      D => i_1_fu_185_p2(5),
      Q => i_1_reg_256(5),
      R => '0'
    );
\i_1_reg_256_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2560\,
      D => i_1_fu_185_p2(6),
      Q => i_1_reg_256(6),
      R => '0'
    );
\i_1_reg_256_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2560\,
      D => i_1_fu_185_p2(7),
      Q => i_1_reg_256(7),
      R => '0'
    );
\i_1_reg_256_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2560\,
      D => i_1_fu_185_p2(8),
      Q => i_1_reg_256(8),
      R => '0'
    );
\i_1_reg_256_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2560\,
      D => i_1_fu_185_p2(9),
      Q => i_1_reg_256(9),
      R => '0'
    );
\i_reg_134[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state7,
      O => i_reg_134
    );
\i_reg_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_256(0),
      Q => \i_reg_134_reg_n_3_[0]\,
      R => i_reg_134
    );
\i_reg_134_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_256(10),
      Q => \i_reg_134_reg_n_3_[10]\,
      R => i_reg_134
    );
\i_reg_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_256(1),
      Q => \i_reg_134_reg_n_3_[1]\,
      R => i_reg_134
    );
\i_reg_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_256(2),
      Q => \i_reg_134_reg_n_3_[2]\,
      R => i_reg_134
    );
\i_reg_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_256(3),
      Q => \i_reg_134_reg_n_3_[3]\,
      R => i_reg_134
    );
\i_reg_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_256(4),
      Q => \i_reg_134_reg_n_3_[4]\,
      R => i_reg_134
    );
\i_reg_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_256(5),
      Q => \i_reg_134_reg_n_3_[5]\,
      R => i_reg_134
    );
\i_reg_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_256(6),
      Q => \i_reg_134_reg_n_3_[6]\,
      R => i_reg_134
    );
\i_reg_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_256(7),
      Q => \i_reg_134_reg_n_3_[7]\,
      R => i_reg_134
    );
\i_reg_134_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_256(8),
      Q => \i_reg_134_reg_n_3_[8]\,
      R => i_reg_134
    );
\i_reg_134_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_256(9),
      Q => \i_reg_134_reg_n_3_[9]\,
      R => i_reg_134
    );
\icmp_ln197_reg_275_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      Q => \icmp_ln197_reg_275_pp0_iter1_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln197_reg_275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      Q => \icmp_ln197_reg_275_reg_n_3_[0]\,
      R => '0'
    );
\int_isr[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_235(29),
      I1 => rows_reg_235(28),
      O => \int_isr[0]_i_10_n_3\
    );
\int_isr[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_235(27),
      I1 => rows_reg_235(26),
      O => \int_isr[0]_i_11_n_3\
    );
\int_isr[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_235(25),
      I1 => rows_reg_235(24),
      O => \int_isr[0]_i_12_n_3\
    );
\int_isr[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_235(22),
      I1 => rows_reg_235(23),
      O => \int_isr[0]_i_14_n_3\
    );
\int_isr[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_235(20),
      I1 => rows_reg_235(21),
      O => \int_isr[0]_i_15_n_3\
    );
\int_isr[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_235(18),
      I1 => rows_reg_235(19),
      O => \int_isr[0]_i_16_n_3\
    );
\int_isr[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_235(16),
      I1 => rows_reg_235(17),
      O => \int_isr[0]_i_17_n_3\
    );
\int_isr[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_235(23),
      I1 => rows_reg_235(22),
      O => \int_isr[0]_i_18_n_3\
    );
\int_isr[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_235(21),
      I1 => rows_reg_235(20),
      O => \int_isr[0]_i_19_n_3\
    );
\int_isr[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_235(19),
      I1 => rows_reg_235(18),
      O => \int_isr[0]_i_20_n_3\
    );
\int_isr[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_235(17),
      I1 => rows_reg_235(16),
      O => \int_isr[0]_i_21_n_3\
    );
\int_isr[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_235(14),
      I1 => rows_reg_235(15),
      O => \int_isr[0]_i_23_n_3\
    );
\int_isr[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_235(12),
      I1 => rows_reg_235(13),
      O => \int_isr[0]_i_24_n_3\
    );
\int_isr[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[10]\,
      I1 => rows_reg_235(10),
      I2 => rows_reg_235(11),
      O => \int_isr[0]_i_25_n_3\
    );
\int_isr[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_235(8),
      I1 => \i_reg_134_reg_n_3_[8]\,
      I2 => \i_reg_134_reg_n_3_[9]\,
      I3 => rows_reg_235(9),
      O => \int_isr[0]_i_26_n_3\
    );
\int_isr[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_235(15),
      I1 => rows_reg_235(14),
      O => \int_isr[0]_i_27_n_3\
    );
\int_isr[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_235(13),
      I1 => rows_reg_235(12),
      O => \int_isr[0]_i_28_n_3\
    );
\int_isr[0]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[10]\,
      I1 => rows_reg_235(10),
      I2 => rows_reg_235(11),
      O => \int_isr[0]_i_29_n_3\
    );
\int_isr[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[9]\,
      I1 => rows_reg_235(9),
      I2 => \i_reg_134_reg_n_3_[8]\,
      I3 => rows_reg_235(8),
      O => \int_isr[0]_i_30_n_3\
    );
\int_isr[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_235(6),
      I1 => \i_reg_134_reg_n_3_[6]\,
      I2 => \i_reg_134_reg_n_3_[7]\,
      I3 => rows_reg_235(7),
      O => \int_isr[0]_i_31_n_3\
    );
\int_isr[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_235(4),
      I1 => \i_reg_134_reg_n_3_[4]\,
      I2 => \i_reg_134_reg_n_3_[5]\,
      I3 => rows_reg_235(5),
      O => \int_isr[0]_i_32_n_3\
    );
\int_isr[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_235(2),
      I1 => \i_reg_134_reg_n_3_[2]\,
      I2 => \i_reg_134_reg_n_3_[3]\,
      I3 => rows_reg_235(3),
      O => \int_isr[0]_i_33_n_3\
    );
\int_isr[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_235(0),
      I1 => \i_reg_134_reg_n_3_[0]\,
      I2 => \i_reg_134_reg_n_3_[1]\,
      I3 => rows_reg_235(1),
      O => \int_isr[0]_i_34_n_3\
    );
\int_isr[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[7]\,
      I1 => rows_reg_235(7),
      I2 => \i_reg_134_reg_n_3_[6]\,
      I3 => rows_reg_235(6),
      O => \int_isr[0]_i_35_n_3\
    );
\int_isr[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[5]\,
      I1 => rows_reg_235(5),
      I2 => \i_reg_134_reg_n_3_[4]\,
      I3 => rows_reg_235(4),
      O => \int_isr[0]_i_36_n_3\
    );
\int_isr[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[3]\,
      I1 => rows_reg_235(3),
      I2 => \i_reg_134_reg_n_3_[2]\,
      I3 => rows_reg_235(2),
      O => \int_isr[0]_i_37_n_3\
    );
\int_isr[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_134_reg_n_3_[1]\,
      I1 => rows_reg_235(1),
      I2 => \i_reg_134_reg_n_3_[0]\,
      I3 => rows_reg_235(0),
      O => \int_isr[0]_i_38_n_3\
    );
\int_isr[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rows_reg_235(30),
      I1 => rows_reg_235(31),
      O => \int_isr[0]_i_5_n_3\
    );
\int_isr[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_235(28),
      I1 => rows_reg_235(29),
      O => \int_isr[0]_i_6_n_3\
    );
\int_isr[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_235(26),
      I1 => rows_reg_235(27),
      O => \int_isr[0]_i_7_n_3\
    );
\int_isr[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_235(24),
      I1 => rows_reg_235(25),
      O => \int_isr[0]_i_8_n_3\
    );
\int_isr[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_235(31),
      I1 => rows_reg_235(30),
      O => \int_isr[0]_i_9_n_3\
    );
\int_isr_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \int_isr_reg[0]_i_22_n_3\,
      CO(3) => \int_isr_reg[0]_i_13_n_3\,
      CO(2) => \int_isr_reg[0]_i_13_n_4\,
      CO(1) => \int_isr_reg[0]_i_13_n_5\,
      CO(0) => \int_isr_reg[0]_i_13_n_6\,
      CYINIT => '0',
      DI(3) => \int_isr[0]_i_23_n_3\,
      DI(2) => \int_isr[0]_i_24_n_3\,
      DI(1) => \int_isr[0]_i_25_n_3\,
      DI(0) => \int_isr[0]_i_26_n_3\,
      O(3 downto 0) => \NLW_int_isr_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \int_isr[0]_i_27_n_3\,
      S(2) => \int_isr[0]_i_28_n_3\,
      S(1) => \int_isr[0]_i_29_n_3\,
      S(0) => \int_isr[0]_i_30_n_3\
    );
\int_isr_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \int_isr_reg[0]_i_22_n_3\,
      CO(2) => \int_isr_reg[0]_i_22_n_4\,
      CO(1) => \int_isr_reg[0]_i_22_n_5\,
      CO(0) => \int_isr_reg[0]_i_22_n_6\,
      CYINIT => '0',
      DI(3) => \int_isr[0]_i_31_n_3\,
      DI(2) => \int_isr[0]_i_32_n_3\,
      DI(1) => \int_isr[0]_i_33_n_3\,
      DI(0) => \int_isr[0]_i_34_n_3\,
      O(3 downto 0) => \NLW_int_isr_reg[0]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \int_isr[0]_i_35_n_3\,
      S(2) => \int_isr[0]_i_36_n_3\,
      S(1) => \int_isr[0]_i_37_n_3\,
      S(0) => \int_isr[0]_i_38_n_3\
    );
\int_isr_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \int_isr_reg[0]_i_4_n_3\,
      CO(3) => \^co\(0),
      CO(2) => \int_isr_reg[0]_i_3_n_4\,
      CO(1) => \int_isr_reg[0]_i_3_n_5\,
      CO(0) => \int_isr_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => \int_isr[0]_i_5_n_3\,
      DI(2) => \int_isr[0]_i_6_n_3\,
      DI(1) => \int_isr[0]_i_7_n_3\,
      DI(0) => \int_isr[0]_i_8_n_3\,
      O(3 downto 0) => \NLW_int_isr_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \int_isr[0]_i_9_n_3\,
      S(2) => \int_isr[0]_i_10_n_3\,
      S(1) => \int_isr[0]_i_11_n_3\,
      S(0) => \int_isr[0]_i_12_n_3\
    );
\int_isr_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \int_isr_reg[0]_i_13_n_3\,
      CO(3) => \int_isr_reg[0]_i_4_n_3\,
      CO(2) => \int_isr_reg[0]_i_4_n_4\,
      CO(1) => \int_isr_reg[0]_i_4_n_5\,
      CO(0) => \int_isr_reg[0]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => \int_isr[0]_i_14_n_3\,
      DI(2) => \int_isr[0]_i_15_n_3\,
      DI(1) => \int_isr[0]_i_16_n_3\,
      DI(0) => \int_isr[0]_i_17_n_3\,
      O(3 downto 0) => \NLW_int_isr_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \int_isr[0]_i_18_n_3\,
      S(2) => \int_isr[0]_i_19_n_3\,
      S(1) => \int_isr[0]_i_20_n_3\,
      S(0) => \int_isr[0]_i_21_n_3\
    );
\j_reg_145[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_145_reg(0),
      O => j_1_fu_203_p2(0)
    );
\j_reg_145[10]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_240(25),
      I1 => cols_reg_240(24),
      I2 => cols_reg_240(26),
      O => \j_reg_145[10]_i_10_n_3\
    );
\j_reg_145[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_240(23),
      I1 => cols_reg_240(22),
      I2 => cols_reg_240(21),
      O => \j_reg_145[10]_i_12_n_3\
    );
\j_reg_145[10]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_240(19),
      I1 => cols_reg_240(18),
      I2 => cols_reg_240(20),
      O => \j_reg_145[10]_i_13_n_3\
    );
\j_reg_145[10]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_240(17),
      I1 => cols_reg_240(16),
      I2 => cols_reg_240(15),
      O => \j_reg_145[10]_i_14_n_3\
    );
\j_reg_145[10]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_240(13),
      I1 => cols_reg_240(12),
      I2 => cols_reg_240(14),
      O => \j_reg_145[10]_i_15_n_3\
    );
\j_reg_145[10]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => j_reg_145_reg(9),
      I1 => cols_reg_240(9),
      I2 => cols_reg_240(11),
      I3 => cols_reg_240(10),
      I4 => j_reg_145_reg(10),
      O => \j_reg_145[10]_i_16_n_3\
    );
\j_reg_145[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_145_reg(7),
      I1 => cols_reg_240(7),
      I2 => j_reg_145_reg(6),
      I3 => cols_reg_240(6),
      I4 => j_reg_145_reg(8),
      I5 => cols_reg_240(8),
      O => \j_reg_145[10]_i_17_n_3\
    );
\j_reg_145[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_145_reg(4),
      I1 => cols_reg_240(4),
      I2 => j_reg_145_reg(3),
      I3 => cols_reg_240(3),
      I4 => j_reg_145_reg(5),
      I5 => cols_reg_240(5),
      O => \j_reg_145[10]_i_18_n_3\
    );
\j_reg_145[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_145_reg(1),
      I1 => cols_reg_240(1),
      I2 => j_reg_145_reg(0),
      I3 => cols_reg_240(0),
      I4 => j_reg_145_reg(2),
      I5 => cols_reg_240(2),
      O => \j_reg_145[10]_i_19_n_3\
    );
\j_reg_145[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_reg_145_reg(8),
      I1 => j_reg_145_reg(6),
      I2 => \j_reg_145[10]_i_6_n_3\,
      I3 => j_reg_145_reg(7),
      I4 => j_reg_145_reg(9),
      I5 => j_reg_145_reg(10),
      O => j_1_fu_203_p2(10)
    );
\j_reg_145[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => j_reg_145_reg(5),
      I1 => j_reg_145_reg(3),
      I2 => j_reg_145_reg(1),
      I3 => j_reg_145_reg(0),
      I4 => j_reg_145_reg(2),
      I5 => j_reg_145_reg(4),
      O => \j_reg_145[10]_i_6_n_3\
    );
\j_reg_145[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(31),
      I1 => cols_reg_240(30),
      O => \j_reg_145[10]_i_8_n_3\
    );
\j_reg_145[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_240(29),
      I1 => cols_reg_240(28),
      I2 => cols_reg_240(27),
      O => \j_reg_145[10]_i_9_n_3\
    );
\j_reg_145[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg_145_reg(0),
      I1 => j_reg_145_reg(1),
      O => j_1_fu_203_p2(1)
    );
\j_reg_145[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_reg_145_reg(0),
      I1 => j_reg_145_reg(1),
      I2 => j_reg_145_reg(2),
      O => j_1_fu_203_p2(2)
    );
\j_reg_145[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_reg_145_reg(1),
      I1 => j_reg_145_reg(0),
      I2 => j_reg_145_reg(2),
      I3 => j_reg_145_reg(3),
      O => j_1_fu_203_p2(3)
    );
\j_reg_145[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_reg_145_reg(2),
      I1 => j_reg_145_reg(0),
      I2 => j_reg_145_reg(1),
      I3 => j_reg_145_reg(3),
      I4 => j_reg_145_reg(4),
      O => j_1_fu_203_p2(4)
    );
\j_reg_145[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_reg_145_reg(3),
      I1 => j_reg_145_reg(1),
      I2 => j_reg_145_reg(0),
      I3 => j_reg_145_reg(2),
      I4 => j_reg_145_reg(4),
      I5 => j_reg_145_reg(5),
      O => j_1_fu_203_p2(5)
    );
\j_reg_145[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_145[10]_i_6_n_3\,
      I1 => j_reg_145_reg(6),
      O => j_1_fu_203_p2(6)
    );
\j_reg_145[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_reg_145[10]_i_6_n_3\,
      I1 => j_reg_145_reg(6),
      I2 => j_reg_145_reg(7),
      O => j_1_fu_203_p2(7)
    );
\j_reg_145[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_reg_145_reg(6),
      I1 => \j_reg_145[10]_i_6_n_3\,
      I2 => j_reg_145_reg(7),
      I3 => j_reg_145_reg(8),
      O => j_1_fu_203_p2(8)
    );
\j_reg_145[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_reg_145_reg(7),
      I1 => \j_reg_145[10]_i_6_n_3\,
      I2 => j_reg_145_reg(6),
      I3 => j_reg_145_reg(8),
      I4 => j_reg_145_reg(9),
      O => j_1_fu_203_p2(9)
    );
\j_reg_145_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1450,
      D => j_1_fu_203_p2(0),
      Q => j_reg_145_reg(0),
      R => ap_NS_fsm112_out
    );
\j_reg_145_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1450,
      D => j_1_fu_203_p2(10),
      Q => j_reg_145_reg(10),
      R => ap_NS_fsm112_out
    );
\j_reg_145_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_reg_145_reg[10]_i_11_n_3\,
      CO(2) => \j_reg_145_reg[10]_i_11_n_4\,
      CO(1) => \j_reg_145_reg[10]_i_11_n_5\,
      CO(0) => \j_reg_145_reg[10]_i_11_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_j_reg_145_reg[10]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_reg_145[10]_i_16_n_3\,
      S(2) => \j_reg_145[10]_i_17_n_3\,
      S(1) => \j_reg_145[10]_i_18_n_3\,
      S(0) => \j_reg_145[10]_i_19_n_3\
    );
\j_reg_145_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_145_reg[10]_i_7_n_3\,
      CO(3) => \NLW_j_reg_145_reg[10]_i_4_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln197_fu_213_p2,
      CO(1) => \j_reg_145_reg[10]_i_4_n_5\,
      CO(0) => \j_reg_145_reg[10]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_j_reg_145_reg[10]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \j_reg_145[10]_i_8_n_3\,
      S(1) => \j_reg_145[10]_i_9_n_3\,
      S(0) => \j_reg_145[10]_i_10_n_3\
    );
\j_reg_145_reg[10]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_145_reg[10]_i_11_n_3\,
      CO(3) => \j_reg_145_reg[10]_i_7_n_3\,
      CO(2) => \j_reg_145_reg[10]_i_7_n_4\,
      CO(1) => \j_reg_145_reg[10]_i_7_n_5\,
      CO(0) => \j_reg_145_reg[10]_i_7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_j_reg_145_reg[10]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_reg_145[10]_i_12_n_3\,
      S(2) => \j_reg_145[10]_i_13_n_3\,
      S(1) => \j_reg_145[10]_i_14_n_3\,
      S(0) => \j_reg_145[10]_i_15_n_3\
    );
\j_reg_145_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1450,
      D => j_1_fu_203_p2(1),
      Q => j_reg_145_reg(1),
      R => ap_NS_fsm112_out
    );
\j_reg_145_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1450,
      D => j_1_fu_203_p2(2),
      Q => j_reg_145_reg(2),
      R => ap_NS_fsm112_out
    );
\j_reg_145_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1450,
      D => j_1_fu_203_p2(3),
      Q => j_reg_145_reg(3),
      R => ap_NS_fsm112_out
    );
\j_reg_145_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1450,
      D => j_1_fu_203_p2(4),
      Q => j_reg_145_reg(4),
      R => ap_NS_fsm112_out
    );
\j_reg_145_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1450,
      D => j_1_fu_203_p2(5),
      Q => j_reg_145_reg(5),
      R => ap_NS_fsm112_out
    );
\j_reg_145_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1450,
      D => j_1_fu_203_p2(6),
      Q => j_reg_145_reg(6),
      R => ap_NS_fsm112_out
    );
\j_reg_145_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1450,
      D => j_1_fu_203_p2(7),
      Q => j_reg_145_reg(7),
      R => ap_NS_fsm112_out
    );
\j_reg_145_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1450,
      D => j_1_fu_203_p2(8),
      Q => j_reg_145_reg(8),
      R => ap_NS_fsm112_out
    );
\j_reg_145_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1450,
      D => j_1_fu_203_p2(9),
      Q => j_reg_145_reg(9),
      R => ap_NS_fsm112_out
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => D(23 downto 0),
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      CO(0) => icmp_ln197_fu_213_p2,
      D(3 downto 1) => ap_NS_fsm(4 downto 2),
      D(0) => ap_NS_fsm(0),
      E(0) => j_reg_1450,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => ap_CS_fsm_pp0_stage0,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[3]\ => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      \ap_CS_fsm_reg[3]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      ap_NS_fsm112_out => ap_NS_fsm112_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      ap_enable_reg_pp0_iter0_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_3,
      ap_enable_reg_pp0_iter2_reg => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_reg_279 => axi_last_V_reg_279,
      \axi_last_V_reg_279_reg[0]\(0) => axi_last_V_fu_218_p2,
      cmp71_i_reg_252 => cmp71_i_reg_252,
      \icmp_ln197_reg_275_pp0_iter1_reg_reg[0]\ => \icmp_ln197_reg_275_reg_n_3_[0]\,
      \icmp_ln197_reg_275_reg[0]\ => \^xfmat2axivideo_24_9_1080_1920_1_u0_img_out_420_read\,
      \icmp_ln197_reg_275_reg[0]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      img_out_cols_c_empty_n => img_out_cols_c_empty_n,
      img_out_data_empty_n => img_out_data_empty_n,
      img_out_rows_c_empty_n => img_out_rows_c_empty_n,
      internal_full_n_reg => internal_full_n_reg,
      \j_reg_145_reg[0]\(0) => \^co\(0),
      mOutPtr110_out => mOutPtr110_out,
      sof_3_reg_156 => sof_3_reg_156,
      \sof_3_reg_156_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_7,
      \sof_3_reg_156_reg[0]_0\ => \icmp_ln197_reg_275_pp0_iter1_reg_reg_n_3_[0]\,
      sof_fu_82 => sof_fu_82,
      stream_out_TDATA(23 downto 0) => stream_out_TDATA(23 downto 0),
      stream_out_TREADY => stream_out_TREADY,
      stream_out_TREADY_0(0) => \^i_1_reg_2560\,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1\
     port map (
      \B_V_data_1_state_reg[0]_0\ => \^xfmat2axivideo_24_9_1080_1920_1_u0_img_out_420_read\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_reg_279 => axi_last_V_reg_279,
      stream_out_TLAST(0) => stream_out_TLAST(0),
      stream_out_TREADY => stream_out_TREADY
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\composable_pr_1_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_5\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => \icmp_ln197_reg_275_pp0_iter1_reg_reg_n_3_[0]\,
      \B_V_data_1_payload_A_reg[0]_1\ => ap_enable_reg_pp0_iter2_reg_n_3,
      \B_V_data_1_state_reg[0]_0\ => \^xfmat2axivideo_24_9_1080_1920_1_u0_img_out_420_read\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sof_3_reg_156 => sof_3_reg_156,
      stream_out_TREADY => stream_out_TREADY,
      stream_out_TUSER(0) => stream_out_TUSER(0)
    );
\rows_reg_235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(0),
      Q => rows_reg_235(0),
      R => '0'
    );
\rows_reg_235_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(10),
      Q => rows_reg_235(10),
      R => '0'
    );
\rows_reg_235_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(11),
      Q => rows_reg_235(11),
      R => '0'
    );
\rows_reg_235_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(12),
      Q => rows_reg_235(12),
      R => '0'
    );
\rows_reg_235_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(13),
      Q => rows_reg_235(13),
      R => '0'
    );
\rows_reg_235_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(14),
      Q => rows_reg_235(14),
      R => '0'
    );
\rows_reg_235_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(15),
      Q => rows_reg_235(15),
      R => '0'
    );
\rows_reg_235_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(16),
      Q => rows_reg_235(16),
      R => '0'
    );
\rows_reg_235_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(17),
      Q => rows_reg_235(17),
      R => '0'
    );
\rows_reg_235_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(18),
      Q => rows_reg_235(18),
      R => '0'
    );
\rows_reg_235_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(19),
      Q => rows_reg_235(19),
      R => '0'
    );
\rows_reg_235_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(1),
      Q => rows_reg_235(1),
      R => '0'
    );
\rows_reg_235_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(20),
      Q => rows_reg_235(20),
      R => '0'
    );
\rows_reg_235_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(21),
      Q => rows_reg_235(21),
      R => '0'
    );
\rows_reg_235_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(22),
      Q => rows_reg_235(22),
      R => '0'
    );
\rows_reg_235_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(23),
      Q => rows_reg_235(23),
      R => '0'
    );
\rows_reg_235_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(24),
      Q => rows_reg_235(24),
      R => '0'
    );
\rows_reg_235_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(25),
      Q => rows_reg_235(25),
      R => '0'
    );
\rows_reg_235_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(26),
      Q => rows_reg_235(26),
      R => '0'
    );
\rows_reg_235_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(27),
      Q => rows_reg_235(27),
      R => '0'
    );
\rows_reg_235_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(28),
      Q => rows_reg_235(28),
      R => '0'
    );
\rows_reg_235_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(29),
      Q => rows_reg_235(29),
      R => '0'
    );
\rows_reg_235_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(2),
      Q => rows_reg_235(2),
      R => '0'
    );
\rows_reg_235_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(30),
      Q => rows_reg_235(30),
      R => '0'
    );
\rows_reg_235_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(31),
      Q => rows_reg_235(31),
      R => '0'
    );
\rows_reg_235_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(3),
      Q => rows_reg_235(3),
      R => '0'
    );
\rows_reg_235_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(4),
      Q => rows_reg_235(4),
      R => '0'
    );
\rows_reg_235_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(5),
      Q => rows_reg_235(5),
      R => '0'
    );
\rows_reg_235_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(6),
      Q => rows_reg_235(6),
      R => '0'
    );
\rows_reg_235_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(7),
      Q => rows_reg_235(7),
      R => '0'
    );
\rows_reg_235_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(8),
      Q => rows_reg_235(8),
      R => '0'
    );
\rows_reg_235_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_235_reg[31]_0\(9),
      Q => rows_reg_235(9),
      R => '0'
    );
\sof_3_reg_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_7,
      Q => sof_3_reg_156,
      R => '0'
    );
\sof_fu_82[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => cmp71_i_reg_252,
      I2 => sof_fu_82,
      I3 => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read,
      O => \sof_fu_82[0]_i_1_n_3\
    );
\sof_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_fu_82[0]_i_1_n_3\,
      Q => sof_fu_82,
      R => '0'
    );
\sub_i_reg_247[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(0),
      O => sub_i_fu_175_p2(0)
    );
\sub_i_reg_247[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(12),
      O => \sub_i_reg_247[12]_i_2_n_3\
    );
\sub_i_reg_247[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(11),
      O => \sub_i_reg_247[12]_i_3_n_3\
    );
\sub_i_reg_247[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(10),
      O => \sub_i_reg_247[12]_i_4_n_3\
    );
\sub_i_reg_247[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(9),
      O => \sub_i_reg_247[12]_i_5_n_3\
    );
\sub_i_reg_247[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(16),
      O => \sub_i_reg_247[16]_i_2_n_3\
    );
\sub_i_reg_247[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(15),
      O => \sub_i_reg_247[16]_i_3_n_3\
    );
\sub_i_reg_247[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(14),
      O => \sub_i_reg_247[16]_i_4_n_3\
    );
\sub_i_reg_247[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(13),
      O => \sub_i_reg_247[16]_i_5_n_3\
    );
\sub_i_reg_247[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(20),
      O => \sub_i_reg_247[20]_i_2_n_3\
    );
\sub_i_reg_247[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(19),
      O => \sub_i_reg_247[20]_i_3_n_3\
    );
\sub_i_reg_247[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(18),
      O => \sub_i_reg_247[20]_i_4_n_3\
    );
\sub_i_reg_247[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(17),
      O => \sub_i_reg_247[20]_i_5_n_3\
    );
\sub_i_reg_247[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(24),
      O => \sub_i_reg_247[24]_i_2_n_3\
    );
\sub_i_reg_247[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(23),
      O => \sub_i_reg_247[24]_i_3_n_3\
    );
\sub_i_reg_247[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(22),
      O => \sub_i_reg_247[24]_i_4_n_3\
    );
\sub_i_reg_247[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(21),
      O => \sub_i_reg_247[24]_i_5_n_3\
    );
\sub_i_reg_247[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(28),
      O => \sub_i_reg_247[28]_i_2_n_3\
    );
\sub_i_reg_247[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(27),
      O => \sub_i_reg_247[28]_i_3_n_3\
    );
\sub_i_reg_247[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(26),
      O => \sub_i_reg_247[28]_i_4_n_3\
    );
\sub_i_reg_247[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(25),
      O => \sub_i_reg_247[28]_i_5_n_3\
    );
\sub_i_reg_247[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(31),
      O => \sub_i_reg_247[31]_i_2_n_3\
    );
\sub_i_reg_247[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(30),
      O => \sub_i_reg_247[31]_i_3_n_3\
    );
\sub_i_reg_247[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(29),
      O => \sub_i_reg_247[31]_i_4_n_3\
    );
\sub_i_reg_247[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(4),
      O => \sub_i_reg_247[4]_i_2_n_3\
    );
\sub_i_reg_247[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(3),
      O => \sub_i_reg_247[4]_i_3_n_3\
    );
\sub_i_reg_247[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(2),
      O => \sub_i_reg_247[4]_i_4_n_3\
    );
\sub_i_reg_247[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(1),
      O => \sub_i_reg_247[4]_i_5_n_3\
    );
\sub_i_reg_247[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(8),
      O => \sub_i_reg_247[8]_i_2_n_3\
    );
\sub_i_reg_247[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(7),
      O => \sub_i_reg_247[8]_i_3_n_3\
    );
\sub_i_reg_247[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(6),
      O => \sub_i_reg_247[8]_i_4_n_3\
    );
\sub_i_reg_247[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_240(5),
      O => \sub_i_reg_247[8]_i_5_n_3\
    );
\sub_i_reg_247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(0),
      Q => sub_i_reg_247(0),
      R => '0'
    );
\sub_i_reg_247_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(10),
      Q => sub_i_reg_247(10),
      R => '0'
    );
\sub_i_reg_247_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(11),
      Q => sub_i_reg_247(11),
      R => '0'
    );
\sub_i_reg_247_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(12),
      Q => sub_i_reg_247(12),
      R => '0'
    );
\sub_i_reg_247_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_247_reg[8]_i_1_n_3\,
      CO(3) => \sub_i_reg_247_reg[12]_i_1_n_3\,
      CO(2) => \sub_i_reg_247_reg[12]_i_1_n_4\,
      CO(1) => \sub_i_reg_247_reg[12]_i_1_n_5\,
      CO(0) => \sub_i_reg_247_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_240(12 downto 9),
      O(3 downto 0) => sub_i_fu_175_p2(12 downto 9),
      S(3) => \sub_i_reg_247[12]_i_2_n_3\,
      S(2) => \sub_i_reg_247[12]_i_3_n_3\,
      S(1) => \sub_i_reg_247[12]_i_4_n_3\,
      S(0) => \sub_i_reg_247[12]_i_5_n_3\
    );
\sub_i_reg_247_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(13),
      Q => sub_i_reg_247(13),
      R => '0'
    );
\sub_i_reg_247_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(14),
      Q => sub_i_reg_247(14),
      R => '0'
    );
\sub_i_reg_247_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(15),
      Q => sub_i_reg_247(15),
      R => '0'
    );
\sub_i_reg_247_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(16),
      Q => sub_i_reg_247(16),
      R => '0'
    );
\sub_i_reg_247_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_247_reg[12]_i_1_n_3\,
      CO(3) => \sub_i_reg_247_reg[16]_i_1_n_3\,
      CO(2) => \sub_i_reg_247_reg[16]_i_1_n_4\,
      CO(1) => \sub_i_reg_247_reg[16]_i_1_n_5\,
      CO(0) => \sub_i_reg_247_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_240(16 downto 13),
      O(3 downto 0) => sub_i_fu_175_p2(16 downto 13),
      S(3) => \sub_i_reg_247[16]_i_2_n_3\,
      S(2) => \sub_i_reg_247[16]_i_3_n_3\,
      S(1) => \sub_i_reg_247[16]_i_4_n_3\,
      S(0) => \sub_i_reg_247[16]_i_5_n_3\
    );
\sub_i_reg_247_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(17),
      Q => sub_i_reg_247(17),
      R => '0'
    );
\sub_i_reg_247_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(18),
      Q => sub_i_reg_247(18),
      R => '0'
    );
\sub_i_reg_247_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(19),
      Q => sub_i_reg_247(19),
      R => '0'
    );
\sub_i_reg_247_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(1),
      Q => sub_i_reg_247(1),
      R => '0'
    );
\sub_i_reg_247_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(20),
      Q => sub_i_reg_247(20),
      R => '0'
    );
\sub_i_reg_247_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_247_reg[16]_i_1_n_3\,
      CO(3) => \sub_i_reg_247_reg[20]_i_1_n_3\,
      CO(2) => \sub_i_reg_247_reg[20]_i_1_n_4\,
      CO(1) => \sub_i_reg_247_reg[20]_i_1_n_5\,
      CO(0) => \sub_i_reg_247_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_240(20 downto 17),
      O(3 downto 0) => sub_i_fu_175_p2(20 downto 17),
      S(3) => \sub_i_reg_247[20]_i_2_n_3\,
      S(2) => \sub_i_reg_247[20]_i_3_n_3\,
      S(1) => \sub_i_reg_247[20]_i_4_n_3\,
      S(0) => \sub_i_reg_247[20]_i_5_n_3\
    );
\sub_i_reg_247_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(21),
      Q => sub_i_reg_247(21),
      R => '0'
    );
\sub_i_reg_247_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(22),
      Q => sub_i_reg_247(22),
      R => '0'
    );
\sub_i_reg_247_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(23),
      Q => sub_i_reg_247(23),
      R => '0'
    );
\sub_i_reg_247_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(24),
      Q => sub_i_reg_247(24),
      R => '0'
    );
\sub_i_reg_247_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_247_reg[20]_i_1_n_3\,
      CO(3) => \sub_i_reg_247_reg[24]_i_1_n_3\,
      CO(2) => \sub_i_reg_247_reg[24]_i_1_n_4\,
      CO(1) => \sub_i_reg_247_reg[24]_i_1_n_5\,
      CO(0) => \sub_i_reg_247_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_240(24 downto 21),
      O(3 downto 0) => sub_i_fu_175_p2(24 downto 21),
      S(3) => \sub_i_reg_247[24]_i_2_n_3\,
      S(2) => \sub_i_reg_247[24]_i_3_n_3\,
      S(1) => \sub_i_reg_247[24]_i_4_n_3\,
      S(0) => \sub_i_reg_247[24]_i_5_n_3\
    );
\sub_i_reg_247_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(25),
      Q => sub_i_reg_247(25),
      R => '0'
    );
\sub_i_reg_247_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(26),
      Q => sub_i_reg_247(26),
      R => '0'
    );
\sub_i_reg_247_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(27),
      Q => sub_i_reg_247(27),
      R => '0'
    );
\sub_i_reg_247_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(28),
      Q => sub_i_reg_247(28),
      R => '0'
    );
\sub_i_reg_247_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_247_reg[24]_i_1_n_3\,
      CO(3) => \sub_i_reg_247_reg[28]_i_1_n_3\,
      CO(2) => \sub_i_reg_247_reg[28]_i_1_n_4\,
      CO(1) => \sub_i_reg_247_reg[28]_i_1_n_5\,
      CO(0) => \sub_i_reg_247_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_240(28 downto 25),
      O(3 downto 0) => sub_i_fu_175_p2(28 downto 25),
      S(3) => \sub_i_reg_247[28]_i_2_n_3\,
      S(2) => \sub_i_reg_247[28]_i_3_n_3\,
      S(1) => \sub_i_reg_247[28]_i_4_n_3\,
      S(0) => \sub_i_reg_247[28]_i_5_n_3\
    );
\sub_i_reg_247_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(29),
      Q => sub_i_reg_247(29),
      R => '0'
    );
\sub_i_reg_247_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(2),
      Q => sub_i_reg_247(2),
      R => '0'
    );
\sub_i_reg_247_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(30),
      Q => sub_i_reg_247(30),
      R => '0'
    );
\sub_i_reg_247_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(31),
      Q => sub_i_reg_247(31),
      R => '0'
    );
\sub_i_reg_247_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_247_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_sub_i_reg_247_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_i_reg_247_reg[31]_i_1_n_5\,
      CO(0) => \sub_i_reg_247_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cols_reg_240(30 downto 29),
      O(3) => \NLW_sub_i_reg_247_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_i_fu_175_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub_i_reg_247[31]_i_2_n_3\,
      S(1) => \sub_i_reg_247[31]_i_3_n_3\,
      S(0) => \sub_i_reg_247[31]_i_4_n_3\
    );
\sub_i_reg_247_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(3),
      Q => sub_i_reg_247(3),
      R => '0'
    );
\sub_i_reg_247_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(4),
      Q => sub_i_reg_247(4),
      R => '0'
    );
\sub_i_reg_247_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_i_reg_247_reg[4]_i_1_n_3\,
      CO(2) => \sub_i_reg_247_reg[4]_i_1_n_4\,
      CO(1) => \sub_i_reg_247_reg[4]_i_1_n_5\,
      CO(0) => \sub_i_reg_247_reg[4]_i_1_n_6\,
      CYINIT => cols_reg_240(0),
      DI(3 downto 0) => cols_reg_240(4 downto 1),
      O(3 downto 0) => sub_i_fu_175_p2(4 downto 1),
      S(3) => \sub_i_reg_247[4]_i_2_n_3\,
      S(2) => \sub_i_reg_247[4]_i_3_n_3\,
      S(1) => \sub_i_reg_247[4]_i_4_n_3\,
      S(0) => \sub_i_reg_247[4]_i_5_n_3\
    );
\sub_i_reg_247_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(5),
      Q => sub_i_reg_247(5),
      R => '0'
    );
\sub_i_reg_247_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(6),
      Q => sub_i_reg_247(6),
      R => '0'
    );
\sub_i_reg_247_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(7),
      Q => sub_i_reg_247(7),
      R => '0'
    );
\sub_i_reg_247_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(8),
      Q => sub_i_reg_247(8),
      R => '0'
    );
\sub_i_reg_247_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_247_reg[4]_i_1_n_3\,
      CO(3) => \sub_i_reg_247_reg[8]_i_1_n_3\,
      CO(2) => \sub_i_reg_247_reg[8]_i_1_n_4\,
      CO(1) => \sub_i_reg_247_reg[8]_i_1_n_5\,
      CO(0) => \sub_i_reg_247_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_240(8 downto 5),
      O(3 downto 0) => sub_i_fu_175_p2(8 downto 5),
      S(3) => \sub_i_reg_247[8]_i_2_n_3\,
      S(2) => \sub_i_reg_247[8]_i_3_n_3\,
      S(1) => \sub_i_reg_247[8]_i_4_n_3\,
      S(0) => \sub_i_reg_247[8]_i_5_n_3\
    );
\sub_i_reg_247_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_175_p2(9),
      Q => sub_i_reg_247(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_block_pp3_stage0_11001__0\ : out STD_LOGIC;
    ap_enable_reg_pp3_iter2_reg : out STD_LOGIC;
    \i_col_V_0_reg_3591__0\ : out STD_LOGIC;
    p_61_in : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp3_iter3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln878_1_reg_1635 : in STD_LOGIC;
    img_out_data_full_n : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    icmp_ln882_reg_1766_pp3_iter10_reg : in STD_LOGIC;
    img_in_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp3_iter1 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    \reg_564_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    icmp_ln878_4_reg_1743_pp3_iter1_reg : in STD_LOGIC;
    icmp_ln878_5_reg_1747_pp3_iter1_reg : in STD_LOGIC;
    \reg_564_reg[0]_0\ : in STD_LOGIC;
    \reg_564_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_V_0_load_reg_17700 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0 : entity is "erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0 is
begin
erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_14
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      ap_enable_reg_pp3_iter1 => ap_enable_reg_pp3_iter1,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      ap_enable_reg_pp3_iter2_reg => ap_enable_reg_pp3_iter2_reg,
      ap_enable_reg_pp3_iter3 => ap_enable_reg_pp3_iter3,
      buf_V_0_load_reg_17700 => buf_V_0_load_reg_17700,
      \i_col_V_0_reg_3591__0\ => \i_col_V_0_reg_3591__0\,
      icmp_ln878_1_reg_1635 => icmp_ln878_1_reg_1635,
      icmp_ln878_4_reg_1743_pp3_iter1_reg => icmp_ln878_4_reg_1743_pp3_iter1_reg,
      icmp_ln878_5_reg_1747_pp3_iter1_reg => icmp_ln878_5_reg_1747_pp3_iter1_reg,
      icmp_ln882_reg_1766_pp3_iter10_reg => icmp_ln882_reg_1766_pp3_iter10_reg,
      img_in_data_empty_n => img_in_data_empty_n,
      img_out_data_full_n => img_out_data_full_n,
      internal_full_n_reg => \ap_block_pp3_stage0_11001__0\,
      p_61_in => p_61_in,
      q0(23 downto 0) => q0(23 downto 0),
      ram_reg_0_0(1 downto 0) => ram_reg_0(1 downto 0),
      ram_reg_0_1 => ram_reg_0_0,
      ram_reg_0_10 => ram_reg_0_9,
      ram_reg_0_11 => ram_reg_0_10,
      ram_reg_0_12 => ram_reg_0_11,
      ram_reg_0_13 => ram_reg_0_12,
      ram_reg_0_14(10 downto 0) => ram_reg_0_13(10 downto 0),
      ram_reg_0_2(10 downto 0) => ram_reg_0_1(10 downto 0),
      ram_reg_0_3 => ram_reg_0_2,
      ram_reg_0_4 => ram_reg_0_3,
      ram_reg_0_5 => ram_reg_0_4,
      ram_reg_0_6 => ram_reg_0_5,
      ram_reg_0_7 => ram_reg_0_6,
      ram_reg_0_8 => ram_reg_0_7,
      ram_reg_0_9 => ram_reg_0_8,
      ram_reg_1_0(23 downto 0) => ram_reg_1(23 downto 0),
      \reg_564_reg[0]\ => \reg_564_reg[0]\,
      \reg_564_reg[0]_0\ => \reg_564_reg[0]_0\,
      \reg_564_reg[0]_1\ => \reg_564_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_11 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    icmp_ln878_4_reg_1743_pp3_iter1_reg : in STD_LOGIC;
    icmp_ln878_5_reg_1747_pp3_iter1_reg : in STD_LOGIC;
    \ap_block_pp3_stage0_11001__0\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    icmp_ln878_reg_1626 : in STD_LOGIC;
    img_in_data_empty_n : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    icmp_ln878_reg_1626_pp1_iter1_reg : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_3 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    buf_V_0_load_reg_17700 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_11 : entity is "erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_11;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_11 is
begin
erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_13
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_block_pp3_stage0_11001__0\ => \ap_block_pp3_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      buf_V_0_load_reg_17700 => buf_V_0_load_reg_17700,
      icmp_ln878_4_reg_1743_pp3_iter1_reg => icmp_ln878_4_reg_1743_pp3_iter1_reg,
      icmp_ln878_5_reg_1747_pp3_iter1_reg => icmp_ln878_5_reg_1747_pp3_iter1_reg,
      icmp_ln878_reg_1626 => icmp_ln878_reg_1626,
      icmp_ln878_reg_1626_pp1_iter1_reg => icmp_ln878_reg_1626_pp1_iter1_reg,
      img_in_data_empty_n => img_in_data_empty_n,
      q0(23 downto 0) => q0(23 downto 0),
      ram_reg_0_0 => ram_reg_0,
      ram_reg_0_1 => ram_reg_0_0,
      ram_reg_0_2(10 downto 0) => ram_reg_0_1(10 downto 0),
      ram_reg_0_3(10 downto 0) => ram_reg_0_2(10 downto 0),
      ram_reg_0_4 => ram_reg_0_3,
      ram_reg_0_5(10 downto 0) => ram_reg_0_4(10 downto 0),
      ram_reg_1_0(23 downto 0) => ram_reg_1(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_12 is
  port (
    buf_V_0_load_reg_17700 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_block_pp3_stage0_11001__0\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter4 : in STD_LOGIC;
    icmp_ln878_4_reg_1743_pp3_iter3_reg : in STD_LOGIC;
    icmp_ln878_5_reg_1747_pp3_iter3_reg : in STD_LOGIC;
    icmp_ln878_5_reg_1747_pp3_iter4_reg : in STD_LOGIC;
    icmp_ln878_4_reg_1743_pp3_iter4_reg : in STD_LOGIC;
    ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_12 : entity is "erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_12;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_12 is
begin
erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_block_pp3_stage0_11001__0\ => \ap_block_pp3_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter4 => ap_enable_reg_pp3_iter4,
      ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0) => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0),
      \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(23 downto 0) => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(23 downto 0),
      \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1 downto 0) => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1 downto 0),
      buf_V_0_load_reg_17700 => buf_V_0_load_reg_17700,
      icmp_ln878_4_reg_1743_pp3_iter3_reg => icmp_ln878_4_reg_1743_pp3_iter3_reg,
      icmp_ln878_4_reg_1743_pp3_iter4_reg => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      icmp_ln878_5_reg_1747_pp3_iter3_reg => icmp_ln878_5_reg_1747_pp3_iter3_reg,
      icmp_ln878_5_reg_1747_pp3_iter4_reg => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(23 downto 0) => \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(23 downto 0),
      q0(23 downto 0) => q0(23 downto 0),
      ram_reg_0_0 => ram_reg_0,
      ram_reg_0_1(0) => ram_reg_0_0(0),
      ram_reg_0_2(10 downto 0) => ram_reg_0_1(10 downto 0),
      ram_reg_0_3(10 downto 0) => ram_reg_0_2(10 downto 0),
      ram_reg_1_0(23 downto 0) => ram_reg_1(23 downto 0),
      ram_reg_1_1 => ram_reg_1_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s is
  port (
    \icmp_ln878_4_reg_1743_reg[0]_0\ : out STD_LOGIC;
    \cmp_i_i127_i_reg_1720_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln878_5_reg_1747_reg[0]_0\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0_0\ : out STD_LOGIC;
    erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    img_out_420_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_in_data_empty_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    img_in_data_full_n : in STD_LOGIC;
    img_out_data_full_n : in STD_LOGIC;
    \icmp_ln878_reg_1626_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    \tobool_i_i_2114_1_reg_1702_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tobool_i_i_1106_1_reg_1681_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tobool_i_i_2135_reg_1667_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tobool_i_i_1106_2_reg_1688_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tobool_i_i_2114_2_reg_1709_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tobool_i_i_reg_1653_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tobool_i_i_1126_reg_1660_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tobool_i_i_1106_reg_1674_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0]_0\ : in STD_LOGIC;
    \tobool_i_i_2114_reg_1695_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_564_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s : entity is "erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln1616_fu_665_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln1616_reg_1644 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln1616_reg_1644_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1616_reg_1644_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1616_reg_1644_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1616_reg_1644_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln1616_reg_1644_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1616_reg_1644_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1616_reg_1644_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1616_reg_1644_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln1616_reg_1644_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1616_reg_1644_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1616_reg_1644_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1616_reg_1644_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[0]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[0]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[0]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[0]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[0]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[12]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[4]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[4]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[4]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[4]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[8]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[8]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[8]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630[8]_i_5_n_3\ : STD_LOGIC;
  signal add_ln691_1_reg_1630_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln691_1_reg_1630_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln691_1_reg_1630_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln691_reg_1621[0]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621[0]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621[0]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621[0]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621[12]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621[4]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621[4]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621[4]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621[4]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621[8]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621[8]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621[8]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621[8]_i_5_n_3\ : STD_LOGIC;
  signal add_ln691_reg_1621_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln691_reg_1621_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln691_reg_1621_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_1_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ap_block_pp3_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp3_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__0_n_3\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter10_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter11_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter11_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter9 : STD_LOGIC;
  signal ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\ : STD_LOGIC;
  signal \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\ : STD_LOGIC;
  signal \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\ : STD_LOGIC;
  signal ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452 : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452[0]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_4640 : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_534 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_464[23]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_534 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_534 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_534 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[10]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[11]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[12]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[13]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[14]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[15]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[16]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[17]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[18]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[19]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[20]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[21]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[22]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_2_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[7]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[8]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[9]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\ : STD_LOGIC;
  signal buf_V_0_U_n_3 : STD_LOGIC;
  signal buf_V_0_U_n_5 : STD_LOGIC;
  signal buf_V_0_load_reg_1770 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal buf_V_0_load_reg_17700 : STD_LOGIC;
  signal buf_V_1_load_reg_1776 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal buf_V_2_U_n_10 : STD_LOGIC;
  signal buf_V_2_U_n_11 : STD_LOGIC;
  signal buf_V_2_U_n_12 : STD_LOGIC;
  signal buf_V_2_U_n_13 : STD_LOGIC;
  signal buf_V_2_U_n_14 : STD_LOGIC;
  signal buf_V_2_U_n_15 : STD_LOGIC;
  signal buf_V_2_U_n_16 : STD_LOGIC;
  signal buf_V_2_U_n_17 : STD_LOGIC;
  signal buf_V_2_U_n_18 : STD_LOGIC;
  signal buf_V_2_U_n_19 : STD_LOGIC;
  signal buf_V_2_U_n_20 : STD_LOGIC;
  signal buf_V_2_U_n_21 : STD_LOGIC;
  signal buf_V_2_U_n_22 : STD_LOGIC;
  signal buf_V_2_U_n_23 : STD_LOGIC;
  signal buf_V_2_U_n_24 : STD_LOGIC;
  signal buf_V_2_U_n_25 : STD_LOGIC;
  signal buf_V_2_U_n_26 : STD_LOGIC;
  signal buf_V_2_U_n_27 : STD_LOGIC;
  signal buf_V_2_U_n_4 : STD_LOGIC;
  signal buf_V_2_U_n_5 : STD_LOGIC;
  signal buf_V_2_U_n_6 : STD_LOGIC;
  signal buf_V_2_U_n_7 : STD_LOGIC;
  signal buf_V_2_U_n_8 : STD_LOGIC;
  signal buf_V_2_U_n_9 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2 : STD_LOGIC;
  signal \cmp_i_i127_i_fu_744_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \cmp_i_i127_i_fu_744_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \cmp_i_i127_i_fu_744_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \cmp_i_i127_i_fu_744_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \cmp_i_i127_i_fu_744_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \cmp_i_i127_i_fu_744_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \cmp_i_i127_i_fu_744_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \cmp_i_i127_i_fu_744_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \cmp_i_i127_i_fu_744_p2_carry__0_n_4\ : STD_LOGIC;
  signal \cmp_i_i127_i_fu_744_p2_carry__0_n_5\ : STD_LOGIC;
  signal \cmp_i_i127_i_fu_744_p2_carry__0_n_6\ : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2_carry_i_1_n_3 : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2_carry_i_2_n_3 : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2_carry_i_3_n_3 : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2_carry_i_4_n_3 : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2_carry_i_5_n_3 : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2_carry_i_6_n_3 : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2_carry_i_7_n_3 : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2_carry_i_8_n_3 : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2_carry_n_3 : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2_carry_n_4 : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2_carry_n_5 : STD_LOGIC;
  signal cmp_i_i127_i_fu_744_p2_carry_n_6 : STD_LOGIC;
  signal \cmp_i_i127_i_reg_1720[0]_i_1_n_3\ : STD_LOGIC;
  signal \^cmp_i_i127_i_reg_1720_reg[0]_0\ : STD_LOGIC;
  signal \col_V_1_reg_1738[0]_i_2_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738[0]_i_3_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738[0]_i_4_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738[0]_i_5_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738[12]_i_2_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738[4]_i_2_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738[4]_i_3_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738[4]_i_4_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738[4]_i_5_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738[8]_i_2_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738[8]_i_3_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738[8]_i_4_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738[8]_i_5_n_3\ : STD_LOGIC;
  signal col_V_1_reg_1738_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \col_V_1_reg_1738_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \col_V_1_reg_1738_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal col_V_reg_416 : STD_LOGIC;
  signal \col_V_reg_416[12]_i_2_n_3\ : STD_LOGIC;
  signal \col_V_reg_416[12]_i_3_n_3\ : STD_LOGIC;
  signal col_V_reg_416_pp3_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \col_V_reg_416_pp3_iter1_reg_reg_n_3_[11]\ : STD_LOGIC;
  signal \col_V_reg_416_pp3_iter1_reg_reg_n_3_[12]\ : STD_LOGIC;
  signal col_V_reg_416_pp3_iter2_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \col_V_reg_416_pp3_iter2_reg__0\ : STD_LOGIC_VECTOR ( 12 downto 11 );
  signal \col_V_reg_416_reg_n_3_[0]\ : STD_LOGIC;
  signal \col_V_reg_416_reg_n_3_[10]\ : STD_LOGIC;
  signal \col_V_reg_416_reg_n_3_[11]\ : STD_LOGIC;
  signal \col_V_reg_416_reg_n_3_[12]\ : STD_LOGIC;
  signal \col_V_reg_416_reg_n_3_[1]\ : STD_LOGIC;
  signal \col_V_reg_416_reg_n_3_[2]\ : STD_LOGIC;
  signal \col_V_reg_416_reg_n_3_[3]\ : STD_LOGIC;
  signal \col_V_reg_416_reg_n_3_[4]\ : STD_LOGIC;
  signal \col_V_reg_416_reg_n_3_[5]\ : STD_LOGIC;
  signal \col_V_reg_416_reg_n_3_[6]\ : STD_LOGIC;
  signal \col_V_reg_416_reg_n_3_[7]\ : STD_LOGIC;
  signal \col_V_reg_416_reg_n_3_[8]\ : STD_LOGIC;
  signal \col_V_reg_416_reg_n_3_[9]\ : STD_LOGIC;
  signal empty_reg_1593 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_ready : STD_LOGIC;
  signal i_col_046_0_reg_3470 : STD_LOGIC;
  signal i_col_046_0_reg_347_pp1_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_col_046_0_reg_347_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_col_046_0_reg_347_reg_n_3_[10]\ : STD_LOGIC;
  signal \i_col_046_0_reg_347_reg_n_3_[11]\ : STD_LOGIC;
  signal \i_col_046_0_reg_347_reg_n_3_[12]\ : STD_LOGIC;
  signal \i_col_046_0_reg_347_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_col_046_0_reg_347_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_col_046_0_reg_347_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_col_046_0_reg_347_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_col_046_0_reg_347_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_col_046_0_reg_347_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_col_046_0_reg_347_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_col_046_0_reg_347_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_col_046_0_reg_347_reg_n_3_[9]\ : STD_LOGIC;
  signal \i_col_V_0_reg_3591__0\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[10]\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[11]\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[12]\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_col_V_0_reg_359_reg_n_3_[9]\ : STD_LOGIC;
  signal icmp_ln878_10_fu_1188_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_10_fu_1188_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_10_fu_1188_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_10_fu_1188_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_10_fu_1188_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_10_fu_1188_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_10_fu_1188_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_10_fu_1188_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_10_fu_1188_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_10_fu_1188_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_10_fu_1188_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_10_fu_1188_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_i_9_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_11_fu_1271_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_i_9_n_3 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_12_fu_1293_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_12_reg_1966 : STD_LOGIC;
  signal icmp_ln878_12_reg_19660 : STD_LOGIC;
  signal icmp_ln878_13_fu_1422_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_13_fu_1422_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_13_fu_1422_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_13_fu_1422_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_13_fu_1422_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_13_fu_1422_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_13_fu_1422_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_13_fu_1422_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_13_fu_1422_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_13_fu_1422_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_13_fu_1422_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_13_fu_1422_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_14_fu_896_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_15_fu_1001_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_15_fu_1001_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_15_fu_1001_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_15_fu_1001_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_15_fu_1001_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_15_fu_1001_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_15_fu_1001_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_15_fu_1001_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_15_fu_1001_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_15_fu_1001_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_15_fu_1001_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_15_fu_1001_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_16_fu_1079_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_16_fu_1079_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_16_fu_1079_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_16_fu_1079_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_16_fu_1079_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_16_fu_1079_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_16_fu_1079_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_16_fu_1079_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_16_fu_1079_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_16_fu_1079_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_16_fu_1079_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_16_fu_1079_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_i_9_n_3 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_17_fu_1107_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_17_reg_1896 : STD_LOGIC;
  signal icmp_ln878_17_reg_18960 : STD_LOGIC;
  signal icmp_ln878_18_fu_1218_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_18_fu_1218_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_18_fu_1218_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_18_fu_1218_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_18_fu_1218_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_18_fu_1218_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_18_fu_1218_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_18_fu_1218_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_18_fu_1218_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_18_fu_1218_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_18_fu_1218_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_18_fu_1218_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_19_fu_1313_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_19_fu_1313_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_19_fu_1313_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_19_fu_1313_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_19_fu_1313_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_19_fu_1313_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_19_fu_1313_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_19_fu_1313_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_19_fu_1313_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_19_fu_1313_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_19_fu_1313_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_19_fu_1313_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2 : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln878_1_fu_646_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_1_fu_646_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_1_reg_1635 : STD_LOGIC;
  signal \icmp_ln878_1_reg_1635[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_i_9_n_3 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_20_fu_1341_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_20_reg_1988 : STD_LOGIC;
  signal icmp_ln878_21_fu_1452_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_21_fu_1452_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_21_fu_1452_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_21_fu_1452_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_21_fu_1452_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_21_fu_1452_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_21_fu_1452_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_21_fu_1452_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_21_fu_1452_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_21_fu_1452_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_21_fu_1452_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_21_fu_1452_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_22_fu_954_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_23_fu_1017_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_23_fu_1017_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_23_fu_1017_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_23_fu_1017_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_23_fu_1017_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_23_fu_1017_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_23_fu_1017_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_23_fu_1017_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_23_fu_1017_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_23_fu_1017_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_23_fu_1017_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_23_fu_1017_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_24_fu_1133_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_24_fu_1133_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_24_fu_1133_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_24_fu_1133_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_24_fu_1133_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_24_fu_1133_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_24_fu_1133_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_24_fu_1133_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_24_fu_1133_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_24_fu_1133_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_24_fu_1133_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_24_fu_1133_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_i_9_n_3 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_25_fu_1161_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_25_reg_1918 : STD_LOGIC;
  signal icmp_ln878_26_fu_1248_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_26_fu_1248_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_26_fu_1248_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_26_fu_1248_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_26_fu_1248_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_26_fu_1248_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_26_fu_1248_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_26_fu_1248_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_26_fu_1248_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_26_fu_1248_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_26_fu_1248_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_26_fu_1248_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_27_fu_1367_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_27_fu_1367_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_27_fu_1367_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_27_fu_1367_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_27_fu_1367_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_27_fu_1367_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_27_fu_1367_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_27_fu_1367_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_27_fu_1367_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_27_fu_1367_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_27_fu_1367_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_27_fu_1367_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_i_9_n_3 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_28_fu_1395_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_28_reg_2010 : STD_LOGIC;
  signal icmp_ln878_29_fu_1482_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_29_fu_1482_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_29_fu_1482_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_29_fu_1482_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_29_fu_1482_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_29_fu_1482_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_29_fu_1482_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_29_fu_1482_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_29_fu_1482_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_29_fu_1482_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_29_fu_1482_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln878_2_reg_1649[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln878_2_reg_1649[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln878_2_reg_1649[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln878_2_reg_1649[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln878_2_reg_1649[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln878_2_reg_1649_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2 : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln878_3_fu_739_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_3_fu_739_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2 : STD_LOGIC;
  signal \icmp_ln878_4_fu_775_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln878_4_fu_775_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln878_4_fu_775_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln878_4_fu_775_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln878_4_fu_775_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln878_4_fu_775_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln878_4_fu_775_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln878_4_fu_775_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_4_fu_775_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln878_4_reg_1743[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln878_4_reg_1743_pp3_iter1_reg : STD_LOGIC;
  signal icmp_ln878_4_reg_1743_pp3_iter2_reg : STD_LOGIC;
  signal icmp_ln878_4_reg_1743_pp3_iter3_reg : STD_LOGIC;
  signal icmp_ln878_4_reg_1743_pp3_iter4_reg : STD_LOGIC;
  signal icmp_ln878_4_reg_1743_pp3_iter5_reg : STD_LOGIC;
  signal icmp_ln878_4_reg_1743_pp3_iter6_reg : STD_LOGIC;
  signal icmp_ln878_4_reg_1743_pp3_iter7_reg : STD_LOGIC;
  signal icmp_ln878_4_reg_1743_pp3_iter8_reg : STD_LOGIC;
  signal icmp_ln878_4_reg_1743_pp3_iter9_reg : STD_LOGIC;
  signal \^icmp_ln878_4_reg_1743_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2 : STD_LOGIC;
  signal \icmp_ln878_5_fu_780_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln878_5_fu_780_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln878_5_fu_780_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln878_5_fu_780_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln878_5_fu_780_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln878_5_fu_780_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln878_5_fu_780_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln878_5_fu_780_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln878_5_fu_780_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln878_5_fu_780_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln878_5_fu_780_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_5_fu_780_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln878_5_reg_1747[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln878_5_reg_1747_pp3_iter1_reg : STD_LOGIC;
  signal icmp_ln878_5_reg_1747_pp3_iter2_reg : STD_LOGIC;
  signal icmp_ln878_5_reg_1747_pp3_iter3_reg : STD_LOGIC;
  signal icmp_ln878_5_reg_1747_pp3_iter4_reg : STD_LOGIC;
  signal \^icmp_ln878_5_reg_1747_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_i_9_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_6_fu_844_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_7_fu_985_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_7_fu_985_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_7_fu_985_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_7_fu_985_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_7_fu_985_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_7_fu_985_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_7_fu_985_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_7_fu_985_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_7_fu_985_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_7_fu_985_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_7_fu_985_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_7_fu_985_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_i_9_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_8_fu_1037_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_i_9_n_3 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_9_fu_1059_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_9_reg_1874 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2 : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln878_fu_626_p2_carry__0_n_6\ : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_fu_626_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln878_reg_1626 : STD_LOGIC;
  signal \icmp_ln878_reg_1626[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln878_reg_1626_pp1_iter1_reg : STD_LOGIC;
  signal \icmp_ln882_reg_1766[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln882_reg_1766[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln882_reg_1766[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln882_reg_1766[0]_i_4_n_3\ : STD_LOGIC;
  signal icmp_ln882_reg_1766_pp3_iter10_reg : STD_LOGIC;
  signal \icmp_ln882_reg_1766_pp3_iter9_reg_reg[0]_srl6_n_3\ : STD_LOGIC;
  signal \icmp_ln882_reg_1766_reg_n_3_[0]\ : STD_LOGIC;
  signal load : STD_LOGIC;
  signal max_V_10_fu_910_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_10_reg_1811 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_11_fu_1011_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_11_reg_1844 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_12_fu_1091_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_12_reg_1885 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_V_13_fu_1212_p3__15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_14_fu_1230_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_14_reg_1936 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_15_fu_1325_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_15_reg_1977 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_V_16_fu_1446_p3__15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_V_18_fu_937_p3__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_19_fu_968_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_19_reg_1824 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_1_fu_858_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_1_reg_1798 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_V_1_reg_1798[7]_i_1_n_3\ : STD_LOGIC;
  signal max_V_20_fu_1027_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_20_reg_1851 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_21_fu_1145_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_21_reg_1907 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_V_22_fu_1242_p3__15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_23_fu_1260_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_23_reg_1943 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_24_fu_1379_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_24_reg_1999 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_V_25_fu_1476_p3__15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_2_fu_995_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_2_reg_1837 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_V_2_reg_1837[7]_i_1_n_3\ : STD_LOGIC;
  signal max_V_3_fu_1049_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_3_reg_1863 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_V_3_reg_1863[7]_i_1_n_3\ : STD_LOGIC;
  signal \max_V_4_fu_1182_p3__15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_5_fu_1200_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_5_reg_1929 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_V_5_reg_1929[7]_i_1_n_3\ : STD_LOGIC;
  signal max_V_6_fu_1283_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal max_V_6_reg_1955 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_V_6_reg_1955[7]_i_1_n_3\ : STD_LOGIC;
  signal \max_V_7_fu_1416_p3__15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_V_9_fu_879_p3__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_V_fu_833_p3__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \op2_assign_fu_659_p2_carry__0_n_3\ : STD_LOGIC;
  signal \op2_assign_fu_659_p2_carry__0_n_4\ : STD_LOGIC;
  signal \op2_assign_fu_659_p2_carry__0_n_5\ : STD_LOGIC;
  signal \op2_assign_fu_659_p2_carry__0_n_6\ : STD_LOGIC;
  signal \op2_assign_fu_659_p2_carry__1_n_3\ : STD_LOGIC;
  signal \op2_assign_fu_659_p2_carry__1_n_4\ : STD_LOGIC;
  signal \op2_assign_fu_659_p2_carry__1_n_5\ : STD_LOGIC;
  signal \op2_assign_fu_659_p2_carry__1_n_6\ : STD_LOGIC;
  signal \op2_assign_fu_659_p2_carry__2_n_5\ : STD_LOGIC;
  signal \op2_assign_fu_659_p2_carry__2_n_6\ : STD_LOGIC;
  signal op2_assign_fu_659_p2_carry_n_3 : STD_LOGIC;
  signal op2_assign_fu_659_p2_carry_n_4 : STD_LOGIC;
  signal op2_assign_fu_659_p2_carry_n_5 : STD_LOGIC;
  signal op2_assign_fu_659_p2_carry_n_6 : STD_LOGIC;
  signal op2_assign_reg_1639 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \op2_assign_reg_1639[0]_i_1_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_61_in : STD_LOGIC;
  signal p_Result_10_fu_886_p4 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_Result_11_reg_1818 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_11_reg_18180 : STD_LOGIC;
  signal p_Result_12_fu_1069_p4 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_Result_13_fu_1097_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_13_reg_1891 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_14_reg_1901 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_14_reg_19010 : STD_LOGIC;
  signal p_Result_15_fu_1303_p4 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_Result_16_fu_1331_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_16_reg_1983 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_17_reg_1993 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_17_reg_19930 : STD_LOGIC;
  signal p_Result_19_fu_944_p4 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_Result_20_reg_1831 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_21_fu_1123_p4 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_Result_22_fu_1151_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_22_reg_1913 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_23_reg_1923 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_24_fu_1357_p4 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_Result_25_fu_1385_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_25_reg_2005 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_26_reg_2015 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_27_fu_1501_p4 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \p_Result_27_reg_2021[23]_i_1_n_3\ : STD_LOGIC;
  signal p_Result_2_reg_1805 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_4_reg_1869 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Result_4_reg_1869[0]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_4_reg_1869[1]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_4_reg_1869[2]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_4_reg_1869[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_4_reg_1869[4]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_4_reg_1869[5]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_4_reg_1869[6]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_4_reg_1869[7]_i_1_n_3\ : STD_LOGIC;
  signal p_Result_5_reg_1879 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_7_reg_1961 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Result_7_reg_1961[0]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_7_reg_1961[1]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_7_reg_1961[2]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_7_reg_1961[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_7_reg_1961[4]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_7_reg_1961[5]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_7_reg_1961[6]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_7_reg_1961[7]_i_1_n_3\ : STD_LOGIC;
  signal p_Result_8_reg_1971 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_3_reg_487 : STD_LOGIC;
  signal p_Val2_3_reg_4870 : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[0]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[10]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[11]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[12]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[13]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[14]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[15]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[16]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[17]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[18]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[19]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[1]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[20]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[21]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[22]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[23]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[2]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[3]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[4]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[5]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[6]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[7]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[8]\ : STD_LOGIC;
  signal \p_Val2_3_reg_487_reg_n_3_[9]\ : STD_LOGIC;
  signal p_Val2_6_reg_510 : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[0]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[10]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[11]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[12]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[13]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[14]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[15]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[16]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[17]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[18]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[19]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[1]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[20]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[21]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[22]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[23]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[2]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[3]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[4]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[5]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[6]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[7]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[8]\ : STD_LOGIC;
  signal \p_Val2_6_reg_510_reg_n_3_[9]\ : STD_LOGIC;
  signal p_Val2_s_reg_440 : STD_LOGIC;
  signal p_Val2_s_reg_4400 : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[0]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[10]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[11]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[12]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[13]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[14]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[15]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[16]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[17]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[18]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[19]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[1]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[20]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[21]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[22]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[23]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[2]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[3]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[4]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[5]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[6]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[7]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[8]\ : STD_LOGIC;
  signal \p_Val2_s_reg_440_reg_n_3_[9]\ : STD_LOGIC;
  signal reg_564 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \row_V_reg_404[0]_i_3_n_3\ : STD_LOGIC;
  signal row_V_reg_404_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_V_reg_404_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \row_V_reg_404_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \row_V_reg_404_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \row_V_reg_404_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \row_V_reg_404_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \row_V_reg_404_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \row_V_reg_404_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \row_V_reg_404_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \row_V_reg_404_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \row_V_reg_404_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \row_V_reg_404_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \row_V_reg_404_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \row_V_reg_404_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \row_V_reg_404_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \row_V_reg_404_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \row_V_reg_404_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \row_V_reg_404_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \row_V_reg_404_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \row_V_reg_404_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \row_V_reg_404_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \row_V_reg_404_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \row_V_reg_404_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \row_V_reg_404_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \row_V_reg_404_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \row_V_reg_404_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \row_ind_V_0_0_fu_126[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_0_0_fu_126[1]_i_1_n_3\ : STD_LOGIC;
  signal row_ind_V_0_0_fu_126_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_ind_V_0_0_load_reg_1603_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_ind_V_0_reg_392[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_0_reg_392[1]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_0_reg_392_reg_n_3_[0]\ : STD_LOGIC;
  signal \row_ind_V_0_reg_392_reg_n_3_[1]\ : STD_LOGIC;
  signal \row_ind_V_1_0_fu_130[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_1_0_fu_130[1]_i_1_n_3\ : STD_LOGIC;
  signal row_ind_V_1_0_fu_130_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_ind_V_1_0_load_reg_1608_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_ind_V_1_1_reg_381[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_1_1_reg_381[1]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_1_1_reg_381_reg_n_3_[0]\ : STD_LOGIC;
  signal \row_ind_V_1_1_reg_381_reg_n_3_[1]\ : STD_LOGIC;
  signal \row_ind_V_1_reg_336[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_1_reg_336[1]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_1_reg_336_reg_n_3_[0]\ : STD_LOGIC;
  signal \row_ind_V_1_reg_336_reg_n_3_[1]\ : STD_LOGIC;
  signal \row_ind_V_2_0_fu_134[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_2_0_fu_134[1]_i_1_n_3\ : STD_LOGIC;
  signal row_ind_V_2_0_fu_134_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_ind_V_2_0_load_reg_1613_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_ind_V_2_reg_371 : STD_LOGIC;
  signal \row_ind_V_2_reg_371[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_2_reg_371[1]_i_2_n_3\ : STD_LOGIC;
  signal \row_ind_V_2_reg_371[1]_i_3_n_3\ : STD_LOGIC;
  signal \row_ind_V_2_reg_371[1]_i_4_n_3\ : STD_LOGIC;
  signal \row_ind_V_2_reg_371_reg_n_3_[0]\ : STD_LOGIC;
  signal \row_ind_V_2_reg_371_reg_n_3_[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal src_buf_V_0_0_reg_428 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf_V_0_1_reg_1793 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf_V_0_1_reg_17930 : STD_LOGIC;
  signal src_buf_V_1_0_reg_475 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf_V_1_1_reg_1858 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf_V_1_1_reg_18580 : STD_LOGIC;
  signal src_buf_V_2_0_reg_521 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \src_buf_V_2_0_reg_521[23]_i_2_n_3\ : STD_LOGIC;
  signal src_buf_V_2_1_reg_1950 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \src_buf_V_2_1_reg_1950[23]_i_1_n_3\ : STD_LOGIC;
  signal tobool_i_i_1106_1_fu_706_p2 : STD_LOGIC;
  signal tobool_i_i_1106_1_reg_1681 : STD_LOGIC;
  signal \tobool_i_i_1106_1_reg_1681[0]_i_2_n_3\ : STD_LOGIC;
  signal tobool_i_i_1106_2_fu_711_p2 : STD_LOGIC;
  signal tobool_i_i_1106_2_reg_1688 : STD_LOGIC;
  signal \tobool_i_i_1106_2_reg_1688[0]_i_2_n_3\ : STD_LOGIC;
  signal tobool_i_i_1106_fu_701_p2 : STD_LOGIC;
  signal tobool_i_i_1106_reg_1674 : STD_LOGIC;
  signal \tobool_i_i_1106_reg_1674[0]_i_2_n_3\ : STD_LOGIC;
  signal tobool_i_i_1126_fu_691_p2 : STD_LOGIC;
  signal tobool_i_i_1126_reg_1660 : STD_LOGIC;
  signal \tobool_i_i_1126_reg_1660[0]_i_2_n_3\ : STD_LOGIC;
  signal tobool_i_i_2114_1_fu_721_p2 : STD_LOGIC;
  signal tobool_i_i_2114_1_reg_1702 : STD_LOGIC;
  signal \tobool_i_i_2114_1_reg_1702[0]_i_3_n_3\ : STD_LOGIC;
  signal tobool_i_i_2114_2_fu_726_p2 : STD_LOGIC;
  signal tobool_i_i_2114_2_reg_1709 : STD_LOGIC;
  signal \tobool_i_i_2114_2_reg_1709[0]_i_2_n_3\ : STD_LOGIC;
  signal tobool_i_i_2114_fu_716_p2 : STD_LOGIC;
  signal tobool_i_i_2114_reg_1695 : STD_LOGIC;
  signal \tobool_i_i_2114_reg_1695[0]_i_2_n_3\ : STD_LOGIC;
  signal tobool_i_i_2135_fu_696_p2 : STD_LOGIC;
  signal tobool_i_i_2135_reg_1667 : STD_LOGIC;
  signal \tobool_i_i_2135_reg_1667[0]_i_2_n_3\ : STD_LOGIC;
  signal tobool_i_i_fu_686_p2 : STD_LOGIC;
  signal tobool_i_i_reg_1653 : STD_LOGIC;
  signal \tobool_i_i_reg_1653[0]_i_2_n_3\ : STD_LOGIC;
  signal trunc_ln124_reg_1724 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln138_1_reg_1733 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln138_reg_1728 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln878_1_fu_642_p1 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal zext_ln878_5_fu_771_p1 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal zext_ln878_fu_622_p1 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \NLW_add_ln1616_reg_1644_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln1616_reg_1644_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln691_1_reg_1630_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln691_1_reg_1630_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln691_reg_1621_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln691_reg_1621_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_cmp_i_i127_i_fu_744_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp_i_i127_i_fu_744_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_col_V_1_reg_1738_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_col_V_1_reg_1738_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln878_10_fu_1188_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_11_fu_1271_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_12_fu_1293_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_13_fu_1422_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_14_fu_896_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_15_fu_1001_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_16_fu_1079_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_17_fu_1107_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_18_fu_1218_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_19_fu_1313_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_1_fu_646_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_1_fu_646_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_20_fu_1341_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_21_fu_1452_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_22_fu_954_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_23_fu_1017_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_24_fu_1133_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_25_fu_1161_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_26_fu_1248_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_27_fu_1367_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_28_fu_1395_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_29_fu_1482_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_3_fu_739_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_3_fu_739_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_3_fu_739_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln878_3_fu_739_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_4_fu_775_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_4_fu_775_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln878_4_fu_775_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_5_fu_780_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_5_fu_780_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_6_fu_844_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_7_fu_985_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_8_fu_1037_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_9_fu_1059_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_fu_626_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_fu_626_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_op2_assign_fu_659_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_op2_assign_fu_659_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_row_V_reg_404_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_V_reg_404_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__0\ : label is "soft_lutpair148";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln1616_reg_1644_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1616_reg_1644_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1616_reg_1644_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1616_reg_1644_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln691_1_reg_1630_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \add_ln691_1_reg_1630_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \add_ln691_1_reg_1630_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \add_ln691_1_reg_1630_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \add_ln691_reg_1621_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \add_ln691_reg_1621_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \add_ln691_reg_1621_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \add_ln691_reg_1621_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair149";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp3_iter10_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[10]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[11]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[12]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[13]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[14]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[15]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[16]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[17]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[18]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[19]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[20]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[21]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[22]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[5]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[6]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[7]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[8]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[9]_i_1\ : label is "soft_lutpair162";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cmp_i_i127_i_fu_744_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp_i_i127_i_fu_744_p2_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \col_V_1_reg_1738_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \col_V_1_reg_1738_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \col_V_1_reg_1738_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \col_V_1_reg_1738_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \col_V_reg_416[12]_i_3\ : label is "soft_lutpair145";
  attribute COMPARATOR_THRESHOLD of icmp_ln878_10_fu_1188_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_11_fu_1271_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_12_fu_1293_p2_carry : label is 11;
  attribute SOFT_HLUTNM of icmp_ln878_12_fu_1293_p2_carry_i_10 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of icmp_ln878_12_fu_1293_p2_carry_i_11 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of icmp_ln878_12_fu_1293_p2_carry_i_12 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of icmp_ln878_12_fu_1293_p2_carry_i_9 : label is "soft_lutpair135";
  attribute COMPARATOR_THRESHOLD of icmp_ln878_13_fu_1422_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_14_fu_896_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_15_fu_1001_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_16_fu_1079_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_17_fu_1107_p2_carry : label is 11;
  attribute SOFT_HLUTNM of icmp_ln878_17_fu_1107_p2_carry_i_10 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of icmp_ln878_17_fu_1107_p2_carry_i_11 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of icmp_ln878_17_fu_1107_p2_carry_i_12 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of icmp_ln878_17_fu_1107_p2_carry_i_9 : label is "soft_lutpair133";
  attribute COMPARATOR_THRESHOLD of icmp_ln878_18_fu_1218_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_19_fu_1313_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_1_fu_646_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_1_fu_646_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_20_fu_1341_p2_carry : label is 11;
  attribute SOFT_HLUTNM of icmp_ln878_20_fu_1341_p2_carry_i_10 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of icmp_ln878_20_fu_1341_p2_carry_i_11 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of icmp_ln878_20_fu_1341_p2_carry_i_12 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of icmp_ln878_20_fu_1341_p2_carry_i_9 : label is "soft_lutpair136";
  attribute COMPARATOR_THRESHOLD of icmp_ln878_21_fu_1452_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_22_fu_954_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_23_fu_1017_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_24_fu_1133_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_25_fu_1161_p2_carry : label is 11;
  attribute SOFT_HLUTNM of icmp_ln878_25_fu_1161_p2_carry_i_10 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of icmp_ln878_25_fu_1161_p2_carry_i_11 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of icmp_ln878_25_fu_1161_p2_carry_i_12 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of icmp_ln878_25_fu_1161_p2_carry_i_9 : label is "soft_lutpair134";
  attribute COMPARATOR_THRESHOLD of icmp_ln878_26_fu_1248_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_27_fu_1367_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_28_fu_1395_p2_carry : label is 11;
  attribute SOFT_HLUTNM of icmp_ln878_28_fu_1395_p2_carry_i_10 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of icmp_ln878_28_fu_1395_p2_carry_i_11 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of icmp_ln878_28_fu_1395_p2_carry_i_12 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of icmp_ln878_28_fu_1395_p2_carry_i_9 : label is "soft_lutpair137";
  attribute COMPARATOR_THRESHOLD of icmp_ln878_29_fu_1482_p2_carry : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln878_2_reg_1649[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \icmp_ln878_2_reg_1649[0]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \icmp_ln878_2_reg_1649[0]_i_5\ : label is "soft_lutpair156";
  attribute COMPARATOR_THRESHOLD of icmp_ln878_3_fu_739_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_3_fu_739_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_3_fu_739_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_4_fu_775_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_4_fu_775_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of icmp_ln878_4_fu_775_p2_carry_i_11 : label is "soft_lutpair145";
  attribute COMPARATOR_THRESHOLD of icmp_ln878_5_fu_780_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_5_fu_780_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_6_fu_844_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_7_fu_985_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_8_fu_1037_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln878_9_fu_1059_p2_carry : label is 11;
  attribute SOFT_HLUTNM of icmp_ln878_9_fu_1059_p2_carry_i_10 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of icmp_ln878_9_fu_1059_p2_carry_i_11 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of icmp_ln878_9_fu_1059_p2_carry_i_12 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of icmp_ln878_9_fu_1059_p2_carry_i_9 : label is "soft_lutpair132";
  attribute COMPARATOR_THRESHOLD of icmp_ln878_fu_626_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_fu_626_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of icmp_ln878_fu_626_p2_carry_i_13 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of icmp_ln878_fu_626_p2_carry_i_9 : label is "soft_lutpair147";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln882_reg_1766_pp3_iter9_reg_reg[0]_srl6\ : label is "inst/\erode_0_9_1080_1920_2_3_3_1_1_U0/grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln882_reg_1766_pp3_iter9_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \icmp_ln882_reg_1766_pp3_iter9_reg_reg[0]_srl6\ : label is "inst/\erode_0_9_1080_1920_2_3_3_1_1_U0/grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln882_reg_1766_pp3_iter9_reg_reg[0]_srl6 ";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \p_Result_13_reg_1891[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \p_Result_13_reg_1891[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \p_Result_13_reg_1891[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \p_Result_13_reg_1891[7]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \p_Result_16_reg_1983[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \p_Result_16_reg_1983[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \p_Result_16_reg_1983[5]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \p_Result_16_reg_1983[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \p_Result_22_reg_1913[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \p_Result_22_reg_1913[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \p_Result_22_reg_1913[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \p_Result_22_reg_1913[7]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \p_Result_25_reg_2005[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \p_Result_25_reg_2005[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \p_Result_25_reg_2005[5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \p_Result_25_reg_2005[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \p_Result_4_reg_1869[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \p_Result_4_reg_1869[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \p_Result_4_reg_1869[5]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \p_Result_4_reg_1869[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \p_Result_7_reg_1961[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \p_Result_7_reg_1961[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \p_Result_7_reg_1961[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \p_Result_7_reg_1961[7]_i_1\ : label is "soft_lutpair135";
  attribute ADDER_THRESHOLD of \row_V_reg_404_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \row_V_reg_404_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_V_reg_404_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_V_reg_404_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \row_ind_V_0_0_fu_126[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \row_ind_V_0_0_fu_126[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \row_ind_V_0_reg_392[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \row_ind_V_0_reg_392[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \row_ind_V_1_0_fu_130[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \row_ind_V_1_0_fu_130[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \row_ind_V_1_1_reg_381[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \row_ind_V_1_1_reg_381[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \row_ind_V_1_reg_336[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \row_ind_V_1_reg_336[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \row_ind_V_2_0_fu_134[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \row_ind_V_2_0_fu_134[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \row_ind_V_2_reg_371[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \row_ind_V_2_reg_371[1]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \row_ind_V_2_reg_371[1]_i_4\ : label is "soft_lutpair144";
begin
  E(0) <= \^e\(0);
  \cmp_i_i127_i_reg_1720_reg[0]_0\ <= \^cmp_i_i127_i_reg_1720_reg[0]_0\;
  \icmp_ln878_4_reg_1743_reg[0]_0\ <= \^icmp_ln878_4_reg_1743_reg[0]_0\;
  \icmp_ln878_5_reg_1747_reg[0]_0\ <= \^icmp_ln878_5_reg_1747_reg[0]_0\;
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => img_out_data_full_n,
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => \ap_block_pp3_stage0_11001__0\,
      I3 => ap_enable_reg_pp3_iter11_reg_n_3,
      I4 => icmp_ln882_reg_1766_pp3_iter10_reg,
      O => internal_full_n_reg(0)
    );
\add_ln1616_reg_1644[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_1593(0),
      O => add_ln1616_fu_665_p2(0)
    );
\add_ln1616_reg_1644_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(0),
      Q => add_ln1616_reg_1644(0),
      R => '0'
    );
\add_ln1616_reg_1644_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(10),
      Q => add_ln1616_reg_1644(10),
      R => '0'
    );
\add_ln1616_reg_1644_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(11),
      Q => add_ln1616_reg_1644(11),
      R => '0'
    );
\add_ln1616_reg_1644_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(12),
      Q => add_ln1616_reg_1644(12),
      R => '0'
    );
\add_ln1616_reg_1644_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1616_reg_1644_reg[8]_i_1_n_3\,
      CO(3) => \add_ln1616_reg_1644_reg[12]_i_1_n_3\,
      CO(2) => \add_ln1616_reg_1644_reg[12]_i_1_n_4\,
      CO(1) => \add_ln1616_reg_1644_reg[12]_i_1_n_5\,
      CO(0) => \add_ln1616_reg_1644_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1616_fu_665_p2(12 downto 9),
      S(3 downto 0) => empty_reg_1593(12 downto 9)
    );
\add_ln1616_reg_1644_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(13),
      Q => add_ln1616_reg_1644(13),
      R => '0'
    );
\add_ln1616_reg_1644_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1616_reg_1644_reg[12]_i_1_n_3\,
      CO(3 downto 0) => \NLW_add_ln1616_reg_1644_reg[13]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln1616_reg_1644_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln1616_fu_665_p2(13),
      S(3 downto 1) => B"000",
      S(0) => empty_reg_1593(13)
    );
\add_ln1616_reg_1644_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(1),
      Q => add_ln1616_reg_1644(1),
      R => '0'
    );
\add_ln1616_reg_1644_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(2),
      Q => add_ln1616_reg_1644(2),
      R => '0'
    );
\add_ln1616_reg_1644_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(3),
      Q => add_ln1616_reg_1644(3),
      R => '0'
    );
\add_ln1616_reg_1644_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(4),
      Q => add_ln1616_reg_1644(4),
      R => '0'
    );
\add_ln1616_reg_1644_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln1616_reg_1644_reg[4]_i_1_n_3\,
      CO(2) => \add_ln1616_reg_1644_reg[4]_i_1_n_4\,
      CO(1) => \add_ln1616_reg_1644_reg[4]_i_1_n_5\,
      CO(0) => \add_ln1616_reg_1644_reg[4]_i_1_n_6\,
      CYINIT => empty_reg_1593(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1616_fu_665_p2(4 downto 1),
      S(3 downto 0) => empty_reg_1593(4 downto 1)
    );
\add_ln1616_reg_1644_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(5),
      Q => add_ln1616_reg_1644(5),
      R => '0'
    );
\add_ln1616_reg_1644_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(6),
      Q => add_ln1616_reg_1644(6),
      R => '0'
    );
\add_ln1616_reg_1644_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(7),
      Q => add_ln1616_reg_1644(7),
      R => '0'
    );
\add_ln1616_reg_1644_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(8),
      Q => add_ln1616_reg_1644(8),
      R => '0'
    );
\add_ln1616_reg_1644_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1616_reg_1644_reg[4]_i_1_n_3\,
      CO(3) => \add_ln1616_reg_1644_reg[8]_i_1_n_3\,
      CO(2) => \add_ln1616_reg_1644_reg[8]_i_1_n_4\,
      CO(1) => \add_ln1616_reg_1644_reg[8]_i_1_n_5\,
      CO(0) => \add_ln1616_reg_1644_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1616_fu_665_p2(8 downto 5),
      S(3 downto 0) => empty_reg_1593(8 downto 5)
    );
\add_ln1616_reg_1644_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln1616_fu_665_p2(9),
      Q => add_ln1616_reg_1644(9),
      R => '0'
    );
\add_ln691_1_reg_1630[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_CS_fsm_pp2_stage0,
      O => \add_ln691_1_reg_1630[0]_i_1_n_3\
    );
\add_ln691_1_reg_1630[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(3),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => icmp_ln878_1_reg_1635,
      I4 => \i_col_V_0_reg_359_reg_n_3_[3]\,
      O => \add_ln691_1_reg_1630[0]_i_3_n_3\
    );
\add_ln691_1_reg_1630[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(2),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => icmp_ln878_1_reg_1635,
      I4 => \i_col_V_0_reg_359_reg_n_3_[2]\,
      O => \add_ln691_1_reg_1630[0]_i_4_n_3\
    );
\add_ln691_1_reg_1630[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(1),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => icmp_ln878_1_reg_1635,
      I4 => \i_col_V_0_reg_359_reg_n_3_[1]\,
      O => \add_ln691_1_reg_1630[0]_i_5_n_3\
    );
\add_ln691_1_reg_1630[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555D555"
    )
        port map (
      I0 => \i_col_V_0_reg_359_reg_n_3_[0]\,
      I1 => icmp_ln878_1_reg_1635,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => add_ln691_1_reg_1630_reg(0),
      O => \add_ln691_1_reg_1630[0]_i_6_n_3\
    );
\add_ln691_1_reg_1630[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(12),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => icmp_ln878_1_reg_1635,
      I4 => \i_col_V_0_reg_359_reg_n_3_[12]\,
      O => \add_ln691_1_reg_1630[12]_i_2_n_3\
    );
\add_ln691_1_reg_1630[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(7),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => icmp_ln878_1_reg_1635,
      I4 => \i_col_V_0_reg_359_reg_n_3_[7]\,
      O => \add_ln691_1_reg_1630[4]_i_2_n_3\
    );
\add_ln691_1_reg_1630[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(6),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => icmp_ln878_1_reg_1635,
      I4 => \i_col_V_0_reg_359_reg_n_3_[6]\,
      O => \add_ln691_1_reg_1630[4]_i_3_n_3\
    );
\add_ln691_1_reg_1630[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(5),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => icmp_ln878_1_reg_1635,
      I4 => \i_col_V_0_reg_359_reg_n_3_[5]\,
      O => \add_ln691_1_reg_1630[4]_i_4_n_3\
    );
\add_ln691_1_reg_1630[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(4),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => icmp_ln878_1_reg_1635,
      I4 => \i_col_V_0_reg_359_reg_n_3_[4]\,
      O => \add_ln691_1_reg_1630[4]_i_5_n_3\
    );
\add_ln691_1_reg_1630[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(11),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => icmp_ln878_1_reg_1635,
      I4 => \i_col_V_0_reg_359_reg_n_3_[11]\,
      O => \add_ln691_1_reg_1630[8]_i_2_n_3\
    );
\add_ln691_1_reg_1630[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(10),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => icmp_ln878_1_reg_1635,
      I4 => \i_col_V_0_reg_359_reg_n_3_[10]\,
      O => \add_ln691_1_reg_1630[8]_i_3_n_3\
    );
\add_ln691_1_reg_1630[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(9),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => icmp_ln878_1_reg_1635,
      I4 => \i_col_V_0_reg_359_reg_n_3_[9]\,
      O => \add_ln691_1_reg_1630[8]_i_4_n_3\
    );
\add_ln691_1_reg_1630[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(8),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => icmp_ln878_1_reg_1635,
      I4 => \i_col_V_0_reg_359_reg_n_3_[8]\,
      O => \add_ln691_1_reg_1630[8]_i_5_n_3\
    );
\add_ln691_1_reg_1630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[0]_i_2_n_10\,
      Q => add_ln691_1_reg_1630_reg(0),
      R => '0'
    );
\add_ln691_1_reg_1630_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln691_1_reg_1630_reg[0]_i_2_n_3\,
      CO(2) => \add_ln691_1_reg_1630_reg[0]_i_2_n_4\,
      CO(1) => \add_ln691_1_reg_1630_reg[0]_i_2_n_5\,
      CO(0) => \add_ln691_1_reg_1630_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \add_ln691_1_reg_1630_reg[0]_i_2_n_7\,
      O(2) => \add_ln691_1_reg_1630_reg[0]_i_2_n_8\,
      O(1) => \add_ln691_1_reg_1630_reg[0]_i_2_n_9\,
      O(0) => \add_ln691_1_reg_1630_reg[0]_i_2_n_10\,
      S(3) => \add_ln691_1_reg_1630[0]_i_3_n_3\,
      S(2) => \add_ln691_1_reg_1630[0]_i_4_n_3\,
      S(1) => \add_ln691_1_reg_1630[0]_i_5_n_3\,
      S(0) => \add_ln691_1_reg_1630[0]_i_6_n_3\
    );
\add_ln691_1_reg_1630_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[8]_i_1_n_8\,
      Q => add_ln691_1_reg_1630_reg(10),
      R => '0'
    );
\add_ln691_1_reg_1630_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[8]_i_1_n_7\,
      Q => add_ln691_1_reg_1630_reg(11),
      R => '0'
    );
\add_ln691_1_reg_1630_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[12]_i_1_n_10\,
      Q => add_ln691_1_reg_1630_reg(12),
      R => '0'
    );
\add_ln691_1_reg_1630_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln691_1_reg_1630_reg[8]_i_1_n_3\,
      CO(3 downto 0) => \NLW_add_ln691_1_reg_1630_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln691_1_reg_1630_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_ln691_1_reg_1630_reg[12]_i_1_n_10\,
      S(3 downto 1) => B"000",
      S(0) => \add_ln691_1_reg_1630[12]_i_2_n_3\
    );
\add_ln691_1_reg_1630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[0]_i_2_n_9\,
      Q => add_ln691_1_reg_1630_reg(1),
      R => '0'
    );
\add_ln691_1_reg_1630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[0]_i_2_n_8\,
      Q => add_ln691_1_reg_1630_reg(2),
      R => '0'
    );
\add_ln691_1_reg_1630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[0]_i_2_n_7\,
      Q => add_ln691_1_reg_1630_reg(3),
      R => '0'
    );
\add_ln691_1_reg_1630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[4]_i_1_n_10\,
      Q => add_ln691_1_reg_1630_reg(4),
      R => '0'
    );
\add_ln691_1_reg_1630_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln691_1_reg_1630_reg[0]_i_2_n_3\,
      CO(3) => \add_ln691_1_reg_1630_reg[4]_i_1_n_3\,
      CO(2) => \add_ln691_1_reg_1630_reg[4]_i_1_n_4\,
      CO(1) => \add_ln691_1_reg_1630_reg[4]_i_1_n_5\,
      CO(0) => \add_ln691_1_reg_1630_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln691_1_reg_1630_reg[4]_i_1_n_7\,
      O(2) => \add_ln691_1_reg_1630_reg[4]_i_1_n_8\,
      O(1) => \add_ln691_1_reg_1630_reg[4]_i_1_n_9\,
      O(0) => \add_ln691_1_reg_1630_reg[4]_i_1_n_10\,
      S(3) => \add_ln691_1_reg_1630[4]_i_2_n_3\,
      S(2) => \add_ln691_1_reg_1630[4]_i_3_n_3\,
      S(1) => \add_ln691_1_reg_1630[4]_i_4_n_3\,
      S(0) => \add_ln691_1_reg_1630[4]_i_5_n_3\
    );
\add_ln691_1_reg_1630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[4]_i_1_n_9\,
      Q => add_ln691_1_reg_1630_reg(5),
      R => '0'
    );
\add_ln691_1_reg_1630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[4]_i_1_n_8\,
      Q => add_ln691_1_reg_1630_reg(6),
      R => '0'
    );
\add_ln691_1_reg_1630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[4]_i_1_n_7\,
      Q => add_ln691_1_reg_1630_reg(7),
      R => '0'
    );
\add_ln691_1_reg_1630_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[8]_i_1_n_10\,
      Q => add_ln691_1_reg_1630_reg(8),
      R => '0'
    );
\add_ln691_1_reg_1630_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln691_1_reg_1630_reg[4]_i_1_n_3\,
      CO(3) => \add_ln691_1_reg_1630_reg[8]_i_1_n_3\,
      CO(2) => \add_ln691_1_reg_1630_reg[8]_i_1_n_4\,
      CO(1) => \add_ln691_1_reg_1630_reg[8]_i_1_n_5\,
      CO(0) => \add_ln691_1_reg_1630_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln691_1_reg_1630_reg[8]_i_1_n_7\,
      O(2) => \add_ln691_1_reg_1630_reg[8]_i_1_n_8\,
      O(1) => \add_ln691_1_reg_1630_reg[8]_i_1_n_9\,
      O(0) => \add_ln691_1_reg_1630_reg[8]_i_1_n_10\,
      S(3) => \add_ln691_1_reg_1630[8]_i_2_n_3\,
      S(2) => \add_ln691_1_reg_1630[8]_i_3_n_3\,
      S(1) => \add_ln691_1_reg_1630[8]_i_4_n_3\,
      S(0) => \add_ln691_1_reg_1630[8]_i_5_n_3\
    );
\add_ln691_1_reg_1630_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln691_1_reg_1630[0]_i_1_n_3\,
      D => \add_ln691_1_reg_1630_reg[8]_i_1_n_9\,
      Q => add_ln691_1_reg_1630_reg(9),
      R => '0'
    );
\add_ln691_reg_1621[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_3,
      I1 => icmp_ln878_reg_1626,
      I2 => img_in_data_empty_n,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => ap_enable_reg_pp1_iter0,
      O => sel
    );
\add_ln691_reg_1621[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[3]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => icmp_ln878_reg_1626,
      I4 => add_ln691_reg_1621_reg(3),
      O => \add_ln691_reg_1621[0]_i_3_n_3\
    );
\add_ln691_reg_1621[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[2]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => icmp_ln878_reg_1626,
      I4 => add_ln691_reg_1621_reg(2),
      O => \add_ln691_reg_1621[0]_i_4_n_3\
    );
\add_ln691_reg_1621[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[1]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => icmp_ln878_reg_1626,
      I4 => add_ln691_reg_1621_reg(1),
      O => \add_ln691_reg_1621[0]_i_5_n_3\
    );
\add_ln691_reg_1621[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40007FFF"
    )
        port map (
      I0 => add_ln691_reg_1621_reg(0),
      I1 => icmp_ln878_reg_1626,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \i_col_046_0_reg_347_reg_n_3_[0]\,
      O => \add_ln691_reg_1621[0]_i_6_n_3\
    );
\add_ln691_reg_1621[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[12]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => icmp_ln878_reg_1626,
      I4 => add_ln691_reg_1621_reg(12),
      O => \add_ln691_reg_1621[12]_i_2_n_3\
    );
\add_ln691_reg_1621[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[7]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => icmp_ln878_reg_1626,
      I4 => add_ln691_reg_1621_reg(7),
      O => \add_ln691_reg_1621[4]_i_2_n_3\
    );
\add_ln691_reg_1621[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[6]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => icmp_ln878_reg_1626,
      I4 => add_ln691_reg_1621_reg(6),
      O => \add_ln691_reg_1621[4]_i_3_n_3\
    );
\add_ln691_reg_1621[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[5]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => icmp_ln878_reg_1626,
      I4 => add_ln691_reg_1621_reg(5),
      O => \add_ln691_reg_1621[4]_i_4_n_3\
    );
\add_ln691_reg_1621[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[4]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => icmp_ln878_reg_1626,
      I4 => add_ln691_reg_1621_reg(4),
      O => \add_ln691_reg_1621[4]_i_5_n_3\
    );
\add_ln691_reg_1621[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[11]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => icmp_ln878_reg_1626,
      I4 => add_ln691_reg_1621_reg(11),
      O => \add_ln691_reg_1621[8]_i_2_n_3\
    );
\add_ln691_reg_1621[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[10]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => icmp_ln878_reg_1626,
      I4 => add_ln691_reg_1621_reg(10),
      O => \add_ln691_reg_1621[8]_i_3_n_3\
    );
\add_ln691_reg_1621[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[9]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => icmp_ln878_reg_1626,
      I4 => add_ln691_reg_1621_reg(9),
      O => \add_ln691_reg_1621[8]_i_4_n_3\
    );
\add_ln691_reg_1621[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[8]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => icmp_ln878_reg_1626,
      I4 => add_ln691_reg_1621_reg(8),
      O => \add_ln691_reg_1621[8]_i_5_n_3\
    );
\add_ln691_reg_1621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[0]_i_2_n_10\,
      Q => add_ln691_reg_1621_reg(0),
      R => '0'
    );
\add_ln691_reg_1621_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln691_reg_1621_reg[0]_i_2_n_3\,
      CO(2) => \add_ln691_reg_1621_reg[0]_i_2_n_4\,
      CO(1) => \add_ln691_reg_1621_reg[0]_i_2_n_5\,
      CO(0) => \add_ln691_reg_1621_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \add_ln691_reg_1621_reg[0]_i_2_n_7\,
      O(2) => \add_ln691_reg_1621_reg[0]_i_2_n_8\,
      O(1) => \add_ln691_reg_1621_reg[0]_i_2_n_9\,
      O(0) => \add_ln691_reg_1621_reg[0]_i_2_n_10\,
      S(3) => \add_ln691_reg_1621[0]_i_3_n_3\,
      S(2) => \add_ln691_reg_1621[0]_i_4_n_3\,
      S(1) => \add_ln691_reg_1621[0]_i_5_n_3\,
      S(0) => \add_ln691_reg_1621[0]_i_6_n_3\
    );
\add_ln691_reg_1621_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[8]_i_1_n_8\,
      Q => add_ln691_reg_1621_reg(10),
      R => '0'
    );
\add_ln691_reg_1621_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[8]_i_1_n_7\,
      Q => add_ln691_reg_1621_reg(11),
      R => '0'
    );
\add_ln691_reg_1621_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[12]_i_1_n_10\,
      Q => add_ln691_reg_1621_reg(12),
      R => '0'
    );
\add_ln691_reg_1621_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln691_reg_1621_reg[8]_i_1_n_3\,
      CO(3 downto 0) => \NLW_add_ln691_reg_1621_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln691_reg_1621_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_ln691_reg_1621_reg[12]_i_1_n_10\,
      S(3 downto 1) => B"000",
      S(0) => \add_ln691_reg_1621[12]_i_2_n_3\
    );
\add_ln691_reg_1621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[0]_i_2_n_9\,
      Q => add_ln691_reg_1621_reg(1),
      R => '0'
    );
\add_ln691_reg_1621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[0]_i_2_n_8\,
      Q => add_ln691_reg_1621_reg(2),
      R => '0'
    );
\add_ln691_reg_1621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[0]_i_2_n_7\,
      Q => add_ln691_reg_1621_reg(3),
      R => '0'
    );
\add_ln691_reg_1621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[4]_i_1_n_10\,
      Q => add_ln691_reg_1621_reg(4),
      R => '0'
    );
\add_ln691_reg_1621_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln691_reg_1621_reg[0]_i_2_n_3\,
      CO(3) => \add_ln691_reg_1621_reg[4]_i_1_n_3\,
      CO(2) => \add_ln691_reg_1621_reg[4]_i_1_n_4\,
      CO(1) => \add_ln691_reg_1621_reg[4]_i_1_n_5\,
      CO(0) => \add_ln691_reg_1621_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln691_reg_1621_reg[4]_i_1_n_7\,
      O(2) => \add_ln691_reg_1621_reg[4]_i_1_n_8\,
      O(1) => \add_ln691_reg_1621_reg[4]_i_1_n_9\,
      O(0) => \add_ln691_reg_1621_reg[4]_i_1_n_10\,
      S(3) => \add_ln691_reg_1621[4]_i_2_n_3\,
      S(2) => \add_ln691_reg_1621[4]_i_3_n_3\,
      S(1) => \add_ln691_reg_1621[4]_i_4_n_3\,
      S(0) => \add_ln691_reg_1621[4]_i_5_n_3\
    );
\add_ln691_reg_1621_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[4]_i_1_n_9\,
      Q => add_ln691_reg_1621_reg(5),
      R => '0'
    );
\add_ln691_reg_1621_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[4]_i_1_n_8\,
      Q => add_ln691_reg_1621_reg(6),
      R => '0'
    );
\add_ln691_reg_1621_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[4]_i_1_n_7\,
      Q => add_ln691_reg_1621_reg(7),
      R => '0'
    );
\add_ln691_reg_1621_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[8]_i_1_n_10\,
      Q => add_ln691_reg_1621_reg(8),
      R => '0'
    );
\add_ln691_reg_1621_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln691_reg_1621_reg[4]_i_1_n_3\,
      CO(3) => \add_ln691_reg_1621_reg[8]_i_1_n_3\,
      CO(2) => \add_ln691_reg_1621_reg[8]_i_1_n_4\,
      CO(1) => \add_ln691_reg_1621_reg[8]_i_1_n_5\,
      CO(0) => \add_ln691_reg_1621_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln691_reg_1621_reg[8]_i_1_n_7\,
      O(2) => \add_ln691_reg_1621_reg[8]_i_1_n_8\,
      O(1) => \add_ln691_reg_1621_reg[8]_i_1_n_9\,
      O(0) => \add_ln691_reg_1621_reg[8]_i_1_n_10\,
      S(3) => \add_ln691_reg_1621[8]_i_2_n_3\,
      S(2) => \add_ln691_reg_1621[8]_i_3_n_3\,
      S(1) => \add_ln691_reg_1621[8]_i_4_n_3\,
      S(0) => \add_ln691_reg_1621[8]_i_5_n_3\
    );
\add_ln691_reg_1621_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \add_ln691_reg_1621_reg[8]_i_1_n_9\,
      Q => add_ln691_reg_1621_reg(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F2222"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg,
      I2 => icmp_ln878_3_fu_739_p2,
      I3 => \icmp_ln878_2_reg_1649_reg_n_3_[0]\,
      I4 => ap_CS_fsm_state11,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F44444F444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_1\,
      I1 => \ap_CS_fsm_reg[0]_0\(0),
      I2 => \ap_CS_fsm_reg[0]_0\(2),
      I3 => ap_CS_fsm_state1,
      I4 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg,
      I5 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F8F8"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg,
      I2 => ap_CS_fsm_state2,
      I3 => \row_ind_V_1_reg_336_reg_n_3_[1]\,
      I4 => \row_ind_V_1_reg_336_reg_n_3_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \row_ind_V_1_reg_336_reg_n_3_[0]\,
      I1 => \row_ind_V_1_reg_336_reg_n_3_[1]\,
      I2 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_1__1_n_3\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(1),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => ap_CS_fsm_state1,
      I3 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg,
      I4 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_ready,
      O => D(1)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEEEFCCCCCCCC"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_3,
      I1 => ap_CS_fsm_state3,
      I2 => ap_enable_reg_pp1_iter2_reg_n_3,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => icmp_ln878_fu_626_p2,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => icmp_ln878_3_fu_739_p2,
      I1 => \icmp_ln878_2_reg_1649_reg_n_3_[0]\,
      I2 => ap_CS_fsm_state11,
      O => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_ready
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020200020000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \ap_CS_fsm[4]_i_2__1_n_3\,
      I3 => icmp_ln878_fu_626_p2,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_enable_reg_pp1_iter2_reg_n_3,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_3,
      I1 => icmp_ln878_reg_1626,
      I2 => img_in_data_empty_n,
      O => \ap_CS_fsm[4]_i_2__1_n_3\
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_enable_reg_pp2_iter0,
      I2 => icmp_ln878_1_fu_646_p2,
      I3 => ap_CS_fsm_pp2_stage0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => icmp_ln878_1_fu_646_p2,
      I2 => ap_enable_reg_pp2_iter0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state24,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => icmp_ln878_3_fu_739_p2,
      I1 => \icmp_ln878_2_reg_1649_reg_n_3_[0]\,
      I2 => ap_CS_fsm_state11,
      I3 => \ap_CS_fsm[8]_i_2_n_3\,
      I4 => ap_CS_fsm_pp3_stage0,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0FB"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter8,
      I1 => ap_enable_reg_pp3_iter9,
      I2 => \ap_block_pp3_stage0_11001__0\,
      I3 => ap_enable_reg_pp3_iter11_reg_n_3,
      I4 => ap_enable_reg_pp3_iter10,
      O => \ap_CS_fsm[8]_i_2_n_3\
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000220020"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => ap_enable_reg_pp3_iter10,
      I2 => ap_enable_reg_pp3_iter11_reg_n_3,
      I3 => \ap_block_pp3_stage0_11001__0\,
      I4 => ap_enable_reg_pp3_iter9,
      I5 => ap_enable_reg_pp3_iter8,
      O => \ap_CS_fsm[9]_i_1_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__1_n_3\,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp3_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[9]_i_1_n_3\,
      Q => ap_CS_fsm_state24,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp1_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_state3,
      I2 => ap_rst_n,
      I3 => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      I4 => icmp_ln878_fu_626_p2,
      O => \ap_enable_reg_pp1_iter0_i_1__0_n_3\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__0_n_3\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8888880C000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_rst_n,
      I2 => img_in_data_empty_n,
      I3 => icmp_ln878_reg_1626,
      I4 => ap_enable_reg_pp1_iter1_reg_n_3,
      I5 => icmp_ln878_fu_626_p2,
      O => \ap_enable_reg_pp1_iter1_i_1__0_n_3\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__0_n_3\,
      Q => ap_enable_reg_pp1_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp1_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC0000C8CC0000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2_reg_n_3,
      I1 => ap_rst_n,
      I2 => img_in_data_empty_n,
      I3 => icmp_ln878_reg_1626,
      I4 => ap_enable_reg_pp1_iter1_reg_n_3,
      I5 => ap_CS_fsm_state3,
      O => ap_enable_reg_pp1_iter2_i_1_n_3
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter2_i_1_n_3,
      Q => ap_enable_reg_pp1_iter2_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_CS_fsm_state7,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => icmp_ln878_1_fu_646_p2,
      O => ap_enable_reg_pp2_iter0_i_1_n_3
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_3,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln878_1_fu_646_p2,
      I1 => ap_enable_reg_pp2_iter0,
      O => ap_enable_reg_pp2_iter1_i_1_n_3
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_3,
      Q => ap_enable_reg_pp2_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E000E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => \cmp_i_i127_i_reg_1720[0]_i_1_n_3\,
      I2 => ap_rst_n,
      I3 => icmp_ln878_4_fu_775_p2,
      I4 => ap_CS_fsm_pp3_stage0,
      I5 => \ap_block_pp3_stage0_11001__0\,
      O => ap_enable_reg_pp3_iter0_i_1_n_3
    );
ap_enable_reg_pp3_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter0_i_1_n_3,
      Q => ap_enable_reg_pp3_iter0,
      R => '0'
    );
ap_enable_reg_pp3_iter10_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter9,
      I1 => ap_enable_reg_pp3_iter8,
      O => ap_enable_reg_pp3_iter10_i_1_n_3
    );
ap_enable_reg_pp3_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter10_i_1_n_3,
      Q => ap_enable_reg_pp3_iter10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => ap_enable_reg_pp3_iter11_reg_n_3,
      I2 => ap_rst_n,
      I3 => \ap_block_pp3_stage0_11001__0\,
      I4 => \cmp_i_i127_i_reg_1720[0]_i_1_n_3\,
      O => ap_enable_reg_pp3_iter11_i_1_n_3
    );
ap_enable_reg_pp3_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter11_i_1_n_3,
      Q => ap_enable_reg_pp3_iter11_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp3_iter1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_block_pp3_stage0_11001__0\,
      O => ap_block_pp3_stage0_subdone
    );
ap_enable_reg_pp3_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter0,
      Q => ap_enable_reg_pp3_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter1,
      Q => ap_enable_reg_pp3_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter2,
      Q => ap_enable_reg_pp3_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter3,
      Q => ap_enable_reg_pp3_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter4,
      Q => ap_enable_reg_pp3_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter5,
      Q => ap_enable_reg_pp3_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter6,
      Q => ap_enable_reg_pp3_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter7,
      Q => ap_enable_reg_pp3_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter8,
      Q => ap_enable_reg_pp3_iter9,
      R => ap_rst_n_inv
    );
\ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln878_4_fu_775_p2,
      I1 => icmp_ln878_5_fu_780_p2,
      I2 => \^cmp_i_i127_i_reg_1720_reg[0]_0\,
      O => \ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452[0]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452[0]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452,
      R => '0'
    );
\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => \ap_block_pp3_stage0_11001__0\,
      O => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln878_4_fu_775_p2,
      I1 => icmp_ln878_5_fu_780_p2,
      O => ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_4640
    );
\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_4640,
      Q => ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_534(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      I1 => ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452,
      I2 => \^cmp_i_i127_i_reg_1720_reg[0]_0\,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => \^icmp_ln878_5_reg_1747_reg[0]_0\,
      O => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => \ap_block_pp3_stage0_11001__0\,
      O => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(0),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(10),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(11),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(12),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(13),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(14),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(15),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(16),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(17),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(18),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(19),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(1),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(20),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(21),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(22),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(23),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(2),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(3),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(4),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(5),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(6),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(7),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(8),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3\,
      D => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9]_0\,
      Q => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(9),
      S => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_464[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_534(23),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \ap_block_pp3_stage0_11001__0\,
      I4 => ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_534(23),
      O => \ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_464[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_464_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_534(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(0),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(10),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(10),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(11),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(11),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(12),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(12),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(13),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(13),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(14),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(14),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(15),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(15),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(16),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(16),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(17),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(17),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(18),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(18),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(19),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(19),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(1),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(20),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(20),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(21),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(21),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(22),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(22),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(23),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(2),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(3),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(4),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(5),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(6),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(7),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(8),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(8),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452(9),
      Q => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(9),
      R => '0'
    );
\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_534(23),
      Q => ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_534(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(0),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(10),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(10),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(11),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(11),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(12),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(12),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(13),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(13),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(14),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(14),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(15),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(15),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(16),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(16),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(17),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(17),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(18),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(18),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(19),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(19),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(1),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(20),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(20),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(21),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(21),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(22),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(22),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(23),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(2),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(3),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(4),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(5),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(6),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(7),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(8),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(8),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452(9),
      Q => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(9),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_464_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_V_0_U_n_3,
      D => ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_534(23),
      Q => ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_534(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(0),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(10),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(10),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(11),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(11),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(12),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(12),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(13),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(13),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(14),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(14),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(15),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(15),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(16),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(16),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(17),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(17),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(18),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(18),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(19),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(19),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(1),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(20),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(20),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(21),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(21),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(22),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(22),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(23),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(2),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(3),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(4),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(5),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(6),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(7),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(8),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(8),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452(9),
      Q => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(9),
      R => '0'
    );
\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter4,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_534(23),
      Q => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter5,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_27,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_17,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(10),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_16,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(11),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_15,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(12),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_14,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(13),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_13,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(14),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_12,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(15),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_11,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(16),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_10,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(17),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_9,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(18),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_8,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(19),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_26,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_7,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(20),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_6,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(21),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_5,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(22),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_4,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_25,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_24,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_23,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_22,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_21,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_20,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_19,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(8),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => buf_V_2_U_n_18,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(9),
      R => '0'
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(0),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[0]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(10),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[10]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(11),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[11]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(12),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[12]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(13),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[13]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(14),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[14]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(15),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[15]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(16),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[16]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(17),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[17]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(18),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[18]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(19),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[19]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(1),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[1]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(20),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[20]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(21),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[21]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(22),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[22]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202020"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter5,
      I1 => \ap_block_pp3_stage0_11001__0\,
      I2 => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(23),
      I3 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      I4 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(23),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_2_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(2),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[2]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(3),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[3]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(4),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[4]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(5),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[5]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(6),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[6]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(7),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[7]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(8),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[8]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452(9),
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      O => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[9]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[0]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(0),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[10]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(10),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[11]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(11),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[12]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(12),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[13]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(13),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[14]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(14),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[15]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(15),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[16]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(16),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[17]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(17),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[18]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(18),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[19]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(19),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[1]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(1),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[20]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(20),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[21]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(21),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[22]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(22),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_2_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(23),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[2]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(2),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[3]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(3),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[4]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(4),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[5]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(5),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[6]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(6),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[7]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(7),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[8]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(8),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[9]_i_1_n_3\,
      Q => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(9),
      S => \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter6,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(0),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(10),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(10),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(11),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(11),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(12),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(12),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(13),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(13),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(14),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(14),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(15),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(15),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(16),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(16),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(17),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(17),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(18),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(18),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(19),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(19),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(1),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(20),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(20),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(21),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(21),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(22),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(22),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(23),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(2),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(3),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(4),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(5),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(6),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(7),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(8),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(8),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499(9),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(9),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(0),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(10),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(10),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(11),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(11),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(12),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(12),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(13),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(13),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(14),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(14),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(15),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(15),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(16),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(16),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(17),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(17),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(18),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(18),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(19),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(19),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(1),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(20),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(20),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(21),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(21),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(22),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(22),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(23),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(2),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(3),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(4),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(5),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(6),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(7),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(8),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(8),
      R => '0'
    );
\ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534(9),
      Q => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(9),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter7,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(0),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(10),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(10),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(11),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(11),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(12),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(12),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(13),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(13),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(14),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(14),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(15),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(15),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(16),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(16),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(17),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(17),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(18),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(18),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(19),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(19),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(1),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(20),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(20),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(21),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(21),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(22),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(22),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(23),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(2),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(3),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(4),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(5),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(6),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(7),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(8),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(8),
      R => '0'
    );
\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534(9),
      Q => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(9),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter8,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(0),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(10),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(10),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(11),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(11),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(12),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(12),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(13),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(13),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(14),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(14),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(15),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(15),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(16),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(16),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(17),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(17),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(18),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(18),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(19),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(19),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(1),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(20),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(20),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(21),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(21),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(22),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(22),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(23),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(23),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(2),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(3),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(4),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(5),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(6),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(7),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(8),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(8),
      R => '0'
    );
\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534(9),
      Q => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(9),
      R => '0'
    );
buf_V_0_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0
     port map (
      E(0) => buf_V_0_U_n_3,
      Q(0) => ap_CS_fsm_pp2_stage0,
      \ap_block_pp3_stage0_11001__0\ => \ap_block_pp3_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      ap_enable_reg_pp3_iter1 => ap_enable_reg_pp3_iter1,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      ap_enable_reg_pp3_iter2_reg => buf_V_0_U_n_5,
      ap_enable_reg_pp3_iter3 => ap_enable_reg_pp3_iter3,
      buf_V_0_load_reg_17700 => buf_V_0_load_reg_17700,
      \i_col_V_0_reg_3591__0\ => \i_col_V_0_reg_3591__0\,
      icmp_ln878_1_reg_1635 => icmp_ln878_1_reg_1635,
      icmp_ln878_4_reg_1743_pp3_iter1_reg => icmp_ln878_4_reg_1743_pp3_iter1_reg,
      icmp_ln878_5_reg_1747_pp3_iter1_reg => icmp_ln878_5_reg_1747_pp3_iter1_reg,
      icmp_ln882_reg_1766_pp3_iter10_reg => icmp_ln882_reg_1766_pp3_iter10_reg,
      img_in_data_empty_n => img_in_data_empty_n,
      img_out_data_full_n => img_out_data_full_n,
      p_61_in => p_61_in,
      q0(23 downto 0) => buf_V_0_load_reg_1770(23 downto 0),
      ram_reg_0(1 downto 0) => trunc_ln124_reg_1724(1 downto 0),
      ram_reg_0_0 => ap_enable_reg_pp3_iter11_reg_n_3,
      ram_reg_0_1(10 downto 0) => col_V_reg_416_pp3_iter1_reg(10 downto 0),
      ram_reg_0_10 => \i_col_V_0_reg_359_reg_n_3_[8]\,
      ram_reg_0_11 => \i_col_V_0_reg_359_reg_n_3_[9]\,
      ram_reg_0_12 => \i_col_V_0_reg_359_reg_n_3_[10]\,
      ram_reg_0_13(10 downto 0) => col_V_reg_416_pp3_iter2_reg(10 downto 0),
      ram_reg_0_2 => \i_col_V_0_reg_359_reg_n_3_[0]\,
      ram_reg_0_3 => \i_col_V_0_reg_359_reg_n_3_[1]\,
      ram_reg_0_4 => \i_col_V_0_reg_359_reg_n_3_[2]\,
      ram_reg_0_5 => \i_col_V_0_reg_359_reg_n_3_[3]\,
      ram_reg_0_6 => \i_col_V_0_reg_359_reg_n_3_[4]\,
      ram_reg_0_7 => \i_col_V_0_reg_359_reg_n_3_[5]\,
      ram_reg_0_8 => \i_col_V_0_reg_359_reg_n_3_[6]\,
      ram_reg_0_9 => \i_col_V_0_reg_359_reg_n_3_[7]\,
      ram_reg_1(23 downto 0) => reg_564(23 downto 0),
      \reg_564_reg[0]\ => \^cmp_i_i127_i_reg_1720_reg[0]_0\,
      \reg_564_reg[0]_0\ => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      \reg_564_reg[0]_1\ => \^icmp_ln878_5_reg_1747_reg[0]_0\
    );
buf_V_1_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_11
     port map (
      E(0) => buf_V_0_U_n_3,
      Q(1 downto 0) => trunc_ln124_reg_1724(1 downto 0),
      \ap_block_pp3_stage0_11001__0\ => \ap_block_pp3_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      buf_V_0_load_reg_17700 => buf_V_0_load_reg_17700,
      icmp_ln878_4_reg_1743_pp3_iter1_reg => icmp_ln878_4_reg_1743_pp3_iter1_reg,
      icmp_ln878_5_reg_1747_pp3_iter1_reg => icmp_ln878_5_reg_1747_pp3_iter1_reg,
      icmp_ln878_reg_1626 => icmp_ln878_reg_1626,
      icmp_ln878_reg_1626_pp1_iter1_reg => icmp_ln878_reg_1626_pp1_iter1_reg,
      img_in_data_empty_n => img_in_data_empty_n,
      q0(23 downto 0) => buf_V_1_load_reg_1776(23 downto 0),
      ram_reg_0 => ap_enable_reg_pp1_iter1_reg_n_3,
      ram_reg_0_0 => ap_enable_reg_pp1_iter2_reg_n_3,
      ram_reg_0_1(10 downto 0) => col_V_reg_416_pp3_iter1_reg(10 downto 0),
      ram_reg_0_2(10 downto 0) => i_col_046_0_reg_347_pp1_iter1_reg(10 downto 0),
      ram_reg_0_3 => \^cmp_i_i127_i_reg_1720_reg[0]_0\,
      ram_reg_0_4(10 downto 0) => col_V_reg_416_pp3_iter2_reg(10 downto 0),
      ram_reg_1(23 downto 0) => reg_564(23 downto 0)
    );
buf_V_2_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_12
     port map (
      D(23) => buf_V_2_U_n_4,
      D(22) => buf_V_2_U_n_5,
      D(21) => buf_V_2_U_n_6,
      D(20) => buf_V_2_U_n_7,
      D(19) => buf_V_2_U_n_8,
      D(18) => buf_V_2_U_n_9,
      D(17) => buf_V_2_U_n_10,
      D(16) => buf_V_2_U_n_11,
      D(15) => buf_V_2_U_n_12,
      D(14) => buf_V_2_U_n_13,
      D(13) => buf_V_2_U_n_14,
      D(12) => buf_V_2_U_n_15,
      D(11) => buf_V_2_U_n_16,
      D(10) => buf_V_2_U_n_17,
      D(9) => buf_V_2_U_n_18,
      D(8) => buf_V_2_U_n_19,
      D(7) => buf_V_2_U_n_20,
      D(6) => buf_V_2_U_n_21,
      D(5) => buf_V_2_U_n_22,
      D(4) => buf_V_2_U_n_23,
      D(3) => buf_V_2_U_n_24,
      D(2) => buf_V_2_U_n_25,
      D(1) => buf_V_2_U_n_26,
      D(0) => buf_V_2_U_n_27,
      E(0) => buf_V_0_U_n_3,
      Q(1 downto 0) => trunc_ln138_reg_1728(1 downto 0),
      \ap_block_pp3_stage0_11001__0\ => \ap_block_pp3_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter4 => ap_enable_reg_pp3_iter4,
      ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(0) => ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(23),
      \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]\(23 downto 0) => buf_V_0_load_reg_1770(23 downto 0),
      \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0\(1 downto 0) => trunc_ln138_1_reg_1733(1 downto 0),
      buf_V_0_load_reg_17700 => buf_V_0_load_reg_17700,
      icmp_ln878_4_reg_1743_pp3_iter3_reg => icmp_ln878_4_reg_1743_pp3_iter3_reg,
      icmp_ln878_4_reg_1743_pp3_iter4_reg => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      icmp_ln878_5_reg_1747_pp3_iter3_reg => icmp_ln878_5_reg_1747_pp3_iter3_reg,
      icmp_ln878_5_reg_1747_pp3_iter4_reg => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\(23 downto 0) => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(23 downto 0),
      q0(23 downto 0) => buf_V_1_load_reg_1776(23 downto 0),
      ram_reg_0 => buf_V_0_U_n_5,
      ram_reg_0_0(0) => trunc_ln124_reg_1724(1),
      ram_reg_0_1(10 downto 0) => col_V_reg_416_pp3_iter1_reg(10 downto 0),
      ram_reg_0_2(10 downto 0) => col_V_reg_416_pp3_iter2_reg(10 downto 0),
      ram_reg_1(23 downto 0) => reg_564(23 downto 0),
      ram_reg_1_0 => \^cmp_i_i127_i_reg_1720_reg[0]_0\
    );
cmp_i_i127_i_fu_744_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp_i_i127_i_fu_744_p2_carry_n_3,
      CO(2) => cmp_i_i127_i_fu_744_p2_carry_n_4,
      CO(1) => cmp_i_i127_i_fu_744_p2_carry_n_5,
      CO(0) => cmp_i_i127_i_fu_744_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => cmp_i_i127_i_fu_744_p2_carry_i_1_n_3,
      DI(2) => cmp_i_i127_i_fu_744_p2_carry_i_2_n_3,
      DI(1) => cmp_i_i127_i_fu_744_p2_carry_i_3_n_3,
      DI(0) => cmp_i_i127_i_fu_744_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_cmp_i_i127_i_fu_744_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cmp_i_i127_i_fu_744_p2_carry_i_5_n_3,
      S(2) => cmp_i_i127_i_fu_744_p2_carry_i_6_n_3,
      S(1) => cmp_i_i127_i_fu_744_p2_carry_i_7_n_3,
      S(0) => cmp_i_i127_i_fu_744_p2_carry_i_8_n_3
    );
\cmp_i_i127_i_fu_744_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cmp_i_i127_i_fu_744_p2_carry_n_3,
      CO(3) => cmp_i_i127_i_fu_744_p2,
      CO(2) => \cmp_i_i127_i_fu_744_p2_carry__0_n_4\,
      CO(1) => \cmp_i_i127_i_fu_744_p2_carry__0_n_5\,
      CO(0) => \cmp_i_i127_i_fu_744_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \cmp_i_i127_i_fu_744_p2_carry__0_i_1_n_3\,
      DI(2) => \cmp_i_i127_i_fu_744_p2_carry__0_i_2_n_3\,
      DI(1) => \cmp_i_i127_i_fu_744_p2_carry__0_i_3_n_3\,
      DI(0) => \cmp_i_i127_i_fu_744_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_cmp_i_i127_i_fu_744_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp_i_i127_i_fu_744_p2_carry__0_i_5_n_3\,
      S(2) => \cmp_i_i127_i_fu_744_p2_carry__0_i_6_n_3\,
      S(1) => \cmp_i_i127_i_fu_744_p2_carry__0_i_7_n_3\,
      S(0) => \cmp_i_i127_i_fu_744_p2_carry__0_i_8_n_3\
    );
\cmp_i_i127_i_fu_744_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \cmp_i_i127_i_fu_744_p2_carry__0_i_1_n_3\
    );
\cmp_i_i127_i_fu_744_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => Q(12),
      I1 => row_V_reg_404_reg(12),
      I2 => Q(13),
      O => \cmp_i_i127_i_fu_744_p2_carry__0_i_2_n_3\
    );
\cmp_i_i127_i_fu_744_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(10),
      I1 => row_V_reg_404_reg(10),
      I2 => row_V_reg_404_reg(11),
      I3 => Q(11),
      O => \cmp_i_i127_i_fu_744_p2_carry__0_i_3_n_3\
    );
\cmp_i_i127_i_fu_744_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(8),
      I1 => row_V_reg_404_reg(8),
      I2 => row_V_reg_404_reg(9),
      I3 => Q(9),
      O => \cmp_i_i127_i_fu_744_p2_carry__0_i_4_n_3\
    );
\cmp_i_i127_i_fu_744_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \cmp_i_i127_i_fu_744_p2_carry__0_i_5_n_3\
    );
\cmp_i_i127_i_fu_744_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => Q(12),
      I1 => row_V_reg_404_reg(12),
      I2 => Q(13),
      O => \cmp_i_i127_i_fu_744_p2_carry__0_i_6_n_3\
    );
\cmp_i_i127_i_fu_744_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(10),
      I1 => row_V_reg_404_reg(10),
      I2 => Q(11),
      I3 => row_V_reg_404_reg(11),
      O => \cmp_i_i127_i_fu_744_p2_carry__0_i_7_n_3\
    );
\cmp_i_i127_i_fu_744_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(8),
      I1 => row_V_reg_404_reg(8),
      I2 => Q(9),
      I3 => row_V_reg_404_reg(9),
      O => \cmp_i_i127_i_fu_744_p2_carry__0_i_8_n_3\
    );
cmp_i_i127_i_fu_744_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(6),
      I1 => row_V_reg_404_reg(6),
      I2 => row_V_reg_404_reg(7),
      I3 => Q(7),
      O => cmp_i_i127_i_fu_744_p2_carry_i_1_n_3
    );
cmp_i_i127_i_fu_744_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(4),
      I1 => row_V_reg_404_reg(4),
      I2 => row_V_reg_404_reg(5),
      I3 => Q(5),
      O => cmp_i_i127_i_fu_744_p2_carry_i_2_n_3
    );
cmp_i_i127_i_fu_744_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(2),
      I1 => row_V_reg_404_reg(2),
      I2 => row_V_reg_404_reg(3),
      I3 => Q(3),
      O => cmp_i_i127_i_fu_744_p2_carry_i_3_n_3
    );
cmp_i_i127_i_fu_744_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(0),
      I1 => row_V_reg_404_reg(0),
      I2 => row_V_reg_404_reg(1),
      I3 => Q(1),
      O => cmp_i_i127_i_fu_744_p2_carry_i_4_n_3
    );
cmp_i_i127_i_fu_744_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(6),
      I1 => row_V_reg_404_reg(6),
      I2 => Q(7),
      I3 => row_V_reg_404_reg(7),
      O => cmp_i_i127_i_fu_744_p2_carry_i_5_n_3
    );
cmp_i_i127_i_fu_744_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(4),
      I1 => row_V_reg_404_reg(4),
      I2 => Q(5),
      I3 => row_V_reg_404_reg(5),
      O => cmp_i_i127_i_fu_744_p2_carry_i_6_n_3
    );
cmp_i_i127_i_fu_744_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(2),
      I1 => row_V_reg_404_reg(2),
      I2 => Q(3),
      I3 => row_V_reg_404_reg(3),
      O => cmp_i_i127_i_fu_744_p2_carry_i_7_n_3
    );
cmp_i_i127_i_fu_744_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(0),
      I1 => row_V_reg_404_reg(0),
      I2 => Q(1),
      I3 => row_V_reg_404_reg(1),
      O => cmp_i_i127_i_fu_744_p2_carry_i_8_n_3
    );
\cmp_i_i127_i_reg_1720[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => icmp_ln878_3_fu_739_p2,
      I2 => \icmp_ln878_2_reg_1649_reg_n_3_[0]\,
      O => \cmp_i_i127_i_reg_1720[0]_i_1_n_3\
    );
\cmp_i_i127_i_reg_1720_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \cmp_i_i127_i_reg_1720[0]_i_1_n_3\,
      D => cmp_i_i127_i_fu_744_p2,
      Q => \^cmp_i_i127_i_reg_1720_reg[0]_0\,
      R => '0'
    );
\col_V_1_reg_1738[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[3]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => col_V_1_reg_1738_reg(3),
      O => \col_V_1_reg_1738[0]_i_2_n_3\
    );
\col_V_1_reg_1738[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[2]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => col_V_1_reg_1738_reg(2),
      O => \col_V_1_reg_1738[0]_i_3_n_3\
    );
\col_V_1_reg_1738[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[1]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => col_V_1_reg_1738_reg(1),
      O => \col_V_1_reg_1738[0]_i_4_n_3\
    );
\col_V_1_reg_1738[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40007FFF"
    )
        port map (
      I0 => col_V_1_reg_1738_reg(0),
      I1 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => \col_V_reg_416_reg_n_3_[0]\,
      O => \col_V_1_reg_1738[0]_i_5_n_3\
    );
\col_V_1_reg_1738[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[12]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => col_V_1_reg_1738_reg(12),
      O => \col_V_1_reg_1738[12]_i_2_n_3\
    );
\col_V_1_reg_1738[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[7]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => col_V_1_reg_1738_reg(7),
      O => \col_V_1_reg_1738[4]_i_2_n_3\
    );
\col_V_1_reg_1738[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[6]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => col_V_1_reg_1738_reg(6),
      O => \col_V_1_reg_1738[4]_i_3_n_3\
    );
\col_V_1_reg_1738[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[5]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => col_V_1_reg_1738_reg(5),
      O => \col_V_1_reg_1738[4]_i_4_n_3\
    );
\col_V_1_reg_1738[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[4]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => col_V_1_reg_1738_reg(4),
      O => \col_V_1_reg_1738[4]_i_5_n_3\
    );
\col_V_1_reg_1738[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[11]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => col_V_1_reg_1738_reg(11),
      O => \col_V_1_reg_1738[8]_i_2_n_3\
    );
\col_V_1_reg_1738[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[10]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => col_V_1_reg_1738_reg(10),
      O => \col_V_1_reg_1738[8]_i_3_n_3\
    );
\col_V_1_reg_1738[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[9]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => col_V_1_reg_1738_reg(9),
      O => \col_V_1_reg_1738[8]_i_4_n_3\
    );
\col_V_1_reg_1738[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[8]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I4 => col_V_1_reg_1738_reg(8),
      O => \col_V_1_reg_1738[8]_i_5_n_3\
    );
\col_V_1_reg_1738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[0]_i_1_n_10\,
      Q => col_V_1_reg_1738_reg(0),
      R => '0'
    );
\col_V_1_reg_1738_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_V_1_reg_1738_reg[0]_i_1_n_3\,
      CO(2) => \col_V_1_reg_1738_reg[0]_i_1_n_4\,
      CO(1) => \col_V_1_reg_1738_reg[0]_i_1_n_5\,
      CO(0) => \col_V_1_reg_1738_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \col_V_1_reg_1738_reg[0]_i_1_n_7\,
      O(2) => \col_V_1_reg_1738_reg[0]_i_1_n_8\,
      O(1) => \col_V_1_reg_1738_reg[0]_i_1_n_9\,
      O(0) => \col_V_1_reg_1738_reg[0]_i_1_n_10\,
      S(3) => \col_V_1_reg_1738[0]_i_2_n_3\,
      S(2) => \col_V_1_reg_1738[0]_i_3_n_3\,
      S(1) => \col_V_1_reg_1738[0]_i_4_n_3\,
      S(0) => \col_V_1_reg_1738[0]_i_5_n_3\
    );
\col_V_1_reg_1738_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[8]_i_1_n_8\,
      Q => col_V_1_reg_1738_reg(10),
      R => '0'
    );
\col_V_1_reg_1738_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[8]_i_1_n_7\,
      Q => col_V_1_reg_1738_reg(11),
      R => '0'
    );
\col_V_1_reg_1738_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[12]_i_1_n_10\,
      Q => col_V_1_reg_1738_reg(12),
      R => '0'
    );
\col_V_1_reg_1738_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_V_1_reg_1738_reg[8]_i_1_n_3\,
      CO(3 downto 0) => \NLW_col_V_1_reg_1738_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_col_V_1_reg_1738_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \col_V_1_reg_1738_reg[12]_i_1_n_10\,
      S(3 downto 1) => B"000",
      S(0) => \col_V_1_reg_1738[12]_i_2_n_3\
    );
\col_V_1_reg_1738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[0]_i_1_n_9\,
      Q => col_V_1_reg_1738_reg(1),
      R => '0'
    );
\col_V_1_reg_1738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[0]_i_1_n_8\,
      Q => col_V_1_reg_1738_reg(2),
      R => '0'
    );
\col_V_1_reg_1738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[0]_i_1_n_7\,
      Q => col_V_1_reg_1738_reg(3),
      R => '0'
    );
\col_V_1_reg_1738_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[4]_i_1_n_10\,
      Q => col_V_1_reg_1738_reg(4),
      R => '0'
    );
\col_V_1_reg_1738_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_V_1_reg_1738_reg[0]_i_1_n_3\,
      CO(3) => \col_V_1_reg_1738_reg[4]_i_1_n_3\,
      CO(2) => \col_V_1_reg_1738_reg[4]_i_1_n_4\,
      CO(1) => \col_V_1_reg_1738_reg[4]_i_1_n_5\,
      CO(0) => \col_V_1_reg_1738_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \col_V_1_reg_1738_reg[4]_i_1_n_7\,
      O(2) => \col_V_1_reg_1738_reg[4]_i_1_n_8\,
      O(1) => \col_V_1_reg_1738_reg[4]_i_1_n_9\,
      O(0) => \col_V_1_reg_1738_reg[4]_i_1_n_10\,
      S(3) => \col_V_1_reg_1738[4]_i_2_n_3\,
      S(2) => \col_V_1_reg_1738[4]_i_3_n_3\,
      S(1) => \col_V_1_reg_1738[4]_i_4_n_3\,
      S(0) => \col_V_1_reg_1738[4]_i_5_n_3\
    );
\col_V_1_reg_1738_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[4]_i_1_n_9\,
      Q => col_V_1_reg_1738_reg(5),
      R => '0'
    );
\col_V_1_reg_1738_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[4]_i_1_n_8\,
      Q => col_V_1_reg_1738_reg(6),
      R => '0'
    );
\col_V_1_reg_1738_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[4]_i_1_n_7\,
      Q => col_V_1_reg_1738_reg(7),
      R => '0'
    );
\col_V_1_reg_1738_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[8]_i_1_n_10\,
      Q => col_V_1_reg_1738_reg(8),
      R => '0'
    );
\col_V_1_reg_1738_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_V_1_reg_1738_reg[4]_i_1_n_3\,
      CO(3) => \col_V_1_reg_1738_reg[8]_i_1_n_3\,
      CO(2) => \col_V_1_reg_1738_reg[8]_i_1_n_4\,
      CO(1) => \col_V_1_reg_1738_reg[8]_i_1_n_5\,
      CO(0) => \col_V_1_reg_1738_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \col_V_1_reg_1738_reg[8]_i_1_n_7\,
      O(2) => \col_V_1_reg_1738_reg[8]_i_1_n_8\,
      O(1) => \col_V_1_reg_1738_reg[8]_i_1_n_9\,
      O(0) => \col_V_1_reg_1738_reg[8]_i_1_n_10\,
      S(3) => \col_V_1_reg_1738[8]_i_2_n_3\,
      S(2) => \col_V_1_reg_1738[8]_i_3_n_3\,
      S(1) => \col_V_1_reg_1738[8]_i_4_n_3\,
      S(0) => \col_V_1_reg_1738[8]_i_5_n_3\
    );
\col_V_1_reg_1738_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3\,
      D => \col_V_1_reg_1738_reg[8]_i_1_n_9\,
      Q => col_V_1_reg_1738_reg(9),
      R => '0'
    );
\col_V_reg_416[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \icmp_ln878_2_reg_1649_reg_n_3_[0]\,
      I1 => icmp_ln878_3_fu_739_p2,
      I2 => ap_CS_fsm_state11,
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => \ap_block_pp3_stage0_11001__0\,
      O => col_V_reg_416
    );
\col_V_reg_416[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ap_block_pp3_stage0_11001__0\,
      I1 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ap_CS_fsm_pp3_stage0,
      O => \col_V_reg_416[12]_i_2_n_3\
    );
\col_V_reg_416[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => ap_enable_reg_pp3_iter1,
      I2 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      O => \col_V_reg_416[12]_i_3_n_3\
    );
\col_V_reg_416_pp3_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[0]\,
      Q => col_V_reg_416_pp3_iter1_reg(0),
      R => '0'
    );
\col_V_reg_416_pp3_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[10]\,
      Q => col_V_reg_416_pp3_iter1_reg(10),
      R => '0'
    );
\col_V_reg_416_pp3_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[11]\,
      Q => \col_V_reg_416_pp3_iter1_reg_reg_n_3_[11]\,
      R => '0'
    );
\col_V_reg_416_pp3_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[12]\,
      Q => \col_V_reg_416_pp3_iter1_reg_reg_n_3_[12]\,
      R => '0'
    );
\col_V_reg_416_pp3_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[1]\,
      Q => col_V_reg_416_pp3_iter1_reg(1),
      R => '0'
    );
\col_V_reg_416_pp3_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[2]\,
      Q => col_V_reg_416_pp3_iter1_reg(2),
      R => '0'
    );
\col_V_reg_416_pp3_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[3]\,
      Q => col_V_reg_416_pp3_iter1_reg(3),
      R => '0'
    );
\col_V_reg_416_pp3_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[4]\,
      Q => col_V_reg_416_pp3_iter1_reg(4),
      R => '0'
    );
\col_V_reg_416_pp3_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[5]\,
      Q => col_V_reg_416_pp3_iter1_reg(5),
      R => '0'
    );
\col_V_reg_416_pp3_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[6]\,
      Q => col_V_reg_416_pp3_iter1_reg(6),
      R => '0'
    );
\col_V_reg_416_pp3_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[7]\,
      Q => col_V_reg_416_pp3_iter1_reg(7),
      R => '0'
    );
\col_V_reg_416_pp3_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[8]\,
      Q => col_V_reg_416_pp3_iter1_reg(8),
      R => '0'
    );
\col_V_reg_416_pp3_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \col_V_reg_416_reg_n_3_[9]\,
      Q => col_V_reg_416_pp3_iter1_reg(9),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => col_V_reg_416_pp3_iter1_reg(0),
      Q => col_V_reg_416_pp3_iter2_reg(0),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => col_V_reg_416_pp3_iter1_reg(10),
      Q => col_V_reg_416_pp3_iter2_reg(10),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => \col_V_reg_416_pp3_iter1_reg_reg_n_3_[11]\,
      Q => \col_V_reg_416_pp3_iter2_reg__0\(11),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => \col_V_reg_416_pp3_iter1_reg_reg_n_3_[12]\,
      Q => \col_V_reg_416_pp3_iter2_reg__0\(12),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => col_V_reg_416_pp3_iter1_reg(1),
      Q => col_V_reg_416_pp3_iter2_reg(1),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => col_V_reg_416_pp3_iter1_reg(2),
      Q => col_V_reg_416_pp3_iter2_reg(2),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => col_V_reg_416_pp3_iter1_reg(3),
      Q => col_V_reg_416_pp3_iter2_reg(3),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => col_V_reg_416_pp3_iter1_reg(4),
      Q => col_V_reg_416_pp3_iter2_reg(4),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => col_V_reg_416_pp3_iter1_reg(5),
      Q => col_V_reg_416_pp3_iter2_reg(5),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => col_V_reg_416_pp3_iter1_reg(6),
      Q => col_V_reg_416_pp3_iter2_reg(6),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => col_V_reg_416_pp3_iter1_reg(7),
      Q => col_V_reg_416_pp3_iter2_reg(7),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => col_V_reg_416_pp3_iter1_reg(8),
      Q => col_V_reg_416_pp3_iter2_reg(8),
      R => '0'
    );
\col_V_reg_416_pp3_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => col_V_reg_416_pp3_iter1_reg(9),
      Q => col_V_reg_416_pp3_iter2_reg(9),
      R => '0'
    );
\col_V_reg_416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(0),
      Q => \col_V_reg_416_reg_n_3_[0]\,
      R => col_V_reg_416
    );
\col_V_reg_416_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(10),
      Q => \col_V_reg_416_reg_n_3_[10]\,
      R => col_V_reg_416
    );
\col_V_reg_416_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(11),
      Q => \col_V_reg_416_reg_n_3_[11]\,
      R => col_V_reg_416
    );
\col_V_reg_416_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(12),
      Q => \col_V_reg_416_reg_n_3_[12]\,
      R => col_V_reg_416
    );
\col_V_reg_416_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(1),
      Q => \col_V_reg_416_reg_n_3_[1]\,
      R => col_V_reg_416
    );
\col_V_reg_416_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(2),
      Q => \col_V_reg_416_reg_n_3_[2]\,
      R => col_V_reg_416
    );
\col_V_reg_416_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(3),
      Q => \col_V_reg_416_reg_n_3_[3]\,
      R => col_V_reg_416
    );
\col_V_reg_416_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(4),
      Q => \col_V_reg_416_reg_n_3_[4]\,
      R => col_V_reg_416
    );
\col_V_reg_416_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(5),
      Q => \col_V_reg_416_reg_n_3_[5]\,
      R => col_V_reg_416
    );
\col_V_reg_416_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(6),
      Q => \col_V_reg_416_reg_n_3_[6]\,
      R => col_V_reg_416
    );
\col_V_reg_416_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(7),
      Q => \col_V_reg_416_reg_n_3_[7]\,
      R => col_V_reg_416
    );
\col_V_reg_416_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(8),
      Q => \col_V_reg_416_reg_n_3_[8]\,
      R => col_V_reg_416
    );
\col_V_reg_416_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_reg_416[12]_i_2_n_3\,
      D => col_V_1_reg_1738_reg(9),
      Q => \col_V_reg_416_reg_n_3_[9]\,
      R => col_V_reg_416
    );
\empty_reg_1593_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(0),
      Q => empty_reg_1593(0),
      R => '0'
    );
\empty_reg_1593_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(10),
      Q => empty_reg_1593(10),
      R => '0'
    );
\empty_reg_1593_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(11),
      Q => empty_reg_1593(11),
      R => '0'
    );
\empty_reg_1593_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(12),
      Q => empty_reg_1593(12),
      R => '0'
    );
\empty_reg_1593_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(13),
      Q => empty_reg_1593(13),
      R => '0'
    );
\empty_reg_1593_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(1),
      Q => empty_reg_1593(1),
      R => '0'
    );
\empty_reg_1593_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(2),
      Q => empty_reg_1593(2),
      R => '0'
    );
\empty_reg_1593_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(3),
      Q => empty_reg_1593(3),
      R => '0'
    );
\empty_reg_1593_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(4),
      Q => empty_reg_1593(4),
      R => '0'
    );
\empty_reg_1593_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(5),
      Q => empty_reg_1593(5),
      R => '0'
    );
\empty_reg_1593_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(6),
      Q => empty_reg_1593(6),
      R => '0'
    );
\empty_reg_1593_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(7),
      Q => empty_reg_1593(7),
      R => '0'
    );
\empty_reg_1593_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(8),
      Q => empty_reg_1593(8),
      R => '0'
    );
\empty_reg_1593_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \icmp_ln878_reg_1626_reg[0]_0\(9),
      Q => empty_reg_1593(9),
      R => '0'
    );
grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(1),
      I1 => ap_CS_fsm_state11,
      I2 => \icmp_ln878_2_reg_1649_reg_n_3_[0]\,
      I3 => icmp_ln878_3_fu_739_p2,
      I4 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\i_col_046_0_reg_347[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_3,
      I1 => icmp_ln878_reg_1626,
      I2 => img_in_data_empty_n,
      I3 => ap_CS_fsm_pp1_stage0,
      O => i_col_046_0_reg_3470
    );
\i_col_046_0_reg_347_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => \i_col_046_0_reg_347_reg_n_3_[0]\,
      Q => i_col_046_0_reg_347_pp1_iter1_reg(0),
      R => '0'
    );
\i_col_046_0_reg_347_pp1_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => \i_col_046_0_reg_347_reg_n_3_[10]\,
      Q => i_col_046_0_reg_347_pp1_iter1_reg(10),
      R => '0'
    );
\i_col_046_0_reg_347_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => \i_col_046_0_reg_347_reg_n_3_[1]\,
      Q => i_col_046_0_reg_347_pp1_iter1_reg(1),
      R => '0'
    );
\i_col_046_0_reg_347_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => \i_col_046_0_reg_347_reg_n_3_[2]\,
      Q => i_col_046_0_reg_347_pp1_iter1_reg(2),
      R => '0'
    );
\i_col_046_0_reg_347_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => \i_col_046_0_reg_347_reg_n_3_[3]\,
      Q => i_col_046_0_reg_347_pp1_iter1_reg(3),
      R => '0'
    );
\i_col_046_0_reg_347_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => \i_col_046_0_reg_347_reg_n_3_[4]\,
      Q => i_col_046_0_reg_347_pp1_iter1_reg(4),
      R => '0'
    );
\i_col_046_0_reg_347_pp1_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => \i_col_046_0_reg_347_reg_n_3_[5]\,
      Q => i_col_046_0_reg_347_pp1_iter1_reg(5),
      R => '0'
    );
\i_col_046_0_reg_347_pp1_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => \i_col_046_0_reg_347_reg_n_3_[6]\,
      Q => i_col_046_0_reg_347_pp1_iter1_reg(6),
      R => '0'
    );
\i_col_046_0_reg_347_pp1_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => \i_col_046_0_reg_347_reg_n_3_[7]\,
      Q => i_col_046_0_reg_347_pp1_iter1_reg(7),
      R => '0'
    );
\i_col_046_0_reg_347_pp1_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => \i_col_046_0_reg_347_reg_n_3_[8]\,
      Q => i_col_046_0_reg_347_pp1_iter1_reg(8),
      R => '0'
    );
\i_col_046_0_reg_347_pp1_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => \i_col_046_0_reg_347_reg_n_3_[9]\,
      Q => i_col_046_0_reg_347_pp1_iter1_reg(9),
      R => '0'
    );
\i_col_046_0_reg_347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(0),
      Q => \i_col_046_0_reg_347_reg_n_3_[0]\,
      R => ap_CS_fsm_state3
    );
\i_col_046_0_reg_347_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(10),
      Q => \i_col_046_0_reg_347_reg_n_3_[10]\,
      R => ap_CS_fsm_state3
    );
\i_col_046_0_reg_347_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(11),
      Q => \i_col_046_0_reg_347_reg_n_3_[11]\,
      R => ap_CS_fsm_state3
    );
\i_col_046_0_reg_347_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(12),
      Q => \i_col_046_0_reg_347_reg_n_3_[12]\,
      R => ap_CS_fsm_state3
    );
\i_col_046_0_reg_347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(1),
      Q => \i_col_046_0_reg_347_reg_n_3_[1]\,
      R => ap_CS_fsm_state3
    );
\i_col_046_0_reg_347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(2),
      Q => \i_col_046_0_reg_347_reg_n_3_[2]\,
      R => ap_CS_fsm_state3
    );
\i_col_046_0_reg_347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(3),
      Q => \i_col_046_0_reg_347_reg_n_3_[3]\,
      R => ap_CS_fsm_state3
    );
\i_col_046_0_reg_347_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(4),
      Q => \i_col_046_0_reg_347_reg_n_3_[4]\,
      R => ap_CS_fsm_state3
    );
\i_col_046_0_reg_347_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(5),
      Q => \i_col_046_0_reg_347_reg_n_3_[5]\,
      R => ap_CS_fsm_state3
    );
\i_col_046_0_reg_347_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(6),
      Q => \i_col_046_0_reg_347_reg_n_3_[6]\,
      R => ap_CS_fsm_state3
    );
\i_col_046_0_reg_347_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(7),
      Q => \i_col_046_0_reg_347_reg_n_3_[7]\,
      R => ap_CS_fsm_state3
    );
\i_col_046_0_reg_347_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(8),
      Q => \i_col_046_0_reg_347_reg_n_3_[8]\,
      R => ap_CS_fsm_state3
    );
\i_col_046_0_reg_347_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_col_046_0_reg_3470,
      D => add_ln691_reg_1621_reg(9),
      Q => \i_col_046_0_reg_347_reg_n_3_[9]\,
      R => ap_CS_fsm_state3
    );
\i_col_V_0_reg_359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(0),
      Q => \i_col_V_0_reg_359_reg_n_3_[0]\,
      R => ap_CS_fsm_state7
    );
\i_col_V_0_reg_359_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(10),
      Q => \i_col_V_0_reg_359_reg_n_3_[10]\,
      R => ap_CS_fsm_state7
    );
\i_col_V_0_reg_359_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(11),
      Q => \i_col_V_0_reg_359_reg_n_3_[11]\,
      R => ap_CS_fsm_state7
    );
\i_col_V_0_reg_359_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(12),
      Q => \i_col_V_0_reg_359_reg_n_3_[12]\,
      R => ap_CS_fsm_state7
    );
\i_col_V_0_reg_359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(1),
      Q => \i_col_V_0_reg_359_reg_n_3_[1]\,
      R => ap_CS_fsm_state7
    );
\i_col_V_0_reg_359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(2),
      Q => \i_col_V_0_reg_359_reg_n_3_[2]\,
      R => ap_CS_fsm_state7
    );
\i_col_V_0_reg_359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(3),
      Q => \i_col_V_0_reg_359_reg_n_3_[3]\,
      R => ap_CS_fsm_state7
    );
\i_col_V_0_reg_359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(4),
      Q => \i_col_V_0_reg_359_reg_n_3_[4]\,
      R => ap_CS_fsm_state7
    );
\i_col_V_0_reg_359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(5),
      Q => \i_col_V_0_reg_359_reg_n_3_[5]\,
      R => ap_CS_fsm_state7
    );
\i_col_V_0_reg_359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(6),
      Q => \i_col_V_0_reg_359_reg_n_3_[6]\,
      R => ap_CS_fsm_state7
    );
\i_col_V_0_reg_359_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(7),
      Q => \i_col_V_0_reg_359_reg_n_3_[7]\,
      R => ap_CS_fsm_state7
    );
\i_col_V_0_reg_359_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(8),
      Q => \i_col_V_0_reg_359_reg_n_3_[8]\,
      R => ap_CS_fsm_state7
    );
\i_col_V_0_reg_359_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_col_V_0_reg_3591__0\,
      D => add_ln691_1_reg_1630_reg(9),
      Q => \i_col_V_0_reg_359_reg_n_3_[9]\,
      R => ap_CS_fsm_state7
    );
icmp_ln878_10_fu_1188_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_10_fu_1188_p2_carry_n_3,
      CO(2) => icmp_ln878_10_fu_1188_p2_carry_n_4,
      CO(1) => icmp_ln878_10_fu_1188_p2_carry_n_5,
      CO(0) => icmp_ln878_10_fu_1188_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_10_fu_1188_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_10_fu_1188_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_10_fu_1188_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_10_fu_1188_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_10_fu_1188_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_10_fu_1188_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_10_fu_1188_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_10_fu_1188_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_10_fu_1188_p2_carry_i_8_n_3
    );
icmp_ln878_10_fu_1188_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_4_fu_1182_p3__15\(6),
      I1 => p_Result_5_reg_1879(6),
      I2 => p_Result_5_reg_1879(7),
      I3 => \max_V_4_fu_1182_p3__15\(7),
      O => icmp_ln878_10_fu_1188_p2_carry_i_1_n_3
    );
icmp_ln878_10_fu_1188_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_4_fu_1182_p3__15\(4),
      I1 => p_Result_5_reg_1879(4),
      I2 => p_Result_5_reg_1879(5),
      I3 => \max_V_4_fu_1182_p3__15\(5),
      O => icmp_ln878_10_fu_1188_p2_carry_i_2_n_3
    );
icmp_ln878_10_fu_1188_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_4_fu_1182_p3__15\(2),
      I1 => p_Result_5_reg_1879(2),
      I2 => p_Result_5_reg_1879(3),
      I3 => \max_V_4_fu_1182_p3__15\(3),
      O => icmp_ln878_10_fu_1188_p2_carry_i_3_n_3
    );
icmp_ln878_10_fu_1188_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_4_fu_1182_p3__15\(0),
      I1 => p_Result_5_reg_1879(0),
      I2 => p_Result_5_reg_1879(1),
      I3 => \max_V_4_fu_1182_p3__15\(1),
      O => icmp_ln878_10_fu_1188_p2_carry_i_4_n_3
    );
icmp_ln878_10_fu_1188_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_4_fu_1182_p3__15\(6),
      I1 => p_Result_5_reg_1879(6),
      I2 => \max_V_4_fu_1182_p3__15\(7),
      I3 => p_Result_5_reg_1879(7),
      O => icmp_ln878_10_fu_1188_p2_carry_i_5_n_3
    );
icmp_ln878_10_fu_1188_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_4_fu_1182_p3__15\(4),
      I1 => p_Result_5_reg_1879(4),
      I2 => \max_V_4_fu_1182_p3__15\(5),
      I3 => p_Result_5_reg_1879(5),
      O => icmp_ln878_10_fu_1188_p2_carry_i_6_n_3
    );
icmp_ln878_10_fu_1188_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_4_fu_1182_p3__15\(2),
      I1 => p_Result_5_reg_1879(2),
      I2 => \max_V_4_fu_1182_p3__15\(3),
      I3 => p_Result_5_reg_1879(3),
      O => icmp_ln878_10_fu_1188_p2_carry_i_7_n_3
    );
icmp_ln878_10_fu_1188_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_4_fu_1182_p3__15\(0),
      I1 => p_Result_5_reg_1879(0),
      I2 => \max_V_4_fu_1182_p3__15\(1),
      I3 => p_Result_5_reg_1879(1),
      O => icmp_ln878_10_fu_1188_p2_carry_i_8_n_3
    );
icmp_ln878_11_fu_1271_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_11_fu_1271_p2_carry_n_3,
      CO(2) => icmp_ln878_11_fu_1271_p2_carry_n_4,
      CO(1) => icmp_ln878_11_fu_1271_p2_carry_n_5,
      CO(0) => icmp_ln878_11_fu_1271_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_11_fu_1271_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_11_fu_1271_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_11_fu_1271_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_11_fu_1271_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_11_fu_1271_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_11_fu_1271_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_11_fu_1271_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_11_fu_1271_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_11_fu_1271_p2_carry_i_8_n_3
    );
icmp_ln878_11_fu_1271_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_5_reg_1929(6),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => \p_Val2_6_reg_510_reg_n_3_[6]\,
      I3 => src_buf_V_2_0_reg_521(6),
      I4 => icmp_ln878_11_fu_1271_p2_carry_i_9_n_3,
      I5 => max_V_5_reg_1929(7),
      O => icmp_ln878_11_fu_1271_p2_carry_i_1_n_3
    );
icmp_ln878_11_fu_1271_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(5),
      I1 => \p_Val2_6_reg_510_reg_n_3_[5]\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => icmp_ln878_11_fu_1271_p2_carry_i_10_n_3
    );
icmp_ln878_11_fu_1271_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(3),
      I1 => \p_Val2_6_reg_510_reg_n_3_[3]\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => icmp_ln878_11_fu_1271_p2_carry_i_11_n_3
    );
icmp_ln878_11_fu_1271_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(1),
      I1 => \p_Val2_6_reg_510_reg_n_3_[1]\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => icmp_ln878_11_fu_1271_p2_carry_i_12_n_3
    );
icmp_ln878_11_fu_1271_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_5_reg_1929(4),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => \p_Val2_6_reg_510_reg_n_3_[4]\,
      I3 => src_buf_V_2_0_reg_521(4),
      I4 => icmp_ln878_11_fu_1271_p2_carry_i_10_n_3,
      I5 => max_V_5_reg_1929(5),
      O => icmp_ln878_11_fu_1271_p2_carry_i_2_n_3
    );
icmp_ln878_11_fu_1271_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_5_reg_1929(2),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => \p_Val2_6_reg_510_reg_n_3_[2]\,
      I3 => src_buf_V_2_0_reg_521(2),
      I4 => icmp_ln878_11_fu_1271_p2_carry_i_11_n_3,
      I5 => max_V_5_reg_1929(3),
      O => icmp_ln878_11_fu_1271_p2_carry_i_3_n_3
    );
icmp_ln878_11_fu_1271_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_5_reg_1929(0),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => \p_Val2_6_reg_510_reg_n_3_[0]\,
      I3 => src_buf_V_2_0_reg_521(0),
      I4 => icmp_ln878_11_fu_1271_p2_carry_i_12_n_3,
      I5 => max_V_5_reg_1929(1),
      O => icmp_ln878_11_fu_1271_p2_carry_i_4_n_3
    );
icmp_ln878_11_fu_1271_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_5_reg_1929(6),
      I1 => src_buf_V_2_0_reg_521(6),
      I2 => \p_Val2_6_reg_510_reg_n_3_[6]\,
      I3 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I4 => max_V_5_reg_1929(7),
      I5 => icmp_ln878_11_fu_1271_p2_carry_i_9_n_3,
      O => icmp_ln878_11_fu_1271_p2_carry_i_5_n_3
    );
icmp_ln878_11_fu_1271_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_5_reg_1929(4),
      I1 => src_buf_V_2_0_reg_521(4),
      I2 => \p_Val2_6_reg_510_reg_n_3_[4]\,
      I3 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I4 => max_V_5_reg_1929(5),
      I5 => icmp_ln878_11_fu_1271_p2_carry_i_10_n_3,
      O => icmp_ln878_11_fu_1271_p2_carry_i_6_n_3
    );
icmp_ln878_11_fu_1271_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_5_reg_1929(2),
      I1 => src_buf_V_2_0_reg_521(2),
      I2 => \p_Val2_6_reg_510_reg_n_3_[2]\,
      I3 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I4 => max_V_5_reg_1929(3),
      I5 => icmp_ln878_11_fu_1271_p2_carry_i_11_n_3,
      O => icmp_ln878_11_fu_1271_p2_carry_i_7_n_3
    );
icmp_ln878_11_fu_1271_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_5_reg_1929(0),
      I1 => src_buf_V_2_0_reg_521(0),
      I2 => \p_Val2_6_reg_510_reg_n_3_[0]\,
      I3 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I4 => max_V_5_reg_1929(1),
      I5 => icmp_ln878_11_fu_1271_p2_carry_i_12_n_3,
      O => icmp_ln878_11_fu_1271_p2_carry_i_8_n_3
    );
icmp_ln878_11_fu_1271_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(7),
      I1 => \p_Val2_6_reg_510_reg_n_3_[7]\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => icmp_ln878_11_fu_1271_p2_carry_i_9_n_3
    );
icmp_ln878_12_fu_1293_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_12_fu_1293_p2,
      CO(2) => icmp_ln878_12_fu_1293_p2_carry_n_4,
      CO(1) => icmp_ln878_12_fu_1293_p2_carry_n_5,
      CO(0) => icmp_ln878_12_fu_1293_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_12_fu_1293_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_12_fu_1293_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_12_fu_1293_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_12_fu_1293_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_12_fu_1293_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_12_fu_1293_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_12_fu_1293_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_12_fu_1293_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_12_fu_1293_p2_carry_i_8_n_3
    );
icmp_ln878_12_fu_1293_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_6_fu_1283_p3(6),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => src_buf_V_2_0_reg_521(6),
      I3 => src_buf_V_2_1_reg_1950(6),
      I4 => \p_Result_7_reg_1961[7]_i_1_n_3\,
      I5 => max_V_6_fu_1283_p3(7),
      O => icmp_ln878_12_fu_1293_p2_carry_i_1_n_3
    );
icmp_ln878_12_fu_1293_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => src_buf_V_2_0_reg_521(5),
      I3 => src_buf_V_2_1_reg_1950(5),
      I4 => max_V_6_fu_1283_p3(5),
      O => icmp_ln878_12_fu_1293_p2_carry_i_10_n_3
    );
icmp_ln878_12_fu_1293_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => src_buf_V_2_0_reg_521(3),
      I3 => src_buf_V_2_1_reg_1950(3),
      I4 => max_V_6_fu_1283_p3(3),
      O => icmp_ln878_12_fu_1293_p2_carry_i_11_n_3
    );
icmp_ln878_12_fu_1293_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => src_buf_V_2_0_reg_521(1),
      I3 => src_buf_V_2_1_reg_1950(1),
      I4 => max_V_6_fu_1283_p3(1),
      O => icmp_ln878_12_fu_1293_p2_carry_i_12_n_3
    );
icmp_ln878_12_fu_1293_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_6_fu_1283_p3(4),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => src_buf_V_2_0_reg_521(4),
      I3 => src_buf_V_2_1_reg_1950(4),
      I4 => \p_Result_7_reg_1961[5]_i_1_n_3\,
      I5 => max_V_6_fu_1283_p3(5),
      O => icmp_ln878_12_fu_1293_p2_carry_i_2_n_3
    );
icmp_ln878_12_fu_1293_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_6_fu_1283_p3(2),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => src_buf_V_2_0_reg_521(2),
      I3 => src_buf_V_2_1_reg_1950(2),
      I4 => \p_Result_7_reg_1961[3]_i_1_n_3\,
      I5 => max_V_6_fu_1283_p3(3),
      O => icmp_ln878_12_fu_1293_p2_carry_i_3_n_3
    );
icmp_ln878_12_fu_1293_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_6_fu_1283_p3(0),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => src_buf_V_2_0_reg_521(0),
      I3 => src_buf_V_2_1_reg_1950(0),
      I4 => \p_Result_7_reg_1961[1]_i_1_n_3\,
      I5 => max_V_6_fu_1283_p3(1),
      O => icmp_ln878_12_fu_1293_p2_carry_i_4_n_3
    );
icmp_ln878_12_fu_1293_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_6_fu_1283_p3(6),
      I1 => src_buf_V_2_1_reg_1950(6),
      I2 => src_buf_V_2_0_reg_521(6),
      I3 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => icmp_ln878_12_fu_1293_p2_carry_i_9_n_3,
      O => icmp_ln878_12_fu_1293_p2_carry_i_5_n_3
    );
icmp_ln878_12_fu_1293_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_6_fu_1283_p3(4),
      I1 => src_buf_V_2_1_reg_1950(4),
      I2 => src_buf_V_2_0_reg_521(4),
      I3 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => icmp_ln878_12_fu_1293_p2_carry_i_10_n_3,
      O => icmp_ln878_12_fu_1293_p2_carry_i_6_n_3
    );
icmp_ln878_12_fu_1293_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_6_fu_1283_p3(2),
      I1 => src_buf_V_2_1_reg_1950(2),
      I2 => src_buf_V_2_0_reg_521(2),
      I3 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => icmp_ln878_12_fu_1293_p2_carry_i_11_n_3,
      O => icmp_ln878_12_fu_1293_p2_carry_i_7_n_3
    );
icmp_ln878_12_fu_1293_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_6_fu_1283_p3(0),
      I1 => src_buf_V_2_1_reg_1950(0),
      I2 => src_buf_V_2_0_reg_521(0),
      I3 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => icmp_ln878_12_fu_1293_p2_carry_i_12_n_3,
      O => icmp_ln878_12_fu_1293_p2_carry_i_8_n_3
    );
icmp_ln878_12_fu_1293_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => src_buf_V_2_0_reg_521(7),
      I3 => src_buf_V_2_1_reg_1950(7),
      I4 => max_V_6_fu_1283_p3(7),
      O => icmp_ln878_12_fu_1293_p2_carry_i_9_n_3
    );
\icmp_ln878_12_reg_1966[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_block_pp3_stage0_11001__0\,
      I1 => icmp_ln878_4_reg_1743_pp3_iter8_reg,
      I2 => tobool_i_i_2114_1_reg_1702,
      O => icmp_ln878_12_reg_19660
    );
\icmp_ln878_12_reg_1966_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => icmp_ln878_12_fu_1293_p2,
      Q => icmp_ln878_12_reg_1966,
      R => '0'
    );
icmp_ln878_13_fu_1422_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_13_fu_1422_p2_carry_n_3,
      CO(2) => icmp_ln878_13_fu_1422_p2_carry_n_4,
      CO(1) => icmp_ln878_13_fu_1422_p2_carry_n_5,
      CO(0) => icmp_ln878_13_fu_1422_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_13_fu_1422_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_13_fu_1422_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_13_fu_1422_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_13_fu_1422_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_13_fu_1422_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_13_fu_1422_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_13_fu_1422_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_13_fu_1422_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_13_fu_1422_p2_carry_i_8_n_3
    );
icmp_ln878_13_fu_1422_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_7_fu_1416_p3__15\(6),
      I1 => p_Result_8_reg_1971(6),
      I2 => p_Result_8_reg_1971(7),
      I3 => \max_V_7_fu_1416_p3__15\(7),
      O => icmp_ln878_13_fu_1422_p2_carry_i_1_n_3
    );
icmp_ln878_13_fu_1422_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_7_fu_1416_p3__15\(4),
      I1 => p_Result_8_reg_1971(4),
      I2 => p_Result_8_reg_1971(5),
      I3 => \max_V_7_fu_1416_p3__15\(5),
      O => icmp_ln878_13_fu_1422_p2_carry_i_2_n_3
    );
icmp_ln878_13_fu_1422_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_7_fu_1416_p3__15\(2),
      I1 => p_Result_8_reg_1971(2),
      I2 => p_Result_8_reg_1971(3),
      I3 => \max_V_7_fu_1416_p3__15\(3),
      O => icmp_ln878_13_fu_1422_p2_carry_i_3_n_3
    );
icmp_ln878_13_fu_1422_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_7_fu_1416_p3__15\(0),
      I1 => p_Result_8_reg_1971(0),
      I2 => p_Result_8_reg_1971(1),
      I3 => \max_V_7_fu_1416_p3__15\(1),
      O => icmp_ln878_13_fu_1422_p2_carry_i_4_n_3
    );
icmp_ln878_13_fu_1422_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_7_fu_1416_p3__15\(6),
      I1 => p_Result_8_reg_1971(6),
      I2 => \max_V_7_fu_1416_p3__15\(7),
      I3 => p_Result_8_reg_1971(7),
      O => icmp_ln878_13_fu_1422_p2_carry_i_5_n_3
    );
icmp_ln878_13_fu_1422_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_7_fu_1416_p3__15\(4),
      I1 => p_Result_8_reg_1971(4),
      I2 => \max_V_7_fu_1416_p3__15\(5),
      I3 => p_Result_8_reg_1971(5),
      O => icmp_ln878_13_fu_1422_p2_carry_i_6_n_3
    );
icmp_ln878_13_fu_1422_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_7_fu_1416_p3__15\(2),
      I1 => p_Result_8_reg_1971(2),
      I2 => \max_V_7_fu_1416_p3__15\(3),
      I3 => p_Result_8_reg_1971(3),
      O => icmp_ln878_13_fu_1422_p2_carry_i_7_n_3
    );
icmp_ln878_13_fu_1422_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_7_fu_1416_p3__15\(0),
      I1 => p_Result_8_reg_1971(0),
      I2 => \max_V_7_fu_1416_p3__15\(1),
      I3 => p_Result_8_reg_1971(1),
      O => icmp_ln878_13_fu_1422_p2_carry_i_8_n_3
    );
icmp_ln878_14_fu_896_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_14_fu_896_p2_carry_n_3,
      CO(2) => icmp_ln878_14_fu_896_p2_carry_n_4,
      CO(1) => icmp_ln878_14_fu_896_p2_carry_n_5,
      CO(0) => icmp_ln878_14_fu_896_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_14_fu_896_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_14_fu_896_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_14_fu_896_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_14_fu_896_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_14_fu_896_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_14_fu_896_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_14_fu_896_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_14_fu_896_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_14_fu_896_p2_carry_i_8_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \max_V_9_fu_879_p3__7\(6),
      I1 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I2 => src_buf_V_0_0_reg_428(14),
      I3 => src_buf_V_0_1_reg_1793(14),
      I4 => p_Result_10_fu_886_p4(7),
      I5 => \max_V_9_fu_879_p3__7\(7),
      O => icmp_ln878_14_fu_896_p2_carry_i_1_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(13),
      I1 => src_buf_V_0_0_reg_428(13),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => p_Result_10_fu_886_p4(5)
    );
icmp_ln878_14_fu_896_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(11),
      I1 => src_buf_V_0_0_reg_428(11),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => p_Result_10_fu_886_p4(3)
    );
icmp_ln878_14_fu_896_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(9),
      I1 => src_buf_V_0_0_reg_428(9),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => p_Result_10_fu_886_p4(1)
    );
icmp_ln878_14_fu_896_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6F03CF03CF03C"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(15),
      I1 => tobool_i_i_reg_1653,
      I2 => src_buf_V_0_0_reg_428(15),
      I3 => \p_Val2_s_reg_440_reg_n_3_[15]\,
      I4 => ap_enable_reg_pp3_iter6,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_14_fu_896_p2_carry_i_13_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6F03CF03CF03C"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(13),
      I1 => tobool_i_i_reg_1653,
      I2 => src_buf_V_0_0_reg_428(13),
      I3 => \p_Val2_s_reg_440_reg_n_3_[13]\,
      I4 => ap_enable_reg_pp3_iter6,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_14_fu_896_p2_carry_i_14_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6F03CF03CF03C"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(11),
      I1 => tobool_i_i_reg_1653,
      I2 => src_buf_V_0_0_reg_428(11),
      I3 => \p_Val2_s_reg_440_reg_n_3_[11]\,
      I4 => ap_enable_reg_pp3_iter6,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_14_fu_896_p2_carry_i_15_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6F03CF03CF03C"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(9),
      I1 => tobool_i_i_reg_1653,
      I2 => src_buf_V_0_0_reg_428(9),
      I3 => \p_Val2_s_reg_440_reg_n_3_[9]\,
      I4 => ap_enable_reg_pp3_iter6,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_14_fu_896_p2_carry_i_16_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \max_V_9_fu_879_p3__7\(4),
      I1 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I2 => src_buf_V_0_0_reg_428(12),
      I3 => src_buf_V_0_1_reg_1793(12),
      I4 => p_Result_10_fu_886_p4(5),
      I5 => \max_V_9_fu_879_p3__7\(5),
      O => icmp_ln878_14_fu_896_p2_carry_i_2_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \max_V_9_fu_879_p3__7\(2),
      I1 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I2 => src_buf_V_0_0_reg_428(10),
      I3 => src_buf_V_0_1_reg_1793(10),
      I4 => p_Result_10_fu_886_p4(3),
      I5 => \max_V_9_fu_879_p3__7\(3),
      O => icmp_ln878_14_fu_896_p2_carry_i_3_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \max_V_9_fu_879_p3__7\(0),
      I1 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I2 => src_buf_V_0_0_reg_428(8),
      I3 => src_buf_V_0_1_reg_1793(8),
      I4 => p_Result_10_fu_886_p4(1),
      I5 => \max_V_9_fu_879_p3__7\(1),
      O => icmp_ln878_14_fu_896_p2_carry_i_4_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FA4B5000000000"
    )
        port map (
      I0 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I1 => \p_Val2_s_reg_440_reg_n_3_[14]\,
      I2 => src_buf_V_0_0_reg_428(14),
      I3 => tobool_i_i_reg_1653,
      I4 => src_buf_V_0_1_reg_1793(14),
      I5 => icmp_ln878_14_fu_896_p2_carry_i_13_n_3,
      O => icmp_ln878_14_fu_896_p2_carry_i_5_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FA4B5000000000"
    )
        port map (
      I0 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I1 => \p_Val2_s_reg_440_reg_n_3_[12]\,
      I2 => src_buf_V_0_0_reg_428(12),
      I3 => tobool_i_i_reg_1653,
      I4 => src_buf_V_0_1_reg_1793(12),
      I5 => icmp_ln878_14_fu_896_p2_carry_i_14_n_3,
      O => icmp_ln878_14_fu_896_p2_carry_i_6_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FA4B5000000000"
    )
        port map (
      I0 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I1 => \p_Val2_s_reg_440_reg_n_3_[10]\,
      I2 => src_buf_V_0_0_reg_428(10),
      I3 => tobool_i_i_reg_1653,
      I4 => src_buf_V_0_1_reg_1793(10),
      I5 => icmp_ln878_14_fu_896_p2_carry_i_15_n_3,
      O => icmp_ln878_14_fu_896_p2_carry_i_7_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FA4B5000000000"
    )
        port map (
      I0 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I1 => \p_Val2_s_reg_440_reg_n_3_[8]\,
      I2 => src_buf_V_0_0_reg_428(8),
      I3 => tobool_i_i_reg_1653,
      I4 => src_buf_V_0_1_reg_1793(8),
      I5 => icmp_ln878_14_fu_896_p2_carry_i_16_n_3,
      O => icmp_ln878_14_fu_896_p2_carry_i_8_n_3
    );
icmp_ln878_14_fu_896_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(15),
      I1 => src_buf_V_0_0_reg_428(15),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => p_Result_10_fu_886_p4(7)
    );
icmp_ln878_15_fu_1001_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_15_fu_1001_p2_carry_n_3,
      CO(2) => icmp_ln878_15_fu_1001_p2_carry_n_4,
      CO(1) => icmp_ln878_15_fu_1001_p2_carry_n_5,
      CO(0) => icmp_ln878_15_fu_1001_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_15_fu_1001_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_15_fu_1001_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_15_fu_1001_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_15_fu_1001_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_15_fu_1001_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_15_fu_1001_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_15_fu_1001_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_15_fu_1001_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_15_fu_1001_p2_carry_i_8_n_3
    );
icmp_ln878_15_fu_1001_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_V_10_reg_1811(6),
      I1 => p_Result_11_reg_1818(6),
      I2 => p_Result_11_reg_1818(7),
      I3 => max_V_10_reg_1811(7),
      O => icmp_ln878_15_fu_1001_p2_carry_i_1_n_3
    );
icmp_ln878_15_fu_1001_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_V_10_reg_1811(4),
      I1 => p_Result_11_reg_1818(4),
      I2 => p_Result_11_reg_1818(5),
      I3 => max_V_10_reg_1811(5),
      O => icmp_ln878_15_fu_1001_p2_carry_i_2_n_3
    );
icmp_ln878_15_fu_1001_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_V_10_reg_1811(2),
      I1 => p_Result_11_reg_1818(2),
      I2 => p_Result_11_reg_1818(3),
      I3 => max_V_10_reg_1811(3),
      O => icmp_ln878_15_fu_1001_p2_carry_i_3_n_3
    );
icmp_ln878_15_fu_1001_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_V_10_reg_1811(0),
      I1 => p_Result_11_reg_1818(0),
      I2 => p_Result_11_reg_1818(1),
      I3 => max_V_10_reg_1811(1),
      O => icmp_ln878_15_fu_1001_p2_carry_i_4_n_3
    );
icmp_ln878_15_fu_1001_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_V_10_reg_1811(6),
      I1 => p_Result_11_reg_1818(6),
      I2 => max_V_10_reg_1811(7),
      I3 => p_Result_11_reg_1818(7),
      O => icmp_ln878_15_fu_1001_p2_carry_i_5_n_3
    );
icmp_ln878_15_fu_1001_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_V_10_reg_1811(4),
      I1 => p_Result_11_reg_1818(4),
      I2 => max_V_10_reg_1811(5),
      I3 => p_Result_11_reg_1818(5),
      O => icmp_ln878_15_fu_1001_p2_carry_i_6_n_3
    );
icmp_ln878_15_fu_1001_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_V_10_reg_1811(2),
      I1 => p_Result_11_reg_1818(2),
      I2 => max_V_10_reg_1811(3),
      I3 => p_Result_11_reg_1818(3),
      O => icmp_ln878_15_fu_1001_p2_carry_i_7_n_3
    );
icmp_ln878_15_fu_1001_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_V_10_reg_1811(0),
      I1 => p_Result_11_reg_1818(0),
      I2 => max_V_10_reg_1811(1),
      I3 => p_Result_11_reg_1818(1),
      O => icmp_ln878_15_fu_1001_p2_carry_i_8_n_3
    );
icmp_ln878_16_fu_1079_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_16_fu_1079_p2_carry_n_3,
      CO(2) => icmp_ln878_16_fu_1079_p2_carry_n_4,
      CO(1) => icmp_ln878_16_fu_1079_p2_carry_n_5,
      CO(0) => icmp_ln878_16_fu_1079_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_16_fu_1079_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_16_fu_1079_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_16_fu_1079_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_16_fu_1079_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_16_fu_1079_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_16_fu_1079_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_16_fu_1079_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_16_fu_1079_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_16_fu_1079_p2_carry_i_8_n_3
    );
icmp_ln878_16_fu_1079_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_11_reg_1844(6),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => \p_Val2_3_reg_487_reg_n_3_[14]\,
      I3 => src_buf_V_1_0_reg_475(14),
      I4 => p_Result_12_fu_1069_p4(7),
      I5 => max_V_11_reg_1844(7),
      O => icmp_ln878_16_fu_1079_p2_carry_i_1_n_3
    );
icmp_ln878_16_fu_1079_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(13),
      I1 => \p_Val2_3_reg_487_reg_n_3_[13]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_12_fu_1069_p4(5)
    );
icmp_ln878_16_fu_1079_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(11),
      I1 => \p_Val2_3_reg_487_reg_n_3_[11]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_12_fu_1069_p4(3)
    );
icmp_ln878_16_fu_1079_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(9),
      I1 => \p_Val2_3_reg_487_reg_n_3_[9]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_12_fu_1069_p4(1)
    );
icmp_ln878_16_fu_1079_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_11_reg_1844(4),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => \p_Val2_3_reg_487_reg_n_3_[12]\,
      I3 => src_buf_V_1_0_reg_475(12),
      I4 => p_Result_12_fu_1069_p4(5),
      I5 => max_V_11_reg_1844(5),
      O => icmp_ln878_16_fu_1079_p2_carry_i_2_n_3
    );
icmp_ln878_16_fu_1079_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_11_reg_1844(2),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => \p_Val2_3_reg_487_reg_n_3_[10]\,
      I3 => src_buf_V_1_0_reg_475(10),
      I4 => p_Result_12_fu_1069_p4(3),
      I5 => max_V_11_reg_1844(3),
      O => icmp_ln878_16_fu_1079_p2_carry_i_3_n_3
    );
icmp_ln878_16_fu_1079_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_11_reg_1844(0),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => \p_Val2_3_reg_487_reg_n_3_[8]\,
      I3 => src_buf_V_1_0_reg_475(8),
      I4 => p_Result_12_fu_1069_p4(1),
      I5 => max_V_11_reg_1844(1),
      O => icmp_ln878_16_fu_1079_p2_carry_i_4_n_3
    );
icmp_ln878_16_fu_1079_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_11_reg_1844(6),
      I1 => src_buf_V_1_0_reg_475(14),
      I2 => \p_Val2_3_reg_487_reg_n_3_[14]\,
      I3 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I4 => max_V_11_reg_1844(7),
      I5 => p_Result_12_fu_1069_p4(7),
      O => icmp_ln878_16_fu_1079_p2_carry_i_5_n_3
    );
icmp_ln878_16_fu_1079_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_11_reg_1844(4),
      I1 => src_buf_V_1_0_reg_475(12),
      I2 => \p_Val2_3_reg_487_reg_n_3_[12]\,
      I3 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I4 => max_V_11_reg_1844(5),
      I5 => p_Result_12_fu_1069_p4(5),
      O => icmp_ln878_16_fu_1079_p2_carry_i_6_n_3
    );
icmp_ln878_16_fu_1079_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_11_reg_1844(2),
      I1 => src_buf_V_1_0_reg_475(10),
      I2 => \p_Val2_3_reg_487_reg_n_3_[10]\,
      I3 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I4 => max_V_11_reg_1844(3),
      I5 => p_Result_12_fu_1069_p4(3),
      O => icmp_ln878_16_fu_1079_p2_carry_i_7_n_3
    );
icmp_ln878_16_fu_1079_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_11_reg_1844(0),
      I1 => src_buf_V_1_0_reg_475(8),
      I2 => \p_Val2_3_reg_487_reg_n_3_[8]\,
      I3 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I4 => max_V_11_reg_1844(1),
      I5 => p_Result_12_fu_1069_p4(1),
      O => icmp_ln878_16_fu_1079_p2_carry_i_8_n_3
    );
icmp_ln878_16_fu_1079_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(15),
      I1 => \p_Val2_3_reg_487_reg_n_3_[15]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_12_fu_1069_p4(7)
    );
icmp_ln878_17_fu_1107_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_17_fu_1107_p2,
      CO(2) => icmp_ln878_17_fu_1107_p2_carry_n_4,
      CO(1) => icmp_ln878_17_fu_1107_p2_carry_n_5,
      CO(0) => icmp_ln878_17_fu_1107_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_17_fu_1107_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_17_fu_1107_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_17_fu_1107_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_17_fu_1107_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_17_fu_1107_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_17_fu_1107_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_17_fu_1107_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_17_fu_1107_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_17_fu_1107_p2_carry_i_8_n_3
    );
icmp_ln878_17_fu_1107_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_12_fu_1091_p3(6),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => src_buf_V_1_0_reg_475(14),
      I3 => src_buf_V_1_1_reg_1858(14),
      I4 => p_Result_13_fu_1097_p4(7),
      I5 => max_V_12_fu_1091_p3(7),
      O => icmp_ln878_17_fu_1107_p2_carry_i_1_n_3
    );
icmp_ln878_17_fu_1107_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => src_buf_V_1_0_reg_475(13),
      I3 => src_buf_V_1_1_reg_1858(13),
      I4 => max_V_12_fu_1091_p3(5),
      O => icmp_ln878_17_fu_1107_p2_carry_i_10_n_3
    );
icmp_ln878_17_fu_1107_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => src_buf_V_1_0_reg_475(11),
      I3 => src_buf_V_1_1_reg_1858(11),
      I4 => max_V_12_fu_1091_p3(3),
      O => icmp_ln878_17_fu_1107_p2_carry_i_11_n_3
    );
icmp_ln878_17_fu_1107_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => src_buf_V_1_0_reg_475(9),
      I3 => src_buf_V_1_1_reg_1858(9),
      I4 => max_V_12_fu_1091_p3(1),
      O => icmp_ln878_17_fu_1107_p2_carry_i_12_n_3
    );
icmp_ln878_17_fu_1107_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_12_fu_1091_p3(4),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => src_buf_V_1_0_reg_475(12),
      I3 => src_buf_V_1_1_reg_1858(12),
      I4 => p_Result_13_fu_1097_p4(5),
      I5 => max_V_12_fu_1091_p3(5),
      O => icmp_ln878_17_fu_1107_p2_carry_i_2_n_3
    );
icmp_ln878_17_fu_1107_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_12_fu_1091_p3(2),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => src_buf_V_1_0_reg_475(10),
      I3 => src_buf_V_1_1_reg_1858(10),
      I4 => p_Result_13_fu_1097_p4(3),
      I5 => max_V_12_fu_1091_p3(3),
      O => icmp_ln878_17_fu_1107_p2_carry_i_3_n_3
    );
icmp_ln878_17_fu_1107_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_12_fu_1091_p3(0),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => src_buf_V_1_0_reg_475(8),
      I3 => src_buf_V_1_1_reg_1858(8),
      I4 => p_Result_13_fu_1097_p4(1),
      I5 => max_V_12_fu_1091_p3(1),
      O => icmp_ln878_17_fu_1107_p2_carry_i_4_n_3
    );
icmp_ln878_17_fu_1107_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_12_fu_1091_p3(6),
      I1 => src_buf_V_1_1_reg_1858(14),
      I2 => src_buf_V_1_0_reg_475(14),
      I3 => ap_enable_reg_pp3_iter8,
      I4 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I5 => icmp_ln878_17_fu_1107_p2_carry_i_9_n_3,
      O => icmp_ln878_17_fu_1107_p2_carry_i_5_n_3
    );
icmp_ln878_17_fu_1107_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_12_fu_1091_p3(4),
      I1 => src_buf_V_1_1_reg_1858(12),
      I2 => src_buf_V_1_0_reg_475(12),
      I3 => ap_enable_reg_pp3_iter8,
      I4 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I5 => icmp_ln878_17_fu_1107_p2_carry_i_10_n_3,
      O => icmp_ln878_17_fu_1107_p2_carry_i_6_n_3
    );
icmp_ln878_17_fu_1107_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_12_fu_1091_p3(2),
      I1 => src_buf_V_1_1_reg_1858(10),
      I2 => src_buf_V_1_0_reg_475(10),
      I3 => ap_enable_reg_pp3_iter8,
      I4 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I5 => icmp_ln878_17_fu_1107_p2_carry_i_11_n_3,
      O => icmp_ln878_17_fu_1107_p2_carry_i_7_n_3
    );
icmp_ln878_17_fu_1107_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_12_fu_1091_p3(0),
      I1 => src_buf_V_1_1_reg_1858(8),
      I2 => src_buf_V_1_0_reg_475(8),
      I3 => ap_enable_reg_pp3_iter8,
      I4 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I5 => icmp_ln878_17_fu_1107_p2_carry_i_12_n_3,
      O => icmp_ln878_17_fu_1107_p2_carry_i_8_n_3
    );
icmp_ln878_17_fu_1107_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => src_buf_V_1_0_reg_475(15),
      I3 => src_buf_V_1_1_reg_1858(15),
      I4 => max_V_12_fu_1091_p3(7),
      O => icmp_ln878_17_fu_1107_p2_carry_i_9_n_3
    );
\icmp_ln878_17_reg_1896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => icmp_ln878_17_fu_1107_p2,
      Q => icmp_ln878_17_reg_1896,
      R => '0'
    );
icmp_ln878_18_fu_1218_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_18_fu_1218_p2_carry_n_3,
      CO(2) => icmp_ln878_18_fu_1218_p2_carry_n_4,
      CO(1) => icmp_ln878_18_fu_1218_p2_carry_n_5,
      CO(0) => icmp_ln878_18_fu_1218_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_18_fu_1218_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_18_fu_1218_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_18_fu_1218_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_18_fu_1218_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_18_fu_1218_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_18_fu_1218_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_18_fu_1218_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_18_fu_1218_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_18_fu_1218_p2_carry_i_8_n_3
    );
icmp_ln878_18_fu_1218_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_13_fu_1212_p3__15\(6),
      I1 => p_Result_14_reg_1901(6),
      I2 => p_Result_14_reg_1901(7),
      I3 => \max_V_13_fu_1212_p3__15\(7),
      O => icmp_ln878_18_fu_1218_p2_carry_i_1_n_3
    );
icmp_ln878_18_fu_1218_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_13_fu_1212_p3__15\(4),
      I1 => p_Result_14_reg_1901(4),
      I2 => p_Result_14_reg_1901(5),
      I3 => \max_V_13_fu_1212_p3__15\(5),
      O => icmp_ln878_18_fu_1218_p2_carry_i_2_n_3
    );
icmp_ln878_18_fu_1218_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_13_fu_1212_p3__15\(2),
      I1 => p_Result_14_reg_1901(2),
      I2 => p_Result_14_reg_1901(3),
      I3 => \max_V_13_fu_1212_p3__15\(3),
      O => icmp_ln878_18_fu_1218_p2_carry_i_3_n_3
    );
icmp_ln878_18_fu_1218_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_13_fu_1212_p3__15\(0),
      I1 => p_Result_14_reg_1901(0),
      I2 => p_Result_14_reg_1901(1),
      I3 => \max_V_13_fu_1212_p3__15\(1),
      O => icmp_ln878_18_fu_1218_p2_carry_i_4_n_3
    );
icmp_ln878_18_fu_1218_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_13_fu_1212_p3__15\(6),
      I1 => p_Result_14_reg_1901(6),
      I2 => \max_V_13_fu_1212_p3__15\(7),
      I3 => p_Result_14_reg_1901(7),
      O => icmp_ln878_18_fu_1218_p2_carry_i_5_n_3
    );
icmp_ln878_18_fu_1218_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_13_fu_1212_p3__15\(4),
      I1 => p_Result_14_reg_1901(4),
      I2 => \max_V_13_fu_1212_p3__15\(5),
      I3 => p_Result_14_reg_1901(5),
      O => icmp_ln878_18_fu_1218_p2_carry_i_6_n_3
    );
icmp_ln878_18_fu_1218_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_13_fu_1212_p3__15\(2),
      I1 => p_Result_14_reg_1901(2),
      I2 => \max_V_13_fu_1212_p3__15\(3),
      I3 => p_Result_14_reg_1901(3),
      O => icmp_ln878_18_fu_1218_p2_carry_i_7_n_3
    );
icmp_ln878_18_fu_1218_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_13_fu_1212_p3__15\(0),
      I1 => p_Result_14_reg_1901(0),
      I2 => \max_V_13_fu_1212_p3__15\(1),
      I3 => p_Result_14_reg_1901(1),
      O => icmp_ln878_18_fu_1218_p2_carry_i_8_n_3
    );
icmp_ln878_19_fu_1313_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_19_fu_1313_p2_carry_n_3,
      CO(2) => icmp_ln878_19_fu_1313_p2_carry_n_4,
      CO(1) => icmp_ln878_19_fu_1313_p2_carry_n_5,
      CO(0) => icmp_ln878_19_fu_1313_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_19_fu_1313_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_19_fu_1313_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_19_fu_1313_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_19_fu_1313_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_19_fu_1313_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_19_fu_1313_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_19_fu_1313_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_19_fu_1313_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_19_fu_1313_p2_carry_i_8_n_3
    );
icmp_ln878_19_fu_1313_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_14_reg_1936(6),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => \p_Val2_6_reg_510_reg_n_3_[14]\,
      I3 => src_buf_V_2_0_reg_521(14),
      I4 => p_Result_15_fu_1303_p4(7),
      I5 => max_V_14_reg_1936(7),
      O => icmp_ln878_19_fu_1313_p2_carry_i_1_n_3
    );
icmp_ln878_19_fu_1313_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(13),
      I1 => \p_Val2_6_reg_510_reg_n_3_[13]\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_15_fu_1303_p4(5)
    );
icmp_ln878_19_fu_1313_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(11),
      I1 => \p_Val2_6_reg_510_reg_n_3_[11]\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_15_fu_1303_p4(3)
    );
icmp_ln878_19_fu_1313_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(9),
      I1 => \p_Val2_6_reg_510_reg_n_3_[9]\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_15_fu_1303_p4(1)
    );
icmp_ln878_19_fu_1313_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_14_reg_1936(4),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => \p_Val2_6_reg_510_reg_n_3_[12]\,
      I3 => src_buf_V_2_0_reg_521(12),
      I4 => p_Result_15_fu_1303_p4(5),
      I5 => max_V_14_reg_1936(5),
      O => icmp_ln878_19_fu_1313_p2_carry_i_2_n_3
    );
icmp_ln878_19_fu_1313_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_14_reg_1936(2),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => \p_Val2_6_reg_510_reg_n_3_[10]\,
      I3 => src_buf_V_2_0_reg_521(10),
      I4 => p_Result_15_fu_1303_p4(3),
      I5 => max_V_14_reg_1936(3),
      O => icmp_ln878_19_fu_1313_p2_carry_i_3_n_3
    );
icmp_ln878_19_fu_1313_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_14_reg_1936(0),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => \p_Val2_6_reg_510_reg_n_3_[8]\,
      I3 => src_buf_V_2_0_reg_521(8),
      I4 => p_Result_15_fu_1303_p4(1),
      I5 => max_V_14_reg_1936(1),
      O => icmp_ln878_19_fu_1313_p2_carry_i_4_n_3
    );
icmp_ln878_19_fu_1313_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_14_reg_1936(6),
      I1 => src_buf_V_2_0_reg_521(14),
      I2 => \p_Val2_6_reg_510_reg_n_3_[14]\,
      I3 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I4 => max_V_14_reg_1936(7),
      I5 => p_Result_15_fu_1303_p4(7),
      O => icmp_ln878_19_fu_1313_p2_carry_i_5_n_3
    );
icmp_ln878_19_fu_1313_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_14_reg_1936(4),
      I1 => src_buf_V_2_0_reg_521(12),
      I2 => \p_Val2_6_reg_510_reg_n_3_[12]\,
      I3 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I4 => max_V_14_reg_1936(5),
      I5 => p_Result_15_fu_1303_p4(5),
      O => icmp_ln878_19_fu_1313_p2_carry_i_6_n_3
    );
icmp_ln878_19_fu_1313_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_14_reg_1936(2),
      I1 => src_buf_V_2_0_reg_521(10),
      I2 => \p_Val2_6_reg_510_reg_n_3_[10]\,
      I3 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I4 => max_V_14_reg_1936(3),
      I5 => p_Result_15_fu_1303_p4(3),
      O => icmp_ln878_19_fu_1313_p2_carry_i_7_n_3
    );
icmp_ln878_19_fu_1313_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_14_reg_1936(0),
      I1 => src_buf_V_2_0_reg_521(8),
      I2 => \p_Val2_6_reg_510_reg_n_3_[8]\,
      I3 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I4 => max_V_14_reg_1936(1),
      I5 => p_Result_15_fu_1303_p4(1),
      O => icmp_ln878_19_fu_1313_p2_carry_i_8_n_3
    );
icmp_ln878_19_fu_1313_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(15),
      I1 => \p_Val2_6_reg_510_reg_n_3_[15]\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_15_fu_1303_p4(7)
    );
icmp_ln878_1_fu_646_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_1_fu_646_p2_carry_n_3,
      CO(2) => icmp_ln878_1_fu_646_p2_carry_n_4,
      CO(1) => icmp_ln878_1_fu_646_p2_carry_n_5,
      CO(0) => icmp_ln878_1_fu_646_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_1_fu_646_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_1_fu_646_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_1_fu_646_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_1_fu_646_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_1_fu_646_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_1_fu_646_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_1_fu_646_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_1_fu_646_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_1_fu_646_p2_carry_i_8_n_3
    );
\icmp_ln878_1_fu_646_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln878_1_fu_646_p2_carry_n_3,
      CO(3) => icmp_ln878_1_fu_646_p2,
      CO(2) => \icmp_ln878_1_fu_646_p2_carry__0_n_4\,
      CO(1) => \icmp_ln878_1_fu_646_p2_carry__0_n_5\,
      CO(0) => \icmp_ln878_1_fu_646_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln878_1_fu_646_p2_carry__0_i_1_n_3\,
      DI(2) => \icmp_ln878_1_fu_646_p2_carry__0_i_2_n_3\,
      DI(1) => \icmp_ln878_1_fu_646_p2_carry__0_i_3_n_3\,
      DI(0) => \icmp_ln878_1_fu_646_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln878_1_fu_646_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln878_1_fu_646_p2_carry__0_i_5_n_3\,
      S(2) => \icmp_ln878_1_fu_646_p2_carry__0_i_6_n_3\,
      S(1) => \icmp_ln878_1_fu_646_p2_carry__0_i_7_n_3\,
      S(0) => \icmp_ln878_1_fu_646_p2_carry__0_i_8_n_3\
    );
\icmp_ln878_1_fu_646_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(14),
      I1 => \icmp_ln878_reg_1626_reg[0]_0\(15),
      O => \icmp_ln878_1_fu_646_p2_carry__0_i_1_n_3\
    );
\icmp_ln878_1_fu_646_p2_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(9),
      I1 => \i_col_V_0_reg_359_reg_n_3_[9]\,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => ap_enable_reg_pp2_iter1,
      I4 => icmp_ln878_1_reg_1635,
      O => zext_ln878_1_fu_642_p1(9)
    );
\icmp_ln878_1_fu_646_p2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00007F80FF"
    )
        port map (
      I0 => icmp_ln878_1_reg_1635,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => \i_col_V_0_reg_359_reg_n_3_[11]\,
      I4 => add_ln691_1_reg_1630_reg(11),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(11),
      O => \icmp_ln878_1_fu_646_p2_carry__0_i_11_n_3\
    );
\icmp_ln878_1_fu_646_p2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00007F80FF"
    )
        port map (
      I0 => icmp_ln878_1_reg_1635,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => \i_col_V_0_reg_359_reg_n_3_[9]\,
      I4 => add_ln691_1_reg_1630_reg(9),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(9),
      O => \icmp_ln878_1_fu_646_p2_carry__0_i_12_n_3\
    );
\icmp_ln878_1_fu_646_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(12),
      I1 => \i_col_V_0_reg_3591__0\,
      I2 => \i_col_V_0_reg_359_reg_n_3_[12]\,
      I3 => add_ln691_1_reg_1630_reg(12),
      I4 => \icmp_ln878_reg_1626_reg[0]_0\(13),
      O => \icmp_ln878_1_fu_646_p2_carry__0_i_2_n_3\
    );
\icmp_ln878_1_fu_646_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(10),
      I1 => \i_col_V_0_reg_3591__0\,
      I2 => \i_col_V_0_reg_359_reg_n_3_[10]\,
      I3 => add_ln691_1_reg_1630_reg(10),
      I4 => zext_ln878_1_fu_642_p1(11),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(11),
      O => \icmp_ln878_1_fu_646_p2_carry__0_i_3_n_3\
    );
\icmp_ln878_1_fu_646_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(8),
      I1 => \i_col_V_0_reg_3591__0\,
      I2 => \i_col_V_0_reg_359_reg_n_3_[8]\,
      I3 => add_ln691_1_reg_1630_reg(8),
      I4 => zext_ln878_1_fu_642_p1(9),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(9),
      O => \icmp_ln878_1_fu_646_p2_carry__0_i_4_n_3\
    );
\icmp_ln878_1_fu_646_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(14),
      I1 => \icmp_ln878_reg_1626_reg[0]_0\(15),
      O => \icmp_ln878_1_fu_646_p2_carry__0_i_5_n_3\
    );
\icmp_ln878_1_fu_646_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000099A5"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(12),
      I1 => add_ln691_1_reg_1630_reg(12),
      I2 => \i_col_V_0_reg_359_reg_n_3_[12]\,
      I3 => \i_col_V_0_reg_3591__0\,
      I4 => \icmp_ln878_reg_1626_reg[0]_0\(13),
      O => \icmp_ln878_1_fu_646_p2_carry__0_i_6_n_3\
    );
\icmp_ln878_1_fu_646_p2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(10),
      I1 => add_ln691_1_reg_1630_reg(10),
      I2 => \i_col_V_0_reg_359_reg_n_3_[10]\,
      I3 => \i_col_V_0_reg_3591__0\,
      I4 => \icmp_ln878_1_fu_646_p2_carry__0_i_11_n_3\,
      O => \icmp_ln878_1_fu_646_p2_carry__0_i_7_n_3\
    );
\icmp_ln878_1_fu_646_p2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(8),
      I1 => add_ln691_1_reg_1630_reg(8),
      I2 => \i_col_V_0_reg_359_reg_n_3_[8]\,
      I3 => \i_col_V_0_reg_3591__0\,
      I4 => \icmp_ln878_1_fu_646_p2_carry__0_i_12_n_3\,
      O => \icmp_ln878_1_fu_646_p2_carry__0_i_8_n_3\
    );
\icmp_ln878_1_fu_646_p2_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(11),
      I1 => \i_col_V_0_reg_359_reg_n_3_[11]\,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => ap_enable_reg_pp2_iter1,
      I4 => icmp_ln878_1_reg_1635,
      O => zext_ln878_1_fu_642_p1(11)
    );
icmp_ln878_1_fu_646_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(6),
      I1 => \i_col_V_0_reg_3591__0\,
      I2 => \i_col_V_0_reg_359_reg_n_3_[6]\,
      I3 => add_ln691_1_reg_1630_reg(6),
      I4 => zext_ln878_1_fu_642_p1(7),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(7),
      O => icmp_ln878_1_fu_646_p2_carry_i_1_n_3
    );
icmp_ln878_1_fu_646_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(5),
      I1 => \i_col_V_0_reg_359_reg_n_3_[5]\,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => ap_enable_reg_pp2_iter1,
      I4 => icmp_ln878_1_reg_1635,
      O => zext_ln878_1_fu_642_p1(5)
    );
icmp_ln878_1_fu_646_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(3),
      I1 => \i_col_V_0_reg_359_reg_n_3_[3]\,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => ap_enable_reg_pp2_iter1,
      I4 => icmp_ln878_1_reg_1635,
      O => zext_ln878_1_fu_642_p1(3)
    );
icmp_ln878_1_fu_646_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(1),
      I1 => \i_col_V_0_reg_359_reg_n_3_[1]\,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => ap_enable_reg_pp2_iter1,
      I4 => icmp_ln878_1_reg_1635,
      O => zext_ln878_1_fu_642_p1(1)
    );
icmp_ln878_1_fu_646_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00007F80FF"
    )
        port map (
      I0 => icmp_ln878_1_reg_1635,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => \i_col_V_0_reg_359_reg_n_3_[7]\,
      I4 => add_ln691_1_reg_1630_reg(7),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(7),
      O => icmp_ln878_1_fu_646_p2_carry_i_13_n_3
    );
icmp_ln878_1_fu_646_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00007F80FF"
    )
        port map (
      I0 => icmp_ln878_1_reg_1635,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => \i_col_V_0_reg_359_reg_n_3_[5]\,
      I4 => add_ln691_1_reg_1630_reg(5),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(5),
      O => icmp_ln878_1_fu_646_p2_carry_i_14_n_3
    );
icmp_ln878_1_fu_646_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00007F80FF"
    )
        port map (
      I0 => icmp_ln878_1_reg_1635,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => \i_col_V_0_reg_359_reg_n_3_[3]\,
      I4 => add_ln691_1_reg_1630_reg(3),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(3),
      O => icmp_ln878_1_fu_646_p2_carry_i_15_n_3
    );
icmp_ln878_1_fu_646_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00007F80FF"
    )
        port map (
      I0 => icmp_ln878_1_reg_1635,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => \i_col_V_0_reg_359_reg_n_3_[1]\,
      I4 => add_ln691_1_reg_1630_reg(1),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(1),
      O => icmp_ln878_1_fu_646_p2_carry_i_16_n_3
    );
icmp_ln878_1_fu_646_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(4),
      I1 => \i_col_V_0_reg_3591__0\,
      I2 => \i_col_V_0_reg_359_reg_n_3_[4]\,
      I3 => add_ln691_1_reg_1630_reg(4),
      I4 => zext_ln878_1_fu_642_p1(5),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(5),
      O => icmp_ln878_1_fu_646_p2_carry_i_2_n_3
    );
icmp_ln878_1_fu_646_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(2),
      I1 => \i_col_V_0_reg_3591__0\,
      I2 => \i_col_V_0_reg_359_reg_n_3_[2]\,
      I3 => add_ln691_1_reg_1630_reg(2),
      I4 => zext_ln878_1_fu_642_p1(3),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(3),
      O => icmp_ln878_1_fu_646_p2_carry_i_3_n_3
    );
icmp_ln878_1_fu_646_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(0),
      I1 => \i_col_V_0_reg_3591__0\,
      I2 => \i_col_V_0_reg_359_reg_n_3_[0]\,
      I3 => add_ln691_1_reg_1630_reg(0),
      I4 => zext_ln878_1_fu_642_p1(1),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(1),
      O => icmp_ln878_1_fu_646_p2_carry_i_4_n_3
    );
icmp_ln878_1_fu_646_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(6),
      I1 => add_ln691_1_reg_1630_reg(6),
      I2 => \i_col_V_0_reg_359_reg_n_3_[6]\,
      I3 => \i_col_V_0_reg_3591__0\,
      I4 => icmp_ln878_1_fu_646_p2_carry_i_13_n_3,
      O => icmp_ln878_1_fu_646_p2_carry_i_5_n_3
    );
icmp_ln878_1_fu_646_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(4),
      I1 => add_ln691_1_reg_1630_reg(4),
      I2 => \i_col_V_0_reg_359_reg_n_3_[4]\,
      I3 => \i_col_V_0_reg_3591__0\,
      I4 => icmp_ln878_1_fu_646_p2_carry_i_14_n_3,
      O => icmp_ln878_1_fu_646_p2_carry_i_6_n_3
    );
icmp_ln878_1_fu_646_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(2),
      I1 => add_ln691_1_reg_1630_reg(2),
      I2 => \i_col_V_0_reg_359_reg_n_3_[2]\,
      I3 => \i_col_V_0_reg_3591__0\,
      I4 => icmp_ln878_1_fu_646_p2_carry_i_15_n_3,
      O => icmp_ln878_1_fu_646_p2_carry_i_7_n_3
    );
icmp_ln878_1_fu_646_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(0),
      I1 => add_ln691_1_reg_1630_reg(0),
      I2 => \i_col_V_0_reg_359_reg_n_3_[0]\,
      I3 => \i_col_V_0_reg_3591__0\,
      I4 => icmp_ln878_1_fu_646_p2_carry_i_16_n_3,
      O => icmp_ln878_1_fu_646_p2_carry_i_8_n_3
    );
icmp_ln878_1_fu_646_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
        port map (
      I0 => add_ln691_1_reg_1630_reg(7),
      I1 => \i_col_V_0_reg_359_reg_n_3_[7]\,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => ap_enable_reg_pp2_iter1,
      I4 => icmp_ln878_1_reg_1635,
      O => zext_ln878_1_fu_642_p1(7)
    );
\icmp_ln878_1_reg_1635[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln878_1_fu_646_p2,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => icmp_ln878_1_reg_1635,
      O => \icmp_ln878_1_reg_1635[0]_i_1_n_3\
    );
\icmp_ln878_1_reg_1635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln878_1_reg_1635[0]_i_1_n_3\,
      Q => icmp_ln878_1_reg_1635,
      R => '0'
    );
icmp_ln878_20_fu_1341_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_20_fu_1341_p2,
      CO(2) => icmp_ln878_20_fu_1341_p2_carry_n_4,
      CO(1) => icmp_ln878_20_fu_1341_p2_carry_n_5,
      CO(0) => icmp_ln878_20_fu_1341_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_20_fu_1341_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_20_fu_1341_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_20_fu_1341_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_20_fu_1341_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_20_fu_1341_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_20_fu_1341_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_20_fu_1341_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_20_fu_1341_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_20_fu_1341_p2_carry_i_8_n_3
    );
icmp_ln878_20_fu_1341_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_15_fu_1325_p3(6),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => src_buf_V_2_0_reg_521(14),
      I3 => src_buf_V_2_1_reg_1950(14),
      I4 => p_Result_16_fu_1331_p4(7),
      I5 => max_V_15_fu_1325_p3(7),
      O => icmp_ln878_20_fu_1341_p2_carry_i_1_n_3
    );
icmp_ln878_20_fu_1341_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => src_buf_V_2_0_reg_521(13),
      I3 => src_buf_V_2_1_reg_1950(13),
      I4 => max_V_15_fu_1325_p3(5),
      O => icmp_ln878_20_fu_1341_p2_carry_i_10_n_3
    );
icmp_ln878_20_fu_1341_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => src_buf_V_2_0_reg_521(11),
      I3 => src_buf_V_2_1_reg_1950(11),
      I4 => max_V_15_fu_1325_p3(3),
      O => icmp_ln878_20_fu_1341_p2_carry_i_11_n_3
    );
icmp_ln878_20_fu_1341_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => src_buf_V_2_0_reg_521(9),
      I3 => src_buf_V_2_1_reg_1950(9),
      I4 => max_V_15_fu_1325_p3(1),
      O => icmp_ln878_20_fu_1341_p2_carry_i_12_n_3
    );
icmp_ln878_20_fu_1341_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_15_fu_1325_p3(4),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => src_buf_V_2_0_reg_521(12),
      I3 => src_buf_V_2_1_reg_1950(12),
      I4 => p_Result_16_fu_1331_p4(5),
      I5 => max_V_15_fu_1325_p3(5),
      O => icmp_ln878_20_fu_1341_p2_carry_i_2_n_3
    );
icmp_ln878_20_fu_1341_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_15_fu_1325_p3(2),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => src_buf_V_2_0_reg_521(10),
      I3 => src_buf_V_2_1_reg_1950(10),
      I4 => p_Result_16_fu_1331_p4(3),
      I5 => max_V_15_fu_1325_p3(3),
      O => icmp_ln878_20_fu_1341_p2_carry_i_3_n_3
    );
icmp_ln878_20_fu_1341_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_15_fu_1325_p3(0),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => src_buf_V_2_0_reg_521(8),
      I3 => src_buf_V_2_1_reg_1950(8),
      I4 => p_Result_16_fu_1331_p4(1),
      I5 => max_V_15_fu_1325_p3(1),
      O => icmp_ln878_20_fu_1341_p2_carry_i_4_n_3
    );
icmp_ln878_20_fu_1341_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_15_fu_1325_p3(6),
      I1 => src_buf_V_2_1_reg_1950(14),
      I2 => src_buf_V_2_0_reg_521(14),
      I3 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => icmp_ln878_20_fu_1341_p2_carry_i_9_n_3,
      O => icmp_ln878_20_fu_1341_p2_carry_i_5_n_3
    );
icmp_ln878_20_fu_1341_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_15_fu_1325_p3(4),
      I1 => src_buf_V_2_1_reg_1950(12),
      I2 => src_buf_V_2_0_reg_521(12),
      I3 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => icmp_ln878_20_fu_1341_p2_carry_i_10_n_3,
      O => icmp_ln878_20_fu_1341_p2_carry_i_6_n_3
    );
icmp_ln878_20_fu_1341_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_15_fu_1325_p3(2),
      I1 => src_buf_V_2_1_reg_1950(10),
      I2 => src_buf_V_2_0_reg_521(10),
      I3 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => icmp_ln878_20_fu_1341_p2_carry_i_11_n_3,
      O => icmp_ln878_20_fu_1341_p2_carry_i_7_n_3
    );
icmp_ln878_20_fu_1341_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_15_fu_1325_p3(0),
      I1 => src_buf_V_2_1_reg_1950(8),
      I2 => src_buf_V_2_0_reg_521(8),
      I3 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => icmp_ln878_20_fu_1341_p2_carry_i_12_n_3,
      O => icmp_ln878_20_fu_1341_p2_carry_i_8_n_3
    );
icmp_ln878_20_fu_1341_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => src_buf_V_2_0_reg_521(15),
      I3 => src_buf_V_2_1_reg_1950(15),
      I4 => max_V_15_fu_1325_p3(7),
      O => icmp_ln878_20_fu_1341_p2_carry_i_9_n_3
    );
\icmp_ln878_20_reg_1988_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => icmp_ln878_20_fu_1341_p2,
      Q => icmp_ln878_20_reg_1988,
      R => '0'
    );
icmp_ln878_21_fu_1452_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_21_fu_1452_p2_carry_n_3,
      CO(2) => icmp_ln878_21_fu_1452_p2_carry_n_4,
      CO(1) => icmp_ln878_21_fu_1452_p2_carry_n_5,
      CO(0) => icmp_ln878_21_fu_1452_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_21_fu_1452_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_21_fu_1452_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_21_fu_1452_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_21_fu_1452_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_21_fu_1452_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_21_fu_1452_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_21_fu_1452_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_21_fu_1452_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_21_fu_1452_p2_carry_i_8_n_3
    );
icmp_ln878_21_fu_1452_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_16_fu_1446_p3__15\(6),
      I1 => p_Result_17_reg_1993(6),
      I2 => p_Result_17_reg_1993(7),
      I3 => \max_V_16_fu_1446_p3__15\(7),
      O => icmp_ln878_21_fu_1452_p2_carry_i_1_n_3
    );
icmp_ln878_21_fu_1452_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_16_fu_1446_p3__15\(4),
      I1 => p_Result_17_reg_1993(4),
      I2 => p_Result_17_reg_1993(5),
      I3 => \max_V_16_fu_1446_p3__15\(5),
      O => icmp_ln878_21_fu_1452_p2_carry_i_2_n_3
    );
icmp_ln878_21_fu_1452_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_16_fu_1446_p3__15\(2),
      I1 => p_Result_17_reg_1993(2),
      I2 => p_Result_17_reg_1993(3),
      I3 => \max_V_16_fu_1446_p3__15\(3),
      O => icmp_ln878_21_fu_1452_p2_carry_i_3_n_3
    );
icmp_ln878_21_fu_1452_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_16_fu_1446_p3__15\(0),
      I1 => p_Result_17_reg_1993(0),
      I2 => p_Result_17_reg_1993(1),
      I3 => \max_V_16_fu_1446_p3__15\(1),
      O => icmp_ln878_21_fu_1452_p2_carry_i_4_n_3
    );
icmp_ln878_21_fu_1452_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_16_fu_1446_p3__15\(6),
      I1 => p_Result_17_reg_1993(6),
      I2 => \max_V_16_fu_1446_p3__15\(7),
      I3 => p_Result_17_reg_1993(7),
      O => icmp_ln878_21_fu_1452_p2_carry_i_5_n_3
    );
icmp_ln878_21_fu_1452_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_16_fu_1446_p3__15\(4),
      I1 => p_Result_17_reg_1993(4),
      I2 => \max_V_16_fu_1446_p3__15\(5),
      I3 => p_Result_17_reg_1993(5),
      O => icmp_ln878_21_fu_1452_p2_carry_i_6_n_3
    );
icmp_ln878_21_fu_1452_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_16_fu_1446_p3__15\(2),
      I1 => p_Result_17_reg_1993(2),
      I2 => \max_V_16_fu_1446_p3__15\(3),
      I3 => p_Result_17_reg_1993(3),
      O => icmp_ln878_21_fu_1452_p2_carry_i_7_n_3
    );
icmp_ln878_21_fu_1452_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_16_fu_1446_p3__15\(0),
      I1 => p_Result_17_reg_1993(0),
      I2 => \max_V_16_fu_1446_p3__15\(1),
      I3 => p_Result_17_reg_1993(1),
      O => icmp_ln878_21_fu_1452_p2_carry_i_8_n_3
    );
icmp_ln878_22_fu_954_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_22_fu_954_p2_carry_n_3,
      CO(2) => icmp_ln878_22_fu_954_p2_carry_n_4,
      CO(1) => icmp_ln878_22_fu_954_p2_carry_n_5,
      CO(0) => icmp_ln878_22_fu_954_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_22_fu_954_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_22_fu_954_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_22_fu_954_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_22_fu_954_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_22_fu_954_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_22_fu_954_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_22_fu_954_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_22_fu_954_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_22_fu_954_p2_carry_i_8_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \max_V_18_fu_937_p3__7\(6),
      I1 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I2 => src_buf_V_0_0_reg_428(22),
      I3 => src_buf_V_0_1_reg_1793(22),
      I4 => p_Result_19_fu_944_p4(7),
      I5 => \max_V_18_fu_937_p3__7\(7),
      O => icmp_ln878_22_fu_954_p2_carry_i_1_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(21),
      I1 => src_buf_V_0_0_reg_428(21),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => p_Result_19_fu_944_p4(5)
    );
icmp_ln878_22_fu_954_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(19),
      I1 => src_buf_V_0_0_reg_428(19),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => p_Result_19_fu_944_p4(3)
    );
icmp_ln878_22_fu_954_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(17),
      I1 => src_buf_V_0_0_reg_428(17),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => p_Result_19_fu_944_p4(1)
    );
icmp_ln878_22_fu_954_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6F03CF03CF03C"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(23),
      I1 => tobool_i_i_reg_1653,
      I2 => src_buf_V_0_0_reg_428(23),
      I3 => \p_Val2_s_reg_440_reg_n_3_[23]\,
      I4 => ap_enable_reg_pp3_iter6,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_22_fu_954_p2_carry_i_13_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6F03CF03CF03C"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(21),
      I1 => tobool_i_i_reg_1653,
      I2 => src_buf_V_0_0_reg_428(21),
      I3 => \p_Val2_s_reg_440_reg_n_3_[21]\,
      I4 => ap_enable_reg_pp3_iter6,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_22_fu_954_p2_carry_i_14_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6F03CF03CF03C"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(19),
      I1 => tobool_i_i_reg_1653,
      I2 => src_buf_V_0_0_reg_428(19),
      I3 => \p_Val2_s_reg_440_reg_n_3_[19]\,
      I4 => ap_enable_reg_pp3_iter6,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_22_fu_954_p2_carry_i_15_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6F03CF03CF03C"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(17),
      I1 => tobool_i_i_reg_1653,
      I2 => src_buf_V_0_0_reg_428(17),
      I3 => \p_Val2_s_reg_440_reg_n_3_[17]\,
      I4 => ap_enable_reg_pp3_iter6,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_22_fu_954_p2_carry_i_16_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \max_V_18_fu_937_p3__7\(4),
      I1 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I2 => src_buf_V_0_0_reg_428(20),
      I3 => src_buf_V_0_1_reg_1793(20),
      I4 => p_Result_19_fu_944_p4(5),
      I5 => \max_V_18_fu_937_p3__7\(5),
      O => icmp_ln878_22_fu_954_p2_carry_i_2_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \max_V_18_fu_937_p3__7\(2),
      I1 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I2 => src_buf_V_0_0_reg_428(18),
      I3 => src_buf_V_0_1_reg_1793(18),
      I4 => p_Result_19_fu_944_p4(3),
      I5 => \max_V_18_fu_937_p3__7\(3),
      O => icmp_ln878_22_fu_954_p2_carry_i_3_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \max_V_18_fu_937_p3__7\(0),
      I1 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I2 => src_buf_V_0_0_reg_428(16),
      I3 => src_buf_V_0_1_reg_1793(16),
      I4 => p_Result_19_fu_944_p4(1),
      I5 => \max_V_18_fu_937_p3__7\(1),
      O => icmp_ln878_22_fu_954_p2_carry_i_4_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FA4B5000000000"
    )
        port map (
      I0 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I1 => \p_Val2_s_reg_440_reg_n_3_[22]\,
      I2 => src_buf_V_0_0_reg_428(22),
      I3 => tobool_i_i_reg_1653,
      I4 => src_buf_V_0_1_reg_1793(22),
      I5 => icmp_ln878_22_fu_954_p2_carry_i_13_n_3,
      O => icmp_ln878_22_fu_954_p2_carry_i_5_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FA4B5000000000"
    )
        port map (
      I0 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I1 => \p_Val2_s_reg_440_reg_n_3_[20]\,
      I2 => src_buf_V_0_0_reg_428(20),
      I3 => tobool_i_i_reg_1653,
      I4 => src_buf_V_0_1_reg_1793(20),
      I5 => icmp_ln878_22_fu_954_p2_carry_i_14_n_3,
      O => icmp_ln878_22_fu_954_p2_carry_i_6_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FA4B5000000000"
    )
        port map (
      I0 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I1 => \p_Val2_s_reg_440_reg_n_3_[18]\,
      I2 => src_buf_V_0_0_reg_428(18),
      I3 => tobool_i_i_reg_1653,
      I4 => src_buf_V_0_1_reg_1793(18),
      I5 => icmp_ln878_22_fu_954_p2_carry_i_15_n_3,
      O => icmp_ln878_22_fu_954_p2_carry_i_7_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FA4B5000000000"
    )
        port map (
      I0 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I1 => \p_Val2_s_reg_440_reg_n_3_[16]\,
      I2 => src_buf_V_0_0_reg_428(16),
      I3 => tobool_i_i_reg_1653,
      I4 => src_buf_V_0_1_reg_1793(16),
      I5 => icmp_ln878_22_fu_954_p2_carry_i_16_n_3,
      O => icmp_ln878_22_fu_954_p2_carry_i_8_n_3
    );
icmp_ln878_22_fu_954_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(23),
      I1 => src_buf_V_0_0_reg_428(23),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => p_Result_19_fu_944_p4(7)
    );
icmp_ln878_23_fu_1017_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_23_fu_1017_p2_carry_n_3,
      CO(2) => icmp_ln878_23_fu_1017_p2_carry_n_4,
      CO(1) => icmp_ln878_23_fu_1017_p2_carry_n_5,
      CO(0) => icmp_ln878_23_fu_1017_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_23_fu_1017_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_23_fu_1017_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_23_fu_1017_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_23_fu_1017_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_23_fu_1017_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_23_fu_1017_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_23_fu_1017_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_23_fu_1017_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_23_fu_1017_p2_carry_i_8_n_3
    );
icmp_ln878_23_fu_1017_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_V_19_reg_1824(6),
      I1 => p_Result_20_reg_1831(6),
      I2 => p_Result_20_reg_1831(7),
      I3 => max_V_19_reg_1824(7),
      O => icmp_ln878_23_fu_1017_p2_carry_i_1_n_3
    );
icmp_ln878_23_fu_1017_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_V_19_reg_1824(4),
      I1 => p_Result_20_reg_1831(4),
      I2 => p_Result_20_reg_1831(5),
      I3 => max_V_19_reg_1824(5),
      O => icmp_ln878_23_fu_1017_p2_carry_i_2_n_3
    );
icmp_ln878_23_fu_1017_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_V_19_reg_1824(2),
      I1 => p_Result_20_reg_1831(2),
      I2 => p_Result_20_reg_1831(3),
      I3 => max_V_19_reg_1824(3),
      O => icmp_ln878_23_fu_1017_p2_carry_i_3_n_3
    );
icmp_ln878_23_fu_1017_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_V_19_reg_1824(0),
      I1 => p_Result_20_reg_1831(0),
      I2 => p_Result_20_reg_1831(1),
      I3 => max_V_19_reg_1824(1),
      O => icmp_ln878_23_fu_1017_p2_carry_i_4_n_3
    );
icmp_ln878_23_fu_1017_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_V_19_reg_1824(6),
      I1 => p_Result_20_reg_1831(6),
      I2 => max_V_19_reg_1824(7),
      I3 => p_Result_20_reg_1831(7),
      O => icmp_ln878_23_fu_1017_p2_carry_i_5_n_3
    );
icmp_ln878_23_fu_1017_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_V_19_reg_1824(4),
      I1 => p_Result_20_reg_1831(4),
      I2 => max_V_19_reg_1824(5),
      I3 => p_Result_20_reg_1831(5),
      O => icmp_ln878_23_fu_1017_p2_carry_i_6_n_3
    );
icmp_ln878_23_fu_1017_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_V_19_reg_1824(2),
      I1 => p_Result_20_reg_1831(2),
      I2 => max_V_19_reg_1824(3),
      I3 => p_Result_20_reg_1831(3),
      O => icmp_ln878_23_fu_1017_p2_carry_i_7_n_3
    );
icmp_ln878_23_fu_1017_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_V_19_reg_1824(0),
      I1 => p_Result_20_reg_1831(0),
      I2 => max_V_19_reg_1824(1),
      I3 => p_Result_20_reg_1831(1),
      O => icmp_ln878_23_fu_1017_p2_carry_i_8_n_3
    );
icmp_ln878_24_fu_1133_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_24_fu_1133_p2_carry_n_3,
      CO(2) => icmp_ln878_24_fu_1133_p2_carry_n_4,
      CO(1) => icmp_ln878_24_fu_1133_p2_carry_n_5,
      CO(0) => icmp_ln878_24_fu_1133_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_24_fu_1133_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_24_fu_1133_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_24_fu_1133_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_24_fu_1133_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_24_fu_1133_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_24_fu_1133_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_24_fu_1133_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_24_fu_1133_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_24_fu_1133_p2_carry_i_8_n_3
    );
icmp_ln878_24_fu_1133_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_20_reg_1851(6),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => \p_Val2_3_reg_487_reg_n_3_[22]\,
      I3 => src_buf_V_1_0_reg_475(22),
      I4 => p_Result_21_fu_1123_p4(7),
      I5 => max_V_20_reg_1851(7),
      O => icmp_ln878_24_fu_1133_p2_carry_i_1_n_3
    );
icmp_ln878_24_fu_1133_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(21),
      I1 => \p_Val2_3_reg_487_reg_n_3_[21]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_21_fu_1123_p4(5)
    );
icmp_ln878_24_fu_1133_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(19),
      I1 => \p_Val2_3_reg_487_reg_n_3_[19]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_21_fu_1123_p4(3)
    );
icmp_ln878_24_fu_1133_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(17),
      I1 => \p_Val2_3_reg_487_reg_n_3_[17]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_21_fu_1123_p4(1)
    );
icmp_ln878_24_fu_1133_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_20_reg_1851(4),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => \p_Val2_3_reg_487_reg_n_3_[20]\,
      I3 => src_buf_V_1_0_reg_475(20),
      I4 => p_Result_21_fu_1123_p4(5),
      I5 => max_V_20_reg_1851(5),
      O => icmp_ln878_24_fu_1133_p2_carry_i_2_n_3
    );
icmp_ln878_24_fu_1133_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_20_reg_1851(2),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => \p_Val2_3_reg_487_reg_n_3_[18]\,
      I3 => src_buf_V_1_0_reg_475(18),
      I4 => p_Result_21_fu_1123_p4(3),
      I5 => max_V_20_reg_1851(3),
      O => icmp_ln878_24_fu_1133_p2_carry_i_3_n_3
    );
icmp_ln878_24_fu_1133_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_20_reg_1851(0),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => \p_Val2_3_reg_487_reg_n_3_[16]\,
      I3 => src_buf_V_1_0_reg_475(16),
      I4 => p_Result_21_fu_1123_p4(1),
      I5 => max_V_20_reg_1851(1),
      O => icmp_ln878_24_fu_1133_p2_carry_i_4_n_3
    );
icmp_ln878_24_fu_1133_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_20_reg_1851(6),
      I1 => src_buf_V_1_0_reg_475(22),
      I2 => \p_Val2_3_reg_487_reg_n_3_[22]\,
      I3 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I4 => max_V_20_reg_1851(7),
      I5 => p_Result_21_fu_1123_p4(7),
      O => icmp_ln878_24_fu_1133_p2_carry_i_5_n_3
    );
icmp_ln878_24_fu_1133_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_20_reg_1851(4),
      I1 => src_buf_V_1_0_reg_475(20),
      I2 => \p_Val2_3_reg_487_reg_n_3_[20]\,
      I3 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I4 => max_V_20_reg_1851(5),
      I5 => p_Result_21_fu_1123_p4(5),
      O => icmp_ln878_24_fu_1133_p2_carry_i_6_n_3
    );
icmp_ln878_24_fu_1133_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_20_reg_1851(2),
      I1 => src_buf_V_1_0_reg_475(18),
      I2 => \p_Val2_3_reg_487_reg_n_3_[18]\,
      I3 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I4 => max_V_20_reg_1851(3),
      I5 => p_Result_21_fu_1123_p4(3),
      O => icmp_ln878_24_fu_1133_p2_carry_i_7_n_3
    );
icmp_ln878_24_fu_1133_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_20_reg_1851(0),
      I1 => src_buf_V_1_0_reg_475(16),
      I2 => \p_Val2_3_reg_487_reg_n_3_[16]\,
      I3 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I4 => max_V_20_reg_1851(1),
      I5 => p_Result_21_fu_1123_p4(1),
      O => icmp_ln878_24_fu_1133_p2_carry_i_8_n_3
    );
icmp_ln878_24_fu_1133_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(23),
      I1 => \p_Val2_3_reg_487_reg_n_3_[23]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_21_fu_1123_p4(7)
    );
icmp_ln878_25_fu_1161_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_25_fu_1161_p2,
      CO(2) => icmp_ln878_25_fu_1161_p2_carry_n_4,
      CO(1) => icmp_ln878_25_fu_1161_p2_carry_n_5,
      CO(0) => icmp_ln878_25_fu_1161_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_25_fu_1161_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_25_fu_1161_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_25_fu_1161_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_25_fu_1161_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_25_fu_1161_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_25_fu_1161_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_25_fu_1161_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_25_fu_1161_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_25_fu_1161_p2_carry_i_8_n_3
    );
icmp_ln878_25_fu_1161_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_21_fu_1145_p3(6),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => src_buf_V_1_0_reg_475(22),
      I3 => src_buf_V_1_1_reg_1858(22),
      I4 => p_Result_22_fu_1151_p4(7),
      I5 => max_V_21_fu_1145_p3(7),
      O => icmp_ln878_25_fu_1161_p2_carry_i_1_n_3
    );
icmp_ln878_25_fu_1161_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => src_buf_V_1_0_reg_475(21),
      I3 => src_buf_V_1_1_reg_1858(21),
      I4 => max_V_21_fu_1145_p3(5),
      O => icmp_ln878_25_fu_1161_p2_carry_i_10_n_3
    );
icmp_ln878_25_fu_1161_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => src_buf_V_1_0_reg_475(19),
      I3 => src_buf_V_1_1_reg_1858(19),
      I4 => max_V_21_fu_1145_p3(3),
      O => icmp_ln878_25_fu_1161_p2_carry_i_11_n_3
    );
icmp_ln878_25_fu_1161_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => src_buf_V_1_0_reg_475(17),
      I3 => src_buf_V_1_1_reg_1858(17),
      I4 => max_V_21_fu_1145_p3(1),
      O => icmp_ln878_25_fu_1161_p2_carry_i_12_n_3
    );
icmp_ln878_25_fu_1161_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_21_fu_1145_p3(4),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => src_buf_V_1_0_reg_475(20),
      I3 => src_buf_V_1_1_reg_1858(20),
      I4 => p_Result_22_fu_1151_p4(5),
      I5 => max_V_21_fu_1145_p3(5),
      O => icmp_ln878_25_fu_1161_p2_carry_i_2_n_3
    );
icmp_ln878_25_fu_1161_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_21_fu_1145_p3(2),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => src_buf_V_1_0_reg_475(18),
      I3 => src_buf_V_1_1_reg_1858(18),
      I4 => p_Result_22_fu_1151_p4(3),
      I5 => max_V_21_fu_1145_p3(3),
      O => icmp_ln878_25_fu_1161_p2_carry_i_3_n_3
    );
icmp_ln878_25_fu_1161_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_21_fu_1145_p3(0),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => src_buf_V_1_0_reg_475(16),
      I3 => src_buf_V_1_1_reg_1858(16),
      I4 => p_Result_22_fu_1151_p4(1),
      I5 => max_V_21_fu_1145_p3(1),
      O => icmp_ln878_25_fu_1161_p2_carry_i_4_n_3
    );
icmp_ln878_25_fu_1161_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_21_fu_1145_p3(6),
      I1 => src_buf_V_1_1_reg_1858(22),
      I2 => src_buf_V_1_0_reg_475(22),
      I3 => ap_enable_reg_pp3_iter8,
      I4 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I5 => icmp_ln878_25_fu_1161_p2_carry_i_9_n_3,
      O => icmp_ln878_25_fu_1161_p2_carry_i_5_n_3
    );
icmp_ln878_25_fu_1161_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_21_fu_1145_p3(4),
      I1 => src_buf_V_1_1_reg_1858(20),
      I2 => src_buf_V_1_0_reg_475(20),
      I3 => ap_enable_reg_pp3_iter8,
      I4 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I5 => icmp_ln878_25_fu_1161_p2_carry_i_10_n_3,
      O => icmp_ln878_25_fu_1161_p2_carry_i_6_n_3
    );
icmp_ln878_25_fu_1161_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_21_fu_1145_p3(2),
      I1 => src_buf_V_1_1_reg_1858(18),
      I2 => src_buf_V_1_0_reg_475(18),
      I3 => ap_enable_reg_pp3_iter8,
      I4 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I5 => icmp_ln878_25_fu_1161_p2_carry_i_11_n_3,
      O => icmp_ln878_25_fu_1161_p2_carry_i_7_n_3
    );
icmp_ln878_25_fu_1161_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_21_fu_1145_p3(0),
      I1 => src_buf_V_1_1_reg_1858(16),
      I2 => src_buf_V_1_0_reg_475(16),
      I3 => ap_enable_reg_pp3_iter8,
      I4 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I5 => icmp_ln878_25_fu_1161_p2_carry_i_12_n_3,
      O => icmp_ln878_25_fu_1161_p2_carry_i_8_n_3
    );
icmp_ln878_25_fu_1161_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => src_buf_V_1_0_reg_475(23),
      I3 => src_buf_V_1_1_reg_1858(23),
      I4 => max_V_21_fu_1145_p3(7),
      O => icmp_ln878_25_fu_1161_p2_carry_i_9_n_3
    );
\icmp_ln878_25_reg_1918_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => icmp_ln878_25_fu_1161_p2,
      Q => icmp_ln878_25_reg_1918,
      R => '0'
    );
icmp_ln878_26_fu_1248_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_26_fu_1248_p2_carry_n_3,
      CO(2) => icmp_ln878_26_fu_1248_p2_carry_n_4,
      CO(1) => icmp_ln878_26_fu_1248_p2_carry_n_5,
      CO(0) => icmp_ln878_26_fu_1248_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_26_fu_1248_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_26_fu_1248_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_26_fu_1248_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_26_fu_1248_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_26_fu_1248_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_26_fu_1248_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_26_fu_1248_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_26_fu_1248_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_26_fu_1248_p2_carry_i_8_n_3
    );
icmp_ln878_26_fu_1248_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_22_fu_1242_p3__15\(6),
      I1 => p_Result_23_reg_1923(6),
      I2 => p_Result_23_reg_1923(7),
      I3 => \max_V_22_fu_1242_p3__15\(7),
      O => icmp_ln878_26_fu_1248_p2_carry_i_1_n_3
    );
icmp_ln878_26_fu_1248_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_22_fu_1242_p3__15\(4),
      I1 => p_Result_23_reg_1923(4),
      I2 => p_Result_23_reg_1923(5),
      I3 => \max_V_22_fu_1242_p3__15\(5),
      O => icmp_ln878_26_fu_1248_p2_carry_i_2_n_3
    );
icmp_ln878_26_fu_1248_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_22_fu_1242_p3__15\(2),
      I1 => p_Result_23_reg_1923(2),
      I2 => p_Result_23_reg_1923(3),
      I3 => \max_V_22_fu_1242_p3__15\(3),
      O => icmp_ln878_26_fu_1248_p2_carry_i_3_n_3
    );
icmp_ln878_26_fu_1248_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_22_fu_1242_p3__15\(0),
      I1 => p_Result_23_reg_1923(0),
      I2 => p_Result_23_reg_1923(1),
      I3 => \max_V_22_fu_1242_p3__15\(1),
      O => icmp_ln878_26_fu_1248_p2_carry_i_4_n_3
    );
icmp_ln878_26_fu_1248_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_22_fu_1242_p3__15\(6),
      I1 => p_Result_23_reg_1923(6),
      I2 => \max_V_22_fu_1242_p3__15\(7),
      I3 => p_Result_23_reg_1923(7),
      O => icmp_ln878_26_fu_1248_p2_carry_i_5_n_3
    );
icmp_ln878_26_fu_1248_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_22_fu_1242_p3__15\(4),
      I1 => p_Result_23_reg_1923(4),
      I2 => \max_V_22_fu_1242_p3__15\(5),
      I3 => p_Result_23_reg_1923(5),
      O => icmp_ln878_26_fu_1248_p2_carry_i_6_n_3
    );
icmp_ln878_26_fu_1248_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_22_fu_1242_p3__15\(2),
      I1 => p_Result_23_reg_1923(2),
      I2 => \max_V_22_fu_1242_p3__15\(3),
      I3 => p_Result_23_reg_1923(3),
      O => icmp_ln878_26_fu_1248_p2_carry_i_7_n_3
    );
icmp_ln878_26_fu_1248_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_22_fu_1242_p3__15\(0),
      I1 => p_Result_23_reg_1923(0),
      I2 => \max_V_22_fu_1242_p3__15\(1),
      I3 => p_Result_23_reg_1923(1),
      O => icmp_ln878_26_fu_1248_p2_carry_i_8_n_3
    );
icmp_ln878_27_fu_1367_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_27_fu_1367_p2_carry_n_3,
      CO(2) => icmp_ln878_27_fu_1367_p2_carry_n_4,
      CO(1) => icmp_ln878_27_fu_1367_p2_carry_n_5,
      CO(0) => icmp_ln878_27_fu_1367_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_27_fu_1367_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_27_fu_1367_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_27_fu_1367_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_27_fu_1367_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_27_fu_1367_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_27_fu_1367_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_27_fu_1367_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_27_fu_1367_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_27_fu_1367_p2_carry_i_8_n_3
    );
icmp_ln878_27_fu_1367_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_23_reg_1943(6),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => \p_Val2_6_reg_510_reg_n_3_[22]\,
      I3 => src_buf_V_2_0_reg_521(22),
      I4 => p_Result_24_fu_1357_p4(7),
      I5 => max_V_23_reg_1943(7),
      O => icmp_ln878_27_fu_1367_p2_carry_i_1_n_3
    );
icmp_ln878_27_fu_1367_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(21),
      I1 => \p_Val2_6_reg_510_reg_n_3_[21]\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_24_fu_1357_p4(5)
    );
icmp_ln878_27_fu_1367_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(19),
      I1 => \p_Val2_6_reg_510_reg_n_3_[19]\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_24_fu_1357_p4(3)
    );
icmp_ln878_27_fu_1367_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(17),
      I1 => \p_Val2_6_reg_510_reg_n_3_[17]\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_24_fu_1357_p4(1)
    );
icmp_ln878_27_fu_1367_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_23_reg_1943(4),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => \p_Val2_6_reg_510_reg_n_3_[20]\,
      I3 => src_buf_V_2_0_reg_521(20),
      I4 => p_Result_24_fu_1357_p4(5),
      I5 => max_V_23_reg_1943(5),
      O => icmp_ln878_27_fu_1367_p2_carry_i_2_n_3
    );
icmp_ln878_27_fu_1367_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_23_reg_1943(2),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => \p_Val2_6_reg_510_reg_n_3_[18]\,
      I3 => src_buf_V_2_0_reg_521(18),
      I4 => p_Result_24_fu_1357_p4(3),
      I5 => max_V_23_reg_1943(3),
      O => icmp_ln878_27_fu_1367_p2_carry_i_3_n_3
    );
icmp_ln878_27_fu_1367_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_23_reg_1943(0),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => \p_Val2_6_reg_510_reg_n_3_[16]\,
      I3 => src_buf_V_2_0_reg_521(16),
      I4 => p_Result_24_fu_1357_p4(1),
      I5 => max_V_23_reg_1943(1),
      O => icmp_ln878_27_fu_1367_p2_carry_i_4_n_3
    );
icmp_ln878_27_fu_1367_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_23_reg_1943(6),
      I1 => src_buf_V_2_0_reg_521(22),
      I2 => \p_Val2_6_reg_510_reg_n_3_[22]\,
      I3 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I4 => max_V_23_reg_1943(7),
      I5 => p_Result_24_fu_1357_p4(7),
      O => icmp_ln878_27_fu_1367_p2_carry_i_5_n_3
    );
icmp_ln878_27_fu_1367_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_23_reg_1943(4),
      I1 => src_buf_V_2_0_reg_521(20),
      I2 => \p_Val2_6_reg_510_reg_n_3_[20]\,
      I3 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I4 => max_V_23_reg_1943(5),
      I5 => p_Result_24_fu_1357_p4(5),
      O => icmp_ln878_27_fu_1367_p2_carry_i_6_n_3
    );
icmp_ln878_27_fu_1367_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_23_reg_1943(2),
      I1 => src_buf_V_2_0_reg_521(18),
      I2 => \p_Val2_6_reg_510_reg_n_3_[18]\,
      I3 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I4 => max_V_23_reg_1943(3),
      I5 => p_Result_24_fu_1357_p4(3),
      O => icmp_ln878_27_fu_1367_p2_carry_i_7_n_3
    );
icmp_ln878_27_fu_1367_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_23_reg_1943(0),
      I1 => src_buf_V_2_0_reg_521(16),
      I2 => \p_Val2_6_reg_510_reg_n_3_[16]\,
      I3 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I4 => max_V_23_reg_1943(1),
      I5 => p_Result_24_fu_1357_p4(1),
      O => icmp_ln878_27_fu_1367_p2_carry_i_8_n_3
    );
icmp_ln878_27_fu_1367_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(23),
      I1 => \p_Val2_6_reg_510_reg_n_3_[23]\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_24_fu_1357_p4(7)
    );
icmp_ln878_28_fu_1395_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_28_fu_1395_p2,
      CO(2) => icmp_ln878_28_fu_1395_p2_carry_n_4,
      CO(1) => icmp_ln878_28_fu_1395_p2_carry_n_5,
      CO(0) => icmp_ln878_28_fu_1395_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_28_fu_1395_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_28_fu_1395_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_28_fu_1395_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_28_fu_1395_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_28_fu_1395_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_28_fu_1395_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_28_fu_1395_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_28_fu_1395_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_28_fu_1395_p2_carry_i_8_n_3
    );
icmp_ln878_28_fu_1395_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_24_fu_1379_p3(6),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => src_buf_V_2_0_reg_521(22),
      I3 => src_buf_V_2_1_reg_1950(22),
      I4 => p_Result_25_fu_1385_p4(7),
      I5 => max_V_24_fu_1379_p3(7),
      O => icmp_ln878_28_fu_1395_p2_carry_i_1_n_3
    );
icmp_ln878_28_fu_1395_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => src_buf_V_2_0_reg_521(21),
      I3 => src_buf_V_2_1_reg_1950(21),
      I4 => max_V_24_fu_1379_p3(5),
      O => icmp_ln878_28_fu_1395_p2_carry_i_10_n_3
    );
icmp_ln878_28_fu_1395_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => src_buf_V_2_0_reg_521(19),
      I3 => src_buf_V_2_1_reg_1950(19),
      I4 => max_V_24_fu_1379_p3(3),
      O => icmp_ln878_28_fu_1395_p2_carry_i_11_n_3
    );
icmp_ln878_28_fu_1395_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => src_buf_V_2_0_reg_521(17),
      I3 => src_buf_V_2_1_reg_1950(17),
      I4 => max_V_24_fu_1379_p3(1),
      O => icmp_ln878_28_fu_1395_p2_carry_i_12_n_3
    );
icmp_ln878_28_fu_1395_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_24_fu_1379_p3(4),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => src_buf_V_2_0_reg_521(20),
      I3 => src_buf_V_2_1_reg_1950(20),
      I4 => p_Result_25_fu_1385_p4(5),
      I5 => max_V_24_fu_1379_p3(5),
      O => icmp_ln878_28_fu_1395_p2_carry_i_2_n_3
    );
icmp_ln878_28_fu_1395_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_24_fu_1379_p3(2),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => src_buf_V_2_0_reg_521(18),
      I3 => src_buf_V_2_1_reg_1950(18),
      I4 => p_Result_25_fu_1385_p4(3),
      I5 => max_V_24_fu_1379_p3(3),
      O => icmp_ln878_28_fu_1395_p2_carry_i_3_n_3
    );
icmp_ln878_28_fu_1395_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_24_fu_1379_p3(0),
      I1 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I2 => src_buf_V_2_0_reg_521(16),
      I3 => src_buf_V_2_1_reg_1950(16),
      I4 => p_Result_25_fu_1385_p4(1),
      I5 => max_V_24_fu_1379_p3(1),
      O => icmp_ln878_28_fu_1395_p2_carry_i_4_n_3
    );
icmp_ln878_28_fu_1395_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_24_fu_1379_p3(6),
      I1 => src_buf_V_2_1_reg_1950(22),
      I2 => src_buf_V_2_0_reg_521(22),
      I3 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => icmp_ln878_28_fu_1395_p2_carry_i_9_n_3,
      O => icmp_ln878_28_fu_1395_p2_carry_i_5_n_3
    );
icmp_ln878_28_fu_1395_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_24_fu_1379_p3(4),
      I1 => src_buf_V_2_1_reg_1950(20),
      I2 => src_buf_V_2_0_reg_521(20),
      I3 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => icmp_ln878_28_fu_1395_p2_carry_i_10_n_3,
      O => icmp_ln878_28_fu_1395_p2_carry_i_6_n_3
    );
icmp_ln878_28_fu_1395_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_24_fu_1379_p3(2),
      I1 => src_buf_V_2_1_reg_1950(18),
      I2 => src_buf_V_2_0_reg_521(18),
      I3 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => icmp_ln878_28_fu_1395_p2_carry_i_11_n_3,
      O => icmp_ln878_28_fu_1395_p2_carry_i_7_n_3
    );
icmp_ln878_28_fu_1395_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_24_fu_1379_p3(0),
      I1 => src_buf_V_2_1_reg_1950(16),
      I2 => src_buf_V_2_0_reg_521(16),
      I3 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => icmp_ln878_28_fu_1395_p2_carry_i_12_n_3,
      O => icmp_ln878_28_fu_1395_p2_carry_i_8_n_3
    );
icmp_ln878_28_fu_1395_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => src_buf_V_2_0_reg_521(23),
      I3 => src_buf_V_2_1_reg_1950(23),
      I4 => max_V_24_fu_1379_p3(7),
      O => icmp_ln878_28_fu_1395_p2_carry_i_9_n_3
    );
\icmp_ln878_28_reg_2010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => icmp_ln878_28_fu_1395_p2,
      Q => icmp_ln878_28_reg_2010,
      R => '0'
    );
icmp_ln878_29_fu_1482_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_2_in,
      CO(2) => icmp_ln878_29_fu_1482_p2_carry_n_4,
      CO(1) => icmp_ln878_29_fu_1482_p2_carry_n_5,
      CO(0) => icmp_ln878_29_fu_1482_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_29_fu_1482_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_29_fu_1482_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_29_fu_1482_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_29_fu_1482_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_29_fu_1482_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_29_fu_1482_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_29_fu_1482_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_29_fu_1482_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_29_fu_1482_p2_carry_i_8_n_3
    );
icmp_ln878_29_fu_1482_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_25_fu_1476_p3__15\(6),
      I1 => p_Result_26_reg_2015(6),
      I2 => p_Result_26_reg_2015(7),
      I3 => \max_V_25_fu_1476_p3__15\(7),
      O => icmp_ln878_29_fu_1482_p2_carry_i_1_n_3
    );
icmp_ln878_29_fu_1482_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_25_fu_1476_p3__15\(4),
      I1 => p_Result_26_reg_2015(4),
      I2 => p_Result_26_reg_2015(5),
      I3 => \max_V_25_fu_1476_p3__15\(5),
      O => icmp_ln878_29_fu_1482_p2_carry_i_2_n_3
    );
icmp_ln878_29_fu_1482_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_25_fu_1476_p3__15\(2),
      I1 => p_Result_26_reg_2015(2),
      I2 => p_Result_26_reg_2015(3),
      I3 => \max_V_25_fu_1476_p3__15\(3),
      O => icmp_ln878_29_fu_1482_p2_carry_i_3_n_3
    );
icmp_ln878_29_fu_1482_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_V_25_fu_1476_p3__15\(0),
      I1 => p_Result_26_reg_2015(0),
      I2 => p_Result_26_reg_2015(1),
      I3 => \max_V_25_fu_1476_p3__15\(1),
      O => icmp_ln878_29_fu_1482_p2_carry_i_4_n_3
    );
icmp_ln878_29_fu_1482_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_25_fu_1476_p3__15\(6),
      I1 => p_Result_26_reg_2015(6),
      I2 => \max_V_25_fu_1476_p3__15\(7),
      I3 => p_Result_26_reg_2015(7),
      O => icmp_ln878_29_fu_1482_p2_carry_i_5_n_3
    );
icmp_ln878_29_fu_1482_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_25_fu_1476_p3__15\(4),
      I1 => p_Result_26_reg_2015(4),
      I2 => \max_V_25_fu_1476_p3__15\(5),
      I3 => p_Result_26_reg_2015(5),
      O => icmp_ln878_29_fu_1482_p2_carry_i_6_n_3
    );
icmp_ln878_29_fu_1482_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_25_fu_1476_p3__15\(2),
      I1 => p_Result_26_reg_2015(2),
      I2 => \max_V_25_fu_1476_p3__15\(3),
      I3 => p_Result_26_reg_2015(3),
      O => icmp_ln878_29_fu_1482_p2_carry_i_7_n_3
    );
icmp_ln878_29_fu_1482_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_V_25_fu_1476_p3__15\(0),
      I1 => p_Result_26_reg_2015(0),
      I2 => \max_V_25_fu_1476_p3__15\(1),
      I3 => p_Result_26_reg_2015(1),
      O => icmp_ln878_29_fu_1482_p2_carry_i_8_n_3
    );
\icmp_ln878_2_reg_1649[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(13),
      I1 => sel0(14),
      I2 => \icmp_ln878_2_reg_1649[0]_i_2_n_3\,
      I3 => sel0(12),
      I4 => sel0(15),
      O => \icmp_ln878_2_reg_1649[0]_i_1_n_3\
    );
\icmp_ln878_2_reg_1649[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \icmp_ln878_2_reg_1649[0]_i_3_n_3\,
      I1 => sel0(6),
      I2 => \icmp_ln878_2_reg_1649[0]_i_4_n_3\,
      I3 => sel0(8),
      I4 => sel0(7),
      I5 => \icmp_ln878_2_reg_1649[0]_i_5_n_3\,
      O => \icmp_ln878_2_reg_1649[0]_i_2_n_3\
    );
\icmp_ln878_2_reg_1649[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sel0(11),
      I1 => sel0(10),
      I2 => sel0(9),
      O => \icmp_ln878_2_reg_1649[0]_i_3_n_3\
    );
\icmp_ln878_2_reg_1649[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(5),
      I5 => sel0(4),
      O => \icmp_ln878_2_reg_1649[0]_i_4_n_3\
    );
\icmp_ln878_2_reg_1649[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(10),
      I1 => sel0(11),
      O => \icmp_ln878_2_reg_1649[0]_i_5_n_3\
    );
\icmp_ln878_2_reg_1649_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \icmp_ln878_2_reg_1649[0]_i_1_n_3\,
      Q => \icmp_ln878_2_reg_1649_reg_n_3_[0]\,
      R => '0'
    );
icmp_ln878_3_fu_739_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_3_fu_739_p2_carry_n_3,
      CO(2) => icmp_ln878_3_fu_739_p2_carry_n_4,
      CO(1) => icmp_ln878_3_fu_739_p2_carry_n_5,
      CO(0) => icmp_ln878_3_fu_739_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_3_fu_739_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_3_fu_739_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_3_fu_739_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_3_fu_739_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_3_fu_739_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_3_fu_739_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_3_fu_739_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_3_fu_739_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_3_fu_739_p2_carry_i_8_n_3
    );
\icmp_ln878_3_fu_739_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln878_3_fu_739_p2_carry_n_3,
      CO(3) => \icmp_ln878_3_fu_739_p2_carry__0_n_3\,
      CO(2) => \icmp_ln878_3_fu_739_p2_carry__0_n_4\,
      CO(1) => \icmp_ln878_3_fu_739_p2_carry__0_n_5\,
      CO(0) => \icmp_ln878_3_fu_739_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln878_3_fu_739_p2_carry__0_i_1_n_3\,
      DI(2) => \icmp_ln878_3_fu_739_p2_carry__0_i_2_n_3\,
      DI(1) => \icmp_ln878_3_fu_739_p2_carry__0_i_3_n_3\,
      DI(0) => \icmp_ln878_3_fu_739_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln878_3_fu_739_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln878_3_fu_739_p2_carry__0_i_5_n_3\,
      S(2) => \icmp_ln878_3_fu_739_p2_carry__0_i_6_n_3\,
      S(1) => \icmp_ln878_3_fu_739_p2_carry__0_i_7_n_3\,
      S(0) => \icmp_ln878_3_fu_739_p2_carry__0_i_8_n_3\
    );
\icmp_ln878_3_fu_739_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => op2_assign_reg_1639(14),
      I1 => op2_assign_reg_1639(15),
      O => \icmp_ln878_3_fu_739_p2_carry__0_i_1_n_3\
    );
\icmp_ln878_3_fu_739_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => op2_assign_reg_1639(12),
      I1 => row_V_reg_404_reg(12),
      I2 => op2_assign_reg_1639(13),
      O => \icmp_ln878_3_fu_739_p2_carry__0_i_2_n_3\
    );
\icmp_ln878_3_fu_739_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => op2_assign_reg_1639(10),
      I1 => row_V_reg_404_reg(10),
      I2 => row_V_reg_404_reg(11),
      I3 => op2_assign_reg_1639(11),
      O => \icmp_ln878_3_fu_739_p2_carry__0_i_3_n_3\
    );
\icmp_ln878_3_fu_739_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => op2_assign_reg_1639(8),
      I1 => row_V_reg_404_reg(8),
      I2 => row_V_reg_404_reg(9),
      I3 => op2_assign_reg_1639(9),
      O => \icmp_ln878_3_fu_739_p2_carry__0_i_4_n_3\
    );
\icmp_ln878_3_fu_739_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => op2_assign_reg_1639(14),
      I1 => op2_assign_reg_1639(15),
      O => \icmp_ln878_3_fu_739_p2_carry__0_i_5_n_3\
    );
\icmp_ln878_3_fu_739_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => op2_assign_reg_1639(12),
      I1 => row_V_reg_404_reg(12),
      I2 => op2_assign_reg_1639(13),
      O => \icmp_ln878_3_fu_739_p2_carry__0_i_6_n_3\
    );
\icmp_ln878_3_fu_739_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => op2_assign_reg_1639(10),
      I1 => row_V_reg_404_reg(10),
      I2 => op2_assign_reg_1639(11),
      I3 => row_V_reg_404_reg(11),
      O => \icmp_ln878_3_fu_739_p2_carry__0_i_7_n_3\
    );
\icmp_ln878_3_fu_739_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => op2_assign_reg_1639(8),
      I1 => row_V_reg_404_reg(8),
      I2 => op2_assign_reg_1639(9),
      I3 => row_V_reg_404_reg(9),
      O => \icmp_ln878_3_fu_739_p2_carry__0_i_8_n_3\
    );
\icmp_ln878_3_fu_739_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln878_3_fu_739_p2_carry__0_n_3\,
      CO(3 downto 1) => \NLW_icmp_ln878_3_fu_739_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln878_3_fu_739_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => op2_assign_reg_1639(16),
      O(3 downto 0) => \NLW_icmp_ln878_3_fu_739_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln878_3_fu_739_p2_carry__1_i_1_n_3\
    );
\icmp_ln878_3_fu_739_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => op2_assign_reg_1639(16),
      O => \icmp_ln878_3_fu_739_p2_carry__1_i_1_n_3\
    );
icmp_ln878_3_fu_739_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => op2_assign_reg_1639(6),
      I1 => row_V_reg_404_reg(6),
      I2 => row_V_reg_404_reg(7),
      I3 => op2_assign_reg_1639(7),
      O => icmp_ln878_3_fu_739_p2_carry_i_1_n_3
    );
icmp_ln878_3_fu_739_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => op2_assign_reg_1639(4),
      I1 => row_V_reg_404_reg(4),
      I2 => row_V_reg_404_reg(5),
      I3 => op2_assign_reg_1639(5),
      O => icmp_ln878_3_fu_739_p2_carry_i_2_n_3
    );
icmp_ln878_3_fu_739_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => op2_assign_reg_1639(2),
      I1 => row_V_reg_404_reg(2),
      I2 => row_V_reg_404_reg(3),
      I3 => op2_assign_reg_1639(3),
      O => icmp_ln878_3_fu_739_p2_carry_i_3_n_3
    );
icmp_ln878_3_fu_739_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => op2_assign_reg_1639(0),
      I1 => row_V_reg_404_reg(0),
      I2 => row_V_reg_404_reg(1),
      I3 => op2_assign_reg_1639(1),
      O => icmp_ln878_3_fu_739_p2_carry_i_4_n_3
    );
icmp_ln878_3_fu_739_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => op2_assign_reg_1639(6),
      I1 => row_V_reg_404_reg(6),
      I2 => op2_assign_reg_1639(7),
      I3 => row_V_reg_404_reg(7),
      O => icmp_ln878_3_fu_739_p2_carry_i_5_n_3
    );
icmp_ln878_3_fu_739_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => op2_assign_reg_1639(4),
      I1 => row_V_reg_404_reg(4),
      I2 => op2_assign_reg_1639(5),
      I3 => row_V_reg_404_reg(5),
      O => icmp_ln878_3_fu_739_p2_carry_i_6_n_3
    );
icmp_ln878_3_fu_739_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => op2_assign_reg_1639(2),
      I1 => row_V_reg_404_reg(2),
      I2 => op2_assign_reg_1639(3),
      I3 => row_V_reg_404_reg(3),
      O => icmp_ln878_3_fu_739_p2_carry_i_7_n_3
    );
icmp_ln878_3_fu_739_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => op2_assign_reg_1639(0),
      I1 => row_V_reg_404_reg(0),
      I2 => op2_assign_reg_1639(1),
      I3 => row_V_reg_404_reg(1),
      O => icmp_ln878_3_fu_739_p2_carry_i_8_n_3
    );
icmp_ln878_4_fu_775_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_4_fu_775_p2_carry_n_3,
      CO(2) => icmp_ln878_4_fu_775_p2_carry_n_4,
      CO(1) => icmp_ln878_4_fu_775_p2_carry_n_5,
      CO(0) => icmp_ln878_4_fu_775_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_4_fu_775_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_4_fu_775_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_4_fu_775_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_4_fu_775_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_4_fu_775_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_4_fu_775_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_4_fu_775_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_4_fu_775_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_4_fu_775_p2_carry_i_8_n_3
    );
\icmp_ln878_4_fu_775_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln878_4_fu_775_p2_carry_n_3,
      CO(3) => \NLW_icmp_ln878_4_fu_775_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln878_4_fu_775_p2,
      CO(1) => \icmp_ln878_4_fu_775_p2_carry__0_n_5\,
      CO(0) => \icmp_ln878_4_fu_775_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln878_4_fu_775_p2_carry__0_i_1_n_3\,
      DI(1) => \icmp_ln878_4_fu_775_p2_carry__0_i_2_n_3\,
      DI(0) => \icmp_ln878_4_fu_775_p2_carry__0_i_3_n_3\,
      O(3 downto 0) => \NLW_icmp_ln878_4_fu_775_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln878_4_fu_775_p2_carry__0_i_4_n_3\,
      S(1) => \icmp_ln878_4_fu_775_p2_carry__0_i_5_n_3\,
      S(0) => \icmp_ln878_4_fu_775_p2_carry__0_i_6_n_3\
    );
\icmp_ln878_4_fu_775_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF028A"
    )
        port map (
      I0 => add_ln1616_reg_1644(12),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(12),
      I3 => \col_V_reg_416_reg_n_3_[12]\,
      I4 => add_ln1616_reg_1644(13),
      O => \icmp_ln878_4_fu_775_p2_carry__0_i_1_n_3\
    );
\icmp_ln878_4_fu_775_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => add_ln1616_reg_1644(10),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(10),
      I3 => \col_V_reg_416_reg_n_3_[10]\,
      I4 => zext_ln878_5_fu_771_p1(11),
      I5 => add_ln1616_reg_1644(11),
      O => \icmp_ln878_4_fu_775_p2_carry__0_i_2_n_3\
    );
\icmp_ln878_4_fu_775_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => add_ln1616_reg_1644(8),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(8),
      I3 => \col_V_reg_416_reg_n_3_[8]\,
      I4 => zext_ln878_5_fu_771_p1(9),
      I5 => add_ln1616_reg_1644(9),
      O => \icmp_ln878_4_fu_775_p2_carry__0_i_3_n_3\
    );
\icmp_ln878_4_fu_775_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000099A5"
    )
        port map (
      I0 => add_ln1616_reg_1644(12),
      I1 => \col_V_reg_416_reg_n_3_[12]\,
      I2 => col_V_1_reg_1738_reg(12),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => add_ln1616_reg_1644(13),
      O => \icmp_ln878_4_fu_775_p2_carry__0_i_4_n_3\
    );
\icmp_ln878_4_fu_775_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => add_ln1616_reg_1644(10),
      I1 => \col_V_reg_416_reg_n_3_[10]\,
      I2 => col_V_1_reg_1738_reg(10),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => add_ln1616_reg_1644(11),
      I5 => zext_ln878_5_fu_771_p1(11),
      O => \icmp_ln878_4_fu_775_p2_carry__0_i_5_n_3\
    );
\icmp_ln878_4_fu_775_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => add_ln1616_reg_1644(8),
      I1 => \col_V_reg_416_reg_n_3_[8]\,
      I2 => col_V_1_reg_1738_reg(8),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => add_ln1616_reg_1644(9),
      I5 => zext_ln878_5_fu_771_p1(9),
      O => \icmp_ln878_4_fu_775_p2_carry__0_i_6_n_3\
    );
\icmp_ln878_4_fu_775_p2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[11]\,
      I1 => col_V_1_reg_1738_reg(11),
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      O => zext_ln878_5_fu_771_p1(11)
    );
\icmp_ln878_4_fu_775_p2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[9]\,
      I1 => col_V_1_reg_1738_reg(9),
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      O => zext_ln878_5_fu_771_p1(9)
    );
icmp_ln878_4_fu_775_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => add_ln1616_reg_1644(6),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(6),
      I3 => \col_V_reg_416_reg_n_3_[6]\,
      I4 => zext_ln878_5_fu_771_p1(7),
      I5 => add_ln1616_reg_1644(7),
      O => icmp_ln878_4_fu_775_p2_carry_i_1_n_3
    );
icmp_ln878_4_fu_775_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[5]\,
      I1 => col_V_1_reg_1738_reg(5),
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      O => zext_ln878_5_fu_771_p1(5)
    );
icmp_ln878_4_fu_775_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[3]\,
      I1 => col_V_1_reg_1738_reg(3),
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      O => zext_ln878_5_fu_771_p1(3)
    );
icmp_ln878_4_fu_775_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[1]\,
      I1 => col_V_1_reg_1738_reg(1),
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      O => zext_ln878_5_fu_771_p1(1)
    );
icmp_ln878_4_fu_775_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => add_ln1616_reg_1644(4),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(4),
      I3 => \col_V_reg_416_reg_n_3_[4]\,
      I4 => zext_ln878_5_fu_771_p1(5),
      I5 => add_ln1616_reg_1644(5),
      O => icmp_ln878_4_fu_775_p2_carry_i_2_n_3
    );
icmp_ln878_4_fu_775_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => add_ln1616_reg_1644(2),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(2),
      I3 => \col_V_reg_416_reg_n_3_[2]\,
      I4 => zext_ln878_5_fu_771_p1(3),
      I5 => add_ln1616_reg_1644(3),
      O => icmp_ln878_4_fu_775_p2_carry_i_3_n_3
    );
icmp_ln878_4_fu_775_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => add_ln1616_reg_1644(0),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(0),
      I3 => \col_V_reg_416_reg_n_3_[0]\,
      I4 => zext_ln878_5_fu_771_p1(1),
      I5 => add_ln1616_reg_1644(1),
      O => icmp_ln878_4_fu_775_p2_carry_i_4_n_3
    );
icmp_ln878_4_fu_775_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => add_ln1616_reg_1644(6),
      I1 => \col_V_reg_416_reg_n_3_[6]\,
      I2 => col_V_1_reg_1738_reg(6),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => add_ln1616_reg_1644(7),
      I5 => zext_ln878_5_fu_771_p1(7),
      O => icmp_ln878_4_fu_775_p2_carry_i_5_n_3
    );
icmp_ln878_4_fu_775_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => add_ln1616_reg_1644(4),
      I1 => \col_V_reg_416_reg_n_3_[4]\,
      I2 => col_V_1_reg_1738_reg(4),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => add_ln1616_reg_1644(5),
      I5 => zext_ln878_5_fu_771_p1(5),
      O => icmp_ln878_4_fu_775_p2_carry_i_6_n_3
    );
icmp_ln878_4_fu_775_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => add_ln1616_reg_1644(2),
      I1 => \col_V_reg_416_reg_n_3_[2]\,
      I2 => col_V_1_reg_1738_reg(2),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => add_ln1616_reg_1644(3),
      I5 => zext_ln878_5_fu_771_p1(3),
      O => icmp_ln878_4_fu_775_p2_carry_i_7_n_3
    );
icmp_ln878_4_fu_775_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => add_ln1616_reg_1644(0),
      I1 => \col_V_reg_416_reg_n_3_[0]\,
      I2 => col_V_1_reg_1738_reg(0),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => add_ln1616_reg_1644(1),
      I5 => zext_ln878_5_fu_771_p1(1),
      O => icmp_ln878_4_fu_775_p2_carry_i_8_n_3
    );
icmp_ln878_4_fu_775_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \col_V_reg_416_reg_n_3_[7]\,
      I1 => col_V_1_reg_1738_reg(7),
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      O => zext_ln878_5_fu_771_p1(7)
    );
\icmp_ln878_4_reg_1743[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \icmp_ln878_4_reg_1743[0]_i_1_n_3\
    );
\icmp_ln878_4_reg_1743_pp3_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      Q => icmp_ln878_4_reg_1743_pp3_iter1_reg,
      R => '0'
    );
\icmp_ln878_4_reg_1743_pp3_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln878_4_reg_1743_pp3_iter1_reg,
      Q => icmp_ln878_4_reg_1743_pp3_iter2_reg,
      R => '0'
    );
\icmp_ln878_4_reg_1743_pp3_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln878_4_reg_1743_pp3_iter2_reg,
      Q => icmp_ln878_4_reg_1743_pp3_iter3_reg,
      R => '0'
    );
\icmp_ln878_4_reg_1743_pp3_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln878_4_reg_1743_pp3_iter3_reg,
      Q => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      R => '0'
    );
\icmp_ln878_4_reg_1743_pp3_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      Q => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      R => '0'
    );
\icmp_ln878_4_reg_1743_pp3_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      Q => icmp_ln878_4_reg_1743_pp3_iter6_reg,
      R => '0'
    );
\icmp_ln878_4_reg_1743_pp3_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln878_4_reg_1743_pp3_iter6_reg,
      Q => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      R => '0'
    );
\icmp_ln878_4_reg_1743_pp3_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      Q => icmp_ln878_4_reg_1743_pp3_iter8_reg,
      R => '0'
    );
\icmp_ln878_4_reg_1743_pp3_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln878_4_reg_1743_pp3_iter8_reg,
      Q => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      R => '0'
    );
\icmp_ln878_4_reg_1743_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => icmp_ln878_4_fu_775_p2,
      Q => \^icmp_ln878_4_reg_1743_reg[0]_0\,
      R => '0'
    );
icmp_ln878_5_fu_780_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_5_fu_780_p2_carry_n_3,
      CO(2) => icmp_ln878_5_fu_780_p2_carry_n_4,
      CO(1) => icmp_ln878_5_fu_780_p2_carry_n_5,
      CO(0) => icmp_ln878_5_fu_780_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_5_fu_780_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_5_fu_780_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_5_fu_780_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_5_fu_780_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_5_fu_780_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_5_fu_780_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_5_fu_780_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_5_fu_780_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_5_fu_780_p2_carry_i_8_n_3
    );
\icmp_ln878_5_fu_780_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln878_5_fu_780_p2_carry_n_3,
      CO(3) => icmp_ln878_5_fu_780_p2,
      CO(2) => \icmp_ln878_5_fu_780_p2_carry__0_n_4\,
      CO(1) => \icmp_ln878_5_fu_780_p2_carry__0_n_5\,
      CO(0) => \icmp_ln878_5_fu_780_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln878_5_fu_780_p2_carry__0_i_1_n_3\,
      DI(2) => \icmp_ln878_5_fu_780_p2_carry__0_i_2_n_3\,
      DI(1) => \icmp_ln878_5_fu_780_p2_carry__0_i_3_n_3\,
      DI(0) => \icmp_ln878_5_fu_780_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln878_5_fu_780_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln878_5_fu_780_p2_carry__0_i_5_n_3\,
      S(2) => \icmp_ln878_5_fu_780_p2_carry__0_i_6_n_3\,
      S(1) => \icmp_ln878_5_fu_780_p2_carry__0_i_7_n_3\,
      S(0) => \icmp_ln878_5_fu_780_p2_carry__0_i_8_n_3\
    );
\icmp_ln878_5_fu_780_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(14),
      I1 => \icmp_ln878_reg_1626_reg[0]_0\(15),
      O => \icmp_ln878_5_fu_780_p2_carry__0_i_1_n_3\
    );
\icmp_ln878_5_fu_780_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(12),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(12),
      I3 => \col_V_reg_416_reg_n_3_[12]\,
      I4 => \icmp_ln878_reg_1626_reg[0]_0\(13),
      O => \icmp_ln878_5_fu_780_p2_carry__0_i_2_n_3\
    );
\icmp_ln878_5_fu_780_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(10),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(10),
      I3 => \col_V_reg_416_reg_n_3_[10]\,
      I4 => zext_ln878_5_fu_771_p1(11),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(11),
      O => \icmp_ln878_5_fu_780_p2_carry__0_i_3_n_3\
    );
\icmp_ln878_5_fu_780_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(8),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(8),
      I3 => \col_V_reg_416_reg_n_3_[8]\,
      I4 => zext_ln878_5_fu_771_p1(9),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(9),
      O => \icmp_ln878_5_fu_780_p2_carry__0_i_4_n_3\
    );
\icmp_ln878_5_fu_780_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(14),
      I1 => \icmp_ln878_reg_1626_reg[0]_0\(15),
      O => \icmp_ln878_5_fu_780_p2_carry__0_i_5_n_3\
    );
\icmp_ln878_5_fu_780_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000099A5"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(12),
      I1 => \col_V_reg_416_reg_n_3_[12]\,
      I2 => col_V_1_reg_1738_reg(12),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => \icmp_ln878_reg_1626_reg[0]_0\(13),
      O => \icmp_ln878_5_fu_780_p2_carry__0_i_6_n_3\
    );
\icmp_ln878_5_fu_780_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(10),
      I1 => \col_V_reg_416_reg_n_3_[10]\,
      I2 => col_V_1_reg_1738_reg(10),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => \icmp_ln878_reg_1626_reg[0]_0\(11),
      I5 => zext_ln878_5_fu_771_p1(11),
      O => \icmp_ln878_5_fu_780_p2_carry__0_i_7_n_3\
    );
\icmp_ln878_5_fu_780_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(8),
      I1 => \col_V_reg_416_reg_n_3_[8]\,
      I2 => col_V_1_reg_1738_reg(8),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => \icmp_ln878_reg_1626_reg[0]_0\(9),
      I5 => zext_ln878_5_fu_771_p1(9),
      O => \icmp_ln878_5_fu_780_p2_carry__0_i_8_n_3\
    );
icmp_ln878_5_fu_780_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(6),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(6),
      I3 => \col_V_reg_416_reg_n_3_[6]\,
      I4 => zext_ln878_5_fu_771_p1(7),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(7),
      O => icmp_ln878_5_fu_780_p2_carry_i_1_n_3
    );
icmp_ln878_5_fu_780_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(4),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(4),
      I3 => \col_V_reg_416_reg_n_3_[4]\,
      I4 => zext_ln878_5_fu_771_p1(5),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(5),
      O => icmp_ln878_5_fu_780_p2_carry_i_2_n_3
    );
icmp_ln878_5_fu_780_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(2),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(2),
      I3 => \col_V_reg_416_reg_n_3_[2]\,
      I4 => zext_ln878_5_fu_771_p1(3),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(3),
      O => icmp_ln878_5_fu_780_p2_carry_i_3_n_3
    );
icmp_ln878_5_fu_780_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(0),
      I1 => \col_V_reg_416[12]_i_3_n_3\,
      I2 => col_V_1_reg_1738_reg(0),
      I3 => \col_V_reg_416_reg_n_3_[0]\,
      I4 => zext_ln878_5_fu_771_p1(1),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(1),
      O => icmp_ln878_5_fu_780_p2_carry_i_4_n_3
    );
icmp_ln878_5_fu_780_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(6),
      I1 => \col_V_reg_416_reg_n_3_[6]\,
      I2 => col_V_1_reg_1738_reg(6),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => \icmp_ln878_reg_1626_reg[0]_0\(7),
      I5 => zext_ln878_5_fu_771_p1(7),
      O => icmp_ln878_5_fu_780_p2_carry_i_5_n_3
    );
icmp_ln878_5_fu_780_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(4),
      I1 => \col_V_reg_416_reg_n_3_[4]\,
      I2 => col_V_1_reg_1738_reg(4),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => \icmp_ln878_reg_1626_reg[0]_0\(5),
      I5 => zext_ln878_5_fu_771_p1(5),
      O => icmp_ln878_5_fu_780_p2_carry_i_6_n_3
    );
icmp_ln878_5_fu_780_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(2),
      I1 => \col_V_reg_416_reg_n_3_[2]\,
      I2 => col_V_1_reg_1738_reg(2),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => \icmp_ln878_reg_1626_reg[0]_0\(3),
      I5 => zext_ln878_5_fu_771_p1(3),
      O => icmp_ln878_5_fu_780_p2_carry_i_7_n_3
    );
icmp_ln878_5_fu_780_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(0),
      I1 => \col_V_reg_416_reg_n_3_[0]\,
      I2 => col_V_1_reg_1738_reg(0),
      I3 => \col_V_reg_416[12]_i_3_n_3\,
      I4 => \icmp_ln878_reg_1626_reg[0]_0\(1),
      I5 => zext_ln878_5_fu_771_p1(1),
      O => icmp_ln878_5_fu_780_p2_carry_i_8_n_3
    );
\icmp_ln878_5_reg_1747[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => icmp_ln878_5_fu_780_p2,
      I1 => icmp_ln878_4_fu_775_p2,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \ap_block_pp3_stage0_11001__0\,
      I4 => \^icmp_ln878_5_reg_1747_reg[0]_0\,
      O => \icmp_ln878_5_reg_1747[0]_i_1_n_3\
    );
\icmp_ln878_5_reg_1747_pp3_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_4_reg_1743[0]_i_1_n_3\,
      D => \^icmp_ln878_5_reg_1747_reg[0]_0\,
      Q => icmp_ln878_5_reg_1747_pp3_iter1_reg,
      R => '0'
    );
\icmp_ln878_5_reg_1747_pp3_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln878_5_reg_1747_pp3_iter1_reg,
      Q => icmp_ln878_5_reg_1747_pp3_iter2_reg,
      R => '0'
    );
\icmp_ln878_5_reg_1747_pp3_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln878_5_reg_1747_pp3_iter2_reg,
      Q => icmp_ln878_5_reg_1747_pp3_iter3_reg,
      R => '0'
    );
\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln878_5_reg_1747_pp3_iter3_reg,
      Q => icmp_ln878_5_reg_1747_pp3_iter4_reg,
      R => '0'
    );
\icmp_ln878_5_reg_1747_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln878_5_reg_1747[0]_i_1_n_3\,
      Q => \^icmp_ln878_5_reg_1747_reg[0]_0\,
      R => '0'
    );
icmp_ln878_6_fu_844_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_6_fu_844_p2_carry_n_3,
      CO(2) => icmp_ln878_6_fu_844_p2_carry_n_4,
      CO(1) => icmp_ln878_6_fu_844_p2_carry_n_5,
      CO(0) => icmp_ln878_6_fu_844_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_6_fu_844_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_6_fu_844_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_6_fu_844_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_6_fu_844_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_6_fu_844_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_6_fu_844_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_6_fu_844_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_6_fu_844_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_6_fu_844_p2_carry_i_8_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \max_V_fu_833_p3__7\(6),
      I1 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I2 => src_buf_V_0_0_reg_428(6),
      I3 => src_buf_V_0_1_reg_1793(6),
      I4 => icmp_ln878_6_fu_844_p2_carry_i_9_n_3,
      I5 => \max_V_fu_833_p3__7\(7),
      O => icmp_ln878_6_fu_844_p2_carry_i_1_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(5),
      I1 => src_buf_V_0_0_reg_428(5),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_6_fu_844_p2_carry_i_10_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(3),
      I1 => src_buf_V_0_0_reg_428(3),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_6_fu_844_p2_carry_i_11_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(1),
      I1 => src_buf_V_0_0_reg_428(1),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_6_fu_844_p2_carry_i_12_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6F03CF03CF03C"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(7),
      I1 => tobool_i_i_reg_1653,
      I2 => src_buf_V_0_0_reg_428(7),
      I3 => \p_Val2_s_reg_440_reg_n_3_[7]\,
      I4 => ap_enable_reg_pp3_iter6,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_6_fu_844_p2_carry_i_13_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6F03CF03CF03C"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(5),
      I1 => tobool_i_i_reg_1653,
      I2 => src_buf_V_0_0_reg_428(5),
      I3 => \p_Val2_s_reg_440_reg_n_3_[5]\,
      I4 => ap_enable_reg_pp3_iter6,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_6_fu_844_p2_carry_i_14_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6F03CF03CF03C"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(3),
      I1 => tobool_i_i_reg_1653,
      I2 => src_buf_V_0_0_reg_428(3),
      I3 => \p_Val2_s_reg_440_reg_n_3_[3]\,
      I4 => ap_enable_reg_pp3_iter6,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_6_fu_844_p2_carry_i_15_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6F03CF03CF03C"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(1),
      I1 => tobool_i_i_reg_1653,
      I2 => src_buf_V_0_0_reg_428(1),
      I3 => \p_Val2_s_reg_440_reg_n_3_[1]\,
      I4 => ap_enable_reg_pp3_iter6,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_6_fu_844_p2_carry_i_16_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \max_V_fu_833_p3__7\(4),
      I1 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I2 => src_buf_V_0_0_reg_428(4),
      I3 => src_buf_V_0_1_reg_1793(4),
      I4 => icmp_ln878_6_fu_844_p2_carry_i_10_n_3,
      I5 => \max_V_fu_833_p3__7\(5),
      O => icmp_ln878_6_fu_844_p2_carry_i_2_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \max_V_fu_833_p3__7\(2),
      I1 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I2 => src_buf_V_0_0_reg_428(2),
      I3 => src_buf_V_0_1_reg_1793(2),
      I4 => icmp_ln878_6_fu_844_p2_carry_i_11_n_3,
      I5 => \max_V_fu_833_p3__7\(3),
      O => icmp_ln878_6_fu_844_p2_carry_i_3_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \max_V_fu_833_p3__7\(0),
      I1 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I2 => src_buf_V_0_0_reg_428(0),
      I3 => src_buf_V_0_1_reg_1793(0),
      I4 => icmp_ln878_6_fu_844_p2_carry_i_12_n_3,
      I5 => \max_V_fu_833_p3__7\(1),
      O => icmp_ln878_6_fu_844_p2_carry_i_4_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FA4B5000000000"
    )
        port map (
      I0 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I1 => \p_Val2_s_reg_440_reg_n_3_[6]\,
      I2 => src_buf_V_0_0_reg_428(6),
      I3 => tobool_i_i_reg_1653,
      I4 => src_buf_V_0_1_reg_1793(6),
      I5 => icmp_ln878_6_fu_844_p2_carry_i_13_n_3,
      O => icmp_ln878_6_fu_844_p2_carry_i_5_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FA4B5000000000"
    )
        port map (
      I0 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I1 => \p_Val2_s_reg_440_reg_n_3_[4]\,
      I2 => src_buf_V_0_0_reg_428(4),
      I3 => tobool_i_i_reg_1653,
      I4 => src_buf_V_0_1_reg_1793(4),
      I5 => icmp_ln878_6_fu_844_p2_carry_i_14_n_3,
      O => icmp_ln878_6_fu_844_p2_carry_i_6_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FA4B5000000000"
    )
        port map (
      I0 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I1 => \p_Val2_s_reg_440_reg_n_3_[2]\,
      I2 => src_buf_V_0_0_reg_428(2),
      I3 => tobool_i_i_reg_1653,
      I4 => src_buf_V_0_1_reg_1793(2),
      I5 => icmp_ln878_6_fu_844_p2_carry_i_15_n_3,
      O => icmp_ln878_6_fu_844_p2_carry_i_7_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FA4B5000000000"
    )
        port map (
      I0 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I1 => \p_Val2_s_reg_440_reg_n_3_[0]\,
      I2 => src_buf_V_0_0_reg_428(0),
      I3 => tobool_i_i_reg_1653,
      I4 => src_buf_V_0_1_reg_1793(0),
      I5 => icmp_ln878_6_fu_844_p2_carry_i_16_n_3,
      O => icmp_ln878_6_fu_844_p2_carry_i_8_n_3
    );
icmp_ln878_6_fu_844_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(7),
      I1 => src_buf_V_0_0_reg_428(7),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => icmp_ln878_6_fu_844_p2_carry_i_9_n_3
    );
icmp_ln878_7_fu_985_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_7_fu_985_p2_carry_n_3,
      CO(2) => icmp_ln878_7_fu_985_p2_carry_n_4,
      CO(1) => icmp_ln878_7_fu_985_p2_carry_n_5,
      CO(0) => icmp_ln878_7_fu_985_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_7_fu_985_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_7_fu_985_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_7_fu_985_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_7_fu_985_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_7_fu_985_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_7_fu_985_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_7_fu_985_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_7_fu_985_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_7_fu_985_p2_carry_i_8_n_3
    );
icmp_ln878_7_fu_985_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_V_1_reg_1798(6),
      I1 => p_Result_2_reg_1805(6),
      I2 => p_Result_2_reg_1805(7),
      I3 => max_V_1_reg_1798(7),
      O => icmp_ln878_7_fu_985_p2_carry_i_1_n_3
    );
icmp_ln878_7_fu_985_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_V_1_reg_1798(4),
      I1 => p_Result_2_reg_1805(4),
      I2 => p_Result_2_reg_1805(5),
      I3 => max_V_1_reg_1798(5),
      O => icmp_ln878_7_fu_985_p2_carry_i_2_n_3
    );
icmp_ln878_7_fu_985_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_V_1_reg_1798(2),
      I1 => p_Result_2_reg_1805(2),
      I2 => p_Result_2_reg_1805(3),
      I3 => max_V_1_reg_1798(3),
      O => icmp_ln878_7_fu_985_p2_carry_i_3_n_3
    );
icmp_ln878_7_fu_985_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_V_1_reg_1798(0),
      I1 => p_Result_2_reg_1805(0),
      I2 => p_Result_2_reg_1805(1),
      I3 => max_V_1_reg_1798(1),
      O => icmp_ln878_7_fu_985_p2_carry_i_4_n_3
    );
icmp_ln878_7_fu_985_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_V_1_reg_1798(6),
      I1 => p_Result_2_reg_1805(6),
      I2 => max_V_1_reg_1798(7),
      I3 => p_Result_2_reg_1805(7),
      O => icmp_ln878_7_fu_985_p2_carry_i_5_n_3
    );
icmp_ln878_7_fu_985_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_V_1_reg_1798(4),
      I1 => p_Result_2_reg_1805(4),
      I2 => max_V_1_reg_1798(5),
      I3 => p_Result_2_reg_1805(5),
      O => icmp_ln878_7_fu_985_p2_carry_i_6_n_3
    );
icmp_ln878_7_fu_985_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_V_1_reg_1798(2),
      I1 => p_Result_2_reg_1805(2),
      I2 => max_V_1_reg_1798(3),
      I3 => p_Result_2_reg_1805(3),
      O => icmp_ln878_7_fu_985_p2_carry_i_7_n_3
    );
icmp_ln878_7_fu_985_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_V_1_reg_1798(0),
      I1 => p_Result_2_reg_1805(0),
      I2 => max_V_1_reg_1798(1),
      I3 => p_Result_2_reg_1805(1),
      O => icmp_ln878_7_fu_985_p2_carry_i_8_n_3
    );
icmp_ln878_8_fu_1037_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_8_fu_1037_p2_carry_n_3,
      CO(2) => icmp_ln878_8_fu_1037_p2_carry_n_4,
      CO(1) => icmp_ln878_8_fu_1037_p2_carry_n_5,
      CO(0) => icmp_ln878_8_fu_1037_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_8_fu_1037_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_8_fu_1037_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_8_fu_1037_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_8_fu_1037_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_8_fu_1037_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_8_fu_1037_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_8_fu_1037_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_8_fu_1037_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_8_fu_1037_p2_carry_i_8_n_3
    );
icmp_ln878_8_fu_1037_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_2_reg_1837(6),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => \p_Val2_3_reg_487_reg_n_3_[6]\,
      I3 => src_buf_V_1_0_reg_475(6),
      I4 => icmp_ln878_8_fu_1037_p2_carry_i_9_n_3,
      I5 => max_V_2_reg_1837(7),
      O => icmp_ln878_8_fu_1037_p2_carry_i_1_n_3
    );
icmp_ln878_8_fu_1037_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(5),
      I1 => \p_Val2_3_reg_487_reg_n_3_[5]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => icmp_ln878_8_fu_1037_p2_carry_i_10_n_3
    );
icmp_ln878_8_fu_1037_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(3),
      I1 => \p_Val2_3_reg_487_reg_n_3_[3]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => icmp_ln878_8_fu_1037_p2_carry_i_11_n_3
    );
icmp_ln878_8_fu_1037_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(1),
      I1 => \p_Val2_3_reg_487_reg_n_3_[1]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => icmp_ln878_8_fu_1037_p2_carry_i_12_n_3
    );
icmp_ln878_8_fu_1037_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_2_reg_1837(4),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => \p_Val2_3_reg_487_reg_n_3_[4]\,
      I3 => src_buf_V_1_0_reg_475(4),
      I4 => icmp_ln878_8_fu_1037_p2_carry_i_10_n_3,
      I5 => max_V_2_reg_1837(5),
      O => icmp_ln878_8_fu_1037_p2_carry_i_2_n_3
    );
icmp_ln878_8_fu_1037_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_2_reg_1837(2),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => \p_Val2_3_reg_487_reg_n_3_[2]\,
      I3 => src_buf_V_1_0_reg_475(2),
      I4 => icmp_ln878_8_fu_1037_p2_carry_i_11_n_3,
      I5 => max_V_2_reg_1837(3),
      O => icmp_ln878_8_fu_1037_p2_carry_i_3_n_3
    );
icmp_ln878_8_fu_1037_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_2_reg_1837(0),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => \p_Val2_3_reg_487_reg_n_3_[0]\,
      I3 => src_buf_V_1_0_reg_475(0),
      I4 => icmp_ln878_8_fu_1037_p2_carry_i_12_n_3,
      I5 => max_V_2_reg_1837(1),
      O => icmp_ln878_8_fu_1037_p2_carry_i_4_n_3
    );
icmp_ln878_8_fu_1037_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_2_reg_1837(6),
      I1 => src_buf_V_1_0_reg_475(6),
      I2 => \p_Val2_3_reg_487_reg_n_3_[6]\,
      I3 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I4 => max_V_2_reg_1837(7),
      I5 => icmp_ln878_8_fu_1037_p2_carry_i_9_n_3,
      O => icmp_ln878_8_fu_1037_p2_carry_i_5_n_3
    );
icmp_ln878_8_fu_1037_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_2_reg_1837(4),
      I1 => src_buf_V_1_0_reg_475(4),
      I2 => \p_Val2_3_reg_487_reg_n_3_[4]\,
      I3 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I4 => max_V_2_reg_1837(5),
      I5 => icmp_ln878_8_fu_1037_p2_carry_i_10_n_3,
      O => icmp_ln878_8_fu_1037_p2_carry_i_6_n_3
    );
icmp_ln878_8_fu_1037_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_2_reg_1837(2),
      I1 => src_buf_V_1_0_reg_475(2),
      I2 => \p_Val2_3_reg_487_reg_n_3_[2]\,
      I3 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I4 => max_V_2_reg_1837(3),
      I5 => icmp_ln878_8_fu_1037_p2_carry_i_11_n_3,
      O => icmp_ln878_8_fu_1037_p2_carry_i_7_n_3
    );
icmp_ln878_8_fu_1037_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => max_V_2_reg_1837(0),
      I1 => src_buf_V_1_0_reg_475(0),
      I2 => \p_Val2_3_reg_487_reg_n_3_[0]\,
      I3 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I4 => max_V_2_reg_1837(1),
      I5 => icmp_ln878_8_fu_1037_p2_carry_i_12_n_3,
      O => icmp_ln878_8_fu_1037_p2_carry_i_8_n_3
    );
icmp_ln878_8_fu_1037_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(7),
      I1 => \p_Val2_3_reg_487_reg_n_3_[7]\,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => icmp_ln878_8_fu_1037_p2_carry_i_9_n_3
    );
icmp_ln878_9_fu_1059_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_9_fu_1059_p2,
      CO(2) => icmp_ln878_9_fu_1059_p2_carry_n_4,
      CO(1) => icmp_ln878_9_fu_1059_p2_carry_n_5,
      CO(0) => icmp_ln878_9_fu_1059_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_9_fu_1059_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_9_fu_1059_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_9_fu_1059_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_9_fu_1059_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_9_fu_1059_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_9_fu_1059_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_9_fu_1059_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_9_fu_1059_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_9_fu_1059_p2_carry_i_8_n_3
    );
icmp_ln878_9_fu_1059_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_3_fu_1049_p3(6),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => src_buf_V_1_0_reg_475(6),
      I3 => src_buf_V_1_1_reg_1858(6),
      I4 => \p_Result_4_reg_1869[7]_i_1_n_3\,
      I5 => max_V_3_fu_1049_p3(7),
      O => icmp_ln878_9_fu_1059_p2_carry_i_1_n_3
    );
icmp_ln878_9_fu_1059_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => src_buf_V_1_0_reg_475(5),
      I3 => src_buf_V_1_1_reg_1858(5),
      I4 => max_V_3_fu_1049_p3(5),
      O => icmp_ln878_9_fu_1059_p2_carry_i_10_n_3
    );
icmp_ln878_9_fu_1059_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => src_buf_V_1_0_reg_475(3),
      I3 => src_buf_V_1_1_reg_1858(3),
      I4 => max_V_3_fu_1049_p3(3),
      O => icmp_ln878_9_fu_1059_p2_carry_i_11_n_3
    );
icmp_ln878_9_fu_1059_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => src_buf_V_1_0_reg_475(1),
      I3 => src_buf_V_1_1_reg_1858(1),
      I4 => max_V_3_fu_1049_p3(1),
      O => icmp_ln878_9_fu_1059_p2_carry_i_12_n_3
    );
icmp_ln878_9_fu_1059_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_3_fu_1049_p3(4),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => src_buf_V_1_0_reg_475(4),
      I3 => src_buf_V_1_1_reg_1858(4),
      I4 => \p_Result_4_reg_1869[5]_i_1_n_3\,
      I5 => max_V_3_fu_1049_p3(5),
      O => icmp_ln878_9_fu_1059_p2_carry_i_2_n_3
    );
icmp_ln878_9_fu_1059_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_3_fu_1049_p3(2),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => src_buf_V_1_0_reg_475(2),
      I3 => src_buf_V_1_1_reg_1858(2),
      I4 => \p_Result_4_reg_1869[3]_i_1_n_3\,
      I5 => max_V_3_fu_1049_p3(3),
      O => icmp_ln878_9_fu_1059_p2_carry_i_3_n_3
    );
icmp_ln878_9_fu_1059_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => max_V_3_fu_1049_p3(0),
      I1 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I2 => src_buf_V_1_0_reg_475(0),
      I3 => src_buf_V_1_1_reg_1858(0),
      I4 => \p_Result_4_reg_1869[1]_i_1_n_3\,
      I5 => max_V_3_fu_1049_p3(1),
      O => icmp_ln878_9_fu_1059_p2_carry_i_4_n_3
    );
icmp_ln878_9_fu_1059_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_3_fu_1049_p3(6),
      I1 => src_buf_V_1_1_reg_1858(6),
      I2 => src_buf_V_1_0_reg_475(6),
      I3 => ap_enable_reg_pp3_iter8,
      I4 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I5 => icmp_ln878_9_fu_1059_p2_carry_i_9_n_3,
      O => icmp_ln878_9_fu_1059_p2_carry_i_5_n_3
    );
icmp_ln878_9_fu_1059_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_3_fu_1049_p3(4),
      I1 => src_buf_V_1_1_reg_1858(4),
      I2 => src_buf_V_1_0_reg_475(4),
      I3 => ap_enable_reg_pp3_iter8,
      I4 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I5 => icmp_ln878_9_fu_1059_p2_carry_i_10_n_3,
      O => icmp_ln878_9_fu_1059_p2_carry_i_6_n_3
    );
icmp_ln878_9_fu_1059_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_3_fu_1049_p3(2),
      I1 => src_buf_V_1_1_reg_1858(2),
      I2 => src_buf_V_1_0_reg_475(2),
      I3 => ap_enable_reg_pp3_iter8,
      I4 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I5 => icmp_ln878_9_fu_1059_p2_carry_i_11_n_3,
      O => icmp_ln878_9_fu_1059_p2_carry_i_7_n_3
    );
icmp_ln878_9_fu_1059_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5A5A500000000"
    )
        port map (
      I0 => max_V_3_fu_1049_p3(0),
      I1 => src_buf_V_1_1_reg_1858(0),
      I2 => src_buf_V_1_0_reg_475(0),
      I3 => ap_enable_reg_pp3_iter8,
      I4 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I5 => icmp_ln878_9_fu_1059_p2_carry_i_12_n_3,
      O => icmp_ln878_9_fu_1059_p2_carry_i_8_n_3
    );
icmp_ln878_9_fu_1059_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870078F"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => src_buf_V_1_0_reg_475(7),
      I3 => src_buf_V_1_1_reg_1858(7),
      I4 => max_V_3_fu_1049_p3(7),
      O => icmp_ln878_9_fu_1059_p2_carry_i_9_n_3
    );
\icmp_ln878_9_reg_1874[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_block_pp3_stage0_11001__0\,
      I1 => icmp_ln878_4_reg_1743_pp3_iter6_reg,
      I2 => tobool_i_i_1106_1_reg_1681,
      O => icmp_ln878_17_reg_18960
    );
\icmp_ln878_9_reg_1874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => icmp_ln878_9_fu_1059_p2,
      Q => icmp_ln878_9_reg_1874,
      R => '0'
    );
icmp_ln878_fu_626_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_fu_626_p2_carry_n_3,
      CO(2) => icmp_ln878_fu_626_p2_carry_n_4,
      CO(1) => icmp_ln878_fu_626_p2_carry_n_5,
      CO(0) => icmp_ln878_fu_626_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln878_fu_626_p2_carry_i_1_n_3,
      DI(2) => icmp_ln878_fu_626_p2_carry_i_2_n_3,
      DI(1) => icmp_ln878_fu_626_p2_carry_i_3_n_3,
      DI(0) => icmp_ln878_fu_626_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln878_fu_626_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln878_fu_626_p2_carry_i_5_n_3,
      S(2) => icmp_ln878_fu_626_p2_carry_i_6_n_3,
      S(1) => icmp_ln878_fu_626_p2_carry_i_7_n_3,
      S(0) => icmp_ln878_fu_626_p2_carry_i_8_n_3
    );
\icmp_ln878_fu_626_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln878_fu_626_p2_carry_n_3,
      CO(3) => icmp_ln878_fu_626_p2,
      CO(2) => \icmp_ln878_fu_626_p2_carry__0_n_4\,
      CO(1) => \icmp_ln878_fu_626_p2_carry__0_n_5\,
      CO(0) => \icmp_ln878_fu_626_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln878_fu_626_p2_carry__0_i_1_n_3\,
      DI(2) => \icmp_ln878_fu_626_p2_carry__0_i_2_n_3\,
      DI(1) => \icmp_ln878_fu_626_p2_carry__0_i_3_n_3\,
      DI(0) => \icmp_ln878_fu_626_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln878_fu_626_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln878_fu_626_p2_carry__0_i_5_n_3\,
      S(2) => \icmp_ln878_fu_626_p2_carry__0_i_6_n_3\,
      S(1) => \icmp_ln878_fu_626_p2_carry__0_i_7_n_3\,
      S(0) => \icmp_ln878_fu_626_p2_carry__0_i_8_n_3\
    );
\icmp_ln878_fu_626_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(14),
      I1 => \icmp_ln878_reg_1626_reg[0]_0\(15),
      O => \icmp_ln878_fu_626_p2_carry__0_i_1_n_3\
    );
\icmp_ln878_fu_626_p2_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[9]\,
      I1 => add_ln691_reg_1621_reg(9),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => icmp_ln878_reg_1626,
      O => zext_ln878_fu_622_p1(9)
    );
\icmp_ln878_fu_626_p2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => icmp_ln878_reg_1626,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => add_ln691_reg_1621_reg(11),
      I4 => \i_col_046_0_reg_347_reg_n_3_[11]\,
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(11),
      O => \icmp_ln878_fu_626_p2_carry__0_i_11_n_3\
    );
\icmp_ln878_fu_626_p2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => icmp_ln878_reg_1626,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => add_ln691_reg_1621_reg(9),
      I4 => \i_col_046_0_reg_347_reg_n_3_[9]\,
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(9),
      O => \icmp_ln878_fu_626_p2_carry__0_i_12_n_3\
    );
\icmp_ln878_fu_626_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(12),
      I1 => load,
      I2 => add_ln691_reg_1621_reg(12),
      I3 => \i_col_046_0_reg_347_reg_n_3_[12]\,
      I4 => \icmp_ln878_reg_1626_reg[0]_0\(13),
      O => \icmp_ln878_fu_626_p2_carry__0_i_2_n_3\
    );
\icmp_ln878_fu_626_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(10),
      I1 => load,
      I2 => add_ln691_reg_1621_reg(10),
      I3 => \i_col_046_0_reg_347_reg_n_3_[10]\,
      I4 => zext_ln878_fu_622_p1(11),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(11),
      O => \icmp_ln878_fu_626_p2_carry__0_i_3_n_3\
    );
\icmp_ln878_fu_626_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(8),
      I1 => load,
      I2 => add_ln691_reg_1621_reg(8),
      I3 => \i_col_046_0_reg_347_reg_n_3_[8]\,
      I4 => zext_ln878_fu_622_p1(9),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(9),
      O => \icmp_ln878_fu_626_p2_carry__0_i_4_n_3\
    );
\icmp_ln878_fu_626_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(14),
      I1 => \icmp_ln878_reg_1626_reg[0]_0\(15),
      O => \icmp_ln878_fu_626_p2_carry__0_i_5_n_3\
    );
\icmp_ln878_fu_626_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000099A5"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(12),
      I1 => \i_col_046_0_reg_347_reg_n_3_[12]\,
      I2 => add_ln691_reg_1621_reg(12),
      I3 => load,
      I4 => \icmp_ln878_reg_1626_reg[0]_0\(13),
      O => \icmp_ln878_fu_626_p2_carry__0_i_6_n_3\
    );
\icmp_ln878_fu_626_p2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(10),
      I1 => \i_col_046_0_reg_347_reg_n_3_[10]\,
      I2 => add_ln691_reg_1621_reg(10),
      I3 => load,
      I4 => \icmp_ln878_fu_626_p2_carry__0_i_11_n_3\,
      O => \icmp_ln878_fu_626_p2_carry__0_i_7_n_3\
    );
\icmp_ln878_fu_626_p2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(8),
      I1 => \i_col_046_0_reg_347_reg_n_3_[8]\,
      I2 => add_ln691_reg_1621_reg(8),
      I3 => load,
      I4 => \icmp_ln878_fu_626_p2_carry__0_i_12_n_3\,
      O => \icmp_ln878_fu_626_p2_carry__0_i_8_n_3\
    );
\icmp_ln878_fu_626_p2_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[11]\,
      I1 => add_ln691_reg_1621_reg(11),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => icmp_ln878_reg_1626,
      O => zext_ln878_fu_622_p1(11)
    );
icmp_ln878_fu_626_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(6),
      I1 => load,
      I2 => add_ln691_reg_1621_reg(6),
      I3 => \i_col_046_0_reg_347_reg_n_3_[6]\,
      I4 => zext_ln878_fu_622_p1(7),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(7),
      O => icmp_ln878_fu_626_p2_carry_i_1_n_3
    );
icmp_ln878_fu_626_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[7]\,
      I1 => add_ln691_reg_1621_reg(7),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => icmp_ln878_reg_1626,
      O => zext_ln878_fu_622_p1(7)
    );
icmp_ln878_fu_626_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[5]\,
      I1 => add_ln691_reg_1621_reg(5),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => icmp_ln878_reg_1626,
      O => zext_ln878_fu_622_p1(5)
    );
icmp_ln878_fu_626_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[3]\,
      I1 => add_ln691_reg_1621_reg(3),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => icmp_ln878_reg_1626,
      O => zext_ln878_fu_622_p1(3)
    );
icmp_ln878_fu_626_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \i_col_046_0_reg_347_reg_n_3_[1]\,
      I1 => add_ln691_reg_1621_reg(1),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => icmp_ln878_reg_1626,
      O => zext_ln878_fu_622_p1(1)
    );
icmp_ln878_fu_626_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => icmp_ln878_reg_1626,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => add_ln691_reg_1621_reg(7),
      I4 => \i_col_046_0_reg_347_reg_n_3_[7]\,
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(7),
      O => icmp_ln878_fu_626_p2_carry_i_14_n_3
    );
icmp_ln878_fu_626_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => icmp_ln878_reg_1626,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => add_ln691_reg_1621_reg(5),
      I4 => \i_col_046_0_reg_347_reg_n_3_[5]\,
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(5),
      O => icmp_ln878_fu_626_p2_carry_i_15_n_3
    );
icmp_ln878_fu_626_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => icmp_ln878_reg_1626,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => add_ln691_reg_1621_reg(3),
      I4 => \i_col_046_0_reg_347_reg_n_3_[3]\,
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(3),
      O => icmp_ln878_fu_626_p2_carry_i_16_n_3
    );
icmp_ln878_fu_626_p2_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => icmp_ln878_reg_1626,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => add_ln691_reg_1621_reg(1),
      I4 => \i_col_046_0_reg_347_reg_n_3_[1]\,
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(1),
      O => icmp_ln878_fu_626_p2_carry_i_17_n_3
    );
icmp_ln878_fu_626_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(4),
      I1 => load,
      I2 => add_ln691_reg_1621_reg(4),
      I3 => \i_col_046_0_reg_347_reg_n_3_[4]\,
      I4 => zext_ln878_fu_622_p1(5),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(5),
      O => icmp_ln878_fu_626_p2_carry_i_2_n_3
    );
icmp_ln878_fu_626_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(2),
      I1 => load,
      I2 => add_ln691_reg_1621_reg(2),
      I3 => \i_col_046_0_reg_347_reg_n_3_[2]\,
      I4 => zext_ln878_fu_622_p1(3),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(3),
      O => icmp_ln878_fu_626_p2_carry_i_3_n_3
    );
icmp_ln878_fu_626_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(0),
      I1 => load,
      I2 => add_ln691_reg_1621_reg(0),
      I3 => \i_col_046_0_reg_347_reg_n_3_[0]\,
      I4 => zext_ln878_fu_622_p1(1),
      I5 => \icmp_ln878_reg_1626_reg[0]_0\(1),
      O => icmp_ln878_fu_626_p2_carry_i_4_n_3
    );
icmp_ln878_fu_626_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(6),
      I1 => \i_col_046_0_reg_347_reg_n_3_[6]\,
      I2 => add_ln691_reg_1621_reg(6),
      I3 => load,
      I4 => icmp_ln878_fu_626_p2_carry_i_14_n_3,
      O => icmp_ln878_fu_626_p2_carry_i_5_n_3
    );
icmp_ln878_fu_626_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(4),
      I1 => \i_col_046_0_reg_347_reg_n_3_[4]\,
      I2 => add_ln691_reg_1621_reg(4),
      I3 => load,
      I4 => icmp_ln878_fu_626_p2_carry_i_15_n_3,
      O => icmp_ln878_fu_626_p2_carry_i_6_n_3
    );
icmp_ln878_fu_626_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(2),
      I1 => \i_col_046_0_reg_347_reg_n_3_[2]\,
      I2 => add_ln691_reg_1621_reg(2),
      I3 => load,
      I4 => icmp_ln878_fu_626_p2_carry_i_16_n_3,
      O => icmp_ln878_fu_626_p2_carry_i_7_n_3
    );
icmp_ln878_fu_626_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => \icmp_ln878_reg_1626_reg[0]_0\(0),
      I1 => \i_col_046_0_reg_347_reg_n_3_[0]\,
      I2 => add_ln691_reg_1621_reg(0),
      I3 => load,
      I4 => icmp_ln878_fu_626_p2_carry_i_17_n_3,
      O => icmp_ln878_fu_626_p2_carry_i_8_n_3
    );
icmp_ln878_fu_626_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => icmp_ln878_reg_1626,
      O => load
    );
\icmp_ln878_reg_1626[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => img_in_data_empty_n,
      I2 => icmp_ln878_reg_1626,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      O => \icmp_ln878_reg_1626[0]_i_1_n_3\
    );
\icmp_ln878_reg_1626_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => icmp_ln878_reg_1626,
      Q => icmp_ln878_reg_1626_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln878_reg_1626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_1626[0]_i_1_n_3\,
      D => icmp_ln878_fu_626_p2,
      Q => icmp_ln878_reg_1626,
      R => '0'
    );
\icmp_ln882_reg_1766[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => \icmp_ln882_reg_1766_reg_n_3_[0]\,
      I1 => \icmp_ln882_reg_1766[0]_i_2_n_3\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter2_reg,
      I3 => \ap_block_pp3_stage0_11001__0\,
      O => \icmp_ln882_reg_1766[0]_i_1_n_3\
    );
\icmp_ln882_reg_1766[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => col_V_reg_416_pp3_iter2_reg(10),
      I1 => \col_V_reg_416_pp3_iter2_reg__0\(11),
      I2 => \icmp_ln882_reg_1766[0]_i_3_n_3\,
      I3 => col_V_reg_416_pp3_iter2_reg(9),
      I4 => \col_V_reg_416_pp3_iter2_reg__0\(12),
      O => \icmp_ln882_reg_1766[0]_i_2_n_3\
    );
\icmp_ln882_reg_1766[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => col_V_reg_416_pp3_iter2_reg(6),
      I1 => \icmp_ln882_reg_1766[0]_i_4_n_3\,
      I2 => col_V_reg_416_pp3_iter2_reg(8),
      I3 => col_V_reg_416_pp3_iter2_reg(7),
      O => \icmp_ln882_reg_1766[0]_i_3_n_3\
    );
\icmp_ln882_reg_1766[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => col_V_reg_416_pp3_iter2_reg(3),
      I1 => col_V_reg_416_pp3_iter2_reg(0),
      I2 => col_V_reg_416_pp3_iter2_reg(1),
      I3 => col_V_reg_416_pp3_iter2_reg(2),
      I4 => col_V_reg_416_pp3_iter2_reg(5),
      I5 => col_V_reg_416_pp3_iter2_reg(4),
      O => \icmp_ln882_reg_1766[0]_i_4_n_3\
    );
\icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => \icmp_ln882_reg_1766_pp3_iter9_reg_reg[0]_srl6_n_3\,
      Q => icmp_ln882_reg_1766_pp3_iter10_reg,
      R => '0'
    );
\icmp_ln882_reg_1766_pp3_iter9_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone,
      CLK => ap_clk,
      D => \icmp_ln882_reg_1766_reg_n_3_[0]\,
      Q => \icmp_ln882_reg_1766_pp3_iter9_reg_reg[0]_srl6_n_3\
    );
\icmp_ln882_reg_1766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln882_reg_1766[0]_i_1_n_3\,
      Q => \icmp_ln882_reg_1766_reg_n_3_[0]\,
      R => '0'
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA08AA08080808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(2),
      I1 => ap_CS_fsm_state1,
      I2 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg,
      I3 => icmp_ln878_3_fu_739_p2,
      I4 => \icmp_ln878_2_reg_1649_reg_n_3_[0]\,
      I5 => ap_CS_fsm_state11,
      O => erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      O => erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080808080"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(2),
      I1 => \^e\(0),
      I2 => img_in_data_empty_n,
      I3 => internal_full_n_reg_0,
      I4 => internal_full_n_reg_1,
      I5 => img_in_data_full_n,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => icmp_ln882_reg_1766_pp3_iter10_reg,
      I1 => ap_enable_reg_pp3_iter11_reg_n_3,
      I2 => \ap_block_pp3_stage0_11001__0\,
      I3 => \ap_CS_fsm_reg[0]_0\(2),
      I4 => img_out_data_full_n,
      O => \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0_0\
    );
\max_V_10_reg_1811[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(8),
      I1 => src_buf_V_0_0_reg_428(8),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_14_fu_896_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_9_fu_879_p3__7\(0),
      O => max_V_10_fu_910_p3(0)
    );
\max_V_10_reg_1811[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[8]\,
      I3 => src_buf_V_0_0_reg_428(8),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_9_fu_879_p3__7\(0)
    );
\max_V_10_reg_1811[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(9),
      I1 => src_buf_V_0_0_reg_428(9),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_14_fu_896_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_9_fu_879_p3__7\(1),
      O => max_V_10_fu_910_p3(1)
    );
\max_V_10_reg_1811[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[9]\,
      I3 => src_buf_V_0_0_reg_428(9),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_9_fu_879_p3__7\(1)
    );
\max_V_10_reg_1811[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(10),
      I1 => src_buf_V_0_0_reg_428(10),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_14_fu_896_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_9_fu_879_p3__7\(2),
      O => max_V_10_fu_910_p3(2)
    );
\max_V_10_reg_1811[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[10]\,
      I3 => src_buf_V_0_0_reg_428(10),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_9_fu_879_p3__7\(2)
    );
\max_V_10_reg_1811[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(11),
      I1 => src_buf_V_0_0_reg_428(11),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_14_fu_896_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_9_fu_879_p3__7\(3),
      O => max_V_10_fu_910_p3(3)
    );
\max_V_10_reg_1811[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[11]\,
      I3 => src_buf_V_0_0_reg_428(11),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_9_fu_879_p3__7\(3)
    );
\max_V_10_reg_1811[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(12),
      I1 => src_buf_V_0_0_reg_428(12),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_14_fu_896_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_9_fu_879_p3__7\(4),
      O => max_V_10_fu_910_p3(4)
    );
\max_V_10_reg_1811[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[12]\,
      I3 => src_buf_V_0_0_reg_428(12),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_9_fu_879_p3__7\(4)
    );
\max_V_10_reg_1811[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(13),
      I1 => src_buf_V_0_0_reg_428(13),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_14_fu_896_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_9_fu_879_p3__7\(5),
      O => max_V_10_fu_910_p3(5)
    );
\max_V_10_reg_1811[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[13]\,
      I3 => src_buf_V_0_0_reg_428(13),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_9_fu_879_p3__7\(5)
    );
\max_V_10_reg_1811[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(14),
      I1 => src_buf_V_0_0_reg_428(14),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_14_fu_896_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_9_fu_879_p3__7\(6),
      O => max_V_10_fu_910_p3(6)
    );
\max_V_10_reg_1811[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[14]\,
      I3 => src_buf_V_0_0_reg_428(14),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_9_fu_879_p3__7\(6)
    );
\max_V_10_reg_1811[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(15),
      I1 => src_buf_V_0_0_reg_428(15),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_14_fu_896_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_9_fu_879_p3__7\(7),
      O => max_V_10_fu_910_p3(7)
    );
\max_V_10_reg_1811[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[15]\,
      I3 => src_buf_V_0_0_reg_428(15),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_9_fu_879_p3__7\(7)
    );
\max_V_10_reg_1811_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_10_fu_910_p3(0),
      Q => max_V_10_reg_1811(0),
      R => '0'
    );
\max_V_10_reg_1811_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_10_fu_910_p3(1),
      Q => max_V_10_reg_1811(1),
      R => '0'
    );
\max_V_10_reg_1811_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_10_fu_910_p3(2),
      Q => max_V_10_reg_1811(2),
      R => '0'
    );
\max_V_10_reg_1811_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_10_fu_910_p3(3),
      Q => max_V_10_reg_1811(3),
      R => '0'
    );
\max_V_10_reg_1811_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_10_fu_910_p3(4),
      Q => max_V_10_reg_1811(4),
      R => '0'
    );
\max_V_10_reg_1811_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_10_fu_910_p3(5),
      Q => max_V_10_reg_1811(5),
      R => '0'
    );
\max_V_10_reg_1811_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_10_fu_910_p3(6),
      Q => max_V_10_reg_1811(6),
      R => '0'
    );
\max_V_10_reg_1811_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_10_fu_910_p3(7),
      Q => max_V_10_reg_1811(7),
      R => '0'
    );
\max_V_11_reg_1844[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_11_reg_1818(0),
      I1 => icmp_ln878_15_fu_1001_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_10_reg_1811(0),
      O => max_V_11_fu_1011_p3(0)
    );
\max_V_11_reg_1844[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_11_reg_1818(1),
      I1 => icmp_ln878_15_fu_1001_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_10_reg_1811(1),
      O => max_V_11_fu_1011_p3(1)
    );
\max_V_11_reg_1844[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_11_reg_1818(2),
      I1 => icmp_ln878_15_fu_1001_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_10_reg_1811(2),
      O => max_V_11_fu_1011_p3(2)
    );
\max_V_11_reg_1844[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_11_reg_1818(3),
      I1 => icmp_ln878_15_fu_1001_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_10_reg_1811(3),
      O => max_V_11_fu_1011_p3(3)
    );
\max_V_11_reg_1844[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_11_reg_1818(4),
      I1 => icmp_ln878_15_fu_1001_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_10_reg_1811(4),
      O => max_V_11_fu_1011_p3(4)
    );
\max_V_11_reg_1844[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_11_reg_1818(5),
      I1 => icmp_ln878_15_fu_1001_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_10_reg_1811(5),
      O => max_V_11_fu_1011_p3(5)
    );
\max_V_11_reg_1844[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_11_reg_1818(6),
      I1 => icmp_ln878_15_fu_1001_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_10_reg_1811(6),
      O => max_V_11_fu_1011_p3(6)
    );
\max_V_11_reg_1844[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_11_reg_1818(7),
      I1 => icmp_ln878_15_fu_1001_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_10_reg_1811(7),
      O => max_V_11_fu_1011_p3(7)
    );
\max_V_11_reg_1844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_11_fu_1011_p3(0),
      Q => max_V_11_reg_1844(0),
      R => '0'
    );
\max_V_11_reg_1844_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_11_fu_1011_p3(1),
      Q => max_V_11_reg_1844(1),
      R => '0'
    );
\max_V_11_reg_1844_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_11_fu_1011_p3(2),
      Q => max_V_11_reg_1844(2),
      R => '0'
    );
\max_V_11_reg_1844_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_11_fu_1011_p3(3),
      Q => max_V_11_reg_1844(3),
      R => '0'
    );
\max_V_11_reg_1844_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_11_fu_1011_p3(4),
      Q => max_V_11_reg_1844(4),
      R => '0'
    );
\max_V_11_reg_1844_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_11_fu_1011_p3(5),
      Q => max_V_11_reg_1844(5),
      R => '0'
    );
\max_V_11_reg_1844_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_11_fu_1011_p3(6),
      Q => max_V_11_reg_1844(6),
      R => '0'
    );
\max_V_11_reg_1844_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_11_fu_1011_p3(7),
      Q => max_V_11_reg_1844(7),
      R => '0'
    );
\max_V_12_reg_1885[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(8),
      I1 => \p_Val2_3_reg_487_reg_n_3_[8]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_16_fu_1079_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_11_reg_1844(0),
      O => max_V_12_fu_1091_p3(0)
    );
\max_V_12_reg_1885[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(9),
      I1 => \p_Val2_3_reg_487_reg_n_3_[9]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_16_fu_1079_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_11_reg_1844(1),
      O => max_V_12_fu_1091_p3(1)
    );
\max_V_12_reg_1885[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(10),
      I1 => \p_Val2_3_reg_487_reg_n_3_[10]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_16_fu_1079_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_11_reg_1844(2),
      O => max_V_12_fu_1091_p3(2)
    );
\max_V_12_reg_1885[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(11),
      I1 => \p_Val2_3_reg_487_reg_n_3_[11]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_16_fu_1079_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_11_reg_1844(3),
      O => max_V_12_fu_1091_p3(3)
    );
\max_V_12_reg_1885[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(12),
      I1 => \p_Val2_3_reg_487_reg_n_3_[12]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_16_fu_1079_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_11_reg_1844(4),
      O => max_V_12_fu_1091_p3(4)
    );
\max_V_12_reg_1885[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(13),
      I1 => \p_Val2_3_reg_487_reg_n_3_[13]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_16_fu_1079_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_11_reg_1844(5),
      O => max_V_12_fu_1091_p3(5)
    );
\max_V_12_reg_1885[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(14),
      I1 => \p_Val2_3_reg_487_reg_n_3_[14]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_16_fu_1079_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_11_reg_1844(6),
      O => max_V_12_fu_1091_p3(6)
    );
\max_V_12_reg_1885[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(15),
      I1 => \p_Val2_3_reg_487_reg_n_3_[15]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_16_fu_1079_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_11_reg_1844(7),
      O => max_V_12_fu_1091_p3(7)
    );
\max_V_12_reg_1885_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_12_fu_1091_p3(0),
      Q => max_V_12_reg_1885(0),
      R => '0'
    );
\max_V_12_reg_1885_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_12_fu_1091_p3(1),
      Q => max_V_12_reg_1885(1),
      R => '0'
    );
\max_V_12_reg_1885_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_12_fu_1091_p3(2),
      Q => max_V_12_reg_1885(2),
      R => '0'
    );
\max_V_12_reg_1885_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_12_fu_1091_p3(3),
      Q => max_V_12_reg_1885(3),
      R => '0'
    );
\max_V_12_reg_1885_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_12_fu_1091_p3(4),
      Q => max_V_12_reg_1885(4),
      R => '0'
    );
\max_V_12_reg_1885_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_12_fu_1091_p3(5),
      Q => max_V_12_reg_1885(5),
      R => '0'
    );
\max_V_12_reg_1885_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_12_fu_1091_p3(6),
      Q => max_V_12_reg_1885(6),
      R => '0'
    );
\max_V_12_reg_1885_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_12_fu_1091_p3(7),
      Q => max_V_12_reg_1885(7),
      R => '0'
    );
\max_V_14_reg_1936[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_14_reg_1901(0),
      I1 => icmp_ln878_18_fu_1218_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_13_fu_1212_p3__15\(0),
      O => max_V_14_fu_1230_p3(0)
    );
\max_V_14_reg_1936[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_13_reg_1891(0),
      I1 => icmp_ln878_17_reg_1896,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_12_reg_1885(0),
      O => \max_V_13_fu_1212_p3__15\(0)
    );
\max_V_14_reg_1936[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_14_reg_1901(1),
      I1 => icmp_ln878_18_fu_1218_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_13_fu_1212_p3__15\(1),
      O => max_V_14_fu_1230_p3(1)
    );
\max_V_14_reg_1936[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_13_reg_1891(1),
      I1 => icmp_ln878_17_reg_1896,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_12_reg_1885(1),
      O => \max_V_13_fu_1212_p3__15\(1)
    );
\max_V_14_reg_1936[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_14_reg_1901(2),
      I1 => icmp_ln878_18_fu_1218_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_13_fu_1212_p3__15\(2),
      O => max_V_14_fu_1230_p3(2)
    );
\max_V_14_reg_1936[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_13_reg_1891(2),
      I1 => icmp_ln878_17_reg_1896,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_12_reg_1885(2),
      O => \max_V_13_fu_1212_p3__15\(2)
    );
\max_V_14_reg_1936[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_14_reg_1901(3),
      I1 => icmp_ln878_18_fu_1218_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_13_fu_1212_p3__15\(3),
      O => max_V_14_fu_1230_p3(3)
    );
\max_V_14_reg_1936[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_13_reg_1891(3),
      I1 => icmp_ln878_17_reg_1896,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_12_reg_1885(3),
      O => \max_V_13_fu_1212_p3__15\(3)
    );
\max_V_14_reg_1936[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_14_reg_1901(4),
      I1 => icmp_ln878_18_fu_1218_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_13_fu_1212_p3__15\(4),
      O => max_V_14_fu_1230_p3(4)
    );
\max_V_14_reg_1936[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_13_reg_1891(4),
      I1 => icmp_ln878_17_reg_1896,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_12_reg_1885(4),
      O => \max_V_13_fu_1212_p3__15\(4)
    );
\max_V_14_reg_1936[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_14_reg_1901(5),
      I1 => icmp_ln878_18_fu_1218_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_13_fu_1212_p3__15\(5),
      O => max_V_14_fu_1230_p3(5)
    );
\max_V_14_reg_1936[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_13_reg_1891(5),
      I1 => icmp_ln878_17_reg_1896,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_12_reg_1885(5),
      O => \max_V_13_fu_1212_p3__15\(5)
    );
\max_V_14_reg_1936[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_14_reg_1901(6),
      I1 => icmp_ln878_18_fu_1218_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_13_fu_1212_p3__15\(6),
      O => max_V_14_fu_1230_p3(6)
    );
\max_V_14_reg_1936[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_13_reg_1891(6),
      I1 => icmp_ln878_17_reg_1896,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_12_reg_1885(6),
      O => \max_V_13_fu_1212_p3__15\(6)
    );
\max_V_14_reg_1936[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_14_reg_1901(7),
      I1 => icmp_ln878_18_fu_1218_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_13_fu_1212_p3__15\(7),
      O => max_V_14_fu_1230_p3(7)
    );
\max_V_14_reg_1936[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_13_reg_1891(7),
      I1 => icmp_ln878_17_reg_1896,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_12_reg_1885(7),
      O => \max_V_13_fu_1212_p3__15\(7)
    );
\max_V_14_reg_1936_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_14_fu_1230_p3(0),
      Q => max_V_14_reg_1936(0),
      R => '0'
    );
\max_V_14_reg_1936_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_14_fu_1230_p3(1),
      Q => max_V_14_reg_1936(1),
      R => '0'
    );
\max_V_14_reg_1936_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_14_fu_1230_p3(2),
      Q => max_V_14_reg_1936(2),
      R => '0'
    );
\max_V_14_reg_1936_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_14_fu_1230_p3(3),
      Q => max_V_14_reg_1936(3),
      R => '0'
    );
\max_V_14_reg_1936_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_14_fu_1230_p3(4),
      Q => max_V_14_reg_1936(4),
      R => '0'
    );
\max_V_14_reg_1936_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_14_fu_1230_p3(5),
      Q => max_V_14_reg_1936(5),
      R => '0'
    );
\max_V_14_reg_1936_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_14_fu_1230_p3(6),
      Q => max_V_14_reg_1936(6),
      R => '0'
    );
\max_V_14_reg_1936_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_14_fu_1230_p3(7),
      Q => max_V_14_reg_1936(7),
      R => '0'
    );
\max_V_15_reg_1977[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(8),
      I1 => \p_Val2_6_reg_510_reg_n_3_[8]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_19_fu_1313_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_14_reg_1936(0),
      O => max_V_15_fu_1325_p3(0)
    );
\max_V_15_reg_1977[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(9),
      I1 => \p_Val2_6_reg_510_reg_n_3_[9]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_19_fu_1313_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_14_reg_1936(1),
      O => max_V_15_fu_1325_p3(1)
    );
\max_V_15_reg_1977[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(10),
      I1 => \p_Val2_6_reg_510_reg_n_3_[10]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_19_fu_1313_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_14_reg_1936(2),
      O => max_V_15_fu_1325_p3(2)
    );
\max_V_15_reg_1977[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(11),
      I1 => \p_Val2_6_reg_510_reg_n_3_[11]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_19_fu_1313_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_14_reg_1936(3),
      O => max_V_15_fu_1325_p3(3)
    );
\max_V_15_reg_1977[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(12),
      I1 => \p_Val2_6_reg_510_reg_n_3_[12]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_19_fu_1313_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_14_reg_1936(4),
      O => max_V_15_fu_1325_p3(4)
    );
\max_V_15_reg_1977[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(13),
      I1 => \p_Val2_6_reg_510_reg_n_3_[13]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_19_fu_1313_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_14_reg_1936(5),
      O => max_V_15_fu_1325_p3(5)
    );
\max_V_15_reg_1977[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(14),
      I1 => \p_Val2_6_reg_510_reg_n_3_[14]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_19_fu_1313_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_14_reg_1936(6),
      O => max_V_15_fu_1325_p3(6)
    );
\max_V_15_reg_1977[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(15),
      I1 => \p_Val2_6_reg_510_reg_n_3_[15]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_19_fu_1313_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_14_reg_1936(7),
      O => max_V_15_fu_1325_p3(7)
    );
\max_V_15_reg_1977_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_15_fu_1325_p3(0),
      Q => max_V_15_reg_1977(0),
      R => '0'
    );
\max_V_15_reg_1977_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_15_fu_1325_p3(1),
      Q => max_V_15_reg_1977(1),
      R => '0'
    );
\max_V_15_reg_1977_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_15_fu_1325_p3(2),
      Q => max_V_15_reg_1977(2),
      R => '0'
    );
\max_V_15_reg_1977_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_15_fu_1325_p3(3),
      Q => max_V_15_reg_1977(3),
      R => '0'
    );
\max_V_15_reg_1977_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_15_fu_1325_p3(4),
      Q => max_V_15_reg_1977(4),
      R => '0'
    );
\max_V_15_reg_1977_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_15_fu_1325_p3(5),
      Q => max_V_15_reg_1977(5),
      R => '0'
    );
\max_V_15_reg_1977_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_15_fu_1325_p3(6),
      Q => max_V_15_reg_1977(6),
      R => '0'
    );
\max_V_15_reg_1977_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_15_fu_1325_p3(7),
      Q => max_V_15_reg_1977(7),
      R => '0'
    );
\max_V_19_reg_1824[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(16),
      I1 => src_buf_V_0_0_reg_428(16),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_22_fu_954_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_18_fu_937_p3__7\(0),
      O => max_V_19_fu_968_p3(0)
    );
\max_V_19_reg_1824[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[16]\,
      I3 => src_buf_V_0_0_reg_428(16),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_18_fu_937_p3__7\(0)
    );
\max_V_19_reg_1824[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(17),
      I1 => src_buf_V_0_0_reg_428(17),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_22_fu_954_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_18_fu_937_p3__7\(1),
      O => max_V_19_fu_968_p3(1)
    );
\max_V_19_reg_1824[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[17]\,
      I3 => src_buf_V_0_0_reg_428(17),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_18_fu_937_p3__7\(1)
    );
\max_V_19_reg_1824[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(18),
      I1 => src_buf_V_0_0_reg_428(18),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_22_fu_954_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_18_fu_937_p3__7\(2),
      O => max_V_19_fu_968_p3(2)
    );
\max_V_19_reg_1824[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[18]\,
      I3 => src_buf_V_0_0_reg_428(18),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_18_fu_937_p3__7\(2)
    );
\max_V_19_reg_1824[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(19),
      I1 => src_buf_V_0_0_reg_428(19),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_22_fu_954_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_18_fu_937_p3__7\(3),
      O => max_V_19_fu_968_p3(3)
    );
\max_V_19_reg_1824[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[19]\,
      I3 => src_buf_V_0_0_reg_428(19),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_18_fu_937_p3__7\(3)
    );
\max_V_19_reg_1824[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(20),
      I1 => src_buf_V_0_0_reg_428(20),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_22_fu_954_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_18_fu_937_p3__7\(4),
      O => max_V_19_fu_968_p3(4)
    );
\max_V_19_reg_1824[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[20]\,
      I3 => src_buf_V_0_0_reg_428(20),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_18_fu_937_p3__7\(4)
    );
\max_V_19_reg_1824[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(21),
      I1 => src_buf_V_0_0_reg_428(21),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_22_fu_954_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_18_fu_937_p3__7\(5),
      O => max_V_19_fu_968_p3(5)
    );
\max_V_19_reg_1824[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[21]\,
      I3 => src_buf_V_0_0_reg_428(21),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_18_fu_937_p3__7\(5)
    );
\max_V_19_reg_1824[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(22),
      I1 => src_buf_V_0_0_reg_428(22),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_22_fu_954_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_18_fu_937_p3__7\(6),
      O => max_V_19_fu_968_p3(6)
    );
\max_V_19_reg_1824[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[22]\,
      I3 => src_buf_V_0_0_reg_428(22),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_18_fu_937_p3__7\(6)
    );
\max_V_19_reg_1824[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(23),
      I1 => src_buf_V_0_0_reg_428(23),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_22_fu_954_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_18_fu_937_p3__7\(7),
      O => max_V_19_fu_968_p3(7)
    );
\max_V_19_reg_1824[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[23]\,
      I3 => src_buf_V_0_0_reg_428(23),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_18_fu_937_p3__7\(7)
    );
\max_V_19_reg_1824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_19_fu_968_p3(0),
      Q => max_V_19_reg_1824(0),
      R => '0'
    );
\max_V_19_reg_1824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_19_fu_968_p3(1),
      Q => max_V_19_reg_1824(1),
      R => '0'
    );
\max_V_19_reg_1824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_19_fu_968_p3(2),
      Q => max_V_19_reg_1824(2),
      R => '0'
    );
\max_V_19_reg_1824_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_19_fu_968_p3(3),
      Q => max_V_19_reg_1824(3),
      R => '0'
    );
\max_V_19_reg_1824_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_19_fu_968_p3(4),
      Q => max_V_19_reg_1824(4),
      R => '0'
    );
\max_V_19_reg_1824_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_19_fu_968_p3(5),
      Q => max_V_19_reg_1824(5),
      R => '0'
    );
\max_V_19_reg_1824_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_19_fu_968_p3(6),
      Q => max_V_19_reg_1824(6),
      R => '0'
    );
\max_V_19_reg_1824_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_19_fu_968_p3(7),
      Q => max_V_19_reg_1824(7),
      R => '0'
    );
\max_V_1_reg_1798[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(0),
      I1 => src_buf_V_0_0_reg_428(0),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_6_fu_844_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_fu_833_p3__7\(0),
      O => max_V_1_fu_858_p3(0)
    );
\max_V_1_reg_1798[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[0]\,
      I3 => src_buf_V_0_0_reg_428(0),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_fu_833_p3__7\(0)
    );
\max_V_1_reg_1798[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(1),
      I1 => src_buf_V_0_0_reg_428(1),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_6_fu_844_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_fu_833_p3__7\(1),
      O => max_V_1_fu_858_p3(1)
    );
\max_V_1_reg_1798[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[1]\,
      I3 => src_buf_V_0_0_reg_428(1),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_fu_833_p3__7\(1)
    );
\max_V_1_reg_1798[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(2),
      I1 => src_buf_V_0_0_reg_428(2),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_6_fu_844_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_fu_833_p3__7\(2),
      O => max_V_1_fu_858_p3(2)
    );
\max_V_1_reg_1798[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[2]\,
      I3 => src_buf_V_0_0_reg_428(2),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_fu_833_p3__7\(2)
    );
\max_V_1_reg_1798[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(3),
      I1 => src_buf_V_0_0_reg_428(3),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_6_fu_844_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_fu_833_p3__7\(3),
      O => max_V_1_fu_858_p3(3)
    );
\max_V_1_reg_1798[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[3]\,
      I3 => src_buf_V_0_0_reg_428(3),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_fu_833_p3__7\(3)
    );
\max_V_1_reg_1798[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(4),
      I1 => src_buf_V_0_0_reg_428(4),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_6_fu_844_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_fu_833_p3__7\(4),
      O => max_V_1_fu_858_p3(4)
    );
\max_V_1_reg_1798[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[4]\,
      I3 => src_buf_V_0_0_reg_428(4),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_fu_833_p3__7\(4)
    );
\max_V_1_reg_1798[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(5),
      I1 => src_buf_V_0_0_reg_428(5),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_6_fu_844_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_fu_833_p3__7\(5),
      O => max_V_1_fu_858_p3(5)
    );
\max_V_1_reg_1798[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[5]\,
      I3 => src_buf_V_0_0_reg_428(5),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_fu_833_p3__7\(5)
    );
\max_V_1_reg_1798[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(6),
      I1 => src_buf_V_0_0_reg_428(6),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_6_fu_844_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_fu_833_p3__7\(6),
      O => max_V_1_fu_858_p3(6)
    );
\max_V_1_reg_1798[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[6]\,
      I3 => src_buf_V_0_0_reg_428(6),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_fu_833_p3__7\(6)
    );
\max_V_1_reg_1798[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \max_V_1_reg_1798[7]_i_1_n_3\
    );
\max_V_1_reg_1798[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_0_1_reg_1793(7),
      I1 => src_buf_V_0_0_reg_428(7),
      I2 => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\,
      I3 => icmp_ln878_6_fu_844_p2_carry_n_3,
      I4 => tobool_i_i_1126_reg_1660,
      I5 => \max_V_fu_833_p3__7\(7),
      O => max_V_1_fu_858_p3(7)
    );
\max_V_1_reg_1798[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter6,
      I1 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => \ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0\
    );
\max_V_1_reg_1798[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F870FFFF"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => \p_Val2_s_reg_440_reg_n_3_[7]\,
      I3 => src_buf_V_0_0_reg_428(7),
      I4 => tobool_i_i_reg_1653,
      O => \max_V_fu_833_p3__7\(7)
    );
\max_V_1_reg_1798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_1_fu_858_p3(0),
      Q => max_V_1_reg_1798(0),
      R => '0'
    );
\max_V_1_reg_1798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_1_fu_858_p3(1),
      Q => max_V_1_reg_1798(1),
      R => '0'
    );
\max_V_1_reg_1798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_1_fu_858_p3(2),
      Q => max_V_1_reg_1798(2),
      R => '0'
    );
\max_V_1_reg_1798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_1_fu_858_p3(3),
      Q => max_V_1_reg_1798(3),
      R => '0'
    );
\max_V_1_reg_1798_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_1_fu_858_p3(4),
      Q => max_V_1_reg_1798(4),
      R => '0'
    );
\max_V_1_reg_1798_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_1_fu_858_p3(5),
      Q => max_V_1_reg_1798(5),
      R => '0'
    );
\max_V_1_reg_1798_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_1_fu_858_p3(6),
      Q => max_V_1_reg_1798(6),
      R => '0'
    );
\max_V_1_reg_1798_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_1_reg_1798[7]_i_1_n_3\,
      D => max_V_1_fu_858_p3(7),
      Q => max_V_1_reg_1798(7),
      R => '0'
    );
\max_V_20_reg_1851[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_20_reg_1831(0),
      I1 => icmp_ln878_23_fu_1017_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_19_reg_1824(0),
      O => max_V_20_fu_1027_p3(0)
    );
\max_V_20_reg_1851[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_20_reg_1831(1),
      I1 => icmp_ln878_23_fu_1017_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_19_reg_1824(1),
      O => max_V_20_fu_1027_p3(1)
    );
\max_V_20_reg_1851[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_20_reg_1831(2),
      I1 => icmp_ln878_23_fu_1017_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_19_reg_1824(2),
      O => max_V_20_fu_1027_p3(2)
    );
\max_V_20_reg_1851[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_20_reg_1831(3),
      I1 => icmp_ln878_23_fu_1017_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_19_reg_1824(3),
      O => max_V_20_fu_1027_p3(3)
    );
\max_V_20_reg_1851[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_20_reg_1831(4),
      I1 => icmp_ln878_23_fu_1017_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_19_reg_1824(4),
      O => max_V_20_fu_1027_p3(4)
    );
\max_V_20_reg_1851[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_20_reg_1831(5),
      I1 => icmp_ln878_23_fu_1017_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_19_reg_1824(5),
      O => max_V_20_fu_1027_p3(5)
    );
\max_V_20_reg_1851[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_20_reg_1831(6),
      I1 => icmp_ln878_23_fu_1017_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_19_reg_1824(6),
      O => max_V_20_fu_1027_p3(6)
    );
\max_V_20_reg_1851[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_20_reg_1831(7),
      I1 => icmp_ln878_23_fu_1017_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_19_reg_1824(7),
      O => max_V_20_fu_1027_p3(7)
    );
\max_V_20_reg_1851_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_20_fu_1027_p3(0),
      Q => max_V_20_reg_1851(0),
      R => '0'
    );
\max_V_20_reg_1851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_20_fu_1027_p3(1),
      Q => max_V_20_reg_1851(1),
      R => '0'
    );
\max_V_20_reg_1851_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_20_fu_1027_p3(2),
      Q => max_V_20_reg_1851(2),
      R => '0'
    );
\max_V_20_reg_1851_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_20_fu_1027_p3(3),
      Q => max_V_20_reg_1851(3),
      R => '0'
    );
\max_V_20_reg_1851_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_20_fu_1027_p3(4),
      Q => max_V_20_reg_1851(4),
      R => '0'
    );
\max_V_20_reg_1851_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_20_fu_1027_p3(5),
      Q => max_V_20_reg_1851(5),
      R => '0'
    );
\max_V_20_reg_1851_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_20_fu_1027_p3(6),
      Q => max_V_20_reg_1851(6),
      R => '0'
    );
\max_V_20_reg_1851_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_20_fu_1027_p3(7),
      Q => max_V_20_reg_1851(7),
      R => '0'
    );
\max_V_21_reg_1907[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(16),
      I1 => \p_Val2_3_reg_487_reg_n_3_[16]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_24_fu_1133_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_20_reg_1851(0),
      O => max_V_21_fu_1145_p3(0)
    );
\max_V_21_reg_1907[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(17),
      I1 => \p_Val2_3_reg_487_reg_n_3_[17]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_24_fu_1133_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_20_reg_1851(1),
      O => max_V_21_fu_1145_p3(1)
    );
\max_V_21_reg_1907[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(18),
      I1 => \p_Val2_3_reg_487_reg_n_3_[18]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_24_fu_1133_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_20_reg_1851(2),
      O => max_V_21_fu_1145_p3(2)
    );
\max_V_21_reg_1907[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(19),
      I1 => \p_Val2_3_reg_487_reg_n_3_[19]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_24_fu_1133_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_20_reg_1851(3),
      O => max_V_21_fu_1145_p3(3)
    );
\max_V_21_reg_1907[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(20),
      I1 => \p_Val2_3_reg_487_reg_n_3_[20]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_24_fu_1133_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_20_reg_1851(4),
      O => max_V_21_fu_1145_p3(4)
    );
\max_V_21_reg_1907[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(21),
      I1 => \p_Val2_3_reg_487_reg_n_3_[21]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_24_fu_1133_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_20_reg_1851(5),
      O => max_V_21_fu_1145_p3(5)
    );
\max_V_21_reg_1907[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(22),
      I1 => \p_Val2_3_reg_487_reg_n_3_[22]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_24_fu_1133_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_20_reg_1851(6),
      O => max_V_21_fu_1145_p3(6)
    );
\max_V_21_reg_1907[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(23),
      I1 => \p_Val2_3_reg_487_reg_n_3_[23]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_24_fu_1133_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_20_reg_1851(7),
      O => max_V_21_fu_1145_p3(7)
    );
\max_V_21_reg_1907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_21_fu_1145_p3(0),
      Q => max_V_21_reg_1907(0),
      R => '0'
    );
\max_V_21_reg_1907_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_21_fu_1145_p3(1),
      Q => max_V_21_reg_1907(1),
      R => '0'
    );
\max_V_21_reg_1907_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_21_fu_1145_p3(2),
      Q => max_V_21_reg_1907(2),
      R => '0'
    );
\max_V_21_reg_1907_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_21_fu_1145_p3(3),
      Q => max_V_21_reg_1907(3),
      R => '0'
    );
\max_V_21_reg_1907_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_21_fu_1145_p3(4),
      Q => max_V_21_reg_1907(4),
      R => '0'
    );
\max_V_21_reg_1907_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_21_fu_1145_p3(5),
      Q => max_V_21_reg_1907(5),
      R => '0'
    );
\max_V_21_reg_1907_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_21_fu_1145_p3(6),
      Q => max_V_21_reg_1907(6),
      R => '0'
    );
\max_V_21_reg_1907_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_21_fu_1145_p3(7),
      Q => max_V_21_reg_1907(7),
      R => '0'
    );
\max_V_23_reg_1943[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_23_reg_1923(0),
      I1 => icmp_ln878_26_fu_1248_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_22_fu_1242_p3__15\(0),
      O => max_V_23_fu_1260_p3(0)
    );
\max_V_23_reg_1943[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_22_reg_1913(0),
      I1 => icmp_ln878_25_reg_1918,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_21_reg_1907(0),
      O => \max_V_22_fu_1242_p3__15\(0)
    );
\max_V_23_reg_1943[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_23_reg_1923(1),
      I1 => icmp_ln878_26_fu_1248_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_22_fu_1242_p3__15\(1),
      O => max_V_23_fu_1260_p3(1)
    );
\max_V_23_reg_1943[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_22_reg_1913(1),
      I1 => icmp_ln878_25_reg_1918,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_21_reg_1907(1),
      O => \max_V_22_fu_1242_p3__15\(1)
    );
\max_V_23_reg_1943[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_23_reg_1923(2),
      I1 => icmp_ln878_26_fu_1248_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_22_fu_1242_p3__15\(2),
      O => max_V_23_fu_1260_p3(2)
    );
\max_V_23_reg_1943[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_22_reg_1913(2),
      I1 => icmp_ln878_25_reg_1918,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_21_reg_1907(2),
      O => \max_V_22_fu_1242_p3__15\(2)
    );
\max_V_23_reg_1943[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_23_reg_1923(3),
      I1 => icmp_ln878_26_fu_1248_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_22_fu_1242_p3__15\(3),
      O => max_V_23_fu_1260_p3(3)
    );
\max_V_23_reg_1943[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_22_reg_1913(3),
      I1 => icmp_ln878_25_reg_1918,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_21_reg_1907(3),
      O => \max_V_22_fu_1242_p3__15\(3)
    );
\max_V_23_reg_1943[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_23_reg_1923(4),
      I1 => icmp_ln878_26_fu_1248_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_22_fu_1242_p3__15\(4),
      O => max_V_23_fu_1260_p3(4)
    );
\max_V_23_reg_1943[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_22_reg_1913(4),
      I1 => icmp_ln878_25_reg_1918,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_21_reg_1907(4),
      O => \max_V_22_fu_1242_p3__15\(4)
    );
\max_V_23_reg_1943[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_23_reg_1923(5),
      I1 => icmp_ln878_26_fu_1248_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_22_fu_1242_p3__15\(5),
      O => max_V_23_fu_1260_p3(5)
    );
\max_V_23_reg_1943[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_22_reg_1913(5),
      I1 => icmp_ln878_25_reg_1918,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_21_reg_1907(5),
      O => \max_V_22_fu_1242_p3__15\(5)
    );
\max_V_23_reg_1943[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_23_reg_1923(6),
      I1 => icmp_ln878_26_fu_1248_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_22_fu_1242_p3__15\(6),
      O => max_V_23_fu_1260_p3(6)
    );
\max_V_23_reg_1943[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_22_reg_1913(6),
      I1 => icmp_ln878_25_reg_1918,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_21_reg_1907(6),
      O => \max_V_22_fu_1242_p3__15\(6)
    );
\max_V_23_reg_1943[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_23_reg_1923(7),
      I1 => icmp_ln878_26_fu_1248_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_22_fu_1242_p3__15\(7),
      O => max_V_23_fu_1260_p3(7)
    );
\max_V_23_reg_1943[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_22_reg_1913(7),
      I1 => icmp_ln878_25_reg_1918,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_21_reg_1907(7),
      O => \max_V_22_fu_1242_p3__15\(7)
    );
\max_V_23_reg_1943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_23_fu_1260_p3(0),
      Q => max_V_23_reg_1943(0),
      R => '0'
    );
\max_V_23_reg_1943_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_23_fu_1260_p3(1),
      Q => max_V_23_reg_1943(1),
      R => '0'
    );
\max_V_23_reg_1943_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_23_fu_1260_p3(2),
      Q => max_V_23_reg_1943(2),
      R => '0'
    );
\max_V_23_reg_1943_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_23_fu_1260_p3(3),
      Q => max_V_23_reg_1943(3),
      R => '0'
    );
\max_V_23_reg_1943_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_23_fu_1260_p3(4),
      Q => max_V_23_reg_1943(4),
      R => '0'
    );
\max_V_23_reg_1943_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_23_fu_1260_p3(5),
      Q => max_V_23_reg_1943(5),
      R => '0'
    );
\max_V_23_reg_1943_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_23_fu_1260_p3(6),
      Q => max_V_23_reg_1943(6),
      R => '0'
    );
\max_V_23_reg_1943_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_23_fu_1260_p3(7),
      Q => max_V_23_reg_1943(7),
      R => '0'
    );
\max_V_24_reg_1999[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(16),
      I1 => \p_Val2_6_reg_510_reg_n_3_[16]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_27_fu_1367_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_23_reg_1943(0),
      O => max_V_24_fu_1379_p3(0)
    );
\max_V_24_reg_1999[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(17),
      I1 => \p_Val2_6_reg_510_reg_n_3_[17]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_27_fu_1367_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_23_reg_1943(1),
      O => max_V_24_fu_1379_p3(1)
    );
\max_V_24_reg_1999[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(18),
      I1 => \p_Val2_6_reg_510_reg_n_3_[18]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_27_fu_1367_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_23_reg_1943(2),
      O => max_V_24_fu_1379_p3(2)
    );
\max_V_24_reg_1999[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(19),
      I1 => \p_Val2_6_reg_510_reg_n_3_[19]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_27_fu_1367_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_23_reg_1943(3),
      O => max_V_24_fu_1379_p3(3)
    );
\max_V_24_reg_1999[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(20),
      I1 => \p_Val2_6_reg_510_reg_n_3_[20]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_27_fu_1367_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_23_reg_1943(4),
      O => max_V_24_fu_1379_p3(4)
    );
\max_V_24_reg_1999[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(21),
      I1 => \p_Val2_6_reg_510_reg_n_3_[21]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_27_fu_1367_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_23_reg_1943(5),
      O => max_V_24_fu_1379_p3(5)
    );
\max_V_24_reg_1999[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(22),
      I1 => \p_Val2_6_reg_510_reg_n_3_[22]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_27_fu_1367_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_23_reg_1943(6),
      O => max_V_24_fu_1379_p3(6)
    );
\max_V_24_reg_1999[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(23),
      I1 => \p_Val2_6_reg_510_reg_n_3_[23]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_27_fu_1367_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_23_reg_1943(7),
      O => max_V_24_fu_1379_p3(7)
    );
\max_V_24_reg_1999_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_24_fu_1379_p3(0),
      Q => max_V_24_reg_1999(0),
      R => '0'
    );
\max_V_24_reg_1999_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_24_fu_1379_p3(1),
      Q => max_V_24_reg_1999(1),
      R => '0'
    );
\max_V_24_reg_1999_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_24_fu_1379_p3(2),
      Q => max_V_24_reg_1999(2),
      R => '0'
    );
\max_V_24_reg_1999_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_24_fu_1379_p3(3),
      Q => max_V_24_reg_1999(3),
      R => '0'
    );
\max_V_24_reg_1999_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_24_fu_1379_p3(4),
      Q => max_V_24_reg_1999(4),
      R => '0'
    );
\max_V_24_reg_1999_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_24_fu_1379_p3(5),
      Q => max_V_24_reg_1999(5),
      R => '0'
    );
\max_V_24_reg_1999_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_24_fu_1379_p3(6),
      Q => max_V_24_reg_1999(6),
      R => '0'
    );
\max_V_24_reg_1999_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_24_fu_1379_p3(7),
      Q => max_V_24_reg_1999(7),
      R => '0'
    );
\max_V_2_reg_1837[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_2_reg_1805(0),
      I1 => icmp_ln878_7_fu_985_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_1_reg_1798(0),
      O => max_V_2_fu_995_p3(0)
    );
\max_V_2_reg_1837[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_2_reg_1805(1),
      I1 => icmp_ln878_7_fu_985_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_1_reg_1798(1),
      O => max_V_2_fu_995_p3(1)
    );
\max_V_2_reg_1837[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_2_reg_1805(2),
      I1 => icmp_ln878_7_fu_985_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_1_reg_1798(2),
      O => max_V_2_fu_995_p3(2)
    );
\max_V_2_reg_1837[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_2_reg_1805(3),
      I1 => icmp_ln878_7_fu_985_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_1_reg_1798(3),
      O => max_V_2_fu_995_p3(3)
    );
\max_V_2_reg_1837[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_2_reg_1805(4),
      I1 => icmp_ln878_7_fu_985_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_1_reg_1798(4),
      O => max_V_2_fu_995_p3(4)
    );
\max_V_2_reg_1837[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_2_reg_1805(5),
      I1 => icmp_ln878_7_fu_985_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_1_reg_1798(5),
      O => max_V_2_fu_995_p3(5)
    );
\max_V_2_reg_1837[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_2_reg_1805(6),
      I1 => icmp_ln878_7_fu_985_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_1_reg_1798(6),
      O => max_V_2_fu_995_p3(6)
    );
\max_V_2_reg_1837[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \max_V_2_reg_1837[7]_i_1_n_3\
    );
\max_V_2_reg_1837[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_2_reg_1805(7),
      I1 => icmp_ln878_7_fu_985_p2_carry_n_3,
      I2 => tobool_i_i_2135_reg_1667,
      I3 => max_V_1_reg_1798(7),
      O => max_V_2_fu_995_p3(7)
    );
\max_V_2_reg_1837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_2_fu_995_p3(0),
      Q => max_V_2_reg_1837(0),
      R => '0'
    );
\max_V_2_reg_1837_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_2_fu_995_p3(1),
      Q => max_V_2_reg_1837(1),
      R => '0'
    );
\max_V_2_reg_1837_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_2_fu_995_p3(2),
      Q => max_V_2_reg_1837(2),
      R => '0'
    );
\max_V_2_reg_1837_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_2_fu_995_p3(3),
      Q => max_V_2_reg_1837(3),
      R => '0'
    );
\max_V_2_reg_1837_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_2_fu_995_p3(4),
      Q => max_V_2_reg_1837(4),
      R => '0'
    );
\max_V_2_reg_1837_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_2_fu_995_p3(5),
      Q => max_V_2_reg_1837(5),
      R => '0'
    );
\max_V_2_reg_1837_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_2_fu_995_p3(6),
      Q => max_V_2_reg_1837(6),
      R => '0'
    );
\max_V_2_reg_1837_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_2_reg_1837[7]_i_1_n_3\,
      D => max_V_2_fu_995_p3(7),
      Q => max_V_2_reg_1837(7),
      R => '0'
    );
\max_V_3_reg_1863[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(0),
      I1 => \p_Val2_3_reg_487_reg_n_3_[0]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_8_fu_1037_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_2_reg_1837(0),
      O => max_V_3_fu_1049_p3(0)
    );
\max_V_3_reg_1863[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(1),
      I1 => \p_Val2_3_reg_487_reg_n_3_[1]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_8_fu_1037_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_2_reg_1837(1),
      O => max_V_3_fu_1049_p3(1)
    );
\max_V_3_reg_1863[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(2),
      I1 => \p_Val2_3_reg_487_reg_n_3_[2]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_8_fu_1037_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_2_reg_1837(2),
      O => max_V_3_fu_1049_p3(2)
    );
\max_V_3_reg_1863[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(3),
      I1 => \p_Val2_3_reg_487_reg_n_3_[3]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_8_fu_1037_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_2_reg_1837(3),
      O => max_V_3_fu_1049_p3(3)
    );
\max_V_3_reg_1863[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(4),
      I1 => \p_Val2_3_reg_487_reg_n_3_[4]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_8_fu_1037_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_2_reg_1837(4),
      O => max_V_3_fu_1049_p3(4)
    );
\max_V_3_reg_1863[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(5),
      I1 => \p_Val2_3_reg_487_reg_n_3_[5]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_8_fu_1037_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_2_reg_1837(5),
      O => max_V_3_fu_1049_p3(5)
    );
\max_V_3_reg_1863[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(6),
      I1 => \p_Val2_3_reg_487_reg_n_3_[6]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_8_fu_1037_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_2_reg_1837(6),
      O => max_V_3_fu_1049_p3(6)
    );
\max_V_3_reg_1863[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter6_reg,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \max_V_3_reg_1863[7]_i_1_n_3\
    );
\max_V_3_reg_1863[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_1_0_reg_475(7),
      I1 => \p_Val2_3_reg_487_reg_n_3_[7]\,
      I2 => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\,
      I3 => icmp_ln878_8_fu_1037_p2_carry_n_3,
      I4 => tobool_i_i_1106_reg_1674,
      I5 => max_V_2_reg_1837(7),
      O => max_V_3_fu_1049_p3(7)
    );
\max_V_3_reg_1863[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter8,
      I1 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => \ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0\
    );
\max_V_3_reg_1863_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_3_fu_1049_p3(0),
      Q => max_V_3_reg_1863(0),
      R => '0'
    );
\max_V_3_reg_1863_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_3_fu_1049_p3(1),
      Q => max_V_3_reg_1863(1),
      R => '0'
    );
\max_V_3_reg_1863_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_3_fu_1049_p3(2),
      Q => max_V_3_reg_1863(2),
      R => '0'
    );
\max_V_3_reg_1863_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_3_fu_1049_p3(3),
      Q => max_V_3_reg_1863(3),
      R => '0'
    );
\max_V_3_reg_1863_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_3_fu_1049_p3(4),
      Q => max_V_3_reg_1863(4),
      R => '0'
    );
\max_V_3_reg_1863_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_3_fu_1049_p3(5),
      Q => max_V_3_reg_1863(5),
      R => '0'
    );
\max_V_3_reg_1863_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_3_fu_1049_p3(6),
      Q => max_V_3_reg_1863(6),
      R => '0'
    );
\max_V_3_reg_1863_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_3_reg_1863[7]_i_1_n_3\,
      D => max_V_3_fu_1049_p3(7),
      Q => max_V_3_reg_1863(7),
      R => '0'
    );
\max_V_5_reg_1929[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_5_reg_1879(0),
      I1 => icmp_ln878_10_fu_1188_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_4_fu_1182_p3__15\(0),
      O => max_V_5_fu_1200_p3(0)
    );
\max_V_5_reg_1929[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_4_reg_1869(0),
      I1 => icmp_ln878_9_reg_1874,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_3_reg_1863(0),
      O => \max_V_4_fu_1182_p3__15\(0)
    );
\max_V_5_reg_1929[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_5_reg_1879(1),
      I1 => icmp_ln878_10_fu_1188_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_4_fu_1182_p3__15\(1),
      O => max_V_5_fu_1200_p3(1)
    );
\max_V_5_reg_1929[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_4_reg_1869(1),
      I1 => icmp_ln878_9_reg_1874,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_3_reg_1863(1),
      O => \max_V_4_fu_1182_p3__15\(1)
    );
\max_V_5_reg_1929[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_5_reg_1879(2),
      I1 => icmp_ln878_10_fu_1188_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_4_fu_1182_p3__15\(2),
      O => max_V_5_fu_1200_p3(2)
    );
\max_V_5_reg_1929[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_4_reg_1869(2),
      I1 => icmp_ln878_9_reg_1874,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_3_reg_1863(2),
      O => \max_V_4_fu_1182_p3__15\(2)
    );
\max_V_5_reg_1929[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_5_reg_1879(3),
      I1 => icmp_ln878_10_fu_1188_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_4_fu_1182_p3__15\(3),
      O => max_V_5_fu_1200_p3(3)
    );
\max_V_5_reg_1929[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_4_reg_1869(3),
      I1 => icmp_ln878_9_reg_1874,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_3_reg_1863(3),
      O => \max_V_4_fu_1182_p3__15\(3)
    );
\max_V_5_reg_1929[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_5_reg_1879(4),
      I1 => icmp_ln878_10_fu_1188_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_4_fu_1182_p3__15\(4),
      O => max_V_5_fu_1200_p3(4)
    );
\max_V_5_reg_1929[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_4_reg_1869(4),
      I1 => icmp_ln878_9_reg_1874,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_3_reg_1863(4),
      O => \max_V_4_fu_1182_p3__15\(4)
    );
\max_V_5_reg_1929[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_5_reg_1879(5),
      I1 => icmp_ln878_10_fu_1188_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_4_fu_1182_p3__15\(5),
      O => max_V_5_fu_1200_p3(5)
    );
\max_V_5_reg_1929[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_4_reg_1869(5),
      I1 => icmp_ln878_9_reg_1874,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_3_reg_1863(5),
      O => \max_V_4_fu_1182_p3__15\(5)
    );
\max_V_5_reg_1929[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_5_reg_1879(6),
      I1 => icmp_ln878_10_fu_1188_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_4_fu_1182_p3__15\(6),
      O => max_V_5_fu_1200_p3(6)
    );
\max_V_5_reg_1929[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_4_reg_1869(6),
      I1 => icmp_ln878_9_reg_1874,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_3_reg_1863(6),
      O => \max_V_4_fu_1182_p3__15\(6)
    );
\max_V_5_reg_1929[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \max_V_5_reg_1929[7]_i_1_n_3\
    );
\max_V_5_reg_1929[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_5_reg_1879(7),
      I1 => icmp_ln878_10_fu_1188_p2_carry_n_3,
      I2 => tobool_i_i_1106_2_reg_1688,
      I3 => \max_V_4_fu_1182_p3__15\(7),
      O => max_V_5_fu_1200_p3(7)
    );
\max_V_5_reg_1929[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_4_reg_1869(7),
      I1 => icmp_ln878_9_reg_1874,
      I2 => tobool_i_i_1106_1_reg_1681,
      I3 => max_V_3_reg_1863(7),
      O => \max_V_4_fu_1182_p3__15\(7)
    );
\max_V_5_reg_1929_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_5_fu_1200_p3(0),
      Q => max_V_5_reg_1929(0),
      R => '0'
    );
\max_V_5_reg_1929_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_5_fu_1200_p3(1),
      Q => max_V_5_reg_1929(1),
      R => '0'
    );
\max_V_5_reg_1929_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_5_fu_1200_p3(2),
      Q => max_V_5_reg_1929(2),
      R => '0'
    );
\max_V_5_reg_1929_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_5_fu_1200_p3(3),
      Q => max_V_5_reg_1929(3),
      R => '0'
    );
\max_V_5_reg_1929_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_5_fu_1200_p3(4),
      Q => max_V_5_reg_1929(4),
      R => '0'
    );
\max_V_5_reg_1929_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_5_fu_1200_p3(5),
      Q => max_V_5_reg_1929(5),
      R => '0'
    );
\max_V_5_reg_1929_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_5_fu_1200_p3(6),
      Q => max_V_5_reg_1929(6),
      R => '0'
    );
\max_V_5_reg_1929_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_5_reg_1929[7]_i_1_n_3\,
      D => max_V_5_fu_1200_p3(7),
      Q => max_V_5_reg_1929(7),
      R => '0'
    );
\max_V_6_reg_1955[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(0),
      I1 => \p_Val2_6_reg_510_reg_n_3_[0]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_11_fu_1271_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_5_reg_1929(0),
      O => max_V_6_fu_1283_p3(0)
    );
\max_V_6_reg_1955[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(1),
      I1 => \p_Val2_6_reg_510_reg_n_3_[1]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_11_fu_1271_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_5_reg_1929(1),
      O => max_V_6_fu_1283_p3(1)
    );
\max_V_6_reg_1955[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(2),
      I1 => \p_Val2_6_reg_510_reg_n_3_[2]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_11_fu_1271_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_5_reg_1929(2),
      O => max_V_6_fu_1283_p3(2)
    );
\max_V_6_reg_1955[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(3),
      I1 => \p_Val2_6_reg_510_reg_n_3_[3]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_11_fu_1271_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_5_reg_1929(3),
      O => max_V_6_fu_1283_p3(3)
    );
\max_V_6_reg_1955[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(4),
      I1 => \p_Val2_6_reg_510_reg_n_3_[4]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_11_fu_1271_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_5_reg_1929(4),
      O => max_V_6_fu_1283_p3(4)
    );
\max_V_6_reg_1955[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(5),
      I1 => \p_Val2_6_reg_510_reg_n_3_[5]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_11_fu_1271_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_5_reg_1929(5),
      O => max_V_6_fu_1283_p3(5)
    );
\max_V_6_reg_1955[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(6),
      I1 => \p_Val2_6_reg_510_reg_n_3_[6]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_11_fu_1271_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_5_reg_1929(6),
      O => max_V_6_fu_1283_p3(6)
    );
\max_V_6_reg_1955[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter8_reg,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \max_V_6_reg_1955[7]_i_1_n_3\
    );
\max_V_6_reg_1955[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => src_buf_V_2_0_reg_521(7),
      I1 => \p_Val2_6_reg_510_reg_n_3_[7]\,
      I2 => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\,
      I3 => icmp_ln878_11_fu_1271_p2_carry_n_3,
      I4 => tobool_i_i_2114_reg_1695,
      I5 => max_V_5_reg_1929(7),
      O => max_V_6_fu_1283_p3(7)
    );
\max_V_6_reg_1955[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I1 => ap_enable_reg_pp3_iter10,
      O => \ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0\
    );
\max_V_6_reg_1955_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_6_fu_1283_p3(0),
      Q => max_V_6_reg_1955(0),
      R => '0'
    );
\max_V_6_reg_1955_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_6_fu_1283_p3(1),
      Q => max_V_6_reg_1955(1),
      R => '0'
    );
\max_V_6_reg_1955_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_6_fu_1283_p3(2),
      Q => max_V_6_reg_1955(2),
      R => '0'
    );
\max_V_6_reg_1955_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_6_fu_1283_p3(3),
      Q => max_V_6_reg_1955(3),
      R => '0'
    );
\max_V_6_reg_1955_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_6_fu_1283_p3(4),
      Q => max_V_6_reg_1955(4),
      R => '0'
    );
\max_V_6_reg_1955_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_6_fu_1283_p3(5),
      Q => max_V_6_reg_1955(5),
      R => '0'
    );
\max_V_6_reg_1955_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_6_fu_1283_p3(6),
      Q => max_V_6_reg_1955(6),
      R => '0'
    );
\max_V_6_reg_1955_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \max_V_6_reg_1955[7]_i_1_n_3\,
      D => max_V_6_fu_1283_p3(7),
      Q => max_V_6_reg_1955(7),
      R => '0'
    );
op2_assign_fu_659_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => op2_assign_fu_659_p2_carry_n_3,
      CO(2) => op2_assign_fu_659_p2_carry_n_4,
      CO(1) => op2_assign_fu_659_p2_carry_n_5,
      CO(0) => op2_assign_fu_659_p2_carry_n_6,
      CYINIT => Q(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sel0(3 downto 0),
      S(3 downto 0) => Q(4 downto 1)
    );
\op2_assign_fu_659_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => op2_assign_fu_659_p2_carry_n_3,
      CO(3) => \op2_assign_fu_659_p2_carry__0_n_3\,
      CO(2) => \op2_assign_fu_659_p2_carry__0_n_4\,
      CO(1) => \op2_assign_fu_659_p2_carry__0_n_5\,
      CO(0) => \op2_assign_fu_659_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sel0(7 downto 4),
      S(3 downto 0) => Q(8 downto 5)
    );
\op2_assign_fu_659_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_fu_659_p2_carry__0_n_3\,
      CO(3) => \op2_assign_fu_659_p2_carry__1_n_3\,
      CO(2) => \op2_assign_fu_659_p2_carry__1_n_4\,
      CO(1) => \op2_assign_fu_659_p2_carry__1_n_5\,
      CO(0) => \op2_assign_fu_659_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sel0(11 downto 8),
      S(3 downto 0) => Q(12 downto 9)
    );
\op2_assign_fu_659_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_fu_659_p2_carry__1_n_3\,
      CO(3) => sel0(15),
      CO(2) => \NLW_op2_assign_fu_659_p2_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \op2_assign_fu_659_p2_carry__2_n_5\,
      CO(0) => \op2_assign_fu_659_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_op2_assign_fu_659_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => sel0(14 downto 12),
      S(3) => '1',
      S(2 downto 0) => Q(15 downto 13)
    );
\op2_assign_reg_1639[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \op2_assign_reg_1639[0]_i_1_n_3\
    );
\op2_assign_reg_1639_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \op2_assign_reg_1639[0]_i_1_n_3\,
      Q => op2_assign_reg_1639(0),
      R => '0'
    );
\op2_assign_reg_1639_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(9),
      Q => op2_assign_reg_1639(10),
      R => '0'
    );
\op2_assign_reg_1639_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(10),
      Q => op2_assign_reg_1639(11),
      R => '0'
    );
\op2_assign_reg_1639_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(11),
      Q => op2_assign_reg_1639(12),
      R => '0'
    );
\op2_assign_reg_1639_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(12),
      Q => op2_assign_reg_1639(13),
      R => '0'
    );
\op2_assign_reg_1639_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(13),
      Q => op2_assign_reg_1639(14),
      R => '0'
    );
\op2_assign_reg_1639_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(14),
      Q => op2_assign_reg_1639(15),
      R => '0'
    );
\op2_assign_reg_1639_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(15),
      Q => op2_assign_reg_1639(16),
      R => '0'
    );
\op2_assign_reg_1639_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(0),
      Q => op2_assign_reg_1639(1),
      R => '0'
    );
\op2_assign_reg_1639_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(1),
      Q => op2_assign_reg_1639(2),
      R => '0'
    );
\op2_assign_reg_1639_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(2),
      Q => op2_assign_reg_1639(3),
      R => '0'
    );
\op2_assign_reg_1639_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(3),
      Q => op2_assign_reg_1639(4),
      R => '0'
    );
\op2_assign_reg_1639_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(4),
      Q => op2_assign_reg_1639(5),
      R => '0'
    );
\op2_assign_reg_1639_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(5),
      Q => op2_assign_reg_1639(6),
      R => '0'
    );
\op2_assign_reg_1639_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(6),
      Q => op2_assign_reg_1639(7),
      R => '0'
    );
\op2_assign_reg_1639_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(7),
      Q => op2_assign_reg_1639(8),
      R => '0'
    );
\op2_assign_reg_1639_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sel0(8),
      Q => op2_assign_reg_1639(9),
      R => '0'
    );
\p_Result_11_reg_1818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(8),
      Q => p_Result_11_reg_1818(0),
      R => '0'
    );
\p_Result_11_reg_1818_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(9),
      Q => p_Result_11_reg_1818(1),
      R => '0'
    );
\p_Result_11_reg_1818_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(10),
      Q => p_Result_11_reg_1818(2),
      R => '0'
    );
\p_Result_11_reg_1818_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(11),
      Q => p_Result_11_reg_1818(3),
      R => '0'
    );
\p_Result_11_reg_1818_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(12),
      Q => p_Result_11_reg_1818(4),
      R => '0'
    );
\p_Result_11_reg_1818_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(13),
      Q => p_Result_11_reg_1818(5),
      R => '0'
    );
\p_Result_11_reg_1818_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(14),
      Q => p_Result_11_reg_1818(6),
      R => '0'
    );
\p_Result_11_reg_1818_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(15),
      Q => p_Result_11_reg_1818(7),
      R => '0'
    );
\p_Result_13_reg_1891[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(8),
      I1 => src_buf_V_1_0_reg_475(8),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_13_fu_1097_p4(0)
    );
\p_Result_13_reg_1891[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(9),
      I1 => src_buf_V_1_0_reg_475(9),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_13_fu_1097_p4(1)
    );
\p_Result_13_reg_1891[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(10),
      I1 => src_buf_V_1_0_reg_475(10),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_13_fu_1097_p4(2)
    );
\p_Result_13_reg_1891[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(11),
      I1 => src_buf_V_1_0_reg_475(11),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_13_fu_1097_p4(3)
    );
\p_Result_13_reg_1891[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(12),
      I1 => src_buf_V_1_0_reg_475(12),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_13_fu_1097_p4(4)
    );
\p_Result_13_reg_1891[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(13),
      I1 => src_buf_V_1_0_reg_475(13),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_13_fu_1097_p4(5)
    );
\p_Result_13_reg_1891[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(14),
      I1 => src_buf_V_1_0_reg_475(14),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_13_fu_1097_p4(6)
    );
\p_Result_13_reg_1891[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(15),
      I1 => src_buf_V_1_0_reg_475(15),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_13_fu_1097_p4(7)
    );
\p_Result_13_reg_1891_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_13_fu_1097_p4(0),
      Q => p_Result_13_reg_1891(0),
      R => '0'
    );
\p_Result_13_reg_1891_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_13_fu_1097_p4(1),
      Q => p_Result_13_reg_1891(1),
      R => '0'
    );
\p_Result_13_reg_1891_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_13_fu_1097_p4(2),
      Q => p_Result_13_reg_1891(2),
      R => '0'
    );
\p_Result_13_reg_1891_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_13_fu_1097_p4(3),
      Q => p_Result_13_reg_1891(3),
      R => '0'
    );
\p_Result_13_reg_1891_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_13_fu_1097_p4(4),
      Q => p_Result_13_reg_1891(4),
      R => '0'
    );
\p_Result_13_reg_1891_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_13_fu_1097_p4(5),
      Q => p_Result_13_reg_1891(5),
      R => '0'
    );
\p_Result_13_reg_1891_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_13_fu_1097_p4(6),
      Q => p_Result_13_reg_1891(6),
      R => '0'
    );
\p_Result_13_reg_1891_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_13_fu_1097_p4(7),
      Q => p_Result_13_reg_1891(7),
      R => '0'
    );
\p_Result_14_reg_1901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(8),
      Q => p_Result_14_reg_1901(0),
      R => '0'
    );
\p_Result_14_reg_1901_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(9),
      Q => p_Result_14_reg_1901(1),
      R => '0'
    );
\p_Result_14_reg_1901_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(10),
      Q => p_Result_14_reg_1901(2),
      R => '0'
    );
\p_Result_14_reg_1901_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(11),
      Q => p_Result_14_reg_1901(3),
      R => '0'
    );
\p_Result_14_reg_1901_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(12),
      Q => p_Result_14_reg_1901(4),
      R => '0'
    );
\p_Result_14_reg_1901_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(13),
      Q => p_Result_14_reg_1901(5),
      R => '0'
    );
\p_Result_14_reg_1901_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(14),
      Q => p_Result_14_reg_1901(6),
      R => '0'
    );
\p_Result_14_reg_1901_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(15),
      Q => p_Result_14_reg_1901(7),
      R => '0'
    );
\p_Result_16_reg_1983[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(8),
      I1 => src_buf_V_2_0_reg_521(8),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_16_fu_1331_p4(0)
    );
\p_Result_16_reg_1983[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(9),
      I1 => src_buf_V_2_0_reg_521(9),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_16_fu_1331_p4(1)
    );
\p_Result_16_reg_1983[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(10),
      I1 => src_buf_V_2_0_reg_521(10),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_16_fu_1331_p4(2)
    );
\p_Result_16_reg_1983[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(11),
      I1 => src_buf_V_2_0_reg_521(11),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_16_fu_1331_p4(3)
    );
\p_Result_16_reg_1983[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(12),
      I1 => src_buf_V_2_0_reg_521(12),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_16_fu_1331_p4(4)
    );
\p_Result_16_reg_1983[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(13),
      I1 => src_buf_V_2_0_reg_521(13),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_16_fu_1331_p4(5)
    );
\p_Result_16_reg_1983[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(14),
      I1 => src_buf_V_2_0_reg_521(14),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_16_fu_1331_p4(6)
    );
\p_Result_16_reg_1983[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(15),
      I1 => src_buf_V_2_0_reg_521(15),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_16_fu_1331_p4(7)
    );
\p_Result_16_reg_1983_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_16_fu_1331_p4(0),
      Q => p_Result_16_reg_1983(0),
      R => '0'
    );
\p_Result_16_reg_1983_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_16_fu_1331_p4(1),
      Q => p_Result_16_reg_1983(1),
      R => '0'
    );
\p_Result_16_reg_1983_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_16_fu_1331_p4(2),
      Q => p_Result_16_reg_1983(2),
      R => '0'
    );
\p_Result_16_reg_1983_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_16_fu_1331_p4(3),
      Q => p_Result_16_reg_1983(3),
      R => '0'
    );
\p_Result_16_reg_1983_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_16_fu_1331_p4(4),
      Q => p_Result_16_reg_1983(4),
      R => '0'
    );
\p_Result_16_reg_1983_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_16_fu_1331_p4(5),
      Q => p_Result_16_reg_1983(5),
      R => '0'
    );
\p_Result_16_reg_1983_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_16_fu_1331_p4(6),
      Q => p_Result_16_reg_1983(6),
      R => '0'
    );
\p_Result_16_reg_1983_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_16_fu_1331_p4(7),
      Q => p_Result_16_reg_1983(7),
      R => '0'
    );
\p_Result_17_reg_1993_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(8),
      Q => p_Result_17_reg_1993(0),
      R => '0'
    );
\p_Result_17_reg_1993_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(9),
      Q => p_Result_17_reg_1993(1),
      R => '0'
    );
\p_Result_17_reg_1993_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(10),
      Q => p_Result_17_reg_1993(2),
      R => '0'
    );
\p_Result_17_reg_1993_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(11),
      Q => p_Result_17_reg_1993(3),
      R => '0'
    );
\p_Result_17_reg_1993_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(12),
      Q => p_Result_17_reg_1993(4),
      R => '0'
    );
\p_Result_17_reg_1993_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(13),
      Q => p_Result_17_reg_1993(5),
      R => '0'
    );
\p_Result_17_reg_1993_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(14),
      Q => p_Result_17_reg_1993(6),
      R => '0'
    );
\p_Result_17_reg_1993_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(15),
      Q => p_Result_17_reg_1993(7),
      R => '0'
    );
\p_Result_20_reg_1831_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(16),
      Q => p_Result_20_reg_1831(0),
      R => '0'
    );
\p_Result_20_reg_1831_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(17),
      Q => p_Result_20_reg_1831(1),
      R => '0'
    );
\p_Result_20_reg_1831_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(18),
      Q => p_Result_20_reg_1831(2),
      R => '0'
    );
\p_Result_20_reg_1831_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(19),
      Q => p_Result_20_reg_1831(3),
      R => '0'
    );
\p_Result_20_reg_1831_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(20),
      Q => p_Result_20_reg_1831(4),
      R => '0'
    );
\p_Result_20_reg_1831_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(21),
      Q => p_Result_20_reg_1831(5),
      R => '0'
    );
\p_Result_20_reg_1831_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(22),
      Q => p_Result_20_reg_1831(6),
      R => '0'
    );
\p_Result_20_reg_1831_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(23),
      Q => p_Result_20_reg_1831(7),
      R => '0'
    );
\p_Result_22_reg_1913[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(16),
      I1 => src_buf_V_1_0_reg_475(16),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_22_fu_1151_p4(0)
    );
\p_Result_22_reg_1913[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(17),
      I1 => src_buf_V_1_0_reg_475(17),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_22_fu_1151_p4(1)
    );
\p_Result_22_reg_1913[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(18),
      I1 => src_buf_V_1_0_reg_475(18),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_22_fu_1151_p4(2)
    );
\p_Result_22_reg_1913[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(19),
      I1 => src_buf_V_1_0_reg_475(19),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_22_fu_1151_p4(3)
    );
\p_Result_22_reg_1913[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(20),
      I1 => src_buf_V_1_0_reg_475(20),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_22_fu_1151_p4(4)
    );
\p_Result_22_reg_1913[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(21),
      I1 => src_buf_V_1_0_reg_475(21),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_22_fu_1151_p4(5)
    );
\p_Result_22_reg_1913[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(22),
      I1 => src_buf_V_1_0_reg_475(22),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_22_fu_1151_p4(6)
    );
\p_Result_22_reg_1913[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(23),
      I1 => src_buf_V_1_0_reg_475(23),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Result_22_fu_1151_p4(7)
    );
\p_Result_22_reg_1913_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_22_fu_1151_p4(0),
      Q => p_Result_22_reg_1913(0),
      R => '0'
    );
\p_Result_22_reg_1913_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_22_fu_1151_p4(1),
      Q => p_Result_22_reg_1913(1),
      R => '0'
    );
\p_Result_22_reg_1913_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_22_fu_1151_p4(2),
      Q => p_Result_22_reg_1913(2),
      R => '0'
    );
\p_Result_22_reg_1913_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_22_fu_1151_p4(3),
      Q => p_Result_22_reg_1913(3),
      R => '0'
    );
\p_Result_22_reg_1913_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_22_fu_1151_p4(4),
      Q => p_Result_22_reg_1913(4),
      R => '0'
    );
\p_Result_22_reg_1913_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_22_fu_1151_p4(5),
      Q => p_Result_22_reg_1913(5),
      R => '0'
    );
\p_Result_22_reg_1913_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_22_fu_1151_p4(6),
      Q => p_Result_22_reg_1913(6),
      R => '0'
    );
\p_Result_22_reg_1913_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => p_Result_22_fu_1151_p4(7),
      Q => p_Result_22_reg_1913(7),
      R => '0'
    );
\p_Result_23_reg_1923_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(16),
      Q => p_Result_23_reg_1923(0),
      R => '0'
    );
\p_Result_23_reg_1923_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(17),
      Q => p_Result_23_reg_1923(1),
      R => '0'
    );
\p_Result_23_reg_1923_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(18),
      Q => p_Result_23_reg_1923(2),
      R => '0'
    );
\p_Result_23_reg_1923_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(19),
      Q => p_Result_23_reg_1923(3),
      R => '0'
    );
\p_Result_23_reg_1923_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(20),
      Q => p_Result_23_reg_1923(4),
      R => '0'
    );
\p_Result_23_reg_1923_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(21),
      Q => p_Result_23_reg_1923(5),
      R => '0'
    );
\p_Result_23_reg_1923_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(22),
      Q => p_Result_23_reg_1923(6),
      R => '0'
    );
\p_Result_23_reg_1923_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(23),
      Q => p_Result_23_reg_1923(7),
      R => '0'
    );
\p_Result_25_reg_2005[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(16),
      I1 => src_buf_V_2_0_reg_521(16),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_25_fu_1385_p4(0)
    );
\p_Result_25_reg_2005[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(17),
      I1 => src_buf_V_2_0_reg_521(17),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_25_fu_1385_p4(1)
    );
\p_Result_25_reg_2005[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(18),
      I1 => src_buf_V_2_0_reg_521(18),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_25_fu_1385_p4(2)
    );
\p_Result_25_reg_2005[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(19),
      I1 => src_buf_V_2_0_reg_521(19),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_25_fu_1385_p4(3)
    );
\p_Result_25_reg_2005[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(20),
      I1 => src_buf_V_2_0_reg_521(20),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_25_fu_1385_p4(4)
    );
\p_Result_25_reg_2005[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(21),
      I1 => src_buf_V_2_0_reg_521(21),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_25_fu_1385_p4(5)
    );
\p_Result_25_reg_2005[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(22),
      I1 => src_buf_V_2_0_reg_521(22),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_25_fu_1385_p4(6)
    );
\p_Result_25_reg_2005[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(23),
      I1 => src_buf_V_2_0_reg_521(23),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => p_Result_25_fu_1385_p4(7)
    );
\p_Result_25_reg_2005_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_25_fu_1385_p4(0),
      Q => p_Result_25_reg_2005(0),
      R => '0'
    );
\p_Result_25_reg_2005_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_25_fu_1385_p4(1),
      Q => p_Result_25_reg_2005(1),
      R => '0'
    );
\p_Result_25_reg_2005_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_25_fu_1385_p4(2),
      Q => p_Result_25_reg_2005(2),
      R => '0'
    );
\p_Result_25_reg_2005_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_25_fu_1385_p4(3),
      Q => p_Result_25_reg_2005(3),
      R => '0'
    );
\p_Result_25_reg_2005_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_25_fu_1385_p4(4),
      Q => p_Result_25_reg_2005(4),
      R => '0'
    );
\p_Result_25_reg_2005_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_25_fu_1385_p4(5),
      Q => p_Result_25_reg_2005(5),
      R => '0'
    );
\p_Result_25_reg_2005_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_25_fu_1385_p4(6),
      Q => p_Result_25_reg_2005(6),
      R => '0'
    );
\p_Result_25_reg_2005_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => p_Result_25_fu_1385_p4(7),
      Q => p_Result_25_reg_2005(7),
      R => '0'
    );
\p_Result_26_reg_2015_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(16),
      Q => p_Result_26_reg_2015(0),
      R => '0'
    );
\p_Result_26_reg_2015_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(17),
      Q => p_Result_26_reg_2015(1),
      R => '0'
    );
\p_Result_26_reg_2015_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(18),
      Q => p_Result_26_reg_2015(2),
      R => '0'
    );
\p_Result_26_reg_2015_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(19),
      Q => p_Result_26_reg_2015(3),
      R => '0'
    );
\p_Result_26_reg_2015_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(20),
      Q => p_Result_26_reg_2015(4),
      R => '0'
    );
\p_Result_26_reg_2015_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(21),
      Q => p_Result_26_reg_2015(5),
      R => '0'
    );
\p_Result_26_reg_2015_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(22),
      Q => p_Result_26_reg_2015(6),
      R => '0'
    );
\p_Result_26_reg_2015_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(23),
      Q => p_Result_26_reg_2015(7),
      R => '0'
    );
\p_Result_27_reg_2021[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_8_reg_1971(0),
      I1 => icmp_ln878_13_fu_1422_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_7_fu_1416_p3__15\(0),
      O => p_Result_27_fu_1501_p4(0)
    );
\p_Result_27_reg_2021[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_7_reg_1961(0),
      I1 => icmp_ln878_12_reg_1966,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_6_reg_1955(0),
      O => \max_V_7_fu_1416_p3__15\(0)
    );
\p_Result_27_reg_2021[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_17_reg_1993(2),
      I1 => icmp_ln878_21_fu_1452_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_16_fu_1446_p3__15\(2),
      O => p_Result_27_fu_1501_p4(10)
    );
\p_Result_27_reg_2021[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_16_reg_1983(2),
      I1 => icmp_ln878_20_reg_1988,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_15_reg_1977(2),
      O => \max_V_16_fu_1446_p3__15\(2)
    );
\p_Result_27_reg_2021[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_17_reg_1993(3),
      I1 => icmp_ln878_21_fu_1452_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_16_fu_1446_p3__15\(3),
      O => p_Result_27_fu_1501_p4(11)
    );
\p_Result_27_reg_2021[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_16_reg_1983(3),
      I1 => icmp_ln878_20_reg_1988,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_15_reg_1977(3),
      O => \max_V_16_fu_1446_p3__15\(3)
    );
\p_Result_27_reg_2021[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_17_reg_1993(4),
      I1 => icmp_ln878_21_fu_1452_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_16_fu_1446_p3__15\(4),
      O => p_Result_27_fu_1501_p4(12)
    );
\p_Result_27_reg_2021[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_16_reg_1983(4),
      I1 => icmp_ln878_20_reg_1988,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_15_reg_1977(4),
      O => \max_V_16_fu_1446_p3__15\(4)
    );
\p_Result_27_reg_2021[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_17_reg_1993(5),
      I1 => icmp_ln878_21_fu_1452_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_16_fu_1446_p3__15\(5),
      O => p_Result_27_fu_1501_p4(13)
    );
\p_Result_27_reg_2021[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_16_reg_1983(5),
      I1 => icmp_ln878_20_reg_1988,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_15_reg_1977(5),
      O => \max_V_16_fu_1446_p3__15\(5)
    );
\p_Result_27_reg_2021[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_17_reg_1993(6),
      I1 => icmp_ln878_21_fu_1452_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_16_fu_1446_p3__15\(6),
      O => p_Result_27_fu_1501_p4(14)
    );
\p_Result_27_reg_2021[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_16_reg_1983(6),
      I1 => icmp_ln878_20_reg_1988,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_15_reg_1977(6),
      O => \max_V_16_fu_1446_p3__15\(6)
    );
\p_Result_27_reg_2021[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_17_reg_1993(7),
      I1 => icmp_ln878_21_fu_1452_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_16_fu_1446_p3__15\(7),
      O => p_Result_27_fu_1501_p4(15)
    );
\p_Result_27_reg_2021[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_16_reg_1983(7),
      I1 => icmp_ln878_20_reg_1988,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_15_reg_1977(7),
      O => \max_V_16_fu_1446_p3__15\(7)
    );
\p_Result_27_reg_2021[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_26_reg_2015(0),
      I1 => p_2_in,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_25_fu_1476_p3__15\(0),
      O => p_Result_27_fu_1501_p4(16)
    );
\p_Result_27_reg_2021[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_25_reg_2005(0),
      I1 => icmp_ln878_28_reg_2010,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_24_reg_1999(0),
      O => \max_V_25_fu_1476_p3__15\(0)
    );
\p_Result_27_reg_2021[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_26_reg_2015(1),
      I1 => p_2_in,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_25_fu_1476_p3__15\(1),
      O => p_Result_27_fu_1501_p4(17)
    );
\p_Result_27_reg_2021[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_25_reg_2005(1),
      I1 => icmp_ln878_28_reg_2010,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_24_reg_1999(1),
      O => \max_V_25_fu_1476_p3__15\(1)
    );
\p_Result_27_reg_2021[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_26_reg_2015(2),
      I1 => p_2_in,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_25_fu_1476_p3__15\(2),
      O => p_Result_27_fu_1501_p4(18)
    );
\p_Result_27_reg_2021[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_25_reg_2005(2),
      I1 => icmp_ln878_28_reg_2010,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_24_reg_1999(2),
      O => \max_V_25_fu_1476_p3__15\(2)
    );
\p_Result_27_reg_2021[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_26_reg_2015(3),
      I1 => p_2_in,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_25_fu_1476_p3__15\(3),
      O => p_Result_27_fu_1501_p4(19)
    );
\p_Result_27_reg_2021[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_25_reg_2005(3),
      I1 => icmp_ln878_28_reg_2010,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_24_reg_1999(3),
      O => \max_V_25_fu_1476_p3__15\(3)
    );
\p_Result_27_reg_2021[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_8_reg_1971(1),
      I1 => icmp_ln878_13_fu_1422_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_7_fu_1416_p3__15\(1),
      O => p_Result_27_fu_1501_p4(1)
    );
\p_Result_27_reg_2021[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_7_reg_1961(1),
      I1 => icmp_ln878_12_reg_1966,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_6_reg_1955(1),
      O => \max_V_7_fu_1416_p3__15\(1)
    );
\p_Result_27_reg_2021[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_26_reg_2015(4),
      I1 => p_2_in,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_25_fu_1476_p3__15\(4),
      O => p_Result_27_fu_1501_p4(20)
    );
\p_Result_27_reg_2021[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_25_reg_2005(4),
      I1 => icmp_ln878_28_reg_2010,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_24_reg_1999(4),
      O => \max_V_25_fu_1476_p3__15\(4)
    );
\p_Result_27_reg_2021[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_26_reg_2015(5),
      I1 => p_2_in,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_25_fu_1476_p3__15\(5),
      O => p_Result_27_fu_1501_p4(21)
    );
\p_Result_27_reg_2021[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_25_reg_2005(5),
      I1 => icmp_ln878_28_reg_2010,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_24_reg_1999(5),
      O => \max_V_25_fu_1476_p3__15\(5)
    );
\p_Result_27_reg_2021[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_26_reg_2015(6),
      I1 => p_2_in,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_25_fu_1476_p3__15\(6),
      O => p_Result_27_fu_1501_p4(22)
    );
\p_Result_27_reg_2021[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_25_reg_2005(6),
      I1 => icmp_ln878_28_reg_2010,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_24_reg_1999(6),
      O => \max_V_25_fu_1476_p3__15\(6)
    );
\p_Result_27_reg_2021[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I1 => \ap_block_pp3_stage0_11001__0\,
      O => \p_Result_27_reg_2021[23]_i_1_n_3\
    );
\p_Result_27_reg_2021[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_26_reg_2015(7),
      I1 => p_2_in,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_25_fu_1476_p3__15\(7),
      O => p_Result_27_fu_1501_p4(23)
    );
\p_Result_27_reg_2021[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_25_reg_2005(7),
      I1 => icmp_ln878_28_reg_2010,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_24_reg_1999(7),
      O => \max_V_25_fu_1476_p3__15\(7)
    );
\p_Result_27_reg_2021[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_8_reg_1971(2),
      I1 => icmp_ln878_13_fu_1422_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_7_fu_1416_p3__15\(2),
      O => p_Result_27_fu_1501_p4(2)
    );
\p_Result_27_reg_2021[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_7_reg_1961(2),
      I1 => icmp_ln878_12_reg_1966,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_6_reg_1955(2),
      O => \max_V_7_fu_1416_p3__15\(2)
    );
\p_Result_27_reg_2021[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_8_reg_1971(3),
      I1 => icmp_ln878_13_fu_1422_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_7_fu_1416_p3__15\(3),
      O => p_Result_27_fu_1501_p4(3)
    );
\p_Result_27_reg_2021[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_7_reg_1961(3),
      I1 => icmp_ln878_12_reg_1966,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_6_reg_1955(3),
      O => \max_V_7_fu_1416_p3__15\(3)
    );
\p_Result_27_reg_2021[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_8_reg_1971(4),
      I1 => icmp_ln878_13_fu_1422_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_7_fu_1416_p3__15\(4),
      O => p_Result_27_fu_1501_p4(4)
    );
\p_Result_27_reg_2021[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_7_reg_1961(4),
      I1 => icmp_ln878_12_reg_1966,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_6_reg_1955(4),
      O => \max_V_7_fu_1416_p3__15\(4)
    );
\p_Result_27_reg_2021[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_8_reg_1971(5),
      I1 => icmp_ln878_13_fu_1422_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_7_fu_1416_p3__15\(5),
      O => p_Result_27_fu_1501_p4(5)
    );
\p_Result_27_reg_2021[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_7_reg_1961(5),
      I1 => icmp_ln878_12_reg_1966,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_6_reg_1955(5),
      O => \max_V_7_fu_1416_p3__15\(5)
    );
\p_Result_27_reg_2021[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_8_reg_1971(6),
      I1 => icmp_ln878_13_fu_1422_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_7_fu_1416_p3__15\(6),
      O => p_Result_27_fu_1501_p4(6)
    );
\p_Result_27_reg_2021[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_7_reg_1961(6),
      I1 => icmp_ln878_12_reg_1966,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_6_reg_1955(6),
      O => \max_V_7_fu_1416_p3__15\(6)
    );
\p_Result_27_reg_2021[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_8_reg_1971(7),
      I1 => icmp_ln878_13_fu_1422_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_7_fu_1416_p3__15\(7),
      O => p_Result_27_fu_1501_p4(7)
    );
\p_Result_27_reg_2021[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_7_reg_1961(7),
      I1 => icmp_ln878_12_reg_1966,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_6_reg_1955(7),
      O => \max_V_7_fu_1416_p3__15\(7)
    );
\p_Result_27_reg_2021[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_17_reg_1993(0),
      I1 => icmp_ln878_21_fu_1452_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_16_fu_1446_p3__15\(0),
      O => p_Result_27_fu_1501_p4(8)
    );
\p_Result_27_reg_2021[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_16_reg_1983(0),
      I1 => icmp_ln878_20_reg_1988,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_15_reg_1977(0),
      O => \max_V_16_fu_1446_p3__15\(0)
    );
\p_Result_27_reg_2021[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_17_reg_1993(1),
      I1 => icmp_ln878_21_fu_1452_p2_carry_n_3,
      I2 => tobool_i_i_2114_2_reg_1709,
      I3 => \max_V_16_fu_1446_p3__15\(1),
      O => p_Result_27_fu_1501_p4(9)
    );
\p_Result_27_reg_2021[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_Result_16_reg_1983(1),
      I1 => icmp_ln878_20_reg_1988,
      I2 => tobool_i_i_2114_1_reg_1702,
      I3 => max_V_15_reg_1977(1),
      O => \max_V_16_fu_1446_p3__15\(1)
    );
\p_Result_27_reg_2021_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(0),
      Q => img_out_420_din(0),
      R => '0'
    );
\p_Result_27_reg_2021_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(10),
      Q => img_out_420_din(10),
      R => '0'
    );
\p_Result_27_reg_2021_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(11),
      Q => img_out_420_din(11),
      R => '0'
    );
\p_Result_27_reg_2021_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(12),
      Q => img_out_420_din(12),
      R => '0'
    );
\p_Result_27_reg_2021_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(13),
      Q => img_out_420_din(13),
      R => '0'
    );
\p_Result_27_reg_2021_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(14),
      Q => img_out_420_din(14),
      R => '0'
    );
\p_Result_27_reg_2021_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(15),
      Q => img_out_420_din(15),
      R => '0'
    );
\p_Result_27_reg_2021_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(16),
      Q => img_out_420_din(16),
      R => '0'
    );
\p_Result_27_reg_2021_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(17),
      Q => img_out_420_din(17),
      R => '0'
    );
\p_Result_27_reg_2021_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(18),
      Q => img_out_420_din(18),
      R => '0'
    );
\p_Result_27_reg_2021_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(19),
      Q => img_out_420_din(19),
      R => '0'
    );
\p_Result_27_reg_2021_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(1),
      Q => img_out_420_din(1),
      R => '0'
    );
\p_Result_27_reg_2021_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(20),
      Q => img_out_420_din(20),
      R => '0'
    );
\p_Result_27_reg_2021_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(21),
      Q => img_out_420_din(21),
      R => '0'
    );
\p_Result_27_reg_2021_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(22),
      Q => img_out_420_din(22),
      R => '0'
    );
\p_Result_27_reg_2021_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(23),
      Q => img_out_420_din(23),
      R => '0'
    );
\p_Result_27_reg_2021_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(2),
      Q => img_out_420_din(2),
      R => '0'
    );
\p_Result_27_reg_2021_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(3),
      Q => img_out_420_din(3),
      R => '0'
    );
\p_Result_27_reg_2021_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(4),
      Q => img_out_420_din(4),
      R => '0'
    );
\p_Result_27_reg_2021_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(5),
      Q => img_out_420_din(5),
      R => '0'
    );
\p_Result_27_reg_2021_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(6),
      Q => img_out_420_din(6),
      R => '0'
    );
\p_Result_27_reg_2021_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(7),
      Q => img_out_420_din(7),
      R => '0'
    );
\p_Result_27_reg_2021_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(8),
      Q => img_out_420_din(8),
      R => '0'
    );
\p_Result_27_reg_2021_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_Result_27_reg_2021[23]_i_1_n_3\,
      D => p_Result_27_fu_1501_p4(9),
      Q => img_out_420_din(9),
      R => '0'
    );
\p_Result_2_reg_1805[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_block_pp3_stage0_11001__0\,
      I1 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      I2 => tobool_i_i_2135_reg_1667,
      O => p_Result_11_reg_18180
    );
\p_Result_2_reg_1805_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(0),
      Q => p_Result_2_reg_1805(0),
      R => '0'
    );
\p_Result_2_reg_1805_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(1),
      Q => p_Result_2_reg_1805(1),
      R => '0'
    );
\p_Result_2_reg_1805_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(2),
      Q => p_Result_2_reg_1805(2),
      R => '0'
    );
\p_Result_2_reg_1805_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(3),
      Q => p_Result_2_reg_1805(3),
      R => '0'
    );
\p_Result_2_reg_1805_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(4),
      Q => p_Result_2_reg_1805(4),
      R => '0'
    );
\p_Result_2_reg_1805_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(5),
      Q => p_Result_2_reg_1805(5),
      R => '0'
    );
\p_Result_2_reg_1805_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(6),
      Q => p_Result_2_reg_1805(6),
      R => '0'
    );
\p_Result_2_reg_1805_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_11_reg_18180,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(7),
      Q => p_Result_2_reg_1805(7),
      R => '0'
    );
\p_Result_4_reg_1869[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(0),
      I1 => src_buf_V_1_0_reg_475(0),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => \p_Result_4_reg_1869[0]_i_1_n_3\
    );
\p_Result_4_reg_1869[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(1),
      I1 => src_buf_V_1_0_reg_475(1),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => \p_Result_4_reg_1869[1]_i_1_n_3\
    );
\p_Result_4_reg_1869[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(2),
      I1 => src_buf_V_1_0_reg_475(2),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => \p_Result_4_reg_1869[2]_i_1_n_3\
    );
\p_Result_4_reg_1869[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(3),
      I1 => src_buf_V_1_0_reg_475(3),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => \p_Result_4_reg_1869[3]_i_1_n_3\
    );
\p_Result_4_reg_1869[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(4),
      I1 => src_buf_V_1_0_reg_475(4),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => \p_Result_4_reg_1869[4]_i_1_n_3\
    );
\p_Result_4_reg_1869[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(5),
      I1 => src_buf_V_1_0_reg_475(5),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => \p_Result_4_reg_1869[5]_i_1_n_3\
    );
\p_Result_4_reg_1869[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(6),
      I1 => src_buf_V_1_0_reg_475(6),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => \p_Result_4_reg_1869[6]_i_1_n_3\
    );
\p_Result_4_reg_1869[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_1_1_reg_1858(7),
      I1 => src_buf_V_1_0_reg_475(7),
      I2 => ap_enable_reg_pp3_iter8,
      I3 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => \p_Result_4_reg_1869[7]_i_1_n_3\
    );
\p_Result_4_reg_1869_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => \p_Result_4_reg_1869[0]_i_1_n_3\,
      Q => p_Result_4_reg_1869(0),
      R => '0'
    );
\p_Result_4_reg_1869_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => \p_Result_4_reg_1869[1]_i_1_n_3\,
      Q => p_Result_4_reg_1869(1),
      R => '0'
    );
\p_Result_4_reg_1869_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => \p_Result_4_reg_1869[2]_i_1_n_3\,
      Q => p_Result_4_reg_1869(2),
      R => '0'
    );
\p_Result_4_reg_1869_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => \p_Result_4_reg_1869[3]_i_1_n_3\,
      Q => p_Result_4_reg_1869(3),
      R => '0'
    );
\p_Result_4_reg_1869_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => \p_Result_4_reg_1869[4]_i_1_n_3\,
      Q => p_Result_4_reg_1869(4),
      R => '0'
    );
\p_Result_4_reg_1869_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => \p_Result_4_reg_1869[5]_i_1_n_3\,
      Q => p_Result_4_reg_1869(5),
      R => '0'
    );
\p_Result_4_reg_1869_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => \p_Result_4_reg_1869[6]_i_1_n_3\,
      Q => p_Result_4_reg_1869(6),
      R => '0'
    );
\p_Result_4_reg_1869_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_17_reg_18960,
      D => \p_Result_4_reg_1869[7]_i_1_n_3\,
      Q => p_Result_4_reg_1869(7),
      R => '0'
    );
\p_Result_5_reg_1879[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_block_pp3_stage0_11001__0\,
      I1 => icmp_ln878_4_reg_1743_pp3_iter6_reg,
      I2 => tobool_i_i_1106_2_reg_1688,
      O => p_Result_14_reg_19010
    );
\p_Result_5_reg_1879_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(0),
      Q => p_Result_5_reg_1879(0),
      R => '0'
    );
\p_Result_5_reg_1879_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(1),
      Q => p_Result_5_reg_1879(1),
      R => '0'
    );
\p_Result_5_reg_1879_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(2),
      Q => p_Result_5_reg_1879(2),
      R => '0'
    );
\p_Result_5_reg_1879_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(3),
      Q => p_Result_5_reg_1879(3),
      R => '0'
    );
\p_Result_5_reg_1879_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(4),
      Q => p_Result_5_reg_1879(4),
      R => '0'
    );
\p_Result_5_reg_1879_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(5),
      Q => p_Result_5_reg_1879(5),
      R => '0'
    );
\p_Result_5_reg_1879_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(6),
      Q => p_Result_5_reg_1879(6),
      R => '0'
    );
\p_Result_5_reg_1879_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_14_reg_19010,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(7),
      Q => p_Result_5_reg_1879(7),
      R => '0'
    );
\p_Result_7_reg_1961[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(0),
      I1 => src_buf_V_2_0_reg_521(0),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => \p_Result_7_reg_1961[0]_i_1_n_3\
    );
\p_Result_7_reg_1961[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(1),
      I1 => src_buf_V_2_0_reg_521(1),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => \p_Result_7_reg_1961[1]_i_1_n_3\
    );
\p_Result_7_reg_1961[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(2),
      I1 => src_buf_V_2_0_reg_521(2),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => \p_Result_7_reg_1961[2]_i_1_n_3\
    );
\p_Result_7_reg_1961[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(3),
      I1 => src_buf_V_2_0_reg_521(3),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => \p_Result_7_reg_1961[3]_i_1_n_3\
    );
\p_Result_7_reg_1961[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(4),
      I1 => src_buf_V_2_0_reg_521(4),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => \p_Result_7_reg_1961[4]_i_1_n_3\
    );
\p_Result_7_reg_1961[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(5),
      I1 => src_buf_V_2_0_reg_521(5),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => \p_Result_7_reg_1961[5]_i_1_n_3\
    );
\p_Result_7_reg_1961[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(6),
      I1 => src_buf_V_2_0_reg_521(6),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => \p_Result_7_reg_1961[6]_i_1_n_3\
    );
\p_Result_7_reg_1961[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => src_buf_V_2_1_reg_1950(7),
      I1 => src_buf_V_2_0_reg_521(7),
      I2 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I3 => ap_enable_reg_pp3_iter10,
      O => \p_Result_7_reg_1961[7]_i_1_n_3\
    );
\p_Result_7_reg_1961_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => \p_Result_7_reg_1961[0]_i_1_n_3\,
      Q => p_Result_7_reg_1961(0),
      R => '0'
    );
\p_Result_7_reg_1961_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => \p_Result_7_reg_1961[1]_i_1_n_3\,
      Q => p_Result_7_reg_1961(1),
      R => '0'
    );
\p_Result_7_reg_1961_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => \p_Result_7_reg_1961[2]_i_1_n_3\,
      Q => p_Result_7_reg_1961(2),
      R => '0'
    );
\p_Result_7_reg_1961_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => \p_Result_7_reg_1961[3]_i_1_n_3\,
      Q => p_Result_7_reg_1961(3),
      R => '0'
    );
\p_Result_7_reg_1961_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => \p_Result_7_reg_1961[4]_i_1_n_3\,
      Q => p_Result_7_reg_1961(4),
      R => '0'
    );
\p_Result_7_reg_1961_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => \p_Result_7_reg_1961[5]_i_1_n_3\,
      Q => p_Result_7_reg_1961(5),
      R => '0'
    );
\p_Result_7_reg_1961_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => \p_Result_7_reg_1961[6]_i_1_n_3\,
      Q => p_Result_7_reg_1961(6),
      R => '0'
    );
\p_Result_7_reg_1961_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln878_12_reg_19660,
      D => \p_Result_7_reg_1961[7]_i_1_n_3\,
      Q => p_Result_7_reg_1961(7),
      R => '0'
    );
\p_Result_8_reg_1971[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => tobool_i_i_2114_2_reg_1709,
      I1 => \ap_block_pp3_stage0_11001__0\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter8_reg,
      O => p_Result_17_reg_19930
    );
\p_Result_8_reg_1971_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(0),
      Q => p_Result_8_reg_1971(0),
      R => '0'
    );
\p_Result_8_reg_1971_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(1),
      Q => p_Result_8_reg_1971(1),
      R => '0'
    );
\p_Result_8_reg_1971_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(2),
      Q => p_Result_8_reg_1971(2),
      R => '0'
    );
\p_Result_8_reg_1971_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(3),
      Q => p_Result_8_reg_1971(3),
      R => '0'
    );
\p_Result_8_reg_1971_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(4),
      Q => p_Result_8_reg_1971(4),
      R => '0'
    );
\p_Result_8_reg_1971_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(5),
      Q => p_Result_8_reg_1971(5),
      R => '0'
    );
\p_Result_8_reg_1971_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(6),
      Q => p_Result_8_reg_1971(6),
      R => '0'
    );
\p_Result_8_reg_1971_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_17_reg_19930,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(7),
      Q => p_Result_8_reg_1971(7),
      R => '0'
    );
\p_Val2_3_reg_487_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(0),
      Q => \p_Val2_3_reg_487_reg_n_3_[0]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(10),
      Q => \p_Val2_3_reg_487_reg_n_3_[10]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(11),
      Q => \p_Val2_3_reg_487_reg_n_3_[11]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(12),
      Q => \p_Val2_3_reg_487_reg_n_3_[12]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(13),
      Q => \p_Val2_3_reg_487_reg_n_3_[13]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(14),
      Q => \p_Val2_3_reg_487_reg_n_3_[14]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(15),
      Q => \p_Val2_3_reg_487_reg_n_3_[15]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(16),
      Q => \p_Val2_3_reg_487_reg_n_3_[16]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(17),
      Q => \p_Val2_3_reg_487_reg_n_3_[17]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(18),
      Q => \p_Val2_3_reg_487_reg_n_3_[18]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(19),
      Q => \p_Val2_3_reg_487_reg_n_3_[19]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(1),
      Q => \p_Val2_3_reg_487_reg_n_3_[1]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(20),
      Q => \p_Val2_3_reg_487_reg_n_3_[20]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(21),
      Q => \p_Val2_3_reg_487_reg_n_3_[21]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(22),
      Q => \p_Val2_3_reg_487_reg_n_3_[22]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(23),
      Q => \p_Val2_3_reg_487_reg_n_3_[23]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(2),
      Q => \p_Val2_3_reg_487_reg_n_3_[2]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(3),
      Q => \p_Val2_3_reg_487_reg_n_3_[3]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(4),
      Q => \p_Val2_3_reg_487_reg_n_3_[4]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(5),
      Q => \p_Val2_3_reg_487_reg_n_3_[5]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(6),
      Q => \p_Val2_3_reg_487_reg_n_3_[6]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(7),
      Q => \p_Val2_3_reg_487_reg_n_3_[7]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(8),
      Q => \p_Val2_3_reg_487_reg_n_3_[8]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_3_reg_487_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_0_reg_475(9),
      Q => \p_Val2_3_reg_487_reg_n_3_[9]\,
      S => p_Val2_3_reg_487
    );
\p_Val2_6_reg_510_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(0),
      Q => \p_Val2_6_reg_510_reg_n_3_[0]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(10),
      Q => \p_Val2_6_reg_510_reg_n_3_[10]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(11),
      Q => \p_Val2_6_reg_510_reg_n_3_[11]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(12),
      Q => \p_Val2_6_reg_510_reg_n_3_[12]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(13),
      Q => \p_Val2_6_reg_510_reg_n_3_[13]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(14),
      Q => \p_Val2_6_reg_510_reg_n_3_[14]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(15),
      Q => \p_Val2_6_reg_510_reg_n_3_[15]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(16),
      Q => \p_Val2_6_reg_510_reg_n_3_[16]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(17),
      Q => \p_Val2_6_reg_510_reg_n_3_[17]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(18),
      Q => \p_Val2_6_reg_510_reg_n_3_[18]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(19),
      Q => \p_Val2_6_reg_510_reg_n_3_[19]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(1),
      Q => \p_Val2_6_reg_510_reg_n_3_[1]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(20),
      Q => \p_Val2_6_reg_510_reg_n_3_[20]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(21),
      Q => \p_Val2_6_reg_510_reg_n_3_[21]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(22),
      Q => \p_Val2_6_reg_510_reg_n_3_[22]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(23),
      Q => \p_Val2_6_reg_510_reg_n_3_[23]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(2),
      Q => \p_Val2_6_reg_510_reg_n_3_[2]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(3),
      Q => \p_Val2_6_reg_510_reg_n_3_[3]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(4),
      Q => \p_Val2_6_reg_510_reg_n_3_[4]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(5),
      Q => \p_Val2_6_reg_510_reg_n_3_[5]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(6),
      Q => \p_Val2_6_reg_510_reg_n_3_[6]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(7),
      Q => \p_Val2_6_reg_510_reg_n_3_[7]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(8),
      Q => \p_Val2_6_reg_510_reg_n_3_[8]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_6_reg_510_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_0_reg_521(9),
      Q => \p_Val2_6_reg_510_reg_n_3_[9]\,
      S => p_Val2_6_reg_510
    );
\p_Val2_s_reg_440_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(0),
      Q => \p_Val2_s_reg_440_reg_n_3_[0]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(10),
      Q => \p_Val2_s_reg_440_reg_n_3_[10]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(11),
      Q => \p_Val2_s_reg_440_reg_n_3_[11]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(12),
      Q => \p_Val2_s_reg_440_reg_n_3_[12]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(13),
      Q => \p_Val2_s_reg_440_reg_n_3_[13]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(14),
      Q => \p_Val2_s_reg_440_reg_n_3_[14]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(15),
      Q => \p_Val2_s_reg_440_reg_n_3_[15]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(16),
      Q => \p_Val2_s_reg_440_reg_n_3_[16]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(17),
      Q => \p_Val2_s_reg_440_reg_n_3_[17]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(18),
      Q => \p_Val2_s_reg_440_reg_n_3_[18]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(19),
      Q => \p_Val2_s_reg_440_reg_n_3_[19]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(1),
      Q => \p_Val2_s_reg_440_reg_n_3_[1]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(20),
      Q => \p_Val2_s_reg_440_reg_n_3_[20]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(21),
      Q => \p_Val2_s_reg_440_reg_n_3_[21]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(22),
      Q => \p_Val2_s_reg_440_reg_n_3_[22]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(23),
      Q => \p_Val2_s_reg_440_reg_n_3_[23]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(2),
      Q => \p_Val2_s_reg_440_reg_n_3_[2]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(3),
      Q => \p_Val2_s_reg_440_reg_n_3_[3]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(4),
      Q => \p_Val2_s_reg_440_reg_n_3_[4]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(5),
      Q => \p_Val2_s_reg_440_reg_n_3_[5]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(6),
      Q => \p_Val2_s_reg_440_reg_n_3_[6]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(7),
      Q => \p_Val2_s_reg_440_reg_n_3_[7]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(8),
      Q => \p_Val2_s_reg_440_reg_n_3_[8]\,
      S => p_Val2_s_reg_440
    );
\p_Val2_s_reg_440_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_0_reg_428(9),
      Q => \p_Val2_s_reg_440_reg_n_3_[9]\,
      S => p_Val2_s_reg_440
    );
\reg_564[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => p_61_in,
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \ap_block_pp3_stage0_11001__0\,
      I4 => i_col_046_0_reg_3470,
      O => \^e\(0)
    );
\reg_564_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(0),
      Q => reg_564(0),
      R => '0'
    );
\reg_564_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(10),
      Q => reg_564(10),
      R => '0'
    );
\reg_564_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(11),
      Q => reg_564(11),
      R => '0'
    );
\reg_564_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(12),
      Q => reg_564(12),
      R => '0'
    );
\reg_564_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(13),
      Q => reg_564(13),
      R => '0'
    );
\reg_564_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(14),
      Q => reg_564(14),
      R => '0'
    );
\reg_564_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(15),
      Q => reg_564(15),
      R => '0'
    );
\reg_564_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(16),
      Q => reg_564(16),
      R => '0'
    );
\reg_564_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(17),
      Q => reg_564(17),
      R => '0'
    );
\reg_564_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(18),
      Q => reg_564(18),
      R => '0'
    );
\reg_564_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(19),
      Q => reg_564(19),
      R => '0'
    );
\reg_564_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(1),
      Q => reg_564(1),
      R => '0'
    );
\reg_564_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(20),
      Q => reg_564(20),
      R => '0'
    );
\reg_564_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(21),
      Q => reg_564(21),
      R => '0'
    );
\reg_564_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(22),
      Q => reg_564(22),
      R => '0'
    );
\reg_564_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(23),
      Q => reg_564(23),
      R => '0'
    );
\reg_564_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(2),
      Q => reg_564(2),
      R => '0'
    );
\reg_564_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(3),
      Q => reg_564(3),
      R => '0'
    );
\reg_564_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(4),
      Q => reg_564(4),
      R => '0'
    );
\reg_564_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(5),
      Q => reg_564(5),
      R => '0'
    );
\reg_564_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(6),
      Q => reg_564(6),
      R => '0'
    );
\reg_564_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(7),
      Q => reg_564(7),
      R => '0'
    );
\reg_564_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(8),
      Q => reg_564(8),
      R => '0'
    );
\reg_564_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_564_reg[23]_0\(9),
      Q => reg_564(9),
      R => '0'
    );
\row_V_reg_404[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => \row_ind_V_2_reg_371[1]_i_3_n_3\,
      I1 => \icmp_ln878_2_reg_1649[0]_i_2_n_3\,
      I2 => \row_ind_V_2_reg_371[1]_i_4_n_3\,
      I3 => sel0(15),
      I4 => ap_CS_fsm_state10,
      I5 => ap_CS_fsm_state24,
      O => clear
    );
\row_V_reg_404[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_V_reg_404_reg(0),
      O => \row_V_reg_404[0]_i_3_n_3\
    );
\row_V_reg_404_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[0]_i_2_n_10\,
      Q => row_V_reg_404_reg(0),
      S => clear
    );
\row_V_reg_404_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_V_reg_404_reg[0]_i_2_n_3\,
      CO(2) => \row_V_reg_404_reg[0]_i_2_n_4\,
      CO(1) => \row_V_reg_404_reg[0]_i_2_n_5\,
      CO(0) => \row_V_reg_404_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \row_V_reg_404_reg[0]_i_2_n_7\,
      O(2) => \row_V_reg_404_reg[0]_i_2_n_8\,
      O(1) => \row_V_reg_404_reg[0]_i_2_n_9\,
      O(0) => \row_V_reg_404_reg[0]_i_2_n_10\,
      S(3 downto 1) => row_V_reg_404_reg(3 downto 1),
      S(0) => \row_V_reg_404[0]_i_3_n_3\
    );
\row_V_reg_404_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[8]_i_1_n_8\,
      Q => row_V_reg_404_reg(10),
      R => clear
    );
\row_V_reg_404_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[8]_i_1_n_7\,
      Q => row_V_reg_404_reg(11),
      R => clear
    );
\row_V_reg_404_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[12]_i_1_n_10\,
      Q => row_V_reg_404_reg(12),
      R => clear
    );
\row_V_reg_404_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_V_reg_404_reg[8]_i_1_n_3\,
      CO(3 downto 0) => \NLW_row_V_reg_404_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_row_V_reg_404_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \row_V_reg_404_reg[12]_i_1_n_10\,
      S(3 downto 1) => B"000",
      S(0) => row_V_reg_404_reg(12)
    );
\row_V_reg_404_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[0]_i_2_n_9\,
      Q => row_V_reg_404_reg(1),
      R => clear
    );
\row_V_reg_404_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[0]_i_2_n_8\,
      Q => row_V_reg_404_reg(2),
      R => clear
    );
\row_V_reg_404_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[0]_i_2_n_7\,
      Q => row_V_reg_404_reg(3),
      R => clear
    );
\row_V_reg_404_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[4]_i_1_n_10\,
      Q => row_V_reg_404_reg(4),
      R => clear
    );
\row_V_reg_404_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_V_reg_404_reg[0]_i_2_n_3\,
      CO(3) => \row_V_reg_404_reg[4]_i_1_n_3\,
      CO(2) => \row_V_reg_404_reg[4]_i_1_n_4\,
      CO(1) => \row_V_reg_404_reg[4]_i_1_n_5\,
      CO(0) => \row_V_reg_404_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_V_reg_404_reg[4]_i_1_n_7\,
      O(2) => \row_V_reg_404_reg[4]_i_1_n_8\,
      O(1) => \row_V_reg_404_reg[4]_i_1_n_9\,
      O(0) => \row_V_reg_404_reg[4]_i_1_n_10\,
      S(3 downto 0) => row_V_reg_404_reg(7 downto 4)
    );
\row_V_reg_404_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[4]_i_1_n_9\,
      Q => row_V_reg_404_reg(5),
      R => clear
    );
\row_V_reg_404_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[4]_i_1_n_8\,
      Q => row_V_reg_404_reg(6),
      R => clear
    );
\row_V_reg_404_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[4]_i_1_n_7\,
      Q => row_V_reg_404_reg(7),
      R => clear
    );
\row_V_reg_404_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[8]_i_1_n_10\,
      Q => row_V_reg_404_reg(8),
      R => clear
    );
\row_V_reg_404_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_V_reg_404_reg[4]_i_1_n_3\,
      CO(3) => \row_V_reg_404_reg[8]_i_1_n_3\,
      CO(2) => \row_V_reg_404_reg[8]_i_1_n_4\,
      CO(1) => \row_V_reg_404_reg[8]_i_1_n_5\,
      CO(0) => \row_V_reg_404_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_V_reg_404_reg[8]_i_1_n_7\,
      O(2) => \row_V_reg_404_reg[8]_i_1_n_8\,
      O(1) => \row_V_reg_404_reg[8]_i_1_n_9\,
      O(0) => \row_V_reg_404_reg[8]_i_1_n_10\,
      S(3 downto 0) => row_V_reg_404_reg(11 downto 8)
    );
\row_V_reg_404_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => \row_V_reg_404_reg[8]_i_1_n_9\,
      Q => row_V_reg_404_reg(9),
      R => clear
    );
\row_ind_V_0_0_fu_126[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_ind_V_1_reg_336_reg_n_3_[0]\,
      I2 => \row_ind_V_1_reg_336_reg_n_3_[1]\,
      I3 => row_ind_V_0_0_fu_126_reg(0),
      O => \row_ind_V_0_0_fu_126[0]_i_1_n_3\
    );
\row_ind_V_0_0_fu_126[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_ind_V_1_reg_336_reg_n_3_[0]\,
      I2 => \row_ind_V_1_reg_336_reg_n_3_[1]\,
      I3 => row_ind_V_0_0_fu_126_reg(1),
      O => \row_ind_V_0_0_fu_126[1]_i_1_n_3\
    );
\row_ind_V_0_0_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_V_0_0_fu_126[0]_i_1_n_3\,
      Q => row_ind_V_0_0_fu_126_reg(0),
      R => '0'
    );
\row_ind_V_0_0_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_V_0_0_fu_126[1]_i_1_n_3\,
      Q => row_ind_V_0_0_fu_126_reg(1),
      R => '0'
    );
\row_ind_V_0_0_load_reg_1603_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_0_0_fu_126_reg(0),
      Q => row_ind_V_0_0_load_reg_1603_reg(0),
      R => '0'
    );
\row_ind_V_0_0_load_reg_1603_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_0_0_fu_126_reg(1),
      Q => row_ind_V_0_0_load_reg_1603_reg(1),
      R => '0'
    );
\row_ind_V_0_reg_392[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \row_ind_V_1_1_reg_381_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state24,
      I2 => row_ind_V_0_0_load_reg_1603_reg(0),
      O => \row_ind_V_0_reg_392[0]_i_1_n_3\
    );
\row_ind_V_0_reg_392[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \row_ind_V_1_1_reg_381_reg_n_3_[1]\,
      I1 => ap_CS_fsm_state24,
      I2 => row_ind_V_0_0_load_reg_1603_reg(1),
      O => \row_ind_V_0_reg_392[1]_i_1_n_3\
    );
\row_ind_V_0_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_2_reg_371,
      D => \row_ind_V_0_reg_392[0]_i_1_n_3\,
      Q => \row_ind_V_0_reg_392_reg_n_3_[0]\,
      R => '0'
    );
\row_ind_V_0_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_2_reg_371,
      D => \row_ind_V_0_reg_392[1]_i_1_n_3\,
      Q => \row_ind_V_0_reg_392_reg_n_3_[1]\,
      R => '0'
    );
\row_ind_V_1_0_fu_130[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_ind_V_1_reg_336_reg_n_3_[1]\,
      I2 => \row_ind_V_1_reg_336_reg_n_3_[0]\,
      I3 => row_ind_V_1_0_fu_130_reg(0),
      O => \row_ind_V_1_0_fu_130[0]_i_1_n_3\
    );
\row_ind_V_1_0_fu_130[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_ind_V_1_reg_336_reg_n_3_[1]\,
      I2 => \row_ind_V_1_reg_336_reg_n_3_[0]\,
      I3 => row_ind_V_1_0_fu_130_reg(1),
      O => \row_ind_V_1_0_fu_130[1]_i_1_n_3\
    );
\row_ind_V_1_0_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_V_1_0_fu_130[0]_i_1_n_3\,
      Q => row_ind_V_1_0_fu_130_reg(0),
      R => '0'
    );
\row_ind_V_1_0_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_V_1_0_fu_130[1]_i_1_n_3\,
      Q => row_ind_V_1_0_fu_130_reg(1),
      R => '0'
    );
\row_ind_V_1_0_load_reg_1608_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_1_0_fu_130_reg(0),
      Q => row_ind_V_1_0_load_reg_1608_reg(0),
      R => '0'
    );
\row_ind_V_1_0_load_reg_1608_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_1_0_fu_130_reg(1),
      Q => row_ind_V_1_0_load_reg_1608_reg(1),
      R => '0'
    );
\row_ind_V_1_1_reg_381[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \row_ind_V_2_reg_371_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state24,
      I2 => row_ind_V_1_0_load_reg_1608_reg(0),
      O => \row_ind_V_1_1_reg_381[0]_i_1_n_3\
    );
\row_ind_V_1_1_reg_381[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \row_ind_V_2_reg_371_reg_n_3_[1]\,
      I1 => ap_CS_fsm_state24,
      I2 => row_ind_V_1_0_load_reg_1608_reg(1),
      O => \row_ind_V_1_1_reg_381[1]_i_1_n_3\
    );
\row_ind_V_1_1_reg_381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_2_reg_371,
      D => \row_ind_V_1_1_reg_381[0]_i_1_n_3\,
      Q => \row_ind_V_1_1_reg_381_reg_n_3_[0]\,
      R => '0'
    );
\row_ind_V_1_1_reg_381_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_2_reg_371,
      D => \row_ind_V_1_1_reg_381[1]_i_1_n_3\,
      Q => \row_ind_V_1_1_reg_381_reg_n_3_[1]\,
      R => '0'
    );
\row_ind_V_1_reg_336[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ADADADA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_ind_V_1_reg_336_reg_n_3_[1]\,
      I2 => \row_ind_V_1_reg_336_reg_n_3_[0]\,
      I3 => ap_CS_fsm_state1,
      I4 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg,
      O => \row_ind_V_1_reg_336[0]_i_1_n_3\
    );
\row_ind_V_1_reg_336[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28ECECEC"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_ind_V_1_reg_336_reg_n_3_[1]\,
      I2 => \row_ind_V_1_reg_336_reg_n_3_[0]\,
      I3 => ap_CS_fsm_state1,
      I4 => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg,
      O => \row_ind_V_1_reg_336[1]_i_1_n_3\
    );
\row_ind_V_1_reg_336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_V_1_reg_336[0]_i_1_n_3\,
      Q => \row_ind_V_1_reg_336_reg_n_3_[0]\,
      R => '0'
    );
\row_ind_V_1_reg_336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_V_1_reg_336[1]_i_1_n_3\,
      Q => \row_ind_V_1_reg_336_reg_n_3_[1]\,
      R => '0'
    );
\row_ind_V_2_0_fu_134[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_ind_V_1_reg_336_reg_n_3_[1]\,
      I2 => \row_ind_V_1_reg_336_reg_n_3_[0]\,
      I3 => row_ind_V_2_0_fu_134_reg(0),
      O => \row_ind_V_2_0_fu_134[0]_i_1_n_3\
    );
\row_ind_V_2_0_fu_134[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_ind_V_1_reg_336_reg_n_3_[1]\,
      I2 => \row_ind_V_1_reg_336_reg_n_3_[0]\,
      I3 => row_ind_V_2_0_fu_134_reg(1),
      O => \row_ind_V_2_0_fu_134[1]_i_1_n_3\
    );
\row_ind_V_2_0_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_V_2_0_fu_134[0]_i_1_n_3\,
      Q => row_ind_V_2_0_fu_134_reg(0),
      R => '0'
    );
\row_ind_V_2_0_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_V_2_0_fu_134[1]_i_1_n_3\,
      Q => row_ind_V_2_0_fu_134_reg(1),
      R => '0'
    );
\row_ind_V_2_0_load_reg_1613_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_2_0_fu_134_reg(0),
      Q => row_ind_V_2_0_load_reg_1613_reg(0),
      R => '0'
    );
\row_ind_V_2_0_load_reg_1613_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_2_0_fu_134_reg(1),
      Q => row_ind_V_2_0_load_reg_1613_reg(1),
      R => '0'
    );
\row_ind_V_2_reg_371[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \row_ind_V_0_reg_392_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state24,
      I2 => row_ind_V_2_0_load_reg_1613_reg(0),
      O => \row_ind_V_2_reg_371[0]_i_1_n_3\
    );
\row_ind_V_2_reg_371[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFB0000"
    )
        port map (
      I0 => \row_ind_V_2_reg_371[1]_i_3_n_3\,
      I1 => \icmp_ln878_2_reg_1649[0]_i_2_n_3\,
      I2 => \row_ind_V_2_reg_371[1]_i_4_n_3\,
      I3 => sel0(15),
      I4 => ap_CS_fsm_state10,
      I5 => ap_CS_fsm_state24,
      O => row_ind_V_2_reg_371
    );
\row_ind_V_2_reg_371[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \row_ind_V_0_reg_392_reg_n_3_[1]\,
      I1 => ap_CS_fsm_state24,
      I2 => row_ind_V_2_0_load_reg_1613_reg(1),
      O => \row_ind_V_2_reg_371[1]_i_2_n_3\
    );
\row_ind_V_2_reg_371[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(13),
      I1 => sel0(14),
      O => \row_ind_V_2_reg_371[1]_i_3_n_3\
    );
\row_ind_V_2_reg_371[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sel0(14),
      I1 => sel0(13),
      I2 => sel0(12),
      O => \row_ind_V_2_reg_371[1]_i_4_n_3\
    );
\row_ind_V_2_reg_371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_2_reg_371,
      D => \row_ind_V_2_reg_371[0]_i_1_n_3\,
      Q => \row_ind_V_2_reg_371_reg_n_3_[0]\,
      R => '0'
    );
\row_ind_V_2_reg_371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_2_reg_371,
      D => \row_ind_V_2_reg_371[1]_i_2_n_3\,
      Q => \row_ind_V_2_reg_371_reg_n_3_[1]\,
      R => '0'
    );
\src_buf_V_0_0_reg_428[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0000000F000000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter6,
      I1 => \ap_block_pp3_stage0_11001__0\,
      I2 => \icmp_ln878_2_reg_1649_reg_n_3_[0]\,
      I3 => icmp_ln878_3_fu_739_p2,
      I4 => ap_CS_fsm_state11,
      I5 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter6,
      I1 => \ap_block_pp3_stage0_11001__0\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter5_reg,
      O => p_Val2_s_reg_4400
    );
\src_buf_V_0_0_reg_428_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(0),
      Q => src_buf_V_0_0_reg_428(0),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(10),
      Q => src_buf_V_0_0_reg_428(10),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(11),
      Q => src_buf_V_0_0_reg_428(11),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(12),
      Q => src_buf_V_0_0_reg_428(12),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(13),
      Q => src_buf_V_0_0_reg_428(13),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(14),
      Q => src_buf_V_0_0_reg_428(14),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(15),
      Q => src_buf_V_0_0_reg_428(15),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(16),
      Q => src_buf_V_0_0_reg_428(16),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(17),
      Q => src_buf_V_0_0_reg_428(17),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(18),
      Q => src_buf_V_0_0_reg_428(18),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(19),
      Q => src_buf_V_0_0_reg_428(19),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(1),
      Q => src_buf_V_0_0_reg_428(1),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(20),
      Q => src_buf_V_0_0_reg_428(20),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(21),
      Q => src_buf_V_0_0_reg_428(21),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(22),
      Q => src_buf_V_0_0_reg_428(22),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(23),
      Q => src_buf_V_0_0_reg_428(23),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(2),
      Q => src_buf_V_0_0_reg_428(2),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(3),
      Q => src_buf_V_0_0_reg_428(3),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(4),
      Q => src_buf_V_0_0_reg_428(4),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(5),
      Q => src_buf_V_0_0_reg_428(5),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(6),
      Q => src_buf_V_0_0_reg_428(6),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(7),
      Q => src_buf_V_0_0_reg_428(7),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(8),
      Q => src_buf_V_0_0_reg_428(8),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_0_reg_428_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_4400,
      D => src_buf_V_0_1_reg_1793(9),
      Q => src_buf_V_0_0_reg_428(9),
      S => p_Val2_s_reg_440
    );
\src_buf_V_0_1_reg_1793[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter5,
      I1 => \ap_block_pp3_stage0_11001__0\,
      I2 => icmp_ln878_4_reg_1743_pp3_iter4_reg,
      O => src_buf_V_0_1_reg_17930
    );
\src_buf_V_0_1_reg_1793_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(0),
      Q => src_buf_V_0_1_reg_1793(0),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(10),
      Q => src_buf_V_0_1_reg_1793(10),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(11),
      Q => src_buf_V_0_1_reg_1793(11),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(12),
      Q => src_buf_V_0_1_reg_1793(12),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(13),
      Q => src_buf_V_0_1_reg_1793(13),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(14),
      Q => src_buf_V_0_1_reg_1793(14),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(15),
      Q => src_buf_V_0_1_reg_1793(15),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(16),
      Q => src_buf_V_0_1_reg_1793(16),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(17),
      Q => src_buf_V_0_1_reg_1793(17),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(18),
      Q => src_buf_V_0_1_reg_1793(18),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(19),
      Q => src_buf_V_0_1_reg_1793(19),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(1),
      Q => src_buf_V_0_1_reg_1793(1),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(20),
      Q => src_buf_V_0_1_reg_1793(20),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(21),
      Q => src_buf_V_0_1_reg_1793(21),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(22),
      Q => src_buf_V_0_1_reg_1793(22),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(23),
      Q => src_buf_V_0_1_reg_1793(23),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(2),
      Q => src_buf_V_0_1_reg_1793(2),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(3),
      Q => src_buf_V_0_1_reg_1793(3),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(4),
      Q => src_buf_V_0_1_reg_1793(4),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(5),
      Q => src_buf_V_0_1_reg_1793(5),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(6),
      Q => src_buf_V_0_1_reg_1793(6),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(7),
      Q => src_buf_V_0_1_reg_1793(7),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(8),
      Q => src_buf_V_0_1_reg_1793(8),
      R => '0'
    );
\src_buf_V_0_1_reg_1793_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_1_reg_17930,
      D => ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4(9),
      Q => src_buf_V_0_1_reg_1793(9),
      R => '0'
    );
\src_buf_V_1_0_reg_475[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF000000000000"
    )
        port map (
      I0 => \ap_block_pp3_stage0_11001__0\,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      I3 => \icmp_ln878_2_reg_1649_reg_n_3_[0]\,
      I4 => icmp_ln878_3_fu_739_p2,
      I5 => ap_CS_fsm_state11,
      O => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_block_pp3_stage0_11001__0\,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => icmp_ln878_4_reg_1743_pp3_iter7_reg,
      O => p_Val2_3_reg_4870
    );
\src_buf_V_1_0_reg_475_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(0),
      Q => src_buf_V_1_0_reg_475(0),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(10),
      Q => src_buf_V_1_0_reg_475(10),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(11),
      Q => src_buf_V_1_0_reg_475(11),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(12),
      Q => src_buf_V_1_0_reg_475(12),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(13),
      Q => src_buf_V_1_0_reg_475(13),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(14),
      Q => src_buf_V_1_0_reg_475(14),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(15),
      Q => src_buf_V_1_0_reg_475(15),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(16),
      Q => src_buf_V_1_0_reg_475(16),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(17),
      Q => src_buf_V_1_0_reg_475(17),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(18),
      Q => src_buf_V_1_0_reg_475(18),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(19),
      Q => src_buf_V_1_0_reg_475(19),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(1),
      Q => src_buf_V_1_0_reg_475(1),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(20),
      Q => src_buf_V_1_0_reg_475(20),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(21),
      Q => src_buf_V_1_0_reg_475(21),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(22),
      Q => src_buf_V_1_0_reg_475(22),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(23),
      Q => src_buf_V_1_0_reg_475(23),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(2),
      Q => src_buf_V_1_0_reg_475(2),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(3),
      Q => src_buf_V_1_0_reg_475(3),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(4),
      Q => src_buf_V_1_0_reg_475(4),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(5),
      Q => src_buf_V_1_0_reg_475(5),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(6),
      Q => src_buf_V_1_0_reg_475(6),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(7),
      Q => src_buf_V_1_0_reg_475(7),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(8),
      Q => src_buf_V_1_0_reg_475(8),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_0_reg_475_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_4870,
      D => src_buf_V_1_1_reg_1858(9),
      Q => src_buf_V_1_0_reg_475(9),
      S => p_Val2_3_reg_487
    );
\src_buf_V_1_1_reg_1858[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_block_pp3_stage0_11001__0\,
      I1 => ap_enable_reg_pp3_iter7,
      I2 => icmp_ln878_4_reg_1743_pp3_iter6_reg,
      O => src_buf_V_1_1_reg_18580
    );
\src_buf_V_1_1_reg_1858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(0),
      Q => src_buf_V_1_1_reg_1858(0),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(10),
      Q => src_buf_V_1_1_reg_1858(10),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(11),
      Q => src_buf_V_1_1_reg_1858(11),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(12),
      Q => src_buf_V_1_1_reg_1858(12),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(13),
      Q => src_buf_V_1_1_reg_1858(13),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(14),
      Q => src_buf_V_1_1_reg_1858(14),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(15),
      Q => src_buf_V_1_1_reg_1858(15),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(16),
      Q => src_buf_V_1_1_reg_1858(16),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(17),
      Q => src_buf_V_1_1_reg_1858(17),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(18),
      Q => src_buf_V_1_1_reg_1858(18),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(19),
      Q => src_buf_V_1_1_reg_1858(19),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(1),
      Q => src_buf_V_1_1_reg_1858(1),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(20),
      Q => src_buf_V_1_1_reg_1858(20),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(21),
      Q => src_buf_V_1_1_reg_1858(21),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(22),
      Q => src_buf_V_1_1_reg_1858(22),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(23),
      Q => src_buf_V_1_1_reg_1858(23),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(2),
      Q => src_buf_V_1_1_reg_1858(2),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(3),
      Q => src_buf_V_1_1_reg_1858(3),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(4),
      Q => src_buf_V_1_1_reg_1858(4),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(5),
      Q => src_buf_V_1_1_reg_1858(5),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(6),
      Q => src_buf_V_1_1_reg_1858(6),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(7),
      Q => src_buf_V_1_1_reg_1858(7),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(8),
      Q => src_buf_V_1_1_reg_1858(8),
      R => '0'
    );
\src_buf_V_1_1_reg_1858_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_1_1_reg_18580,
      D => ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499(9),
      Q => src_buf_V_1_1_reg_1858(9),
      R => '0'
    );
\src_buf_V_2_0_reg_521[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => \ap_block_pp3_stage0_11001__0\,
      I3 => \icmp_ln878_2_reg_1649_reg_n_3_[0]\,
      I4 => icmp_ln878_3_fu_739_p2,
      I5 => ap_CS_fsm_state11,
      O => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => icmp_ln878_4_reg_1743_pp3_iter9_reg,
      I2 => \ap_block_pp3_stage0_11001__0\,
      O => \src_buf_V_2_0_reg_521[23]_i_2_n_3\
    );
\src_buf_V_2_0_reg_521_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(0),
      Q => src_buf_V_2_0_reg_521(0),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(10),
      Q => src_buf_V_2_0_reg_521(10),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(11),
      Q => src_buf_V_2_0_reg_521(11),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(12),
      Q => src_buf_V_2_0_reg_521(12),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(13),
      Q => src_buf_V_2_0_reg_521(13),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(14),
      Q => src_buf_V_2_0_reg_521(14),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(15),
      Q => src_buf_V_2_0_reg_521(15),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(16),
      Q => src_buf_V_2_0_reg_521(16),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(17),
      Q => src_buf_V_2_0_reg_521(17),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(18),
      Q => src_buf_V_2_0_reg_521(18),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(19),
      Q => src_buf_V_2_0_reg_521(19),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(1),
      Q => src_buf_V_2_0_reg_521(1),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(20),
      Q => src_buf_V_2_0_reg_521(20),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(21),
      Q => src_buf_V_2_0_reg_521(21),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(22),
      Q => src_buf_V_2_0_reg_521(22),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(23),
      Q => src_buf_V_2_0_reg_521(23),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(2),
      Q => src_buf_V_2_0_reg_521(2),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(3),
      Q => src_buf_V_2_0_reg_521(3),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(4),
      Q => src_buf_V_2_0_reg_521(4),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(5),
      Q => src_buf_V_2_0_reg_521(5),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(6),
      Q => src_buf_V_2_0_reg_521(6),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(7),
      Q => src_buf_V_2_0_reg_521(7),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(8),
      Q => src_buf_V_2_0_reg_521(8),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_0_reg_521_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_0_reg_521[23]_i_2_n_3\,
      D => src_buf_V_2_1_reg_1950(9),
      Q => src_buf_V_2_0_reg_521(9),
      S => p_Val2_6_reg_510
    );
\src_buf_V_2_1_reg_1950[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter9,
      I1 => icmp_ln878_4_reg_1743_pp3_iter8_reg,
      I2 => \ap_block_pp3_stage0_11001__0\,
      O => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\
    );
\src_buf_V_2_1_reg_1950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(0),
      Q => src_buf_V_2_1_reg_1950(0),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(10),
      Q => src_buf_V_2_1_reg_1950(10),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(11),
      Q => src_buf_V_2_1_reg_1950(11),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(12),
      Q => src_buf_V_2_1_reg_1950(12),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(13),
      Q => src_buf_V_2_1_reg_1950(13),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(14),
      Q => src_buf_V_2_1_reg_1950(14),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(15),
      Q => src_buf_V_2_1_reg_1950(15),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(16),
      Q => src_buf_V_2_1_reg_1950(16),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(17),
      Q => src_buf_V_2_1_reg_1950(17),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(18),
      Q => src_buf_V_2_1_reg_1950(18),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(19),
      Q => src_buf_V_2_1_reg_1950(19),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(1),
      Q => src_buf_V_2_1_reg_1950(1),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(20),
      Q => src_buf_V_2_1_reg_1950(20),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(21),
      Q => src_buf_V_2_1_reg_1950(21),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(22),
      Q => src_buf_V_2_1_reg_1950(22),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(23),
      Q => src_buf_V_2_1_reg_1950(23),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(2),
      Q => src_buf_V_2_1_reg_1950(2),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(3),
      Q => src_buf_V_2_1_reg_1950(3),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(4),
      Q => src_buf_V_2_1_reg_1950(4),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(5),
      Q => src_buf_V_2_1_reg_1950(5),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(6),
      Q => src_buf_V_2_1_reg_1950(6),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(7),
      Q => src_buf_V_2_1_reg_1950(7),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(8),
      Q => src_buf_V_2_1_reg_1950(8),
      R => '0'
    );
\src_buf_V_2_1_reg_1950_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf_V_2_1_reg_1950[23]_i_1_n_3\,
      D => ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534(9),
      Q => src_buf_V_2_1_reg_1950(9),
      R => '0'
    );
\tobool_i_i_1106_1_reg_1681[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \tobool_i_i_1106_1_reg_1681_reg[0]_0\(0),
      I1 => \tobool_i_i_1106_1_reg_1681_reg[0]_0\(1),
      I2 => \tobool_i_i_1106_1_reg_1681_reg[0]_0\(2),
      I3 => \tobool_i_i_1106_1_reg_1681_reg[0]_0\(3),
      I4 => \tobool_i_i_1106_1_reg_1681[0]_i_2_n_3\,
      O => tobool_i_i_1106_1_fu_706_p2
    );
\tobool_i_i_1106_1_reg_1681[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \tobool_i_i_1106_1_reg_1681_reg[0]_0\(6),
      I1 => \tobool_i_i_1106_1_reg_1681_reg[0]_0\(7),
      I2 => \tobool_i_i_1106_1_reg_1681_reg[0]_0\(5),
      I3 => \tobool_i_i_1106_1_reg_1681_reg[0]_0\(4),
      O => \tobool_i_i_1106_1_reg_1681[0]_i_2_n_3\
    );
\tobool_i_i_1106_1_reg_1681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => tobool_i_i_1106_1_fu_706_p2,
      Q => tobool_i_i_1106_1_reg_1681,
      R => '0'
    );
\tobool_i_i_1106_2_reg_1688[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \tobool_i_i_1106_2_reg_1688_reg[0]_0\(0),
      I1 => \tobool_i_i_1106_2_reg_1688_reg[0]_0\(1),
      I2 => \tobool_i_i_1106_2_reg_1688_reg[0]_0\(2),
      I3 => \tobool_i_i_1106_2_reg_1688_reg[0]_0\(3),
      I4 => \tobool_i_i_1106_2_reg_1688[0]_i_2_n_3\,
      O => tobool_i_i_1106_2_fu_711_p2
    );
\tobool_i_i_1106_2_reg_1688[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \tobool_i_i_1106_2_reg_1688_reg[0]_0\(6),
      I1 => \tobool_i_i_1106_2_reg_1688_reg[0]_0\(7),
      I2 => \tobool_i_i_1106_2_reg_1688_reg[0]_0\(5),
      I3 => \tobool_i_i_1106_2_reg_1688_reg[0]_0\(4),
      O => \tobool_i_i_1106_2_reg_1688[0]_i_2_n_3\
    );
\tobool_i_i_1106_2_reg_1688_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => tobool_i_i_1106_2_fu_711_p2,
      Q => tobool_i_i_1106_2_reg_1688,
      R => '0'
    );
\tobool_i_i_1106_reg_1674[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \tobool_i_i_1106_reg_1674_reg[0]_0\(0),
      I1 => \tobool_i_i_1106_reg_1674_reg[0]_0\(1),
      I2 => \tobool_i_i_1106_reg_1674_reg[0]_0\(2),
      I3 => \tobool_i_i_1106_reg_1674_reg[0]_0\(3),
      I4 => \tobool_i_i_1106_reg_1674[0]_i_2_n_3\,
      O => tobool_i_i_1106_fu_701_p2
    );
\tobool_i_i_1106_reg_1674[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \tobool_i_i_1106_reg_1674_reg[0]_0\(6),
      I1 => \tobool_i_i_1106_reg_1674_reg[0]_0\(7),
      I2 => \tobool_i_i_1106_reg_1674_reg[0]_0\(5),
      I3 => \tobool_i_i_1106_reg_1674_reg[0]_0\(4),
      O => \tobool_i_i_1106_reg_1674[0]_i_2_n_3\
    );
\tobool_i_i_1106_reg_1674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => tobool_i_i_1106_fu_701_p2,
      Q => tobool_i_i_1106_reg_1674,
      R => '0'
    );
\tobool_i_i_1126_reg_1660[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \tobool_i_i_1126_reg_1660_reg[0]_0\(0),
      I1 => \tobool_i_i_1126_reg_1660_reg[0]_0\(1),
      I2 => \tobool_i_i_1126_reg_1660_reg[0]_0\(2),
      I3 => \tobool_i_i_1126_reg_1660_reg[0]_0\(3),
      I4 => \tobool_i_i_1126_reg_1660[0]_i_2_n_3\,
      O => tobool_i_i_1126_fu_691_p2
    );
\tobool_i_i_1126_reg_1660[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \tobool_i_i_1126_reg_1660_reg[0]_0\(6),
      I1 => \tobool_i_i_1126_reg_1660_reg[0]_0\(7),
      I2 => \tobool_i_i_1126_reg_1660_reg[0]_0\(5),
      I3 => \tobool_i_i_1126_reg_1660_reg[0]_0\(4),
      O => \tobool_i_i_1126_reg_1660[0]_i_2_n_3\
    );
\tobool_i_i_1126_reg_1660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => tobool_i_i_1126_fu_691_p2,
      Q => tobool_i_i_1126_reg_1660,
      R => '0'
    );
\tobool_i_i_2114_1_reg_1702[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => sel0(15),
      I2 => sel0(12),
      I3 => \icmp_ln878_2_reg_1649[0]_i_2_n_3\,
      I4 => sel0(14),
      I5 => sel0(13),
      O => p_0_in
    );
\tobool_i_i_2114_1_reg_1702[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \tobool_i_i_2114_1_reg_1702_reg[0]_0\(0),
      I1 => \tobool_i_i_2114_1_reg_1702_reg[0]_0\(1),
      I2 => \tobool_i_i_2114_1_reg_1702_reg[0]_0\(2),
      I3 => \tobool_i_i_2114_1_reg_1702_reg[0]_0\(3),
      I4 => \tobool_i_i_2114_1_reg_1702[0]_i_3_n_3\,
      O => tobool_i_i_2114_1_fu_721_p2
    );
\tobool_i_i_2114_1_reg_1702[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \tobool_i_i_2114_1_reg_1702_reg[0]_0\(6),
      I1 => \tobool_i_i_2114_1_reg_1702_reg[0]_0\(7),
      I2 => \tobool_i_i_2114_1_reg_1702_reg[0]_0\(5),
      I3 => \tobool_i_i_2114_1_reg_1702_reg[0]_0\(4),
      O => \tobool_i_i_2114_1_reg_1702[0]_i_3_n_3\
    );
\tobool_i_i_2114_1_reg_1702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => tobool_i_i_2114_1_fu_721_p2,
      Q => tobool_i_i_2114_1_reg_1702,
      R => '0'
    );
\tobool_i_i_2114_2_reg_1709[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \tobool_i_i_2114_2_reg_1709_reg[0]_0\(0),
      I1 => \tobool_i_i_2114_2_reg_1709_reg[0]_0\(1),
      I2 => \tobool_i_i_2114_2_reg_1709_reg[0]_0\(2),
      I3 => \tobool_i_i_2114_2_reg_1709_reg[0]_0\(3),
      I4 => \tobool_i_i_2114_2_reg_1709[0]_i_2_n_3\,
      O => tobool_i_i_2114_2_fu_726_p2
    );
\tobool_i_i_2114_2_reg_1709[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \tobool_i_i_2114_2_reg_1709_reg[0]_0\(6),
      I1 => \tobool_i_i_2114_2_reg_1709_reg[0]_0\(7),
      I2 => \tobool_i_i_2114_2_reg_1709_reg[0]_0\(5),
      I3 => \tobool_i_i_2114_2_reg_1709_reg[0]_0\(4),
      O => \tobool_i_i_2114_2_reg_1709[0]_i_2_n_3\
    );
\tobool_i_i_2114_2_reg_1709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => tobool_i_i_2114_2_fu_726_p2,
      Q => tobool_i_i_2114_2_reg_1709,
      R => '0'
    );
\tobool_i_i_2114_reg_1695[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \tobool_i_i_2114_reg_1695_reg[0]_0\(0),
      I1 => \tobool_i_i_2114_reg_1695_reg[0]_0\(1),
      I2 => \tobool_i_i_2114_reg_1695_reg[0]_0\(2),
      I3 => \tobool_i_i_2114_reg_1695_reg[0]_0\(3),
      I4 => \tobool_i_i_2114_reg_1695[0]_i_2_n_3\,
      O => tobool_i_i_2114_fu_716_p2
    );
\tobool_i_i_2114_reg_1695[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \tobool_i_i_2114_reg_1695_reg[0]_0\(6),
      I1 => \tobool_i_i_2114_reg_1695_reg[0]_0\(7),
      I2 => \tobool_i_i_2114_reg_1695_reg[0]_0\(5),
      I3 => \tobool_i_i_2114_reg_1695_reg[0]_0\(4),
      O => \tobool_i_i_2114_reg_1695[0]_i_2_n_3\
    );
\tobool_i_i_2114_reg_1695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => tobool_i_i_2114_fu_716_p2,
      Q => tobool_i_i_2114_reg_1695,
      R => '0'
    );
\tobool_i_i_2135_reg_1667[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \tobool_i_i_2135_reg_1667_reg[0]_0\(0),
      I1 => \tobool_i_i_2135_reg_1667_reg[0]_0\(1),
      I2 => \tobool_i_i_2135_reg_1667_reg[0]_0\(2),
      I3 => \tobool_i_i_2135_reg_1667_reg[0]_0\(3),
      I4 => \tobool_i_i_2135_reg_1667[0]_i_2_n_3\,
      O => tobool_i_i_2135_fu_696_p2
    );
\tobool_i_i_2135_reg_1667[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \tobool_i_i_2135_reg_1667_reg[0]_0\(6),
      I1 => \tobool_i_i_2135_reg_1667_reg[0]_0\(7),
      I2 => \tobool_i_i_2135_reg_1667_reg[0]_0\(5),
      I3 => \tobool_i_i_2135_reg_1667_reg[0]_0\(4),
      O => \tobool_i_i_2135_reg_1667[0]_i_2_n_3\
    );
\tobool_i_i_2135_reg_1667_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => tobool_i_i_2135_fu_696_p2,
      Q => tobool_i_i_2135_reg_1667,
      R => '0'
    );
\tobool_i_i_reg_1653[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \tobool_i_i_reg_1653_reg[0]_0\(0),
      I1 => \tobool_i_i_reg_1653_reg[0]_0\(1),
      I2 => \tobool_i_i_reg_1653_reg[0]_0\(2),
      I3 => \tobool_i_i_reg_1653_reg[0]_0\(3),
      I4 => \tobool_i_i_reg_1653[0]_i_2_n_3\,
      O => tobool_i_i_fu_686_p2
    );
\tobool_i_i_reg_1653[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \tobool_i_i_reg_1653_reg[0]_0\(6),
      I1 => \tobool_i_i_reg_1653_reg[0]_0\(7),
      I2 => \tobool_i_i_reg_1653_reg[0]_0\(5),
      I3 => \tobool_i_i_reg_1653_reg[0]_0\(4),
      O => \tobool_i_i_reg_1653[0]_i_2_n_3\
    );
\tobool_i_i_reg_1653_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => tobool_i_i_fu_686_p2,
      Q => tobool_i_i_reg_1653,
      R => '0'
    );
\trunc_ln124_reg_1724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \cmp_i_i127_i_reg_1720[0]_i_1_n_3\,
      D => \row_ind_V_2_reg_371_reg_n_3_[0]\,
      Q => trunc_ln124_reg_1724(0),
      R => '0'
    );
\trunc_ln124_reg_1724_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \cmp_i_i127_i_reg_1720[0]_i_1_n_3\,
      D => \row_ind_V_2_reg_371_reg_n_3_[1]\,
      Q => trunc_ln124_reg_1724(1),
      R => '0'
    );
\trunc_ln138_1_reg_1733_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \cmp_i_i127_i_reg_1720[0]_i_1_n_3\,
      D => \row_ind_V_1_1_reg_381_reg_n_3_[0]\,
      Q => trunc_ln138_1_reg_1733(0),
      R => '0'
    );
\trunc_ln138_1_reg_1733_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \cmp_i_i127_i_reg_1720[0]_i_1_n_3\,
      D => \row_ind_V_1_1_reg_381_reg_n_3_[1]\,
      Q => trunc_ln138_1_reg_1733(1),
      R => '0'
    );
\trunc_ln138_reg_1728_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \cmp_i_i127_i_reg_1720[0]_i_1_n_3\,
      D => \row_ind_V_0_reg_392_reg_n_3_[0]\,
      Q => trunc_ln138_reg_1728(0),
      R => '0'
    );
\trunc_ln138_reg_1728_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \cmp_i_i127_i_reg_1720[0]_i_1_n_3\,
      D => \row_ind_V_0_reg_392_reg_n_3_[1]\,
      Q => trunc_ln138_reg_1728(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel_erode_0_9_1080_1920_2_3_3_1_1_s is
  port (
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_i_mid1_reg_463_reg[0]_0\ : out STD_LOGIC;
    erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0 : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0\ : out STD_LOGIC;
    icmp_ln878_4_reg_1743 : out STD_LOGIC;
    \cmp_i_i127_i_reg_1720_reg[0]\ : out STD_LOGIC;
    icmp_ln878_5_reg_1747 : out STD_LOGIC;
    img_out_420_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read : out STD_LOGIC;
    erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read : out STD_LOGIC;
    erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \int_kernel_shift_reg[1]\ : in STD_LOGIC;
    \int_kernel_shift_reg[0]\ : in STD_LOGIC;
    img_in_data_empty_n : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    img_in_data_full_n : in STD_LOGIC;
    img_out_data_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_src_rows_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_src_cols_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \kernel_2_2_7_fu_100_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    img_in_cols_c10_empty_n : in STD_LOGIC;
    img_in_rows_c9_empty_n : in STD_LOGIC;
    \indvar_flatten_reg_133_reg[3]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_erode_0_9_1080_1920_2_3_3_1_1_s : entity is "erode_accel_erode_0_9_1080_1920_2_3_3_1_1_s";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel_erode_0_9_1080_1920_2_3_3_1_1_s;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel_erode_0_9_1080_1920_2_3_3_1_1_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln372_fu_185_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln373_fu_261_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[1]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__2_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^erode_0_9_1080_1920_2_3_3_1_1_u0_kernel_ce0\ : STD_LOGIC;
  signal \^erode_0_9_1080_1920_2_3_3_1_1_u0_p_src_rows_read\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_10_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_11_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_12_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_9_n_3\ : STD_LOGIC;
  signal grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg : STD_LOGIC;
  signal grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_n_14 : STD_LOGIC;
  signal i_cast_i_fu_191_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i_cast_i_fu_191_p1__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \i_reg_144[0]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_144[1]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_144_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_144_reg_n_3_[1]\ : STD_LOGIC;
  signal icmp_ln372_reg_449 : STD_LOGIC;
  signal icmp_ln373_reg_453 : STD_LOGIC;
  signal indvar_flatten_reg_133 : STD_LOGIC;
  signal indvar_flatten_reg_1330 : STD_LOGIC;
  signal indvar_flatten_reg_133_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \int_kernel_shift[1]_i_3_n_3\ : STD_LOGIC;
  signal \int_kernel_shift[1]_i_4_n_3\ : STD_LOGIC;
  signal j_reg_155 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal kernel_2_2_1_fu_76 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2_2_1_fu_760 : STD_LOGIC;
  signal kernel_2_2_2_fu_80 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2_2_2_fu_800 : STD_LOGIC;
  signal kernel_2_2_3_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2_2_3_fu_840 : STD_LOGIC;
  signal kernel_2_2_4_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2_2_4_fu_880 : STD_LOGIC;
  signal kernel_2_2_5_fu_92 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2_2_5_fu_920 : STD_LOGIC;
  signal kernel_2_2_6_fu_96 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2_2_6_fu_960 : STD_LOGIC;
  signal kernel_2_2_7_fu_100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2_2_7_fu_1000 : STD_LOGIC;
  signal kernel_2_2_8_fu_104 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2_2_8_fu_1040 : STD_LOGIC;
  signal kernel_2_2_fu_72 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2_2_fu_720 : STD_LOGIC;
  signal mul_i_mid1_reg_463 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mul_i_mid1_reg_463[0]_i_1_n_3\ : STD_LOGIC;
  signal \mul_i_mid1_reg_463[1]_i_1_n_3\ : STD_LOGIC;
  signal \mul_i_mid1_reg_463[2]_i_1_n_3\ : STD_LOGIC;
  signal mul_i_reg_444 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mul_i_reg_444[1]_i_1_n_3\ : STD_LOGIC;
  signal \mul_i_reg_444[2]_i_1_n_3\ : STD_LOGIC;
  signal \mul_i_reg_444[3]_i_1_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_src_cols_read_reg_434 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_src_rows_read_reg_429 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln372_2_reg_468 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \select_ln372_2_reg_468[0]_i_1_n_3\ : STD_LOGIC;
  signal \select_ln372_2_reg_468[1]_i_1_n_3\ : STD_LOGIC;
  signal select_ln372_2_reg_468_pp0_iter1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal select_ln372_fu_221_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal select_ln372_reg_458 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \select_ln372_reg_458[1]_i_1_n_3\ : STD_LOGIC;
  signal select_ln372_reg_458_pp0_iter1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln344_reg_510 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln345_reg_515 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair173";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \icmp_ln372_reg_449[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_133[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_133[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_133[3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_kernel_shift[0]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_kernel_shift[1]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_kernel_shift[1]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \j_reg_155[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \j_reg_155[1]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mul_i_mid1_reg_463[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mul_i_mid1_reg_463[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mul_i_mid1_reg_463[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mul_i_reg_444[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mul_i_reg_444[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mul_i_reg_444[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \select_ln372_2_reg_468[1]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \select_ln372_reg_458[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \select_ln372_reg_458[1]_i_2\ : label is "soft_lutpair182";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0 <= \^erode_0_9_1080_1920_2_3_3_1_1_u0_kernel_ce0\;
  erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read <= \^erode_0_9_1080_1920_2_3_3_1_1_u0_p_src_rows_read\;
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^erode_0_9_1080_1920_2_3_3_1_1_u0_p_src_rows_read\,
      I1 => \^q\(0),
      I2 => \ap_CS_fsm[1]_i_3_n_3\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_start,
      I2 => \indvar_flatten_reg_133_reg[3]_0\,
      I3 => img_in_rows_c9_empty_n,
      I4 => img_in_cols_c10_empty_n,
      O => \^erode_0_9_1080_1920_2_3_3_1_1_u0_p_src_rows_read\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_condition_pp0_exit_iter0_state2,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[1]_i_3_n_3\
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_condition_pp0_exit_iter0_state2,
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[2]_i_1__2_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__2_n_3\,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^erode_0_9_1080_1920_2_3_3_1_1_u0_p_src_rows_read\,
      I2 => ap_rst_n,
      I3 => ap_condition_pp0_exit_iter0_state2,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_i_1_n_3
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_3,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888888888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_rst_n,
      I2 => indvar_flatten_reg_133_reg(1),
      I3 => indvar_flatten_reg_133_reg(2),
      I4 => indvar_flatten_reg_133_reg(0),
      I5 => indvar_flatten_reg_133_reg(3),
      O => ap_enable_reg_pp0_iter1_i_1_n_3
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_3,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\gen_write[1].mem_reg_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56666AAAAAAAAAAA"
    )
        port map (
      I0 => mul_i_mid1_reg_463(3),
      I1 => select_ln372_reg_458(1),
      I2 => mul_i_mid1_reg_463(0),
      I3 => select_ln372_reg_458(0),
      I4 => mul_i_mid1_reg_463(1),
      I5 => mul_i_mid1_reg_463(2),
      O => \gen_write[1].mem_reg_i_10_n_3\
    );
\gen_write[1].mem_reg_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666AAA"
    )
        port map (
      I0 => mul_i_reg_444(2),
      I1 => select_ln372_reg_458(1),
      I2 => select_ln372_reg_458(0),
      I3 => mul_i_reg_444(0),
      I4 => mul_i_reg_444(1),
      O => \gen_write[1].mem_reg_i_11_n_3\
    );
\gen_write[1].mem_reg_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666AAA"
    )
        port map (
      I0 => mul_i_mid1_reg_463(2),
      I1 => mul_i_mid1_reg_463(1),
      I2 => select_ln372_reg_458(0),
      I3 => mul_i_mid1_reg_463(0),
      I4 => select_ln372_reg_458(1),
      O => \gen_write[1].mem_reg_i_12_n_3\
    );
\gen_write[1].mem_reg_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gen_write[1].mem_reg_i_9_n_3\,
      I1 => \gen_write[1].mem_reg_i_10_n_3\,
      O => ADDRBWRADDR(1),
      S => icmp_ln373_reg_453
    );
\gen_write[1].mem_reg_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gen_write[1].mem_reg_i_11_n_3\,
      I1 => \gen_write[1].mem_reg_i_12_n_3\,
      O => ADDRBWRADDR(0),
      S => icmp_ln373_reg_453
    );
\gen_write[1].mem_reg_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56666AAAAAAAAAAA"
    )
        port map (
      I0 => mul_i_reg_444(3),
      I1 => mul_i_reg_444(1),
      I2 => mul_i_reg_444(0),
      I3 => select_ln372_reg_458(0),
      I4 => select_ln372_reg_458(1),
      I5 => mul_i_reg_444(2),
      O => \gen_write[1].mem_reg_i_9_n_3\
    );
grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(0),
      E(0) => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read,
      Q(15 downto 0) => trunc_ln344_reg_510(15 downto 0),
      \ap_CS_fsm_reg[0]_0\(2) => \^q\(1),
      \ap_CS_fsm_reg[0]_0\(1) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[0]_0\(0) => \^q\(0),
      \ap_CS_fsm_reg[0]_1\ => \^erode_0_9_1080_1920_2_3_3_1_1_u0_p_src_rows_read\,
      \ap_CS_fsm_reg[2]_0\ => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_n_14,
      ap_clk => ap_clk,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8]\,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9]_0\ => \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cmp_i_i127_i_reg_1720_reg[0]_0\ => \cmp_i_i127_i_reg_1720_reg[0]\,
      erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready => erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready,
      erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read => erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read,
      grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg,
      \icmp_ln878_4_reg_1743_reg[0]_0\ => icmp_ln878_4_reg_1743,
      \icmp_ln878_5_reg_1747_reg[0]_0\ => icmp_ln878_5_reg_1747,
      \icmp_ln878_reg_1626_reg[0]_0\(15 downto 0) => trunc_ln345_reg_515(15 downto 0),
      \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0_0\ => \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0\,
      img_in_data_empty_n => img_in_data_empty_n,
      img_in_data_full_n => img_in_data_full_n,
      img_out_420_din(23 downto 0) => img_out_420_din(23 downto 0),
      img_out_data_full_n => img_out_data_full_n,
      internal_full_n_reg(0) => E(0),
      internal_full_n_reg_0 => internal_full_n_reg,
      internal_full_n_reg_1 => internal_full_n_reg_0,
      mOutPtr110_out => mOutPtr110_out,
      \reg_564_reg[23]_0\(23 downto 0) => D(23 downto 0),
      \tobool_i_i_1106_1_reg_1681_reg[0]_0\(7 downto 0) => kernel_2_2_4_fu_88(7 downto 0),
      \tobool_i_i_1106_2_reg_1688_reg[0]_0\(7 downto 0) => kernel_2_2_5_fu_92(7 downto 0),
      \tobool_i_i_1106_reg_1674_reg[0]_0\(7 downto 0) => kernel_2_2_3_fu_84(7 downto 0),
      \tobool_i_i_1126_reg_1660_reg[0]_0\(7 downto 0) => kernel_2_2_1_fu_76(7 downto 0),
      \tobool_i_i_2114_1_reg_1702_reg[0]_0\(7 downto 0) => kernel_2_2_7_fu_100(7 downto 0),
      \tobool_i_i_2114_2_reg_1709_reg[0]_0\(7 downto 0) => kernel_2_2_8_fu_104(7 downto 0),
      \tobool_i_i_2114_reg_1695_reg[0]_0\(7 downto 0) => kernel_2_2_6_fu_96(7 downto 0),
      \tobool_i_i_2135_reg_1667_reg[0]_0\(7 downto 0) => kernel_2_2_2_fu_80(7 downto 0),
      \tobool_i_i_reg_1653_reg[0]_0\(7 downto 0) => kernel_2_2_fu_72(7 downto 0)
    );
grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_n_14,
      Q => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_reg_144[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C000AAAACAAA"
    )
        port map (
      I0 => \i_reg_144_reg_n_3_[0]\,
      I1 => select_ln372_2_reg_468(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => icmp_ln372_reg_449,
      I5 => \^erode_0_9_1080_1920_2_3_3_1_1_u0_p_src_rows_read\,
      O => \i_reg_144[0]_i_1_n_3\
    );
\i_reg_144[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C000AAAACAAA"
    )
        port map (
      I0 => \i_reg_144_reg_n_3_[1]\,
      I1 => select_ln372_2_reg_468(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => icmp_ln372_reg_449,
      I5 => \^erode_0_9_1080_1920_2_3_3_1_1_u0_p_src_rows_read\,
      O => \i_reg_144[1]_i_1_n_3\
    );
\i_reg_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_reg_144[0]_i_1_n_3\,
      Q => \i_reg_144_reg_n_3_[0]\,
      R => '0'
    );
\i_reg_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_reg_144[1]_i_1_n_3\,
      Q => \i_reg_144_reg_n_3_[1]\,
      R => '0'
    );
\icmp_ln372_reg_449[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => indvar_flatten_reg_133_reg(1),
      I1 => indvar_flatten_reg_133_reg(2),
      I2 => indvar_flatten_reg_133_reg(0),
      I3 => indvar_flatten_reg_133_reg(3),
      O => ap_condition_pp0_exit_iter0_state2
    );
\icmp_ln372_reg_449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_condition_pp0_exit_iter0_state2,
      Q => icmp_ln372_reg_449,
      R => '0'
    );
\icmp_ln373_reg_453[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => j_reg_155(0),
      I1 => j_reg_155(1),
      O => p_0_in
    );
\icmp_ln373_reg_453_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln372_reg_458[1]_i_1_n_3\,
      D => p_0_in,
      Q => icmp_ln373_reg_453,
      R => '0'
    );
\indvar_flatten_reg_133[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_133_reg(0),
      O => add_ln372_fu_185_p2(0)
    );
\indvar_flatten_reg_133[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_133_reg(0),
      I1 => indvar_flatten_reg_133_reg(1),
      O => add_ln372_fu_185_p2(1)
    );
\indvar_flatten_reg_133[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten_reg_133_reg(0),
      I1 => indvar_flatten_reg_133_reg(1),
      I2 => indvar_flatten_reg_133_reg(2),
      O => add_ln372_fu_185_p2(2)
    );
\indvar_flatten_reg_133[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten_reg_133_reg(1),
      I1 => indvar_flatten_reg_133_reg(0),
      I2 => indvar_flatten_reg_133_reg(2),
      I3 => indvar_flatten_reg_133_reg(3),
      O => add_ln372_fu_185_p2(3)
    );
\indvar_flatten_reg_133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1330,
      D => add_ln372_fu_185_p2(0),
      Q => indvar_flatten_reg_133_reg(0),
      R => indvar_flatten_reg_133
    );
\indvar_flatten_reg_133_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1330,
      D => add_ln372_fu_185_p2(1),
      Q => indvar_flatten_reg_133_reg(1),
      R => indvar_flatten_reg_133
    );
\indvar_flatten_reg_133_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1330,
      D => add_ln372_fu_185_p2(2),
      Q => indvar_flatten_reg_133_reg(2),
      R => indvar_flatten_reg_133
    );
\indvar_flatten_reg_133_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1330,
      D => add_ln372_fu_185_p2(3),
      Q => indvar_flatten_reg_133_reg(3),
      R => indvar_flatten_reg_133
    );
\int_kernel_shift[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B78FFFF4B780000"
    )
        port map (
      I0 => mul_i_mid1_reg_463(0),
      I1 => icmp_ln373_reg_453,
      I2 => select_ln372_reg_458(0),
      I3 => mul_i_reg_444(0),
      I4 => \^erode_0_9_1080_1920_2_3_3_1_1_u0_kernel_ce0\,
      I5 => \int_kernel_shift_reg[0]\,
      O => \mul_i_mid1_reg_463_reg[0]_0\
    );
\int_kernel_shift[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      O => \^erode_0_9_1080_1920_2_3_3_1_1_u0_kernel_ce0\
    );
\int_kernel_shift[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_address0(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \int_kernel_shift_reg[1]\,
      O => \ap_CS_fsm_reg[1]_0\
    );
\int_kernel_shift[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F60906F906F9F60"
    )
        port map (
      I0 => mul_i_mid1_reg_463(1),
      I1 => \int_kernel_shift[1]_i_3_n_3\,
      I2 => icmp_ln373_reg_453,
      I3 => select_ln372_reg_458(1),
      I4 => mul_i_reg_444(1),
      I5 => \int_kernel_shift[1]_i_4_n_3\,
      O => erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_address0(1)
    );
\int_kernel_shift[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_i_mid1_reg_463(0),
      I1 => select_ln372_reg_458(0),
      O => \int_kernel_shift[1]_i_3_n_3\
    );
\int_kernel_shift[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_i_reg_444(0),
      I1 => select_ln372_reg_458(0),
      O => \int_kernel_shift[1]_i_4_n_3\
    );
\j_reg_155[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => j_reg_155(0),
      I1 => j_reg_155(1),
      O => add_ln373_fu_261_p2(0)
    );
\j_reg_155[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => img_in_cols_c10_empty_n,
      I1 => img_in_rows_c9_empty_n,
      I2 => \indvar_flatten_reg_133_reg[3]_0\,
      I3 => ap_start,
      I4 => \^q\(0),
      I5 => indvar_flatten_reg_1330,
      O => indvar_flatten_reg_133
    );
\j_reg_155[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_133_reg(1),
      I1 => indvar_flatten_reg_133_reg(2),
      I2 => indvar_flatten_reg_133_reg(0),
      I3 => indvar_flatten_reg_133_reg(3),
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0,
      O => indvar_flatten_reg_1330
    );
\j_reg_155[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg_155(0),
      I1 => j_reg_155(1),
      O => add_ln373_fu_261_p2(1)
    );
\j_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1330,
      D => add_ln373_fu_261_p2(0),
      Q => j_reg_155(0),
      R => indvar_flatten_reg_133
    );
\j_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1330,
      D => add_ln373_fu_261_p2(1),
      Q => j_reg_155(1),
      R => indvar_flatten_reg_133
    );
\kernel_2_2_1_fu_76[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => select_ln372_2_reg_468_pp0_iter1_reg(0),
      I1 => select_ln372_2_reg_468_pp0_iter1_reg(1),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => select_ln372_reg_458_pp0_iter1_reg(0),
      I4 => select_ln372_reg_458_pp0_iter1_reg(1),
      O => kernel_2_2_1_fu_760
    );
\kernel_2_2_1_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_1_fu_760,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(0),
      Q => kernel_2_2_1_fu_76(0),
      R => '0'
    );
\kernel_2_2_1_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_1_fu_760,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(1),
      Q => kernel_2_2_1_fu_76(1),
      R => '0'
    );
\kernel_2_2_1_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_1_fu_760,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(2),
      Q => kernel_2_2_1_fu_76(2),
      R => '0'
    );
\kernel_2_2_1_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_1_fu_760,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(3),
      Q => kernel_2_2_1_fu_76(3),
      R => '0'
    );
\kernel_2_2_1_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_1_fu_760,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(4),
      Q => kernel_2_2_1_fu_76(4),
      R => '0'
    );
\kernel_2_2_1_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_1_fu_760,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(5),
      Q => kernel_2_2_1_fu_76(5),
      R => '0'
    );
\kernel_2_2_1_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_1_fu_760,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(6),
      Q => kernel_2_2_1_fu_76(6),
      R => '0'
    );
\kernel_2_2_1_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_1_fu_760,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(7),
      Q => kernel_2_2_1_fu_76(7),
      R => '0'
    );
\kernel_2_2_2_fu_80[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => select_ln372_2_reg_468_pp0_iter1_reg(0),
      I1 => select_ln372_2_reg_468_pp0_iter1_reg(1),
      I2 => select_ln372_reg_458_pp0_iter1_reg(1),
      I3 => ap_enable_reg_pp0_iter2,
      O => kernel_2_2_2_fu_800
    );
\kernel_2_2_2_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_2_fu_800,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(0),
      Q => kernel_2_2_2_fu_80(0),
      R => '0'
    );
\kernel_2_2_2_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_2_fu_800,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(1),
      Q => kernel_2_2_2_fu_80(1),
      R => '0'
    );
\kernel_2_2_2_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_2_fu_800,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(2),
      Q => kernel_2_2_2_fu_80(2),
      R => '0'
    );
\kernel_2_2_2_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_2_fu_800,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(3),
      Q => kernel_2_2_2_fu_80(3),
      R => '0'
    );
\kernel_2_2_2_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_2_fu_800,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(4),
      Q => kernel_2_2_2_fu_80(4),
      R => '0'
    );
\kernel_2_2_2_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_2_fu_800,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(5),
      Q => kernel_2_2_2_fu_80(5),
      R => '0'
    );
\kernel_2_2_2_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_2_fu_800,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(6),
      Q => kernel_2_2_2_fu_80(6),
      R => '0'
    );
\kernel_2_2_2_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_2_fu_800,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(7),
      Q => kernel_2_2_2_fu_80(7),
      R => '0'
    );
\kernel_2_2_3_fu_84[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => select_ln372_2_reg_468_pp0_iter1_reg(1),
      I1 => select_ln372_2_reg_468_pp0_iter1_reg(0),
      I2 => select_ln372_reg_458_pp0_iter1_reg(0),
      I3 => select_ln372_reg_458_pp0_iter1_reg(1),
      I4 => ap_enable_reg_pp0_iter2,
      O => kernel_2_2_3_fu_840
    );
\kernel_2_2_3_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_3_fu_840,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(0),
      Q => kernel_2_2_3_fu_84(0),
      R => '0'
    );
\kernel_2_2_3_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_3_fu_840,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(1),
      Q => kernel_2_2_3_fu_84(1),
      R => '0'
    );
\kernel_2_2_3_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_3_fu_840,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(2),
      Q => kernel_2_2_3_fu_84(2),
      R => '0'
    );
\kernel_2_2_3_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_3_fu_840,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(3),
      Q => kernel_2_2_3_fu_84(3),
      R => '0'
    );
\kernel_2_2_3_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_3_fu_840,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(4),
      Q => kernel_2_2_3_fu_84(4),
      R => '0'
    );
\kernel_2_2_3_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_3_fu_840,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(5),
      Q => kernel_2_2_3_fu_84(5),
      R => '0'
    );
\kernel_2_2_3_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_3_fu_840,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(6),
      Q => kernel_2_2_3_fu_84(6),
      R => '0'
    );
\kernel_2_2_3_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_3_fu_840,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(7),
      Q => kernel_2_2_3_fu_84(7),
      R => '0'
    );
\kernel_2_2_4_fu_88[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => select_ln372_reg_458_pp0_iter1_reg(0),
      I2 => select_ln372_reg_458_pp0_iter1_reg(1),
      I3 => select_ln372_2_reg_468_pp0_iter1_reg(1),
      I4 => select_ln372_2_reg_468_pp0_iter1_reg(0),
      O => kernel_2_2_4_fu_880
    );
\kernel_2_2_4_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_4_fu_880,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(0),
      Q => kernel_2_2_4_fu_88(0),
      R => '0'
    );
\kernel_2_2_4_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_4_fu_880,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(1),
      Q => kernel_2_2_4_fu_88(1),
      R => '0'
    );
\kernel_2_2_4_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_4_fu_880,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(2),
      Q => kernel_2_2_4_fu_88(2),
      R => '0'
    );
\kernel_2_2_4_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_4_fu_880,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(3),
      Q => kernel_2_2_4_fu_88(3),
      R => '0'
    );
\kernel_2_2_4_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_4_fu_880,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(4),
      Q => kernel_2_2_4_fu_88(4),
      R => '0'
    );
\kernel_2_2_4_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_4_fu_880,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(5),
      Q => kernel_2_2_4_fu_88(5),
      R => '0'
    );
\kernel_2_2_4_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_4_fu_880,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(6),
      Q => kernel_2_2_4_fu_88(6),
      R => '0'
    );
\kernel_2_2_4_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_4_fu_880,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(7),
      Q => kernel_2_2_4_fu_88(7),
      R => '0'
    );
\kernel_2_2_5_fu_92[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => select_ln372_2_reg_468_pp0_iter1_reg(1),
      I1 => select_ln372_2_reg_468_pp0_iter1_reg(0),
      I2 => select_ln372_reg_458_pp0_iter1_reg(1),
      I3 => ap_enable_reg_pp0_iter2,
      O => kernel_2_2_5_fu_920
    );
\kernel_2_2_5_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_5_fu_920,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(0),
      Q => kernel_2_2_5_fu_92(0),
      R => '0'
    );
\kernel_2_2_5_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_5_fu_920,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(1),
      Q => kernel_2_2_5_fu_92(1),
      R => '0'
    );
\kernel_2_2_5_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_5_fu_920,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(2),
      Q => kernel_2_2_5_fu_92(2),
      R => '0'
    );
\kernel_2_2_5_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_5_fu_920,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(3),
      Q => kernel_2_2_5_fu_92(3),
      R => '0'
    );
\kernel_2_2_5_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_5_fu_920,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(4),
      Q => kernel_2_2_5_fu_92(4),
      R => '0'
    );
\kernel_2_2_5_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_5_fu_920,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(5),
      Q => kernel_2_2_5_fu_92(5),
      R => '0'
    );
\kernel_2_2_5_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_5_fu_920,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(6),
      Q => kernel_2_2_5_fu_92(6),
      R => '0'
    );
\kernel_2_2_5_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_5_fu_920,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(7),
      Q => kernel_2_2_5_fu_92(7),
      R => '0'
    );
\kernel_2_2_6_fu_96[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => select_ln372_reg_458_pp0_iter1_reg(0),
      I1 => select_ln372_reg_458_pp0_iter1_reg(1),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => select_ln372_2_reg_468_pp0_iter1_reg(1),
      O => kernel_2_2_6_fu_960
    );
\kernel_2_2_6_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_6_fu_960,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(0),
      Q => kernel_2_2_6_fu_96(0),
      R => '0'
    );
\kernel_2_2_6_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_6_fu_960,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(1),
      Q => kernel_2_2_6_fu_96(1),
      R => '0'
    );
\kernel_2_2_6_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_6_fu_960,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(2),
      Q => kernel_2_2_6_fu_96(2),
      R => '0'
    );
\kernel_2_2_6_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_6_fu_960,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(3),
      Q => kernel_2_2_6_fu_96(3),
      R => '0'
    );
\kernel_2_2_6_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_6_fu_960,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(4),
      Q => kernel_2_2_6_fu_96(4),
      R => '0'
    );
\kernel_2_2_6_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_6_fu_960,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(5),
      Q => kernel_2_2_6_fu_96(5),
      R => '0'
    );
\kernel_2_2_6_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_6_fu_960,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(6),
      Q => kernel_2_2_6_fu_96(6),
      R => '0'
    );
\kernel_2_2_6_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_6_fu_960,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(7),
      Q => kernel_2_2_6_fu_96(7),
      R => '0'
    );
\kernel_2_2_7_fu_100[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => select_ln372_reg_458_pp0_iter1_reg(0),
      I2 => select_ln372_reg_458_pp0_iter1_reg(1),
      I3 => select_ln372_2_reg_468_pp0_iter1_reg(1),
      O => kernel_2_2_7_fu_1000
    );
\kernel_2_2_7_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_7_fu_1000,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(0),
      Q => kernel_2_2_7_fu_100(0),
      R => '0'
    );
\kernel_2_2_7_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_7_fu_1000,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(1),
      Q => kernel_2_2_7_fu_100(1),
      R => '0'
    );
\kernel_2_2_7_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_7_fu_1000,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(2),
      Q => kernel_2_2_7_fu_100(2),
      R => '0'
    );
\kernel_2_2_7_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_7_fu_1000,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(3),
      Q => kernel_2_2_7_fu_100(3),
      R => '0'
    );
\kernel_2_2_7_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_7_fu_1000,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(4),
      Q => kernel_2_2_7_fu_100(4),
      R => '0'
    );
\kernel_2_2_7_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_7_fu_1000,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(5),
      Q => kernel_2_2_7_fu_100(5),
      R => '0'
    );
\kernel_2_2_7_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_7_fu_1000,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(6),
      Q => kernel_2_2_7_fu_100(6),
      R => '0'
    );
\kernel_2_2_7_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_7_fu_1000,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(7),
      Q => kernel_2_2_7_fu_100(7),
      R => '0'
    );
\kernel_2_2_8_fu_104[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => select_ln372_2_reg_468_pp0_iter1_reg(1),
      I1 => select_ln372_reg_458_pp0_iter1_reg(1),
      I2 => ap_enable_reg_pp0_iter2,
      O => kernel_2_2_8_fu_1040
    );
\kernel_2_2_8_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_8_fu_1040,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(0),
      Q => kernel_2_2_8_fu_104(0),
      R => '0'
    );
\kernel_2_2_8_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_8_fu_1040,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(1),
      Q => kernel_2_2_8_fu_104(1),
      R => '0'
    );
\kernel_2_2_8_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_8_fu_1040,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(2),
      Q => kernel_2_2_8_fu_104(2),
      R => '0'
    );
\kernel_2_2_8_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_8_fu_1040,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(3),
      Q => kernel_2_2_8_fu_104(3),
      R => '0'
    );
\kernel_2_2_8_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_8_fu_1040,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(4),
      Q => kernel_2_2_8_fu_104(4),
      R => '0'
    );
\kernel_2_2_8_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_8_fu_1040,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(5),
      Q => kernel_2_2_8_fu_104(5),
      R => '0'
    );
\kernel_2_2_8_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_8_fu_1040,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(6),
      Q => kernel_2_2_8_fu_104(6),
      R => '0'
    );
\kernel_2_2_8_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_8_fu_1040,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(7),
      Q => kernel_2_2_8_fu_104(7),
      R => '0'
    );
\kernel_2_2_fu_72[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => select_ln372_reg_458_pp0_iter1_reg(0),
      I1 => select_ln372_reg_458_pp0_iter1_reg(1),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => select_ln372_2_reg_468_pp0_iter1_reg(0),
      I4 => select_ln372_2_reg_468_pp0_iter1_reg(1),
      O => kernel_2_2_fu_720
    );
\kernel_2_2_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_fu_720,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(0),
      Q => kernel_2_2_fu_72(0),
      R => '0'
    );
\kernel_2_2_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_fu_720,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(1),
      Q => kernel_2_2_fu_72(1),
      R => '0'
    );
\kernel_2_2_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_fu_720,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(2),
      Q => kernel_2_2_fu_72(2),
      R => '0'
    );
\kernel_2_2_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_fu_720,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(3),
      Q => kernel_2_2_fu_72(3),
      R => '0'
    );
\kernel_2_2_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_fu_720,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(4),
      Q => kernel_2_2_fu_72(4),
      R => '0'
    );
\kernel_2_2_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_fu_720,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(5),
      Q => kernel_2_2_fu_72(5),
      R => '0'
    );
\kernel_2_2_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_fu_720,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(6),
      Q => kernel_2_2_fu_72(6),
      R => '0'
    );
\kernel_2_2_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_2_2_fu_720,
      D => \kernel_2_2_7_fu_100_reg[7]_0\(7),
      Q => kernel_2_2_fu_72(7),
      R => '0'
    );
\mul_i_mid1_reg_463[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => icmp_ln372_reg_449,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \i_reg_144_reg_n_3_[0]\,
      I3 => select_ln372_2_reg_468(0),
      O => \mul_i_mid1_reg_463[0]_i_1_n_3\
    );
\mul_i_mid1_reg_463[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3353"
    )
        port map (
      I0 => select_ln372_2_reg_468(1),
      I1 => \i_reg_144_reg_n_3_[1]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln372_reg_449,
      O => \mul_i_mid1_reg_463[1]_i_1_n_3\
    );
\mul_i_mid1_reg_463[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B4F0000"
    )
        port map (
      I0 => icmp_ln372_reg_449,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \i_reg_144_reg_n_3_[1]\,
      I3 => select_ln372_2_reg_468(1),
      I4 => i_cast_i_fu_191_p1(0),
      O => \mul_i_mid1_reg_463[2]_i_1_n_3\
    );
\mul_i_mid1_reg_463_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln372_reg_458[1]_i_1_n_3\,
      D => \mul_i_mid1_reg_463[0]_i_1_n_3\,
      Q => mul_i_mid1_reg_463(0),
      R => '0'
    );
\mul_i_mid1_reg_463_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln372_reg_458[1]_i_1_n_3\,
      D => \mul_i_mid1_reg_463[1]_i_1_n_3\,
      Q => mul_i_mid1_reg_463(1),
      R => '0'
    );
\mul_i_mid1_reg_463_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln372_reg_458[1]_i_1_n_3\,
      D => \mul_i_mid1_reg_463[2]_i_1_n_3\,
      Q => mul_i_mid1_reg_463(2),
      R => '0'
    );
\mul_i_mid1_reg_463_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln372_reg_458[1]_i_1_n_3\,
      D => \mul_i_reg_444[2]_i_1_n_3\,
      Q => mul_i_mid1_reg_463(3),
      R => '0'
    );
\mul_i_reg_444[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => select_ln372_2_reg_468(0),
      I1 => \i_reg_144_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => icmp_ln372_reg_449,
      O => i_cast_i_fu_191_p1(0)
    );
\mul_i_reg_444[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559A65AA"
    )
        port map (
      I0 => i_cast_i_fu_191_p1(0),
      I1 => icmp_ln372_reg_449,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \i_reg_144_reg_n_3_[1]\,
      I4 => select_ln372_2_reg_468(1),
      O => \mul_i_reg_444[1]_i_1_n_3\
    );
\mul_i_reg_444[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCAC"
    )
        port map (
      I0 => select_ln372_2_reg_468(1),
      I1 => \i_reg_144_reg_n_3_[1]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln372_reg_449,
      I4 => i_cast_i_fu_191_p1(0),
      O => \mul_i_reg_444[2]_i_1_n_3\
    );
\mul_i_reg_444[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => i_cast_i_fu_191_p1(0),
      I1 => icmp_ln372_reg_449,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \i_reg_144_reg_n_3_[1]\,
      I4 => select_ln372_2_reg_468(1),
      O => \mul_i_reg_444[3]_i_1_n_3\
    );
\mul_i_reg_444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_cast_i_fu_191_p1(0),
      Q => mul_i_reg_444(0),
      R => '0'
    );
\mul_i_reg_444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \mul_i_reg_444[1]_i_1_n_3\,
      Q => mul_i_reg_444(1),
      R => '0'
    );
\mul_i_reg_444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \mul_i_reg_444[2]_i_1_n_3\,
      Q => mul_i_reg_444(2),
      R => '0'
    );
\mul_i_reg_444_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \mul_i_reg_444[3]_i_1_n_3\,
      Q => mul_i_reg_444(3),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(0),
      Q => p_src_cols_read_reg_434(0),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(10),
      Q => p_src_cols_read_reg_434(10),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(11),
      Q => p_src_cols_read_reg_434(11),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(12),
      Q => p_src_cols_read_reg_434(12),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(13),
      Q => p_src_cols_read_reg_434(13),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(14),
      Q => p_src_cols_read_reg_434(14),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(15),
      Q => p_src_cols_read_reg_434(15),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(1),
      Q => p_src_cols_read_reg_434(1),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(2),
      Q => p_src_cols_read_reg_434(2),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(3),
      Q => p_src_cols_read_reg_434(3),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(4),
      Q => p_src_cols_read_reg_434(4),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(5),
      Q => p_src_cols_read_reg_434(5),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(6),
      Q => p_src_cols_read_reg_434(6),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(7),
      Q => p_src_cols_read_reg_434(7),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(8),
      Q => p_src_cols_read_reg_434(8),
      R => '0'
    );
\p_src_cols_read_reg_434_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_cols_dout(9),
      Q => p_src_cols_read_reg_434(9),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(0),
      Q => p_src_rows_read_reg_429(0),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(10),
      Q => p_src_rows_read_reg_429(10),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(11),
      Q => p_src_rows_read_reg_429(11),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(12),
      Q => p_src_rows_read_reg_429(12),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(13),
      Q => p_src_rows_read_reg_429(13),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(14),
      Q => p_src_rows_read_reg_429(14),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(15),
      Q => p_src_rows_read_reg_429(15),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(1),
      Q => p_src_rows_read_reg_429(1),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(2),
      Q => p_src_rows_read_reg_429(2),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(3),
      Q => p_src_rows_read_reg_429(3),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(4),
      Q => p_src_rows_read_reg_429(4),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(5),
      Q => p_src_rows_read_reg_429(5),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(6),
      Q => p_src_rows_read_reg_429(6),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(7),
      Q => p_src_rows_read_reg_429(7),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(8),
      Q => p_src_rows_read_reg_429(8),
      R => '0'
    );
\p_src_rows_read_reg_429_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_src_rows_dout(9),
      Q => p_src_rows_read_reg_429(9),
      R => '0'
    );
\select_ln372_2_reg_468[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => j_reg_155(1),
      I1 => j_reg_155(0),
      I2 => i_cast_i_fu_191_p1(0),
      I3 => indvar_flatten_reg_1330,
      I4 => select_ln372_2_reg_468(0),
      O => \select_ln372_2_reg_468[0]_i_1_n_3\
    );
\select_ln372_2_reg_468[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => i_cast_i_fu_191_p1(0),
      I1 => j_reg_155(0),
      I2 => j_reg_155(1),
      I3 => \i_cast_i_fu_191_p1__0\(1),
      I4 => indvar_flatten_reg_1330,
      I5 => select_ln372_2_reg_468(1),
      O => \select_ln372_2_reg_468[1]_i_1_n_3\
    );
\select_ln372_2_reg_468[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => select_ln372_2_reg_468(1),
      I1 => \i_reg_144_reg_n_3_[1]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => icmp_ln372_reg_449,
      O => \i_cast_i_fu_191_p1__0\(1)
    );
\select_ln372_2_reg_468_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln372_2_reg_468(0),
      Q => select_ln372_2_reg_468_pp0_iter1_reg(0),
      R => '0'
    );
\select_ln372_2_reg_468_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln372_2_reg_468(1),
      Q => select_ln372_2_reg_468_pp0_iter1_reg(1),
      R => '0'
    );
\select_ln372_2_reg_468_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln372_2_reg_468[0]_i_1_n_3\,
      Q => select_ln372_2_reg_468(0),
      R => '0'
    );
\select_ln372_2_reg_468_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln372_2_reg_468[1]_i_1_n_3\,
      Q => select_ln372_2_reg_468(1),
      R => '0'
    );
\select_ln372_reg_458[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => j_reg_155(1),
      I1 => j_reg_155(0),
      O => select_ln372_fu_221_p3(0)
    );
\select_ln372_reg_458[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA2A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => indvar_flatten_reg_133_reg(3),
      I2 => indvar_flatten_reg_133_reg(0),
      I3 => indvar_flatten_reg_133_reg(2),
      I4 => indvar_flatten_reg_133_reg(1),
      O => \select_ln372_reg_458[1]_i_1_n_3\
    );
\select_ln372_reg_458[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_155(1),
      I1 => j_reg_155(0),
      O => select_ln372_fu_221_p3(1)
    );
\select_ln372_reg_458_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln372_reg_458(0),
      Q => select_ln372_reg_458_pp0_iter1_reg(0),
      R => '0'
    );
\select_ln372_reg_458_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln372_reg_458(1),
      Q => select_ln372_reg_458_pp0_iter1_reg(1),
      R => '0'
    );
\select_ln372_reg_458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln372_reg_458[1]_i_1_n_3\,
      D => select_ln372_fu_221_p3(0),
      Q => select_ln372_reg_458(0),
      R => '0'
    );
\select_ln372_reg_458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln372_reg_458[1]_i_1_n_3\,
      D => select_ln372_fu_221_p3(1),
      Q => select_ln372_reg_458(1),
      R => '0'
    );
\trunc_ln344_reg_510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(0),
      Q => trunc_ln344_reg_510(0),
      R => '0'
    );
\trunc_ln344_reg_510_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(10),
      Q => trunc_ln344_reg_510(10),
      R => '0'
    );
\trunc_ln344_reg_510_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(11),
      Q => trunc_ln344_reg_510(11),
      R => '0'
    );
\trunc_ln344_reg_510_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(12),
      Q => trunc_ln344_reg_510(12),
      R => '0'
    );
\trunc_ln344_reg_510_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(13),
      Q => trunc_ln344_reg_510(13),
      R => '0'
    );
\trunc_ln344_reg_510_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(14),
      Q => trunc_ln344_reg_510(14),
      R => '0'
    );
\trunc_ln344_reg_510_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(15),
      Q => trunc_ln344_reg_510(15),
      R => '0'
    );
\trunc_ln344_reg_510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(1),
      Q => trunc_ln344_reg_510(1),
      R => '0'
    );
\trunc_ln344_reg_510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(2),
      Q => trunc_ln344_reg_510(2),
      R => '0'
    );
\trunc_ln344_reg_510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(3),
      Q => trunc_ln344_reg_510(3),
      R => '0'
    );
\trunc_ln344_reg_510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(4),
      Q => trunc_ln344_reg_510(4),
      R => '0'
    );
\trunc_ln344_reg_510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(5),
      Q => trunc_ln344_reg_510(5),
      R => '0'
    );
\trunc_ln344_reg_510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(6),
      Q => trunc_ln344_reg_510(6),
      R => '0'
    );
\trunc_ln344_reg_510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(7),
      Q => trunc_ln344_reg_510(7),
      R => '0'
    );
\trunc_ln344_reg_510_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(8),
      Q => trunc_ln344_reg_510(8),
      R => '0'
    );
\trunc_ln344_reg_510_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_rows_read_reg_429(9),
      Q => trunc_ln344_reg_510(9),
      R => '0'
    );
\trunc_ln345_reg_515_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(0),
      Q => trunc_ln345_reg_515(0),
      R => '0'
    );
\trunc_ln345_reg_515_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(10),
      Q => trunc_ln345_reg_515(10),
      R => '0'
    );
\trunc_ln345_reg_515_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(11),
      Q => trunc_ln345_reg_515(11),
      R => '0'
    );
\trunc_ln345_reg_515_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(12),
      Q => trunc_ln345_reg_515(12),
      R => '0'
    );
\trunc_ln345_reg_515_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(13),
      Q => trunc_ln345_reg_515(13),
      R => '0'
    );
\trunc_ln345_reg_515_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(14),
      Q => trunc_ln345_reg_515(14),
      R => '0'
    );
\trunc_ln345_reg_515_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(15),
      Q => trunc_ln345_reg_515(15),
      R => '0'
    );
\trunc_ln345_reg_515_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(1),
      Q => trunc_ln345_reg_515(1),
      R => '0'
    );
\trunc_ln345_reg_515_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(2),
      Q => trunc_ln345_reg_515(2),
      R => '0'
    );
\trunc_ln345_reg_515_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(3),
      Q => trunc_ln345_reg_515(3),
      R => '0'
    );
\trunc_ln345_reg_515_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(4),
      Q => trunc_ln345_reg_515(4),
      R => '0'
    );
\trunc_ln345_reg_515_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(5),
      Q => trunc_ln345_reg_515(5),
      R => '0'
    );
\trunc_ln345_reg_515_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(6),
      Q => trunc_ln345_reg_515(6),
      R => '0'
    );
\trunc_ln345_reg_515_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(7),
      Q => trunc_ln345_reg_515(7),
      R => '0'
    );
\trunc_ln345_reg_515_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(8),
      Q => trunc_ln345_reg_515(8),
      R => '0'
    );
\trunc_ln345_reg_515_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => p_src_cols_read_reg_434(9),
      Q => trunc_ln345_reg_515(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0_erode_accel is
  port (
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    stream_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TVALID : in STD_LOGIC;
    stream_in_TREADY : out STD_LOGIC;
    stream_out_TVALID : out STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of composable_pr_1_dilate_erode_erode_accel_0_erode_accel : entity is 32;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of composable_pr_1_dilate_erode_erode_accel_0_erode_accel : entity is 7;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of composable_pr_1_dilate_erode_erode_accel_0_erode_accel : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of composable_pr_1_dilate_erode_erode_accel_0_erode_accel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of composable_pr_1_dilate_erode_erode_accel_0_erode_accel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of composable_pr_1_dilate_erode_erode_accel_0_erode_accel : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of composable_pr_1_dilate_erode_erode_accel_0_erode_accel : entity is "erode_accel";
  attribute hls_module : string;
  attribute hls_module of composable_pr_1_dilate_erode_erode_accel_0_erode_accel : entity is "yes";
end composable_pr_1_dilate_erode_erode_accel_0_erode_accel;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0_erode_accel is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : STD_LOGIC;
  signal AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read : STD_LOGIC;
  signal AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_419_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXIvideo2xfMat_24_9_1080_1920_1_U0_n_34 : STD_LOGIC;
  signal AXIvideo2xfMat_24_9_1080_1920_1_U0_n_35 : STD_LOGIC;
  signal AXIvideo2xfMat_24_9_1080_1920_1_U0_n_7 : STD_LOGIC;
  signal AXIvideo2xfMat_24_9_1080_1920_1_U0_n_8 : STD_LOGIC;
  signal AXIvideo2xfMat_24_9_1080_1920_1_U0_n_9 : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_0 : STD_LOGIC;
  signal ap_CS_fsm_state1_5 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg_n_3 : STD_LOGIC;
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control_s_axi_U_n_10 : STD_LOGIC;
  signal control_s_axi_U_n_11 : STD_LOGIC;
  signal control_s_axi_U_n_12 : STD_LOGIC;
  signal control_s_axi_U_n_13 : STD_LOGIC;
  signal control_s_axi_U_n_14 : STD_LOGIC;
  signal control_s_axi_U_n_15 : STD_LOGIC;
  signal control_s_axi_U_n_16 : STD_LOGIC;
  signal control_s_axi_U_n_17 : STD_LOGIC;
  signal control_s_axi_U_n_18 : STD_LOGIC;
  signal control_s_axi_U_n_19 : STD_LOGIC;
  signal control_s_axi_U_n_20 : STD_LOGIC;
  signal control_s_axi_U_n_21 : STD_LOGIC;
  signal control_s_axi_U_n_22 : STD_LOGIC;
  signal control_s_axi_U_n_23 : STD_LOGIC;
  signal control_s_axi_U_n_24 : STD_LOGIC;
  signal control_s_axi_U_n_25 : STD_LOGIC;
  signal control_s_axi_U_n_26 : STD_LOGIC;
  signal control_s_axi_U_n_27 : STD_LOGIC;
  signal control_s_axi_U_n_28 : STD_LOGIC;
  signal control_s_axi_U_n_29 : STD_LOGIC;
  signal control_s_axi_U_n_3 : STD_LOGIC;
  signal control_s_axi_U_n_30 : STD_LOGIC;
  signal control_s_axi_U_n_31 : STD_LOGIC;
  signal control_s_axi_U_n_32 : STD_LOGIC;
  signal control_s_axi_U_n_33 : STD_LOGIC;
  signal control_s_axi_U_n_34 : STD_LOGIC;
  signal control_s_axi_U_n_35 : STD_LOGIC;
  signal control_s_axi_U_n_36 : STD_LOGIC;
  signal control_s_axi_U_n_37 : STD_LOGIC;
  signal control_s_axi_U_n_38 : STD_LOGIC;
  signal control_s_axi_U_n_39 : STD_LOGIC;
  signal control_s_axi_U_n_4 : STD_LOGIC;
  signal control_s_axi_U_n_40 : STD_LOGIC;
  signal control_s_axi_U_n_41 : STD_LOGIC;
  signal control_s_axi_U_n_42 : STD_LOGIC;
  signal control_s_axi_U_n_43 : STD_LOGIC;
  signal control_s_axi_U_n_44 : STD_LOGIC;
  signal control_s_axi_U_n_45 : STD_LOGIC;
  signal control_s_axi_U_n_46 : STD_LOGIC;
  signal control_s_axi_U_n_47 : STD_LOGIC;
  signal control_s_axi_U_n_48 : STD_LOGIC;
  signal control_s_axi_U_n_49 : STD_LOGIC;
  signal control_s_axi_U_n_5 : STD_LOGIC;
  signal control_s_axi_U_n_50 : STD_LOGIC;
  signal control_s_axi_U_n_51 : STD_LOGIC;
  signal control_s_axi_U_n_52 : STD_LOGIC;
  signal control_s_axi_U_n_53 : STD_LOGIC;
  signal control_s_axi_U_n_54 : STD_LOGIC;
  signal control_s_axi_U_n_55 : STD_LOGIC;
  signal control_s_axi_U_n_56 : STD_LOGIC;
  signal control_s_axi_U_n_57 : STD_LOGIC;
  signal control_s_axi_U_n_58 : STD_LOGIC;
  signal control_s_axi_U_n_59 : STD_LOGIC;
  signal control_s_axi_U_n_6 : STD_LOGIC;
  signal control_s_axi_U_n_60 : STD_LOGIC;
  signal control_s_axi_U_n_61 : STD_LOGIC;
  signal control_s_axi_U_n_62 : STD_LOGIC;
  signal control_s_axi_U_n_63 : STD_LOGIC;
  signal control_s_axi_U_n_64 : STD_LOGIC;
  signal control_s_axi_U_n_65 : STD_LOGIC;
  signal control_s_axi_U_n_66 : STD_LOGIC;
  signal control_s_axi_U_n_67 : STD_LOGIC;
  signal control_s_axi_U_n_68 : STD_LOGIC;
  signal control_s_axi_U_n_7 : STD_LOGIC;
  signal control_s_axi_U_n_70 : STD_LOGIC;
  signal control_s_axi_U_n_72 : STD_LOGIC;
  signal control_s_axi_U_n_73 : STD_LOGIC;
  signal control_s_axi_U_n_74 : STD_LOGIC;
  signal control_s_axi_U_n_8 : STD_LOGIC;
  signal control_s_axi_U_n_9 : STD_LOGIC;
  signal erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready : STD_LOGIC;
  signal erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read : STD_LOGIC;
  signal erode_0_9_1080_1920_2_3_3_1_1_U0_img_out_420_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_address0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0 : STD_LOGIC;
  signal erode_0_9_1080_1920_2_3_3_1_1_U0_n_13 : STD_LOGIC;
  signal erode_0_9_1080_1920_2_3_3_1_1_U0_n_15 : STD_LOGIC;
  signal erode_0_9_1080_1920_2_3_3_1_1_U0_n_3 : STD_LOGIC;
  signal erode_0_9_1080_1920_2_3_3_1_1_U0_n_6 : STD_LOGIC;
  signal erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read : STD_LOGIC;
  signal \grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln878_4_reg_1743\ : STD_LOGIC;
  signal \grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln878_5_reg_1747\ : STD_LOGIC;
  signal grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read : STD_LOGIC;
  signal i_1_reg_2560 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2 : STD_LOGIC;
  signal icmp_ln195_fu_198_p2 : STD_LOGIC;
  signal img_in_cols_c10_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal img_in_cols_c10_empty_n : STD_LOGIC;
  signal img_in_cols_c10_full_n : STD_LOGIC;
  signal img_in_cols_c_U_n_37 : STD_LOGIC;
  signal img_in_cols_c_U_n_38 : STD_LOGIC;
  signal img_in_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_in_cols_c_empty_n : STD_LOGIC;
  signal img_in_cols_c_full_n : STD_LOGIC;
  signal img_in_data_U_n_29 : STD_LOGIC;
  signal img_in_data_U_n_30 : STD_LOGIC;
  signal img_in_data_U_n_31 : STD_LOGIC;
  signal img_in_data_U_n_32 : STD_LOGIC;
  signal img_in_data_U_n_33 : STD_LOGIC;
  signal img_in_data_U_n_34 : STD_LOGIC;
  signal img_in_data_U_n_35 : STD_LOGIC;
  signal img_in_data_U_n_36 : STD_LOGIC;
  signal img_in_data_U_n_37 : STD_LOGIC;
  signal img_in_data_U_n_38 : STD_LOGIC;
  signal img_in_data_U_n_39 : STD_LOGIC;
  signal img_in_data_U_n_40 : STD_LOGIC;
  signal img_in_data_U_n_41 : STD_LOGIC;
  signal img_in_data_U_n_42 : STD_LOGIC;
  signal img_in_data_U_n_43 : STD_LOGIC;
  signal img_in_data_U_n_44 : STD_LOGIC;
  signal img_in_data_U_n_45 : STD_LOGIC;
  signal img_in_data_U_n_46 : STD_LOGIC;
  signal img_in_data_U_n_47 : STD_LOGIC;
  signal img_in_data_U_n_48 : STD_LOGIC;
  signal img_in_data_U_n_49 : STD_LOGIC;
  signal img_in_data_U_n_50 : STD_LOGIC;
  signal img_in_data_U_n_51 : STD_LOGIC;
  signal img_in_data_U_n_52 : STD_LOGIC;
  signal img_in_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal img_in_data_empty_n : STD_LOGIC;
  signal img_in_data_full_n : STD_LOGIC;
  signal img_in_rows_c9_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal img_in_rows_c9_empty_n : STD_LOGIC;
  signal img_in_rows_c9_full_n : STD_LOGIC;
  signal img_in_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_in_rows_c_empty_n : STD_LOGIC;
  signal img_in_rows_c_full_n : STD_LOGIC;
  signal img_out_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_out_cols_c_empty_n : STD_LOGIC;
  signal img_out_cols_c_full_n : STD_LOGIC;
  signal img_out_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal img_out_data_empty_n : STD_LOGIC;
  signal img_out_data_full_n : STD_LOGIC;
  signal img_out_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_out_rows_c_empty_n : STD_LOGIC;
  signal img_out_rows_c_full_n : STD_LOGIC;
  signal int_kernel_ce1 : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[1]_i_6_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[2]_i_5_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[2]_i_6_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[4]_i_5_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[4]_i_6_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[4]_i_7_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[5]_i_6_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[5]_i_7_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[6]_i_5_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[6]_i_6_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[6]_i_7_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \kernel_2_2_fu_72_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal kernel_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_1 : STD_LOGIC;
  signal mOutPtr110_out_3 : STD_LOGIC;
  signal mOutPtr110_out_4 : STD_LOGIC;
  signal \rdata_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_10 : STD_LOGIC;
  signal start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_12 : STD_LOGIC;
  signal start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8 : STD_LOGIC;
  signal start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n : STD_LOGIC;
  signal start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_5 : STD_LOGIC;
  signal start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done : STD_LOGIC;
  signal xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start : STD_LOGIC;
  signal xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read : STD_LOGIC;
  signal xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read : STD_LOGIC;
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
  stream_out_TDEST(0) <= \<const0>\;
  stream_out_TID(0) <= \<const0>\;
  stream_out_TKEEP(2) <= \<const0>\;
  stream_out_TKEEP(1) <= \<const0>\;
  stream_out_TKEEP(0) <= \<const0>\;
  stream_out_TSTRB(2) <= \<const0>\;
  stream_out_TSTRB(1) <= \<const0>\;
  stream_out_TSTRB(0) <= \<const0>\;
AXIvideo2xfMat_24_9_1080_1920_1_U0: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_AXIvideo2xfMat_24_9_1080_1920_1_s
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      \B_V_data_1_state_reg[1]\ => stream_in_TREADY,
      CO(0) => icmp_ln128_fu_409_p2,
      D(31 downto 0) => img_in_cols_c_dout(31 downto 0),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[4]_0\ => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_35,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0_reg_0 => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_8,
      ap_enable_reg_pp1_iter1_reg_0 => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_ln132_reg_491_reg[0]_0\ => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_9,
      img_in_data_full_n => img_in_data_full_n,
      internal_empty_n_reg => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_34,
      \p_Val2_s_reg_282_reg[23]_0\(23 downto 0) => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_419_din(23 downto 0),
      \rows_reg_440_reg[31]_0\(31 downto 0) => img_in_rows_c_dout(31 downto 0),
      stream_in_TDATA(23 downto 0) => stream_in_TDATA(23 downto 0),
      stream_in_TLAST(0) => stream_in_TLAST(0),
      stream_in_TUSER(0) => stream_in_TUSER(0),
      stream_in_TVALID => stream_in_TVALID
    );
Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      img_in_cols_c_full_n => img_in_cols_c_full_n,
      img_in_rows_c_full_n => img_in_rows_c_full_n,
      img_out_cols_c_full_n => img_out_cols_c_full_n,
      img_out_rows_c_full_n => img_out_rows_c_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_12
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_73,
      Q => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_72,
      Q => ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg_n_3,
      R => '0'
    );
control_s_axi_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_control_s_axi
     port map (
      ADDRBWRADDR(1 downto 0) => erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_address0(3 downto 2),
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      CO(0) => icmp_ln195_fu_198_p2,
      D(7 downto 0) => kernel_q0(7 downto 0),
      DOADO(31) => control_s_axi_U_n_3,
      DOADO(30) => control_s_axi_U_n_4,
      DOADO(29) => control_s_axi_U_n_5,
      DOADO(28) => control_s_axi_U_n_6,
      DOADO(27) => control_s_axi_U_n_7,
      DOADO(26) => control_s_axi_U_n_8,
      DOADO(25) => control_s_axi_U_n_9,
      DOADO(24) => control_s_axi_U_n_10,
      DOADO(23) => control_s_axi_U_n_11,
      DOADO(22) => control_s_axi_U_n_12,
      DOADO(21) => control_s_axi_U_n_13,
      DOADO(20) => control_s_axi_U_n_14,
      DOADO(19) => control_s_axi_U_n_15,
      DOADO(18) => control_s_axi_U_n_16,
      DOADO(17) => control_s_axi_U_n_17,
      DOADO(16) => control_s_axi_U_n_18,
      DOADO(15) => control_s_axi_U_n_19,
      DOADO(14) => control_s_axi_U_n_20,
      DOADO(13) => control_s_axi_U_n_21,
      DOADO(12) => control_s_axi_U_n_22,
      DOADO(11) => control_s_axi_U_n_23,
      DOADO(10) => control_s_axi_U_n_24,
      DOADO(9) => control_s_axi_U_n_25,
      DOADO(8) => control_s_axi_U_n_26,
      DOADO(7) => control_s_axi_U_n_27,
      DOADO(6) => control_s_axi_U_n_28,
      DOADO(5) => control_s_axi_U_n_29,
      DOADO(4) => control_s_axi_U_n_30,
      DOADO(3) => control_s_axi_U_n_31,
      DOADO(2) => control_s_axi_U_n_32,
      DOADO(1) => control_s_axi_U_n_33,
      DOADO(0) => control_s_axi_U_n_34,
      DOBDO(31) => control_s_axi_U_n_35,
      DOBDO(30) => control_s_axi_U_n_36,
      DOBDO(29) => control_s_axi_U_n_37,
      DOBDO(28) => control_s_axi_U_n_38,
      DOBDO(27) => control_s_axi_U_n_39,
      DOBDO(26) => control_s_axi_U_n_40,
      DOBDO(25) => control_s_axi_U_n_41,
      DOBDO(24) => control_s_axi_U_n_42,
      DOBDO(23) => control_s_axi_U_n_43,
      DOBDO(22) => control_s_axi_U_n_44,
      DOBDO(21) => control_s_axi_U_n_45,
      DOBDO(20) => control_s_axi_U_n_46,
      DOBDO(19) => control_s_axi_U_n_47,
      DOBDO(18) => control_s_axi_U_n_48,
      DOBDO(17) => control_s_axi_U_n_49,
      DOBDO(16) => control_s_axi_U_n_50,
      DOBDO(15) => control_s_axi_U_n_51,
      DOBDO(14) => control_s_axi_U_n_52,
      DOBDO(13) => control_s_axi_U_n_53,
      DOBDO(12) => control_s_axi_U_n_54,
      DOBDO(11) => control_s_axi_U_n_55,
      DOBDO(10) => control_s_axi_U_n_56,
      DOBDO(9) => control_s_axi_U_n_57,
      DOBDO(8) => control_s_axi_U_n_58,
      DOBDO(7) => control_s_axi_U_n_59,
      DOBDO(6) => control_s_axi_U_n_60,
      DOBDO(5) => control_s_axi_U_n_61,
      DOBDO(4) => control_s_axi_U_n_62,
      DOBDO(3) => control_s_axi_U_n_63,
      DOBDO(2) => control_s_axi_U_n_64,
      DOBDO(1) => control_s_axi_U_n_65,
      DOBDO(0) => control_s_axi_U_n_66,
      Q(0) => ap_CS_fsm_state1_0,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => control_s_axi_U_n_72,
      ap_rst_n_1 => control_s_axi_U_n_73,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg => control_s_axi_U_n_74,
      ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg => ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg_n_3,
      erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready => erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready,
      i_1_reg_2560 => i_1_reg_2560,
      int_ap_idle_reg_0(0) => ap_CS_fsm_state1,
      int_ap_start_reg_0 => control_s_axi_U_n_70,
      \int_cols_reg[31]_0\(31 downto 0) => cols(31 downto 0),
      int_kernel_ce1 => int_kernel_ce1,
      \int_kernel_shift_reg[0]_0\ => control_s_axi_U_n_68,
      \int_kernel_shift_reg[0]_1\ => erode_0_9_1080_1920_2_3_3_1_1_U0_n_6,
      \int_kernel_shift_reg[1]_0\ => control_s_axi_U_n_67,
      \int_kernel_shift_reg[1]_1\ => erode_0_9_1080_1920_2_3_3_1_1_U0_n_3,
      \int_rows_reg[31]_0\(31 downto 0) => rows(31 downto 0),
      interrupt => interrupt,
      \kernel_2_2_7_fu_100_reg[0]\ => \kernel_2_2_fu_72_reg[0]_i_4_n_3\,
      \kernel_2_2_7_fu_100_reg[0]_0\ => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      \kernel_2_2_7_fu_100_reg[0]_1\ => \kernel_2_2_fu_72_reg[0]_i_5_n_3\,
      \kernel_2_2_7_fu_100_reg[0]_2\ => \kernel_2_2_fu_72_reg[0]_i_6_n_3\,
      \kernel_2_2_7_fu_100_reg[0]_3\ => \kernel_2_2_fu_72_reg[0]_i_7_n_3\,
      \kernel_2_2_7_fu_100_reg[1]\ => \kernel_2_2_fu_72_reg[1]_i_4_n_3\,
      \kernel_2_2_7_fu_100_reg[1]_0\ => \kernel_2_2_fu_72_reg[1]_i_5_n_3\,
      \kernel_2_2_7_fu_100_reg[1]_1\ => \kernel_2_2_fu_72_reg[1]_i_6_n_3\,
      \kernel_2_2_7_fu_100_reg[1]_2\ => \kernel_2_2_fu_72_reg[1]_i_7_n_3\,
      \kernel_2_2_7_fu_100_reg[2]\ => \kernel_2_2_fu_72_reg[2]_i_4_n_3\,
      \kernel_2_2_7_fu_100_reg[2]_0\ => \kernel_2_2_fu_72_reg[2]_i_5_n_3\,
      \kernel_2_2_7_fu_100_reg[2]_1\ => \kernel_2_2_fu_72_reg[2]_i_6_n_3\,
      \kernel_2_2_7_fu_100_reg[2]_2\ => \kernel_2_2_fu_72_reg[2]_i_7_n_3\,
      \kernel_2_2_7_fu_100_reg[3]\ => \kernel_2_2_fu_72_reg[3]_i_4_n_3\,
      \kernel_2_2_7_fu_100_reg[3]_0\ => \kernel_2_2_fu_72_reg[3]_i_5_n_3\,
      \kernel_2_2_7_fu_100_reg[3]_1\ => \kernel_2_2_fu_72_reg[3]_i_6_n_3\,
      \kernel_2_2_7_fu_100_reg[3]_2\ => \kernel_2_2_fu_72_reg[3]_i_7_n_3\,
      \kernel_2_2_7_fu_100_reg[4]\ => \kernel_2_2_fu_72_reg[4]_i_4_n_3\,
      \kernel_2_2_7_fu_100_reg[4]_0\ => \kernel_2_2_fu_72_reg[4]_i_5_n_3\,
      \kernel_2_2_7_fu_100_reg[4]_1\ => \kernel_2_2_fu_72_reg[4]_i_6_n_3\,
      \kernel_2_2_7_fu_100_reg[4]_2\ => \kernel_2_2_fu_72_reg[4]_i_7_n_3\,
      \kernel_2_2_7_fu_100_reg[5]\ => \kernel_2_2_fu_72_reg[5]_i_4_n_3\,
      \kernel_2_2_7_fu_100_reg[5]_0\ => \kernel_2_2_fu_72_reg[5]_i_5_n_3\,
      \kernel_2_2_7_fu_100_reg[5]_1\ => \kernel_2_2_fu_72_reg[5]_i_6_n_3\,
      \kernel_2_2_7_fu_100_reg[5]_2\ => \kernel_2_2_fu_72_reg[5]_i_7_n_3\,
      \kernel_2_2_7_fu_100_reg[6]\ => \kernel_2_2_fu_72_reg[6]_i_4_n_3\,
      \kernel_2_2_7_fu_100_reg[6]_0\ => \kernel_2_2_fu_72_reg[6]_i_5_n_3\,
      \kernel_2_2_7_fu_100_reg[6]_1\ => \kernel_2_2_fu_72_reg[6]_i_6_n_3\,
      \kernel_2_2_7_fu_100_reg[6]_2\ => \kernel_2_2_fu_72_reg[6]_i_7_n_3\,
      \kernel_2_2_7_fu_100_reg[7]\ => \kernel_2_2_fu_72_reg[7]_i_5_n_3\,
      \kernel_2_2_7_fu_100_reg[7]_0\ => \kernel_2_2_fu_72_reg[7]_i_7_n_3\,
      \kernel_2_2_7_fu_100_reg[7]_1\ => \kernel_2_2_fu_72_reg[7]_i_8_n_3\,
      \kernel_2_2_7_fu_100_reg[7]_2\ => \kernel_2_2_fu_72_reg[7]_i_9_n_3\,
      \rdata_reg[0]_0\ => \rdata_reg[0]_i_3_n_3\,
      \rdata_reg[10]_0\ => \rdata_reg[10]_i_3_n_3\,
      \rdata_reg[11]_0\ => \rdata_reg[11]_i_3_n_3\,
      \rdata_reg[12]_0\ => \rdata_reg[12]_i_3_n_3\,
      \rdata_reg[13]_0\ => \rdata_reg[13]_i_3_n_3\,
      \rdata_reg[14]_0\ => \rdata_reg[14]_i_3_n_3\,
      \rdata_reg[15]_0\ => \rdata_reg[15]_i_3_n_3\,
      \rdata_reg[16]_0\ => \rdata_reg[16]_i_3_n_3\,
      \rdata_reg[17]_0\ => \rdata_reg[17]_i_3_n_3\,
      \rdata_reg[18]_0\ => \rdata_reg[18]_i_3_n_3\,
      \rdata_reg[19]_0\ => \rdata_reg[19]_i_3_n_3\,
      \rdata_reg[1]_0\ => \rdata_reg[1]_i_3_n_3\,
      \rdata_reg[20]_0\ => \rdata_reg[20]_i_3_n_3\,
      \rdata_reg[21]_0\ => \rdata_reg[21]_i_3_n_3\,
      \rdata_reg[22]_0\ => \rdata_reg[22]_i_3_n_3\,
      \rdata_reg[23]_0\ => \rdata_reg[23]_i_3_n_3\,
      \rdata_reg[24]_0\ => \rdata_reg[24]_i_3_n_3\,
      \rdata_reg[25]_0\ => \rdata_reg[25]_i_3_n_3\,
      \rdata_reg[26]_0\ => \rdata_reg[26]_i_3_n_3\,
      \rdata_reg[27]_0\ => \rdata_reg[27]_i_3_n_3\,
      \rdata_reg[28]_0\ => \rdata_reg[28]_i_3_n_3\,
      \rdata_reg[29]_0\ => \rdata_reg[29]_i_3_n_3\,
      \rdata_reg[2]_0\ => \rdata_reg[2]_i_3_n_3\,
      \rdata_reg[30]_0\ => \rdata_reg[30]_i_3_n_3\,
      \rdata_reg[31]_0\ => \rdata_reg[31]_i_6_n_3\,
      \rdata_reg[3]_0\ => \rdata_reg[3]_i_3_n_3\,
      \rdata_reg[4]_0\ => \rdata_reg[4]_i_3_n_3\,
      \rdata_reg[5]_0\ => \rdata_reg[5]_i_3_n_3\,
      \rdata_reg[6]_0\ => \rdata_reg[6]_i_3_n_3\,
      \rdata_reg[7]_0\ => \rdata_reg[7]_i_5_n_3\,
      \rdata_reg[7]_1\ => \rdata_reg[7]_i_6_n_3\,
      \rdata_reg[8]_0\ => \rdata_reg[8]_i_3_n_3\,
      \rdata_reg[9]_0\ => \rdata_reg[9]_i_3_n_3\,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 0) => s_axi_control_AWADDR(6 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      shiftReg_ce => shiftReg_ce_2,
      start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n,
      start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n => start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n,
      start_once_reg => start_once_reg,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done
    );
erode_0_9_1080_1920_2_3_3_1_1_U0: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_erode_0_9_1080_1920_2_3_3_1_1_s
     port map (
      ADDRBWRADDR(1 downto 0) => erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_address0(3 downto 2),
      D(23 downto 0) => img_in_data_dout(23 downto 0),
      E(0) => shiftReg_ce,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state1_0,
      \ap_CS_fsm_reg[1]_0\ => erode_0_9_1080_1920_2_3_3_1_1_U0_n_3,
      ap_clk => ap_clk,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0]\ => img_in_data_U_n_29,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10]\ => img_in_data_U_n_39,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11]\ => img_in_data_U_n_40,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12]\ => img_in_data_U_n_41,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13]\ => img_in_data_U_n_42,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14]\ => img_in_data_U_n_43,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15]\ => img_in_data_U_n_44,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16]\ => img_in_data_U_n_45,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17]\ => img_in_data_U_n_46,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18]\ => img_in_data_U_n_47,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19]\ => img_in_data_U_n_48,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1]\ => img_in_data_U_n_30,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20]\ => img_in_data_U_n_49,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21]\ => img_in_data_U_n_50,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22]\ => img_in_data_U_n_51,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\ => img_in_data_U_n_52,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2]\ => img_in_data_U_n_31,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3]\ => img_in_data_U_n_32,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4]\ => img_in_data_U_n_33,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5]\ => img_in_data_U_n_34,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6]\ => img_in_data_U_n_35,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7]\ => img_in_data_U_n_36,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8]\ => img_in_data_U_n_37,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9]\ => img_in_data_U_n_38,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \cmp_i_i127_i_reg_1720_reg[0]\ => erode_0_9_1080_1920_2_3_3_1_1_U0_n_15,
      erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready => erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready,
      erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read => erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read,
      erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0 => erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0,
      erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read,
      icmp_ln878_4_reg_1743 => \grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln878_4_reg_1743\,
      icmp_ln878_5_reg_1747 => \grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln878_5_reg_1747\,
      \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0\ => erode_0_9_1080_1920_2_3_3_1_1_U0_n_13,
      img_in_cols_c10_empty_n => img_in_cols_c10_empty_n,
      img_in_data_empty_n => img_in_data_empty_n,
      img_in_data_full_n => img_in_data_full_n,
      img_in_rows_c9_empty_n => img_in_rows_c9_empty_n,
      img_out_420_din(23 downto 0) => erode_0_9_1080_1920_2_3_3_1_1_U0_img_out_420_din(23 downto 0),
      img_out_data_full_n => img_out_data_full_n,
      \indvar_flatten_reg_133_reg[3]_0\ => ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg_n_3,
      \int_kernel_shift_reg[0]\ => control_s_axi_U_n_68,
      \int_kernel_shift_reg[1]\ => control_s_axi_U_n_67,
      internal_full_n_reg => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_8,
      internal_full_n_reg_0 => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_9,
      \kernel_2_2_7_fu_100_reg[7]_0\(7 downto 0) => kernel_q0(7 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      \mul_i_mid1_reg_463_reg[0]_0\ => erode_0_9_1080_1920_2_3_3_1_1_U0_n_6,
      p_src_cols_dout(15 downto 0) => img_in_cols_c10_dout(15 downto 0),
      p_src_rows_dout(15 downto 0) => img_in_rows_c9_dout(15 downto 0)
    );
img_in_cols_c10_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      D(15 downto 0) => img_in_cols_c_dout(15 downto 0),
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      img_in_cols_c10_empty_n => img_in_cols_c10_empty_n,
      img_in_cols_c10_full_n => img_in_cols_c10_full_n,
      img_in_cols_c_empty_n => img_in_cols_c_empty_n,
      img_in_rows_c9_full_n => img_in_rows_c9_full_n,
      img_in_rows_c_empty_n => img_in_rows_c_empty_n,
      internal_empty_n_reg_0 => img_in_cols_c_U_n_38,
      p_src_cols_dout(15 downto 0) => img_in_cols_c10_dout(15 downto 0)
    );
img_in_cols_c_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_0
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      D(31 downto 0) => img_in_cols_c_dout(31 downto 0),
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_in_cols_c10_full_n => img_in_cols_c10_full_n,
      img_in_cols_c_empty_n => img_in_cols_c_empty_n,
      img_in_cols_c_full_n => img_in_cols_c_full_n,
      img_in_rows_c9_full_n => img_in_rows_c9_full_n,
      img_in_rows_c_empty_n => img_in_rows_c_empty_n,
      \in\(31 downto 0) => cols(31 downto 0),
      internal_empty_n_reg_0 => img_in_cols_c_U_n_37,
      internal_empty_n_reg_1 => img_in_cols_c_U_n_38,
      internal_empty_n_reg_2 => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_10,
      mOutPtr110_out => mOutPtr110_out_1,
      shiftReg_ce => shiftReg_ce_2
    );
img_in_data_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S
     port map (
      D(23 downto 0) => img_in_data_dout(23 downto 0),
      Q(0) => ap_CS_fsm_state6,
      \SRL_SIG_reg[0][0]\ => img_in_data_U_n_29,
      \SRL_SIG_reg[0][10]\ => img_in_data_U_n_39,
      \SRL_SIG_reg[0][11]\ => img_in_data_U_n_40,
      \SRL_SIG_reg[0][12]\ => img_in_data_U_n_41,
      \SRL_SIG_reg[0][13]\ => img_in_data_U_n_42,
      \SRL_SIG_reg[0][14]\ => img_in_data_U_n_43,
      \SRL_SIG_reg[0][15]\ => img_in_data_U_n_44,
      \SRL_SIG_reg[0][16]\ => img_in_data_U_n_45,
      \SRL_SIG_reg[0][17]\ => img_in_data_U_n_46,
      \SRL_SIG_reg[0][18]\ => img_in_data_U_n_47,
      \SRL_SIG_reg[0][19]\ => img_in_data_U_n_48,
      \SRL_SIG_reg[0][1]\ => img_in_data_U_n_30,
      \SRL_SIG_reg[0][20]\ => img_in_data_U_n_49,
      \SRL_SIG_reg[0][21]\ => img_in_data_U_n_50,
      \SRL_SIG_reg[0][22]\ => img_in_data_U_n_51,
      \SRL_SIG_reg[0][23]\ => img_in_data_U_n_52,
      \SRL_SIG_reg[0][23]_0\(23 downto 0) => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_419_din(23 downto 0),
      \SRL_SIG_reg[0][2]\ => img_in_data_U_n_31,
      \SRL_SIG_reg[0][3]\ => img_in_data_U_n_32,
      \SRL_SIG_reg[0][4]\ => img_in_data_U_n_33,
      \SRL_SIG_reg[0][5]\ => img_in_data_U_n_34,
      \SRL_SIG_reg[0][6]\ => img_in_data_U_n_35,
      \SRL_SIG_reg[0][7]\ => img_in_data_U_n_36,
      \SRL_SIG_reg[0][8]\ => img_in_data_U_n_37,
      \SRL_SIG_reg[0][9]\ => img_in_data_U_n_38,
      \SRL_SIG_reg[1][0]\ => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_7,
      ap_clk => ap_clk,
      \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]\ => erode_0_9_1080_1920_2_3_3_1_1_U0_n_15,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read => erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read,
      grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read => grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read,
      icmp_ln878_4_reg_1743 => \grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln878_4_reg_1743\,
      icmp_ln878_5_reg_1747 => \grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln878_5_reg_1747\,
      img_in_data_empty_n => img_in_data_empty_n,
      img_in_data_full_n => img_in_data_full_n,
      internal_full_n_reg_0 => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_9,
      internal_full_n_reg_1 => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_8,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[1]_0\ => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_35
    );
img_in_rows_c9_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_1
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      D(15 downto 0) => img_in_rows_c_dout(15 downto 0),
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read => erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
      img_in_cols_c10_full_n => img_in_cols_c10_full_n,
      img_in_cols_c_empty_n => img_in_cols_c_empty_n,
      img_in_rows_c9_empty_n => img_in_rows_c9_empty_n,
      img_in_rows_c9_full_n => img_in_rows_c9_full_n,
      img_in_rows_c_empty_n => img_in_rows_c_empty_n,
      internal_empty_n_reg_0 => img_in_cols_c_U_n_37,
      p_src_rows_dout(15 downto 0) => img_in_rows_c9_dout(15 downto 0)
    );
img_in_rows_c_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_2
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      \SRL_SIG_reg[1][31]\(31 downto 0) => img_in_rows_c_dout(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_in_rows_c_empty_n => img_in_rows_c_empty_n,
      img_in_rows_c_full_n => img_in_rows_c_full_n,
      \in\(31 downto 0) => rows(31 downto 0),
      internal_empty_n_reg_0 => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8,
      mOutPtr110_out => mOutPtr110_out_3,
      shiftReg_ce => shiftReg_ce_2
    );
img_out_cols_c_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S
     port map (
      D(0) => start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_5,
      Q(0) => ap_CS_fsm_state1_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_out_cols_c_empty_n => img_out_cols_c_empty_n,
      img_out_cols_c_full_n => img_out_cols_c_full_n,
      img_out_rows_c_empty_n => img_out_rows_c_empty_n,
      \in\(31 downto 0) => cols(31 downto 0),
      \out\(31 downto 0) => img_out_cols_c_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_2,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read
    );
img_out_data_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_3
     port map (
      D(23 downto 0) => img_out_data_dout(23 downto 0),
      E(0) => shiftReg_ce,
      \SRL_SIG_reg[0][23]\(23 downto 0) => erode_0_9_1080_1920_2_3_3_1_1_U0_img_out_420_din(23 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_out_data_empty_n => img_out_data_empty_n,
      img_out_data_full_n => img_out_data_full_n,
      mOutPtr110_out => mOutPtr110_out_4,
      \mOutPtr_reg[0]_0\ => erode_0_9_1080_1920_2_3_3_1_1_U0_n_13,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read
    );
img_out_rows_c_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_4
     port map (
      D(0) => start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_5,
      Q(0) => ap_CS_fsm_state1_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_out_cols_c_empty_n => img_out_cols_c_empty_n,
      img_out_rows_c_empty_n => img_out_rows_c_empty_n,
      img_out_rows_c_full_n => img_out_rows_c_full_n,
      \in\(31 downto 0) => rows(31 downto 0),
      \out\(31 downto 0) => img_out_rows_c_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_2,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read
    );
\kernel_2_2_fu_72_reg[0]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_50,
      Q => \kernel_2_2_fu_72_reg[0]_i_4_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[0]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_66,
      Q => \kernel_2_2_fu_72_reg[0]_i_5_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[0]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_42,
      Q => \kernel_2_2_fu_72_reg[0]_i_6_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[0]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_58,
      Q => \kernel_2_2_fu_72_reg[0]_i_7_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[1]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_49,
      Q => \kernel_2_2_fu_72_reg[1]_i_4_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[1]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_65,
      Q => \kernel_2_2_fu_72_reg[1]_i_5_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[1]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_41,
      Q => \kernel_2_2_fu_72_reg[1]_i_6_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[1]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_57,
      Q => \kernel_2_2_fu_72_reg[1]_i_7_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[2]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_48,
      Q => \kernel_2_2_fu_72_reg[2]_i_4_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[2]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_64,
      Q => \kernel_2_2_fu_72_reg[2]_i_5_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[2]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_40,
      Q => \kernel_2_2_fu_72_reg[2]_i_6_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[2]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_56,
      Q => \kernel_2_2_fu_72_reg[2]_i_7_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[3]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_47,
      Q => \kernel_2_2_fu_72_reg[3]_i_4_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[3]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_63,
      Q => \kernel_2_2_fu_72_reg[3]_i_5_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[3]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_39,
      Q => \kernel_2_2_fu_72_reg[3]_i_6_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[3]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_55,
      Q => \kernel_2_2_fu_72_reg[3]_i_7_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[4]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_46,
      Q => \kernel_2_2_fu_72_reg[4]_i_4_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[4]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_62,
      Q => \kernel_2_2_fu_72_reg[4]_i_5_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[4]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_38,
      Q => \kernel_2_2_fu_72_reg[4]_i_6_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[4]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_54,
      Q => \kernel_2_2_fu_72_reg[4]_i_7_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[5]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_45,
      Q => \kernel_2_2_fu_72_reg[5]_i_4_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[5]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_61,
      Q => \kernel_2_2_fu_72_reg[5]_i_5_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[5]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_37,
      Q => \kernel_2_2_fu_72_reg[5]_i_6_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[5]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_53,
      Q => \kernel_2_2_fu_72_reg[5]_i_7_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[6]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_44,
      Q => \kernel_2_2_fu_72_reg[6]_i_4_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[6]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_60,
      Q => \kernel_2_2_fu_72_reg[6]_i_5_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[6]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_36,
      Q => \kernel_2_2_fu_72_reg[6]_i_6_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[6]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_52,
      Q => \kernel_2_2_fu_72_reg[6]_i_7_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[7]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_43,
      Q => \kernel_2_2_fu_72_reg[7]_i_5_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[7]_i_6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0,
      Q => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[7]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_59,
      Q => \kernel_2_2_fu_72_reg[7]_i_7_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[7]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_35,
      Q => \kernel_2_2_fu_72_reg[7]_i_8_n_3\,
      R => '0'
    );
\kernel_2_2_fu_72_reg[7]_i_9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_2_2_fu_72_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_51,
      Q => \kernel_2_2_fu_72_reg[7]_i_9_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_34,
      Q => \rdata_reg[0]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_24,
      Q => \rdata_reg[10]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_23,
      Q => \rdata_reg[11]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_22,
      Q => \rdata_reg[12]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_21,
      Q => \rdata_reg[13]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_20,
      Q => \rdata_reg[14]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_19,
      Q => \rdata_reg[15]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_18,
      Q => \rdata_reg[16]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_17,
      Q => \rdata_reg[17]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_16,
      Q => \rdata_reg[18]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_15,
      Q => \rdata_reg[19]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_33,
      Q => \rdata_reg[1]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_14,
      Q => \rdata_reg[20]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_13,
      Q => \rdata_reg[21]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_12,
      Q => \rdata_reg[22]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_11,
      Q => \rdata_reg[23]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_10,
      Q => \rdata_reg[24]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_9,
      Q => \rdata_reg[25]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_8,
      Q => \rdata_reg[26]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_7,
      Q => \rdata_reg[27]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_6,
      Q => \rdata_reg[28]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_5,
      Q => \rdata_reg[29]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_32,
      Q => \rdata_reg[2]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_4,
      Q => \rdata_reg[30]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_3,
      Q => \rdata_reg[31]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_31,
      Q => \rdata_reg[3]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_30,
      Q => \rdata_reg[4]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_29,
      Q => \rdata_reg[5]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_28,
      Q => \rdata_reg[6]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_kernel_ce1,
      Q => \rdata_reg[7]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_27,
      Q => \rdata_reg[7]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_26,
      Q => \rdata_reg[8]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_5_n_3\,
      D => control_s_axi_U_n_25,
      Q => \rdata_reg[9]_i_3_n_3\,
      R => '0'
    );
start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
      CO(0) => icmp_ln128_fu_409_p2,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready => erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready,
      img_in_cols_c10_full_n => img_in_cols_c10_full_n,
      img_in_cols_c_empty_n => img_in_cols_c_empty_n,
      img_in_cols_c_full_n => img_in_cols_c_full_n,
      img_in_rows_c9_full_n => img_in_rows_c9_full_n,
      img_in_rows_c_empty_n => img_in_rows_c_empty_n,
      img_in_rows_c_full_n => img_in_rows_c_full_n,
      img_out_cols_c_full_n => img_out_cols_c_full_n,
      img_out_rows_c_full_n => img_out_rows_c_full_n,
      int_ap_idle_reg => control_s_axi_U_n_70,
      int_ap_idle_reg_0(0) => ap_CS_fsm_state1_5,
      int_ap_ready_reg => ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg_n_3,
      internal_empty_n_reg_0 => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_34,
      internal_full_n_reg_0 => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8,
      internal_full_n_reg_1 => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_10,
      internal_full_n_reg_2 => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_12,
      mOutPtr110_out => mOutPtr110_out_3,
      mOutPtr110_out_0 => mOutPtr110_out_1,
      \mOutPtr_reg[0]_0\ => control_s_axi_U_n_74,
      shiftReg_ce => shiftReg_ce_2,
      start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n,
      start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n => start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n,
      start_once_reg => start_once_reg,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start
    );
start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0
     port map (
      CO(0) => icmp_ln195_fu_198_p2,
      D(0) => start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_5,
      Q(0) => ap_CS_fsm_state1_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      i_1_reg_2560 => i_1_reg_2560,
      img_out_cols_c_empty_n => img_out_cols_c_empty_n,
      img_out_rows_c_empty_n => img_out_rows_c_empty_n,
      \mOutPtr_reg[1]_0\ => control_s_axi_U_n_74,
      start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n => start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start
    );
xfMat2AXIvideo_24_9_1080_1920_1_U0: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel_xfMat2AXIvideo_24_9_1080_1920_1_s
     port map (
      \B_V_data_1_state_reg[0]\ => stream_out_TVALID,
      CO(0) => icmp_ln195_fu_198_p2,
      D(23 downto 0) => img_out_data_dout(23 downto 0),
      Q(0) => ap_CS_fsm_state1_5,
      \ap_CS_fsm_reg[1]_0\(0) => start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cols_reg_240_reg[31]_0\(31 downto 0) => img_out_cols_c_dout(31 downto 0),
      i_1_reg_2560 => i_1_reg_2560,
      img_out_cols_c_empty_n => img_out_cols_c_empty_n,
      img_out_data_empty_n => img_out_data_empty_n,
      img_out_rows_c_empty_n => img_out_rows_c_empty_n,
      internal_full_n_reg => erode_0_9_1080_1920_2_3_3_1_1_U0_n_13,
      mOutPtr110_out => mOutPtr110_out_4,
      \rows_reg_235_reg[31]_0\(31 downto 0) => img_out_rows_c_dout(31 downto 0),
      stream_out_TDATA(23 downto 0) => stream_out_TDATA(23 downto 0),
      stream_out_TLAST(0) => stream_out_TLAST(0),
      stream_out_TREADY => stream_out_TREADY,
      stream_out_TUSER(0) => stream_out_TUSER(0),
      xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read,
      xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read => xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity composable_pr_1_dilate_erode_erode_accel_0 is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    stream_in_TREADY : out STD_LOGIC;
    stream_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TVALID : out STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    stream_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of composable_pr_1_dilate_erode_erode_accel_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of composable_pr_1_dilate_erode_erode_accel_0 : entity is "composable_pr_1_dilate_erode_erode_accel_0,erode_accel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of composable_pr_1_dilate_erode_erode_accel_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of composable_pr_1_dilate_erode_erode_accel_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of composable_pr_1_dilate_erode_erode_accel_0 : entity is "erode_accel,Vivado 2020.2.2";
  attribute hls_module : string;
  attribute hls_module of composable_pr_1_dilate_erode_erode_accel_0 : entity is "yes";
end composable_pr_1_dilate_erode_erode_accel_0;

architecture STRUCTURE of composable_pr_1_dilate_erode_erode_accel_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_stream_out_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_stream_out_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_stream_out_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_stream_out_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:stream_in:stream_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 142857132, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN composable_pr_1_dilate_erode_clk_142M, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 142857132, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN composable_pr_1_dilate_erode_clk_142M, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of stream_in_TREADY : signal is "xilinx.com:interface:axis:1.0 stream_in TREADY";
  attribute X_INTERFACE_INFO of stream_in_TVALID : signal is "xilinx.com:interface:axis:1.0 stream_in TVALID";
  attribute X_INTERFACE_INFO of stream_out_TREADY : signal is "xilinx.com:interface:axis:1.0 stream_out TREADY";
  attribute X_INTERFACE_INFO of stream_out_TVALID : signal is "xilinx.com:interface:axis:1.0 stream_out TVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
  attribute X_INTERFACE_INFO of stream_in_TDATA : signal is "xilinx.com:interface:axis:1.0 stream_in TDATA";
  attribute X_INTERFACE_INFO of stream_in_TDEST : signal is "xilinx.com:interface:axis:1.0 stream_in TDEST";
  attribute X_INTERFACE_PARAMETER of stream_in_TDEST : signal is "XIL_INTERFACENAME stream_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN composable_pr_1_dilate_erode_clk_142M, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of stream_in_TID : signal is "xilinx.com:interface:axis:1.0 stream_in TID";
  attribute X_INTERFACE_INFO of stream_in_TKEEP : signal is "xilinx.com:interface:axis:1.0 stream_in TKEEP";
  attribute X_INTERFACE_INFO of stream_in_TLAST : signal is "xilinx.com:interface:axis:1.0 stream_in TLAST";
  attribute X_INTERFACE_INFO of stream_in_TSTRB : signal is "xilinx.com:interface:axis:1.0 stream_in TSTRB";
  attribute X_INTERFACE_INFO of stream_in_TUSER : signal is "xilinx.com:interface:axis:1.0 stream_in TUSER";
  attribute X_INTERFACE_INFO of stream_out_TDATA : signal is "xilinx.com:interface:axis:1.0 stream_out TDATA";
  attribute X_INTERFACE_INFO of stream_out_TDEST : signal is "xilinx.com:interface:axis:1.0 stream_out TDEST";
  attribute X_INTERFACE_PARAMETER of stream_out_TDEST : signal is "XIL_INTERFACENAME stream_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN composable_pr_1_dilate_erode_clk_142M, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of stream_out_TID : signal is "xilinx.com:interface:axis:1.0 stream_out TID";
  attribute X_INTERFACE_INFO of stream_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 stream_out TKEEP";
  attribute X_INTERFACE_INFO of stream_out_TLAST : signal is "xilinx.com:interface:axis:1.0 stream_out TLAST";
  attribute X_INTERFACE_INFO of stream_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 stream_out TSTRB";
  attribute X_INTERFACE_INFO of stream_out_TUSER : signal is "xilinx.com:interface:axis:1.0 stream_out TUSER";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
  stream_out_TDEST(0) <= \<const0>\;
  stream_out_TID(0) <= \<const0>\;
  stream_out_TKEEP(2) <= \<const1>\;
  stream_out_TKEEP(1) <= \<const1>\;
  stream_out_TKEEP(0) <= \<const1>\;
  stream_out_TSTRB(2) <= \<const0>\;
  stream_out_TSTRB(1) <= \<const0>\;
  stream_out_TSTRB(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.composable_pr_1_dilate_erode_erode_accel_0_erode_accel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 0) => s_axi_control_AWADDR(6 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      stream_in_TDATA(23 downto 0) => stream_in_TDATA(23 downto 0),
      stream_in_TDEST(0) => '0',
      stream_in_TID(0) => '0',
      stream_in_TKEEP(2 downto 0) => B"000",
      stream_in_TLAST(0) => stream_in_TLAST(0),
      stream_in_TREADY => stream_in_TREADY,
      stream_in_TSTRB(2 downto 0) => B"000",
      stream_in_TUSER(0) => stream_in_TUSER(0),
      stream_in_TVALID => stream_in_TVALID,
      stream_out_TDATA(23 downto 0) => stream_out_TDATA(23 downto 0),
      stream_out_TDEST(0) => NLW_inst_stream_out_TDEST_UNCONNECTED(0),
      stream_out_TID(0) => NLW_inst_stream_out_TID_UNCONNECTED(0),
      stream_out_TKEEP(2 downto 0) => NLW_inst_stream_out_TKEEP_UNCONNECTED(2 downto 0),
      stream_out_TLAST(0) => stream_out_TLAST(0),
      stream_out_TREADY => stream_out_TREADY,
      stream_out_TSTRB(2 downto 0) => NLW_inst_stream_out_TSTRB_UNCONNECTED(2 downto 0),
      stream_out_TUSER(0) => stream_out_TUSER(0),
      stream_out_TVALID => stream_out_TVALID
    );
end STRUCTURE;
