# MIPS-processor
A Verilog implementation of a 5-stage pipelined-processor capable of executing MIPS assembly instructions.

