Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)
Elapsed process time [H:MM:SS (secs)]: 0:00:09 (9)
engine_0 (aiger suprove) returned FAIL
counterexample trace: engine_0/trace.vcd
  failed assertion tb_counter.dut.tb._witness_.assert_auto_verificsva_cc_1732_import_1320 at tb_counter.sv:61.6-61.35 in step 62
  failed assertion tb_counter.dut.tb._witness_.assert_auto_verificsva_cc_1732_import_1375 at tb_counter.sv:45.4-45.24 in step 62
