--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml pulso120k.twx pulso120k.ncd -o pulso120k.twr pulso120k.pcf
-ucf ucf.ucf

Design file:              pulso120k.ncd
Physical constraint file: pulso120k.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 109 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.911ns.
--------------------------------------------------------------------------------

Paths for end point pl (SLICE_X18Y20.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          pl (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.863ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.228 - 0.276)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to pl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.YQ      Tcko                  0.596   count<3>
                                                       count_2
    SLICE_X16Y23.G1      net (fanout=2)        0.800   count<2>
    SLICE_X16Y23.Y       Tilo                  0.616   count<1>
                                                       count_cmp_eq000020
    SLICE_X18Y24.F2      net (fanout=9)        0.516   count_cmp_eq000020
    SLICE_X18Y24.X       Tilo                  0.601   count_cmp_eq0000
                                                       count_cmp_eq000021
    SLICE_X18Y20.CE      net (fanout=1)        0.579   count_cmp_eq0000
    SLICE_X18Y20.CLK     Tceck                 0.155   pl
                                                       pl
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.968ns logic, 1.895ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          pl (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.228 - 0.276)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to pl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.521   count<3>
                                                       count_3
    SLICE_X16Y23.G2      net (fanout=2)        0.629   count<3>
    SLICE_X16Y23.Y       Tilo                  0.616   count<1>
                                                       count_cmp_eq000020
    SLICE_X18Y24.F2      net (fanout=9)        0.516   count_cmp_eq000020
    SLICE_X18Y24.X       Tilo                  0.601   count_cmp_eq0000
                                                       count_cmp_eq000021
    SLICE_X18Y20.CE      net (fanout=1)        0.579   count_cmp_eq0000
    SLICE_X18Y20.CLK     Tceck                 0.155   pl
                                                       pl
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (1.893ns logic, 1.724ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          pl (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.422ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_0 to pl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.YQ      Tcko                  0.596   count<0>
                                                       count_0
    SLICE_X16Y23.G3      net (fanout=2)        0.359   count<0>
    SLICE_X16Y23.Y       Tilo                  0.616   count<1>
                                                       count_cmp_eq000020
    SLICE_X18Y24.F2      net (fanout=9)        0.516   count_cmp_eq000020
    SLICE_X18Y24.X       Tilo                  0.601   count_cmp_eq0000
                                                       count_cmp_eq000021
    SLICE_X18Y20.CE      net (fanout=1)        0.579   count_cmp_eq0000
    SLICE_X18Y20.CLK     Tceck                 0.155   pl
                                                       pl
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (1.968ns logic, 1.454ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point count_7 (SLICE_X16Y24.F1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_7 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.741ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.238 - 0.269)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_0 to count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.YQ      Tcko                  0.596   count<0>
                                                       count_0
    SLICE_X17Y22.F2      net (fanout=2)        0.424   count<0>
    SLICE_X17Y22.COUT    Topcyf                1.026   Result<0>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<0>
                                                       Mcount_count_cy<1>
    SLICE_X17Y23.CIN     net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X17Y23.COUT    Tbyp                  0.130   Result<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X17Y24.CIN     net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X17Y24.COUT    Tbyp                  0.130   Result<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X17Y25.CIN     net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X17Y25.Y       Tciny                 0.664   Result<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_xor<7>
    SLICE_X16Y24.F1      net (fanout=1)        0.115   Result<7>
    SLICE_X16Y24.CLK     Tfck                  0.656   count<7>
                                                       Mcount_count_eqn_71
                                                       count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (3.202ns logic, 0.539ns route)
                                                       (85.6% logic, 14.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_7 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.712ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.020 - 0.021)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.YQ      Tcko                  0.596   count<3>
                                                       count_2
    SLICE_X17Y23.F2      net (fanout=2)        0.525   count<2>
    SLICE_X17Y23.COUT    Topcyf                1.026   Result<2>
                                                       count<2>_rt
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X17Y24.CIN     net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X17Y24.COUT    Tbyp                  0.130   Result<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X17Y25.CIN     net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X17Y25.Y       Tciny                 0.664   Result<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_xor<7>
    SLICE_X16Y24.F1      net (fanout=1)        0.115   Result<7>
    SLICE_X16Y24.CLK     Tfck                  0.656   count<7>
                                                       Mcount_count_eqn_71
                                                       count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.712ns (3.072ns logic, 0.640ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_7 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.660ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.020 - 0.021)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.XQ      Tcko                  0.521   count<1>
                                                       count_1
    SLICE_X17Y22.G1      net (fanout=2)        0.435   count<1>
    SLICE_X17Y22.COUT    Topcyg                1.009   Result<0>
                                                       count<1>_rt
                                                       Mcount_count_cy<1>
    SLICE_X17Y23.CIN     net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X17Y23.COUT    Tbyp                  0.130   Result<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X17Y24.CIN     net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X17Y24.COUT    Tbyp                  0.130   Result<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X17Y25.CIN     net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X17Y25.Y       Tciny                 0.664   Result<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_xor<7>
    SLICE_X16Y24.F1      net (fanout=1)        0.115   Result<7>
    SLICE_X16Y24.CLK     Tfck                  0.656   count<7>
                                                       Mcount_count_eqn_71
                                                       count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (3.110ns logic, 0.550ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------

Paths for end point count_6 (SLICE_X16Y24.G1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.669ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.020 - 0.021)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.YQ      Tcko                  0.596   count<3>
                                                       count_2
    SLICE_X16Y23.G1      net (fanout=2)        0.800   count<2>
    SLICE_X16Y23.Y       Tilo                  0.616   count<1>
                                                       count_cmp_eq000020
    SLICE_X16Y24.G1      net (fanout=9)        0.986   count_cmp_eq000020
    SLICE_X16Y24.CLK     Tgck                  0.671   count<7>
                                                       Mcount_count_eqn_61
                                                       count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (1.883ns logic, 1.786ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.020 - 0.021)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.521   count<3>
                                                       count_3
    SLICE_X16Y23.G2      net (fanout=2)        0.629   count<3>
    SLICE_X16Y23.Y       Tilo                  0.616   count<1>
                                                       count_cmp_eq000020
    SLICE_X16Y24.G1      net (fanout=9)        0.986   count_cmp_eq000020
    SLICE_X16Y24.CLK     Tgck                  0.671   count<7>
                                                       Mcount_count_eqn_61
                                                       count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (1.808ns logic, 1.615ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.228ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.238 - 0.269)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_0 to count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.YQ      Tcko                  0.596   count<0>
                                                       count_0
    SLICE_X16Y23.G3      net (fanout=2)        0.359   count<0>
    SLICE_X16Y23.Y       Tilo                  0.616   count<1>
                                                       count_cmp_eq000020
    SLICE_X16Y24.G1      net (fanout=9)        0.986   count_cmp_eq000020
    SLICE_X16Y24.CLK     Tgck                  0.671   count<7>
                                                       Mcount_count_eqn_61
                                                       count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.228ns (1.883ns logic, 1.345ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pl (SLICE_X18Y20.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pl (FF)
  Destination:          pl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pl to pl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.477   pl
                                                       pl
    SLICE_X18Y20.BY      net (fanout=3)        0.341   pl
    SLICE_X18Y20.CLK     Tckdi       (-Th)    -0.137   pl
                                                       pl
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point count_1 (SLICE_X16Y23.F3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_0 (FF)
  Destination:          count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.777ns (Levels of Logic = 2)
  Clock Path Skew:      0.047ns (0.276 - 0.229)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_0 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.YQ      Tcko                  0.477   count<0>
                                                       count_0
    SLICE_X16Y23.G3      net (fanout=2)        0.287   count<0>
    SLICE_X16Y23.Y       Tilo                  0.493   count<1>
                                                       count_cmp_eq000020
    SLICE_X16Y23.F3      net (fanout=9)        0.082   count_cmp_eq000020
    SLICE_X16Y23.CLK     Tckf        (-Th)    -0.438   count<1>
                                                       Mcount_count_eqn_11
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (1.408ns logic, 0.369ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_1 (FF)
  Destination:          count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.734ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_1 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.XQ      Tcko                  0.417   count<1>
                                                       count_1
    SLICE_X16Y23.G4      net (fanout=2)        0.304   count<1>
    SLICE_X16Y23.Y       Tilo                  0.493   count<1>
                                                       count_cmp_eq000020
    SLICE_X16Y23.F3      net (fanout=9)        0.082   count_cmp_eq000020
    SLICE_X16Y23.CLK     Tckf        (-Th)    -0.438   count<1>
                                                       Mcount_count_eqn_11
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (1.348ns logic, 0.386ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_3 (FF)
  Destination:          count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.933ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.021 - 0.017)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_3 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.417   count<3>
                                                       count_3
    SLICE_X16Y23.G2      net (fanout=2)        0.503   count<3>
    SLICE_X16Y23.Y       Tilo                  0.493   count<1>
                                                       count_cmp_eq000020
    SLICE_X16Y23.F3      net (fanout=9)        0.082   count_cmp_eq000020
    SLICE_X16Y23.CLK     Tckf        (-Th)    -0.438   count<1>
                                                       Mcount_count_eqn_11
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (1.348ns logic, 0.585ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point count_3 (SLICE_X16Y22.F3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_1 (FF)
  Destination:          count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.734ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.021 - 0.017)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_1 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.XQ      Tcko                  0.417   count<1>
                                                       count_1
    SLICE_X16Y23.G4      net (fanout=2)        0.304   count<1>
    SLICE_X16Y23.Y       Tilo                  0.493   count<1>
                                                       count_cmp_eq000020
    SLICE_X16Y22.F3      net (fanout=9)        0.082   count_cmp_eq000020
    SLICE_X16Y22.CLK     Tckf        (-Th)    -0.438   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (1.348ns logic, 0.386ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_0 (FF)
  Destination:          count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.777ns (Levels of Logic = 2)
  Clock Path Skew:      0.047ns (0.276 - 0.229)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_0 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.YQ      Tcko                  0.477   count<0>
                                                       count_0
    SLICE_X16Y23.G3      net (fanout=2)        0.287   count<0>
    SLICE_X16Y23.Y       Tilo                  0.493   count<1>
                                                       count_cmp_eq000020
    SLICE_X16Y22.F3      net (fanout=9)        0.082   count_cmp_eq000020
    SLICE_X16Y22.CLK     Tckf        (-Th)    -0.438   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (1.408ns logic, 0.369ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.933ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_3 (FF)
  Destination:          count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.933ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_3 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.417   count<3>
                                                       count_3
    SLICE_X16Y23.G2      net (fanout=2)        0.503   count<3>
    SLICE_X16Y23.Y       Tilo                  0.493   count<1>
                                                       count_cmp_eq000020
    SLICE_X16Y22.F3      net (fanout=9)        0.082   count_cmp_eq000020
    SLICE_X16Y22.CLK     Tckf        (-Th)    -0.438   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (1.348ns logic, 0.585ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: count<1>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: count<1>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: count<0>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X18Y22.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.911|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 109 paths, 0 nets, and 54 connections

Design statistics:
   Minimum period:   3.911ns{1}   (Maximum frequency: 255.689MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 05 02:17:10 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4505 MB



