Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
   -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
    <UDEF_clk>           1                1    -6774  -378091            120     2082        0              0




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   8773                    113.986 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          120       -6774    -378091            120        2082          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          120       -6774    -378091            120        2082          0              0

Path 3:
   Slack (not met):                         -6774ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            970ps
   - Clock uncertainty:                       150ps
   = Required time:                          2820ps
   - Propagation time:                       8542ps (44.0% logic, 56.0% route, logic stage 4)
   - Delay of the launching clock:           1052ps
   = Slack:                                 -6774ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                                                   
   clk                                                                          Clock net    34           (fanout=423)       1052                     -                                                                                                   
   RBB_7/CLK                                                                    RBB_6L        7  [TILE 0 0, RBB 19 20]          -     r            1052                                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/BQ                                                                     RBB_6L        7  [TILE 0 0, RBB 19 20]        800     r            1852     {inst45: $auto$ff.cc:266:slice$1935 (FDR,site=bff)}                                           
   counter[1]                                                                   Net           4             (fanout=2)       1649                     -                                                                                                   
   RBB_7/D4                                                                     RBB_6L        7  [TILE 0 0, RBB 19 20]          -     r            3501                                                                                                   
   RBB_7/DMUX                                                                   RBB_6L        7  [TILE 0 0, RBB 19 20]        863     r            4364     {inst17: $abc$3103$lut$aiger3102$88 (LUT,site=dluto)}                                         
   $techmap3118$abc$3103$lut$aiger3102$94.A[5]                                  Net          68             (fanout=1)        978                     -                                                                                                   
   RBB_13/D6                                                                    RBB_6L       13  [TILE 0 0, RBB 19 22]          -     r            5342                                                                                                   
   RBB_13/D                                                                     RBB_6L       13  [TILE 0 0, RBB 19 22]        468     r            5810     {inst19: $abc$3103$lut$aiger3102$94 (LUT,site=dlut,dluto)}                                    
   $techmap3119$abc$3103$lut$auto$opt_dff.cc:219:make_patterns_logic$1351.A[3]  Net          72             (fanout=6)        615                     -                                                                                                   
   RBB_13/B2                                                                    RBB_6L       13  [TILE 0 0, RBB 19 22]          -     r            6425                                                                                                   
   RBB_13/B                                                                     RBB_6L       13  [TILE 0 0, RBB 19 22]        707     r            7132     {inst22: $abc$3103$lut$auto$opt_dff.cc:219:make_patterns_logic$1348 (LUT,site=blut)}          
   $abc$3103$auto$opt_dff.cc:219:make_patterns_logic$1348                       Net          77             (fanout=3)       1543                     -                                                                                                   
   RBB_5/CE                                                                     IOB           5  [TILE 0 0, RBB 31 27]          -     r            8675     {inst70: $auto$ff.cc:266:slice$1963 (FDE)} {(output_port) inst90: g_90_serial_data_obuf (IO)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_5/CLK                                                                    IOB           5  [TILE 0 0, RBB 31 27]        919     r            9594                                                                                                   
   clk                                                                          Clock net    34           (fanout=423)       -970                     -                                                                                                   
   clk                                                                          CLOCK-PORT    -                      -    capture     r            8624                                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (not met):                         -6768ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            981ps
   - Clock uncertainty:                       150ps
   = Required time:                          2831ps
   - Propagation time:                       8547ps (45.2% logic, 54.8% route, logic stage 4)
   - Delay of the launching clock:           1052ps
   = Slack:                                 -6768ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                                          
   clk                                                                          Clock net    34           (fanout=423)       1052                     -                                                                                          
   RBB_7/CLK                                                                    RBB_6L        7  [TILE 0 0, RBB 19 20]          -     r            1052                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/BQ                                                                     RBB_6L        7  [TILE 0 0, RBB 19 20]        800     r            1852     {inst45: $auto$ff.cc:266:slice$1935 (FDR,site=bff)}                                  
   counter[1]                                                                   Net           4             (fanout=2)       1649                     -                                                                                          
   RBB_7/D4                                                                     RBB_6L        7  [TILE 0 0, RBB 19 20]          -     r            3501                                                                                          
   RBB_7/DMUX                                                                   RBB_6L        7  [TILE 0 0, RBB 19 20]        863     r            4364     {inst17: $abc$3103$lut$aiger3102$88 (LUT,site=dluto)}                                
   $techmap3118$abc$3103$lut$aiger3102$94.A[5]                                  Net          68             (fanout=1)        978                     -                                                                                          
   RBB_13/D6                                                                    RBB_6L       13  [TILE 0 0, RBB 19 22]          -     r            5342                                                                                          
   RBB_13/D                                                                     RBB_6L       13  [TILE 0 0, RBB 19 22]        468     r            5810     {inst19: $abc$3103$lut$aiger3102$94 (LUT,site=dlut,dluto)}                           
   $techmap3119$abc$3103$lut$auto$opt_dff.cc:219:make_patterns_logic$1351.A[3]  Net          72             (fanout=6)        615                     -                                                                                          
   RBB_13/B2                                                                    RBB_6L       13  [TILE 0 0, RBB 19 22]          -     r            6425                                                                                          
   RBB_13/B                                                                     RBB_6L       13  [TILE 0 0, RBB 19 22]        707     r            7132     {inst22: $abc$3103$lut$auto$opt_dff.cc:219:make_patterns_logic$1348 (LUT,site=blut)} 
   $abc$3103$auto$opt_dff.cc:219:make_patterns_logic$1348                       Net          77             (fanout=3)       1440                     -                                                                                          
   RBB_6/A6                                                                     RBB_6L        6  [TILE 0 0, RBB 22 24]          -     r            8572     {<CE>inst63: $auto$ff.cc:266:slice$1953 (FDE,site=dff)}                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/CLK                                                                    RBB_6L        6  [TILE 0 0, RBB 22 24]       1027     r            9599                                                                                          
   clk                                                                          Clock net    34           (fanout=423)       -981                     -                                                                                          
   clk                                                                          CLOCK-PORT    -                      -    capture     r            8618                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (not met):                         -6756ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            981ps
   - Clock uncertainty:                       150ps
   = Required time:                          2831ps
   - Propagation time:                       8535ps (45.1% logic, 54.9% route, logic stage 4)
   - Delay of the launching clock:           1052ps
   = Slack:                                 -6756ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                                          
   clk                                                                          Clock net    34           (fanout=423)       1052                     -                                                                                          
   RBB_7/CLK                                                                    RBB_6L        7  [TILE 0 0, RBB 19 20]          -     r            1052                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/BQ                                                                     RBB_6L        7  [TILE 0 0, RBB 19 20]        800     r            1852     {inst45: $auto$ff.cc:266:slice$1935 (FDR,site=bff)}                                  
   counter[1]                                                                   Net           4             (fanout=2)       1649                     -                                                                                          
   RBB_7/D4                                                                     RBB_6L        7  [TILE 0 0, RBB 19 20]          -     r            3501                                                                                          
   RBB_7/DMUX                                                                   RBB_6L        7  [TILE 0 0, RBB 19 20]        863     r            4364     {inst17: $abc$3103$lut$aiger3102$88 (LUT,site=dluto)}                                
   $techmap3118$abc$3103$lut$aiger3102$94.A[5]                                  Net          68             (fanout=1)        978                     -                                                                                          
   RBB_13/D6                                                                    RBB_6L       13  [TILE 0 0, RBB 19 22]          -     r            5342                                                                                          
   RBB_13/D                                                                     RBB_6L       13  [TILE 0 0, RBB 19 22]        468     r            5810     {inst19: $abc$3103$lut$aiger3102$94 (LUT,site=dlut,dluto)}                           
   $techmap3119$abc$3103$lut$auto$opt_dff.cc:219:make_patterns_logic$1351.A[3]  Net          72             (fanout=6)        615                     -                                                                                          
   RBB_13/B2                                                                    RBB_6L       13  [TILE 0 0, RBB 19 22]          -     r            6425                                                                                          
   RBB_13/B                                                                     RBB_6L       13  [TILE 0 0, RBB 19 22]        707     r            7132     {inst22: $abc$3103$lut$auto$opt_dff.cc:219:make_patterns_logic$1348 (LUT,site=blut)} 
   $abc$3103$auto$opt_dff.cc:219:make_patterns_logic$1348                       Net          77             (fanout=3)       1440                     -                                                                                          
   RBB_6/A6                                                                     RBB_6L        6  [TILE 0 0, RBB 22 24]          -     r            8572     {<CE>inst62: $auto$ff.cc:266:slice$1952 (FDE,site=cff)}                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/CLK                                                                    RBB_6L        6  [TILE 0 0, RBB 22 24]       1015     r            9587                                                                                          
   clk                                                                          Clock net    34           (fanout=423)       -981                     -                                                                                          
   clk                                                                          CLOCK-PORT    -                      -    capture     r            8606                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 6:
   Slack (met):                              2082ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            995ps
   + Propagation time:                       2266ps (75.7% logic, 24.3% route, logic stage 1)
   - Delay of the capturing clock:           1029ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2082ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                     
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                           
   clk                        Clock net    34           (fanout=423)        995                     -                                                           
   RBB_14/CLK                 RBB_6L       14  [TILE 0 0, RBB 16 26]          -     r             995                                                           
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/CMUX                RBB_6L       14  [TILE 0 0, RBB 16 26]        800     r            1795     {inst67: $auto$ff.cc:266:slice$1958 (FDRE,site=cffo)} 
   temp_number[3]             Net          21             (fanout=1)        551                     -                                                           
   RBB_14/D6                  RBB_6L       14  [TILE 0 0, RBB 16 26]          -     r            2346     {inst43: $auto$ff.cc:266:slice$1927 (FDE,site=dffo)}  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/CLK                 RBB_6L       14  [TILE 0 0, RBB 16 26]        915     r            3261                                                           
   clk                        Clock net    34           (fanout=423)      -1029                     -                                                           
   clk                        CLOCK-PORT    -                      -    capture     r            2232                                                           
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (met):                              2198ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            995ps
   + Propagation time:                       2382ps (52.6% logic, 47.4% route, logic stage 1)
   - Delay of the capturing clock:           1029ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2198ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                    
   --------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                          
   clk                        Clock net    34           (fanout=423)        995                     -                                                          
   RBB_14/CLK                 RBB_6L       14  [TILE 0 0, RBB 16 26]          -     r             995                                                          
   --------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/BQ                  RBB_6L       14  [TILE 0 0, RBB 16 26]        800     r            1795     {inst68: $auto$ff.cc:266:slice$1959 (FDRE,site=bff)} 
   temp_number[4]             Net          20             (fanout=1)       1129                     -                                                          
   RBB_14/C6                  RBB_6L       14  [TILE 0 0, RBB 16 26]          -     r            2924     {inst66: $auto$ff.cc:266:slice$1956 (FDRE,site=cff)} 
   --------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/CLK                 RBB_6L       14  [TILE 0 0, RBB 16 26]        453     r            3377                                                          
   clk                        Clock net    34           (fanout=423)      -1029                     -                                                          
   clk                        CLOCK-PORT    -                      -    capture     r            2348                                                          
   --------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 8:
   Slack (met):                              2198ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            995ps
   + Propagation time:                       2379ps (57.2% logic, 42.8% route, logic stage 1)
   - Delay of the capturing clock:           1026ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2198ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                    
   --------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                          
   clk                        Clock net    34           (fanout=423)        995                     -                                                          
   RBB_14/CLK                 RBB_6L       14  [TILE 0 0, RBB 16 26]          -     r             995                                                          
   --------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/CQ                  RBB_6L       14  [TILE 0 0, RBB 16 26]        800     r            1795     {inst66: $auto$ff.cc:266:slice$1956 (FDRE,site=cff)} 
   temp_number[0]             Net          22             (fanout=1)       1019                     -                                                          
   RBB_12/D6                  RBB_6L       12  [TILE 0 0, RBB 19 26]          -     r            2814     {inst42: $auto$ff.cc:266:slice$1925 (FDE,site=dff)}  
   --------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_12/CLK                 RBB_6L       12  [TILE 0 0, RBB 19 26]        560     r            3374                                                          
   clk                        Clock net    34           (fanout=423)      -1026                     -                                                          
   clk                        CLOCK-PORT    -                      -    capture     r            2348                                                          
   --------------------------------------------------------------------------------------------------------------------------------------------------------------













