
5. Printing statistics.

=== $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram ===

   Number of wires:                 17
   Number of wire bits:            175
   Number of public wires:           9
   Number of public wire bits:      73
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 12
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_16                         2
     $mux_3                          2

=== $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:            106
   Number of public wires:          16
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_3                          2
     $adffe_1                        1
     $adffe_3                        2
     $and_1                          3
     $eq_3                           2
     $logic_not_1                    1
     $mux_1                          3
     $mux_3                          4
     $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram      1
     $reduce_bool_2                  2
     $reduce_bool_3                  1

=== $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram ===

   Number of wires:                 17
   Number of wire bits:             95
   Number of public wires:           9
   Number of public wire bits:      41
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 12
     $dffe_8                         2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_3                          2
     $mux_8                          2

=== $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:             74
   Number of public wires:          16
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_3                          2
     $adffe_1                        1
     $adffe_3                        2
     $and_1                          3
     $eq_3                           2
     $logic_not_1                    1
     $mux_1                          3
     $mux_3                          4
     $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      1
     $reduce_bool_2                  2
     $reduce_bool_3                  1

=== Accumulator ===

   Number of wires:                 51
   Number of wire bits:            190
   Number of public wires:          27
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add_16                         1
     $adffe_1                        3
     $adffe_16                       1
     $and_1                          4
     $dffe_1                         2
     $dffe_16                        1
     $dffe_8                         2
     $mux_1                          3
     $mux_16                         1
     $mux_8                          3
     $ne_2                           1
     $ne_3                           1
     $ne_8                           1
     $not_1                          5
     $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      1
     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a      1
     $reduce_and_2                   2
     $reduce_and_3                   1
     $reduce_and_4                   2

=== design hierarchy ===

   Accumulator                       1
     $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      1
       $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram      1
     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a      1
       $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      1

   Number of wires:                145
   Number of wire bits:            640
   Number of public wires:          77
   Number of public wire bits:     365
   Number of memories:               2
   Number of memory bits:          192
   Number of processes:              0
   Number of cells:                100
     $add_16                         1
     $add_3                          4
     $adffe_1                        5
     $adffe_16                       1
     $adffe_3                        4
     $and_1                         10
     $dffe_1                         2
     $dffe_16                        3
     $dffe_8                         4
     $eq_3                           4
     $logic_not_1                    2
     $memrd                          4
     $memwr_v2                       4
     $mux_1                         13
     $mux_16                         3
     $mux_3                         12
     $mux_8                          5
     $ne_2                           1
     $ne_3                           1
     $ne_8                           1
     $not_1                          5
     $reduce_and_2                   2
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  4
     $reduce_bool_3                  2

