#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 15 02:33:20 2022
# Process ID: 21420
# Current directory: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17764 C:\Users\yvvan\Documents\Research\Approximate Computing\MAC_array\MAC_array.xpr
# Log file: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array\vivado.jou
#-----------------------------------------------------------
start_guioopen_project {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.xpr}uupdate_compile_order -fileset sources_1open_run synth_1 -name synth_1
report_clock_networks -name {network_1}
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
file mkdir {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new}
close [ open {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc}}
set_property target_constrs_file {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
close_design
export_ip_user_files -of_objects  [get_files {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc}}
open_run synth_1 -name synth_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
close [ open {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constrs.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constrs.xdc}}
set_property target_constrs_file {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constrs.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
report_clock_networks -name {network_1}
report_methodology -name post_wizard
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name post_wizard
check_timing -name post_wizard
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
