# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../rtl/axi_defines.sv" \
"../../../../../rtl/axi_interface.sv" \
"../../../../../rtl/multicore_pkg.sv" \
"../../../../../rtl/data_cache.sv" \
"../../../../../rtl/data_cache_ctrl.sv" \
"../../../../../rtl/ram.sv" \
"../../../../../test/tb_data_cache.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
