[{"name": "\u912d\u4e00\u96c4", "email": "yhcheng@ntut.edu.tw", "latestUpdate": "2007-12-24 16:30:27", "objective": "\u77ad\u89e3\u5fae\u7b97\u6a5f\u53ca\u4ecb\u9762\u8a2d\u8a08\u4e4b\u57fa\u672c\u89c0\u5ff5\u8207\u61c9\u7528\uff0c\u5167\u5bb9\u5305\u542b\uff1a1.\u5fae\u7b97\u6a5f\u6982\u8ad6\uff0c2.\u4e2d\u592e\u8655\u7406\u55ae\u5143\u67b6\u69cb\u3001\u7a0b\u5f0f\u898f\u5283\u53ca\u8a18\u9ad4\u6a21\u5f0f\uff0c3.\u5fae\u7b97\u6a5f\u6307\u4ee4\u96c6\u53ca\u5b9a\u5740\u6a21\u5f0f\uff0c4.\u7d44\u5408\u8a9e\u8a00\u7a0b\u5f0f\u8a2d\u8a08\uff0c5.\u786c\u9ad4\u4ecb\u9762\u6982\u8ad6\uff0c6.\u8a18\u61b6\u9ad4\u4ecb\u9762(ROM\u53caRAM)\u4ecb\u9762\uff0c7.\u8f38\u51fa\u5165\u4ecb\u9762\u3001\u4e2d\u65b7\u8655\u7406\u53ca\u76f4\u63a5\u8a18\u61b6\u9ad4\u5b58\u53d6\uff0c8.\u5fae\u7b97\u6a5f\u7cfb\u7d71\u6982\u8ff0\u53ca\u767c\u5c55\u7cfb\u7d71\u7c21\u4ecb\u3002", "schedule": "01~06. Review combination logic: 1. Any logic function can be implimented by: (a). AND+OR+NOT (b). NAND(2-inputs) (c). NOR(2-inputs) (d). AOI(Transister or MOS circuit) (e). OAI (f). Multiplexer (g). Decoder(Minterm/Maxterm)+Tristate(Active high/Low) (h). Decoder(Min)+OR (i). Decoder(Max)+AND (j). PLA (k). PROM/EPROM/EEPROM (l). Gate array/Array cell/PGA/FPGA.\r\n2.Any digit system hardware can be assembly by eight MSI element: Encoder/Decoder/Multiplexer/Demultiplexer/Tristate/Comparator/Full-adder/Flip-Flop.\r\n3.Number system/compare algorithm, add and sub. algorithm and its hardware.(Include floating point).\r\n07~11. Review sequential logic:1. Multivibrator/Simple set-reset Flip-flop/Clocked S-R F-F/J-K F-F/Master-slave F-F/D-type F-F/Pure edge trigger F-F/T-type F-F.\r\n2. Counter: sync./async./ring.\r\n3. Register: S(serial)I(input)SO(output)/SIP(parallel)O/PISO?PIPO.\r\n4. Sequential machine: traditional synthesis method/ multiplexer controll method/ Rom-base method/ One hot method.\r\n5. S(static)RAM/ D(dynamic)RAM\r\n12~17. Design computer:1. Computer specification( architecture). 2.Find the necessary mnemonic. 3. Design controller( hardwired algorithm).4. Add peripherals. 6. Find I/O instruction and implement it.\r\n", "scorePolicy": "\u5e73\u6642\u6210\u7e3e(\u542b\u51fa\u5e2d\u72c0\u6cc1): 30%\r\n\u671f\u4e2d\u8003: 20%\r\n\u671f\u672b\u8003: 50%\r\n", "materials": "1. Digital logic\r\n2. Assembly language\r\n", "foreignLanguageTextbooks": false}]