// Seed: 671867356
`resetall
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_18(
      id_3, {1, id_2}, 1, id_4, id_3
  );
  logic id_7;
  logic id_8;
  assign id_2 = id_2.id_7;
  logic id_9;
  logic id_10;
  logic id_11;
  assign id_4 = 1;
  logic id_12;
  logic id_13, id_14;
  assign id_10 = 1;
  assign id_10 = 1;
  logic id_15 = 1;
  logic id_16;
  logic id_17;
endmodule
