11:44:37 INFO  : Registering command handlers for SDK TCF services
11:44:39 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\user\Documents\GitHub\Final_4\final\final.sdk\temp_xsdb_launch_script.tcl
11:44:50 INFO  : XSCT server has started successfully.
11:45:10 INFO  : Successfully done setting XSCT server connection channel  
11:45:10 INFO  : Processing command line option -hwspec D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf.
11:45:10 INFO  : Successfully done setting SDK workspace  
12:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:54 INFO  : 'jtag frequency' command is executed.
12:00:54 INFO  : Sourcing of 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:57 INFO  : FPGA configured successfully with bitstream "D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:58 INFO  : Context for 'APU' is selected.
12:00:58 INFO  : Hardware design information is loaded from 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:00:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:58 INFO  : Context for 'APU' is selected.
12:00:58 INFO  : 'stop' command is executed.
12:00:59 INFO  : 'ps7_init' command is executed.
12:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:00 INFO  : The application 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:00 INFO  : 'con' command is executed.
12:01:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:01:00 INFO  : Disconnected from the channel tcfchan#1.
12:01:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:01:47 INFO  : 'jtag frequency' command is executed.
12:01:47 INFO  : Sourcing of 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:01:50 INFO  : FPGA configured successfully with bitstream "D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:01:50 INFO  : Context for 'APU' is selected.
12:01:55 INFO  : Hardware design information is loaded from 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:55 INFO  : Context for 'APU' is selected.
12:01:55 INFO  : 'stop' command is executed.
12:01:57 INFO  : 'ps7_init' command is executed.
12:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:58 INFO  : The application 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:58 INFO  : 'con' command is executed.
12:01:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:01:58 INFO  : Disconnected from the channel tcfchan#2.
12:11:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:10 INFO  : 'jtag frequency' command is executed.
12:11:10 INFO  : Sourcing of 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:11 INFO  : Context for 'APU' is selected.
12:11:11 INFO  : System reset is completed.
12:11:14 INFO  : 'after 3000' command is executed.
12:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:17 INFO  : FPGA configured successfully with bitstream "D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:11:18 INFO  : Context for 'APU' is selected.
12:11:21 INFO  : Hardware design information is loaded from 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:11:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:22 INFO  : Context for 'APU' is selected.
12:11:22 INFO  : 'ps7_init' command is executed.
12:11:22 INFO  : 'ps7_post_config' command is executed.
12:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:23 INFO  : The application 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:23 INFO  : 'con' command is executed.
12:11:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:11:23 INFO  : Disconnected from the channel tcfchan#3.
13:30:22 INFO  : Registering command handlers for SDK TCF services
13:30:24 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\user\Documents\GitHub\Final_4\final\final.sdk\temp_xsdb_launch_script.tcl
13:30:33 INFO  : XSCT server has started successfully.
13:30:44 INFO  : Successfully done setting XSCT server connection channel  
13:30:44 INFO  : Processing command line option -hwspec D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf.
13:30:44 INFO  : Successfully done setting SDK workspace  
13:30:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:31:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547529963402,  Project:1547523744096
13:31:00 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf.
13:31:00 INFO  : Copied contents of D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:31:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:31:25 INFO  : 
13:31:27 INFO  : Updating hardware inferred compiler options for final.
13:31:31 INFO  : Clearing existing target manager status.
13:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:41:49 INFO  : 'jtag frequency' command is executed.
13:41:49 INFO  : Sourcing of 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:49 INFO  : Context for 'APU' is selected.
13:41:49 INFO  : System reset is completed.
13:41:52 INFO  : 'after 3000' command is executed.
13:41:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:41:55 INFO  : FPGA configured successfully with bitstream "D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:41:55 INFO  : Context for 'APU' is selected.
13:41:55 INFO  : Hardware design information is loaded from 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:41:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:55 INFO  : Context for 'APU' is selected.
13:41:57 INFO  : 'ps7_init' command is executed.
13:41:57 INFO  : 'ps7_post_config' command is executed.
13:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:57 INFO  : The application 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:57 INFO  : 'con' command is executed.
13:41:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:41:57 INFO  : Disconnected from the channel tcfchan#1.
14:21:42 INFO  : Registering command handlers for SDK TCF services
14:21:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\user\Documents\GitHub\Final_4\final\final.sdk\temp_xsdb_launch_script.tcl
14:21:51 INFO  : XSCT server has started successfully.
14:22:00 INFO  : Successfully done setting XSCT server connection channel  
14:22:00 INFO  : Processing command line option -hwspec D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf.
14:22:00 INFO  : Successfully done setting SDK workspace  
14:22:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:22:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547532993154,  Project:1547529963402
14:22:15 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf.
14:22:15 INFO  : Copied contents of D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:22:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:22:46 INFO  : 
14:22:46 INFO  : Updating hardware inferred compiler options for final.
14:22:47 INFO  : Clearing existing target manager status.
14:34:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:32 INFO  : 'jtag frequency' command is executed.
14:34:32 INFO  : Sourcing of 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:32 INFO  : Context for 'APU' is selected.
14:34:33 INFO  : System reset is completed.
14:34:36 INFO  : 'after 3000' command is executed.
14:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:38 INFO  : FPGA configured successfully with bitstream "D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:39 INFO  : Context for 'APU' is selected.
14:34:39 INFO  : Hardware design information is loaded from 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:39 INFO  : Context for 'APU' is selected.
14:34:39 INFO  : 'ps7_init' command is executed.
14:34:39 INFO  : 'ps7_post_config' command is executed.
14:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:40 INFO  : The application 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:40 INFO  : 'con' command is executed.
14:34:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:34:40 INFO  : Disconnected from the channel tcfchan#1.
15:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:01:36 INFO  : 'jtag frequency' command is executed.
15:01:36 INFO  : Sourcing of 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:36 INFO  : Context for 'APU' is selected.
15:01:36 INFO  : System reset is completed.
15:01:39 INFO  : 'after 3000' command is executed.
15:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:01:43 INFO  : FPGA configured successfully with bitstream "D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:01:43 INFO  : Context for 'APU' is selected.
15:01:47 INFO  : Hardware design information is loaded from 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:01:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:48 INFO  : Context for 'APU' is selected.
15:01:49 INFO  : 'ps7_init' command is executed.
15:01:49 INFO  : 'ps7_post_config' command is executed.
15:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:49 INFO  : The application 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:50 INFO  : 'con' command is executed.
15:01:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:01:50 INFO  : Disconnected from the channel tcfchan#2.
15:04:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:05 INFO  : 'jtag frequency' command is executed.
15:04:05 INFO  : Sourcing of 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:05 INFO  : Context for 'APU' is selected.
15:04:05 INFO  : System reset is completed.
15:04:09 INFO  : 'after 3000' command is executed.
15:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:12 INFO  : FPGA configured successfully with bitstream "D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:13 INFO  : Context for 'APU' is selected.
15:04:13 INFO  : Hardware design information is loaded from 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:04:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:13 INFO  : Context for 'APU' is selected.
15:04:14 INFO  : 'ps7_init' command is executed.
15:04:14 INFO  : 'ps7_post_config' command is executed.
15:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:14 INFO  : The application 'D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:14 INFO  : 'con' command is executed.
15:04:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:04:14 INFO  : Disconnected from the channel tcfchan#3.
