Analysis & Synthesis report for DDS_RIKEN
Tue May 24 10:02:01 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated
 16. Parameter Settings for User Entity Instance: dds_pll:pll|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component
 18. Parameter Settings for User Entity Instance: dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component
 19. Parameter Settings for User Entity Instance: dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component
 20. Parameter Settings for User Entity Instance: dds_compare:comparer_2|lpm_compare:LPM_COMPARE_component
 21. Parameter Settings for User Entity Instance: dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component
 22. Parameter Settings for User Entity Instance: dds_ram:ram1|altsyncram:altsyncram_component
 23. altpll Parameter Settings by Entity Instance
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "dds_compare:comparer_2"
 26. Port Connectivity Checks: "dds_compare:comparer_1"
 27. Port Connectivity Checks: "dds_pll:pll"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 24 10:02:01 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; DDS_RIKEN                                   ;
; Top-level Entity Name              ; DDS_RIKEN                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,052                                       ;
;     Total combinational functions  ; 1,596                                       ;
;     Dedicated logic registers      ; 1,014                                       ;
; Total registers                    ; 1014                                        ;
; Total pins                         ; 113                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,288                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                                      ; DDS_RIKEN          ; DDS_RIKEN          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; DDS_RIKEN.vhd                    ; yes             ; User VHDL File               ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd          ;         ;
; dds_ram.vhd                      ; yes             ; User Wizard-Generated File   ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_ram.vhd            ;         ;
; dds_pll.vhd                      ; yes             ; User Wizard-Generated File   ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_pll.vhd            ;         ;
; dds_compare.vhd                  ; yes             ; User Wizard-Generated File   ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_compare.vhd        ;         ;
; dds_add_subtract.vhd             ; yes             ; User Wizard-Generated File   ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_add_subtract.vhd   ;         ;
; dds_14bit_compare.vhd            ; yes             ; User Wizard-Generated File   ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_14bit_compare.vhd  ;         ;
; dds_14bit_adder.vhd              ; yes             ; User Wizard-Generated File   ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_14bit_adder.vhd    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; db/dds_pll_altpll.v              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/dds_pll_altpll.v    ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.tdf                           ;         ;
; comptree.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/comptree.inc                              ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                              ;         ;
; db/cmpr_eng.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/cmpr_eng.tdf        ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                           ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/addcore.inc                               ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/look_add.inc                              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                              ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                   ;         ;
; db/add_sub_urg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/add_sub_urg.tdf     ;         ;
; db/cmpr_ach.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/cmpr_ach.tdf        ;         ;
; db/add_sub_fog.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/add_sub_fog.tdf     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_kip3.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/altsyncram_kip3.tdf ;         ;
; db/decode_msa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/decode_msa.tdf      ;         ;
; db/decode_f8a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/decode_f8a.tdf      ;         ;
; db/mux_9qb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/mux_9qb.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,052                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 1596                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 946                                                                                ;
;     -- 3 input functions                    ; 504                                                                                ;
;     -- <=2 input functions                  ; 146                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 1320                                                                               ;
;     -- arithmetic mode                      ; 276                                                                                ;
;                                             ;                                                                                    ;
; Total registers                             ; 1014                                                                               ;
;     -- Dedicated logic registers            ; 1014                                                                               ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 113                                                                                ;
; Total memory bits                           ; 524288                                                                             ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; dds_pll:pll|altpll:altpll_component|dds_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 929                                                                                ;
; Total fan-out                               ; 10643                                                                              ;
; Average fan-out                             ; 3.67                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                    ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; |DDS_RIKEN                                ; 1596 (1025)       ; 1014 (1012)  ; 524288      ; 0            ; 0       ; 0         ; 113  ; 0            ; |DDS_RIKEN                                                                                                      ; work         ;
;    |dds_14bit_compare:comparer_14bit_1|   ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_14bit_compare:comparer_14bit_1                                                                   ; work         ;
;       |lpm_compare:LPM_COMPARE_component| ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component                                 ; work         ;
;          |cmpr_eng:auto_generated|        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component|cmpr_eng:auto_generated         ; work         ;
;    |dds_add_subtract:adder|               ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_add_subtract:adder                                                                               ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component| ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component                                             ; work         ;
;          |add_sub_fog:auto_generated|     ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_fog:auto_generated                  ; work         ;
;    |dds_compare:comparer_1|               ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_compare:comparer_1                                                                               ; work         ;
;       |lpm_compare:LPM_COMPARE_component| ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component                                             ; work         ;
;          |cmpr_ach:auto_generated|        ; 107 (107)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component|cmpr_ach:auto_generated                     ; work         ;
;    |dds_compare:comparer_2|               ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_compare:comparer_2                                                                               ; work         ;
;       |lpm_compare:LPM_COMPARE_component| ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_compare:comparer_2|lpm_compare:LPM_COMPARE_component                                             ; work         ;
;          |cmpr_ach:auto_generated|        ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_compare:comparer_2|lpm_compare:LPM_COMPARE_component|cmpr_ach:auto_generated                     ; work         ;
;    |dds_pll:pll|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_pll:pll                                                                                          ; work         ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_pll:pll|altpll:altpll_component                                                                  ; work         ;
;          |dds_pll_altpll:auto_generated|  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_pll:pll|altpll:altpll_component|dds_pll_altpll:auto_generated                                    ; work         ;
;    |dds_ram:ram1|                         ; 263 (0)           ; 2 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_ram:ram1                                                                                         ; work         ;
;       |altsyncram:altsyncram_component|   ; 263 (0)           ; 2 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component                                                         ; work         ;
;          |altsyncram_kip3:auto_generated| ; 263 (0)           ; 2 (2)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated                          ; work         ;
;             |decode_f8a:rden_decode_b|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|decode_f8a:rden_decode_b ; work         ;
;             |decode_msa:decode2|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|decode_msa:decode2       ; work         ;
;             |mux_9qb:mux3|                ; 256 (256)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|mux_9qb:mux3             ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 16           ; 4096         ; 128          ; 524288 ; None ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------------+
; Altera ; LPM_ADD_SUB  ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_add_subtract:adder             ; dds_add_subtract.vhd  ;
; Altera ; LPM_ADD_SUB  ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_14bit_adder:adder_14bit        ; dds_14bit_adder.vhd   ;
; Altera ; LPM_COMPARE  ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_compare:comparer_1             ; dds_compare.vhd       ;
; Altera ; LPM_COMPARE  ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_compare:comparer_2             ; dds_compare.vhd       ;
; Altera ; LPM_COMPARE  ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_14bit_compare:comparer_14bit_1 ; dds_14bit_compare.vhd ;
; Altera ; ALTPLL       ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_pll:pll                        ; dds_pll.vhd           ;
; Altera ; RAM: 2-PORT  ; 14.1    ; N/A          ; N/A          ; |DDS_RIKEN|dds_ram:ram1                       ; dds_ram.vhd           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; operating_mode_changed                             ; GND                 ; yes                    ;
; previous_operating_mode[0]                         ; Equal9              ; yes                    ;
; previous_operating_mode[1]                         ; Equal9              ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; adder_step[1..26,43..63]               ; Merged with adder_step[0]              ;
; adder_step[0]                          ; Stuck at GND due to stuck port data_in ;
; par_add[6,7]                           ; Stuck at GND due to stuck port data_in ;
; LED_OE~reg0                            ; Stuck at GND due to stuck port data_in ;
; ramp_up                                ; Merged with adder_direction            ;
; Total Number of Removed Registers = 52 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1014  ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 54    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 960   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; dds_master_reset~reg0                  ; 2       ;
; dds_ram_wrclock                        ; 65      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |DDS_RIKEN|\process_5:main_frequency_var[38] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DDS_RIKEN|high_ramp_limit_var[8]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DDS_RIKEN|low_ramp_limit_var[30]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DDS_RIKEN|freq_step_size_var[15]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DDS_RIKEN|main_phase_var[14]                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DDS_RIKEN|\process_6:main_amplitude_var[0]  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DDS_RIKEN|main_amplitude_var[4]             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DDS_RIKEN|\process_6:main_count[0]          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DDS_RIKEN|sub_count[0]                      ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DDS_RIKEN|old_amp[1]                        ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |DDS_RIKEN|main_amplitude[11]                ;
; 6:1                ; 64 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |DDS_RIKEN|old_freq[13]                      ;
; 5:1                ; 64 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |DDS_RIKEN|main_frequency[49]                ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; Yes        ; |DDS_RIKEN|LED_OE~reg0                       ;
; 11:1               ; 9 bits    ; 63 LEs        ; 9 LEs                ; 54 LEs                 ; Yes        ; |DDS_RIKEN|number_lines_in_ram[10]           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |DDS_RIKEN|\process_1:count[1]               ;
; 38:1               ; 16 bits   ; 400 LEs       ; 16 LEs               ; 384 LEs                ; Yes        ; |DDS_RIKEN|count_delay[12]                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |DDS_RIKEN|count[2]                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DDS_RIKEN|par_add[6]                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DDS_RIKEN|ram_process_count[0]              ;
; 39:1               ; 14 bits   ; 364 LEs       ; 0 LEs                ; 364 LEs                ; Yes        ; |DDS_RIKEN|\process_5:main_amplitude_var[10] ;
; 35:1               ; 3 bits    ; 69 LEs        ; 24 LEs               ; 45 LEs                 ; Yes        ; |DDS_RIKEN|par_data[12]                      ;
; 37:1               ; 6 bits    ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |DDS_RIKEN|par_data[11]                      ;
; 18:1               ; 5 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DDS_RIKEN|main_count[5]                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_pll:pll|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------+
; Parameter Name                ; Value                     ; Type                 ;
+-------------------------------+---------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped              ;
; PLL_TYPE                      ; AUTO                      ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dds_pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 8000                      ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped              ;
; LOCK_HIGH                     ; 1                         ; Untyped              ;
; LOCK_LOW                      ; 1                         ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped              ;
; SKIP_VCO                      ; OFF                       ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped              ;
; BANDWIDTH                     ; 0                         ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped              ;
; DOWN_SPREAD                   ; 0                         ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1250                      ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 4                         ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped              ;
; DPA_DIVIDER                   ; 0                         ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped              ;
; VCO_MIN                       ; 0                         ; Untyped              ;
; VCO_MAX                       ; 0                         ; Untyped              ;
; VCO_CENTER                    ; 0                         ; Untyped              ;
; PFD_MIN                       ; 0                         ; Untyped              ;
; PFD_MAX                       ; 0                         ; Untyped              ;
; M_INITIAL                     ; 0                         ; Untyped              ;
; M                             ; 0                         ; Untyped              ;
; N                             ; 1                         ; Untyped              ;
; M2                            ; 1                         ; Untyped              ;
; N2                            ; 1                         ; Untyped              ;
; SS                            ; 1                         ; Untyped              ;
; C0_HIGH                       ; 0                         ; Untyped              ;
; C1_HIGH                       ; 0                         ; Untyped              ;
; C2_HIGH                       ; 0                         ; Untyped              ;
; C3_HIGH                       ; 0                         ; Untyped              ;
; C4_HIGH                       ; 0                         ; Untyped              ;
; C5_HIGH                       ; 0                         ; Untyped              ;
; C6_HIGH                       ; 0                         ; Untyped              ;
; C7_HIGH                       ; 0                         ; Untyped              ;
; C8_HIGH                       ; 0                         ; Untyped              ;
; C9_HIGH                       ; 0                         ; Untyped              ;
; C0_LOW                        ; 0                         ; Untyped              ;
; C1_LOW                        ; 0                         ; Untyped              ;
; C2_LOW                        ; 0                         ; Untyped              ;
; C3_LOW                        ; 0                         ; Untyped              ;
; C4_LOW                        ; 0                         ; Untyped              ;
; C5_LOW                        ; 0                         ; Untyped              ;
; C6_LOW                        ; 0                         ; Untyped              ;
; C7_LOW                        ; 0                         ; Untyped              ;
; C8_LOW                        ; 0                         ; Untyped              ;
; C9_LOW                        ; 0                         ; Untyped              ;
; C0_INITIAL                    ; 0                         ; Untyped              ;
; C1_INITIAL                    ; 0                         ; Untyped              ;
; C2_INITIAL                    ; 0                         ; Untyped              ;
; C3_INITIAL                    ; 0                         ; Untyped              ;
; C4_INITIAL                    ; 0                         ; Untyped              ;
; C5_INITIAL                    ; 0                         ; Untyped              ;
; C6_INITIAL                    ; 0                         ; Untyped              ;
; C7_INITIAL                    ; 0                         ; Untyped              ;
; C8_INITIAL                    ; 0                         ; Untyped              ;
; C9_INITIAL                    ; 0                         ; Untyped              ;
; C0_MODE                       ; BYPASS                    ; Untyped              ;
; C1_MODE                       ; BYPASS                    ; Untyped              ;
; C2_MODE                       ; BYPASS                    ; Untyped              ;
; C3_MODE                       ; BYPASS                    ; Untyped              ;
; C4_MODE                       ; BYPASS                    ; Untyped              ;
; C5_MODE                       ; BYPASS                    ; Untyped              ;
; C6_MODE                       ; BYPASS                    ; Untyped              ;
; C7_MODE                       ; BYPASS                    ; Untyped              ;
; C8_MODE                       ; BYPASS                    ; Untyped              ;
; C9_MODE                       ; BYPASS                    ; Untyped              ;
; C0_PH                         ; 0                         ; Untyped              ;
; C1_PH                         ; 0                         ; Untyped              ;
; C2_PH                         ; 0                         ; Untyped              ;
; C3_PH                         ; 0                         ; Untyped              ;
; C4_PH                         ; 0                         ; Untyped              ;
; C5_PH                         ; 0                         ; Untyped              ;
; C6_PH                         ; 0                         ; Untyped              ;
; C7_PH                         ; 0                         ; Untyped              ;
; C8_PH                         ; 0                         ; Untyped              ;
; C9_PH                         ; 0                         ; Untyped              ;
; L0_HIGH                       ; 1                         ; Untyped              ;
; L1_HIGH                       ; 1                         ; Untyped              ;
; G0_HIGH                       ; 1                         ; Untyped              ;
; G1_HIGH                       ; 1                         ; Untyped              ;
; G2_HIGH                       ; 1                         ; Untyped              ;
; G3_HIGH                       ; 1                         ; Untyped              ;
; E0_HIGH                       ; 1                         ; Untyped              ;
; E1_HIGH                       ; 1                         ; Untyped              ;
; E2_HIGH                       ; 1                         ; Untyped              ;
; E3_HIGH                       ; 1                         ; Untyped              ;
; L0_LOW                        ; 1                         ; Untyped              ;
; L1_LOW                        ; 1                         ; Untyped              ;
; G0_LOW                        ; 1                         ; Untyped              ;
; G1_LOW                        ; 1                         ; Untyped              ;
; G2_LOW                        ; 1                         ; Untyped              ;
; G3_LOW                        ; 1                         ; Untyped              ;
; E0_LOW                        ; 1                         ; Untyped              ;
; E1_LOW                        ; 1                         ; Untyped              ;
; E2_LOW                        ; 1                         ; Untyped              ;
; E3_LOW                        ; 1                         ; Untyped              ;
; L0_INITIAL                    ; 1                         ; Untyped              ;
; L1_INITIAL                    ; 1                         ; Untyped              ;
; G0_INITIAL                    ; 1                         ; Untyped              ;
; G1_INITIAL                    ; 1                         ; Untyped              ;
; G2_INITIAL                    ; 1                         ; Untyped              ;
; G3_INITIAL                    ; 1                         ; Untyped              ;
; E0_INITIAL                    ; 1                         ; Untyped              ;
; E1_INITIAL                    ; 1                         ; Untyped              ;
; E2_INITIAL                    ; 1                         ; Untyped              ;
; E3_INITIAL                    ; 1                         ; Untyped              ;
; L0_MODE                       ; BYPASS                    ; Untyped              ;
; L1_MODE                       ; BYPASS                    ; Untyped              ;
; G0_MODE                       ; BYPASS                    ; Untyped              ;
; G1_MODE                       ; BYPASS                    ; Untyped              ;
; G2_MODE                       ; BYPASS                    ; Untyped              ;
; G3_MODE                       ; BYPASS                    ; Untyped              ;
; E0_MODE                       ; BYPASS                    ; Untyped              ;
; E1_MODE                       ; BYPASS                    ; Untyped              ;
; E2_MODE                       ; BYPASS                    ; Untyped              ;
; E3_MODE                       ; BYPASS                    ; Untyped              ;
; L0_PH                         ; 0                         ; Untyped              ;
; L1_PH                         ; 0                         ; Untyped              ;
; G0_PH                         ; 0                         ; Untyped              ;
; G1_PH                         ; 0                         ; Untyped              ;
; G2_PH                         ; 0                         ; Untyped              ;
; G3_PH                         ; 0                         ; Untyped              ;
; E0_PH                         ; 0                         ; Untyped              ;
; E1_PH                         ; 0                         ; Untyped              ;
; E2_PH                         ; 0                         ; Untyped              ;
; E3_PH                         ; 0                         ; Untyped              ;
; M_PH                          ; 0                         ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped              ;
; CLK0_COUNTER                  ; G0                        ; Untyped              ;
; CLK1_COUNTER                  ; G0                        ; Untyped              ;
; CLK2_COUNTER                  ; G0                        ; Untyped              ;
; CLK3_COUNTER                  ; G0                        ; Untyped              ;
; CLK4_COUNTER                  ; G0                        ; Untyped              ;
; CLK5_COUNTER                  ; G0                        ; Untyped              ;
; CLK6_COUNTER                  ; E0                        ; Untyped              ;
; CLK7_COUNTER                  ; E1                        ; Untyped              ;
; CLK8_COUNTER                  ; E2                        ; Untyped              ;
; CLK9_COUNTER                  ; E3                        ; Untyped              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped              ;
; M_TIME_DELAY                  ; 0                         ; Untyped              ;
; N_TIME_DELAY                  ; 0                         ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped              ;
; VCO_POST_SCALE                ; 0                         ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped              ;
; CBXI_PARAMETER                ; dds_pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped              ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE       ;
+-------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                      ;
+------------------------+--------------+---------------------------------------------------------------------------+
; lpm_width              ; 14           ; Signed Integer                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                   ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                   ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                   ;
; CBXI_PARAMETER         ; cmpr_eng     ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; USE_WYS                ; OFF          ; Untyped                                                            ;
; STYLE                  ; FAST         ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_urg  ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+---------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                          ;
+------------------------+--------------+---------------------------------------------------------------+
; lpm_width              ; 64           ; Signed Integer                                                ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                       ;
; LPM_PIPELINE           ; 0            ; Untyped                                                       ;
; CHAIN_SIZE             ; 8            ; Untyped                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                       ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                            ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                       ;
; CBXI_PARAMETER         ; cmpr_ach     ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                ;
+------------------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_compare:comparer_2|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+---------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                          ;
+------------------------+--------------+---------------------------------------------------------------+
; lpm_width              ; 64           ; Signed Integer                                                ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                       ;
; LPM_PIPELINE           ; 0            ; Untyped                                                       ;
; CHAIN_SIZE             ; 8            ; Untyped                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                       ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                            ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                       ;
; CBXI_PARAMETER         ; cmpr_ach     ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                ;
+------------------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+---------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                          ;
+------------------------+--------------+---------------------------------------------------------------+
; LPM_WIDTH              ; 64           ; Signed Integer                                                ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                       ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                       ;
; LPM_PIPELINE           ; 0            ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                       ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                       ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                       ;
; USE_WYS                ; OFF          ; Untyped                                                       ;
; STYLE                  ; FAST         ; Untyped                                                       ;
; CBXI_PARAMETER         ; add_sub_fog  ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                ;
+------------------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_ram:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 128                  ; Signed Integer                ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_kip3      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; dds_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; dds_ram:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 32768                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 128                                          ;
;     -- NUMWORDS_B                         ; 4096                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_compare:comparer_2"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; aeb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_compare:comparer_1"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; aeb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_pll:pll"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 113                         ;
; cycloneiii_ff         ; 1014                        ;
;     CLR               ; 18                          ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 894                         ;
;     ENA CLR           ; 31                          ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 19                          ;
;     SCLR              ; 2                           ;
;     plain             ; 29                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1599                        ;
;     arith             ; 276                         ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 216                         ;
;     normal            ; 1323                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 288                         ;
;         4 data inputs ; 946                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 11.30                       ;
; Average LUT depth     ; 6.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue May 24 10:01:26 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_RIKEN_Test -c DDS_RIKEN
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file dds_riken.vhd
    Info (12022): Found design unit 1: DDS_RIKEN-behaviour File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 55
    Info (12023): Found entity 1: DDS_RIKEN File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file dds_ram.vhd
    Info (12022): Found design unit 1: dds_ram-SYN File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_ram.vhd Line: 57
    Info (12023): Found entity 1: dds_ram File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dds_pll.vhd
    Info (12022): Found design unit 1: dds_pll-SYN File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_pll.vhd Line: 53
    Info (12023): Found entity 1: dds_pll File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dds_compare.vhd
    Info (12022): Found design unit 1: dds_compare-SYN File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_compare.vhd Line: 55
    Info (12023): Found entity 1: dds_compare File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_compare.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dds_add_subtract.vhd
    Info (12022): Found design unit 1: dds_add_subtract-SYN File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_add_subtract.vhd Line: 54
    Info (12023): Found entity 1: dds_add_subtract File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_add_subtract.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dds_14bit_compare.vhd
    Info (12022): Found design unit 1: dds_14bit_compare-SYN File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_14bit_compare.vhd Line: 53
    Info (12023): Found entity 1: dds_14bit_compare File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_14bit_compare.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dds_14bit_adder.vhd
    Info (12022): Found design unit 1: dds_14bit_adder-SYN File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_14bit_adder.vhd Line: 53
    Info (12023): Found entity 1: dds_14bit_adder File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_14bit_adder.vhd Line: 43
Info (12127): Elaborating entity "DDS_RIKEN" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(119): object "clk_slow" assigned a value but never read File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 119
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(129): object "comparer_aeb" assigned a value but never read File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 129
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(131): object "comparer_alb" assigned a value but never read File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 131
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(136): object "comparer_aeb2" assigned a value but never read File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(138): object "comparer_alb2" assigned a value but never read File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 138
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(162): object "ramping_flag" assigned a value but never read File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 162
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(163): object "amp_ramping_flag" assigned a value but never read File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 163
Warning (10036): Verilog HDL or VHDL warning at DDS_RIKEN.vhd(262): object "amp_ramp_up" assigned a value but never read File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 262
Warning (10492): VHDL Process Statement warning at DDS_RIKEN.vhd(543): signal "high_ramp_limit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 543
Warning (10492): VHDL Process Statement warning at DDS_RIKEN.vhd(544): signal "low_ramp_limit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 544
Warning (10492): VHDL Process Statement warning at DDS_RIKEN.vhd(545): signal "freq_step_size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 545
Warning (10492): VHDL Process Statement warning at DDS_RIKEN.vhd(548): signal "operating_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 548
Warning (10492): VHDL Process Statement warning at DDS_RIKEN.vhd(550): signal "operating_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 550
Warning (10631): VHDL Process Statement warning at DDS_RIKEN.vhd(534): inferring latch(es) for signal or variable "previous_operating_mode", which holds its previous value in one or more paths through the process File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 534
Warning (10631): VHDL Process Statement warning at DDS_RIKEN.vhd(534): inferring latch(es) for signal or variable "operating_mode_changed", which holds its previous value in one or more paths through the process File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 534
Warning (10873): Using initial value X (don't care) for net "dds_bus_out[7..2]" at DDS_RIKEN.vhd(35) File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 35
Warning (10873): Using initial value X (don't care) for net "led_value[7]" at DDS_RIKEN.vhd(65) File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 65
Info (10041): Inferred latch for "operating_mode_changed" at DDS_RIKEN.vhd(534) File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 534
Info (10041): Inferred latch for "previous_operating_mode[0]" at DDS_RIKEN.vhd(551) File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 551
Info (10041): Inferred latch for "previous_operating_mode[1]" at DDS_RIKEN.vhd(551) File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 551
Info (12128): Elaborating entity "dds_pll" for hierarchy "dds_pll:pll" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 174
Info (12128): Elaborating entity "altpll" for hierarchy "dds_pll:pll|altpll:altpll_component" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_pll.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "dds_pll:pll|altpll:altpll_component" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_pll.vhd Line: 142
Info (12133): Instantiated megafunction "dds_pll:pll|altpll:altpll_component" with the following parameter: File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_pll.vhd Line: 142
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1250"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dds_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dds_pll_altpll.v
    Info (12023): Found entity 1: dds_pll_altpll File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/dds_pll_altpll.v Line: 30
Info (12128): Elaborating entity "dds_pll_altpll" for hierarchy "dds_pll:pll|altpll:altpll_component|dds_pll_altpll:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "dds_14bit_compare" for hierarchy "dds_14bit_compare:comparer_14bit_1" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 252
Info (12128): Elaborating entity "lpm_compare" for hierarchy "dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_14bit_compare.vhd Line: 75
Info (12130): Elaborated megafunction instantiation "dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_14bit_compare.vhd Line: 75
Info (12133): Instantiated megafunction "dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component" with the following parameter: File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_14bit_compare.vhd Line: 75
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_eng.tdf
    Info (12023): Found entity 1: cmpr_eng File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/cmpr_eng.tdf Line: 23
Info (12128): Elaborating entity "cmpr_eng" for hierarchy "dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component|cmpr_eng:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "dds_14bit_adder" for hierarchy "dds_14bit_adder:adder_14bit" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 253
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_14bit_adder.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_14bit_adder.vhd Line: 82
Info (12133): Instantiated megafunction "dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_14bit_adder.vhd Line: 82
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_urg.tdf
    Info (12023): Found entity 1: add_sub_urg File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/add_sub_urg.tdf Line: 23
Info (12128): Elaborating entity "add_sub_urg" for hierarchy "dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component|add_sub_urg:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "dds_compare" for hierarchy "dds_compare:comparer_1" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 333
Info (12128): Elaborating entity "lpm_compare" for hierarchy "dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_compare.vhd Line: 83
Info (12130): Elaborated megafunction instantiation "dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_compare.vhd Line: 83
Info (12133): Instantiated megafunction "dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component" with the following parameter: File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_compare.vhd Line: 83
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ach.tdf
    Info (12023): Found entity 1: cmpr_ach File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/cmpr_ach.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ach" for hierarchy "dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component|cmpr_ach:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "dds_add_subtract" for hierarchy "dds_add_subtract:adder" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 335
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_add_subtract.vhd Line: 79
Info (12130): Elaborated megafunction instantiation "dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_add_subtract.vhd Line: 79
Info (12133): Instantiated megafunction "dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_add_subtract.vhd Line: 79
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fog.tdf
    Info (12023): Found entity 1: add_sub_fog File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/add_sub_fog.tdf Line: 23
Info (12128): Elaborating entity "add_sub_fog" for hierarchy "dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_fog:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "dds_ram" for hierarchy "dds_ram:ram1" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 431
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds_ram:ram1|altsyncram:altsyncram_component" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_ram.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "dds_ram:ram1|altsyncram:altsyncram_component" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_ram.vhd Line: 64
Info (12133): Instantiated megafunction "dds_ram:ram1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/dds_ram.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kip3.tdf
    Info (12023): Found entity 1: altsyncram_kip3 File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/altsyncram_kip3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_kip3" for hierarchy "dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/decode_msa.tdf Line: 23
Info (12128): Elaborating entity "decode_msa" for hierarchy "dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|decode_msa:decode2" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/altsyncram_kip3.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/decode_f8a.tdf Line: 23
Info (12128): Elaborating entity "decode_f8a" for hierarchy "dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|decode_f8a:rden_decode_b" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/altsyncram_kip3.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9qb.tdf
    Info (12023): Found entity 1: mux_9qb File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/mux_9qb.tdf Line: 23
Info (12128): Elaborating entity "mux_9qb" for hierarchy "dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|mux_9qb:mux3" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/altsyncram_kip3.tdf Line: 49
Warning (13012): Latch previous_operating_mode[0] has unsafe behavior File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 551
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~PORTBDATAOUT1 File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/altsyncram_kip3.tdf Line: 578
Warning (13012): Latch previous_operating_mode[1] has unsafe behavior File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 551
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~PORTBDATAOUT1 File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/altsyncram_kip3.tdf Line: 1139
Info (13000): Registers with preset signals will power-up high File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 21
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED_OE" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 17
    Warning (13410): Pin "dds_port[0]" is stuck at VCC File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[1]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[3]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[4]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[5]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[6]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[7]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[14]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_port[15]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 20
    Warning (13410): Pin "dds_osk" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 22
    Warning (13410): Pin "dds_drhold" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 25
    Warning (13410): Pin "dds_drctl" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 26
    Warning (13410): Pin "f_pin[0]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 29
    Warning (13410): Pin "f_pin[1]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 29
    Warning (13410): Pin "f_pin[2]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 29
    Warning (13410): Pin "f_pin[3]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 29
    Warning (13410): Pin "ps[0]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 31
    Warning (13410): Pin "ps[1]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 31
    Warning (13410): Pin "ps[2]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 31
    Warning (13410): Pin "dds_bus_out[2]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 35
    Warning (13410): Pin "dds_bus_out[3]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 35
    Warning (13410): Pin "dds_bus_out[4]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 35
    Warning (13410): Pin "dds_bus_out[5]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 35
    Warning (13410): Pin "dds_bus_out[6]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 35
    Warning (13410): Pin "dds_bus_out[7]" is stuck at GND File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "dds_pll:pll|altpll:altpll_component|dds_pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/db/dds_pll_altpll.v Line: 44
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk_in0" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 11
    Warning (15610): No output dependent on input pin "dds_drover" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 24
    Warning (15610): No output dependent on input pin "dds_bus_in[16]" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[17]" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[18]" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[19]" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[20]" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[21]" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[22]" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "dds_bus_in[23]" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 34
    Warning (15610): No output dependent on input pin "external_trigger" File: C:/Users/Katori lab/DDS/Pulser/VHDL_files/DDSFreqModulation_2016_25_04/DDS_RIKEN.vhd Line: 46
Info (21057): Implemented 2431 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 40 input pins
    Info (21059): Implemented 73 output pins
    Info (21061): Implemented 2253 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 904 megabytes
    Info: Processing ended: Tue May 24 10:02:01 2016
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:56


