<dec f='llvm/llvm/include/llvm/MC/MCRegister.h' l='41' type='const unsigned int'/>
<use f='llvm/llvm/include/llvm/MC/MCRegister.h' l='74' u='r' c='_ZNK4llvm10MCRegister7isValidEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/Register.h' l='126' u='r' c='_ZNK4llvm8Register7isValidEv'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='105' u='r' c='_ZN4llvm17InterferenceCache5Entry5clearEPNS_15MachineFunctionEPNS_11SlotIndexesEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='140' u='r' c='_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalENS_10MCRegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='140' u='r' c='_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='232' u='r' c='_ZNK4llvm13LiveRegMatrix10getOneVRegEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1383' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1822' u='r' c='_ZN12_GLOBAL__N_18RAGreedy14tryRegionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1852' u='r' c='_ZN12_GLOBAL__N_18RAGreedy14tryRegionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1857' u='r' c='_ZN12_GLOBAL__N_18RAGreedy14tryRegionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='902' u='r' c='_ZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
