##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_5
		4.2::Critical Path Report for Clock_9
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for CyMASTER_CLK
		4.5::Critical Path Report for Mhz4_096/q
		4.6::Critical Path Report for SPIM_MEMS_IntClock
		4.7::Critical Path Report for SPI_ADC_IntClock
		4.8::Critical Path Report for cydff_13/q
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2(routed):R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock_2(routed):F vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.5::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.6::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_5:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. \Boundary8bit:CounterHW\/tc:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. \Boundary8bit:CounterHW\/tc:F)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. Mhz4_096/q:F)
		5.11::Critical Path Report for (Clock_9:R vs. Clock_9:R)
		5.12::Critical Path Report for (SPI_ADC_IntClock:R vs. Clock_9:R)
		5.13::Critical Path Report for (SPI_ADC_IntClock:R vs. SPI_ADC_IntClock:R)
		5.14::Critical Path Report for (SPIM_MEMS_IntClock:R vs. SPIM_MEMS_IntClock:R)
		5.15::Critical Path Report for (Clock_5:R vs. CyBUS_CLK:R)
		5.16::Critical Path Report for (Clock_5:R vs. Clock_5:R)
		5.17::Critical Path Report for (\Boundary8bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
		5.18::Critical Path Report for (Mhz4_096/q:R vs. CyBUS_CLK:R)
		5.19::Critical Path Report for (Mhz4_096/q:R vs. Mhz4_096/q:R)
		5.20::Critical Path Report for (Mhz4_096/q:R vs. cydff_13/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: Clock_2                      | N/A                    | Target: 36.00 MHz  | 
Clock: Clock_2(routed)              | N/A                    | Target: 36.00 MHz  | 
Clock: Clock_5                      | Frequency: 44.65 MHz   | Target: 36.00 MHz  | 
Clock: Clock_9                      | Frequency: 89.96 MHz   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                    | Frequency: 26.39 MHz   | Target: 72.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)    | N/A                    | Target: 72.00 MHz  | 
Clock: CyILO                        | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | Frequency: 98.13 MHz   | Target: 72.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                    | Target: 72.00 MHz  | 
Clock: Mhz4_096/q                   | Frequency: 42.71 MHz   | Target: 18.00 MHz  | 
Clock: SPIM_MEMS_IntClock           | Frequency: 56.81 MHz   | Target: 2.00 MHz   | 
Clock: SPI_ADC_IntClock             | Frequency: 43.21 MHz   | Target: 2.00 MHz   | 
Clock: \Boundary8bit:CounterHW\/tc  | N/A                    | Target: 36.00 MHz  | 
Clock: cydff_13/q                   | Frequency: 150.03 MHz  | Target: 9.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                 Capture Clock                Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------  ---------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2(routed)              CyBUS_CLK                    13888.9          -7688       N/A              N/A         N/A              N/A         13888.9          -7688       
Clock_5                      Clock_5                      27777.8          5382        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_5                      CyBUS_CLK                    13888.9          -3589       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_9                      Clock_9                      83333.3          72218       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    Clock_5                      13888.9          -5909       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    CyBUS_CLK                    13888.9          -24003      6944.44          -99         13888.9          -1932       6944.44          -3258       
CyBUS_CLK                    Mhz4_096/q                   N/A              N/A         13888.9          20441       N/A              N/A         N/A              N/A         
CyBUS_CLK                    \Boundary8bit:CounterHW\/tc  13888.9          13545       13888.9          16707       N/A              N/A         N/A              N/A         
Mhz4_096/q                   CyBUS_CLK                    13888.9          -49583      N/A              N/A         N/A              N/A         N/A              N/A         
Mhz4_096/q                   Mhz4_096/q                   55555.6          32143       N/A              N/A         N/A              N/A         N/A              N/A         
Mhz4_096/q                   cydff_13/q                   55555.6          48890       N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_MEMS_IntClock           SPIM_MEMS_IntClock           500000           482396      N/A              N/A         N/A              N/A         N/A              N/A         
SPI_ADC_IntClock             Clock_9                      13888.9          3698        N/A              N/A         N/A              N/A         N/A              N/A         
SPI_ADC_IntClock             SPI_ADC_IntClock             500000           476855      N/A              N/A         N/A              N/A         N/A              N/A         
\Boundary8bit:CounterHW\/tc  CyBUS_CLK                    N/A              N/A         6944.44          -17572      N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase      
-----------  ------------  --------------------  
DOUT(0)_PAD  20540         SPI_ADC_IntClock:R    
SDO2(0)_PAD  17596         SPIM_MEMS_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase      
-----------------  ------------  --------------------  
CLK_ADJ(0)_PAD     79986         Mhz4_096/q:R          
CLK_ADJ(0)_PAD     54406         CyBUS_CLK:R           
CS2(0)_PAD         22961         SPIM_MEMS_IntClock:R  
CSn(0)_PAD         26207         Clock_9:R             
DIN(0)_PAD         24247         SPI_ADC_IntClock:R    
DOut1N(0)_PAD      25228         CyBUS_CLK:R           
DOut1P(0)_PAD      25055         CyBUS_CLK:R           
EN1(0)_PAD         25386         CyBUS_CLK:R           
Out_TikTak(0)_PAD  47554         Mhz4_096/q:R          
SCL2(0)_PAD        22345         SPIM_MEMS_IntClock:R  
SCLK(0)_PAD        22828         SPI_ADC_IntClock:R    
SDI2(0)_PAD        23828         SPIM_MEMS_IntClock:R  
START_PIN(0)_PAD   24353         CyBUS_CLK:R           
TEST_2(0)_PAD      30305         CyBUS_CLK:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 44.65 MHz | Target: 36.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:load_reg\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 5382p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 21768

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16386
-------------------------------------   ----- 
End-of-path arrival time (ps)           16386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:load_reg\/q                     macrocell57     1250   1250   5382  RISE       1
\TransmitShiftReg:bSR:status_0\/main_0                macrocell10     6720   7970   5382  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10     3350  11320   5382  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell8   5066  16386   5382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell8       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_9
*************************************
Clock: Clock_9
Frequency: 89.96 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11503/q
Path End       : \GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clock
Path slack     : 72218p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_9:R#1 vs. Clock_9:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11503/clock_0                                          macrocell83         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_11503/q                                        macrocell83      1250   1250  72218  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell15   3806   5056  72218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock              datapathcell15      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 26.39 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_low:Sync:ctrl_reg\/control_4
Path End       : cydff_18/clk_en
Capture Clock  : cydff_18/clock_0
Path slack     : -24003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35792
-------------------------------------   ----- 
End-of-path arrival time (ps)           35792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Comp_low:Sync:ctrl_reg\/busclk                             controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Comp_low:Sync:ctrl_reg\/control_4        controlcell11   2050   2050  -24003  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/main_7  macrocell45     2803   4853  -24003  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/q       macrocell45     3350   8203  -24003  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/main_8        macrocell30     2285  10488  -24003  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/q             macrocell30     3350  13838  -24003  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_4        macrocell31     2907  16745  -24003  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q             macrocell31     3350  20095  -24003  RISE       1
Net_11964_split/main_8                    macrocell40     2302  22397  -24003  RISE       1
Net_11964_split/q                         macrocell40     3350  25747  -24003  RISE       1
Net_11964/main_2                          macrocell27     2297  28044  -24003  RISE       1
Net_11964/q                               macrocell27     3350  31394  -24003  RISE       1
cydff_18/clk_en                           macrocell90     4398  35792  -24003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_18/clock_0                                            macrocell90         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 98.13 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11504/q
Path End       : \GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clock
Path slack     : 3698p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between SPI_ADC_IntClock Clock_9)   13889
- Setup time                                                                        -6060
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_11504/q                                        macrocell80      1250   1250   3698  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell15   2880   4130   3698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock              datapathcell15      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Mhz4_096/q
****************************************
Clock: Mhz4_096/q
Frequency: 42.71 MHz | Target: 18.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_15/main_7
Capture Clock  : Net_12035_15/clock_0
Path slack     : 32143p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       18257
-------------------------------------   ----- 
End-of-path arrival time (ps)           38422
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q                                           macrocell109   1250  21414  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell26    8228  29643  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32993  32143  RISE       1
Net_12035_15/main_7                                     macrocell99    5429  38422  32143  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   7103  18519  RISE       1


===================================================================== 
4.6::Critical Path Report for SPIM_MEMS_IntClock
************************************************
Clock: SPIM_MEMS_IntClock
Frequency: 56.81 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_MEMS:BSPIM:TxStsReg\/clock
Path slack     : 482396p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17104
-------------------------------------   ----- 
End-of-path arrival time (ps)           17104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1   count7cell      1940   1940  482396  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/main_3  macrocell22     2957   4897  482396  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/q       macrocell22     3350   8247  482396  RISE       1
\SPIM_MEMS:BSPIM:TxStsReg\/status_3    statusicell10   8856  17104  482396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:TxStsReg\/clock                           statusicell10       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for SPI_ADC_IntClock
**********************************************
Clock: SPI_ADC_IntClock
Frequency: 43.21 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_ADC:BSPIM:TxStsReg\/clock
Path slack     : 476855p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22645
-------------------------------------   ----- 
End-of-path arrival time (ps)           22645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q           macrocell78    1250   1250  476855  RISE       1
\SPI_ADC:BSPIM:tx_status_0\/main_1  macrocell17   10880  12130  476855  RISE       1
\SPI_ADC:BSPIM:tx_status_0\/q       macrocell17    3350  15480  476855  RISE       1
\SPI_ADC:BSPIM:TxStsReg\/status_0   statusicell7   7165  22645  476855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:TxStsReg\/clock                             statusicell7        0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for cydff_13/q
****************************************
Clock: cydff_13/q
Frequency: 150.03 MHz | Target: 9.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : captured_1/main_0
Capture Clock  : captured_1/clock_0
Path slack     : 48890p

Capture Clock Arrival Time                               0
+ Clock path delay                                   28294
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80340

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       11285
-------------------------------------   ----- 
End-of-path arrival time (ps)           31450
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8748  20164  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q      macrocell113   1250  21414  48890  RISE       1
captured_1/main_0  macrocell129  10035  31450  48890  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_1/clock_0                              macrocell129   3986  28294  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2(routed):R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -7688p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                            7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15387
-------------------------------------   ----- 
End-of-path arrival time (ps)           15387
 
Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                               clockblockcell      0      0   COMP  RISE       1
\Waiter:CounterUDB:count_enable\/main_2         macrocell5       7542   7542  -7688  RISE       1
\Waiter:CounterUDB:count_enable\/q              macrocell5       3350  10892  -7688  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1    4495  15387  -7688  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (Clock_2(routed):F vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -7688p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21588

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       15387
-------------------------------------   ----- 
End-of-path arrival time (ps)           29275
 
Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                               clockblockcell      0  13889   COMP  FALL       1
\Waiter:CounterUDB:count_enable\/main_2         macrocell5       7542  21430  -7688  FALL       1
\Waiter:CounterUDB:count_enable\/q              macrocell5       3350  24780  -7688  FALL       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1    4495  29275  -7688  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Comp_low:Sync:ctrl_reg\/control_4
Path End       : cydff_18/clk_en
Capture Clock  : cydff_18/clock_0
Path slack     : -24003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35792
-------------------------------------   ----- 
End-of-path arrival time (ps)           35792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Comp_low:Sync:ctrl_reg\/busclk                             controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Comp_low:Sync:ctrl_reg\/control_4        controlcell11   2050   2050  -24003  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/main_7  macrocell45     2803   4853  -24003  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/q       macrocell45     3350   8203  -24003  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/main_8        macrocell30     2285  10488  -24003  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/q             macrocell30     3350  13838  -24003  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_4        macrocell31     2907  16745  -24003  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q             macrocell31     3350  20095  -24003  RISE       1
Net_11964_split/main_8                    macrocell40     2302  22397  -24003  RISE       1
Net_11964_split/q                         macrocell40     3350  25747  -24003  RISE       1
Net_11964/main_2                          macrocell27     2297  28044  -24003  RISE       1
Net_11964/q                               macrocell27     3350  31394  -24003  RISE       1
cydff_18/clk_en                           macrocell90     4398  35792  -24003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_18/clock_0                                            macrocell90         0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12420/q
Path End       : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -99p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_12420/q                                 macrocell71      1250   1250    -99  RISE       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/route_si  datapathcell13   2324   3574    -99  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell13      0   6944  FALL       1


5.5::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:load_reg\/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -1932p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       9811
-------------------------------------   ---- 
End-of-path arrival time (ps)           16755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell131        0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:load_reg\/q                    macrocell131     1250   8194  -1932  RISE       1
\Period:bSR:status_0\/main_1               macrocell28      2299  10494  -1932  RISE       1
\Period:bSR:status_0\/q                    macrocell28      3350  13844  -1932  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell19   2911  16755  -1932  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1


5.6::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -3258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           13637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell13      0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell13   4370  11314  -3258  RISE       1
Net_686/main_0                             macrocell70      2323  13637  -3258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_5:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -5909p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13788
-------------------------------------   ----- 
End-of-path arrival time (ps)           13788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell74     1250   1250  -5909  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell10     4122   5372  -5909  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10     3350   8722  -5909  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell8   5066  13788  -5909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell8       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. \Boundary8bit:CounterHW\/tc:R)
*****************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_4/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 13545p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                    7337
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary8bit:CounterHW\/tc:R#2)   13889
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       17716

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_4/clock_0                                             macrocell67         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
cydff_4/q        macrocell67   1250   1250  13545  RISE       1
cydff_10/main_0  macrocell69   2920   4170  13545  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                 macrocell69      6337   7337  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. \Boundary8bit:CounterHW\/tc:F)
*****************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Mhz4_096/main_0
Capture Clock  : Mhz4_096/clock_0
Path slack     : 16707p

Capture Clock Arrival Time                                           13889
+ Clock path delay                                                   10166
+ Cycle adjust (CyBUS_CLK:R#3 vs. \Boundary8bit:CounterHW\/tc:F#2)       0
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       20545

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_686/q        macrocell70   1250   1250  16707  RISE       1
Mhz4_096/main_0  macrocell73   2588   3838  16707  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. Mhz4_096/q:F)
*************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : cydff_13/main_0
Capture Clock  : cydff_13/clock_0
Path slack     : 20441p

Capture Clock Arrival Time                           27778
+ Clock path delay                                   23059
+ Cycle adjust (CyBUS_CLK:R#6 vs. Mhz4_096/q:F#2)   -13889
- Setup time                                         -3510
-------------------------------------------------   ------ 
End-of-path required time (ps)                       33437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12997
-------------------------------------   ----- 
End-of-path arrival time (ps)           12997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q  macrocell47    1250   1250  20441  RISE       1
cydff_13/main_0  macrocell114  11747  12997  20441  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1


5.11::Critical Path Report for (Clock_9:R vs. Clock_9:R)
********************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11503/q
Path End       : \GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clock
Path slack     : 72218p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_9:R#1 vs. Clock_9:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11503/clock_0                                          macrocell83         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_11503/q                                        macrocell83      1250   1250  72218  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell15   3806   5056  72218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock              datapathcell15      0      0  RISE       1


5.12::Critical Path Report for (SPI_ADC_IntClock:R vs. Clock_9:R)
*****************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11504/q
Path End       : \GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clock
Path slack     : 3698p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between SPI_ADC_IntClock Clock_9)   13889
- Setup time                                                                        -6060
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_11504/q                                        macrocell80      1250   1250   3698  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell15   2880   4130   3698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock              datapathcell15      0      0  RISE       1


5.13::Critical Path Report for (SPI_ADC_IntClock:R vs. SPI_ADC_IntClock:R)
**************************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_ADC:BSPIM:TxStsReg\/clock
Path slack     : 476855p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22645
-------------------------------------   ----- 
End-of-path arrival time (ps)           22645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q           macrocell78    1250   1250  476855  RISE       1
\SPI_ADC:BSPIM:tx_status_0\/main_1  macrocell17   10880  12130  476855  RISE       1
\SPI_ADC:BSPIM:tx_status_0\/q       macrocell17    3350  15480  476855  RISE       1
\SPI_ADC:BSPIM:TxStsReg\/status_0   statusicell7   7165  22645  476855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:TxStsReg\/clock                             statusicell7        0      0  RISE       1


5.14::Critical Path Report for (SPIM_MEMS_IntClock:R vs. SPIM_MEMS_IntClock:R)
******************************************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_MEMS:BSPIM:TxStsReg\/clock
Path slack     : 482396p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17104
-------------------------------------   ----- 
End-of-path arrival time (ps)           17104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1   count7cell      1940   1940  482396  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/main_3  macrocell22     2957   4897  482396  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/q       macrocell22     3350   8247  482396  RISE       1
\SPIM_MEMS:BSPIM:TxStsReg\/status_3    statusicell10   8856  17104  482396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:TxStsReg\/clock                           statusicell10       0      0  RISE       1


5.15::Critical Path Report for (Clock_5:R vs. CyBUS_CLK:R)
**********************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -3589p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                    7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10749/q                                            macrocell66      1250   1250  -3589  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/main_0         macrocell15      4379   5629  -3589  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/q              macrocell15      3350   8979  -3589  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell12   2309  11287  -3589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1


5.16::Critical Path Report for (Clock_5:R vs. Clock_5:R)
********************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:load_reg\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 5382p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 21768

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16386
-------------------------------------   ----- 
End-of-path arrival time (ps)           16386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:load_reg\/q                     macrocell57     1250   1250   5382  RISE       1
\TransmitShiftReg:bSR:status_0\/main_0                macrocell10     6720   7970   5382  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10     3350  11320   5382  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell8   5066  16386   5382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell8       0      0  RISE       1


5.17::Critical Path Report for (\Boundary8bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
******************************************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -17572p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -6010
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         934

Launch Clock Arrival Time                       0
+ Clock path delay                       7337
+ Data path delay                       11170
-------------------------------------   ----- 
End-of-path arrival time (ps)           18507
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                 macrocell69      6337   7337  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                 macrocell69      1250   8587  -17572  RISE       1
\Period:bSR:status_0\/main_0               macrocell28      3659  12246  -17572  RISE       1
\Period:bSR:status_0\/q                    macrocell28      3350  15596  -17572  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell19   2911  18507  -17572  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1


5.18::Critical Path Report for (Mhz4_096/q:R vs. CyBUS_CLK:R)
*************************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : cydff_18/clk_en
Capture Clock  : cydff_18/clock_0
Path slack     : -49583p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Mhz4_096/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -2100
-------------------------------------------------   ----- 
End-of-path required time (ps)                      11789

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                       39596
-------------------------------------   ----- 
End-of-path arrival time (ps)           61372
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68  10360  21776  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11292/q                               macrocell68   1250  23026  -49583  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/main_0  macrocell45   7407  30433  -49583  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/q       macrocell45   3350  33783  -49583  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2285  36068  -49583  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  39418  -49583  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_4        macrocell31   2907  42325  -49583  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q             macrocell31   3350  45675  -49583  RISE       1
Net_11964_split/main_8                    macrocell40   2302  47977  -49583  RISE       1
Net_11964_split/q                         macrocell40   3350  51327  -49583  RISE       1
Net_11964/main_2                          macrocell27   2297  53624  -49583  RISE       1
Net_11964/q                               macrocell27   3350  56974  -49583  RISE       1
cydff_18/clk_en                           macrocell90   4398  61372  -49583  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_18/clock_0                                            macrocell90         0      0  RISE       1


5.19::Critical Path Report for (Mhz4_096/q:R vs. Mhz4_096/q:R)
**************************************************************

++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_15/main_7
Capture Clock  : Net_12035_15/clock_0
Path slack     : 32143p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       18257
-------------------------------------   ----- 
End-of-path arrival time (ps)           38422
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q                                           macrocell109   1250  21414  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell26    8228  29643  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32993  32143  RISE       1
Net_12035_15/main_7                                     macrocell99    5429  38422  32143  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   7103  18519  RISE       1


5.20::Critical Path Report for (Mhz4_096/q:R vs. cydff_13/q:R)
**************************************************************

++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : captured_1/main_0
Capture Clock  : captured_1/clock_0
Path slack     : 48890p

Capture Clock Arrival Time                               0
+ Clock path delay                                   28294
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80340

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       11285
-------------------------------------   ----- 
End-of-path arrival time (ps)           31450
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8748  20164  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q      macrocell113   1250  21414  48890  RISE       1
captured_1/main_0  macrocell129  10035  31450  48890  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_1/clock_0                              macrocell129   3986  28294  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : cydff_18/clk_en
Capture Clock  : cydff_18/clock_0
Path slack     : -49583p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Mhz4_096/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -2100
-------------------------------------------------   ----- 
End-of-path required time (ps)                      11789

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                       39596
-------------------------------------   ----- 
End-of-path arrival time (ps)           61372
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68  10360  21776  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11292/q                               macrocell68   1250  23026  -49583  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/main_0  macrocell45   7407  30433  -49583  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5_split\/q       macrocell45   3350  33783  -49583  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2285  36068  -49583  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  39418  -49583  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_4        macrocell31   2907  42325  -49583  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q             macrocell31   3350  45675  -49583  RISE       1
Net_11964_split/main_8                    macrocell40   2302  47977  -49583  RISE       1
Net_11964_split/q                         macrocell40   3350  51327  -49583  RISE       1
Net_11964/main_2                          macrocell27   2297  53624  -49583  RISE       1
Net_11964/q                               macrocell27   3350  56974  -49583  RISE       1
cydff_18/clk_en                           macrocell90   4398  61372  -49583  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_18/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -17572p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -6010
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         934

Launch Clock Arrival Time                       0
+ Clock path delay                       7337
+ Data path delay                       11170
-------------------------------------   ----- 
End-of-path arrival time (ps)           18507
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                 macrocell69      6337   7337  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                 macrocell69      1250   8587  -17572  RISE       1
\Period:bSR:status_0\/main_0               macrocell28      3659  12246  -17572  RISE       1
\Period:bSR:status_0\/q                    macrocell28      3350  15596  -17572  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell19   2911  18507  -17572  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:StsReg\/status_0
Capture Clock  : \Period:bSR:StsReg\/clock
Path slack     : -11474p

Capture Clock Arrival Time                                           6944
+ Clock path delay                                                      0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)      0
- Setup time                                                         -500
------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                       6444

Launch Clock Arrival Time                       0
+ Clock path delay                       7337
+ Data path delay                       10582
-------------------------------------   ----- 
End-of-path arrival time (ps)           17919
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                 macrocell69      6337   7337  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell69     1250   8587  -17572  RISE       1
\Period:bSR:status_0\/main_0  macrocell28     3659  12246  -17572  RISE       1
\Period:bSR:status_0\/q       macrocell28     3350  15596  -17572  RISE       1
\Period:bSR:StsReg\/status_0  statusicell12   2323  17919  -11474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell12       0   6944  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:load_reg\/main_0
Capture Clock  : \Period:bSR:load_reg\/clock_0
Path slack     : -8811p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        3434

Launch Clock Arrival Time                      0
+ Clock path delay                      7337
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           12246
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                 macrocell69      6337   7337  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell69    1250   8587  -17572  RISE       1
\Period:bSR:load_reg\/main_0  macrocell131   3659  12246   -8811  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell131        0   6944  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -8321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16020
-------------------------------------   ----- 
End-of-path arrival time (ps)           16020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                        macrocell47     1250   1250  -8321  RISE       1
\BitCounterDec:CounterUDB:count_enable\/main_4         macrocell9      8502   9752  -8321  RISE       1
\BitCounterDec:CounterUDB:count_enable\/q              macrocell9      3350  13102  -8321  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell2   2918  16020  -8321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -7997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15696
-------------------------------------   ----- 
End-of-path arrival time (ps)           15696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Data_sync_0/q                                   macrocell36     1250   1250  -7997  RISE       1
\Waiter:CounterUDB:hwCapture\/main_0            macrocell2      7462   8712  -7997  RISE       1
\Waiter:CounterUDB:hwCapture\/q                 macrocell2      3350  12062  -7997  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   3634  15696  -7997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -7688p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21588

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       15387
-------------------------------------   ----- 
End-of-path arrival time (ps)           29275
 
Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                               clockblockcell      0  13889   COMP  FALL       1
\Waiter:CounterUDB:count_enable\/main_2         macrocell5       7542  21430  -7688  FALL       1
\Waiter:CounterUDB:count_enable\/q              macrocell5       3350  24780  -7688  FALL       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1    4495  29275  -7688  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -7663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19452
-------------------------------------   ----- 
End-of-path arrival time (ps)           19452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell47     1250   1250  -8321  RISE       1
Net_10771/main_2                                  macrocell6      8502   9752  -7663  RISE       1
Net_10771/q                                       macrocell6      3350  13102  -7663  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell6   6350  19452  -7663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:StsReg\/clock
Path slack     : -7147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18936
-------------------------------------   ----- 
End-of-path arrival time (ps)           18936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                      macrocell47    1250   1250  -8321  RISE       1
Net_10771/main_2                     macrocell6     8502   9752  -7663  RISE       1
Net_10771/q                          macrocell6     3350  13102  -7663  RISE       1
\RecieveShiftReg:bSR:StsReg\/clk_en  statusicell3   5834  18936  -7147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:StsReg\/clock                          statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -7147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18936
-------------------------------------   ----- 
End-of-path arrival time (ps)           18936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell47     1250   1250  -8321  RISE       1
Net_10771/main_2                                  macrocell6      8502   9752  -7663  RISE       1
Net_10771/q                                       macrocell6      3350  13102  -7663  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell5   5834  18936  -7147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : Net_10457/clk_en
Capture Clock  : Net_10457/clock_0
Path slack     : -6546p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18335
-------------------------------------   ----- 
End-of-path arrival time (ps)           18335
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q   macrocell47   1250   1250  -8321  RISE       1
Net_11444/main_1  macrocell29   7474   8724  -6546  RISE       1
Net_11444/q       macrocell29   3350  12074  -6546  RISE       1
Net_10457/clk_en  macrocell74   6260  18335  -6546  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : -6395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18183
-------------------------------------   ----- 
End-of-path arrival time (ps)           18183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                               macrocell47    1250   1250  -8321  RISE       1
Net_10771/main_2                              macrocell6     8502   9752  -7663  RISE       1
Net_10771/q                                   macrocell6     3350  13102  -7663  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell3   5082  18183  -6395  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -6395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18183
-------------------------------------   ----- 
End-of-path arrival time (ps)           18183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell47     1250   1250  -8321  RISE       1
Net_10771/main_2                                  macrocell6      8502   9752  -7663  RISE       1
Net_10771/q                                       macrocell6      3350  13102  -7663  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell3   5082  18183  -6395  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -5909p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13788
-------------------------------------   ----- 
End-of-path arrival time (ps)           13788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell74     1250   1250  -5909  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell10     4122   5372  -5909  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10     3350   8722  -5909  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell8   5066  13788  -5909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -5850p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17639
-------------------------------------   ----- 
End-of-path arrival time (ps)           17639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell47     1250   1250  -8321  RISE       1
Net_10771/main_2                                  macrocell6      8502   9752  -7663  RISE       1
Net_10771/q                                       macrocell6      3350  13102  -7663  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell4   4537  17639  -5850  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -5336p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13215
-------------------------------------   ----- 
End-of-path arrival time (ps)           13215
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell74     1250   1250  -5909  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell10     4122   5372  -5909  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10     3350   8722  -5909  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell9   4493  13215  -5336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/f0_load
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -4937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10759

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15696
-------------------------------------   ----- 
End-of-path arrival time (ps)           15696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Data_sync_0/q                                 macrocell36     1250   1250  -7997  RISE       1
\Waiter:CounterUDB:hwCapture\/main_0          macrocell2      7462   8712  -7997  RISE       1
\Waiter:CounterUDB:hwCapture\/q               macrocell2      3350  12062  -7997  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/f0_load  datapathcell1   3634  15696  -4937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -3783p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11662
-------------------------------------   ----- 
End-of-path arrival time (ps)           11662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell74      1250   1250  -5909  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell10      4122   5372  -5909  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10      3350   8722  -5909  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell11   2940  11662  -3783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -3783p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11662
-------------------------------------   ----- 
End-of-path arrival time (ps)           11662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell74      1250   1250  -5909  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell10      4122   5372  -5909  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell10      3350   8722  -5909  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell10   2940  11662  -3783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell10      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -3589p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                    7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10749/q                                            macrocell66      1250   1250  -3589  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/main_0         macrocell15      4379   5629  -3589  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/q              macrocell15      3350   8979  -3589  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell12   2309  11287  -3589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -3258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           13637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell13      0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell13   4370  11314  -3258  RISE       1
Net_686/main_0                             macrocell70      2323  13637  -3258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_12420/main_0
Capture Clock  : Net_12420/clock_0
Path slack     : -3258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           13637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell13      0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell13   4370  11314  -3258  RISE       1
Net_12420/main_0                           macrocell71      2323  13637  -3258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : -3236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           13615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell19   4370  11314  -3236  RISE       1
Net_686/main_2                           macrocell70      2300  13615  -3236  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_12420/main_2
Capture Clock  : Net_12420/clock_0
Path slack     : -3236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           13615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell19   4370  11314  -3236  RISE       1
Net_12420/main_2                         macrocell71      2300  13615  -3236  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : Net_10925/main_0
Capture Clock  : Net_10925/clock_0
Path slack     : -3236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           13615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell19   4370  11314  -3236  RISE       1
Net_10925/main_0                         macrocell72      2300  13615  -3236  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -2878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16267
-------------------------------------   ----- 
End-of-path arrival time (ps)           16267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Data_sync_0/q                                macrocell36    1250   1250  -7997  RISE       1
\Waiter:CounterUDB:hwCapture\/main_0         macrocell2     7462   8712  -7997  RISE       1
\Waiter:CounterUDB:hwCapture\/q              macrocell2     3350  12062  -7997  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell1   4205  16267  -2878  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:prevCapture\/main_1
Capture Clock  : \Waiter:CounterUDB:prevCapture\/clock_0
Path slack     : -2617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12996
-------------------------------------   ----- 
End-of-path arrival time (ps)           12996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q                         macrocell47   1250   1250  -8321  RISE       1
\Waiter:CounterUDB:prevCapture\/main_1  macrocell37  11746  12996  -2617  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCapture\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \BitCounterDec:CounterUDB:count_stored_i\/main_2
Capture Clock  : \BitCounterDec:CounterUDB:count_stored_i\/clock_0
Path slack     : -2617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12996
-------------------------------------   ----- 
End-of-path arrival time (ps)           12996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell47   1250   1250  -8321  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/main_2  macrocell46  11746  12996  -2617  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/clock_0           macrocell46         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TEST:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -2046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11704
-------------------------------------   ----- 
End-of-path arrival time (ps)           11704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   3074   6574  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   5130  11704  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  11704  -2046  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell17      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:StsReg\/status_0
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : -1323p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14712
-------------------------------------   ----- 
End-of-path arrival time (ps)           14712
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10457/q                             macrocell74    1250   1250  -5909  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1  macrocell10    4122   5372  -5909  RISE       1
\TransmitShiftReg:bSR:status_0\/q       macrocell10    3350   8722  -5909  RISE       1
\TransmitShiftReg:bSR:StsReg\/status_0  statusicell4   5990  14712  -1323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                        statusicell4        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \GlitchFilter_6:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_6:genblk2:Counter0:DP:u0\/clock
Path slack     : -921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8750
-------------------------------------   ---- 
End-of-path arrival time (ps)           8750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                    macrocell47     1250   1250  -8321  RISE       1
\GlitchFilter_6:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell7   7500   8750   -921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_6:genblk2:Counter0:DP:u0\/clock               datapathcell7       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3500
------------------------------------------------   ----- 
End-of-path required time (ps)                     10389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           11184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell42         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
cydff_2/q                                           macrocell42     1250   1250  -6188  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell3   9934  11184   -795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[0]:samples_0\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[0]:samples_0\/clock_0
Path slack     : -744p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           11123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                   macrocell66   1250   1250  -3589  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/main_1  macrocell49   9873  11123   -744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/clock_0               macrocell49         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_0/main_1
Capture Clock  : My_wire_0/clock_0
Path slack     : -744p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           11123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell66   1250   1250  -3589  RISE       1
My_wire_0/main_1  macrocell50   9873  11123   -744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[1]:samples_0\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[1]:samples_0\/clock_0
Path slack     : -744p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11122
-------------------------------------   ----- 
End-of-path arrival time (ps)           11122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                   macrocell66   1250   1250  -3589  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/main_1  macrocell52   9872  11122   -744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/clock_0               macrocell52         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_1/main_1
Capture Clock  : My_wire_1/clock_0
Path slack     : -744p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11122
-------------------------------------   ----- 
End-of-path arrival time (ps)           11122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell66   1250   1250  -3589  RISE       1
My_wire_1/main_1  macrocell53   9872  11122   -744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \BitCounterDec:CounterUDB:count_stored_i\/main_1
Capture Clock  : \BitCounterDec:CounterUDB:count_stored_i\/clock_0
Path slack     : -451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10830
-------------------------------------   ----- 
End-of-path arrival time (ps)           10830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
cydff_2/q                                         macrocell42   1250   1250  -6188  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/main_1  macrocell46   9580  10830   -451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/clock_0           macrocell46         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -404p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13793
-------------------------------------   ----- 
End-of-path arrival time (ps)           13793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell2   2300   2300   -404  RISE       1
\BitCounterDec:CounterUDB:status_2\/main_0            macrocell8      5829   8129   -404  RISE       1
\BitCounterDec:CounterUDB:status_2\/q                 macrocell8      3350  11479   -404  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2314  13793   -404  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : Net_110/clk_en
Capture Clock  : Net_110/clock_0
Path slack     : -284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12073
-------------------------------------   ----- 
End-of-path arrival time (ps)           12073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q   macrocell47   1250   1250  -8321  RISE       1
Net_10449/main_2  macrocell12   5158   6408   -284  RISE       1
Net_10449/q       macrocell12   3350   9758   -284  RISE       1
Net_110/clk_en    macrocell34   2316  12073   -284  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_110/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[0]:samples_0\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[0]:samples_0\/clock_0
Path slack     : -111p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                   macrocell58   1250   1250   -111  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/main_2  macrocell49   9239  10489   -111  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/clock_0               macrocell49         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_0/main_2
Capture Clock  : My_wire_0/clock_0
Path slack     : -111p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell58   1250   1250   -111  RISE       1
My_wire_0/main_2  macrocell50   9239  10489   -111  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[1]:samples_0\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[1]:samples_0\/clock_0
Path slack     : -109p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10488
-------------------------------------   ----- 
End-of-path arrival time (ps)           10488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                   macrocell58   1250   1250   -111  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/main_2  macrocell52   9238  10488   -109  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/clock_0               macrocell52         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_1/main_3
Capture Clock  : My_wire_1/clock_0
Path slack     : -109p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10488
-------------------------------------   ----- 
End-of-path arrival time (ps)           10488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell58   1250   1250   -111  RISE       1
My_wire_1/main_3  macrocell53   9238  10488   -109  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12420/q
Path End       : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -99p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_12420/q                                 macrocell71      1250   1250    -99  RISE       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/route_si  datapathcell13   2324   3574    -99  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell13      0   6944  FALL       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10925/q
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -77p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10925/q                               macrocell72      1250   1250    -77  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/route_si  datapathcell19   2302   3552    -77  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TEST:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \TEST:PWMUDB:genblk8:stsreg\/clock
Path slack     : 541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12848
-------------------------------------   ----- 
End-of-path arrival time (ps)           12848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  -2046  RISE       1
\TEST:PWMUDB:status_2\/main_1          macrocell20      3076   6576    541  RISE       1
\TEST:PWMUDB:status_2\/q               macrocell20      3350   9926    541  RISE       1
\TEST:PWMUDB:genblk8:stsreg\/status_2  statusicell9     2922  12848    541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk8:stsreg\/clock                          statusicell9        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[1]:samples_0\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[1]:samples_0\/clock_0
Path slack     : 651p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9728
-------------------------------------   ---- 
End-of-path arrival time (ps)           9728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160    651  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/main_0        macrocell52      4568   9728    651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/clock_0               macrocell52         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_1/main_0
Capture Clock  : My_wire_1/clock_0
Path slack     : 651p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9728
-------------------------------------   ---- 
End-of-path arrival time (ps)           9728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160    651  RISE       1
My_wire_1/main_0                                    macrocell53      4568   9728    651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[0]:samples_0\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:samples_0\/clock_0
Path slack     : 651p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9728
-------------------------------------   ---- 
End-of-path arrival time (ps)           9728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160    651  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/main_0        macrocell49      4568   9728    651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/clock_0               macrocell49         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_0/main_0
Capture Clock  : My_wire_0/clock_0
Path slack     : 651p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9728
-------------------------------------   ---- 
End-of-path arrival time (ps)           9728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160    651  RISE       1
My_wire_0/main_0                                    macrocell50      4568   9728    651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1008p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell1   2300   2300   1008  RISE       1
\Waiter:CounterUDB:status_2\/main_0            macrocell4      3831   6131   1008  RISE       1
\Waiter:CounterUDB:status_2\/q                 macrocell4      3350   9481   1008  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2900  12381   1008  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 1221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6478
-------------------------------------   ---- 
End-of-path arrival time (ps)           6478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell2   2300   2300   -404  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   4178   6478   1221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_0
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 1224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9155
-------------------------------------   ---- 
End-of-path arrival time (ps)           9155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10457/q                             macrocell74   1250   1250  -5909  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_0  macrocell57   7905   9155   1224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TEST:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   3074   6574   1254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TEST:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1406p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  -2046  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell17   2923   6423   1406  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell17      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:StsReg\/interrupt
Path End       : cydff_4/ar_0
Capture Clock  : cydff_4/clock_0
Path slack     : 1500p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell12       0   6944  FALL       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\Period:bSR:StsReg\/interrupt  statusicell12   2550   9494   1500  RISE       1
cydff_4/ar_0                   macrocell67     2895  12389   1500  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_4/clock_0                                             macrocell67         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterDec:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterDec:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 1677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell2   2300   2300   -404  RISE       1
\BitCounterDec:CounterUDB:overflow_reg_i\/main_0      macrocell43     6402   8702   1677  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:overflow_reg_i\/clock_0           macrocell43         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Waiter:CounterUDB:count_stored_i\/clock_0
Path slack     : 2297p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24268

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                        8082
-------------------------------------   ----- 
End-of-path arrival time (ps)           21971
 
Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                          clockblockcell      0  13889   COMP  FALL       1
\Waiter:CounterUDB:count_stored_i\/main_0  macrocell41      8082  21971   2297  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:count_stored_i\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell12   2300   2300   2341  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell12   3058   5358   2341  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:db_ph1_run_temp\/clk_en
Capture Clock  : \TEST:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 2384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9405
-------------------------------------   ---- 
End-of-path arrival time (ps)           9405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                    synccell      1020   1020   2384  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clk_en  macrocell85   8385   9405   2384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:db_ph2_run_temp\/clk_en
Capture Clock  : \TEST:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 2384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9405
-------------------------------------   ---- 
End-of-path arrival time (ps)           9405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                    synccell      1020   1020   2384  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clk_en  macrocell86   8385   9405   2384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:db_cnt_1\/clk_en
Capture Clock  : \TEST:PWMUDB:db_cnt_1\/clock_0
Path slack     : 2384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9405
-------------------------------------   ---- 
End-of-path arrival time (ps)           9405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out             synccell      1020   1020   2384  RISE       1
\TEST:PWMUDB:db_cnt_1\/clk_en  macrocell87   8385   9405   2384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:db_cnt_0\/clk_en
Capture Clock  : \TEST:PWMUDB:db_cnt_0\/clock_0
Path slack     : 2384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9405
-------------------------------------   ---- 
End-of-path arrival time (ps)           9405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out             synccell      1020   1020   2384  RISE       1
\TEST:PWMUDB:db_cnt_0\/clk_en  macrocell88   8385   9405   2384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_1
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 2455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7924
-------------------------------------   ---- 
End-of-path arrival time (ps)           7924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q  macrocell60   1250   1250  -4085  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_1    macrocell57   6674   7924   2455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2487p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10902
-------------------------------------   ----- 
End-of-path arrival time (ps)           10902
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell12   2300   2300   2341  RISE       1
\BitCounterEnc:CounterUDB:status_2\/main_0            macrocell14      2923   5223   2487  RISE       1
\BitCounterEnc:CounterUDB:status_2\/q                 macrocell14      3350   8573   2487  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5     2329  10902   2487  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_110/q
Path End       : Data_sync_0/main_1
Capture Clock  : Data_sync_0/clock_0
Path slack     : 2493p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7886
-------------------------------------   ---- 
End-of-path arrival time (ps)           7886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_110/clock_0                                             macrocell34         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_110/q           macrocell34   1250   1250   2493  RISE       1
Data_sync_0/main_1  macrocell36   6636   7886   2493  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[2]:samples_0\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[2]:samples_0\/clock_0
Path slack     : 2495p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7884
-------------------------------------   ---- 
End-of-path arrival time (ps)           7884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                   macrocell58   1250   1250   -111  RISE       1
\GlitchFilter_3:genblk1[2]:samples_0\/main_0  macrocell55   6634   7884   2495  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:samples_0\/clock_0               macrocell55         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_2/main_0
Capture Clock  : My_wire_2/clock_0
Path slack     : 2495p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7884
-------------------------------------   ---- 
End-of-path arrival time (ps)           7884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell58   1250   1250   -111  RISE       1
My_wire_2/main_0  macrocell56   6634   7884   2495  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:prevCompare\/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2529p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCompare\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:prevCompare\/q            macrocell39    1250   1250   2529  RISE       1
\Waiter:CounterUDB:status_0\/main_1          macrocell3     2617   3867   2529  RISE       1
\Waiter:CounterUDB:status_0\/q               macrocell3     3350   7217   2529  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_0  statusicell1   3643  10860   2529  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 2594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9195
-------------------------------------   ---- 
End-of-path arrival time (ps)           9195
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                            model name      delay     AT  slack  edge  Fanout
----------------------------------  --------------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                  synccell         1020   1020   2384  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell16   8175   9195   2594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \TEST:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 2596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9193
-------------------------------------   ---- 
End-of-path arrival time (ps)           9193
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                    synccell       1020   1020   2384  RISE       1
\TEST:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell8   8173   9193   2596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk1:ctrlreg\/clock                         controlcell8        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 2596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9193
-------------------------------------   ---- 
End-of-path arrival time (ps)           9193
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                            model name      delay     AT  slack  edge  Fanout
----------------------------------  --------------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                  synccell         1020   1020   2384  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell17   8173   9193   2596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell17      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:sample\/q
Path End       : Data_sync_0/main_2
Capture Clock  : Data_sync_0/clock_0
Path slack     : 2779p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7600
-------------------------------------   ---- 
End-of-path arrival time (ps)           7600
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:sample\/q  macrocell35   1250   1250   2779  RISE       1
Data_sync_0/main_2                    macrocell36   6350   7600   2779  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2816p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10573
-------------------------------------   ----- 
End-of-path arrival time (ps)           10573
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q            macrocell60    1250   1250   2816  RISE       1
\BitCounterEnc:CounterUDB:status_0\/main_1          macrocell13    2298   3548   2816  RISE       1
\BitCounterEnc:CounterUDB:status_0\/q               macrocell13    3350   6898   2816  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0  statusicell5   3675  10573   2816  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 2991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   2991  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell6   3678   4888   2991  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 2997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   2991  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell5   3672   4882   2997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:runmode_enable\/q
Path End       : \TEST:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:runmode_enable\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:runmode_enable\/q         macrocell84      1250   1250   -120  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   3399   4649   3180  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell16      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:runmode_enable\/q
Path End       : \TEST:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \TEST:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3183p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:runmode_enable\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:runmode_enable\/q         macrocell84      1250   1250   -120  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell17   3396   4646   3183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell17      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:genblk7:dbctrlreg\/clk_en
Capture Clock  : \TEST:PWMUDB:genblk7:dbctrlreg\/clock
Path slack     : 3311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                      synccell       1020   1020   2384  RISE       1
\TEST:PWMUDB:genblk7:dbctrlreg\/clk_en  controlcell9   7458   8478   3311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk7:dbctrlreg\/clock                       controlcell9        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \TEST:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                   synccell       1020   1020   2384  RISE       1
\TEST:PWMUDB:genblk8:stsreg\/clk_en  statusicell9   7458   8478   3311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk8:stsreg\/clock                          statusicell9        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \TEST:PWMUDB:runmode_enable\/clock_0
Path slack     : 3311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out                   synccell      1020   1020   2384  RISE       1
\TEST:PWMUDB:runmode_enable\/clk_en  macrocell84   7458   8478   3311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:runmode_enable\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mhz4_096__SYNC/out
Path End       : \TEST:PWMUDB:status_5\/clk_en
Capture Clock  : \TEST:PWMUDB:status_5\/clock_0
Path slack     : 3311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Mhz4_096__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Mhz4_096__SYNC/out             synccell      1020   1020   2384  RISE       1
\TEST:PWMUDB:status_5\/clk_en  macrocell89   7458   8478   3311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:status_5\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \Waiter:CounterUDB:prevCapture\/main_0
Capture Clock  : \Waiter:CounterUDB:prevCapture\/clock_0
Path slack     : 3327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7052
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Data_sync_0/q                           macrocell36   1250   1250  -7997  RISE       1
\Waiter:CounterUDB:prevCapture\/main_0  macrocell37   5802   7052   3327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCapture\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \BitCounterDec:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterDec:CounterUDB:count_stored_i\/clock_0
Path slack     : 3327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7052
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Data_sync_0/q                                     macrocell36   1250   1250  -7997  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/main_0  macrocell46   5802   7052   3327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/clock_0           macrocell46         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 3396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                  macrocell47    1250   1250  -8321  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   9243  10493   3396  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \Waiter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Waiter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 3680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6698
-------------------------------------   ---- 
End-of-path arrival time (ps)           6698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell1   2300   2300   1008  RISE       1
\Waiter:CounterUDB:overflow_reg_i\/main_0      macrocell38     4398   6698   3680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:overflow_reg_i\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11504/q
Path End       : \GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clock
Path slack     : 3698p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between SPI_ADC_IntClock Clock_9)   13889
- Setup time                                                                        -6060
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_11504/q                                        macrocell80      1250   1250   3698  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell15   2880   4130   3698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock              datapathcell15      0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 3830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9559
-------------------------------------   ---- 
End-of-path arrival time (ps)           9559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q            macrocell44    1250   1250   3830  RISE       1
\BitCounterDec:CounterUDB:status_0\/main_1          macrocell7     2635   3885   3830  RISE       1
\BitCounterDec:CounterUDB:status_0\/q               macrocell7     3350   7235   3830  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_0  statusicell2   2323   9559   3830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 3843p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell44     1250   1250   3830  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/f1_load  datapathcell5   5946   7196   3843  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 3844p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7195
-------------------------------------   ---- 
End-of-path arrival time (ps)           7195
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell44     1250   1250   3830  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/f1_load  datapathcell6   5945   7195   3844  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 3873p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4006
-------------------------------------   ---- 
End-of-path arrival time (ps)           4006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   2991  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell3   2796   4006   3873  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 3879p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   2991  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell4   2790   4000   3879  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : Frame_clear_1/main_3
Capture Clock  : Frame_clear_1/clock_0
Path slack     : 3973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q       macrocell47   1250   1250  -8321  RISE       1
Frame_clear_1/main_3  macrocell47   5156   6406   3973  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 4369p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3510
-------------------------------------   ---- 
End-of-path arrival time (ps)           10454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell6        0   6944  FALL       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0     controlcell6     1210   8154   4369  RISE       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell13   2300  10454   4369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC8:BShiftRegDp:u0\/clock                     datapathcell13      0   6944  FALL       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Period:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 4378p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           10446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell13       0   6944  FALL       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0     controlcell13    1210   8154   4378  RISE       1
\Period:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell19   2291  10446   4378  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC8:BShiftRegDp:u0\/clock                       datapathcell19      0   6944  FALL       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:count_stored_i\/clock_0
Path slack     : 4750p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                       macrocell66   1250   1250  -3589  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/main_0  macrocell61   4379   5629   4750  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/clock_0           macrocell61         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : preouts_2/ar_0
Capture Clock  : preouts_2/clock_0
Path slack     : 4831p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9058
-------------------------------------   ---- 
End-of-path arrival time (ps)           9058
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell62   1250   1250   4831  RISE       1
preouts_2/ar_0  macrocell58   7808   9058   4831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 4896p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell44     1250   1250   3830  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/f1_load  datapathcell4   4893   6143   4896  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 5006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell12   2300   2300   2341  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/main_0      macrocell59      3073   5373   5006  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell59         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_6:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Frame_clear_1/main_2
Capture Clock  : Frame_clear_1/clock_0
Path slack     : 5151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_6:genblk2:Counter0:DP:u0\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GlitchFilter_6:genblk2:Counter0:DP:u0\/z0_comb  datapathcell7   2290   2290   5151  RISE       1
Frame_clear_1/main_2                             macrocell47     2938   5228   5151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_1/q
Path End       : My_wire_1/main_2
Capture Clock  : My_wire_1/clock_0
Path slack     : 5442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_1/q       macrocell53   1250   1250   5442  RISE       1
My_wire_1/main_2  macrocell53   3687   4937   5442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 5452p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell44     1250   1250   3830  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell3   4337   5587   5452  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : Net_10511/ap_0
Capture Clock  : Net_10511/clock_0
Path slack     : 5640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8249
-------------------------------------   ---- 
End-of-path arrival time (ps)           8249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10457/q     macrocell74   1250   1250   5640  RISE       1
Net_10511/ap_0  macrocell62   6999   8249   5640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : Data_sync_0/main_3
Capture Clock  : Data_sync_0/clock_0
Path slack     : 5703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Data_sync_0/q       macrocell36   1250   1250  -7997  RISE       1
Data_sync_0/main_3  macrocell36   3426   4676   5703  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell36         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_0/q
Path End       : My_wire_0/main_5
Capture Clock  : My_wire_0/clock_0
Path slack     : 5712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_0/q       macrocell50   1250   1250   5712  RISE       1
My_wire_0/main_5  macrocell50   3417   4667   5712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_5/ap_0
Capture Clock  : cydff_5/clock_0
Path slack     : 5739p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8150
-------------------------------------   ---- 
End-of-path arrival time (ps)           8150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell62   1250   1250   4831  RISE       1
cydff_5/ap_0  macrocell63   6900   8150   5739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_1037/ap_0
Capture Clock  : Net_1037/clock_0
Path slack     : 5739p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8150
-------------------------------------   ---- 
End-of-path arrival time (ps)           8150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_10511/q    macrocell62   1250   1250   4831  RISE       1
Net_1037/ap_0  macrocell64   6900   8150   5739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_110/q
Path End       : \GlitchFilter_1:genblk1[0]:sample\/main_1
Capture Clock  : \GlitchFilter_1:genblk1[0]:sample\/clock_0
Path slack     : 5845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_110/clock_0                                             macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_110/q                                  macrocell34   1250   1250   2493  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/main_1  macrocell35   3284   4534   5845  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 5856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   2290   2290   5856  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    5243   7533   5856  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FrameAllow:Sync:ctrl_reg\/control_0
Path End       : preouts_2/main_0
Capture Clock  : preouts_2/clock_0
Path slack     : 5993p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FrameAllow:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\FrameAllow:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   5993  RISE       1
preouts_2/main_0                      macrocell58    2336   4386   5993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : cydff_4/main_0
Capture Clock  : cydff_4/clock_0
Path slack     : 6017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell7   2050   2050   6017  RISE       1
cydff_4/main_0                            macrocell67    2312   4362   6017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_4/clock_0                                             macrocell67         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture_3:Sync:ctrl_reg\/control_0
Path End       : cydff_18/main_0
Capture Clock  : cydff_18/clock_0
Path slack     : 6017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture_3:Sync:ctrl_reg\/busclk                    controlcell10       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture_3:Sync:ctrl_reg\/control_0  controlcell10   2050   2050   6017  RISE       1
cydff_18/main_0                              macrocell90     2312   4362   6017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_18/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11504/q
Path End       : Net_11503/main_0
Capture Clock  : Net_11503/clock_0
Path slack     : 6249p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between SPI_ADC_IntClock Clock_9)   13889
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_11504/q       macrocell80   1250   1250   3698  RISE       1
Net_11503/main_0  macrocell83   2880   4130   6249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11503/clock_0                                          macrocell83         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:genblk7:dbctrlreg\/control_0
Path End       : \TEST:PWMUDB:db_cnt_0\/main_2
Capture Clock  : \TEST:PWMUDB:db_cnt_0\/clock_0
Path slack     : 6264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4115
-------------------------------------   ---- 
End-of-path arrival time (ps)           4115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk7:dbctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:genblk7:dbctrlreg\/control_0  controlcell9   1210   1210   6264  RISE       1
\TEST:PWMUDB:db_cnt_0\/main_2              macrocell88    2905   4115   6264  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : \TEST:PWMUDB:db_cnt_1\/main_2
Capture Clock  : \TEST:PWMUDB:db_cnt_1\/clock_0
Path slack     : 6275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk7:dbctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell9   1210   1210   6275  RISE       1
\TEST:PWMUDB:db_cnt_1\/main_2              macrocell87    2894   4104   6275  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \TEST:PWMUDB:runmode_enable\/main_0
Capture Clock  : \TEST:PWMUDB:runmode_enable\/clock_0
Path slack     : 6277p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk1:ctrlreg\/clock                         controlcell8        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210   6277  RISE       1
\TEST:PWMUDB:runmode_enable\/main_0      macrocell84    2892   4102   6277  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:runmode_enable\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7474
-------------------------------------   ---- 
End-of-path arrival time (ps)           7474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                           macrocell47    1250   1250  -8321  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   6224   7474   6415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : 6544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell70   1250   1250   6544  RISE       1
Net_686/main_1  macrocell70   2585   3835   6544  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_12420/main_1
Capture Clock  : Net_12420/clock_0
Path slack     : 6544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell70   1250   1250   6544  RISE       1
Net_12420/main_1  macrocell71   2585   3835   6544  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_2/q
Path End       : My_wire_2/main_3
Capture Clock  : My_wire_2/clock_0
Path slack     : 6610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_2/q       macrocell56   1250   1250   6610  RISE       1
My_wire_2/main_3  macrocell56   2519   3769   6610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_ph2_run_temp\/q
Path End       : \TEST:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \TEST:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 6816p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_ph2_run_temp\/q       macrocell86   1250   1250   6816  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/main_0  macrocell86   2313   3563   6816  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_ph2_run_temp\/q
Path End       : \TEST:PWMUDB:db_cnt_1\/main_1
Capture Clock  : \TEST:PWMUDB:db_cnt_1\/clock_0
Path slack     : 6816p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_ph2_run_temp\/q  macrocell86   1250   1250   6816  RISE       1
\TEST:PWMUDB:db_cnt_1\/main_1    macrocell87   2313   3563   6816  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_ph2_run_temp\/q
Path End       : \TEST:PWMUDB:db_cnt_0\/main_1
Capture Clock  : \TEST:PWMUDB:db_cnt_0\/clock_0
Path slack     : 6816p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_ph2_run_temp\/q  macrocell86   1250   1250   6816  RISE       1
\TEST:PWMUDB:db_cnt_0\/main_1    macrocell88   2313   3563   6816  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_ph1_run_temp\/q
Path End       : \TEST:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \TEST:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 6835p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_ph1_run_temp\/q       macrocell85   1250   1250   6835  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/main_0  macrocell85   2294   3544   6835  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_ph1_run_temp\/q
Path End       : \TEST:PWMUDB:db_cnt_1\/main_0
Capture Clock  : \TEST:PWMUDB:db_cnt_1\/clock_0
Path slack     : 6835p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_ph1_run_temp\/q  macrocell85   1250   1250   6835  RISE       1
\TEST:PWMUDB:db_cnt_1\/main_0    macrocell87   2294   3544   6835  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_ph1_run_temp\/q
Path End       : \TEST:PWMUDB:db_cnt_0\/main_0
Capture Clock  : \TEST:PWMUDB:db_cnt_0\/clock_0
Path slack     : 6835p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_ph1_run_temp\/q  macrocell85   1250   1250   6835  RISE       1
\TEST:PWMUDB:db_cnt_0\/main_0    macrocell88   2294   3544   6835  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_1\/q
Path End       : \TEST:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \TEST:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 6839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_1\/q              macrocell87   1250   1250   6839  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/main_1  macrocell85   2290   3540   6839  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_1\/q
Path End       : \TEST:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \TEST:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 6839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_1\/q              macrocell87   1250   1250   6839  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/main_1  macrocell86   2290   3540   6839  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_1\/q
Path End       : \TEST:PWMUDB:db_cnt_1\/main_3
Capture Clock  : \TEST:PWMUDB:db_cnt_1\/clock_0
Path slack     : 6839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_1\/q       macrocell87   1250   1250   6839  RISE       1
\TEST:PWMUDB:db_cnt_1\/main_3  macrocell87   2290   3540   6839  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_1\/q
Path End       : \TEST:PWMUDB:db_cnt_0\/main_3
Capture Clock  : \TEST:PWMUDB:db_cnt_0\/clock_0
Path slack     : 6839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_1\/q       macrocell87   1250   1250   6839  RISE       1
\TEST:PWMUDB:db_cnt_0\/main_3  macrocell88   2290   3540   6839  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_0\/q
Path End       : \TEST:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \TEST:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 6842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_0\/q              macrocell88   1250   1250   6842  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/main_2  macrocell85   2287   3537   6842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph1_run_temp\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_0\/q
Path End       : \TEST:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \TEST:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 6842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_0\/q              macrocell88   1250   1250   6842  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/main_2  macrocell86   2287   3537   6842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_ph2_run_temp\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_0\/q
Path End       : \TEST:PWMUDB:db_cnt_1\/main_4
Capture Clock  : \TEST:PWMUDB:db_cnt_1\/clock_0
Path slack     : 6842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_0\/q       macrocell88   1250   1250   6842  RISE       1
\TEST:PWMUDB:db_cnt_1\/main_4  macrocell87   2287   3537   6842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_1\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:db_cnt_0\/q
Path End       : \TEST:PWMUDB:db_cnt_0\/main_4
Capture Clock  : \TEST:PWMUDB:db_cnt_0\/clock_0
Path slack     : 6842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\TEST:PWMUDB:db_cnt_0\/q       macrocell88   1250   1250   6842  RISE       1
\TEST:PWMUDB:db_cnt_0\/main_4  macrocell88   2287   3537   6842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:db_cnt_0\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:samples_1\/q
Path End       : My_wire_0/main_3
Capture Clock  : My_wire_0/clock_0
Path slack     : 6886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_1\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:samples_1\/q  macrocell48   1250   1250   6886  RISE       1
My_wire_0/main_3                         macrocell50   2243   3493   6886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:samples_1\/q
Path End       : My_wire_1/main_4
Capture Clock  : My_wire_1/clock_0
Path slack     : 6887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_1\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:samples_1\/q  macrocell51   1250   1250   6887  RISE       1
My_wire_1/main_4                         macrocell53   2242   3492   6887  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:samples_1\/q
Path End       : My_wire_2/main_1
Capture Clock  : My_wire_2/clock_0
Path slack     : 6887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:samples_1\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:samples_1\/q  macrocell54   1250   1250   6887  RISE       1
My_wire_2/main_1                         macrocell56   2242   3492   6887  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:samples_0\/q
Path End       : \GlitchFilter_3:genblk1[2]:samples_1\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[2]:samples_1\/clock_0
Path slack     : 6889p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:samples_0\/clock_0               macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:samples_0\/q       macrocell55   1250   1250   6889  RISE       1
\GlitchFilter_3:genblk1[2]:samples_1\/main_0  macrocell54   2240   3490   6889  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:samples_1\/clock_0               macrocell54         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:samples_0\/q
Path End       : My_wire_2/main_2
Capture Clock  : My_wire_2/clock_0
Path slack     : 6889p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:samples_0\/clock_0               macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:samples_0\/q  macrocell55   1250   1250   6889  RISE       1
My_wire_2/main_2                         macrocell56   2240   3490   6889  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:samples_0\/q
Path End       : \GlitchFilter_3:genblk1[0]:samples_1\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:samples_1\/clock_0
Path slack     : 6892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:samples_0\/q       macrocell49   1250   1250   6892  RISE       1
\GlitchFilter_3:genblk1[0]:samples_1\/main_0  macrocell48   2237   3487   6892  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_1\/clock_0               macrocell48         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:samples_0\/q
Path End       : My_wire_0/main_4
Capture Clock  : My_wire_0/clock_0
Path slack     : 6892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_0\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:samples_0\/q  macrocell49   1250   1250   6892  RISE       1
My_wire_0/main_4                         macrocell50   2237   3487   6892  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:samples_0\/q
Path End       : \GlitchFilter_3:genblk1[1]:samples_1\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[1]:samples_1\/clock_0
Path slack     : 6900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:samples_0\/q       macrocell52   1250   1250   6900  RISE       1
\GlitchFilter_3:genblk1[1]:samples_1\/main_0  macrocell51   2229   3479   6900  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_1\/clock_0               macrocell51         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:samples_0\/q
Path End       : My_wire_1/main_5
Capture Clock  : My_wire_1/clock_0
Path slack     : 6900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:samples_0\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:samples_0\/q  macrocell52   1250   1250   6900  RISE       1
My_wire_1/main_5                         macrocell53   2229   3479   6900  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6934p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell12   2290   2290   6934  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1   statusicell5     4165   6455   6934  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6959p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell1   2290   2290   6959  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell1    4140   6430   6959  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:prevCompare\/q
Path End       : cydff_2/clk_en
Capture Clock  : cydff_2/clock_0
Path slack     : 7179p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCompare\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:prevCompare\/q  macrocell39   1250   1250   2529  RISE       1
cydff_2/clk_en                     macrocell42   3359   4609   7179  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:StsReg\/status_1
Capture Clock  : \RecieveShiftReg:bSR:StsReg\/clock
Path slack     : 7332p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q  macrocell44    1250   1250   3830  RISE       1
\RecieveShiftReg:bSR:StsReg\/status_1     statusicell3   4807   6057   7332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:StsReg\/clock                          statusicell3        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_1
Path End       : cydff_4/clk_en
Capture Clock  : cydff_4/clock_0
Path slack     : 7444p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_1  controlcell7   2050   2050   7444  RISE       1
cydff_4/clk_en                            macrocell67    2295   4345   7444  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_4/clock_0                                             macrocell67         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:overflow_reg_i\/q
Path End       : Net_10511/clk_en
Capture Clock  : Net_10511/clock_0
Path slack     : 7718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:overflow_reg_i\/q  macrocell59   1250   1250   3678  RISE       1
Net_10511/clk_en                             macrocell62   2821   4071   7718  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TEST:PWMUDB:status_5\/q
Path End       : \TEST:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \TEST:PWMUDB:genblk8:stsreg\/clock
Path slack     : 7944p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:status_5\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\TEST:PWMUDB:status_5\/q               macrocell89    1250   1250   7944  RISE       1
\TEST:PWMUDB:genblk8:stsreg\/status_5  statusicell9   4195   5445   7944  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TEST:PWMUDB:genblk8:stsreg\/clock                          statusicell9        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_10749/ap_0
Capture Clock  : Net_10749/clock_0
Path slack     : 8300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell62   1250   1250   4831  RISE       1
Net_10749/ap_0  macrocell66   4339   5589   8300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_8/ap_0
Capture Clock  : cydff_8/clock_0
Path slack     : 8301p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_5:R#2)   13889
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell62   1250   1250   4831  RISE       1
cydff_8/ap_0  macrocell65   4338   5588   8301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : cydff_2/ap_0
Capture Clock  : cydff_2/clock_0
Path slack     : 8545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q  macrocell47   1250   1250  -8321  RISE       1
cydff_2/ap_0     macrocell42   4094   5344   8545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture_3:Sync:ctrl_reg\/control_1
Path End       : cydff_18/ar_0
Capture Clock  : cydff_18/clock_0
Path slack     : 9544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture_3:Sync:ctrl_reg\/busclk                    controlcell10       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture_3:Sync:ctrl_reg\/control_1  controlcell10   2050   2050   9544  RISE       1
cydff_18/ar_0                                macrocell90     2295   4345   9544  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_18/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10457/ar_0
Capture Clock  : Net_10457/clock_0
Path slack     : 9550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell5   2050   2050   9550  RISE       1
Net_10457/ar_0                           macrocell74    2289   4339   9550  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell3    520    520  10349  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell4      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell4    520    520  10349  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell5      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell5    520    520  10349  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell6      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_4/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 13545p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                    7337
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary8bit:CounterHW\/tc:R#2)   13889
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       17716

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_4/clock_0                                             macrocell67         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
cydff_4/q        macrocell67   1250   1250  13545  RISE       1
cydff_10/main_0  macrocell69   2920   4170  13545  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                 macrocell69      6337   7337  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 13992p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11686
-------------------------------------   ----- 
End-of-path arrival time (ps)           11686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                                    macrocell66    1250   1250  13992  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4  10436  11686  13992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell4        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 14829p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10849
-------------------------------------   ----- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell66     1250   1250  13992  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell9   9599  10849  14829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 15462p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10216
-------------------------------------   ----- 
End-of-path arrival time (ps)           10216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell66     1250   1250  13992  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell8   8966  10216  15462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell8       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 16375p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 21768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell4        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210  16375  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell10   4183   5393  16375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell10      0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 16377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 21768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell4        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210  16375  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell11   4181   5391  16377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Mhz4_096/main_0
Capture Clock  : Mhz4_096/clock_0
Path slack     : 16707p

Capture Clock Arrival Time                                           13889
+ Clock path delay                                                   10166
+ Cycle adjust (CyBUS_CLK:R#3 vs. \Boundary8bit:CounterHW\/tc:F#2)       0
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       20545

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_686/q        macrocell70   1250   1250  16707  RISE       1
Mhz4_096/main_0  macrocell73   2588   3838  16707  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_8/clk_en
Capture Clock  : cydff_8/clock_0
Path slack     : 17313p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell64         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell64   1250   1250  17313  RISE       1
cydff_8/clk_en  macrocell65   7115   8365  17313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 17465p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 21768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell4        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210  16375  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell9   3092   4302  17465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 17467p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 21768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock               controlcell4        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210  16375  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell8   3090   4300  17467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell8       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 18034p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7644
-------------------------------------   ---- 
End-of-path arrival time (ps)           7644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell66      1250   1250  13992  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell10   6394   7644  18034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell10      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : 18036p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                           macrocell66    1250   1250  13992  RISE       1
\TransmitShiftReg:bSR:StsReg\/clk_en  statusicell4   6392   7642  18036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                        statusicell4        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 18036p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell66      1250   1250  13992  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell11   6392   7642  18036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:load_reg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 18178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                             macrocell66   1250   1250  13992  RISE       1
\TransmitShiftReg:bSR:load_reg\/clk_en  macrocell57   6249   7499  18178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : preouts_2/clk_en
Capture Clock  : preouts_2/clock_0
Path slack     : 18178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell66   1250   1250  13992  RISE       1
preouts_2/clk_en  macrocell58   6249   7499  18178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_5/main_0
Capture Clock  : cydff_5/clock_0
Path slack     : 19223p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 24268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell64         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell64   1250   1250  17313  RISE       1
cydff_5/main_0  macrocell63   3795   5045  19223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_1037/main_1
Capture Clock  : Net_1037/clock_0
Path slack     : 19223p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 24268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell64         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1037/q       macrocell64   1250   1250  17313  RISE       1
Net_1037/main_1  macrocell64   3795   5045  19223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : cydff_13/main_0
Capture Clock  : cydff_13/clock_0
Path slack     : 20441p

Capture Clock Arrival Time                           27778
+ Clock path delay                                   23059
+ Cycle adjust (CyBUS_CLK:R#6 vs. Mhz4_096/q:F#2)   -13889
- Setup time                                         -3510
-------------------------------------------------   ------ 
End-of-path required time (ps)                       33437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12997
-------------------------------------   ----- 
End-of-path arrival time (ps)           12997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell47         0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q  macrocell47    1250   1250  20441  RISE       1
cydff_13/main_0  macrocell114  11747  12997  20441  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_5/q
Path End       : Net_1037/main_0
Capture Clock  : Net_1037/clock_0
Path slack     : 20721p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 24268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                            macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
cydff_5/q        macrocell63   1250   1250  20721  RISE       1
Net_1037/main_0  macrocell64   2297   3547  20721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_8/q
Path End       : Net_10749/clk_en
Capture Clock  : Net_10749/clock_0
Path slack     : 22109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 25678

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                            macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_8/q         macrocell65   1250   1250  22109  RISE       1
Net_10749/clk_en  macrocell66   2318   3568  22109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 24238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 24758

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell8    520    520  24238  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell9      0    520  24238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 24238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 24758

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock           datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell9     520    520  24238  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell10      0    520  24238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell10      0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 24238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   27778
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 24758

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell10    520    520  24238  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell11      0    520  24238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock           datapathcell11      0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_15/main_7
Capture Clock  : Net_12035_15/clock_0
Path slack     : 32143p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       18257
-------------------------------------   ----- 
End-of-path arrival time (ps)           38422
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q                                           macrocell109   1250  21414  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell26    8228  29643  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32993  32143  RISE       1
Net_12035_15/main_7                                     macrocell99    5429  38422  32143  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   7103  18519  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_14/main_6
Capture Clock  : Net_12035_14/clock_0
Path slack     : 32143p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       18257
-------------------------------------   ----- 
End-of-path arrival time (ps)           38422
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q                                           macrocell109   1250  21414  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell26    8228  29643  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32993  32143  RISE       1
Net_12035_14/main_6                                     macrocell100   5429  38422  32143  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   7103  18519  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_13/main_5
Capture Clock  : Net_12035_13/clock_0
Path slack     : 32143p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       18257
-------------------------------------   ----- 
End-of-path arrival time (ps)           38422
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q                                           macrocell109   1250  21414  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell26    8228  29643  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32993  32143  RISE       1
Net_12035_13/main_5                                     macrocell101   5429  38422  32143  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   7103  18519  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_12/main_4
Capture Clock  : Net_12035_12/clock_0
Path slack     : 33681p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       18337
-------------------------------------   ----- 
End-of-path arrival time (ps)           38501
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q                                           macrocell109   1250  21414  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell26    8228  29643  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32993  32143  RISE       1
Net_12035_12/main_4                                     macrocell102   5508  38501  33681  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8720  20137  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_11/main_3
Capture Clock  : Net_12035_11/clock_0
Path slack     : 33681p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       18337
-------------------------------------   ----- 
End-of-path arrival time (ps)           38501
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q                                           macrocell109   1250  21414  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell26    8228  29643  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32993  32143  RISE       1
Net_12035_11/main_3                                     macrocell103   5508  38501  33681  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103   8720  20137  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_10/main_2
Capture Clock  : Net_12035_10/clock_0
Path slack     : 33681p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       18337
-------------------------------------   ----- 
End-of-path arrival time (ps)           38501
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q                                           macrocell109   1250  21414  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell26    8228  29643  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32993  32143  RISE       1
Net_12035_10/main_2                                     macrocell104   5508  38501  33681  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104   8720  20137  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_9/main_1
Capture Clock  : Net_12035_9/clock_0
Path slack     : 33681p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       18337
-------------------------------------   ----- 
End-of-path arrival time (ps)           38501
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q                                           macrocell109   1250  21414  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell26    8228  29643  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32993  32143  RISE       1
Net_12035_9/main_1                                      macrocell105   5508  38501  33681  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105   8720  20137  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_8/main_0
Capture Clock  : Net_12035_8/clock_0
Path slack     : 38512p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       15145
-------------------------------------   ----- 
End-of-path arrival time (ps)           35309
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q                                           macrocell109   1250  21414  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell26    8228  29643  32143  RISE       1
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26    3350  32993  32143  RISE       1
Net_12035_8/main_0                                      macrocell106   2316  35309  38512  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10360  21776  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_15/main_6
Capture Clock  : Net_12035_15/clock_0
Path slack     : 41015p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        7773
-------------------------------------   ----- 
End-of-path arrival time (ps)           29549
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10360  21776  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q        macrocell106   1250  23026  41015  RISE       1
Net_12035_15/main_6  macrocell99    6523  29549  41015  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   7103  18519  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_14/main_5
Capture Clock  : Net_12035_14/clock_0
Path slack     : 41015p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        7773
-------------------------------------   ----- 
End-of-path arrival time (ps)           29549
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10360  21776  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q        macrocell106   1250  23026  41015  RISE       1
Net_12035_14/main_5  macrocell100   6523  29549  41015  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   7103  18519  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_13/main_4
Capture Clock  : Net_12035_13/clock_0
Path slack     : 41015p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        7773
-------------------------------------   ----- 
End-of-path arrival time (ps)           29549
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10360  21776  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q        macrocell106   1250  23026  41015  RISE       1
Net_12035_13/main_4  macrocell101   6523  29549  41015  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   7103  18519  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_6/main_0
Capture Clock  : Net_12035_6/clock_0
Path slack     : 41207p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20164
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72210

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        9227
-------------------------------------   ----- 
End-of-path arrival time (ps)           31003
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  23026  36179  RISE       1
Net_12035_6/main_0  macrocell108   7977  31003  41207  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8748  20164  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_5/main_0
Capture Clock  : Net_12035_5/clock_0
Path slack     : 41207p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20164
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72210

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        9227
-------------------------------------   ----- 
End-of-path arrival time (ps)           31003
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  23026  36179  RISE       1
Net_12035_5/main_0  macrocell109   7977  31003  41207  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_1/main_0
Capture Clock  : Net_12035_1/clock_0
Path slack     : 41207p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20164
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72210

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        9227
-------------------------------------   ----- 
End-of-path arrival time (ps)           31003
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  23026  36179  RISE       1
Net_12035_1/main_0  macrocell113   7977  31003  41207  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8748  20164  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_4/q
Path End       : Net_12035_6/main_2
Capture Clock  : Net_12035_6/clock_0
Path slack     : 43403p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20164
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72210

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        7032
-------------------------------------   ----- 
End-of-path arrival time (ps)           28807
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_4/q       macrocell110   1250  23026  36461  RISE       1
Net_12035_6/main_2  macrocell108   5782  28807  43403  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8748  20164  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_4/q
Path End       : Net_12035_5/main_1
Capture Clock  : Net_12035_5/clock_0
Path slack     : 43403p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20164
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72210

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        7032
-------------------------------------   ----- 
End-of-path arrival time (ps)           28807
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_4/q       macrocell110   1250  23026  36461  RISE       1
Net_12035_5/main_1  macrocell109   5782  28807  43403  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_3/q
Path End       : Net_12035_6/main_3
Capture Clock  : Net_12035_6/clock_0
Path slack     : 43409p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20164
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72210

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        7025
-------------------------------------   ----- 
End-of-path arrival time (ps)           28801
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_3/q       macrocell111   1250  23026  36465  RISE       1
Net_12035_6/main_3  macrocell108   5775  28801  43409  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8748  20164  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_3/q
Path End       : Net_12035_5/main_2
Capture Clock  : Net_12035_5/clock_0
Path slack     : 43409p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20164
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72210

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        7025
-------------------------------------   ----- 
End-of-path arrival time (ps)           28801
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_3/q       macrocell111   1250  23026  36465  RISE       1
Net_12035_5/main_2  macrocell109   5775  28801  43409  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_6/main_4
Capture Clock  : Net_12035_6/clock_0
Path slack     : 43542p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20164
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72210

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        6892
-------------------------------------   ----- 
End-of-path arrival time (ps)           28668
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q       macrocell112   1250  23026  36117  RISE       1
Net_12035_6/main_4  macrocell108   5642  28668  43542  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8748  20164  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_5/main_3
Capture Clock  : Net_12035_5/clock_0
Path slack     : 43542p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20164
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72210

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        6892
-------------------------------------   ----- 
End-of-path arrival time (ps)           28668
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q       macrocell112   1250  23026  36117  RISE       1
Net_12035_5/main_3  macrocell109   5642  28668  43542  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : Net_12035_2/main_1
Capture Clock  : Net_12035_2/clock_0
Path slack     : 43706p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                        9951
-------------------------------------   ----- 
End-of-path arrival time (ps)           30116
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8748  20164  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q       macrocell113   1250  21414  32787  RISE       1
Net_12035_2/main_1  macrocell112   8701  30116  43706  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10360  21776  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_10/q
Path End       : Net_12035_15/main_4
Capture Clock  : Net_12035_15/clock_0
Path slack     : 44168p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        6260
-------------------------------------   ----- 
End-of-path arrival time (ps)           26396
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_10/q       macrocell104   1250  21387  44168  RISE       1
Net_12035_15/main_4  macrocell99    5010  26396  44168  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   7103  18519  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_10/q
Path End       : Net_12035_14/main_3
Capture Clock  : Net_12035_14/clock_0
Path slack     : 44168p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        6260
-------------------------------------   ----- 
End-of-path arrival time (ps)           26396
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_10/q       macrocell104   1250  21387  44168  RISE       1
Net_12035_14/main_3  macrocell100   5010  26396  44168  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   7103  18519  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_10/q
Path End       : Net_12035_13/main_2
Capture Clock  : Net_12035_13/clock_0
Path slack     : 44168p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        6260
-------------------------------------   ----- 
End-of-path arrival time (ps)           26396
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_10/q       macrocell104   1250  21387  44168  RISE       1
Net_12035_13/main_2  macrocell101   5010  26396  44168  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   7103  18519  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_7/main_2
Capture Clock  : Net_12035_7/clock_0
Path slack     : 44179p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                        9478
-------------------------------------   ----- 
End-of-path arrival time (ps)           29643
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q       macrocell109   1250  21414  32143  RISE       1
Net_12035_7/main_2  macrocell107   8228  29643  44179  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107  10360  21776  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : Net_12035_15/main_5
Capture Clock  : Net_12035_15/clock_0
Path slack     : 44493p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        5935
-------------------------------------   ----- 
End-of-path arrival time (ps)           26072
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q        macrocell105   1250  21387  44493  RISE       1
Net_12035_15/main_5  macrocell99    4685  26072  44493  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   7103  18519  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : Net_12035_14/main_4
Capture Clock  : Net_12035_14/clock_0
Path slack     : 44493p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        5935
-------------------------------------   ----- 
End-of-path arrival time (ps)           26072
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q        macrocell105   1250  21387  44493  RISE       1
Net_12035_14/main_4  macrocell100   4685  26072  44493  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   7103  18519  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : Net_12035_13/main_3
Capture Clock  : Net_12035_13/clock_0
Path slack     : 44493p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        5935
-------------------------------------   ----- 
End-of-path arrival time (ps)           26072
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q        macrocell105   1250  21387  44493  RISE       1
Net_12035_13/main_3  macrocell101   4685  26072  44493  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   7103  18519  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : Net_12035_7/main_6
Capture Clock  : Net_12035_7/clock_0
Path slack     : 44823p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                        8834
-------------------------------------   ----- 
End-of-path arrival time (ps)           28999
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8748  20164  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q       macrocell113   1250  21414  32787  RISE       1
Net_12035_7/main_6  macrocell107   7584  28999  44823  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107  10360  21776  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : Net_12035_4/main_3
Capture Clock  : Net_12035_4/clock_0
Path slack     : 44823p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                        8834
-------------------------------------   ----- 
End-of-path arrival time (ps)           28999
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8748  20164  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q       macrocell113   1250  21414  32787  RISE       1
Net_12035_4/main_3  macrocell110   7584  28999  44823  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10360  21776  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : Net_12035_3/main_2
Capture Clock  : Net_12035_3/clock_0
Path slack     : 44823p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                        8834
-------------------------------------   ----- 
End-of-path arrival time (ps)           28999
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8748  20164  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q       macrocell113   1250  21414  32787  RISE       1
Net_12035_3/main_2  macrocell111   7584  28999  44823  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10360  21776  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_11/q
Path End       : Net_12035_15/main_3
Capture Clock  : Net_12035_15/clock_0
Path slack     : 44898p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        5530
-------------------------------------   ----- 
End-of-path arrival time (ps)           25667
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_11/q       macrocell103   1250  21387  44898  RISE       1
Net_12035_15/main_3  macrocell99    4280  25667  44898  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   7103  18519  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_11/q
Path End       : Net_12035_14/main_2
Capture Clock  : Net_12035_14/clock_0
Path slack     : 44898p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        5530
-------------------------------------   ----- 
End-of-path arrival time (ps)           25667
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_11/q       macrocell103   1250  21387  44898  RISE       1
Net_12035_14/main_2  macrocell100   4280  25667  44898  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   7103  18519  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_11/q
Path End       : Net_12035_13/main_1
Capture Clock  : Net_12035_13/clock_0
Path slack     : 44898p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        5530
-------------------------------------   ----- 
End-of-path arrival time (ps)           25667
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_11/q       macrocell103   1250  21387  44898  RISE       1
Net_12035_13/main_1  macrocell101   4280  25667  44898  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   7103  18519  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_12/main_3
Capture Clock  : Net_12035_12/clock_0
Path slack     : 45017p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        5389
-------------------------------------   ----- 
End-of-path arrival time (ps)           27165
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10360  21776  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q        macrocell106   1250  23026  41015  RISE       1
Net_12035_12/main_3  macrocell102   4139  27165  45017  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8720  20137  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_11/main_2
Capture Clock  : Net_12035_11/clock_0
Path slack     : 45017p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        5389
-------------------------------------   ----- 
End-of-path arrival time (ps)           27165
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10360  21776  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q        macrocell106   1250  23026  41015  RISE       1
Net_12035_11/main_2  macrocell103   4139  27165  45017  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103   8720  20137  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_10/main_1
Capture Clock  : Net_12035_10/clock_0
Path slack     : 45017p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        5389
-------------------------------------   ----- 
End-of-path arrival time (ps)           27165
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10360  21776  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q        macrocell106   1250  23026  41015  RISE       1
Net_12035_10/main_1  macrocell104   4139  27165  45017  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104   8720  20137  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : Net_12035_9/main_0
Capture Clock  : Net_12035_9/clock_0
Path slack     : 45017p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        5389
-------------------------------------   ----- 
End-of-path arrival time (ps)           27165
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q       macrocell106   1250  23026  41015  RISE       1
Net_12035_9/main_0  macrocell105   4139  27165  45017  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105   8720  20137  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_6/q
Path End       : Net_12035_7/main_1
Capture Clock  : Net_12035_7/clock_0
Path slack     : 45842p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                        7815
-------------------------------------   ----- 
End-of-path arrival time (ps)           27980
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8748  20164  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_6/q       macrocell108   1250  21414  33806  RISE       1
Net_12035_7/main_1  macrocell107   6565  27980  45842  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107  10360  21776  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_12/q
Path End       : Net_12035_15/main_2
Capture Clock  : Net_12035_15/clock_0
Path slack     : 45939p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        4489
-------------------------------------   ----- 
End-of-path arrival time (ps)           24626
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_12/q       macrocell102   1250  21387  45939  RISE       1
Net_12035_15/main_2  macrocell99    3239  24626  45939  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   7103  18519  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_12/q
Path End       : Net_12035_14/main_1
Capture Clock  : Net_12035_14/clock_0
Path slack     : 45939p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        4489
-------------------------------------   ----- 
End-of-path arrival time (ps)           24626
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_12/q       macrocell102   1250  21387  45939  RISE       1
Net_12035_14/main_1  macrocell100   3239  24626  45939  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   7103  18519  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_12/q
Path End       : Net_12035_13/main_0
Capture Clock  : Net_12035_13/clock_0
Path slack     : 45939p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        4489
-------------------------------------   ----- 
End-of-path arrival time (ps)           24626
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_12/q       macrocell102   1250  21387  45939  RISE       1
Net_12035_13/main_0  macrocell101   3239  24626  45939  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   7103  18519  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : Net_12035_6/main_1
Capture Clock  : Net_12035_6/clock_0
Path slack     : 47078p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20164
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72210

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                        4967
-------------------------------------   ----- 
End-of-path arrival time (ps)           25132
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q       macrocell109   1250  21414  32143  RISE       1
Net_12035_6/main_1  macrocell108   3717  25132  47078  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8748  20164  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_11/q
Path End       : Net_12035_12/main_0
Capture Clock  : Net_12035_12/clock_0
Path slack     : 47596p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        4449
-------------------------------------   ----- 
End-of-path arrival time (ps)           24586
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_11/q       macrocell103   1250  21387  44898  RISE       1
Net_12035_12/main_0  macrocell102   3199  24586  47596  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8720  20137  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_13/q
Path End       : Net_12035_15/main_1
Capture Clock  : Net_12035_15/clock_0
Path slack     : 47598p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      18519
+ Data path delay                        4448
-------------------------------------   ----- 
End-of-path arrival time (ps)           22967
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   7103  18519  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_13/q       macrocell101   1250  19769  47598  RISE       1
Net_12035_15/main_1  macrocell99    3198  22967  47598  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   7103  18519  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_13/q
Path End       : Net_12035_14/main_0
Capture Clock  : Net_12035_14/clock_0
Path slack     : 47598p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      18519
+ Data path delay                        4448
-------------------------------------   ----- 
End-of-path arrival time (ps)           22967
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   7103  18519  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_13/q       macrocell101   1250  19769  47598  RISE       1
Net_12035_14/main_0  macrocell100   3198  22967  47598  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   7103  18519  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : Net_12035_6/main_5
Capture Clock  : Net_12035_6/clock_0
Path slack     : 47986p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20164
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72210

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                        4060
-------------------------------------   ----- 
End-of-path arrival time (ps)           24224
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8748  20164  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q       macrocell113   1250  21414  32787  RISE       1
Net_12035_6/main_5  macrocell108   2810  24224  47986  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8748  20164  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : Net_12035_5/main_4
Capture Clock  : Net_12035_5/clock_0
Path slack     : 47986p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20164
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72210

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                        4060
-------------------------------------   ----- 
End-of-path arrival time (ps)           24224
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8748  20164  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q       macrocell113   1250  21414  32787  RISE       1
Net_12035_5/main_4  macrocell109   2810  24224  47986  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_7/main_5
Capture Clock  : Net_12035_7/clock_0
Path slack     : 48153p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        3893
-------------------------------------   ----- 
End-of-path arrival time (ps)           25668
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q       macrocell112   1250  23026  36117  RISE       1
Net_12035_7/main_5  macrocell107   2643  25668  48153  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107  10360  21776  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_4/main_2
Capture Clock  : Net_12035_4/clock_0
Path slack     : 48153p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        3893
-------------------------------------   ----- 
End-of-path arrival time (ps)           25668
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q       macrocell112   1250  23026  36117  RISE       1
Net_12035_4/main_2  macrocell110   2643  25668  48153  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10360  21776  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : Net_12035_3/main_1
Capture Clock  : Net_12035_3/clock_0
Path slack     : 48153p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        3893
-------------------------------------   ----- 
End-of-path arrival time (ps)           25668
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q       macrocell112   1250  23026  36117  RISE       1
Net_12035_3/main_1  macrocell111   2643  25668  48153  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10360  21776  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_10/q
Path End       : Net_12035_12/main_1
Capture Clock  : Net_12035_12/clock_0
Path slack     : 48156p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        3890
-------------------------------------   ----- 
End-of-path arrival time (ps)           24027
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_10/q       macrocell104   1250  21387  44168  RISE       1
Net_12035_12/main_1  macrocell102   2640  24027  48156  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8720  20137  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_10/q
Path End       : Net_12035_11/main_0
Capture Clock  : Net_12035_11/clock_0
Path slack     : 48156p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        3890
-------------------------------------   ----- 
End-of-path arrival time (ps)           24027
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_10/q       macrocell104   1250  21387  44168  RISE       1
Net_12035_11/main_0  macrocell103   2640  24027  48156  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103   8720  20137  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_7/main_0
Capture Clock  : Net_12035_7/clock_0
Path slack     : 48215p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        3831
-------------------------------------   ----- 
End-of-path arrival time (ps)           25607
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  23026  36179  RISE       1
Net_12035_7/main_0  macrocell107   2581  25607  48215  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107  10360  21776  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_4/main_0
Capture Clock  : Net_12035_4/clock_0
Path slack     : 48215p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        3831
-------------------------------------   ----- 
End-of-path arrival time (ps)           25607
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  23026  36179  RISE       1
Net_12035_4/main_0  macrocell110   2581  25607  48215  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10360  21776  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_3/main_0
Capture Clock  : Net_12035_3/clock_0
Path slack     : 48215p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        3831
-------------------------------------   ----- 
End-of-path arrival time (ps)           25607
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  23026  36179  RISE       1
Net_12035_3/main_0  macrocell111   2581  25607  48215  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10360  21776  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : Net_12035_2/main_0
Capture Clock  : Net_12035_2/clock_0
Path slack     : 48220p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        3825
-------------------------------------   ----- 
End-of-path arrival time (ps)           25601
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_11292/q         macrocell68    1250  23026  36179  RISE       1
Net_12035_2/main_0  macrocell112   2575  25601  48220  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10360  21776  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_14/q
Path End       : Net_12035_15/main_0
Capture Clock  : Net_12035_15/clock_0
Path slack     : 48479p

Capture Clock Arrival Time                               0
+ Clock path delay                                   18519
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       70565

Launch Clock Arrival Time                       0
+ Clock path delay                      18519
+ Data path delay                        3566
-------------------------------------   ----- 
End-of-path arrival time (ps)           22085
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   7103  18519  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_14/q       macrocell100   1250  19769  48479  RISE       1
Net_12035_15/main_0  macrocell99    2316  22085  48479  RISE       1

Capture Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   7103  18519  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : Net_12035_12/main_2
Capture Clock  : Net_12035_12/clock_0
Path slack     : 48481p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        3564
-------------------------------------   ----- 
End-of-path arrival time (ps)           23701
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q        macrocell105   1250  21387  44493  RISE       1
Net_12035_12/main_2  macrocell102   2314  23701  48481  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8720  20137  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : Net_12035_11/main_1
Capture Clock  : Net_12035_11/clock_0
Path slack     : 48481p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        3564
-------------------------------------   ----- 
End-of-path arrival time (ps)           23701
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q        macrocell105   1250  21387  44493  RISE       1
Net_12035_11/main_1  macrocell103   2314  23701  48481  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103   8720  20137  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : Net_12035_10/main_0
Capture Clock  : Net_12035_10/clock_0
Path slack     : 48481p

Capture Clock Arrival Time                               0
+ Clock path delay                                   20137
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       72182

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        3564
-------------------------------------   ----- 
End-of-path arrival time (ps)           23701
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105   8720  20137  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q        macrocell105   1250  21387  44493  RISE       1
Net_12035_10/main_0  macrocell104   2314  23701  48481  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104   8720  20137  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_4/q
Path End       : Net_12035_7/main_3
Capture Clock  : Net_12035_7/clock_0
Path slack     : 48496p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        3549
-------------------------------------   ----- 
End-of-path arrival time (ps)           25325
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_4/q       macrocell110   1250  23026  36461  RISE       1
Net_12035_7/main_3  macrocell107   2299  25325  48496  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107  10360  21776  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_3/q
Path End       : Net_12035_7/main_4
Capture Clock  : Net_12035_7/clock_0
Path slack     : 48501p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        3545
-------------------------------------   ----- 
End-of-path arrival time (ps)           25320
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_3/q       macrocell111   1250  23026  36465  RISE       1
Net_12035_7/main_4  macrocell107   2295  25320  48501  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107  10360  21776  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_3/q
Path End       : Net_12035_4/main_1
Capture Clock  : Net_12035_4/clock_0
Path slack     : 48501p

Capture Clock Arrival Time                               0
+ Clock path delay                                   21776
+ Cycle adjust (Mhz4_096/q:R#1 vs. Mhz4_096/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       73822

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        3545
-------------------------------------   ----- 
End-of-path arrival time (ps)           25320
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10360  21776  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_3/q       macrocell111   1250  23026  36465  RISE       1
Net_12035_4/main_1  macrocell110   2295  25320  48501  RISE       1

Capture Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10360  21776  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_1/q
Path End       : captured_1/main_0
Capture Clock  : captured_1/clock_0
Path slack     : 48890p

Capture Clock Arrival Time                               0
+ Clock path delay                                   28294
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80340

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                       11285
-------------------------------------   ----- 
End-of-path arrival time (ps)           31450
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_1/clock_0                                              macrocell113   8748  20164  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_1/q      macrocell113   1250  21414  48890  RISE       1
captured_1/main_0  macrocell129  10035  31450  48890  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_1/clock_0                              macrocell129   3986  28294  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_5/q
Path End       : captured_5/main_0
Capture Clock  : captured_5/clock_0
Path slack     : 50652p

Capture Clock Arrival Time                               0
+ Clock path delay                                   28294
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80340

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                        9523
-------------------------------------   ----- 
End-of-path arrival time (ps)           29688
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_5/clock_0                                              macrocell109   8748  20164  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_5/q      macrocell109   1250  21414  50652  RISE       1
captured_5/main_0  macrocell125   8273  29688  50652  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_5/clock_0                              macrocell125   3986  28294  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_7/q
Path End       : captured_7/main_0
Capture Clock  : captured_7/clock_0
Path slack     : 52246p

Capture Clock Arrival Time                               0
+ Clock path delay                                   28294
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80340

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        6317
-------------------------------------   ----- 
End-of-path arrival time (ps)           28093
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_7/clock_0                                              macrocell107  10360  21776  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_7/q      macrocell107   1250  23026  52246  RISE       1
captured_7/main_0  macrocell123   5067  28093  52246  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_7/clock_0                              macrocell123   3986  28294  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_2/q
Path End       : captured_2/main_0
Capture Clock  : captured_2/clock_0
Path slack     : 52272p

Capture Clock Arrival Time                               0
+ Clock path delay                                   28294
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80340

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        6292
-------------------------------------   ----- 
End-of-path arrival time (ps)           28068
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_2/clock_0                                              macrocell112  10360  21776  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_2/q      macrocell112   1250  23026  52272  RISE       1
captured_2/main_0  macrocell128   5042  28068  52272  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_2/clock_0                              macrocell128   3986  28294  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_11/q
Path End       : captured_11/main_0
Capture Clock  : captured_11/clock_0
Path slack     : 52275p

Capture Clock Arrival Time                               0
+ Clock path delay                                   27187
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79233

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        6820
-------------------------------------   ----- 
End-of-path arrival time (ps)           26957
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_11/clock_0                                             macrocell103   8720  20137  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_11/q      macrocell103   1250  21387  52275  RISE       1
captured_11/main_0  macrocell119   5570  26957  52275  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_11/clock_0                             macrocell119   2878  27187  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_6/q
Path End       : captured_6/main_0
Capture Clock  : captured_6/clock_0
Path slack     : 53292p

Capture Clock Arrival Time                               0
+ Clock path delay                                   28294
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80340

Launch Clock Arrival Time                       0
+ Clock path delay                      20164
+ Data path delay                        6884
-------------------------------------   ----- 
End-of-path arrival time (ps)           27048
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_6/clock_0                                              macrocell108   8748  20164  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_6/q      macrocell108   1250  21414  53292  RISE       1
captured_6/main_0  macrocell124   5634  27048  53292  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_6/clock_0                              macrocell124   3986  28294  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_13/q
Path End       : captured_13/main_0
Capture Clock  : captured_13/clock_0
Path slack     : 53436p

Capture Clock Arrival Time                               0
+ Clock path delay                                   27187
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79233

Launch Clock Arrival Time                       0
+ Clock path delay                      18519
+ Data path delay                        7278
-------------------------------------   ----- 
End-of-path arrival time (ps)           25797
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_13/clock_0                                             macrocell101   7103  18519  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_13/q      macrocell101   1250  19769  53436  RISE       1
captured_13/main_0  macrocell117   6028  25797  53436  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_13/clock_0                             macrocell117   2878  27187  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_8/q
Path End       : captured_8/main_0
Capture Clock  : captured_8/clock_0
Path slack     : 53585p

Capture Clock Arrival Time                               0
+ Clock path delay                                   27187
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79233

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        3872
-------------------------------------   ----- 
End-of-path arrival time (ps)           25648
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_8/clock_0                                              macrocell106  10360  21776  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_8/q      macrocell106   1250  23026  53585  RISE       1
captured_8/main_0  macrocell122   2622  25648  53585  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_8/clock_0                              macrocell122   2878  27187  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_10/q
Path End       : captured_10/main_0
Capture Clock  : captured_10/clock_0
Path slack     : 53677p

Capture Clock Arrival Time                               0
+ Clock path delay                                   27187
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79233

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        5419
-------------------------------------   ----- 
End-of-path arrival time (ps)           25556
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_10/clock_0                                             macrocell104   8720  20137  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_10/q      macrocell104   1250  21387  53677  RISE       1
captured_10/main_0  macrocell120   4169  25556  53677  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_10/clock_0                             macrocell120   2878  27187  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11292/q
Path End       : captured_0/main_0
Capture Clock  : captured_0/clock_0
Path slack     : 53834p

Capture Clock Arrival Time                               0
+ Clock path delay                                   28294
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80340

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        4730
-------------------------------------   ----- 
End-of-path arrival time (ps)           26506
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_11292/clock_0                                                macrocell68  10360  21776  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_11292/q        macrocell68    1250  23026  53834  RISE       1
captured_0/main_0  macrocell130   3480  26506  53834  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_0/clock_0                              macrocell130   3986  28294  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_9/q
Path End       : captured_9/main_0
Capture Clock  : captured_9/clock_0
Path slack     : 53870p

Capture Clock Arrival Time                               0
+ Clock path delay                                   27187
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79233

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        5226
-------------------------------------   ----- 
End-of-path arrival time (ps)           25363
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_9/clock_0                                              macrocell105   8720  20137  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_9/q      macrocell105   1250  21387  53870  RISE       1
captured_9/main_0  macrocell121   3976  25363  53870  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_9/clock_0                              macrocell121   2878  27187  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_4/q
Path End       : captured_4/main_0
Capture Clock  : captured_4/clock_0
Path slack     : 54114p

Capture Clock Arrival Time                               0
+ Clock path delay                                   28294
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80340

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        4450
-------------------------------------   ----- 
End-of-path arrival time (ps)           26226
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_4/clock_0                                              macrocell110  10360  21776  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_4/q      macrocell110   1250  23026  54114  RISE       1
captured_4/main_0  macrocell126   3200  26226  54114  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_4/clock_0                              macrocell126   3986  28294  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_3/q
Path End       : captured_3/main_0
Capture Clock  : captured_3/clock_0
Path slack     : 54119p

Capture Clock Arrival Time                               0
+ Clock path delay                                   28294
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80340

Launch Clock Arrival Time                       0
+ Clock path delay                      21776
+ Data path delay                        4445
-------------------------------------   ----- 
End-of-path arrival time (ps)           26221
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_3/clock_0                                              macrocell111  10360  21776  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Net_12035_3/q      macrocell111   1250  23026  54119  RISE       1
captured_3/main_0  macrocell127   3195  26221  54119  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_3/clock_0                              macrocell127   3986  28294  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_14/q
Path End       : captured_14/main_0
Capture Clock  : captured_14/clock_0
Path slack     : 54738p

Capture Clock Arrival Time                               0
+ Clock path delay                                   27187
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79233

Launch Clock Arrival Time                       0
+ Clock path delay                      18519
+ Data path delay                        5976
-------------------------------------   ----- 
End-of-path arrival time (ps)           24495
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_14/clock_0                                             macrocell100   7103  18519  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_14/q      macrocell100   1250  19769  54738  RISE       1
captured_14/main_0  macrocell116   4726  24495  54738  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_14/clock_0                             macrocell116   2878  27187  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_12/q
Path End       : captured_12/main_0
Capture Clock  : captured_12/clock_0
Path slack     : 55687p

Capture Clock Arrival Time                               0
+ Clock path delay                                   28294
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80340

Launch Clock Arrival Time                       0
+ Clock path delay                      20137
+ Data path delay                        4517
-------------------------------------   ----- 
End-of-path arrival time (ps)           24653
 
Launch Clock Path
pin name                                                         model name    delay     AT  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73    9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73    1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73   -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73   -13889    N/A  
Net_12035_12/clock_0                                             macrocell102   8720  20137  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_12/q      macrocell102   1250  21387  55687  RISE       1
captured_12/main_0  macrocell118   3267  24653  55687  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_12/clock_0                             macrocell118   3986  28294  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12035_15/q
Path End       : captured_15/main_0
Capture Clock  : captured_15/clock_0
Path slack     : 56893p

Capture Clock Arrival Time                               0
+ Clock path delay                                   28294
+ Cycle adjust (Mhz4_096/q:R#2 vs. cydff_13/q:R#2)   55556
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80340

Launch Clock Arrival Time                       0
+ Clock path delay                      18519
+ Data path delay                        4928
-------------------------------------   ----- 
End-of-path arrival time (ps)           23447
 
Launch Clock Path
pin name                                                         model name   delay     AT  edge  Fanout
---------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
Mhz4_096/clock_0                                                 macrocell73   9166  24055  FALL       1
Mhz4_096/q                                                       macrocell73   1250  25305  
Mhz4_096/q (TOTAL_ADJUSTMENTS)                                   macrocell73  -13889  11416  RISE       1
--Mhz4_096/q (Clock Phase Adjustment Delay)                      macrocell73  -13889    N/A  
Net_12035_15/clock_0                                             macrocell99   7103  18519  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_12035_15/q      macrocell99    1250  19769  56893  RISE       1
captured_15/main_0  macrocell115   3678  23447  56893  RISE       1

Capture Clock Path
pin name                                        model name    delay     AT  edge  Fanout
----------------------------------------------  ------------  -----  -----  ----  ------
Mhz4_096/q                                      macrocell73       0  39194  FALL       1
cydff_13/clock_0                                macrocell114  11642  50836  FALL       1
cydff_13/q                                      macrocell114   1250  52086  
cydff_13/q (TOTAL_ADJUSTMENTS)                  macrocell114  -27778  24309  RISE       1
--cydff_13/q (Clock Phase Adjustment Delay)     macrocell114  -27778    N/A  
captured_15/clock_0                             macrocell115   3986  28294  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11503/q
Path End       : \GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_2:genblk2:Counter0:DP:u0\/clock
Path slack     : 72218p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_9:R#1 vs. Clock_9:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11503/clock_0                                          macrocell83         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_11503/q                                        macrocell83      1250   1250  72218  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell15   3806   5056  72218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock              datapathcell15      0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11503/q
Path End       : Net_11503/main_2
Capture Clock  : Net_11503/clock_0
Path slack     : 74761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_9:R#1 vs. Clock_9:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11503/clock_0                                          macrocell83         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_11503/q       macrocell83   1250   1250  72218  RISE       1
Net_11503/main_2  macrocell83   3812   5062  74761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11503/clock_0                                          macrocell83         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_2:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_11503/main_1
Capture Clock  : Net_11503/clock_0
Path slack     : 75220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_9:R#1 vs. Clock_9:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk2:Counter0:DP:u0\/clock              datapathcell15      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\GlitchFilter_2:genblk2:Counter0:DP:u0\/z0_comb  datapathcell15   2290   2290  75220  RISE       1
Net_11503/main_1                                 macrocell83      2313   4603  75220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_11503/clock_0                                          macrocell83         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_ADC:BSPIM:TxStsReg\/clock
Path slack     : 476855p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22645
-------------------------------------   ----- 
End-of-path arrival time (ps)           22645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q           macrocell78    1250   1250  476855  RISE       1
\SPI_ADC:BSPIM:tx_status_0\/main_1  macrocell17   10880  12130  476855  RISE       1
\SPI_ADC:BSPIM:tx_status_0\/q       macrocell17    3350  15480  476855  RISE       1
\SPI_ADC:BSPIM:TxStsReg\/status_0   statusicell7   7165  22645  476855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:TxStsReg\/clock                             statusicell7        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_ADC:BSPIM:sR8:Dp:u0\/clock
Path slack     : 477848p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -2850
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19302
-------------------------------------   ----- 
End-of-path arrival time (ps)           19302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0   count7cell       1940   1940  477848  RISE       1
\SPI_ADC:BSPIM:load_rx_data\/main_4  macrocell16      8022   9962  477848  RISE       1
\SPI_ADC:BSPIM:load_rx_data\/q       macrocell16      3350  13312  477848  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/f1_load    datapathcell14   5990  19302  477848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_ADC:BSPIM:TxStsReg\/clock
Path slack     : 477859p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21641
-------------------------------------   ----- 
End-of-path arrival time (ps)           21641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0   count7cell     1940   1940  477848  RISE       1
\SPI_ADC:BSPIM:load_rx_data\/main_4  macrocell16    8022   9962  477848  RISE       1
\SPI_ADC:BSPIM:load_rx_data\/q       macrocell16    3350  13312  477848  RISE       1
\SPI_ADC:BSPIM:TxStsReg\/status_3    statusicell7   8329  21641  477859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:TxStsReg\/clock                             statusicell7        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_ADC:BSPIM:sR8:Dp:u0\/clock
Path slack     : 479609p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -8480
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   491520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11911
-------------------------------------   ----- 
End-of-path arrival time (ps)           11911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q            macrocell78      1250   1250  476855  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell14  10661  11911  479609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_MEMS:BSPIM:TxStsReg\/clock
Path slack     : 482396p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17104
-------------------------------------   ----- 
End-of-path arrival time (ps)           17104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1   count7cell      1940   1940  482396  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/main_3  macrocell22     2957   4897  482396  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/q       macrocell22     3350   8247  482396  RISE       1
\SPIM_MEMS:BSPIM:TxStsReg\/status_3    statusicell10   8856  17104  482396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:TxStsReg\/clock                           statusicell10       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_ADC:BSPIM:RxStsReg\/clock
Path slack     : 482511p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16989
-------------------------------------   ----- 
End-of-path arrival time (ps)           16989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0  count7cell     1940   1940  477848  RISE       1
\SPI_ADC:BSPIM:rx_status_6\/main_4  macrocell19    8022   9962  482511  RISE       1
\SPI_ADC:BSPIM:rx_status_6\/q       macrocell19    3350  13312  482511  RISE       1
\SPI_ADC:BSPIM:RxStsReg\/status_6   statusicell8   3677  16989  482511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:RxStsReg\/clock                             statusicell8        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483057p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -2850
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14093
-------------------------------------   ----- 
End-of-path arrival time (ps)           14093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1   count7cell       1940   1940  482396  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/main_3  macrocell22      2957   4897  482396  RISE       1
\SPIM_MEMS:BSPIM:load_rx_data\/q       macrocell22      3350   8247  482396  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/f1_load    datapathcell18   5846  14093  483057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_MEMS:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_MEMS:BSPIM:RxStsReg\/clock
Path slack     : 483966p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15534
-------------------------------------   ----- 
End-of-path arrival time (ps)           15534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell18   3580   3580  483966  RISE       1
\SPIM_MEMS:BSPIM:rx_status_6\/main_5          macrocell25      2826   6406  483966  RISE       1
\SPIM_MEMS:BSPIM:rx_status_6\/q               macrocell25      3350   9756  483966  RISE       1
\SPIM_MEMS:BSPIM:RxStsReg\/status_6           statusicell11    5778  15534  483966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:RxStsReg\/clock                           statusicell11       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : \SPI_ADC:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_ADC:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484240p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -8480
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7280
-------------------------------------   ---- 
End-of-path arrival time (ps)           7280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q            macrocell79      1250   1250  479336  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell14   6030   7280  484240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 484360p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12130
-------------------------------------   ----- 
End-of-path arrival time (ps)           12130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q  macrocell78   1250   1250  476855  RISE       1
Net_25/main_1              macrocell75  10880  12130  484360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 484360p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12130
-------------------------------------   ----- 
End-of-path arrival time (ps)           12130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q  macrocell78   1250   1250  476855  RISE       1
Net_23/main_2              macrocell76  10880  12130  484360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_ADC:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484477p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -8480
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7043
-------------------------------------   ---- 
End-of-path arrival time (ps)           7043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q            macrocell77      1250   1250  478763  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell14   5793   7043  484477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 485050p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11440
-------------------------------------   ----- 
End-of-path arrival time (ps)           11440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1

Data path
pin name                           model name      delay     AT   slack  edge  Fanout
---------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:sR8:Dp:u0\/so_comb  datapathcell14   5360   5360  485050  RISE       1
Net_23/main_4                      macrocell76      6080  11440  485050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485781p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -8480
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q            macrocell95      1250   1250  485781  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell18   4489   5739  485781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:state_0\/main_7
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 485974p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10516
-------------------------------------   ----- 
End-of-path arrival time (ps)           10516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  477848  RISE       1
\SPI_ADC:BSPIM:state_0\/main_7      macrocell79   8576  10516  485974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 485974p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10516
-------------------------------------   ----- 
End-of-path arrival time (ps)           10516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  477848  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_7    macrocell81   8576  10516  485974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 486268p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10222
-------------------------------------   ----- 
End-of-path arrival time (ps)           10222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q  macrocell77   1250   1250  478763  RISE       1
Net_25/main_0              macrocell75   8972  10222  486268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 486268p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10222
-------------------------------------   ----- 
End-of-path arrival time (ps)           10222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q  macrocell77   1250   1250  478763  RISE       1
Net_23/main_1              macrocell76   8972  10222  486268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 486841p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9649
-------------------------------------   ---- 
End-of-path arrival time (ps)           9649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q  macrocell79   1250   1250  479336  RISE       1
Net_25/main_2              macrocell75   8399   9649  486841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 486841p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9649
-------------------------------------   ---- 
End-of-path arrival time (ps)           9649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q  macrocell79   1250   1250  479336  RISE       1
Net_23/main_3              macrocell76   8399   9649  486841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486864p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -8480
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q            macrocell93      1250   1250  486864  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell18   3406   4656  486864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock
Path slack     : 487110p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -8480
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q            macrocell94      1250   1250  487110  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell18   3160   4410  487110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_ADC:BSPIM:state_0\/main_8
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 487519p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8971
-------------------------------------   ---- 
End-of-path arrival time (ps)           8971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  487519  RISE       1
\SPI_ADC:BSPIM:state_0\/main_8              macrocell79      5391   8971  487519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 488397p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  488397  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_8              macrocell95      4513   8093  488397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_MEMS:BSPIM:TxStsReg\/clock
Path slack     : 488552p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q           macrocell95     1250   1250  485781  RISE       1
\SPIM_MEMS:BSPIM:tx_status_0\/main_2  macrocell23     4112   5362  488552  RISE       1
\SPIM_MEMS:BSPIM:tx_status_0\/q       macrocell23     3350   8712  488552  RISE       1
\SPIM_MEMS:BSPIM:TxStsReg\/status_0   statusicell10   2236  10948  488552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:TxStsReg\/clock                           statusicell10       0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:state_0\/main_3
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 488807p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  480683  RISE       1
\SPI_ADC:BSPIM:state_0\/main_3      macrocell79   5743   7683  488807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 488807p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  480683  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_3    macrocell81   5743   7683  488807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_11882/main_4
Capture Clock  : Net_11882/clock_0
Path slack     : 488867p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7623
-------------------------------------   ---- 
End-of-path arrival time (ps)           7623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/so_comb  datapathcell18   5360   5360  488867  RISE       1
Net_11882/main_4                     macrocell92      2263   7623  488867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11882/clock_0                                          macrocell92         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_2
Path End       : \SPI_ADC:BSPIM:state_0\/main_5
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 489129p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7361
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  481019  RISE       1
\SPI_ADC:BSPIM:state_0\/main_5      macrocell79   5421   7361  489129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_2
Path End       : \SPI_ADC:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 489129p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7361
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  481019  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_5    macrocell81   5421   7361  489129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_ADC:BSPIM:state_2\/main_8
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 489229p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  487519  RISE       1
\SPI_ADC:BSPIM:state_2\/main_8              macrocell77      3681   7261  489229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_ADC:BSPIM:state_1\/main_8
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 489229p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:sR8:Dp:u0\/clock                            datapathcell14      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  487519  RISE       1
\SPI_ADC:BSPIM:state_1\/main_8              macrocell78      3681   7261  489229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 489302p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  488397  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_8              macrocell93      3608   7188  489302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 489302p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/clock                          datapathcell18      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  488397  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_8              macrocell94      3608   7188  489302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_3
Path End       : \SPI_ADC:BSPIM:state_0\/main_4
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 489480p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  481370  RISE       1
\SPI_ADC:BSPIM:state_0\/main_4      macrocell79   5070   7010  489480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_3
Path End       : \SPI_ADC:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 489480p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  481370  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_4    macrocell81   5070   7010  489480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 489579p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1  count7cell    1940   1940  482396  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_6      macrocell93   4971   6911  489579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 489579p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1  count7cell    1940   1940  482396  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_6      macrocell94   4971   6911  489579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : Net_11504/main_0
Capture Clock  : Net_11504/clock_0
Path slack     : 489596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6894
-------------------------------------   ---- 
End-of-path arrival time (ps)           6894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q  macrocell77   1250   1250  478763  RISE       1
Net_11504/main_0           macrocell80   5644   6894  489596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 489596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6894
-------------------------------------   ---- 
End-of-path arrival time (ps)           6894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q          macrocell77   1250   1250  478763  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_0  macrocell82   5644   6894  489596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_0
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 489631p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_0  count7cell    1940   1940  482720  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_7   macrocell98   4919   6859  489631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_2
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 489649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_2  count7cell    1940   1940  482723  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_5   macrocell98   4901   6841  489649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 489861p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q       macrocell93   1250   1250  486864  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_0  macrocell95   5379   6629  489861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 489861p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q         macrocell93   1250   1250  486864  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_0  macrocell97   5379   6629  489861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : Net_11883/main_0
Capture Clock  : Net_11883/clock_0
Path slack     : 489874p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q  macrocell93   1250   1250  486864  RISE       1
Net_11883/main_0             macrocell91   5366   6616  489874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11883/clock_0                                          macrocell91         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : Net_11884/main_0
Capture Clock  : Net_11884/clock_0
Path slack     : 489874p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q  macrocell93   1250   1250  486864  RISE       1
Net_11884/main_0             macrocell96   5366   6616  489874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11884/clock_0                                          macrocell96         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_2
Path End       : \SPI_ADC:BSPIM:state_2\/main_5
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 490013p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  481019  RISE       1
\SPI_ADC:BSPIM:state_2\/main_5      macrocell77   4537   6477  490013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_2
Path End       : \SPI_ADC:BSPIM:state_1\/main_5
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 490013p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  481019  RISE       1
\SPI_ADC:BSPIM:state_1\/main_5      macrocell78   4537   6477  490013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 490130p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1  count7cell    1940   1940  482396  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_6   macrocell98   4420   6360  490130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_0
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 490155p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6335
-------------------------------------   ---- 
End-of-path arrival time (ps)           6335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_0  count7cell    1940   1940  482720  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_7      macrocell93   4395   6335  490155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_0
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 490155p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6335
-------------------------------------   ---- 
End-of-path arrival time (ps)           6335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_0  count7cell    1940   1940  482720  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_7      macrocell94   4395   6335  490155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:state_2\/main_0
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 490171p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q       macrocell77   1250   1250  478763  RISE       1
\SPI_ADC:BSPIM:state_2\/main_0  macrocell77   5069   6319  490171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:state_1\/main_0
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 490171p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q       macrocell77   1250   1250  478763  RISE       1
\SPI_ADC:BSPIM:state_1\/main_0  macrocell78   5069   6319  490171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_2
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 490175p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_2  count7cell    1940   1940  482723  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_5      macrocell93   4375   6315  490175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_2
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 490175p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_2  count7cell    1940   1940  482723  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_5      macrocell94   4375   6315  490175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : Net_11882/main_3
Capture Clock  : Net_11882/clock_0
Path slack     : 490189p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q  macrocell95   1250   1250  485781  RISE       1
Net_11882/main_3             macrocell92   5051   6301  490189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11882/clock_0                                          macrocell92         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 490189p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q          macrocell95   1250   1250  485781  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_2  macrocell98   5051   6301  490189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:state_0\/main_0
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 490203p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q       macrocell77   1250   1250  478763  RISE       1
\SPI_ADC:BSPIM:state_0\/main_0  macrocell79   5037   6287  490203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_2\/q
Path End       : \SPI_ADC:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 490203p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_2\/q         macrocell77   1250   1250  478763  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_0  macrocell81   5037   6287  490203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:state_2\/main_3
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 490276p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  480683  RISE       1
\SPI_ADC:BSPIM:state_2\/main_3      macrocell77   4274   6214  490276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:state_1\/main_3
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 490276p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  480683  RISE       1
\SPI_ADC:BSPIM:state_1\/main_3      macrocell78   4274   6214  490276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:state_2\/main_1
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 490546p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q       macrocell78   1250   1250  476855  RISE       1
\SPI_ADC:BSPIM:state_2\/main_1  macrocell77   4694   5944  490546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:state_1\/main_1
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 490546p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q       macrocell78   1250   1250  476855  RISE       1
\SPI_ADC:BSPIM:state_1\/main_1  macrocell78   4694   5944  490546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_2
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 490568p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  481019  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_5   macrocell82   3982   5922  490568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 490673p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482527  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_4   macrocell98   3877   5817  490673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 490681p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482527  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_4      macrocell93   3869   5809  490681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 490681p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482527  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_4      macrocell94   3869   5809  490681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_4
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 490692p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_4  count7cell    1940   1940  482531  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_3   macrocell98   3858   5798  490692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_4
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 490701p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_4  count7cell    1940   1940  482531  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_3      macrocell93   3849   5789  490701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_4
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 490701p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_4  count7cell    1940   1940  482531  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_3      macrocell94   3849   5789  490701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_1
Path End       : \SPI_ADC:BSPIM:state_0\/main_6
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 490794p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  482104  RISE       1
\SPI_ADC:BSPIM:state_0\/main_6      macrocell79   3756   5696  490794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_1
Path End       : \SPI_ADC:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 490794p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  482104  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_6    macrocell81   3756   5696  490794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_4
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 490833p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  480683  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_3   macrocell82   3717   5657  490833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : Net_11882/main_1
Capture Clock  : Net_11882/clock_0
Path slack     : 490922p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q  macrocell93   1250   1250  486864  RISE       1
Net_11882/main_1             macrocell92   4318   5568  490922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11882/clock_0                                          macrocell92         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 490922p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q          macrocell93   1250   1250  486864  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_0  macrocell98   4318   5568  490922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:state_0\/main_1
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 491039p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q       macrocell78   1250   1250  476855  RISE       1
\SPI_ADC:BSPIM:state_0\/main_1  macrocell79   4201   5451  491039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 491039p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q         macrocell78   1250   1250  476855  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_1  macrocell81   4201   5451  491039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 491040p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q       macrocell94   1250   1250  487110  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_1  macrocell95   4200   5450  491040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 491040p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q         macrocell94   1250   1250  487110  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_1  macrocell97   4200   5450  491040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : Net_11883/main_1
Capture Clock  : Net_11883/clock_0
Path slack     : 491052p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5438
-------------------------------------   ---- 
End-of-path arrival time (ps)           5438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q  macrocell94   1250   1250  487110  RISE       1
Net_11883/main_1             macrocell91   4188   5438  491052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11883/clock_0                                          macrocell91         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : Net_11884/main_1
Capture Clock  : Net_11884/clock_0
Path slack     : 491052p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5438
-------------------------------------   ---- 
End-of-path arrival time (ps)           5438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q  macrocell94   1250   1250  487110  RISE       1
Net_11884/main_1             macrocell96   4188   5438  491052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11884/clock_0                                          macrocell96         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 491128p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q       macrocell95   1250   1250  485781  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_2  macrocell93   4112   5362  491128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 491128p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q       macrocell95   1250   1250  485781  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_2  macrocell94   4112   5362  491128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:cnt_enable\/q
Path End       : \SPIM_MEMS:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_MEMS:BSPIM:BitCounter\/clock
Path slack     : 491375p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -4060
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:cnt_enable\/q       macrocell98   1250   1250  491375  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/enable  count7cell    3315   4565  491375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 491409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  477848  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_7   macrocell82   3141   5081  491409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:state_2\/main_7
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 491409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  477848  RISE       1
\SPI_ADC:BSPIM:state_2\/main_7      macrocell77   3141   5081  491409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_0
Path End       : \SPI_ADC:BSPIM:state_1\/main_7
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 491409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  477848  RISE       1
\SPI_ADC:BSPIM:state_1\/main_7      macrocell78   3141   5081  491409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 491442p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell76         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_23/q       macrocell76   1250   1250  491442  RISE       1
Net_23/main_0  macrocell76   3798   5048  491442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 491450p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q       macrocell93   1250   1250  486864  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_0  macrocell93   3790   5040  491450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_2\/q
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 491450p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_2\/q       macrocell93   1250   1250  486864  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_0  macrocell94   3790   5040  491450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11882/q
Path End       : Net_11882/main_0
Capture Clock  : Net_11882/clock_0
Path slack     : 491522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11882/clock_0                                          macrocell92         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_11882/q       macrocell92   1250   1250  491522  RISE       1
Net_11882/main_0  macrocell92   3718   4968  491522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11882/clock_0                                          macrocell92         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_1
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 491600p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  482104  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_6   macrocell82   2950   4890  491600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 491603p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1  count7cell    1940   1940  482396  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_6      macrocell95   2947   4887  491603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_1
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 491603p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_1  count7cell    1940   1940  482396  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_6    macrocell97   2947   4887  491603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_1
Path End       : \SPI_ADC:BSPIM:state_2\/main_6
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 491610p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  482104  RISE       1
\SPI_ADC:BSPIM:state_2\/main_6      macrocell77   2940   4880  491610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_1
Path End       : \SPI_ADC:BSPIM:state_1\/main_6
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 491610p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  482104  RISE       1
\SPI_ADC:BSPIM:state_1\/main_6      macrocell78   2940   4880  491610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : \SPI_ADC:BSPIM:state_2\/main_2
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 491677p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q       macrocell79   1250   1250  479336  RISE       1
\SPI_ADC:BSPIM:state_2\/main_2  macrocell77   3563   4813  491677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : \SPI_ADC:BSPIM:state_1\/main_2
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 491677p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q       macrocell79   1250   1250  479336  RISE       1
\SPI_ADC:BSPIM:state_1\/main_2  macrocell78   3563   4813  491677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : Net_11504/main_2
Capture Clock  : Net_11504/clock_0
Path slack     : 491695p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q  macrocell79   1250   1250  479336  RISE       1
Net_11504/main_2           macrocell80   3545   4795  491695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 491695p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q          macrocell79   1250   1250  479336  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_2  macrocell82   3545   4795  491695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 491740p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482527  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_4      macrocell95   2810   4750  491740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_3
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 491740p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482527  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_4    macrocell97   2810   4750  491740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11884/q
Path End       : Net_11884/main_3
Capture Clock  : Net_11884/clock_0
Path slack     : 491757p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11884/clock_0                                          macrocell96         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_11884/q       macrocell96   1250   1250  491757  RISE       1
Net_11884/main_3  macrocell96   3483   4733  491757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11884/clock_0                                          macrocell96         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_4
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 491758p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_4  count7cell    1940   1940  482531  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_3      macrocell95   2792   4732  491758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_4
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 491758p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_4  count7cell    1940   1940  482531  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_3    macrocell97   2792   4732  491758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:cnt_enable\/q
Path End       : \SPI_ADC:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_ADC:BSPIM:BitCounter\/clock
Path slack     : 491858p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -4060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:cnt_enable\/q       macrocell82   1250   1250  491858  RISE       1
\SPI_ADC:BSPIM:BitCounter\/enable  count7cell    2832   4082  491858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_0
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 491920p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_0  count7cell    1940   1940  482720  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_7      macrocell95   2630   4570  491920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_0
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 491920p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_0  count7cell    1940   1940  482720  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_7    macrocell97   2630   4570  491920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_3
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 491925p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  481370  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_4   macrocell82   2625   4565  491925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_2
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 491933p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_2  count7cell    1940   1940  482723  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_5      macrocell95   2617   4557  491933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:BitCounter\/count_2
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 491933p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:BitCounter\/count_2  count7cell    1940   1940  482723  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_5    macrocell97   2617   4557  491933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_3
Path End       : \SPI_ADC:BSPIM:state_2\/main_4
Capture Clock  : \SPI_ADC:BSPIM:state_2\/clock_0
Path slack     : 491942p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  481370  RISE       1
\SPI_ADC:BSPIM:state_2\/main_4      macrocell77   2608   4548  491942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:BitCounter\/count_3
Path End       : \SPI_ADC:BSPIM:state_1\/main_4
Capture Clock  : \SPI_ADC:BSPIM:state_1\/clock_0
Path slack     : 491942p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  481370  RISE       1
\SPI_ADC:BSPIM:state_1\/main_4      macrocell78   2608   4548  491942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : Net_11504/main_1
Capture Clock  : Net_11504/clock_0
Path slack     : 491954p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q  macrocell78   1250   1250  476855  RISE       1
Net_11504/main_1           macrocell80   3286   4536  491954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_1\/q
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 491954p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_1\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_1\/q          macrocell78   1250   1250  476855  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_1  macrocell82   3286   4536  491954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : Net_11882/main_2
Capture Clock  : Net_11882/clock_0
Path slack     : 492078p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q  macrocell94   1250   1250  487110  RISE       1
Net_11882/main_2             macrocell92   3162   4412  492078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11882/clock_0                                          macrocell92         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 492078p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q          macrocell94   1250   1250  487110  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_1  macrocell98   3162   4412  492078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : \SPIM_MEMS:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_MEMS:BSPIM:state_2\/clock_0
Path slack     : 492119p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q       macrocell94   1250   1250  487110  RISE       1
\SPIM_MEMS:BSPIM:state_2\/main_1  macrocell93   3121   4371  492119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_1\/q
Path End       : \SPIM_MEMS:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_MEMS:BSPIM:state_1\/clock_0
Path slack     : 492119p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_1\/q       macrocell94   1250   1250  487110  RISE       1
\SPIM_MEMS:BSPIM:state_1\/main_1  macrocell94   3121   4371  492119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_1\/clock_0                          macrocell94         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11504/q
Path End       : Net_11504/main_3
Capture Clock  : Net_11504/clock_0
Path slack     : 492363p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_11504/q       macrocell80   1250   1250  492363  RISE       1
Net_11504/main_3  macrocell80   2877   4127  492363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_11504/clock_0                                          macrocell80         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:cnt_enable\/q
Path End       : \SPI_ADC:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPI_ADC:BSPIM:cnt_enable\/clock_0
Path slack     : 492426p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:cnt_enable\/q       macrocell82   1250   1250  491858  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/main_8  macrocell82   2814   4064  492426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:cnt_enable\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : \SPI_ADC:BSPIM:state_0\/main_2
Capture Clock  : \SPI_ADC:BSPIM:state_0\/clock_0
Path slack     : 492596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q       macrocell79   1250   1250  479336  RISE       1
\SPI_ADC:BSPIM:state_0\/main_2  macrocell79   2644   3894  492596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:state_0\/q
Path End       : \SPI_ADC:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 492596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:state_0\/q         macrocell79   1250   1250  479336  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_2  macrocell81   2644   3894  492596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : Net_11883/main_2
Capture Clock  : Net_11883/clock_0
Path slack     : 492663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q  macrocell95   1250   1250  485781  RISE       1
Net_11883/main_2             macrocell91   2577   3827  492663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11883/clock_0                                          macrocell91         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : Net_11884/main_2
Capture Clock  : Net_11884/clock_0
Path slack     : 492663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q  macrocell95   1250   1250  485781  RISE       1
Net_11884/main_2             macrocell96   2577   3827  492663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_11884/clock_0                                          macrocell96         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_MEMS:BSPIM:state_0\/clock_0
Path slack     : 492664p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q       macrocell95   1250   1250  485781  RISE       1
\SPIM_MEMS:BSPIM:state_0\/main_2  macrocell95   2576   3826  492664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:state_0\/q
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 492664p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:state_0\/q         macrocell95   1250   1250  485781  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_2  macrocell97   2576   3826  492664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:cnt_enable\/q
Path End       : \SPIM_MEMS:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM_MEMS:BSPIM:cnt_enable\/clock_0
Path slack     : 492704p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:cnt_enable\/q       macrocell98   1250   1250  491375  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/main_8  macrocell98   2536   3786  492704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:cnt_enable\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_MEMS:BSPIM:load_cond\/q
Path End       : \SPIM_MEMS:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_MEMS:BSPIM:load_cond\/clock_0
Path slack     : 492915p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (SPIM_MEMS_IntClock:R#1 vs. SPIM_MEMS_IntClock:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_MEMS:BSPIM:load_cond\/q       macrocell97   1250   1250  492915  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/main_8  macrocell97   2325   3575  492915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_MEMS:BSPIM:load_cond\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_ADC:BSPIM:load_cond\/q
Path End       : \SPI_ADC:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_ADC:BSPIM:load_cond\/clock_0
Path slack     : 492950p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_ADC_IntClock:R#1 vs. SPI_ADC_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_ADC:BSPIM:load_cond\/q       macrocell81   1250   1250  492950  RISE       1
\SPI_ADC:BSPIM:load_cond\/main_8  macrocell81   2290   3540  492950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_ADC:BSPIM:load_cond\/clock_0                          macrocell81         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

