{"Source Block": ["hdl/projects/ad9671_fmc/zc706/system_top.v@250:260@HdlStmAssign", "  assign spi_afe_csn          = spi_csn[ 4: 1];\n  assign spi_clk_csn          = spi_csn[ 0: 0];\n\n  assign spi_fout_clk         = spi_clk;\n  assign spi_afe_clk          = spi_clk;\n  assign spi_clk_clk          = spi_clk;\n\n  // single dma for all channels\n\n  assign gt_rx_data_3 = gt_rx_data[255:192];\n  assign gt_rx_data_2 = gt_rx_data[191:128];\n"], "Clone Blocks": [["hdl/projects/ad9671_fmc/zc706/system_top.v@249:259", "  assign spi_fout_enb_trig    = spi_csn[ 5: 5];\n  assign spi_afe_csn          = spi_csn[ 4: 1];\n  assign spi_clk_csn          = spi_csn[ 0: 0];\n\n  assign spi_fout_clk         = spi_clk;\n  assign spi_afe_clk          = spi_clk;\n  assign spi_clk_clk          = spi_clk;\n\n  // single dma for all channels\n\n  assign gt_rx_data_3 = gt_rx_data[255:192];\n"], ["hdl/projects/usdrx1/zc706/system_top.v@250:260", "  assign spi_afe_csn          = spi_csn[ 4: 1];\n  assign spi_clk_csn          = spi_csn[ 0: 0];\n\n  assign spi_fout_clk         = spi_clk;\n  assign spi_afe_clk          = spi_clk;\n  assign spi_clk_clk          = spi_clk;\n\n  // single dma for all channels\n\n  assign gt_rx_data_3 = gt_rx_data[255:192];\n  assign gt_rx_data_2 = gt_rx_data[191:128];\n"], ["hdl/projects/usdrx1/zc706/system_top.v@249:259", "  assign spi_fout_enb_trig    = spi_csn[ 5: 5];\n  assign spi_afe_csn          = spi_csn[ 4: 1];\n  assign spi_clk_csn          = spi_csn[ 0: 0];\n\n  assign spi_fout_clk         = spi_clk;\n  assign spi_afe_clk          = spi_clk;\n  assign spi_clk_clk          = spi_clk;\n\n  // single dma for all channels\n\n  assign gt_rx_data_3 = gt_rx_data[255:192];\n"]], "Diff Content": {"Delete": [[255, "  assign spi_clk_clk          = spi_clk;\n"]], "Add": []}}