Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "RegMux.v" in library work
Compiling verilog file "Registers.v" in library work
Module <RegMux> compiled
Compiling verilog file "RegDataMux.v" in library work
Module <Registers> compiled
Compiling verilog file "Ram.v" in library work
Module <RegDataMux> compiled
Compiling verilog file "PCMux.v" in library work
Module <Ram> compiled
Compiling verilog file "MEM_WB_Reg.v" in library work
Module <PCMux> compiled
Compiling verilog file "MemDataMux.v" in library work
Module <MEM_WB_Reg> compiled
Compiling verilog file "IF_ID_Reg.v" in library work
Module <MemDataMux> compiled
Compiling verilog file "ID_EXE_Reg.v" in library work
Module <IF_ID_Reg> compiled
Compiling verilog file "ForwardUnit.v" in library work
Module <ID_EXE_Reg> compiled
Compiling verilog file "EXE_MEM_Reg.v" in library work
Module <ForwardUnit> compiled
Compiling verilog file "Controler.v" in library work
Module <EXE_MEM_Reg> compiled
Compiling verilog file "BubbleUnit.v" in library work
Module <Controler> compiled
Compiling verilog file "ALU_Src2Mux.v" in library work
Module <BubbleUnit> compiled
Compiling verilog file "ALU_Src1Mux.v" in library work
Module <ALU_Src2Mux> compiled
Compiling verilog file "ALU.v" in library work
Module <ALU_Src1Mux> compiled
Compiling verilog file "CPU.v" in library work
Module <ALU> compiled
Module <CPU> compiled
No errors in compilation
Analysis of file <"CPU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <CPU> in library <work>.

Analyzing hierarchy for module <PCMux> in library <work> with parameters.
	BRANCH11 = "00000011"
	BRANCH8 = "00000010"
	INTJUMP = "00101000"
	JUMP = "00000100"
	NEXT = "00000001"

Analyzing hierarchy for module <IF_ID_Reg> in library <work> with parameters.
	NOP = "0000100000000000"
	PC_START = "0000000000000000"

Analyzing hierarchy for module <Controler> in library <work> with parameters.
	ADD = "00011001"
	ADDIU = "01001"
	ADDIU3 = "01000"
	ADDSP3 = "00000"
	ADDSP_BTEQZ_MTSP = "01100"
	ADDU_SUBU = "11100"
	ALU_RES = "00010111"
	AND = "00011011"
	AND_OR_CMP_JALR_NOT_SLT_JR_MFPC = "11101"
	B = "00010"
	BEQZ = "00100"
	BNEZ = "00101"
	BRANCH11 = "00000011"
	BRANCH8 = "00000010"
	CMPI = "01110"
	EMPTY = "00001011"
	EQUAL = "00100011"
	IN = "00001000"
	INT = "11111"
	INTJUMP = "00101000"
	JUMP = "00000100"
	LESSTHEN = "00100101"
	LI = "01101"
	LW = "10011"
	LW_SP = "10010"
	MEM_READ = "00011000"
	MFIN_MTIN = "11110"
	NEQUAL = "00100100"
	NEXT = "00000001"
	NOP = "00001"
	NOT = "00011110"
	ONE = "00100110"
	OR = "00011100"
	PC = "00010011"
	R5 = "00101001"
	RA = "00100111"
	ROL = "00100010"
	RX = "00000101"
	RY = "00000110"
	RZ = "00000111"
	SLL = "00011111"
	SLL_SRA = "00110"
	SP = "00001001"
	SRA = "00100001"
	SRL = "00100000"
	SUB = "00011010"
	SW = "11011"
	SW_SP = "11010"
	S_IMM4 = "00010100"
	S_IMM5 = "00010101"
	S_IMM8 = "00010110"
	T = "00001010"
	XOR = "00011101"
	ZERO = "00010000"
	Z_IMM3 = "00010001"
	Z_IMM8 = "00010010"
	idx_EMPTY = "00001111"
	idx_IN = "00001001"
	idx_SP = "00001010"
	idx_T = "00001011"

Analyzing hierarchy for module <RegMux> in library <work> with parameters.
	EMPTY = "00001011"
	IN = "00001000"
	R5 = "00101001"
	RX = "00000101"
	RY = "00000110"
	RZ = "00000111"
	SP = "00001001"
	T = "00001010"
	idx_EMPTY = "1111"
	idx_IN = "1001"
	idx_SP = "1010"
	idx_T = "1011"

Analyzing hierarchy for module <Registers> in library <work> with parameters.
	IN_index = "1001"
	N = "1111"
	SP_index = "1010"
	T_index = "1011"

Analyzing hierarchy for module <ID_EXE_Reg> in library <work> with parameters.
	EMPTY = "00001011"
	NEXT = "00000001"
	PC_START = "0000000000000000"
	ZERO = "00010000"
	idx_EMPTY = "00001111"

Analyzing hierarchy for module <ForwardUnit> in library <work> with parameters.
	idx_IN = "1001"
	idx_SP = "1010"
	idx_T = "1011"

Analyzing hierarchy for module <ALU_Src1Mux> in library <work> with parameters.
	IN = "00001000"
	PC = "00010011"
	RX = "00000101"
	SP = "00001001"
	T = "00001010"
	ZERO = "00010000"
	Z_IMM3 = "00010001"
	Z_IMM8 = "00010010"

Analyzing hierarchy for module <ALU_Src2Mux> in library <work> with parameters.
	ONE = "00100110"
	RY = "00000110"
	S_IMM4 = "00010100"
	S_IMM5 = "00010101"
	S_IMM8 = "00010110"
	ZERO = "00010000"

Analyzing hierarchy for module <ALU> in library <work> with parameters.
	ADD = "00011001"
	AND = "00011011"
	EMPTY = "00001011"
	EQUAL = "00100011"
	LESSTHEN = "00100101"
	NEQUAL = "00100100"
	NOT = "00011110"
	ONE = "00100110"
	OR = "00011100"
	ROL = "00100010"
	SLL = "00011111"
	SRA = "00100001"
	SRL = "00100000"
	SUB = "00011010"
	XOR = "00011101"

Analyzing hierarchy for module <MemDataMux> in library <work> with parameters.
	EMPTY = "00001011"
	RX = "00000101"
	RY = "00000110"

Analyzing hierarchy for module <EXE_MEM_Reg> in library <work> with parameters.
	EMPTY = "00001011"
	NEXT = "00000001"
	PC_START = "0000000000000000"
	idx_EMPTY = "1111"

Analyzing hierarchy for module <Ram> in library <work> with parameters.
	INS_NOP = "00010"
	INS_NORMAL = "00001"
	NOP = "0000100000000000"
	OUT_PORTSIGN = "00100"
	OUT_RAM1DATA = "00001"
	OUT_RAM2DATA = "00010"
	OUT_ZERO = "01000"
	PORT_DISABLE = "00100"
	PORT_READ = "00001"
	PORT_WRITE = "00010"
	RAM1_DISABLE = "00100"
	RAM1_READ = "00010"
	RAM1_WRITE = "00001"
	RAM2_NORMAL = "00001"
	RAM2_READ = "00010"
	RAM2_WRITE = "00100"
	S = "00000"

Analyzing hierarchy for module <MEM_WB_Reg> in library <work> with parameters.
	EMPTY = "00001011"
	idx_EMPTY = "00001111"

Analyzing hierarchy for module <RegDataMux> in library <work> with parameters.
	ALU_RES = "00010111"
	EMPTY = "00001011"
	MEM_READ = "00011000"

Analyzing hierarchy for module <BubbleUnit> in library <work> with parameters.
	JUMP = "00000100"
	NEXT = "00000001"
	RX = "00000101"
	RY = "00000110"
	SP = "00001001"
	idx_SP = "1010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <CPU>.
WARNING:Xst:905 - "CPU.v" line 138: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <IF_pc>, <IF_instruction>, <ID_instruction>, <ID_ALU_Src1>, <ID_ALU_Src2>, <ID_ALUOp>, <ID_MemSrc>, <ID_PCSrc>, <ID_WBReg>, <ID_WBSrc>, <ID_MemRead>, <ID_MemWrite>, <EXE_ALU_Src1>, <EXE_ALU_Src2>, <EXE_ALUOp>, <EXE_MemSrc>, <EXE_ALU_result>, <EXE_Mem_data>, <EXE_ALU_data1>, <EXE_ALU_data2>, <MEM_PCSrc>, <MEM_WBSrc>, <MEM_WriteReg_id>, <WB_ALU_result>, <WB_Mem_result>, <WB_WBData>, <RamSlot>, <IOSlot>, <Slot>, <top_boot>, <LoadSlot>, <BranchSlot>, <ID_pc_normal>, <IF_pc_add>, <EXE_pc_branch8>, <EXE_pc_branch11>, <EXE_pc_jump>, <EXE_PCSrc>, <EXE_zero>, <MEM_zero>, <EXE_rx_datatmp>, <EXE_ry_datatmp>, <EXE_IN_tmp>, <EXE_SP_tmp>, <EXE_s_imm8>, <EXE_s_imm5>, <MEM_Mem_data>, <MEM_Mem_result>, <ID_rx_data>, <ID_ry_data>, <ID_rx_id>, <ID_ry_id>, <ID_rz_id>, <ID_WriteReg_id>, <WB_WriteReg_id>, <WB_WBSrc>, <EXE_MemRead>, <EXE_MemWrite>, <ID_SP>, <ID_IN>, <ID_T>, <MEM_pc_jump>, <reg0>, <reg1>, <reg2>, <reg3>, <reg4>, <reg5>, <reg6>, <reg7>, <reg8>, <regIN>, <regSP>, <regT>
Module <CPU> is correct for synthesis.
 
Analyzing module <PCMux> in library <work>.
	BRANCH11 = 8'b00000011
	BRANCH8 = 8'b00000010
	INTJUMP = 8'b00101000
	JUMP = 8'b00000100
	NEXT = 8'b00000001
WARNING:Xst:905 - "PCMux.v" line 58: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pc_next>, <zero>, <pc_branch8>, <pc_branch11>, <pc_jump>
Module <PCMux> is correct for synthesis.
 
Analyzing module <IF_ID_Reg> in library <work>.
	NOP = 16'b0000100000000000
	PC_START = 16'b0000000000000000
Module <IF_ID_Reg> is correct for synthesis.
 
Analyzing module <Controler> in library <work>.
	ADD = 8'b00011001
	ADDIU = 5'b01001
	ADDIU3 = 5'b01000
	ADDSP3 = 5'b00000
	ADDSP_BTEQZ_MTSP = 5'b01100
	ADDU_SUBU = 5'b11100
	ALU_RES = 8'b00010111
	AND = 8'b00011011
	AND_OR_CMP_JALR_NOT_SLT_JR_MFPC = 5'b11101
	B = 5'b00010
	BEQZ = 5'b00100
	BNEZ = 5'b00101
	BRANCH11 = 8'b00000011
	BRANCH8 = 8'b00000010
	CMPI = 5'b01110
	EMPTY = 8'b00001011
	EQUAL = 8'b00100011
	IN = 8'b00001000
	INT = 5'b11111
	INTJUMP = 8'b00101000
	JUMP = 8'b00000100
	LESSTHEN = 8'b00100101
	LI = 5'b01101
	LW = 5'b10011
	LW_SP = 5'b10010
	MEM_READ = 8'b00011000
	MFIN_MTIN = 5'b11110
	NEQUAL = 8'b00100100
	NEXT = 8'b00000001
	NOP = 5'b00001
	NOT = 8'b00011110
	ONE = 8'b00100110
	OR = 8'b00011100
	PC = 8'b00010011
	R5 = 8'b00101001
	RA = 8'b00100111
	ROL = 8'b00100010
	RX = 8'b00000101
	RY = 8'b00000110
	RZ = 8'b00000111
	SLL = 8'b00011111
	SLL_SRA = 5'b00110
	SP = 8'b00001001
	SRA = 8'b00100001
	SRL = 8'b00100000
	SUB = 8'b00011010
	SW = 5'b11011
	SW_SP = 5'b11010
	S_IMM4 = 8'b00010100
	S_IMM5 = 8'b00010101
	S_IMM8 = 8'b00010110
	T = 8'b00001010
	XOR = 8'b00011101
	ZERO = 8'b00010000
	Z_IMM3 = 8'b00010001
	Z_IMM8 = 8'b00010010
	idx_EMPTY = 8'b00001111
	idx_IN = 8'b00001001
	idx_SP = 8'b00001010
	idx_T = 8'b00001011
WARNING:Xst:905 - "Controler.v" line 67: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CODE>, <FUN2>, <FUN3>, <FUN5>, <FUN8>
Module <Controler> is correct for synthesis.
 
Analyzing module <RegMux> in library <work>.
	EMPTY = 8'b00001011
	IN = 8'b00001000
	R5 = 8'b00101001
	RX = 8'b00000101
	RY = 8'b00000110
	RZ = 8'b00000111
	SP = 8'b00001001
	T = 8'b00001010
	idx_EMPTY = 4'b1111
	idx_IN = 4'b1001
	idx_SP = 4'b1010
	idx_T = 4'b1011
WARNING:Xst:905 - "RegMux.v" line 36: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <regx>, <regy>, <regz>
Module <RegMux> is correct for synthesis.
 
Analyzing module <Registers> in library <work>.
	IN_index = 4'b1001
	N = 4'b1111
	SP_index = 4'b1010
	T_index = 4'b1011
WARNING:Xst:905 - "Registers.v" line 61: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registers>
Module <Registers> is correct for synthesis.
 
Analyzing module <ID_EXE_Reg> in library <work>.
	EMPTY = 8'b00001011
	NEXT = 8'b00000001
	PC_START = 16'b0000000000000000
	ZERO = 8'b00010000
	idx_EMPTY = 8'b00001111
Module <ID_EXE_Reg> is correct for synthesis.
 
Analyzing module <ForwardUnit> in library <work>.
	idx_IN = 4'b1001
	idx_SP = 4'b1010
	idx_T = 4'b1011
WARNING:Xst:905 - "ForwardUnit.v" line 46: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <MEM_ALUResult>, <rxdata_else>
WARNING:Xst:905 - "ForwardUnit.v" line 54: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <WB_WBData>, <rxdata_in>
WARNING:Xst:905 - "ForwardUnit.v" line 63: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <MEM_ALUResult>, <rydata_else>
WARNING:Xst:905 - "ForwardUnit.v" line 71: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <WB_WBData>, <rydata_in>
WARNING:Xst:905 - "ForwardUnit.v" line 80: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <MEM_ALUResult>, <IN_else>
WARNING:Xst:905 - "ForwardUnit.v" line 88: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <WB_WBData>, <IN_in>
WARNING:Xst:905 - "ForwardUnit.v" line 97: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <MEM_ALUResult>, <SP_else>
WARNING:Xst:905 - "ForwardUnit.v" line 105: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <WB_WBData>, <SP_in>
WARNING:Xst:905 - "ForwardUnit.v" line 114: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <MEM_ALUResult>, <T_else>
WARNING:Xst:905 - "ForwardUnit.v" line 122: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <WB_WBData>, <T_in>
Module <ForwardUnit> is correct for synthesis.
 
Analyzing module <ALU_Src1Mux> in library <work>.
	IN = 8'b00001000
	PC = 8'b00010011
	RX = 8'b00000101
	SP = 8'b00001001
	T = 8'b00001010
	ZERO = 8'b00010000
	Z_IMM3 = 8'b00010001
	Z_IMM8 = 8'b00010010
WARNING:Xst:905 - "ALU_Src1Mux.v" line 39: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_rx>, <imm3>, <imm8>, <data_IN>, <data_SP>, <data_T>, <data_pc>
Module <ALU_Src1Mux> is correct for synthesis.
 
Analyzing module <ALU_Src2Mux> in library <work>.
	ONE = 8'b00100110
	RY = 8'b00000110
	S_IMM4 = 8'b00010100
	S_IMM5 = 8'b00010101
	S_IMM8 = 8'b00010110
	ZERO = 8'b00010000
WARNING:Xst:905 - "ALU_Src2Mux.v" line 35: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_ry>, <imm4>, <imm5>, <imm8>
Module <ALU_Src2Mux> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
	ADD = 8'b00011001
	AND = 8'b00011011
	EMPTY = 8'b00001011
	EQUAL = 8'b00100011
	LESSTHEN = 8'b00100101
	NEQUAL = 8'b00100100
	NOT = 8'b00011110
	ONE = 8'b00100110
	OR = 8'b00011100
	ROL = 8'b00100010
	SLL = 8'b00011111
	SRA = 8'b00100001
	SRL = 8'b00100000
	SUB = 8'b00011010
	XOR = 8'b00011101
WARNING:Xst:905 - "ALU.v" line 41: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <input1>, <input2>
Module <ALU> is correct for synthesis.
 
Analyzing module <MemDataMux> in library <work>.
	EMPTY = 8'b00001011
	RX = 8'b00000101
	RY = 8'b00000110
WARNING:Xst:905 - "MemDataMux.v" line 32: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rx_data>, <ry_data>
Module <MemDataMux> is correct for synthesis.
 
Analyzing module <EXE_MEM_Reg> in library <work>.
	EMPTY = 8'b00001011
	NEXT = 8'b00000001
	PC_START = 16'b0000000000000000
	idx_EMPTY = 4'b1111
Module <EXE_MEM_Reg> is correct for synthesis.
 
Analyzing module <Ram> in library <work>.
	INS_NOP = 5'b00010
	INS_NORMAL = 5'b00001
	NOP = 16'b0000100000000000
	OUT_PORTSIGN = 5'b00100
	OUT_RAM1DATA = 5'b00001
	OUT_RAM2DATA = 5'b00010
	OUT_ZERO = 5'b01000
	PORT_DISABLE = 5'b00100
	PORT_READ = 5'b00001
	PORT_WRITE = 5'b00010
	RAM1_DISABLE = 5'b00100
	RAM1_READ = 5'b00010
	RAM1_WRITE = 5'b00001
	RAM2_NORMAL = 5'b00001
	RAM2_READ = 5'b00010
	RAM2_WRITE = 5'b00100
	S = 5'b00000
WARNING:Xst:905 - "Ram.v" line 184: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <address_flag>, <address_flag2>
WARNING:Xst:905 - "Ram.v" line 239: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <address_flag>, <address_flag2>
WARNING:Xst:905 - "Ram.v" line 324: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <address_flag>, <address_flag2>
Module <Ram> is correct for synthesis.
 
Analyzing module <MEM_WB_Reg> in library <work>.
	EMPTY = 8'b00001011
	idx_EMPTY = 8'b00001111
Module <MEM_WB_Reg> is correct for synthesis.
 
Analyzing module <RegDataMux> in library <work>.
	ALU_RES = 8'b00010111
	EMPTY = 8'b00001011
	MEM_READ = 8'b00011000
WARNING:Xst:905 - "RegDataMux.v" line 32: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ALU_result>, <Ramdata>
Module <RegDataMux> is correct for synthesis.
 
Analyzing module <BubbleUnit> in library <work>.
	JUMP = 8'b00000100
	NEXT = 8'b00000001
	RX = 8'b00000101
	RY = 8'b00000110
	SP = 8'b00001001
	idx_SP = 4'b1010
Module <BubbleUnit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <index> in unit <Registers> has a constant value of 1111 during circuit operation. The register is replaced by logic.

Synthesizing Unit <PCMux>.
    Related source file is "PCMux.v".
WARNING:Xst:1780 - Signal <temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <PCMux> synthesized.


Synthesizing Unit <IF_ID_Reg>.
    Related source file is "IF_ID_Reg.v".
    Found 16-bit register for signal <instruction_out>.
    Found 16-bit register for signal <pc_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IF_ID_Reg> synthesized.


Synthesizing Unit <Controler>.
    Related source file is "Controler.v".
    Found 4x40-bit ROM for signal <$rom0000>.
WARNING:Xst:737 - Found 8-bit latch for signal <ALU_src1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <ALU_src2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <ALUOp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <MemSrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <PCSrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <MemRead>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <MemWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <WBReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <WBSrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   1 ROM(s).
Unit <Controler> synthesized.


Synthesizing Unit <RegMux>.
    Related source file is "RegMux.v".
Unit <RegMux> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "Registers.v".
    Found 16-bit 16-to-1 multiplexer for signal <out_rx>.
    Found 16-bit 16-to-1 multiplexer for signal <out_ry>.
    Found 256-bit register for signal <registers>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <registers>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <Registers> synthesized.


Synthesizing Unit <ID_EXE_Reg>.
    Related source file is "ID_EXE_Reg.v".
    Found 1-bit register for signal <MemRead_out>.
    Found 8-bit register for signal <ALU_Src2_out>.
    Found 16-bit register for signal <rydata_out>.
    Found 16-bit register for signal <rxdata_out>.
    Found 8-bit register for signal <MemSrc_out>.
    Found 4-bit register for signal <WBReg_out>.
    Found 16-bit register for signal <SP_out>.
    Found 16-bit register for signal <T_out>.
    Found 1-bit register for signal <MemWrite_out>.
    Found 4-bit register for signal <rx_index_out>.
    Found 11-bit register for signal <immediate_out>.
    Found 16-bit register for signal <pc_out>.
    Found 4-bit register for signal <ry_index_out>.
    Found 8-bit register for signal <WBSrc_out>.
    Found 8-bit register for signal <ALU_Src1_out>.
    Found 8-bit register for signal <PCSrc_out>.
    Found 8-bit register for signal <ALUOp_out>.
    Found 16-bit register for signal <IN_out>.
    Summary:
	inferred 121 D-type flip-flop(s).
Unit <ID_EXE_Reg> synthesized.


Synthesizing Unit <ForwardUnit>.
    Related source file is "ForwardUnit.v".
    Found 4-bit comparator equal for signal <rxdata_else$cmp_eq0000> created at line 55.
    Found 4-bit comparator equal for signal <rxdata_out$cmp_eq0000> created at line 47.
    Found 4-bit comparator equal for signal <rydata_else$cmp_eq0000> created at line 72.
    Found 4-bit comparator equal for signal <rydata_out$cmp_eq0000> created at line 64.
    Summary:
	inferred   4 Comparator(s).
Unit <ForwardUnit> synthesized.


Synthesizing Unit <ALU_Src1Mux>.
    Related source file is "ALU_Src1Mux.v".
Unit <ALU_Src1Mux> synthesized.


Synthesizing Unit <ALU_Src2Mux>.
    Related source file is "ALU_Src2Mux.v".
Unit <ALU_Src2Mux> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 16-bit addsub for signal <result$addsub0000>.
    Found 16-bit comparator equal for signal <result$cmp_eq0011> created at line 63.
    Found 16-bit comparator less for signal <result$cmp_lt0000> created at line 69.
    Found 16-bit shifter logical left for signal <result$shift0002> created at line 51.
    Found 16-bit shifter logical right for signal <result$shift0003> created at line 55.
    Found 16-bit xor2 for signal <result$xor0000> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <MemDataMux>.
    Related source file is "MemDataMux.v".
WARNING:Xst:737 - Found 16-bit latch for signal <MemData>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <MemDataMux> synthesized.


Synthesizing Unit <EXE_MEM_Reg>.
    Related source file is "EXE_MEM_Reg.v".
    Found 16-bit register for signal <MemData_out>.
    Found 1-bit register for signal <MemRead_out>.
    Found 16-bit register for signal <pc_jump_out>.
    Found 4-bit register for signal <WBReg_out>.
    Found 16-bit register for signal <pc_branch11_out>.
    Found 1-bit register for signal <zero_out>.
    Found 16-bit register for signal <pc_branch8_out>.
    Found 1-bit register for signal <MemWrite_out>.
    Found 8-bit register for signal <WBSrc_out>.
    Found 8-bit register for signal <PCSrc_out>.
    Found 16-bit register for signal <ALU_result_out>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <EXE_MEM_Reg> synthesized.


Synthesizing Unit <Ram>.
    Related source file is "Ram.v".
WARNING:Xst:1780 - Signal <state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <slotState> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RSTboot> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <ram1State>.
    Using one-hot encoding for signal <ram2State>.
    Using one-hot encoding for signal <insState>.
    Using one-hot encoding for signal <outState>.
    Using one-hot encoding for signal <portState>.
    Found 16-bit tristate buffer for signal <ram1_data>.
    Found 16-bit tristate buffer for signal <ram2_data>.
    Summary:
	inferred  32 Tristate(s).
Unit <Ram> synthesized.


Synthesizing Unit <MEM_WB_Reg>.
    Related source file is "MEM_WB_Reg.v".
    Found 16-bit register for signal <Ramdata_out>.
    Found 4-bit register for signal <WBReg_out>.
    Found 8-bit register for signal <WBSrc_out>.
    Found 16-bit register for signal <ALU_result_out>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <MEM_WB_Reg> synthesized.


Synthesizing Unit <RegDataMux>.
    Related source file is "RegDataMux.v".
Unit <RegDataMux> synthesized.


Synthesizing Unit <BubbleUnit>.
    Related source file is "BubbleUnit.v".
    Found 4-bit comparator equal for signal <both_rx$cmp_eq0003> created at line 44.
    Found 4-bit comparator equal for signal <both_ry$cmp_eq0002> created at line 45.
    Summary:
	inferred   2 Comparator(s).
Unit <BubbleUnit> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "CPU.v".
    Found 1-bit register for signal <CLK>.
    Found 32-bit up counter for signal <count>.
    Found 33-bit comparator less for signal <count$cmp_lt0000> created at line 48.
    Found 16-bit adder for signal <EXE_pc_branch11>.
    Found 16-bit adder for signal <EXE_pc_branch8>.
    Found 16-bit adder for signal <IF_pc_add>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <CPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x40-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 16-bit addsub                                         : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 52
 1-bit register                                        : 6
 11-bit register                                       : 1
 16-bit register                                       : 31
 4-bit register                                        : 5
 8-bit register                                        : 9
# Latches                                              : 10
 16-bit latch                                          : 1
 8-bit latch                                           : 9
# Comparators                                          : 9
 16-bit comparator equal                               : 1
 16-bit comparator less                                : 1
 33-bit comparator less                                : 1
 4-bit comparator equal                                : 6
# Multiplexers                                         : 2
 16-bit 16-to-1 multiplexer                            : 2
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 17
 1-bit tristate buffer                                 : 16
 16-bit tristate buffer                                : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <3> (without init value) has a constant value of 0 in block <ALU_Src2_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <ALU_Src2_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <ALU_Src2_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 0 in block <MemSrc_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <MemSrc_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <MemSrc_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <MemSrc_out>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x40-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 16-bit addsub                                         : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 605
 Flip-Flops                                            : 605
# Latches                                              : 10
 16-bit latch                                          : 1
 8-bit latch                                           : 9
# Comparators                                          : 9
 16-bit comparator equal                               : 1
 16-bit comparator less                                : 1
 33-bit comparator less                                : 1
 4-bit comparator equal                                : 6
# Multiplexers                                         : 32
 1-bit 16-to-1 multiplexer                             : 32
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <rx_index_out_3> in Unit <ID_EXE_Reg> is equivalent to the following FF/Latch, which will be removed : <ry_index_out_3> 
WARNING:Xst:2677 - Node <registers_12_0> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_1> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_2> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_3> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_4> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_5> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_6> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_7> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_8> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_9> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_10> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_11> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_12> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_13> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_14> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_12_15> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_0> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_1> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_2> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_3> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_4> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_5> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_6> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_7> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_8> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_9> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_10> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_11> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_12> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_13> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_14> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_13_15> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_0> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_1> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_2> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_3> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_4> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_5> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_6> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_7> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_8> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_9> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_10> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_11> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_12> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_13> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_14> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_14_15> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_0> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_1> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_2> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_3> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_4> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_5> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_6> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_7> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_8> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_9> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_10> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_11> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_12> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_13> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_14> of sequential type is unconnected in block <Registers>.
WARNING:Xst:2677 - Node <registers_15_15> of sequential type is unconnected in block <Registers>.
WARNING:Xst:1710 - FF/Latch <MemRead_6> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemRead_7> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCSrc_4> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCSrc_6> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCSrc_7> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemSrc_4> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemSrc_5> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemSrc_6> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemSrc_7> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUOp_6> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUOp_7> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_src2_3> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_src2_6> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_src2_7> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_src1_5> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_src1_6> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_src1_7> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WBSrc_5> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WBSrc_6> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WBSrc_7> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WBReg_4> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WBReg_6> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WBReg_7> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemWrite_1> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemWrite_2> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemWrite_3> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemWrite_4> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemWrite_5> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemWrite_6> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemWrite_7> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemRead_1> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemRead_2> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemRead_3> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemRead_4> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MemRead_5> (without init value) has a constant value of 0 in block <Controler>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <WBSrc_0> in Unit <Controler> is equivalent to the following FF/Latch, which will be removed : <WBSrc_1> 
INFO:Xst:2261 - The FF/Latch <MemWrite_0> in Unit <Controler> is equivalent to the following FF/Latch, which will be removed : <MemSrc_2> 
INFO:Xst:2261 - The FF/Latch <PCSrc_3> in Unit <Controler> is equivalent to the following FF/Latch, which will be removed : <PCSrc_5> 

Optimizing unit <CPU> ...

Optimizing unit <Registers> ...

Optimizing unit <ForwardUnit> ...

Optimizing unit <ALU> ...

Optimizing unit <IF_ID_Reg> ...

Optimizing unit <Controler> ...

Optimizing unit <ID_EXE_Reg> ...

Optimizing unit <MemDataMux> ...

Optimizing unit <EXE_MEM_Reg> ...

Optimizing unit <MEM_WB_Reg> ...
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/WBSrc_out_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/WBSrc_out_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/WBSrc_out_5> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/PCSrc_out_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/PCSrc_out_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/PCSrc_out_4> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/MemSrc_out_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/MemSrc_out_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/MemSrc_out_5> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/MemSrc_out_4> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/ALUOp_out_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/ALUOp_out_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/ALU_Src2_out_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/ALU_Src2_out_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/ALU_Src2_out_3> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/ALU_Src1_out_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/ALU_Src1_out_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <My_ID_EXE_Reg/ALU_Src1_out_5> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <My_EXE_MEM_Reg/WBSrc_out_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <My_EXE_MEM_Reg/WBSrc_out_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <My_EXE_MEM_Reg/WBSrc_out_5> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <My_EXE_MEM_Reg/PCSrc_out_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <My_EXE_MEM_Reg/PCSrc_out_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <My_EXE_MEM_Reg/PCSrc_out_4> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <My_MEM_WB_Reg/WBSrc_out_5> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <My_MEM_WB_Reg/WBSrc_out_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <My_MEM_WB_Reg/WBSrc_out_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <My_ID_EXE_Reg/PCSrc_out_3> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <My_ID_EXE_Reg/PCSrc_out_5> 
INFO:Xst:2261 - The FF/Latch <My_ID_EXE_Reg/WBSrc_out_0> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <My_ID_EXE_Reg/WBSrc_out_1> 
INFO:Xst:2261 - The FF/Latch <My_ID_EXE_Reg/MemSrc_out_2> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <My_ID_EXE_Reg/MemWrite_out> 
INFO:Xst:2261 - The FF/Latch <My_EXE_MEM_Reg/WBSrc_out_0> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <My_EXE_MEM_Reg/WBSrc_out_1> 
INFO:Xst:2261 - The FF/Latch <My_EXE_MEM_Reg/PCSrc_out_3> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <My_EXE_MEM_Reg/PCSrc_out_5> 
INFO:Xst:2261 - The FF/Latch <My_MEM_WB_Reg/WBSrc_out_0> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <My_MEM_WB_Reg/WBSrc_out_1> 
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 11.
FlipFlop My_MEM_WB_Reg/WBReg_out_0 has been replicated 1 time(s)
FlipFlop My_EXE_MEM_Reg/MemData_out_7 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_6 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_5 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_4 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_3 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_2 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_1 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_0 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop My_EXE_MEM_Reg/MemData_out_8 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 564
 Flip-Flops                                            : 564

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 113

Cell Usage :
# BELS                             : 2537
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 32
#      LUT2                        : 180
#      LUT2_D                      : 2
#      LUT2_L                      : 10
#      LUT3                        : 294
#      LUT3_D                      : 14
#      LUT3_L                      : 12
#      LUT4                        : 1127
#      LUT4_D                      : 69
#      LUT4_L                      : 79
#      MUXCY                       : 449
#      MUXF5                       : 134
#      MUXF6                       : 32
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 614
#      FDC                         : 271
#      FDCE                        : 31
#      FDCE_1                      : 192
#      FDE                         : 1
#      FDP                         : 36
#      FDPE                        : 1
#      FDR                         : 32
#      LD                          : 50
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 112
#      IBUF                        : 20
#      IOBUF                       : 32
#      OBUF                        : 60
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      964  out of   8672    11%  
 Number of Slice Flip Flops:            590  out of  17344     3%  
 Number of 4 input LUTs:               1824  out of  17344    10%  
 Number of IOs:                         113
 Number of bonded IOBs:                 113  out of    250    45%  
    IOB Flip Flops:                      24
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)            | Load  |
-----------------------------------------------------------------+----------------------------------+-------+
CLK_50m                                                          | BUFGP                            | 33    |
CLK1                                                             | BUFG                             | 531   |
My_Controler/ALU_src1_not00011(My_Controler/ALU_src1_not000167:O)| BUFG(*)(My_Controler/ALU_src1_4) | 34    |
My_MemDataMux/MemData_not0001(My_MemDataMux/MemData_not00011:O)  | NONE(*)(My_MemDataMux/MemData_15)| 16    |
-----------------------------------------------------------------+----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------+--------------------------------------+-------+
Control Signal                                                  | Buffer(FF name)                      | Load  |
----------------------------------------------------------------+--------------------------------------+-------+
My_MEM_WB_Reg/RST_inv1_INV_0_1(My_MEM_WB_Reg/RST_inv1_INV_0_1:O)| NONE(MyRegisters/registers_0_0)      | 277   |
MyRegisters/RST_inv(My_MEM_WB_Reg/RST_inv1_INV_0:O)             | NONE(My_EXE_MEM_Reg/ALU_result_out_0)| 254   |
----------------------------------------------------------------+--------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 20.032ns (Maximum Frequency: 49.920MHz)
   Minimum input arrival time before clock: 4.235ns
   Maximum output required time after clock: 25.761ns
   Maximum combinational path delay: 20.340ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50m'
  Clock period: 5.358ns (frequency: 186.653MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.358ns (Levels of Logic = 11)
  Source:            count_1 (FF)
  Destination:       count_0 (FF)
  Source Clock:      CLK_50m rising
  Destination Clock: CLK_50m rising

  Data Path: count_1 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  count_1 (count_1)
     LUT1:I0->O            1   0.704   0.000  Mcompar_count_cmp_lt0000_cy<0>_rt (Mcompar_count_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcompar_count_cmp_lt0000_cy<0> (Mcompar_count_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_count_cmp_lt0000_cy<1> (Mcompar_count_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_count_cmp_lt0000_cy<2> (Mcompar_count_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_count_cmp_lt0000_cy<3> (Mcompar_count_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_count_cmp_lt0000_cy<4> (Mcompar_count_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_count_cmp_lt0000_cy<5> (Mcompar_count_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_count_cmp_lt0000_cy<6> (Mcompar_count_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_count_cmp_lt0000_cy<7> (Mcompar_count_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_count_cmp_lt0000_cy<8> (Mcompar_count_cmp_lt0000_cy<8>)
     MUXCY:CI->O          33   0.331   1.263  Mcompar_count_cmp_lt0000_cy<9> (Mcompar_count_cmp_lt0000_cy<9>)
     FDR:R                     0.911          count_0
    ----------------------------------------
    Total                      5.358ns (3.473ns logic, 1.885ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK1'
  Clock period: 20.032ns (frequency: 49.920MHz)
  Total number of paths / destination ports: 697272 / 714
-------------------------------------------------------------------------
Delay:               20.032ns (Levels of Logic = 14)
  Source:            My_MEM_WB_Reg/WBSrc_out_3 (FF)
  Destination:       My_EXE_MEM_Reg/zero_out (FF)
  Source Clock:      CLK1 rising
  Destination Clock: CLK1 rising

  Data Path: My_MEM_WB_Reg/WBSrc_out_3 to My_EXE_MEM_Reg/zero_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.591   0.706  My_MEM_WB_Reg/WBSrc_out_3 (My_MEM_WB_Reg/WBSrc_out_3)
     LUT4_D:I0->O         15   0.704   1.052  My_RegDataMux/WBData<0>2 (N43)
     LUT4:I2->O           18   0.704   1.072  My_RegDataMux/WBData<9>1 (WB_WBData<9>)
     LUT4:I3->O            1   0.704   0.455  MY_ForwardUnit/rxdata_out<9>_SW2 (N454)
     LUT3:I2->O            4   0.704   0.591  MY_ForwardUnit/rxdata_out<9> (EXE_rx_data<9>)
     LUT4:I3->O            2   0.704   0.451  My_ALU_Src1Mux/Src1<9>163 (My_ALU_Src1Mux/Src1<9>163)
     LUT4:I3->O            7   0.704   0.883  My_ALU_Src1Mux/Src1<9>174 (EXE_ALU_data1<9>)
     LUT4:I0->O            3   0.704   0.535  My_ALU/result_cmp_eq000749 (My_ALU/result_cmp_eq000749)
     LUT4:I3->O            8   0.704   0.792  My_ALU/result_cmp_eq000762 (My_ALU/result_cmp_eq000762)
     LUT4_D:I2->O         17   0.704   1.055  My_ALU/result_cmp_eq000769 (My_ALU/result_cmp_eq0007)
     LUT4_D:I3->O          4   0.704   0.591  My_ALU/result<2>13 (My_ALU/N22)
     LUT4_L:I3->LO         1   0.704   0.104  My_ALU/result<5>102 (My_ALU/result<5>102)
     LUT4:I3->O            3   0.704   0.566  My_ALU/result<5>138 (EXE_ALU_result<5>)
     LUT4:I2->O            1   0.704   0.424  My_ALU/zero_cmp_eq000080_SW0_SW0 (N698)
     LUT4:I3->O            2   0.704   0.000  My_ALU/zero_cmp_eq0000121 (EXE_zero)
     FDC:D                     0.308          My_EXE_MEM_Reg/zero_out
    ----------------------------------------
    Total                     20.032ns (10.755ns logic, 9.277ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK1'
  Total number of paths / destination ports: 51 / 32
-------------------------------------------------------------------------
Offset:              4.235ns (Levels of Logic = 3)
  Source:            ram2_data<0> (PAD)
  Destination:       My_MEM_WB_Reg/Ramdata_out_0 (FF)
  Destination Clock: CLK1 rising

  Data Path: ram2_data<0> to My_MEM_WB_Reg/Ramdata_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.218   0.706  ram2_data_0_IOBUF (N362)
     LUT3:I0->O            1   0.704   0.595  My_Ram/dataout<0>0 (My_Ram/dataout<0>0)
     LUT4:I0->O            2   0.704   0.000  My_Ram/dataout<0>11 (MEM_Mem_result<0>)
     FDC:D                     0.308          My_MEM_WB_Reg/Ramdata_out_0
    ----------------------------------------
    Total                      4.235ns (2.934ns logic, 1.301ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50m'
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Offset:              6.191ns (Levels of Logic = 3)
  Source:            CLK (FF)
  Destination:       ram2_oe (PAD)
  Source Clock:      CLK_50m rising

  Data Path: CLK to ram2_oe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.883  CLK (CLK1)
     LUT3:I0->O            1   0.704   0.000  My_Ram/ram2_oe2 (My_Ram/ram2_oe1)
     MUXF5:I0->O           1   0.321   0.420  My_Ram/ram2_oe_f5 (ram2_oe_OBUF)
     OBUF:I->O                 3.272          ram2_oe_OBUF (ram2_oe)
    ----------------------------------------
    Total                      6.191ns (4.888ns logic, 1.303ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK1'
  Total number of paths / destination ports: 696900 / 87
-------------------------------------------------------------------------
Offset:              25.761ns (Levels of Logic = 17)
  Source:            My_MEM_WB_Reg/WBSrc_out_3 (FF)
  Destination:       display<0> (PAD)
  Source Clock:      CLK1 rising

  Data Path: My_MEM_WB_Reg/WBSrc_out_3 to display<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.591   0.706  My_MEM_WB_Reg/WBSrc_out_3 (My_MEM_WB_Reg/WBSrc_out_3)
     LUT4_D:I0->O         15   0.704   1.052  My_RegDataMux/WBData<0>2 (N43)
     LUT4:I2->O           18   0.704   1.072  My_RegDataMux/WBData<9>1 (WB_WBData<9>)
     LUT4:I3->O            1   0.704   0.455  MY_ForwardUnit/rxdata_out<9>_SW2 (N454)
     LUT3:I2->O            4   0.704   0.591  MY_ForwardUnit/rxdata_out<9> (EXE_rx_data<9>)
     LUT4:I3->O            2   0.704   0.451  My_ALU_Src1Mux/Src1<9>163 (My_ALU_Src1Mux/Src1<9>163)
     LUT4:I3->O            7   0.704   0.883  My_ALU_Src1Mux/Src1<9>174 (EXE_ALU_data1<9>)
     LUT4:I0->O            3   0.704   0.535  My_ALU/result_cmp_eq000749 (My_ALU/result_cmp_eq000749)
     LUT4:I3->O            8   0.704   0.792  My_ALU/result_cmp_eq000762 (My_ALU/result_cmp_eq000762)
     LUT4_D:I2->O         17   0.704   1.055  My_ALU/result_cmp_eq000769 (My_ALU/result_cmp_eq0007)
     LUT4_D:I3->O          4   0.704   0.591  My_ALU/result<2>13 (My_ALU/N22)
     LUT4_L:I3->LO         1   0.704   0.104  My_ALU/result<5>102 (My_ALU/result<5>102)
     LUT4:I3->O            3   0.704   0.566  My_ALU/result<5>138 (EXE_ALU_result<5>)
     LUT4:I2->O            1   0.704   0.424  My_ALU/zero_cmp_eq000080_SW0_SW0 (N698)
     LUT4:I3->O            2   0.704   0.482  My_ALU/zero_cmp_eq0000121 (EXE_zero)
     LUT4:I2->O            1   0.704   0.455  display<0>440_SW1 (N987)
     LUT4:I2->O            1   0.704   0.420  display<0>440 (display_0_OBUF)
     OBUF:I->O                 3.272          display_0_OBUF (display<0>)
    ----------------------------------------
    Total                     25.761ns (15.127ns logic, 10.634ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'My_MemDataMux/MemData_not0001'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              14.489ns (Levels of Logic = 9)
  Source:            My_MemDataMux/MemData_0 (LATCH)
  Destination:       display<0> (PAD)
  Source Clock:      My_MemDataMux/MemData_not0001 falling

  Data Path: My_MemDataMux/MemData_0 to display<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.676   0.666  My_MemDataMux/MemData_0 (My_MemDataMux/MemData_0)
     LUT4:I1->O            1   0.704   0.595  display<0>98 (display<0>98)
     LUT4:I0->O            1   0.704   0.424  display<0>134 (display<0>134)
     LUT4:I3->O            1   0.704   0.595  display<0>156 (display<0>156)
     LUT4:I0->O            1   0.704   0.595  display<0>350 (display<0>350)
     LUT4:I0->O            1   0.704   0.595  display<0>378 (display<0>378)
     LUT4:I0->O            1   0.704   0.595  display<0>402 (display<0>402)
     LUT3:I0->O            1   0.704   0.424  display<0>413 (display<0>413)
     LUT4:I3->O            1   0.704   0.420  display<0>440 (display_0_OBUF)
     OBUF:I->O                 3.272          display_0_OBUF (display<0>)
    ----------------------------------------
    Total                     14.489ns (9.580ns logic, 4.909ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'My_Controler/ALU_src1_not00011'
  Total number of paths / destination ports: 153 / 12
-------------------------------------------------------------------------
Offset:              16.195ns (Levels of Logic = 11)
  Source:            My_Controler/WBReg_1 (LATCH)
  Destination:       display<0> (PAD)
  Source Clock:      My_Controler/ALU_src1_not00011 falling

  Data Path: My_Controler/WBReg_1 to display<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.676   1.057  My_Controler/WBReg_1 (My_Controler/WBReg_1)
     LUT4:I0->O            1   0.704   0.000  My_RegMux/WriteReg<0>711 (My_RegMux/WriteReg<0>711)
     MUXF5:I1->O           1   0.321   0.455  My_RegMux/WriteReg<0>71_f5 (My_RegMux/WriteReg<0>71)
     LUT4:I2->O            2   0.704   0.526  My_RegMux/WriteReg<0>76 (ID_WriteReg_id<0>)
     LUT2:I1->O            1   0.704   0.424  display<0>187 (display<0>187)
     LUT4:I3->O            1   0.704   0.499  display<0>195 (display<0>195)
     LUT4:I1->O            1   0.704   0.595  display<0>350 (display<0>350)
     LUT4:I0->O            1   0.704   0.595  display<0>378 (display<0>378)
     LUT4:I0->O            1   0.704   0.595  display<0>402 (display<0>402)
     LUT3:I0->O            1   0.704   0.424  display<0>413 (display<0>413)
     LUT4:I3->O            1   0.704   0.420  display<0>440 (display_0_OBUF)
     OBUF:I->O                 3.272          display_0_OBUF (display<0>)
    ----------------------------------------
    Total                     16.195ns (10.605ns logic, 5.590ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5828 / 16
-------------------------------------------------------------------------
Delay:               20.340ns (Levels of Logic = 13)
  Source:            inputSW<1> (PAD)
  Destination:       display<0> (PAD)

  Data Path: inputSW<1> to display<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.218   1.438  inputSW_1_IBUF (inputSW_1_IBUF)
     LUT2:I0->O            8   0.704   0.792  display_cmp_eq0012111 (N93)
     LUT4:I2->O           16   0.704   1.209  display_cmp_eq00561 (display_cmp_eq0056)
     LUT4:I0->O            1   0.704   0.424  display<0>15 (display<0>15)
     LUT4:I3->O            1   0.704   0.424  display<0>241_SW0 (N949)
     LUT4:I3->O            1   0.704   0.595  display<0>241 (display<0>241)
     LUT4:I0->O            1   0.704   0.595  display<0>156 (display<0>156)
     LUT4:I0->O            1   0.704   0.595  display<0>350 (display<0>350)
     LUT4:I0->O            1   0.704   0.595  display<0>378 (display<0>378)
     LUT4:I0->O            1   0.704   0.595  display<0>402 (display<0>402)
     LUT3:I0->O            1   0.704   0.424  display<0>413 (display<0>413)
     LUT4:I3->O            1   0.704   0.420  display<0>440 (display_0_OBUF)
     OBUF:I->O                 3.272          display_0_OBUF (display<0>)
    ----------------------------------------
    Total                     20.340ns (12.234ns logic, 8.106ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.43 secs
 
--> 

Total memory usage is 289100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  179 (   0 filtered)
Number of infos    :   24 (   0 filtered)

