
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a5c  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000010  20000000  08005b90  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000004c  20000010  08005ba0  00008010  2**2
                  ALLOC
  4 ._usrstack    00000100  2000005c  08005bec  00008010  2**0
                  ALLOC
  5 .comment      00000300  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000330  00000000  00000000  00008310  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000020bf  00000000  00000000  00008640  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00009222  00000000  00000000  0000a6ff  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001f14  00000000  00000000  00013921  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00001e46  00000000  00000000  00015835  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001944  00000000  00000000  0001767c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000031e5  00000000  00000000  00018fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002ac8  00000000  00000000  0001c1a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000031  00000000  00000000  0001ec6d  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000248  00000000  00000000  0001eca0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	.word	0x20010000
 8003004:	08005b11 	.word	0x08005b11
 8003008:	08003215 	.word	0x08003215
 800300c:	08003219 	.word	0x08003219
 8003010:	0800321d 	.word	0x0800321d
 8003014:	08003221 	.word	0x08003221
 8003018:	08003225 	.word	0x08003225
	...
 800302c:	0800322d 	.word	0x0800322d
 8003030:	08003229 	.word	0x08003229
 8003034:	00000000 	.word	0x00000000
 8003038:	08003231 	.word	0x08003231
 800303c:	0800333d 	.word	0x0800333d
 8003040:	08003235 	.word	0x08003235
 8003044:	08003239 	.word	0x08003239
 8003048:	0800323d 	.word	0x0800323d
 800304c:	08003241 	.word	0x08003241
 8003050:	08003245 	.word	0x08003245
 8003054:	08003249 	.word	0x08003249
 8003058:	0800324d 	.word	0x0800324d
 800305c:	08003251 	.word	0x08003251
 8003060:	08003255 	.word	0x08003255
 8003064:	08003259 	.word	0x08003259
 8003068:	0800325d 	.word	0x0800325d
	...
 8003088:	0800327d 	.word	0x0800327d
 800308c:	08003281 	.word	0x08003281
 8003090:	08003285 	.word	0x08003285
 8003094:	08003289 	.word	0x08003289
 8003098:	0800328d 	.word	0x0800328d
 800309c:	08003291 	.word	0x08003291
 80030a0:	08003295 	.word	0x08003295
 80030a4:	08003299 	.word	0x08003299
 80030a8:	0800329d 	.word	0x0800329d
 80030ac:	080032a1 	.word	0x080032a1
 80030b0:	08003331 	.word	0x08003331
 80030b4:	080032a5 	.word	0x080032a5
 80030b8:	080032a9 	.word	0x080032a9
 80030bc:	080032ad 	.word	0x080032ad
 80030c0:	080032b1 	.word	0x080032b1
 80030c4:	080032b5 	.word	0x080032b5
 80030c8:	080032b9 	.word	0x080032b9
 80030cc:	080032bd 	.word	0x080032bd
 80030d0:	080032c1 	.word	0x080032c1
 80030d4:	08003325 	.word	0x08003325
 80030d8:	080032c5 	.word	0x080032c5
 80030dc:	08003319 	.word	0x08003319
 80030e0:	080032c9 	.word	0x080032c9
 80030e4:	080032cd 	.word	0x080032cd
 80030e8:	080032d1 	.word	0x080032d1
 80030ec:	080032d5 	.word	0x080032d5
 80030f0:	080032d9 	.word	0x080032d9
 80030f4:	080032dd 	.word	0x080032dd
 80030f8:	080032e1 	.word	0x080032e1
 80030fc:	080032e5 	.word	0x080032e5
 8003100:	080032e9 	.word	0x080032e9
 8003104:	080032ed 	.word	0x080032ed
 8003108:	080032f1 	.word	0x080032f1
 800310c:	080032f5 	.word	0x080032f5
 8003110:	080032f9 	.word	0x080032f9
 8003114:	080032fd 	.word	0x080032fd
 8003118:	08003301 	.word	0x08003301
 800311c:	08003305 	.word	0x08003305
 8003120:	08003309 	.word	0x08003309
 8003124:	0800330d 	.word	0x0800330d
 8003128:	08003311 	.word	0x08003311
 800312c:	08003315 	.word	0x08003315
 8003130:	0000f85f 	.word	0x0000f85f

Disassembly of section .text:

08003134 <__ISR_DELAY>:
}


void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8003134:	4a03      	ldr	r2, [pc, #12]	(8003144 <__ISR_DELAY+0x10>)
 8003136:	6813      	ldr	r3, [r2, #0]
 8003138:	b113      	cbz	r3, 8003140 <__ISR_DELAY+0xc>
		gwTimingDelay--;
 800313a:	6813      	ldr	r3, [r2, #0]
 800313c:	3b01      	subs	r3, #1
 800313e:	6013      	str	r3, [r2, #0]
}
 8003140:	4770      	bx	lr
 8003142:	46c0      	nop			(mov r8, r8)
 8003144:	20000018 	.word	0x20000018

08003148 <__TIM2_ISR>:
	return 0;
}


void __TIM2_ISR()
{
 8003148:	b510      	push	{r4, lr}
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 800314a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800314e:	4620      	mov	r0, r4
 8003150:	2102      	movs	r1, #2
 8003152:	f002 fa4f 	bl	80055f4 <TIM_GetITStatus>
 8003156:	b140      	cbz	r0, 800316a <__TIM2_ISR+0x22>
	{
		TxDString("LOLO \n \r");
 8003158:	4804      	ldr	r0, [pc, #16]	(800316c <__TIM2_ISR+0x24>)
 800315a:	f000 fa21 	bl	80035a0 <TxDString>
		TIM2->SR &= ~TIM_IT_CC1;
 800315e:	8a23      	ldrh	r3, [r4, #16]
 8003160:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8003164:	041b      	lsls	r3, r3, #16
 8003166:	0c1b      	lsrs	r3, r3, #16
 8003168:	8223      	strh	r3, [r4, #16]
	}
}
 800316a:	bd10      	pop	{r4, pc}
 800316c:	08005b78 	.word	0x08005b78

08003170 <main>:




int main(void)
{
 8003170:	b570      	push	{r4, r5, r6, lr}
    /* System Clocks Configuration */
	RCC_Configuration();
 8003172:	f000 f979 	bl	8003468 <RCC_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8003176:	f000 f94d 	bl	8003414 <NVIC_Configuration>

	/* GPIO configuration */
	GPIO_Configuration(); // Setup of IOs
 800317a:	f000 f907 	bl	800338c <GPIO_Configuration>

	SysTick_Configuration(); // used for delay function (PC_Com.c)
 800317e:	f000 f8fb 	bl	8003378 <SysTick_Configuration>

	DXL_init(1000000);
 8003182:	481e      	ldr	r0, [pc, #120]	(80031fc <main+0x8c>)
 8003184:	f000 fa90 	bl	80036a8 <DXL_init>

	USART_Configuration(USART_PC, Baudrate_PC);
 8003188:	4b1d      	ldr	r3, [pc, #116]	(8003200 <main+0x90>)
 800318a:	2002      	movs	r0, #2
 800318c:	6819      	ldr	r1, [r3, #0]
 800318e:	f000 fa15 	bl	80035bc <USART_Configuration>

	Init_Timer2();
 8003192:	f000 f8d9 	bl	8003348 <Init_Timer2>

	TxDString(" HELLO :)\n\r");
 8003196:	481b      	ldr	r0, [pc, #108]	(8003204 <main+0x94>)
 8003198:	f000 fa02 	bl	80035a0 <TxDString>
	DXL_RX_com_buf[14] = 0;
 800319c:	4b1a      	ldr	r3, [pc, #104]	(8003208 <main+0x98>)
 800319e:	2200      	movs	r2, #0

	while(1)
	{

		if(PC_data_rdy == 1)
 80031a0:	4d1a      	ldr	r5, [pc, #104]	(800320c <main+0x9c>)
		{
			PC_data_rdy = 0;

			if(PC_RX_com_buf[0]=='i')
 80031a2:	4c1b      	ldr	r4, [pc, #108]	(8003210 <main+0xa0>)
	USART_Configuration(USART_PC, Baudrate_PC);

	Init_Timer2();

	TxDString(" HELLO :)\n\r");
	DXL_RX_com_buf[14] = 0;
 80031a4:	739a      	strb	r2, [r3, #14]
	while(1)
	{

		if(PC_data_rdy == 1)
		{
			PC_data_rdy = 0;
 80031a6:	2600      	movs	r6, #0
	DXL_RX_com_buf[14] = 0;

	while(1)
	{

		if(PC_data_rdy == 1)
 80031a8:	782b      	ldrb	r3, [r5, #0]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d11e      	bne.n	80031ec <main+0x7c>
		{
			PC_data_rdy = 0;
 80031ae:	702e      	strb	r6, [r5, #0]

			if(PC_RX_com_buf[0]=='i')
 80031b0:	7823      	ldrb	r3, [r4, #0]
 80031b2:	2b69      	cmp	r3, #105
 80031b4:	d104      	bne.n	80031c0 <main+0x50>
			{
				move_forward(700);
 80031b6:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80031ba:	f000 fb89 	bl	80038d0 <move_forward>
 80031be:	e7f3      	b.n	80031a8 <main+0x38>
			}
			else if(PC_RX_com_buf[0]=='j')
 80031c0:	7823      	ldrb	r3, [r4, #0]
 80031c2:	2b6a      	cmp	r3, #106
 80031c4:	d104      	bne.n	80031d0 <main+0x60>
			{
				move_left(400);
 80031c6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80031ca:	f000 fb4b 	bl	8003864 <move_left>
 80031ce:	e7eb      	b.n	80031a8 <main+0x38>
			}
			else if(PC_RX_com_buf[0]=='k')
 80031d0:	7823      	ldrb	r3, [r4, #0]
 80031d2:	2b6b      	cmp	r3, #107
			{
				move_backward(700);
 80031d4:	bf08      	it	eq
 80031d6:	f44f 702f 	moveq.w	r0, #700	; 0x2bc
			}
			else if(PC_RX_com_buf[0]=='j')
			{
				move_left(400);
			}
			else if(PC_RX_com_buf[0]=='k')
 80031da:	d00b      	beq.n	80031f4 <main+0x84>
			{
				move_backward(700);
			}
			else if(PC_RX_com_buf[0]=='l')
 80031dc:	7823      	ldrb	r3, [r4, #0]
 80031de:	2b6c      	cmp	r3, #108
 80031e0:	d1e2      	bne.n	80031a8 <main+0x38>
			{
				move_right(400);
 80031e2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80031e6:	f000 fb25 	bl	8003834 <move_right>
 80031ea:	e7dd      	b.n	80031a8 <main+0x38>
			}
			//move_right(400);
		}
		else
		{
			mDelay(100);
 80031ec:	2064      	movs	r0, #100
 80031ee:	f000 f9af 	bl	8003550 <mDelay>
			move_backward(0);
 80031f2:	2000      	movs	r0, #0
 80031f4:	f000 fb52 	bl	800389c <move_backward>
 80031f8:	e7d6      	b.n	80031a8 <main+0x38>
 80031fa:	46c0      	nop			(mov r8, r8)
 80031fc:	000f4240 	.word	0x000f4240
 8003200:	20000004 	.word	0x20000004
 8003204:	08005b81 	.word	0x08005b81
 8003208:	20000038 	.word	0x20000038
 800320c:	20000014 	.word	0x20000014
 8003210:	20000020 	.word	0x20000020

08003214 <NMIException>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
}
 8003214:	4770      	bx	lr
 8003216:	46c0      	nop			(mov r8, r8)

08003218 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8003218:	e7fe      	b.n	8003218 <HardFaultException>
 800321a:	46c0      	nop			(mov r8, r8)

0800321c <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 800321c:	e7fe      	b.n	800321c <MemManageException>
 800321e:	46c0      	nop			(mov r8, r8)

08003220 <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8003220:	e7fe      	b.n	8003220 <BusFaultException>
 8003222:	46c0      	nop			(mov r8, r8)

08003224 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8003224:	e7fe      	b.n	8003224 <UsageFaultException>
 8003226:	46c0      	nop			(mov r8, r8)

08003228 <DebugMonitor>:
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
}
 8003228:	4770      	bx	lr
 800322a:	46c0      	nop			(mov r8, r8)

0800322c <SVCHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
}
 800322c:	4770      	bx	lr
 800322e:	46c0      	nop			(mov r8, r8)

08003230 <PendSVC>:
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
}
 8003230:	4770      	bx	lr
 8003232:	46c0      	nop			(mov r8, r8)

08003234 <WWDG_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
}
 8003234:	4770      	bx	lr
 8003236:	46c0      	nop			(mov r8, r8)

08003238 <PVD_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
}
 8003238:	4770      	bx	lr
 800323a:	46c0      	nop			(mov r8, r8)

0800323c <TAMPER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
}
 800323c:	4770      	bx	lr
 800323e:	46c0      	nop			(mov r8, r8)

08003240 <RTC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
}
 8003240:	4770      	bx	lr
 8003242:	46c0      	nop			(mov r8, r8)

08003244 <FLASH_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
}
 8003244:	4770      	bx	lr
 8003246:	46c0      	nop			(mov r8, r8)

08003248 <RCC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
}
 8003248:	4770      	bx	lr
 800324a:	46c0      	nop			(mov r8, r8)

0800324c <EXTI0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
}
 800324c:	4770      	bx	lr
 800324e:	46c0      	nop			(mov r8, r8)

08003250 <EXTI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
}
 8003250:	4770      	bx	lr
 8003252:	46c0      	nop			(mov r8, r8)

08003254 <EXTI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
}
 8003254:	4770      	bx	lr
 8003256:	46c0      	nop			(mov r8, r8)

08003258 <EXTI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
}
 8003258:	4770      	bx	lr
 800325a:	46c0      	nop			(mov r8, r8)

0800325c <EXTI4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
}
 800325c:	4770      	bx	lr
 800325e:	46c0      	nop			(mov r8, r8)

08003260 <DMA1_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
}
 8003260:	4770      	bx	lr
 8003262:	46c0      	nop			(mov r8, r8)

08003264 <DMA1_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
}
 8003264:	4770      	bx	lr
 8003266:	46c0      	nop			(mov r8, r8)

08003268 <DMA1_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
}
 8003268:	4770      	bx	lr
 800326a:	46c0      	nop			(mov r8, r8)

0800326c <DMA1_Channel4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
}
 800326c:	4770      	bx	lr
 800326e:	46c0      	nop			(mov r8, r8)

08003270 <DMA1_Channel5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
}
 8003270:	4770      	bx	lr
 8003272:	46c0      	nop			(mov r8, r8)

08003274 <DMA1_Channel6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
}
 8003274:	4770      	bx	lr
 8003276:	46c0      	nop			(mov r8, r8)

08003278 <DMA1_Channel7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
}
 8003278:	4770      	bx	lr
 800327a:	46c0      	nop			(mov r8, r8)

0800327c <ADC1_2_IRQHandler>:
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
}
 800327c:	4770      	bx	lr
 800327e:	46c0      	nop			(mov r8, r8)

08003280 <USB_HP_CAN_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
}
 8003280:	4770      	bx	lr
 8003282:	46c0      	nop			(mov r8, r8)

08003284 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
}
 8003284:	4770      	bx	lr
 8003286:	46c0      	nop			(mov r8, r8)

08003288 <CAN_RX1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
}
 8003288:	4770      	bx	lr
 800328a:	46c0      	nop			(mov r8, r8)

0800328c <CAN_SCE_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
}
 800328c:	4770      	bx	lr
 800328e:	46c0      	nop			(mov r8, r8)

08003290 <EXTI9_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
}
 8003290:	4770      	bx	lr
 8003292:	46c0      	nop			(mov r8, r8)

08003294 <TIM1_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
}
 8003294:	4770      	bx	lr
 8003296:	46c0      	nop			(mov r8, r8)

08003298 <TIM1_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
}
 8003298:	4770      	bx	lr
 800329a:	46c0      	nop			(mov r8, r8)

0800329c <TIM1_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
}
 800329c:	4770      	bx	lr
 800329e:	46c0      	nop			(mov r8, r8)

080032a0 <TIM1_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
}
 80032a0:	4770      	bx	lr
 80032a2:	46c0      	nop			(mov r8, r8)

080032a4 <TIM3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
}
 80032a4:	4770      	bx	lr
 80032a6:	46c0      	nop			(mov r8, r8)

080032a8 <TIM4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
}
 80032a8:	4770      	bx	lr
 80032aa:	46c0      	nop			(mov r8, r8)

080032ac <I2C1_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
}
 80032ac:	4770      	bx	lr
 80032ae:	46c0      	nop			(mov r8, r8)

080032b0 <I2C1_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
}
 80032b0:	4770      	bx	lr
 80032b2:	46c0      	nop			(mov r8, r8)

080032b4 <I2C2_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
}
 80032b4:	4770      	bx	lr
 80032b6:	46c0      	nop			(mov r8, r8)

080032b8 <I2C2_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
}
 80032b8:	4770      	bx	lr
 80032ba:	46c0      	nop			(mov r8, r8)

080032bc <SPI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
}
 80032bc:	4770      	bx	lr
 80032be:	46c0      	nop			(mov r8, r8)

080032c0 <SPI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
}
 80032c0:	4770      	bx	lr
 80032c2:	46c0      	nop			(mov r8, r8)

080032c4 <USART2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
}
 80032c4:	4770      	bx	lr
 80032c6:	46c0      	nop			(mov r8, r8)

080032c8 <EXTI15_10_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
}
 80032c8:	4770      	bx	lr
 80032ca:	46c0      	nop			(mov r8, r8)

080032cc <RTCAlarm_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
}
 80032cc:	4770      	bx	lr
 80032ce:	46c0      	nop			(mov r8, r8)

080032d0 <USBWakeUp_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
}
 80032d0:	4770      	bx	lr
 80032d2:	46c0      	nop			(mov r8, r8)

080032d4 <TIM8_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
}
 80032d4:	4770      	bx	lr
 80032d6:	46c0      	nop			(mov r8, r8)

080032d8 <TIM8_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
}
 80032d8:	4770      	bx	lr
 80032da:	46c0      	nop			(mov r8, r8)

080032dc <TIM8_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
}
 80032dc:	4770      	bx	lr
 80032de:	46c0      	nop			(mov r8, r8)

080032e0 <TIM8_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
}
 80032e0:	4770      	bx	lr
 80032e2:	46c0      	nop			(mov r8, r8)

080032e4 <ADC3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
}
 80032e4:	4770      	bx	lr
 80032e6:	46c0      	nop			(mov r8, r8)

080032e8 <FSMC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
}
 80032e8:	4770      	bx	lr
 80032ea:	46c0      	nop			(mov r8, r8)

080032ec <SDIO_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
}
 80032ec:	4770      	bx	lr
 80032ee:	46c0      	nop			(mov r8, r8)

080032f0 <TIM5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
}
 80032f0:	4770      	bx	lr
 80032f2:	46c0      	nop			(mov r8, r8)

080032f4 <SPI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
}
 80032f4:	4770      	bx	lr
 80032f6:	46c0      	nop			(mov r8, r8)

080032f8 <UART4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
}
 80032f8:	4770      	bx	lr
 80032fa:	46c0      	nop			(mov r8, r8)

080032fc <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
}
 80032fc:	4770      	bx	lr
 80032fe:	46c0      	nop			(mov r8, r8)

08003300 <TIM6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
}
 8003300:	4770      	bx	lr
 8003302:	46c0      	nop			(mov r8, r8)

08003304 <TIM7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
}
 8003304:	4770      	bx	lr
 8003306:	46c0      	nop			(mov r8, r8)

08003308 <DMA2_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
}
 8003308:	4770      	bx	lr
 800330a:	46c0      	nop			(mov r8, r8)

0800330c <DMA2_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
}
 800330c:	4770      	bx	lr
 800330e:	46c0      	nop			(mov r8, r8)

08003310 <DMA2_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
}
 8003310:	4770      	bx	lr
 8003312:	46c0      	nop			(mov r8, r8)

08003314 <DMA2_Channel4_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
}
 8003314:	4770      	bx	lr
 8003316:	46c0      	nop			(mov r8, r8)

08003318 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8003318:	b500      	push	{lr}
 800331a:	b081      	sub	sp, #4
	__PC_com_RX_ISR();
 800331c:	f000 f8e6 	bl	80034ec <__PC_com_RX_ISR>
}
 8003320:	b001      	add	sp, #4
 8003322:	bd00      	pop	{pc}

08003324 <USART1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
 8003324:	b500      	push	{lr}
 8003326:	b081      	sub	sp, #4
	//RxD0Interrupt();
	DXL_RX_interrupt();
 8003328:	f000 f9c4 	bl	80036b4 <DXL_RX_interrupt>
}
 800332c:	b001      	add	sp, #4
 800332e:	bd00      	pop	{pc}

08003330 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003330:	b500      	push	{lr}
 8003332:	b081      	sub	sp, #4
	__TIM2_ISR();
 8003334:	f7ff ff08 	bl	8003148 <__TIM2_ISR>
}
 8003338:	b001      	add	sp, #4
 800333a:	bd00      	pop	{pc}

0800333c <SysTickHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
 800333c:	b500      	push	{lr}
 800333e:	b081      	sub	sp, #4
	__ISR_DELAY();
 8003340:	f7ff fef8 	bl	8003134 <__ISR_DELAY>
}
 8003344:	b001      	add	sp, #4
 8003346:	bd00      	pop	{pc}

08003348 <Init_Timer2>:
	  SysTick_ITConfig(ENABLE);
}

void Init_Timer2()
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
 8003348:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800334c:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003350:	801a      	strh	r2, [r3, #0]
	TIM2->PSC = 0x044C; // Prescaler
 8003352:	f240 424c 	movw	r2, #1100	; 0x44c
 8003356:	851a      	strh	r2, [r3, #40]
	TIM2->ARR = 0xFFFF; // Reload register
 8003358:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800335c:	859a      	strh	r2, [r3, #44]

	TIM2->CCMR1 = 0x0000; // NO output compare and input capture!!!
 800335e:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003362:	831a      	strh	r2, [r3, #24]
	TIM2->DIER = 0x0002; // CC1IE UIE
 8003364:	f04f 0202 	mov.w	r2, #2	; 0x2
 8003368:	819a      	strh	r2, [r3, #12]
	TIM2->CCR1 = 0xFF00; // CCR1 value
 800336a:	f64f 7200 	movw	r2, #65280	; 0xff00
 800336e:	869a      	strh	r2, [r3, #52]
	TIM2->CNT = 0x0000;
 8003370:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003374:	849a      	strh	r2, [r3, #36]
	//TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
}
 8003376:	4770      	bx	lr

08003378 <SysTick_Configuration>:
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
}


void SysTick_Configuration(void)
{
 8003378:	b500      	push	{lr}
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 800337a:	2009      	movs	r0, #9
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
}


void SysTick_Configuration(void)
{
 800337c:	b081      	sub	sp, #4
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 800337e:	f001 faa9 	bl	80048d4 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 8003382:	2001      	movs	r0, #1
 8003384:	f001 fac2 	bl	800490c <SysTick_ITConfig>
}
 8003388:	b001      	add	sp, #4
 800338a:	bd00      	pop	{pc}

0800338c <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 800338c:	b570      	push	{r4, r5, r6, lr}
 800338e:	b082      	sub	sp, #8
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 8003390:	ad01      	add	r5, sp, #4

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003392:	4c1e      	ldr	r4, [pc, #120]	(800340c <GPIO_Configuration+0x80>)
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 8003394:	4628      	mov	r0, r5
 8003396:	f000 fd9b 	bl	8003ed0 <GPIO_StructInit>

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
 800339a:	f04f 0330 	mov.w	r3, #48	; 0x30
 800339e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033a2:	2603      	movs	r6, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80033a4:	2310      	movs	r3, #16
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033a6:	4620      	mov	r0, r4
 80033a8:	4629      	mov	r1, r5
	GPIO_StructInit(&GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80033aa:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033ae:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033b2:	f000 fd39 	bl	8003e28 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 80033b6:	f44f 6308 	mov.w	r3, #2176	; 0x880
 80033ba:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033be:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80033c0:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033c2:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80033c4:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033c8:	f000 fd2e 	bl	8003e28 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 80033cc:	f44f 6388 	mov.w	r3, #1088	; 0x440
 80033d0:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033d4:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80033d6:	2318      	movs	r3, #24
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033d8:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80033da:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033de:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033e2:	f000 fd21 	bl	8003e28 <GPIO_Init>

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 80033e6:	2004      	movs	r0, #4
 80033e8:	2101      	movs	r1, #1
 80033ea:	f000 fdb7 	bl	8003f5c <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 80033ee:	2101      	movs	r1, #1
 80033f0:	4807      	ldr	r0, [pc, #28]	(8003410 <GPIO_Configuration+0x84>)
 80033f2:	f000 fdb3 	bl	8003f5c <GPIO_PinRemapConfig>

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80033f6:	4620      	mov	r0, r4
 80033f8:	2110      	movs	r1, #16
 80033fa:	f000 fd87 	bl	8003f0c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80033fe:	4620      	mov	r0, r4
 8003400:	2120      	movs	r1, #32
 8003402:	f000 fd81 	bl	8003f08 <GPIO_SetBits>
}
 8003406:	b002      	add	sp, #8
 8003408:	bd70      	pop	{r4, r5, r6, pc}
 800340a:	46c0      	nop			(mov r8, r8)
 800340c:	40010c00 	.word	0x40010c00
 8003410:	00300400 	.word	0x00300400

08003414 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8003414:	b570      	push	{r4, r5, r6, lr}
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 8003416:	f44f 5140 	mov.w	r1, #12288	; 0x3000
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 800341a:	b082      	sub	sp, #8
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 800341c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8003420:	f000 ff16 	bl	8004250 <NVIC_SetVectorTable>
	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8003424:	ae01      	add	r6, sp, #4
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
	#endif

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8003426:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800342a:	f000 fe73 	bl	8004114 <NVIC_PriorityGroupConfig>

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800342e:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8003430:	2325      	movs	r3, #37
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003432:	2401      	movs	r4, #1
	NVIC_Init(&NVIC_InitStructure);
 8003434:	4630      	mov	r0, r6

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8003436:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800343a:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800343e:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003442:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8003446:	f000 fe6f 	bl	8004128 <NVIC_Init>

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 800344a:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 800344c:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 800344e:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8003452:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003456:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800345a:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 800345e:	f000 fe63 	bl	8004128 <NVIC_Init>
}
 8003462:	b002      	add	sp, #8
 8003464:	bd70      	pop	{r4, r5, r6, pc}
 8003466:	46c0      	nop			(mov r8, r8)

08003468 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8003468:	b500      	push	{lr}
 800346a:	b081      	sub	sp, #4
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 800346c:	f001 f852 	bl	8004514 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 8003470:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003474:	f001 f86e 	bl	8004554 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8003478:	f001 f886 	bl	8004588 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 800347c:	2801      	cmp	r0, #1
 800347e:	d124      	bne.n	80034ca <RCC_Configuration+0x62>
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8003480:	2010      	movs	r0, #16
 8003482:	f000 fa55 	bl	8003930 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 8003486:	2002      	movs	r0, #2
 8003488:	f000 fa3a 	bl	8003900 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 800348c:	2000      	movs	r0, #0
 800348e:	f001 f8c5 	bl	800461c <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1);
 8003492:	2000      	movs	r0, #0
 8003494:	f001 f8d6 	bl	8004644 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 8003498:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800349c:	f001 f8c8 	bl	8004630 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 80034a0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80034a4:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 80034a8:	f001 f896 	bl	80045d8 <RCC_PLLConfig>

		/* Enable PLL */
		RCC_PLLCmd(ENABLE);
 80034ac:	2001      	movs	r0, #1
 80034ae:	f001 f89d 	bl	80045ec <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 80034b2:	2039      	movs	r0, #57
 80034b4:	f001 f9c6 	bl	8004844 <RCC_GetFlagStatus>
 80034b8:	2800      	cmp	r0, #0
 80034ba:	d0fa      	beq.n	80034b2 <RCC_Configuration+0x4a>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80034bc:	2002      	movs	r0, #2
 80034be:	f001 f89b 	bl	80045f8 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 80034c2:	f001 f8a3 	bl	800460c <RCC_GetSYSCLKSource>
 80034c6:	2808      	cmp	r0, #8
 80034c8:	d1fb      	bne.n	80034c2 <RCC_Configuration+0x5a>
	}

	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART1 and GPIOB clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOB, ENABLE);
 80034ca:	2101      	movs	r1, #1
 80034cc:	f244 0008 	movw	r0, #16392	; 0x4008
 80034d0:	f001 f96e 	bl	80047b0 <RCC_APB2PeriphClockCmd>

	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 80034d4:	4804      	ldr	r0, [pc, #16]	(80034e8 <RCC_Configuration+0x80>)
 80034d6:	2101      	movs	r1, #1
 80034d8:	f001 f978 	bl	80047cc <RCC_APB1PeriphClockCmd>

	PWR_BackupAccessCmd(ENABLE);
 80034dc:	2001      	movs	r0, #1
 80034de:	f000 ffa9 	bl	8004434 <PWR_BackupAccessCmd>
}
 80034e2:	b001      	add	sp, #4
 80034e4:	bd00      	pop	{pc}
 80034e6:	46c0      	nop			(mov r8, r8)
 80034e8:	00040001 	.word	0x00040001

080034ec <__PC_com_RX_ISR>:
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
}

void __PC_com_RX_ISR()
{
 80034ec:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 80034ee:	4809      	ldr	r0, [pc, #36]	(8003514 <__PC_com_RX_ISR+0x28>)
 80034f0:	f240 5125 	movw	r1, #1317	; 0x525
 80034f4:	f002 fa0e 	bl	8005914 <USART_GetITStatus>
 80034f8:	b150      	cbz	r0, 8003510 <__PC_com_RX_ISR+0x24>
	{
		PC_RX_com_buf[PC_RX_buff_index] = USART_ReceiveData(USART3);
 80034fa:	4b07      	ldr	r3, [pc, #28]	(8003518 <__PC_com_RX_ISR+0x2c>)
 80034fc:	4805      	ldr	r0, [pc, #20]	(8003514 <__PC_com_RX_ISR+0x28>)
 80034fe:	681c      	ldr	r4, [r3, #0]
 8003500:	f002 f99a 	bl	8005838 <USART_ReceiveData>
 8003504:	4b05      	ldr	r3, [pc, #20]	(800351c <__PC_com_RX_ISR+0x30>)
 8003506:	b2c0      	uxtb	r0, r0
 8003508:	5518      	strb	r0, [r3, r4]
		PC_data_rdy = 1;
 800350a:	4b05      	ldr	r3, [pc, #20]	(8003520 <__PC_com_RX_ISR+0x34>)
 800350c:	2201      	movs	r2, #1
 800350e:	701a      	strb	r2, [r3, #0]
		//PC_RX_buff_index++;
	}

}
 8003510:	bd10      	pop	{r4, pc}
 8003512:	46c0      	nop			(mov r8, r8)
 8003514:	40004800 	.word	0x40004800
 8003518:	20000010 	.word	0x20000010
 800351c:	20000020 	.word	0x20000020
 8003520:	20000014 	.word	0x20000014

08003524 <uDelay>:
{
	uDelay(nTime*1000);
}

void uDelay(u32 nTime)
{
 8003524:	b510      	push	{r4, lr}
 8003526:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 8003528:	2001      	movs	r0, #1
 800352a:	f001 f9d9 	bl	80048e0 <SysTick_CounterCmd>

	gwTimingDelay = nTime;
 800352e:	4b07      	ldr	r3, [pc, #28]	(800354c <uDelay+0x28>)
 8003530:	601c      	str	r4, [r3, #0]

	while(gwTimingDelay != 0);
 8003532:	461a      	mov	r2, r3
 8003534:	6813      	ldr	r3, [r2, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1fc      	bne.n	8003534 <uDelay+0x10>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 800353a:	f06f 0001 	mvn.w	r0, #1	; 0x1
 800353e:	f001 f9cf 	bl	80048e0 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 8003542:	2000      	movs	r0, #0
 8003544:	f001 f9cc 	bl	80048e0 <SysTick_CounterCmd>
}
 8003548:	bd10      	pop	{r4, pc}
 800354a:	46c0      	nop			(mov r8, r8)
 800354c:	20000018 	.word	0x20000018

08003550 <mDelay>:
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 8003550:	b500      	push	{lr}
	uDelay(nTime*1000);
 8003552:	ebc0 1340 	rsb	r3, r0, r0, lsl #5
 8003556:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 800355a:	b081      	sub	sp, #4
	uDelay(nTime*1000);
 800355c:	00c0      	lsls	r0, r0, #3
 800355e:	f7ff ffe1 	bl	8003524 <uDelay>
}
 8003562:	b001      	add	sp, #4
 8003564:	bd00      	pop	{pc}
 8003566:	46c0      	nop			(mov r8, r8)

08003568 <TxDByte_PC>:
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 8003568:	b500      	push	{lr}
	USART_SendData(USART3,bTxdData);
 800356a:	b281      	uxth	r1, r0
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 800356c:	b081      	sub	sp, #4
	USART_SendData(USART3,bTxdData);
 800356e:	4805      	ldr	r0, [pc, #20]	(8003584 <TxDByte_PC+0x1c>)
 8003570:	f002 f95e 	bl	8005830 <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 8003574:	4803      	ldr	r0, [pc, #12]	(8003584 <TxDByte_PC+0x1c>)
 8003576:	2140      	movs	r1, #64
 8003578:	f002 f9c0 	bl	80058fc <USART_GetFlagStatus>
 800357c:	2800      	cmp	r0, #0
 800357e:	d0f9      	beq.n	8003574 <TxDByte_PC+0xc>
}
 8003580:	b001      	add	sp, #4
 8003582:	bd00      	pop	{pc}
 8003584:	40004800 	.word	0x40004800

08003588 <TxArray>:
{
	while (*bData)
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
 8003588:	b570      	push	{r4, r5, r6, lr}
 800358a:	4606      	mov	r6, r0
 800358c:	460d      	mov	r5, r1
 800358e:	2400      	movs	r4, #0
 8003590:	e003      	b.n	800359a <TxArray+0x12>
	int i;
	for(i = 0; i<len; i++)
	{
		TxDByte_PC(*bData++);
 8003592:	5d30      	ldrb	r0, [r6, r4]
 8003594:	f7ff ffe8 	bl	8003568 <TxDByte_PC>
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003598:	3401      	adds	r4, #1
 800359a:	42ac      	cmp	r4, r5
 800359c:	dbf9      	blt.n	8003592 <TxArray+0xa>
	{
		TxDByte_PC(*bData++);
	}
}
 800359e:	bd70      	pop	{r4, r5, r6, pc}

080035a0 <TxDString>:
	}
}


void TxDString(u8 *bData)
{
 80035a0:	b530      	push	{r4, r5, lr}
 80035a2:	4605      	mov	r5, r0
 80035a4:	b081      	sub	sp, #4
 80035a6:	2400      	movs	r4, #0
 80035a8:	e001      	b.n	80035ae <TxDString+0xe>
	while (*bData)
		TxDByte_PC(*bData++);
 80035aa:	f7ff ffdd 	bl	8003568 <TxDByte_PC>
}


void TxDString(u8 *bData)
{
	while (*bData)
 80035ae:	5d28      	ldrb	r0, [r5, r4]
 80035b0:	3401      	adds	r4, #1
 80035b2:	2800      	cmp	r0, #0
 80035b4:	d1f9      	bne.n	80035aa <TxDString+0xa>
		TxDByte_PC(*bData++);
}
 80035b6:	b001      	add	sp, #4
 80035b8:	bd30      	pop	{r4, r5, pc}
 80035ba:	46c0      	nop			(mov r8, r8)

080035bc <USART_Configuration>:




void USART_Configuration(u8 PORT, u32 baudrate)
{
 80035bc:	b570      	push	{r4, r5, r6, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	4605      	mov	r5, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80035c2:	4668      	mov	r0, sp




void USART_Configuration(u8 PORT, u32 baudrate)
{
 80035c4:	460c      	mov	r4, r1

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80035c6:	f002 f88d 	bl	80056e4 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80035ca:	f04f 0300 	mov.w	r3, #0	; 0x0
 80035ce:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80035d2:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 80035d6:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80035da:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80035de:	f04f 030c 	mov.w	r3, #12	; 0xc
void USART_Configuration(u8 PORT, u32 baudrate)
{

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80035e2:	466e      	mov	r6, sp


	USART_InitStructure.USART_BaudRate = baudrate;
 80035e4:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80035e6:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 80035ea:	b98d      	cbnz	r5, 8003610 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 80035ec:	4814      	ldr	r0, [pc, #80]	(8003640 <USART_Configuration+0x84>)
 80035ee:	f002 fa0d 	bl	8005a0c <USART_DeInit>
		mDelay(10);
 80035f2:	200a      	movs	r0, #10
 80035f4:	f7ff ffac 	bl	8003550 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 80035f8:	4811      	ldr	r0, [pc, #68]	(8003640 <USART_Configuration+0x84>)
 80035fa:	4669      	mov	r1, sp
 80035fc:	f002 f9b8 	bl	8005970 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003600:	480f      	ldr	r0, [pc, #60]	(8003640 <USART_Configuration+0x84>)
 8003602:	f240 5125 	movw	r1, #1317	; 0x525
 8003606:	2201      	movs	r2, #1
 8003608:	f002 f8a6 	bl	8005758 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800360c:	480c      	ldr	r0, [pc, #48]	(8003640 <USART_Configuration+0x84>)
 800360e:	e012      	b.n	8003636 <USART_Configuration+0x7a>
	}

	else if( PORT == USART_PC )
 8003610:	2d02      	cmp	r5, #2
 8003612:	d113      	bne.n	800363c <USART_Configuration+0x80>
	{
		USART_DeInit(USART3);
 8003614:	480b      	ldr	r0, [pc, #44]	(8003644 <USART_Configuration+0x88>)
 8003616:	f002 f9f9 	bl	8005a0c <USART_DeInit>
		mDelay(10);
 800361a:	200a      	movs	r0, #10
 800361c:	f7ff ff98 	bl	8003550 <mDelay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 8003620:	4808      	ldr	r0, [pc, #32]	(8003644 <USART_Configuration+0x88>)
 8003622:	4669      	mov	r1, sp
 8003624:	f002 f9a4 	bl	8005970 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 8003628:	4806      	ldr	r0, [pc, #24]	(8003644 <USART_Configuration+0x88>)
 800362a:	f240 5125 	movw	r1, #1317	; 0x525
 800362e:	2201      	movs	r2, #1
 8003630:	f002 f892 	bl	8005758 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 8003634:	4803      	ldr	r0, [pc, #12]	(8003644 <USART_Configuration+0x88>)
 8003636:	2101      	movs	r1, #1
 8003638:	f002 f880 	bl	800573c <USART_Cmd>
	}
}
 800363c:	b004      	add	sp, #16
 800363e:	bd70      	pop	{r4, r5, r6, pc}
 8003640:	40013800 	.word	0x40013800
 8003644:	40004800 	.word	0x40004800

08003648 <USARTConfiguration>:




void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */
 8003648:	b530      	push	{r4, r5, lr}
 800364a:	b085      	sub	sp, #20
 800364c:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800364e:	4668      	mov	r0, sp
 8003650:	f002 f848 	bl	80056e4 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
 8003654:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 8003656:	4c13      	ldr	r4, [pc, #76]	(80036a4 <USARTConfiguration+0x5c>)

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003658:	f04f 0300 	mov.w	r3, #0	; 0x0
 800365c:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003660:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003664:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003668:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 800366c:	4620      	mov	r0, r4
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800366e:	f04f 030c 	mov.w	r3, #12	; 0xc
 8003672:	f8ad 300a 	strh.w	r3, [sp, #10]


		USART_DeInit(USART1);
 8003676:	f002 f9c9 	bl	8005a0c <USART_DeInit>
		mDelay(10);
 800367a:	200a      	movs	r0, #10
 800367c:	f7ff ff68 	bl	8003550 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8003680:	4620      	mov	r0, r4
 8003682:	4669      	mov	r1, sp
 8003684:	f002 f974 	bl	8005970 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003688:	4620      	mov	r0, r4
 800368a:	f240 5125 	movw	r1, #1317	; 0x525
 800368e:	2201      	movs	r2, #1
 8003690:	f002 f862 	bl	8005758 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8003694:	4620      	mov	r0, r4
 8003696:	2101      	movs	r1, #1
void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003698:	466d      	mov	r5, sp
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800369a:	f002 f84f 	bl	800573c <USART_Cmd>

}
 800369e:	b005      	add	sp, #20
 80036a0:	bd30      	pop	{r4, r5, pc}
 80036a2:	46c0      	nop			(mov r8, r8)
 80036a4:	40013800 	.word	0x40013800

080036a8 <DXL_init>:
void USARTConfiguration();
void DXL_TX(u8 data);


void DXL_init(u32 baud)
{
 80036a8:	b500      	push	{lr}
 80036aa:	b081      	sub	sp, #4
	USARTConfiguration(baud);
 80036ac:	f7ff ffcc 	bl	8003648 <USARTConfiguration>
}
 80036b0:	b001      	add	sp, #4
 80036b2:	bd00      	pop	{pc}

080036b4 <DXL_RX_interrupt>:
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 80036b4:	b530      	push	{r4, r5, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 80036b6:	480a      	ldr	r0, [pc, #40]	(80036e0 <DXL_RX_interrupt+0x2c>)
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 80036b8:	b081      	sub	sp, #4
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 80036ba:	f240 5125 	movw	r1, #1317	; 0x525
 80036be:	f002 f929 	bl	8005914 <USART_GetITStatus>
 80036c2:	b150      	cbz	r0, 80036da <DXL_RX_interrupt+0x26>
	{
		DXL_RX_com_buf[DXL_RX_buff_index] = USART_ReceiveData(USART1);
 80036c4:	4c07      	ldr	r4, [pc, #28]	(80036e4 <DXL_RX_interrupt+0x30>)
 80036c6:	4806      	ldr	r0, [pc, #24]	(80036e0 <DXL_RX_interrupt+0x2c>)
 80036c8:	6825      	ldr	r5, [r4, #0]
 80036ca:	f002 f8b5 	bl	8005838 <USART_ReceiveData>
 80036ce:	4b06      	ldr	r3, [pc, #24]	(80036e8 <DXL_RX_interrupt+0x34>)
 80036d0:	b2c0      	uxtb	r0, r0
 80036d2:	5558      	strb	r0, [r3, r5]
		DXL_RX_buff_index++;
 80036d4:	6823      	ldr	r3, [r4, #0]
 80036d6:	3301      	adds	r3, #1
 80036d8:	6023      	str	r3, [r4, #0]
	}
}
 80036da:	b001      	add	sp, #4
 80036dc:	bd30      	pop	{r4, r5, pc}
 80036de:	46c0      	nop			(mov r8, r8)
 80036e0:	40013800 	.word	0x40013800
 80036e4:	20000030 	.word	0x20000030
 80036e8:	20000038 	.word	0x20000038

080036ec <DXL_TX>:




void DXL_TX(u8 data)
{
 80036ec:	b510      	push	{r4, lr}

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80036ee:	2120      	movs	r1, #32




void DXL_TX(u8 data)
{
 80036f0:	4604      	mov	r4, r0

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80036f2:	480d      	ldr	r0, [pc, #52]	(8003728 <DXL_TX+0x3c>)
 80036f4:	f000 fc0a 	bl	8003f0c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable



		USART_SendData(USART1, data);
 80036f8:	b2a4      	uxth	r4, r4

void DXL_TX(u8 data)
{

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80036fa:	480b      	ldr	r0, [pc, #44]	(8003728 <DXL_TX+0x3c>)
 80036fc:	2110      	movs	r1, #16
 80036fe:	f000 fc03 	bl	8003f08 <GPIO_SetBits>



		USART_SendData(USART1, data);
 8003702:	480a      	ldr	r0, [pc, #40]	(800372c <DXL_TX+0x40>)
 8003704:	4621      	mov	r1, r4
 8003706:	f002 f893 	bl	8005830 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete
 800370a:	4808      	ldr	r0, [pc, #32]	(800372c <DXL_TX+0x40>)
 800370c:	2140      	movs	r1, #64
 800370e:	f002 f8f5 	bl	80058fc <USART_GetFlagStatus>
 8003712:	2800      	cmp	r0, #0
 8003714:	d0f9      	beq.n	800370a <DXL_TX+0x1e>



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8003716:	2110      	movs	r1, #16
 8003718:	4803      	ldr	r0, [pc, #12]	(8003728 <DXL_TX+0x3c>)
 800371a:	f000 fbf7 	bl	8003f0c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 800371e:	4802      	ldr	r0, [pc, #8]	(8003728 <DXL_TX+0x3c>)
 8003720:	2120      	movs	r1, #32
 8003722:	f000 fbf1 	bl	8003f08 <GPIO_SetBits>

}
 8003726:	bd10      	pop	{r4, pc}
 8003728:	40010c00 	.word	0x40010c00
 800372c:	40013800 	.word	0x40013800

08003730 <DXL_read_byte>:




void DXL_read_byte(u8 devId, u8 add)
{
 8003730:	b530      	push	{r4, r5, lr}

	u8 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003732:	4a1a      	ldr	r2, [pc, #104]	(800379c <DXL_read_byte+0x6c>)
 8003734:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003738:	7013      	strb	r3, [r2, #0]
	DXL_TX_com_buf[1] = 0xff;
 800373a:	7053      	strb	r3, [r2, #1]
	//id -
	DXL_TX_com_buf[2] = devId;
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
 800373c:	2304      	movs	r3, #4
 800373e:	70d3      	strb	r3, [r2, #3]
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
 8003740:	2302      	movs	r3, #2
 8003742:	7113      	strb	r3, [r2, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 8003744:	2301      	movs	r3, #1
	u8 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;
	//id -
	DXL_TX_com_buf[2] = devId;
 8003746:	7090      	strb	r0, [r2, #2]
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
 8003748:	7151      	strb	r1, [r2, #5]




void DXL_read_byte(u8 devId, u8 add)
{
 800374a:	b081      	sub	sp, #4
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 800374c:	7193      	strb	r3, [r2, #6]

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 800374e:	f04f 0e04 	mov.w	lr, #4	; 0x4
 8003752:	2100      	movs	r1, #0
 8003754:	2000      	movs	r0, #0
 8003756:	e006      	b.n	8003766 <DXL_read_byte+0x36>
	{
		checksum += DXL_TX_com_buf[i+2];
 8003758:	eb02 0301 	add.w	r3, r2, r1
 800375c:	789b      	ldrb	r3, [r3, #2]
 800375e:	4403      	add	r3, r0
 8003760:	b2d8      	uxtb	r0, r3
	DXL_TX_com_buf[6] = 1;

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003762:	1c4b      	adds	r3, r1, #1
 8003764:	b2d9      	uxtb	r1, r3
 8003766:	458e      	cmp	lr, r1
 8003768:	f8df c030 	ldr.w	ip, [pc, #48]	; 800379c <DXL_read_byte+0x6c>
 800376c:	daf4      	bge.n	8003758 <DXL_read_byte+0x28>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 800376e:	ea6f 0300 	mvn.w	r3, r0
 8003772:	f88c 3007 	strb.w	r3, [ip, #7]


	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 8003776:	4b0a      	ldr	r3, [pc, #40]	(80037a0 <DXL_read_byte+0x70>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 8003778:	2200      	movs	r2, #0
 800377a:	f88c 2008 	strb.w	r2, [ip, #8]


	DXL_RX_buff_index = 0; // RX buffer index!
 800377e:	601a      	str	r2, [r3, #0]
 8003780:	2400      	movs	r4, #0

	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003782:	4665      	mov	r5, ip
 8003784:	5d28      	ldrb	r0, [r5, r4]
 8003786:	3401      	adds	r4, #1
 8003788:	f7ff ffb0 	bl	80036ec <DXL_TX>
	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 8; i++)
 800378c:	2c08      	cmp	r4, #8
 800378e:	d1f9      	bne.n	8003784 <DXL_read_byte+0x54>
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	mDelay(10); // TIS CAN BE IMPLEMENTED SMARTER: WITH CRC CHECK etc.!!!
 8003790:	200a      	movs	r0, #10
 8003792:	f7ff fedd 	bl	8003550 <mDelay>
	 * DXL_RX_BUFF[3]: Length
	 * DXL_RX_BUFF[4]: Error status
	 * DXL_RX_BUFF[5]: Parameter
	 * DXL_RX_BUFF[6]: Checksum
	 */
}
 8003796:	b001      	add	sp, #4
 8003798:	bd30      	pop	{r4, r5, pc}
 800379a:	46c0      	nop			(mov r8, r8)
 800379c:	20000047 	.word	0x20000047
 80037a0:	20000030 	.word	0x20000030

080037a4 <DXL_send_word>:




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 80037a4:	b530      	push	{r4, r5, lr}
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 80037a6:	f8df c080 	ldr.w	ip, [pc, #128]	; 8003828 <DXL_send_word+0x84>
 80037aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80037ae:	f88c 3000 	strb.w	r3, [ip]
	DXL_TX_com_buf[1] = 0xff;
 80037b2:	f88c 3001 	strb.w	r3, [ip, #1]

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 80037b6:	2305      	movs	r3, #5
 80037b8:	f88c 3003 	strb.w	r3, [ip, #3]
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
 80037bc:	f88c 2006 	strb.w	r2, [ip, #6]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 80037c0:	2303      	movs	r3, #3


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 80037c2:	0a12      	lsrs	r2, r2, #8
	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
 80037c4:	f88c 1005 	strb.w	r1, [ip, #5]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 80037c8:	f88c 2007 	strb.w	r2, [ip, #7]




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 80037cc:	b081      	sub	sp, #4
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;

	//id -
	DXL_TX_com_buf[2] = devId;
 80037ce:	f88c 0002 	strb.w	r0, [ip, #2]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 80037d2:	f88c 3004 	strb.w	r3, [ip, #4]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80037d6:	f04f 0e05 	mov.w	lr, #5	; 0x5
 80037da:	2100      	movs	r1, #0
 80037dc:	2200      	movs	r2, #0
 80037de:	e006      	b.n	80037ee <DXL_send_word+0x4a>
	{
		checksum += DXL_TX_com_buf[i+2];
 80037e0:	eb0c 0302 	add.w	r3, ip, r2
 80037e4:	789b      	ldrb	r3, [r3, #2]
 80037e6:	440b      	add	r3, r1
 80037e8:	b299      	uxth	r1, r3
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80037ea:	1c53      	adds	r3, r2, #1
 80037ec:	b29a      	uxth	r2, r3
 80037ee:	4596      	cmp	lr, r2
 80037f0:	480d      	ldr	r0, [pc, #52]	(8003828 <DXL_send_word+0x84>)
 80037f2:	daf5      	bge.n	80037e0 <DXL_send_word+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 80037f4:	ea6f 0301 	mvn.w	r3, r1
 80037f8:	7203      	strb	r3, [r0, #8]


	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 80037fa:	4b0c      	ldr	r3, [pc, #48]	(800382c <DXL_send_word+0x88>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 80037fc:	2200      	movs	r2, #0
 80037fe:	7242      	strb	r2, [r0, #9]


	DXL_RX_buff_index = 0; // RX buffer index!
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	2400      	movs	r4, #0

	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003804:	4605      	mov	r5, r0
 8003806:	5d28      	ldrb	r0, [r5, r4]
 8003808:	3401      	adds	r4, #1
 800380a:	f7ff ff6f 	bl	80036ec <DXL_TX>
	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 9; i++)
 800380e:	2c09      	cmp	r4, #9
 8003810:	d1f9      	bne.n	8003806 <DXL_send_word+0x62>
 8003812:	2300      	movs	r3, #0
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 2500; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 8003814:	f640 12c4 	movw	r2, #2500	; 0x9c4
	{
		asm("nop");
 8003818:	bf00      	nop
	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 2500; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 800381a:	3301      	adds	r3, #1
 800381c:	b29b      	uxth	r3, r3
 800381e:	4293      	cmp	r3, r2
 8003820:	d1fa      	bne.n	8003818 <DXL_send_word+0x74>
	{
		asm("nop");
	}

}
 8003822:	b001      	add	sp, #4
 8003824:	bd30      	pop	{r4, r5, pc}
 8003826:	46c0      	nop			(mov r8, r8)
 8003828:	20000047 	.word	0x20000047
 800382c:	20000030 	.word	0x20000030

08003830 <init_motors>:
}

void init_motors()
{

}
 8003830:	4770      	bx	lr
 8003832:	46c0      	nop			(mov r8, r8)

08003834 <move_right>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed + 1024);

}

void move_right(u16 speed)
{
 8003834:	b510      	push	{r4, lr}
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed + 1024);
 8003836:	4c0a      	ldr	r4, [pc, #40]	(8003860 <move_right+0x2c>)
 8003838:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800383c:	8822      	ldrh	r2, [r4, #0]
 800383e:	4298      	cmp	r0, r3
 8003840:	bf28      	it	cs
 8003842:	4618      	movcs	r0, r3
 8003844:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003848:	1a12      	subs	r2, r2, r0
 800384a:	2120      	movs	r1, #32
 800384c:	200a      	movs	r0, #10
 800384e:	b292      	uxth	r2, r2
 8003850:	f7ff ffa8 	bl	80037a4 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed);
 8003854:	8822      	ldrh	r2, [r4, #0]
 8003856:	2009      	movs	r0, #9
 8003858:	2120      	movs	r1, #32
 800385a:	f7ff ffa3 	bl	80037a4 <DXL_send_word>

}
 800385e:	bd10      	pop	{r4, pc}
 8003860:	20000058 	.word	0x20000058

08003864 <move_left>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003864:	b530      	push	{r4, r5, lr}

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003866:	4b0c      	ldr	r3, [pc, #48]	(8003898 <move_left+0x34>)

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003868:	2120      	movs	r1, #32

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 800386a:	881c      	ldrh	r4, [r3, #0]
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 800386c:	b081      	sub	sp, #4
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 800386e:	4622      	mov	r2, r4
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003870:	4605      	mov	r5, r0
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003872:	200a      	movs	r0, #10
 8003874:	f7ff ff96 	bl	80037a4 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed + 1024);
 8003878:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800387c:	429d      	cmp	r5, r3
 800387e:	bf28      	it	cs
 8003880:	461d      	movcs	r5, r3
 8003882:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003886:	1b64      	subs	r4, r4, r5
 8003888:	b2a4      	uxth	r4, r4
 800388a:	2009      	movs	r0, #9
 800388c:	2120      	movs	r1, #32
 800388e:	4622      	mov	r2, r4
 8003890:	f7ff ff88 	bl	80037a4 <DXL_send_word>

}
 8003894:	b001      	add	sp, #4
 8003896:	bd30      	pop	{r4, r5, pc}
 8003898:	20000058 	.word	0x20000058

0800389c <move_backward>:
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
}

void move_backward(u16 speed)
{
 800389c:	b510      	push	{r4, lr}
 800389e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80038a2:	4604      	mov	r4, r0
 80038a4:	429c      	cmp	r4, r3
 80038a6:	bf28      	it	cs
 80038a8:	461c      	movcs	r4, r3
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 80038aa:	4b08      	ldr	r3, [pc, #32]	(80038cc <move_backward+0x30>)
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80038ac:	4622      	mov	r2, r4
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 80038ae:	801c      	strh	r4, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 80038b0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80038b4:	200a      	movs	r0, #10
 80038b6:	2120      	movs	r1, #32
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 80038b8:	b2a4      	uxth	r4, r4
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80038ba:	f7ff ff73 	bl	80037a4 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 80038be:	2009      	movs	r0, #9
 80038c0:	2120      	movs	r1, #32
 80038c2:	4622      	mov	r2, r4
 80038c4:	f7ff ff6e 	bl	80037a4 <DXL_send_word>

}
 80038c8:	bd10      	pop	{r4, pc}
 80038ca:	46c0      	nop			(mov r8, r8)
 80038cc:	20000058 	.word	0x20000058

080038d0 <move_forward>:

u16 old_speed = 0;


void move_forward(u16 speed)
{
 80038d0:	b510      	push	{r4, lr}
 80038d2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80038d6:	4604      	mov	r4, r0
 80038d8:	429c      	cmp	r4, r3
 80038da:	bf28      	it	cs
 80038dc:	461c      	movcs	r4, r3
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 80038de:	f504 6280 	add.w	r2, r4, #1024	; 0x400
	old_speed = temp; // save speed for "turn" function
 80038e2:	4b06      	ldr	r3, [pc, #24]	(80038fc <move_forward+0x2c>)
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 80038e4:	b292      	uxth	r2, r2
	old_speed = temp; // save speed for "turn" function
 80038e6:	801a      	strh	r2, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
 80038e8:	200a      	movs	r0, #10
 80038ea:	2120      	movs	r1, #32
 80038ec:	f7ff ff5a 	bl	80037a4 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
 80038f0:	2009      	movs	r0, #9
 80038f2:	2120      	movs	r1, #32
 80038f4:	4622      	mov	r2, r4
 80038f6:	f7ff ff55 	bl	80037a4 <DXL_send_word>
}
 80038fa:	bd10      	pop	{r4, pc}
 80038fc:	20000058 	.word	0x20000058

08003900 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8003900:	4a04      	ldr	r2, [pc, #16]	(8003914 <FLASH_SetLatency+0x14>)
 8003902:	6813      	ldr	r3, [r2, #0]
 8003904:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003908:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_Latency;
 800390a:	6813      	ldr	r3, [r2, #0]
 800390c:	4318      	orrs	r0, r3
 800390e:	6010      	str	r0, [r2, #0]
}
 8003910:	4770      	bx	lr
 8003912:	46c0      	nop			(mov r8, r8)
 8003914:	40022000 	.word	0x40022000

08003918 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8003918:	4a04      	ldr	r2, [pc, #16]	(800392c <FLASH_HalfCycleAccessCmd+0x14>)
 800391a:	6813      	ldr	r3, [r2, #0]
 800391c:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8003920:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8003922:	6813      	ldr	r3, [r2, #0]
 8003924:	4318      	orrs	r0, r3
 8003926:	6010      	str	r0, [r2, #0]
}
 8003928:	4770      	bx	lr
 800392a:	46c0      	nop			(mov r8, r8)
 800392c:	40022000 	.word	0x40022000

08003930 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8003930:	4a04      	ldr	r2, [pc, #16]	(8003944 <FLASH_PrefetchBufferCmd+0x14>)
 8003932:	6813      	ldr	r3, [r2, #0]
 8003934:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8003938:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800393a:	6813      	ldr	r3, [r2, #0]
 800393c:	4318      	orrs	r0, r3
 800393e:	6010      	str	r0, [r2, #0]
}
 8003940:	4770      	bx	lr
 8003942:	46c0      	nop			(mov r8, r8)
 8003944:	40022000 	.word	0x40022000

08003948 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8003948:	4b03      	ldr	r3, [pc, #12]	(8003958 <FLASH_Unlock+0x10>)
 800394a:	4a04      	ldr	r2, [pc, #16]	(800395c <FLASH_Unlock+0x14>)
 800394c:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800394e:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8003952:	605a      	str	r2, [r3, #4]
}
 8003954:	4770      	bx	lr
 8003956:	46c0      	nop			(mov r8, r8)
 8003958:	40022000 	.word	0x40022000
 800395c:	45670123 	.word	0x45670123

08003960 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8003960:	4a02      	ldr	r2, [pc, #8]	(800396c <FLASH_Lock+0xc>)
 8003962:	6913      	ldr	r3, [r2, #16]
 8003964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003968:	6113      	str	r3, [r2, #16]
}
 800396a:	4770      	bx	lr
 800396c:	40022000 	.word	0x40022000

08003970 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 8003970:	4b01      	ldr	r3, [pc, #4]	(8003978 <FLASH_GetUserOptionByte+0x8>)
 8003972:	69d8      	ldr	r0, [r3, #28]
 8003974:	0880      	lsrs	r0, r0, #2
}
 8003976:	4770      	bx	lr
 8003978:	40022000 	.word	0x40022000

0800397c <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 800397c:	4b01      	ldr	r3, [pc, #4]	(8003984 <FLASH_GetWriteProtectionOptionByte+0x8>)
 800397e:	6a18      	ldr	r0, [r3, #32]
}
 8003980:	4770      	bx	lr
 8003982:	46c0      	nop			(mov r8, r8)
 8003984:	40022000 	.word	0x40022000

08003988 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 8003988:	4b02      	ldr	r3, [pc, #8]	(8003994 <FLASH_GetReadOutProtectionStatus+0xc>)
 800398a:	69d8      	ldr	r0, [r3, #28]
 800398c:	0840      	lsrs	r0, r0, #1
 800398e:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8003992:	4770      	bx	lr
 8003994:	40022000 	.word	0x40022000

08003998 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 8003998:	4b02      	ldr	r3, [pc, #8]	(80039a4 <FLASH_GetPrefetchBufferStatus+0xc>)
 800399a:	6818      	ldr	r0, [r3, #0]
 800399c:	0940      	lsrs	r0, r0, #5
 800399e:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 80039a2:	4770      	bx	lr
 80039a4:	40022000 	.word	0x40022000

080039a8 <FLASH_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 80039a8:	b121      	cbz	r1, 80039b4 <FLASH_ITConfig+0xc>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80039aa:	4a05      	ldr	r2, [pc, #20]	(80039c0 <FLASH_ITConfig+0x18>)
 80039ac:	6913      	ldr	r3, [r2, #16]
 80039ae:	ea40 0303 	orr.w	r3, r0, r3
 80039b2:	e003      	b.n	80039bc <FLASH_ITConfig+0x14>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 80039b4:	4a02      	ldr	r2, [pc, #8]	(80039c0 <FLASH_ITConfig+0x18>)
 80039b6:	6913      	ldr	r3, [r2, #16]
 80039b8:	ea23 0300 	bic.w	r3, r3, r0
 80039bc:	6113      	str	r3, [r2, #16]
  }
}
 80039be:	4770      	bx	lr
 80039c0:	40022000 	.word	0x40022000

080039c4 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80039c4:	2801      	cmp	r0, #1
 80039c6:	d104      	bne.n	80039d2 <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 80039c8:	4b05      	ldr	r3, [pc, #20]	(80039e0 <FLASH_GetFlagStatus+0x1c>)
 80039ca:	69db      	ldr	r3, [r3, #28]
 80039cc:	f003 0001 	and.w	r0, r3, #1	; 0x1
 80039d0:	e005      	b.n	80039de <FLASH_GetFlagStatus+0x1a>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 80039d2:	4b03      	ldr	r3, [pc, #12]	(80039e0 <FLASH_GetFlagStatus+0x1c>)
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	4218      	tst	r0, r3
 80039d8:	bf0c      	ite	eq
 80039da:	2000      	moveq	r0, #0
 80039dc:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 80039de:	4770      	bx	lr
 80039e0:	40022000 	.word	0x40022000

080039e4 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80039e4:	4b01      	ldr	r3, [pc, #4]	(80039ec <FLASH_ClearFlag+0x8>)
 80039e6:	60d8      	str	r0, [r3, #12]
}
 80039e8:	4770      	bx	lr
 80039ea:	46c0      	nop			(mov r8, r8)
 80039ec:	40022000 	.word	0x40022000

080039f0 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80039f0:	4a09      	ldr	r2, [pc, #36]	(8003a18 <FLASH_GetStatus+0x28>)
 80039f2:	68d3      	ldr	r3, [r2, #12]
 80039f4:	f013 0f01 	tst.w	r3, #1	; 0x1
 80039f8:	d001      	beq.n	80039fe <FLASH_GetStatus+0xe>
 80039fa:	2001      	movs	r0, #1
 80039fc:	e00b      	b.n	8003a16 <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80039fe:	68d3      	ldr	r3, [r2, #12]
 8003a00:	f013 0f04 	tst.w	r3, #4	; 0x4
 8003a04:	d001      	beq.n	8003a0a <FLASH_GetStatus+0x1a>
 8003a06:	2002      	movs	r0, #2
 8003a08:	e005      	b.n	8003a16 <FLASH_GetStatus+0x26>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8003a0a:	68d3      	ldr	r3, [r2, #12]
 8003a0c:	f013 0f10 	tst.w	r3, #16	; 0x10
 8003a10:	bf14      	ite	ne
 8003a12:	2003      	movne	r0, #3
 8003a14:	2004      	moveq	r0, #4
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8003a16:	4770      	bx	lr
 8003a18:	40022000 	.word	0x40022000

08003a1c <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8003a1c:	b510      	push	{r4, lr}
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003a1e:	4a23      	ldr	r2, [pc, #140]	(8003aac <FLASH_WaitForLastOperation+0x90>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8003a20:	b082      	sub	sp, #8
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003a22:	68d3      	ldr	r3, [r2, #12]
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8003a24:	4601      	mov	r1, r0
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003a26:	f013 0f01 	tst.w	r3, #1	; 0x1
 8003a2a:	d001      	beq.n	8003a30 <FLASH_WaitForLastOperation+0x14>
 8003a2c:	2001      	movs	r0, #1
 8003a2e:	e02a      	b.n	8003a86 <FLASH_WaitForLastOperation+0x6a>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8003a30:	68d3      	ldr	r3, [r2, #12]
 8003a32:	f013 0f04 	tst.w	r3, #4	; 0x4
 8003a36:	d001      	beq.n	8003a3c <FLASH_WaitForLastOperation+0x20>
 8003a38:	2002      	movs	r0, #2
 8003a3a:	e024      	b.n	8003a86 <FLASH_WaitForLastOperation+0x6a>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8003a3c:	68d3      	ldr	r3, [r2, #12]
 8003a3e:	f013 0f10 	tst.w	r3, #16	; 0x10
 8003a42:	bf14      	ite	ne
 8003a44:	2003      	movne	r0, #3
 8003a46:	2004      	moveq	r0, #4
 8003a48:	e01d      	b.n	8003a86 <FLASH_WaitForLastOperation+0x6a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8003a4a:	9401      	str	r4, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8003a4c:	f8cd c004 	str.w	ip, [sp, #4]
 8003a50:	e002      	b.n	8003a58 <FLASH_WaitForLastOperation+0x3c>
 8003a52:	9b01      	ldr	r3, [sp, #4]
 8003a54:	3b01      	subs	r3, #1
 8003a56:	9301      	str	r3, [sp, #4]
 8003a58:	9b01      	ldr	r3, [sp, #4]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1f9      	bne.n	8003a52 <FLASH_WaitForLastOperation+0x36>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003a5e:	68d3      	ldr	r3, [r2, #12]
 8003a60:	f013 0f01 	tst.w	r3, #1	; 0x1
 8003a64:	d001      	beq.n	8003a6a <FLASH_WaitForLastOperation+0x4e>
 8003a66:	2001      	movs	r0, #1
 8003a68:	e00b      	b.n	8003a82 <FLASH_WaitForLastOperation+0x66>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8003a6a:	68d3      	ldr	r3, [r2, #12]
 8003a6c:	f013 0f04 	tst.w	r3, #4	; 0x4
 8003a70:	d001      	beq.n	8003a76 <FLASH_WaitForLastOperation+0x5a>
 8003a72:	2002      	movs	r0, #2
 8003a74:	e005      	b.n	8003a82 <FLASH_WaitForLastOperation+0x66>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8003a76:	68d3      	ldr	r3, [r2, #12]
 8003a78:	f013 0f10 	tst.w	r3, #16	; 0x10
 8003a7c:	bf14      	ite	ne
 8003a7e:	2003      	movne	r0, #3
 8003a80:	2004      	moveq	r0, #4
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 8003a82:	3901      	subs	r1, #1
 8003a84:	e003      	b.n	8003a8e <FLASH_WaitForLastOperation+0x72>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003a86:	4a09      	ldr	r2, [pc, #36]	(8003aac <FLASH_WaitForLastOperation+0x90>)
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8003a88:	2400      	movs	r4, #0

  for(i = 0xFF; i != 0; i--)
 8003a8a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8003a8e:	1e0b      	subs	r3, r1, #0
 8003a90:	bf18      	it	ne
 8003a92:	2301      	movne	r3, #1
 8003a94:	2801      	cmp	r0, #1
 8003a96:	bf14      	ite	ne
 8003a98:	2300      	movne	r3, #0
 8003a9a:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1d3      	bne.n	8003a4a <FLASH_WaitForLastOperation+0x2e>
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }

  if(Timeout == 0x00 )
 8003aa2:	2900      	cmp	r1, #0
 8003aa4:	bf08      	it	eq
 8003aa6:	2005      	moveq	r0, #5
    status = FLASH_TIMEOUT;
  }

  /* Return the operation status */
  return status;
}
 8003aa8:	b002      	add	sp, #8
 8003aaa:	bd10      	pop	{r4, pc}
 8003aac:	40022000 	.word	0x40022000

08003ab0 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8003ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8003ab2:	4b13      	ldr	r3, [pc, #76]	(8003b00 <FLASH_UserOptionByteConfig+0x50>)
 8003ab4:	4c13      	ldr	r4, [pc, #76]	(8003b04 <FLASH_UserOptionByteConfig+0x54>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8003ab6:	b081      	sub	sp, #4
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8003ab8:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8003aba:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8003abe:	4605      	mov	r5, r0
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 8003ac0:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003ac2:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8003ac4:	460e      	mov	r6, r1
 8003ac6:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003ac8:	f7ff ffa8 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003acc:	2804      	cmp	r0, #4
 8003ace:	d115      	bne.n	8003afc <FLASH_UserOptionByteConfig+0x4c>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8003ad0:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8003ad2:	4a0d      	ldr	r2, [pc, #52]	(8003b08 <FLASH_UserOptionByteConfig+0x58>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8003ad4:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8003ad8:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8003ada:	f045 03f8 	orr.w	r3, r5, #248	; 0xf8
 8003ade:	ea46 0303 	orr.w	r3, r6, r3
 8003ae2:	ea47 0303 	orr.w	r3, r7, r3
 8003ae6:	8053      	strh	r3, [r2, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003ae8:	200f      	movs	r0, #15
 8003aea:	f7ff ff97 	bl	8003a1c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003aee:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003af0:	bf1f      	itttt	ne
 8003af2:	6922      	ldrne	r2, [r4, #16]
 8003af4:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8003af8:	4013      	andne	r3, r2
 8003afa:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8003afc:	b001      	add	sp, #4
 8003afe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b00:	45670123 	.word	0x45670123
 8003b04:	40022000 	.word	0x40022000
 8003b08:	1ffff800 	.word	0x1ffff800

08003b0c <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8003b0c:	b530      	push	{r4, r5, lr}
 8003b0e:	4605      	mov	r5, r0
 8003b10:	b081      	sub	sp, #4
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8003b12:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003b16:	f7ff ff81 	bl	8003a1c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8003b1a:	2804      	cmp	r0, #4
 8003b1c:	d13c      	bne.n	8003b98 <FLASH_ReadOutProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003b1e:	4c1f      	ldr	r4, [pc, #124]	(8003b9c <FLASH_ReadOutProtection+0x90>)
 8003b20:	4b1f      	ldr	r3, [pc, #124]	(8003ba0 <FLASH_ReadOutProtection+0x94>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003b22:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003b26:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8003b28:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003b2c:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 8003b2e:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003b30:	301b      	adds	r0, #27
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    FLASH->CR |= CR_OPTER_Set;
 8003b32:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8003b36:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8003b38:	6923      	ldr	r3, [r4, #16]
 8003b3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b3e:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003b40:	f7ff ff6c 	bl	8003a1c <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8003b44:	2804      	cmp	r0, #4
 8003b46:	d120      	bne.n	8003b8a <FLASH_ReadOutProtection+0x7e>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8003b48:	6923      	ldr	r3, [r4, #16]
 8003b4a:	f641 72df 	movw	r2, #8159	; 0x1fdf
 8003b4e:	ea03 0202 	and.w	r2, r3, r2
 8003b52:	6122      	str	r2, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8003b54:	6923      	ldr	r3, [r4, #16]
 8003b56:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8003b5a:	6123      	str	r3, [r4, #16]

      if(NewState != DISABLE)
 8003b5c:	b11d      	cbz	r5, 8003b66 <FLASH_ReadOutProtection+0x5a>
      {
        OB->RDP = 0x00;
 8003b5e:	4b11      	ldr	r3, [pc, #68]	(8003ba4 <FLASH_ReadOutProtection+0x98>)
 8003b60:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003b64:	e002      	b.n	8003b6c <FLASH_ReadOutProtection+0x60>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8003b66:	4b0f      	ldr	r3, [pc, #60]	(8003ba4 <FLASH_ReadOutProtection+0x98>)
 8003b68:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 8003b6c:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8003b6e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003b72:	f7ff ff53 	bl	8003a1c <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 8003b76:	2801      	cmp	r0, #1
 8003b78:	d00e      	beq.n	8003b98 <FLASH_ReadOutProtection+0x8c>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8003b7a:	4908      	ldr	r1, [pc, #32]	(8003b9c <FLASH_ReadOutProtection+0x90>)
 8003b7c:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8003b80:	690a      	ldr	r2, [r1, #16]
 8003b82:	ea02 0303 	and.w	r3, r2, r3
 8003b86:	610b      	str	r3, [r1, #16]
 8003b88:	e006      	b.n	8003b98 <FLASH_ReadOutProtection+0x8c>
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8003b8a:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8003b8c:	bf1f      	itttt	ne
 8003b8e:	6922      	ldrne	r2, [r4, #16]
 8003b90:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 8003b94:	4013      	andne	r3, r2
 8003b96:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8003b98:	b001      	add	sp, #4
 8003b9a:	bd30      	pop	{r4, r5, pc}
 8003b9c:	40022000 	.word	0x40022000
 8003ba0:	45670123 	.word	0x45670123
 8003ba4:	1ffff800 	.word	0x1ffff800

08003ba8 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8003ba8:	b510      	push	{r4, lr}
 8003baa:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003bac:	200f      	movs	r0, #15
 8003bae:	f7ff ff35 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003bb2:	2804      	cmp	r0, #4
 8003bb4:	d150      	bne.n	8003c58 <FLASH_EnableWriteProtection+0xb0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003bb6:	4a29      	ldr	r2, [pc, #164]	(8003c5c <FLASH_EnableWriteProtection+0xb4>)
 8003bb8:	4b29      	ldr	r3, [pc, #164]	(8003c60 <FLASH_EnableWriteProtection+0xb8>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 8003bba:	ea6f 0404 	mvn.w	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003bbe:	6093      	str	r3, [r2, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8003bc0:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003bc4:	6093      	str	r3, [r2, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8003bc6:	6913      	ldr	r3, [r2, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8003bc8:	b2e1      	uxtb	r1, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8003bca:	f043 0310 	orr.w	r3, r3, #16	; 0x10

    if(WRP0_Data != 0xFF)
 8003bce:	29ff      	cmp	r1, #255
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8003bd0:	6113      	str	r3, [r2, #16]

    if(WRP0_Data != 0xFF)
 8003bd2:	d004      	beq.n	8003bde <FLASH_EnableWriteProtection+0x36>
    {
      OB->WRP0 = WRP0_Data;
 8003bd4:	4b23      	ldr	r3, [pc, #140]	(8003c64 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003bd6:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8003bd8:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003bda:	f7ff ff1f 	bl	8003a1c <FLASH_WaitForLastOperation>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8003bde:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 8003be2:	0a1a      	lsrs	r2, r3, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8003be4:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8003be8:	bf18      	it	ne
 8003bea:	2301      	movne	r3, #1
 8003bec:	2804      	cmp	r0, #4
 8003bee:	bf14      	ite	ne
 8003bf0:	2300      	movne	r3, #0
 8003bf2:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8003bf6:	b123      	cbz	r3, 8003c02 <FLASH_EnableWriteProtection+0x5a>
    {
      OB->WRP1 = WRP1_Data;
 8003bf8:	4b1a      	ldr	r3, [pc, #104]	(8003c64 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003bfa:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8003bfc:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003bfe:	f7ff ff0d 	bl	8003a1c <FLASH_WaitForLastOperation>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8003c02:	f404 037f 	and.w	r3, r4, #16711680	; 0xff0000
 8003c06:	0c1a      	lsrs	r2, r3, #16
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8003c08:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8003c0c:	bf18      	it	ne
 8003c0e:	2301      	movne	r3, #1
 8003c10:	2804      	cmp	r0, #4
 8003c12:	bf14      	ite	ne
 8003c14:	2300      	movne	r3, #0
 8003c16:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8003c1a:	b123      	cbz	r3, 8003c26 <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 8003c1c:	4b11      	ldr	r3, [pc, #68]	(8003c64 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c1e:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8003c20:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c22:	f7ff fefb 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8003c26:	0e22      	lsrs	r2, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8003c28:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8003c2c:	bf18      	it	ne
 8003c2e:	2301      	movne	r3, #1
 8003c30:	2804      	cmp	r0, #4
 8003c32:	bf14      	ite	ne
 8003c34:	2300      	movne	r3, #0
 8003c36:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8003c3a:	b123      	cbz	r3, 8003c46 <FLASH_EnableWriteProtection+0x9e>
    {
      OB->WRP3 = WRP3_Data;
 8003c3c:	4b09      	ldr	r3, [pc, #36]	(8003c64 <FLASH_EnableWriteProtection+0xbc>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c3e:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8003c40:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c42:	f7ff feeb 	bl	8003a1c <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8003c46:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003c48:	bf1f      	itttt	ne
 8003c4a:	4904      	ldrne	r1, [pc, #16]	(8003c5c <FLASH_EnableWriteProtection+0xb4>)
 8003c4c:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8003c50:	690a      	ldrne	r2, [r1, #16]
 8003c52:	4013      	andne	r3, r2
 8003c54:	bf18      	it	ne
 8003c56:	610b      	strne	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8003c58:	bd10      	pop	{r4, pc}
 8003c5a:	46c0      	nop			(mov r8, r8)
 8003c5c:	40022000 	.word	0x40022000
 8003c60:	45670123 	.word	0x45670123
 8003c64:	1ffff800 	.word	0x1ffff800

08003c68 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8003c68:	b570      	push	{r4, r5, r6, lr}
 8003c6a:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c6c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8003c6e:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c70:	f7ff fed4 	bl	8003a1c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8003c74:	2804      	cmp	r0, #4
 8003c76:	d114      	bne.n	8003ca2 <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003c78:	4c0a      	ldr	r4, [pc, #40]	(8003ca4 <FLASH_ProgramOptionByteData+0x3c>)
 8003c7a:	4b0b      	ldr	r3, [pc, #44]	(8003ca8 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c7c:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003c7e:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8003c80:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003c84:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8003c86:	6923      	ldr	r3, [r4, #16]
 8003c88:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8003c8c:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 8003c8e:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003c90:	f7ff fec4 	bl	8003a1c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003c94:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003c96:	bf1f      	itttt	ne
 8003c98:	6922      	ldrne	r2, [r4, #16]
 8003c9a:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8003c9e:	4013      	andne	r3, r2
 8003ca0:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 8003ca2:	bd70      	pop	{r4, r5, r6, pc}
 8003ca4:	40022000 	.word	0x40022000
 8003ca8:	45670123 	.word	0x45670123

08003cac <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8003cac:	b570      	push	{r4, r5, r6, lr}
 8003cae:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003cb0:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8003cb2:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003cb4:	f7ff feb2 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003cb8:	2804      	cmp	r0, #4
 8003cba:	d10f      	bne.n	8003cdc <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8003cbc:	4c08      	ldr	r4, [pc, #32]	(8003ce0 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003cbe:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8003cc0:	6923      	ldr	r3, [r4, #16]
 8003cc2:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8003cc6:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 8003cc8:	8035      	strh	r5, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003cca:	f7ff fea7 	bl	8003a1c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003cce:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8003cd0:	bf1f      	itttt	ne
 8003cd2:	6922      	ldrne	r2, [r4, #16]
 8003cd4:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8003cd8:	4013      	andne	r3, r2
 8003cda:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8003cdc:	bd70      	pop	{r4, r5, r6, pc}
 8003cde:	46c0      	nop			(mov r8, r8)
 8003ce0:	40022000 	.word	0x40022000

08003ce4 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8003ce4:	b570      	push	{r4, r5, r6, lr}
 8003ce6:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003ce8:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8003cea:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003cec:	f7ff fe96 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003cf0:	2804      	cmp	r0, #4
 8003cf2:	d117      	bne.n	8003d24 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8003cf4:	4c0c      	ldr	r4, [pc, #48]	(8003d28 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003cf6:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8003cf8:	6923      	ldr	r3, [r4, #16]
 8003cfa:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8003cfe:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8003d00:	b2ab      	uxth	r3, r5
 8003d02:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003d04:	f7ff fe8a 	bl	8003a1c <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8003d08:	2804      	cmp	r0, #4
 8003d0a:	d104      	bne.n	8003d16 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8003d0c:	0c2b      	lsrs	r3, r5, #16
 8003d0e:	8073      	strh	r3, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003d10:	200f      	movs	r0, #15
 8003d12:	f7ff fe83 	bl	8003a1c <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8003d16:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8003d18:	bf1f      	itttt	ne
 8003d1a:	6922      	ldrne	r2, [r4, #16]
 8003d1c:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8003d20:	4013      	andne	r3, r2
 8003d22:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8003d24:	bd70      	pop	{r4, r5, r6, pc}
 8003d26:	46c0      	nop			(mov r8, r8)
 8003d28:	40022000 	.word	0x40022000

08003d2c <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8003d2c:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8003d2e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003d32:	f7ff fe73 	bl	8003a1c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8003d36:	2804      	cmp	r0, #4
 8003d38:	d12c      	bne.n	8003d94 <FLASH_EraseOptionBytes+0x68>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003d3a:	4c17      	ldr	r4, [pc, #92]	(8003d98 <FLASH_EraseOptionBytes+0x6c>)
 8003d3c:	4b17      	ldr	r3, [pc, #92]	(8003d9c <FLASH_EraseOptionBytes+0x70>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003d3e:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003d42:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8003d44:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003d48:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8003d4a:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003d4c:	301b      	adds	r0, #27
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8003d4e:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8003d52:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8003d54:	6923      	ldr	r3, [r4, #16]
 8003d56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d5a:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003d5c:	f7ff fe5e 	bl	8003a1c <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 8003d60:	2804      	cmp	r0, #4
 8003d62:	d110      	bne.n	8003d86 <FLASH_EraseOptionBytes+0x5a>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8003d64:	6922      	ldr	r2, [r4, #16]
 8003d66:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8003d6a:	ea02 0303 	and.w	r3, r2, r3
 8003d6e:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8003d70:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8003d72:	f04f 02a5 	mov.w	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8003d76:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8003d7a:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8003d7c:	4b08      	ldr	r3, [pc, #32]	(8003da0 <FLASH_EraseOptionBytes+0x74>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003d7e:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8003d80:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003d82:	f7ff fe4b 	bl	8003a1c <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8003d86:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8003d88:	bf1f      	itttt	ne
 8003d8a:	6922      	ldrne	r2, [r4, #16]
 8003d8c:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8003d90:	4013      	andne	r3, r2
 8003d92:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8003d94:	bd10      	pop	{r4, pc}
 8003d96:	46c0      	nop			(mov r8, r8)
 8003d98:	40022000 	.word	0x40022000
 8003d9c:	45670123 	.word	0x45670123
 8003da0:	1ffff800 	.word	0x1ffff800

08003da4 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 8003da4:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8003da6:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003daa:	f7ff fe37 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003dae:	2804      	cmp	r0, #4
 8003db0:	d113      	bne.n	8003dda <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8003db2:	4c0a      	ldr	r4, [pc, #40]	(8003ddc <FLASH_EraseAllPages+0x38>)
 8003db4:	6923      	ldr	r3, [r4, #16]
 8003db6:	4303      	orrs	r3, r0
 8003db8:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8003dba:	6923      	ldr	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003dbc:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
     FLASH->CR |= CR_STRT_Set;
 8003dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dc4:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003dc6:	301b      	adds	r0, #27
 8003dc8:	f7ff fe28 	bl	8003a1c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003dcc:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 8003dce:	bf1f      	itttt	ne
 8003dd0:	6922      	ldrne	r2, [r4, #16]
 8003dd2:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 8003dd6:	4013      	andne	r3, r2
 8003dd8:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8003dda:	bd10      	pop	{r4, pc}
 8003ddc:	40022000 	.word	0x40022000

08003de0 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8003de0:	b530      	push	{r4, r5, lr}
 8003de2:	4605      	mov	r5, r0
 8003de4:	b081      	sub	sp, #4

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8003de6:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003dea:	f7ff fe17 	bl	8003a1c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003dee:	2804      	cmp	r0, #4
 8003df0:	d115      	bne.n	8003e1e <FLASH_ErasePage+0x3e>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8003df2:	4c0c      	ldr	r4, [pc, #48]	(8003e24 <FLASH_ErasePage+0x44>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003df4:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8003df8:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003dfa:	301b      	adds	r0, #27
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8003dfc:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8003e00:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8003e02:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8003e04:	6923      	ldr	r3, [r4, #16]
 8003e06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e0a:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003e0c:	f7ff fe06 	bl	8003a1c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003e10:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8003e12:	bf1f      	itttt	ne
 8003e14:	6922      	ldrne	r2, [r4, #16]
 8003e16:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 8003e1a:	4013      	andne	r3, r2
 8003e1c:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8003e1e:	b001      	add	sp, #4
 8003e20:	bd30      	pop	{r4, r5, pc}
 8003e22:	46c0      	nop			(mov r8, r8)
 8003e24:	40022000 	.word	0x40022000

08003e28 <GPIO_Init>:
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003e28:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8003e2a:	78cd      	ldrb	r5, [r1, #3]
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8003e2c:	880e      	ldrh	r6, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8003e2e:	f015 0f10 	tst.w	r5, #16	; 0x10
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8003e32:	bf18      	it	ne
 8003e34:	788b      	ldrbne	r3, [r1, #2]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8003e36:	f005 070f 	and.w	r7, r5, #15	; 0xf
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8003e3a:	bf18      	it	ne
 8003e3c:	431f      	orrne	r7, r3
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8003e3e:	f016 0fff 	tst.w	r6, #255	; 0xff
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003e42:	b083      	sub	sp, #12
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8003e44:	d01e      	beq.n	8003e84 <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 8003e46:	6804      	ldr	r4, [r0, #0]
 8003e48:	2100      	movs	r1, #0

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	fa12 f301 	lsls.w	r3, r2, r1
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003e50:	ea03 0c06 	and.w	ip, r3, r6

      if (currentpin == pos)
 8003e54:	459c      	cmp	ip, r3
 8003e56:	d111      	bne.n	8003e7c <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8003e58:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 8003e5a:	230f      	movs	r3, #15
 8003e5c:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003e5e:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8003e62:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003e66:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003e68:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8003e6a:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8003e6c:	bf08      	it	eq
 8003e6e:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003e72:	d003      	beq.n	8003e7c <GPIO_Init+0x54>
          GPIOx->BRR = (((u32)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003e74:	2d48      	cmp	r5, #72
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8003e76:	bf08      	it	eq
 8003e78:	f8c0 c010 	streq.w	ip, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003e7c:	3101      	adds	r1, #1
 8003e7e:	2908      	cmp	r1, #8
 8003e80:	d1e3      	bne.n	8003e4a <GPIO_Init+0x22>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8003e82:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8003e84:	2eff      	cmp	r6, #255
 8003e86:	d920      	bls.n	8003eca <GPIO_Init+0xa2>
  {
    tmpreg = GPIOx->CRH;
 8003e88:	6844      	ldr	r4, [r0, #4]
 8003e8a:	2100      	movs	r1, #0
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f101 0308 	add.w	r3, r1, #8	; 0x8
 8003e92:	fa12 f303 	lsls.w	r3, r2, r3
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8003e96:	ea03 0c06 	and.w	ip, r3, r6
      if (currentpin == pos)
 8003e9a:	459c      	cmp	ip, r3
 8003e9c:	d111      	bne.n	8003ec2 <GPIO_Init+0x9a>
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8003e9e:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 8003ea0:	230f      	movs	r3, #15
 8003ea2:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003ea4:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8003ea8:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003eac:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003eae:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8003eb0:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8003eb2:	bf08      	it	eq
 8003eb4:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003eb8:	d003      	beq.n	8003ec2 <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003eba:	2d48      	cmp	r5, #72
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8003ebc:	bf08      	it	eq
 8003ebe:	f8c0 c010 	streq.w	ip, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003ec2:	3101      	adds	r1, #1
 8003ec4:	2908      	cmp	r1, #8
 8003ec6:	d1e1      	bne.n	8003e8c <GPIO_Init+0x64>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8003ec8:	6044      	str	r4, [r0, #4]
  }
}
 8003eca:	b003      	add	sp, #12
 8003ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ece:	46c0      	nop			(mov r8, r8)

08003ed0 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8003ed0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ed4:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003eda:	2304      	movs	r3, #4
 8003edc:	70c3      	strb	r3, [r0, #3]
}
 8003ede:	4770      	bx	lr

08003ee0 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8003ee0:	6883      	ldr	r3, [r0, #8]
 8003ee2:	4219      	tst	r1, r3
 8003ee4:	bf0c      	ite	eq
 8003ee6:	2000      	moveq	r0, #0
 8003ee8:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8003eea:	4770      	bx	lr

08003eec <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8003eec:	6880      	ldr	r0, [r0, #8]
 8003eee:	b280      	uxth	r0, r0
}
 8003ef0:	4770      	bx	lr
 8003ef2:	46c0      	nop			(mov r8, r8)

08003ef4 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8003ef4:	68c3      	ldr	r3, [r0, #12]
 8003ef6:	4219      	tst	r1, r3
 8003ef8:	bf0c      	ite	eq
 8003efa:	2000      	moveq	r0, #0
 8003efc:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8003efe:	4770      	bx	lr

08003f00 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8003f00:	68c0      	ldr	r0, [r0, #12]
 8003f02:	b280      	uxth	r0, r0
}
 8003f04:	4770      	bx	lr
 8003f06:	46c0      	nop			(mov r8, r8)

08003f08 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8003f08:	6101      	str	r1, [r0, #16]
}
 8003f0a:	4770      	bx	lr

08003f0c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8003f0c:	6141      	str	r1, [r0, #20]
}
 8003f0e:	4770      	bx	lr

08003f10 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8003f10:	b10a      	cbz	r2, 8003f16 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f12:	6101      	str	r1, [r0, #16]
 8003f14:	e000      	b.n	8003f18 <GPIO_WriteBit+0x8>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8003f16:	6141      	str	r1, [r0, #20]
  }
}
 8003f18:	4770      	bx	lr
 8003f1a:	46c0      	nop			(mov r8, r8)

08003f1c <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8003f1c:	60c1      	str	r1, [r0, #12]
}
 8003f1e:	4770      	bx	lr

08003f20 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8003f20:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8003f24:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8003f26:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8003f28:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8003f2a:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8003f2c:	6983      	ldr	r3, [r0, #24]
}
 8003f2e:	4770      	bx	lr

08003f30 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8003f30:	f8df c018 	ldr.w	ip, [pc, #24]	; 8003f4c <GPIO_EventOutputConfig+0x1c>
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8003f34:	f64f 7380 	movw	r3, #65408	; 0xff80

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8003f38:	f8dc 2000 	ldr.w	r2, [ip]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 8003f3c:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8003f40:	ea02 0303 	and.w	r3, r2, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 8003f44:	4319      	orrs	r1, r3

  AFIO->EVCR = tmpreg;
 8003f46:	f8cc 1000 	str.w	r1, [ip]
}
 8003f4a:	4770      	bx	lr
 8003f4c:	40010000 	.word	0x40010000

08003f50 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 8003f50:	4b01      	ldr	r3, [pc, #4]	(8003f58 <GPIO_EventOutputCmd+0x8>)
 8003f52:	6018      	str	r0, [r3, #0]
}
 8003f54:	4770      	bx	lr
 8003f56:	46c0      	nop			(mov r8, r8)
 8003f58:	4220001c 	.word	0x4220001c

08003f5c <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8003f5c:	b530      	push	{r4, r5, lr}
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8003f5e:	f400 1340 	and.w	r3, r0, #3145728	; 0x300000
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8003f62:	0404      	lsls	r4, r0, #16
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8003f64:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8003f66:	4914      	ldr	r1, [pc, #80]	(8003fb8 <GPIO_PinRemapConfig+0x5c>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8003f68:	0c24      	lsrs	r4, r4, #16

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8003f6a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8003f6e:	f8d1 c004 	ldr.w	ip, [r1, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8003f72:	d106      	bne.n	8003f82 <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8003f74:	684b      	ldr	r3, [r1, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8003f76:	f02c 6270 	bic.w	r2, ip, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8003f7a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8003f7e:	604b      	str	r3, [r1, #4]
 8003f80:	e010      	b.n	8003fa4 <GPIO_PinRemapConfig+0x48>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8003f82:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8003f86:	d005      	beq.n	8003f94 <GPIO_PinRemapConfig+0x38>
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 8003f88:	f400 2270 	and.w	r2, r0, #983040	; 0xf0000
 8003f8c:	0c12      	lsrs	r2, r2, #16
 8003f8e:	2303      	movs	r3, #3
 8003f90:	4093      	lsls	r3, r2
 8003f92:	e003      	b.n	8003f9c <GPIO_PinRemapConfig+0x40>
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8003f94:	0d43      	lsrs	r3, r0, #21
 8003f96:	011b      	lsls	r3, r3, #4
 8003f98:	fa14 f303 	lsls.w	r3, r4, r3
 8003f9c:	ea2c 0303 	bic.w	r3, ip, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8003fa0:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8003fa4:	b125      	cbz	r5, 8003fb0 <GPIO_PinRemapConfig+0x54>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8003fa6:	0d43      	lsrs	r3, r0, #21
 8003fa8:	011b      	lsls	r3, r3, #4
 8003faa:	fa14 f303 	lsls.w	r3, r4, r3
 8003fae:	431a      	orrs	r2, r3
  }

  AFIO->MAPR = tmpreg;
 8003fb0:	4b01      	ldr	r3, [pc, #4]	(8003fb8 <GPIO_PinRemapConfig+0x5c>)
 8003fb2:	605a      	str	r2, [r3, #4]
}
 8003fb4:	bd30      	pop	{r4, r5, pc}
 8003fb6:	46c0      	nop			(mov r8, r8)
 8003fb8:	40010000 	.word	0x40010000

08003fbc <GPIO_EXTILineConfig>:
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8003fbc:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8003fbe:	f001 0403 	and.w	r4, r1, #3	; 0x3
 8003fc2:	00a4      	lsls	r4, r4, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8003fc4:	230f      	movs	r3, #15
 8003fc6:	40a3      	lsls	r3, r4
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8003fc8:	40a0      	lsls	r0, r4
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8003fca:	f8df c020 	ldr.w	ip, [pc, #32]	; 8003fec <GPIO_EXTILineConfig+0x30>
 8003fce:	0889      	lsrs	r1, r1, #2
 8003fd0:	3102      	adds	r1, #2
 8003fd2:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 8003fd6:	ea22 0203 	bic.w	r2, r2, r3
 8003fda:	f84c 2021 	str.w	r2, [ip, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8003fde:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 8003fe2:	4318      	orrs	r0, r3
 8003fe4:	f84c 0021 	str.w	r0, [ip, r1, lsl #2]
}
 8003fe8:	bd10      	pop	{r4, pc}
 8003fea:	46c0      	nop			(mov r8, r8)
 8003fec:	40010000 	.word	0x40010000

08003ff0 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8003ff0:	b500      	push	{lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8003ff2:	2001      	movs	r0, #1
 8003ff4:	2101      	movs	r1, #1
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8003ff6:	b081      	sub	sp, #4
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8003ff8:	f000 fbf6 	bl	80047e8 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8003ffc:	2001      	movs	r0, #1
 8003ffe:	2100      	movs	r1, #0
 8004000:	f000 fbf2 	bl	80047e8 <RCC_APB2PeriphResetCmd>
}
 8004004:	b001      	add	sp, #4
 8004006:	bd00      	pop	{pc}

08004008 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004008:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800400a:	4b27      	ldr	r3, [pc, #156]	(80040a8 <GPIO_DeInit+0xa0>)
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 800400c:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800400e:	4298      	cmp	r0, r3
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004010:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004012:	d02b      	beq.n	800406c <GPIO_DeInit+0x64>
 8004014:	d80c      	bhi.n	8004030 <GPIO_DeInit+0x28>
 8004016:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800401a:	4298      	cmp	r0, r3
 800401c:	d01a      	beq.n	8004054 <GPIO_DeInit+0x4c>
 800401e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004022:	4298      	cmp	r0, r3
 8004024:	d01c      	beq.n	8004060 <GPIO_DeInit+0x58>
 8004026:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800402a:	4298      	cmp	r0, r3
 800402c:	d13a      	bne.n	80040a4 <GPIO_DeInit+0x9c>
 800402e:	e00b      	b.n	8004048 <GPIO_DeInit+0x40>
 8004030:	4b1e      	ldr	r3, [pc, #120]	(80040ac <GPIO_DeInit+0xa4>)
 8004032:	4298      	cmp	r0, r3
 8004034:	d026      	beq.n	8004084 <GPIO_DeInit+0x7c>
 8004036:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800403a:	4298      	cmp	r0, r3
 800403c:	d028      	beq.n	8004090 <GPIO_DeInit+0x88>
 800403e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004042:	4298      	cmp	r0, r3
 8004044:	d12e      	bne.n	80040a4 <GPIO_DeInit+0x9c>
 8004046:	e017      	b.n	8004078 <GPIO_DeInit+0x70>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8004048:	2004      	movs	r0, #4
 800404a:	2101      	movs	r1, #1
 800404c:	f000 fbcc 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8004050:	2004      	movs	r0, #4
 8004052:	e024      	b.n	800409e <GPIO_DeInit+0x96>
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8004054:	2008      	movs	r0, #8
 8004056:	2101      	movs	r1, #1
 8004058:	f000 fbc6 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 800405c:	2008      	movs	r0, #8
 800405e:	e01e      	b.n	800409e <GPIO_DeInit+0x96>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8004060:	2010      	movs	r0, #16
 8004062:	2101      	movs	r1, #1
 8004064:	f000 fbc0 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8004068:	2010      	movs	r0, #16
 800406a:	e018      	b.n	800409e <GPIO_DeInit+0x96>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 800406c:	2020      	movs	r0, #32
 800406e:	2101      	movs	r1, #1
 8004070:	f000 fbba 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8004074:	2020      	movs	r0, #32
 8004076:	e012      	b.n	800409e <GPIO_DeInit+0x96>
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8004078:	2040      	movs	r0, #64
 800407a:	2101      	movs	r1, #1
 800407c:	f000 fbb4 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8004080:	2040      	movs	r0, #64
 8004082:	e00c      	b.n	800409e <GPIO_DeInit+0x96>
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8004084:	2080      	movs	r0, #128
 8004086:	2101      	movs	r1, #1
 8004088:	f000 fbae 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 800408c:	2080      	movs	r0, #128
 800408e:	e006      	b.n	800409e <GPIO_DeInit+0x96>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8004090:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004094:	2101      	movs	r1, #1
 8004096:	f000 fba7 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 800409a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800409e:	2100      	movs	r1, #0
 80040a0:	f000 fba2 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      break;                       

    default:
      break;
  }
}
 80040a4:	b003      	add	sp, #12
 80040a6:	bd00      	pop	{pc}
 80040a8:	40011400 	.word	0x40011400
 80040ac:	40011c00 	.word	0x40011c00

080040b0 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80040b0:	4b0b      	ldr	r3, [pc, #44]	(80040e0 <NVIC_DeInit+0x30>)
 80040b2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  NVIC->ICER[1] = 0x0FFFFFFF;
 80040b6:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80040ba:	f8c3 1080 	str.w	r1, [r3, #128]
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 80040be:	4618      	mov	r0, r3
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
 80040c0:	f8c3 2084 	str.w	r2, [r3, #132]
  NVIC->ICPR[0] = 0xFFFFFFFF;
 80040c4:	f8c3 1180 	str.w	r1, [r3, #384]
  NVIC->ICPR[1] = 0x0FFFFFFF;
 80040c8:	f8c3 2184 	str.w	r2, [r3, #388]
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 80040cc:	2100      	movs	r1, #0
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
 80040ce:	2200      	movs	r2, #0
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 80040d0:	f102 03c0 	add.w	r3, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 80040d4:	3201      	adds	r2, #1
 80040d6:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 80040d8:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 80040dc:	d1f8      	bne.n	80040d0 <NVIC_DeInit+0x20>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 80040de:	4770      	bx	lr
 80040e0:	e000e100 	.word	0xe000e100

080040e4 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 80040e4:	4a09      	ldr	r2, [pc, #36]	(800410c <NVIC_SCBDeInit+0x28>)
 80040e6:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 80040ea:	4909      	ldr	r1, [pc, #36]	(8004110 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 80040ec:	6053      	str	r3, [r2, #4]
  SCB->VTOR = 0x00000000;
 80040ee:	2300      	movs	r3, #0
 80040f0:	6093      	str	r3, [r2, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 80040f2:	60d1      	str	r1, [r2, #12]
  SCB->SCR = 0x00000000;
 80040f4:	6113      	str	r3, [r2, #16]
  SCB->CCR = 0x00000000;
 80040f6:	6153      	str	r3, [r2, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 80040f8:	6193      	str	r3, [r2, #24]
 80040fa:	61d3      	str	r3, [r2, #28]
 80040fc:	6213      	str	r3, [r2, #32]
  }
  SCB->SHCSR = 0x00000000;
 80040fe:	6253      	str	r3, [r2, #36]
  SCB->CFSR = 0xFFFFFFFF;
 8004100:	3b01      	subs	r3, #1
 8004102:	6293      	str	r3, [r2, #40]
  SCB->HFSR = 0xFFFFFFFF;
 8004104:	62d3      	str	r3, [r2, #44]
  SCB->DFSR = 0xFFFFFFFF;
 8004106:	6313      	str	r3, [r2, #48]
}
 8004108:	4770      	bx	lr
 800410a:	46c0      	nop			(mov r8, r8)
 800410c:	e000ed00 	.word	0xe000ed00
 8004110:	05fa0000 	.word	0x05fa0000

08004114 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004114:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 8004118:	4b02      	ldr	r3, [pc, #8]	(8004124 <NVIC_PriorityGroupConfig+0x10>)
 800411a:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 800411e:	60d8      	str	r0, [r3, #12]
}
 8004120:	4770      	bx	lr
 8004122:	46c0      	nop			(mov r8, r8)
 8004124:	e000ed00 	.word	0xe000ed00

08004128 <NVIC_Init>:
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8004128:	b530      	push	{r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800412a:	78c3      	ldrb	r3, [r0, #3]
 800412c:	7805      	ldrb	r5, [r0, #0]
 800412e:	b35b      	cbz	r3, 8004188 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004130:	4b1a      	ldr	r3, [pc, #104]	(800419c <NVIC_Init+0x74>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004132:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004134:	68da      	ldr	r2, [r3, #12]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8004136:	4c1a      	ldr	r4, [pc, #104]	(80041a0 <NVIC_Init+0x78>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004138:	ea6f 0202 	mvn.w	r2, r2
 800413c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004140:	0a12      	lsrs	r2, r2, #8
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004142:	f1c2 0304 	rsb	r3, r2, #4	; 0x4
 8004146:	4099      	lsls	r1, r3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004148:	230f      	movs	r3, #15
 800414a:	40d3      	lsrs	r3, r2
 800414c:	7882      	ldrb	r2, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800414e:	f005 0003 	and.w	r0, r5, #3	; 0x3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004152:	4013      	ands	r3, r2
 8004154:	430b      	orrs	r3, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004156:	00c0      	lsls	r0, r0, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8004158:	011b      	lsls	r3, r3, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800415a:	22ff      	movs	r2, #255
 800415c:	4082      	lsls	r2, r0
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800415e:	4083      	lsls	r3, r0
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8004160:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 8004164:	f10c 0cc0 	add.w	ip, ip, #192	; 0xc0
 8004168:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 800416c:	4013      	ands	r3, r2
    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 800416e:	ea21 0102 	bic.w	r1, r1, r2
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 8004172:	430b      	orrs	r3, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8004174:	f844 302c 	str.w	r3, [r4, ip, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004178:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 800417c:	2301      	movs	r3, #1
 800417e:	4093      	lsls	r3, r2
 8004180:	0969      	lsrs	r1, r5, #5
 8004182:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 8004186:	e008      	b.n	800419a <NVIC_Init+0x72>
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004188:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 800418c:	2301      	movs	r3, #1
 800418e:	4093      	lsls	r3, r2
 8004190:	0969      	lsrs	r1, r5, #5
 8004192:	4a03      	ldr	r2, [pc, #12]	(80041a0 <NVIC_Init+0x78>)
 8004194:	3120      	adds	r1, #32
 8004196:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
}
 800419a:	bd30      	pop	{r4, r5, pc}
 800419c:	e000ed00 	.word	0xe000ed00
 80041a0:	e000e100 	.word	0xe000e100

080041a4 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 80041a4:	2300      	movs	r3, #0
 80041a6:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 80041a8:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 80041aa:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 80041ac:	70c3      	strb	r3, [r0, #3]
}
 80041ae:	4770      	bx	lr

080041b0 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 80041b0:	4b03      	ldr	r3, [pc, #12]	(80041c0 <NVIC_GetCurrentPendingIRQChannel+0x10>)
 80041b2:	4804      	ldr	r0, [pc, #16]	(80041c4 <NVIC_GetCurrentPendingIRQChannel+0x14>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	ea03 0000 	and.w	r0, r3, r0
 80041ba:	0b00      	lsrs	r0, r0, #12
}
 80041bc:	4770      	bx	lr
 80041be:	46c0      	nop			(mov r8, r8)
 80041c0:	e000ed00 	.word	0xe000ed00
 80041c4:	003ff000 	.word	0x003ff000

080041c8 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 80041c8:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 80041cc:	2201      	movs	r2, #1
 80041ce:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 80041d0:	0940      	lsrs	r0, r0, #5
 80041d2:	4b05      	ldr	r3, [pc, #20]	(80041e8 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 80041d4:	3040      	adds	r0, #64
 80041d6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80041da:	4010      	ands	r0, r2
 80041dc:	4290      	cmp	r0, r2
 80041de:	bf14      	ite	ne
 80041e0:	2000      	movne	r0, #0
 80041e2:	2001      	moveq	r0, #1
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 80041e4:	4770      	bx	lr
 80041e6:	46c0      	nop			(mov r8, r8)
 80041e8:	e000e100 	.word	0xe000e100

080041ec <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 80041ec:	4b01      	ldr	r3, [pc, #4]	(80041f4 <NVIC_SetIRQChannelPendingBit+0x8>)
 80041ee:	6018      	str	r0, [r3, #0]
}
 80041f0:	4770      	bx	lr
 80041f2:	46c0      	nop			(mov r8, r8)
 80041f4:	e000ef00 	.word	0xe000ef00

080041f8 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 80041f8:	0941      	lsrs	r1, r0, #5
 80041fa:	2301      	movs	r3, #1
 80041fc:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004200:	4083      	lsls	r3, r0
 8004202:	4a02      	ldr	r2, [pc, #8]	(800420c <NVIC_ClearIRQChannelPendingBit+0x14>)
 8004204:	3160      	adds	r1, #96
 8004206:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 800420a:	4770      	bx	lr
 800420c:	e000e100 	.word	0xe000e100

08004210 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8004210:	4b02      	ldr	r3, [pc, #8]	(800421c <NVIC_GetCurrentActiveHandler+0xc>)
 8004212:	6858      	ldr	r0, [r3, #4]
 8004214:	0580      	lsls	r0, r0, #22
 8004216:	0d80      	lsrs	r0, r0, #22
}
 8004218:	4770      	bx	lr
 800421a:	46c0      	nop			(mov r8, r8)
 800421c:	e000ed00 	.word	0xe000ed00

08004220 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004220:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004224:	2201      	movs	r2, #1
 8004226:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8004228:	0940      	lsrs	r0, r0, #5
 800422a:	4b05      	ldr	r3, [pc, #20]	(8004240 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 800422c:	3080      	adds	r0, #128
 800422e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004232:	4010      	ands	r0, r2
 8004234:	4290      	cmp	r0, r2
 8004236:	bf14      	ite	ne
 8004238:	2000      	movne	r0, #0
 800423a:	2001      	moveq	r0, #1
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 800423c:	4770      	bx	lr
 800423e:	46c0      	nop			(mov r8, r8)
 8004240:	e000e100 	.word	0xe000e100

08004244 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8004244:	4b01      	ldr	r3, [pc, #4]	(800424c <NVIC_GetCPUID+0x8>)
 8004246:	6818      	ldr	r0, [r3, #0]
}
 8004248:	4770      	bx	lr
 800424a:	46c0      	nop			(mov r8, r8)
 800424c:	e000ed00 	.word	0xe000ed00

08004250 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8004250:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8004254:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8004258:	4b01      	ldr	r3, [pc, #4]	(8004260 <NVIC_SetVectorTable+0x10>)
 800425a:	4301      	orrs	r1, r0
 800425c:	6099      	str	r1, [r3, #8]
}
 800425e:	4770      	bx	lr
 8004260:	e000ed00 	.word	0xe000ed00

08004264 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8004264:	4a01      	ldr	r2, [pc, #4]	(800426c <NVIC_GenerateSystemReset+0x8>)
 8004266:	4b02      	ldr	r3, [pc, #8]	(8004270 <NVIC_GenerateSystemReset+0xc>)
 8004268:	60da      	str	r2, [r3, #12]
}
 800426a:	4770      	bx	lr
 800426c:	05fa0004 	.word	0x05fa0004
 8004270:	e000ed00 	.word	0xe000ed00

08004274 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8004274:	4a01      	ldr	r2, [pc, #4]	(800427c <NVIC_GenerateCoreReset+0x8>)
 8004276:	4b02      	ldr	r3, [pc, #8]	(8004280 <NVIC_GenerateCoreReset+0xc>)
 8004278:	60da      	str	r2, [r3, #12]
}
 800427a:	4770      	bx	lr
 800427c:	05fa0001 	.word	0x05fa0001
 8004280:	e000ed00 	.word	0xe000ed00

08004284 <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8004284:	b121      	cbz	r1, 8004290 <NVIC_SystemLPConfig+0xc>
  {
    SCB->SCR |= LowPowerMode;
 8004286:	4a05      	ldr	r2, [pc, #20]	(800429c <NVIC_SystemLPConfig+0x18>)
 8004288:	6913      	ldr	r3, [r2, #16]
 800428a:	ea40 0303 	orr.w	r3, r0, r3
 800428e:	e003      	b.n	8004298 <NVIC_SystemLPConfig+0x14>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8004290:	4a02      	ldr	r2, [pc, #8]	(800429c <NVIC_SystemLPConfig+0x18>)
 8004292:	6913      	ldr	r3, [r2, #16]
 8004294:	ea23 0300 	bic.w	r3, r3, r0
 8004298:	6113      	str	r3, [r2, #16]
  }
}
 800429a:	4770      	bx	lr
 800429c:	e000ed00 	.word	0xe000ed00

080042a0 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 80042a0:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 80042a4:	2301      	movs	r3, #1
 80042a6:	fa13 f000 	lsls.w	r0, r3, r0

  if (NewState != DISABLE)
 80042aa:	b121      	cbz	r1, 80042b6 <NVIC_SystemHandlerConfig+0x16>
  {
    SCB->SHCSR |= tmpreg;
 80042ac:	4a05      	ldr	r2, [pc, #20]	(80042c4 <NVIC_SystemHandlerConfig+0x24>)
 80042ae:	6a53      	ldr	r3, [r2, #36]
 80042b0:	ea40 0303 	orr.w	r3, r0, r3
 80042b4:	e003      	b.n	80042be <NVIC_SystemHandlerConfig+0x1e>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 80042b6:	4a03      	ldr	r2, [pc, #12]	(80042c4 <NVIC_SystemHandlerConfig+0x24>)
 80042b8:	6a53      	ldr	r3, [r2, #36]
 80042ba:	ea23 0300 	bic.w	r3, r3, r0
 80042be:	6253      	str	r3, [r2, #36]
  }
}
 80042c0:	4770      	bx	lr
 80042c2:	46c0      	nop			(mov r8, r8)
 80042c4:	e000ed00 	.word	0xe000ed00

080042c8 <NVIC_SystemHandlerPriorityConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 80042c8:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80042ca:	4c14      	ldr	r4, [pc, #80]	(800431c <NVIC_SystemHandlerPriorityConfig+0x54>)
 80042cc:	68e3      	ldr	r3, [r4, #12]
 80042ce:	ea6f 0303 	mvn.w	r3, r3
 80042d2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80042d6:	0a1b      	lsrs	r3, r3, #8
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 80042d8:	f1c3 0c04 	rsb	ip, r3, #4	; 0x4
 80042dc:	fa01 f10c 	lsl.w	r1, r1, ip
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 80042e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80042e4:	fa2c f303 	lsr.w	r3, ip, r3
 80042e8:	401a      	ands	r2, r3
 80042ea:	430a      	orrs	r2, r1

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
 80042ec:	f000 01c0 	and.w	r1, r0, #192	; 0xc0
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 80042f0:	0940      	lsrs	r0, r0, #5
 80042f2:	f000 0018 	and.w	r0, r0, #24	; 0x18
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 80042f6:	fa0c fc00 	lsl.w	ip, ip, r0
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 80042fa:	0112      	lsls	r2, r2, #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 80042fc:	4082      	lsls	r2, r0
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 80042fe:	0989      	lsrs	r1, r1, #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004300:	3106      	adds	r1, #6
 8004302:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004306:	ea23 030c 	bic.w	r3, r3, ip
 800430a:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  SCB->SHPR[tmp1] |= tmppriority;
 800430e:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004312:	431a      	orrs	r2, r3
 8004314:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
}
 8004318:	bd10      	pop	{r4, pc}
 800431a:	46c0      	nop			(mov r8, r8)
 800431c:	e000ed00 	.word	0xe000ed00

08004320 <NVIC_GetSystemHandlerPendingBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
 8004320:	0a80      	lsrs	r0, r0, #10
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004322:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004326:	2301      	movs	r3, #1
 8004328:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 800432a:	4a04      	ldr	r2, [pc, #16]	(800433c <NVIC_GetSystemHandlerPendingBitStatus+0x1c>)
 800432c:	6a50      	ldr	r0, [r2, #36]
 800432e:	ea03 0000 	and.w	r0, r3, r0
 8004332:	4298      	cmp	r0, r3
 8004334:	bf14      	ite	ne
 8004336:	2000      	movne	r0, #0
 8004338:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800433a:	4770      	bx	lr
 800433c:	e000ed00 	.word	0xe000ed00

08004340 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8004340:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004344:	2301      	movs	r3, #1
 8004346:	4083      	lsls	r3, r0
 8004348:	4a02      	ldr	r2, [pc, #8]	(8004354 <NVIC_SetSystemHandlerPendingBit+0x14>)
 800434a:	6851      	ldr	r1, [r2, #4]
 800434c:	430b      	orrs	r3, r1
 800434e:	6053      	str	r3, [r2, #4]
}
 8004350:	4770      	bx	lr
 8004352:	46c0      	nop			(mov r8, r8)
 8004354:	e000ed00 	.word	0xe000ed00

08004358 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8004358:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 800435c:	3801      	subs	r0, #1
 800435e:	2301      	movs	r3, #1
 8004360:	4083      	lsls	r3, r0
 8004362:	4a02      	ldr	r2, [pc, #8]	(800436c <NVIC_ClearSystemHandlerPendingBit+0x14>)
 8004364:	6851      	ldr	r1, [r2, #4]
 8004366:	430b      	orrs	r3, r1
 8004368:	6053      	str	r3, [r2, #4]
}
 800436a:	4770      	bx	lr
 800436c:	e000ed00 	.word	0xe000ed00

08004370 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004370:	0b80      	lsrs	r0, r0, #14
 8004372:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004376:	2301      	movs	r3, #1
 8004378:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 800437a:	4a04      	ldr	r2, [pc, #16]	(800438c <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 800437c:	6a50      	ldr	r0, [r2, #36]
 800437e:	ea03 0000 	and.w	r0, r3, r0
 8004382:	4298      	cmp	r0, r3
 8004384:	bf14      	ite	ne
 8004386:	2000      	movne	r0, #0
 8004388:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800438a:	4770      	bx	lr
 800438c:	e000ed00 	.word	0xe000ed00

08004390 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8004390:	0c83      	lsrs	r3, r0, #18
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8004392:	f013 0303 	ands.w	r3, r3, #3	; 0x3
 8004396:	d102      	bne.n	800439e <NVIC_GetFaultHandlerSources+0xe>
  {
    faultsources = SCB->HFSR;
 8004398:	4b0d      	ldr	r3, [pc, #52]	(80043d0 <NVIC_GetFaultHandlerSources+0x40>)
 800439a:	6ad8      	ldr	r0, [r3, #44]
 800439c:	e017      	b.n	80043ce <NVIC_GetFaultHandlerSources+0x3e>
  }
  else if (tmpreg == 0x01)
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d113      	bne.n	80043ca <NVIC_GetFaultHandlerSources+0x3a>
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80043a2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80043a6:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80043aa:	33fe      	adds	r3, #254

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 80043ac:	0d02      	lsrs	r2, r0, #20
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80043ae:	3301      	adds	r3, #1

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 80043b0:	f002 0203 	and.w	r2, r2, #3	; 0x3
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80043b4:	6a99      	ldr	r1, [r3, #40]
 80043b6:	00d3      	lsls	r3, r2, #3
 80043b8:	fa31 f003 	lsrs.w	r0, r1, r3
    if (tmppos != 0x02)
 80043bc:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 80043be:	bf14      	ite	ne
 80043c0:	f000 000f 	andne.w	r0, r0, #15	; 0xf
    }
    else
    {
      faultsources &= (u32)0xFF;
 80043c4:	f000 00ff 	andeq.w	r0, r0, #255	; 0xff
 80043c8:	e001      	b.n	80043ce <NVIC_GetFaultHandlerSources+0x3e>
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 80043ca:	4b01      	ldr	r3, [pc, #4]	(80043d0 <NVIC_GetFaultHandlerSources+0x40>)
 80043cc:	6b18      	ldr	r0, [r3, #48]
  }
  return faultsources;
}
 80043ce:	4770      	bx	lr
 80043d0:	e000ed00 	.word	0xe000ed00

080043d4 <NVIC_GetFaultAddress>:
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 80043d4:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 80043d8:	bf0b      	itete	eq
 80043da:	4b02      	ldreq	r3, [pc, #8]	(80043e4 <NVIC_GetFaultAddress+0x10>)
  }
  else
  {
    faultaddress = SCB->BFAR;
 80043dc:	4b01      	ldrne	r3, [pc, #4]	(80043e4 <NVIC_GetFaultAddress+0x10>)
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 80043de:	6b58      	ldreq	r0, [r3, #52]
  }
  else
  {
    faultaddress = SCB->BFAR;
 80043e0:	6b98      	ldrne	r0, [r3, #56]
  }
  return faultaddress;
}
 80043e2:	4770      	bx	lr
 80043e4:	e000ed00 	.word	0xe000ed00

080043e8 <NVIC_GetBASEPRI>:
* Input          : None
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
 80043e8:	b500      	push	{lr}
 80043ea:	b081      	sub	sp, #4
  return (__GetBASEPRI());
 80043ec:	f001 fb88 	bl	8005b00 <__GetBASEPRI>
}
 80043f0:	b001      	add	sp, #4
 80043f2:	bd00      	pop	{pc}

080043f4 <NVIC_BASEPRICONFIG>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 80043f4:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 80043f6:	0100      	lsls	r0, r0, #4
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 80043f8:	b081      	sub	sp, #4
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 80043fa:	f001 fb7e 	bl	8005afa <__BASEPRICONFIG>
}
 80043fe:	b001      	add	sp, #4
 8004400:	bd00      	pop	{pc}
 8004402:	46c0      	nop			(mov r8, r8)

08004404 <NVIC_RESETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
 8004404:	b500      	push	{lr}
 8004406:	b081      	sub	sp, #4
  __RESETFAULTMASK();
 8004408:	f001 fb75 	bl	8005af6 <__RESETFAULTMASK>
}
 800440c:	b001      	add	sp, #4
 800440e:	bd00      	pop	{pc}

08004410 <NVIC_SETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
 8004410:	b500      	push	{lr}
 8004412:	b081      	sub	sp, #4
  __SETFAULTMASK();
 8004414:	f001 fb6d 	bl	8005af2 <__SETFAULTMASK>
}
 8004418:	b001      	add	sp, #4
 800441a:	bd00      	pop	{pc}

0800441c <NVIC_RESETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
 800441c:	b500      	push	{lr}
 800441e:	b081      	sub	sp, #4
  __RESETPRIMASK();
 8004420:	f001 fb65 	bl	8005aee <__RESETPRIMASK>
}
 8004424:	b001      	add	sp, #4
 8004426:	bd00      	pop	{pc}

08004428 <NVIC_SETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
 8004428:	b500      	push	{lr}
 800442a:	b081      	sub	sp, #4
  __SETPRIMASK();
 800442c:	f001 fb5d 	bl	8005aea <__SETPRIMASK>
}
 8004430:	b001      	add	sp, #4
 8004432:	bd00      	pop	{pc}

08004434 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8004434:	4b01      	ldr	r3, [pc, #4]	(800443c <PWR_BackupAccessCmd+0x8>)
 8004436:	6018      	str	r0, [r3, #0]
}
 8004438:	4770      	bx	lr
 800443a:	46c0      	nop			(mov r8, r8)
 800443c:	420e0020 	.word	0x420e0020

08004440 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8004440:	4b01      	ldr	r3, [pc, #4]	(8004448 <PWR_PVDCmd+0x8>)
 8004442:	6018      	str	r0, [r3, #0]
}
 8004444:	4770      	bx	lr
 8004446:	46c0      	nop			(mov r8, r8)
 8004448:	420e0010 	.word	0x420e0010

0800444c <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 800444c:	4a03      	ldr	r2, [pc, #12]	(800445c <PWR_PVDLevelConfig+0x10>)
 800444e:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8004450:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004454:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004456:	6010      	str	r0, [r2, #0]
}
 8004458:	4770      	bx	lr
 800445a:	46c0      	nop			(mov r8, r8)
 800445c:	40007000 	.word	0x40007000

08004460 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8004460:	4b01      	ldr	r3, [pc, #4]	(8004468 <PWR_WakeUpPinCmd+0x8>)
 8004462:	6018      	str	r0, [r3, #0]
}
 8004464:	4770      	bx	lr
 8004466:	46c0      	nop			(mov r8, r8)
 8004468:	420e00a0 	.word	0x420e00a0

0800446c <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 800446c:	4b03      	ldr	r3, [pc, #12]	(800447c <PWR_GetFlagStatus+0x10>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	4218      	tst	r0, r3
 8004472:	bf0c      	ite	eq
 8004474:	2000      	moveq	r0, #0
 8004476:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004478:	4770      	bx	lr
 800447a:	46c0      	nop			(mov r8, r8)
 800447c:	40007000 	.word	0x40007000

08004480 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8004480:	4a02      	ldr	r2, [pc, #8]	(800448c <PWR_ClearFlag+0xc>)
 8004482:	6813      	ldr	r3, [r2, #0]
 8004484:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8004488:	6013      	str	r3, [r2, #0]
}
 800448a:	4770      	bx	lr
 800448c:	40007000 	.word	0x40007000

08004490 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004490:	4a0b      	ldr	r2, [pc, #44]	(80044c0 <PWR_EnterSTANDBYMode+0x30>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004492:	b500      	push	{lr}
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004494:	6813      	ldr	r3, [r2, #0]
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004496:	b081      	sub	sp, #4
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004498:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 800449c:	6013      	str	r3, [r2, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 800449e:	6813      	ldr	r3, [r2, #0]
 80044a0:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 80044a4:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80044a6:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 80044aa:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 80044ae:	3210      	adds	r2, #16
 80044b0:	6813      	ldr	r3, [r2, #0]
 80044b2:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 80044b6:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 80044b8:	f001 faf2 	bl	8005aa0 <__WFI>
}
 80044bc:	b001      	add	sp, #4
 80044be:	bd00      	pop	{pc}
 80044c0:	40007000 	.word	0x40007000

080044c4 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80044c4:	4a0c      	ldr	r2, [pc, #48]	(80044f8 <PWR_EnterSTOPMode+0x34>)
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 80044c6:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80044c8:	6813      	ldr	r3, [r2, #0]
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 80044ca:	b081      	sub	sp, #4
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 80044cc:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 80044d0:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 80044d2:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80044d4:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 80044d8:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 80044dc:	3210      	adds	r2, #16
 80044de:	6813      	ldr	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80044e0:	2901      	cmp	r1, #1

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80044e2:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 80044e6:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80044e8:	d102      	bne.n	80044f0 <PWR_EnterSTOPMode+0x2c>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 80044ea:	f001 fad9 	bl	8005aa0 <__WFI>
 80044ee:	e001      	b.n	80044f4 <PWR_EnterSTOPMode+0x30>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 80044f0:	f001 fad8 	bl	8005aa4 <__WFE>
  }
}
 80044f4:	b001      	add	sp, #4
 80044f6:	bd00      	pop	{pc}
 80044f8:	40007000 	.word	0x40007000

080044fc <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 80044fc:	b510      	push	{r4, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 80044fe:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 8004502:	4620      	mov	r0, r4
 8004504:	2101      	movs	r1, #1
 8004506:	f000 f97d 	bl	8004804 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 800450a:	4620      	mov	r0, r4
 800450c:	2100      	movs	r1, #0
 800450e:	f000 f979 	bl	8004804 <RCC_APB1PeriphResetCmd>
}
 8004512:	bd10      	pop	{r4, pc}

08004514 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8004514:	4a0d      	ldr	r2, [pc, #52]	(800454c <RCC_DeInit+0x38>)
 8004516:	6813      	ldr	r3, [r2, #0]
 8004518:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800451c:	6013      	str	r3, [r2, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 800451e:	6851      	ldr	r1, [r2, #4]
 8004520:	4b0b      	ldr	r3, [pc, #44]	(8004550 <RCC_DeInit+0x3c>)
 8004522:	ea01 0303 	and.w	r3, r1, r3
 8004526:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8004528:	6813      	ldr	r3, [r2, #0]
 800452a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800452e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004532:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8004534:	6813      	ldr	r3, [r2, #0]
 8004536:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800453a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 800453c:	6853      	ldr	r3, [r2, #4]
 800453e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004542:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004544:	2300      	movs	r3, #0
 8004546:	6093      	str	r3, [r2, #8]
}
 8004548:	4770      	bx	lr
 800454a:	46c0      	nop			(mov r8, r8)
 800454c:	40021000 	.word	0x40021000
 8004550:	f8ff0000 	.word	0xf8ff0000

08004554 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004554:	4a0b      	ldr	r2, [pc, #44]	(8004584 <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004556:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 800455a:	6813      	ldr	r3, [r2, #0]
 800455c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004560:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8004562:	6813      	ldr	r3, [r2, #0]
 8004564:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004568:	6013      	str	r3, [r2, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800456a:	d003      	beq.n	8004574 <RCC_HSEConfig+0x20>
 800456c:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004570:	d107      	bne.n	8004582 <RCC_HSEConfig+0x2e>
 8004572:	e002      	b.n	800457a <RCC_HSEConfig+0x26>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004574:	6813      	ldr	r3, [r2, #0]
 8004576:	4303      	orrs	r3, r0
 8004578:	e002      	b.n	8004580 <RCC_HSEConfig+0x2c>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 800457a:	6813      	ldr	r3, [r2, #0]
 800457c:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8004580:	6013      	str	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004582:	4770      	bx	lr
 8004584:	40021000 	.word	0x40021000

08004588 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004588:	b082      	sub	sp, #8
  vu32 StartUpCounter = 0;
 800458a:	2300      	movs	r3, #0
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800458c:	4909      	ldr	r1, [pc, #36]	(80045b4 <RCC_WaitForHSEStartUp+0x2c>)
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  vu32 StartUpCounter = 0;
 800458e:	9301      	str	r3, [sp, #4]
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004590:	680a      	ldr	r2, [r1, #0]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004592:	9b01      	ldr	r3, [sp, #4]
 8004594:	3301      	adds	r3, #1
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004596:	f412 3f00 	tst.w	r2, #131072	; 0x20000
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 800459a:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 800459c:	d103      	bne.n	80045a6 <RCC_WaitForHSEStartUp+0x1e>
 800459e:	9b01      	ldr	r3, [sp, #4]
 80045a0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80045a4:	d1f4      	bne.n	8004590 <RCC_WaitForHSEStartUp+0x8>
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 80045a6:	4b03      	ldr	r3, [pc, #12]	(80045b4 <RCC_WaitForHSEStartUp+0x2c>)
 80045a8:	6818      	ldr	r0, [r3, #0]
 80045aa:	0c40      	lsrs	r0, r0, #17
 80045ac:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    status = ERROR;
  }  

  return (status);
}
 80045b0:	b002      	add	sp, #8
 80045b2:	4770      	bx	lr
 80045b4:	40021000 	.word	0x40021000

080045b8 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 80045b8:	4a03      	ldr	r2, [pc, #12]	(80045c8 <RCC_AdjustHSICalibrationValue+0x10>)
 80045ba:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 80045bc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 80045c0:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 80045c4:	6013      	str	r3, [r2, #0]
}
 80045c6:	4770      	bx	lr
 80045c8:	40021000 	.word	0x40021000

080045cc <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 80045cc:	4b01      	ldr	r3, [pc, #4]	(80045d4 <RCC_HSICmd+0x8>)
 80045ce:	6018      	str	r0, [r3, #0]
}
 80045d0:	4770      	bx	lr
 80045d2:	46c0      	nop			(mov r8, r8)
 80045d4:	42420000 	.word	0x42420000

080045d8 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 80045d8:	4a03      	ldr	r2, [pc, #12]	(80045e8 <RCC_PLLConfig+0x10>)
 80045da:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80045dc:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80045e0:	4318      	orrs	r0, r3
 80045e2:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80045e4:	6050      	str	r0, [r2, #4]
}
 80045e6:	4770      	bx	lr
 80045e8:	40021000 	.word	0x40021000

080045ec <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 80045ec:	4b01      	ldr	r3, [pc, #4]	(80045f4 <RCC_PLLCmd+0x8>)
 80045ee:	6018      	str	r0, [r3, #0]
}
 80045f0:	4770      	bx	lr
 80045f2:	46c0      	nop			(mov r8, r8)
 80045f4:	42420060 	.word	0x42420060

080045f8 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80045f8:	4a03      	ldr	r2, [pc, #12]	(8004608 <RCC_SYSCLKConfig+0x10>)
 80045fa:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80045fc:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004600:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004602:	6050      	str	r0, [r2, #4]
}
 8004604:	4770      	bx	lr
 8004606:	46c0      	nop			(mov r8, r8)
 8004608:	40021000 	.word	0x40021000

0800460c <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 800460c:	4b02      	ldr	r3, [pc, #8]	(8004618 <RCC_GetSYSCLKSource+0xc>)
 800460e:	6858      	ldr	r0, [r3, #4]
 8004610:	f000 000c 	and.w	r0, r0, #12	; 0xc
}
 8004614:	4770      	bx	lr
 8004616:	46c0      	nop			(mov r8, r8)
 8004618:	40021000 	.word	0x40021000

0800461c <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 800461c:	4a03      	ldr	r2, [pc, #12]	(800462c <RCC_HCLKConfig+0x10>)
 800461e:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8004620:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004624:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004626:	6050      	str	r0, [r2, #4]
}
 8004628:	4770      	bx	lr
 800462a:	46c0      	nop			(mov r8, r8)
 800462c:	40021000 	.word	0x40021000

08004630 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004630:	4a03      	ldr	r2, [pc, #12]	(8004640 <RCC_PCLK1Config+0x10>)
 8004632:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8004634:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004638:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800463a:	6050      	str	r0, [r2, #4]
}
 800463c:	4770      	bx	lr
 800463e:	46c0      	nop			(mov r8, r8)
 8004640:	40021000 	.word	0x40021000

08004644 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004644:	4a03      	ldr	r2, [pc, #12]	(8004654 <RCC_PCLK2Config+0x10>)
 8004646:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8004648:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800464c:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004650:	6053      	str	r3, [r2, #4]
}
 8004652:	4770      	bx	lr
 8004654:	40021000 	.word	0x40021000

08004658 <RCC_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004658:	b121      	cbz	r1, 8004664 <RCC_ITConfig+0xc>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800465a:	4a05      	ldr	r2, [pc, #20]	(8004670 <RCC_ITConfig+0x18>)
 800465c:	7813      	ldrb	r3, [r2, #0]
 800465e:	ea40 0303 	orr.w	r3, r0, r3
 8004662:	e003      	b.n	800466c <RCC_ITConfig+0x14>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8004664:	4a02      	ldr	r2, [pc, #8]	(8004670 <RCC_ITConfig+0x18>)
 8004666:	7813      	ldrb	r3, [r2, #0]
 8004668:	ea23 0300 	bic.w	r3, r3, r0
 800466c:	7013      	strb	r3, [r2, #0]
  }
}
 800466e:	4770      	bx	lr
 8004670:	40021009 	.word	0x40021009

08004674 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8004674:	4b01      	ldr	r3, [pc, #4]	(800467c <RCC_USBCLKConfig+0x8>)
 8004676:	6018      	str	r0, [r3, #0]
}
 8004678:	4770      	bx	lr
 800467a:	46c0      	nop			(mov r8, r8)
 800467c:	424200d8 	.word	0x424200d8

08004680 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8004680:	4a03      	ldr	r2, [pc, #12]	(8004690 <RCC_ADCCLKConfig+0x10>)
 8004682:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8004684:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8004688:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800468a:	6050      	str	r0, [r2, #4]
}
 800468c:	4770      	bx	lr
 800468e:	46c0      	nop			(mov r8, r8)
 8004690:	40021000 	.word	0x40021000

08004694 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004694:	4a06      	ldr	r2, [pc, #24]	(80046b0 <RCC_LSEConfig+0x1c>)
 8004696:	2300      	movs	r3, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004698:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 800469a:	7013      	strb	r3, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 800469c:	7013      	strb	r3, [r2, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 800469e:	bf08      	it	eq
 80046a0:	7010      	strbeq	r0, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80046a2:	d003      	beq.n	80046ac <RCC_LSEConfig+0x18>
 80046a4:	2804      	cmp	r0, #4
 80046a6:	d101      	bne.n	80046ac <RCC_LSEConfig+0x18>
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80046a8:	2305      	movs	r3, #5
 80046aa:	7013      	strb	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 80046ac:	4770      	bx	lr
 80046ae:	46c0      	nop			(mov r8, r8)
 80046b0:	40021020 	.word	0x40021020

080046b4 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 80046b4:	4b01      	ldr	r3, [pc, #4]	(80046bc <RCC_LSICmd+0x8>)
 80046b6:	6018      	str	r0, [r3, #0]
}
 80046b8:	4770      	bx	lr
 80046ba:	46c0      	nop			(mov r8, r8)
 80046bc:	42420480 	.word	0x42420480

080046c0 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 80046c0:	4a02      	ldr	r2, [pc, #8]	(80046cc <RCC_RTCCLKConfig+0xc>)
 80046c2:	6a13      	ldr	r3, [r2, #32]
 80046c4:	4318      	orrs	r0, r3
 80046c6:	6210      	str	r0, [r2, #32]
}
 80046c8:	4770      	bx	lr
 80046ca:	46c0      	nop			(mov r8, r8)
 80046cc:	40021000 	.word	0x40021000

080046d0 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 80046d0:	4b01      	ldr	r3, [pc, #4]	(80046d8 <RCC_RTCCLKCmd+0x8>)
 80046d2:	6018      	str	r0, [r3, #0]
}
 80046d4:	4770      	bx	lr
 80046d6:	46c0      	nop			(mov r8, r8)
 80046d8:	4242043c 	.word	0x4242043c

080046dc <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80046dc:	4929      	ldr	r1, [pc, #164]	(8004784 <RCC_GetClocksFreq+0xa8>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80046de:	4684      	mov	ip, r0
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80046e0:	684b      	ldr	r3, [r1, #4]

  switch (tmp)
 80046e2:	f003 030c 	and.w	r3, r3, #12	; 0xc
 80046e6:	2b04      	cmp	r3, #4
 80046e8:	d021      	beq.n	800472e <RCC_GetClocksFreq+0x52>
 80046ea:	2b08      	cmp	r3, #8
 80046ec:	d11f      	bne.n	800472e <RCC_GetClocksFreq+0x52>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80046ee:	684b      	ldr	r3, [r1, #4]
      pllmull = ( pllmull >> 18) + 2;
 80046f0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80046f4:	0c9b      	lsrs	r3, r3, #18
 80046f6:	1c9a      	adds	r2, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80046f8:	684b      	ldr	r3, [r1, #4]

      if (pllsource == 0x00)
 80046fa:	f413 3f80 	tst.w	r3, #65536	; 0x10000
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 80046fe:	bf08      	it	eq
 8004700:	ebc2 1342 	rsbeq	r3, r2, r2, lsl #5
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004704:	d006      	beq.n	8004714 <RCC_GetClocksFreq+0x38>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8004706:	684b      	ldr	r3, [r1, #4]
 8004708:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800470c:	ea4f 1342 	mov.w	r3, r2, lsl #5
 8004710:	d006      	beq.n	8004720 <RCC_GetClocksFreq+0x44>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8004712:	1a9b      	subs	r3, r3, r2
 8004714:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004718:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800471c:	021b      	lsls	r3, r3, #8
 800471e:	e007      	b.n	8004730 <RCC_GetClocksFreq+0x54>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8004720:	1a9b      	subs	r3, r3, r2
 8004722:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004726:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800472a:	025b      	lsls	r3, r3, #9
 800472c:	e000      	b.n	8004730 <RCC_GetClocksFreq+0x54>
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 800472e:	4b16      	ldr	r3, [pc, #88]	(8004788 <RCC_GetClocksFreq+0xac>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004730:	4814      	ldr	r0, [pc, #80]	(8004784 <RCC_GetClocksFreq+0xa8>)
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004732:	f8cc 3000 	str.w	r3, [ip]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004736:	6843      	ldr	r3, [r0, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004738:	4a14      	ldr	r2, [pc, #80]	(800478c <RCC_GetClocksFreq+0xb0>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800473a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800473e:	091b      	lsrs	r3, r3, #4
 8004740:	5cd3      	ldrb	r3, [r2, r3]
 8004742:	f8dc 1000 	ldr.w	r1, [ip]
 8004746:	40d9      	lsrs	r1, r3
 8004748:	f8cc 1004 	str.w	r1, [ip, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800474c:	6843      	ldr	r3, [r0, #4]
 800474e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004752:	0a1b      	lsrs	r3, r3, #8
 8004754:	5cd3      	ldrb	r3, [r2, r3]
 8004756:	fa31 f303 	lsrs.w	r3, r1, r3
 800475a:	f8cc 3008 	str.w	r3, [ip, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800475e:	6843      	ldr	r3, [r0, #4]
 8004760:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004764:	0adb      	lsrs	r3, r3, #11
 8004766:	5cd3      	ldrb	r3, [r2, r3]
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004768:	4a09      	ldr	r2, [pc, #36]	(8004790 <RCC_GetClocksFreq+0xb4>)
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800476a:	40d9      	lsrs	r1, r3
 800476c:	f8cc 100c 	str.w	r1, [ip, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8004770:	6843      	ldr	r3, [r0, #4]
 8004772:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004776:	0b9b      	lsrs	r3, r3, #14
 8004778:	5cd3      	ldrb	r3, [r2, r3]
 800477a:	fbb1 f1f3 	udiv	r1, r1, r3
 800477e:	f8cc 1010 	str.w	r1, [ip, #16]
}
 8004782:	4770      	bx	lr
 8004784:	40021000 	.word	0x40021000
 8004788:	007a1200 	.word	0x007a1200
 800478c:	08005b64 	.word	0x08005b64
 8004790:	08005b74 	.word	0x08005b74

08004794 <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004794:	b121      	cbz	r1, 80047a0 <RCC_AHBPeriphClockCmd+0xc>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8004796:	4a05      	ldr	r2, [pc, #20]	(80047ac <RCC_AHBPeriphClockCmd+0x18>)
 8004798:	6953      	ldr	r3, [r2, #20]
 800479a:	ea40 0303 	orr.w	r3, r0, r3
 800479e:	e003      	b.n	80047a8 <RCC_AHBPeriphClockCmd+0x14>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80047a0:	4a02      	ldr	r2, [pc, #8]	(80047ac <RCC_AHBPeriphClockCmd+0x18>)
 80047a2:	6953      	ldr	r3, [r2, #20]
 80047a4:	ea23 0300 	bic.w	r3, r3, r0
 80047a8:	6153      	str	r3, [r2, #20]
  }
}
 80047aa:	4770      	bx	lr
 80047ac:	40021000 	.word	0x40021000

080047b0 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80047b0:	b121      	cbz	r1, 80047bc <RCC_APB2PeriphClockCmd+0xc>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80047b2:	4a05      	ldr	r2, [pc, #20]	(80047c8 <RCC_APB2PeriphClockCmd+0x18>)
 80047b4:	6993      	ldr	r3, [r2, #24]
 80047b6:	ea40 0303 	orr.w	r3, r0, r3
 80047ba:	e003      	b.n	80047c4 <RCC_APB2PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80047bc:	4a02      	ldr	r2, [pc, #8]	(80047c8 <RCC_APB2PeriphClockCmd+0x18>)
 80047be:	6993      	ldr	r3, [r2, #24]
 80047c0:	ea23 0300 	bic.w	r3, r3, r0
 80047c4:	6193      	str	r3, [r2, #24]
  }
}
 80047c6:	4770      	bx	lr
 80047c8:	40021000 	.word	0x40021000

080047cc <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80047cc:	b121      	cbz	r1, 80047d8 <RCC_APB1PeriphClockCmd+0xc>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80047ce:	4a05      	ldr	r2, [pc, #20]	(80047e4 <RCC_APB1PeriphClockCmd+0x18>)
 80047d0:	69d3      	ldr	r3, [r2, #28]
 80047d2:	ea40 0303 	orr.w	r3, r0, r3
 80047d6:	e003      	b.n	80047e0 <RCC_APB1PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80047d8:	4a02      	ldr	r2, [pc, #8]	(80047e4 <RCC_APB1PeriphClockCmd+0x18>)
 80047da:	69d3      	ldr	r3, [r2, #28]
 80047dc:	ea23 0300 	bic.w	r3, r3, r0
 80047e0:	61d3      	str	r3, [r2, #28]
  }
}
 80047e2:	4770      	bx	lr
 80047e4:	40021000 	.word	0x40021000

080047e8 <RCC_APB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80047e8:	b121      	cbz	r1, 80047f4 <RCC_APB2PeriphResetCmd+0xc>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80047ea:	4a05      	ldr	r2, [pc, #20]	(8004800 <RCC_APB2PeriphResetCmd+0x18>)
 80047ec:	68d3      	ldr	r3, [r2, #12]
 80047ee:	ea40 0303 	orr.w	r3, r0, r3
 80047f2:	e003      	b.n	80047fc <RCC_APB2PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80047f4:	4a02      	ldr	r2, [pc, #8]	(8004800 <RCC_APB2PeriphResetCmd+0x18>)
 80047f6:	68d3      	ldr	r3, [r2, #12]
 80047f8:	ea23 0300 	bic.w	r3, r3, r0
 80047fc:	60d3      	str	r3, [r2, #12]
  }
}
 80047fe:	4770      	bx	lr
 8004800:	40021000 	.word	0x40021000

08004804 <RCC_APB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004804:	b121      	cbz	r1, 8004810 <RCC_APB1PeriphResetCmd+0xc>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8004806:	4a05      	ldr	r2, [pc, #20]	(800481c <RCC_APB1PeriphResetCmd+0x18>)
 8004808:	6913      	ldr	r3, [r2, #16]
 800480a:	ea40 0303 	orr.w	r3, r0, r3
 800480e:	e003      	b.n	8004818 <RCC_APB1PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8004810:	4a02      	ldr	r2, [pc, #8]	(800481c <RCC_APB1PeriphResetCmd+0x18>)
 8004812:	6913      	ldr	r3, [r2, #16]
 8004814:	ea23 0300 	bic.w	r3, r3, r0
 8004818:	6113      	str	r3, [r2, #16]
  }
}
 800481a:	4770      	bx	lr
 800481c:	40021000 	.word	0x40021000

08004820 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8004820:	4b01      	ldr	r3, [pc, #4]	(8004828 <RCC_BackupResetCmd+0x8>)
 8004822:	6018      	str	r0, [r3, #0]
}
 8004824:	4770      	bx	lr
 8004826:	46c0      	nop			(mov r8, r8)
 8004828:	42420440 	.word	0x42420440

0800482c <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 800482c:	4b01      	ldr	r3, [pc, #4]	(8004834 <RCC_ClockSecuritySystemCmd+0x8>)
 800482e:	6018      	str	r0, [r3, #0]
}
 8004830:	4770      	bx	lr
 8004832:	46c0      	nop			(mov r8, r8)
 8004834:	4242004c 	.word	0x4242004c

08004838 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8004838:	4b01      	ldr	r3, [pc, #4]	(8004840 <RCC_MCOConfig+0x8>)
 800483a:	7018      	strb	r0, [r3, #0]
}
 800483c:	4770      	bx	lr
 800483e:	46c0      	nop			(mov r8, r8)
 8004840:	40021007 	.word	0x40021007

08004844 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8004844:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8004846:	2b01      	cmp	r3, #1
 8004848:	d108      	bne.n	800485c <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
 800484a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800484e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004852:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8004856:	3307      	adds	r3, #7
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	e00c      	b.n	8004876 <RCC_GetFlagStatus+0x32>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800485c:	2b02      	cmp	r3, #2
 800485e:	d108      	bne.n	8004872 <RCC_GetFlagStatus+0x2e>
  {
    statusreg = RCC->BDCR;
 8004860:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004864:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004868:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 800486c:	3306      	adds	r3, #6
 800486e:	6a1b      	ldr	r3, [r3, #32]
 8004870:	e001      	b.n	8004876 <RCC_GetFlagStatus+0x32>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8004872:	4b04      	ldr	r3, [pc, #16]	(8004884 <RCC_GetFlagStatus+0x40>)
 8004874:	6a5b      	ldr	r3, [r3, #36]
 8004876:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 800487a:	fa33 f000 	lsrs.w	r0, r3, r0
 800487e:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004882:	4770      	bx	lr
 8004884:	40021000 	.word	0x40021000

08004888 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8004888:	4a02      	ldr	r2, [pc, #8]	(8004894 <RCC_ClearFlag+0xc>)
 800488a:	6a53      	ldr	r3, [r2, #36]
 800488c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004890:	6253      	str	r3, [r2, #36]
}
 8004892:	4770      	bx	lr
 8004894:	40021000 	.word	0x40021000

08004898 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 8004898:	4b03      	ldr	r3, [pc, #12]	(80048a8 <RCC_GetITStatus+0x10>)
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	4218      	tst	r0, r3
 800489e:	bf0c      	ite	eq
 80048a0:	2000      	moveq	r0, #0
 80048a2:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 80048a4:	4770      	bx	lr
 80048a6:	46c0      	nop			(mov r8, r8)
 80048a8:	40021000 	.word	0x40021000

080048ac <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 80048ac:	4b01      	ldr	r3, [pc, #4]	(80048b4 <RCC_ClearITPendingBit+0x8>)
 80048ae:	7018      	strb	r0, [r3, #0]
}
 80048b0:	4770      	bx	lr
 80048b2:	46c0      	nop			(mov r8, r8)
 80048b4:	4002100a 	.word	0x4002100a

080048b8 <SysTick_CLKSourceConfig>:
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80048b8:	2804      	cmp	r0, #4
 80048ba:	d103      	bne.n	80048c4 <SysTick_CLKSourceConfig+0xc>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80048bc:	4a04      	ldr	r2, [pc, #16]	(80048d0 <SysTick_CLKSourceConfig+0x18>)
 80048be:	6813      	ldr	r3, [r2, #0]
 80048c0:	4303      	orrs	r3, r0
 80048c2:	e003      	b.n	80048cc <SysTick_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80048c4:	4a02      	ldr	r2, [pc, #8]	(80048d0 <SysTick_CLKSourceConfig+0x18>)
 80048c6:	6813      	ldr	r3, [r2, #0]
 80048c8:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 80048cc:	6013      	str	r3, [r2, #0]
  }
}
 80048ce:	4770      	bx	lr
 80048d0:	e000e010 	.word	0xe000e010

080048d4 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 80048d4:	4b01      	ldr	r3, [pc, #4]	(80048dc <SysTick_SetReload+0x8>)
 80048d6:	6058      	str	r0, [r3, #4]
}
 80048d8:	4770      	bx	lr
 80048da:	46c0      	nop			(mov r8, r8)
 80048dc:	e000e010 	.word	0xe000e010

080048e0 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 80048e0:	2801      	cmp	r0, #1
 80048e2:	d103      	bne.n	80048ec <SysTick_CounterCmd+0xc>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 80048e4:	4a08      	ldr	r2, [pc, #32]	(8004908 <SysTick_CounterCmd+0x28>)
 80048e6:	6813      	ldr	r3, [r2, #0]
 80048e8:	4303      	orrs	r3, r0
 80048ea:	e006      	b.n	80048fa <SysTick_CounterCmd+0x1a>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 80048ec:	f110 0f02 	cmn.w	r0, #2	; 0x2
 80048f0:	d105      	bne.n	80048fe <SysTick_CounterCmd+0x1e>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 80048f2:	4a05      	ldr	r2, [pc, #20]	(8004908 <SysTick_CounterCmd+0x28>)
 80048f4:	6813      	ldr	r3, [r2, #0]
 80048f6:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80048fa:	6013      	str	r3, [r2, #0]
 80048fc:	e002      	b.n	8004904 <SysTick_CounterCmd+0x24>
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 80048fe:	4b02      	ldr	r3, [pc, #8]	(8004908 <SysTick_CounterCmd+0x28>)
 8004900:	2200      	movs	r2, #0
 8004902:	609a      	str	r2, [r3, #8]
  }    
}
 8004904:	4770      	bx	lr
 8004906:	46c0      	nop			(mov r8, r8)
 8004908:	e000e010 	.word	0xe000e010

0800490c <SysTick_ITConfig>:
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800490c:	b120      	cbz	r0, 8004918 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800490e:	4a05      	ldr	r2, [pc, #20]	(8004924 <SysTick_ITConfig+0x18>)
 8004910:	6813      	ldr	r3, [r2, #0]
 8004912:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004916:	e003      	b.n	8004920 <SysTick_ITConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8004918:	4a02      	ldr	r2, [pc, #8]	(8004924 <SysTick_ITConfig+0x18>)
 800491a:	6813      	ldr	r3, [r2, #0]
 800491c:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8004920:	6013      	str	r3, [r2, #0]
  }
}
 8004922:	4770      	bx	lr
 8004924:	e000e010 	.word	0xe000e010

08004928 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8004928:	4b01      	ldr	r3, [pc, #4]	(8004930 <SysTick_GetCounter+0x8>)
 800492a:	6898      	ldr	r0, [r3, #8]
}
 800492c:	4770      	bx	lr
 800492e:	46c0      	nop			(mov r8, r8)
 8004930:	e000e010 	.word	0xe000e010

08004934 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8004934:	08c3      	lsrs	r3, r0, #3
 8004936:	2b02      	cmp	r3, #2
*                       - SysTick_FLAG_NOREF
* Output         : None
* Return         : None
*******************************************************************************/
FlagStatus SysTick_GetFlagStatus(u8 SysTick_FLAG)
{
 8004938:	4602      	mov	r2, r0
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 800493a:	d106      	bne.n	800494a <SysTick_GetFlagStatus+0x16>
  {
    statusreg = SysTick->CTRL;
 800493c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004940:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8004944:	330e      	adds	r3, #14
 8004946:	6818      	ldr	r0, [r3, #0]
 8004948:	e001      	b.n	800494e <SysTick_GetFlagStatus+0x1a>
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 800494a:	4b03      	ldr	r3, [pc, #12]	(8004958 <SysTick_GetFlagStatus+0x24>)
 800494c:	68d8      	ldr	r0, [r3, #12]
 800494e:	40d0      	lsrs	r0, r2
 8004950:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004954:	4770      	bx	lr
 8004956:	46c0      	nop			(mov r8, r8)
 8004958:	e000e010 	.word	0xe000e010

0800495c <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 800495c:	8803      	ldrh	r3, [r0, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800495e:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8004960:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8004964:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8004966:	8803      	ldrh	r3, [r0, #0]
 8004968:	88ca      	ldrh	r2, [r1, #6]
 800496a:	b29b      	uxth	r3, r3
 800496c:	4313      	orrs	r3, r2
 800496e:	884a      	ldrh	r2, [r1, #2]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004970:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8004972:	4313      	orrs	r3, r2
 8004974:	b29b      	uxth	r3, r3
 8004976:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8004978:	888b      	ldrh	r3, [r1, #4]
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 800497a:	4a0b      	ldr	r2, [pc, #44]	(80049a8 <TIM_TimeBaseInit+0x4c>)
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800497c:	8583      	strh	r3, [r0, #44]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800497e:	880b      	ldrh	r3, [r1, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004980:	468c      	mov	ip, r1
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8004982:	8503      	strh	r3, [r0, #40]

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8004984:	f04f 0301 	mov.w	r3, #1	; 0x1
 8004988:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 800498a:	4b08      	ldr	r3, [pc, #32]	(80049ac <TIM_TimeBaseInit+0x50>)
 800498c:	4298      	cmp	r0, r3
 800498e:	bf14      	ite	ne
 8004990:	2300      	movne	r3, #0
 8004992:	2301      	moveq	r3, #1
 8004994:	4290      	cmp	r0, r2
 8004996:	bf08      	it	eq
 8004998:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 800499c:	b113      	cbz	r3, 80049a4 <TIM_TimeBaseInit+0x48>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800499e:	f89c 3008 	ldrb.w	r3, [ip, #8]
 80049a2:	8603      	strh	r3, [r0, #48]
  }        
}
 80049a4:	b002      	add	sp, #8
 80049a6:	4770      	bx	lr
 80049a8:	40012c00 	.word	0x40012c00
 80049ac:	40013400 	.word	0x40013400

080049b0 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80049b0:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80049b2:	468c      	mov	ip, r1
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80049b4:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80049b8:	041b      	lsls	r3, r3, #16
 80049ba:	0c1b      	lsrs	r3, r3, #16
 80049bc:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049be:	8c01      	ldrh	r1, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c0:	8883      	ldrh	r3, [r0, #4]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80049c2:	b5f0      	push	{r4, r5, r6, r7, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c4:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049c6:	8b03      	ldrh	r3, [r0, #24]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80049c8:	f8bc 2008 	ldrh.w	r2, [ip, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049cc:	b29e      	uxth	r6, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80049ce:	f8bc 3002 	ldrh.w	r3, [ip, #2]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 80049d2:	f021 0102 	bic.w	r1, r1, #2	; 0x2

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80049d6:	4313      	orrs	r3, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 80049d8:	0409      	lsls	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80049da:	b29b      	uxth	r3, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 80049dc:	0c09      	lsrs	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80049de:	ea43 0401 	orr.w	r4, r3, r1
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80049e2:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80049e6:	f8bc 7000 	ldrh.w	r7, [ip]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80049ea:	8683      	strh	r3, [r0, #52]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80049ec:	4b1a      	ldr	r3, [pc, #104]	(8004a58 <TIM_OC1Init+0xa8>)
 80049ee:	4a1b      	ldr	r2, [pc, #108]	(8004a5c <TIM_OC1Init+0xac>)
 80049f0:	4298      	cmp	r0, r3
 80049f2:	bf14      	ite	ne
 80049f4:	2300      	movne	r3, #0
 80049f6:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80049f8:	b083      	sub	sp, #12
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80049fa:	4290      	cmp	r0, r2
 80049fc:	bf08      	it	eq
 80049fe:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004a02:	9001      	str	r0, [sp, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004a04:	b1eb      	cbz	r3, 8004a42 <TIM_OC1Init+0x92>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8004a06:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8004a0a:	f5a2 5230 	sub.w	r2, r2, #11264	; 0x2c00

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8004a0e:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8004a12:	3a09      	subs	r2, #9
 8004a14:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8004a18:	431a      	orrs	r2, r3

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8004a1a:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8004a1e:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8004a22:	f8bc 2004 	ldrh.w	r2, [ip, #4]

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8004a26:	f647 41ff 	movw	r1, #31999	; 0x7cff

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8004a2a:	ea43 0402 	orr.w	r4, r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004a2e:	f8bc 300e 	ldrh.w	r3, [ip, #14]
 8004a32:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8004a36:	ea05 0101 	and.w	r1, r5, r1

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8004a3e:	ea43 0501 	orr.w	r5, r3, r1
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8004a42:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8004a46:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004a4a:	433b      	orrs	r3, r7

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a4c:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a4e:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a50:	8404      	strh	r4, [r0, #32]
}
 8004a52:	b003      	add	sp, #12
 8004a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a56:	46c0      	nop			(mov r8, r8)
 8004a58:	40013400 	.word	0x40013400
 8004a5c:	40012c00 	.word	0x40012c00

08004a60 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004a60:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004a62:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004a64:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8004a68:	041b      	lsls	r3, r3, #16
 8004a6a:	0c1b      	lsrs	r3, r3, #16
 8004a6c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8004a6e:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a70:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8004a72:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a76:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a78:	8b02      	ldrh	r2, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8004a7a:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a7c:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8004a7e:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8004a80:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8004a82:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8004a86:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8004a88:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8004a8a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004a8e:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8004a90:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004a92:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8004a94:	8703      	strh	r3, [r0, #56]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004a96:	4b1e      	ldr	r3, [pc, #120]	(8004b10 <TIM_OC2Init+0xb0>)
 8004a98:	4a1e      	ldr	r2, [pc, #120]	(8004b14 <TIM_OC2Init+0xb4>)
 8004a9a:	4298      	cmp	r0, r3
 8004a9c:	bf14      	ite	ne
 8004a9e:	2300      	movne	r3, #0
 8004aa0:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004aa2:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004aa4:	4290      	cmp	r0, r2
 8004aa6:	bf08      	it	eq
 8004aa8:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004aac:	9001      	str	r0, [sp, #4]
 8004aae:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004ab0:	b30b      	cbz	r3, 8004af6 <TIM_OC2Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8004ab2:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8004ab6:	f5a2 5232 	sub.w	r2, r2, #11392	; 0x2c80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8004aba:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8004abe:	3a01      	subs	r2, #1
 8004ac0:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8004ac4:	ea42 1203 	orr.w	r2, r2, r3, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8004ac8:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8004acc:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8004ad0:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8004ad4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004ad8:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8004ada:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8004ade:	f247 33ff 	movw	r3, #29695	; 0x73ff
 8004ae2:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8004ae6:	ea43 0382 	orr.w	r3, r3, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8004aea:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8004aee:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8004af0:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 8004af4:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8004af6:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8004afa:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004afe:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8004b02:	b29b      	uxth	r3, r3
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b04:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b06:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b08:	8404      	strh	r4, [r0, #32]
}
 8004b0a:	b003      	add	sp, #12
 8004b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b0e:	46c0      	nop			(mov r8, r8)
 8004b10:	40013400 	.word	0x40013400
 8004b14:	40012c00 	.word	0x40012c00

08004b18 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8004b18:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004b1a:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8004b1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b20:	041b      	lsls	r3, r3, #16
 8004b22:	0c1b      	lsrs	r3, r3, #16
 8004b24:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b26:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b28:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8004b2a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b2e:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b30:	8b82      	ldrh	r2, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8004b32:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b34:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8004b36:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8004b38:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8004b3a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8004b3e:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8004b40:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8004b42:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004b46:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8004b48:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004b4a:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8004b4c:	8783      	strh	r3, [r0, #60]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004b4e:	4b1d      	ldr	r3, [pc, #116]	(8004bc4 <TIM_OC3Init+0xac>)
 8004b50:	4a1d      	ldr	r2, [pc, #116]	(8004bc8 <TIM_OC3Init+0xb0>)
 8004b52:	4298      	cmp	r0, r3
 8004b54:	bf14      	ite	ne
 8004b56:	2300      	movne	r3, #0
 8004b58:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004b5a:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004b5c:	4290      	cmp	r0, r2
 8004b5e:	bf08      	it	eq
 8004b60:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004b64:	9001      	str	r0, [sp, #4]
 8004b66:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004b68:	b30b      	cbz	r3, 8004bae <TIM_OC3Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8004b6a:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8004b6e:	f5a2 5250 	sub.w	r2, r2, #13312	; 0x3400

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8004b72:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8004b76:	3a01      	subs	r2, #1
 8004b78:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8004b7c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8004b80:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8004b84:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8004b88:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8004b8c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004b90:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8004b92:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8004b96:	f644 73ff 	movw	r3, #20479	; 0x4fff
 8004b9a:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8004b9e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8004ba2:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8004ba6:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8004ba8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004bac:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8004bae:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8004bb2:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004bb6:	433b      	orrs	r3, r7
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bb8:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bba:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bbc:	8404      	strh	r4, [r0, #32]
}
 8004bbe:	b003      	add	sp, #12
 8004bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bc2:	46c0      	nop			(mov r8, r8)
 8004bc4:	40013400 	.word	0x40013400
 8004bc8:	40012c00 	.word	0x40012c00

08004bcc <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8004bcc:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004bce:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8004bd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bd4:	041b      	lsls	r3, r3, #16
 8004bd6:	0c1b      	lsrs	r3, r3, #16
 8004bd8:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bda:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004bdc:	b085      	sub	sp, #20

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	9302      	str	r3, [sp, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004be2:	8883      	ldrh	r3, [r0, #4]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8004be4:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004be6:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bea:	8b83      	ldrh	r3, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004bec:	880e      	ldrh	r6, [r1, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bee:	b29d      	uxth	r5, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8004bf0:	88cb      	ldrh	r3, [r1, #6]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8004bf2:	890f      	ldrh	r7, [r1, #8]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8004bf4:	f8a0 3040 	strh.w	r3, [r0, #64]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004bf8:	4b17      	ldr	r3, [pc, #92]	(8004c58 <TIM_OC4Init+0x8c>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8004bfa:	9201      	str	r2, [sp, #4]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004bfc:	4a17      	ldr	r2, [pc, #92]	(8004c5c <TIM_OC4Init+0x90>)
 8004bfe:	4298      	cmp	r0, r3
 8004c00:	bf14      	ite	ne
 8004c02:	2300      	movne	r3, #0
 8004c04:	2301      	moveq	r3, #1
 8004c06:	4290      	cmp	r0, r2
 8004c08:	bf08      	it	eq
 8004c0a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004c0e:	9003      	str	r0, [sp, #12]
 8004c10:	460c      	mov	r4, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004c12:	b13b      	cbz	r3, 8004c24 <TIM_OC4Init+0x58>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8004c14:	ea4f 438c 	mov.w	r3, ip, lsl #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8004c18:	89a2      	ldrh	r2, [r4, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8004c1a:	0c9b      	lsrs	r3, r3, #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8004c1c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004c20:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8004c24:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8004c28:	ea05 0303 	and.w	r3, r5, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004c2c:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8004c30:	b29b      	uxth	r3, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8004c32:	9a02      	ldr	r2, [sp, #8]
    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c34:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8004c38:	8383      	strh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8004c3a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8004c3e:	ea02 0303 	and.w	r3, r2, r3

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8004c42:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8004c46:	9a01      	ldr	r2, [sp, #4]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8004c48:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8004c4a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004c4e:	b29b      	uxth	r3, r3
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c50:	8403      	strh	r3, [r0, #32]
}
 8004c52:	b005      	add	sp, #20
 8004c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c56:	46c0      	nop			(mov r8, r8)
 8004c58:	40013400 	.word	0x40013400
 8004c5c:	40012c00 	.word	0x40012c00

08004c60 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004c60:	880b      	ldrh	r3, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8004c62:	b530      	push	{r4, r5, lr}
 8004c64:	4604      	mov	r4, r0
 8004c66:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004c68:	bb43      	cbnz	r3, 8004cbc <TIM_ICInit+0x5c>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004c6a:	8c23      	ldrh	r3, [r4, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8004c6c:	8849      	ldrh	r1, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004c6e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8004c72:	041b      	lsls	r3, r3, #16
 8004c74:	0c1b      	lsrs	r3, r3, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8004c76:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 8004c7a:	8928      	ldrh	r0, [r5, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004c7c:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 8004c7e:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 8004c80:	8c22      	ldrh	r2, [r4, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004c82:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8004c86:	041b      	lsls	r3, r3, #16
 8004c88:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004c8a:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004c8e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004c92:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004c94:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004c96:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004c98:	f041 0101 	orr.w	r1, r1, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004c9c:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004ca0:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ca2:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004ca4:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8004ca6:	8b23      	ldrh	r3, [r4, #24]
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004ca8:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8004caa:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8004cae:	041b      	lsls	r3, r3, #16
 8004cb0:	0c1b      	lsrs	r3, r3, #16
 8004cb2:	8323      	strh	r3, [r4, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8004cb4:	8b23      	ldrh	r3, [r4, #24]
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	e02e      	b.n	8004d1a <TIM_ICInit+0xba>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8004cbc:	2b04      	cmp	r3, #4
 8004cbe:	d12e      	bne.n	8004d1e <TIM_ICInit+0xbe>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004cc0:	8c23      	ldrh	r3, [r4, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8004cc2:	f8b1 c002 	ldrh.w	ip, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004cc6:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8004cca:	041b      	lsls	r3, r3, #16
 8004ccc:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8004cce:	8888      	ldrh	r0, [r1, #4]
 8004cd0:	8909      	ldrh	r1, [r1, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004cd2:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 8004cd4:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 8004cd6:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004cd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cdc:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004cde:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004ce2:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004ce4:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8004ce6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004cea:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8004cec:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004cee:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8004cf2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004cf6:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8004cf8:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004cfa:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cfe:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004d00:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8004d02:	8b23      	ldrh	r3, [r4, #24]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004d04:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8004d06:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004d0a:	041b      	lsls	r3, r3, #16
 8004d0c:	0c1b      	lsrs	r3, r3, #16
 8004d0e:	8323      	strh	r3, [r4, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8004d10:	8b23      	ldrh	r3, [r4, #24]
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	8323      	strh	r3, [r4, #24]
 8004d1c:	e055      	b.n	8004dca <TIM_ICInit+0x16a>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8004d1e:	2b08      	cmp	r3, #8
 8004d20:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8004d24:	8888      	ldrh	r0, [r1, #4]
 8004d26:	8909      	ldrh	r1, [r1, #8]
 8004d28:	d125      	bne.n	8004d76 <TIM_ICInit+0x116>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8004d2a:	8c23      	ldrh	r3, [r4, #32]
 8004d2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d30:	041b      	lsls	r3, r3, #16
 8004d32:	0c1b      	lsrs	r3, r3, #16
 8004d34:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 8004d36:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 8004d38:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004d3a:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004d3e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004d42:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004d44:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004d46:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004d48:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004d4a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004d4e:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004d52:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004d54:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004d56:	4303      	orrs	r3, r0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004d58:	f442 7280 	orr.w	r2, r2, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004d5c:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer;
 8004d5e:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8004d60:	8ba3      	ldrh	r3, [r4, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004d62:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8004d64:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8004d68:	041b      	lsls	r3, r3, #16
 8004d6a:	0c1b      	lsrs	r3, r3, #16
 8004d6c:	83a3      	strh	r3, [r4, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8004d6e:	8ba3      	ldrh	r3, [r4, #28]
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	4313      	orrs	r3, r2
 8004d74:	e028      	b.n	8004dc8 <TIM_ICInit+0x168>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8004d76:	8c23      	ldrh	r3, [r4, #32]
 8004d78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d7c:	041b      	lsls	r3, r3, #16
 8004d7e:	0c1b      	lsrs	r3, r3, #16
 8004d80:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 8004d82:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 8004d84:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d8a:	051b      	lsls	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004d8c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004d90:	0d1b      	lsrs	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004d92:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004d94:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004d98:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004d9a:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004d9c:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004da0:	ea43 3301 	orr.w	r3, r3, r1, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004da4:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004da6:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004da8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004dac:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer ;
 8004dae:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8004db0:	8ba3      	ldrh	r3, [r4, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004db2:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8004db4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004db8:	041b      	lsls	r3, r3, #16
 8004dba:	0c1b      	lsrs	r3, r3, #16
 8004dbc:	83a3      	strh	r3, [r4, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8004dbe:	8ba3      	ldrh	r3, [r4, #28]
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	83a3      	strh	r3, [r4, #28]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8004dca:	bd30      	pop	{r4, r5, pc}

08004dcc <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8004dcc:	468c      	mov	ip, r1
 8004dce:	b5f0      	push	{r4, r5, r6, r7, lr}
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004dd0:	f8bc 3000 	ldrh.w	r3, [ip]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8004dd4:	884c      	ldrh	r4, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8004dd6:	8889      	ldrh	r1, [r1, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8004dd8:	2c00      	cmp	r4, #0
 8004dda:	bf0c      	ite	eq
 8004ddc:	2702      	moveq	r7, #2
 8004dde:	2700      	movne	r7, #0
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8004de0:	2901      	cmp	r1, #1
 8004de2:	bf0c      	ite	eq
 8004de4:	2602      	moveq	r6, #2
 8004de6:	2601      	movne	r6, #1
 8004de8:	f8bc 5008 	ldrh.w	r5, [ip, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d14b      	bne.n	8004e88 <TIM_PWMIConfig+0xbc>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004df0:	8c03      	ldrh	r3, [r0, #32]
 8004df2:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8004df6:	041b      	lsls	r3, r3, #16
 8004df8:	0c1b      	lsrs	r3, r3, #16
 8004dfa:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8004dfc:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8004dfe:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004e00:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8004e04:	041b      	lsls	r3, r3, #16
 8004e06:	0c1b      	lsrs	r3, r3, #16
 8004e08:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004e0c:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004e10:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004e12:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004e14:	430b      	orrs	r3, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004e16:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004e18:	f044 0101 	orr.w	r1, r4, #1	; 0x1
 8004e1c:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e1e:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004e20:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8004e22:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004e24:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8004e28:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8004e2c:	041b      	lsls	r3, r3, #16
 8004e2e:	0c1b      	lsrs	r3, r3, #16
 8004e30:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8004e32:	8b03      	ldrh	r3, [r0, #24]
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	430b      	orrs	r3, r1
 8004e38:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004e3a:	8c03      	ldrh	r3, [r0, #32]
 8004e3c:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8004e40:	041b      	lsls	r3, r3, #16
 8004e42:	0c1b      	lsrs	r3, r3, #16
 8004e44:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8004e46:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8004e48:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004e4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e4e:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004e50:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004e54:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004e56:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8004e58:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004e5c:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8004e5e:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004e60:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8004e64:	ea43 2306 	orr.w	r3, r3, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004e68:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e6c:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004e6e:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8004e70:	8b03      	ldrh	r3, [r0, #24]
 8004e72:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004e76:	041b      	lsls	r3, r3, #16
 8004e78:	0c1b      	lsrs	r3, r3, #16
 8004e7a:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8004e7c:	8b03      	ldrh	r3, [r0, #24]
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	e04c      	b.n	8004f22 <TIM_PWMIConfig+0x156>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004e88:	8c03      	ldrh	r3, [r0, #32]
 8004e8a:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8004e8e:	041b      	lsls	r3, r3, #16
 8004e90:	0c1b      	lsrs	r3, r3, #16
 8004e92:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8004e94:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8004e96:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004e98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e9c:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004e9e:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004ea2:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004ea4:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8004ea6:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004eaa:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8004eac:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004eae:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8004eb2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004eb6:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8004eb8:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004eba:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ebe:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004ec0:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8004ec2:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004ec4:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8004ec8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004ecc:	041b      	lsls	r3, r3, #16
 8004ece:	0c1b      	lsrs	r3, r3, #16
 8004ed0:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8004ed2:	8b03      	ldrh	r3, [r0, #24]
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004ede:	8c03      	ldrh	r3, [r0, #32]
 8004ee0:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8004ee4:	041b      	lsls	r3, r3, #16
 8004ee6:	0c1b      	lsrs	r3, r3, #16
 8004ee8:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8004eea:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8004eec:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004eee:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8004ef2:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004ef4:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004ef8:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004efa:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004efc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004f00:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004f02:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004f04:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004f08:	4333      	orrs	r3, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8004f0a:	433a      	orrs	r2, r7

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f0c:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004f0e:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8004f10:	8b03      	ldrh	r3, [r0, #24]
 8004f12:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8004f16:	041b      	lsls	r3, r3, #16
 8004f18:	0c1b      	lsrs	r3, r3, #16
 8004f1a:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8004f1c:	8b03      	ldrh	r3, [r0, #24]
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	430b      	orrs	r3, r1
 8004f22:	8303      	strh	r3, [r0, #24]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8004f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f26:	46c0      	nop			(mov r8, r8)

08004f28 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8004f28:	880a      	ldrh	r2, [r1, #0]
 8004f2a:	884b      	ldrh	r3, [r1, #2]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	888a      	ldrh	r2, [r1, #4]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	88ca      	ldrh	r2, [r1, #6]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	890a      	ldrh	r2, [r1, #8]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	894a      	ldrh	r2, [r1, #10]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	898a      	ldrh	r2, [r1, #12]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	f8a0 3044 	strh.w	r3, [r0, #68]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;

}
 8004f48:	4770      	bx	lr
 8004f4a:	46c0      	nop			(mov r8, r8)

08004f4c <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8004f4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004f50:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8004f52:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004f56:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8004f58:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8004f5a:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	7203      	strb	r3, [r0, #8]
}
 8004f60:	4770      	bx	lr
 8004f62:	46c0      	nop			(mov r8, r8)

08004f64 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8004f64:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004f68:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8004f6a:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8004f6c:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8004f6e:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8004f70:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8004f72:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8004f74:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8004f76:	81c3      	strh	r3, [r0, #14]
}
 8004f78:	4770      	bx	lr
 8004f7a:	46c0      	nop			(mov r8, r8)

08004f7c <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8004f7c:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004f80:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8004f82:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8004f84:	f04f 0301 	mov.w	r3, #1	; 0x1
 8004f88:	8083      	strh	r3, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8004f8a:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004f8e:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8004f90:	8103      	strh	r3, [r0, #8]
}
 8004f92:	4770      	bx	lr

08004f94 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8004f94:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004f98:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8004f9a:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8004f9c:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8004f9e:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8004fa0:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8004fa2:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8004fa4:	8183      	strh	r3, [r0, #12]
}
 8004fa6:	4770      	bx	lr

08004fa8 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004fa8:	b121      	cbz	r1, 8004fb4 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8004faa:	8803      	ldrh	r3, [r0, #0]
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004fb2:	e004      	b.n	8004fbe <TIM_Cmd+0x16>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8004fb4:	8803      	ldrh	r3, [r0, #0]
 8004fb6:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8004fba:	059b      	lsls	r3, r3, #22
 8004fbc:	0d9b      	lsrs	r3, r3, #22
 8004fbe:	8003      	strh	r3, [r0, #0]
  }
}
 8004fc0:	4770      	bx	lr
 8004fc2:	46c0      	nop			(mov r8, r8)

08004fc4 <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004fc4:	b129      	cbz	r1, 8004fd2 <TIM_CtrlPWMOutputs+0xe>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8004fc6:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004fd0:	e003      	b.n	8004fda <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8004fd2:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 8004fd6:	045b      	lsls	r3, r3, #17
 8004fd8:	0c5b      	lsrs	r3, r3, #17
 8004fda:	f8a0 3044 	strh.w	r3, [r0, #68]
  }  
}
 8004fde:	4770      	bx	lr

08004fe0 <TIM_ITConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004fe0:	b122      	cbz	r2, 8004fec <TIM_ITConfig+0xc>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8004fe2:	8983      	ldrh	r3, [r0, #12]
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	ea41 0303 	orr.w	r3, r1, r3
 8004fea:	e003      	b.n	8004ff4 <TIM_ITConfig+0x14>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8004fec:	8983      	ldrh	r3, [r0, #12]
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	ea23 0301 	bic.w	r3, r3, r1
 8004ff4:	8183      	strh	r3, [r0, #12]
  }
}
 8004ff6:	4770      	bx	lr

08004ff8 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8004ff8:	8281      	strh	r1, [r0, #20]
}
 8004ffa:	4770      	bx	lr

08004ffc <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	f8a0 2048 	strh.w	r2, [r0, #72]
}
 8005002:	4770      	bx	lr

08005004 <TIM_DMACmd>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005004:	b122      	cbz	r2, 8005010 <TIM_DMACmd+0xc>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8005006:	8983      	ldrh	r3, [r0, #12]
 8005008:	b29b      	uxth	r3, r3
 800500a:	ea41 0303 	orr.w	r3, r1, r3
 800500e:	e003      	b.n	8005018 <TIM_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8005010:	8983      	ldrh	r3, [r0, #12]
 8005012:	b29b      	uxth	r3, r3
 8005014:	ea23 0301 	bic.w	r3, r3, r1
 8005018:	8183      	strh	r3, [r0, #12]
  }
}
 800501a:	4770      	bx	lr

0800501c <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 800501c:	8903      	ldrh	r3, [r0, #8]
 800501e:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005022:	041b      	lsls	r3, r3, #16
 8005024:	0c1b      	lsrs	r3, r3, #16
 8005026:	8103      	strh	r3, [r0, #8]
}
 8005028:	4770      	bx	lr
 800502a:	46c0      	nop			(mov r8, r8)

0800502c <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800502c:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 800502e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005032:	041b      	lsls	r3, r3, #16
 8005034:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005036:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005038:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800503a:	8903      	ldrh	r3, [r0, #8]
 800503c:	b29b      	uxth	r3, r3
 800503e:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 8005042:	8103      	strh	r3, [r0, #8]
}
 8005044:	4770      	bx	lr
 8005046:	46c0      	nop			(mov r8, r8)

08005048 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8005048:	b510      	push	{r4, lr}
 800504a:	460c      	mov	r4, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 800504c:	2c60      	cmp	r4, #96
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 800504e:	4611      	mov	r1, r2
 8005050:	469c      	mov	ip, r3
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005052:	d11a      	bne.n	800508a <TIM_TIxExternalClockConfig+0x42>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005054:	8c03      	ldrh	r3, [r0, #32]
 8005056:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800505a:	041b      	lsls	r3, r3, #16
 800505c:	0c1b      	lsrs	r3, r3, #16
 800505e:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005060:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005062:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005064:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005068:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800506c:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800506e:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005070:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005072:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005074:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005078:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 800507c:	ea43 330c 	orr.w	r3, r3, ip, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005080:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005084:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005086:	b292      	uxth	r2, r2
 8005088:	e017      	b.n	80050ba <TIM_TIxExternalClockConfig+0x72>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800508a:	8c03      	ldrh	r3, [r0, #32]
 800508c:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005090:	041b      	lsls	r3, r3, #16
 8005092:	0c1b      	lsrs	r3, r3, #16
 8005094:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005096:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005098:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800509a:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800509e:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80050a0:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80050a4:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80050a6:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80050a8:	f043 0301 	orr.w	r3, r3, #1	; 0x1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80050ac:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80050ae:	ea43 130c 	orr.w	r3, r3, ip, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80050b2:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80050b6:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80050b8:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050ba:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80050bc:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050be:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80050c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050c4:	041b      	lsls	r3, r3, #16
 80050c6:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80050c8:	ea44 0303 	orr.w	r3, r4, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050cc:	8103      	strh	r3, [r0, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80050ce:	8903      	ldrh	r3, [r0, #8]
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 80050d6:	8103      	strh	r3, [r0, #8]
}
 80050d8:	bd10      	pop	{r4, pc}
 80050da:	46c0      	nop			(mov r8, r8)

080050dc <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 80050dc:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 80050e0:	fa5f fc8c 	uxtb.w	ip, ip
 80050e4:	ea41 010c 	orr.w	r1, r1, ip
 80050e8:	430a      	orrs	r2, r1
 80050ea:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80050ee:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050f0:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050f2:	8903      	ldrh	r3, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 80050f4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80050f8:	041b      	lsls	r3, r3, #16
 80050fa:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 80050fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005100:	8103      	strh	r3, [r0, #8]
}
 8005102:	4770      	bx	lr

08005104 <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005104:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005108:	fa5f fc8c 	uxtb.w	ip, ip
 800510c:	ea41 010c 	orr.w	r1, r1, ip
 8005110:	430a      	orrs	r2, r1
 8005112:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005116:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005118:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 800511a:	8903      	ldrh	r3, [r0, #8]
 800511c:	b29b      	uxth	r3, r3
 800511e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005122:	8103      	strh	r3, [r0, #8]
}
 8005124:	4770      	bx	lr
 8005126:	46c0      	nop			(mov r8, r8)

08005128 <TIM_ETRConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005128:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 800512c:	fa5f fc8c 	uxtb.w	ip, ip
 8005130:	ea41 010c 	orr.w	r1, r1, ip
 8005134:	430a      	orrs	r2, r1
 8005136:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800513a:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800513c:	8102      	strh	r2, [r0, #8]
}
 800513e:	4770      	bx	lr

08005140 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8005140:	8501      	strh	r1, [r0, #40]

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8005142:	8282      	strh	r2, [r0, #20]
}
 8005144:	4770      	bx	lr
 8005146:	46c0      	nop			(mov r8, r8)

08005148 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8005148:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 800514a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800514e:	059b      	lsls	r3, r3, #22
 8005150:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8005152:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8005154:	8001      	strh	r1, [r0, #0]
}
 8005156:	4770      	bx	lr

08005158 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005158:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 800515a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800515e:	041b      	lsls	r3, r3, #16
 8005160:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005162:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005164:	8101      	strh	r1, [r0, #8]
}
 8005166:	4770      	bx	lr

08005168 <TIM_EncoderInterfaceConfig>:
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005168:	f8b0 c008 	ldrh.w	ip, [r0, #8]
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 800516c:	b530      	push	{r4, r5, lr}

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800516e:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005170:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005172:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005176:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 800517a:	f024 0403 	bic.w	r4, r4, #3	; 0x3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 800517e:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005180:	f02c 0c07 	bic.w	ip, ip, #7	; 0x7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005184:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005186:	0c2d      	lsrs	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005188:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 800518c:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 800518e:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005190:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8005194:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005198:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 800519c:	ea41 010c 	orr.w	r1, r1, ip

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80051a0:	f044 0401 	orr.w	r4, r4, #1	; 0x1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80051a4:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051a6:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80051a8:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051aa:	8402      	strh	r2, [r0, #32]
}
 80051ac:	bd30      	pop	{r4, r5, pc}
 80051ae:	46c0      	nop			(mov r8, r8)

080051b0 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 80051b0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 80051b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051b6:	041b      	lsls	r3, r3, #16
 80051b8:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80051ba:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80051bc:	8301      	strh	r1, [r0, #24]
}
 80051be:	4770      	bx	lr

080051c0 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 80051c0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 80051c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051c6:	041b      	lsls	r3, r3, #16
 80051c8:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 80051ca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80051ce:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80051d0:	8303      	strh	r3, [r0, #24]
}
 80051d2:	4770      	bx	lr

080051d4 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 80051d4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 80051d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051da:	041b      	lsls	r3, r3, #16
 80051dc:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 80051de:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80051e0:	8381      	strh	r1, [r0, #28]
}
 80051e2:	4770      	bx	lr

080051e4 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80051e4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 80051e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051ea:	041b      	lsls	r3, r3, #16
 80051ec:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 80051ee:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80051f2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80051f4:	8383      	strh	r3, [r0, #28]
}
 80051f6:	4770      	bx	lr

080051f8 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80051f8:	b121      	cbz	r1, 8005204 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 80051fa:	8803      	ldrh	r3, [r0, #0]
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005202:	e004      	b.n	800520e <TIM_ARRPreloadConfig+0x16>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8005204:	8803      	ldrh	r3, [r0, #0]
 8005206:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800520a:	059b      	lsls	r3, r3, #22
 800520c:	0d9b      	lsrs	r3, r3, #22
 800520e:	8003      	strh	r3, [r0, #0]
  }
}
 8005210:	4770      	bx	lr
 8005212:	46c0      	nop			(mov r8, r8)

08005214 <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005214:	b121      	cbz	r1, 8005220 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8005216:	8883      	ldrh	r3, [r0, #4]
 8005218:	b29b      	uxth	r3, r3
 800521a:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 800521e:	e004      	b.n	800522a <TIM_SelectCOM+0x16>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8005220:	8883      	ldrh	r3, [r0, #4]
 8005222:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005226:	041b      	lsls	r3, r3, #16
 8005228:	0c1b      	lsrs	r3, r3, #16
 800522a:	8083      	strh	r3, [r0, #4]
  }
}
 800522c:	4770      	bx	lr
 800522e:	46c0      	nop			(mov r8, r8)

08005230 <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005230:	b121      	cbz	r1, 800523c <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8005232:	8883      	ldrh	r3, [r0, #4]
 8005234:	b29b      	uxth	r3, r3
 8005236:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 800523a:	e004      	b.n	8005246 <TIM_SelectCCDMA+0x16>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 800523c:	8883      	ldrh	r3, [r0, #4]
 800523e:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005242:	041b      	lsls	r3, r3, #16
 8005244:	0c1b      	lsrs	r3, r3, #16
 8005246:	8083      	strh	r3, [r0, #4]
  }
}
 8005248:	4770      	bx	lr
 800524a:	46c0      	nop			(mov r8, r8)

0800524c <TIM_CCPreloadControl>:
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800524c:	b121      	cbz	r1, 8005258 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 800524e:	8883      	ldrh	r3, [r0, #4]
 8005250:	b29b      	uxth	r3, r3
 8005252:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005256:	e004      	b.n	8005262 <TIM_CCPreloadControl+0x16>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8005258:	8883      	ldrh	r3, [r0, #4]
 800525a:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800525e:	041b      	lsls	r3, r3, #16
 8005260:	0c1b      	lsrs	r3, r3, #16
 8005262:	8083      	strh	r3, [r0, #4]
  }
}
 8005264:	4770      	bx	lr
 8005266:	46c0      	nop			(mov r8, r8)

08005268 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005268:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 800526a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 800526e:	041b      	lsls	r3, r3, #16
 8005270:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8005272:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005274:	8301      	strh	r1, [r0, #24]
}
 8005276:	4770      	bx	lr

08005278 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005278:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 800527a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800527e:	041b      	lsls	r3, r3, #16
 8005280:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8005282:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005286:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005288:	8303      	strh	r3, [r0, #24]
}
 800528a:	4770      	bx	lr

0800528c <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800528c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 800528e:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005292:	041b      	lsls	r3, r3, #16
 8005294:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8005296:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005298:	8381      	strh	r1, [r0, #28]
}
 800529a:	4770      	bx	lr

0800529c <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800529c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 800529e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052a2:	041b      	lsls	r3, r3, #16
 80052a4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 80052a6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80052aa:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80052ac:	8383      	strh	r3, [r0, #28]
}
 80052ae:	4770      	bx	lr

080052b0 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80052b0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 80052b2:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 80052b6:	041b      	lsls	r3, r3, #16
 80052b8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 80052ba:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80052bc:	8301      	strh	r1, [r0, #24]
}
 80052be:	4770      	bx	lr

080052c0 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80052c0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 80052c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052c6:	041b      	lsls	r3, r3, #16
 80052c8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 80052ca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80052ce:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80052d0:	8303      	strh	r3, [r0, #24]
}
 80052d2:	4770      	bx	lr

080052d4 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80052d4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 80052d6:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 80052da:	041b      	lsls	r3, r3, #16
 80052dc:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 80052de:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80052e0:	8381      	strh	r1, [r0, #28]
}
 80052e2:	4770      	bx	lr

080052e4 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80052e4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 80052e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052ea:	041b      	lsls	r3, r3, #16
 80052ec:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 80052ee:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80052f2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80052f4:	8383      	strh	r3, [r0, #28]
}
 80052f6:	4770      	bx	lr

080052f8 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80052f8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 80052fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052fe:	041b      	lsls	r3, r3, #16
 8005300:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8005302:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005304:	8301      	strh	r1, [r0, #24]
}
 8005306:	4770      	bx	lr

08005308 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005308:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 800530a:	045b      	lsls	r3, r3, #17
 800530c:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 800530e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005312:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005314:	8303      	strh	r3, [r0, #24]
}
 8005316:	4770      	bx	lr

08005318 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005318:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 800531a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800531e:	041b      	lsls	r3, r3, #16
 8005320:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8005322:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005324:	8381      	strh	r1, [r0, #28]
}
 8005326:	4770      	bx	lr

08005328 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005328:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 800532a:	045b      	lsls	r3, r3, #17
 800532c:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 800532e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005332:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005334:	8383      	strh	r3, [r0, #28]
}
 8005336:	4770      	bx	lr

08005338 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005338:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 800533a:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 800533e:	041b      	lsls	r3, r3, #16
 8005340:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8005342:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005344:	8401      	strh	r1, [r0, #32]
}
 8005346:	4770      	bx	lr

08005348 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8005348:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 800534a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 800534e:	041b      	lsls	r3, r3, #16
 8005350:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8005352:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005354:	8401      	strh	r1, [r0, #32]
}
 8005356:	4770      	bx	lr

08005358 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005358:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 800535a:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 800535e:	041b      	lsls	r3, r3, #16
 8005360:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8005362:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005366:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005368:	8403      	strh	r3, [r0, #32]
}
 800536a:	4770      	bx	lr

0800536c <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 800536c:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 800536e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005372:	041b      	lsls	r3, r3, #16
 8005374:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8005376:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800537a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800537c:	8403      	strh	r3, [r0, #32]
}
 800537e:	4770      	bx	lr

08005380 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005380:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8005382:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005386:	041b      	lsls	r3, r3, #16
 8005388:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 800538a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800538e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005390:	8403      	strh	r3, [r0, #32]
}
 8005392:	4770      	bx	lr

08005394 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8005394:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8005396:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800539a:	041b      	lsls	r3, r3, #16
 800539c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 800539e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80053a2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80053a4:	8403      	strh	r3, [r0, #32]
}
 80053a6:	4770      	bx	lr

080053a8 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80053a8:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 80053aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053ae:	041b      	lsls	r3, r3, #16
 80053b0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 80053b2:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80053b6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80053b8:	8403      	strh	r3, [r0, #32]
}
 80053ba:	4770      	bx	lr

080053bc <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 80053bc:	2301      	movs	r3, #1
 80053be:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 80053c0:	408a      	lsls	r2, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 80053c2:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 80053c6:	fa1f fc8c 	uxth.w	ip, ip
 80053ca:	ea2c 0c03 	bic.w	ip, ip, r3
 80053ce:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 80053d2:	8c03      	ldrh	r3, [r0, #32]
 80053d4:	431a      	orrs	r2, r3
 80053d6:	b292      	uxth	r2, r2
 80053d8:	8402      	strh	r2, [r0, #32]
}
 80053da:	4770      	bx	lr

080053dc <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 80053dc:	2304      	movs	r3, #4
 80053de:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 80053e0:	408a      	lsls	r2, r1
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 80053e2:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 80053e6:	fa1f fc8c 	uxth.w	ip, ip
 80053ea:	ea2c 0c03 	bic.w	ip, ip, r3
 80053ee:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 80053f2:	8c03      	ldrh	r3, [r0, #32]
 80053f4:	431a      	orrs	r2, r3
 80053f6:	b292      	uxth	r2, r2
 80053f8:	8402      	strh	r2, [r0, #32]
}
 80053fa:	4770      	bx	lr

080053fc <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 80053fc:	2301      	movs	r3, #1
 80053fe:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005400:	4694      	mov	ip, r2
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005402:	8c02      	ldrh	r2, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005404:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005406:	b292      	uxth	r2, r2
 8005408:	ea22 0203 	bic.w	r2, r2, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 800540c:	2908      	cmp	r1, #8
 800540e:	bf14      	ite	ne
 8005410:	2300      	movne	r3, #0
 8005412:	2301      	moveq	r3, #1
 8005414:	2900      	cmp	r1, #0
 8005416:	bf08      	it	eq
 8005418:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 800541c:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 800541e:	8402      	strh	r2, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005420:	b16b      	cbz	r3, 800543e <TIM_SelectOCxM+0x42>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8005422:	f110 0218 	adds.w	r2, r0, #24	; 0x18
 8005426:	0849      	lsrs	r1, r1, #1
 8005428:	5850      	ldr	r0, [r2, r1]
 800542a:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800542e:	ea00 0303 	and.w	r3, r0, r3
 8005432:	5053      	str	r3, [r2, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8005434:	5853      	ldr	r3, [r2, r1]
 8005436:	ea43 030c 	orr.w	r3, r3, ip
 800543a:	5053      	str	r3, [r2, r1]
 800543c:	e010      	b.n	8005460 <TIM_SelectOCxM+0x64>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 800543e:	9801      	ldr	r0, [sp, #4]
 8005440:	1f0a      	subs	r2, r1, #4
 8005442:	b292      	uxth	r2, r2
 8005444:	3018      	adds	r0, #24
 8005446:	0852      	lsrs	r2, r2, #1
 8005448:	5881      	ldr	r1, [r0, r2]
 800544a:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800544e:	ea01 0303 	and.w	r3, r1, r3
 8005452:	5083      	str	r3, [r0, r2]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8005454:	5881      	ldr	r1, [r0, r2]
 8005456:	ea4f 230c 	mov.w	r3, ip, lsl #8
 800545a:	b29b      	uxth	r3, r3
 800545c:	4319      	orrs	r1, r3
 800545e:	5081      	str	r1, [r0, r2]
  }
}
 8005460:	b002      	add	sp, #8
 8005462:	4770      	bx	lr

08005464 <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005464:	b121      	cbz	r1, 8005470 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8005466:	8803      	ldrh	r3, [r0, #0]
 8005468:	b29b      	uxth	r3, r3
 800546a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800546e:	e004      	b.n	800547a <TIM_UpdateDisableConfig+0x16>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8005470:	8803      	ldrh	r3, [r0, #0]
 8005472:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005476:	059b      	lsls	r3, r3, #22
 8005478:	0d9b      	lsrs	r3, r3, #22
 800547a:	8003      	strh	r3, [r0, #0]
  }
}
 800547c:	4770      	bx	lr
 800547e:	46c0      	nop			(mov r8, r8)

08005480 <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8005480:	b121      	cbz	r1, 800548c <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8005482:	8803      	ldrh	r3, [r0, #0]
 8005484:	b29b      	uxth	r3, r3
 8005486:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 800548a:	e004      	b.n	8005496 <TIM_UpdateRequestConfig+0x16>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 800548c:	8803      	ldrh	r3, [r0, #0]
 800548e:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005492:	059b      	lsls	r3, r3, #22
 8005494:	0d9b      	lsrs	r3, r3, #22
 8005496:	8003      	strh	r3, [r0, #0]
  }
}
 8005498:	4770      	bx	lr
 800549a:	46c0      	nop			(mov r8, r8)

0800549c <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800549c:	b121      	cbz	r1, 80054a8 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 800549e:	8883      	ldrh	r3, [r0, #4]
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054a6:	e004      	b.n	80054b2 <TIM_SelectHallSensor+0x16>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 80054a8:	8883      	ldrh	r3, [r0, #4]
 80054aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054ae:	041b      	lsls	r3, r3, #16
 80054b0:	0c1b      	lsrs	r3, r3, #16
 80054b2:	8083      	strh	r3, [r0, #4]
  }
}
 80054b4:	4770      	bx	lr
 80054b6:	46c0      	nop			(mov r8, r8)

080054b8 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 80054b8:	8803      	ldrh	r3, [r0, #0]
 80054ba:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80054be:	059b      	lsls	r3, r3, #22
 80054c0:	0d9b      	lsrs	r3, r3, #22
 80054c2:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 80054c4:	8803      	ldrh	r3, [r0, #0]
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	4319      	orrs	r1, r3
 80054ca:	8001      	strh	r1, [r0, #0]
}
 80054cc:	4770      	bx	lr
 80054ce:	46c0      	nop			(mov r8, r8)

080054d0 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 80054d0:	8883      	ldrh	r3, [r0, #4]
 80054d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054d6:	041b      	lsls	r3, r3, #16
 80054d8:	0c1b      	lsrs	r3, r3, #16
 80054da:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 80054dc:	8883      	ldrh	r3, [r0, #4]
 80054de:	b29b      	uxth	r3, r3
 80054e0:	4319      	orrs	r1, r3
 80054e2:	8081      	strh	r1, [r0, #4]
}
 80054e4:	4770      	bx	lr
 80054e6:	46c0      	nop			(mov r8, r8)

080054e8 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 80054e8:	8903      	ldrh	r3, [r0, #8]
 80054ea:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 80054ee:	041b      	lsls	r3, r3, #16
 80054f0:	0c1b      	lsrs	r3, r3, #16
 80054f2:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80054f4:	8903      	ldrh	r3, [r0, #8]
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	4319      	orrs	r1, r3
 80054fa:	8101      	strh	r1, [r0, #8]
}
 80054fc:	4770      	bx	lr
 80054fe:	46c0      	nop			(mov r8, r8)

08005500 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8005500:	8903      	ldrh	r3, [r0, #8]
 8005502:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005506:	041b      	lsls	r3, r3, #16
 8005508:	0c1b      	lsrs	r3, r3, #16
 800550a:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 800550c:	8903      	ldrh	r3, [r0, #8]
 800550e:	b29b      	uxth	r3, r3
 8005510:	4319      	orrs	r1, r3
 8005512:	8101      	strh	r1, [r0, #8]
}
 8005514:	4770      	bx	lr
 8005516:	46c0      	nop			(mov r8, r8)

08005518 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8005518:	8481      	strh	r1, [r0, #36]
}
 800551a:	4770      	bx	lr

0800551c <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 800551c:	8581      	strh	r1, [r0, #44]
}
 800551e:	4770      	bx	lr

08005520 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8005520:	8681      	strh	r1, [r0, #52]
}
 8005522:	4770      	bx	lr

08005524 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8005524:	8701      	strh	r1, [r0, #56]
}
 8005526:	4770      	bx	lr

08005528 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8005528:	8781      	strh	r1, [r0, #60]
}
 800552a:	4770      	bx	lr

0800552c <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 800552c:	f8a0 1040 	strh.w	r1, [r0, #64]
}
 8005530:	4770      	bx	lr
 8005532:	46c0      	nop			(mov r8, r8)

08005534 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005534:	8b03      	ldrh	r3, [r0, #24]
 8005536:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800553a:	041b      	lsls	r3, r3, #16
 800553c:	0c1b      	lsrs	r3, r3, #16
 800553e:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005540:	8b03      	ldrh	r3, [r0, #24]
 8005542:	b29b      	uxth	r3, r3
 8005544:	4319      	orrs	r1, r3
 8005546:	8301      	strh	r1, [r0, #24]
}
 8005548:	4770      	bx	lr
 800554a:	46c0      	nop			(mov r8, r8)

0800554c <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800554c:	8b03      	ldrh	r3, [r0, #24]
 800554e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005552:	041b      	lsls	r3, r3, #16
 8005554:	0c1b      	lsrs	r3, r3, #16
 8005556:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005558:	8b03      	ldrh	r3, [r0, #24]
 800555a:	b29b      	uxth	r3, r3
 800555c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005560:	b29b      	uxth	r3, r3
 8005562:	8303      	strh	r3, [r0, #24]
}
 8005564:	4770      	bx	lr
 8005566:	46c0      	nop			(mov r8, r8)

08005568 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005568:	8b83      	ldrh	r3, [r0, #28]
 800556a:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800556e:	041b      	lsls	r3, r3, #16
 8005570:	0c1b      	lsrs	r3, r3, #16
 8005572:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005574:	8b83      	ldrh	r3, [r0, #28]
 8005576:	b29b      	uxth	r3, r3
 8005578:	4319      	orrs	r1, r3
 800557a:	8381      	strh	r1, [r0, #28]
}
 800557c:	4770      	bx	lr
 800557e:	46c0      	nop			(mov r8, r8)

08005580 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005580:	8b83      	ldrh	r3, [r0, #28]
 8005582:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005586:	041b      	lsls	r3, r3, #16
 8005588:	0c1b      	lsrs	r3, r3, #16
 800558a:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 800558c:	8b83      	ldrh	r3, [r0, #28]
 800558e:	b29b      	uxth	r3, r3
 8005590:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005594:	b29b      	uxth	r3, r3
 8005596:	8383      	strh	r3, [r0, #28]
}
 8005598:	4770      	bx	lr
 800559a:	46c0      	nop			(mov r8, r8)

0800559c <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 800559c:	8803      	ldrh	r3, [r0, #0]
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 80055a2:	8803      	ldrh	r3, [r0, #0]
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	4319      	orrs	r1, r3
 80055a8:	8001      	strh	r1, [r0, #0]
}
 80055aa:	4770      	bx	lr

080055ac <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 80055ac:	8e80      	ldrh	r0, [r0, #52]
 80055ae:	b280      	uxth	r0, r0
}
 80055b0:	4770      	bx	lr
 80055b2:	46c0      	nop			(mov r8, r8)

080055b4 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 80055b4:	8f00      	ldrh	r0, [r0, #56]
 80055b6:	b280      	uxth	r0, r0
}
 80055b8:	4770      	bx	lr
 80055ba:	46c0      	nop			(mov r8, r8)

080055bc <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 80055bc:	8f80      	ldrh	r0, [r0, #60]
 80055be:	b280      	uxth	r0, r0
}
 80055c0:	4770      	bx	lr
 80055c2:	46c0      	nop			(mov r8, r8)

080055c4 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 80055c4:	f8b0 0040 	ldrh.w	r0, [r0, #64]
 80055c8:	b280      	uxth	r0, r0
}
 80055ca:	4770      	bx	lr

080055cc <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 80055cc:	8c80      	ldrh	r0, [r0, #36]
 80055ce:	b280      	uxth	r0, r0
}
 80055d0:	4770      	bx	lr
 80055d2:	46c0      	nop			(mov r8, r8)

080055d4 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 80055d4:	8d00      	ldrh	r0, [r0, #40]
 80055d6:	b280      	uxth	r0, r0
}
 80055d8:	4770      	bx	lr
 80055da:	46c0      	nop			(mov r8, r8)

080055dc <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 80055dc:	8a03      	ldrh	r3, [r0, #16]
 80055de:	4219      	tst	r1, r3
 80055e0:	bf0c      	ite	eq
 80055e2:	2000      	moveq	r0, #0
 80055e4:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80055e6:	4770      	bx	lr

080055e8 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 80055e8:	ea6f 0101 	mvn.w	r1, r1
 80055ec:	b289      	uxth	r1, r1
 80055ee:	8201      	strh	r1, [r0, #16]
}
 80055f0:	4770      	bx	lr
 80055f2:	46c0      	nop			(mov r8, r8)

080055f4 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80055f4:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 80055f6:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 80055f8:	4219      	tst	r1, r3
 80055fa:	bf0c      	ite	eq
 80055fc:	2000      	moveq	r0, #0
 80055fe:	2001      	movne	r0, #1
 8005600:	4211      	tst	r1, r2
 8005602:	bf0c      	ite	eq
 8005604:	2000      	moveq	r0, #0
 8005606:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800560a:	4770      	bx	lr

0800560c <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 800560c:	ea6f 0101 	mvn.w	r1, r1
 8005610:	b289      	uxth	r1, r1
 8005612:	8201      	strh	r1, [r0, #16]
}
 8005614:	4770      	bx	lr
 8005616:	46c0      	nop			(mov r8, r8)

08005618 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005618:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 800561a:	4b2f      	ldr	r3, [pc, #188]	(80056d8 <TIM_DeInit+0xc0>)
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 800561c:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 800561e:	4298      	cmp	r0, r3
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005620:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005622:	d037      	beq.n	8005694 <TIM_DeInit+0x7c>
 8005624:	d80b      	bhi.n	800563e <TIM_DeInit+0x26>
 8005626:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800562a:	4298      	cmp	r0, r3
 800562c:	d026      	beq.n	800567c <TIM_DeInit+0x64>
 800562e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005632:	4298      	cmp	r0, r3
 8005634:	d028      	beq.n	8005688 <TIM_DeInit+0x70>
 8005636:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800563a:	d14a      	bne.n	80056d2 <TIM_DeInit+0xba>
 800563c:	e018      	b.n	8005670 <TIM_DeInit+0x58>
 800563e:	4b27      	ldr	r3, [pc, #156]	(80056dc <TIM_DeInit+0xc4>)
 8005640:	4298      	cmp	r0, r3
 8005642:	d033      	beq.n	80056ac <TIM_DeInit+0x94>
 8005644:	d804      	bhi.n	8005650 <TIM_DeInit+0x38>
 8005646:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800564a:	4298      	cmp	r0, r3
 800564c:	d141      	bne.n	80056d2 <TIM_DeInit+0xba>
 800564e:	e027      	b.n	80056a0 <TIM_DeInit+0x88>
 8005650:	4b23      	ldr	r3, [pc, #140]	(80056e0 <TIM_DeInit+0xc8>)
 8005652:	4298      	cmp	r0, r3
 8005654:	d004      	beq.n	8005660 <TIM_DeInit+0x48>
 8005656:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800565a:	4298      	cmp	r0, r3
 800565c:	d139      	bne.n	80056d2 <TIM_DeInit+0xba>
 800565e:	e02e      	b.n	80056be <TIM_DeInit+0xa6>
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005660:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005664:	2101      	movs	r1, #1
 8005666:	f7ff f8bf 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 800566a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800566e:	e02d      	b.n	80056cc <TIM_DeInit+0xb4>
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8005670:	2001      	movs	r0, #1
 8005672:	2101      	movs	r1, #1
 8005674:	f7ff f8c6 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8005678:	2001      	movs	r0, #1
 800567a:	e01c      	b.n	80056b6 <TIM_DeInit+0x9e>
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 800567c:	2002      	movs	r0, #2
 800567e:	2101      	movs	r1, #1
 8005680:	f7ff f8c0 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8005684:	2002      	movs	r0, #2
 8005686:	e016      	b.n	80056b6 <TIM_DeInit+0x9e>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8005688:	2004      	movs	r0, #4
 800568a:	2101      	movs	r1, #1
 800568c:	f7ff f8ba 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8005690:	2004      	movs	r0, #4
 8005692:	e010      	b.n	80056b6 <TIM_DeInit+0x9e>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8005694:	2008      	movs	r0, #8
 8005696:	2101      	movs	r1, #1
 8005698:	f7ff f8b4 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 800569c:	2008      	movs	r0, #8
 800569e:	e00a      	b.n	80056b6 <TIM_DeInit+0x9e>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 80056a0:	2010      	movs	r0, #16
 80056a2:	2101      	movs	r1, #1
 80056a4:	f7ff f8ae 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 80056a8:	2010      	movs	r0, #16
 80056aa:	e004      	b.n	80056b6 <TIM_DeInit+0x9e>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 80056ac:	2020      	movs	r0, #32
 80056ae:	2101      	movs	r1, #1
 80056b0:	f7ff f8a8 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 80056b4:	2020      	movs	r0, #32
 80056b6:	2100      	movs	r1, #0
 80056b8:	f7ff f8a4 	bl	8004804 <RCC_APB1PeriphResetCmd>
 80056bc:	e009      	b.n	80056d2 <TIM_DeInit+0xba>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 80056be:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80056c2:	2101      	movs	r1, #1
 80056c4:	f7ff f890 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80056c8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80056cc:	2100      	movs	r1, #0
 80056ce:	f7ff f88b 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 80056d2:	b003      	add	sp, #12
 80056d4:	bd00      	pop	{pc}
 80056d6:	46c0      	nop			(mov r8, r8)
 80056d8:	40000c00 	.word	0x40000c00
 80056dc:	40001400 	.word	0x40001400
 80056e0:	40012c00 	.word	0x40012c00

080056e4 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80056e4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80056e8:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80056ea:	f04f 0300 	mov.w	r3, #0	; 0x0
 80056ee:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80056f0:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80056f2:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80056f4:	f04f 030c 	mov.w	r3, #12	; 0xc
 80056f8:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80056fa:	f04f 0300 	mov.w	r3, #0	; 0x0
 80056fe:	8183      	strh	r3, [r0, #12]
}
 8005700:	4770      	bx	lr
 8005702:	46c0      	nop			(mov r8, r8)

08005704 <USART_ClockInit>:
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005704:	f8b1 c000 	ldrh.w	ip, [r1]
 8005708:	884b      	ldrh	r3, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800570a:	8a02      	ldrh	r2, [r0, #16]
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800570c:	ea43 030c 	orr.w	r3, r3, ip
 8005710:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8005714:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005716:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800571a:	ea43 030c 	orr.w	r3, r3, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 800571e:	0412      	lsls	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005720:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005722:	0c12      	lsrs	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005724:	b29b      	uxth	r3, r3
 8005726:	4313      	orrs	r3, r2
 8005728:	8203      	strh	r3, [r0, #16]
}
 800572a:	4770      	bx	lr

0800572c <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800572c:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005730:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8005732:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005734:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005736:	80c3      	strh	r3, [r0, #6]
}
 8005738:	4770      	bx	lr
 800573a:	46c0      	nop			(mov r8, r8)

0800573c <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800573c:	b121      	cbz	r1, 8005748 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800573e:	8983      	ldrh	r3, [r0, #12]
 8005740:	b29b      	uxth	r3, r3
 8005742:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005746:	e004      	b.n	8005752 <USART_Cmd+0x16>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8005748:	8983      	ldrh	r3, [r0, #12]
 800574a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800574e:	041b      	lsls	r3, r3, #16
 8005750:	0c1b      	lsrs	r3, r3, #16
 8005752:	8183      	strh	r3, [r0, #12]
  }
}
 8005754:	4770      	bx	lr
 8005756:	46c0      	nop			(mov r8, r8)

08005758 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005758:	b2cb      	uxtb	r3, r1
 800575a:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 800575e:	f001 011f 	and.w	r1, r1, #31	; 0x1f
 8005762:	2301      	movs	r3, #1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005764:	b082      	sub	sp, #8
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005766:	fa13 f101 	lsls.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800576a:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 800576e:	9001      	str	r0, [sp, #4]
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005770:	d101      	bne.n	8005776 <USART_ITConfig+0x1e>
  {
    usartxbase += 0x0C;
 8005772:	300c      	adds	r0, #12
 8005774:	e005      	b.n	8005782 <USART_ITConfig+0x2a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005776:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
 800577a:	d101      	bne.n	8005780 <USART_ITConfig+0x28>
  {
    usartxbase += 0x10;
 800577c:	3010      	adds	r0, #16
 800577e:	e000      	b.n	8005782 <USART_ITConfig+0x2a>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005780:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8005782:	b112      	cbz	r2, 800578a <USART_ITConfig+0x32>
  {
    *(vu32*)usartxbase  |= itmask;
 8005784:	6803      	ldr	r3, [r0, #0]
 8005786:	430b      	orrs	r3, r1
 8005788:	e002      	b.n	8005790 <USART_ITConfig+0x38>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 800578a:	6803      	ldr	r3, [r0, #0]
 800578c:	ea23 0301 	bic.w	r3, r3, r1
 8005790:	6003      	str	r3, [r0, #0]
  }
}
 8005792:	b002      	add	sp, #8
 8005794:	4770      	bx	lr
 8005796:	46c0      	nop			(mov r8, r8)

08005798 <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005798:	b122      	cbz	r2, 80057a4 <USART_DMACmd+0xc>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800579a:	8a83      	ldrh	r3, [r0, #20]
 800579c:	b29b      	uxth	r3, r3
 800579e:	ea41 0303 	orr.w	r3, r1, r3
 80057a2:	e003      	b.n	80057ac <USART_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 80057a4:	8a83      	ldrh	r3, [r0, #20]
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	ea23 0301 	bic.w	r3, r3, r1
 80057ac:	8283      	strh	r3, [r0, #20]
  }
}
 80057ae:	4770      	bx	lr

080057b0 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 80057b0:	8a03      	ldrh	r3, [r0, #16]
 80057b2:	f023 030f 	bic.w	r3, r3, #15	; 0xf
 80057b6:	041b      	lsls	r3, r3, #16
 80057b8:	0c1b      	lsrs	r3, r3, #16
 80057ba:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 80057bc:	8a03      	ldrh	r3, [r0, #16]
 80057be:	b29b      	uxth	r3, r3
 80057c0:	430b      	orrs	r3, r1
 80057c2:	8203      	strh	r3, [r0, #16]
}
 80057c4:	4770      	bx	lr
 80057c6:	46c0      	nop			(mov r8, r8)

080057c8 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 80057c8:	8983      	ldrh	r3, [r0, #12]
 80057ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057ce:	041b      	lsls	r3, r3, #16
 80057d0:	0c1b      	lsrs	r3, r3, #16
 80057d2:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 80057d4:	8983      	ldrh	r3, [r0, #12]
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	4319      	orrs	r1, r3
 80057da:	8181      	strh	r1, [r0, #12]
}
 80057dc:	4770      	bx	lr
 80057de:	46c0      	nop			(mov r8, r8)

080057e0 <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80057e0:	b121      	cbz	r1, 80057ec <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80057e2:	8983      	ldrh	r3, [r0, #12]
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 80057ea:	e004      	b.n	80057f6 <USART_ReceiverWakeUpCmd+0x16>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 80057ec:	8983      	ldrh	r3, [r0, #12]
 80057ee:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 80057f2:	041b      	lsls	r3, r3, #16
 80057f4:	0c1b      	lsrs	r3, r3, #16
 80057f6:	8183      	strh	r3, [r0, #12]
  }
}
 80057f8:	4770      	bx	lr
 80057fa:	46c0      	nop			(mov r8, r8)

080057fc <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 80057fc:	8a03      	ldrh	r3, [r0, #16]
 80057fe:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005802:	041b      	lsls	r3, r3, #16
 8005804:	0c1b      	lsrs	r3, r3, #16
 8005806:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8005808:	8a03      	ldrh	r3, [r0, #16]
 800580a:	b29b      	uxth	r3, r3
 800580c:	4319      	orrs	r1, r3
 800580e:	8201      	strh	r1, [r0, #16]
}
 8005810:	4770      	bx	lr
 8005812:	46c0      	nop			(mov r8, r8)

08005814 <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005814:	b121      	cbz	r1, 8005820 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8005816:	8a03      	ldrh	r3, [r0, #16]
 8005818:	b29b      	uxth	r3, r3
 800581a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800581e:	e004      	b.n	800582a <USART_LINCmd+0x16>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8005820:	8a03      	ldrh	r3, [r0, #16]
 8005822:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005826:	041b      	lsls	r3, r3, #16
 8005828:	0c1b      	lsrs	r3, r3, #16
 800582a:	8203      	strh	r3, [r0, #16]
  }
}
 800582c:	4770      	bx	lr
 800582e:	46c0      	nop			(mov r8, r8)

08005830 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8005830:	05c9      	lsls	r1, r1, #23
 8005832:	0dc9      	lsrs	r1, r1, #23
 8005834:	8081      	strh	r1, [r0, #4]
}
 8005836:	4770      	bx	lr

08005838 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8005838:	8880      	ldrh	r0, [r0, #4]
 800583a:	05c0      	lsls	r0, r0, #23
 800583c:	0dc0      	lsrs	r0, r0, #23
}
 800583e:	4770      	bx	lr

08005840 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8005840:	8983      	ldrh	r3, [r0, #12]
 8005842:	b29b      	uxth	r3, r3
 8005844:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005848:	8183      	strh	r3, [r0, #12]
}
 800584a:	4770      	bx	lr

0800584c <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 800584c:	8b03      	ldrh	r3, [r0, #24]
 800584e:	b2db      	uxtb	r3, r3
 8005850:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8005852:	8b03      	ldrh	r3, [r0, #24]
 8005854:	b29b      	uxth	r3, r3
 8005856:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800585a:	8303      	strh	r3, [r0, #24]
}
 800585c:	4770      	bx	lr
 800585e:	46c0      	nop			(mov r8, r8)

08005860 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8005860:	8b03      	ldrh	r3, [r0, #24]
 8005862:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005866:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8005868:	8b03      	ldrh	r3, [r0, #24]
 800586a:	b29b      	uxth	r3, r3
 800586c:	430b      	orrs	r3, r1
 800586e:	8303      	strh	r3, [r0, #24]
}
 8005870:	4770      	bx	lr
 8005872:	46c0      	nop			(mov r8, r8)

08005874 <USART_SmartCardCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005874:	b121      	cbz	r1, 8005880 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8005876:	8a83      	ldrh	r3, [r0, #20]
 8005878:	b29b      	uxth	r3, r3
 800587a:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 800587e:	e004      	b.n	800588a <USART_SmartCardCmd+0x16>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8005880:	8a83      	ldrh	r3, [r0, #20]
 8005882:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005886:	041b      	lsls	r3, r3, #16
 8005888:	0c1b      	lsrs	r3, r3, #16
 800588a:	8283      	strh	r3, [r0, #20]
  }
}
 800588c:	4770      	bx	lr
 800588e:	46c0      	nop			(mov r8, r8)

08005890 <USART_SmartCardNACKCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005890:	b121      	cbz	r1, 800589c <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8005892:	8a83      	ldrh	r3, [r0, #20]
 8005894:	b29b      	uxth	r3, r3
 8005896:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 800589a:	e004      	b.n	80058a6 <USART_SmartCardNACKCmd+0x16>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 800589c:	8a83      	ldrh	r3, [r0, #20]
 800589e:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80058a2:	041b      	lsls	r3, r3, #16
 80058a4:	0c1b      	lsrs	r3, r3, #16
 80058a6:	8283      	strh	r3, [r0, #20]
  }
}
 80058a8:	4770      	bx	lr
 80058aa:	46c0      	nop			(mov r8, r8)

080058ac <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80058ac:	b121      	cbz	r1, 80058b8 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80058ae:	8a83      	ldrh	r3, [r0, #20]
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 80058b6:	e004      	b.n	80058c2 <USART_HalfDuplexCmd+0x16>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 80058b8:	8a83      	ldrh	r3, [r0, #20]
 80058ba:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80058be:	041b      	lsls	r3, r3, #16
 80058c0:	0c1b      	lsrs	r3, r3, #16
 80058c2:	8283      	strh	r3, [r0, #20]
  }
}
 80058c4:	4770      	bx	lr
 80058c6:	46c0      	nop			(mov r8, r8)

080058c8 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 80058c8:	8a83      	ldrh	r3, [r0, #20]
 80058ca:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 80058ce:	041b      	lsls	r3, r3, #16
 80058d0:	0c1b      	lsrs	r3, r3, #16
 80058d2:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 80058d4:	8a83      	ldrh	r3, [r0, #20]
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	4319      	orrs	r1, r3
 80058da:	8281      	strh	r1, [r0, #20]
}
 80058dc:	4770      	bx	lr
 80058de:	46c0      	nop			(mov r8, r8)

080058e0 <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 80058e0:	b121      	cbz	r1, 80058ec <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 80058e2:	8a83      	ldrh	r3, [r0, #20]
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 80058ea:	e004      	b.n	80058f6 <USART_IrDACmd+0x16>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 80058ec:	8a83      	ldrh	r3, [r0, #20]
 80058ee:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 80058f2:	041b      	lsls	r3, r3, #16
 80058f4:	0c1b      	lsrs	r3, r3, #16
 80058f6:	8283      	strh	r3, [r0, #20]
  }
}
 80058f8:	4770      	bx	lr
 80058fa:	46c0      	nop			(mov r8, r8)

080058fc <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 80058fc:	8803      	ldrh	r3, [r0, #0]
 80058fe:	4219      	tst	r1, r3
 8005900:	bf0c      	ite	eq
 8005902:	2000      	moveq	r0, #0
 8005904:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005906:	4770      	bx	lr

08005908 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8005908:	ea6f 0101 	mvn.w	r1, r1
 800590c:	b289      	uxth	r1, r1
 800590e:	8001      	strh	r1, [r0, #0]
}
 8005910:	4770      	bx	lr
 8005912:	46c0      	nop			(mov r8, r8)

08005914 <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005914:	b2cb      	uxtb	r3, r1
 8005916:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800591a:	f001 021f 	and.w	r2, r1, #31	; 0x1f
 800591e:	2301      	movs	r3, #1
 8005920:	fa13 f202 	lsls.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005924:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
  {
    itmask &= USARTx->CR1;
 8005928:	bf08      	it	eq
 800592a:	8983      	ldrheq	r3, [r0, #12]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800592c:	d004      	beq.n	8005938 <USART_GetITStatus+0x24>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800592e:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
  {
    itmask &= USARTx->CR2;
 8005932:	bf0c      	ite	eq
 8005934:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8005936:	8a83      	ldrhne	r3, [r0, #20]
 8005938:	b29b      	uxth	r3, r3
 800593a:	ea02 0c03 	and.w	ip, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 800593e:	0a0b      	lsrs	r3, r1, #8
 8005940:	2201      	movs	r2, #1
 8005942:	409a      	lsls	r2, r3
  bitpos &= USARTx->SR;
 8005944:	8803      	ldrh	r3, [r0, #0]
 8005946:	b29b      	uxth	r3, r3

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8005948:	421a      	tst	r2, r3
 800594a:	bf0c      	ite	eq
 800594c:	2000      	moveq	r0, #0
 800594e:	2001      	movne	r0, #1
 8005950:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
 8005954:	bf0c      	ite	eq
 8005956:	2000      	moveq	r0, #0
 8005958:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 800595c:	4770      	bx	lr
 800595e:	46c0      	nop			(mov r8, r8)

08005960 <USART_ClearITPendingBit>:
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
  USARTx->SR = (u16)~itmask;
 8005960:	0a09      	lsrs	r1, r1, #8
 8005962:	2301      	movs	r3, #1
 8005964:	408b      	lsls	r3, r1
 8005966:	ea6f 0303 	mvn.w	r3, r3
 800596a:	b29b      	uxth	r3, r3
 800596c:	8003      	strh	r3, [r0, #0]
}
 800596e:	4770      	bx	lr

08005970 <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005970:	8a03      	ldrh	r3, [r0, #16]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005972:	88ca      	ldrh	r2, [r1, #6]
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8005974:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005978:	041b      	lsls	r3, r3, #16
 800597a:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800597c:	4313      	orrs	r3, r2
 800597e:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8005980:	8982      	ldrh	r2, [r0, #12]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005982:	b570      	push	{r4, r5, r6, lr}
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005984:	890b      	ldrh	r3, [r1, #8]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005986:	460e      	mov	r6, r1
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005988:	8889      	ldrh	r1, [r1, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800598a:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800598e:	430b      	orrs	r3, r1
 8005990:	8971      	ldrh	r1, [r6, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005992:	f022 020c 	bic.w	r2, r2, #12	; 0xc
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005996:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005998:	0412      	lsls	r2, r2, #16
 800599a:	0c12      	lsrs	r2, r2, #16
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800599c:	b29b      	uxth	r3, r3
 800599e:	4313      	orrs	r3, r2
 80059a0:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80059a2:	8a83      	ldrh	r3, [r0, #20]
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80059a4:	89b2      	ldrh	r2, [r6, #12]
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80059a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059aa:	041b      	lsls	r3, r3, #16
 80059ac:	0c1b      	lsrs	r3, r3, #16
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80059ae:	b088      	sub	sp, #32
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80059b0:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80059b2:	4605      	mov	r5, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80059b4:	8283      	strh	r3, [r0, #20]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80059b6:	9001      	str	r0, [sp, #4]
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  /* The hardware flow control is available only for USART1, USART2 and USART3 */          
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);
 80059b8:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80059ba:	a803      	add	r0, sp, #12
 80059bc:	f7fe fe8e 	bl	80046dc <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 80059c0:	4b10      	ldr	r3, [pc, #64]	(8005a04 <USART_Init+0x94>)
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 80059c2:	4811      	ldr	r0, [pc, #68]	(8005a08 <USART_Init+0x98>)
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 80059c4:	429d      	cmp	r5, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80059c6:	bf0c      	ite	eq
 80059c8:	9b06      	ldreq	r3, [sp, #24]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80059ca:	9b05      	ldrne	r3, [sp, #20]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80059cc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80059d0:	6833      	ldr	r3, [r6, #0]
 80059d2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	fbb1 f1f3 	udiv	r1, r1, r3
  tmpreg = (integerdivider / 0x64) << 0x04;
 80059dc:	fba1 2300 	umull	r2, r3, r1, r0

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80059e0:	2264      	movs	r2, #100
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 80059e2:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80059e6:	fb0c 1212 	mls	r2, ip, r2, r1
 80059ea:	0112      	lsls	r2, r2, #4
 80059ec:	3232      	adds	r2, #50
 80059ee:	fba2 2300 	umull	r2, r3, r2, r0
 80059f2:	095b      	lsrs	r3, r3, #5
 80059f4:	f003 030f 	and.w	r3, r3, #15	; 0xf

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 80059f8:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	812b      	strh	r3, [r5, #8]
}
 8005a00:	b008      	add	sp, #32
 8005a02:	bd70      	pop	{r4, r5, r6, pc}
 8005a04:	40013800 	.word	0x40013800
 8005a08:	51eb851f 	.word	0x51eb851f

08005a0c <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005a0c:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8005a0e:	4b22      	ldr	r3, [pc, #136]	(8005a98 <USART_DeInit+0x8c>)
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005a10:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8005a12:	4298      	cmp	r0, r3
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005a14:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8005a16:	d02b      	beq.n	8005a70 <USART_DeInit+0x64>
 8005a18:	d808      	bhi.n	8005a2c <USART_DeInit+0x20>
 8005a1a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005a1e:	4298      	cmp	r0, r3
 8005a20:	d016      	beq.n	8005a50 <USART_DeInit+0x44>
 8005a22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a26:	4298      	cmp	r0, r3
 8005a28:	d134      	bne.n	8005a94 <USART_DeInit+0x88>
 8005a2a:	e019      	b.n	8005a60 <USART_DeInit+0x54>
 8005a2c:	4b1b      	ldr	r3, [pc, #108]	(8005a9c <USART_DeInit+0x90>)
 8005a2e:	4298      	cmp	r0, r3
 8005a30:	d026      	beq.n	8005a80 <USART_DeInit+0x74>
 8005a32:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8005a36:	4298      	cmp	r0, r3
 8005a38:	d12c      	bne.n	8005a94 <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8005a3a:	2101      	movs	r1, #1
 8005a3c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005a40:	f7fe fed2 	bl	80047e8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8005a44:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005a48:	2100      	movs	r1, #0
 8005a4a:	f7fe fecd 	bl	80047e8 <RCC_APB2PeriphResetCmd>
 8005a4e:	e021      	b.n	8005a94 <USART_DeInit+0x88>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8005a50:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005a54:	2101      	movs	r1, #1
 8005a56:	f7fe fed5 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8005a5a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005a5e:	e016      	b.n	8005a8e <USART_DeInit+0x82>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8005a60:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005a64:	2101      	movs	r1, #1
 8005a66:	f7fe fecd 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8005a6a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005a6e:	e00e      	b.n	8005a8e <USART_DeInit+0x82>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8005a70:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005a74:	2101      	movs	r1, #1
 8005a76:	f7fe fec5 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8005a7a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005a7e:	e006      	b.n	8005a8e <USART_DeInit+0x82>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8005a80:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005a84:	2101      	movs	r1, #1
 8005a86:	f7fe febd 	bl	8004804 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8005a8a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005a8e:	2100      	movs	r1, #0
 8005a90:	f7fe feb8 	bl	8004804 <RCC_APB1PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8005a94:	b003      	add	sp, #12
 8005a96:	bd00      	pop	{pc}
 8005a98:	40004c00 	.word	0x40004c00
 8005a9c:	40005000 	.word	0x40005000

08005aa0 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8005aa0:	bf30      	wfi
    BX r14
 8005aa2:	4770      	bx	lr

08005aa4 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8005aa4:	bf20      	wfe
    BX r14
 8005aa6:	4770      	bx	lr

08005aa8 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8005aa8:	bf40      	sev
    BX r14
 8005aaa:	4770      	bx	lr

08005aac <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8005aac:	f3bf 8f6f 	isb	sy
    BX r14
 8005ab0:	4770      	bx	lr

08005ab2 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8005ab2:	f3bf 8f4f 	dsb	sy
    BX r14
 8005ab6:	4770      	bx	lr

08005ab8 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8005ab8:	f3bf 8f5f 	dmb	sy
    BX r14
 8005abc:	4770      	bx	lr

08005abe <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8005abe:	df01      	svc	1
    BX r14
 8005ac0:	4770      	bx	lr

08005ac2 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8005ac2:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 8005ac6:	4770      	bx	lr

08005ac8 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8005ac8:	f380 8814 	msr	CONTROL, r0
  ISB
 8005acc:	f3bf 8f6f 	isb	sy
  BX r14
 8005ad0:	4770      	bx	lr

08005ad2 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8005ad2:	f3ef 8009 	mrs	r0, PSP
  BX r14
 8005ad6:	4770      	bx	lr

08005ad8 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8005ad8:	f380 8809 	msr	PSP, r0
    BX r14
 8005adc:	4770      	bx	lr

08005ade <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8005ade:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8005ae2:	4770      	bx	lr

08005ae4 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8005ae4:	f380 8808 	msr	MSP, r0
    BX r14
 8005ae8:	4770      	bx	lr

08005aea <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 8005aea:	b672      	cpsid	i
  BX r14
 8005aec:	4770      	bx	lr

08005aee <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8005aee:	b662      	cpsie	i
  BX r14
 8005af0:	4770      	bx	lr

08005af2 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8005af2:	b671      	cpsid	f
  BX r14
 8005af4:	4770      	bx	lr

08005af6 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 8005af6:	b661      	cpsie	f
  BX r14
 8005af8:	4770      	bx	lr

08005afa <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 8005afa:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8005afe:	4770      	bx	lr

08005b00 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8005b00:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  BX r14
 8005b04:	4770      	bx	lr

08005b06 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 8005b06:	ba40      	rev16	r0, r0
  BX r14
 8005b08:	4770      	bx	lr

08005b0a <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 8005b0a:	ba00      	rev	r0, r0
  BX r14
 8005b0c:	4770      	bx	lr
	...

08005b10 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8005b10:	f02d 0107 	bic.w	r1, sp, #7	; 0x7
 8005b14:	4668      	mov	r0, sp
 8005b16:	468d      	mov	sp, r1
 8005b18:	b501      	push	{r0, lr}
 8005b1a:	2200      	movs	r2, #0

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8005b1c:	490c      	ldr	r1, [pc, #48]	(8005b50 <Reset_Handler+0x40>)
 8005b1e:	f8df c034 	ldr.w	ip, [pc, #52]	; 8005b54 <Reset_Handler+0x44>
    {
        *(pulDest++) = *(pulSrc++);
 8005b22:	480d      	ldr	r0, [pc, #52]	(8005b58 <Reset_Handler+0x48>)
 8005b24:	e002      	b.n	8005b2c <Reset_Handler+0x1c>
 8005b26:	5883      	ldr	r3, [r0, r2]
 8005b28:	508b      	str	r3, [r1, r2]
 8005b2a:	3204      	adds	r2, #4

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8005b2c:	eb01 0302 	add.w	r3, r1, r2
 8005b30:	4563      	cmp	r3, ip
 8005b32:	d3f8      	bcc.n	8005b26 <Reset_Handler+0x16>
 8005b34:	4b09      	ldr	r3, [pc, #36]	(8005b5c <Reset_Handler+0x4c>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8005b36:	490a      	ldr	r1, [pc, #40]	(8005b60 <Reset_Handler+0x50>)
    {
        *(pulDest++) = 0;
 8005b38:	2200      	movs	r2, #0
 8005b3a:	e001      	b.n	8005b40 <Reset_Handler+0x30>
 8005b3c:	f843 2b04 	str.w	r2, [r3], #4
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8005b40:	428b      	cmp	r3, r1
 8005b42:	d3fb      	bcc.n	8005b3c <Reset_Handler+0x2c>
    }

    //
    // Call the application's entry point.
    //
    main();
 8005b44:	f7fd fb14 	bl	8003170 <main>
}
 8005b48:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8005b4c:	4685      	mov	sp, r0
 8005b4e:	4770      	bx	lr
 8005b50:	20000000 	.word	0x20000000
 8005b54:	20000010 	.word	0x20000010
 8005b58:	08005b90 	.word	0x08005b90
 8005b5c:	20000010 	.word	0x20000010
 8005b60:	2000005c 	.word	0x2000005c

08005b64 <APBAHBPrescTable>:
 8005b64:	00000000 	.word	0x00000000
 8005b68:	04030201 	.word	0x04030201
 8005b6c:	04030201 	.word	0x04030201
 8005b70:	09080706 	.word	0x09080706

08005b74 <ADCPrescTable>:
 8005b74:	08060402 	.word	0x08060402
 8005b78:	4f4c4f4c 	.word	0x4f4c4f4c
 8005b7c:	0d200a20 	.word	0x0d200a20
 8005b80:	45482000 	.word	0x45482000
 8005b84:	204f4c4c 	.word	0x204f4c4c
 8005b88:	0d0a293a 	.word	0x0d0a293a
 8005b8c:	00000000 	.word	0x00000000

Disassembly of section .data:

20000000 <Baudrate_DXL>:
20000000:	000f4240 	.word	0x000f4240

20000004 <Baudrate_PC>:
20000004:	0000e100 	.word	0x0000e100

20000008 <GoalPos>:
20000008:	03ff0000 	.word	0x03ff0000

2000000c <id>:
2000000c:	00000001 	.word	0x00000001

Disassembly of section .bss:

20000010 <PC_RX_buff_index>:
20000010:	00000000 	.word	0x00000000

20000014 <PC_data_rdy>:
20000014:	00000000 	.word	0x00000000

20000018 <gwTimingDelay>:
20000018:	00000000 	.word	0x00000000

2000001c <gw1msCounter>:
2000001c:	00000000 	.word	0x00000000

20000020 <PC_RX_com_buf>:
	...

20000030 <DXL_RX_buff_index>:
20000030:	00000000 	.word	0x00000000

20000034 <DXL_TX_buff_index>:
20000034:	00000000 	.word	0x00000000

20000038 <DXL_RX_com_buf>:
	...

20000047 <DXL_TX_com_buf>:
	...

20000058 <old_speed>:
20000058:	00000000 	.word	0x00000000

Disassembly of section ._usrstack:

2000005c <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5728203a 	undefined
   8:	52416e69 	subpl	r6, r1, #1680	; 0x690
   c:	614d204d 	cmpvs	sp, sp, asr #32
  10:	20686372 	rsbcs	r6, r8, r2, ror r3
  14:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  20:	43434700 	movtmi	r4, #14080	; 0x3700
  24:	5728203a 	undefined
  28:	52416e69 	subpl	r6, r1, #1680	; 0x690
  2c:	614d204d 	cmpvs	sp, sp, asr #32
  30:	20686372 	rsbcs	r6, r8, r2, ror r3
  34:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  38:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  3c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  40:	43434700 	movtmi	r4, #14080	; 0x3700
  44:	5728203a 	undefined
  48:	52416e69 	subpl	r6, r1, #1680	; 0x690
  4c:	614d204d 	cmpvs	sp, sp, asr #32
  50:	20686372 	rsbcs	r6, r8, r2, ror r3
  54:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  58:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  5c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  60:	43434700 	movtmi	r4, #14080	; 0x3700
  64:	5728203a 	undefined
  68:	52416e69 	subpl	r6, r1, #1680	; 0x690
  6c:	614d204d 	cmpvs	sp, sp, asr #32
  70:	20686372 	rsbcs	r6, r8, r2, ror r3
  74:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  78:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  7c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  80:	43434700 	movtmi	r4, #14080	; 0x3700
  84:	5728203a 	undefined
  88:	52416e69 	subpl	r6, r1, #1680	; 0x690
  8c:	614d204d 	cmpvs	sp, sp, asr #32
  90:	20686372 	rsbcs	r6, r8, r2, ror r3
  94:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  98:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  9c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  a0:	43434700 	movtmi	r4, #14080	; 0x3700
  a4:	5728203a 	undefined
  a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ac:	614d204d 	cmpvs	sp, sp, asr #32
  b0:	20686372 	rsbcs	r6, r8, r2, ror r3
  b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  c0:	43434700 	movtmi	r4, #14080	; 0x3700
  c4:	5728203a 	undefined
  c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  cc:	614d204d 	cmpvs	sp, sp, asr #32
  d0:	20686372 	rsbcs	r6, r8, r2, ror r3
  d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  e0:	43434700 	movtmi	r4, #14080	; 0x3700
  e4:	5728203a 	undefined
  e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ec:	614d204d 	cmpvs	sp, sp, asr #32
  f0:	20686372 	rsbcs	r6, r8, r2, ror r3
  f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 100:	43434700 	movtmi	r4, #14080	; 0x3700
 104:	5728203a 	undefined
 108:	52416e69 	subpl	r6, r1, #1680	; 0x690
 10c:	614d204d 	cmpvs	sp, sp, asr #32
 110:	20686372 	rsbcs	r6, r8, r2, ror r3
 114:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 118:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 11c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 120:	43434700 	movtmi	r4, #14080	; 0x3700
 124:	5728203a 	undefined
 128:	52416e69 	subpl	r6, r1, #1680	; 0x690
 12c:	614d204d 	cmpvs	sp, sp, asr #32
 130:	20686372 	rsbcs	r6, r8, r2, ror r3
 134:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 138:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 13c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 140:	43434700 	movtmi	r4, #14080	; 0x3700
 144:	5728203a 	undefined
 148:	52416e69 	subpl	r6, r1, #1680	; 0x690
 14c:	614d204d 	cmpvs	sp, sp, asr #32
 150:	20686372 	rsbcs	r6, r8, r2, ror r3
 154:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 158:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 15c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 160:	43434700 	movtmi	r4, #14080	; 0x3700
 164:	5728203a 	undefined
 168:	52416e69 	subpl	r6, r1, #1680	; 0x690
 16c:	614d204d 	cmpvs	sp, sp, asr #32
 170:	20686372 	rsbcs	r6, r8, r2, ror r3
 174:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 178:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 17c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 180:	43434700 	movtmi	r4, #14080	; 0x3700
 184:	5728203a 	undefined
 188:	52416e69 	subpl	r6, r1, #1680	; 0x690
 18c:	614d204d 	cmpvs	sp, sp, asr #32
 190:	20686372 	rsbcs	r6, r8, r2, ror r3
 194:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 198:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 19c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1a0:	43434700 	movtmi	r4, #14080	; 0x3700
 1a4:	5728203a 	undefined
 1a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ac:	614d204d 	cmpvs	sp, sp, asr #32
 1b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1c0:	43434700 	movtmi	r4, #14080	; 0x3700
 1c4:	5728203a 	undefined
 1c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1cc:	614d204d 	cmpvs	sp, sp, asr #32
 1d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1e0:	43434700 	movtmi	r4, #14080	; 0x3700
 1e4:	5728203a 	undefined
 1e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ec:	614d204d 	cmpvs	sp, sp, asr #32
 1f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 200:	43434700 	movtmi	r4, #14080	; 0x3700
 204:	5728203a 	undefined
 208:	52416e69 	subpl	r6, r1, #1680	; 0x690
 20c:	614d204d 	cmpvs	sp, sp, asr #32
 210:	20686372 	rsbcs	r6, r8, r2, ror r3
 214:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 218:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 21c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 220:	43434700 	movtmi	r4, #14080	; 0x3700
 224:	5728203a 	undefined
 228:	52416e69 	subpl	r6, r1, #1680	; 0x690
 22c:	614d204d 	cmpvs	sp, sp, asr #32
 230:	20686372 	rsbcs	r6, r8, r2, ror r3
 234:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 238:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 23c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 240:	43434700 	movtmi	r4, #14080	; 0x3700
 244:	5728203a 	undefined
 248:	52416e69 	subpl	r6, r1, #1680	; 0x690
 24c:	614d204d 	cmpvs	sp, sp, asr #32
 250:	20686372 	rsbcs	r6, r8, r2, ror r3
 254:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 258:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 25c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 260:	43434700 	movtmi	r4, #14080	; 0x3700
 264:	5728203a 	undefined
 268:	52416e69 	subpl	r6, r1, #1680	; 0x690
 26c:	614d204d 	cmpvs	sp, sp, asr #32
 270:	20686372 	rsbcs	r6, r8, r2, ror r3
 274:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 278:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 27c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 280:	43434700 	movtmi	r4, #14080	; 0x3700
 284:	5728203a 	undefined
 288:	52416e69 	subpl	r6, r1, #1680	; 0x690
 28c:	614d204d 	cmpvs	sp, sp, asr #32
 290:	20686372 	rsbcs	r6, r8, r2, ror r3
 294:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 298:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 29c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2a0:	43434700 	movtmi	r4, #14080	; 0x3700
 2a4:	5728203a 	undefined
 2a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ac:	614d204d 	cmpvs	sp, sp, asr #32
 2b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2c0:	43434700 	movtmi	r4, #14080	; 0x3700
 2c4:	5728203a 	undefined
 2c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2cc:	614d204d 	cmpvs	sp, sp, asr #32
 2d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2e0:	43434700 	movtmi	r4, #14080	; 0x3700
 2e4:	5728203a 	undefined
 2e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ec:	614d204d 	cmpvs	sp, sp, asr #32
 2f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2fc:	00302e33 	eorseq	r2, r0, r3, lsr lr

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000000c 	andeq	r0, r0, ip
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	004d0002 	subeq	r0, sp, r2
  30:	00040000 	andeq	r0, r4, r0
	...
  3c:	00000104 	andeq	r0, r0, r4, lsl #2
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00d10002 	sbcseq	r0, r1, r2
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  5c:	000000e0 	andeq	r0, r0, r0, ror #1
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	05830002 	streq	r0, [r3, #2]
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
  7c:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	0b2f0002 	bleq	bc009c <__Stack_Size+0xbbfc9c>
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	08003348 	stmdaeq	r0, {r3, r6, r8, r9, ip, sp}
  9c:	000001a4 	andeq	r0, r0, r4, lsr #3
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	10570002 	subsne	r0, r7, r2
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	080034ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip, sp}
  bc:	0000015c 	andeq	r0, r0, ip, asr r1
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	14020002 	strne	r0, [r2], #-2
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	08003648 	stmdaeq	r0, {r3, r6, r9, sl, ip, sp}
  dc:	000001e8 	andeq	r0, r0, r8, ror #3
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	18200002 	stmdane	r0!, {r1}
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	08003830 	stmdaeq	r0, {r4, r5, fp, ip, sp}
  fc:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	19600002 	stmdbne	r0!, {r1}^
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	08003900 	stmdaeq	r0, {r8, fp, ip, sp}
 11c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	209a0002 	addscs	r0, sl, r2
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	08003e28 	stmdaeq	r0, {r3, r5, r9, sl, fp, ip, sp}
 13c:	00000288 	andeq	r0, r0, r8, lsl #5
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	26e20002 	strbtcs	r0, [r2], r2
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	080040b0 	stmdaeq	r0, {r4, r5, r7, lr}
 15c:	00000384 	andeq	r0, r0, r4, lsl #7
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	2fc90002 	svccs	0x00c90002
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	08004434 	stmdaeq	r0, {r2, r4, r5, sl, lr}
 17c:	000000e0 	andeq	r0, r0, r0, ror #1
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	32100002 	andscc	r0, r0, #2	; 0x2
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	08004514 	stmdaeq	r0, {r2, r4, r8, sl, lr}
 19c:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	3acd0002 	bcc	ff3401bc <SCS_BASE+0x1f3321bc>
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	080048b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, lr}
 1bc:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
 1c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1cc:	3cbc0002 	ldccc	0, cr0, [ip], #8
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	0800495c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, lr}
 1dc:	00000d88 	andeq	r0, r0, r8, lsl #27
	...
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	5e050002 	cdppl	0, 0, cr0, cr5, cr2, {0}
 1f0:	00040000 	andeq	r0, r4, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	080056e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip, lr}
 1fc:	000003bc 	strheq	r0, [r0], -ip
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	67550002 	ldrbvs	r0, [r5, -r2]
 210:	00040000 	andeq	r0, r4, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	08005aa0 	stmdaeq	r0, {r5, r7, r9, fp, ip, lr}
 21c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	67e60002 	strbvs	r0, [r6, r2]!
 230:	00040000 	andeq	r0, r4, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	08005b10 	stmdaeq	r0, {r4, r8, r9, fp, ip, lr}
 23c:	00000054 	andeq	r0, r0, r4, asr r0
	...
 248:	0000001c 	andeq	r0, r0, ip, lsl r0
 24c:	68ec0002 	stmiavs	ip!, {r1}^
 250:	00040000 	andeq	r0, r4, r0
	...
 25c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 268:	0000001c 	andeq	r0, r0, ip, lsl r0
 26c:	69b10002 	ldmibvs	r1!, {r1}
 270:	00040000 	andeq	r0, r4, r0
	...
 27c:	00000030 	andeq	r0, r0, r0, lsr r0
	...
 288:	0000001c 	andeq	r0, r0, ip, lsl r0
 28c:	7c250002 	stcvc	0, cr0, [r5], #-8
 290:	00040000 	andeq	r0, r4, r0
	...
 29c:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ac:	7d6b0002 	stclvc	0, cr0, [fp, #-8]!
 2b0:	00040000 	andeq	r0, r4, r0
	...
 2bc:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 2c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2cc:	7e7e0002 	cdpvc	0, 7, cr0, cr14, cr2, {0}
 2d0:	00040000 	andeq	r0, r4, r0
	...
 2dc:	0000009c 	muleq	r0, ip, r0
	...
 2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ec:	88230002 	stmdahi	r3!, {r1}
 2f0:	00040000 	andeq	r0, r4, r0
	...
 2fc:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
 308:	00000024 	andeq	r0, r0, r4, lsr #32
 30c:	91d50002 	bicsls	r0, r5, r2
 310:	00040000 	andeq	r0, r4, r0
	...
 31c:	0000000c 	andeq	r0, r0, ip
 320:	00000000 	andeq	r0, r0, r0
 324:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
       0:	00000112 	andeq	r0, r0, r2, lsl r1
       4:	00d10002 	sbcseq	r0, r1, r2
       8:	04b20000 	ldrteq	r0, [r2]
       c:	02f70000 	rscseq	r0, r7, #0	; 0x0
      10:	5f5f0000 	svcpl	0x005f0000
      14:	5f525349 	svcpl	0x00525349
      18:	414c4544 	cmpmi	ip, r4, asr #10
      1c:	030a0059 	movweq	r0, #41049	; 0xa059
      20:	5f5f0000 	svcpl	0x005f0000
      24:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
      28:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      2c:	00031e00 	andeq	r1, r3, r0, lsl #28
      30:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
      34:	039c006e 	orrseq	r0, ip, #110	; 0x6e
      38:	62670000 	rsbvs	r0, r7, #0	; 0x0
      3c:	49785270 	ldmdbmi	r8!, {r4, r5, r6, r9, ip, lr}^
      40:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      44:	74707572 	ldrbtvc	r7, [r0], #-1394
      48:	66667542 	strbtvs	r7, [r6], -r2, asr #10
      4c:	b3007265 	movwlt	r7, #613	; 0x265
      50:	67000003 	strvs	r0, [r0, -r3]
      54:	42785262 	rsbsmi	r5, r8, #536870918	; 0x20000006
      58:	65666675 	strbvs	r6, [r6, #-1653]!
      5c:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
      60:	6f506574 	svcvs	0x00506574
      64:	65746e69 	ldrbvs	r6, [r4, #-3689]!
      68:	03ca0072 	biceq	r0, sl, #114	; 0x72
      6c:	62670000 	rsbvs	r0, r7, #0	; 0x0
      70:	75427852 	strbvc	r7, [r2, #-2130]
      74:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
      78:	64616552 	strbtvs	r6, [r1], #-1362
      7c:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
      80:	00726574 	rsbseq	r6, r2, r4, ror r5
      84:	000003dc 	ldrdeq	r0, [r0], -ip
      88:	64756142 	ldrbtvs	r6, [r5], #-322
      8c:	65746172 	ldrbvs	r6, [r4, #-370]!
      90:	4c58445f 	cfldrdmi	mvd4, [r8], {95}
      94:	0003ee00 	andeq	lr, r3, r0, lsl #28
      98:	75614200 	strbvc	r4, [r1, #-512]!
      9c:	74617264 	strbtvc	r7, [r1], #-612
      a0:	43505f65 	cmpmi	r0, #404	; 0x194
      a4:	00040000 	andeq	r0, r4, r0
      a8:	70616300 	rsbvc	r6, r1, r0, lsl #6
      ac:	65727574 	ldrbvs	r7, [r2, #-1396]!
      b0:	00042200 	andeq	r2, r4, r0, lsl #4
      b4:	616f4700 	cmnvs	pc, r0, lsl #14
      b8:	736f506c 	cmnvc	pc, #108	; 0x6c
      bc:	00043400 	andeq	r3, r4, r0, lsl #8
      c0:	736f5000 	cmnvc	pc, #0	; 0x0
      c4:	6f697469 	svcvs	0x00697469
      c8:	0446006e 	strbeq	r0, [r6], #-110
      cc:	50770000 	rsbspl	r0, r7, r0
      d0:	65736572 	ldrbvs	r6, [r3, #-1394]!
      d4:	6f50746e 	svcvs	0x0050746e
      d8:	04580073 	ldrbeq	r0, [r8], #-115
      dc:	4e490000 	cdpmi	0, 4, cr0, cr9, cr0, {0}
      e0:	00584544 	subseq	r4, r8, r4, asr #10
      e4:	0000046a 	andeq	r0, r0, sl, ror #8
      e8:	746c6f56 	strbtvc	r6, [ip], #-3926
      ec:	00656761 	rsbeq	r6, r5, r1, ror #14
      f0:	0000047c 	andeq	r0, r0, ip, ror r4
      f4:	8d006469 	cfstrshi	mvf6, [r0, #-420]
      f8:	62000004 	andvs	r0, r0, #4	; 0x4
      fc:	69766f4d 	ldmdbvs	r6!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
     100:	9f00676e 	svcls	0x0000676e
     104:	43000004 	movwmi	r0, #4	; 0x4
     108:	536d6d6f 	cmnpl	sp, #7104	; 0x1bc0
     10c:	75746174 	ldrbvc	r6, [r4, #-372]!
     110:	00000073 	andeq	r0, r0, r3, ror r0
     114:	06380000 	ldrteq	r0, [r8], -r0
     118:	00020000 	andeq	r0, r2, r0
     11c:	00000583 	andeq	r0, r0, r3, lsl #11
     120:	000005ac 	andeq	r0, r0, ip, lsr #11
     124:	00000052 	andeq	r0, r0, r2, asr r0
     128:	45494d4e 	strbmi	r4, [r9, #-3406]
     12c:	70656378 	rsbvc	r6, r5, r8, ror r3
     130:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     134:	00006500 	andeq	r6, r0, r0, lsl #10
     138:	72614800 	rsbvc	r4, r1, #0	; 0x0
     13c:	75614664 	strbvc	r4, [r1, #-1636]!
     140:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     144:	74706563 	ldrbtvc	r6, [r0], #-1379
     148:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     14c:	00000078 	andeq	r0, r0, r8, ror r0
     150:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!
     154:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     158:	63784565 	cmnvs	r8, #423624704	; 0x19400000
     15c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     160:	8b006e6f 	blhi	1bb24 <__Stack_Size+0x1b724>
     164:	42000000 	andmi	r0, r0, #0	; 0x0
     168:	61467375 	cmpvs	r6, r5, ror r3
     16c:	45746c75 	ldrbmi	r6, [r4, #-3189]!
     170:	70656378 	rsbvc	r6, r5, r8, ror r3
     174:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     178:	00009e00 	andeq	r9, r0, r0, lsl #28
     17c:	61735500 	cmnvs	r3, r0, lsl #10
     180:	61466567 	cmpvs	r6, r7, ror #10
     184:	45746c75 	ldrbmi	r6, [r4, #-3189]!
     188:	70656378 	rsbvc	r6, r5, r8, ror r3
     18c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     190:	0000b100 	andeq	fp, r0, r0, lsl #2
     194:	62654400 	rsbvs	r4, r5, #0	; 0x0
     198:	6f4d6775 	svcvs	0x004d6775
     19c:	6f74696e 	svcvs	0x0074696e
     1a0:	00c40072 	sbceq	r0, r4, r2, ror r0
     1a4:	56530000 	ldrbpl	r0, [r3], -r0
     1a8:	6e614843 	cdpvs	8, 6, cr4, cr1, cr3, {2}
     1ac:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     1b0:	0000d700 	andeq	sp, r0, r0, lsl #14
     1b4:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
     1b8:	43565364 	cmpmi	r6, #-1879048191	; 0x90000001
     1bc:	0000ea00 	andeq	lr, r0, r0, lsl #20
     1c0:	44575700 	ldrbmi	r5, [r7], #-1792
     1c4:	52495f47 	subpl	r5, r9, #284	; 0x11c
     1c8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     1cc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     1d0:	0000fd00 	andeq	pc, r0, r0, lsl #26
     1d4:	44565000 	ldrbmi	r5, [r6]
     1d8:	5152495f 	cmppl	r2, pc, asr r9
     1dc:	646e6148 	strbtvs	r6, [lr], #-328
     1e0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1e4:	00000110 	andeq	r0, r0, r0, lsl r1
     1e8:	504d4154 	subpl	r4, sp, r4, asr r1
     1ec:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     1f0:	61485152 	cmpvs	r8, r2, asr r1
     1f4:	656c646e 	strbvs	r6, [ip, #-1134]!
     1f8:	01230072 	teqeq	r3, r2, ror r0
     1fc:	54520000 	ldrbpl	r0, [r2]
     200:	52495f43 	subpl	r5, r9, #268	; 0x10c
     204:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     208:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     20c:	00013600 	andeq	r3, r1, r0, lsl #12
     210:	414c4600 	cmpmi	ip, r0, lsl #12
     214:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
     218:	61485152 	cmpvs	r8, r2, asr r1
     21c:	656c646e 	strbvs	r6, [ip, #-1134]!
     220:	01490072 	cmpeq	r9, r2, ror r0
     224:	43520000 	cmpmi	r2, #0	; 0x0
     228:	52495f43 	subpl	r5, r9, #268	; 0x10c
     22c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     230:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     234:	00015c00 	andeq	r5, r1, r0, lsl #24
     238:	54584500 	ldrbpl	r4, [r8], #-1280
     23c:	495f3049 	ldmdbmi	pc, {r0, r3, r6, ip, sp}^
     240:	61485152 	cmpvs	r8, r2, asr r1
     244:	656c646e 	strbvs	r6, [ip, #-1134]!
     248:	016f0072 	smceq	61442
     24c:	58450000 	stmdapl	r5, {}^
     250:	5f314954 	svcpl	0x00314954
     254:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     258:	6c646e61 	stclvs	14, cr6, [r4], #-388
     25c:	82007265 	andhi	r7, r0, #1342177286	; 0x50000006
     260:	45000001 	strmi	r0, [r0, #-1]
     264:	32495458 	subcc	r5, r9, #1476395008	; 0x58000000
     268:	5152495f 	cmppl	r2, pc, asr r9
     26c:	646e6148 	strbtvs	r6, [lr], #-328
     270:	0072656c 	rsbseq	r6, r2, ip, ror #10
     274:	00000195 	muleq	r0, r5, r1
     278:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     27c:	52495f33 	subpl	r5, r9, #204	; 0xcc
     280:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     284:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     288:	0001a800 	andeq	sl, r1, r0, lsl #16
     28c:	54584500 	ldrbpl	r4, [r8], #-1280
     290:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^
     294:	61485152 	cmpvs	r8, r2, asr r1
     298:	656c646e 	strbvs	r6, [ip, #-1134]!
     29c:	01bc0072 	undefined instruction 0x01bc0072
     2a0:	4d440000 	stclmi	0, cr0, [r4]
     2a4:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     2a8:	6e6e6168 	powvsez	f6, f6, #0.0
     2ac:	5f316c65 	svcpl	0x00316c65
     2b0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2b4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2b8:	d0007265 	andle	r7, r0, r5, ror #4
     2bc:	44000001 	strmi	r0, [r0], #-1
     2c0:	5f31414d 	svcpl	0x0031414d
     2c4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     2c8:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     2cc:	5152495f 	cmppl	r2, pc, asr r9
     2d0:	646e6148 	strbtvs	r6, [lr], #-328
     2d4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2d8:	000001e4 	andeq	r0, r0, r4, ror #3
     2dc:	31414d44 	cmpcc	r1, r4, asr #26
     2e0:	6168435f 	cmnvs	r8, pc, asr r3
     2e4:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     2e8:	52495f33 	subpl	r5, r9, #204	; 0xcc
     2ec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2f0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2f4:	0001f800 	andeq	pc, r1, r0, lsl #16
     2f8:	414d4400 	cmpmi	sp, r0, lsl #8
     2fc:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     300:	656e6e61 	strbvs	r6, [lr, #-3681]!
     304:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^
     308:	61485152 	cmpvs	r8, r2, asr r1
     30c:	656c646e 	strbvs	r6, [ip, #-1134]!
     310:	020c0072 	andeq	r0, ip, #114	; 0x72
     314:	4d440000 	stclmi	0, cr0, [r4]
     318:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     31c:	6e6e6168 	powvsez	f6, f6, #0.0
     320:	5f356c65 	svcpl	0x00356c65
     324:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     328:	6c646e61 	stclvs	14, cr6, [r4], #-388
     32c:	20007265 	andcs	r7, r0, r5, ror #4
     330:	44000002 	strmi	r0, [r0], #-2
     334:	5f31414d 	svcpl	0x0031414d
     338:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     33c:	366c656e 	strbtcc	r6, [ip], -lr, ror #10
     340:	5152495f 	cmppl	r2, pc, asr r9
     344:	646e6148 	strbtvs	r6, [lr], #-328
     348:	0072656c 	rsbseq	r6, r2, ip, ror #10
     34c:	00000234 	andeq	r0, r0, r4, lsr r2
     350:	31414d44 	cmpcc	r1, r4, asr #26
     354:	6168435f 	cmnvs	r8, pc, asr r3
     358:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     35c:	52495f37 	subpl	r5, r9, #220	; 0xdc
     360:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     364:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     368:	00024800 	andeq	r4, r2, r0, lsl #16
     36c:	43444100 	movtmi	r4, #16640	; 0x4100
     370:	5f325f31 	svcpl	0x00325f31
     374:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     378:	6c646e61 	stclvs	14, cr6, [r4], #-388
     37c:	5c007265 	sfmpl	f7, 4, [r0], {101}
     380:	55000002 	strpl	r0, [r0, #-2]
     384:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^
     388:	41435f50 	cmpmi	r3, r0, asr pc
     38c:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     390:	5152495f 	cmppl	r2, pc, asr r9
     394:	646e6148 	strbtvs	r6, [lr], #-328
     398:	0072656c 	rsbseq	r6, r2, ip, ror #10
     39c:	00000270 	andeq	r0, r0, r0, ror r2
     3a0:	5f425355 	svcpl	0x00425355
     3a4:	435f504c 	cmpmi	pc, #76	; 0x4c
     3a8:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     3ac:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^
     3b0:	61485152 	cmpvs	r8, r2, asr r1
     3b4:	656c646e 	strbvs	r6, [ip, #-1134]!
     3b8:	02840072 	addeq	r0, r4, #114	; 0x72
     3bc:	41430000 	cmpmi	r3, r0
     3c0:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     3c4:	52495f31 	subpl	r5, r9, #196	; 0xc4
     3c8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3cc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3d0:	00029800 	andeq	r9, r2, r0, lsl #16
     3d4:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     3d8:	4543535f 	strbmi	r5, [r3, #-863]
     3dc:	5152495f 	cmppl	r2, pc, asr r9
     3e0:	646e6148 	strbtvs	r6, [lr], #-328
     3e4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3e8:	000002ac 	andeq	r0, r0, ip, lsr #5
     3ec:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     3f0:	5f355f39 	svcpl	0x00355f39
     3f4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3f8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3fc:	c0007265 	andgt	r7, r0, r5, ror #4
     400:	54000002 	strpl	r0, [r0], #-2
     404:	5f314d49 	svcpl	0x00314d49
     408:	5f4b5242 	svcpl	0x004b5242
     40c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     410:	6c646e61 	stclvs	14, cr6, [r4], #-388
     414:	d4007265 	strle	r7, [r0], #-613
     418:	54000002 	strpl	r0, [r0], #-2
     41c:	5f314d49 	svcpl	0x00314d49
     420:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^
     424:	61485152 	cmpvs	r8, r2, asr r1
     428:	656c646e 	strbvs	r6, [ip, #-1134]!
     42c:	02e80072 	rsceq	r0, r8, #114	; 0x72
     430:	49540000 	ldmdbmi	r4, {}^
     434:	545f314d 	ldrbpl	r3, [pc], #333	; 43c <__Stack_Size+0x3c>
     438:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     43c:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^
     440:	61485152 	cmpvs	r8, r2, asr r1
     444:	656c646e 	strbvs	r6, [ip, #-1134]!
     448:	02fc0072 	rscseq	r0, ip, #114	; 0x72
     44c:	49540000 	ldmdbmi	r4, {}^
     450:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
     454:	52495f43 	subpl	r5, r9, #268	; 0x10c
     458:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     45c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     460:	00031000 	andeq	r1, r3, r0
     464:	4d495400 	cfstrdmi	mvd5, [r9]
     468:	52495f33 	subpl	r5, r9, #204	; 0xcc
     46c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     470:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     474:	00032400 	andeq	r2, r3, r0, lsl #8
     478:	4d495400 	cfstrdmi	mvd5, [r9]
     47c:	52495f34 	subpl	r5, r9, #208	; 0xd0
     480:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     484:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     488:	00033800 	andeq	r3, r3, r0, lsl #16
     48c:	43324900 	teqmi	r2, #0	; 0x0
     490:	56455f31 	undefined
     494:	5152495f 	cmppl	r2, pc, asr r9
     498:	646e6148 	strbtvs	r6, [lr], #-328
     49c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4a0:	0000034c 	andeq	r0, r0, ip, asr #6
     4a4:	31433249 	cmpcc	r3, r9, asr #4
     4a8:	5f52455f 	svcpl	0x0052455f
     4ac:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4b0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4b4:	60007265 	andvs	r7, r0, r5, ror #4
     4b8:	49000003 	stmdbmi	r0, {r0, r1}
     4bc:	5f324332 	svcpl	0x00324332
     4c0:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^
     4c4:	61485152 	cmpvs	r8, r2, asr r1
     4c8:	656c646e 	strbvs	r6, [ip, #-1134]!
     4cc:	03740072 	cmneq	r4, #114	; 0x72
     4d0:	32490000 	subcc	r0, r9, #0	; 0x0
     4d4:	455f3243 	ldrbmi	r3, [pc, #-579]	; 299 <_Minimum_Stack_Size+0x199>
     4d8:	52495f52 	subpl	r5, r9, #328	; 0x148
     4dc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4e0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4e4:	00038800 	andeq	r8, r3, r0, lsl #16
     4e8:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     4ec:	52495f31 	subpl	r5, r9, #196	; 0xc4
     4f0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4f4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4f8:	00039c00 	andeq	r9, r3, r0, lsl #24
     4fc:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     500:	52495f32 	subpl	r5, r9, #200	; 0xc8
     504:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     508:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     50c:	0003b000 	andeq	fp, r3, r0
     510:	41535500 	cmpmi	r3, r0, lsl #10
     514:	5f325452 	svcpl	0x00325452
     518:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     51c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     520:	c4007265 	strgt	r7, [r0], #-613
     524:	45000003 	strmi	r0, [r0, #-3]
     528:	31495458 	cmpcc	r9, r8, asr r4
     52c:	30315f35 	eorscc	r5, r1, r5, lsr pc
     530:	5152495f 	cmppl	r2, pc, asr r9
     534:	646e6148 	strbtvs	r6, [lr], #-328
     538:	0072656c 	rsbseq	r6, r2, ip, ror #10
     53c:	000003d8 	ldrdeq	r0, [r0], -r8
     540:	41435452 	cmpmi	r3, r2, asr r4
     544:	6d72616c 	ldfvse	f6, [r2, #-432]!
     548:	5152495f 	cmppl	r2, pc, asr r9
     54c:	646e6148 	strbtvs	r6, [lr], #-328
     550:	0072656c 	rsbseq	r6, r2, ip, ror #10
     554:	000003ec 	andeq	r0, r0, ip, ror #7
     558:	57425355 	smlsldpl	r5, r2, r5, r3
     55c:	55656b61 	strbpl	r6, [r5, #-2913]!
     560:	52495f70 	subpl	r5, r9, #448	; 0x1c0
     564:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     568:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     56c:	00040000 	andeq	r0, r4, r0
     570:	4d495400 	cfstrdmi	mvd5, [r9]
     574:	52425f38 	subpl	r5, r2, #224	; 0xe0
     578:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     57c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     580:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     584:	00041400 	andeq	r1, r4, r0, lsl #8
     588:	4d495400 	cfstrdmi	mvd5, [r9]
     58c:	50555f38 	subspl	r5, r5, r8, lsr pc
     590:	5152495f 	cmppl	r2, pc, asr r9
     594:	646e6148 	strbtvs	r6, [lr], #-328
     598:	0072656c 	rsbseq	r6, r2, ip, ror #10
     59c:	00000428 	andeq	r0, r0, r8, lsr #8
     5a0:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     5a4:	4752545f 	undefined
     5a8:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     5ac:	5152495f 	cmppl	r2, pc, asr r9
     5b0:	646e6148 	strbtvs	r6, [lr], #-328
     5b4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5b8:	0000043c 	andeq	r0, r0, ip, lsr r4
     5bc:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     5c0:	5f43435f 	svcpl	0x0043435f
     5c4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5c8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5cc:	50007265 	andpl	r7, r0, r5, ror #4
     5d0:	41000004 	tstmi	r0, r4
     5d4:	5f334344 	svcpl	0x00334344
     5d8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5dc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5e0:	64007265 	strvs	r7, [r0], #-613
     5e4:	46000004 	strmi	r0, [r0], -r4
     5e8:	5f434d53 	svcpl	0x00434d53
     5ec:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5f0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5f4:	78007265 	stmdavc	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     5f8:	53000004 	movwpl	r0, #4	; 0x4
     5fc:	5f4f4944 	svcpl	0x004f4944
     600:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     604:	6c646e61 	stclvs	14, cr6, [r4], #-388
     608:	8c007265 	sfmhi	f7, 4, [r0], {101}
     60c:	54000004 	strpl	r0, [r0], #-4
     610:	5f354d49 	svcpl	0x00354d49
     614:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     618:	6c646e61 	stclvs	14, cr6, [r4], #-388
     61c:	a0007265 	andge	r7, r0, r5, ror #4
     620:	53000004 	movwpl	r0, #4	; 0x4
     624:	5f334950 	svcpl	0x00334950
     628:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     62c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     630:	b4007265 	strlt	r7, [r0], #-613
     634:	55000004 	strpl	r0, [r0, #-4]
     638:	34545241 	ldrbcc	r5, [r4], #-577
     63c:	5152495f 	cmppl	r2, pc, asr r9
     640:	646e6148 	strbtvs	r6, [lr], #-328
     644:	0072656c 	rsbseq	r6, r2, ip, ror #10
     648:	000004c8 	andeq	r0, r0, r8, asr #9
     64c:	54524155 	ldrbpl	r4, [r2], #-341
     650:	52495f35 	subpl	r5, r9, #212	; 0xd4
     654:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     658:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     65c:	0004dc00 	andeq	sp, r4, r0, lsl #24
     660:	4d495400 	cfstrdmi	mvd5, [r9]
     664:	52495f36 	subpl	r5, r9, #216	; 0xd8
     668:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     66c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     670:	0004f000 	andeq	pc, r4, r0
     674:	4d495400 	cfstrdmi	mvd5, [r9]
     678:	52495f37 	subpl	r5, r9, #220	; 0xdc
     67c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     680:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     684:	00050400 	andeq	r0, r5, r0, lsl #8
     688:	414d4400 	cmpmi	sp, r0, lsl #8
     68c:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     690:	656e6e61 	strbvs	r6, [lr, #-3681]!
     694:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^
     698:	61485152 	cmpvs	r8, r2, asr r1
     69c:	656c646e 	strbvs	r6, [ip, #-1134]!
     6a0:	05180072 	ldreq	r0, [r8, #-114]
     6a4:	4d440000 	stclmi	0, cr0, [r4]
     6a8:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     6ac:	6e6e6168 	powvsez	f6, f6, #0.0
     6b0:	5f326c65 	svcpl	0x00326c65
     6b4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6b8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6bc:	2c007265 	sfmcs	f7, 4, [r0], {101}
     6c0:	44000005 	strmi	r0, [r0], #-5
     6c4:	5f32414d 	svcpl	0x0032414d
     6c8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     6cc:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     6d0:	5152495f 	cmppl	r2, pc, asr r9
     6d4:	646e6148 	strbtvs	r6, [lr], #-328
     6d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6dc:	00000540 	andeq	r0, r0, r0, asr #10
     6e0:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     6e4:	6168435f 	cmnvs	r8, pc, asr r3
     6e8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     6ec:	5f355f34 	svcpl	0x00355f34
     6f0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6f4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6f8:	54007265 	strpl	r7, [r0], #-613
     6fc:	55000005 	strpl	r0, [r0, #-5]
     700:	54524153 	ldrbpl	r4, [r2], #-339
     704:	52495f33 	subpl	r5, r9, #204	; 0xcc
     708:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     70c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     710:	00056a00 	andeq	r6, r5, r0, lsl #20
     714:	41535500 	cmpmi	r3, r0, lsl #10
     718:	5f315452 	svcpl	0x00315452
     71c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     720:	6c646e61 	stclvs	14, cr6, [r4], #-388
     724:	80007265 	andhi	r7, r0, r5, ror #4
     728:	54000005 	strpl	r0, [r0], #-5
     72c:	5f324d49 	svcpl	0x00324d49
     730:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     734:	6c646e61 	stclvs	14, cr6, [r4], #-388
     738:	96007265 	strls	r7, [r0], -r5, ror #4
     73c:	53000005 	movwpl	r0, #5	; 0x5
     740:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     744:	61486b63 	cmpvs	r8, r3, ror #22
     748:	656c646e 	strbvs	r6, [ip, #-1134]!
     74c:	00000072 	andeq	r0, r0, r2, ror r0
     750:	007c0000 	rsbseq	r0, ip, r0
     754:	00020000 	andeq	r0, r2, r0
     758:	00000b2f 	andeq	r0, r0, pc, lsr #22
     75c:	00000528 	andeq	r0, r0, r8, lsr #10
     760:	0000048f 	andeq	r0, r0, pc, lsl #9
     764:	74696e49 	strbtvc	r6, [r9], #-3657
     768:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
     76c:	00327265 	eorseq	r7, r2, r5, ror #4
     770:	000004a1 	andeq	r0, r0, r1, lsr #9
     774:	54737953 	ldrbtpl	r7, [r3], #-2387
     778:	5f6b6369 	svcpl	0x006b6369
     77c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     780:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     784:	6f697461 	svcvs	0x00697461
     788:	04b6006e 	ldrteq	r0, [r6], #110
     78c:	50470000 	subpl	r0, r7, r0
     790:	435f4f49 	cmpmi	pc, #292	; 0x124
     794:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     798:	61727567 	cmnvs	r2, r7, ror #10
     79c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     7a0:	0004de00 	andeq	sp, r4, r0, lsl #28
     7a4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     7a8:	6f435f43 	svcvs	0x00435f43
     7ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     7b0:	74617275 	strbtvc	r7, [r1], #-629
     7b4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     7b8:	00000506 	andeq	r0, r0, r6, lsl #10
     7bc:	5f434352 	svcpl	0x00434352
     7c0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     7c4:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     7c8:	6f697461 	svcvs	0x00697461
     7cc:	0000006e 	andeq	r0, r0, lr, rrx
     7d0:	00d30000 	sbcseq	r0, r3, r0
     7d4:	00020000 	andeq	r0, r2, r0
     7d8:	00001057 	andeq	r1, r0, r7, asr r0
     7dc:	000003ab 	andeq	r0, r0, fp, lsr #7
     7e0:	000001ed 	andeq	r0, r0, sp, ror #3
     7e4:	43505f5f 	cmpmi	r0, #380	; 0x17c
     7e8:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     7ec:	5f58525f 	svcpl	0x0058525f
     7f0:	00525349 	subseq	r5, r2, r9, asr #6
     7f4:	00000201 	andeq	r0, r0, r1, lsl #4
     7f8:	6c654475 	cfstrdvs	mvd4, [r5], #-468
     7fc:	2a007961 	bcs	1ed88 <__Stack_Size+0x1e988>
     800:	6d000002 	stcvs	0, cr0, [r0, #-8]
     804:	616c6544 	cmnvs	ip, r4, asr #10
     808:	02530079 	subseq	r0, r3, #121	; 0x79
     80c:	78540000 	ldmdavc	r4, {}^
     810:	74794244 	ldrbtvc	r4, [r9], #-580
     814:	43505f65 	cmpmi	r0, #404	; 0x194
     818:	00027c00 	andeq	r7, r2, r0, lsl #24
     81c:	41785400 	cmnmi	r8, r0, lsl #8
     820:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
     824:	0002cc00 	andeq	ip, r2, r0, lsl #24
     828:	44785400 	ldrbtmi	r5, [r8], #-1024
     82c:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     830:	f500676e 	undefined instruction 0xf500676e
     834:	55000002 	strpl	r0, [r0, #-2]
     838:	54524153 	ldrbpl	r4, [r2], #-339
     83c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     840:	75676966 	strbvc	r6, [r7, #-2406]!
     844:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     848:	3b006e6f 	blcc	1c20c <__Stack_Size+0x1be0c>
     84c:	67000003 	strvs	r0, [r0, -r3]
     850:	6d695477 	cfstrdvs	mvd5, [r9, #-476]!
     854:	44676e69 	strbtmi	r6, [r7], #-3689
     858:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     85c:	00034d00 	andeq	r4, r3, r0, lsl #26
     860:	31776700 	cmncc	r7, r0, lsl #14
     864:	6f43736d 	svcvs	0x0043736d
     868:	65746e75 	ldrbvs	r6, [r4, #-3701]!
     86c:	036f0072 	cmneq	pc, #114	; 0x72
     870:	43500000 	cmpmi	r0, #0	; 0x0
     874:	5f58525f 	svcpl	0x0058525f
     878:	5f6d6f63 	svcpl	0x006d6f63
     87c:	00667562 	rsbeq	r7, r6, r2, ror #10
     880:	00000386 	andeq	r0, r0, r6, lsl #7
     884:	645f4350 	ldrbvs	r4, [pc], #848	; 88c <__Stack_Size+0x48c>
     888:	5f617461 	svcpl	0x00617461
     88c:	00796472 	rsbseq	r6, r9, r2, ror r4
     890:	00000398 	muleq	r0, r8, r3
     894:	525f4350 	subspl	r4, pc, #1073741825	; 0x40000001
     898:	75625f58 	strbvc	r5, [r2, #-3928]!
     89c:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     8a0:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     8a4:	00000000 	andeq	r0, r0, r0
     8a8:	0000c800 	andeq	ip, r0, r0, lsl #16
     8ac:	02000200 	andeq	r0, r0, #0	; 0x0
     8b0:	1e000014 	mcrne	0, 0, r0, cr0, cr4, {0}
     8b4:	5b000004 	blpl	8cc <__Stack_Size+0x4cc>
     8b8:	55000002 	strpl	r0, [r0, #-2]
     8bc:	54524153 	ldrbpl	r4, [r2], #-339
     8c0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     8c4:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     8c8:	6f697461 	svcvs	0x00697461
     8cc:	0292006e 	addseq	r0, r2, #110	; 0x6e
     8d0:	58440000 	stmdapl	r4, {}^
     8d4:	6e695f4c 	cdpvs	15, 6, cr5, cr9, cr12, {2}
     8d8:	bb007469 	bllt	1da84 <__Stack_Size+0x1d684>
     8dc:	44000002 	strmi	r0, [r0], #-2
     8e0:	525f4c58 	subspl	r4, pc, #22528	; 0x5800
     8e4:	6e695f58 	mcrvs	15, 3, r5, cr9, cr8, {2}
     8e8:	72726574 	rsbsvc	r6, r2, #486539264	; 0x1d000000
     8ec:	00747075 	rsbseq	r7, r4, r5, ror r0
     8f0:	000002d0 	ldrdeq	r0, [r0], -r0
     8f4:	5f4c5844 	svcpl	0x004c5844
     8f8:	f9005854 	undefined instruction 0xf9005854
     8fc:	44000002 	strmi	r0, [r0], #-2
     900:	725f4c58 	subsvc	r4, pc, #22528	; 0x5800
     904:	5f646165 	svcpl	0x00646165
     908:	65747962 	ldrbvs	r7, [r4, #-2402]!
     90c:	00034d00 	andeq	r4, r3, r0, lsl #26
     910:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     914:	6e65735f 	mcrvs	3, 3, r7, cr5, cr15, {2}
     918:	6f775f64 	svcvs	0x00775f64
     91c:	c0006472 	andgt	r6, r0, r2, ror r4
     920:	44000003 	strmi	r0, [r0], #-3
     924:	525f4c58 	subspl	r4, pc, #22528	; 0x5800
     928:	6f635f58 	svcvs	0x00635f58
     92c:	75625f6d 	strbvc	r5, [r2, #-3949]!
     930:	03e70066 	mvneq	r0, #102	; 0x66
     934:	58440000 	stmdapl	r4, {}^
     938:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     93c:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     940:	6675625f 	undefined
     944:	0003f900 	andeq	pc, r3, r0, lsl #18
     948:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     94c:	5f58525f 	svcpl	0x0058525f
     950:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     954:	646e695f 	strbtvs	r6, [lr], #-2399
     958:	0b007865 	bleq	1eaf4 <__Stack_Size+0x1e6f4>
     95c:	44000004 	strmi	r0, [r0], #-4
     960:	545f4c58 	ldrbpl	r4, [pc], #3160	; 968 <__Stack_Size+0x568>
     964:	75625f58 	strbvc	r5, [r2, #-3928]!
     968:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     96c:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     970:	00000000 	andeq	r0, r0, r0
     974:	00006c00 	andeq	r6, r0, r0, lsl #24
     978:	20000200 	andcs	r0, r0, r0, lsl #4
     97c:	40000018 	andmi	r0, r0, r8, lsl r0
     980:	5d000001 	stcpl	0, cr0, [r0, #-4]
     984:	69000000 	stmdbvs	r0, {}
     988:	5f74696e 	svcpl	0x0074696e
     98c:	6f746f6d 	svcvs	0x00746f6d
     990:	6f007372 	svcvs	0x00007372
     994:	6d000000 	stcvs	0, cr0, [r0]
     998:	5f65766f 	svcpl	0x0065766f
     99c:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     9a0:	00980074 	addseq	r0, r8, r4, ror r0
     9a4:	6f6d0000 	svcvs	0x006d0000
     9a8:	6c5f6576 	cfldr64vs	mvdx6, [pc], {118}
     9ac:	00746665 	rsbseq	r6, r4, r5, ror #12
     9b0:	000000c1 	andeq	r0, r0, r1, asr #1
     9b4:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     9b8:	6361625f 	cmnvs	r1, #-268435451	; 0xf0000005
     9bc:	7261776b 	rsbvc	r7, r1, #28049408	; 0x1ac0000
     9c0:	00f50064 	rscseq	r0, r5, r4, rrx
     9c4:	6f6d0000 	svcvs	0x006d0000
     9c8:	665f6576 	undefined
     9cc:	6177726f 	cmnvs	r7, pc, ror #4
     9d0:	2d006472 	cfstrscs	mvf6, [r0, #-456]
     9d4:	6f000001 	svcvs	0x00000001
     9d8:	735f646c 	cmpvc	pc, #1811939328	; 0x6c000000
     9dc:	64656570 	strbtvs	r6, [r5], #-1392
     9e0:	00000000 	andeq	r0, r0, r0
     9e4:	00026a00 	andeq	r6, r2, r0, lsl #20
     9e8:	60000200 	andvs	r0, r0, r0, lsl #4
     9ec:	3a000019 	bcc	a58 <__Stack_Size+0x658>
     9f0:	37000007 	strcc	r0, [r0, -r7]
     9f4:	46000002 	strmi	r0, [r0], -r2
     9f8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     9fc:	7465535f 	strbtvc	r5, [r5], #-863
     a00:	6574614c 	ldrbvs	r6, [r4, #-332]!
     a04:	0079636e 	rsbseq	r6, r9, lr, ror #6
     a08:	0000025e 	andeq	r0, r0, lr, asr r2
     a0c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     a10:	61485f48 	cmpvs	r8, r8, asr #30
     a14:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
     a18:	41656c63 	cmnmi	r5, r3, ror #24
     a1c:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
     a20:	646d4373 	strbtvs	r4, [sp], #-883
     a24:	00028500 	andeq	r8, r2, r0, lsl #10
     a28:	414c4600 	cmpmi	ip, r0, lsl #12
     a2c:	505f4853 	subspl	r4, pc, r3, asr r8
     a30:	65666572 	strbvs	r6, [r6, #-1394]!
     a34:	42686374 	rsbmi	r6, r8, #-805306367	; 0xd0000001
     a38:	65666675 	strbvs	r6, [r6, #-1653]!
     a3c:	646d4372 	strbtvs	r4, [sp], #-882
     a40:	0002ac00 	andeq	sl, r2, r0, lsl #24
     a44:	414c4600 	cmpmi	ip, r0, lsl #12
     a48:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 1fd <_Minimum_Stack_Size+0xfd>
     a4c:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
     a50:	02bf006b 	adcseq	r0, pc, #107	; 0x6b
     a54:	4c460000 	marmi	acc0, r0, r6
     a58:	5f485341 	svcpl	0x00485341
     a5c:	6b636f4c 	blvs	18dc794 <__Stack_Size+0x18dc394>
     a60:	0002d200 	andeq	sp, r2, r0, lsl #4
     a64:	414c4600 	cmpmi	ip, r0, lsl #12
     a68:	475f4853 	undefined
     a6c:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
     a70:	704f7265 	subvc	r7, pc, r5, ror #4
     a74:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a78:	65747942 	ldrbvs	r7, [r4, #-2370]!
     a7c:	0002ea00 	andeq	lr, r2, r0, lsl #20
     a80:	414c4600 	cmpmi	ip, r0, lsl #12
     a84:	475f4853 	undefined
     a88:	72577465 	subsvc	r7, r7, #1694498816	; 0x65000000
     a8c:	50657469 	rsbpl	r7, r5, r9, ror #8
     a90:	65746f72 	ldrbvs	r6, [r4, #-3954]!
     a94:	6f697463 	svcvs	0x00697463
     a98:	74704f6e 	ldrbtvc	r4, [r0], #-3950
     a9c:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
     aa0:	00657479 	rsbeq	r7, r5, r9, ror r4
     aa4:	00000302 	andeq	r0, r0, r2, lsl #6
     aa8:	53414c46 	movtpl	r4, #7238	; 0x1c46
     aac:	65475f48 	strbvs	r5, [r7, #-3912]
     ab0:	61655274 	smcvs	21796
     ab4:	74754f64 	ldrbtvc	r4, [r5], #-3940
     ab8:	746f7250 	strbtvc	r7, [pc], #592	; ac0 <__Stack_Size+0x6c0>
     abc:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     ac0:	74536e6f 	ldrbvc	r6, [r3], #-3695
     ac4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     ac8:	00032b00 	andeq	r2, r3, r0, lsl #22
     acc:	414c4600 	cmpmi	ip, r0, lsl #12
     ad0:	475f4853 	undefined
     ad4:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
     ad8:	74656665 	strbtvc	r6, [r5], #-1637
     adc:	75426863 	strbvc	r6, [r2, #-2147]
     ae0:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     ae4:	74617453 	strbtvc	r7, [r1], #-1107
     ae8:	54007375 	strpl	r7, [r0], #-885
     aec:	46000003 	strmi	r0, [r0], -r3
     af0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     af4:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     af8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     afc:	03890067 	orreq	r0, r9, #103	; 0x67
     b00:	4c460000 	marmi	acc0, r0, r6
     b04:	5f485341 	svcpl	0x00485341
     b08:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     b0c:	5367616c 	cmnpl	r7, #27	; 0x1b
     b10:	75746174 	ldrbvc	r6, [r4, #-372]!
     b14:	03c60073 	biceq	r0, r6, #115	; 0x73
     b18:	4c460000 	marmi	acc0, r0, r6
     b1c:	5f485341 	svcpl	0x00485341
     b20:	61656c43 	cmnvs	r5, r3, asr #24
     b24:	616c4672 	smcvs	50274
     b28:	03ed0067 	mvneq	r0, #103	; 0x67
     b2c:	4c460000 	marmi	acc0, r0, r6
     b30:	5f485341 	svcpl	0x00485341
     b34:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     b38:	75746174 	ldrbvc	r6, [r4, #-372]!
     b3c:	040a0073 	streq	r0, [sl], #-115
     b40:	4c460000 	marmi	acc0, r0, r6
     b44:	5f485341 	svcpl	0x00485341
     b48:	74696157 	strbtvc	r6, [r9], #-343
     b4c:	4c726f46 	ldclmi	15, cr6, [r2], #-280
     b50:	4f747361 	svcmi	0x00747361
     b54:	61726570 	cmnvs	r2, r0, ror r5
     b58:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     b5c:	00049d00 	andeq	r9, r4, r0, lsl #26
     b60:	414c4600 	cmpmi	ip, r0, lsl #12
     b64:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 319 <_Minimum_Stack_Size+0x219>
     b68:	4f726573 	svcmi	0x00726573
     b6c:	6f697470 	svcvs	0x00697470
     b70:	7479426e 	ldrbtvc	r4, [r9], #-622
     b74:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
     b78:	00676966 	rsbeq	r6, r7, r6, ror #18
     b7c:	000004fc 	strdeq	r0, [r0], -ip
     b80:	53414c46 	movtpl	r4, #7238	; 0x1c46
     b84:	65525f48 	ldrbvs	r5, [r2, #-3912]
     b88:	754f6461 	strbvc	r6, [pc, #-1121]	; 72f <__Stack_Size+0x32f>
     b8c:	6f725074 	svcvs	0x00725074
     b90:	74636574 	strbtvc	r6, [r3], #-1396
     b94:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     b98:	0000053b 	andeq	r0, r0, fp, lsr r5
     b9c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     ba0:	6e455f48 	cdpvs	15, 4, cr5, cr5, cr8, {2}
     ba4:	656c6261 	strbvs	r6, [ip, #-609]!
     ba8:	74697257 	strbtvc	r7, [r9], #-599
     bac:	6f725065 	svcvs	0x00725065
     bb0:	74636574 	strbtvc	r6, [r3], #-1396
     bb4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     bb8:	000005ba 	strheq	r0, [r0], -sl
     bbc:	53414c46 	movtpl	r4, #7238	; 0x1c46
     bc0:	72505f48 	subsvc	r5, r0, #288	; 0x120
     bc4:	6172676f 	cmnvs	r2, pc, ror #14
     bc8:	74704f6d 	ldrbtvc	r4, [r0], #-3949
     bcc:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
     bd0:	44657479 	strbtmi	r7, [r5], #-1145
     bd4:	00617461 	rsbeq	r7, r1, r1, ror #8
     bd8:	00000609 	andeq	r0, r0, r9, lsl #12
     bdc:	53414c46 	movtpl	r4, #7238	; 0x1c46
     be0:	72505f48 	subsvc	r5, r0, #288	; 0x120
     be4:	6172676f 	cmnvs	r2, pc, ror #14
     be8:	6c61486d 	stclvs	8, cr4, [r1], #-436
     bec:	726f5766 	rsbvc	r5, pc, #26738688	; 0x1980000
     bf0:	06580064 	ldrbeq	r0, [r8], -r4, rrx
     bf4:	4c460000 	marmi	acc0, r0, r6
     bf8:	5f485341 	svcpl	0x00485341
     bfc:	676f7250 	undefined
     c00:	576d6172 	undefined
     c04:	0064726f 	rsbeq	r7, r4, pc, ror #4
     c08:	000006a7 	andeq	r0, r0, r7, lsr #13
     c0c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     c10:	72455f48 	subvc	r5, r5, #288	; 0x120
     c14:	4f657361 	svcmi	0x00657361
     c18:	6f697470 	svcvs	0x00697470
     c1c:	7479426e 	ldrbtvc	r4, [r9], #-622
     c20:	d4007365 	strle	r7, [r0], #-869
     c24:	46000006 	strmi	r0, [r0], -r6
     c28:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     c2c:	6172455f 	cmnvs	r2, pc, asr r5
     c30:	6c416573 	cfstr64vs	mvdx6, [r1], {115}
     c34:	6761506c 	strbvs	r5, [r1, -ip, rrx]!
     c38:	01007365 	tsteq	r0, r5, ror #6
     c3c:	46000007 	strmi	r0, [r0], -r7
     c40:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     c44:	6172455f 	cmnvs	r2, pc, asr r5
     c48:	61506573 	cmpvs	r0, r3, ror r5
     c4c:	00006567 	andeq	r6, r0, r7, ror #10
     c50:	77000000 	strvc	r0, [r0, -r0]
     c54:	02000001 	andeq	r0, r0, #1	; 0x1
     c58:	00209a00 	eoreq	r9, r0, r0, lsl #20
     c5c:	00064800 	andeq	r4, r6, r0, lsl #16
     c60:	00022b00 	andeq	r2, r2, r0, lsl #22
     c64:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     c68:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     c6c:	bb007469 	bllt	1de18 <__Stack_Size+0x1da18>
     c70:	47000002 	strmi	r0, [r0, -r2]
     c74:	5f4f4950 	svcpl	0x004f4950
     c78:	75727453 	ldrbvc	r7, [r2, #-1107]!
     c7c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
     c80:	e0007469 	and	r7, r0, r9, ror #8
     c84:	47000002 	strmi	r0, [r0, -r2]
     c88:	5f4f4950 	svcpl	0x004f4950
     c8c:	64616552 	strbtvs	r6, [r1], #-1362
     c90:	75706e49 	ldrbvc	r6, [r0, #-3657]!
     c94:	74614474 	strbtvc	r4, [r1], #-1140
     c98:	74694261 	strbtvc	r4, [r9], #-609
     c9c:	00032300 	andeq	r2, r3, r0, lsl #6
     ca0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     ca4:	65525f4f 	ldrbvs	r5, [r2, #-3919]
     ca8:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
     cac:	44747570 	ldrbtmi	r7, [r4], #-1392
     cb0:	00617461 	rsbeq	r7, r1, r1, ror #8
     cb4:	00000350 	andeq	r0, r0, r0, asr r3
     cb8:	4f495047 	svcmi	0x00495047
     cbc:	6165525f 	cmnvs	r5, pc, asr r2
     cc0:	74754f64 	ldrbtvc	r4, [r5], #-3940
     cc4:	44747570 	ldrbtmi	r7, [r4], #-1392
     cc8:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
     ccc:	97007469 	strls	r7, [r0, -r9, ror #8]
     cd0:	47000003 	strmi	r0, [r0, -r3]
     cd4:	5f4f4950 	svcpl	0x004f4950
     cd8:	64616552 	strbtvs	r6, [r1], #-1362
     cdc:	7074754f 	rsbsvc	r7, r4, pc, asr #10
     ce0:	61447475 	cmpvs	r4, r5, ror r4
     ce4:	c4006174 	strgt	r6, [r0], #-372
     ce8:	47000003 	strmi	r0, [r0, -r3]
     cec:	5f4f4950 	svcpl	0x004f4950
     cf0:	42746553 	rsbsmi	r6, r4, #348127232	; 0x14c00000
     cf4:	00737469 	rsbseq	r7, r3, r9, ror #8
     cf8:	000003f9 	strdeq	r0, [r0], -r9
     cfc:	4f495047 	svcmi	0x00495047
     d00:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
     d04:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     d08:	2e007374 	mcrcs	3, 0, r7, cr0, cr4, {3}
     d0c:	47000004 	strmi	r0, [r0, -r4]
     d10:	5f4f4950 	svcpl	0x004f4950
     d14:	74697257 	strbtvc	r7, [r9], #-599
     d18:	74694265 	strbtvc	r4, [r9], #-613
     d1c:	00047100 	andeq	r7, r4, r0, lsl #2
     d20:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     d24:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
     d28:	00657469 	rsbeq	r7, r5, r9, ror #8
     d2c:	000004a6 	andeq	r0, r0, r6, lsr #9
     d30:	4f495047 	svcmi	0x00495047
     d34:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
     d38:	6b636f4c 	blvs	18dca70 <__Stack_Size+0x18dc670>
     d3c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     d40:	e9006769 	stmdb	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
     d44:	47000004 	strmi	r0, [r0, -r4]
     d48:	5f4f4950 	svcpl	0x004f4950
     d4c:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
     d50:	74754f74 	ldrbtvc	r4, [r5], #-3956
     d54:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
     d58:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     d5c:	05300067 	ldreq	r0, [r0, #-103]!
     d60:	50470000 	subpl	r0, r7, r0
     d64:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; fffffe23 <SCS_BASE+0x1fff1e23>
     d68:	746e6576 	strbtvc	r6, [lr], #-1398
     d6c:	7074754f 	rsbsvc	r7, r4, pc, asr #10
     d70:	6d437475 	cfstrdvs	mvd7, [r3, #-468]
     d74:	05570064 	ldrbeq	r0, [r7, #-100]
     d78:	50470000 	subpl	r0, r7, r0
     d7c:	505f4f49 	subspl	r4, pc, r9, asr #30
     d80:	65526e69 	ldrbvs	r6, [r2, #-3689]
     d84:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
     d88:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     d8c:	05c60067 	strbeq	r0, [r6, #103]
     d90:	50470000 	subpl	r0, r7, r0
     d94:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; fffffe53 <SCS_BASE+0x1fff1e53>
     d98:	4c495458 	cfstrdmi	mvd5, [r9], {88}
     d9c:	43656e69 	cmnmi	r5, #1680	; 0x690
     da0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     da4:	060d0067 	streq	r0, [sp], -r7, rrx
     da8:	50470000 	subpl	r0, r7, r0
     dac:	415f4f49 	cmpmi	pc, r9, asr #30
     db0:	444f4946 	strbmi	r4, [pc], #2374	; db8 <__Stack_Size+0x9b8>
     db4:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     db8:	06220074 	undefined
     dbc:	50470000 	subpl	r0, r7, r0
     dc0:	445f4f49 	ldrbmi	r4, [pc], #3913	; dc8 <__Stack_Size+0x9c8>
     dc4:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     dc8:	00000074 	andeq	r0, r0, r4, ror r0
     dcc:	035c0000 	cmpeq	ip, #0	; 0x0
     dd0:	00020000 	andeq	r0, r2, r0
     dd4:	000026e2 	andeq	r2, r0, r2, ror #13
     dd8:	000008e7 	andeq	r0, r0, r7, ror #17
     ddc:	00000310 	andeq	r0, r0, r0, lsl r3
     de0:	4349564e 	movtmi	r5, #38478	; 0x964e
     de4:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     de8:	0074696e 	rsbseq	r6, r4, lr, ror #18
     dec:	00000335 	andeq	r0, r0, r5, lsr r3
     df0:	4349564e 	movtmi	r5, #38478	; 0x964e
     df4:	4243535f 	submi	r5, r3, #2080374785	; 0x7c000001
     df8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     dfc:	58007469 	stmdapl	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
     e00:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
     e04:	5f434956 	svcpl	0x00434956
     e08:	6f697250 	svcvs	0x00697250
     e0c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     e10:	756f7247 	strbvc	r7, [pc, #-583]!	; bd1 <__Stack_Size+0x7d1>
     e14:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
     e18:	00676966 	rsbeq	r6, r7, r6, ror #18
     e1c:	0000037f 	andeq	r0, r0, pc, ror r3
     e20:	4349564e 	movtmi	r5, #38478	; 0x964e
     e24:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     e28:	03f10074 	mvnseq	r0, #116	; 0x74
     e2c:	564e0000 	strbpl	r0, [lr], -r0
     e30:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     e34:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     e38:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
     e3c:	04160074 	ldreq	r0, [r6], #-116
     e40:	564e0000 	strbpl	r0, [lr], -r0
     e44:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
     e48:	75437465 	strbvc	r7, [r3, #-1125]
     e4c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
     e50:	6e655074 	mcrvs	0, 3, r5, cr5, cr4, {3}
     e54:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
     e58:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     e5c:	6e6e6168 	powvsez	f6, f6, #0.0
     e60:	2e006c65 	cdpcs	12, 0, cr6, cr0, cr5, {3}
     e64:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
     e68:	5f434956 	svcpl	0x00434956
     e6c:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     e70:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     e74:	656e6e61 	strbvs	r6, [lr, #-3681]!
     e78:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
     e7c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
     e80:	53746942 	cmnpl	r4, #1081344	; 0x108000
     e84:	75746174 	ldrbvc	r6, [r4, #-372]!
     e88:	04750073 	ldrbteq	r0, [r5], #-115
     e8c:	564e0000 	strbpl	r0, [lr], -r0
     e90:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     e94:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
     e98:	61684351 	cmnvs	r8, r1, asr r3
     e9c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     ea0:	646e6550 	strbtvs	r6, [lr], #-1360
     ea4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     ea8:	9c007469 	cfstrsls	mvf7, [r0], {105}
     eac:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
     eb0:	5f434956 	svcpl	0x00434956
     eb4:	61656c43 	cmnvs	r5, r3, asr #24
     eb8:	51524972 	cmppl	r2, r2, ror r9
     ebc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     ec0:	506c656e 	rsbpl	r6, ip, lr, ror #10
     ec4:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     ec8:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     ecc:	04c50074 	strbeq	r0, [r5], #116
     ed0:	564e0000 	strbpl	r0, [lr], -r0
     ed4:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
     ed8:	75437465 	strbvc	r7, [r3, #-1125]
     edc:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
     ee0:	74634174 	strbtvc	r4, [r3], #-372
     ee4:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
     ee8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     eec:	dd007265 	sfmle	f7, 4, [r0, #-404]
     ef0:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
     ef4:	5f434956 	svcpl	0x00434956
     ef8:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     efc:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     f00:	656e6e61 	strbvs	r6, [lr, #-3681]!
     f04:	7463416c 	strbtvc	r4, [r3], #-364
     f08:	42657669 	rsbmi	r7, r5, #110100480	; 0x6900000
     f0c:	74537469 	ldrbvc	r7, [r3], #-1129
     f10:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     f14:	00052400 	andeq	r2, r5, r0, lsl #8
     f18:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     f1c:	65475f43 	strbvs	r5, [r7, #-3907]
     f20:	55504374 	ldrbpl	r4, [r0, #-884]
     f24:	3c004449 	cfstrscc	mvf4, [r0], {73}
     f28:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
     f2c:	5f434956 	svcpl	0x00434956
     f30:	56746553 	undefined
     f34:	6f746365 	svcvs	0x00746365
     f38:	62615472 	rsbvs	r5, r1, #1912602624	; 0x72000000
     f3c:	7300656c 	movwvc	r6, #1388	; 0x56c
     f40:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
     f44:	5f434956 	svcpl	0x00434956
     f48:	656e6547 	strbvs	r6, [lr, #-1351]!
     f4c:	65746172 	ldrbvs	r6, [r4, #-370]!
     f50:	74737953 	ldrbtvc	r7, [r3], #-2387
     f54:	65526d65 	ldrbvs	r6, [r2, #-3429]
     f58:	00746573 	rsbseq	r6, r4, r3, ror r5
     f5c:	00000587 	andeq	r0, r0, r7, lsl #11
     f60:	4349564e 	movtmi	r5, #38478	; 0x964e
     f64:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
     f68:	74617265 	strbtvc	r7, [r1], #-613
     f6c:	726f4365 	rsbvc	r4, pc, #-1811939327	; 0x94000001
     f70:	73655265 	cmnvc	r5, #1342177286	; 0x50000006
     f74:	9b007465 	blls	1e110 <__Stack_Size+0x1dd10>
     f78:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
     f7c:	5f434956 	svcpl	0x00434956
     f80:	74737953 	ldrbtvc	r7, [r3], #-2387
     f84:	504c6d65 	subpl	r6, ip, r5, ror #26
     f88:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     f8c:	d0006769 	andle	r6, r0, r9, ror #14
     f90:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
     f94:	5f434956 	svcpl	0x00434956
     f98:	74737953 	ldrbtvc	r7, [r3], #-2387
     f9c:	61486d65 	cmpvs	r8, r5, ror #26
     fa0:	656c646e 	strbvs	r6, [ip, #-1134]!
     fa4:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
     fa8:	00676966 	rsbeq	r6, r7, r6, ror #18
     fac:	00000615 	andeq	r0, r0, r5, lsl r6
     fb0:	4349564e 	movtmi	r5, #38478	; 0x964e
     fb4:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
     fb8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
     fbc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     fc0:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
     fc4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     fc8:	6f437974 	svcvs	0x00437974
     fcc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     fd0:	00069800 	andeq	r9, r6, r0, lsl #16
     fd4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     fd8:	65475f43 	strbvs	r5, [r7, #-3907]
     fdc:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
     fe0:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
     fe4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     fe8:	65507265 	ldrbvs	r7, [r0, #-613]
     fec:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     ff0:	74694267 	strbtvc	r4, [r9], #-615
     ff4:	74617453 	strbtvc	r7, [r1], #-1107
     ff8:	ed007375 	stc	3, cr7, [r0, #-468]
     ffc:	4e000006 	cdpmi	0, 0, cr0, cr0, cr6, {0}
    1000:	5f434956 	svcpl	0x00434956
    1004:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    1008:	65747379 	ldrbvs	r7, [r4, #-889]!
    100c:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1010:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1014:	646e6550 	strbtvs	r6, [lr], #-1360
    1018:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    101c:	22007469 	andcs	r7, r0, #1761607680	; 0x69000000
    1020:	4e000007 	cdpmi	0, 0, cr0, cr0, cr7, {0}
    1024:	5f434956 	svcpl	0x00434956
    1028:	61656c43 	cmnvs	r5, r3, asr #24
    102c:	73795372 	cmnvc	r9, #-939524095	; 0xc8000001
    1030:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1034:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1038:	65507265 	ldrbvs	r7, [r0, #-613]
    103c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1040:	74694267 	strbtvc	r4, [r9], #-615
    1044:	00075700 	andeq	r5, r7, r0, lsl #14
    1048:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    104c:	65475f43 	strbvs	r5, [r7, #-3907]
    1050:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    1054:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1058:	6c646e61 	stclvs	14, cr6, [r4], #-388
    105c:	63417265 	movtvs	r7, #4709	; 0x1265
    1060:	65766974 	ldrbvs	r6, [r6, #-2420]!
    1064:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1068:	75746174 	ldrbvc	r6, [r4, #-372]!
    106c:	07aa0073 	undefined
    1070:	564e0000 	strbpl	r0, [lr], -r0
    1074:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1078:	61467465 	cmpvs	r6, r5, ror #8
    107c:	48746c75 	ldmdami	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
    1080:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1084:	6f537265 	svcvs	0x00537265
    1088:	65637275 	strbvs	r7, [r3, #-629]!
    108c:	08070073 	stmdaeq	r7, {r0, r1, r4, r5, r6}
    1090:	564e0000 	strbpl	r0, [lr], -r0
    1094:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1098:	61467465 	cmpvs	r6, r5, ror #8
    109c:	41746c75 	cmnmi	r4, r5, ror ip
    10a0:	65726464 	ldrbvs	r6, [r2, #-1124]!
    10a4:	50007373 	andpl	r7, r0, r3, ror r3
    10a8:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    10ac:	5f434956 	svcpl	0x00434956
    10b0:	42746547 	rsbsmi	r6, r4, #297795584	; 0x11c00000
    10b4:	50455341 	subpl	r5, r5, r1, asr #6
    10b8:	69004952 	stmdbvs	r0, {r1, r4, r6, r8, fp, lr}
    10bc:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    10c0:	5f434956 	svcpl	0x00434956
    10c4:	45534142 	ldrbmi	r4, [r3, #-322]
    10c8:	43495250 	movtmi	r5, #37456	; 0x9250
    10cc:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    10d0:	08920047 	ldmeq	r2, {r0, r1, r2, r6}
    10d4:	564e0000 	strbpl	r0, [lr], -r0
    10d8:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    10dc:	54455345 	strbpl	r5, [r5], #-837
    10e0:	4c554146 	ldfmie	f4, [r5], {70}
    10e4:	53414d54 	movtpl	r4, #7508	; 0x1d54
    10e8:	08a7004b 	stmiaeq	r7!, {r0, r1, r3, r6}
    10ec:	564e0000 	strbpl	r0, [lr], -r0
    10f0:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    10f4:	41465445 	cmpmi	r6, r5, asr #8
    10f8:	4d544c55 	ldclmi	12, cr4, [r4, #-340]
    10fc:	004b5341 	subeq	r5, fp, r1, asr #6
    1100:	000008bc 	strheq	r0, [r0], -ip
    1104:	4349564e 	movtmi	r5, #38478	; 0x964e
    1108:	5345525f 	movtpl	r5, #21087	; 0x525f
    110c:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1110:	53414d49 	movtpl	r4, #7497	; 0x1d49
    1114:	08d1004b 	ldmeq	r1, {r0, r1, r3, r6}^
    1118:	564e0000 	strbpl	r0, [lr], -r0
    111c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1120:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1124:	53414d49 	movtpl	r4, #7497	; 0x1d49
    1128:	0000004b 	andeq	r0, r0, fp, asr #32
    112c:	00c70000 	sbceq	r0, r7, r0
    1130:	00020000 	andeq	r0, r2, r0
    1134:	00002fc9 	andeq	r2, r0, r9, asr #31
    1138:	00000247 	andeq	r0, r0, r7, asr #4
    113c:	000000d3 	ldrdeq	r0, [r0], -r3
    1140:	5f525750 	svcpl	0x00525750
    1144:	6b636142 	blvs	18d9654 <__Stack_Size+0x18d9254>
    1148:	63417075 	movtvs	r7, #4213	; 0x1075
    114c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1150:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1154:	000000f8 	strdeq	r0, [r0], -r8
    1158:	5f525750 	svcpl	0x00525750
    115c:	43445650 	movtmi	r5, #18000	; 0x4650
    1160:	1d00646d 	cfstrsne	mvf6, [r0, #-436]
    1164:	50000001 	andpl	r0, r0, r1
    1168:	505f5257 	subspl	r5, pc, r7, asr r2
    116c:	654c4456 	strbvs	r4, [ip, #-1110]
    1170:	436c6576 	cmnmi	ip, #494927872	; 0x1d800000
    1174:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1178:	01530067 	cmpeq	r3, r7, rrx
    117c:	57500000 	ldrbpl	r0, [r0, -r0]
    1180:	61575f52 	cmpvs	r7, r2, asr pc
    1184:	7055656b 	subsvc	r6, r5, fp, ror #10
    1188:	436e6950 	cmnmi	lr, #1310720	; 0x140000
    118c:	7800646d 	stmdavc	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    1190:	50000001 	andpl	r0, r0, r1
    1194:	475f5257 	undefined
    1198:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    119c:	74536761 	ldrbvc	r6, [r3], #-1889
    11a0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    11a4:	0001ae00 	andeq	sl, r1, r0, lsl #28
    11a8:	52575000 	subspl	r5, r7, #0	; 0x0
    11ac:	656c435f 	strbvs	r4, [ip, #-863]!
    11b0:	6c467261 	sfmvs	f7, 2, [r6], {97}
    11b4:	d5006761 	strle	r6, [r0, #-1889]
    11b8:	50000001 	andpl	r0, r0, r1
    11bc:	455f5257 	ldrbmi	r5, [pc, #-599]	; f6d <__Stack_Size+0xb6d>
    11c0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    11c4:	4e415453 	mcrmi	4, 2, r5, cr1, cr3, {2}
    11c8:	4d594244 	lfmmi	f4, 2, [r9, #-272]
    11cc:	0065646f 	rsbeq	r6, r5, pc, ror #8
    11d0:	000001ea 	andeq	r0, r0, sl, ror #3
    11d4:	5f525750 	svcpl	0x00525750
    11d8:	65746e45 	ldrbvs	r6, [r4, #-3653]!
    11dc:	4f545372 	svcmi	0x00545372
    11e0:	646f4d50 	strbtvs	r4, [pc], #3408	; 11e8 <__Stack_Size+0xde8>
    11e4:	02310065 	eorseq	r0, r1, #101	; 0x65
    11e8:	57500000 	ldrbpl	r0, [r0, -r0]
    11ec:	65445f52 	strbvs	r5, [r4, #-3922]
    11f0:	74696e49 	strbtvc	r6, [r9], #-3657
    11f4:	00000000 	andeq	r0, r0, r0
    11f8:	0002c000 	andeq	ip, r2, r0
    11fc:	10000200 	andne	r0, r0, r0, lsl #4
    1200:	bd000032 	stclt	0, cr0, [r0, #-200]
    1204:	14000008 	strne	r0, [r0], #-8
    1208:	52000002 	andpl	r0, r0, #2	; 0x2
    120c:	445f4343 	ldrbmi	r4, [pc], #835	; 1214 <__Stack_Size+0xe14>
    1210:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1214:	02270074 	eoreq	r0, r7, #116	; 0x74
    1218:	43520000 	cmpmi	r2, #0	; 0x0
    121c:	53485f43 	movtpl	r5, #36675	; 0x8f43
    1220:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    1224:	00676966 	rsbeq	r6, r7, r6, ror #18
    1228:	0000024c 	andeq	r0, r0, ip, asr #4
    122c:	5f434352 	svcpl	0x00434352
    1230:	74696157 	strbtvc	r6, [r9], #-343
    1234:	48726f46 	ldmdami	r2!, {r1, r2, r6, r8, r9, sl, fp, sp, lr}^
    1238:	74534553 	ldrbvc	r4, [r3], #-1363
    123c:	55747261 	ldrbpl	r7, [r4, #-609]!
    1240:	02f10070 	rscseq	r0, r1, #112	; 0x70
    1244:	43520000 	cmpmi	r2, #0	; 0x0
    1248:	64415f43 	strbvs	r5, [r1], #-3907
    124c:	7473756a 	ldrbtvc	r7, [r3], #-1386
    1250:	43495348 	movtmi	r5, #37704	; 0x9348
    1254:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    1258:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    125c:	61566e6f 	cmpvs	r6, pc, ror #28
    1260:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1264:	00000323 	andeq	r0, r0, r3, lsr #6
    1268:	5f434352 	svcpl	0x00434352
    126c:	43495348 	movtmi	r5, #37704	; 0x9348
    1270:	4a00646d 	bmi	1a42c <__Stack_Size+0x1a02c>
    1274:	52000003 	andpl	r0, r0, #3	; 0x3
    1278:	505f4343 	subspl	r4, pc, r3, asr #6
    127c:	6f434c4c 	svcvs	0x00434c4c
    1280:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1284:	00039100 	andeq	r9, r3, r0, lsl #2
    1288:	43435200 	movtmi	r5, #12800	; 0x3200
    128c:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1290:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1294:	000003b8 	strheq	r0, [r0], -r8
    1298:	5f434352 	svcpl	0x00434352
    129c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    12a0:	6f434b4c 	svcvs	0x00434b4c
    12a4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    12a8:	0003f100 	andeq	pc, r3, r0, lsl #2
    12ac:	43435200 	movtmi	r5, #12800	; 0x3200
    12b0:	7465475f 	strbtvc	r4, [r5], #-1887
    12b4:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    12b8:	6f534b4c 	svcvs	0x00534b4c
    12bc:	65637275 	strbvs	r7, [r3, #-629]!
    12c0:	00040900 	andeq	r0, r4, r0, lsl #18
    12c4:	43435200 	movtmi	r5, #12800	; 0x3200
    12c8:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
    12cc:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    12d0:	00676966 	rsbeq	r6, r7, r6, ror #18
    12d4:	00000442 	andeq	r0, r0, r2, asr #8
    12d8:	5f434352 	svcpl	0x00434352
    12dc:	4b4c4350 	blmi	1312024 <__Stack_Size+0x1311c24>
    12e0:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    12e4:	00676966 	rsbeq	r6, r7, r6, ror #18
    12e8:	0000047b 	andeq	r0, r0, fp, ror r4
    12ec:	5f434352 	svcpl	0x00434352
    12f0:	4b4c4350 	blmi	1312038 <__Stack_Size+0x1311c38>
    12f4:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    12f8:	00676966 	rsbeq	r6, r7, r6, ror #18
    12fc:	000004b0 	strheq	r0, [r0], -r0
    1300:	5f434352 	svcpl	0x00434352
    1304:	6f435449 	svcvs	0x00435449
    1308:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    130c:	0004e500 	andeq	lr, r4, r0, lsl #10
    1310:	43435200 	movtmi	r5, #12800	; 0x3200
    1314:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    1318:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    131c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1320:	050c0067 	streq	r0, [ip, #-103]
    1324:	43520000 	cmpmi	r2, #0	; 0x0
    1328:	44415f43 	strbmi	r5, [r1], #-3907
    132c:	4b4c4343 	blmi	1312040 <__Stack_Size+0x1311c40>
    1330:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1334:	45006769 	strmi	r6, [r0, #-1897]
    1338:	52000005 	andpl	r0, r0, #5	; 0x5
    133c:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    1340:	6f434553 	svcvs	0x00434553
    1344:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1348:	00056c00 	andeq	r6, r5, r0, lsl #24
    134c:	43435200 	movtmi	r5, #12800	; 0x3200
    1350:	49534c5f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, sl, fp, lr}^
    1354:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1358:	00000593 	muleq	r0, r3, r5
    135c:	5f434352 	svcpl	0x00434352
    1360:	43435452 	movtmi	r5, #13394	; 0x3452
    1364:	6f434b4c 	svcvs	0x00434b4c
    1368:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    136c:	0005bc00 	andeq	fp, r5, r0, lsl #24
    1370:	43435200 	movtmi	r5, #12800	; 0x3200
    1374:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    1378:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    137c:	e300646d 	movw	r6, #1133	; 0x46d
    1380:	52000005 	andpl	r0, r0, #5	; 0x5
    1384:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    1388:	6c437465 	cfstrdvs	mvd7, [r3], {101}
    138c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1390:	71657246 	cmnvc	r5, r6, asr #4
    1394:	00064a00 	andeq	r4, r6, r0, lsl #20
    1398:	43435200 	movtmi	r5, #12800	; 0x3200
    139c:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
    13a0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    13a4:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    13a8:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    13ac:	7f00646d 	svcvc	0x0000646d
    13b0:	52000006 	andpl	r0, r0, #6	; 0x6
    13b4:	415f4343 	cmpmi	pc, r3, asr #6
    13b8:	50324250 	eorspl	r4, r2, r0, asr r2
    13bc:	70697265 	rsbvc	r7, r9, r5, ror #4
    13c0:	6f6c4368 	svcvs	0x006c4368
    13c4:	6d436b63 	vstrvs	d22, [r3, #-396]
    13c8:	06b40064 	ldrteq	r0, [r4], r4, rrx
    13cc:	43520000 	cmpmi	r2, #0	; 0x0
    13d0:	50415f43 	subpl	r5, r1, r3, asr #30
    13d4:	65503142 	ldrbvs	r3, [r0, #-322]
    13d8:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    13dc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    13e0:	646d436b 	strbtvs	r4, [sp], #-875
    13e4:	0006e900 	andeq	lr, r6, r0, lsl #18
    13e8:	43435200 	movtmi	r5, #12800	; 0x3200
    13ec:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    13f0:	72655032 	rsbvc	r5, r5, #50	; 0x32
    13f4:	52687069 	rsbpl	r7, r8, #105	; 0x69
    13f8:	74657365 	strbtvc	r7, [r5], #-869
    13fc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1400:	0000071e 	andeq	r0, r0, lr, lsl r7
    1404:	5f434352 	svcpl	0x00434352
    1408:	31425041 	cmpcc	r2, r1, asr #32
    140c:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1410:	65526870 	ldrbvs	r6, [r2, #-2160]
    1414:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1418:	5300646d 	movwpl	r6, #1133	; 0x46d
    141c:	52000007 	andpl	r0, r0, #7	; 0x7
    1420:	425f4343 	subsmi	r4, pc, #201326593	; 0xc000001
    1424:	756b6361 	strbvc	r6, [fp, #-865]!
    1428:	73655270 	cmnvc	r5, #7	; 0x7
    142c:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1430:	077a0064 	ldrbeq	r0, [sl, -r4, rrx]!
    1434:	43520000 	cmpmi	r2, #0	; 0x0
    1438:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    143c:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    1440:	72756365 	rsbsvc	r6, r5, #-1811939327	; 0x94000001
    1444:	53797469 	cmnpl	r9, #1761607680	; 0x69000000
    1448:	65747379 	ldrbvs	r7, [r4, #-889]!
    144c:	646d436d 	strbtvs	r4, [sp], #-877
    1450:	0007a100 	andeq	sl, r7, r0, lsl #2
    1454:	43435200 	movtmi	r5, #12800	; 0x3200
    1458:	4f434d5f 	svcmi	0x00434d5f
    145c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1460:	c8006769 	stmdagt	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    1464:	52000007 	andpl	r0, r0, #7	; 0x7
    1468:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    146c:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    1470:	74536761 	ldrbvc	r6, [r3], #-1889
    1474:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1478:	0007fc00 	andeq	pc, r7, r0, lsl #24
    147c:	43435200 	movtmi	r5, #12800	; 0x3200
    1480:	656c435f 	strbvs	r4, [ip, #-863]!
    1484:	6c467261 	sfmvs	f7, 2, [r6], {97}
    1488:	10006761 	andne	r6, r0, r1, ror #14
    148c:	52000008 	andpl	r0, r0, #8	; 0x8
    1490:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    1494:	54497465 	strbpl	r7, [r9], #-1125
    1498:	74617453 	strbtvc	r7, [r1], #-1107
    149c:	49007375 	stmdbmi	r0, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
    14a0:	52000008 	andpl	r0, r0, #8	; 0x8
    14a4:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    14a8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    14ac:	65505449 	ldrbvs	r5, [r0, #-1097]
    14b0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    14b4:	74694267 	strbtvc	r4, [r9], #-615
    14b8:	00000000 	andeq	r0, r0, r0
    14bc:	00009d00 	andeq	r9, r0, r0, lsl #26
    14c0:	cd000200 	sfmgt	f0, 4, [r0]
    14c4:	ef00003a 	svc	0x0000003a
    14c8:	f7000001 	undefined instruction 0xf7000001
    14cc:	53000000 	movwpl	r0, #0	; 0x0
    14d0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    14d4:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    14d8:	6f534b4c 	svcvs	0x00534b4c
    14dc:	65637275 	strbvs	r7, [r3, #-629]!
    14e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    14e4:	1c006769 	stcne	7, cr6, [r0], {105}
    14e8:	53000001 	movwpl	r0, #1	; 0x1
    14ec:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    14f0:	535f6b63 	cmppl	pc, #101376	; 0x18c00
    14f4:	65527465 	ldrbvs	r7, [r2, #-1125]
    14f8:	64616f6c 	strbtvs	r6, [r1], #-3948
    14fc:	00014100 	andeq	r4, r1, r0, lsl #2
    1500:	73795300 	cmnvc	r9, #0	; 0x0
    1504:	6b636954 	blvs	18dba5c <__Stack_Size+0x18db65c>
    1508:	756f435f 	strbvc	r4, [pc, #-863]!	; 11b1 <__Stack_Size+0xdb1>
    150c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1510:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1514:	00000166 	andeq	r0, r0, r6, ror #2
    1518:	54737953 	ldrbtpl	r7, [r3], #-2387
    151c:	5f6b6369 	svcpl	0x006b6369
    1520:	6f435449 	svcvs	0x00435449
    1524:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1528:	00018b00 	andeq	r8, r1, r0, lsl #22
    152c:	73795300 	cmnvc	r9, #0	; 0x0
    1530:	6b636954 	blvs	18dba88 <__Stack_Size+0x18db688>
    1534:	7465475f 	strbtvc	r4, [r5], #-1887
    1538:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    153c:	00726574 	rsbseq	r6, r2, r4, ror r5
    1540:	000001a2 	andeq	r0, r0, r2, lsr #3
    1544:	54737953 	ldrbtpl	r7, [r3], #-2387
    1548:	5f6b6369 	svcpl	0x006b6369
    154c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1550:	5367616c 	cmnpl	r7, #27	; 0x1b
    1554:	75746174 	ldrbvc	r6, [r4, #-372]!
    1558:	00000073 	andeq	r0, r0, r3, ror r0
    155c:	07ac0000 	streq	r0, [ip, r0]!
    1560:	00020000 	andeq	r0, r2, r0
    1564:	00003cbc 	strheq	r3, [r0], -ip
    1568:	00002149 	andeq	r2, r0, r9, asr #2
    156c:	00000778 	andeq	r0, r0, r8, ror r7
    1570:	5f4d4954 	svcpl	0x004d4954
    1574:	656d6954 	strbvs	r6, [sp, #-2388]!
    1578:	65736142 	ldrbvs	r6, [r3, #-322]!
    157c:	74696e49 	strbtvc	r6, [r9], #-3657
    1580:	0007b600 	andeq	fp, r7, r0, lsl #12
    1584:	4d495400 	cfstrdmi	mvd5, [r9]
    1588:	31434f5f 	cmpcc	r3, pc, asr pc
    158c:	74696e49 	strbtvc	r6, [r9], #-3657
    1590:	00082100 	andeq	r2, r8, r0, lsl #2
    1594:	4d495400 	cfstrdmi	mvd5, [r9]
    1598:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    159c:	74696e49 	strbtvc	r6, [r9], #-3657
    15a0:	00088c00 	andeq	r8, r8, r0, lsl #24
    15a4:	4d495400 	cfstrdmi	mvd5, [r9]
    15a8:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    15ac:	74696e49 	strbtvc	r6, [r9], #-3657
    15b0:	0008f700 	andeq	pc, r8, r0, lsl #14
    15b4:	4d495400 	cfstrdmi	mvd5, [r9]
    15b8:	34434f5f 	strbcc	r4, [r3], #-3935
    15bc:	74696e49 	strbtvc	r6, [r9], #-3657
    15c0:	00096200 	andeq	r6, r9, r0, lsl #4
    15c4:	4d495400 	cfstrdmi	mvd5, [r9]
    15c8:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    15cc:	0074696e 	rsbseq	r6, r4, lr, ror #18
    15d0:	00000b2e 	andeq	r0, r0, lr, lsr #22
    15d4:	5f4d4954 	svcpl	0x004d4954
    15d8:	494d5750 	stmdbmi	sp, {r4, r6, r8, r9, sl, ip, lr}^
    15dc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    15e0:	17006769 	strne	r6, [r0, -r9, ror #14]
    15e4:	5400000d 	strpl	r0, [r0], #-13
    15e8:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    15ec:	43525444 	cmpmi	r2, #1140850688	; 0x44000000
    15f0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    15f4:	0d520067 	ldcleq	0, cr0, [r2, #-412]
    15f8:	49540000 	ldmdbmi	r4, {}^
    15fc:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1600:	6142656d 	cmpvs	r2, sp, ror #10
    1604:	74536573 	ldrbvc	r6, [r3], #-1395
    1608:	74637572 	strbtvc	r7, [r3], #-1394
    160c:	74696e49 	strbtvc	r6, [r9], #-3657
    1610:	000d7900 	andeq	r7, sp, r0, lsl #18
    1614:	4d495400 	cfstrdmi	mvd5, [r9]
    1618:	53434f5f 	movtpl	r4, #16223	; 0x3f5f
    161c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1620:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1624:	0da00074 	stceq	0, cr0, [r0, #464]!
    1628:	49540000 	ldmdbmi	r4, {}^
    162c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    1630:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1634:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1638:	c7007469 	strgt	r7, [r0, -r9, ror #8]
    163c:	5400000d 	strpl	r0, [r0], #-13
    1640:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    1644:	53525444 	cmppl	r2, #1140850688	; 0x44000000
    1648:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    164c:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1650:	0dee0074 	stcleq	0, cr0, [lr, #464]!
    1654:	49540000 	ldmdbmi	r4, {}^
    1658:	6d435f4d 	stclvs	15, cr5, [r3, #-308]
    165c:	0e230064 	cdpeq	0, 2, cr0, cr3, cr4, {3}
    1660:	49540000 	ldmdbmi	r4, {}^
    1664:	74435f4d 	strbvc	r5, [r3], #-3917
    1668:	57506c72 	undefined
    166c:	74754f4d 	ldrbtvc	r4, [r5], #-3917
    1670:	73747570 	cmnvc	r4, #469762048	; 0x1c000000
    1674:	000e5800 	andeq	r5, lr, r0, lsl #16
    1678:	4d495400 	cfstrdmi	mvd5, [r9]
    167c:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1680:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1684:	0e9b0067 	cdpeq	0, 9, cr0, cr11, cr7, {3}
    1688:	49540000 	ldmdbmi	r4, {}^
    168c:	65475f4d 	strbvs	r5, [r7, #-3917]
    1690:	6172656e 	cmnvs	r2, lr, ror #10
    1694:	76456574 	undefined
    1698:	00746e65 	rsbseq	r6, r4, r5, ror #28
    169c:	00000ed0 	ldrdeq	r0, [r0], -r0
    16a0:	5f4d4954 	svcpl	0x004d4954
    16a4:	43414d44 	movtmi	r4, #7492	; 0x1d44
    16a8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16ac:	0f150067 	svceq	0x00150067
    16b0:	49540000 	ldmdbmi	r4, {}^
    16b4:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    16b8:	646d4341 	strbtvs	r4, [sp], #-833
    16bc:	000f5800 	andeq	r5, pc, r0, lsl #16
    16c0:	4d495400 	cfstrdmi	mvd5, [r9]
    16c4:	746e495f 	strbtvc	r4, [lr], #-2399
    16c8:	616e7265 	cmnvs	lr, r5, ror #4
    16cc:	6f6c436c 	svcvs	0x006c436c
    16d0:	6f436b63 	svcvs	0x00436b63
    16d4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16d8:	000f7f00 	andeq	r7, pc, r0, lsl #30
    16dc:	4d495400 	cfstrdmi	mvd5, [r9]
    16e0:	5254495f 	subspl	r4, r4, #1556480	; 0x17c000
    16e4:	74784578 	ldrbtvc	r4, [r8], #-1400
    16e8:	616e7265 	cmnvs	lr, r5, ror #4
    16ec:	6f6c436c 	svcvs	0x006c436c
    16f0:	6f436b63 	svcvs	0x00436b63
    16f4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16f8:	000fe400 	andeq	lr, pc, r0, lsl #8
    16fc:	4d495400 	cfstrdmi	mvd5, [r9]
    1700:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    1704:	65747845 	ldrbvs	r7, [r4, #-2117]!
    1708:	6c616e72 	stclvs	14, cr6, [r1], #-456
    170c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1710:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1714:	00676966 	rsbeq	r6, r7, r6, ror #18
    1718:	000010f8 	strdeq	r1, [r0], -r8
    171c:	5f4d4954 	svcpl	0x004d4954
    1720:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    1724:	6b636f6c 	blvs	18dd4dc <__Stack_Size+0x18dd0dc>
    1728:	65646f4d 	strbvs	r6, [r4, #-3917]!
    172c:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    1730:	00676966 	rsbeq	r6, r7, r6, ror #18
    1734:	00001193 	muleq	r0, r3, r1
    1738:	5f4d4954 	svcpl	0x004d4954
    173c:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    1740:	6b636f6c 	blvs	18dd4f8 <__Stack_Size+0x18dd0f8>
    1744:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1748:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    174c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1750:	00001220 	andeq	r1, r0, r0, lsr #4
    1754:	5f4d4954 	svcpl	0x004d4954
    1758:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    175c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1760:	125b0067 	subsne	r0, fp, #103	; 0x67
    1764:	49540000 	ldmdbmi	r4, {}^
    1768:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    176c:	61637365 	cmnvs	r3, r5, ror #6
    1770:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    1774:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1778:	129e0067 	addsne	r0, lr, #103	; 0x67
    177c:	49540000 	ldmdbmi	r4, {}^
    1780:	6f435f4d 	svcvs	0x00435f4d
    1784:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1788:	646f4d72 	strbtvs	r4, [pc], #3442	; 1790 <__Stack_Size+0x1390>
    178c:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1790:	00676966 	rsbeq	r6, r7, r6, ror #18
    1794:	000012e5 	andeq	r1, r0, r5, ror #5
    1798:	5f4d4954 	svcpl	0x004d4954
    179c:	656c6553 	strbvs	r6, [ip, #-1363]!
    17a0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    17a4:	54747570 	ldrbtpl	r7, [r4], #-1392
    17a8:	67676972 	undefined
    17ac:	12007265 	andne	r7, r0, #1342177286	; 0x50000006
    17b0:	54000013 	strpl	r0, [r0], #-19
    17b4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; a73 <__Stack_Size+0x673>
    17b8:	646f636e 	strbtvs	r6, [pc], #878	; 17c0 <__Stack_Size+0x13c0>
    17bc:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    17c0:	66726574 	undefined
    17c4:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    17c8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17cc:	13950067 	orrsne	r0, r5, #103	; 0x67
    17d0:	49540000 	ldmdbmi	r4, {}^
    17d4:	6f465f4d 	svcvs	0x00465f4d
    17d8:	64656372 	strbtvs	r6, [r5], #-882
    17dc:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    17e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17e4:	13dc0067 	bicsne	r0, ip, #103	; 0x67
    17e8:	49540000 	ldmdbmi	r4, {}^
    17ec:	6f465f4d 	svcvs	0x00465f4d
    17f0:	64656372 	strbtvs	r6, [r5], #-882
    17f4:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    17f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17fc:	14210067 	strtne	r0, [r1], #-103
    1800:	49540000 	ldmdbmi	r4, {}^
    1804:	6f465f4d 	svcvs	0x00465f4d
    1808:	64656372 	strbtvs	r6, [r5], #-882
    180c:	4333434f 	teqmi	r3, #1006632961	; 0x3c000001
    1810:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1814:	14680067 	strbtne	r0, [r8], #-103
    1818:	49540000 	ldmdbmi	r4, {}^
    181c:	6f465f4d 	svcvs	0x00465f4d
    1820:	64656372 	strbtvs	r6, [r5], #-882
    1824:	4334434f 	teqmi	r4, #1006632961	; 0x3c000001
    1828:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    182c:	14ad0067 	strtne	r0, [sp], #103
    1830:	49540000 	ldmdbmi	r4, {}^
    1834:	52415f4d 	subpl	r5, r1, #308	; 0x134
    1838:	65725052 	ldrbvs	r5, [r2, #-82]!
    183c:	64616f6c 	strbtvs	r6, [r1], #-3948
    1840:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1844:	e2006769 	and	r6, r0, #27525120	; 0x1a40000
    1848:	54000014 	strpl	r0, [r0], #-20
    184c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1850:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1854:	4d4f4374 	stclmi	3, cr4, [pc, #-464]
    1858:	00151700 	andseq	r1, r5, r0, lsl #14
    185c:	4d495400 	cfstrdmi	mvd5, [r9]
    1860:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1864:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    1868:	414d4443 	cmpmi	sp, r3, asr #8
    186c:	00154c00 	andseq	r4, r5, r0, lsl #24
    1870:	4d495400 	cfstrdmi	mvd5, [r9]
    1874:	5043435f 	subpl	r4, r3, pc, asr r3
    1878:	6f6c6572 	svcvs	0x006c6572
    187c:	6f436461 	svcvs	0x00436461
    1880:	6f72746e 	svcvs	0x0072746e
    1884:	1581006c 	strne	r0, [r1, #108]
    1888:	49540000 	ldmdbmi	r4, {}^
    188c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1890:	65725031 	ldrbvs	r5, [r2, #-49]!
    1894:	64616f6c 	strbtvs	r6, [r1], #-3948
    1898:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    189c:	c8006769 	stmdagt	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    18a0:	54000015 	strpl	r0, [r0], #-21
    18a4:	4f5f4d49 	svcmi	0x005f4d49
    18a8:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    18ac:	616f6c65 	cmnvs	pc, r5, ror #24
    18b0:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    18b4:	00676966 	rsbeq	r6, r7, r6, ror #18
    18b8:	0000160d 	andeq	r1, r0, sp, lsl #12
    18bc:	5f4d4954 	svcpl	0x004d4954
    18c0:	5033434f 	eorspl	r4, r3, pc, asr #6
    18c4:	6f6c6572 	svcvs	0x006c6572
    18c8:	6f436461 	svcvs	0x00436461
    18cc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    18d0:	00165400 	andseq	r5, r6, r0, lsl #8
    18d4:	4d495400 	cfstrdmi	mvd5, [r9]
    18d8:	34434f5f 	strbcc	r4, [r3], #-3935
    18dc:	6c657250 	sfmvs	f7, 2, [r5], #-320
    18e0:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    18e4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    18e8:	16990067 	ldrne	r0, [r9], r7, rrx
    18ec:	49540000 	ldmdbmi	r4, {}^
    18f0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    18f4:	73614631 	cmnvc	r1, #51380224	; 0x3100000
    18f8:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    18fc:	00676966 	rsbeq	r6, r7, r6, ror #18
    1900:	000016e0 	andeq	r1, r0, r0, ror #13
    1904:	5f4d4954 	svcpl	0x004d4954
    1908:	4632434f 	ldrtmi	r4, [r2], -pc, asr #6
    190c:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    1910:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1914:	17250067 	strne	r0, [r5, -r7, rrx]!
    1918:	49540000 	ldmdbmi	r4, {}^
    191c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1920:	73614633 	cmnvc	r1, #53477376	; 0x3300000
    1924:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1928:	00676966 	rsbeq	r6, r7, r6, ror #18
    192c:	0000176c 	andeq	r1, r0, ip, ror #14
    1930:	5f4d4954 	svcpl	0x004d4954
    1934:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    1938:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    193c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1940:	17b10067 	ldrne	r0, [r1, r7, rrx]!
    1944:	49540000 	ldmdbmi	r4, {}^
    1948:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    194c:	4f726165 	svcmi	0x00726165
    1950:	65523143 	ldrbvs	r3, [r2, #-323]
    1954:	17f80066 	ldrbne	r0, [r8, r6, rrx]!
    1958:	49540000 	ldmdbmi	r4, {}^
    195c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    1960:	4f726165 	svcmi	0x00726165
    1964:	65523243 	ldrbvs	r3, [r2, #-579]
    1968:	183d0066 	ldmdane	sp!, {r1, r2, r5, r6}
    196c:	49540000 	ldmdbmi	r4, {}^
    1970:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    1974:	4f726165 	svcmi	0x00726165
    1978:	65523343 	ldrbvs	r3, [r2, #-835]
    197c:	18840066 	stmne	r4, {r1, r2, r5, r6}
    1980:	49540000 	ldmdbmi	r4, {}^
    1984:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    1988:	4f726165 	svcmi	0x00726165
    198c:	65523443 	ldrbvs	r3, [r2, #-1091]
    1990:	18c90066 	stmiane	r9, {r1, r2, r5, r6}^
    1994:	49540000 	ldmdbmi	r4, {}^
    1998:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    199c:	6c6f5031 	stclvs	0, cr5, [pc], #-196
    19a0:	74697261 	strbtvc	r7, [r9], #-609
    19a4:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    19a8:	00676966 	rsbeq	r6, r7, r6, ror #18
    19ac:	00001910 	andeq	r1, r0, r0, lsl r9
    19b0:	5f4d4954 	svcpl	0x004d4954
    19b4:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    19b8:	616c6f50 	cmnvs	ip, r0, asr pc
    19bc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    19c0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    19c4:	57006769 	strpl	r6, [r0, -r9, ror #14]
    19c8:	54000019 	strpl	r0, [r0], #-25
    19cc:	4f5f4d49 	svcmi	0x005f4d49
    19d0:	6f503243 	svcvs	0x00503243
    19d4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    19d8:	6f437974 	svcvs	0x00437974
    19dc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    19e0:	00199c00 	andseq	r9, r9, r0, lsl #24
    19e4:	4d495400 	cfstrdmi	mvd5, [r9]
    19e8:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    19ec:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    19f0:	74697261 	strbtvc	r7, [r9], #-609
    19f4:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    19f8:	00676966 	rsbeq	r6, r7, r6, ror #18
    19fc:	000019e1 	andeq	r1, r0, r1, ror #19
    1a00:	5f4d4954 	svcpl	0x004d4954
    1a04:	5033434f 	eorspl	r4, r3, pc, asr #6
    1a08:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1a0c:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1a10:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1a14:	1a260067 	bne	981bb8 <__Stack_Size+0x9817b8>
    1a18:	49540000 	ldmdbmi	r4, {}^
    1a1c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1a20:	6f504e33 	svcvs	0x00504e33
    1a24:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1a28:	6f437974 	svcvs	0x00437974
    1a2c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a30:	001a6b00 	andseq	r6, sl, r0, lsl #22
    1a34:	4d495400 	cfstrdmi	mvd5, [r9]
    1a38:	34434f5f 	strbcc	r4, [r3], #-3935
    1a3c:	616c6f50 	cmnvs	ip, r0, asr pc
    1a40:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1a44:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a48:	b0006769 	andlt	r6, r0, r9, ror #14
    1a4c:	5400001a 	strpl	r0, [r0], #-26
    1a50:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1a54:	6d437843 	stclvs	8, cr7, [r3, #-268]
    1a58:	1af50064 	bne	ffd41bf0 <SCS_BASE+0x1fd33bf0>
    1a5c:	49540000 	ldmdbmi	r4, {}^
    1a60:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    1a64:	6d434e78 	stclvs	14, cr4, [r3, #-480]
    1a68:	1b3a0064 	blne	e81c00 <__Stack_Size+0xe81800>
    1a6c:	49540000 	ldmdbmi	r4, {}^
    1a70:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1a74:	7463656c 	strbtvc	r6, [r3], #-1388
    1a78:	4d78434f 	ldclmi	3, cr4, [r8, #-316]!
    1a7c:	001b8500 	andseq	r8, fp, r0, lsl #10
    1a80:	4d495400 	cfstrdmi	mvd5, [r9]
    1a84:	6470555f 	ldrbtvs	r5, [r0], #-1375
    1a88:	44657461 	strbtmi	r7, [r5], #-1121
    1a8c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
    1a90:	6f43656c 	svcvs	0x0043656c
    1a94:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a98:	001bba00 	andseq	fp, fp, r0, lsl #20
    1a9c:	4d495400 	cfstrdmi	mvd5, [r9]
    1aa0:	6470555f 	ldrbtvs	r5, [r0], #-1375
    1aa4:	52657461 	rsbpl	r7, r5, #1627389952	; 0x61000000
    1aa8:	65757165 	ldrbvs	r7, [r5, #-357]!
    1aac:	6f437473 	svcvs	0x00437473
    1ab0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ab4:	001bef00 	andseq	lr, fp, r0, lsl #30
    1ab8:	4d495400 	cfstrdmi	mvd5, [r9]
    1abc:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1ac0:	48746365 	ldmdami	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1ac4:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    1ac8:	6f736e65 	svcvs	0x00736e65
    1acc:	1c240072 	stcne	0, cr0, [r4], #-456
    1ad0:	49540000 	ldmdbmi	r4, {}^
    1ad4:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1ad8:	7463656c 	strbtvc	r6, [r3], #-1388
    1adc:	50656e4f 	rsbpl	r6, r5, pc, asr #28
    1ae0:	65736c75 	ldrbvs	r6, [r3, #-3189]!
    1ae4:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1ae8:	001c5b00 	andseq	r5, ip, r0, lsl #22
    1aec:	4d495400 	cfstrdmi	mvd5, [r9]
    1af0:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1af4:	4f746365 	svcmi	0x00746365
    1af8:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1afc:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    1b00:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    1b04:	001c9200 	andseq	r9, ip, r0, lsl #4
    1b08:	4d495400 	cfstrdmi	mvd5, [r9]
    1b0c:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1b10:	53746365 	cmnpl	r4, #-1811939327	; 0x94000001
    1b14:	6576616c 	ldrbvs	r6, [r6, #-364]!
    1b18:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1b1c:	001cc900 	andseq	ip, ip, r0, lsl #18
    1b20:	4d495400 	cfstrdmi	mvd5, [r9]
    1b24:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1b28:	4d746365 	ldclmi	3, cr6, [r4, #-404]!
    1b2c:	65747361 	ldrbvs	r7, [r4, #-865]!
    1b30:	616c5372 	smcvs	50482
    1b34:	6f4d6576 	svcvs	0x004d6576
    1b38:	00006564 	andeq	r6, r0, r4, ror #10
    1b3c:	5400001d 	strpl	r0, [r0], #-29
    1b40:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1b44:	6f437465 	svcvs	0x00437465
    1b48:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1b4c:	1d350072 	ldcne	0, cr0, [r5, #-456]!
    1b50:	49540000 	ldmdbmi	r4, {}^
    1b54:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1b58:	74754174 	ldrbtvc	r4, [r5], #-372
    1b5c:	6c65726f 	sfmvs	f7, 2, [r5], #-444
    1b60:	0064616f 	rsbeq	r6, r4, pc, ror #2
    1b64:	00001d6a 	andeq	r1, r0, sl, ror #26
    1b68:	5f4d4954 	svcpl	0x004d4954
    1b6c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1b70:	61706d6f 	cmnvs	r0, pc, ror #26
    1b74:	00316572 	eorseq	r6, r1, r2, ror r5
    1b78:	00001d9f 	muleq	r0, pc, sp
    1b7c:	5f4d4954 	svcpl	0x004d4954
    1b80:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1b84:	61706d6f 	cmnvs	r0, pc, ror #26
    1b88:	00326572 	eorseq	r6, r2, r2, ror r5
    1b8c:	00001dd4 	ldrdeq	r1, [r0], -r4
    1b90:	5f4d4954 	svcpl	0x004d4954
    1b94:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1b98:	61706d6f 	cmnvs	r0, pc, ror #26
    1b9c:	00336572 	eorseq	r6, r3, r2, ror r5
    1ba0:	00001e09 	andeq	r1, r0, r9, lsl #28
    1ba4:	5f4d4954 	svcpl	0x004d4954
    1ba8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1bac:	61706d6f 	cmnvs	r0, pc, ror #26
    1bb0:	00346572 	eorseq	r6, r4, r2, ror r5
    1bb4:	00001e3e 	andeq	r1, r0, lr, lsr lr
    1bb8:	5f4d4954 	svcpl	0x004d4954
    1bbc:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1bc0:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    1bc4:	61637365 	cmnvs	r3, r5, ror #6
    1bc8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1bcc:	00001e62 	andeq	r1, r0, r2, ror #28
    1bd0:	5f4d4954 	svcpl	0x004d4954
    1bd4:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1bd8:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    1bdc:	61637365 	cmnvs	r3, r5, ror #6
    1be0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1be4:	00001e84 	andeq	r1, r0, r4, lsl #29
    1be8:	5f4d4954 	svcpl	0x004d4954
    1bec:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1bf0:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    1bf4:	61637365 	cmnvs	r3, r5, ror #6
    1bf8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1bfc:	00001ea8 	andeq	r1, r0, r8, lsr #29
    1c00:	5f4d4954 	svcpl	0x004d4954
    1c04:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1c08:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    1c0c:	61637365 	cmnvs	r3, r5, ror #6
    1c10:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1c14:	00001eca 	andeq	r1, r0, sl, asr #29
    1c18:	5f4d4954 	svcpl	0x004d4954
    1c1c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1c20:	6b636f6c 	blvs	18dd9d8 <__Stack_Size+0x18dd5d8>
    1c24:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    1c28:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    1c2c:	001f0100 	andseq	r0, pc, r0, lsl #2
    1c30:	4d495400 	cfstrdmi	mvd5, [r9]
    1c34:	7465475f 	strbtvc	r4, [r5], #-1887
    1c38:	74706143 	ldrbtvc	r6, [r0], #-323
    1c3c:	31657275 	smccc	22309
    1c40:	001f2e00 	andseq	r2, pc, r0, lsl #28
    1c44:	4d495400 	cfstrdmi	mvd5, [r9]
    1c48:	7465475f 	strbtvc	r4, [r5], #-1887
    1c4c:	74706143 	ldrbtvc	r6, [r0], #-323
    1c50:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    1c54:	001f5b00 	andseq	r5, pc, r0, lsl #22
    1c58:	4d495400 	cfstrdmi	mvd5, [r9]
    1c5c:	7465475f 	strbtvc	r4, [r5], #-1887
    1c60:	74706143 	ldrbtvc	r6, [r0], #-323
    1c64:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    1c68:	001f8800 	andseq	r8, pc, r0, lsl #16
    1c6c:	4d495400 	cfstrdmi	mvd5, [r9]
    1c70:	7465475f 	strbtvc	r4, [r5], #-1887
    1c74:	74706143 	ldrbtvc	r6, [r0], #-323
    1c78:	34657275 	strbtcc	r7, [r5], #-629
    1c7c:	001fb500 	andseq	fp, pc, r0, lsl #10
    1c80:	4d495400 	cfstrdmi	mvd5, [r9]
    1c84:	7465475f 	strbtvc	r4, [r5], #-1887
    1c88:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1c8c:	00726574 	rsbseq	r6, r2, r4, ror r5
    1c90:	00001fe2 	andeq	r1, r0, r2, ror #31
    1c94:	5f4d4954 	svcpl	0x004d4954
    1c98:	50746547 	rsbspl	r6, r4, r7, asr #10
    1c9c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1ca0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1ca4:	00200f00 	eoreq	r0, r0, r0, lsl #30
    1ca8:	4d495400 	cfstrdmi	mvd5, [r9]
    1cac:	7465475f 	strbtvc	r4, [r5], #-1887
    1cb0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1cb4:	74617453 	strbtvc	r7, [r1], #-1107
    1cb8:	56007375 	undefined
    1cbc:	54000020 	strpl	r0, [r0], #-32
    1cc0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1cc4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1cc8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1ccc:	00208d00 	eoreq	r8, r0, r0, lsl #26
    1cd0:	4d495400 	cfstrdmi	mvd5, [r9]
    1cd4:	7465475f 	strbtvc	r4, [r5], #-1887
    1cd8:	74535449 	ldrbvc	r5, [r3], #-1097
    1cdc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1ce0:	0020ec00 	eoreq	lr, r0, r0, lsl #24
    1ce4:	4d495400 	cfstrdmi	mvd5, [r9]
    1ce8:	656c435f 	strbvs	r4, [ip, #-863]!
    1cec:	54497261 	strbpl	r7, [r9], #-609
    1cf0:	646e6550 	strbtvs	r6, [lr], #-1360
    1cf4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1cf8:	23007469 	movwcs	r7, #1129	; 0x469
    1cfc:	54000021 	strpl	r0, [r0], #-33
    1d00:	445f4d49 	ldrbmi	r4, [pc], #3401	; 1d08 <__Stack_Size+0x1908>
    1d04:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1d08:	00000074 	andeq	r0, r0, r4, ror r0
    1d0c:	025b0000 	subseq	r0, fp, #0	; 0x0
    1d10:	00020000 	andeq	r0, r2, r0
    1d14:	00005e05 	andeq	r5, r0, r5, lsl #28
    1d18:	00000950 	andeq	r0, r0, r0, asr r9
    1d1c:	000002b6 	strheq	r0, [r0], -r6
    1d20:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1d24:	74535f54 	ldrbvc	r5, [r3], #-3924
    1d28:	74637572 	strbtvc	r7, [r3], #-1394
    1d2c:	74696e49 	strbtvc	r6, [r9], #-3657
    1d30:	0002e100 	andeq	lr, r2, r0, lsl #2
    1d34:	41535500 	cmpmi	r3, r0, lsl #10
    1d38:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    1d3c:	6b636f6c 	blvs	18ddaf4 <__Stack_Size+0x18dd6f4>
    1d40:	74696e49 	strbtvc	r6, [r9], #-3657
    1d44:	00033000 	andeq	r3, r3, r0
    1d48:	41535500 	cmpmi	r3, r0, lsl #10
    1d4c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    1d50:	6b636f6c 	blvs	18ddb08 <__Stack_Size+0x18dd708>
    1d54:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1d58:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1d5c:	57007469 	strpl	r7, [r0, -r9, ror #8]
    1d60:	55000003 	strpl	r0, [r0, #-3]
    1d64:	54524153 	ldrbpl	r4, [r2], #-339
    1d68:	646d435f 	strbtvs	r4, [sp], #-863
    1d6c:	00038c00 	andeq	r8, r3, r0, lsl #24
    1d70:	41535500 	cmpmi	r3, r0, lsl #10
    1d74:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    1d78:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1d7c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d80:	0000040d 	andeq	r0, r0, sp, lsl #8
    1d84:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1d88:	4d445f54 	stclmi	15, cr5, [r4, #-336]
    1d8c:	646d4341 	strbtvs	r4, [sp], #-833
    1d90:	00045000 	andeq	r5, r4, r0
    1d94:	41535500 	cmpmi	r3, r0, lsl #10
    1d98:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    1d9c:	64417465 	strbvs	r7, [r1], #-1125
    1da0:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    1da4:	04850073 	streq	r0, [r5], #115
    1da8:	53550000 	cmppl	r5, #0	; 0x0
    1dac:	5f545241 	svcpl	0x00545241
    1db0:	656b6157 	strbvs	r6, [fp, #-343]!
    1db4:	6f437055 	svcvs	0x00437055
    1db8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1dbc:	0004bc00 	andeq	fp, r4, r0, lsl #24
    1dc0:	41535500 	cmpmi	r3, r0, lsl #10
    1dc4:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    1dc8:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1dcc:	57726576 	undefined
    1dd0:	55656b61 	strbpl	r6, [r5, #-2913]!
    1dd4:	646d4370 	strbtvs	r4, [sp], #-880
    1dd8:	0004f100 	andeq	pc, r4, r0, lsl #2
    1ddc:	41535500 	cmpmi	r3, r0, lsl #10
    1de0:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    1de4:	72424e49 	subvc	r4, r2, #1168	; 0x490
    1de8:	446b6165 	strbtmi	r6, [fp], #-357
    1dec:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    1df0:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    1df4:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    1df8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1dfc:	05280067 	streq	r0, [r8, #-103]!
    1e00:	53550000 	cmppl	r5, #0	; 0x0
    1e04:	5f545241 	svcpl	0x00545241
    1e08:	434e494c 	movtmi	r4, #59724	; 0xe94c
    1e0c:	5d00646d 	cfstrspl	mvf6, [r0, #-436]
    1e10:	55000005 	strpl	r0, [r0, #-5]
    1e14:	54524153 	ldrbpl	r4, [r2], #-339
    1e18:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    1e1c:	74614464 	strbtvc	r4, [r1], #-1124
    1e20:	05940061 	ldreq	r0, [r4, #97]
    1e24:	53550000 	cmppl	r5, #0	; 0x0
    1e28:	5f545241 	svcpl	0x00545241
    1e2c:	65636552 	strbvs	r6, [r3, #-1362]!
    1e30:	44657669 	strbtmi	r7, [r5], #-1641
    1e34:	00617461 	rsbeq	r7, r1, r1, ror #8
    1e38:	000005c1 	andeq	r0, r0, r1, asr #11
    1e3c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1e40:	65535f54 	ldrbvs	r5, [r3, #-3924]
    1e44:	7242646e 	subvc	r6, r2, #1845493760	; 0x6e000000
    1e48:	006b6165 	rsbeq	r6, fp, r5, ror #2
    1e4c:	000005e8 	andeq	r0, r0, r8, ror #11
    1e50:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1e54:	65535f54 	ldrbvs	r5, [r3, #-3924]
    1e58:	61754774 	cmnvs	r5, r4, ror r7
    1e5c:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    1e60:	1d00656d 	cfstr32ne	mvfx6, [r0, #-436]
    1e64:	55000006 	strpl	r0, [r0, #-6]
    1e68:	54524153 	ldrbpl	r4, [r2], #-339
    1e6c:	7465535f 	strbtvc	r5, [r5], #-863
    1e70:	73657250 	cmnvc	r5, #5	; 0x5
    1e74:	656c6163 	strbvs	r6, [ip, #-355]!
    1e78:	06520072 	undefined
    1e7c:	53550000 	cmppl	r5, #0	; 0x0
    1e80:	5f545241 	svcpl	0x00545241
    1e84:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    1e88:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    1e8c:	646d4364 	strbtvs	r4, [sp], #-868
    1e90:	00068700 	andeq	r8, r6, r0, lsl #14
    1e94:	41535500 	cmpmi	r3, r0, lsl #10
    1e98:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    1e9c:	7472616d 	ldrbtvc	r6, [r2], #-365
    1ea0:	64726143 	ldrbtvs	r6, [r2], #-323
    1ea4:	4b43414e 	blmi	10d23e4 <__Stack_Size+0x10d1fe4>
    1ea8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1eac:	000006bc 	strheq	r0, [r0], -ip
    1eb0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1eb4:	61485f54 	cmpvs	r8, r4, asr pc
    1eb8:	7544666c 	strbvc	r6, [r4, #-1644]
    1ebc:	78656c70 	stmdavc	r5!, {r4, r5, r6, sl, fp, sp, lr}^
    1ec0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1ec4:	000006f1 	strdeq	r0, [r0], -r1
    1ec8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1ecc:	72495f54 	subvc	r5, r9, #336	; 0x150
    1ed0:	6f434144 	svcvs	0x00434144
    1ed4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ed8:	00072800 	andeq	r2, r7, r0, lsl #16
    1edc:	41535500 	cmpmi	r3, r0, lsl #10
    1ee0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    1ee4:	43414472 	movtmi	r4, #5234	; 0x1472
    1ee8:	5d00646d 	cfstrspl	mvf6, [r0, #-436]
    1eec:	55000007 	strpl	r0, [r0, #-7]
    1ef0:	54524153 	ldrbpl	r4, [r2], #-339
    1ef4:	7465475f 	strbtvc	r4, [r5], #-1887
    1ef8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1efc:	74617453 	strbtvc	r7, [r1], #-1107
    1f00:	a4007375 	strge	r7, [r0], #-885
    1f04:	55000007 	strpl	r0, [r0, #-7]
    1f08:	54524153 	ldrbpl	r4, [r2], #-339
    1f0c:	656c435f 	strbvs	r4, [ip, #-863]!
    1f10:	6c467261 	sfmvs	f7, 2, [r6], {97}
    1f14:	db006761 	blle	1bca0 <__Stack_Size+0x1b8a0>
    1f18:	55000007 	strpl	r0, [r0, #-7]
    1f1c:	54524153 	ldrbpl	r4, [r2], #-339
    1f20:	7465475f 	strbtvc	r4, [r5], #-1887
    1f24:	74535449 	ldrbvc	r5, [r3], #-1097
    1f28:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1f2c:	00085200 	andeq	r5, r8, r0, lsl #4
    1f30:	41535500 	cmpmi	r3, r0, lsl #10
    1f34:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    1f38:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1f3c:	65505449 	ldrbvs	r5, [r0, #-1097]
    1f40:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1f44:	74694267 	strbtvc	r4, [r9], #-615
    1f48:	0008a100 	andeq	sl, r8, r0, lsl #2
    1f4c:	41535500 	cmpmi	r3, r0, lsl #10
    1f50:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    1f54:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1f58:	0000092a 	andeq	r0, r0, sl, lsr #18
    1f5c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1f60:	65445f54 	strbvs	r5, [r4, #-3924]
    1f64:	74696e49 	strbtvc	r6, [r9], #-3657
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	00003100 	andeq	r3, r0, r0, lsl #2
    1f70:	e6000200 	str	r0, [r0], -r0, lsl #4
    1f74:	06000067 	streq	r0, [r0], -r7, rrx
    1f78:	52000001 	andpl	r0, r0, #1	; 0x1
    1f7c:	52000000 	andpl	r0, r0, #0	; 0x0
    1f80:	74657365 	strbtvc	r7, [r5], #-869
    1f84:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    1f88:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1f8c:	0000ee00 	andeq	lr, r0, r0, lsl #28
    1f90:	705f6700 	subsvc	r6, pc, r0, lsl #14
    1f94:	65566e66 	ldrbvs	r6, [r6, #-3686]
    1f98:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    1f9c:	00000073 	andeq	r0, r0, r3, ror r0
    1fa0:	00190000 	andseq	r0, r9, r0
    1fa4:	00020000 	andeq	r0, r2, r0
    1fa8:	000068ec 	andeq	r6, r0, ip, ror #17
    1fac:	000000c5 	andeq	r0, r0, r5, asr #1
    1fb0:	0000009c 	muleq	r0, ip, r0
    1fb4:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    1fb8:	00007469 	andeq	r7, r0, r9, ror #8
    1fbc:	17000000 	strne	r0, [r0, -r0]
    1fc0:	02000000 	andeq	r0, r0, #0	; 0x0
    1fc4:	0069b100 	rsbeq	fp, r9, r0, lsl #2
    1fc8:	00093a00 	andeq	r3, r9, r0, lsl #20
    1fcc:	0008ff00 	andeq	pc, r8, r0, lsl #30
    1fd0:	69786500 	ldmdbvs	r8!, {r8, sl, sp, lr}^
    1fd4:	00000074 	andeq	r0, r0, r4, ror r0
    1fd8:	00350000 	eorseq	r0, r5, r0
    1fdc:	00020000 	andeq	r0, r2, r0
    1fe0:	000072eb 	andeq	r7, r0, fp, ror #5
    1fe4:	0000093a 	andeq	r0, r0, sl, lsr r9
    1fe8:	00000910 	andeq	r0, r0, r0, lsl r9
    1fec:	706d695f 	rsbvc	r6, sp, pc, asr r9
    1ff0:	5f657275 	svcpl	0x00657275
    1ff4:	00727470 	rsbseq	r7, r2, r0, ror r4
    1ff8:	00000922 	andeq	r0, r0, r2, lsr #18
    1ffc:	6f6c675f 	svcvs	0x006c675f
    2000:	5f6c6162 	svcpl	0x006c6162
    2004:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    2008:	705f6572 	subsvc	r6, pc, r2, ror r5
    200c:	00007274 	andeq	r7, r0, r4, ror r2
    2010:	3a000000 	bcc	2018 <__Stack_Size+0x1c18>
    2014:	02000000 	andeq	r0, r0, #0	; 0x0
    2018:	007c2500 	rsbseq	r2, ip, r0, lsl #10
    201c:	00014600 	andeq	r4, r1, r0, lsl #12
    2020:	00008000 	andeq	r8, r0, r0
    2024:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0
    2028:	5f636269 	svcpl	0x00636269
    202c:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    2030:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    2034:	b2007961 	andlt	r7, r0, #1589248	; 0x184000
    2038:	5f000000 	svcpl	0x00000000
    203c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2040:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
    2044:	615f7469 	cmpvs	pc, r9, ror #8
    2048:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    204c:	00000000 	andeq	r0, r0, r0
    2050:	00001900 	andeq	r1, r0, r0, lsl #18
    2054:	6b000200 	blvs	285c <__Stack_Size+0x245c>
    2058:	1300007d 	movwne	r0, #125	; 0x7d
    205c:	88000001 	stmdahi	r0, {r0}
    2060:	6d000000 	stcvs	0, cr0, [r0]
    2064:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    2068:	00000074 	andeq	r0, r0, r4, ror r0
    206c:	00260000 	eoreq	r0, r6, r0
    2070:	00020000 	andeq	r0, r2, r0
    2074:	00007e7e 	andeq	r7, r0, lr, ror lr
    2078:	000009a5 	andeq	r0, r0, r5, lsr #19
    207c:	0000091e 	andeq	r0, r0, lr, lsl r9
    2080:	65725f5f 	ldrbvs	r5, [r2, #-3935]!
    2084:	74736967 	ldrbtvc	r6, [r3], #-2407
    2088:	655f7265 	ldrbvs	r7, [pc, #-613]	; 1e2b <__Stack_Size+0x1a2b>
    208c:	70746978 	rsbsvc	r6, r4, r8, ror r9
    2090:	00636f72 	rsbeq	r6, r3, r2, ror pc
    2094:	00000000 	andeq	r0, r0, r0
    2098:	00000023 	andeq	r0, r0, r3, lsr #32
    209c:	88230002 	stmdahi	r3!, {r1}
    20a0:	09b20000 	ldmibeq	r2!, {}
    20a4:	08ff0000 	ldmeq	pc!, {}^
    20a8:	5f5f0000 	svcpl	0x005f0000
    20ac:	6c6c6163 	stfvse	f6, [ip], #-396
    20b0:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    20b4:	6f727074 	svcvs	0x00727074
    20b8:	00007363 	andeq	r7, r0, r3, ror #6
    20bc:	Address 0x000020bc is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000049 	andeq	r0, r0, r9, asr #32
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	tsteq	r4, r0
	...
      14:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      18:	6d73612e 	ldfvse	f6, [r3, #-184]!
      1c:	5c3a6300 	ldcpl	3, cr6, [sl]
      20:	616e6977 	smcvs	59031
      24:	5c736d72 	ldclpl	13, cr6, [r3], #-456
      28:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      2c:	63675c64 	cmnvs	r7, #25600	; 0x6400
      30:	75622d63 	strbvc	r2, [r2, #-3427]!
      34:	5c646c69 	stclpl	12, cr6, [r4], #-420
      38:	00636367 	rsbeq	r6, r3, r7, ror #6
      3c:	20554e47 	subscs	r4, r5, r7, asr #28
      40:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      44:	2e38312e 	rsfcsep	f3, f0, #0.5
      48:	01003035 	tsteq	r0, r5, lsr r0
      4c:	00008080 	andeq	r8, r0, r0, lsl #1
      50:	12000200 	andne	r0, r0, #0	; 0x0
      54:	04000000 	streq	r0, [r0]
      58:	00004901 	andeq	r4, r0, r1, lsl #18
	...
      64:	2f2e2e00 	svccs	0x002e2e00
      68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      6c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
      74:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
      78:	6c2f302e 	stcvs	0, cr3, [pc], #-184
      7c:	6c676269 	sfmvs	f6, 2, [r7], #-420
      80:	2f73736f 	svccs	0x0073736f
      84:	2f6d7261 	svccs	0x006d7261
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	6300532e 	movwvs	r5, #814	; 0x32e
      90:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
      94:	6d72616e 	ldfvse	f6, [r2, #-440]!
      98:	75625c73 	strbvc	r5, [r2, #-3187]!
      9c:	5c646c69 	stclpl	12, cr6, [r4], #-420
      a0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      a4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      a8:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
      ac:	61652d6d 	cmnvs	r5, sp, ror #26
      b0:	6c5c6962 	mrrcvs	9, 6, r6, ip, cr2
      b4:	6c676269 	sfmvs	f6, 2, [r7], #-420
      b8:	5c73736f 	ldclpl	3, cr7, [r3], #-444
      bc:	006d7261 	rsbeq	r7, sp, r1, ror #4
      c0:	20554e47 	subscs	r4, r5, r7, asr #28
      c4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      c8:	2e38312e 	rsfcsep	f3, f0, #0.5
      cc:	01003035 	tsteq	r0, r5, lsr r0
      d0:	0004ae80 	andeq	sl, r4, r0, lsl #29
      d4:	26000200 	strcs	r0, [r0], -r0, lsl #4
      d8:	04000000 	streq	r0, [r0]
      dc:	00000801 	andeq	r0, r0, r1, lsl #16
      e0:	027b0100 	rsbseq	r0, fp, #0	; 0x0
      e4:	00470000 	subeq	r0, r7, r0
      e8:	31340000 	teqcc	r4, r0
      ec:	32140800 	andscc	r0, r4, #0	; 0x0
      f0:	00e30800 	rsceq	r0, r3, r0, lsl #16
      f4:	04020000 	streq	r0, [r2]
      f8:	002ab205 	eoreq	fp, sl, r5, lsl #4
      fc:	05020200 	streq	r0, [r2, #-512]
     100:	0000003d 	andeq	r0, r0, sp, lsr r0
     104:	2c060102 	stfcss	f0, [r6], {2}
     108:	03000001 	movweq	r0, #1	; 0x1
     10c:	00323375 	eorseq	r3, r2, r5, ror r3
     110:	00452702 	subeq	r2, r5, r2, lsl #14
     114:	04020000 	streq	r0, [r2]
     118:	002b2c07 	eoreq	r2, fp, r7, lsl #24
     11c:	31750300 	cmncc	r5, r0, lsl #6
     120:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
     124:	00000057 	andeq	r0, r0, r7, asr r0
     128:	bf070202 	svclt	0x00070202
     12c:	03000001 	movweq	r0, #1	; 0x1
     130:	02003875 	andeq	r3, r0, #7667712	; 0x750000
     134:	00006829 	andeq	r6, r0, r9, lsr #16
     138:	08010200 	stmdaeq	r1, {r9}
     13c:	0000012a 	andeq	r0, r0, sl, lsr #2
     140:	00004504 	andeq	r4, r0, r4, lsl #10
     144:	00570400 	subseq	r0, r7, r0, lsl #8
     148:	68040000 	stmdavs	r4, {}
     14c:	05000000 	streq	r0, [r0]
     150:	93390201 	teqls	r9, #268435456	; 0x10000000
     154:	06000000 	streq	r0, [r0], -r0
     158:	0000103d 	andeq	r1, r0, sp, lsr r0
     15c:	45530700 	ldrbmi	r0, [r3, #-1792]
     160:	00010054 	andeq	r0, r1, r4, asr r0
     164:	09070408 	stmdbeq	r7, {r3, sl}
     168:	020c0350 	andeq	r0, ip, #1073741825	; 0x40000001
     16c:	000002f7 	strdeq	r0, [r0], -r7
     170:	3152430a 	cmpcc	r2, sl, lsl #6
     174:	020d0300 	andeq	r0, sp, #0	; 0x0
     178:	00000074 	andeq	r0, r0, r4, ror r0
     17c:	0b002302 	bleq	8d8c <__Stack_Size+0x898c>
     180:	000001f4 	strdeq	r0, [r0], -r4
     184:	4c020e03 	stcmi	14, cr0, [r2], {3}
     188:	02000000 	andeq	r0, r0, #0	; 0x0
     18c:	430a0223 	movwmi	r0, #41507	; 0xa223
     190:	03003252 	movweq	r3, #594	; 0x252
     194:	0074020f 	rsbseq	r0, r4, pc, lsl #4
     198:	23020000 	movwcs	r0, #8192	; 0x2000
     19c:	01fe0b04 	mvnseq	r0, r4, lsl #22
     1a0:	10030000 	andne	r0, r3, r0
     1a4:	00004c02 	andeq	r4, r0, r2, lsl #24
     1a8:	06230200 	strteq	r0, [r3], -r0, lsl #4
     1ac:	0001250b 	andeq	r2, r1, fp, lsl #10
     1b0:	02110300 	andseq	r0, r1, #0	; 0x0
     1b4:	00000074 	andeq	r0, r0, r4, ror r0
     1b8:	0b082302 	bleq	208dc8 <__Stack_Size+0x2089c8>
     1bc:	0000008c 	andeq	r0, r0, ip, lsl #1
     1c0:	4c021203 	sfmmi	f1, 4, [r2], {3}
     1c4:	02000000 	andeq	r0, r0, #0	; 0x0
     1c8:	b20b0a23 	andlt	r0, fp, #143360	; 0x23000
     1cc:	03000001 	movweq	r0, #1	; 0x1
     1d0:	00740213 	rsbseq	r0, r4, r3, lsl r2
     1d4:	23020000 	movwcs	r0, #8192	; 0x2000
     1d8:	00960b0c 	addseq	r0, r6, ip, lsl #22
     1dc:	14030000 	strne	r0, [r3]
     1e0:	00004c02 	andeq	r4, r0, r2, lsl #24
     1e4:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
     1e8:	0052530a 	subseq	r5, r2, sl, lsl #6
     1ec:	74021503 	strvc	r1, [r2], #-1283
     1f0:	02000000 	andeq	r0, r0, #0	; 0x0
     1f4:	a00b1023 	andge	r1, fp, r3, lsr #32
     1f8:	03000000 	movweq	r0, #0	; 0x0
     1fc:	004c0216 	subeq	r0, ip, r6, lsl r2
     200:	23020000 	movwcs	r0, #8192	; 0x2000
     204:	47450a12 	smlaldmi	r0, r5, r2, sl
     208:	17030052 	smlsdne	r3, r2, r0, r0
     20c:	00007402 	andeq	r7, r0, r2, lsl #8
     210:	14230200 	strtne	r0, [r3], #-512
     214:	00022c0b 	andeq	r2, r2, fp, lsl #24
     218:	02180300 	andseq	r0, r8, #0	; 0x0
     21c:	0000004c 	andeq	r0, r0, ip, asr #32
     220:	0b162302 	bleq	588e30 <__Stack_Size+0x588a30>
     224:	0000001e 	andeq	r0, r0, lr, lsl r0
     228:	74021903 	strvc	r1, [r2], #-2307
     22c:	02000000 	andeq	r0, r0, #0	; 0x0
     230:	b50b1823 	strlt	r1, [fp, #-2083]
     234:	03000000 	movweq	r0, #0	; 0x0
     238:	004c021a 	subeq	r0, ip, sl, lsl r2
     23c:	23020000 	movwcs	r0, #8192	; 0x2000
     240:	00240b1a 	eoreq	r0, r4, sl, lsl fp
     244:	1b030000 	blne	c024c <__Stack_Size+0xbfe4c>
     248:	00007402 	andeq	r7, r0, r2, lsl #8
     24c:	1c230200 	sfmne	f0, 4, [r3]
     250:	0000cb0b 	andeq	ip, r0, fp, lsl #22
     254:	021c0300 	andseq	r0, ip, #0	; 0x0
     258:	0000004c 	andeq	r0, r0, ip, asr #32
     25c:	0b1e2302 	bleq	788e6c <__Stack_Size+0x788a6c>
     260:	00000014 	andeq	r0, r0, r4, lsl r0
     264:	74021d03 	strvc	r1, [r2], #-3331
     268:	02000000 	andeq	r0, r0, #0	; 0x0
     26c:	480b2023 	stmdami	fp, {r0, r1, r5, sp}
     270:	03000002 	movweq	r0, #2	; 0x2
     274:	004c021e 	subeq	r0, ip, lr, lsl r2
     278:	23020000 	movwcs	r0, #8192	; 0x2000
     27c:	4e430a22 	fmacsmi	s1, s6, s5
     280:	1f030054 	svcne	0x00030054
     284:	00007402 	andeq	r7, r0, r2, lsl #8
     288:	24230200 	strtcs	r0, [r3], #-512
     28c:	0002520b 	andeq	r5, r2, fp, lsl #4
     290:	02200300 	eoreq	r0, r0, #0	; 0x0
     294:	0000004c 	andeq	r0, r0, ip, asr #32
     298:	0a262302 	beq	988ea8 <__Stack_Size+0x988aa8>
     29c:	00435350 	subeq	r5, r3, r0, asr r3
     2a0:	74022103 	strvc	r2, [r2], #-259
     2a4:	02000000 	andeq	r0, r0, #0	; 0x0
     2a8:	380b2823 	stmdacc	fp, {r0, r1, r5, fp, sp}
     2ac:	03000001 	movweq	r0, #1	; 0x1
     2b0:	004c0222 	subeq	r0, ip, r2, lsr #4
     2b4:	23020000 	movwcs	r0, #8192	; 0x2000
     2b8:	52410a2a 	subpl	r0, r1, #172032	; 0x2a000
     2bc:	23030052 	movwcs	r0, #12370	; 0x3052
     2c0:	00007402 	andeq	r7, r0, r2, lsl #8
     2c4:	2c230200 	sfmcs	f0, 4, [r3]
     2c8:	0001430b 	andeq	r4, r1, fp, lsl #6
     2cc:	02240300 	eoreq	r0, r4, #0	; 0x0
     2d0:	0000004c 	andeq	r0, r0, ip, asr #32
     2d4:	0a2e2302 	beq	b88ee4 <__Stack_Size+0xb88ae4>
     2d8:	00524352 	subseq	r4, r2, r2, asr r3
     2dc:	74022503 	strvc	r2, [r2], #-1283
     2e0:	02000000 	andeq	r0, r0, #0	; 0x0
     2e4:	4e0b3023 	cdpmi	0, 0, cr3, cr11, cr3, {1}
     2e8:	03000001 	movweq	r0, #1	; 0x1
     2ec:	004c0226 	subeq	r0, ip, r6, lsr #4
     2f0:	23020000 	movwcs	r0, #8192	; 0x2000
     2f4:	00e90b32 	rsceq	r0, r9, r2, lsr fp
     2f8:	27030000 	strcs	r0, [r3, -r0]
     2fc:	00007402 	andeq	r7, r0, r2, lsl #8
     300:	34230200 	strtcc	r0, [r3], #-512
     304:	0001590b 	andeq	r5, r1, fp, lsl #18
     308:	02280300 	eoreq	r0, r8, #0	; 0x0
     30c:	0000004c 	andeq	r0, r0, ip, asr #32
     310:	0b362302 	bleq	d88f20 <__Stack_Size+0xd88b20>
     314:	000000ee 	andeq	r0, r0, lr, ror #1
     318:	74022903 	strvc	r2, [r2], #-2307
     31c:	02000000 	andeq	r0, r0, #0	; 0x0
     320:	640b3823 	strvs	r3, [fp], #-2083
     324:	03000001 	movweq	r0, #1	; 0x1
     328:	004c022a 	subeq	r0, ip, sl, lsr #4
     32c:	23020000 	movwcs	r0, #8192	; 0x2000
     330:	00f30b3a 	rscseq	r0, r3, sl, lsr fp
     334:	2b030000 	blcs	c033c <__Stack_Size+0xbff3c>
     338:	00007402 	andeq	r7, r0, r2, lsl #8
     33c:	3c230200 	sfmcc	f0, 4, [r3]
     340:	00016f0b 	andeq	r6, r1, fp, lsl #30
     344:	022c0300 	eoreq	r0, ip, #0	; 0x0
     348:	0000004c 	andeq	r0, r0, ip, asr #32
     34c:	0b3e2302 	bleq	f88f5c <__Stack_Size+0xf88b5c>
     350:	000000f8 	strdeq	r0, [r0], -r8
     354:	74022d03 	strvc	r2, [r2], #-3331
     358:	02000000 	andeq	r0, r0, #0	; 0x0
     35c:	7a0b4023 	bvc	2d03f0 <__Stack_Size+0x2cfff0>
     360:	03000001 	movweq	r0, #1	; 0x1
     364:	004c022e 	subeq	r0, ip, lr, lsr #4
     368:	23020000 	movwcs	r0, #8192	; 0x2000
     36c:	01d20b42 	bicseq	r0, r2, r2, asr #22
     370:	2f030000 	svccs	0x00030000
     374:	00007402 	andeq	r7, r0, r2, lsl #8
     378:	44230200 	strtmi	r0, [r3], #-512
     37c:	0001850b 	andeq	r8, r1, fp, lsl #10
     380:	02300300 	eorseq	r0, r0, #0	; 0x0
     384:	0000004c 	andeq	r0, r0, ip, asr #32
     388:	0a462302 	beq	1188f98 <__Stack_Size+0x1188b98>
     38c:	00524344 	subseq	r4, r2, r4, asr #6
     390:	74023103 	strvc	r3, [r2], #-259
     394:	02000000 	andeq	r0, r0, #0	; 0x0
     398:	900b4823 	andls	r4, fp, r3, lsr #16
     39c:	03000001 	movweq	r0, #1	; 0x1
     3a0:	004c0232 	subeq	r0, ip, r2, lsr r2
     3a4:	23020000 	movwcs	r0, #8192	; 0x2000
     3a8:	00190b4a 	andseq	r0, r9, sl, asr #22
     3ac:	33030000 	movwcc	r0, #12288	; 0x3000
     3b0:	00007402 	andeq	r7, r0, r2, lsl #8
     3b4:	4c230200 	sfmmi	f0, 4, [r3]
     3b8:	00019b0b 	andeq	r9, r1, fp, lsl #22
     3bc:	02340300 	eorseq	r0, r4, #0	; 0x0
     3c0:	0000004c 	andeq	r0, r0, ip, asr #32
     3c4:	004e2302 	subeq	r2, lr, r2, lsl #6
     3c8:	00bf010c 	adcseq	r0, pc, ip, lsl #2
     3cc:	8f010000 	svchi	0x00010000
     3d0:	00313401 	eorseq	r3, r1, r1, lsl #8
     3d4:	00314808 	eorseq	r4, r1, r8, lsl #16
     3d8:	0d5d0108 	ldfeqe	f0, [sp, #-32]
     3dc:	0000fd01 	andeq	pc, r0, r1, lsl #26
     3e0:	48850100 	stmmi	r5, {r8}
     3e4:	70080031 	andvc	r0, r8, r1, lsr r0
     3e8:	00080031 	andeq	r0, r8, r1, lsr r0
     3ec:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     3f0:	00003801 	andeq	r3, r0, r1, lsl #16
     3f4:	01320100 	teqeq	r2, r0, lsl #2
     3f8:	00000337 	andeq	r0, r0, r7, lsr r3
     3fc:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
     400:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
     404:	0000001f 	andeq	r0, r0, pc, lsl r0
     408:	6905040f 	stmdbvs	r5, {r0, r1, r2, r3, sl}
     40c:	1000746e 	andne	r7, r0, lr, ror #8
     410:	0000002a 	andeq	r0, r0, sl, lsr #32
     414:	006f1904 	rsbeq	r1, pc, r4, lsl #18
     418:	01010000 	tsteq	r1, r0
     41c:	00006811 	andeq	r6, r0, r1, lsl r8
     420:	00035b00 	andeq	r5, r3, r0, lsl #22
     424:	00931200 	addseq	r1, r3, r0, lsl #4
     428:	000e0000 	andeq	r0, lr, r0
     42c:	00011710 	andeq	r1, r1, r0, lsl r7
     430:	681a0400 	ldmdavs	sl, {sl}
     434:	01000003 	tsteq	r0, r3
     438:	034b0401 	movteq	r0, #46081	; 0xb401
     43c:	a6100000 	ldrge	r0, [r0], -r0
     440:	04000001 	streq	r0, [r0], #-1
     444:	0000791b 	andeq	r7, r0, fp, lsl r9
     448:	10010100 	andne	r0, r1, r0, lsl #2
     44c:	00000108 	andeq	r0, r0, r8, lsl #2
     450:	03871405 	orreq	r1, r7, #83886080	; 0x5000000
     454:	01010000 	tsteq	r1, r0
     458:	00034b04 	andeq	r4, r3, r4, lsl #22
     45c:	005e1100 	subseq	r1, lr, r0, lsl #2
     460:	039c0000 	orrseq	r0, ip, #0	; 0x0
     464:	93120000 	tstls	r2, #0	; 0x0
     468:	ff000000 	undefined instruction 0xff000000
     46c:	01df1300 	bicseq	r1, pc, r0, lsl #6
     470:	18010000 	stmdane	r1, {}
     474:	000003ae 	andeq	r0, r0, lr, lsr #7
     478:	00030501 	andeq	r0, r3, r1, lsl #10
     47c:	04000000 	streq	r0, [r0]
     480:	0000038c 	andeq	r0, r0, ip, lsl #7
     484:	00020813 	andeq	r0, r2, r3, lsl r8
     488:	c5190100 	ldrgt	r0, [r9, #-256]
     48c:	01000003 	tsteq	r0, r3
     490:	00000305 	andeq	r0, r0, r5, lsl #6
     494:	5e040000 	cdppl	0, 0, cr0, cr4, cr0, {0}
     498:	13000000 	movwne	r0, #0	; 0x0
     49c:	0000025c 	andeq	r0, r0, ip, asr r2
     4a0:	03c51901 	biceq	r1, r5, #16384	; 0x4000
     4a4:	05010000 	streq	r0, [r1]
     4a8:	00000003 	andeq	r0, r0, r3
     4ac:	021f1300 	andseq	r1, pc, #0	; 0x0
     4b0:	1b010000 	blne	404b8 <__Stack_Size+0x400b8>
     4b4:	0000003a 	andeq	r0, r0, sl, lsr r0
     4b8:	00030501 	andeq	r0, r3, r1, lsl #10
     4bc:	13200000 	teqne	r0, #0	; 0x0
     4c0:	000000dd 	ldrdeq	r0, [r0], -sp
     4c4:	003a1c01 	eorseq	r1, sl, r1, lsl #24
     4c8:	05010000 	streq	r0, [r1]
     4cc:	00000403 	andeq	r0, r0, r3, lsl #8
     4d0:	01d71320 	bicseq	r1, r7, r0, lsr #6
     4d4:	1d010000 	stcne	0, cr0, [r1]
     4d8:	0000006f 	andeq	r0, r0, pc, rrx
     4dc:	00030501 	andeq	r0, r3, r1, lsl #10
     4e0:	11000000 	tstne	r0, r0
     4e4:	0000004c 	andeq	r0, r0, ip, asr #32
     4e8:	00000422 	andeq	r0, r0, r2, lsr #8
     4ec:	00009312 	andeq	r9, r0, r2, lsl r3
     4f0:	13000100 	movwne	r0, #256	; 0x100
     4f4:	000001b7 	strheq	r0, [r0], -r7
     4f8:	04121e01 	ldreq	r1, [r2], #-3585
     4fc:	05010000 	streq	r0, [r1]
     500:	00000803 	andeq	r0, r0, r3, lsl #16
     504:	02721320 	rsbseq	r1, r2, #-2147483648	; 0x80000000
     508:	20010000 	andcs	r0, r1, r0
     50c:	0000004c 	andeq	r0, r0, ip, asr #32
     510:	00030501 	andeq	r0, r3, r1, lsl #10
     514:	13000000 	movwne	r0, #0	; 0x0
     518:	00000236 	andeq	r0, r0, r6, lsr r2
     51c:	004c2101 	subeq	r2, ip, r1, lsl #2
     520:	05010000 	streq	r0, [r1]
     524:	00000003 	andeq	r0, r0, r3
     528:	02421300 	subeq	r1, r2, #0	; 0x0
     52c:	22010000 	andcs	r0, r1, #0	; 0x0
     530:	0000005e 	andeq	r0, r0, lr, asr r0
     534:	00030501 	andeq	r0, r3, r1, lsl #10
     538:	13000000 	movwne	r0, #0	; 0x0
     53c:	00000000 	andeq	r0, r0, r0
     540:	005e2301 	subseq	r2, lr, r1, lsl #6
     544:	05010000 	streq	r0, [r1]
     548:	00000003 	andeq	r0, r0, r3
     54c:	64691400 	strbtvs	r1, [r9], #-1024
     550:	5e240100 	sufpls	f0, f4, f0
     554:	01000000 	tsteq	r0, r0
     558:	000c0305 	andeq	r0, ip, r5, lsl #6
     55c:	d5132000 	ldrle	r2, [r3]
     560:	01000000 	tsteq	r0, r0
     564:	00005e25 	andeq	r5, r0, r5, lsr #28
     568:	03050100 	movweq	r0, #20736	; 0x5100
     56c:	00000000 	andeq	r0, r0, r0
     570:	0000aa13 	andeq	sl, r0, r3, lsl sl
     574:	5e250100 	sufpls	f0, f5, f0
     578:	01000000 	tsteq	r0, r0
     57c:	00000305 	andeq	r0, r0, r5, lsl #6
     580:	a8000000 	stmdage	r0, {}
     584:	02000005 	andeq	r0, r0, #5	; 0x5
     588:	00013b00 	andeq	r3, r1, r0, lsl #22
     58c:	08010400 	stmdaeq	r1, {sl}
     590:	01000000 	tsteq	r0, r0
     594:	0000029d 	muleq	r0, sp, r2
     598:	00000047 	andeq	r0, r0, r7, asr #32
     59c:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
     5a0:	08003348 	stmdaeq	r0, {r3, r6, r8, r9, ip, sp}
     5a4:	000001a1 	andeq	r0, r0, r1, lsr #3
     5a8:	b2050402 	andlt	r0, r5, #33554432	; 0x2000000
     5ac:	0200002a 	andeq	r0, r0, #42	; 0x2a
     5b0:	003d0502 	eorseq	r0, sp, r2, lsl #10
     5b4:	01020000 	tsteq	r2, r0
     5b8:	00012c06 	andeq	r2, r1, r6, lsl #24
     5bc:	07040200 	streq	r0, [r4, -r0, lsl #4]
     5c0:	00002b2c 	andeq	r2, r0, ip, lsr #22
     5c4:	bf070202 	svclt	0x00070202
     5c8:	02000001 	andeq	r0, r0, #1	; 0x1
     5cc:	012a0801 	teqeq	sl, r1, lsl #16
     5d0:	04030000 	streq	r0, [r3]
     5d4:	c3010407 	movwgt	r0, #5127	; 0x1407
     5d8:	01000006 	tsteq	r0, r6
     5dc:	32140125 	andscc	r0, r4, #1073741833	; 0x40000009
     5e0:	32160800 	andscc	r0, r6, #0	; 0x0
     5e4:	5d010800 	stcpl	8, cr0, [r1]
     5e8:	05820104 	streq	r0, [r2, #260]
     5ec:	30010000 	andcc	r0, r1, r0
     5f0:	00321801 	eorseq	r1, r2, r1, lsl #16
     5f4:	00321a08 	eorseq	r1, r2, r8, lsl #20
     5f8:	045d0108 	ldrbeq	r0, [sp], #-264
     5fc:	0007a401 	andeq	sl, r7, r1, lsl #8
     600:	013f0100 	teqeq	pc, r0, lsl #2
     604:	0800321c 	stmdaeq	r0, {r2, r3, r4, r9, ip, sp}
     608:	0800321e 	stmdaeq	r0, {r1, r2, r3, r4, r9, ip, sp}
     60c:	01045d01 	tsteq	r4, r1, lsl #26
     610:	000003a0 	andeq	r0, r0, r0, lsr #7
     614:	20014e01 	andcs	r4, r1, r1, lsl #28
     618:	22080032 	andcs	r0, r8, #50	; 0x32
     61c:	01080032 	tsteq	r8, r2, lsr r0
     620:	e001045d 	and	r0, r1, sp, asr r4
     624:	01000002 	tsteq	r0, r2
     628:	3224015d 	eorcc	r0, r4, #1073741847	; 0x40000017
     62c:	32260800 	eorcc	r0, r6, #0	; 0x0
     630:	5d010800 	stcpl	8, cr0, [r1]
     634:	06810104 	streq	r0, [r1], r4, lsl #2
     638:	6c010000 	stcvs	0, cr0, [r1], {0}
     63c:	00322801 	eorseq	r2, r2, r1, lsl #16
     640:	00322a08 	eorseq	r2, r2, r8, lsl #20
     644:	045d0108 	ldrbeq	r0, [sp], #-264
     648:	00050401 	andeq	r0, r5, r1, lsl #8
     64c:	01770100 	cmneq	r7, r0, lsl #2
     650:	0800322c 	stmdaeq	r0, {r2, r3, r5, r9, ip, sp}
     654:	0800322e 	stmdaeq	r0, {r1, r2, r3, r5, r9, ip, sp}
     658:	01045d01 	tsteq	r4, r1, lsl #26
     65c:	000006bb 	strheq	r0, [r0], -fp
     660:	30018201 	andcc	r8, r1, r1, lsl #4
     664:	32080032 	andcc	r0, r8, #50	; 0x32
     668:	01080032 	tsteq	r8, r2, lsr r0
     66c:	d001045d 	andle	r0, r1, sp, asr r4
     670:	01000005 	tsteq	r0, r5
     674:	32340199 	eorscc	r0, r4, #1073741862	; 0x40000026
     678:	32360800 	eorscc	r0, r6, #0	; 0x0
     67c:	5d010800 	stcpl	8, cr0, [r1]
     680:	03eb0104 	mvneq	r0, #1	; 0x1
     684:	a4010000 	strge	r0, [r1]
     688:	00323801 	eorseq	r3, r2, r1, lsl #16
     68c:	00323a08 	eorseq	r3, r2, r8, lsl #20
     690:	045d0108 	ldrbeq	r0, [sp], #-264
     694:	0005e001 	andeq	lr, r5, r1
     698:	01af0100 	undefined instruction 0x01af0100
     69c:	0800323c 	stmdaeq	r0, {r2, r3, r4, r5, r9, ip, sp}
     6a0:	0800323e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, ip, sp}
     6a4:	01045d01 	tsteq	r4, r1, lsl #26
     6a8:	0000031d 	andeq	r0, r0, sp, lsl r3
     6ac:	4001ba01 	andmi	fp, r1, r1, lsl #20
     6b0:	42080032 	andmi	r0, r8, #50	; 0x32
     6b4:	01080032 	tsteq	r8, r2, lsr r0
     6b8:	1901045d 	stmdbne	r1, {r0, r2, r3, r4, r6, sl}
     6bc:	01000006 	tsteq	r0, r6
     6c0:	324401c5 	subcc	r0, r4, #1073741873	; 0x40000031
     6c4:	32460800 	subcc	r0, r6, #0	; 0x0
     6c8:	5d010800 	stcpl	8, cr0, [r1]
     6cc:	05950104 	ldreq	r0, [r5, #260]
     6d0:	d0010000 	andle	r0, r1, r0
     6d4:	00324801 	eorseq	r4, r2, r1, lsl #16
     6d8:	00324a08 	eorseq	r4, r2, r8, lsl #20
     6dc:	045d0108 	ldrbeq	r0, [sp], #-264
     6e0:	00072001 	andeq	r2, r7, r1
     6e4:	01db0100 	bicseq	r0, fp, r0, lsl #2
     6e8:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
     6ec:	0800324e 	stmdaeq	r0, {r1, r2, r3, r6, r9, ip, sp}
     6f0:	01045d01 	tsteq	r4, r1, lsl #26
     6f4:	00000486 	andeq	r0, r0, r6, lsl #9
     6f8:	5001e601 	andpl	lr, r1, r1, lsl #12
     6fc:	52080032 	andpl	r0, r8, #50	; 0x32
     700:	01080032 	tsteq	r8, r2, lsr r0
     704:	b001045d 	andlt	r0, r1, sp, asr r4
     708:	01000004 	tsteq	r0, r4
     70c:	325401f1 	subscc	r0, r4, #1073741884	; 0x4000003c
     710:	32560800 	subscc	r0, r6, #0	; 0x0
     714:	5d010800 	stcpl	8, cr0, [r1]
     718:	050f0104 	streq	r0, [pc, #-260]	; 61c <__Stack_Size+0x21c>
     71c:	fc010000 	stc2	0, cr0, [r1], {0}
     720:	00325801 	eorseq	r5, r2, r1, lsl #16
     724:	00325a08 	eorseq	r5, r2, r8, lsl #20
     728:	055d0108 	ldrbeq	r0, [sp, #-264]
     72c:	00055e01 	andeq	r5, r5, r1, lsl #28
     730:	01070100 	tsteq	r7, r0, lsl #2
     734:	00325c01 	eorseq	r5, r2, r1, lsl #24
     738:	00325e08 	eorseq	r5, r2, r8, lsl #28
     73c:	055d0108 	ldrbeq	r0, [sp, #-264]
     740:	00074601 	andeq	r4, r7, r1, lsl #12
     744:	01120100 	tsteq	r2, r0, lsl #2
     748:	00326001 	eorseq	r6, r2, r1
     74c:	00326208 	eorseq	r6, r2, r8, lsl #4
     750:	055d0108 	ldrbeq	r0, [sp, #-264]
     754:	00075f01 	andeq	r5, r7, r1, lsl #30
     758:	011d0100 	tsteq	sp, r0, lsl #2
     75c:	00326401 	eorseq	r6, r2, r1, lsl #8
     760:	00326608 	eorseq	r6, r2, r8, lsl #12
     764:	055d0108 	ldrbeq	r0, [sp, #-264]
     768:	00078b01 	andeq	r8, r7, r1, lsl #22
     76c:	01280100 	teqeq	r8, r0, lsl #2
     770:	00326801 	eorseq	r6, r2, r1, lsl #16
     774:	00326a08 	eorseq	r6, r2, r8, lsl #20
     778:	055d0108 	ldrbeq	r0, [sp, #-264]
     77c:	0006f501 	andeq	pc, r6, r1, lsl #10
     780:	01330100 	teqeq	r3, r0, lsl #2
     784:	00326c01 	eorseq	r6, r2, r1, lsl #24
     788:	00326e08 	eorseq	r6, r2, r8, lsl #28
     78c:	055d0108 	ldrbeq	r0, [sp, #-264]
     790:	0002f401 	andeq	pc, r2, r1, lsl #8
     794:	013e0100 	teqeq	lr, r0, lsl #2
     798:	00327001 	eorseq	r7, r2, r1
     79c:	00327208 	eorseq	r7, r2, r8, lsl #4
     7a0:	055d0108 	ldrbeq	r0, [sp, #-264]
     7a4:	0005a401 	andeq	sl, r5, r1, lsl #8
     7a8:	01490100 	cmpeq	r9, r0, lsl #2
     7ac:	00327401 	eorseq	r7, r2, r1, lsl #8
     7b0:	00327608 	eorseq	r7, r2, r8, lsl #12
     7b4:	055d0108 	ldrbeq	r0, [sp, #-264]
     7b8:	0004c101 	andeq	ip, r4, r1, lsl #2
     7bc:	01540100 	cmpeq	r4, r0, lsl #2
     7c0:	00327801 	eorseq	r7, r2, r1, lsl #16
     7c4:	00327a08 	eorseq	r7, r2, r8, lsl #20
     7c8:	055d0108 	ldrbeq	r0, [sp, #-264]
     7cc:	00041e01 	andeq	r1, r4, r1, lsl #28
     7d0:	01600100 	cmneq	r0, r0, lsl #2
     7d4:	00327c01 	eorseq	r7, r2, r1, lsl #24
     7d8:	00327e08 	eorseq	r7, r2, r8, lsl #28
     7dc:	055d0108 	ldrbeq	r0, [sp, #-264]
     7e0:	0003c201 	andeq	ip, r3, r1, lsl #4
     7e4:	016c0100 	cmneq	ip, r0, lsl #2
     7e8:	00328001 	eorseq	r8, r2, r1
     7ec:	00328208 	eorseq	r8, r2, r8, lsl #4
     7f0:	055d0108 	ldrbeq	r0, [sp, #-264]
     7f4:	0004ea01 	andeq	lr, r4, r1, lsl #20
     7f8:	01780100 	cmneq	r8, r0, lsl #2
     7fc:	00328401 	eorseq	r8, r2, r1, lsl #8
     800:	00328608 	eorseq	r8, r2, r8, lsl #12
     804:	055d0108 	ldrbeq	r0, [sp, #-264]
     808:	00054b01 	andeq	r4, r5, r1, lsl #22
     80c:	01830100 	orreq	r0, r3, r0, lsl #2
     810:	00328801 	eorseq	r8, r2, r1, lsl #16
     814:	00328a08 	eorseq	r8, r2, r8, lsl #20
     818:	055d0108 	ldrbeq	r0, [sp, #-264]
     81c:	00077801 	andeq	r7, r7, r1, lsl #16
     820:	018e0100 	orreq	r0, lr, r0, lsl #2
     824:	00328c01 	eorseq	r8, r2, r1, lsl #24
     828:	00328e08 	eorseq	r8, r2, r8, lsl #28
     82c:	055d0108 	ldrbeq	r0, [sp, #-264]
     830:	00052001 	andeq	r2, r5, r1
     834:	01990100 	orrseq	r0, r9, r0, lsl #2
     838:	00329001 	eorseq	r9, r2, r1
     83c:	00329208 	eorseq	r9, r2, r8, lsl #4
     840:	055d0108 	ldrbeq	r0, [sp, #-264]
     844:	0002b401 	andeq	fp, r2, r1, lsl #8
     848:	01a40100 	undefined instruction 0x01a40100
     84c:	00329401 	eorseq	r9, r2, r1, lsl #8
     850:	00329608 	eorseq	r9, r2, r8, lsl #12
     854:	055d0108 	ldrbeq	r0, [sp, #-264]
     858:	00056f01 	andeq	r6, r5, r1, lsl #30
     85c:	01b00100 	lslseq	r0, r0, #2
     860:	00329801 	eorseq	r9, r2, r1, lsl #16
     864:	00329a08 	eorseq	r9, r2, r8, lsl #20
     868:	055d0108 	ldrbeq	r0, [sp, #-264]
     86c:	0002c801 	andeq	ip, r2, r1, lsl #16
     870:	01bc0100 	undefined instruction 0x01bc0100
     874:	00329c01 	eorseq	r9, r2, r1, lsl #24
     878:	00329e08 	eorseq	r9, r2, r8, lsl #28
     87c:	055d0108 	ldrbeq	r0, [sp, #-264]
     880:	0003fa01 	andeq	pc, r3, r1, lsl #20
     884:	01c70100 	biceq	r0, r7, r0, lsl #2
     888:	0032a001 	eorseq	sl, r2, r1
     88c:	0032a208 	eorseq	sl, r2, r8, lsl #4
     890:	055d0108 	ldrbeq	r0, [sp, #-264]
     894:	00032c01 	andeq	r2, r3, r1, lsl #24
     898:	01de0100 	bicseq	r0, lr, r0, lsl #2
     89c:	0032a401 	eorseq	sl, r2, r1, lsl #8
     8a0:	0032a608 	eorseq	sl, r2, r8, lsl #12
     8a4:	055d0108 	ldrbeq	r0, [sp, #-264]
     8a8:	00035b01 	andeq	r5, r3, r1, lsl #22
     8ac:	01e90100 	mvneq	r0, r0, lsl #2
     8b0:	0032a801 	eorseq	sl, r2, r1, lsl #16
     8b4:	0032aa08 	eorseq	sl, r2, r8, lsl #20
     8b8:	055d0108 	ldrbeq	r0, [sp, #-264]
     8bc:	0005f201 	andeq	pc, r5, r1, lsl #4
     8c0:	01f40100 	mvnseq	r0, r0, lsl #2
     8c4:	0032ac01 	eorseq	sl, r2, r1, lsl #24
     8c8:	0032ae08 	eorseq	sl, r2, r8, lsl #28
     8cc:	055d0108 	ldrbeq	r0, [sp, #-264]
     8d0:	00028a01 	andeq	r8, r2, r1, lsl #20
     8d4:	01ff0100 	mvnseq	r0, r0, lsl #2
     8d8:	0032b001 	eorseq	fp, r2, r1
     8dc:	0032b208 	eorseq	fp, r2, r8, lsl #4
     8e0:	055d0108 	ldrbeq	r0, [sp, #-264]
     8e4:	00045a01 	andeq	r5, r4, r1, lsl #20
     8e8:	020a0100 	andeq	r0, sl, #0	; 0x0
     8ec:	0032b401 	eorseq	fp, r2, r1, lsl #8
     8f0:	0032b608 	eorseq	fp, r2, r8, lsl #12
     8f4:	055d0108 	ldrbeq	r0, [sp, #-264]
     8f8:	00065e01 	andeq	r5, r6, r1, lsl #28
     8fc:	02150100 	andseq	r0, r5, #0	; 0x0
     900:	0032b801 	eorseq	fp, r2, r1, lsl #16
     904:	0032ba08 	eorseq	fp, r2, r8, lsl #20
     908:	055d0108 	ldrbeq	r0, [sp, #-264]
     90c:	00039001 	andeq	r9, r3, r1
     910:	02200100 	eoreq	r0, r0, #0	; 0x0
     914:	0032bc01 	eorseq	fp, r2, r1, lsl #24
     918:	0032be08 	eorseq	fp, r2, r8, lsl #28
     91c:	055d0108 	ldrbeq	r0, [sp, #-264]
     920:	0003b201 	andeq	fp, r3, r1, lsl #4
     924:	022b0100 	eoreq	r0, fp, #0	; 0x0
     928:	0032c001 	eorseq	ip, r2, r1
     92c:	0032c208 	eorseq	ip, r2, r8, lsl #4
     930:	055d0108 	ldrbeq	r0, [sp, #-264]
     934:	0006e301 	andeq	lr, r6, r1, lsl #6
     938:	02430100 	subeq	r0, r3, #0	; 0x0
     93c:	0032c401 	eorseq	ip, r2, r1, lsl #8
     940:	0032c608 	eorseq	ip, r2, r8, lsl #12
     944:	055d0108 	ldrbeq	r0, [sp, #-264]
     948:	00073101 	andeq	r3, r7, r1, lsl #2
     94c:	025a0100 	subseq	r0, sl, #0	; 0x0
     950:	0032c801 	eorseq	ip, r2, r1, lsl #16
     954:	0032ca08 	eorseq	ip, r2, r8, lsl #20
     958:	055d0108 	ldrbeq	r0, [sp, #-264]
     95c:	00063a01 	andeq	r3, r6, r1, lsl #20
     960:	02650100 	rsbeq	r0, r5, #0	; 0x0
     964:	0032cc01 	eorseq	ip, r2, r1, lsl #24
     968:	0032ce08 	eorseq	ip, r2, r8, lsl #28
     96c:	055d0108 	ldrbeq	r0, [sp, #-264]
     970:	00036b01 	andeq	r6, r3, r1, lsl #22
     974:	02700100 	rsbseq	r0, r0, #0	; 0x0
     978:	0032d001 	eorseq	sp, r2, r1
     97c:	0032d208 	eorseq	sp, r2, r8, lsl #4
     980:	055d0108 	ldrbeq	r0, [sp, #-264]
     984:	00060501 	andeq	r0, r6, r1, lsl #10
     988:	027b0100 	rsbseq	r0, fp, #0	; 0x0
     98c:	0032d401 	eorseq	sp, r2, r1, lsl #8
     990:	0032d608 	eorseq	sp, r2, r8, lsl #12
     994:	055d0108 	ldrbeq	r0, [sp, #-264]
     998:	0006d001 	andeq	sp, r6, r1
     99c:	02870100 	addeq	r0, r7, #0	; 0x0
     9a0:	0032d801 	eorseq	sp, r2, r1, lsl #16
     9a4:	0032da08 	eorseq	sp, r2, r8, lsl #20
     9a8:	055d0108 	ldrbeq	r0, [sp, #-264]
     9ac:	00053301 	andeq	r3, r5, r1, lsl #6
     9b0:	02930100 	addseq	r0, r3, #0	; 0x0
     9b4:	0032dc01 	eorseq	sp, r2, r1, lsl #24
     9b8:	0032de08 	eorseq	sp, r2, r8, lsl #28
     9bc:	055d0108 	ldrbeq	r0, [sp, #-264]
     9c0:	0005bd01 	andeq	fp, r5, r1, lsl #26
     9c4:	029e0100 	addseq	r0, lr, #0	; 0x0
     9c8:	0032e001 	eorseq	lr, r2, r1
     9cc:	0032e208 	eorseq	lr, r2, r8, lsl #4
     9d0:	055d0108 	ldrbeq	r0, [sp, #-264]
     9d4:	00067101 	andeq	r7, r6, r1, lsl #2
     9d8:	02a90100 	adceq	r0, r9, #0	; 0x0
     9dc:	0032e401 	eorseq	lr, r2, r1, lsl #8
     9e0:	0032e608 	eorseq	lr, r2, r8, lsl #12
     9e4:	055d0108 	ldrbeq	r0, [sp, #-264]
     9e8:	00033c01 	andeq	r3, r3, r1, lsl #24
     9ec:	02b40100 	adcseq	r0, r4, #0	; 0x0
     9f0:	0032e801 	eorseq	lr, r2, r1, lsl #16
     9f4:	0032ea08 	eorseq	lr, r2, r8, lsl #20
     9f8:	055d0108 	ldrbeq	r0, [sp, #-264]
     9fc:	0004da01 	andeq	sp, r4, r1, lsl #20
     a00:	02bf0100 	adcseq	r0, pc, #0	; 0x0
     a04:	0032ec01 	eorseq	lr, r2, r1, lsl #24
     a08:	0032ee08 	eorseq	lr, r2, r8, lsl #28
     a0c:	055d0108 	ldrbeq	r0, [sp, #-264]
     a10:	00038001 	andeq	r8, r3, r1
     a14:	02ca0100 	sbceq	r0, sl, #0	; 0x0
     a18:	0032f001 	eorseq	pc, r2, r1
     a1c:	0032f208 	eorseq	pc, r2, r8, lsl #4
     a20:	055d0108 	ldrbeq	r0, [sp, #-264]
     a24:	0003db01 	andeq	sp, r3, r1, lsl #22
     a28:	02d50100 	sbcseq	r0, r5, #0	; 0x0
     a2c:	0032f401 	eorseq	pc, r2, r1, lsl #8
     a30:	0032f608 	eorseq	pc, r2, r8, lsl #12
     a34:	055d0108 	ldrbeq	r0, [sp, #-264]
     a38:	00040d01 	andeq	r0, r4, r1, lsl #26
     a3c:	02e00100 	rsceq	r0, r0, #0	; 0x0
     a40:	0032f801 	eorseq	pc, r2, r1, lsl #16
     a44:	0032fa08 	eorseq	pc, r2, r8, lsl #20
     a48:	055d0108 	ldrbeq	r0, [sp, #-264]
     a4c:	00043001 	andeq	r3, r4, r1
     a50:	02eb0100 	rsceq	r0, fp, #0	; 0x0
     a54:	0032fc01 	eorseq	pc, r2, r1, lsl #24
     a58:	0032fe08 	eorseq	pc, r2, r8, lsl #28
     a5c:	055d0108 	ldrbeq	r0, [sp, #-264]
     a60:	00062a01 	andeq	r2, r6, r1, lsl #20
     a64:	02f60100 	rscseq	r0, r6, #0	; 0x0
     a68:	00330001 	eorseq	r0, r3, r1
     a6c:	00330208 	eorseq	r0, r3, r8, lsl #4
     a70:	055d0108 	ldrbeq	r0, [sp, #-264]
     a74:	00064e01 	andeq	r4, r6, r1, lsl #28
     a78:	03010100 	movweq	r0, #4352	; 0x1100
     a7c:	00330401 	eorseq	r0, r3, r1, lsl #8
     a80:	00330608 	eorseq	r0, r3, r8, lsl #12
     a84:	055d0108 	ldrbeq	r0, [sp, #-264]
     a88:	00044101 	andeq	r4, r4, r1, lsl #2
     a8c:	030c0100 	movweq	r0, #49408	; 0xc100
     a90:	00330801 	eorseq	r0, r3, r1, lsl #16
     a94:	00330a08 	eorseq	r0, r3, r8, lsl #20
     a98:	055d0108 	ldrbeq	r0, [sp, #-264]
     a9c:	00046d01 	andeq	r6, r4, r1, lsl #26
     aa0:	03170100 	tsteq	r7, #0	; 0x0
     aa4:	00330c01 	eorseq	r0, r3, r1, lsl #24
     aa8:	00330e08 	eorseq	r0, r3, r8, lsl #28
     aac:	055d0108 	ldrbeq	r0, [sp, #-264]
     ab0:	00049701 	andeq	r9, r4, r1, lsl #14
     ab4:	03220100 	teqeq	r2, #0	; 0x0
     ab8:	00331001 	eorseq	r1, r3, r1
     abc:	00331208 	eorseq	r1, r3, r8, lsl #4
     ac0:	055d0108 	ldrbeq	r0, [sp, #-264]
     ac4:	0006a001 	andeq	sl, r6, r1
     ac8:	032e0100 	teqeq	lr, #0	; 0x0
     acc:	00331401 	eorseq	r1, r3, r1, lsl #8
     ad0:	00331608 	eorseq	r1, r3, r8, lsl #12
     ad4:	065d0108 	ldrbeq	r0, [sp], -r8, lsl #2
     ad8:	00070e01 	andeq	r0, r7, r1, lsl #28
     adc:	024e0100 	subeq	r0, lr, #0	; 0x0
     ae0:	00331801 	eorseq	r1, r3, r1, lsl #16
     ae4:	00332408 	eorseq	r2, r3, r8, lsl #8
     ae8:	00003e08 	andeq	r3, r0, r8, lsl #28
     aec:	8e010600 	cfmadd32hi	mvax0, mvfx0, mvfx1, mvfx0
     af0:	01000006 	tsteq	r0, r6
     af4:	24010236 	strcs	r0, [r1], #-566
     af8:	30080033 	andcc	r0, r8, r3, lsr r0
     afc:	69080033 	stmdbvs	r8, {r0, r1, r4, r5}
     b00:	06000000 	streq	r0, [r0], -r0
     b04:	00030d01 	andeq	r0, r3, r1, lsl #26
     b08:	01d20100 	bicseq	r0, r2, r0, lsl #2
     b0c:	00333001 	eorseq	r3, r3, r1
     b10:	00333c08 	eorseq	r3, r3, r8, lsl #24
     b14:	00009408 	andeq	r9, r0, r8, lsl #8
     b18:	4c010700 	stcmi	7, cr0, [r1], {0}
     b1c:	01000003 	tsteq	r0, r3
     b20:	333c018d 	teqcc	ip, #1073741859	; 0x40000023
     b24:	33480800 	movtcc	r0, #34816	; 0x8800
     b28:	00bf0800 	adcseq	r0, pc, r0, lsl #16
     b2c:	24000000 	strcs	r0, [r0]
     b30:	02000005 	andeq	r0, r0, #5	; 0x5
     b34:	0001b700 	andeq	fp, r1, r0, lsl #14
     b38:	08010400 	stmdaeq	r1, {sl}
     b3c:	01000000 	tsteq	r0, r0
     b40:	000007d3 	ldrdeq	r0, [r0], -r3
     b44:	00000047 	andeq	r0, r0, r7, asr #32
     b48:	08003348 	stmdaeq	r0, {r3, r6, r8, r9, ip, sp}
     b4c:	080034ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip, sp}
     b50:	000002fb 	strdeq	r0, [r0], -fp
     b54:	b2050402 	andlt	r0, r5, #33554432	; 0x2000000
     b58:	0200002a 	andeq	r0, r0, #42	; 0x2a
     b5c:	003d0502 	eorseq	r0, sp, r2, lsl #10
     b60:	01020000 	tsteq	r2, r0
     b64:	00012c06 	andeq	r2, r1, r6, lsl #24
     b68:	07040200 	streq	r0, [r4, -r0, lsl #4]
     b6c:	00002b2c 	andeq	r2, r0, ip, lsr #22
     b70:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     b74:	4c280200 	sfmmi	f0, 4, [r8]
     b78:	02000000 	andeq	r0, r0, #0	; 0x0
     b7c:	01bf0702 	undefined instruction 0x01bf0702
     b80:	75030000 	strvc	r0, [r3]
     b84:	29020038 	stmdbcs	r2, {r3, r4, r5}
     b88:	0000005d 	andeq	r0, r0, sp, asr r0
     b8c:	2a080102 	bcs	200f9c <__Stack_Size+0x200b9c>
     b90:	04000001 	streq	r0, [r0], #-1
     b94:	0000003a 	andeq	r0, r0, sl, lsr r0
     b98:	00004c04 	andeq	r4, r0, r4, lsl #24
     b9c:	02010500 	andeq	r0, r1, #0	; 0x0
     ba0:	00008339 	andeq	r8, r0, r9, lsr r3
     ba4:	103d0600 	eorsne	r0, sp, r0, lsl #12
     ba8:	07000000 	streq	r0, [r0, -r0]
     bac:	00544553 	subseq	r4, r4, r3, asr r5
     bb0:	01050001 	tsteq	r5, r1
     bb4:	00983b02 	addseq	r3, r8, r2, lsl #22
     bb8:	e6060000 	str	r0, [r6], -r0
     bbc:	00000007 	andeq	r0, r0, r7
     bc0:	00080606 	andeq	r0, r8, r6, lsl #12
     bc4:	08000100 	stmdaeq	r0, {r8}
     bc8:	0000096d 	andeq	r0, r0, sp, ror #18
     bcc:	00833b02 	addeq	r3, r3, r2, lsl #22
     bd0:	01050000 	tsteq	r5, r0
     bd4:	00b83e02 	adcseq	r3, r8, r2, lsl #28
     bd8:	54060000 	strpl	r0, [r6]
     bdc:	00000008 	andeq	r0, r0, r8
     be0:	0007fe06 	andeq	pc, r7, r6, lsl #28
     be4:	08000100 	stmdaeq	r0, {r8}
     be8:	0000081e 	andeq	r0, r0, lr, lsl r8
     bec:	00a33e02 	adceq	r3, r3, r2, lsl #28
     bf0:	04090000 	streq	r0, [r9]
     bf4:	031c0a07 	tsteq	ip, #28672	; 0x7000
     bf8:	0139014f 	teqeq	r9, pc, asr #2
     bfc:	430b0000 	movwmi	r0, #45056	; 0xb000
     c00:	03004c52 	movweq	r4, #3154	; 0xc52
     c04:	00640150 	rsbeq	r0, r4, r0, asr r1
     c08:	23020000 	movwcs	r0, #8192	; 0x2000
     c0c:	52430b00 	subpl	r0, r3, #0	; 0x0
     c10:	51030048 	tstpl	r3, r8, asr #32
     c14:	00006401 	andeq	r6, r0, r1, lsl #8
     c18:	04230200 	strteq	r0, [r3], #-512
     c1c:	5244490b 	subpl	r4, r4, #180224	; 0x2c000
     c20:	01520300 	cmpeq	r2, r0, lsl #6
     c24:	00000064 	andeq	r0, r0, r4, rrx
     c28:	0b082302 	bleq	209838 <__Stack_Size+0x209438>
     c2c:	0052444f 	subseq	r4, r2, pc, asr #8
     c30:	64015303 	strvs	r5, [r1], #-771
     c34:	02000000 	andeq	r0, r0, #0	; 0x0
     c38:	3d0c0c23 	stccc	12, cr0, [ip, #-140]
     c3c:	03000008 	movweq	r0, #8	; 0x8
     c40:	00640154 	rsbeq	r0, r4, r4, asr r1
     c44:	23020000 	movwcs	r0, #8192	; 0x2000
     c48:	52420b10 	subpl	r0, r2, #16384	; 0x4000
     c4c:	55030052 	strpl	r0, [r3, #-82]
     c50:	00006401 	andeq	r6, r0, r1, lsl #8
     c54:	14230200 	strtne	r0, [r3], #-512
     c58:	000a000c 	andeq	r0, sl, ip
     c5c:	01560300 	cmpeq	r6, r0, lsl #6
     c60:	00000064 	andeq	r0, r0, r4, rrx
     c64:	00182302 	andseq	r2, r8, r2, lsl #6
     c68:	0c03500a 	stceq	0, cr5, [r3], {10}
     c6c:	00039a02 	andeq	r9, r3, r2, lsl #20
     c70:	52430b00 	subpl	r0, r3, #0	; 0x0
     c74:	0d030031 	stceq	0, cr0, [r3, #-196]
     c78:	00006902 	andeq	r6, r0, r2, lsl #18
     c7c:	00230200 	eoreq	r0, r3, r0, lsl #4
     c80:	0001f40c 	andeq	pc, r1, ip, lsl #8
     c84:	020e0300 	andeq	r0, lr, #0	; 0x0
     c88:	00000041 	andeq	r0, r0, r1, asr #32
     c8c:	0b022302 	bleq	8989c <__Stack_Size+0x8949c>
     c90:	00325243 	eorseq	r5, r2, r3, asr #4
     c94:	69020f03 	stmdbvs	r2, {r0, r1, r8, r9, sl, fp}
     c98:	02000000 	andeq	r0, r0, #0	; 0x0
     c9c:	fe0c0423 	cdp2	4, 0, cr0, cr12, cr3, {1}
     ca0:	03000001 	movweq	r0, #1	; 0x1
     ca4:	00410210 	subeq	r0, r1, r0, lsl r2
     ca8:	23020000 	movwcs	r0, #8192	; 0x2000
     cac:	01250c06 	teqeq	r5, r6, lsl #24
     cb0:	11030000 	tstne	r3, r0
     cb4:	00006902 	andeq	r6, r0, r2, lsl #18
     cb8:	08230200 	stmdaeq	r3!, {r9}
     cbc:	00008c0c 	andeq	r8, r0, ip, lsl #24
     cc0:	02120300 	andseq	r0, r2, #0	; 0x0
     cc4:	00000041 	andeq	r0, r0, r1, asr #32
     cc8:	0c0a2302 	stceq	3, cr2, [sl], {2}
     ccc:	000001b2 	strheq	r0, [r0], -r2
     cd0:	69021303 	stmdbvs	r2, {r0, r1, r8, r9, ip}
     cd4:	02000000 	andeq	r0, r0, #0	; 0x0
     cd8:	960c0c23 	strls	r0, [ip], -r3, lsr #24
     cdc:	03000000 	movweq	r0, #0	; 0x0
     ce0:	00410214 	subeq	r0, r1, r4, lsl r2
     ce4:	23020000 	movwcs	r0, #8192	; 0x2000
     ce8:	52530b0e 	subspl	r0, r3, #14336	; 0x3800
     cec:	02150300 	andseq	r0, r5, #0	; 0x0
     cf0:	00000069 	andeq	r0, r0, r9, rrx
     cf4:	0c102302 	ldceq	3, cr2, [r0], {2}
     cf8:	000000a0 	andeq	r0, r0, r0, lsr #1
     cfc:	41021603 	tstmi	r2, r3, lsl #12
     d00:	02000000 	andeq	r0, r0, #0	; 0x0
     d04:	450b1223 	strmi	r1, [fp, #-547]
     d08:	03005247 	movweq	r5, #583	; 0x247
     d0c:	00690217 	rsbeq	r0, r9, r7, lsl r2
     d10:	23020000 	movwcs	r0, #8192	; 0x2000
     d14:	022c0c14 	eoreq	r0, ip, #5120	; 0x1400
     d18:	18030000 	stmdane	r3, {}
     d1c:	00004102 	andeq	r4, r0, r2, lsl #2
     d20:	16230200 	strtne	r0, [r3], -r0, lsl #4
     d24:	00001e0c 	andeq	r1, r0, ip, lsl #28
     d28:	02190300 	andseq	r0, r9, #0	; 0x0
     d2c:	00000069 	andeq	r0, r0, r9, rrx
     d30:	0c182302 	ldceq	3, cr2, [r8], {2}
     d34:	000000b5 	strheq	r0, [r0], -r5
     d38:	41021a03 	tstmi	r2, r3, lsl #20
     d3c:	02000000 	andeq	r0, r0, #0	; 0x0
     d40:	240c1a23 	strcs	r1, [ip], #-2595
     d44:	03000000 	movweq	r0, #0	; 0x0
     d48:	0069021b 	rsbeq	r0, r9, fp, lsl r2
     d4c:	23020000 	movwcs	r0, #8192	; 0x2000
     d50:	00cb0c1c 	sbceq	r0, fp, ip, lsl ip
     d54:	1c030000 	stcne	0, cr0, [r3], {0}
     d58:	00004102 	andeq	r4, r0, r2, lsl #2
     d5c:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
     d60:	0000140c 	andeq	r1, r0, ip, lsl #8
     d64:	021d0300 	andseq	r0, sp, #0	; 0x0
     d68:	00000069 	andeq	r0, r0, r9, rrx
     d6c:	0c202302 	stceq	3, cr2, [r0], #-8
     d70:	00000248 	andeq	r0, r0, r8, asr #4
     d74:	41021e03 	tstmi	r2, r3, lsl #28
     d78:	02000000 	andeq	r0, r0, #0	; 0x0
     d7c:	430b2223 	movwmi	r2, #45603	; 0xb223
     d80:	0300544e 	movweq	r5, #1102	; 0x44e
     d84:	0069021f 	rsbeq	r0, r9, pc, lsl r2
     d88:	23020000 	movwcs	r0, #8192	; 0x2000
     d8c:	02520c24 	subseq	r0, r2, #9216	; 0x2400
     d90:	20030000 	andcs	r0, r3, r0
     d94:	00004102 	andeq	r4, r0, r2, lsl #2
     d98:	26230200 	strtcs	r0, [r3], -r0, lsl #4
     d9c:	4353500b 	cmpmi	r3, #11	; 0xb
     da0:	02210300 	eoreq	r0, r1, #0	; 0x0
     da4:	00000069 	andeq	r0, r0, r9, rrx
     da8:	0c282302 	stceq	3, cr2, [r8], #-8
     dac:	00000138 	andeq	r0, r0, r8, lsr r1
     db0:	41022203 	tstmi	r2, r3, lsl #4
     db4:	02000000 	andeq	r0, r0, #0	; 0x0
     db8:	410b2a23 	tstmi	fp, r3, lsr #20
     dbc:	03005252 	movweq	r5, #594	; 0x252
     dc0:	00690223 	rsbeq	r0, r9, r3, lsr #4
     dc4:	23020000 	movwcs	r0, #8192	; 0x2000
     dc8:	01430c2c 	cmpeq	r3, ip, lsr #24
     dcc:	24030000 	strcs	r0, [r3]
     dd0:	00004102 	andeq	r4, r0, r2, lsl #2
     dd4:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
     dd8:	5243520b 	subpl	r5, r3, #-1342177280	; 0xb0000000
     ddc:	02250300 	eoreq	r0, r5, #0	; 0x0
     de0:	00000069 	andeq	r0, r0, r9, rrx
     de4:	0c302302 	ldceq	3, cr2, [r0], #-8
     de8:	0000014e 	andeq	r0, r0, lr, asr #2
     dec:	41022603 	tstmi	r2, r3, lsl #12
     df0:	02000000 	andeq	r0, r0, #0	; 0x0
     df4:	e90c3223 	stmdb	ip, {r0, r1, r5, r9, ip, sp}
     df8:	03000000 	movweq	r0, #0	; 0x0
     dfc:	00690227 	rsbeq	r0, r9, r7, lsr #4
     e00:	23020000 	movwcs	r0, #8192	; 0x2000
     e04:	01590c34 	cmpeq	r9, r4, lsr ip
     e08:	28030000 	stmdacs	r3, {}
     e0c:	00004102 	andeq	r4, r0, r2, lsl #2
     e10:	36230200 	strtcc	r0, [r3], -r0, lsl #4
     e14:	0000ee0c 	andeq	lr, r0, ip, lsl #28
     e18:	02290300 	eoreq	r0, r9, #0	; 0x0
     e1c:	00000069 	andeq	r0, r0, r9, rrx
     e20:	0c382302 	ldceq	3, cr2, [r8], #-8
     e24:	00000164 	andeq	r0, r0, r4, ror #2
     e28:	41022a03 	tstmi	r2, r3, lsl #20
     e2c:	02000000 	andeq	r0, r0, #0	; 0x0
     e30:	f30c3a23 	vpmax.u8	d3, d12, d19
     e34:	03000000 	movweq	r0, #0	; 0x0
     e38:	0069022b 	rsbeq	r0, r9, fp, lsr #4
     e3c:	23020000 	movwcs	r0, #8192	; 0x2000
     e40:	016f0c3c 	cmneq	pc, ip, lsr ip
     e44:	2c030000 	stccs	0, cr0, [r3], {0}
     e48:	00004102 	andeq	r4, r0, r2, lsl #2
     e4c:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
     e50:	0000f80c 	andeq	pc, r0, ip, lsl #16
     e54:	022d0300 	eoreq	r0, sp, #0	; 0x0
     e58:	00000069 	andeq	r0, r0, r9, rrx
     e5c:	0c402302 	mcrreq	3, 0, r2, r0, cr2
     e60:	0000017a 	andeq	r0, r0, sl, ror r1
     e64:	41022e03 	tstmi	r2, r3, lsl #28
     e68:	02000000 	andeq	r0, r0, #0	; 0x0
     e6c:	d20c4223 	andle	r4, ip, #805306370	; 0x30000002
     e70:	03000001 	movweq	r0, #1	; 0x1
     e74:	0069022f 	rsbeq	r0, r9, pc, lsr #4
     e78:	23020000 	movwcs	r0, #8192	; 0x2000
     e7c:	01850c44 	orreq	r0, r5, r4, asr #24
     e80:	30030000 	andcc	r0, r3, r0
     e84:	00004102 	andeq	r4, r0, r2, lsl #2
     e88:	46230200 	strtmi	r0, [r3], -r0, lsl #4
     e8c:	5243440b 	subpl	r4, r3, #184549376	; 0xb000000
     e90:	02310300 	eorseq	r0, r1, #0	; 0x0
     e94:	00000069 	andeq	r0, r0, r9, rrx
     e98:	0c482302 	mcrreq	3, 0, r2, r8, cr2
     e9c:	00000190 	muleq	r0, r0, r1
     ea0:	41023203 	tstmi	r2, r3, lsl #4
     ea4:	02000000 	andeq	r0, r0, #0	; 0x0
     ea8:	190c4a23 	stmdbne	ip, {r0, r1, r5, r9, fp, lr}
     eac:	03000000 	movweq	r0, #0	; 0x0
     eb0:	00690233 	rsbeq	r0, r9, r3, lsr r2
     eb4:	23020000 	movwcs	r0, #8192	; 0x2000
     eb8:	019b0c4c 	orrseq	r0, fp, ip, asr #24
     ebc:	34030000 	strcc	r0, [r3]
     ec0:	00004102 	andeq	r4, r0, r2, lsl #2
     ec4:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
     ec8:	04010500 	streq	r0, [r1], #-1280
     ecc:	0003b523 	andeq	fp, r3, r3, lsr #10
     ed0:	085a0600 	ldmdaeq	sl, {r9, sl}^
     ed4:	06010000 	streq	r0, [r1], -r0
     ed8:	0000087c 	andeq	r0, r0, ip, ror r8
     edc:	09b20602 	ldmibeq	r2!, {r1, r9, sl}
     ee0:	00030000 	andeq	r0, r3, r0
     ee4:	00095b08 	andeq	r5, r9, r8, lsl #22
     ee8:	9a270400 	bls	9c1ef0 <__Stack_Size+0x9c1af0>
     eec:	05000003 	streq	r0, [r0, #-3]
     ef0:	fa2e0401 	blx	b81efc <__Stack_Size+0xb81afc>
     ef4:	06000003 	streq	r0, [r0], -r3
     ef8:	00000935 	andeq	r0, r0, r5, lsr r9
     efc:	09ea0600 	stmibeq	sl!, {r9, sl}^
     f00:	06040000 	streq	r0, [r4], -r0
     f04:	00000943 	andeq	r0, r0, r3, asr #18
     f08:	09270628 	stmdbeq	r7!, {r3, r5, r9, sl}
     f0c:	00c80000 	sbceq	r0, r8, r0
     f10:	00086b06 	andeq	r6, r8, r6, lsl #22
     f14:	8e061400 	cfcpyshi	mvf1, mvf6
     f18:	10000009 	andne	r0, r0, r9
     f1c:	000a0506 	andeq	r0, sl, r6, lsl #10
     f20:	ee061c00 	cdp	12, 0, cr1, cr6, cr0, {0}
     f24:	18000007 	stmdane	r0, {r0, r1, r2}
     f28:	09d90800 	ldmibeq	r9, {fp}^
     f2c:	36040000 	strcc	r0, [r4], -r0
     f30:	000003c0 	andeq	r0, r0, r0, asr #7
     f34:	3f04040d 	svccc	0x0004040d
     f38:	00000438 	andeq	r0, r0, r8, lsr r4
     f3c:	0007b70e 	andeq	fp, r7, lr, lsl #14
     f40:	41400400 	cmpmi	r0, r0, lsl #8
     f44:	02000000 	andeq	r0, r0, #0	; 0x0
     f48:	d20e0023 	andle	r0, lr, #35	; 0x23
     f4c:	04000008 	streq	r0, [r0], #-8
     f50:	0003b541 	andeq	fp, r3, r1, asr #10
     f54:	02230200 	eoreq	r0, r3, #0	; 0x0
     f58:	0009510e 	andeq	r5, r9, lr, lsl #2
     f5c:	fa420400 	blx	1081f64 <__Stack_Size+0x1081b64>
     f60:	02000003 	andeq	r0, r0, #3	; 0x3
     f64:	08000323 	stmdaeq	r0, {r0, r1, r5, r8, r9}
     f68:	0000089f 	muleq	r0, pc, r8
     f6c:	04054304 	streq	r4, [r5], #-772
     f70:	040d0000 	streq	r0, [sp]
     f74:	04841b05 	streq	r1, [r4], #2821
     f78:	fc0e0000 	stc2	0, cr0, [lr], {0}
     f7c:	05000008 	streq	r0, [r0, #-8]
     f80:	0000531c 	andeq	r5, r0, ip, lsl r3
     f84:	00230200 	eoreq	r0, r3, r0, lsl #4
     f88:	0008b00e 	andeq	fp, r8, lr
     f8c:	531d0500 	tstpl	sp, #0	; 0x0
     f90:	02000000 	andeq	r0, r0, #0	; 0x0
     f94:	0c0e0123 	stfeqs	f0, [lr], {35}
     f98:	05000009 	streq	r0, [r0, #-9]
     f9c:	0000531e 	andeq	r5, r0, lr, lsl r3
     fa0:	02230200 	eoreq	r0, r3, #0	; 0x0
     fa4:	0007c00e 	andeq	ip, r7, lr
     fa8:	981f0500 	ldmdals	pc, {r8, sl}
     fac:	02000000 	andeq	r0, r0, #0	; 0x0
     fb0:	08000323 	stmdaeq	r0, {r0, r1, r5, r8, r9}
     fb4:	0000097d 	andeq	r0, r0, sp, ror r9
     fb8:	04432005 	strbeq	r2, [r3], #-5
     fbc:	010f0000 	mrseq	r0, CPSR
     fc0:	000008dd 	ldrdeq	r0, [r0], -sp
     fc4:	3348aa01 	movtcc	sl, #35329	; 0x8a01
     fc8:	33780800 	cmncc	r8, #0	; 0x0
     fcc:	5d010800 	stcpl	8, cr0, [r1]
     fd0:	09c30110 	stmibeq	r3, {r4, r8}^
     fd4:	a1010000 	tstge	r1, r0
     fd8:	00337801 	eorseq	r7, r3, r1, lsl #16
     fdc:	00338c08 	eorseq	r8, r3, r8, lsl #24
     fe0:	0000ea08 	andeq	lr, r0, r8, lsl #20
     fe4:	8c011100 	stfhis	f1, [r1], {0}
     fe8:	01000008 	tsteq	r0, r8
     fec:	338c0185 	orrcc	r0, ip, #1073741857	; 0x40000021
     ff0:	34140800 	ldrcc	r0, [r4], #-2048
     ff4:	01150800 	tsteq	r5, r0, lsl #16
     ff8:	04de0000 	ldrbeq	r0, [lr]
     ffc:	9f120000 	svcls	0x00120000
    1000:	01000009 	tsteq	r0, r9
    1004:	00043886 	andeq	r3, r4, r6, lsl #17
    1008:	6c910200 	lfmvs	f0, 4, [r1], {0}
    100c:	2a011100 	bcs	45414 <__Stack_Size+0x45014>
    1010:	01000008 	tsteq	r0, r8
    1014:	34140160 	ldrcc	r0, [r4], #-352
    1018:	34660800 	strbtcc	r0, [r6], #-2048
    101c:	01400800 	cmpeq	r0, r0, lsl #16
    1020:	05060000 	streq	r0, [r6]
    1024:	e9120000 	ldmdb	r2, {}
    1028:	01000008 	tsteq	r0, r8
    102c:	00048461 	andeq	r8, r4, r1, ror #8
    1030:	6c910200 	lfmvs	f0, 4, [r1], {0}
    1034:	42011300 	andmi	r1, r1, #0	; 0x0
    1038:	01000008 	tsteq	r0, r8
    103c:	3468011d 	strbtcc	r0, [r8], #-285
    1040:	34ec0800 	strbtcc	r0, [ip], #2048
    1044:	016b0800 	cmneq	fp, r0, lsl #16
    1048:	0d140000 	ldceq	0, cr0, [r4]
    104c:	01000008 	tsteq	r0, r8
    1050:	0000b81e 	andeq	fp, r0, lr, lsl r8
    1054:	a7000000 	strge	r0, [r0, -r0]
    1058:	02000003 	andeq	r0, r0, #3	; 0x3
    105c:	0002d600 	andeq	sp, r2, r0, lsl #12
    1060:	08010400 	stmdaeq	r1, {sl}
    1064:	01000000 	tsteq	r0, r0
    1068:	00000b04 	andeq	r0, r0, r4, lsl #22
    106c:	00000047 	andeq	r0, r0, r7, asr #32
    1070:	080034ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip, sp}
    1074:	08003648 	stmdaeq	r0, {r3, r6, r9, sl, ip, sp}
    1078:	00000405 	andeq	r0, r0, r5, lsl #8
    107c:	b2050402 	andlt	r0, r5, #33554432	; 0x2000000
    1080:	0200002a 	andeq	r0, r0, #42	; 0x2a
    1084:	003d0502 	eorseq	r0, sp, r2, lsl #10
    1088:	01020000 	tsteq	r2, r0
    108c:	00012c06 	andeq	r2, r1, r6, lsl #24
    1090:	33750300 	cmncc	r5, #0	; 0x0
    1094:	27020032 	smladxcs	r2, r2, r0, r0
    1098:	00000045 	andeq	r0, r0, r5, asr #32
    109c:	2c070402 	cfstrscs	mvf0, [r7], {2}
    10a0:	0300002b 	movweq	r0, #43	; 0x2b
    10a4:	00363175 	eorseq	r3, r6, r5, ror r1
    10a8:	00572802 	subseq	r2, r7, r2, lsl #16
    10ac:	02020000 	andeq	r0, r2, #0	; 0x0
    10b0:	0001bf07 	andeq	fp, r1, r7, lsl #30
    10b4:	38750300 	ldmdacc	r5!, {r8, r9}^
    10b8:	68290200 	stmdavs	r9!, {r9}
    10bc:	02000000 	andeq	r0, r0, #0	; 0x0
    10c0:	012a0801 	teqeq	sl, r1, lsl #16
    10c4:	45040000 	strmi	r0, [r4]
    10c8:	04000000 	streq	r0, [r0]
    10cc:	00000057 	andeq	r0, r0, r7, asr r0
    10d0:	00006804 	andeq	r6, r0, r4, lsl #16
    10d4:	02010500 	andeq	r0, r1, #0	; 0x0
    10d8:	00009339 	andeq	r9, r0, r9, lsr r3
    10dc:	103d0600 	eorsne	r0, sp, r0, lsl #12
    10e0:	07000000 	streq	r0, [r0, -r0]
    10e4:	00544553 	subseq	r4, r4, r3, asr r5
    10e8:	01050001 	tsteq	r5, r1
    10ec:	00a83b02 	adceq	r3, r8, r2, lsl #22
    10f0:	e6060000 	str	r0, [r6], -r0
    10f4:	00000007 	andeq	r0, r0, r7
    10f8:	00080606 	andeq	r0, r8, r6, lsl #12
    10fc:	08000100 	stmdaeq	r0, {r8}
    1100:	1c090704 	stcne	7, cr0, [r9], {4}
    1104:	85023903 	strhi	r3, [r2, #-2307]
    1108:	0a000001 	beq	1114 <__Stack_Size+0xd14>
    110c:	03005253 	movweq	r5, #595	; 0x253
    1110:	0074023a 	rsbseq	r0, r4, sl, lsr r2
    1114:	23020000 	movwcs	r0, #8192	; 0x2000
    1118:	01f40b00 	mvnseq	r0, r0, lsl #22
    111c:	3b030000 	blcc	c1124 <__Stack_Size+0xc0d24>
    1120:	00004c02 	andeq	r4, r0, r2, lsl #24
    1124:	02230200 	eoreq	r0, r3, #0	; 0x0
    1128:	0052440a 	subseq	r4, r2, sl, lsl #8
    112c:	74023c03 	strvc	r3, [r2], #-3075
    1130:	02000000 	andeq	r0, r0, #0	; 0x0
    1134:	fe0b0423 	cdp2	4, 0, cr0, cr11, cr3, {1}
    1138:	03000001 	movweq	r0, #1	; 0x1
    113c:	004c023d 	subeq	r0, ip, sp, lsr r2
    1140:	23020000 	movwcs	r0, #8192	; 0x2000
    1144:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    1148:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    114c:	00007402 	andeq	r7, r0, r2, lsl #8
    1150:	08230200 	stmdaeq	r3!, {r9}
    1154:	00008c0b 	andeq	r8, r0, fp, lsl #24
    1158:	023f0300 	eorseq	r0, pc, #0	; 0x0
    115c:	0000004c 	andeq	r0, r0, ip, asr #32
    1160:	0a0a2302 	beq	289d70 <__Stack_Size+0x289970>
    1164:	00315243 	eorseq	r5, r1, r3, asr #4
    1168:	74024003 	strvc	r4, [r2], #-3
    116c:	02000000 	andeq	r0, r0, #0	; 0x0
    1170:	960b0c23 	strls	r0, [fp], -r3, lsr #24
    1174:	03000000 	movweq	r0, #0	; 0x0
    1178:	004c0241 	subeq	r0, ip, r1, asr #4
    117c:	23020000 	movwcs	r0, #8192	; 0x2000
    1180:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    1184:	42030032 	andmi	r0, r3, #50	; 0x32
    1188:	00007402 	andeq	r7, r0, r2, lsl #8
    118c:	10230200 	eorne	r0, r3, r0, lsl #4
    1190:	0000a00b 	andeq	sl, r0, fp
    1194:	02430300 	subeq	r0, r3, #0	; 0x0
    1198:	0000004c 	andeq	r0, r0, ip, asr #32
    119c:	0a122302 	beq	489dac <__Stack_Size+0x4899ac>
    11a0:	00335243 	eorseq	r5, r3, r3, asr #4
    11a4:	74024403 	strvc	r4, [r2], #-1027
    11a8:	02000000 	andeq	r0, r0, #0	; 0x0
    11ac:	2c0b1423 	cfstrscs	mvf1, [fp], {35}
    11b0:	03000002 	movweq	r0, #2	; 0x2
    11b4:	004c0245 	subeq	r0, ip, r5, asr #4
    11b8:	23020000 	movwcs	r0, #8192	; 0x2000
    11bc:	0a6e0b16 	beq	1b83e1c <__Stack_Size+0x1b83a1c>
    11c0:	46030000 	strmi	r0, [r3], -r0
    11c4:	00007402 	andeq	r7, r0, r2, lsl #8
    11c8:	18230200 	stmdane	r3!, {r9}
    11cc:	0000b50b 	andeq	fp, r0, fp, lsl #10
    11d0:	02470300 	subeq	r0, r7, #0	; 0x0
    11d4:	0000004c 	andeq	r0, r0, ip, asr #32
    11d8:	001a2302 	andseq	r2, sl, r2, lsl #6
    11dc:	1b04100c 	blne	105214 <__Stack_Size+0x104e14>
    11e0:	000001e2 	andeq	r0, r0, r2, ror #3
    11e4:	000ae60d 	andeq	lr, sl, sp, lsl #12
    11e8:	3a1c0400 	bcc	7021f0 <__Stack_Size+0x701df0>
    11ec:	02000000 	andeq	r0, r0, #0	; 0x0
    11f0:	8d0d0023 	stchi	0, cr0, [sp, #-140]
    11f4:	0400000a 	streq	r0, [r0], #-10
    11f8:	00004c1d 	andeq	r4, r0, sp, lsl ip
    11fc:	04230200 	strteq	r0, [r3], #-512
    1200:	000af50d 	andeq	pc, sl, sp, lsl #10
    1204:	4c1e0400 	cfldrsmi	mvf0, [lr], {0}
    1208:	02000000 	andeq	r0, r0, #0	; 0x0
    120c:	310d0623 	tstcc	sp, r3, lsr #12
    1210:	0400000a 	streq	r0, [r0], #-10
    1214:	00004c1f 	andeq	r4, r0, pc, lsl ip
    1218:	08230200 	stmdaeq	r3!, {r9}
    121c:	000b200d 	andeq	r2, fp, sp
    1220:	4c200400 	cfstrsmi	mvf0, [r0]
    1224:	02000000 	andeq	r0, r0, #0	; 0x0
    1228:	730d0a23 	movwvc	r0, #55843	; 0xda23
    122c:	0400000a 	streq	r0, [r0], #-10
    1230:	00004c21 	andeq	r4, r0, r1, lsr #24
    1234:	0c230200 	sfmeq	f0, 4, [r3]
    1238:	0a3e0e00 	beq	f84a40 <__Stack_Size+0xf84640>
    123c:	22040000 	andcs	r0, r4, #0	; 0x0
    1240:	00000185 	andeq	r0, r0, r5, lsl #3
    1244:	0ac7010f 	beq	ff1c1688 <SCS_BASE+0x1f1b3688>
    1248:	72010000 	andvc	r0, r1, #0	; 0x0
    124c:	080034ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip, sp}
    1250:	08003524 	stmdaeq	r0, {r2, r5, r8, sl, ip, sp}
    1254:	00000196 	muleq	r0, r6, r1
    1258:	0a9e0110 	beq	fe7816a0 <SCS_BASE+0x1e7736a0>
    125c:	63010000 	movwvs	r0, #4096	; 0x1000
    1260:	00352401 	eorseq	r2, r5, r1, lsl #8
    1264:	00355008 	eorseq	r5, r5, r8
    1268:	0001b508 	andeq	fp, r1, r8, lsl #10
    126c:	00022a00 	andeq	r2, r2, r0, lsl #20
    1270:	0b3c1100 	bleq	f05678 <__Stack_Size+0xf05278>
    1274:	62010000 	andvs	r0, r1, #0	; 0x0
    1278:	0000003a 	andeq	r0, r0, sl, lsr r0
    127c:	000001d4 	ldrdeq	r0, [r0], -r4
    1280:	2a011000 	bcs	45288 <__Stack_Size+0x44e88>
    1284:	0100000a 	tsteq	r0, sl
    1288:	3550015e 	ldrbcc	r0, [r0, #-350]
    128c:	35660800 	strbcc	r0, [r6, #-2048]!
    1290:	01f20800 	mvnseq	r0, r0, lsl #16
    1294:	02530000 	subseq	r0, r3, #0	; 0x0
    1298:	3c110000 	ldccc	0, cr0, [r1], {0}
    129c:	0100000b 	tsteq	r0, fp
    12a0:	00003a5d 	andeq	r3, r0, sp, asr sl
    12a4:	00021d00 	andeq	r1, r2, r0, lsl #26
    12a8:	01100000 	tsteq	r0, r0
    12ac:	00000b15 	andeq	r0, r0, r5, lsl fp
    12b0:	68015801 	stmdavs	r1, {r0, fp, ip, lr}
    12b4:	88080035 	stmdahi	r8, {r0, r2, r4, r5}
    12b8:	30080035 	andcc	r0, r8, r5, lsr r0
    12bc:	7c000002 	stcvc	0, cr0, [r0], {2}
    12c0:	11000002 	tstne	r0, r2
    12c4:	00000ad7 	ldrdeq	r0, [r0], -r7
    12c8:	005e5701 	subseq	r5, lr, r1, lsl #14
    12cc:	025b0000 	subseq	r0, fp, #0	; 0x0
    12d0:	10000000 	andne	r0, r0, r0
    12d4:	000a1501 	andeq	r1, sl, r1, lsl #10
    12d8:	014f0100 	cmpeq	pc, r0, lsl #2
    12dc:	08003588 	stmdaeq	r0, {r3, r7, r8, sl, ip, sp}
    12e0:	080035a0 	stmdaeq	r0, {r5, r7, r8, sl, ip, sp}
    12e4:	00000279 	andeq	r0, r0, r9, ror r2
    12e8:	000002bf 	strheq	r0, [r0], -pc
    12ec:	000ae011 	andeq	lr, sl, r1, lsl r0
    12f0:	bf4e0100 	svclt	0x004e0100
    12f4:	98000002 	stmdals	r0, {r1}
    12f8:	12000002 	andne	r0, r0, #2	; 0x2
    12fc:	006e656c 	rsbeq	r6, lr, ip, ror #10
    1300:	005e4e01 	subseq	r4, lr, r1, lsl #28
    1304:	02b60000 	adcseq	r0, r6, #0	; 0x0
    1308:	69130000 	ldmdbvs	r3, {}
    130c:	c5500100 	ldrbgt	r0, [r0, #-256]
    1310:	01000002 	tsteq	r0, r2
    1314:	04140054 	ldreq	r0, [r4], #-84
    1318:	0000005e 	andeq	r0, r0, lr, asr r0
    131c:	69050415 	stmdbvs	r5, {r0, r2, r4, sl}
    1320:	1000746e 	andne	r7, r0, lr, ror #8
    1324:	000a5001 	andeq	r5, sl, r1
    1328:	014a0100 	cmpeq	sl, r0, lsl #2
    132c:	080035a0 	stmdaeq	r0, {r5, r7, r8, sl, ip, sp}
    1330:	080035ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, sl, ip, sp}
    1334:	000002d4 	ldrdeq	r0, [r0], -r4
    1338:	000002f5 	strdeq	r0, [r0], -r5
    133c:	000ae011 	andeq	lr, sl, r1, lsl r0
    1340:	bf490100 	svclt	0x00490100
    1344:	ff000002 	undefined instruction 0xff000002
    1348:	00000002 	andeq	r0, r0, r2
    134c:	0aa50110 	beq	fe941794 <SCS_BASE+0x1e933794>
    1350:	1a010000 	bne	41358 <__Stack_Size+0x40f58>
    1354:	0035bc01 	eorseq	fp, r5, r1, lsl #24
    1358:	00364808 	eorseq	r4, r6, r8, lsl #16
    135c:	00031d08 	andeq	r1, r3, r8, lsl #26
    1360:	00033b00 	andeq	r3, r3, r0, lsl #22
    1364:	0ac21100 	beq	ff08576c <SCS_BASE+0x1f07776c>
    1368:	19010000 	stmdbne	r1, {}
    136c:	0000005e 	andeq	r0, r0, lr, asr r0
    1370:	00000348 	andeq	r0, r0, r8, asr #6
    1374:	000ab911 	andeq	fp, sl, r1, lsl r9
    1378:	3a190100 	bcc	641780 <__Stack_Size+0x641380>
    137c:	66000000 	strvs	r0, [r0], -r0
    1380:	16000003 	strne	r0, [r0], -r3
    1384:	00000a5a 	andeq	r0, r0, sl, asr sl
    1388:	01e21c01 	mvneq	r1, r1, lsl #24
    138c:	91020000 	tstls	r2, r0
    1390:	2a170060 	bcs	5c1518 <__Stack_Size+0x5c1118>
    1394:	01000000 	tsteq	r0, r0
    1398:	00006f0c 	andeq	r6, r0, ip, lsl #30
    139c:	03050100 	movweq	r0, #20736	; 0x5100
    13a0:	20000018 	andcs	r0, r0, r8, lsl r0
    13a4:	000a1d17 	andeq	r1, sl, r7, lsl sp
    13a8:	6f0c0100 	svcvs	0x000c0100
    13ac:	01000000 	tsteq	r0, r0
    13b0:	001c0305 	andseq	r0, ip, r5, lsl #6
    13b4:	68182000 	ldmdavs	r8, {sp}
    13b8:	6f000000 	svcvs	0x00000000
    13bc:	19000003 	stmdbne	r0, {r0, r1}
    13c0:	000000a8 	andeq	r0, r0, r8, lsr #1
    13c4:	1717000e 	ldrne	r0, [r7, -lr]
    13c8:	01000001 	tsteq	r0, r1
    13cc:	0003810f 	andeq	r8, r3, pc, lsl #2
    13d0:	03050100 	movweq	r0, #20736	; 0x5100
    13d4:	20000020 	andcs	r0, r0, r0, lsr #32
    13d8:	00035f04 	andeq	r5, r3, r4, lsl #30
    13dc:	01a61700 	undefined instruction 0x01a61700
    13e0:	13010000 	movwne	r0, #4096	; 0x1000
    13e4:	00000079 	andeq	r0, r0, r9, ror r0
    13e8:	14030501 	strne	r0, [r3], #-1281
    13ec:	17200000 	strne	r0, [r0, -r0]!
    13f0:	00000b2b 	andeq	r0, r0, fp, lsr #22
    13f4:	006f1201 	rsbeq	r1, pc, r1, lsl #4
    13f8:	05010000 	streq	r0, [r1]
    13fc:	00001003 	andeq	r1, r0, r3
    1400:	041a0020 	ldreq	r0, [sl], #-32
    1404:	00020000 	andeq	r0, r2, r0
    1408:	00000422 	andeq	r0, r0, r2, lsr #8
    140c:	00080104 	andeq	r0, r8, r4, lsl #2
    1410:	d9010000 	stmdble	r1, {}
    1414:	4700000b 	strmi	r0, [r0, -fp]
    1418:	48000000 	stmdami	r0, {}
    141c:	30080036 	andcc	r0, r8, r6, lsr r0
    1420:	dd080038 	stcle	0, cr0, [r8, #-224]
    1424:	02000004 	andeq	r0, r0, #4	; 0x4
    1428:	2ab20504 	bcs	fec82840 <SCS_BASE+0x1ec74840>
    142c:	02020000 	andeq	r0, r2, #0	; 0x0
    1430:	00003d05 	andeq	r3, r0, r5, lsl #26
    1434:	06010200 	streq	r0, [r1], -r0, lsl #4
    1438:	0000012c 	andeq	r0, r0, ip, lsr #2
    143c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    1440:	45270200 	strmi	r0, [r7, #-512]!
    1444:	02000000 	andeq	r0, r0, #0	; 0x0
    1448:	2b2c0704 	blcs	b03060 <__Stack_Size+0xb02c60>
    144c:	75030000 	strvc	r0, [r3]
    1450:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    1454:	00005728 	andeq	r5, r0, r8, lsr #14
    1458:	07020200 	streq	r0, [r2, -r0, lsl #4]
    145c:	000001bf 	strheq	r0, [r0], -pc
    1460:	00387503 	eorseq	r7, r8, r3, lsl #10
    1464:	00682902 	rsbeq	r2, r8, r2, lsl #18
    1468:	01020000 	tsteq	r2, r0
    146c:	00012a08 	andeq	r2, r1, r8, lsl #20
    1470:	00450400 	subeq	r0, r5, r0, lsl #8
    1474:	57040000 	strpl	r0, [r4, -r0]
    1478:	05000000 	streq	r0, [r0]
    147c:	8e390201 	cdphi	2, 3, cr0, cr9, cr1, {0}
    1480:	06000000 	streq	r0, [r0], -r0
    1484:	0000103d 	andeq	r1, r0, sp, lsr r0
    1488:	45530700 	ldrbmi	r0, [r3, #-1792]
    148c:	00010054 	andeq	r0, r1, r4, asr r0
    1490:	3b020105 	blcc	818ac <__Stack_Size+0x814ac>
    1494:	000000a3 	andeq	r0, r0, r3, lsr #1
    1498:	0007e606 	andeq	lr, r7, r6, lsl #12
    149c:	06060000 	streq	r0, [r6], -r0
    14a0:	01000008 	tsteq	r0, r8
    14a4:	07040800 	streq	r0, [r4, -r0, lsl #16]
    14a8:	4f031c09 	svcmi	0x00031c09
    14ac:	00011901 	andeq	r1, r1, r1, lsl #18
    14b0:	52430a00 	subpl	r0, r3, #0	; 0x0
    14b4:	5003004c 	andpl	r0, r3, ip, asr #32
    14b8:	00006f01 	andeq	r6, r0, r1, lsl #30
    14bc:	00230200 	eoreq	r0, r3, r0, lsl #4
    14c0:	4852430a 	ldmdami	r2, {r1, r3, r8, r9, lr}^
    14c4:	01510300 	cmpeq	r1, r0, lsl #6
    14c8:	0000006f 	andeq	r0, r0, pc, rrx
    14cc:	0a042302 	beq	10a0dc <__Stack_Size+0x109cdc>
    14d0:	00524449 	subseq	r4, r2, r9, asr #8
    14d4:	6f015203 	svcvs	0x00015203
    14d8:	02000000 	andeq	r0, r0, #0	; 0x0
    14dc:	4f0a0823 	svcmi	0x000a0823
    14e0:	03005244 	movweq	r5, #580	; 0x244
    14e4:	006f0153 	rsbeq	r0, pc, r3, asr r1
    14e8:	23020000 	movwcs	r0, #8192	; 0x2000
    14ec:	083d0b0c 	ldmdaeq	sp!, {r2, r3, r8, r9, fp}
    14f0:	54030000 	strpl	r0, [r3]
    14f4:	00006f01 	andeq	r6, r0, r1, lsl #30
    14f8:	10230200 	eorne	r0, r3, r0, lsl #4
    14fc:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    1500:	01550300 	cmpeq	r5, r0, lsl #6
    1504:	0000006f 	andeq	r0, r0, pc, rrx
    1508:	0b142302 	bleq	50a118 <__Stack_Size+0x509d18>
    150c:	00000a00 	andeq	r0, r0, r0, lsl #20
    1510:	6f015603 	svcvs	0x00015603
    1514:	02000000 	andeq	r0, r0, #0	; 0x0
    1518:	09001823 	stmdbeq	r0, {r0, r1, r5, fp, ip}
    151c:	0239031c 	eorseq	r0, r9, #1879048192	; 0x70000000
    1520:	000001f3 	strdeq	r0, [r0], -r3
    1524:	0052530a 	subseq	r5, r2, sl, lsl #6
    1528:	74023a03 	strvc	r3, [r2], #-2563
    152c:	02000000 	andeq	r0, r0, #0	; 0x0
    1530:	f40b0023 	vst4.8	{d0-d3}, [fp, :128], r3
    1534:	03000001 	movweq	r0, #1	; 0x1
    1538:	004c023b 	subeq	r0, ip, fp, lsr r2
    153c:	23020000 	movwcs	r0, #8192	; 0x2000
    1540:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    1544:	023c0300 	eorseq	r0, ip, #0	; 0x0
    1548:	00000074 	andeq	r0, r0, r4, ror r0
    154c:	0b042302 	bleq	10a15c <__Stack_Size+0x109d5c>
    1550:	000001fe 	strdeq	r0, [r0], -lr
    1554:	4c023d03 	stcmi	13, cr3, [r2], {3}
    1558:	02000000 	andeq	r0, r0, #0	; 0x0
    155c:	420a0623 	andmi	r0, sl, #36700160	; 0x2300000
    1560:	03005252 	movweq	r5, #594	; 0x252
    1564:	0074023e 	rsbseq	r0, r4, lr, lsr r2
    1568:	23020000 	movwcs	r0, #8192	; 0x2000
    156c:	008c0b08 	addeq	r0, ip, r8, lsl #22
    1570:	3f030000 	svccc	0x00030000
    1574:	00004c02 	andeq	r4, r0, r2, lsl #24
    1578:	0a230200 	beq	8c1d80 <__Stack_Size+0x8c1980>
    157c:	3152430a 	cmpcc	r2, sl, lsl #6
    1580:	02400300 	subeq	r0, r0, #0	; 0x0
    1584:	00000074 	andeq	r0, r0, r4, ror r0
    1588:	0b0c2302 	bleq	30a198 <__Stack_Size+0x309d98>
    158c:	00000096 	muleq	r0, r6, r0
    1590:	4c024103 	stfmis	f4, [r2], {3}
    1594:	02000000 	andeq	r0, r0, #0	; 0x0
    1598:	430a0e23 	movwmi	r0, #44579	; 0xae23
    159c:	03003252 	movweq	r3, #594	; 0x252
    15a0:	00740242 	rsbseq	r0, r4, r2, asr #4
    15a4:	23020000 	movwcs	r0, #8192	; 0x2000
    15a8:	00a00b10 	adceq	r0, r0, r0, lsl fp
    15ac:	43030000 	movwmi	r0, #12288	; 0x3000
    15b0:	00004c02 	andeq	r4, r0, r2, lsl #24
    15b4:	12230200 	eorne	r0, r3, #0	; 0x0
    15b8:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    15bc:	02440300 	subeq	r0, r4, #0	; 0x0
    15c0:	00000074 	andeq	r0, r0, r4, ror r0
    15c4:	0b142302 	bleq	50a1d4 <__Stack_Size+0x509dd4>
    15c8:	0000022c 	andeq	r0, r0, ip, lsr #4
    15cc:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    15d0:	02000000 	andeq	r0, r0, #0	; 0x0
    15d4:	6e0b1623 	cfmadd32vs	mvax1, mvfx1, mvfx11, mvfx3
    15d8:	0300000a 	movweq	r0, #10	; 0xa
    15dc:	00740246 	rsbseq	r0, r4, r6, asr #4
    15e0:	23020000 	movwcs	r0, #8192	; 0x2000
    15e4:	00b50b18 	adcseq	r0, r5, r8, lsl fp
    15e8:	47030000 	strmi	r0, [r3, -r0]
    15ec:	00004c02 	andeq	r4, r0, r2, lsl #24
    15f0:	1a230200 	bne	8c1df8 <__Stack_Size+0x8c19f8>
    15f4:	04100c00 	ldreq	r0, [r0], #-3072
    15f8:	0002501b 	andeq	r5, r2, fp, lsl r0
    15fc:	0ae60d00 	beq	ff984a04 <SCS_BASE+0x1f976a04>
    1600:	1c040000 	stcne	0, cr0, [r4], {0}
    1604:	0000003a 	andeq	r0, r0, sl, lsr r0
    1608:	0d002302 	stceq	3, cr2, [r0, #-8]
    160c:	00000a8d 	andeq	r0, r0, sp, lsl #21
    1610:	004c1d04 	subeq	r1, ip, r4, lsl #26
    1614:	23020000 	movwcs	r0, #8192	; 0x2000
    1618:	0af50d04 	beq	ffd44a30 <SCS_BASE+0x1fd36a30>
    161c:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    1620:	0000004c 	andeq	r0, r0, ip, asr #32
    1624:	0d062302 	stceq	3, cr2, [r6, #-8]
    1628:	00000a31 	andeq	r0, r0, r1, lsr sl
    162c:	004c1f04 	subeq	r1, ip, r4, lsl #30
    1630:	23020000 	movwcs	r0, #8192	; 0x2000
    1634:	0b200d08 	bleq	804a5c <__Stack_Size+0x80465c>
    1638:	20040000 	andcs	r0, r4, r0
    163c:	0000004c 	andeq	r0, r0, ip, asr #32
    1640:	0d0a2302 	stceq	3, cr2, [sl, #-8]
    1644:	00000a73 	andeq	r0, r0, r3, ror sl
    1648:	004c2104 	subeq	r2, ip, r4, lsl #2
    164c:	23020000 	movwcs	r0, #8192	; 0x2000
    1650:	3e0e000c 	cdpcc	0, 0, cr0, cr14, cr12, {0}
    1654:	0400000a 	streq	r0, [r0], #-10
    1658:	0001f322 	andeq	pc, r1, r2, lsr #6
    165c:	b1010f00 	tstlt	r1, r0, lsl #30
    1660:	0100000b 	tsteq	r0, fp
    1664:	364801b8 	undefined
    1668:	36a80800 	strtcc	r0, [r8], r0, lsl #16
    166c:	03840800 	orreq	r0, r4, #0	; 0x0
    1670:	02920000 	addseq	r0, r2, #0	; 0x0
    1674:	b9100000 	ldmdblt	r0, {}
    1678:	0100000a 	tsteq	r0, sl
    167c:	00003ab7 	strheq	r3, [r0], -r7
    1680:	0003af00 	andeq	sl, r3, r0, lsl #30
    1684:	0a5a1100 	beq	1685a8c <__Stack_Size+0x168568c>
    1688:	ba010000 	blt	41690 <__Stack_Size+0x41290>
    168c:	00000250 	andeq	r0, r0, r0, asr r2
    1690:	00609102 	rsbeq	r9, r0, r2, lsl #2
    1694:	0b83010f 	bleq	fe0c1ad8 <SCS_BASE+0x1e0b3ad8>
    1698:	28010000 	stmdacs	r1, {}
    169c:	0036a801 	eorseq	sl, r6, r1, lsl #16
    16a0:	0036b408 	eorseq	fp, r6, r8, lsl #8
    16a4:	0003cd08 	andeq	ip, r3, r8, lsl #26
    16a8:	0002bb00 	andeq	fp, r2, r0, lsl #22
    16ac:	0b8c1000 	bleq	fe3056b4 <SCS_BASE+0x1e2f76b4>
    16b0:	27010000 	strcs	r0, [r1, -r0]
    16b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    16b8:	000003f8 	strdeq	r0, [r0], -r8
    16bc:	42011200 	andmi	r1, r1, #0	; 0x0
    16c0:	0100000b 	tsteq	r0, fp
    16c4:	36b401ac 	ldrtcc	r0, [r4], ip, lsr #3
    16c8:	36ec0800 	strbtcc	r0, [ip], r0, lsl #16
    16cc:	040b0800 	streq	r0, [fp], #-2048
    16d0:	010f0000 	mrseq	r0, CPSR
    16d4:	00000b73 	andeq	r0, r0, r3, ror fp
    16d8:	ec016401 	cfstrs	mvf6, [r1], {1}
    16dc:	30080036 	andcc	r0, r8, r6, lsr r0
    16e0:	36080037 	undefined
    16e4:	f9000004 	undefined instruction 0xf9000004
    16e8:	10000002 	andne	r0, r0, r2
    16ec:	00002f41 	andeq	r2, r0, r1, asr #30
    16f0:	005e6301 	subseq	r6, lr, r1, lsl #6
    16f4:	04550000 	ldrbeq	r0, [r5]
    16f8:	0f000000 	svceq	0x00000000
    16fc:	000b5301 	andeq	r5, fp, r1, lsl #6
    1700:	017a0100 	cmneq	sl, r0, lsl #2
    1704:	08003730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip, sp}
    1708:	080037a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, ip, sp}
    170c:	00000473 	andeq	r0, r0, r3, ror r4
    1710:	0000034d 	andeq	r0, r0, sp, asr #6
    1714:	000bd310 	andeq	sp, fp, r0, lsl r3
    1718:	5e790100 	rpwple	f0, f1, f0
    171c:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    1720:	13000004 	movwne	r0, #4	; 0x4
    1724:	00646461 	rsbeq	r6, r4, r1, ror #8
    1728:	005e7901 	subseq	r7, lr, r1, lsl #18
    172c:	04b10000 	ldrteq	r0, [r1]
    1730:	69140000 	ldmdbvs	r4, {}
    1734:	5e7c0100 	rpwple	f0, f4, f0
    1738:	c4000000 	strgt	r0, [r0]
    173c:	15000004 	strne	r0, [r0, #-4]
    1740:	00000b7a 	andeq	r0, r0, sl, ror fp
    1744:	005e7c01 	subseq	r7, lr, r1, lsl #24
    1748:	04d70000 	ldrbeq	r0, [r7]
    174c:	0f000000 	svceq	0x00000000
    1750:	000ba301 	andeq	sl, fp, r1, lsl #6
    1754:	01300100 	teqeq	r0, r0, lsl #2
    1758:	080037a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, ip, sp}
    175c:	08003830 	stmdaeq	r0, {r4, r5, fp, ip, sp}
    1760:	000004ea 	andeq	r0, r0, sl, ror #9
    1764:	000003b0 	strheq	r0, [r0], -r0
    1768:	000bd310 	andeq	sp, fp, r0, lsl r3
    176c:	5e2f0100 	sufple	f0, f7, f0
    1770:	15000000 	strne	r0, [r0]
    1774:	13000005 	movwne	r0, #5	; 0x5
    1778:	00646461 	rsbeq	r6, r4, r1, ror #8
    177c:	005e2f01 	subseq	r2, lr, r1, lsl #30
    1780:	05330000 	ldreq	r0, [r3]!
    1784:	41100000 	tstmi	r0, r0
    1788:	0100002f 	tsteq	r0, pc, lsr #32
    178c:	00004c2f 	andeq	r4, r0, pc, lsr #24
    1790:	00054600 	andeq	r4, r5, r0, lsl #12
    1794:	00691400 	rsbeq	r1, r9, r0, lsl #8
    1798:	004c3101 	subeq	r3, ip, r1, lsl #2
    179c:	05590000 	ldrbeq	r0, [r9]
    17a0:	7a150000 	bvc	5417a8 <__Stack_Size+0x5413a8>
    17a4:	0100000b 	tsteq	r0, fp
    17a8:	00004c31 	andeq	r4, r0, r1, lsr ip
    17ac:	00058200 	andeq	r8, r5, r0, lsl #4
    17b0:	68160000 	ldmdavs	r6, {}
    17b4:	c0000000 	andgt	r0, r0, r0
    17b8:	17000003 	strne	r0, [r0, -r3]
    17bc:	000000a3 	andeq	r0, r0, r3, lsr #1
    17c0:	0818000e 	ldmdaeq	r8, {r1, r2, r3}
    17c4:	01000001 	tsteq	r0, r1
    17c8:	0003d21b 	andeq	sp, r3, fp, lsl r2
    17cc:	03050100 	movweq	r0, #20736	; 0x5100
    17d0:	20000038 	andcs	r0, r0, r8, lsr r0
    17d4:	0003b004 	andeq	fp, r3, r4
    17d8:	005e1600 	subseq	r1, lr, r0, lsl #12
    17dc:	03e70000 	mvneq	r0, #0	; 0x0
    17e0:	a3170000 	tstge	r7, #0	; 0x0
    17e4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    17e8:	0bc41800 	bleq	ff1077f0 <SCS_BASE+0x1f0f97f0>
    17ec:	1c010000 	stcne	0, cr0, [r1], {0}
    17f0:	000003d7 	ldrdeq	r0, [r0], -r7
    17f4:	47030501 	strmi	r0, [r3, -r1, lsl #10]
    17f8:	18200000 	stmdane	r0!, {}
    17fc:	00000b91 	muleq	r0, r1, fp
    1800:	006f1f01 	rsbeq	r1, pc, r1, lsl #30
    1804:	05010000 	streq	r0, [r1]
    1808:	00003003 	andeq	r3, r0, r3
    180c:	0b611820 	bleq	1847894 <__Stack_Size+0x1847494>
    1810:	20010000 	andcs	r0, r1, r0
    1814:	0000003a 	andeq	r0, r0, sl, lsr r0
    1818:	34030501 	strcc	r0, [r3], #-1281
    181c:	00200000 	eoreq	r0, r0, r0
    1820:	0000013c 	andeq	r0, r0, ip, lsr r1
    1824:	056b0002 	strbeq	r0, [fp, #-2]!
    1828:	01040000 	tsteq	r4, r0
    182c:	00000008 	andeq	r0, r0, r8
    1830:	000c3201 	andeq	r3, ip, r1, lsl #4
    1834:	00004700 	andeq	r4, r0, r0, lsl #14
    1838:	00383000 	eorseq	r3, r8, r0
    183c:	00390008 	eorseq	r0, r9, r8
    1840:	0005dc08 	andeq	sp, r5, r8, lsl #24
    1844:	05040200 	streq	r0, [r4, #-512]
    1848:	00002ab2 	strheq	r2, [r0], -r2
    184c:	3d050202 	sfmcc	f0, 4, [r5, #-8]
    1850:	02000000 	andeq	r0, r0, #0	; 0x0
    1854:	012c0601 	teqeq	ip, r1, lsl #12
    1858:	04020000 	streq	r0, [r2]
    185c:	002b2c07 	eoreq	r2, fp, r7, lsl #24
    1860:	31750300 	cmncc	r5, r0, lsl #6
    1864:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    1868:	0000004c 	andeq	r0, r0, ip, asr #32
    186c:	bf070202 	svclt	0x00070202
    1870:	02000001 	andeq	r0, r0, #1	; 0x1
    1874:	012a0801 	teqeq	sl, r1, lsl #16
    1878:	04040000 	streq	r0, [r4]
    187c:	e7010507 	str	r0, [r1, -r7, lsl #10]
    1880:	0100000b 	tsteq	r0, fp
    1884:	0038304f 	eorseq	r3, r8, pc, asr #32
    1888:	00383208 	eorseq	r3, r8, r8, lsl #4
    188c:	065d0108 	ldrbeq	r0, [sp], -r8, lsl #2
    1890:	000c1001 	andeq	r1, ip, r1
    1894:	01410100 	cmpeq	r1, r0, lsl #2
    1898:	08003834 	stmdaeq	r0, {r2, r4, r5, fp, ip, sp}
    189c:	08003864 	stmdaeq	r0, {r2, r5, r6, fp, ip, sp}
    18a0:	00000595 	muleq	r0, r5, r5
    18a4:	00000098 	muleq	r0, r8, r0
    18a8:	000c2c07 	andeq	r2, ip, r7, lsl #24
    18ac:	41400100 	cmpmi	r0, r0, lsl #2
    18b0:	b4000000 	strlt	r0, [r0]
    18b4:	00000005 	andeq	r0, r0, r5
    18b8:	0c060106 	stfeqs	f0, [r6], {6}
    18bc:	33010000 	movwcc	r0, #4096	; 0x1000
    18c0:	00386401 	eorseq	r6, r8, r1, lsl #8
    18c4:	00389c08 	eorseq	r9, r8, r8, lsl #24
    18c8:	0005c708 	andeq	ip, r5, r8, lsl #14
    18cc:	0000c100 	andeq	ip, r0, r0, lsl #2
    18d0:	0c2c0700 	stceq	7, cr0, [ip]
    18d4:	32010000 	andcc	r0, r1, #0	; 0x0
    18d8:	00000041 	andeq	r0, r0, r1, asr #32
    18dc:	000005f2 	strdeq	r0, [r0], -r2
    18e0:	f8010600 	undefined instruction 0xf8010600
    18e4:	0100000b 	tsteq	r0, fp
    18e8:	389c0124 	ldmcc	ip, {r2, r5, r8}
    18ec:	38d00800 	ldmcc	r0, {fp}^
    18f0:	06100800 	ldreq	r0, [r0], -r0, lsl #16
    18f4:	00f50000 	rscseq	r0, r5, r0
    18f8:	2c070000 	stccs	0, cr0, [r7], {0}
    18fc:	0100000c 	tsteq	r0, ip
    1900:	00004123 	andeq	r4, r0, r3, lsr #2
    1904:	00062f00 	andeq	r2, r6, r0, lsl #30
    1908:	0bf30800 	bleq	ffcc3910 <SCS_BASE+0x1fcb5910>
    190c:	25010000 	strcs	r0, [r1]
    1910:	00000041 	andeq	r0, r0, r1, asr #32
    1914:	1b010600 	blne	4311c <__Stack_Size+0x42d1c>
    1918:	0100000c 	tsteq	r0, ip
    191c:	38d00115 	ldmcc	r0, {r0, r2, r4, r8}^
    1920:	39000800 	stmdbcc	r0, {fp}
    1924:	06580800 	ldrbeq	r0, [r8], -r0, lsl #16
    1928:	012d0000 	teqeq	sp, r0
    192c:	2c070000 	stccs	0, cr0, [r7], {0}
    1930:	0100000c 	tsteq	r0, ip
    1934:	00004114 	andeq	r4, r0, r4, lsl r1
    1938:	00067700 	andeq	r7, r6, r0, lsl #14
    193c:	0bf30900 	bleq	ffcc3d44 <SCS_BASE+0x1fcb5d44>
    1940:	16010000 	strne	r0, [r1], -r0
    1944:	00000041 	andeq	r0, r0, r1, asr #32
    1948:	00000695 	muleq	r0, r5, r6
    194c:	0c280a00 	stceq	10, cr0, [r8]
    1950:	11010000 	tstne	r1, r0
    1954:	00000041 	andeq	r0, r0, r1, asr #32
    1958:	58030501 	stmdapl	r3, {r0, r8, sl}
    195c:	00200000 	eoreq	r0, r0, r0
    1960:	00000736 	andeq	r0, r0, r6, lsr r7
    1964:	06060002 	streq	r0, [r6], -r2
    1968:	01040000 	tsteq	r4, r0
    196c:	00000008 	andeq	r0, r0, r8
    1970:	000dd901 	andeq	sp, sp, r1, lsl #18
    1974:	00004700 	andeq	r4, r0, r0, lsl #14
    1978:	00390000 	eorseq	r0, r9, r0
    197c:	003e2808 	eorseq	r2, lr, r8, lsl #16
    1980:	00067808 	andeq	r7, r6, r8, lsl #16
    1984:	05040200 	streq	r0, [r4, #-512]
    1988:	00002ab2 	strheq	r2, [r0], -r2
    198c:	3d050202 	sfmcc	f0, 4, [r5, #-8]
    1990:	02000000 	andeq	r0, r0, #0	; 0x0
    1994:	012c0601 	teqeq	ip, r1, lsl #12
    1998:	75030000 	strvc	r0, [r3]
    199c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    19a0:	00004527 	andeq	r4, r0, r7, lsr #10
    19a4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    19a8:	00002b2c 	andeq	r2, r0, ip, lsr #22
    19ac:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    19b0:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    19b4:	02000000 	andeq	r0, r0, #0	; 0x0
    19b8:	01bf0702 	undefined instruction 0x01bf0702
    19bc:	75030000 	strvc	r0, [r3]
    19c0:	29020038 	stmdbcs	r2, {r3, r4, r5}
    19c4:	00000068 	andeq	r0, r0, r8, rrx
    19c8:	2a080102 	bcs	201dd8 <__Stack_Size+0x2019d8>
    19cc:	04000001 	streq	r0, [r0], #-1
    19d0:	00000045 	andeq	r0, r0, r5, asr #32
    19d4:	00005704 	andeq	r5, r0, r4, lsl #14
    19d8:	02010500 	andeq	r0, r1, #0	; 0x0
    19dc:	00008e39 	andeq	r8, r0, r9, lsr lr
    19e0:	103d0600 	eorsne	r0, sp, r0, lsl #12
    19e4:	07000000 	streq	r0, [r0, -r0]
    19e8:	00544553 	subseq	r4, r4, r3, asr r5
    19ec:	90080001 	andls	r0, r8, r1
    19f0:	02000019 	andeq	r0, r0, #25	; 0x19
    19f4:	00007939 	andeq	r7, r0, r9, lsr r9
    19f8:	02010500 	andeq	r0, r1, #0	; 0x0
    19fc:	0000ae3b 	andeq	sl, r0, fp, lsr lr
    1a00:	07e60600 	strbeq	r0, [r6, r0, lsl #12]!
    1a04:	06000000 	streq	r0, [r0], -r0
    1a08:	00000806 	andeq	r0, r0, r6, lsl #16
    1a0c:	6d080001 	stcvs	0, cr0, [r8, #-4]
    1a10:	02000009 	andeq	r0, r0, #9	; 0x9
    1a14:	0000993b 	andeq	r9, r0, fp, lsr r9
    1a18:	07040900 	streq	r0, [r4, -r0, lsl #18]
    1a1c:	0d03240a 	cfstrseq	mvf2, [r3, #-40]
    1a20:	00014a01 	andeq	r4, r1, r1, lsl #20
    1a24:	43410b00 	movtmi	r0, #6912	; 0x1b00
    1a28:	0e030052 	mcreq	0, 0, r0, cr3, cr2, {2}
    1a2c:	00006f01 	andeq	r6, r0, r1, lsl #30
    1a30:	00230200 	eoreq	r0, r3, r0, lsl #4
    1a34:	000d5a0c 	andeq	r5, sp, ip, lsl #20
    1a38:	010f0300 	tsteq	pc, r0, lsl #6
    1a3c:	0000006f 	andeq	r0, r0, pc, rrx
    1a40:	0c042302 	stceq	3, cr2, [r4], {2}
    1a44:	00000d57 	andeq	r0, r0, r7, asr sp
    1a48:	6f011003 	svcvs	0x00011003
    1a4c:	02000000 	andeq	r0, r0, #0	; 0x0
    1a50:	530b0823 	movwpl	r0, #47139	; 0xb823
    1a54:	11030052 	qaddne	r0, r2, r3
    1a58:	00006f01 	andeq	r6, r0, r1, lsl #30
    1a5c:	0c230200 	sfmeq	f0, 4, [r3]
    1a60:	0052430b 	subseq	r4, r2, fp, lsl #6
    1a64:	6f011203 	svcvs	0x00011203
    1a68:	02000000 	andeq	r0, r0, #0	; 0x0
    1a6c:	410b1023 	tstmi	fp, r3, lsr #32
    1a70:	13030052 	movwne	r0, #12370	; 0x3052
    1a74:	00006f01 	andeq	r6, r0, r1, lsl #30
    1a78:	14230200 	strtne	r0, [r3], #-512
    1a7c:	000fa00c 	andeq	sl, pc, ip
    1a80:	01140300 	tsteq	r4, r0, lsl #6
    1a84:	0000006f 	andeq	r0, r0, pc, rrx
    1a88:	0b182302 	bleq	60a698 <__Stack_Size+0x60a298>
    1a8c:	0052424f 	subseq	r4, r2, pc, asr #4
    1a90:	6f011503 	svcvs	0x00011503
    1a94:	02000000 	andeq	r0, r0, #0	; 0x0
    1a98:	d90c1c23 	stmdble	ip, {r0, r1, r5, sl, fp, ip}
    1a9c:	0300000f 	movweq	r0, #15	; 0xf
    1aa0:	006f0116 	rsbeq	r0, pc, r6, lsl r1
    1aa4:	23020000 	movwcs	r0, #8192	; 0x2000
    1aa8:	100a0020 	andne	r0, sl, r0, lsr #32
    1aac:	cc011a03 	stcgt	10, cr1, [r1], {3}
    1ab0:	0b000001 	bleq	1abc <__Stack_Size+0x16bc>
    1ab4:	00504452 	subseq	r4, r0, r2, asr r4
    1ab8:	74011b03 	strvc	r1, [r1], #-2819
    1abc:	02000000 	andeq	r0, r0, #0	; 0x0
    1ac0:	680c0023 	stmdavs	ip, {r0, r1, r5}
    1ac4:	0300000f 	movweq	r0, #15	; 0xf
    1ac8:	0074011c 	rsbseq	r0, r4, ip, lsl r1
    1acc:	23020000 	movwcs	r0, #8192	; 0x2000
    1ad0:	0f6d0c02 	svceq	0x006d0c02
    1ad4:	1d030000 	stcne	0, cr0, [r3]
    1ad8:	00007401 	andeq	r7, r0, r1, lsl #8
    1adc:	04230200 	strteq	r0, [r3], #-512
    1ae0:	000f730c 	andeq	r7, pc, ip, lsl #6
    1ae4:	011e0300 	tsteq	lr, r0, lsl #6
    1ae8:	00000074 	andeq	r0, r0, r4, ror r0
    1aec:	0c062302 	stceq	3, cr2, [r6], {2}
    1af0:	00000d20 	andeq	r0, r0, r0, lsr #26
    1af4:	74011f03 	strvc	r1, [r1], #-3843
    1af8:	02000000 	andeq	r0, r0, #0	; 0x0
    1afc:	250c0823 	strcs	r0, [ip, #-2083]
    1b00:	0300000d 	movweq	r0, #13	; 0xd
    1b04:	00740120 	rsbseq	r0, r4, r0, lsr #2
    1b08:	23020000 	movwcs	r0, #8192	; 0x2000
    1b0c:	0d2a0c0a 	stceq	12, cr0, [sl, #-40]!
    1b10:	21030000 	tstcs	r3, r0
    1b14:	00007401 	andeq	r7, r0, r1, lsl #8
    1b18:	0c230200 	sfmeq	f0, 4, [r3]
    1b1c:	000d2f0c 	andeq	r2, sp, ip, lsl #30
    1b20:	01220300 	teqeq	r2, r0, lsl #6
    1b24:	00000074 	andeq	r0, r0, r4, ror r0
    1b28:	000e2302 	andeq	r2, lr, r2, lsl #6
    1b2c:	1d040105 	stfnes	f0, [r4, #-20]
    1b30:	000001f3 	strdeq	r0, [r0], -r3
    1b34:	000e4806 	andeq	r4, lr, r6, lsl #16
    1b38:	b5060100 	strlt	r0, [r6, #-256]
    1b3c:	0200000d 	andeq	r0, r0, #13	; 0xd
    1b40:	000c9706 	andeq	r9, ip, r6, lsl #14
    1b44:	39060300 	stmdbcc	r6, {r8, r9}
    1b48:	0400000e 	streq	r0, [r0], #-14
    1b4c:	000e5d06 	andeq	r5, lr, r6, lsl #26
    1b50:	08000500 	stmdaeq	r0, {r8, sl}
    1b54:	00000d0a 	andeq	r0, r0, sl, lsl #26
    1b58:	01cc2304 	biceq	r2, ip, r4, lsl #6
    1b5c:	010d0000 	tsteq	sp, r0
    1b60:	00000ebd 	strheq	r0, [r0], -sp
    1b64:	01034001 	tsteq	r3, r1
    1b68:	000001f3 	strdeq	r0, [r0], -r3
    1b6c:	00021e01 	andeq	r1, r2, r1, lsl #28
    1b70:	0d920e00 	ldceq	14, cr0, [r2]
    1b74:	41010000 	tstmi	r1, r0
    1b78:	0001f303 	andeq	pc, r1, r3, lsl #6
    1b7c:	e30f0000 	movw	r0, #61440	; 0xf000
    1b80:	0100000c 	tsteq	r0, ip
    1b84:	01010386 	smlabbeq	r1, r6, r3, r0
    1b88:	00000237 	andeq	r0, r0, r7, lsr r2
    1b8c:	01006910 	tsteq	r0, r0, lsl r9
    1b90:	006f0387 	rsbeq	r0, pc, r7, lsl #7
    1b94:	11000000 	tstne	r0, r0
    1b98:	000ee901 	andeq	lr, lr, r1, lsl #18
    1b9c:	01570100 	cmpeq	r7, r0, lsl #2
    1ba0:	08003900 	stmdaeq	r0, {r8, fp, ip, sp}
    1ba4:	08003918 	stmdaeq	r0, {r3, r4, r8, fp, ip, sp}
    1ba8:	025e5d01 	subseq	r5, lr, #64	; 0x40
    1bac:	b7120000 	ldrlt	r0, [r2, -r0]
    1bb0:	0100000c 	tsteq	r0, ip
    1bb4:	00003a56 	andeq	r3, r0, r6, asr sl
    1bb8:	0006a800 	andeq	sl, r6, r0, lsl #16
    1bbc:	01110000 	tsteq	r1, r0
    1bc0:	00000efa 	strdeq	r0, [r0], -sl
    1bc4:	18016b01 	stmdane	r1, {r0, r8, r9, fp, sp, lr}
    1bc8:	30080039 	andcc	r0, r8, r9, lsr r0
    1bcc:	01080039 	tsteq	r8, r9, lsr r0
    1bd0:	0002855d 	andeq	r8, r2, sp, asr r5
    1bd4:	0ea71200 	cdpeq	2, 10, cr1, cr7, cr0, {0}
    1bd8:	6a010000 	bvs	41be0 <__Stack_Size+0x417e0>
    1bdc:	0000003a 	andeq	r0, r0, sl, lsr r0
    1be0:	000006bb 	strheq	r0, [r0], -fp
    1be4:	fd011100 	stc2	1, cr1, [r1]
    1be8:	0100000d 	tsteq	r0, sp
    1bec:	3930017f 	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r5, r6, r8}
    1bf0:	39480800 	stmdbcc	r8, {fp}^
    1bf4:	5d010800 	stcpl	8, cr0, [r1]
    1bf8:	000002ac 	andeq	r0, r0, ip, lsr #5
    1bfc:	000fc412 	andeq	ip, pc, r2, lsl r4
    1c00:	3a7e0100 	bcc	1f82008 <__Stack_Size+0x1f81c08>
    1c04:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    1c08:	00000006 	andeq	r0, r0, r6
    1c0c:	0ce90113 	stfeqe	f0, [r9], #76
    1c10:	91010000 	tstls	r1, r0
    1c14:	00394801 	eorseq	r4, r9, r1, lsl #16
    1c18:	00396008 	eorseq	r6, r9, r8
    1c1c:	135d0108 	cmpne	sp, #2	; 0x2
    1c20:	000dc401 	andeq	ip, sp, r1, lsl #8
    1c24:	019f0100 	orrseq	r0, pc, r0, lsl #2
    1c28:	08003960 	stmdaeq	r0, {r5, r6, r8, fp, ip, sp}
    1c2c:	08003970 	stmdaeq	r0, {r4, r5, r6, r8, fp, ip, sp}
    1c30:	01145d01 	tsteq	r4, r1, lsl #26
    1c34:	00000f2f 	andeq	r0, r0, pc, lsr #30
    1c38:	01029701 	tsteq	r2, r1, lsl #14
    1c3c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1c40:	08003970 	stmdaeq	r0, {r4, r5, r6, r8, fp, ip, sp}
    1c44:	0800397c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, ip, sp}
    1c48:	01145d01 	tsteq	r4, r1, lsl #26
    1c4c:	00000d34 	andeq	r0, r0, r4, lsr sp
    1c50:	0102a401 	tsteq	r2, r1, lsl #8
    1c54:	0000003a 	andeq	r0, r0, sl, lsr r0
    1c58:	0800397c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, ip, sp}
    1c5c:	08003988 	stmdaeq	r0, {r3, r7, r8, fp, ip, sp}
    1c60:	01155d01 	tsteq	r5, r1, lsl #26
    1c64:	00000e73 	andeq	r0, r0, r3, ror lr
    1c68:	0102b201 	tsteq	r2, r1, lsl #4
    1c6c:	0000008e 	andeq	r0, r0, lr, lsl #1
    1c70:	08003988 	stmdaeq	r0, {r3, r7, r8, fp, ip, sp}
    1c74:	08003998 	stmdaeq	r0, {r3, r4, r7, r8, fp, ip, sp}
    1c78:	032b5d01 	teqeq	fp, #64	; 0x40
    1c7c:	890e0000 	stmdbhi	lr, {}
    1c80:	0100000c 	tsteq	r0, ip
    1c84:	008e02b3 	strheq	r0, [lr], r3
    1c88:	15000000 	strne	r0, [r0]
    1c8c:	000cc501 	andeq	ip, ip, r1, lsl #10
    1c90:	02c80100 	sbceq	r0, r8, #0	; 0x0
    1c94:	00008e01 	andeq	r8, r0, r1, lsl #28
    1c98:	00399800 	eorseq	r9, r9, r0, lsl #16
    1c9c:	0039a808 	eorseq	sl, r9, r8, lsl #16
    1ca0:	545d0108 	ldrbpl	r0, [sp], #-264
    1ca4:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    1ca8:	00000d9e 	muleq	r0, lr, sp
    1cac:	8e02c901 	cdphi	9, 0, cr12, cr2, cr1, {0}
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	0c490116 	stfeqe	f0, [r9], {22}
    1cb8:	e3010000 	movw	r0, #4096	; 0x1000
    1cbc:	39a80102 	stmibcc	r8!, {r1, r8}
    1cc0:	39c40800 	stmibcc	r4, {fp}^
    1cc4:	5d010800 	stcpl	8, cr0, [r1]
    1cc8:	00000389 	andeq	r0, r0, r9, lsl #7
    1ccc:	000f8517 	andeq	r8, pc, r7, lsl r5
    1cd0:	02e20100 	rsceq	r0, r2, #0	; 0x0
    1cd4:	0000004c 	andeq	r0, r0, ip, asr #32
    1cd8:	17175001 	ldrne	r5, [r7, -r1]
    1cdc:	0100000d 	tsteq	r0, sp
    1ce0:	00ae02e2 	adceq	r0, lr, r2, ror #5
    1ce4:	51010000 	tstpl	r1, r0
    1ce8:	15011500 	strne	r1, [r1, #-1280]
    1cec:	0100000e 	tsteq	r0, lr
    1cf0:	8e010302 	cdphi	3, 0, cr0, cr1, cr2, {0}
    1cf4:	c4000000 	strgt	r0, [r0]
    1cf8:	e4080039 	str	r0, [r8], #-57
    1cfc:	01080039 	tsteq	r8, r9, lsr r0
    1d00:	0003c65d 	andeq	ip, r3, sp, asr r6
    1d04:	0f5d1800 	svceq	0x005d1800
    1d08:	01010000 	tsteq	r1, r0
    1d0c:	00004c03 	andeq	r4, r0, r3, lsl #24
    1d10:	0006e100 	andeq	lr, r6, r0, lsl #2
    1d14:	0d9e1900 	ldceq	9, cr1, [lr]
    1d18:	03010000 	movweq	r0, #4096	; 0x1000
    1d1c:	00008e03 	andeq	r8, r0, r3, lsl #28
    1d20:	0006ff00 	andeq	pc, r6, r0, lsl #30
    1d24:	01160000 	tsteq	r6, r0
    1d28:	00000e29 	andeq	r0, r0, r9, lsr #28
    1d2c:	01032f01 	tsteq	r3, r1, lsl #30
    1d30:	080039e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, ip, sp}
    1d34:	080039f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, ip, sp}
    1d38:	03ed5d01 	mvneq	r5, #64	; 0x40
    1d3c:	5d170000 	ldcpl	0, cr0, [r7]
    1d40:	0100000f 	tsteq	r0, pc
    1d44:	004c032e 	subeq	r0, ip, lr, lsr #6
    1d48:	50010000 	andpl	r0, r1, r0
    1d4c:	01fe1a00 	mvnseq	r1, r0, lsl #20
    1d50:	39f00000 	ldmibcc	r0!, {}^
    1d54:	3a1c0800 	bcc	703d5c <__Stack_Size+0x70395c>
    1d58:	5d010800 	stcpl	8, cr0, [r1]
    1d5c:	0000040a 	andeq	r0, r0, sl, lsl #8
    1d60:	0002111b 	andeq	r1, r2, fp, lsl r1
    1d64:	00071d00 	andeq	r1, r7, r0, lsl #26
    1d68:	011c0000 	tsteq	ip, r0
    1d6c:	00000fa9 	andeq	r0, r0, r9, lsr #31
    1d70:	01036701 	tsteq	r3, r1, lsl #14
    1d74:	000001f3 	strdeq	r0, [r0], -r3
    1d78:	08003a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip, sp}
    1d7c:	08003ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp, ip, sp}
    1d80:	00000746 	andeq	r0, r0, r6, asr #14
    1d84:	0000049d 	muleq	r0, sp, r4
    1d88:	000e6b18 	andeq	r6, lr, r8, lsl fp
    1d8c:	03660100 	cmneq	r6, #0	; 0x0
    1d90:	0000003a 	andeq	r0, r0, sl, lsr r0
    1d94:	00000771 	andeq	r0, r0, r1, ror r7
    1d98:	000d9719 	andeq	r9, sp, r9, lsl r7
    1d9c:	03680100 	cmneq	r8, #0	; 0x0
    1da0:	000001f3 	strdeq	r0, [r0], -r3
    1da4:	0000078f 	andeq	r0, r0, pc, lsl #15
    1da8:	0001fe1d 	andeq	pc, r1, sp, lsl lr
    1dac:	00002000 	andeq	r2, r0, r0
    1db0:	036b0100 	cmneq	fp, #0	; 0x0
    1db4:	00000464 	andeq	r0, r0, r4, ror #8
    1db8:	0000401e 	andeq	r4, r0, lr, lsl r0
    1dbc:	02111f00 	andseq	r1, r1, #0	; 0x0
    1dc0:	00000000 	andeq	r0, r0, r0
    1dc4:	00021e1d 	andeq	r1, r2, sp, lsl lr
    1dc8:	00006000 	andeq	r6, r0, r0
    1dcc:	03700100 	cmneq	r0, #0	; 0x0
    1dd0:	00000484 	andeq	r0, r0, r4, lsl #9
    1dd4:	0000781e 	andeq	r7, r0, lr, lsl r8
    1dd8:	022c1b00 	eoreq	r1, ip, #0	; 0x0
    1ddc:	07b80000 	ldreq	r0, [r8, r0]!
    1de0:	00000000 	andeq	r0, r0, r0
    1de4:	0001fe20 	andeq	pc, r1, r0, lsr #28
    1de8:	00009000 	andeq	r9, r0, r0
    1dec:	03710100 	cmneq	r1, #0	; 0x0
    1df0:	0000a81e 	andeq	sl, r0, lr, lsl r8
    1df4:	02111f00 	andseq	r1, r1, #0	; 0x0
    1df8:	00000000 	andeq	r0, r0, r0
    1dfc:	5f011c00 	svcpl	0x00011c00
    1e00:	0100000d 	tsteq	r0, sp
    1e04:	f301026b 	vhsub.u8	q0, <illegal reg q0.5>, <illegal reg q13.5>
    1e08:	b0000001 	andlt	r0, r0, r1
    1e0c:	0c08003a 	stceq	0, cr0, [r8], {58}
    1e10:	0808003b 	stmdaeq	r8, {r0, r1, r3, r4, r5}
    1e14:	fc000008 	stc2	0, cr0, [r0], {8}
    1e18:	18000004 	stmdane	r0, {r2}
    1e1c:	00000c58 	andeq	r0, r0, r8, asr ip
    1e20:	4c026a01 	stcmi	10, cr6, [r2], {1}
    1e24:	33000000 	movwcc	r0, #0	; 0x0
    1e28:	18000008 	stmdane	r0, {r3}
    1e2c:	00000c6a 	andeq	r0, r0, sl, ror #24
    1e30:	4c026a01 	stcmi	10, cr6, [r2], {1}
    1e34:	51000000 	tstpl	r0, r0
    1e38:	18000008 	stmdane	r0, {r3}
    1e3c:	00000e94 	muleq	r0, r4, lr
    1e40:	4c026a01 	stcmi	10, cr6, [r2], {1}
    1e44:	6f000000 	svcvs	0x00000000
    1e48:	19000008 	stmdbne	r0, {r3}
    1e4c:	00000d97 	muleq	r0, r7, sp
    1e50:	f3026c01 	undefined instruction 0xf3026c01
    1e54:	8d000001 	stchi	0, cr0, [r0, #-4]
    1e58:	00000008 	andeq	r0, r0, r8
    1e5c:	0d7a011c 	ldfeqe	f0, [sl, #-112]!
    1e60:	1a010000 	bne	41e68 <__Stack_Size+0x41a68>
    1e64:	01f30102 	mvnseq	r0, r2, lsl #2
    1e68:	3b0c0000 	blcc	301e70 <__Stack_Size+0x301a70>
    1e6c:	3ba80800 	blcc	fea03e74 <SCS_BASE+0x1e9f5e74>
    1e70:	08ab0800 	stmiaeq	fp!, {fp}
    1e74:	053b0000 	ldreq	r0, [fp]!
    1e78:	17180000 	ldrne	r0, [r8, -r0]
    1e7c:	0100000d 	tsteq	r0, sp
    1e80:	00ae0219 	adceq	r0, lr, r9, lsl r2
    1e84:	08d60000 	ldmeq	r6, {}^
    1e88:	97190000 	ldrls	r0, [r9, -r0]
    1e8c:	0100000d 	tsteq	r0, sp
    1e90:	01f3021b 	mvnseq	r0, fp, lsl r2
    1e94:	08f40000 	ldmeq	r4!, {}^
    1e98:	1c000000 	stcne	0, cr0, [r0], {0}
    1e9c:	000ecd01 	andeq	ip, lr, r1, lsl #26
    1ea0:	01cb0100 	biceq	r0, fp, r0, lsl #2
    1ea4:	0001f301 	andeq	pc, r1, r1, lsl #6
    1ea8:	003ba800 	eorseq	sl, fp, r0, lsl #16
    1eac:	003c6808 	eorseq	r6, ip, r8, lsl #16
    1eb0:	00091d08 	andeq	r1, r9, r8, lsl #26
    1eb4:	0005ba00 	andeq	fp, r5, r0, lsl #20
    1eb8:	0f791800 	svceq	0x00791800
    1ebc:	ca010000 	bgt	41ec4 <__Stack_Size+0x41ac4>
    1ec0:	00003a01 	andeq	r3, r0, r1, lsl #20
    1ec4:	00093c00 	andeq	r3, r9, r0, lsl #24
    1ec8:	0e9d1900 	cdpeq	9, 9, cr1, cr13, cr0, {0}
    1ecc:	cc010000 	stcgt	0, cr0, [r1], {0}
    1ed0:	00004c01 	andeq	r4, r0, r1, lsl #24
    1ed4:	00095a00 	andeq	r5, r9, r0, lsl #20
    1ed8:	0e531900 	cdpeq	9, 5, cr1, cr3, cr0, {0}
    1edc:	cc010000 	stcgt	0, cr0, [r1], {0}
    1ee0:	00004c01 	andeq	r4, r0, r1, lsl #24
    1ee4:	00099900 	andeq	r9, r9, r0, lsl #18
    1ee8:	0c601900 	stcleq	9, cr1, [r0]
    1eec:	cc010000 	stcgt	0, cr0, [r1], {0}
    1ef0:	00004c01 	andeq	r4, r0, r1, lsl #24
    1ef4:	0009b700 	andeq	fp, r9, r0, lsl #14
    1ef8:	0dcf1900 	stcleq	9, cr1, [pc]
    1efc:	cc010000 	stcgt	0, cr0, [r1], {0}
    1f00:	00004c01 	andeq	r4, r0, r1, lsl #24
    1f04:	0009d500 	andeq	sp, r9, r0, lsl #10
    1f08:	0d971900 	ldceq	9, cr1, [r7]
    1f0c:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    1f10:	0001f301 	andeq	pc, r1, r1, lsl #6
    1f14:	0009f300 	andeq	pc, r9, r0, lsl #6
    1f18:	011c0000 	tsteq	ip, r0
    1f1c:	00000f13 	andeq	r0, r0, r3, lsl pc
    1f20:	01019a01 	tsteq	r1, r1, lsl #20
    1f24:	000001f3 	strdeq	r0, [r0], -r3
    1f28:	08003c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, ip, sp}
    1f2c:	08003cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, ip, sp}
    1f30:	00000a32 	andeq	r0, r0, r2, lsr sl
    1f34:	00000609 	andeq	r0, r0, r9, lsl #12
    1f38:	0028d818 	eoreq	sp, r8, r8, lsl r8
    1f3c:	01990100 	orrseq	r0, r9, r0, lsl #2
    1f40:	0000003a 	andeq	r0, r0, sl, lsr r0
    1f44:	00000a51 	andeq	r0, r0, r1, asr sl
    1f48:	000ea218 	andeq	sl, lr, r8, lsl r2
    1f4c:	01990100 	orrseq	r0, r9, r0, lsl #2
    1f50:	0000005e 	andeq	r0, r0, lr, asr r0
    1f54:	00000a6f 	andeq	r0, r0, pc, ror #20
    1f58:	000d9719 	andeq	r9, sp, r9, lsl r7
    1f5c:	019b0100 	orrseq	r0, fp, r0, lsl #2
    1f60:	000001f3 	strdeq	r0, [r0], -r3
    1f64:	00000a8d 	andeq	r0, r0, sp, lsl #21
    1f68:	47011c00 	strmi	r1, [r1, -r0, lsl #24]
    1f6c:	0100000f 	tsteq	r0, pc
    1f70:	f3010172 	veor	q0, <illegal reg q0.5>, q9
    1f74:	ac000001 	stcge	0, cr0, [r0], {1}
    1f78:	e408003c 	str	r0, [r8], #-60
    1f7c:	ab08003c 	blge	202074 <__Stack_Size+0x201c74>
    1f80:	5800000a 	stmdapl	r0, {r1, r3}
    1f84:	18000006 	stmdane	r0, {r1, r2}
    1f88:	000028d8 	ldrdeq	r2, [r0], -r8
    1f8c:	3a017101 	bcc	5e398 <__Stack_Size+0x5df98>
    1f90:	ca000000 	bgt	1f98 <__Stack_Size+0x1b98>
    1f94:	1800000a 	stmdane	r0, {r1, r3}
    1f98:	00000ea2 	andeq	r0, r0, r2, lsr #29
    1f9c:	4c017101 	stfmis	f7, [r1], {1}
    1fa0:	e8000000 	stmda	r0, {}
    1fa4:	1900000a 	stmdbne	r0, {r1, r3}
    1fa8:	00000d97 	muleq	r0, r7, sp
    1fac:	f3017301 	vcgt.u8	d7, d1, d1
    1fb0:	06000001 	streq	r0, [r0], -r1
    1fb4:	0000000b 	andeq	r0, r0, fp
    1fb8:	0f8e011c 	svceq	0x008e011c
    1fbc:	37010000 	strcc	r0, [r1, -r0]
    1fc0:	01f30101 	mvnseq	r0, r1, lsl #2
    1fc4:	3ce40000 	stclcc	0, cr0, [r4]
    1fc8:	3d2c0800 	stccc	8, cr0, [ip]
    1fcc:	0b240800 	bleq	903fd4 <__Stack_Size+0x903bd4>
    1fd0:	06a70000 	strteq	r0, [r7], r0
    1fd4:	d8180000 	ldmdale	r8, {}
    1fd8:	01000028 	tsteq	r0, r8, lsr #32
    1fdc:	003a0136 	eorseq	r0, sl, r6, lsr r1
    1fe0:	0b430000 	bleq	10c1fe8 <__Stack_Size+0x10c1be8>
    1fe4:	a2180000 	andsge	r0, r8, #0	; 0x0
    1fe8:	0100000e 	tsteq	r0, lr
    1fec:	003a0136 	eorseq	r0, sl, r6, lsr r1
    1ff0:	0b610000 	bleq	1841ff8 <__Stack_Size+0x1841bf8>
    1ff4:	97190000 	ldrls	r0, [r9, -r0]
    1ff8:	0100000d 	tsteq	r0, sp
    1ffc:	01f30138 	mvnseq	r0, r8, lsr r1
    2000:	0b7f0000 	bleq	1fc2008 <__Stack_Size+0x1fc1c08>
    2004:	21000000 	tstcs	r0, r0
    2008:	000c7201 	andeq	r7, ip, r1, lsl #4
    200c:	01f80100 	mvnseq	r0, r0, lsl #2
    2010:	000001f3 	strdeq	r0, [r0], -r3
    2014:	08003d2c 	stmdaeq	r0, {r2, r3, r5, r8, sl, fp, ip, sp}
    2018:	08003da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip, sp}
    201c:	00000ba8 	andeq	r0, r0, r8, lsr #23
    2020:	000006d4 	ldrdeq	r0, [r0], -r4
    2024:	000d9722 	andeq	r9, sp, r2, lsr #14
    2028:	f3f90100 	vceq.i32	d16, d0, #0
    202c:	c7000001 	strgt	r0, [r0, -r1]
    2030:	0000000b 	andeq	r0, r0, fp
    2034:	0cf60121 	ldfeqe	f0, [r6], #132
    2038:	d5010000 	strle	r0, [r1]
    203c:	0001f301 	andeq	pc, r1, r1, lsl #6
    2040:	003da400 	eorseq	sl, sp, r0, lsl #8
    2044:	003de008 	eorseq	lr, sp, r8
    2048:	000bf008 	andeq	pc, fp, r8
    204c:	00070100 	andeq	r0, r7, r0, lsl #2
    2050:	0d972200 	lfmeq	f2, 4, [r7]
    2054:	d6010000 	strle	r0, [r1], -r0
    2058:	000001f3 	strdeq	r0, [r0], -r3
    205c:	00000c0f 	andeq	r0, r0, pc, lsl #24
    2060:	a7012300 	strge	r2, [r1, -r0, lsl #6]
    2064:	0100000c 	tsteq	r0, ip
    2068:	01f301ae 	mvnseq	r0, lr, lsr #3
    206c:	3de00000 	stclcc	0, cr0, [r0]
    2070:	3e280800 	cdpcc	8, 2, cr0, cr8, cr0, {0}
    2074:	0c2d0800 	stceq	8, cr0, [sp]
    2078:	a8120000 	ldmdage	r2, {}
    207c:	0100000d 	tsteq	r0, sp
    2080:	00003aad 	andeq	r3, r0, sp, lsr #21
    2084:	000c5800 	andeq	r5, ip, r0, lsl #16
    2088:	0d972200 	lfmeq	f2, 4, [r7]
    208c:	af010000 	svcge	0x00010000
    2090:	000001f3 	strdeq	r0, [r0], -r3
    2094:	00000c76 	andeq	r0, r0, r6, ror ip
    2098:	06440000 	strbeq	r0, [r4], -r0
    209c:	00020000 	andeq	r0, r2, r0
    20a0:	00000822 	andeq	r0, r0, r2, lsr #16
    20a4:	00080104 	andeq	r0, r8, r4, lsl #2
    20a8:	6f010000 	svcvs	0x00010000
    20ac:	47000010 	smladmi	r0, r0, r0, r0
    20b0:	28000000 	stmdacs	r0, {}
    20b4:	b008003e 	andlt	r0, r8, lr, lsr r0
    20b8:	9b080040 	blls	2021c0 <__Stack_Size+0x201dc0>
    20bc:	02000008 	andeq	r0, r0, #8	; 0x8
    20c0:	2ab20504 	bcs	fec834d8 <SCS_BASE+0x1ec754d8>
    20c4:	02020000 	andeq	r0, r2, #0	; 0x0
    20c8:	00003d05 	andeq	r3, r0, r5, lsl #26
    20cc:	06010200 	streq	r0, [r1], -r0, lsl #4
    20d0:	0000012c 	andeq	r0, r0, ip, lsr #2
    20d4:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    20d8:	45270200 	strmi	r0, [r7, #-512]!
    20dc:	02000000 	andeq	r0, r0, #0	; 0x0
    20e0:	2b2c0704 	blcs	b03cf8 <__Stack_Size+0xb038f8>
    20e4:	75030000 	strvc	r0, [r3]
    20e8:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    20ec:	00005728 	andeq	r5, r0, r8, lsr #14
    20f0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    20f4:	000001bf 	strheq	r0, [r0], -pc
    20f8:	00387503 	eorseq	r7, r8, r3, lsl #10
    20fc:	00682902 	rsbeq	r2, r8, r2, lsl #18
    2100:	01020000 	tsteq	r2, r0
    2104:	00012a08 	andeq	r2, r1, r8, lsl #20
    2108:	00450400 	subeq	r0, r5, r0, lsl #8
    210c:	01050000 	tsteq	r5, r0
    2110:	00893b02 	addeq	r3, r9, r2, lsl #22
    2114:	e6060000 	str	r0, [r6], -r0
    2118:	00000007 	andeq	r0, r0, r7
    211c:	00080606 	andeq	r0, r8, r6, lsl #12
    2120:	07000100 	streq	r0, [r0, -r0, lsl #2]
    2124:	0000096d 	andeq	r0, r0, sp, ror #18
    2128:	00743b02 	rsbseq	r3, r4, r2, lsl #22
    212c:	04080000 	streq	r0, [r8]
    2130:	031c0907 	tsteq	ip, #114688	; 0x1c000
    2134:	010a014f 	tsteq	sl, pc, asr #2
    2138:	430a0000 	movwmi	r0, #40960	; 0xa000
    213c:	03004c52 	movweq	r4, #3154	; 0xc52
    2140:	006f0150 	rsbeq	r0, pc, r0, asr r1
    2144:	23020000 	movwcs	r0, #8192	; 0x2000
    2148:	52430a00 	subpl	r0, r3, #0	; 0x0
    214c:	51030048 	tstpl	r3, r8, asr #32
    2150:	00006f01 	andeq	r6, r0, r1, lsl #30
    2154:	04230200 	strteq	r0, [r3], #-512
    2158:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    215c:	01520300 	cmpeq	r2, r0, lsl #6
    2160:	0000006f 	andeq	r0, r0, pc, rrx
    2164:	0a082302 	beq	20ad74 <__Stack_Size+0x20a974>
    2168:	0052444f 	subseq	r4, r2, pc, asr #8
    216c:	6f015303 	svcvs	0x00015303
    2170:	02000000 	andeq	r0, r0, #0	; 0x0
    2174:	3d0b0c23 	stccc	12, cr0, [fp, #-140]
    2178:	03000008 	movweq	r0, #8	; 0x8
    217c:	006f0154 	rsbeq	r0, pc, r4, asr r1
    2180:	23020000 	movwcs	r0, #8192	; 0x2000
    2184:	52420a10 	subpl	r0, r2, #65536	; 0x10000
    2188:	55030052 	strpl	r0, [r3, #-82]
    218c:	00006f01 	andeq	r6, r0, r1, lsl #30
    2190:	14230200 	strtne	r0, [r3], #-512
    2194:	000a000b 	andeq	r0, sl, fp
    2198:	01560300 	cmpeq	r6, r0, lsl #6
    219c:	0000006f 	andeq	r0, r0, pc, rrx
    21a0:	00182302 	andseq	r2, r8, r2, lsl #6
    21a4:	000fde0c 	andeq	sp, pc, ip, lsl #28
    21a8:	01570300 	cmpeq	r7, r0, lsl #6
    21ac:	00000097 	muleq	r0, r7, r0
    21b0:	5a031809 	bpl	c81dc <__Stack_Size+0xc7ddc>
    21b4:	00014d01 	andeq	r4, r1, r1, lsl #26
    21b8:	11bd0b00 	undefined instruction 0x11bd0b00
    21bc:	5b030000 	blpl	c21c4 <__Stack_Size+0xc1dc4>
    21c0:	00006f01 	andeq	r6, r0, r1, lsl #30
    21c4:	00230200 	eoreq	r0, r3, r0, lsl #4
    21c8:	0011a20b 	andseq	sl, r1, fp, lsl #4
    21cc:	015c0300 	cmpeq	ip, r0, lsl #6
    21d0:	0000006f 	andeq	r0, r0, pc, rrx
    21d4:	0b042302 	bleq	10ade4 <__Stack_Size+0x10a9e4>
    21d8:	00001068 	andeq	r1, r0, r8, rrx
    21dc:	5d015d03 	stcpl	13, cr5, [r1, #-12]
    21e0:	02000001 	andeq	r0, r0, #1	; 0x1
    21e4:	0d000823 	stceq	8, cr0, [r0, #-140]
    21e8:	00000045 	andeq	r0, r0, r5, asr #32
    21ec:	0000015d 	andeq	r0, r0, sp, asr r1
    21f0:	0000940e 	andeq	r9, r0, lr, lsl #8
    21f4:	04000300 	streq	r0, [r0], #-768
    21f8:	0000014d 	andeq	r0, r0, sp, asr #2
    21fc:	23040105 	movwcs	r0, #16645	; 0x4105
    2200:	0000017d 	andeq	r0, r0, sp, ror r1
    2204:	00085a06 	andeq	r5, r8, r6, lsl #20
    2208:	7c060100 	stfvcs	f0, [r6], {0}
    220c:	02000008 	andeq	r0, r0, #8	; 0x8
    2210:	0009b206 	andeq	fp, r9, r6, lsl #4
    2214:	07000300 	streq	r0, [r0, -r0, lsl #6]
    2218:	0000095b 	andeq	r0, r0, fp, asr r9
    221c:	01622704 	cmneq	r2, r4, lsl #14
    2220:	01050000 	tsteq	r5, r0
    2224:	01c22e04 	biceq	r2, r2, r4, lsl #28
    2228:	35060000 	strcc	r0, [r6]
    222c:	00000009 	andeq	r0, r0, r9
    2230:	0009ea06 	andeq	lr, r9, r6, lsl #20
    2234:	43060400 	movwmi	r0, #25600	; 0x6400
    2238:	28000009 	stmdacs	r0, {r0, r3}
    223c:	00092706 	andeq	r2, r9, r6, lsl #14
    2240:	0600c800 	streq	ip, [r0], -r0, lsl #16
    2244:	0000086b 	andeq	r0, r0, fp, ror #16
    2248:	098e0614 	stmibeq	lr, {r2, r4, r9, sl}
    224c:	06100000 	ldreq	r0, [r0], -r0
    2250:	00000a05 	andeq	r0, r0, r5, lsl #20
    2254:	07ee061c 	undefined
    2258:	00180000 	andseq	r0, r8, r0
    225c:	0009d907 	andeq	sp, r9, r7, lsl #18
    2260:	88360400 	ldmdahi	r6!, {sl}
    2264:	0f000001 	svceq	0x00000001
    2268:	003f0404 	eorseq	r0, pc, r4, lsl #8
    226c:	10000002 	andne	r0, r0, r2
    2270:	000007b7 	strheq	r0, [r0], -r7
    2274:	004c4004 	subeq	r4, ip, r4
    2278:	23020000 	movwcs	r0, #8192	; 0x2000
    227c:	08d21000 	ldmeq	r2, {ip}^
    2280:	41040000 	tstmi	r4, r0
    2284:	0000017d 	andeq	r0, r0, sp, ror r1
    2288:	10022302 	andne	r2, r2, r2, lsl #6
    228c:	00000951 	andeq	r0, r0, r1, asr r9
    2290:	01c24204 	biceq	r4, r2, r4, lsl #4
    2294:	23020000 	movwcs	r0, #8192	; 0x2000
    2298:	9f070003 	svcls	0x00070003
    229c:	04000008 	streq	r0, [r0], #-8
    22a0:	0001cd43 	andeq	ip, r1, r3, asr #26
    22a4:	04010500 	streq	r0, [r1], #-1280
    22a8:	00022047 	andeq	r2, r2, r7, asr #32
    22ac:	10390600 	eorsne	r0, r9, r0, lsl #12
    22b0:	06000000 	streq	r0, [r0], -r0
    22b4:	00000ff2 	strdeq	r0, [r0], -r2
    22b8:	98070001 	stmdals	r7, {r0}
    22bc:	04000011 	streq	r0, [r0], #-17
    22c0:	00020b49 	andeq	r0, r2, r9, asr #22
    22c4:	5e011100 	adfpls	f1, f1, f0
    22c8:	01000010 	tsteq	r0, r0, lsl r0
    22cc:	3e28017d 	mcrcc	1, 1, r0, cr8, cr13, {3}
    22d0:	3ece0800 	cdpcc	8, 12, cr0, cr14, cr0, {0}
    22d4:	0c940800 	ldceq	8, cr0, [r4], {0}
    22d8:	02af0000 	adceq	r0, pc, #0	; 0x0
    22dc:	a7120000 	ldrge	r0, [r2, -r0]
    22e0:	01000011 	tsteq	r0, r1, lsl r0
    22e4:	0002af7c 	andeq	sl, r2, ip, ror pc
    22e8:	13500100 	cmpne	r0, #0	; 0x0
    22ec:	000011ad 	andeq	r1, r0, sp, lsr #3
    22f0:	02b57c01 	adcseq	r7, r5, #256	; 0x100
    22f4:	0cbf0000 	ldceq	0, cr0, [pc]
    22f8:	0c140000 	ldceq	0, cr0, [r4], {0}
    22fc:	01000011 	tsteq	r0, r1, lsl r0
    2300:	00003a7e 	andeq	r3, r0, lr, ror sl
    2304:	14570100 	ldrbne	r0, [r7], #-256
    2308:	00001169 	andeq	r1, r0, r9, ror #2
    230c:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    2310:	5c010000 	stcpl	0, cr0, [r1], {0}
    2314:	000feb14 	andeq	lr, pc, r4, lsl fp
    2318:	3a7e0100 	bcc	1f82720 <__Stack_Size+0x1f82320>
    231c:	01000000 	tsteq	r0, r0
    2320:	6f701551 	svcvs	0x00701551
    2324:	7e010073 	mcrvc	0, 0, r0, cr1, cr3, {3}
    2328:	0000003a 	andeq	r0, r0, sl, lsr r0
    232c:	00000ce8 	andeq	r0, r0, r8, ror #25
    2330:	0010ee14 	andseq	lr, r0, r4, lsl lr
    2334:	3a7f0100 	bcc	1fc273c <__Stack_Size+0x1fc233c>
    2338:	01000000 	tsteq	r0, r0
    233c:	10921654 	addsne	r1, r2, r4, asr r6
    2340:	7f010000 	svcvc	0x00010000
    2344:	0000003a 	andeq	r0, r0, sl, lsr r0
    2348:	0a041700 	beq	107f50 <__Stack_Size+0x107b50>
    234c:	17000001 	strne	r0, [r0, -r1]
    2350:	00020004 	andeq	r0, r2, r4
    2354:	22011800 	andcs	r1, r1, #0	; 0x0
    2358:	01000010 	tsteq	r0, r0, lsl r0
    235c:	3ed001e6 	cdpcc	1, 13, cr0, cr0, cr6, {7}
    2360:	3ee00800 	cdpcc	8, 14, cr0, cr0, cr0, {0}
    2364:	5d010800 	stcpl	8, cr0, [r1]
    2368:	000002e0 	andeq	r0, r0, r0, ror #5
    236c:	0011ad12 	andseq	sl, r1, r2, lsl sp
    2370:	b5e50100 	strblt	r0, [r5, #256]!
    2374:	01000002 	tsteq	r0, r2
    2378:	01190050 	tsteq	r9, r0, asr r0
    237c:	000010d8 	ldrdeq	r1, [r0], -r8
    2380:	5e01f701 	cdppl	7, 0, cr15, cr1, cr1, {0}
    2384:	e0000000 	and	r0, r0, r0
    2388:	ec08003e 	stc	0, cr0, [r8], {62}
    238c:	0108003e 	tsteq	r8, lr, lsr r0
    2390:	0003235d 	andeq	r2, r3, sp, asr r3
    2394:	11a71300 	undefined instruction 0x11a71300
    2398:	f6010000 	undefined instruction 0xf6010000
    239c:	000002af 	andeq	r0, r0, pc, lsr #5
    23a0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    23a4:	0007b712 	andeq	fp, r7, r2, lsl r7
    23a8:	4cf60100 	ldfmie	f0, [r6]
    23ac:	01000000 	tsteq	r0, r0
    23b0:	0d9e1651 	ldceq	6, cr1, [lr, #324]
    23b4:	f8010000 	undefined instruction 0xf8010000
    23b8:	0000005e 	andeq	r0, r0, lr, asr r0
    23bc:	3b011a00 	blcc	48bc4 <__Stack_Size+0x487c4>
    23c0:	01000011 	tsteq	r0, r1, lsl r0
    23c4:	4c010111 	stfmis	f0, [r1], {17}
    23c8:	ec000000 	stc	0, cr0, [r0], {0}
    23cc:	f208003e 	vqadd.s8	d0, d8, d30
    23d0:	0108003e 	tsteq	r8, lr, lsr r0
    23d4:	0003505d 	andeq	r5, r3, sp, asr r0
    23d8:	11a71b00 	undefined instruction 0x11a71b00
    23dc:	10010000 	andne	r0, r1, r0
    23e0:	0002af01 	andeq	sl, r2, r1, lsl #30
    23e4:	000d2f00 	andeq	r2, sp, r0, lsl #30
    23e8:	011a0000 	tsteq	sl, r0
    23ec:	000011c2 	andeq	r1, r0, r2, asr #3
    23f0:	01012201 	tsteq	r1, r1, lsl #4
    23f4:	0000005e 	andeq	r0, r0, lr, asr r0
    23f8:	08003ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    23fc:	08003f00 	stmdaeq	r0, {r8, r9, sl, fp, ip, sp}
    2400:	03975d01 	orrseq	r5, r7, #64	; 0x40
    2404:	a71b0000 	ldrge	r0, [fp, -r0]
    2408:	01000011 	tsteq	r0, r1, lsl r0
    240c:	02af0121 	adceq	r0, pc, #1073741832	; 0x40000008
    2410:	0d420000 	stcleq	0, cr0, [r2]
    2414:	b71c0000 	ldrlt	r0, [ip, -r0]
    2418:	01000007 	tsteq	r0, r7
    241c:	004c0121 	subeq	r0, ip, r1, lsr #2
    2420:	51010000 	tstpl	r1, r0
    2424:	000d9e1d 	andeq	r9, sp, sp, lsl lr
    2428:	01230100 	teqeq	r3, r0, lsl #2
    242c:	0000005e 	andeq	r0, r0, lr, asr r0
    2430:	fa011a00 	blx	48c38 <__Stack_Size+0x48838>
    2434:	0100000f 	tsteq	r0, pc
    2438:	4c01013c 	stfmis	f0, [r1], {60}
    243c:	00000000 	andeq	r0, r0, r0
    2440:	0608003f 	undefined
    2444:	0108003f 	tsteq	r8, pc, lsr r0
    2448:	0003c45d 	andeq	ip, r3, sp, asr r4
    244c:	11a71b00 	undefined instruction 0x11a71b00
    2450:	3b010000 	blcc	42458 <__Stack_Size+0x42058>
    2454:	0002af01 	andeq	sl, r2, r1, lsl #30
    2458:	000d5500 	andeq	r5, sp, r0, lsl #10
    245c:	011e0000 	tsteq	lr, r0
    2460:	00001051 	andeq	r1, r0, r1, asr r0
    2464:	01014e01 	tsteq	r1, r1, lsl #28
    2468:	08003f08 	stmdaeq	r0, {r3, r8, r9, sl, fp, ip, sp}
    246c:	08003f0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp, ip, sp}
    2470:	03f95d01 	mvnseq	r5, #64	; 0x40
    2474:	a71c0000 	ldrge	r0, [ip, -r0]
    2478:	01000011 	tsteq	r0, r1, lsl r0
    247c:	02af014d 	adceq	r0, pc, #1073741843	; 0x40000013
    2480:	50010000 	andpl	r0, r1, r0
    2484:	0007b71c 	andeq	fp, r7, ip, lsl r7
    2488:	014d0100 	cmpeq	sp, r0, lsl #2
    248c:	0000004c 	andeq	r0, r0, ip, asr #32
    2490:	1e005101 	adfnes	f5, f0, f1
    2494:	0010f501 	andseq	pc, r0, r1, lsl #10
    2498:	01610100 	cmneq	r1, r0, lsl #2
    249c:	003f0c01 	eorseq	r0, pc, r1, lsl #24
    24a0:	003f1008 	eorseq	r1, pc, r8
    24a4:	2e5d0108 	rdfcse	f0, f5, #0.0
    24a8:	1c000004 	stcne	0, cr0, [r0], {4}
    24ac:	000011a7 	andeq	r1, r0, r7, lsr #3
    24b0:	af016001 	svcge	0x00016001
    24b4:	01000002 	tsteq	r0, r2
    24b8:	07b71c50 	sbfxeq	r1, r0, #24, #24
    24bc:	60010000 	andvs	r0, r1, r0
    24c0:	00004c01 	andeq	r4, r0, r1, lsl #24
    24c4:	00510100 	subseq	r0, r1, r0, lsl #2
    24c8:	1043011e 	subne	r0, r3, lr, lsl r1
    24cc:	77010000 	strvc	r0, [r1, -r0]
    24d0:	3f100101 	svccc	0x00100101
    24d4:	3f1a0800 	svccc	0x001a0800
    24d8:	5d010800 	stcpl	8, cr0, [r1]
    24dc:	00000471 	andeq	r0, r0, r1, ror r4
    24e0:	0011a71c 	andseq	sl, r1, ip, lsl r7
    24e4:	01760100 	cmneq	r6, r0, lsl #2
    24e8:	000002af 	andeq	r0, r0, pc, lsr #5
    24ec:	b71c5001 	ldrlt	r5, [ip, -r1]
    24f0:	01000007 	tsteq	r0, r7
    24f4:	004c0176 	subeq	r0, ip, r6, ror r1
    24f8:	51010000 	tstpl	r1, r0
    24fc:	0010321c 	andseq	r3, r0, ip, lsl r2
    2500:	01760100 	cmneq	r6, r0, lsl #2
    2504:	00000220 	andeq	r0, r0, r0, lsr #4
    2508:	1e005201 	cdpne	2, 0, cr5, cr0, cr1, {0}
    250c:	00117401 	andseq	r7, r1, r1, lsl #8
    2510:	01910100 	orrseq	r0, r1, r0, lsl #2
    2514:	003f1c01 	eorseq	r1, pc, r1, lsl #24
    2518:	003f2008 	eorseq	r2, pc, r8
    251c:	a65d0108 	ldrbge	r0, [sp], -r8, lsl #2
    2520:	1c000004 	stcne	0, cr0, [r0], {4}
    2524:	000011a7 	andeq	r1, r0, r7, lsr #3
    2528:	af019001 	svcge	0x00019001
    252c:	01000002 	tsteq	r0, r2
    2530:	11041c50 	tstne	r4, r0, asr ip
    2534:	90010000 	andls	r0, r1, r0
    2538:	00004c01 	andeq	r4, r0, r1, lsl #24
    253c:	00510100 	subseq	r0, r1, r0, lsl #2
    2540:	1156011e 	cmpne	r6, lr, lsl r1
    2544:	a3010000 	movwge	r0, #4096	; 0x1000
    2548:	3f200101 	svccc	0x00200101
    254c:	3f300800 	svccc	0x00300800
    2550:	5d010800 	stcpl	8, cr0, [r1]
    2554:	000004e9 	andeq	r0, r0, r9, ror #9
    2558:	0011a71c 	andseq	sl, r1, ip, lsl r7
    255c:	01a20100 	undefined instruction 0x01a20100
    2560:	000002af 	andeq	r0, r0, pc, lsr #5
    2564:	b71c5001 	ldrlt	r5, [ip, -r1]
    2568:	01000007 	tsteq	r0, r7
    256c:	004c01a2 	subeq	r0, ip, r2, lsr #3
    2570:	51010000 	tstpl	r1, r0
    2574:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    2578:	01a40100 	undefined instruction 0x01a40100
    257c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2580:	1e005301 	cdpne	3, 0, cr5, cr0, cr1, {0}
    2584:	0010b601 	andseq	fp, r0, r1, lsl #12
    2588:	01c40100 	biceq	r0, r4, r0, lsl #2
    258c:	003f3001 	eorseq	r3, pc, r1
    2590:	003f5008 	eorseq	r5, pc, r8
    2594:	305d0108 	subscc	r0, sp, r8, lsl #2
    2598:	1c000005 	stcne	0, cr0, [r0], {5}
    259c:	0000109a 	muleq	r0, sl, r0
    25a0:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    25a4:	01000000 	tsteq	r0, r0
    25a8:	112c1b50 	teqne	ip, r0, asr fp
    25ac:	c3010000 	movwgt	r0, #4096	; 0x1000
    25b0:	00005e01 	andeq	r5, r0, r1, lsl #28
    25b4:	000d6800 	andeq	r6, sp, r0, lsl #16
    25b8:	10ee2000 	rscne	r2, lr, r0
    25bc:	c5010000 	strgt	r0, [r1]
    25c0:	00003a01 	andeq	r3, r0, r1, lsl #20
    25c4:	000d7b00 	andeq	r7, sp, r0, lsl #22
    25c8:	011e0000 	tsteq	lr, r0
    25cc:	0000100e 	andeq	r1, r0, lr
    25d0:	0101dd01 	tsteq	r1, r1, lsl #26
    25d4:	08003f50 	stmdaeq	r0, {r4, r6, r8, r9, sl, fp, ip, sp}
    25d8:	08003f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp, ip, sp}
    25dc:	05575d01 	ldrbeq	r5, [r7, #-3329]
    25e0:	171c0000 	ldrne	r0, [ip, -r0]
    25e4:	0100000d 	tsteq	r0, sp
    25e8:	008901dc 	ldrdeq	r0, [r9], ip
    25ec:	50010000 	andpl	r0, r1, r0
    25f0:	18012100 	stmdane	r1, {r8, sp}
    25f4:	01000011 	tsteq	r0, r1, lsl r0
    25f8:	5c010208 	sfmpl	f0, 4, [r1], {8}
    25fc:	bc08003f 	stclt	0, cr0, [r8], {63}
    2600:	ba08003f 	blt	202704 <__Stack_Size+0x202304>
    2604:	c600000d 	strgt	r0, [r0], -sp
    2608:	1c000005 	stcne	0, cr0, [r0], {5}
    260c:	000010cd 	andeq	r1, r0, sp, asr #1
    2610:	3a020701 	bcc	8421c <__Stack_Size+0x83e1c>
    2614:	01000000 	tsteq	r0, r0
    2618:	0d171b50 	vldreq	d1, [r7, #-320]
    261c:	07010000 	streq	r0, [r1, -r0]
    2620:	00008902 	andeq	r8, r0, r2, lsl #18
    2624:	000dd900 	andeq	sp, sp, r0, lsl #18
    2628:	6d741f00 	ldclvs	15, cr1, [r4]
    262c:	09010070 	stmdbeq	r1, {r4, r5, r6}
    2630:	00003a02 	andeq	r3, r0, r2, lsl #20
    2634:	1d540100 	ldfnee	f0, [r4]
    2638:	0000117f 	andeq	r1, r0, pc, ror r1
    263c:	3a020901 	bcc	84a48 <__Stack_Size+0x84648>
    2640:	20000000 	andcs	r0, r0, r0
    2644:	000010ee 	andeq	r1, r0, lr, ror #1
    2648:	3a020901 	bcc	84a54 <__Stack_Size+0x84654>
    264c:	f7000000 	undefined instruction 0xf7000000
    2650:	1d00000d 	stcne	0, cr0, [r0, #-52]
    2654:	0000114e 	andeq	r1, r0, lr, asr #2
    2658:	3a020901 	bcc	84a64 <__Stack_Size+0x84664>
    265c:	00000000 	andeq	r0, r0, r0
    2660:	11840121 	orrne	r0, r4, r1, lsr #2
    2664:	3a010000 	bcc	4266c <__Stack_Size+0x4226c>
    2668:	3fbc0102 	svccc	0x00bc0102
    266c:	3ff00800 	svccc	0x00f00800
    2670:	0e360800 	cdpeq	8, 3, cr0, cr6, cr0, {0}
    2674:	060d0000 	streq	r0, [sp], -r0
    2678:	9a1b0000 	bls	6c2680 <__Stack_Size+0x6c2280>
    267c:	01000010 	tsteq	r0, r0, lsl r0
    2680:	005e0239 	subseq	r0, lr, r9, lsr r2
    2684:	0e550000 	cdpeq	0, 5, cr0, cr5, cr0, {0}
    2688:	2c1b0000 	ldccs	0, cr0, [fp], {0}
    268c:	01000011 	tsteq	r0, r1, lsl r0
    2690:	005e0239 	subseq	r0, lr, r9, lsr r2
    2694:	0e680000 	cdpeq	0, 6, cr0, cr8, cr0, {0}
    2698:	74220000 	strtvc	r0, [r2]
    269c:	0100706d 	tsteq	r0, sp, rrx
    26a0:	003a023b 	eorseq	r0, sl, fp, lsr r2
    26a4:	23000000 	movwcs	r0, #0	; 0x0
    26a8:	0011d901 	andseq	sp, r1, r1, lsl #18
    26ac:	016c0100 	cmneq	ip, r0, lsl #2
    26b0:	08003ff0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    26b4:	08004008 	stmdaeq	r0, {r3, lr}
    26b8:	00000e7b 	andeq	r0, r0, fp, ror lr
    26bc:	10aa0124 	adcne	r0, sl, r4, lsr #2
    26c0:	34010000 	strcc	r0, [r1]
    26c4:	00400801 	subeq	r0, r0, r1, lsl #16
    26c8:	0040b008 	subeq	fp, r0, r8
    26cc:	000ea608 	andeq	sl, lr, r8, lsl #12
    26d0:	11a71300 	undefined instruction 0x11a71300
    26d4:	33010000 	movwcc	r0, #4096	; 0x1000
    26d8:	000002af 	andeq	r0, r0, pc, lsr #5
    26dc:	00000ed1 	ldrdeq	r0, [r0], -r1
    26e0:	08e30000 	stmiaeq	r3!, {}^
    26e4:	00020000 	andeq	r0, r2, r0
    26e8:	00000a47 	andeq	r0, r0, r7, asr #20
    26ec:	00080104 	andeq	r0, r8, r4, lsl #2
    26f0:	dc010000 	stcle	0, cr0, [r1], {0}
    26f4:	47000012 	smladmi	r0, r2, r0, r0
    26f8:	b0000000 	andlt	r0, r0, r0
    26fc:	34080040 	strcc	r0, [r8], #-64
    2700:	13080044 	movwne	r0, #32836	; 0x8044
    2704:	0200000a 	andeq	r0, r0, #10	; 0xa
    2708:	2ab20504 	bcs	fec83b20 <SCS_BASE+0x1ec75b20>
    270c:	02020000 	andeq	r0, r2, #0	; 0x0
    2710:	00003d05 	andeq	r3, r0, r5, lsl #26
    2714:	06010200 	streq	r0, [r1], -r0, lsl #4
    2718:	0000012c 	andeq	r0, r0, ip, lsr #2
    271c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    2720:	45270200 	strmi	r0, [r7, #-512]!
    2724:	02000000 	andeq	r0, r0, #0	; 0x0
    2728:	2b2c0704 	blcs	b04340 <__Stack_Size+0xb03f40>
    272c:	75030000 	strvc	r0, [r3]
    2730:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    2734:	00005728 	andeq	r5, r0, r8, lsr #14
    2738:	07020200 	streq	r0, [r2, -r0, lsl #4]
    273c:	000001bf 	strheq	r0, [r0], -pc
    2740:	00387503 	eorseq	r7, r8, r3, lsl #10
    2744:	00682902 	rsbeq	r2, r8, r2, lsl #18
    2748:	01020000 	tsteq	r2, r0
    274c:	00012a08 	andeq	r2, r1, r8, lsl #20
    2750:	00450400 	subeq	r0, r5, r0, lsl #8
    2754:	6f050000 	svcvs	0x00050000
    2758:	06000000 	streq	r0, [r0], -r0
    275c:	8e390201 	cdphi	2, 3, cr0, cr9, cr1, {0}
    2760:	07000000 	streq	r0, [r0, -r0]
    2764:	0000103d 	andeq	r1, r0, sp, lsr r0
    2768:	45530800 	ldrbmi	r0, [r3, #-2048]
    276c:	00010054 	andeq	r0, r1, r4, asr r0
    2770:	00178a09 	andseq	r8, r7, r9, lsl #20
    2774:	79390200 	ldmdbvc	r9!, {r9}
    2778:	06000000 	streq	r0, [r0], -r0
    277c:	ae3b0201 	cdpge	2, 3, cr0, cr11, cr1, {0}
    2780:	07000000 	streq	r0, [r0, -r0]
    2784:	000007e6 	andeq	r0, r0, r6, ror #15
    2788:	08060700 	stmdaeq	r6, {r8, r9, sl}
    278c:	00010000 	andeq	r0, r1, r0
    2790:	00096d09 	andeq	r6, r9, r9, lsl #26
    2794:	993b0200 	ldmdbls	fp!, {r9}
    2798:	0a000000 	beq	27a0 <__Stack_Size+0x23a0>
    279c:	3c0b0704 	stccc	7, cr0, [fp], {4}
    27a0:	01820303 	orreq	r0, r2, r3, lsl #6
    27a4:	00000175 	andeq	r0, r0, r5, ror r1
    27a8:	0014db0c 	andseq	sp, r4, ip, lsl #22
    27ac:	01830300 	orreq	r0, r3, r0, lsl #6
    27b0:	00000185 	andeq	r0, r0, r5, lsl #3
    27b4:	0c002302 	stceq	3, cr2, [r0], {2}
    27b8:	000001f4 	strdeq	r0, [r0], -r4
    27bc:	8a018403 	bhi	637d0 <__Stack_Size+0x633d0>
    27c0:	02000001 	andeq	r0, r0, #1	; 0x1
    27c4:	9f0c0823 	svcls	0x000c0823
    27c8:	03000014 	movweq	r0, #20	; 0x14
    27cc:	019a0185 	orrseq	r0, sl, r5, lsl #3
    27d0:	23030000 	movwcs	r0, #12288	; 0x3000
    27d4:	640c0180 	strvs	r0, [ip], #-384
    27d8:	03000013 	movweq	r0, #19	; 0x13
    27dc:	018a0186 	orreq	r0, sl, r6, lsl #3
    27e0:	23030000 	movwcs	r0, #12288	; 0x3000
    27e4:	b50c0188 	strlt	r0, [ip, #-392]
    27e8:	03000014 	movweq	r0, #20	; 0x14
    27ec:	019f0187 	orrseq	r0, pc, r7, lsl #3
    27f0:	23030000 	movwcs	r0, #12288	; 0x3000
    27f4:	8c0c0280 	sfmhi	f0, 4, [ip], {128}
    27f8:	03000000 	movweq	r0, #0	; 0x0
    27fc:	018a0188 	orreq	r0, sl, r8, lsl #3
    2800:	23030000 	movwcs	r0, #12288	; 0x3000
    2804:	240c0288 	strcs	r0, [ip], #-648
    2808:	03000014 	movweq	r0, #20	; 0x14
    280c:	01a40189 	undefined instruction 0x01a40189
    2810:	23030000 	movwcs	r0, #12288	; 0x3000
    2814:	960c0380 	strls	r0, [ip], -r0, lsl #7
    2818:	03000000 	movweq	r0, #0	; 0x0
    281c:	018a018a 	orreq	r0, sl, sl, lsl #3
    2820:	23030000 	movwcs	r0, #12288	; 0x3000
    2824:	e90c0388 	stmdb	ip, {r3, r7, r8, r9}
    2828:	03000011 	movweq	r0, #17	; 0x11
    282c:	01a9018b 	undefined instruction 0x01a9018b
    2830:	23030000 	movwcs	r0, #12288	; 0x3000
    2834:	a00c0480 	andge	r0, ip, r0, lsl #9
    2838:	03000000 	movweq	r0, #0	; 0x0
    283c:	01ae018c 	undefined instruction 0x01ae018c
    2840:	23030000 	movwcs	r0, #12288	; 0x3000
    2844:	490d0488 	stmdbmi	sp, {r3, r7, sl}
    2848:	03005250 	movweq	r5, #592	; 0x250
    284c:	01ce018d 	biceq	r0, lr, sp, lsl #3
    2850:	23030000 	movwcs	r0, #12288	; 0x3000
    2854:	0e000680 	cfmadd32eq	mvax4, mvfx0, mvfx0, mvfx0
    2858:	00000045 	andeq	r0, r0, r5, asr #32
    285c:	00000185 	andeq	r0, r0, r5, lsl #3
    2860:	0000b90f 	andeq	fp, r0, pc, lsl #18
    2864:	04000100 	streq	r0, [r0], #-256
    2868:	00000175 	andeq	r0, r0, r5, ror r1
    286c:	00003a0e 	andeq	r3, r0, lr, lsl #20
    2870:	00019a00 	andeq	r9, r1, r0, lsl #20
    2874:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    2878:	001d0000 	andseq	r0, sp, r0
    287c:	00017504 	andeq	r7, r1, r4, lsl #10
    2880:	01750400 	cmneq	r5, r0, lsl #8
    2884:	75040000 	strvc	r0, [r4]
    2888:	04000001 	streq	r0, [r0], #-1
    288c:	00000175 	andeq	r0, r0, r5, ror r1
    2890:	00003a0e 	andeq	r3, r0, lr, lsl #20
    2894:	0001be00 	andeq	fp, r1, r0, lsl #28
    2898:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    289c:	003d0000 	eorseq	r0, sp, r0
    28a0:	0000450e 	andeq	r4, r0, lr, lsl #10
    28a4:	0001ce00 	andeq	ip, r1, r0, lsl #28
    28a8:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    28ac:	000e0000 	andeq	r0, lr, r0
    28b0:	0001be04 	andeq	fp, r1, r4, lsl #28
    28b4:	03401000 	movteq	r1, #0	; 0x0
    28b8:	02af0191 	adceq	r0, pc, #1073741860	; 0x40000024
    28bc:	070c0000 	streq	r0, [ip, -r0]
    28c0:	03000013 	movweq	r0, #19	; 0x13
    28c4:	00740192 	ldrbteq	r0, [r4], #-18
    28c8:	23020000 	movwcs	r0, #8192	; 0x2000
    28cc:	135f0c00 	cmpne	pc, #0	; 0x0
    28d0:	93030000 	movwls	r0, #12288	; 0x3000
    28d4:	00006f01 	andeq	r6, r0, r1, lsl #30
    28d8:	04230200 	strteq	r0, [r3], #-512
    28dc:	0014b00c 	andseq	fp, r4, ip
    28e0:	01940300 	orrseq	r0, r4, r0, lsl #6
    28e4:	0000006f 	andeq	r0, r0, pc, rrx
    28e8:	0c082302 	stceq	3, cr2, [r8], {2}
    28ec:	0000140a 	andeq	r1, r0, sl, lsl #8
    28f0:	6f019503 	svcvs	0x00019503
    28f4:	02000000 	andeq	r0, r0, #0	; 0x0
    28f8:	530d0c23 	movwpl	r0, #56355	; 0xdc23
    28fc:	03005243 	movweq	r5, #579	; 0x243
    2900:	006f0196 	mlseq	pc, r6, r1, r0
    2904:	23020000 	movwcs	r0, #8192	; 0x2000
    2908:	43430d10 	movtmi	r0, #15632	; 0x3d10
    290c:	97030052 	smlsdls	r3, r2, r0, r0
    2910:	00006f01 	andeq	r6, r0, r1, lsl #30
    2914:	14230200 	strtne	r0, [r3], #-512
    2918:	0014330c 	andseq	r3, r4, ip, lsl #6
    291c:	01980300 	orrseq	r0, r8, r0, lsl #6
    2920:	000002bf 	strheq	r0, [r0], -pc
    2924:	0c182302 	ldceq	3, cr2, [r8], {2}
    2928:	00001438 	andeq	r1, r0, r8, lsr r4
    292c:	6f019903 	svcvs	0x00019903
    2930:	02000000 	andeq	r0, r0, #0	; 0x0
    2934:	e50c2423 	str	r2, [ip, #-1059]
    2938:	03000013 	movweq	r0, #19	; 0x13
    293c:	006f019a 	mlseq	pc, sl, r1, r0
    2940:	23020000 	movwcs	r0, #8192	; 0x2000
    2944:	14bf0c28 	ldrtne	r0, [pc], #3112	; 294c <__Stack_Size+0x254c>
    2948:	9b030000 	blls	c2950 <__Stack_Size+0xc2550>
    294c:	00006f01 	andeq	r6, r0, r1, lsl #30
    2950:	2c230200 	sfmcs	f0, 4, [r3]
    2954:	0014ba0c 	andseq	fp, r4, ip, lsl #20
    2958:	019c0300 	orrseq	r0, ip, r0, lsl #6
    295c:	0000006f 	andeq	r0, r0, pc, rrx
    2960:	0c302302 	ldceq	3, cr2, [r0], #-8
    2964:	0000144e 	andeq	r1, r0, lr, asr #8
    2968:	6f019d03 	svcvs	0x00019d03
    296c:	02000000 	andeq	r0, r0, #0	; 0x0
    2970:	bc0c3423 	cfstrslt	mvf3, [ip], {35}
    2974:	03000013 	movweq	r0, #19	; 0x13
    2978:	006f019e 	mlseq	pc, lr, r1, r0
    297c:	23020000 	movwcs	r0, #8192	; 0x2000
    2980:	14d60c38 	ldrbne	r0, [r6], #3128
    2984:	9f030000 	svcls	0x00030000
    2988:	00006f01 	andeq	r6, r0, r1, lsl #30
    298c:	3c230200 	sfmcc	f0, 4, [r3]
    2990:	00450e00 	subeq	r0, r5, r0, lsl #28
    2994:	02bf0000 	adcseq	r0, pc, #0	; 0x0
    2998:	b90f0000 	stmdblt	pc, {}
    299c:	02000000 	andeq	r0, r0, #0	; 0x0
    29a0:	02af0400 	adceq	r0, pc, #0	; 0x0
    29a4:	04110000 	ldreq	r0, [r1]
    29a8:	03051b04 	movweq	r1, #23300	; 0x5b04
    29ac:	fc120000 	ldc2	0, cr0, [r2], {0}
    29b0:	04000008 	streq	r0, [r0], #-8
    29b4:	00005e1c 	andeq	r5, r0, ip, lsl lr
    29b8:	00230200 	eoreq	r0, r3, r0, lsl #4
    29bc:	0008b012 	andeq	fp, r8, r2, lsl r0
    29c0:	5e1d0400 	cfmulspl	mvf0, mvf13, mvf0
    29c4:	02000000 	andeq	r0, r0, #0	; 0x0
    29c8:	0c120123 	ldfeqs	f0, [r2], {35}
    29cc:	04000009 	streq	r0, [r0], #-9
    29d0:	00005e1e 	andeq	r5, r0, lr, lsl lr
    29d4:	02230200 	eoreq	r0, r3, #0	; 0x0
    29d8:	0007c012 	andeq	ip, r7, r2, lsl r0
    29dc:	ae1f0400 	cfmulsge	mvf0, mvf15, mvf0
    29e0:	02000000 	andeq	r0, r0, #0	; 0x0
    29e4:	09000323 	stmdbeq	r0, {r0, r1, r5, r8, r9}
    29e8:	0000097d 	andeq	r0, r0, sp, ror r9
    29ec:	02c42004 	sbceq	r2, r4, #4	; 0x4
    29f0:	01130000 	tsteq	r3, r0
    29f4:	0000160c 	andeq	r1, r0, ip, lsl #12
    29f8:	b0012501 	andlt	r2, r1, r1, lsl #10
    29fc:	e4080040 	str	r0, [r8], #-64
    2a00:	01080040 	tsteq	r8, r0, asr #32
    2a04:	0003355d 	andeq	r3, r3, sp, asr r5
    2a08:	0b361400 	bleq	d87a10 <__Stack_Size+0xd87610>
    2a0c:	26010000 	strcs	r0, [r1], -r0
    2a10:	0000003a 	andeq	r0, r0, sl, lsr r0
    2a14:	13005201 	movwne	r5, #513	; 0x201
    2a18:	00159901 	andseq	r9, r5, r1, lsl #18
    2a1c:	013c0100 	teqeq	ip, r0, lsl #2
    2a20:	080040e4 	stmdaeq	r0, {r2, r5, r6, r7, lr}
    2a24:	08004114 	stmdaeq	r0, {r2, r4, r8, lr}
    2a28:	03585d01 	cmpeq	r8, #64	; 0x40
    2a2c:	36150000 	ldrcc	r0, [r5], -r0
    2a30:	0100000b 	tsteq	r0, fp
    2a34:	00003a3d 	andeq	r3, r0, sp, lsr sl
    2a38:	01130000 	tsteq	r3, r0
    2a3c:	00001618 	andeq	r1, r0, r8, lsl r6
    2a40:	14016201 	strne	r6, [r1], #-513
    2a44:	28080041 	stmdacs	r8, {r0, r6}
    2a48:	01080041 	tsteq	r8, r1, asr #32
    2a4c:	00037f5d 	andeq	r7, r3, sp, asr pc
    2a50:	130d1600 	movwne	r1, #54784	; 0xd600
    2a54:	61010000 	tstvs	r1, r0
    2a58:	0000003a 	andeq	r0, r0, sl, lsr r0
    2a5c:	00000ef0 	strdeq	r0, [r0], -r0
    2a60:	29011700 	stmdbcs	r1, {r8, r9, sl, ip}
    2a64:	01000014 	tsteq	r0, r4, lsl r0
    2a68:	41280175 	teqmi	r8, r5, ror r1
    2a6c:	41a40800 	undefined instruction 0x41a40800
    2a70:	0f030800 	svceq	0x00030800
    2a74:	03eb0000 	mvneq	r0, #0	; 0x0
    2a78:	0d160000 	ldceq	0, cr0, [r6]
    2a7c:	01000012 	tsteq	r0, r2, lsl r0
    2a80:	0003eb74 	andeq	lr, r3, r4, ror fp
    2a84:	000f2200 	andeq	r2, pc, r0, lsl #4
    2a88:	14a41800 	strtne	r1, [r4], #2048
    2a8c:	76010000 	strvc	r0, [r1], -r0
    2a90:	0000003a 	andeq	r0, r0, sl, lsr r0
    2a94:	00000f40 	andeq	r0, r0, r0, asr #30
    2a98:	0010ee18 	andseq	lr, r0, r8, lsl lr
    2a9c:	3a760100 	bcc	1d82ea4 <__Stack_Size+0x1d82aa4>
    2aa0:	69000000 	stmdbvs	r0, {}
    2aa4:	1800000f 	stmdane	r0, {r0, r1, r2, r3}
    2aa8:	0000114e 	andeq	r1, r0, lr, asr #2
    2aac:	003a7601 	eorseq	r7, sl, r1, lsl #12
    2ab0:	0f870000 	svceq	0x00870000
    2ab4:	95150000 	ldrls	r0, [r5]
    2ab8:	01000012 	tsteq	r0, r2, lsl r0
    2abc:	00003a77 	andeq	r3, r0, r7, ror sl
    2ac0:	14541500 	ldrbne	r1, [r4], #-1280
    2ac4:	77010000 	strvc	r0, [r1, -r0]
    2ac8:	0000003a 	andeq	r0, r0, sl, lsr r0
    2acc:	05041900 	streq	r1, [r4, #-2304]
    2ad0:	13000003 	movwne	r0, #3	; 0x3
    2ad4:	00148f01 	andseq	r8, r4, r1, lsl #30
    2ad8:	01a90100 	undefined instruction 0x01a90100
    2adc:	080041a4 	stmdaeq	r0, {r2, r5, r7, r8, lr}
    2ae0:	080041b0 	stmdaeq	r0, {r4, r5, r7, r8, lr}
    2ae4:	04165d01 	ldreq	r5, [r6], #-3329
    2ae8:	0d1a0000 	ldceq	0, cr0, [sl]
    2aec:	01000012 	tsteq	r0, r2, lsl r0
    2af0:	0003eba8 	andeq	lr, r3, r8, lsr #23
    2af4:	00500100 	subseq	r0, r0, r0, lsl #2
    2af8:	121d011b 	andsne	r0, sp, #-1073741818	; 0xc0000006
    2afc:	06010000 	streq	r0, [r1], -r0
    2b00:	004c0101 	subeq	r0, ip, r1, lsl #2
    2b04:	41b00000 	movsmi	r0, r0
    2b08:	41c80800 	bicmi	r0, r8, r0, lsl #16
    2b0c:	5d010800 	stcpl	8, cr0, [r1]
    2b10:	1576011c 	ldrbne	r0, [r6, #-284]!
    2b14:	13010000 	movwne	r0, #4096	; 0x1000
    2b18:	008e0101 	addeq	r0, lr, r1, lsl #2
    2b1c:	41c80000 	bicmi	r0, r8, r0
    2b20:	41ec0800 	mvnmi	r0, r0, lsl #16
    2b24:	5d010800 	stcpl	8, cr0, [r1]
    2b28:	00000475 	andeq	r0, r0, r5, ror r4
    2b2c:	0008fc1d 	andeq	pc, r8, sp, lsl ip
    2b30:	01120100 	tsteq	r2, r0, lsl #2
    2b34:	0000005e 	andeq	r0, r0, lr, asr r0
    2b38:	00000f9a 	muleq	r0, sl, pc
    2b3c:	0016311e 	andseq	r3, r6, lr, lsl r1
    2b40:	01140100 	tsteq	r4, r0, lsl #2
    2b44:	0000008e 	andeq	r0, r0, lr, lsl #1
    2b48:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    2b4c:	01150100 	tsteq	r5, r0, lsl #2
    2b50:	0000003a 	andeq	r0, r0, sl, lsr r0
    2b54:	20005201 	andcs	r5, r0, r1, lsl #4
    2b58:	0013c101 	andseq	ip, r3, r1, lsl #2
    2b5c:	012f0100 	teqeq	pc, r0, lsl #2
    2b60:	0041ec01 	subeq	lr, r1, r1, lsl #24
    2b64:	0041f808 	subeq	pc, r1, r8, lsl #16
    2b68:	9c5d0108 	ldflse	f0, [sp], {8}
    2b6c:	21000004 	tstcs	r0, r4
    2b70:	000008fc 	strdeq	r0, [r0], -ip
    2b74:	5e012e01 	cdppl	14, 0, cr2, cr1, cr1, {0}
    2b78:	01000000 	tsteq	r0, r0
    2b7c:	01200050 	qsubeq	r0, r0, r0
    2b80:	000011ee 	andeq	r1, r0, lr, ror #3
    2b84:	01013e01 	tsteq	r1, r1, lsl #28
    2b88:	080041f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, lr}
    2b8c:	08004210 	stmdaeq	r0, {r4, r9, lr}
    2b90:	04c55d01 	strbeq	r5, [r5], #3329
    2b94:	fc1d0000 	ldc2	0, cr0, [sp], {0}
    2b98:	01000008 	tsteq	r0, r8
    2b9c:	005e013d 	subseq	r0, lr, sp, lsr r1
    2ba0:	0fad0000 	svceq	0x00ad0000
    2ba4:	1b000000 	blne	2bac <__Stack_Size+0x27ac>
    2ba8:	00133401 	andseq	r3, r3, r1, lsl #8
    2bac:	014e0100 	cmpeq	lr, r0, lsl #2
    2bb0:	00004c01 	andeq	r4, r0, r1, lsl #24
    2bb4:	00421000 	subeq	r1, r2, r0
    2bb8:	00422008 	subeq	r2, r2, r8
    2bbc:	1c5d0108 	ldfnee	f0, [sp], {8}
    2bc0:	0015ea01 	andseq	lr, r5, r1, lsl #20
    2bc4:	015b0100 	cmpeq	fp, r0, lsl #2
    2bc8:	00008e01 	andeq	r8, r0, r1, lsl #28
    2bcc:	00422000 	subeq	r2, r2, r0
    2bd0:	00424408 	subeq	r4, r2, r8, lsl #8
    2bd4:	245d0108 	ldrbcs	r0, [sp], #-264
    2bd8:	1d000005 	stcne	0, cr0, [r0, #-20]
    2bdc:	000008fc 	strdeq	r0, [r0], -ip
    2be0:	5e015a01 	fmacspl	s10, s2, s2
    2be4:	c0000000 	andgt	r0, r0, r0
    2be8:	1e00000f 	cdpne	0, 0, cr0, cr0, cr15, {0}
    2bec:	000015c1 	andeq	r1, r0, r1, asr #11
    2bf0:	8e015c01 	cdphi	12, 0, cr5, cr1, cr1, {0}
    2bf4:	1f000000 	svcne	0x00000000
    2bf8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    2bfc:	3a015d01 	bcc	5a008 <__Stack_Size+0x59c08>
    2c00:	01000000 	tsteq	r0, r0
    2c04:	011b0052 	tsteq	fp, r2, asr r0
    2c08:	000012ff 	strdeq	r1, [r0], -pc
    2c0c:	01017801 	tsteq	r1, r1, lsl #16
    2c10:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c14:	08004244 	stmdaeq	r0, {r2, r6, r9, lr}
    2c18:	08004250 	stmdaeq	r0, {r4, r6, r9, lr}
    2c1c:	01205d01 	teqeq	r0, r1, lsl #26
    2c20:	00001410 	andeq	r1, r0, r0, lsl r4
    2c24:	01018a01 	tsteq	r1, r1, lsl #20
    2c28:	08004250 	stmdaeq	r0, {r4, r6, r9, lr}
    2c2c:	08004264 	stmdaeq	r0, {r2, r5, r6, r9, lr}
    2c30:	05735d01 	ldrbeq	r5, [r3, #-3329]!
    2c34:	b4210000 	strtlt	r0, [r1]
    2c38:	01000015 	tsteq	r0, r5, lsl r0
    2c3c:	003a0189 	eorseq	r0, sl, r9, lsl #3
    2c40:	50010000 	andpl	r0, r1, r0
    2c44:	0014881d 	andseq	r8, r4, sp, lsl r8
    2c48:	01890100 	orreq	r0, r9, r0, lsl #2
    2c4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c50:	00000fd3 	ldrdeq	r0, [r0], -r3
    2c54:	7c012200 	sfmvc	f2, 4, [r1], {0}
    2c58:	01000012 	tsteq	r0, r2, lsl r0
    2c5c:	6401019a 	strvs	r0, [r1], #-410
    2c60:	74080042 	strvc	r0, [r8], #-66
    2c64:	01080042 	tsteq	r8, r2, asr #32
    2c68:	6d01225d 	sfmvs	f2, 4, [r1, #-372]
    2c6c:	01000013 	tsteq	r0, r3, lsl r0
    2c70:	740101a6 	strvc	r0, [r1], #-422
    2c74:	84080042 	strhi	r0, [r8], #-66
    2c78:	01080042 	tsteq	r8, r2, asr #32
    2c7c:	7401205d 	strvc	r2, [r1], #-93
    2c80:	01000014 	tsteq	r0, r4, lsl r0
    2c84:	840101b9 	strhi	r0, [r1], #-441
    2c88:	a0080042 	andge	r0, r8, r2, asr #32
    2c8c:	01080042 	tsteq	r8, r2, asr #32
    2c90:	0005d05d 	andeq	sp, r5, sp, asr r0
    2c94:	15dd2100 	ldrbne	r2, [sp, #256]
    2c98:	b8010000 	stmdalt	r1, {}
    2c9c:	00005e01 	andeq	r5, r0, r1, lsl #28
    2ca0:	21500100 	cmpcs	r0, r0, lsl #2
    2ca4:	00000d17 	andeq	r0, r0, r7, lsl sp
    2ca8:	ae01b801 	cdpge	8, 0, cr11, cr1, cr1, {0}
    2cac:	01000000 	tsteq	r0, r0
    2cb0:	01200051 	qsubeq	r0, r1, r0
    2cb4:	0000145b 	andeq	r1, r0, fp, asr r4
    2cb8:	0101d701 	tsteq	r1, r1, lsl #14
    2cbc:	080042a0 	stmdaeq	r0, {r5, r7, r9, lr}
    2cc0:	080042c8 	stmdaeq	r0, {r3, r6, r7, r9, lr}
    2cc4:	06155d01 	ldreq	r5, [r5], -r1, lsl #26
    2cc8:	511d0000 	tstpl	sp, r0
    2ccc:	01000013 	tsteq	r0, r3, lsl r0
    2cd0:	003a01d6 	ldrsbteq	r0, [sl], -r6
    2cd4:	0fe60000 	svceq	0x00e60000
    2cd8:	17210000 	strne	r0, [r1, -r0]!
    2cdc:	0100000d 	tsteq	r0, sp
    2ce0:	00ae01d6 	ldrdeq	r0, [lr], r6
    2ce4:	51010000 	tstpl	r1, r0
    2ce8:	0010ee23 	andseq	lr, r0, r3, lsr #28
    2cec:	01d80100 	bicseq	r0, r8, r0, lsl #2
    2cf0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2cf4:	24005001 	strcs	r5, [r0], #-1
    2cf8:	0012bb01 	andseq	fp, r2, r1, lsl #22
    2cfc:	02000100 	andeq	r0, r0, #0	; 0x0
    2d00:	0042c801 	subeq	ip, r2, r1, lsl #16
    2d04:	00432008 	subeq	r2, r3, r8
    2d08:	000ff908 	andeq	pc, pc, r8, lsl #18
    2d0c:	00069800 	andeq	r9, r6, r0, lsl #16
    2d10:	13511d00 	cmpne	r1, #0	; 0x0
    2d14:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    2d18:	00003a01 	andeq	r3, r0, r1, lsl #20
    2d1c:	00101800 	andseq	r1, r0, r0, lsl #16
    2d20:	15561d00 	ldrbne	r1, [r6, #-3328]
    2d24:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    2d28:	00005e01 	andeq	r5, r0, r1, lsl #28
    2d2c:	00102b00 	andseq	r2, r0, r0, lsl #22
    2d30:	12531d00 	subsne	r1, r3, #0	; 0x0
    2d34:	ff010000 	undefined instruction 0xff010000
    2d38:	00005e01 	andeq	r5, r0, r1, lsl #28
    2d3c:	00103e00 	andseq	r3, r0, r0, lsl #28
    2d40:	117f2500 	cmnne	pc, r0, lsl #10
    2d44:	01010000 	tsteq	r1, r0
    2d48:	00003a02 	andeq	r3, r0, r2, lsl #20
    2d4c:	00105100 	andseq	r5, r0, r0, lsl #2
    2d50:	14fc1e00 	ldrbtne	r1, [ip], #3584
    2d54:	01010000 	tsteq	r1, r0
    2d58:	00003a02 	andeq	r3, r0, r2, lsl #20
    2d5c:	15d11e00 	ldrbne	r1, [r1, #3584]
    2d60:	01010000 	tsteq	r1, r0
    2d64:	00003a02 	andeq	r3, r0, r2, lsl #20
    2d68:	14a42500 	strtne	r2, [r4], #1280
    2d6c:	02010000 	andeq	r0, r1, #0	; 0x0
    2d70:	00003a02 	andeq	r3, r0, r2, lsl #20
    2d74:	00106400 	andseq	r6, r0, r0, lsl #8
    2d78:	011c0000 	tsteq	ip, r0
    2d7c:	00001501 	andeq	r1, r0, r1, lsl #10
    2d80:	01022901 	tsteq	r2, r1, lsl #18
    2d84:	0000008e 	andeq	r0, r0, lr, lsl #1
    2d88:	08004320 	stmdaeq	r0, {r5, r8, r9, lr}
    2d8c:	08004340 	stmdaeq	r0, {r6, r8, r9, lr}
    2d90:	06ed5d01 	strbteq	r5, [sp], r1, lsl #26
    2d94:	511d0000 	tstpl	sp, r0
    2d98:	01000013 	tsteq	r0, r3, lsl r0
    2d9c:	003a0228 	eorseq	r0, sl, r8, lsr #4
    2da0:	108d0000 	addne	r0, sp, r0
    2da4:	9e1e0000 	wxorls	wr0, wr14, wr0
    2da8:	0100000d 	tsteq	r0, sp
    2dac:	008e022a 	addeq	r0, lr, sl, lsr #4
    2db0:	74260000 	strtvc	r0, [r6]
    2db4:	0100706d 	tsteq	r0, sp, rrx
    2db8:	003a022b 	eorseq	r0, sl, fp, lsr #4
    2dbc:	de250000 	cdple	0, 2, cr0, cr5, cr0, {0}
    2dc0:	01000013 	tsteq	r0, r3, lsl r0
    2dc4:	003a022b 	eorseq	r0, sl, fp, lsr #4
    2dc8:	10a00000 	adcne	r0, r0, r0
    2dcc:	20000000 	andcs	r0, r0, r0
    2dd0:	0013ea01 	andseq	lr, r3, r1, lsl #20
    2dd4:	024f0100 	subeq	r0, pc, #0	; 0x0
    2dd8:	00434001 	subeq	r4, r3, r1
    2ddc:	00435808 	subeq	r5, r3, r8, lsl #16
    2de0:	225d0108 	subscs	r0, sp, #2	; 0x2
    2de4:	1d000007 	stcne	0, cr0, [r0, #-28]
    2de8:	00001351 	andeq	r1, r0, r1, asr r3
    2dec:	3a024e01 	bcc	965f8 <__Stack_Size+0x961f8>
    2df0:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    2df4:	26000010 	undefined
    2df8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    2dfc:	3a025001 	bcc	96e08 <__Stack_Size+0x96a08>
    2e00:	00000000 	andeq	r0, r0, r0
    2e04:	15270120 	strne	r0, [r7, #-288]!
    2e08:	67010000 	strvs	r0, [r1, -r0]
    2e0c:	43580102 	cmpmi	r8, #-2147483648	; 0x80000000
    2e10:	43700800 	cmnmi	r0, #0	; 0x0
    2e14:	5d010800 	stcpl	8, cr0, [r1]
    2e18:	00000757 	andeq	r0, r0, r7, asr r7
    2e1c:	0013511d 	andseq	r5, r3, sp, lsl r1
    2e20:	02660100 	rsbeq	r0, r6, #0	; 0x0
    2e24:	0000003a 	andeq	r0, r0, sl, lsr r0
    2e28:	000010d1 	ldrdeq	r1, [r0], -r1
    2e2c:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    2e30:	02680100 	rsbeq	r0, r8, #0	; 0x0
    2e34:	0000003a 	andeq	r0, r0, sl, lsr r0
    2e38:	84011c00 	strhi	r1, [r1], #-3072
    2e3c:	01000013 	tsteq	r0, r3, lsl r0
    2e40:	8e010285 	cdphi	2, 0, cr0, cr1, cr5, {4}
    2e44:	70000000 	andvc	r0, r0, r0
    2e48:	90080043 	andls	r0, r8, r3, asr #32
    2e4c:	01080043 	tsteq	r8, r3, asr #32
    2e50:	0007aa5d 	andeq	sl, r7, sp, asr sl
    2e54:	13511d00 	cmpne	r1, #0	; 0x0
    2e58:	84010000 	strhi	r0, [r1]
    2e5c:	00003a02 	andeq	r3, r0, r2, lsl #20
    2e60:	0010e400 	andseq	lr, r0, r0, lsl #8
    2e64:	0d9e1e00 	ldceq	14, cr1, [lr]
    2e68:	86010000 	strhi	r0, [r1], -r0
    2e6c:	00008e02 	andeq	r8, r0, r2, lsl #28
    2e70:	6d742600 	ldclvs	6, cr2, [r4]
    2e74:	88010070 	stmdahi	r1, {r4, r5, r6}
    2e78:	00003a02 	andeq	r3, r0, r2, lsl #20
    2e7c:	13de2300 	bicsne	r2, lr, #0	; 0x0
    2e80:	88010000 	stmdahi	r1, {}
    2e84:	00003a02 	andeq	r3, r0, r2, lsl #20
    2e88:	00530100 	subseq	r0, r3, r0, lsl #2
    2e8c:	14e0011c 	strbtne	r0, [r0], #284
    2e90:	ad010000 	stcge	0, cr0, [r1]
    2e94:	003a0102 	eorseq	r0, sl, r2, lsl #2
    2e98:	43900000 	orrsmi	r0, r0, #0	; 0x0
    2e9c:	43d40800 	bicsmi	r0, r4, #0	; 0x0
    2ea0:	5d010800 	stcpl	8, cr0, [r1]
    2ea4:	00000807 	andeq	r0, r0, r7, lsl #16
    2ea8:	0013511d 	andseq	r5, r3, sp, lsl r1
    2eac:	02ac0100 	adceq	r0, ip, #0	; 0x0
    2eb0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2eb4:	000010f7 	strdeq	r1, [r0], -r7
    2eb8:	00154925 	andseq	r4, r5, r5, lsr #18
    2ebc:	02ae0100 	adceq	r0, lr, #0	; 0x0
    2ec0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ec4:	00001120 	andeq	r1, r0, r0, lsr #2
    2ec8:	0010ee25 	andseq	lr, r0, r5, lsr #28
    2ecc:	02af0100 	adceq	r0, pc, #0	; 0x0
    2ed0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ed4:	00001149 	andeq	r1, r0, r9, asr #2
    2ed8:	0013de25 	andseq	sp, r3, r5, lsr #28
    2edc:	02af0100 	adceq	r0, pc, #0	; 0x0
    2ee0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ee4:	00001172 	andeq	r1, r0, r2, ror r1
    2ee8:	3e011c00 	cdpcc	12, 0, cr1, cr1, cr0, {0}
    2eec:	01000012 	tsteq	r0, r2, lsl r0
    2ef0:	3a0102db 	bcc	43a64 <__Stack_Size+0x43664>
    2ef4:	d4000000 	strle	r0, [r0]
    2ef8:	e8080043 	stmda	r8, {r0, r1, r6}
    2efc:	01080043 	tsteq	r8, r3, asr #32
    2f00:	0008505d 	andeq	r5, r8, sp, asr r0
    2f04:	13511d00 	cmpne	r1, #0	; 0x0
    2f08:	da010000 	ble	42f10 <__Stack_Size+0x42b10>
    2f0c:	00003a02 	andeq	r3, r0, r2, lsl #20
    2f10:	00119000 	andseq	r9, r1, r0
    2f14:	12ae2500 	adcne	r2, lr, #0	; 0x0
    2f18:	dc010000 	stcle	0, cr0, [r1], {0}
    2f1c:	00003a02 	andeq	r3, r0, r2, lsl #20
    2f20:	0011a300 	andseq	sl, r1, r0, lsl #6
    2f24:	6d742600 	ldclvs	6, cr2, [r4]
    2f28:	dd010070 	stcle	0, cr0, [r1, #-448]
    2f2c:	00003a02 	andeq	r3, r0, r2, lsl #20
    2f30:	01270000 	teqeq	r7, r0
    2f34:	0000143e 	andeq	r1, r0, lr, lsr r4
    2f38:	3a01fa01 	bcc	81744 <__Stack_Size+0x81344>
    2f3c:	e8000000 	stmda	r0, {}
    2f40:	f4080043 	vst4.16	{d0-d3}, [r8], r3
    2f44:	b6080043 	strlt	r0, [r8], -r3, asr #32
    2f48:	17000011 	smladne	r0, r1, r0, r0
    2f4c:	0013a901 	andseq	sl, r3, r1, lsl #18
    2f50:	01eb0100 	mvneq	r0, r0, lsl #2
    2f54:	080043f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, lr}
    2f58:	08004402 	stmdaeq	r0, {r1, sl, lr}
    2f5c:	000011e1 	andeq	r1, r0, r1, ror #3
    2f60:	00000892 	muleq	r0, r2, r8
    2f64:	0015a816 	andseq	sl, r5, r6, lsl r8
    2f68:	3aea0100 	bcc	ffa83370 <SCS_BASE+0x1fa75370>
    2f6c:	0c000000 	stceq	0, cr0, [r0], {0}
    2f70:	00000012 	andeq	r0, r0, r2, lsl r0
    2f74:	13200128 	teqne	r0, #10	; 0xa
    2f78:	dd010000 	stcle	0, cr0, [r1]
    2f7c:	00440401 	subeq	r0, r4, r1, lsl #8
    2f80:	00441008 	subeq	r1, r4, r8
    2f84:	00121f08 	andseq	r1, r2, r8, lsl #30
    2f88:	c4012800 	strgt	r2, [r1], #-2048
    2f8c:	01000014 	tsteq	r0, r4, lsl r0
    2f90:	441001d1 	ldrmi	r0, [r0], #-465
    2f94:	441c0800 	ldrmi	r0, [ip], #-2048
    2f98:	124a0800 	subne	r0, sl, #0	; 0x0
    2f9c:	01280000 	teqeq	r8, r0
    2fa0:	0000129c 	muleq	r0, ip, r2
    2fa4:	1c01c501 	cfstr32ne	mvfx12, [r1], {1}
    2fa8:	28080044 	stmdacs	r8, {r2, r6}
    2fac:	75080044 	strvc	r0, [r8, #-68]
    2fb0:	28000012 	stmdacs	r0, {r1, r4}
    2fb4:	00126c01 	andseq	r6, r2, r1, lsl #24
    2fb8:	01b90100 	undefined instruction 0x01b90100
    2fbc:	08004428 	stmdaeq	r0, {r3, r5, sl, lr}
    2fc0:	08004434 	stmdaeq	r0, {r2, r4, r5, sl, lr}
    2fc4:	000012a0 	andeq	r1, r0, r0, lsr #5
    2fc8:	00024300 	andeq	r4, r2, r0, lsl #6
    2fcc:	a0000200 	andge	r0, r0, r0, lsl #4
    2fd0:	0400000c 	streq	r0, [r0], #-12
    2fd4:	00000801 	andeq	r0, r0, r1, lsl #16
    2fd8:	169f0100 	ldrne	r0, [pc], r0, lsl #2
    2fdc:	00470000 	subeq	r0, r7, r0
    2fe0:	44340000 	ldrtmi	r0, [r4]
    2fe4:	45140800 	ldrmi	r0, [r4, #-2048]
    2fe8:	0bbd0800 	bleq	fef44ff0 <SCS_BASE+0x1ef36ff0>
    2fec:	04020000 	streq	r0, [r2]
    2ff0:	002ab205 	eoreq	fp, sl, r5, lsl #4
    2ff4:	05020200 	streq	r0, [r2, #-512]
    2ff8:	0000003d 	andeq	r0, r0, sp, lsr r0
    2ffc:	2c060102 	stfcss	f0, [r6], {2}
    3000:	03000001 	movweq	r0, #1	; 0x1
    3004:	00323375 	eorseq	r3, r2, r5, ror r3
    3008:	00452702 	subeq	r2, r5, r2, lsl #14
    300c:	04020000 	streq	r0, [r2]
    3010:	002b2c07 	eoreq	r2, fp, r7, lsl #24
    3014:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3018:	000001bf 	strheq	r0, [r0], -pc
    301c:	00387503 	eorseq	r7, r8, r3, lsl #10
    3020:	005d2902 	subseq	r2, sp, r2, lsl #18
    3024:	01020000 	tsteq	r2, r0
    3028:	00012a08 	andeq	r2, r1, r8, lsl #20
    302c:	00450400 	subeq	r0, r5, r0, lsl #8
    3030:	01050000 	tsteq	r5, r0
    3034:	007e3902 	rsbseq	r3, lr, r2, lsl #18
    3038:	3d060000 	stccc	0, cr0, [r6]
    303c:	00000010 	andeq	r0, r0, r0, lsl r0
    3040:	54455307 	strbpl	r5, [r5], #-775
    3044:	08000100 	stmdaeq	r0, {r8}
    3048:	00001990 	muleq	r0, r0, r9
    304c:	00693902 	rsbeq	r3, r9, r2, lsl #18
    3050:	01050000 	tsteq	r5, r0
    3054:	009e3b02 	addseq	r3, lr, r2, lsl #22
    3058:	e6060000 	str	r0, [r6], -r0
    305c:	00000007 	andeq	r0, r0, r7
    3060:	00080606 	andeq	r0, r8, r6, lsl #12
    3064:	08000100 	stmdaeq	r0, {r8}
    3068:	0000096d 	andeq	r0, r0, sp, ror #18
    306c:	00893b02 	addeq	r3, r9, r2, lsl #22
    3070:	04090000 	streq	r0, [r9]
    3074:	03080a07 	movweq	r0, #35335	; 0x8a07
    3078:	00d301a4 	sbcseq	r0, r3, r4, lsr #3
    307c:	430b0000 	movwmi	r0, #45056	; 0xb000
    3080:	a5030052 	strge	r0, [r3, #-82]
    3084:	00006401 	andeq	r6, r0, r1, lsl #8
    3088:	00230200 	eoreq	r0, r3, r0, lsl #4
    308c:	5253430b 	subspl	r4, r3, #738197504	; 0x2c000000
    3090:	01a60300 	undefined instruction 0x01a60300
    3094:	00000064 	andeq	r0, r0, r4, rrx
    3098:	00042302 	andeq	r2, r4, r2, lsl #6
    309c:	1706010c 	strne	r0, [r6, -ip, lsl #2]
    30a0:	52010000 	andpl	r0, r1, #0	; 0x0
    30a4:	00443401 	subeq	r3, r4, r1, lsl #8
    30a8:	00444008 	subeq	r4, r4, r8
    30ac:	f85d0108 	undefined instruction 0xf85d0108
    30b0:	0d000000 	stceq	0, cr0, [r0]
    30b4:	00000d17 	andeq	r0, r0, r7, lsl sp
    30b8:	009e5101 	addseq	r5, lr, r1, lsl #2
    30bc:	50010000 	andpl	r0, r1, r0
    30c0:	94010c00 	strls	r0, [r1], #-3072
    30c4:	01000016 	tsteq	r0, r6, lsl r0
    30c8:	44400162 	strbmi	r0, [r0], #-354
    30cc:	444c0800 	strbmi	r0, [ip], #-2048
    30d0:	5d010800 	stcpl	8, cr0, [r1]
    30d4:	0000011d 	andeq	r0, r0, sp, lsl r1
    30d8:	000d170d 	andeq	r1, sp, sp, lsl #14
    30dc:	9e610100 	powlss	f0, f1, f0
    30e0:	01000000 	tsteq	r0, r0
    30e4:	010c0050 	qaddeq	r0, r0, ip
    30e8:	000016d3 	ldrdeq	r1, [r0], -r3
    30ec:	4c017b01 	stcmi	11, cr7, [r1], {1}
    30f0:	60080044 	andvs	r0, r8, r4, asr #32
    30f4:	01080044 	tsteq	r8, r4, asr #32
    30f8:	0001535d 	andeq	r5, r1, sp, asr r3
    30fc:	167e0e00 	ldrbtne	r0, [lr], -r0, lsl #28
    3100:	7a010000 	bvc	43108 <__Stack_Size+0x42d08>
    3104:	0000003a 	andeq	r0, r0, sl, lsr r0
    3108:	000012cb 	andeq	r1, r0, fp, asr #5
    310c:	0010ee0f 	andseq	lr, r0, pc, lsl #28
    3110:	3a7c0100 	bcc	1f03518 <__Stack_Size+0x1f03118>
    3114:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    3118:	00000012 	andeq	r0, r0, r2, lsl r0
    311c:	171a010c 	ldrne	r0, [sl, -ip, lsl #2]
    3120:	96010000 	strls	r0, [r1], -r0
    3124:	00446001 	subeq	r6, r4, r1
    3128:	00446c08 	subeq	r6, r4, r8, lsl #24
    312c:	785d0108 	ldmdavc	sp, {r3, r8}^
    3130:	0d000001 	stceq	0, cr0, [r0, #-4]
    3134:	00000d17 	andeq	r0, r0, r7, lsl sp
    3138:	009e9501 	addseq	r9, lr, r1, lsl #10
    313c:	50010000 	andpl	r0, r1, r0
    3140:	e6011000 	str	r1, [r1], -r0
    3144:	01000016 	tsteq	r0, r6, lsl r0
    3148:	007e01f3 	ldrshteq	r0, [lr], #-19
    314c:	446c0000 	strbtmi	r0, [ip]
    3150:	44800800 	strmi	r0, [r0], #2048
    3154:	5d010800 	stcpl	8, cr0, [r1]
    3158:	000001ae 	andeq	r0, r0, lr, lsr #3
    315c:	00168b0e 	andseq	r8, r6, lr, lsl #22
    3160:	3af20100 	bcc	ffc83568 <SCS_BASE+0x1fc75568>
    3164:	fc000000 	stc2	0, cr0, [r0], {0}
    3168:	11000012 	tstne	r0, r2, lsl r0
    316c:	00000d9e 	muleq	r0, lr, sp
    3170:	007ef401 	rsbseq	pc, lr, r1, lsl #8
    3174:	12000000 	andne	r0, r0, #0	; 0x0
    3178:	00165701 	andseq	r5, r6, r1, lsl #14
    317c:	01110100 	tsteq	r1, r0, lsl #2
    3180:	00448001 	subeq	r8, r4, r1
    3184:	00449008 	subeq	r9, r4, r8
    3188:	d55d0108 	ldrble	r0, [sp, #-264]
    318c:	13000001 	movwne	r0, #1	; 0x1
    3190:	0000168b 	andeq	r1, r0, fp, lsl #13
    3194:	3a011001 	bcc	471a0 <__Stack_Size+0x46da0>
    3198:	01000000 	tsteq	r0, r0
    319c:	01140050 	tsteq	r4, r0, asr r0
    31a0:	00001642 	andeq	r1, r0, r2, asr #12
    31a4:	9001d901 	andls	sp, r1, r1, lsl #18
    31a8:	c4080044 	strgt	r0, [r8], #-68
    31ac:	0f080044 	svceq	0x00080044
    31b0:	15000013 	strne	r0, [r0, #-19]
    31b4:	0016c101 	andseq	ip, r6, r1, lsl #2
    31b8:	01ae0100 	undefined instruction 0x01ae0100
    31bc:	080044c4 	stmdaeq	r0, {r2, r6, r7, sl, lr}
    31c0:	080044fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
    31c4:	0000133a 	andeq	r1, r0, sl, lsr r3
    31c8:	00000231 	andeq	r0, r0, r1, lsr r2
    31cc:	0016700e 	andseq	r7, r6, lr
    31d0:	3aad0100 	bcc	feb435d8 <SCS_BASE+0x1eb355d8>
    31d4:	65000000 	strvs	r0, [r0]
    31d8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    31dc:	000016f8 	strdeq	r1, [r0], -r8
    31e0:	0053ad01 	subseq	sl, r3, r1, lsl #26
    31e4:	13780000 	cmnne	r8, #0	; 0x0
    31e8:	ee0f0000 	cdp	0, 0, cr0, cr15, cr0, {0}
    31ec:	01000010 	tsteq	r0, r0, lsl r0
    31f0:	00003aaf 	andeq	r3, r0, pc, lsr #21
    31f4:	00139600 	andseq	r9, r3, r0, lsl #12
    31f8:	01140000 	tsteq	r4, r0
    31fc:	00001665 	andeq	r1, r0, r5, ror #12
    3200:	fc014401 	stc2	4, cr4, [r1], {1}
    3204:	14080044 	strne	r0, [r8], #-68
    3208:	bf080045 	svclt	0x00080045
    320c:	00000013 	andeq	r0, r0, r3, lsl r0
    3210:	000008b9 	strheq	r0, [r0], -r9
    3214:	0de00002 	stcleq	0, cr0, [r0, #8]!
    3218:	01040000 	tsteq	r4, r0
    321c:	00000008 	andeq	r0, r0, r8
    3220:	001a9801 	andseq	r9, sl, r1, lsl #16
    3224:	00004700 	andeq	r4, r0, r0, lsl #14
    3228:	00451400 	subeq	r1, r5, r0, lsl #8
    322c:	0048b808 	subeq	fp, r8, r8, lsl #16
    3230:	000c9308 	andeq	r9, ip, r8, lsl #6
    3234:	05040200 	streq	r0, [r4, #-512]
    3238:	00002ab2 	strheq	r2, [r0], -r2
    323c:	3d050202 	sfmcc	f0, 4, [r5, #-8]
    3240:	02000000 	andeq	r0, r0, #0	; 0x0
    3244:	012c0601 	teqeq	ip, r1, lsl #12
    3248:	75030000 	strvc	r0, [r3]
    324c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    3250:	00004527 	andeq	r4, r0, r7, lsr #10
    3254:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3258:	00002b2c 	andeq	r2, r0, ip, lsr #22
    325c:	bf070202 	svclt	0x00070202
    3260:	03000001 	movweq	r0, #1	; 0x1
    3264:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3268:	00005d29 	andeq	r5, r0, r9, lsr #26
    326c:	08010200 	stmdaeq	r1, {r9}
    3270:	0000012a 	andeq	r0, r0, sl, lsr #2
    3274:	00004504 	andeq	r4, r0, r4, lsl #10
    3278:	02010500 	andeq	r0, r1, #0	; 0x0
    327c:	00007e39 	andeq	r7, r0, r9, lsr lr
    3280:	103d0600 	eorsne	r0, sp, r0, lsl #12
    3284:	07000000 	streq	r0, [r0, -r0]
    3288:	00544553 	subseq	r4, r4, r3, asr r5
    328c:	90080001 	andls	r0, r8, r1
    3290:	02000019 	andeq	r0, r0, #25	; 0x19
    3294:	00006939 	andeq	r6, r0, r9, lsr r9
    3298:	178a0800 	strne	r0, [sl, r0, lsl #16]
    329c:	39020000 	stmdbcc	r2, {}
    32a0:	00000069 	andeq	r0, r0, r9, rrx
    32a4:	3b020105 	blcc	836c0 <__Stack_Size+0x832c0>
    32a8:	000000a9 	andeq	r0, r0, r9, lsr #1
    32ac:	0007e606 	andeq	lr, r7, r6, lsl #12
    32b0:	06060000 	streq	r0, [r6], -r0
    32b4:	01000008 	tsteq	r0, r8
    32b8:	096d0800 	stmdbeq	sp!, {fp}^
    32bc:	3b020000 	blcc	832c4 <__Stack_Size+0x82ec4>
    32c0:	00000094 	muleq	r0, r4, r0
    32c4:	3e020105 	adfccs	f0, f2, f5
    32c8:	000000c9 	andeq	r0, r0, r9, asr #1
    32cc:	00085406 	andeq	r5, r8, r6, lsl #8
    32d0:	fe060000 	cdp2	0, 0, cr0, cr6, cr0, {0}
    32d4:	01000007 	tsteq	r0, r7
    32d8:	081e0800 	ldmdaeq	lr, {fp}
    32dc:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    32e0:	000000b4 	strheq	r0, [r0], -r4
    32e4:	0a070409 	beq	1c4310 <__Stack_Size+0x1c3f10>
    32e8:	01ab0328 	undefined instruction 0x01ab0328
    32ec:	00000176 	andeq	r0, r0, r6, ror r1
    32f0:	0052430b 	subseq	r4, r2, fp, lsl #6
    32f4:	6401ac03 	strvs	sl, [r1], #-3075
    32f8:	02000000 	andeq	r0, r0, #0	; 0x0
    32fc:	ef0c0023 	svc	0x000c0023
    3300:	03000017 	movweq	r0, #23	; 0x17
    3304:	006401ad 	rsbeq	r0, r4, sp, lsr #3
    3308:	23020000 	movwcs	r0, #8192	; 0x2000
    330c:	49430b04 	stmdbmi	r3, {r2, r8, r9, fp}^
    3310:	ae030052 	mcrge	0, 0, r0, cr3, cr2, {2}
    3314:	00006401 	andeq	r6, r0, r1, lsl #8
    3318:	08230200 	stmdaeq	r3!, {r9}
    331c:	0018ae0c 	andseq	sl, r8, ip, lsl #28
    3320:	01af0300 	undefined instruction 0x01af0300
    3324:	00000064 	andeq	r0, r0, r4, rrx
    3328:	0c0c2302 	stceq	3, cr2, [ip], {2}
    332c:	0000172b 	andeq	r1, r0, fp, lsr #14
    3330:	6401b003 	strvs	fp, [r1], #-3
    3334:	02000000 	andeq	r0, r0, #0	; 0x0
    3338:	d00c1023 	andle	r1, ip, r3, lsr #32
    333c:	03000018 	movweq	r0, #24	; 0x18
    3340:	006401b1 	strhteq	r0, [r4], #-17
    3344:	23020000 	movwcs	r0, #8192	; 0x2000
    3348:	19080c14 	stmdbne	r8, {r2, r4, sl, fp}
    334c:	b2030000 	andlt	r0, r3, #0	; 0x0
    3350:	00006401 	andeq	r6, r0, r1, lsl #8
    3354:	18230200 	stmdane	r3!, {r9}
    3358:	0018030c 	andseq	r0, r8, ip, lsl #6
    335c:	01b30300 	undefined instruction 0x01b30300
    3360:	00000064 	andeq	r0, r0, r4, rrx
    3364:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    3368:	00001793 	muleq	r0, r3, r7
    336c:	6401b403 	strvs	fp, [r1], #-1027
    3370:	02000000 	andeq	r0, r0, #0	; 0x0
    3374:	430b2023 	movwmi	r2, #45091	; 0xb023
    3378:	03005253 	movweq	r5, #595	; 0x253
    337c:	006401b5 	strhteq	r0, [r4], #-21
    3380:	23020000 	movwcs	r0, #8192	; 0x2000
    3384:	140d0024 	strne	r0, [sp], #-36
    3388:	01c51a04 	biceq	r1, r5, r4, lsl #20
    338c:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
    3390:	04000019 	streq	r0, [r0], #-25
    3394:	00003a1b 	andeq	r3, r0, fp, lsl sl
    3398:	00230200 	eoreq	r0, r3, r0, lsl #4
    339c:	0017f40e 	andseq	pc, r7, lr, lsl #8
    33a0:	3a1c0400 	bcc	7043a8 <__Stack_Size+0x703fa8>
    33a4:	02000000 	andeq	r0, r0, #0	; 0x0
    33a8:	570e0423 	strpl	r0, [lr, -r3, lsr #8]
    33ac:	0400001a 	streq	r0, [r0], #-26
    33b0:	00003a1d 	andeq	r3, r0, sp, lsl sl
    33b4:	08230200 	stmdaeq	r3!, {r9}
    33b8:	001a0a0e 	andseq	r0, sl, lr, lsl #20
    33bc:	3a1e0400 	bcc	7843c4 <__Stack_Size+0x783fc4>
    33c0:	02000000 	andeq	r0, r0, #0	; 0x0
    33c4:	500e0c23 	andpl	r0, lr, r3, lsr #24
    33c8:	04000019 	streq	r0, [r0], #-25
    33cc:	00003a1f 	andeq	r3, r0, pc, lsl sl
    33d0:	10230200 	eorne	r0, r3, r0, lsl #4
    33d4:	17bc0800 	ldrne	r0, [ip, r0, lsl #16]!
    33d8:	20040000 	andcs	r0, r4, r0
    33dc:	00000176 	andeq	r0, r0, r6, ror r1
    33e0:	1989010f 	stmibne	r9, {r0, r1, r2, r3, r8}
    33e4:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    33e8:	007e0103 	rsbseq	r0, lr, r3, lsl #2
    33ec:	14010000 	strne	r0, [r1]
    33f0:	10000002 	andne	r0, r0, r2
    33f4:	00001961 	andeq	r1, r0, r1, ror #18
    33f8:	5303dd01 	movwpl	sp, #15617	; 0x3d01
    33fc:	11000000 	tstne	r0, r0
    3400:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3404:	3a03df01 	bcc	fb010 <__Stack_Size+0xfac10>
    3408:	12000000 	andne	r0, r0, #0	; 0x0
    340c:	000018e7 	andeq	r1, r0, r7, ror #17
    3410:	3a03e001 	bcc	fb41c <__Stack_Size+0xfb01c>
    3414:	12000000 	andne	r0, r0, #0	; 0x0
    3418:	00000d9e 	muleq	r0, lr, sp
    341c:	7e03e101 	mvfvcs	f6, f1
    3420:	00000000 	andeq	r0, r0, r0
    3424:	181f0113 	ldmdane	pc, {r0, r1, r4, r8}
    3428:	7d010000 	stcvc	0, cr0, [r1]
    342c:	00451401 	subeq	r1, r5, r1, lsl #8
    3430:	00455408 	subeq	r5, r5, r8, lsl #8
    3434:	145d0108 	ldrbne	r0, [sp], #-264
    3438:	0019e001 	andseq	lr, r9, r1
    343c:	01a00100 	lsleq	r0, r0, #2
    3440:	08004554 	stmdaeq	r0, {r2, r4, r6, r8, sl, lr}
    3444:	08004588 	stmdaeq	r0, {r3, r7, r8, sl, lr}
    3448:	024c5d01 	subeq	r5, ip, #64	; 0x40
    344c:	3e150000 	wxorcc	wr0, wr5, wr0
    3450:	0100001a 	tsteq	r0, sl, lsl r0
    3454:	00003a9f 	muleq	r0, pc, sl
    3458:	00500100 	subseq	r0, r0, r0, lsl #2
    345c:	182a0116 	stmdane	sl!, {r1, r2, r4, r8}
    3460:	c7010000 	strgt	r0, [r1, -r0]
    3464:	0000c901 	andeq	ip, r0, r1, lsl #18
    3468:	00458800 	subeq	r8, r5, r0, lsl #16
    346c:	0045b808 	subeq	fp, r5, r8, lsl #16
    3470:	0013de08 	andseq	sp, r3, r8, lsl #28
    3474:	0002f100 	andeq	pc, r2, r0, lsl #2
    3478:	19101700 	ldmdbne	r0, {r8, r9, sl, ip}
    347c:	c8010000 	stmdagt	r1, {}
    3480:	00000064 	andeq	r0, r0, r4, rrx
    3484:	000013fd 	strdeq	r1, [r0], -sp
    3488:	000d9718 	andeq	r9, sp, r8, lsl r7
    348c:	c9c90100 	stmibgt	r9, {r8}^
    3490:	18000000 	stmdane	r0, {}
    3494:	000019d6 	ldrdeq	r1, [r0], -r6
    3498:	007eca01 	rsbseq	ip, lr, r1, lsl #20
    349c:	d0190000 	andsle	r0, r9, r0
    34a0:	8c000001 	stchi	0, cr0, [r0], {1}
    34a4:	c8080045 	stmdagt	r8, {r0, r2, r6}
    34a8:	01000000 	tsteq	r0, r0
    34ac:	0002becf 	andeq	fp, r2, pc, asr #29
    34b0:	01e31a00 	mvneq	r1, r0, lsl #20
    34b4:	e01b0000 	ands	r0, fp, r0
    34b8:	1c000000 	stcne	0, cr0, [r0], {0}
    34bc:	000001ef 	andeq	r0, r0, pc, ror #3
    34c0:	0001fb1d 	andeq	pc, r1, sp, lsl fp
    34c4:	1c520100 	ldfnee	f0, [r2], {0}
    34c8:	00000207 	andeq	r0, r0, r7, lsl #4
    34cc:	d01e0000 	andsle	r0, lr, r0
    34d0:	a6000001 	strge	r0, [r0], -r1
    34d4:	b0080045 	andlt	r0, r8, r5, asr #32
    34d8:	01080045 	tsteq	r8, r5, asr #32
    34dc:	01e31ad4 	ldrdeq	r1, [r3, #164]!
    34e0:	a61f0000 	ldrge	r0, [pc], -r0
    34e4:	b0080045 	andlt	r0, r8, r5, asr #32
    34e8:	1c080045 	stcne	0, cr0, [r8], {69}
    34ec:	000001ef 	andeq	r0, r0, pc, ror #3
    34f0:	0001fb20 	andeq	pc, r1, r0, lsr #22
    34f4:	00142800 	andseq	r2, r4, r0, lsl #16
    34f8:	02071c00 	andeq	r1, r7, #0	; 0x0
    34fc:	00000000 	andeq	r0, r0, r0
    3500:	32011400 	andcc	r1, r1, #0	; 0x0
    3504:	01000019 	tsteq	r0, r9, lsl r0
    3508:	45b801ea 	ldrmi	r0, [r8, #490]!
    350c:	45cc0800 	strbmi	r0, [ip, #2048]
    3510:	5d010800 	stcpl	8, cr0, [r1]
    3514:	00000323 	andeq	r0, r0, r3, lsr #6
    3518:	00193c15 	andseq	r3, r9, r5, lsl ip
    351c:	53e90100 	mvnpl	r0, #0	; 0x0
    3520:	01000000 	tsteq	r0, r0
    3524:	10ee2150 	rscne	r2, lr, r0, asr r1
    3528:	eb010000 	bl	43530 <__Stack_Size+0x43130>
    352c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3530:	22005301 	andcs	r5, r0, #67108864	; 0x4000000
    3534:	001af201 	andseq	pc, sl, r1, lsl #4
    3538:	01070100 	tsteq	r7, r0, lsl #2
    353c:	0045cc01 	subeq	ip, r5, r1, lsl #24
    3540:	0045d808 	subeq	sp, r5, r8, lsl #16
    3544:	4a5d0108 	bmi	174396c <__Stack_Size+0x174356c>
    3548:	23000003 	movwcs	r0, #3	; 0x3
    354c:	00000d17 	andeq	r0, r0, r7, lsl sp
    3550:	a9010601 	stmdbge	r1, {r0, r9, sl}
    3554:	01000000 	tsteq	r0, r0
    3558:	01220050 	qsubeq	r0, r0, r2
    355c:	00001868 	andeq	r1, r0, r8, ror #16
    3560:	01012001 	tsteq	r1, r1
    3564:	080045d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, lr}
    3568:	080045ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, lr}
    356c:	03915d01 	orrseq	r5, r1, #64	; 0x40
    3570:	6a240000 	bvs	903578 <__Stack_Size+0x903178>
    3574:	01000019 	tsteq	r0, r9, lsl r0
    3578:	003a011f 	eorseq	r0, sl, pc, lsl r1
    357c:	143b0000 	ldrtne	r0, [fp]
    3580:	ce230000 	cdpgt	0, 2, cr0, cr3, cr0, {0}
    3584:	01000017 	tsteq	r0, r7, lsl r0
    3588:	003a011f 	eorseq	r0, sl, pc, lsl r1
    358c:	51010000 	tstpl	r1, r0
    3590:	0010ee25 	andseq	lr, r0, r5, lsr #28
    3594:	01210100 	teqeq	r1, r0, lsl #2
    3598:	0000003a 	andeq	r0, r0, sl, lsr r0
    359c:	0000144e 	andeq	r1, r0, lr, asr #8
    35a0:	b1012200 	tstlt	r1, r0, lsl #4
    35a4:	01000017 	tsteq	r0, r7, lsl r0
    35a8:	ec01013d 	stfs	f0, [r1], {61}
    35ac:	f8080045 	undefined instruction 0xf8080045
    35b0:	01080045 	tsteq	r8, r5, asr #32
    35b4:	0003b85d 	andeq	fp, r3, sp, asr r8
    35b8:	0d172300 	ldceq	3, cr2, [r7]
    35bc:	3c010000 	stccc	0, cr0, [r1], {0}
    35c0:	0000a901 	andeq	sl, r0, r1, lsl #18
    35c4:	00500100 	subseq	r0, r0, r0, lsl #2
    35c8:	19780122 	ldmdbne	r8!, {r1, r5, r8}^
    35cc:	50010000 	andpl	r0, r1, r0
    35d0:	45f80101 	ldrbmi	r0, [r8, #257]!
    35d4:	460c0800 	strmi	r0, [ip], -r0, lsl #16
    35d8:	5d010800 	stcpl	8, cr0, [r1]
    35dc:	000003f1 	strdeq	r0, [r0], -r1
    35e0:	001a4624 	andseq	r4, sl, r4, lsr #12
    35e4:	014f0100 	cmpeq	pc, r0, lsl #2
    35e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    35ec:	0000146c 	andeq	r1, r0, ip, ror #8
    35f0:	0010ee25 	andseq	lr, r0, r5, lsr #28
    35f4:	01510100 	cmpeq	r1, r0, lsl #2
    35f8:	0000003a 	andeq	r0, r0, sl, lsr r0
    35fc:	0000147f 	andeq	r1, r0, pc, ror r4
    3600:	9a012600 	bls	4ce08 <__Stack_Size+0x4ca08>
    3604:	01000018 	tsteq	r0, r8, lsl r0
    3608:	5301016e 	movwpl	r0, #4462	; 0x116e
    360c:	0c000000 	stceq	0, cr0, [r0], {0}
    3610:	1c080046 	stcne	0, cr0, [r8], {70}
    3614:	01080046 	tsteq	r8, r6, asr #32
    3618:	e301225d 	movw	r2, #4701	; 0x125d
    361c:	0100001a 	tsteq	r0, sl, lsl r0
    3620:	1c010185 	stfnes	f0, [r1], {133}
    3624:	30080046 	andcc	r0, r8, r6, asr #32
    3628:	01080046 	tsteq	r8, r6, asr #32
    362c:	0004425d 	andeq	r4, r4, sp, asr r2
    3630:	19cb2400 	stmibne	fp, {sl, sp}^
    3634:	84010000 	strhi	r0, [r1]
    3638:	00003a01 	andeq	r3, r0, r1, lsl #20
    363c:	00149d00 	andseq	r9, r4, r0, lsl #26
    3640:	10ee2500 	rscne	r2, lr, r0, lsl #10
    3644:	86010000 	strhi	r0, [r1], -r0
    3648:	00003a01 	andeq	r3, r0, r1, lsl #20
    364c:	0014b000 	andseq	fp, r4, r0
    3650:	01220000 	teqeq	r2, r0
    3654:	000018d7 	ldrdeq	r1, [r0], -r7
    3658:	0101a601 	tsteq	r1, r1, lsl #12
    365c:	08004630 	stmdaeq	r0, {r4, r5, r9, sl, lr}
    3660:	08004644 	stmdaeq	r0, {r2, r6, r9, sl, lr}
    3664:	047b5d01 	ldrbteq	r5, [fp], #-3329
    3668:	34240000 	strtcc	r0, [r4]
    366c:	01000017 	tsteq	r0, r7, lsl r0
    3670:	003a01a5 	eorseq	r0, sl, r5, lsr #3
    3674:	14ce0000 	strbne	r0, [lr]
    3678:	ee250000 	cdp	0, 2, cr0, cr5, cr0, {0}
    367c:	01000010 	tsteq	r0, r0, lsl r0
    3680:	003a01a7 	eorseq	r0, sl, r7, lsr #3
    3684:	14e10000 	strbtne	r0, [r1]
    3688:	22000000 	andcs	r0, r0, #0	; 0x0
    368c:	001b1a01 	andseq	r1, fp, r1, lsl #20
    3690:	01c70100 	biceq	r0, r7, r0, lsl #2
    3694:	00464401 	subeq	r4, r6, r1, lsl #8
    3698:	00465808 	subeq	r5, r6, r8, lsl #16
    369c:	b05d0108 	subslt	r0, sp, r8, lsl #2
    36a0:	23000004 	movwcs	r0, #4	; 0x4
    36a4:	00001734 	andeq	r1, r0, r4, lsr r7
    36a8:	3a01c601 	bcc	74eb4 <__Stack_Size+0x74ab4>
    36ac:	01000000 	tsteq	r0, r0
    36b0:	10ee2750 	rscne	r2, lr, r0, asr r7
    36b4:	c8010000 	stmdagt	r1, {}
    36b8:	00003a01 	andeq	r3, r0, r1, lsl #20
    36bc:	00530100 	subseq	r0, r3, r0, lsl #2
    36c0:	1a1a0122 	bne	683b50 <__Stack_Size+0x683750>
    36c4:	ea010000 	b	436cc <__Stack_Size+0x432cc>
    36c8:	46580101 	ldrbmi	r0, [r8], -r1, lsl #2
    36cc:	46740800 	ldrbtmi	r0, [r4], -r0, lsl #16
    36d0:	5d010800 	stcpl	8, cr0, [r1]
    36d4:	000004e5 	andeq	r0, r0, r5, ror #9
    36d8:	001b0523 	andseq	r0, fp, r3, lsr #10
    36dc:	01e90100 	mvneq	r0, r0, lsl #2
    36e0:	00000053 	andeq	r0, r0, r3, asr r0
    36e4:	17235001 	strne	r5, [r3, -r1]!
    36e8:	0100000d 	tsteq	r0, sp
    36ec:	00a901e9 	adceq	r0, r9, r9, ror #3
    36f0:	51010000 	tstpl	r1, r0
    36f4:	7e012200 	cdpvc	2, 0, cr2, cr1, cr0, {0}
    36f8:	01000018 	tsteq	r0, r8, lsl r0
    36fc:	74010209 	strvc	r0, [r1], #-521
    3700:	80080046 	andhi	r0, r8, r6, asr #32
    3704:	01080046 	tsteq	r8, r6, asr #32
    3708:	00050c5d 	andeq	r0, r5, sp, asr ip
    370c:	19ac2300 	stmibne	ip!, {r8, r9, sp}
    3710:	08010000 	stmdaeq	r1, {}
    3714:	00003a02 	andeq	r3, r0, r2, lsl #20
    3718:	00500100 	subseq	r0, r0, r0, lsl #2
    371c:	173d0122 	ldrne	r0, [sp, -r2, lsr #2]!
    3720:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    3724:	46800102 	strmi	r0, [r0], r2, lsl #2
    3728:	46940800 	ldrmi	r0, [r4], r0, lsl #16
    372c:	5d010800 	stcpl	8, cr0, [r1]
    3730:	00000545 	andeq	r0, r0, r5, asr #10
    3734:	0017a724 	andseq	sl, r7, r4, lsr #14
    3738:	021d0100 	andseq	r0, sp, #0	; 0x0
    373c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3740:	000014ff 	strdeq	r1, [r0], -pc
    3744:	0010ee25 	andseq	lr, r0, r5, lsr #28
    3748:	021f0100 	andseq	r0, pc, #0	; 0x0
    374c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3750:	00001512 	andeq	r1, r0, r2, lsl r5
    3754:	67012200 	strvs	r2, [r1, -r0, lsl #4]
    3758:	0100001a 	tsteq	r0, sl, lsl r0
    375c:	9401023d 	strls	r0, [r1], #-573
    3760:	b4080046 	strlt	r0, [r8], #-70
    3764:	01080046 	tsteq	r8, r6, asr #32
    3768:	00056c5d 	andeq	r6, r5, sp, asr ip
    376c:	177b2300 	ldrbne	r2, [fp, -r0, lsl #6]!
    3770:	3c010000 	stccc	0, cr0, [r1], {0}
    3774:	00005302 	andeq	r5, r0, r2, lsl #6
    3778:	00500100 	subseq	r0, r0, r0, lsl #2
    377c:	188f0122 	stmne	pc, {r1, r5, r8}
    3780:	64010000 	strvs	r0, [r1]
    3784:	46b40102 	ldrtmi	r0, [r4], r2, lsl #2
    3788:	46c00800 	strbmi	r0, [r0], r0, lsl #16
    378c:	5d010800 	stcpl	8, cr0, [r1]
    3790:	00000593 	muleq	r0, r3, r5
    3794:	000d1723 	andeq	r1, sp, r3, lsr #14
    3798:	02630100 	rsbeq	r0, r3, #0	; 0x0
    379c:	000000a9 	andeq	r0, r0, r9, lsr #1
    37a0:	22005001 	andcs	r5, r0, #1	; 0x1
    37a4:	00199b01 	andseq	r9, r9, r1, lsl #22
    37a8:	027a0100 	rsbseq	r0, sl, #0	; 0x0
    37ac:	0046c001 	subeq	ip, r6, r1
    37b0:	0046d008 	subeq	sp, r6, r8
    37b4:	bc5d0108 	ldflte	f0, [sp], {8}
    37b8:	24000005 	strcs	r0, [r0], #-5
    37bc:	00001840 	andeq	r1, r0, r0, asr #16
    37c0:	3a027901 	bcc	a1bcc <__Stack_Size+0xa17cc>
    37c4:	30000000 	andcc	r0, r0, r0
    37c8:	00000015 	andeq	r0, r0, r5, lsl r0
    37cc:	1aba0122 	bne	fee83c5c <SCS_BASE+0x1ee75c5c>
    37d0:	8d010000 	stchi	0, cr0, [r1]
    37d4:	46d00102 	ldrbmi	r0, [r0], r2, lsl #2
    37d8:	46dc0800 	ldrbmi	r0, [ip], r0, lsl #16
    37dc:	5d010800 	stcpl	8, cr0, [r1]
    37e0:	000005e3 	andeq	r0, r0, r3, ror #11
    37e4:	000d1723 	andeq	r1, sp, r3, lsr #14
    37e8:	028c0100 	addeq	r0, ip, #0	; 0x0
    37ec:	000000a9 	andeq	r0, r0, r9, lsr #1
    37f0:	22005001 	andcs	r5, r0, #1	; 0x1
    37f4:	001a8601 	andseq	r8, sl, r1, lsl #12
    37f8:	029d0100 	addseq	r0, sp, #0	; 0x0
    37fc:	0046dc01 	subeq	sp, r6, r1, lsl #24
    3800:	00479408 	subeq	r9, r7, r8, lsl #8
    3804:	445d0108 	ldrbmi	r0, [sp], #-264
    3808:	24000006 	strcs	r0, [r0], #-6
    380c:	000019ff 	strdeq	r1, [r0], -pc
    3810:	44029c01 	strmi	r9, [r2], #-3073
    3814:	43000006 	movwmi	r0, #6	; 0x6
    3818:	28000015 	stmdacs	r0, {r0, r2, r4}
    381c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3820:	3a029e01 	bcc	ab02c <__Stack_Size+0xaac2c>
    3824:	61000000 	tstvs	r0, r0
    3828:	25000015 	strcs	r0, [r0, #-21]
    382c:	00001876 	andeq	r1, r0, r6, ror r8
    3830:	3a029e01 	bcc	ab03c <__Stack_Size+0xaac3c>
    3834:	95000000 	strls	r0, [r0]
    3838:	12000015 	andne	r0, r0, #21	; 0x15
    383c:	000018c6 	andeq	r1, r0, r6, asr #17
    3840:	3a029e01 	bcc	ab04c <__Stack_Size+0xaac4c>
    3844:	12000000 	andne	r0, r0, #0	; 0x0
    3848:	0000180b 	andeq	r1, r0, fp, lsl #16
    384c:	3a029e01 	bcc	ab058 <__Stack_Size+0xaac58>
    3850:	00000000 	andeq	r0, r0, r0
    3854:	01c50429 	biceq	r0, r5, r9, lsr #8
    3858:	01220000 	teqeq	r2, r0
    385c:	000017d9 	ldrdeq	r1, [r0], -r9
    3860:	01030101 	tsteq	r3, r1, lsl #2
    3864:	08004794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, lr}
    3868:	080047b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, lr}
    386c:	067f5d01 	ldrbteq	r5, [pc], -r1, lsl #26
    3870:	0c230000 	stceq	0, cr0, [r3]
    3874:	0100001b 	tsteq	r0, fp, lsl r0
    3878:	003a0300 	eorseq	r0, sl, r0, lsl #6
    387c:	50010000 	andpl	r0, r1, r0
    3880:	000d1723 	andeq	r1, sp, r3, lsr #14
    3884:	03000100 	movweq	r0, #256	; 0x100
    3888:	000000a9 	andeq	r0, r0, r9, lsr #1
    388c:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    3890:	001a2701 	andseq	r2, sl, r1, lsl #14
    3894:	03220100 	teqeq	r2, #0	; 0x0
    3898:	0047b001 	subeq	fp, r7, r1
    389c:	0047cc08 	subeq	ip, r7, r8, lsl #24
    38a0:	b45d0108 	ldrblt	r0, [sp], #-264
    38a4:	23000006 	movwcs	r0, #6	; 0x6
    38a8:	00001798 	muleq	r0, r8, r7
    38ac:	3a032101 	bcc	cbcb8 <__Stack_Size+0xcb8b8>
    38b0:	01000000 	tsteq	r0, r0
    38b4:	0d172350 	ldceq	3, cr2, [r7, #-320]
    38b8:	21010000 	tstcs	r1, r0
    38bc:	0000a903 	andeq	sl, r0, r3, lsl #18
    38c0:	00510100 	subseq	r0, r1, r0, lsl #2
    38c4:	18f10122 	ldmne	r1!, {r1, r5, r8}^
    38c8:	44010000 	strmi	r0, [r1]
    38cc:	47cc0103 	strbmi	r0, [ip, r3, lsl #2]
    38d0:	47e80800 	strbmi	r0, [r8, r0, lsl #16]!
    38d4:	5d010800 	stcpl	8, cr0, [r1]
    38d8:	000006e9 	andeq	r0, r0, r9, ror #13
    38dc:	0018b723 	andseq	fp, r8, r3, lsr #14
    38e0:	03430100 	movteq	r0, #12544	; 0x3100
    38e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    38e8:	17235001 	strne	r5, [r3, -r1]!
    38ec:	0100000d 	tsteq	r0, sp
    38f0:	00a90343 	adceq	r0, r9, r3, asr #6
    38f4:	51010000 	tstpl	r1, r0
    38f8:	64012200 	strvs	r2, [r1], #-512
    38fc:	01000017 	tsteq	r0, r7, lsl r0
    3900:	e8010364 	stmda	r1, {r2, r5, r6, r8, r9}
    3904:	04080047 	streq	r0, [r8], #-71
    3908:	01080048 	tsteq	r8, r8, asr #32
    390c:	00071e5d 	andeq	r1, r7, sp, asr lr
    3910:	17982300 	ldrne	r2, [r8, r0, lsl #6]
    3914:	63010000 	movwvs	r0, #4096	; 0x1000
    3918:	00003a03 	andeq	r3, r0, r3, lsl #20
    391c:	23500100 	cmpcs	r0, #0	; 0x0
    3920:	00000d17 	andeq	r0, r0, r7, lsl sp
    3924:	a9036301 	stmdbge	r3, {r0, r8, r9, sp, lr}
    3928:	01000000 	tsteq	r0, r0
    392c:	01220051 	qsubeq	r0, r1, r2
    3930:	00001851 	andeq	r1, r0, r1, asr r8
    3934:	01038501 	tsteq	r3, r1, lsl #10
    3938:	08004804 	stmdaeq	r0, {r2, fp, lr}
    393c:	08004820 	stmdaeq	r0, {r5, fp, lr}
    3940:	07535d01 	ldrbeq	r5, [r3, -r1, lsl #26]
    3944:	b7230000 	strlt	r0, [r3, -r0]!
    3948:	01000018 	tsteq	r0, r8, lsl r0
    394c:	003a0384 	eorseq	r0, sl, r4, lsl #7
    3950:	50010000 	andpl	r0, r1, r0
    3954:	000d1723 	andeq	r1, sp, r3, lsr #14
    3958:	03840100 	orreq	r0, r4, #0	; 0x0
    395c:	000000a9 	andeq	r0, r0, r9, lsr #1
    3960:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    3964:	00191f01 	andseq	r1, r9, r1, lsl #30
    3968:	039d0100 	orrseq	r0, sp, #0	; 0x0
    396c:	00482001 	subeq	r2, r8, r1
    3970:	00482c08 	subeq	r2, r8, r8, lsl #24
    3974:	7a5d0108 	bvc	1743d9c <__Stack_Size+0x174399c>
    3978:	23000007 	movwcs	r0, #7	; 0x7
    397c:	00000d17 	andeq	r0, r0, r7, lsl sp
    3980:	a9039c01 	stmdbge	r3, {r0, sl, fp, ip, pc}
    3984:	01000000 	tsteq	r0, r0
    3988:	01220050 	qsubeq	r0, r0, r2
    398c:	00001ac8 	andeq	r1, r0, r8, asr #21
    3990:	0103ad01 	tsteq	r3, r1, lsl #26
    3994:	0800482c 	stmdaeq	r0, {r2, r3, r5, fp, lr}
    3998:	08004838 	stmdaeq	r0, {r3, r4, r5, fp, lr}
    399c:	07a15d01 	streq	r5, [r1, r1, lsl #26]!
    39a0:	17230000 	strne	r0, [r3, -r0]!
    39a4:	0100000d 	tsteq	r0, sp
    39a8:	00a903ac 	adceq	r0, r9, ip, lsr #7
    39ac:	50010000 	andpl	r0, r1, r0
    39b0:	11012200 	tstne	r1, r0, lsl #4
    39b4:	01000018 	tsteq	r0, r8, lsl r0
    39b8:	380103c2 	stmdacc	r1, {r1, r6, r7, r8, r9}
    39bc:	44080048 	strmi	r0, [r8], #-72
    39c0:	01080048 	tsteq	r8, r8, asr #32
    39c4:	0007c85d 	andeq	ip, r7, sp, asr r8
    39c8:	1afd2300 	bne	fff4c5d0 <SCS_BASE+0x1ff3e5d0>
    39cc:	c1010000 	tstgt	r1, r0
    39d0:	00005303 	andeq	r5, r0, r3, lsl #6
    39d4:	00500100 	subseq	r0, r0, r0, lsl #2
    39d8:	0001d02a 	andeq	sp, r1, sl, lsr #32
    39dc:	00484400 	subeq	r4, r8, r0, lsl #8
    39e0:	00488808 	subeq	r8, r8, r8, lsl #16
    39e4:	fc5d0108 	mrrc2	1, 0, r0, sp, cr8
    39e8:	2b000007 	blcs	3a0c <__Stack_Size+0x360c>
    39ec:	000001e3 	andeq	r0, r0, r3, ror #3
    39f0:	000015b3 	strheq	r1, [r0], -r3
    39f4:	0001ef20 	andeq	lr, r1, r0, lsr #30
    39f8:	0015c600 	andseq	ip, r5, r0, lsl #12
    39fc:	01fb2000 	mvnseq	r2, r0
    3a00:	15ef0000 	strbne	r0, [pc, #0]!	; 3a08 <__Stack_Size+0x3608>
    3a04:	071c0000 	ldreq	r0, [ip, -r0]
    3a08:	00000002 	andeq	r0, r0, r2
    3a0c:	19bd012c 	ldmibne	sp!, {r2, r3, r5, r8}
    3a10:	11010000 	tstne	r1, r0
    3a14:	48880104 	stmmi	r8, {r2, r8}
    3a18:	48980800 	ldmmi	r8, {fp}
    3a1c:	5d010800 	stcpl	8, cr0, [r1]
    3a20:	1783012d 	strne	r0, [r3, sp, lsr #2]
    3a24:	25010000 	strcs	r0, [r1]
    3a28:	00890104 	addeq	r0, r9, r4, lsl #2
    3a2c:	48980000 	ldmmi	r8, {}
    3a30:	48ac0800 	stmiami	ip!, {fp}
    3a34:	5d010800 	stcpl	8, cr0, [r1]
    3a38:	00000849 	andeq	r0, r0, r9, asr #16
    3a3c:	001b0524 	andseq	r0, fp, r4, lsr #10
    3a40:	04240100 	strteq	r0, [r4], #-256
    3a44:	00000053 	andeq	r0, r0, r3, asr r0
    3a48:	00001618 	andeq	r1, r0, r8, lsl r6
    3a4c:	000d9e12 	andeq	r9, sp, r2, lsl lr
    3a50:	04260100 	strteq	r0, [r6], #-256
    3a54:	00000089 	andeq	r0, r0, r9, lsl #1
    3a58:	4e012200 	cdpmi	2, 0, cr2, cr1, cr0, {0}
    3a5c:	01000017 	tsteq	r0, r7, lsl r0
    3a60:	ac010448 	cfstrsge	mvf0, [r1], {72}
    3a64:	b8080048 	stmdalt	r8, {r3, r6}
    3a68:	01080048 	tsteq	r8, r8, asr #32
    3a6c:	0008705d 	andeq	r7, r8, sp, asr r0
    3a70:	1b052300 	blne	14c678 <__Stack_Size+0x14c278>
    3a74:	47010000 	strmi	r0, [r1, -r0]
    3a78:	00005304 	andeq	r5, r0, r4, lsl #6
    3a7c:	00500100 	subseq	r0, r0, r0, lsl #2
    3a80:	00005d2e 	andeq	r5, r0, lr, lsr #26
    3a84:	00088000 	andeq	r8, r8, r0
    3a88:	00d42f00 	sbcseq	r2, r4, r0, lsl #30
    3a8c:	000f0000 	andeq	r0, pc, r0
    3a90:	001a7521 	andseq	r7, sl, r1, lsr #10
    3a94:	916f0100 	cmnls	pc, r0, lsl #2
    3a98:	05000008 	streq	r0, [r0, #-8]
    3a9c:	005b6403 	subseq	r6, fp, r3, lsl #8
    3aa0:	08703008 	ldmdaeq	r0!, {r3, ip, sp}^
    3aa4:	5d2e0000 	stcpl	0, cr0, [lr]
    3aa8:	a6000000 	strge	r0, [r0], -r0
    3aac:	2f000008 	svccs	0x00000008
    3ab0:	000000d4 	ldrdeq	r0, [r0], -r4
    3ab4:	2a210003 	bcs	843ac8 <__Stack_Size+0x8436c8>
    3ab8:	0100001b 	tsteq	r0, fp, lsl r0
    3abc:	0008b770 	andeq	fp, r8, r0, ror r7
    3ac0:	74030500 	strvc	r0, [r3], #-1280
    3ac4:	3008005b 	andcc	r0, r8, fp, asr r0
    3ac8:	00000896 	muleq	r0, r6, r8
    3acc:	0001eb00 	andeq	lr, r1, r0, lsl #22
    3ad0:	7b000200 	blvc	42d8 <__Stack_Size+0x3ed8>
    3ad4:	04000010 	streq	r0, [r0], #-16
    3ad8:	00000801 	andeq	r0, r0, r1, lsl #16
    3adc:	1b860100 	blne	fe183ee4 <SCS_BASE+0x1e175ee4>
    3ae0:	00470000 	subeq	r0, r7, r0
    3ae4:	48b80000 	ldmmi	r8!, {}
    3ae8:	495c0800 	ldmdbmi	ip, {fp}^
    3aec:	0e4b0800 	cdpeq	8, 4, cr0, cr11, cr0, {0}
    3af0:	04020000 	streq	r0, [r2]
    3af4:	002ab205 	eoreq	fp, sl, r5, lsl #4
    3af8:	05020200 	streq	r0, [r2, #-512]
    3afc:	0000003d 	andeq	r0, r0, sp, lsr r0
    3b00:	2c060102 	stfcss	f0, [r6], {2}
    3b04:	03000001 	movweq	r0, #1	; 0x1
    3b08:	00323375 	eorseq	r3, r2, r5, ror r3
    3b0c:	00452702 	subeq	r2, r5, r2, lsl #14
    3b10:	04020000 	streq	r0, [r2]
    3b14:	002b2c07 	eoreq	r2, fp, r7, lsl #24
    3b18:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3b1c:	000001bf 	strheq	r0, [r0], -pc
    3b20:	00387503 	eorseq	r7, r8, r3, lsl #10
    3b24:	005d2902 	subseq	r2, sp, r2, lsl #18
    3b28:	01020000 	tsteq	r2, r0
    3b2c:	00012a08 	andeq	r2, r1, r8, lsl #20
    3b30:	00450400 	subeq	r0, r5, r0, lsl #8
    3b34:	64050000 	strvs	r0, [r5]
    3b38:	06000000 	streq	r0, [r0], -r0
    3b3c:	83390201 	teqhi	r9, #268435456	; 0x10000000
    3b40:	07000000 	streq	r0, [r0, -r0]
    3b44:	0000103d 	andeq	r1, r0, sp, lsr r0
    3b48:	45530800 	ldrbmi	r0, [r3, #-2048]
    3b4c:	00010054 	andeq	r0, r1, r4, asr r0
    3b50:	00199009 	andseq	r9, r9, r9
    3b54:	6e390200 	cdpvs	2, 3, cr0, cr9, cr0, {0}
    3b58:	06000000 	streq	r0, [r0], -r0
    3b5c:	a33b0201 	teqge	fp, #268435456	; 0x10000000
    3b60:	07000000 	streq	r0, [r0, -r0]
    3b64:	000007e6 	andeq	r0, r0, r6, ror #15
    3b68:	08060700 	stmdaeq	r6, {r8, r9, sl}
    3b6c:	00010000 	andeq	r0, r1, r0
    3b70:	00096d09 	andeq	r6, r9, r9, lsl #26
    3b74:	8e3b0200 	cdphi	2, 3, cr0, cr11, cr0, {0}
    3b78:	0a000000 	beq	3b80 <__Stack_Size+0x3780>
    3b7c:	100b0704 	andne	r0, fp, r4, lsl #14
    3b80:	f7020303 	undefined instruction 0xf7020303
    3b84:	0c000000 	stceq	0, cr0, [r0], {0}
    3b88:	00001bac 	andeq	r1, r0, ip, lsr #23
    3b8c:	64020403 	strvs	r0, [r2], #-1027
    3b90:	02000000 	andeq	r0, r0, #0	; 0x0
    3b94:	ec0c0023 	stc	0, cr0, [ip], {35}
    3b98:	0300001b 	movweq	r0, #27	; 0x1b
    3b9c:	00640205 	rsbeq	r0, r4, r5, lsl #4
    3ba0:	23020000 	movwcs	r0, #8192	; 0x2000
    3ba4:	41560d04 	cmpmi	r6, r4, lsl #26
    3ba8:	0603004c 	streq	r0, [r3], -ip, asr #32
    3bac:	00006402 	andeq	r6, r0, r2, lsl #8
    3bb0:	08230200 	stmdaeq	r3!, {r9}
    3bb4:	001b800c 	andseq	r8, fp, ip
    3bb8:	02070300 	andeq	r0, r7, #0	; 0x0
    3bbc:	00000069 	andeq	r0, r0, r9, rrx
    3bc0:	000c2302 	andeq	r2, ip, r2, lsl #6
    3bc4:	1bd4010e 	blne	ff504004 <SCS_BASE+0x1f4f6004>
    3bc8:	2c010000 	stccs	0, cr0, [r1], {0}
    3bcc:	0048b801 	subeq	fp, r8, r1, lsl #16
    3bd0:	0048d408 	subeq	sp, r8, r8, lsl #8
    3bd4:	1c5d0108 	ldfnee	f0, [sp], {8}
    3bd8:	0f000001 	svceq	0x00000001
    3bdc:	00001bf1 	strdeq	r1, [r0], -r1
    3be0:	003a2b01 	eorseq	r2, sl, r1, lsl #22
    3be4:	50010000 	andpl	r0, r1, r0
    3be8:	4b010e00 	blmi	473f0 <__Stack_Size+0x46ff0>
    3bec:	0100001b 	tsteq	r0, fp, lsl r0
    3bf0:	48d40143 	ldmmi	r4, {r0, r1, r6, r8}^
    3bf4:	48e00800 	stmiami	r0!, {fp}^
    3bf8:	5d010800 	stcpl	8, cr0, [r1]
    3bfc:	00000141 	andeq	r0, r0, r1, asr #2
    3c00:	001b560f 	andseq	r5, fp, pc, lsl #12
    3c04:	3a420100 	bcc	108400c <__Stack_Size+0x1083c0c>
    3c08:	01000000 	tsteq	r0, r0
    3c0c:	010e0050 	qaddeq	r0, r0, lr
    3c10:	00001bb1 	strheq	r1, [r0], -r1
    3c14:	e0015601 	and	r5, r1, r1, lsl #12
    3c18:	0c080048 	stceq	0, cr0, [r8], {72}
    3c1c:	01080049 	tsteq	r8, r9, asr #32
    3c20:	0001665d 	andeq	r6, r1, sp, asr r6
    3c24:	1bc40f00 	blne	ff10782c <SCS_BASE+0x1f0f982c>
    3c28:	55010000 	strpl	r0, [r1]
    3c2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c30:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    3c34:	001c0301 	andseq	r0, ip, r1, lsl #6
    3c38:	01710100 	cmneq	r1, r0, lsl #2
    3c3c:	0800490c 	stmdaeq	r0, {r2, r3, r8, fp, lr}
    3c40:	08004928 	stmdaeq	r0, {r3, r5, r8, fp, lr}
    3c44:	018b5d01 	orreq	r5, fp, r1, lsl #26
    3c48:	170f0000 	strne	r0, [pc, -r0]
    3c4c:	0100000d 	tsteq	r0, sp
    3c50:	0000a370 	andeq	sl, r0, r0, ror r3
    3c54:	00500100 	subseq	r0, r0, r0, lsl #2
    3c58:	1b380110 	blne	e040a0 <__Stack_Size+0xe03ca0>
    3c5c:	87010000 	strhi	r0, [r1, -r0]
    3c60:	00003a01 	andeq	r3, r0, r1, lsl #20
    3c64:	00492800 	subeq	r2, r9, r0, lsl #16
    3c68:	00493408 	subeq	r3, r9, r8, lsl #8
    3c6c:	115d0108 	cmpne	sp, r8, lsl #2
    3c70:	001b5d01 	andseq	r5, fp, r1, lsl #26
    3c74:	01970100 	orrseq	r0, r7, r0, lsl #2
    3c78:	00000083 	andeq	r0, r0, r3, lsl #1
    3c7c:	08004934 	stmdaeq	r0, {r2, r4, r5, r8, fp, lr}
    3c80:	0800495c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, lr}
    3c84:	73125d01 	tstvc	r2, #64	; 0x40
    3c88:	0100001b 	tsteq	r0, fp, lsl r0
    3c8c:	00005396 	muleq	r0, r6, r3
    3c90:	00162b00 	andseq	r2, r6, r0, lsl #22
    3c94:	18e71300 	stmiane	r7!, {r8, r9, ip}^
    3c98:	98010000 	stmdals	r1, {}
    3c9c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3ca0:	00001649 	andeq	r1, r0, r9, asr #12
    3ca4:	706d7414 	rsbvc	r7, sp, r4, lsl r4
    3ca8:	3a980100 	bcc	fe6040b0 <SCS_BASE+0x1e5f60b0>
    3cac:	15000000 	strne	r0, [r0]
    3cb0:	00000d9e 	muleq	r0, lr, sp
    3cb4:	00839901 	addeq	r9, r3, r1, lsl #18
    3cb8:	00000000 	andeq	r0, r0, r0
    3cbc:	00002145 	andeq	r2, r0, r5, asr #2
    3cc0:	11a10002 	undefined instruction 0x11a10002
    3cc4:	01040000 	tsteq	r4, r0
    3cc8:	00000008 	andeq	r0, r0, r8
    3ccc:	001fe601 	andseq	lr, pc, r1, lsl #12
    3cd0:	00004700 	andeq	r4, r0, r0, lsl #14
    3cd4:	00495c00 	subeq	r5, r9, r0, lsl #24
    3cd8:	0056e408 	subseq	lr, r6, r8, lsl #8
    3cdc:	000f0808 	andeq	r0, pc, r8, lsl #16
    3ce0:	05040200 	streq	r0, [r4, #-512]
    3ce4:	00002ab2 	strheq	r2, [r0], -r2
    3ce8:	3d050202 	sfmcc	f0, 4, [r5, #-8]
    3cec:	02000000 	andeq	r0, r0, #0	; 0x0
    3cf0:	012c0601 	teqeq	ip, r1, lsl #12
    3cf4:	04020000 	streq	r0, [r2]
    3cf8:	002b2c07 	eoreq	r2, fp, r7, lsl #24
    3cfc:	31750300 	cmncc	r5, r0, lsl #6
    3d00:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    3d04:	0000004c 	andeq	r0, r0, ip, asr #32
    3d08:	bf070202 	svclt	0x00070202
    3d0c:	03000001 	movweq	r0, #1	; 0x1
    3d10:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3d14:	00005d29 	andeq	r5, r0, r9, lsr #26
    3d18:	08010200 	stmdaeq	r1, {r9}
    3d1c:	0000012a 	andeq	r0, r0, sl, lsr #2
    3d20:	00004c04 	andeq	r4, r0, r4, lsl #24
    3d24:	02010500 	andeq	r0, r1, #0	; 0x0
    3d28:	00007e39 	andeq	r7, r0, r9, lsr lr
    3d2c:	103d0600 	eorsne	r0, sp, r0, lsl #12
    3d30:	07000000 	streq	r0, [r0, -r0]
    3d34:	00544553 	subseq	r4, r4, r3, asr r5
    3d38:	90080001 	andls	r0, r8, r1
    3d3c:	02000019 	andeq	r0, r0, #25	; 0x19
    3d40:	00006939 	andeq	r6, r0, r9, lsr r9
    3d44:	178a0800 	strne	r0, [sl, r0, lsl #16]
    3d48:	39020000 	stmdbcc	r2, {}
    3d4c:	00000069 	andeq	r0, r0, r9, rrx
    3d50:	3b020105 	blcc	8416c <__Stack_Size+0x83d6c>
    3d54:	000000a9 	andeq	r0, r0, r9, lsr #1
    3d58:	0007e606 	andeq	lr, r7, r6, lsl #12
    3d5c:	06060000 	streq	r0, [r6], -r0
    3d60:	01000008 	tsteq	r0, r8
    3d64:	096d0800 	stmdbeq	sp!, {fp}^
    3d68:	3b020000 	blcc	83d70 <__Stack_Size+0x83970>
    3d6c:	00000094 	muleq	r0, r4, r0
    3d70:	0a070409 	beq	1c4d9c <__Stack_Size+0x1c499c>
    3d74:	020c0350 	andeq	r0, ip, #1073741825	; 0x40000001
    3d78:	00000318 	andeq	r0, r0, r8, lsl r3
    3d7c:	3152430b 	cmpcc	r2, fp, lsl #6
    3d80:	020d0300 	andeq	r0, sp, #0	; 0x0
    3d84:	00000064 	andeq	r0, r0, r4, rrx
    3d88:	0c002302 	stceq	3, cr2, [r0], {2}
    3d8c:	000001f4 	strdeq	r0, [r0], -r4
    3d90:	41020e03 	tstmi	r2, r3, lsl #28
    3d94:	02000000 	andeq	r0, r0, #0	; 0x0
    3d98:	430b0223 	movwmi	r0, #45603	; 0xb223
    3d9c:	03003252 	movweq	r3, #594	; 0x252
    3da0:	0064020f 	rsbeq	r0, r4, pc, lsl #4
    3da4:	23020000 	movwcs	r0, #8192	; 0x2000
    3da8:	01fe0c04 	mvnseq	r0, r4, lsl #24
    3dac:	10030000 	andne	r0, r3, r0
    3db0:	00004102 	andeq	r4, r0, r2, lsl #2
    3db4:	06230200 	strteq	r0, [r3], -r0, lsl #4
    3db8:	0001250c 	andeq	r2, r1, ip, lsl #10
    3dbc:	02110300 	andseq	r0, r1, #0	; 0x0
    3dc0:	00000064 	andeq	r0, r0, r4, rrx
    3dc4:	0c082302 	stceq	3, cr2, [r8], {2}
    3dc8:	0000008c 	andeq	r0, r0, ip, lsl #1
    3dcc:	41021203 	tstmi	r2, r3, lsl #4
    3dd0:	02000000 	andeq	r0, r0, #0	; 0x0
    3dd4:	b20c0a23 	andlt	r0, ip, #143360	; 0x23000
    3dd8:	03000001 	movweq	r0, #1	; 0x1
    3ddc:	00640213 	rsbeq	r0, r4, r3, lsl r2
    3de0:	23020000 	movwcs	r0, #8192	; 0x2000
    3de4:	00960c0c 	addseq	r0, r6, ip, lsl #24
    3de8:	14030000 	strne	r0, [r3]
    3dec:	00004102 	andeq	r4, r0, r2, lsl #2
    3df0:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    3df4:	0052530b 	subseq	r5, r2, fp, lsl #6
    3df8:	64021503 	strvs	r1, [r2], #-1283
    3dfc:	02000000 	andeq	r0, r0, #0	; 0x0
    3e00:	a00c1023 	andge	r1, ip, r3, lsr #32
    3e04:	03000000 	movweq	r0, #0	; 0x0
    3e08:	00410216 	subeq	r0, r1, r6, lsl r2
    3e0c:	23020000 	movwcs	r0, #8192	; 0x2000
    3e10:	47450b12 	smlaldmi	r0, r5, r2, fp
    3e14:	17030052 	smlsdne	r3, r2, r0, r0
    3e18:	00006402 	andeq	r6, r0, r2, lsl #8
    3e1c:	14230200 	strtne	r0, [r3], #-512
    3e20:	00022c0c 	andeq	r2, r2, ip, lsl #24
    3e24:	02180300 	andseq	r0, r8, #0	; 0x0
    3e28:	00000041 	andeq	r0, r0, r1, asr #32
    3e2c:	0c162302 	ldceq	3, cr2, [r6], {2}
    3e30:	0000001e 	andeq	r0, r0, lr, lsl r0
    3e34:	64021903 	strvs	r1, [r2], #-2307
    3e38:	02000000 	andeq	r0, r0, #0	; 0x0
    3e3c:	b50c1823 	strlt	r1, [ip, #-2083]
    3e40:	03000000 	movweq	r0, #0	; 0x0
    3e44:	0041021a 	subeq	r0, r1, sl, lsl r2
    3e48:	23020000 	movwcs	r0, #8192	; 0x2000
    3e4c:	00240c1a 	eoreq	r0, r4, sl, lsl ip
    3e50:	1b030000 	blne	c3e58 <__Stack_Size+0xc3a58>
    3e54:	00006402 	andeq	r6, r0, r2, lsl #8
    3e58:	1c230200 	sfmne	f0, 4, [r3]
    3e5c:	0000cb0c 	andeq	ip, r0, ip, lsl #22
    3e60:	021c0300 	andseq	r0, ip, #0	; 0x0
    3e64:	00000041 	andeq	r0, r0, r1, asr #32
    3e68:	0c1e2302 	ldceq	3, cr2, [lr], {2}
    3e6c:	00000014 	andeq	r0, r0, r4, lsl r0
    3e70:	64021d03 	strvs	r1, [r2], #-3331
    3e74:	02000000 	andeq	r0, r0, #0	; 0x0
    3e78:	480c2023 	stmdami	ip, {r0, r1, r5, sp}
    3e7c:	03000002 	movweq	r0, #2	; 0x2
    3e80:	0041021e 	subeq	r0, r1, lr, lsl r2
    3e84:	23020000 	movwcs	r0, #8192	; 0x2000
    3e88:	4e430b22 	fmacdmi	d16, d3, d18
    3e8c:	1f030054 	svcne	0x00030054
    3e90:	00006402 	andeq	r6, r0, r2, lsl #8
    3e94:	24230200 	strtcs	r0, [r3], #-512
    3e98:	0002520c 	andeq	r5, r2, ip, lsl #4
    3e9c:	02200300 	eoreq	r0, r0, #0	; 0x0
    3ea0:	00000041 	andeq	r0, r0, r1, asr #32
    3ea4:	0b262302 	bleq	98cab4 <__Stack_Size+0x98c6b4>
    3ea8:	00435350 	subeq	r5, r3, r0, asr r3
    3eac:	64022103 	strvs	r2, [r2], #-259
    3eb0:	02000000 	andeq	r0, r0, #0	; 0x0
    3eb4:	380c2823 	stmdacc	ip, {r0, r1, r5, fp, sp}
    3eb8:	03000001 	movweq	r0, #1	; 0x1
    3ebc:	00410222 	subeq	r0, r1, r2, lsr #4
    3ec0:	23020000 	movwcs	r0, #8192	; 0x2000
    3ec4:	52410b2a 	subpl	r0, r1, #43008	; 0xa800
    3ec8:	23030052 	movwcs	r0, #12370	; 0x3052
    3ecc:	00006402 	andeq	r6, r0, r2, lsl #8
    3ed0:	2c230200 	sfmcs	f0, 4, [r3]
    3ed4:	0001430c 	andeq	r4, r1, ip, lsl #6
    3ed8:	02240300 	eoreq	r0, r4, #0	; 0x0
    3edc:	00000041 	andeq	r0, r0, r1, asr #32
    3ee0:	0b2e2302 	bleq	b8caf0 <__Stack_Size+0xb8c6f0>
    3ee4:	00524352 	subseq	r4, r2, r2, asr r3
    3ee8:	64022503 	strvs	r2, [r2], #-1283
    3eec:	02000000 	andeq	r0, r0, #0	; 0x0
    3ef0:	4e0c3023 	cdpmi	0, 0, cr3, cr12, cr3, {1}
    3ef4:	03000001 	movweq	r0, #1	; 0x1
    3ef8:	00410226 	subeq	r0, r1, r6, lsr #4
    3efc:	23020000 	movwcs	r0, #8192	; 0x2000
    3f00:	00e90c32 	rsceq	r0, r9, r2, lsr ip
    3f04:	27030000 	strcs	r0, [r3, -r0]
    3f08:	00006402 	andeq	r6, r0, r2, lsl #8
    3f0c:	34230200 	strtcc	r0, [r3], #-512
    3f10:	0001590c 	andeq	r5, r1, ip, lsl #18
    3f14:	02280300 	eoreq	r0, r8, #0	; 0x0
    3f18:	00000041 	andeq	r0, r0, r1, asr #32
    3f1c:	0c362302 	ldceq	3, cr2, [r6], #-8
    3f20:	000000ee 	andeq	r0, r0, lr, ror #1
    3f24:	64022903 	strvs	r2, [r2], #-2307
    3f28:	02000000 	andeq	r0, r0, #0	; 0x0
    3f2c:	640c3823 	strvs	r3, [ip], #-2083
    3f30:	03000001 	movweq	r0, #1	; 0x1
    3f34:	0041022a 	subeq	r0, r1, sl, lsr #4
    3f38:	23020000 	movwcs	r0, #8192	; 0x2000
    3f3c:	00f30c3a 	rscseq	r0, r3, sl, lsr ip
    3f40:	2b030000 	blcs	c3f48 <__Stack_Size+0xc3b48>
    3f44:	00006402 	andeq	r6, r0, r2, lsl #8
    3f48:	3c230200 	sfmcc	f0, 4, [r3]
    3f4c:	00016f0c 	andeq	r6, r1, ip, lsl #30
    3f50:	022c0300 	eoreq	r0, ip, #0	; 0x0
    3f54:	00000041 	andeq	r0, r0, r1, asr #32
    3f58:	0c3e2302 	ldceq	3, cr2, [lr], #-8
    3f5c:	000000f8 	strdeq	r0, [r0], -r8
    3f60:	64022d03 	strvs	r2, [r2], #-3331
    3f64:	02000000 	andeq	r0, r0, #0	; 0x0
    3f68:	7a0c4023 	bvc	313ffc <__Stack_Size+0x313bfc>
    3f6c:	03000001 	movweq	r0, #1	; 0x1
    3f70:	0041022e 	subeq	r0, r1, lr, lsr #4
    3f74:	23020000 	movwcs	r0, #8192	; 0x2000
    3f78:	01d20c42 	bicseq	r0, r2, r2, asr #24
    3f7c:	2f030000 	svccs	0x00030000
    3f80:	00006402 	andeq	r6, r0, r2, lsl #8
    3f84:	44230200 	strtmi	r0, [r3], #-512
    3f88:	0001850c 	andeq	r8, r1, ip, lsl #10
    3f8c:	02300300 	eorseq	r0, r0, #0	; 0x0
    3f90:	00000041 	andeq	r0, r0, r1, asr #32
    3f94:	0b462302 	bleq	118cba4 <__Stack_Size+0x118c7a4>
    3f98:	00524344 	subseq	r4, r2, r4, asr #6
    3f9c:	64023103 	strvs	r3, [r2], #-259
    3fa0:	02000000 	andeq	r0, r0, #0	; 0x0
    3fa4:	900c4823 	andls	r4, ip, r3, lsr #16
    3fa8:	03000001 	movweq	r0, #1	; 0x1
    3fac:	00410232 	subeq	r0, r1, r2, lsr r2
    3fb0:	23020000 	movwcs	r0, #8192	; 0x2000
    3fb4:	00190c4a 	andseq	r0, r9, sl, asr #24
    3fb8:	33030000 	movwcc	r0, #12288	; 0x3000
    3fbc:	00006402 	andeq	r6, r0, r2, lsl #8
    3fc0:	4c230200 	sfmmi	f0, 4, [r3]
    3fc4:	00019b0c 	andeq	r9, r1, ip, lsl #22
    3fc8:	02340300 	eorseq	r0, r4, #0	; 0x0
    3fcc:	00000041 	andeq	r0, r0, r1, asr #32
    3fd0:	004e2302 	subeq	r2, lr, r2, lsl #6
    3fd4:	001ec90d 	andseq	ip, lr, sp, lsl #18
    3fd8:	02350300 	eorseq	r0, r5, #0	; 0x0
    3fdc:	000000b7 	strheq	r0, [r0], -r7
    3fe0:	1c040a0e 	stcne	10, cr0, [r4], {14}
    3fe4:	00000373 	andeq	r0, r0, r3, ror r3
    3fe8:	001c820f 	andseq	r8, ip, pc, lsl #4
    3fec:	411d0400 	tstmi	sp, r0, lsl #8
    3ff0:	02000000 	andeq	r0, r0, #0	; 0x0
    3ff4:	2c0f0023 	stccs	0, cr0, [pc], {35}
    3ff8:	04000022 	streq	r0, [r0], #-34
    3ffc:	0000411e 	andeq	r4, r0, lr, lsl r1
    4000:	02230200 	eoreq	r0, r3, #0	; 0x0
    4004:	0023b00f 	eoreq	fp, r3, pc
    4008:	411f0400 	tstmi	pc, r0, lsl #8
    400c:	02000000 	andeq	r0, r0, #0	; 0x0
    4010:	510f0423 	tstpl	pc, r3, lsr #8
    4014:	0400001f 	streq	r0, [r0], #-31
    4018:	00004120 	andeq	r4, r0, r0, lsr #2
    401c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    4020:	0021840f 	eoreq	r8, r1, pc, lsl #8
    4024:	53210400 	teqpl	r1, #0	; 0x0
    4028:	02000000 	andeq	r0, r0, #0	; 0x0
    402c:	08000823 	stmdaeq	r0, {r0, r1, r5, fp}
    4030:	00002604 	andeq	r2, r0, r4, lsl #12
    4034:	03242204 	teqeq	r4, #1073741824	; 0x40000000
    4038:	100e0000 	andne	r0, lr, r0
    403c:	03f72604 	mvnseq	r2, #4194304	; 0x400000
    4040:	330f0000 	movwcc	r0, #61440	; 0xf000
    4044:	04000024 	streq	r0, [r0], #-36
    4048:	00004127 	andeq	r4, r0, r7, lsr #2
    404c:	00230200 	eoreq	r0, r3, r0, lsl #4
    4050:	001f630f 	andseq	r6, pc, pc, lsl #6
    4054:	41280400 	teqmi	r8, r0, lsl #8
    4058:	02000000 	andeq	r0, r0, #0	; 0x0
    405c:	040f0223 	streq	r0, [pc], #547	; 4064 <__Stack_Size+0x3c64>
    4060:	04000025 	streq	r0, [r0], #-37
    4064:	00004129 	andeq	r4, r0, r9, lsr #2
    4068:	04230200 	strteq	r0, [r3], #-512
    406c:	001f340f 	andseq	r3, pc, pc, lsl #8
    4070:	412a0400 	teqmi	sl, r0, lsl #8
    4074:	02000000 	andeq	r0, r0, #0	; 0x0
    4078:	d70f0623 	strle	r0, [pc, -r3, lsr #12]
    407c:	0400001c 	streq	r0, [r0], #-28
    4080:	0000412b 	andeq	r4, r0, fp, lsr #2
    4084:	08230200 	stmdaeq	r3!, {r9}
    4088:	0021ad0f 	eoreq	sl, r1, pc, lsl #26
    408c:	412c0400 	teqmi	ip, r0, lsl #8
    4090:	02000000 	andeq	r0, r0, #0	; 0x0
    4094:	420f0a23 	andmi	r0, pc, #143360	; 0x23000
    4098:	0400001e 	streq	r0, [r0], #-30
    409c:	0000412d 	andeq	r4, r0, sp, lsr #2
    40a0:	0c230200 	sfmeq	f0, 4, [r3]
    40a4:	0022f30f 	eoreq	pc, r2, pc, lsl #6
    40a8:	412e0400 	teqmi	lr, r0, lsl #8
    40ac:	02000000 	andeq	r0, r0, #0	; 0x0
    40b0:	08000e23 	stmdaeq	r0, {r0, r1, r5, r9, sl, fp}
    40b4:	00001cc5 	andeq	r1, r0, r5, asr #25
    40b8:	037e2f04 	cmneq	lr, #16	; 0x10
    40bc:	0a0e0000 	beq	3840c4 <__Stack_Size+0x383cc4>
    40c0:	04513304 	ldrbeq	r3, [r1], #-772
    40c4:	550f0000 	strpl	r0, [pc, #0]	; 40cc <__Stack_Size+0x3ccc>
    40c8:	04000023 	streq	r0, [r0], #-35
    40cc:	00004134 	andeq	r4, r0, r4, lsr r1
    40d0:	00230200 	eoreq	r0, r3, r0, lsl #4
    40d4:	00245b0f 	eoreq	r5, r4, pc, lsl #22
    40d8:	41350400 	teqmi	r5, r0, lsl #8
    40dc:	02000000 	andeq	r0, r0, #0	; 0x0
    40e0:	eb0f0223 	bl	3c4974 <__Stack_Size+0x3c4574>
    40e4:	04000023 	streq	r0, [r0], #-35
    40e8:	00004136 	andeq	r4, r0, r6, lsr r1
    40ec:	04230200 	strteq	r0, [r3], #-512
    40f0:	0020de0f 	eoreq	sp, r0, pc, lsl #28
    40f4:	41370400 	teqmi	r7, r0, lsl #8
    40f8:	02000000 	andeq	r0, r0, #0	; 0x0
    40fc:	610f0623 	tstvs	pc, r3, lsr #12
    4100:	04000026 	streq	r0, [r0], #-38
    4104:	00004138 	andeq	r4, r0, r8, lsr r1
    4108:	08230200 	stmdaeq	r3!, {r9}
    410c:	1d2b0800 	stcne	8, cr0, [fp]
    4110:	39040000 	stmdbcc	r4, {}
    4114:	00000402 	andeq	r0, r0, r2, lsl #8
    4118:	3d040e0e 	stccc	14, cr0, [r4, #-56]
    411c:	000004c7 	andeq	r0, r0, r7, asr #9
    4120:	00244d0f 	eoreq	r4, r4, pc, lsl #26
    4124:	413e0400 	teqmi	lr, r0, lsl #8
    4128:	02000000 	andeq	r0, r0, #0	; 0x0
    412c:	b40f0023 	strlt	r0, [pc], #35	; 4134 <__Stack_Size+0x3d34>
    4130:	0400001e 	streq	r0, [r0], #-30
    4134:	0000413f 	andeq	r4, r0, pc, lsr r1
    4138:	02230200 	eoreq	r0, r3, #0	; 0x0
    413c:	0020a30f 	eoreq	sl, r0, pc, lsl #6
    4140:	41400400 	cmpmi	r0, r0, lsl #8
    4144:	02000000 	andeq	r0, r0, #0	; 0x0
    4148:	630f0423 	movwvs	r0, #62499	; 0xf423
    414c:	04000025 	streq	r0, [r0], #-37
    4150:	00004141 	andeq	r4, r0, r1, asr #2
    4154:	06230200 	strteq	r0, [r3], -r0, lsl #4
    4158:	0021a30f 	eoreq	sl, r1, pc, lsl #6
    415c:	41420400 	cmpmi	r2, r0, lsl #8
    4160:	02000000 	andeq	r0, r0, #0	; 0x0
    4164:	4a0f0823 	bmi	3c61f8 <__Stack_Size+0x3c5df8>
    4168:	04000020 	streq	r0, [r0], #-32
    416c:	00004143 	andeq	r4, r0, r3, asr #2
    4170:	0a230200 	beq	8c4978 <__Stack_Size+0x8c4578>
    4174:	0024de0f 	eoreq	sp, r4, pc, lsl #28
    4178:	41440400 	cmpmi	r4, r0, lsl #8
    417c:	02000000 	andeq	r0, r0, #0	; 0x0
    4180:	08000c23 	stmdaeq	r0, {r0, r1, r5, sl, fp}
    4184:	00002135 	andeq	r2, r0, r5, lsr r1
    4188:	045c4504 	ldrbeq	r4, [ip], #-1284
    418c:	01100000 	tsteq	r0, r0
    4190:	00002304 	andeq	r2, r0, r4, lsl #6
    4194:	0104b301 	tsteq	r4, r1, lsl #6
    4198:	00051e01 	andeq	r1, r5, r1, lsl #28
    419c:	1e6c1100 	pownee	f1, f4, f0
    41a0:	b1010000 	tstlt	r1, r0
    41a4:	00051e04 	andeq	r1, r5, r4, lsl #28
    41a8:	1d601100 	stfnee	f1, [r0]
    41ac:	b1010000 	tstlt	r1, r0
    41b0:	00004104 	andeq	r4, r0, r4, lsl #2
    41b4:	25e21100 	strbcs	r1, [r2, #256]!
    41b8:	b1010000 	tstlt	r1, r0
    41bc:	00004104 	andeq	r4, r0, r4, lsl #2
    41c0:	21281100 	teqcs	r8, r0, lsl #2
    41c4:	b2010000 	andlt	r0, r1, #0	; 0x0
    41c8:	00004104 	andeq	r4, r0, r4, lsl #2
    41cc:	1e521200 	cdpne	2, 5, cr1, cr2, cr0, {0}
    41d0:	b4010000 	strlt	r0, [r1]
    41d4:	00004104 	andeq	r4, r0, r4, lsl #2
    41d8:	04130000 	ldreq	r0, [r3]
    41dc:	00000318 	andeq	r0, r0, r8, lsl r3
    41e0:	26880110 	pkhbtcs	r0, r8, r0, lsl #2
    41e4:	19010000 	stmdbne	r1, {}
    41e8:	58010105 	stmdapl	r1, {r0, r2, r8}
    41ec:	11000005 	tstne	r0, r5
    41f0:	00001e6c 	andeq	r1, r0, ip, ror #28
    41f4:	1e051801 	cdpne	8, 0, cr1, cr5, cr1, {0}
    41f8:	11000005 	tstne	r0, r5
    41fc:	00001d3d 	andeq	r1, r0, sp, lsr sp
    4200:	41051801 	tstmi	r5, r1, lsl #16
    4204:	12000000 	andne	r0, r0, #0	; 0x0
    4208:	00001e52 	andeq	r1, r0, r2, asr lr
    420c:	41051a01 	tstmi	r5, r1, lsl #20
    4210:	00000000 	andeq	r0, r0, r0
    4214:	001d0d14 	andseq	r0, sp, r4, lsl sp
    4218:	0c1d0100 	ldfeqs	f0, [sp], {0}
    421c:	05bb0101 	ldreq	r0, [fp, #257]!
    4220:	6c110000 	ldcvs	0, cr0, [r1], {0}
    4224:	0100001e 	tsteq	r0, lr, lsl r0
    4228:	051e0c1b 	ldreq	r0, [lr, #-3099]
    422c:	5b110000 	blpl	444234 <__Stack_Size+0x443e34>
    4230:	01000024 	tsteq	r0, r4, lsr #32
    4234:	00410c1b 	subeq	r0, r1, fp, lsl ip
    4238:	eb110000 	bl	444240 <__Stack_Size+0x443e40>
    423c:	01000023 	tsteq	r0, r3, lsr #32
    4240:	00410c1b 	subeq	r0, r1, fp, lsl ip
    4244:	61110000 	tstvs	r1, r0
    4248:	01000026 	tsteq	r0, r6, lsr #32
    424c:	00410c1c 	subeq	r0, r1, ip, lsl ip
    4250:	43120000 	tstmi	r2, #0	; 0x0
    4254:	01000023 	tsteq	r0, r3, lsr #32
    4258:	00410c1e 	subeq	r0, r1, lr, lsl ip
    425c:	1b120000 	blne	484264 <__Stack_Size+0x483e64>
    4260:	01000020 	tsteq	r0, r0, lsr #32
    4264:	00410c1e 	subeq	r0, r1, lr, lsl ip
    4268:	74150000 	ldrvc	r0, [r5]
    426c:	0100706d 	tsteq	r0, sp, rrx
    4270:	00410c1e 	subeq	r0, r1, lr, lsl ip
    4274:	14000000 	strne	r0, [r0]
    4278:	00001ef9 	strdeq	r1, [r0], -r9
    427c:	010bef01 	tsteq	fp, r1, lsl #30
    4280:	00061201 	andeq	r1, r6, r1, lsl #4
    4284:	1e6c1100 	pownee	f1, f4, f0
    4288:	ed010000 	stc	0, cr0, [r1]
    428c:	00051e0b 	andeq	r1, r5, fp, lsl #28
    4290:	245b1100 	ldrbcs	r1, [fp], #-256
    4294:	ed010000 	stc	0, cr0, [r1]
    4298:	0000410b 	andeq	r4, r0, fp, lsl #2
    429c:	23eb1100 	mvncs	r1, #0	; 0x0
    42a0:	ed010000 	stc	0, cr0, [r1]
    42a4:	0000410b 	andeq	r4, r0, fp, lsl #2
    42a8:	26611100 	strbtcs	r1, [r1], -r0, lsl #2
    42ac:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    42b0:	0000410b 	andeq	r4, r0, fp, lsl #2
    42b4:	23431200 	movtcs	r1, #12800	; 0x3200
    42b8:	f0010000 	undefined instruction 0xf0010000
    42bc:	0000410b 	andeq	r4, r0, fp, lsl #2
    42c0:	201b1200 	andscs	r1, fp, r0, lsl #4
    42c4:	f0010000 	undefined instruction 0xf0010000
    42c8:	0000410b 	andeq	r4, r0, fp, lsl #2
    42cc:	01100000 	tsteq	r0, r0
    42d0:	000023bb 	strheq	r2, [r0], -fp
    42d4:	010a6b01 	tsteq	sl, r1, lsl #22
    42d8:	00063a01 	andeq	r3, r6, r1, lsl #20
    42dc:	1e6c1100 	pownee	f1, f4, f0
    42e0:	6a010000 	bvs	442e8 <__Stack_Size+0x43ee8>
    42e4:	00051e0a 	andeq	r1, r5, sl, lsl #28
    42e8:	23291100 	teqcs	r9, #0	; 0x0
    42ec:	6a010000 	bvs	442f4 <__Stack_Size+0x43ef4>
    42f0:	0000410a 	andeq	r4, r0, sl, lsl #2
    42f4:	01100000 	tsteq	r0, r0
    42f8:	00002170 	andeq	r2, r0, r0, ror r1
    42fc:	010a8701 	tsteq	sl, r1, lsl #14
    4300:	00066201 	andeq	r6, r6, r1, lsl #4
    4304:	1e6c1100 	pownee	f1, f4, f0
    4308:	86010000 	strhi	r0, [r1], -r0
    430c:	00051e0a 	andeq	r1, r5, sl, lsl #28
    4310:	23291100 	teqcs	r9, #0	; 0x0
    4314:	86010000 	strhi	r0, [r1], -r0
    4318:	0000410a 	andeq	r4, r0, sl, lsl #2
    431c:	21140000 	tstcs	r4, r0
    4320:	01000022 	tsteq	r0, r2, lsr #32
    4324:	01010c4d 	tsteq	r1, sp, asr #24
    4328:	000006c5 	andeq	r0, r0, r5, asr #13
    432c:	001e6c11 	andseq	r6, lr, r1, lsl ip
    4330:	0c4b0100 	stfeqe	f0, [fp], {0}
    4334:	0000051e 	andeq	r0, r0, lr, lsl r5
    4338:	00245b11 	eoreq	r5, r4, r1, lsl fp
    433c:	0c4b0100 	stfeqe	f0, [fp], {0}
    4340:	00000041 	andeq	r0, r0, r1, asr #32
    4344:	0023eb11 	eoreq	lr, r3, r1, lsl fp
    4348:	0c4b0100 	stfeqe	f0, [fp], {0}
    434c:	00000041 	andeq	r0, r0, r1, asr #32
    4350:	00266111 	eoreq	r6, r6, r1, lsl r1
    4354:	0c4c0100 	stfeqe	f0, [ip], {0}
    4358:	00000041 	andeq	r0, r0, r1, asr #32
    435c:	00234c12 	eoreq	r4, r3, r2, lsl ip
    4360:	0c4e0100 	stfeqe	f0, [lr], {0}
    4364:	00000041 	andeq	r0, r0, r1, asr #32
    4368:	00201b12 	eoreq	r1, r0, r2, lsl fp
    436c:	0c4e0100 	stfeqe	f0, [lr], {0}
    4370:	00000041 	andeq	r0, r0, r1, asr #32
    4374:	706d7415 	rsbvc	r7, sp, r5, lsl r4
    4378:	0c4e0100 	stfeqe	f0, [lr], {0}
    437c:	00000041 	andeq	r0, r0, r1, asr #32
    4380:	d7011000 	strle	r1, [r1, -r0]
    4384:	01000023 	tsteq	r0, r3, lsr #32
    4388:	01010aa3 	smlatbeq	r1, r3, sl, r0
    438c:	000006ed 	andeq	r0, r0, sp, ror #13
    4390:	001e6c11 	andseq	r6, lr, r1, lsl ip
    4394:	0aa20100 	beq	fe88479c <SCS_BASE+0x1e87679c>
    4398:	0000051e 	andeq	r0, r0, lr, lsl r5
    439c:	00232911 	eoreq	r2, r3, r1, lsl r9
    43a0:	0aa20100 	beq	fe8847a8 <SCS_BASE+0x1e8767a8>
    43a4:	00000041 	andeq	r0, r0, r1, asr #32
    43a8:	25581400 	ldrbcs	r1, [r8, #-1024]
    43ac:	7c010000 	stcvc	0, cr0, [r1], {0}
    43b0:	5001010c 	andpl	r0, r1, ip, lsl #2
    43b4:	11000007 	tstne	r0, r7
    43b8:	00001e6c 	andeq	r1, r0, ip, ror #28
    43bc:	1e0c7a01 	fmacsne	s14, s24, s2
    43c0:	11000005 	tstne	r0, r5
    43c4:	0000245b 	andeq	r2, r0, fp, asr r4
    43c8:	410c7a01 	tstmi	ip, r1, lsl #20
    43cc:	11000000 	tstne	r0, r0
    43d0:	000023eb 	andeq	r2, r0, fp, ror #7
    43d4:	410c7a01 	tstmi	ip, r1, lsl #20
    43d8:	11000000 	tstne	r0, r0
    43dc:	00002661 	andeq	r2, r0, r1, ror #12
    43e0:	410c7b01 	tstmi	ip, r1, lsl #22
    43e4:	12000000 	andne	r0, r0, #0	; 0x0
    43e8:	0000234c 	andeq	r2, r0, ip, asr #6
    43ec:	410c7d01 	tstmi	ip, r1, lsl #26
    43f0:	12000000 	andne	r0, r0, #0	; 0x0
    43f4:	0000201b 	andeq	r2, r0, fp, lsl r0
    43f8:	410c7d01 	tstmi	ip, r1, lsl #26
    43fc:	15000000 	strne	r0, [r0]
    4400:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4404:	410c7d01 	tstmi	ip, r1, lsl #26
    4408:	00000000 	andeq	r0, r0, r0
    440c:	1e920110 	mrcne	1, 4, r0, cr2, cr0, {0}
    4410:	bf010000 	svclt	0x00010000
    4414:	7801010a 	stmdavc	r1, {r1, r3, r8}
    4418:	11000007 	tstne	r0, r7
    441c:	00001e6c 	andeq	r1, r0, ip, ror #28
    4420:	1e0abe01 	cdpne	14, 0, cr11, cr10, cr1, {0}
    4424:	11000005 	tstne	r0, r5
    4428:	00002329 	andeq	r2, r0, r9, lsr #6
    442c:	410abe01 	tstmi	sl, r1, lsl #28
    4430:	00000000 	andeq	r0, r0, r0
    4434:	21d60116 	bicscs	r0, r6, r6, lsl r1
    4438:	c7010000 	strgt	r0, [r1, -r0]
    443c:	00495c01 	subeq	r5, r9, r1, lsl #24
    4440:	0049b008 	subeq	fp, r9, r8
    4444:	00166708 	andseq	r6, r6, r8, lsl #14
    4448:	0007b000 	andeq	fp, r7, r0
    444c:	1e6c1700 	cdpne	7, 6, cr1, cr12, cr0, {0}
    4450:	c6010000 	strgt	r0, [r1], -r0
    4454:	0000051e 	andeq	r0, r0, lr, lsl r5
    4458:	00001686 	andeq	r1, r0, r6, lsl #13
    445c:	00207417 	eoreq	r7, r0, r7, lsl r4
    4460:	b0c60100 	sbclt	r0, r6, r0, lsl #2
    4464:	a5000007 	strge	r0, [r0, #-7]
    4468:	00000016 	andeq	r0, r0, r6, lsl r0
    446c:	03730413 	cmneq	r3, #318767104	; 0x13000000
    4470:	01160000 	tsteq	r6, r0
    4474:	00001e01 	andeq	r1, r0, r1, lsl #28
    4478:	b001ee01 	andlt	lr, r1, r1, lsl #28
    447c:	60080049 	andvs	r0, r8, r9, asr #32
    4480:	c308004a 	movwgt	r0, #32842	; 0x804a
    4484:	1b000016 	blne	44e4 <__Stack_Size+0x40e4>
    4488:	17000008 	strne	r0, [r0, -r8]
    448c:	00001e6c 	andeq	r1, r0, ip, ror #28
    4490:	051eed01 	ldreq	lr, [lr, #-3329]
    4494:	16ee0000 	strbtne	r0, [lr], r0
    4498:	bc170000 	ldclt	0, cr0, [r7], {0}
    449c:	01000022 	tsteq	r0, r2, lsr #32
    44a0:	00081bed 	andeq	r1, r8, sp, ror #23
    44a4:	00170d00 	andseq	r0, r7, r0, lsl #26
    44a8:	24131800 	ldrcs	r1, [r3], #-2048
    44ac:	ef010000 	svc	0x00010000
    44b0:	00000041 	andeq	r0, r0, r1, asr #32
    44b4:	0000172b 	andeq	r1, r0, fp, lsr #14
    44b8:	00201b18 	eoreq	r1, r0, r8, lsl fp
    44bc:	41ef0100 	mvnmi	r0, r0, lsl #2
    44c0:	49000000 	stmdbmi	r0, {}
    44c4:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    44c8:	0000262c 	andeq	r2, r0, ip, lsr #12
    44cc:	0041ef01 	subeq	lr, r1, r1, lsl #30
    44d0:	179e0000 	ldrne	r0, [lr, r0]
    44d4:	13000000 	movwne	r0, #0	; 0x0
    44d8:	0003f704 	andeq	pc, r3, r4, lsl #14
    44dc:	d5011900 	strle	r1, [r1, #-2304]
    44e0:	0100001e 	tsteq	r0, lr, lsl r0
    44e4:	60010149 	andvs	r0, r1, r9, asr #2
    44e8:	1808004a 	stmdane	r8, {r1, r3, r6}
    44ec:	d208004b 	andle	r0, r8, #75	; 0x4b
    44f0:	8c000017 	stchi	0, cr0, [r0], {23}
    44f4:	1a000008 	bne	451c <__Stack_Size+0x411c>
    44f8:	00001e6c 	andeq	r1, r0, ip, ror #28
    44fc:	1e014801 	cdpne	8, 0, cr4, cr1, cr1, {0}
    4500:	fd000005 	stc2	0, cr0, [r0, #-20]
    4504:	1a000017 	bne	4568 <__Stack_Size+0x4168>
    4508:	000022bc 	strheq	r2, [r0], -ip
    450c:	1b014801 	blne	56518 <__Stack_Size+0x56118>
    4510:	1c000008 	stcne	0, cr0, [r0], {8}
    4514:	1b000018 	blne	457c <__Stack_Size+0x417c>
    4518:	00002413 	andeq	r2, r0, r3, lsl r4
    451c:	41014a01 	tstmi	r1, r1, lsl #20
    4520:	3a000000 	bcc	4528 <__Stack_Size+0x4128>
    4524:	1b000018 	blne	458c <__Stack_Size+0x418c>
    4528:	0000201b 	andeq	r2, r0, fp, lsl r0
    452c:	41014a01 	tstmi	r1, r1, lsl #20
    4530:	63000000 	movwvs	r0, #0	; 0x0
    4534:	1b000018 	blne	459c <__Stack_Size+0x419c>
    4538:	0000262c 	andeq	r2, r0, ip, lsr #12
    453c:	41014a01 	tstmi	r1, r1, lsl #20
    4540:	ad000000 	stcge	0, cr0, [r0]
    4544:	00000018 	andeq	r0, r0, r8, lsl r0
    4548:	25700119 	ldrbcs	r0, [r0, #-281]!
    454c:	a5010000 	strge	r0, [r1]
    4550:	4b180101 	blmi	60495c <__Stack_Size+0x60455c>
    4554:	4bcc0800 	blmi	ff30655c <SCS_BASE+0x1f2f855c>
    4558:	18e10800 	stmiane	r1!, {fp}^
    455c:	08f70000 	ldmeq	r7!, {}^
    4560:	6c1a0000 	ldcvs	0, cr0, [sl], {0}
    4564:	0100001e 	tsteq	r0, lr, lsl r0
    4568:	051e01a4 	ldreq	r0, [lr, #-420]
    456c:	190c0000 	stmdbne	ip, {}
    4570:	bc1a0000 	ldclt	0, cr0, [sl], {0}
    4574:	01000022 	tsteq	r0, r2, lsr #32
    4578:	081b01a4 	ldmdaeq	fp, {r2, r5, r7, r8}
    457c:	192b0000 	stmdbne	fp!, {}
    4580:	131b0000 	tstne	fp, #0	; 0x0
    4584:	01000024 	tsteq	r0, r4, lsr #32
    4588:	004101a6 	subeq	r0, r1, r6, lsr #3
    458c:	19490000 	stmdbne	r9, {}^
    4590:	1b1b0000 	blne	6c4598 <__Stack_Size+0x6c4198>
    4594:	01000020 	tsteq	r0, r0, lsr #32
    4598:	004101a6 	subeq	r0, r1, r6, lsr #3
    459c:	19670000 	stmdbne	r7!, {}^
    45a0:	2c1b0000 	ldccs	0, cr0, [fp], {0}
    45a4:	01000026 	tsteq	r0, r6, lsr #32
    45a8:	004101a6 	subeq	r0, r1, r6, lsr #3
    45ac:	19b10000 	ldmibne	r1!, {}
    45b0:	19000000 	stmdbne	r0, {}
    45b4:	00228d01 	eoreq	r8, r2, r1, lsl #26
    45b8:	02010100 	andeq	r0, r1, #0	; 0x0
    45bc:	004bcc01 	subeq	ip, fp, r1, lsl #24
    45c0:	004c6008 	subeq	r6, ip, r8
    45c4:	0019e508 	andseq	lr, r9, r8, lsl #10
    45c8:	00096200 	andeq	r6, r9, r0, lsl #4
    45cc:	1e6c1a00 	fmulsne	s3, s24, s0
    45d0:	00010000 	andeq	r0, r1, r0
    45d4:	00051e02 	andeq	r1, r5, r2, lsl #28
    45d8:	001a1000 	andseq	r1, sl, r0
    45dc:	22bc1a00 	adcscs	r1, ip, #0	; 0x0
    45e0:	00010000 	andeq	r0, r1, r0
    45e4:	00081b02 	andeq	r1, r8, r2, lsl #22
    45e8:	001a2f00 	andseq	r2, sl, r0, lsl #30
    45ec:	24131b00 	ldrcs	r1, [r3], #-2816
    45f0:	02010000 	andeq	r0, r1, #0	; 0x0
    45f4:	00004102 	andeq	r4, r0, r2, lsl #2
    45f8:	001a4d00 	andseq	r4, sl, r0, lsl #26
    45fc:	201b1b00 	andscs	r1, fp, r0, lsl #22
    4600:	02010000 	andeq	r0, r1, #0	; 0x0
    4604:	00004102 	andeq	r4, r0, r2, lsl #2
    4608:	001a7600 	andseq	r7, sl, r0, lsl #12
    460c:	262c1b00 	strtcs	r1, [ip], -r0, lsl #22
    4610:	02010000 	andeq	r0, r1, #0	; 0x0
    4614:	00004102 	andeq	r4, r0, r2, lsl #2
    4618:	001aab00 	andseq	sl, sl, r0, lsl #22
    461c:	01190000 	tsteq	r9, r0
    4620:	00002656 	andeq	r2, r0, r6, asr r6
    4624:	01024a01 	tsteq	r2, r1, lsl #20
    4628:	08004c60 	stmdaeq	r0, {r5, r6, sl, fp, lr}
    462c:	08004dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, lr}
    4630:	00001ad4 	ldrdeq	r1, [r0], -r4
    4634:	00000b28 	andeq	r0, r0, r8, lsr #22
    4638:	001e6c1a 	andseq	r6, lr, sl, lsl ip
    463c:	02490100 	subeq	r0, r9, #0	; 0x0
    4640:	0000051e 	andeq	r0, r0, lr, lsl r5
    4644:	00001af3 	strdeq	r1, [r0], -r3
    4648:	0022101a 	eoreq	r1, r2, sl, lsl r0
    464c:	02490100 	subeq	r0, r9, #0	; 0x0
    4650:	00000b28 	andeq	r0, r0, r8, lsr #22
    4654:	00001b11 	andeq	r1, r0, r1, lsl fp
    4658:	0005bb1c 	andeq	fp, r5, ip, lsl fp
    465c:	0000f800 	andeq	pc, r0, r0, lsl #16
    4660:	02560100 	subseq	r0, r6, #0	; 0x0
    4664:	000009d9 	ldrdeq	r0, [r0], -r9
    4668:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    466c:	05e11d00 	strbeq	r1, [r1, #3328]!
    4670:	d51d0000 	ldrle	r0, [sp]
    4674:	1d000005 	stcne	0, cr0, [r0, #-20]
    4678:	000005c9 	andeq	r0, r0, r9, asr #11
    467c:	0001181e 	andeq	r1, r1, lr, lsl r8
    4680:	05f91f00 	ldrbeq	r1, [r9, #3840]!
    4684:	1b2f0000 	blne	bc468c <__Stack_Size+0xbc428c>
    4688:	051f0000 	ldreq	r0, [pc, #0]	; 4690 <__Stack_Size+0x4290>
    468c:	42000006 	andmi	r0, r0, #6	; 0x6
    4690:	0000001b 	andeq	r0, r0, fp, lsl r0
    4694:	06122000 	ldreq	r2, [r2], -r0
    4698:	4ca60000 	stcmi	0, cr0, [r6]
    469c:	01380800 	teqeq	r8, r0, lsl #16
    46a0:	5b010000 	blpl	446a8 <__Stack_Size+0x442a8>
    46a4:	0009f802 	andeq	pc, r9, r2, lsl #16
    46a8:	062d1d00 	strteq	r1, [sp], -r0, lsl #26
    46ac:	211d0000 	tstcs	sp, r0
    46b0:	00000006 	andeq	r0, r0, r6
    46b4:	0005581c 	andeq	r5, r5, ip, lsl r8
    46b8:	00015000 	andeq	r5, r1, r0
    46bc:	02600100 	rsbeq	r0, r0, #0	; 0x0
    46c0:	00000a3a 	andeq	r0, r0, sl, lsr sl
    46c4:	00058a1d 	andeq	r8, r5, sp, lsl sl
    46c8:	057e1d00 	ldrbeq	r1, [lr, #-3328]!
    46cc:	721d0000 	andsvc	r0, sp, #0	; 0x0
    46d0:	1d000005 	stcne	0, cr0, [r0, #-20]
    46d4:	00000566 	andeq	r0, r0, r6, ror #10
    46d8:	0001701e 	andeq	r7, r1, lr, lsl r0
    46dc:	05961f00 	ldreq	r1, [r6, #3840]
    46e0:	1b550000 	blne	15446e8 <__Stack_Size+0x15442e8>
    46e4:	a21f0000 	andsge	r0, pc, #0	; 0x0
    46e8:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
    46ec:	2100001b 	tstcs	r0, fp, lsl r0
    46f0:	000005ae 	andeq	r0, r0, lr, lsr #11
    46f4:	3a200000 	bcc	8046fc <__Stack_Size+0x8042fc>
    46f8:	02000006 	andeq	r0, r0, #6	; 0x6
    46fc:	9008004d 	andls	r0, r8, sp, asr #32
    4700:	01000001 	tsteq	r0, r1
    4704:	0a590265 	beq	16450a0 <__Stack_Size+0x1644ca0>
    4708:	551d0000 	ldrpl	r0, [sp]
    470c:	1d000006 	stcne	0, cr0, [r0, #-24]
    4710:	00000649 	andeq	r0, r0, r9, asr #12
    4714:	06622200 	strbteq	r2, [r2], -r0, lsl #4
    4718:	4d2a0000 	stcmi	0, cr0, [sl]
    471c:	4d600800 	stclmi	8, cr0, [r0]
    4720:	6a010800 	bvs	46728 <__Stack_Size+0x46328>
    4724:	000aa302 	andeq	sl, sl, r2, lsl #6
    4728:	06941d00 	ldreq	r1, [r4], r0, lsl #26
    472c:	881d0000 	ldmdahi	sp, {}
    4730:	1d000006 	stcne	0, cr0, [r0, #-24]
    4734:	0000067c 	andeq	r0, r0, ip, ror r6
    4738:	0006701d 	andeq	r7, r6, sp, lsl r0
    473c:	4d2a2300 	stcmi	3, cr2, [sl]
    4740:	4d600800 	stclmi	8, cr0, [r0]
    4744:	a01f0800 	andsge	r0, pc, r0, lsl #16
    4748:	91000006 	tstls	r0, r6
    474c:	1f00001b 	svcne	0x0000001b
    4750:	000006ac 	andeq	r0, r0, ip, lsr #13
    4754:	00001ba4 	andeq	r1, r0, r4, lsr #23
    4758:	0006b821 	andeq	fp, r6, r1, lsr #16
    475c:	20000000 	andcs	r0, r0, r0
    4760:	000006c5 	andeq	r0, r0, r5, asr #13
    4764:	08004d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, lr}
    4768:	000001a8 	andeq	r0, r0, r8, lsr #3
    476c:	c2026f01 	andgt	r6, r2, #4	; 0x4
    4770:	1d00000a 	stcne	0, cr0, [r0, #-40]
    4774:	000006e0 	andeq	r0, r0, r0, ror #13
    4778:	0006d41d 	andeq	sp, r6, sp, lsl r4
    477c:	ed220000 	stc	0, cr0, [r2]
    4780:	76000006 	strvc	r0, [r0], -r6
    4784:	b008004d 	andlt	r0, r8, sp, asr #32
    4788:	0108004d 	tsteq	r8, sp, asr #32
    478c:	0b0c0274 	bleq	305164 <__Stack_Size+0x304d64>
    4790:	1f1d0000 	svcne	0x001d0000
    4794:	1d000007 	stcne	0, cr0, [r0, #-28]
    4798:	00000713 	andeq	r0, r0, r3, lsl r7
    479c:	0007071d 	andeq	r0, r7, sp, lsl r7
    47a0:	06fb1d00 	ldrbteq	r1, [fp], r0, lsl #26
    47a4:	76230000 	strtvc	r0, [r3], -r0
    47a8:	b008004d 	andlt	r0, r8, sp, asr #32
    47ac:	1f08004d 	svcne	0x0008004d
    47b0:	0000072b 	andeq	r0, r0, fp, lsr #14
    47b4:	00001bb7 	strheq	r1, [r0], -r7
    47b8:	0007371f 	andeq	r3, r7, pc, lsl r7
    47bc:	001bca00 	andseq	ip, fp, r0, lsl #20
    47c0:	07432100 	strbeq	r2, [r3, -r0, lsl #2]
    47c4:	00000000 	andeq	r0, r0, r0
    47c8:	00075024 	andeq	r5, r7, r4, lsr #32
    47cc:	004db000 	subeq	fp, sp, r0
    47d0:	0001c008 	andeq	ip, r1, r8
    47d4:	02790100 	rsbseq	r0, r9, #0	; 0x0
    47d8:	00076b1d 	andeq	r6, r7, sp, lsl fp
    47dc:	075f1d00 	ldrbeq	r1, [pc, -r0, lsl #26]
    47e0:	00000000 	andeq	r0, r0, r0
    47e4:	04510413 	ldrbeq	r0, [r1], #-1043
    47e8:	01190000 	tsteq	r9, r0
    47ec:	000025f5 	strdeq	r2, [r0], -r5
    47f0:	01028b01 	tsteq	r2, r1, lsl #22
    47f4:	08004dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, lr}
    47f8:	08004f26 	stmdaeq	r0, {r1, r2, r5, r8, r9, sl, fp, lr}
    47fc:	00001bdd 	ldrdeq	r1, [r0], -sp
    4800:	00000d17 	andeq	r0, r0, r7, lsl sp
    4804:	001e6c25 	andseq	r6, lr, r5, lsr #24
    4808:	028a0100 	addeq	r0, sl, #0	; 0x0
    480c:	0000051e 	andeq	r0, r0, lr, lsl r5
    4810:	101a5001 	andsne	r5, sl, r1
    4814:	01000022 	tsteq	r0, r2, lsr #32
    4818:	0b28028a 	bleq	a05248 <__Stack_Size+0xa04e48>
    481c:	1bfc0000 	blne	fff04824 <SCS_BASE+0x1fef6824>
    4820:	7d260000 	stcvc	0, cr0, [r6]
    4824:	01000024 	tsteq	r0, r4, lsr #32
    4828:	0041028c 	subeq	r0, r1, ip, lsl #5
    482c:	57010000 	strpl	r0, [r1, -r0]
    4830:	00238426 	eoreq	r8, r3, r6, lsr #8
    4834:	028d0100 	addeq	r0, sp, #0	; 0x0
    4838:	00000041 	andeq	r0, r0, r1, asr #32
    483c:	bb225601 	bllt	89a048 <__Stack_Size+0x899c48>
    4840:	f0000005 	undefined instruction 0xf0000005
    4844:	2208004d 	andcs	r0, r8, #77	; 0x4d
    4848:	0108004e 	tsteq	r8, lr, asr #32
    484c:	0bc702a9 	bleq	ff1c52f8 <SCS_BASE+0x1f1b72f8>
    4850:	ed1d0000 	ldc	0, cr0, [sp]
    4854:	1d000005 	stcne	0, cr0, [r0, #-20]
    4858:	000005e1 	andeq	r0, r0, r1, ror #11
    485c:	0005d51d 	andeq	sp, r5, sp, lsl r5
    4860:	05c91d00 	strbeq	r1, [r9, #3328]
    4864:	f0230000 	undefined instruction 0xf0230000
    4868:	2208004d 	andcs	r0, r8, #77	; 0x4d
    486c:	1f08004e 	svcne	0x0008004e
    4870:	000005f9 	strdeq	r0, [r0], -r9
    4874:	00001c1a 	andeq	r1, r0, sl, lsl ip
    4878:	0006051f 	andeq	r0, r6, pc, lsl r5
    487c:	001c2d00 	andseq	r2, ip, r0, lsl #26
    4880:	20000000 	andcs	r0, r0, r0
    4884:	00000612 	andeq	r0, r0, r2, lsl r6
    4888:	08004e22 	stmdaeq	r0, {r1, r5, r9, sl, fp, lr}
    488c:	000001d8 	ldrdeq	r0, [r0], -r8
    4890:	e602ad01 	str	sl, [r2], -r1, lsl #26
    4894:	1d00000b 	stcne	0, cr0, [r0, #-44]
    4898:	0000062d 	andeq	r0, r0, sp, lsr #12
    489c:	0006211d 	andeq	r2, r6, sp, lsl r1
    48a0:	58220000 	stmdapl	r2!, {}
    48a4:	3a000005 	bcc	48c0 <__Stack_Size+0x44c0>
    48a8:	7008004e 	andvc	r0, r8, lr, asr #32
    48ac:	0108004e 	tsteq	r8, lr, asr #32
    48b0:	0c3002b0 	lfmeq	f0, 4, [r0], #-704
    48b4:	8a1d0000 	bhi	7448bc <__Stack_Size+0x7444bc>
    48b8:	1d000005 	stcne	0, cr0, [r0, #-20]
    48bc:	0000057e 	andeq	r0, r0, lr, ror r5
    48c0:	0005721d 	andeq	r7, r5, sp, lsl r2
    48c4:	05661d00 	strbeq	r1, [r6, #-3328]!
    48c8:	3a230000 	bcc	8c48d0 <__Stack_Size+0x8c44d0>
    48cc:	7008004e 	andvc	r0, r8, lr, asr #32
    48d0:	1f08004e 	svcne	0x0008004e
    48d4:	00000596 	muleq	r0, r6, r5
    48d8:	00001c40 	andeq	r1, r0, r0, asr #24
    48dc:	0005a21f 	andeq	sl, r5, pc, lsl r2
    48e0:	001c5e00 	andseq	r5, ip, r0, lsl #28
    48e4:	05ae2100 	streq	r2, [lr, #256]!
    48e8:	00000000 	andeq	r0, r0, r0
    48ec:	00063a22 	andeq	r3, r6, r2, lsr #20
    48f0:	004e7000 	subeq	r7, lr, r0
    48f4:	004e8808 	subeq	r8, lr, r8, lsl #16
    48f8:	02b30108 	adcseq	r0, r3, #2	; 0x2
    48fc:	00000c4f 	andeq	r0, r0, pc, asr #24
    4900:	0006551d 	andeq	r5, r6, sp, lsl r5
    4904:	06491d00 	strbeq	r1, [r9], -r0, lsl #26
    4908:	22000000 	andcs	r0, r0, #0	; 0x0
    490c:	00000558 	andeq	r0, r0, r8, asr r5
    4910:	08004e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, lr}
    4914:	08004ec2 	stmdaeq	r0, {r1, r6, r7, r9, sl, fp, lr}
    4918:	9902b801 	stmdbls	r2, {r0, fp, ip, sp, pc}
    491c:	1d00000c 	stcne	0, cr0, [r0, #-48]
    4920:	0000058a 	andeq	r0, r0, sl, lsl #11
    4924:	00057e1d 	andeq	r7, r5, sp, lsl lr
    4928:	05721d00 	ldrbeq	r1, [r2, #-3328]!
    492c:	661d0000 	ldrvs	r0, [sp], -r0
    4930:	23000005 	movwcs	r0, #5	; 0x5
    4934:	08004e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, lr}
    4938:	08004ec2 	stmdaeq	r0, {r1, r6, r7, r9, sl, fp, lr}
    493c:	0005961f 	andeq	r9, r5, pc, lsl r6
    4940:	001c7c00 	andseq	r7, ip, r0, lsl #24
    4944:	05a21f00 	streq	r1, [r2, #3840]!
    4948:	1ca50000 	stcne	0, cr0, [r5]
    494c:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    4950:	00000005 	andeq	r0, r0, r5
    4954:	063a2000 	ldrteq	r2, [sl], -r0
    4958:	4ec20000 	cdpmi	0, 12, cr0, cr2, cr0, {0}
    495c:	01f00800 	mvnseq	r0, r0, lsl #16
    4960:	bc010000 	stclt	0, cr0, [r1], {0}
    4964:	000cb802 	andeq	fp, ip, r2, lsl #16
    4968:	06551d00 	ldrbeq	r1, [r5], -r0, lsl #26
    496c:	491d0000 	ldmdbmi	sp, {}
    4970:	00000006 	andeq	r0, r0, r6
    4974:	0005bb22 	andeq	fp, r5, r2, lsr #22
    4978:	004ede00 	subeq	sp, lr, r0, lsl #28
    497c:	004f1008 	subeq	r1, pc, r8
    4980:	02bf0108 	adcseq	r0, pc, #2	; 0x2
    4984:	00000cfb 	strdeq	r0, [r0], -fp
    4988:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    498c:	05e11d00 	strbeq	r1, [r1, #3328]!
    4990:	d51d0000 	ldrle	r0, [sp]
    4994:	1d000005 	stcne	0, cr0, [r0, #-20]
    4998:	000005c9 	andeq	r0, r0, r9, asr #11
    499c:	004ede23 	subeq	sp, lr, r3, lsr #28
    49a0:	004f1008 	subeq	r1, pc, r8
    49a4:	05f91f08 	ldrbeq	r1, [r9, #3848]!
    49a8:	1cb80000 	ldcne	0, cr0, [r8]
    49ac:	05270000 	streq	r0, [r7]!
    49b0:	01000006 	tsteq	r0, r6
    49b4:	28000052 	stmdacs	r0, {r1, r4, r6}
    49b8:	00000612 	andeq	r0, r0, r2, lsl r6
    49bc:	08004f10 	stmdaeq	r0, {r4, r8, r9, sl, fp, lr}
    49c0:	08004f24 	stmdaeq	r0, {r2, r5, r8, r9, sl, fp, lr}
    49c4:	1d02c201 	sfmne	f4, 1, [r2, #-4]
    49c8:	0000062d 	andeq	r0, r0, sp, lsr #12
    49cc:	0006211d 	andeq	r2, r6, sp, lsl r1
    49d0:	29000000 	stmdbcs	r0, {}
    49d4:	00249001 	eoreq	r9, r4, r1
    49d8:	02d20100 	sbcseq	r0, r2, #0	; 0x0
    49dc:	004f2801 	subeq	r2, pc, r1, lsl #16
    49e0:	004f4a08 	subeq	r4, pc, r8, lsl #20
    49e4:	4c5d0108 	ldfmie	f0, [sp], {8}
    49e8:	2500000d 	strcs	r0, [r0, #-13]
    49ec:	00001e6c 	andeq	r1, r0, ip, ror #28
    49f0:	1e02d101 	mvfnes	f5, f1
    49f4:	01000005 	tsteq	r0, r5
    49f8:	20082550 	andcs	r2, r8, r0, asr r5
    49fc:	d1010000 	tstle	r1, r0
    4a00:	000d4c02 	andeq	r4, sp, r2, lsl #24
    4a04:	00510100 	subseq	r0, r1, r0, lsl #2
    4a08:	04c70413 	strbeq	r0, [r7], #1043
    4a0c:	01290000 	teqeq	r9, r0
    4a10:	00002520 	andeq	r2, r0, r0, lsr #10
    4a14:	0102ef01 	tsteq	r2, r1, lsl #30
    4a18:	08004f4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, fp, lr}
    4a1c:	08004f62 	stmdaeq	r0, {r1, r5, r6, r8, r9, sl, fp, lr}
    4a20:	0d795d01 	ldcleq	13, cr5, [r9, #-4]!
    4a24:	74250000 	strtvc	r0, [r5]
    4a28:	01000020 	tsteq	r0, r0, lsr #32
    4a2c:	07b002ee 	ldreq	r0, [r0, lr, ror #5]!
    4a30:	50010000 	andpl	r0, r1, r0
    4a34:	b2012900 	andlt	r2, r1, #0	; 0x0
    4a38:	0100001d 	tsteq	r0, sp, lsl r0
    4a3c:	64010301 	strvs	r0, [r1], #-769
    4a40:	7a08004f 	bvc	204b84 <__Stack_Size+0x204784>
    4a44:	0108004f 	tsteq	r8, pc, asr #32
    4a48:	000da05d 	andeq	sl, sp, sp, asr r0
    4a4c:	22bc2500 	adcscs	r2, ip, #0	; 0x0
    4a50:	00010000 	andeq	r0, r1, r0
    4a54:	00081b03 	andeq	r1, r8, r3, lsl #22
    4a58:	00500100 	subseq	r0, r0, r0, lsl #2
    4a5c:	1c3c0129 	ldfnes	f0, [ip], #-164
    4a60:	16010000 	strne	r0, [r1], -r0
    4a64:	4f7c0103 	svcmi	0x007c0103
    4a68:	4f940800 	svcmi	0x00940800
    4a6c:	5d010800 	stcpl	8, cr0, [r1]
    4a70:	00000dc7 	andeq	r0, r0, r7, asr #27
    4a74:	00221025 	eoreq	r1, r2, r5, lsr #32
    4a78:	03150100 	tsteq	r5, #0	; 0x0
    4a7c:	00000b28 	andeq	r0, r0, r8, lsr #22
    4a80:	29005001 	stmdbcs	r0, {r0, ip, lr}
    4a84:	0025a901 	eoreq	sl, r5, r1, lsl #18
    4a88:	03280100 	teqeq	r8, #0	; 0x0
    4a8c:	004f9401 	subeq	r9, pc, r1, lsl #8
    4a90:	004fa808 	subeq	sl, pc, r8, lsl #16
    4a94:	ee5d0108 	rdfe	f0, f5, #0.0
    4a98:	2500000d 	strcs	r0, [r0, #-13]
    4a9c:	00002008 	andeq	r2, r0, r8
    4aa0:	4c032701 	stcmi	7, cr2, [r3], {1}
    4aa4:	0100000d 	tsteq	r0, sp
    4aa8:	01290050 	qsubeq	r0, r0, r9
    4aac:	0000264e 	andeq	r2, r0, lr, asr #12
    4ab0:	01033d01 	tsteq	r3, r1, lsl #26
    4ab4:	08004fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp, lr}
    4ab8:	08004fc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, sl, fp, lr}
    4abc:	0e235d01 	cdpeq	13, 2, cr5, cr3, cr1, {0}
    4ac0:	6c250000 	stcvs	0, cr0, [r5]
    4ac4:	0100001e 	tsteq	r0, lr, lsl r0
    4ac8:	051e033c 	ldreq	r0, [lr, #-828]
    4acc:	50010000 	andpl	r0, r1, r0
    4ad0:	000d1725 	andeq	r1, sp, r5, lsr #14
    4ad4:	033c0100 	teqeq	ip, #0	; 0x0
    4ad8:	000000a9 	andeq	r0, r0, r9, lsr #1
    4adc:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    4ae0:	00246a01 	eoreq	r6, r4, r1, lsl #20
    4ae4:	03580100 	cmpeq	r8, #0	; 0x0
    4ae8:	004fc401 	subeq	ip, pc, r1, lsl #8
    4aec:	004fe008 	subeq	lr, pc, r8
    4af0:	585d0108 	ldmdapl	sp, {r3, r8}^
    4af4:	2500000e 	strcs	r0, [r0, #-14]
    4af8:	00001e6c 	andeq	r1, r0, ip, ror #28
    4afc:	1e035701 	cdpne	7, 0, cr5, cr3, cr1, {0}
    4b00:	01000005 	tsteq	r0, r5
    4b04:	0d172550 	cfldr32eq	mvfx2, [r7, #-320]
    4b08:	57010000 	strpl	r0, [r1, -r0]
    4b0c:	0000a903 	andeq	sl, r0, r3, lsl #18
    4b10:	00510100 	subseq	r0, r1, r0, lsl #2
    4b14:	25370129 	ldrcs	r0, [r7, #-297]!
    4b18:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    4b1c:	4fe00103 	svcmi	0x00e00103
    4b20:	4ff80800 	svcmi	0x00f80800
    4b24:	5d010800 	stcpl	8, cr0, [r1]
    4b28:	00000e9b 	muleq	r0, fp, lr
    4b2c:	001e6c25 	andseq	r6, lr, r5, lsr #24
    4b30:	037d0100 	cmneq	sp, #0	; 0x0
    4b34:	0000051e 	andeq	r0, r0, lr, lsl r5
    4b38:	33255001 	teqcc	r5, #1	; 0x1
    4b3c:	01000026 	tsteq	r0, r6, lsr #32
    4b40:	0041037d 	subeq	r0, r1, sp, ror r3
    4b44:	51010000 	tstpl	r1, r0
    4b48:	000d1725 	andeq	r1, sp, r5, lsr #14
    4b4c:	037d0100 	cmneq	sp, #0	; 0x0
    4b50:	000000a9 	andeq	r0, r0, r9, lsr #1
    4b54:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    4b58:	00215e01 	eoreq	r5, r1, r1, lsl #28
    4b5c:	03a10100 	undefined instruction 0x03a10100
    4b60:	004ff801 	subeq	pc, pc, r1, lsl #16
    4b64:	004ffc08 	subeq	pc, pc, r8, lsl #24
    4b68:	d05d0108 	subsle	r0, sp, r8, lsl #2
    4b6c:	2500000e 	strcs	r0, [r0, #-14]
    4b70:	00001e6c 	andeq	r1, r0, ip, ror #28
    4b74:	1e03a001 	cdpne	0, 0, cr10, cr3, cr1, {0}
    4b78:	01000005 	tsteq	r0, r5
    4b7c:	23332550 	teqcs	r3, #335544320	; 0x14000000
    4b80:	a0010000 	andge	r0, r1, r0
    4b84:	00004103 	andeq	r4, r0, r3, lsl #2
    4b88:	00510100 	subseq	r0, r1, r0, lsl #2
    4b8c:	1fc30129 	svcne	0x00c30129
    4b90:	c0010000 	andgt	r0, r1, r0
    4b94:	4ffc0103 	svcmi	0x00fc0103
    4b98:	50040800 	andpl	r0, r4, r0, lsl #16
    4b9c:	5d010800 	stcpl	8, cr0, [r1]
    4ba0:	00000f15 	andeq	r0, r0, r5, lsl pc
    4ba4:	001e6c25 	andseq	r6, lr, r5, lsr #24
    4ba8:	03bf0100 	undefined instruction 0x03bf0100
    4bac:	0000051e 	andeq	r0, r0, lr, lsl r5
    4bb0:	54255001 	strtpl	r5, [r5], #-1
    4bb4:	0100001d 	tsteq	r0, sp, lsl r0
    4bb8:	004103bf 	strheq	r0, [r1], #-63
    4bbc:	51010000 	tstpl	r1, r0
    4bc0:	001f3e1a 	andseq	r3, pc, sl, lsl lr
    4bc4:	03bf0100 	undefined instruction 0x03bf0100
    4bc8:	00000041 	andeq	r0, r0, r1, asr #32
    4bcc:	00001ccb 	andeq	r1, r0, fp, asr #25
    4bd0:	15012900 	strne	r2, [r1, #-2304]
    4bd4:	01000025 	tsteq	r0, r5, lsr #32
    4bd8:	040103dd 	streq	r0, [r1], #-989
    4bdc:	1c080050 	stcne	0, cr0, [r8], {80}
    4be0:	01080050 	qaddeq	r0, r0, r8
    4be4:	000f585d 	andeq	r5, pc, sp, asr r8
    4be8:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    4bec:	dc010000 	stcle	0, cr0, [r1], {0}
    4bf0:	00051e03 	andeq	r1, r5, r3, lsl #28
    4bf4:	25500100 	ldrbcs	r0, [r0, #-256]
    4bf8:	000020c0 	andeq	r2, r0, r0, asr #1
    4bfc:	4103dc01 	tstmi	r3, r1, lsl #24
    4c00:	01000000 	tsteq	r0, r0
    4c04:	0d172551 	cfldr32eq	mvfx2, [r7, #-324]
    4c08:	dc010000 	stcle	0, cr0, [r1], {0}
    4c0c:	0000a903 	andeq	sl, r0, r3, lsl #18
    4c10:	00520100 	subseq	r0, r2, r0, lsl #2
    4c14:	23980129 	orrscs	r0, r8, #1073741834	; 0x4000000a
    4c18:	f9010000 	undefined instruction 0xf9010000
    4c1c:	501c0103 	andspl	r0, ip, r3, lsl #2
    4c20:	502a0800 	eorpl	r0, sl, r0, lsl #16
    4c24:	5d010800 	stcpl	8, cr0, [r1]
    4c28:	00000f7f 	andeq	r0, r0, pc, ror pc
    4c2c:	001e6c25 	andseq	r6, lr, r5, lsr #24
    4c30:	03f80100 	mvnseq	r0, #0	; 0x0
    4c34:	0000051e 	andeq	r0, r0, lr, lsl r5
    4c38:	29005001 	stmdbcs	r0, {r0, ip, lr}
    4c3c:	001f9101 	andseq	r9, pc, r1, lsl #2
    4c40:	040f0100 	streq	r0, [pc], #256	; 4c48 <__Stack_Size+0x4848>
    4c44:	00502c01 	subseq	r2, r0, r1, lsl #24
    4c48:	00504608 	subseq	r4, r0, r8, lsl #12
    4c4c:	e45d0108 	ldrb	r0, [sp], #-264
    4c50:	2500000f 	strcs	r0, [r0, #-15]
    4c54:	00001e6c 	andeq	r1, r0, ip, ror #28
    4c58:	1e040e01 	cdpne	14, 0, cr0, cr4, cr1, {0}
    4c5c:	01000005 	tsteq	r0, r5
    4c60:	1d3d1a50 	fldmdbsne	sp!, {s2-s81}
    4c64:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    4c68:	00004104 	andeq	r4, r0, r4, lsl #2
    4c6c:	001cde00 	andseq	sp, ip, r0, lsl #28
    4c70:	05242800 	streq	r2, [r4, #-2048]!
    4c74:	502c0000 	eorpl	r0, ip, r0
    4c78:	503a0800 	eorspl	r0, sl, r0, lsl #16
    4c7c:	15010800 	strne	r0, [r1, #-2048]
    4c80:	053f1d04 	ldreq	r1, [pc, #-3332]!	; 3f84 <__Stack_Size+0x3b84>
    4c84:	331d0000 	tstcc	sp, #0	; 0x0
    4c88:	23000005 	movwcs	r0, #5	; 0x5
    4c8c:	0800502c 	stmdaeq	r0, {r2, r3, r5, ip, lr}
    4c90:	0800503a 	stmdaeq	r0, {r1, r3, r4, r5, ip, lr}
    4c94:	00054b1f 	andeq	r4, r5, pc, lsl fp
    4c98:	001cf100 	andseq	pc, ip, r0, lsl #2
    4c9c:	00000000 	andeq	r0, r0, r0
    4ca0:	24af0119 	strtcs	r0, [pc], #281	; 4ca8 <__Stack_Size+0x48a8>
    4ca4:	2f010000 	svccs	0x00010000
    4ca8:	50480104 	subpl	r0, r8, r4, lsl #2
    4cac:	50da0800 	sbcspl	r0, sl, r0, lsl #16
    4cb0:	1d0f0800 	stcne	8, cr0, [pc]
    4cb4:	10f80000 	rscsne	r0, r8, r0
    4cb8:	6c250000 	stcvs	0, cr0, [r5]
    4cbc:	0100001e 	tsteq	r0, lr, lsl r0
    4cc0:	051e042d 	ldreq	r0, [lr, #-1069]
    4cc4:	50010000 	andpl	r0, r1, r0
    4cc8:	0021bd1a 	eoreq	fp, r1, sl, lsl sp
    4ccc:	042d0100 	strteq	r0, [sp], #-256
    4cd0:	00000041 	andeq	r0, r0, r1, asr #32
    4cd4:	00001d2e 	andeq	r1, r0, lr, lsr #26
    4cd8:	00245b1a 	eoreq	r5, r4, sl, lsl fp
    4cdc:	042e0100 	strteq	r0, [lr], #-256
    4ce0:	00000041 	andeq	r0, r0, r1, asr #32
    4ce4:	00001d4c 	andeq	r1, r0, ip, asr #26
    4ce8:	0026651a 	eoreq	r6, r6, sl, lsl r5
    4cec:	042e0100 	strteq	r0, [lr], #-256
    4cf0:	00000041 	andeq	r0, r0, r1, asr #32
    4cf4:	00001d6a 	andeq	r1, r0, sl, ror #26
    4cf8:	00055822 	andeq	r5, r5, r2, lsr #16
    4cfc:	00505400 	subseq	r5, r0, r0, lsl #8
    4d00:	00508a08 	subseq	r8, r0, r8, lsl #20
    4d04:	04390108 	ldrteq	r0, [r9], #-264
    4d08:	00001086 	andeq	r1, r0, r6, lsl #1
    4d0c:	00058a1d 	andeq	r8, r5, sp, lsl sl
    4d10:	057e1d00 	ldrbeq	r1, [lr, #-3328]!
    4d14:	721d0000 	andsvc	r0, sp, #0	; 0x0
    4d18:	1d000005 	stcne	0, cr0, [r0, #-20]
    4d1c:	00000566 	andeq	r0, r0, r6, ror #10
    4d20:	00505423 	subseq	r5, r0, r3, lsr #8
    4d24:	00508a08 	subseq	r8, r0, r8, lsl #20
    4d28:	05961f08 	ldreq	r1, [r6, #3848]
    4d2c:	1d880000 	stcne	0, cr0, [r8]
    4d30:	a21f0000 	andsge	r0, pc, #0	; 0x0
    4d34:	b1000005 	tstlt	r0, r5
    4d38:	2100001d 	tstcs	r0, sp, lsl r0
    4d3c:	000005ae 	andeq	r0, r0, lr, lsr #11
    4d40:	bb220000 	bllt	884d48 <__Stack_Size+0x884948>
    4d44:	8a000005 	bhi	4d60 <__Stack_Size+0x4960>
    4d48:	be080050 	mcrlt	0, 0, r0, cr8, cr0, {2}
    4d4c:	01080050 	qaddeq	r0, r0, r8
    4d50:	10c9043d 	sbcne	r0, r9, sp, lsr r4
    4d54:	ed1d0000 	ldc	0, cr0, [sp]
    4d58:	1d000005 	stcne	0, cr0, [r0, #-20]
    4d5c:	000005e1 	andeq	r0, r0, r1, ror #11
    4d60:	0005d51d 	andeq	sp, r5, sp, lsl r5
    4d64:	05c91d00 	strbeq	r1, [r9, #3328]
    4d68:	8a230000 	bhi	8c4d70 <__Stack_Size+0x8c4970>
    4d6c:	be080050 	mcrlt	0, 0, r0, cr8, cr0, {2}
    4d70:	1f080050 	svcne	0x00080050
    4d74:	000005f9 	strdeq	r0, [r0], -r9
    4d78:	00001dcf 	andeq	r1, r0, pc, asr #27
    4d7c:	00060527 	andeq	r0, r6, r7, lsr #10
    4d80:	00520100 	subseq	r0, r2, r0, lsl #2
    4d84:	05242800 	streq	r2, [r4, #-2048]!
    4d88:	50be0000 	adcspl	r0, lr, r0
    4d8c:	50ce0800 	sbcpl	r0, lr, r0, lsl #16
    4d90:	41010800 	tstmi	r1, r0, lsl #16
    4d94:	053f1d04 	ldreq	r1, [pc, #-3332]!	; 4098 <__Stack_Size+0x3c98>
    4d98:	331d0000 	tstcc	sp, #0	; 0x0
    4d9c:	23000005 	movwcs	r0, #5	; 0x5
    4da0:	080050be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, ip, lr}
    4da4:	080050ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, ip, lr}
    4da8:	00054b1f 	andeq	r4, r5, pc, lsl fp
    4dac:	001de200 	andseq	lr, sp, r0, lsl #4
    4db0:	00000000 	andeq	r0, r0, r0
    4db4:	23fb0129 	mvnscs	r0, #1073741834	; 0x4000000a
    4db8:	5d010000 	stcpl	0, cr0, [r1]
    4dbc:	50dc0104 	sbcspl	r0, ip, r4, lsl #2
    4dc0:	51040800 	tstpl	r4, r0, lsl #16
    4dc4:	5d010800 	stcpl	8, cr0, [r1]
    4dc8:	00001193 	muleq	r0, r3, r1
    4dcc:	001e6c25 	andseq	r6, lr, r5, lsr #24
    4dd0:	045b0100 	ldrbeq	r0, [fp], #-256
    4dd4:	0000051e 	andeq	r0, r0, lr, lsl r5
    4dd8:	601a5001 	andsvs	r5, sl, r1
    4ddc:	0100001d 	tsteq	r0, sp, lsl r0
    4de0:	0041045b 	subeq	r0, r1, fp, asr r4
    4de4:	1df50000 	ldclne	0, cr0, [r5]
    4de8:	e21a0000 	ands	r0, sl, #0	; 0x0
    4dec:	01000025 	tsteq	r0, r5, lsr #32
    4df0:	0041045b 	subeq	r0, r1, fp, asr r4
    4df4:	1e080000 	cdpne	0, 0, cr0, cr8, cr0, {0}
    4df8:	281a0000 	ldmdacs	sl, {}
    4dfc:	01000021 	tsteq	r0, r1, lsr #32
    4e00:	0041045c 	subeq	r0, r1, ip, asr r4
    4e04:	1e1b0000 	wxorne	wr0, wr11, wr0
    4e08:	52260000 	eorpl	r0, r6, #0	; 0x0
    4e0c:	0100001e 	tsteq	r0, lr, lsl r0
    4e10:	0041045e 	subeq	r0, r1, lr, asr r4
    4e14:	53010000 	movwpl	r0, #4096	; 0x1000
    4e18:	0004d228 	andeq	sp, r4, r8, lsr #4
    4e1c:	0050dc00 	subseq	sp, r0, r0, lsl #24
    4e20:	0050f208 	subseq	pc, r0, r8, lsl #4
    4e24:	04670108 	strbteq	r0, [r7], #-264
    4e28:	0005051d 	andeq	r0, r5, sp, lsl r5
    4e2c:	04f91d00 	ldrbteq	r1, [r9], #3328
    4e30:	ed1d0000 	ldc	0, cr0, [sp]
    4e34:	1d000004 	stcne	0, cr0, [r0, #-16]
    4e38:	000004e1 	andeq	r0, r0, r1, ror #9
    4e3c:	0050dc23 	subseq	sp, r0, r3, lsr #24
    4e40:	0050f208 	subseq	pc, r0, r8, lsl #4
    4e44:	05112708 	ldreq	r2, [r1, #-1800]
    4e48:	52010000 	andpl	r0, r1, #0	; 0x0
    4e4c:	29000000 	stmdbcs	r0, {}
    4e50:	001ee101 	andseq	lr, lr, r1, lsl #2
    4e54:	048f0100 	streq	r0, [pc], #256	; 4e5c <__Stack_Size+0x4a5c>
    4e58:	00510401 	subseq	r0, r1, r1, lsl #8
    4e5c:	00512608 	subseq	r2, r1, r8, lsl #12
    4e60:	205d0108 	subscs	r0, sp, r8, lsl #2
    4e64:	25000012 	strcs	r0, [r0, #-18]
    4e68:	00001e6c 	andeq	r1, r0, ip, ror #28
    4e6c:	1e048d01 	cdpne	13, 0, cr8, cr4, cr1, {0}
    4e70:	01000005 	tsteq	r0, r5
    4e74:	1d601a50 	fstmdbsne	r0!, {s3-s82}
    4e78:	8d010000 	stchi	0, cr0, [r1]
    4e7c:	00004104 	andeq	r4, r0, r4, lsl #2
    4e80:	001e2e00 	andseq	r2, lr, r0, lsl #28
    4e84:	25e21a00 	strbcs	r1, [r2, #2560]!
    4e88:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    4e8c:	00004104 	andeq	r4, r0, r4, lsl #2
    4e90:	001e4100 	andseq	r4, lr, r0, lsl #2
    4e94:	21281a00 	teqcs	r8, r0, lsl #20
    4e98:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    4e9c:	00004104 	andeq	r4, r0, r4, lsl #2
    4ea0:	001e5400 	andseq	r5, lr, r0, lsl #8
    4ea4:	04d22800 	ldrbeq	r2, [r2], #2048
    4ea8:	51040000 	tstpl	r4, r0
    4eac:	511a0800 	tstpl	sl, r0, lsl #16
    4eb0:	97010800 	strls	r0, [r1, -r0, lsl #16]
    4eb4:	05051d04 	streq	r1, [r5, #-3332]
    4eb8:	f91d0000 	undefined instruction 0xf91d0000
    4ebc:	1d000004 	stcne	0, cr0, [r0, #-16]
    4ec0:	000004ed 	andeq	r0, r0, sp, ror #9
    4ec4:	0004e11d 	andeq	lr, r4, sp, lsl r1
    4ec8:	51042300 	tstpl	r4, r0, lsl #6
    4ecc:	511a0800 	tstpl	sl, r0, lsl #16
    4ed0:	11270800 	teqne	r7, r0, lsl #16
    4ed4:	01000005 	tsteq	r0, r5
    4ed8:	00000052 	andeq	r0, r0, r2, asr r0
    4edc:	0004d22a 	andeq	sp, r4, sl, lsr #4
    4ee0:	00512800 	subseq	r2, r1, r0, lsl #16
    4ee4:	00514008 	subseq	r4, r1, r8
    4ee8:	5b5d0108 	blpl	1745310 <__Stack_Size+0x1744f10>
    4eec:	2b000012 	blcs	4f3c <__Stack_Size+0x4b3c>
    4ef0:	000004e1 	andeq	r0, r0, r1, ror #9
    4ef4:	ed2c5001 	stc	0, cr5, [ip, #-4]!
    4ef8:	67000004 	strvs	r0, [r0, -r4]
    4efc:	2c00001e 	stccs	0, cr0, [r0], {30}
    4f00:	000004f9 	strdeq	r0, [r0], -r9
    4f04:	00001e7a 	andeq	r1, r0, sl, ror lr
    4f08:	0005052b 	andeq	r0, r5, fp, lsr #10
    4f0c:	27530100 	ldrbcs	r0, [r3, -r0, lsl #2]
    4f10:	00000511 	andeq	r0, r0, r1, lsl r5
    4f14:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    4f18:	00269f01 	eoreq	r9, r6, r1, lsl #30
    4f1c:	04d70100 	ldrbeq	r0, [r7], #256
    4f20:	00514001 	subseq	r4, r1, r1
    4f24:	00514608 	subseq	r4, r1, r8, lsl #12
    4f28:	9e5d0108 	rdflse	f0, f5, #0.0
    4f2c:	25000012 	strcs	r0, [r0, #-18]
    4f30:	00001e6c 	andeq	r1, r0, ip, ror #28
    4f34:	1e04d601 	cfmadd32ne	mvax0, mvfx13, mvfx4, mvfx1
    4f38:	01000005 	tsteq	r0, r5
    4f3c:	23c52550 	biccs	r2, r5, #335544320	; 0x14000000
    4f40:	d6010000 	strle	r0, [r1], -r0
    4f44:	00004104 	andeq	r4, r0, r4, lsl #2
    4f48:	25510100 	ldrbcs	r0, [r1, #-256]
    4f4c:	000020fa 	strdeq	r2, [r0], -sl
    4f50:	4104d601 	tstmi	r4, r1, lsl #12
    4f54:	01000000 	tsteq	r0, r0
    4f58:	01290052 	qsubeq	r0, r2, r9
    4f5c:	00002257 	andeq	r2, r0, r7, asr r2
    4f60:	0104f301 	tstpeq	r4, r1, lsl #6
    4f64:	08005148 	stmdaeq	r0, {r3, r6, r8, ip, lr}
    4f68:	08005158 	stmdaeq	r0, {r3, r4, r6, r8, ip, lr}
    4f6c:	12e55d01 	rscne	r5, r5, #64	; 0x40
    4f70:	6c250000 	stcvs	0, cr0, [r5]
    4f74:	0100001e 	tsteq	r0, lr, lsl r0
    4f78:	051e04f2 	ldreq	r0, [lr, #-1266]
    4f7c:	50010000 	andpl	r0, r1, r0
    4f80:	00222c1a 	eoreq	r2, r2, sl, lsl ip
    4f84:	04f20100 	ldrbteq	r0, [r2], #256
    4f88:	00000041 	andeq	r0, r0, r1, asr #32
    4f8c:	00001e8d 	andeq	r1, r0, sp, lsl #29
    4f90:	001ec21b 	andseq	ip, lr, fp, lsl r2
    4f94:	04f40100 	ldrbteq	r0, [r4], #256
    4f98:	00000041 	andeq	r0, r0, r1, asr #32
    4f9c:	00001ea0 	andeq	r1, r0, r0, lsr #29
    4fa0:	05242a00 	streq	r2, [r4, #-2560]!
    4fa4:	51580000 	cmppl	r8, r0
    4fa8:	51680800 	cmnpl	r8, r0, lsl #16
    4fac:	5d010800 	stcpl	8, cr0, [r1]
    4fb0:	00001312 	andeq	r1, r0, r2, lsl r3
    4fb4:	0005332b 	andeq	r3, r5, fp, lsr #6
    4fb8:	2c500100 	ldfcse	f0, [r0], {0}
    4fbc:	0000053f 	andeq	r0, r0, pc, lsr r5
    4fc0:	00001ebe 	strheq	r1, [r0], -lr
    4fc4:	00054b1f 	andeq	r4, r5, pc, lsl fp
    4fc8:	001ed100 	andseq	sp, lr, r0, lsl #2
    4fcc:	01190000 	tsteq	r9, r0
    4fd0:	0000223c 	andeq	r2, r0, ip, lsr r2
    4fd4:	01054701 	tsteq	r5, r1, lsl #14
    4fd8:	08005168 	stmdaeq	r0, {r3, r5, r6, r8, ip, lr}
    4fdc:	080051ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, ip, lr}
    4fe0:	00001eef 	andeq	r1, r0, pc, ror #29
    4fe4:	00001395 	muleq	r0, r5, r3
    4fe8:	001e6c25 	andseq	r6, lr, r5, lsr #24
    4fec:	05450100 	strbeq	r0, [r5, #-256]
    4ff0:	0000051e 	andeq	r0, r0, lr, lsl r5
    4ff4:	ce1a5001 	wxorgt	wr5, wr10, wr1
    4ff8:	01000020 	tsteq	r0, r0, lsr #32
    4ffc:	00410545 	subeq	r0, r1, r5, asr #10
    5000:	1f0e0000 	svcne	0x000e0000
    5004:	221a0000 	andscs	r0, sl, #0	; 0x0
    5008:	0100001e 	tsteq	r0, lr, lsl r0
    500c:	00410546 	subeq	r0, r1, r6, asr #10
    5010:	1f210000 	svcne	0x00210000
    5014:	82250000 	eorhi	r0, r5, #0	; 0x0
    5018:	0100001e 	tsteq	r0, lr, lsl r0
    501c:	00410546 	subeq	r0, r1, r6, asr #10
    5020:	53010000 	movwpl	r0, #4096	; 0x1000
    5024:	001e521b 	andseq	r5, lr, fp, lsl r2
    5028:	05480100 	strbeq	r0, [r8, #-256]
    502c:	00000041 	andeq	r0, r0, r1, asr #32
    5030:	00001f34 	andeq	r1, r0, r4, lsr pc
    5034:	00234326 	eoreq	r4, r3, r6, lsr #6
    5038:	05490100 	strbeq	r0, [r9, #-256]
    503c:	00000041 	andeq	r0, r0, r1, asr #32
    5040:	1b265401 	blne	99a04c <__Stack_Size+0x999c4c>
    5044:	01000020 	tsteq	r0, r0, lsr #32
    5048:	0041054a 	subeq	r0, r1, sl, asr #10
    504c:	52010000 	andpl	r0, r1, #0	; 0x0
    5050:	44012900 	strmi	r2, [r1], #-2304
    5054:	01000025 	tsteq	r0, r5, lsr #32
    5058:	b0010580 	andlt	r0, r1, r0, lsl #11
    505c:	c0080051 	andgt	r0, r8, r1, asr r0
    5060:	01080051 	qaddeq	r0, r1, r8
    5064:	0013dc5d 	andseq	sp, r3, sp, asr ip
    5068:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    506c:	7f010000 	svcvc	0x00010000
    5070:	00051e05 	andeq	r1, r5, r5, lsl #28
    5074:	1a500100 	bne	140547c <__Stack_Size+0x140507c>
    5078:	00001e71 	andeq	r1, r0, r1, ror lr
    507c:	41057f01 	tstmi	r5, r1, lsl #30
    5080:	52000000 	andpl	r0, r0, #0	; 0x0
    5084:	1b00001f 	blne	5108 <__Stack_Size+0x4d08>
    5088:	00002343 	andeq	r2, r0, r3, asr #6
    508c:	41058101 	tstmi	r5, r1, lsl #2
    5090:	65000000 	strvs	r0, [r0]
    5094:	0000001f 	andeq	r0, r0, pc, lsl r0
    5098:	1d9e0129 	ldfnes	f0, [lr, #164]
    509c:	a2010000 	andge	r0, r1, #0	; 0x0
    50a0:	51c00105 	bicpl	r0, r0, r5, lsl #2
    50a4:	51d40800 	bicspl	r0, r4, r0, lsl #16
    50a8:	5d010800 	stcpl	8, cr0, [r1]
    50ac:	00001421 	andeq	r1, r0, r1, lsr #8
    50b0:	001e6c25 	andseq	r6, lr, r5, lsr #24
    50b4:	05a10100 	streq	r0, [r1, #256]!
    50b8:	0000051e 	andeq	r0, r0, lr, lsl r5
    50bc:	71255001 	teqvc	r5, r1
    50c0:	0100001e 	tsteq	r0, lr, lsl r0
    50c4:	004105a1 	subeq	r0, r1, r1, lsr #11
    50c8:	51010000 	tstpl	r1, r0
    50cc:	0023431b 	eoreq	r4, r3, fp, lsl r3
    50d0:	05a30100 	streq	r0, [r3, #256]!
    50d4:	00000041 	andeq	r0, r0, r1, asr #32
    50d8:	00001f83 	andeq	r1, r0, r3, lsl #31
    50dc:	3a012900 	bcc	4f4e4 <__Stack_Size+0x4f0e4>
    50e0:	01000026 	tsteq	r0, r6, lsr #32
    50e4:	d40105c4 	strle	r0, [r1], #-1476
    50e8:	e4080051 	str	r0, [r8], #-81
    50ec:	01080051 	qaddeq	r0, r1, r8
    50f0:	0014685d 	andseq	r6, r4, sp, asr r8
    50f4:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    50f8:	c3010000 	movwgt	r0, #4096	; 0x1000
    50fc:	00051e05 	andeq	r1, r5, r5, lsl #28
    5100:	1a500100 	bne	1405508 <__Stack_Size+0x1405108>
    5104:	00001e71 	andeq	r1, r0, r1, ror lr
    5108:	4105c301 	tstmi	r5, r1, lsl #6
    510c:	a1000000 	tstge	r0, r0
    5110:	1b00001f 	blne	5194 <__Stack_Size+0x4d94>
    5114:	0000234c 	andeq	r2, r0, ip, asr #6
    5118:	4105c501 	tstmi	r5, r1, lsl #10
    511c:	b4000000 	strlt	r0, [r0]
    5120:	0000001f 	andeq	r0, r0, pc, lsl r0
    5124:	22990129 	addscs	r0, r9, #1073741834	; 0x4000000a
    5128:	e6010000 	str	r0, [r1], -r0
    512c:	51e40105 	mvnpl	r0, r5, lsl #2
    5130:	51f80800 	mvnspl	r0, r0, lsl #16
    5134:	5d010800 	stcpl	8, cr0, [r1]
    5138:	000014ad 	andeq	r1, r0, sp, lsr #9
    513c:	001e6c25 	andseq	r6, lr, r5, lsr #24
    5140:	05e50100 	strbeq	r0, [r5, #256]!
    5144:	0000051e 	andeq	r0, r0, lr, lsl r5
    5148:	71255001 	teqvc	r5, r1
    514c:	0100001e 	tsteq	r0, lr, lsl r0
    5150:	004105e5 	subeq	r0, r1, r5, ror #11
    5154:	51010000 	tstpl	r1, r0
    5158:	00234c1b 	eoreq	r4, r3, fp, lsl ip
    515c:	05e70100 	strbeq	r0, [r7, #256]!
    5160:	00000041 	andeq	r0, r0, r1, asr #32
    5164:	00001fd2 	ldrdeq	r1, [r0], -r2
    5168:	d1012900 	tstle	r1, r0, lsl #18
    516c:	0100001f 	tsteq	r0, pc, lsl r0
    5170:	f8010603 	undefined instruction 0xf8010603
    5174:	12080051 	andne	r0, r8, #81	; 0x51
    5178:	01080052 	qaddeq	r0, r2, r8
    517c:	0014e25d 	andseq	lr, r4, sp, asr r2
    5180:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    5184:	02010000 	andeq	r0, r1, #0	; 0x0
    5188:	00051e06 	andeq	r1, r5, r6, lsl #28
    518c:	25500100 	ldrbcs	r0, [r0, #-256]
    5190:	00000d17 	andeq	r0, r0, r7, lsl sp
    5194:	a9060201 	stmdbge	r6, {r0, r9}
    5198:	01000000 	tsteq	r0, r0
    519c:	01290051 	qsubeq	r0, r1, r9
    51a0:	00002361 	andeq	r2, r0, r1, ror #6
    51a4:	01061e01 	tsteq	r6, r1, lsl #28
    51a8:	08005214 	stmdaeq	r0, {r2, r4, r9, ip, lr}
    51ac:	0800522e 	stmdaeq	r0, {r1, r2, r3, r5, r9, ip, lr}
    51b0:	15175d01 	ldrne	r5, [r7, #-3329]
    51b4:	6c250000 	stcvs	0, cr0, [r5]
    51b8:	0100001e 	tsteq	r0, lr, lsl r0
    51bc:	051e061d 	ldreq	r0, [lr, #-1565]
    51c0:	50010000 	andpl	r0, r1, r0
    51c4:	000d1725 	andeq	r1, sp, r5, lsr #14
    51c8:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    51cc:	000000a9 	andeq	r0, r0, r9, lsr #1
    51d0:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    51d4:	001de601 	andseq	lr, sp, r1, lsl #12
    51d8:	063a0100 	ldrteq	r0, [sl], -r0, lsl #2
    51dc:	00523001 	subseq	r3, r2, r1
    51e0:	00524a08 	subseq	r4, r2, r8, lsl #20
    51e4:	4c5d0108 	ldfmie	f0, [sp], {8}
    51e8:	25000015 	strcs	r0, [r0, #-21]
    51ec:	00001e6c 	andeq	r1, r0, ip, ror #28
    51f0:	1e063901 	cdpne	9, 0, cr3, cr6, cr1, {0}
    51f4:	01000005 	tsteq	r0, r5
    51f8:	0d172550 	cfldr32eq	mvfx2, [r7, #-320]
    51fc:	39010000 	stmdbcc	r1, {}
    5200:	0000a906 	andeq	sl, r0, r6, lsl #18
    5204:	00510100 	subseq	r0, r1, r0, lsl #2
    5208:	236f0129 	cmncs	pc, #1073741834	; 0x4000000a
    520c:	56010000 	strpl	r0, [r1], -r0
    5210:	524c0106 	subpl	r0, ip, #-2147483647	; 0x80000001
    5214:	52660800 	rsbpl	r0, r6, #0	; 0x0
    5218:	5d010800 	stcpl	8, cr0, [r1]
    521c:	00001581 	andeq	r1, r0, r1, lsl #11
    5220:	001e6c25 	andseq	r6, lr, r5, lsr #24
    5224:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    5228:	0000051e 	andeq	r0, r0, lr, lsl r5
    522c:	17255001 	strne	r5, [r5, -r1]!
    5230:	0100000d 	tsteq	r0, sp
    5234:	00a90655 	adceq	r0, r9, r5, asr r6
    5238:	51010000 	tstpl	r1, r0
    523c:	0d012900 	stceq	9, cr2, [r1]
    5240:	0100001e 	tsteq	r0, lr, lsl r0
    5244:	68010675 	stmdavs	r1, {r0, r2, r4, r5, r6, r9, sl}
    5248:	78080052 	stmdavc	r8, {r1, r4, r6}
    524c:	01080052 	qaddeq	r0, r2, r8
    5250:	0015c85d 	andseq	ip, r5, sp, asr r8
    5254:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    5258:	74010000 	strvc	r0, [r1]
    525c:	00051e06 	andeq	r1, r5, r6, lsl #28
    5260:	1a500100 	bne	1405668 <__Stack_Size+0x1405268>
    5264:	00001cb7 	strheq	r1, [r0], -r7
    5268:	41067401 	tstmi	r6, r1, lsl #8
    526c:	f0000000 	undefined instruction 0xf0000000
    5270:	1b00001f 	blne	52f4 <__Stack_Size+0x4ef4>
    5274:	00002343 	andeq	r2, r0, r3, asr #6
    5278:	41067601 	tstmi	r6, r1, lsl #12
    527c:	03000000 	movweq	r0, #0	; 0x0
    5280:	00000020 	andeq	r0, r0, r0, lsr #32
    5284:	1d890129 	stfnes	f0, [r9, #164]
    5288:	96010000 	strls	r0, [r1], -r0
    528c:	52780106 	rsbspl	r0, r8, #-2147483647	; 0x80000001
    5290:	528c0800 	addpl	r0, ip, #0	; 0x0
    5294:	5d010800 	stcpl	8, cr0, [r1]
    5298:	0000160d 	andeq	r1, r0, sp, lsl #12
    529c:	001e6c25 	andseq	r6, lr, r5, lsr #24
    52a0:	06950100 	ldreq	r0, [r5], r0, lsl #2
    52a4:	0000051e 	andeq	r0, r0, lr, lsl r5
    52a8:	b7255001 	strlt	r5, [r5, -r1]!
    52ac:	0100001c 	tsteq	r0, ip, lsl r0
    52b0:	00410695 	umaaleq	r0, r1, r5, r6
    52b4:	51010000 	tstpl	r1, r0
    52b8:	0023431b 	eoreq	r4, r3, fp, lsl r3
    52bc:	06970100 	ldreq	r0, [r7], r0, lsl #2
    52c0:	00000041 	andeq	r0, r0, r1, asr #32
    52c4:	00002021 	andeq	r2, r0, r1, lsr #32
    52c8:	e6012900 	str	r2, [r1], -r0, lsl #18
    52cc:	0100001c 	tsteq	r0, ip, lsl r0
    52d0:	8c0106b7 	stchi	6, cr0, [r1], {183}
    52d4:	9c080052 	stcls	0, cr0, [r8], {82}
    52d8:	01080052 	qaddeq	r0, r2, r8
    52dc:	0016545d 	andseq	r5, r6, sp, asr r4
    52e0:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    52e4:	b6010000 	strlt	r0, [r1], -r0
    52e8:	00051e06 	andeq	r1, r5, r6, lsl #28
    52ec:	1a500100 	bne	14056f4 <__Stack_Size+0x14052f4>
    52f0:	00001cb7 	strheq	r1, [r0], -r7
    52f4:	4106b601 	tstmi	r6, r1, lsl #12
    52f8:	3f000000 	svccc	0x00000000
    52fc:	1b000020 	blne	5384 <__Stack_Size+0x4f84>
    5300:	0000234c 	andeq	r2, r0, ip, asr #6
    5304:	4106b801 	tstmi	r6, r1, lsl #16
    5308:	52000000 	andpl	r0, r0, #0	; 0x0
    530c:	00000020 	andeq	r0, r0, r0, lsr #32
    5310:	1c4d0129 	stfnee	f0, [sp], {41}
    5314:	d8010000 	stmdale	r1, {}
    5318:	529c0106 	addspl	r0, ip, #-2147483647	; 0x80000001
    531c:	52b00800 	adcspl	r0, r0, #0	; 0x0
    5320:	5d010800 	stcpl	8, cr0, [r1]
    5324:	00001699 	muleq	r0, r9, r6
    5328:	001e6c25 	andseq	r6, lr, r5, lsr #24
    532c:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    5330:	0000051e 	andeq	r0, r0, lr, lsl r5
    5334:	b7255001 	strlt	r5, [r5, -r1]!
    5338:	0100001c 	tsteq	r0, ip, lsl r0
    533c:	004106d7 	ldrdeq	r0, [r1], #-103
    5340:	51010000 	tstpl	r1, r0
    5344:	00234c1b 	eoreq	r4, r3, fp, lsl ip
    5348:	06d90100 	ldrbeq	r0, [r9], r0, lsl #2
    534c:	00000041 	andeq	r0, r0, r1, asr #32
    5350:	00002070 	andeq	r2, r0, r0, ror r0
    5354:	e1012900 	tst	r1, r0, lsl #18
    5358:	01000022 	tsteq	r0, r2, lsr #32
    535c:	b00106f8 	strdlt	r0, [r1], -r8
    5360:	c0080052 	andgt	r0, r8, r2, asr r0
    5364:	01080052 	qaddeq	r0, r2, r8
    5368:	0016e05d 	andseq	lr, r6, sp, asr r0
    536c:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    5370:	f7010000 	undefined instruction 0xf7010000
    5374:	00051e06 	andeq	r1, r5, r6, lsl #28
    5378:	1a500100 	bne	1405780 <__Stack_Size+0x1405380>
    537c:	00001d18 	andeq	r1, r0, r8, lsl sp
    5380:	4106f701 	tstpmi	r6, r1, lsl #14
    5384:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    5388:	1b000020 	blne	5410 <__Stack_Size+0x5010>
    538c:	00002343 	andeq	r2, r0, r3, asr #6
    5390:	4106f901 	tstpmi	r6, r1, lsl #18
    5394:	a1000000 	tstge	r0, r0
    5398:	00000020 	andeq	r0, r0, r0, lsr #32
    539c:	20380129 	eorscs	r0, r8, r9, lsr #2
    53a0:	19010000 	stmdbne	r1, {}
    53a4:	52c00107 	sbcpl	r0, r0, #-1073741823	; 0xc0000001
    53a8:	52d40800 	sbcspl	r0, r4, #0	; 0x0
    53ac:	5d010800 	stcpl	8, cr0, [r1]
    53b0:	00001725 	andeq	r1, r0, r5, lsr #14
    53b4:	001e6c25 	andseq	r6, lr, r5, lsr #24
    53b8:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    53bc:	0000051e 	andeq	r0, r0, lr, lsl r5
    53c0:	18255001 	stmdane	r5!, {r0, ip, lr}
    53c4:	0100001d 	tsteq	r0, sp, lsl r0
    53c8:	00410718 	subeq	r0, r1, r8, lsl r7
    53cc:	51010000 	tstpl	r1, r0
    53d0:	0023431b 	eoreq	r4, r3, fp, lsl r3
    53d4:	071a0100 	ldreq	r0, [sl, -r0, lsl #2]
    53d8:	00000041 	andeq	r0, r0, r1, asr #32
    53dc:	000020bf 	strheq	r2, [r0], -pc
    53e0:	5a012900 	bpl	4f7e8 <__Stack_Size+0x4f3e8>
    53e4:	0100001e 	tsteq	r0, lr, lsl r0
    53e8:	d401073a 	strle	r0, [r1], #-1850
    53ec:	e4080052 	str	r0, [r8], #-82
    53f0:	01080052 	qaddeq	r0, r2, r8
    53f4:	00176c5d 	andseq	r6, r7, sp, asr ip
    53f8:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    53fc:	39010000 	stmdbcc	r1, {}
    5400:	00051e07 	andeq	r1, r5, r7, lsl #28
    5404:	1a500100 	bne	140580c <__Stack_Size+0x140540c>
    5408:	00001d18 	andeq	r1, r0, r8, lsl sp
    540c:	41073901 	tstmi	r7, r1, lsl #18
    5410:	dd000000 	stcle	0, cr0, [r0]
    5414:	1b000020 	blne	549c <__Stack_Size+0x509c>
    5418:	0000234c 	andeq	r2, r0, ip, asr #6
    541c:	41073b01 	tstmi	r7, r1, lsl #22
    5420:	f0000000 	undefined instruction 0xf0000000
    5424:	00000020 	andeq	r0, r0, r0, lsr #32
    5428:	1c140129 	ldfnes	f0, [r4], {41}
    542c:	5b010000 	blpl	45434 <__Stack_Size+0x45034>
    5430:	52e40107 	rscpl	r0, r4, #-1073741823	; 0xc0000001
    5434:	52f80800 	rscspl	r0, r8, #0	; 0x0
    5438:	5d010800 	stcpl	8, cr0, [r1]
    543c:	000017b1 	strheq	r1, [r0], -r1
    5440:	001e6c25 	andseq	r6, lr, r5, lsr #24
    5444:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    5448:	0000051e 	andeq	r0, r0, lr, lsl r5
    544c:	18255001 	stmdane	r5!, {r0, ip, lr}
    5450:	0100001d 	tsteq	r0, sp, lsl r0
    5454:	0041075a 	subeq	r0, r1, sl, asr r7
    5458:	51010000 	tstpl	r1, r0
    545c:	00234c1b 	eoreq	r4, r3, fp, lsl ip
    5460:	075c0100 	ldrbeq	r0, [ip, -r0, lsl #2]
    5464:	00000041 	andeq	r0, r0, r1, asr #32
    5468:	0000210e 	andeq	r2, r0, lr, lsl #2
    546c:	bc012900 	stclt	9, cr2, [r1], {0}
    5470:	01000025 	tsteq	r0, r5, lsr #32
    5474:	f801077c 	undefined instruction 0xf801077c
    5478:	08080052 	stmdaeq	r8, {r1, r4, r6}
    547c:	01080053 	qaddeq	r0, r3, r8
    5480:	0017f85d 	andseq	pc, r7, sp, asr r8
    5484:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    5488:	7b010000 	blvc	45490 <__Stack_Size+0x45090>
    548c:	00051e07 	andeq	r1, r5, r7, lsl #28
    5490:	1a500100 	bne	1405898 <__Stack_Size+0x1405498>
    5494:	000020ee 	andeq	r2, r0, lr, ror #1
    5498:	41077b01 	tstmi	r7, r1, lsl #22
    549c:	2c000000 	stccs	0, cr0, [r0], {0}
    54a0:	1b000021 	blne	552c <__Stack_Size+0x512c>
    54a4:	00002343 	andeq	r2, r0, r3, asr #6
    54a8:	41077d01 	tstmi	r7, r1, lsl #26
    54ac:	3f000000 	svccc	0x00000000
    54b0:	00000021 	andeq	r0, r0, r1, lsr #32
    54b4:	249f0129 	ldrcs	r0, [pc], #297	; 54bc <__Stack_Size+0x50bc>
    54b8:	9c010000 	stcls	0, cr0, [r1], {0}
    54bc:	53080107 	movwpl	r0, #33031	; 0x8107
    54c0:	53180800 	tstpl	r8, #0	; 0x0
    54c4:	5d010800 	stcpl	8, cr0, [r1]
    54c8:	0000183d 	andeq	r1, r0, sp, lsr r8
    54cc:	001e6c25 	andseq	r6, lr, r5, lsr #24
    54d0:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    54d4:	0000051e 	andeq	r0, r0, lr, lsl r5
    54d8:	ee255001 	cdp	0, 2, cr5, cr5, cr1, {0}
    54dc:	01000020 	tsteq	r0, r0, lsr #32
    54e0:	0041079b 	umaaleq	r0, r1, fp, r7
    54e4:	51010000 	tstpl	r1, r0
    54e8:	0023431b 	eoreq	r4, r3, fp, lsl r3
    54ec:	079d0100 	ldreq	r0, [sp, r0, lsl #2]
    54f0:	00000041 	andeq	r0, r0, r1, asr #32
    54f4:	0000215d 	andeq	r2, r0, sp, asr r1
    54f8:	7d012900 	stcvc	9, cr2, [r1]
    54fc:	01000022 	tsteq	r0, r2, lsr #32
    5500:	180107bc 	stmdane	r1, {r2, r3, r4, r5, r7, r8, r9, sl}
    5504:	28080053 	stmdacs	r8, {r0, r1, r4, r6}
    5508:	01080053 	qaddeq	r0, r3, r8
    550c:	0018845d 	andseq	r8, r8, sp, asr r4
    5510:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    5514:	bb010000 	bllt	4551c <__Stack_Size+0x4511c>
    5518:	00051e07 	andeq	r1, r5, r7, lsl #28
    551c:	1a500100 	bne	1405924 <__Stack_Size+0x1405524>
    5520:	000020ee 	andeq	r2, r0, lr, ror #1
    5524:	4107bb01 	tstmi	r7, r1, lsl #22
    5528:	7b000000 	blvc	5530 <__Stack_Size+0x5130>
    552c:	1b000021 	blne	55b8 <__Stack_Size+0x51b8>
    5530:	0000234c 	andeq	r2, r0, ip, asr #6
    5534:	4107bd01 	tstmi	r7, r1, lsl #26
    5538:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    553c:	00000021 	andeq	r0, r0, r1, lsr #32
    5540:	1f810129 	svcne	0x00810129
    5544:	dc010000 	stcle	0, cr0, [r1], {0}
    5548:	53280107 	teqpl	r8, #-1073741823	; 0xc0000001
    554c:	53380800 	teqpl	r8, #0	; 0x0
    5550:	5d010800 	stcpl	8, cr0, [r1]
    5554:	000018c9 	andeq	r1, r0, r9, asr #17
    5558:	001e6c25 	andseq	r6, lr, r5, lsr #24
    555c:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    5560:	0000051e 	andeq	r0, r0, lr, lsl r5
    5564:	ee255001 	cdp	0, 2, cr5, cr5, cr1, {0}
    5568:	01000020 	tsteq	r0, r0, lsr #32
    556c:	004107db 	ldrdeq	r0, [r1], #-123
    5570:	51010000 	tstpl	r1, r0
    5574:	00234c1b 	eoreq	r4, r3, fp, lsl ip
    5578:	07dd0100 	ldrbeq	r0, [sp, r0, lsl #2]
    557c:	00000041 	andeq	r0, r0, r1, asr #32
    5580:	000021ac 	andeq	r2, r0, ip, lsr #3
    5584:	26012900 	strcs	r2, [r1], -r0, lsl #18
    5588:	0100001c 	tsteq	r0, ip, lsl r0
    558c:	380107fc 	stmdacc	r1, {r2, r3, r4, r5, r6, r7, r8, r9, sl}
    5590:	48080053 	stmdami	r8, {r0, r1, r4, r6}
    5594:	01080053 	qaddeq	r0, r3, r8
    5598:	0019105d 	andseq	r1, r9, sp, asr r0
    559c:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    55a0:	fb010000 	blx	455aa <__Stack_Size+0x451aa>
    55a4:	00051e07 	andeq	r1, r5, r7, lsl #28
    55a8:	1a500100 	bne	14059b0 <__Stack_Size+0x14055b0>
    55ac:	00001cd7 	ldrdeq	r1, [r0], -r7
    55b0:	4107fb01 	tstpmi	r7, r1, lsl #22
    55b4:	ca000000 	bgt	55bc <__Stack_Size+0x51bc>
    55b8:	1b000021 	blne	5644 <__Stack_Size+0x5244>
    55bc:	0000201b 	andeq	r2, r0, fp, lsl r0
    55c0:	4107fd01 	tstpmi	r7, r1, lsl #26
    55c4:	dd000000 	stcle	0, cr0, [r0]
    55c8:	00000021 	andeq	r0, r0, r1, lsr #32
    55cc:	23120129 	tstcs	r2, #1073741834	; 0x4000000a
    55d0:	19010000 	stmdbne	r1, {}
    55d4:	53480108 	movtpl	r0, #33032	; 0x8108
    55d8:	53580800 	cmppl	r8, #0	; 0x0
    55dc:	5d010800 	stcpl	8, cr0, [r1]
    55e0:	00001957 	andeq	r1, r0, r7, asr r9
    55e4:	001e6c25 	andseq	r6, lr, r5, lsr #24
    55e8:	08180100 	ldmdaeq	r8, {r8}
    55ec:	0000051e 	andeq	r0, r0, lr, lsl r5
    55f0:	ad1a5001 	ldcge	0, cr5, [sl, #-4]
    55f4:	01000021 	tsteq	r0, r1, lsr #32
    55f8:	00410818 	subeq	r0, r1, r8, lsl r8
    55fc:	21fb0000 	mvnscs	r0, r0
    5600:	1b1b0000 	blne	6c5608 <__Stack_Size+0x6c5208>
    5604:	01000020 	tsteq	r0, r0, lsr #32
    5608:	0041081a 	subeq	r0, r1, sl, lsl r8
    560c:	220e0000 	andcs	r0, lr, #0	; 0x0
    5610:	29000000 	stmdbcs	r0, {}
    5614:	0026b301 	eoreq	fp, r6, r1, lsl #6
    5618:	08370100 	ldmdaeq	r7!, {r8}
    561c:	00535801 	subseq	r5, r3, r1, lsl #16
    5620:	00536c08 	subseq	r6, r3, r8, lsl #24
    5624:	9c5d0108 	ldflse	f0, [sp], {8}
    5628:	25000019 	strcs	r0, [r0, #-25]
    562c:	00001e6c 	andeq	r1, r0, ip, ror #28
    5630:	1e083601 	cfmadd32ne	mvax0, mvfx3, mvfx8, mvfx1
    5634:	01000005 	tsteq	r0, r5
    5638:	1cd72550 	cfldr64ne	mvdx2, [r7], {80}
    563c:	36010000 	strcc	r0, [r1], -r0
    5640:	00004108 	andeq	r4, r0, r8, lsl #2
    5644:	1b510100 	blne	1445a4c <__Stack_Size+0x144564c>
    5648:	0000201b 	andeq	r2, r0, fp, lsl r0
    564c:	41083801 	tstmi	r8, r1, lsl #16
    5650:	2c000000 	stccs	0, cr0, [r0], {0}
    5654:	00000022 	andeq	r0, r0, r2, lsr #32
    5658:	257c0129 	ldrbcs	r0, [ip, #-297]!
    565c:	54010000 	strpl	r0, [r1]
    5660:	536c0108 	cmnpl	ip, #2	; 0x2
    5664:	53800800 	orrpl	r0, r0, #0	; 0x0
    5668:	5d010800 	stcpl	8, cr0, [r1]
    566c:	000019e1 	andeq	r1, r0, r1, ror #19
    5670:	001e6c25 	andseq	r6, lr, r5, lsr #24
    5674:	08530100 	ldmdaeq	r3, {r8}^
    5678:	0000051e 	andeq	r0, r0, lr, lsl r5
    567c:	ad255001 	stcge	0, cr5, [r5, #-4]!
    5680:	01000021 	tsteq	r0, r1, lsr #32
    5684:	00410853 	subeq	r0, r1, r3, asr r8
    5688:	51010000 	tstpl	r1, r0
    568c:	00201b1b 	eoreq	r1, r0, fp, lsl fp
    5690:	08550100 	ldmdaeq	r5, {r8}^
    5694:	00000041 	andeq	r0, r0, r1, asr #32
    5698:	0000224a 	andeq	r2, r0, sl, asr #4
    569c:	cc012900 	stcgt	9, cr2, [r1], {0}
    56a0:	01000025 	tsteq	r0, r5, lsr #32
    56a4:	80010872 	andhi	r0, r1, r2, ror r8
    56a8:	94080053 	strls	r0, [r8], #-83
    56ac:	01080053 	qaddeq	r0, r3, r8
    56b0:	001a265d 	andseq	r2, sl, sp, asr r6
    56b4:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    56b8:	71010000 	tstvc	r1, r0
    56bc:	00051e08 	andeq	r1, r5, r8, lsl #28
    56c0:	25500100 	ldrbcs	r0, [r0, #-256]
    56c4:	00001cd7 	ldrdeq	r1, [r0], -r7
    56c8:	41087101 	tstmi	r8, r1, lsl #2
    56cc:	01000000 	tsteq	r0, r0
    56d0:	201b1b51 	andscs	r1, fp, r1, asr fp
    56d4:	73010000 	movwvc	r0, #4096	; 0x1000
    56d8:	00004108 	andeq	r4, r0, r8, lsl #2
    56dc:	00226800 	eoreq	r6, r2, r0, lsl #16
    56e0:	01290000 	teqeq	r9, r0
    56e4:	00001ca0 	andeq	r1, r0, r0, lsr #25
    56e8:	01088f01 	tsteq	r8, r1, lsl #30
    56ec:	08005394 	stmdaeq	r0, {r2, r4, r7, r8, r9, ip, lr}
    56f0:	080053a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip, lr}
    56f4:	1a6b5d01 	bne	1adcb00 <__Stack_Size+0x1adc700>
    56f8:	6c250000 	stcvs	0, cr0, [r5]
    56fc:	0100001e 	tsteq	r0, lr, lsl r0
    5700:	051e088e 	ldreq	r0, [lr, #-2190]
    5704:	50010000 	andpl	r0, r1, r0
    5708:	0021ad25 	eoreq	sl, r1, r5, lsr #26
    570c:	088e0100 	stmeq	lr, {r8}
    5710:	00000041 	andeq	r0, r0, r1, asr #32
    5714:	1b1b5101 	blne	6d9b20 <__Stack_Size+0x6d9720>
    5718:	01000020 	tsteq	r0, r0, lsr #32
    571c:	00410890 	umaaleq	r0, r1, r0, r8
    5720:	22860000 	addcs	r0, r6, #0	; 0x0
    5724:	29000000 	stmdbcs	r0, {}
    5728:	00259301 	eoreq	r9, r5, r1, lsl #6
    572c:	08ad0100 	stmiaeq	sp!, {r8}
    5730:	0053a801 	subseq	sl, r3, r1, lsl #16
    5734:	0053bc08 	subseq	fp, r3, r8, lsl #24
    5738:	b05d0108 	subslt	r0, sp, r8, lsl #2
    573c:	2500001a 	strcs	r0, [r0, #-26]
    5740:	00001e6c 	andeq	r1, r0, ip, ror #28
    5744:	1e08ac01 	cdpne	12, 0, cr10, cr8, cr1, {0}
    5748:	01000005 	tsteq	r0, r5
    574c:	1cd72550 	cfldr64ne	mvdx2, [r7], {80}
    5750:	ac010000 	stcge	0, cr0, [r1], {0}
    5754:	00004108 	andeq	r4, r0, r8, lsl #2
    5758:	1b510100 	blne	1445b60 <__Stack_Size+0x1445760>
    575c:	0000201b 	andeq	r2, r0, fp, lsl r0
    5760:	4108ae01 	tstmi	r8, r1, lsl #28
    5764:	a4000000 	strge	r0, [r0]
    5768:	00000022 	andeq	r0, r0, r2, lsr #32
    576c:	210c0129 	tstcs	ip, r9, lsr #2
    5770:	cf010000 	svcgt	0x00010000
    5774:	53bc0108 	undefined instruction 0x53bc0108
    5778:	53dc0800 	bicspl	r0, ip, #0	; 0x0
    577c:	5d010800 	stcpl	8, cr0, [r1]
    5780:	00001af5 	strdeq	r1, [r0], -r5
    5784:	001e6c25 	andseq	r6, lr, r5, lsr #24
    5788:	08ce0100 	stmiaeq	lr, {r8}^
    578c:	0000051e 	andeq	r0, r0, lr, lsl r5
    5790:	55255001 	strpl	r5, [r5, #-1]!
    5794:	01000023 	tsteq	r0, r3, lsr #32
    5798:	004108ce 	subeq	r0, r1, lr, asr #17
    579c:	51010000 	tstpl	r1, r0
    57a0:	0023cf1a 	eoreq	ip, r3, sl, lsl pc
    57a4:	08ce0100 	stmiaeq	lr, {r8}^
    57a8:	00000041 	andeq	r0, r0, r1, asr #32
    57ac:	000022c2 	andeq	r2, r0, r2, asr #5
    57b0:	74012900 	strvc	r2, [r1], #-2304
    57b4:	0100001d 	tsteq	r0, sp, lsl r0
    57b8:	dc0108eb 	stcle	8, cr0, [r1], {235}
    57bc:	fc080053 	stc2	0, cr0, [r8], {83}
    57c0:	01080053 	qaddeq	r0, r3, r8
    57c4:	001b3a5d 	andseq	r3, fp, sp, asr sl
    57c8:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    57cc:	ea010000 	b	457d4 <__Stack_Size+0x453d4>
    57d0:	00051e08 	andeq	r1, r5, r8, lsl #28
    57d4:	25500100 	ldrbcs	r0, [r0, #-256]
    57d8:	00002355 	andeq	r2, r0, r5, asr r3
    57dc:	4108ea01 	tstmi	r8, r1, lsl #20
    57e0:	01000000 	tsteq	r0, r0
    57e4:	219a1a51 	orrscs	r1, sl, r1, asr sl
    57e8:	ea010000 	b	457f0 <__Stack_Size+0x453f0>
    57ec:	00004108 	andeq	r4, r0, r8, lsl #2
    57f0:	0022d500 	eoreq	sp, r2, r0, lsl #10
    57f4:	01190000 	tsteq	r9, r0
    57f8:	0000208b 	andeq	r2, r0, fp, lsl #1
    57fc:	01091301 	tsteq	r9, r1, lsl #6
    5800:	080053fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip, lr}
    5804:	08005464 	stmdaeq	r0, {r2, r5, r6, sl, ip, lr}
    5808:	000022e8 	andeq	r2, r0, r8, ror #5
    580c:	00001b85 	andeq	r1, r0, r5, lsl #23
    5810:	001e6c1a 	andseq	r6, lr, sl, lsl ip
    5814:	09120100 	ldmdbeq	r2, {r8}
    5818:	0000051e 	andeq	r0, r0, lr, lsl r5
    581c:	00002307 	andeq	r2, r0, r7, lsl #6
    5820:	0023551a 	eoreq	r5, r3, sl, lsl r5
    5824:	09120100 	ldmdbeq	r2, {r8}
    5828:	00000041 	andeq	r0, r0, r1, asr #32
    582c:	00002326 	andeq	r2, r0, r6, lsr #6
    5830:	0024331a 	eoreq	r3, r4, sl, lsl r3
    5834:	09120100 	ldmdbeq	r2, {r8}
    5838:	00000041 	andeq	r0, r0, r1, asr #32
    583c:	00002344 	andeq	r2, r0, r4, asr #6
    5840:	e7012900 	str	r2, [r1, -r0, lsl #18]
    5844:	01000021 	tsteq	r0, r1, lsr #32
    5848:	64010939 	strvs	r0, [r1], #-2361
    584c:	7e080054 	mcrvc	0, 0, r0, cr8, cr4, {2}
    5850:	01080054 	qaddeq	r0, r4, r8
    5854:	001bba5d 	andseq	fp, fp, sp, asr sl
    5858:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    585c:	38010000 	stmdacc	r1, {}
    5860:	00051e09 	andeq	r1, r5, r9, lsl #28
    5864:	25500100 	ldrbcs	r0, [r0, #-256]
    5868:	00000d17 	andeq	r0, r0, r7, lsl sp
    586c:	a9093801 	stmdbge	r9, {r0, fp, ip, sp}
    5870:	01000000 	tsteq	r0, r0
    5874:	01290051 	qsubeq	r0, r1, r9
    5878:	00001dc3 	andeq	r1, r0, r3, asr #27
    587c:	01095601 	tsteq	r9, r1, lsl #12
    5880:	08005480 	stmdaeq	r0, {r7, sl, ip, lr}
    5884:	0800549a 	stmdaeq	r0, {r1, r3, r4, r7, sl, ip, lr}
    5888:	1bef5d01 	blne	ffbdcc94 <SCS_BASE+0x1fbcec94>
    588c:	6c250000 	stcvs	0, cr0, [r5]
    5890:	0100001e 	tsteq	r0, lr, lsl r0
    5894:	051e0955 	ldreq	r0, [lr, #-2389]
    5898:	50010000 	andpl	r0, r1, r0
    589c:	0021ff25 	eoreq	pc, r1, r5, lsr #30
    58a0:	09550100 	ldmdbeq	r5, {r8}^
    58a4:	00000041 	andeq	r0, r0, r1, asr #32
    58a8:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    58ac:	00214901 	eoreq	r4, r1, r1, lsl #18
    58b0:	09710100 	ldmdbeq	r1!, {r8}^
    58b4:	00549c01 	subseq	r9, r4, r1, lsl #24
    58b8:	0054b608 	subseq	fp, r4, r8, lsl #12
    58bc:	245d0108 	ldrbcs	r0, [sp], #-264
    58c0:	2500001c 	strcs	r0, [r0, #-28]
    58c4:	00001e6c 	andeq	r1, r0, ip, ror #28
    58c8:	1e097001 	cdpne	0, 0, cr7, cr9, cr1, {0}
    58cc:	01000005 	tsteq	r0, r5
    58d0:	0d172550 	cfldr32eq	mvfx2, [r7, #-320]
    58d4:	70010000 	andvc	r0, r1, r0
    58d8:	0000a909 	andeq	sl, r0, r9, lsl #18
    58dc:	00510100 	subseq	r0, r1, r0, lsl #2
    58e0:	241c0129 	ldrcs	r0, [ip], #-297
    58e4:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    58e8:	54b80109 	ldrtpl	r0, [r8], #265
    58ec:	54ce0800 	strbpl	r0, [lr], #2048
    58f0:	5d010800 	stcpl	8, cr0, [r1]
    58f4:	00001c5b 	andeq	r1, r0, fp, asr ip
    58f8:	001e6c25 	andseq	r6, lr, r5, lsr #24
    58fc:	098d0100 	stmibeq	sp, {r8}
    5900:	0000051e 	andeq	r0, r0, lr, lsl r5
    5904:	f61a5001 	undefined instruction 0xf61a5001
    5908:	0100001d 	tsteq	r0, sp, lsl r0
    590c:	0041098d 	subeq	r0, r1, sp, lsl #19
    5910:	23620000 	cmncs	r2, #0	; 0x0
    5914:	29000000 	stmdbcs	r0, {}
    5918:	00205c01 	eoreq	r5, r0, r1, lsl #24
    591c:	09af0100 	stmibeq	pc!, {r8}
    5920:	0054d001 	subseq	sp, r4, r1
    5924:	0054e608 	subseq	lr, r4, r8, lsl #12
    5928:	925d0108 	subsls	r0, sp, #2	; 0x2
    592c:	2500001c 	strcs	r0, [r0, #-28]
    5930:	00001e6c 	andeq	r1, r0, ip, ror #28
    5934:	1e09ae01 	cdpne	14, 0, cr10, cr9, cr1, {0}
    5938:	01000005 	tsteq	r0, r5
    593c:	243e1a50 	ldrtcs	r1, [lr], #-2640
    5940:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    5944:	00004109 	andeq	r4, r0, r9, lsl #2
    5948:	00237500 	eoreq	r7, r3, r0, lsl #10
    594c:	01290000 	teqeq	r9, r0
    5950:	000022cd 	andeq	r2, r0, sp, asr #5
    5954:	0109cb01 	tsteq	r9, r1, lsl #22
    5958:	080054e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, ip, lr}
    595c:	080054fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, sl, ip, lr}
    5960:	1cc95d01 	stclne	13, cr5, [r9], {1}
    5964:	6c250000 	stcvs	0, cr0, [r5]
    5968:	0100001e 	tsteq	r0, lr, lsl r0
    596c:	051e09ca 	ldreq	r0, [lr, #-2506]
    5970:	50010000 	andpl	r0, r1, r0
    5974:	001ea61a 	andseq	sl, lr, sl, lsl r6
    5978:	09ca0100 	stmibeq	sl, {r8}^
    597c:	00000041 	andeq	r0, r0, r1, asr #32
    5980:	00002388 	andeq	r2, r0, r8, lsl #7
    5984:	6e012900 	cdpvs	9, 0, cr2, cr1, cr0, {0}
    5988:	01000026 	tsteq	r0, r6, lsr #32
    598c:	000109e5 	andeq	r0, r1, r5, ror #19
    5990:	16080055 	undefined
    5994:	01080055 	qaddeq	r0, r5, r8
    5998:	001d005d 	andseq	r0, sp, sp, asr r0
    599c:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    59a0:	e4010000 	str	r0, [r1]
    59a4:	00051e09 	andeq	r1, r5, r9, lsl #28
    59a8:	1a500100 	bne	1405db0 <__Stack_Size+0x14059b0>
    59ac:	000024ca 	andeq	r2, r0, sl, asr #9
    59b0:	4109e401 	tstmi	r9, r1, lsl #8
    59b4:	9b000000 	blls	59bc <__Stack_Size+0x55bc>
    59b8:	00000023 	andeq	r0, r0, r3, lsr #32
    59bc:	20b10129 	adcscs	r0, r1, r9, lsr #2
    59c0:	fa010000 	blx	459c8 <__Stack_Size+0x455c8>
    59c4:	55180109 	ldrpl	r0, [r8, #-265]
    59c8:	551c0800 	ldrpl	r0, [ip, #-2048]
    59cc:	5d010800 	stcpl	8, cr0, [r1]
    59d0:	00001d35 	andeq	r1, r0, r5, lsr sp
    59d4:	001e6c25 	andseq	r6, lr, r5, lsr #24
    59d8:	09f90100 	ldmibeq	r9!, {r8}^
    59dc:	0000051e 	andeq	r0, r0, lr, lsl r5
    59e0:	cc255001 	stcgt	0, cr5, [r5], #-4
    59e4:	0100001b 	tsteq	r0, fp, lsl r0
    59e8:	004109f9 	strdeq	r0, [r1], #-153
    59ec:	51010000 	tstpl	r1, r0
    59f0:	f2012900 	vmla.i8	d2, d1, d0
    59f4:	01000024 	tsteq	r0, r4, lsr #32
    59f8:	1c010a0b 	stcne	10, cr0, [r1], {11}
    59fc:	20080055 	andcs	r0, r8, r5, asr r0
    5a00:	01080055 	qaddeq	r0, r5, r8
    5a04:	001d6a5d 	andseq	r6, sp, sp, asr sl
    5a08:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    5a0c:	0a010000 	beq	45a14 <__Stack_Size+0x45614>
    5a10:	00051e0a 	andeq	r1, r5, sl, lsl #28
    5a14:	25500100 	ldrbcs	r0, [r0, #-256]
    5a18:	000024f9 	strdeq	r2, [r0], -r9
    5a1c:	410a0a01 	tstmi	sl, r1, lsl #20
    5a20:	01000000 	tsteq	r0, r0
    5a24:	01290051 	qsubeq	r0, r1, r9
    5a28:	00001c62 	andeq	r1, r0, r2, ror #24
    5a2c:	010a1d01 	tsteq	sl, r1, lsl #26
    5a30:	08005520 	stmdaeq	r0, {r5, r8, sl, ip, lr}
    5a34:	08005524 	stmdaeq	r0, {r2, r5, r8, sl, ip, lr}
    5a38:	1d9f5d01 	ldcne	13, cr5, [pc, #4]
    5a3c:	6c250000 	stcvs	0, cr0, [r5]
    5a40:	0100001e 	tsteq	r0, lr, lsl r0
    5a44:	051e0a1c 	ldreq	r0, [lr, #-2588]
    5a48:	50010000 	andpl	r0, r1, r0
    5a4c:	001c6925 	andseq	r6, ip, r5, lsr #18
    5a50:	0a1c0100 	beq	705e58 <__Stack_Size+0x705a58>
    5a54:	00000041 	andeq	r0, r0, r1, asr #32
    5a58:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    5a5c:	001c7201 	andseq	r7, ip, r1, lsl #4
    5a60:	0a2f0100 	beq	bc5e68 <__Stack_Size+0xbc5a68>
    5a64:	00552401 	subseq	r2, r5, r1, lsl #8
    5a68:	00552808 	subseq	r2, r5, r8, lsl #16
    5a6c:	d45d0108 	ldrble	r0, [sp], #-264
    5a70:	2500001d 	strcs	r0, [r0, #-29]
    5a74:	00001e6c 	andeq	r1, r0, ip, ror #28
    5a78:	1e0a2e01 	cdpne	14, 0, cr2, cr10, cr1, {0}
    5a7c:	01000005 	tsteq	r0, r5
    5a80:	1c792550 	cfldr64ne	mvdx2, [r9], #-320
    5a84:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    5a88:	0000410a 	andeq	r4, r0, sl, lsl #2
    5a8c:	00510100 	subseq	r0, r1, r0, lsl #2
    5a90:	226d0129 	rsbcs	r0, sp, #1073741834	; 0x4000000a
    5a94:	41010000 	tstmi	r1, r0
    5a98:	5528010a 	strpl	r0, [r8, #-266]!
    5a9c:	552c0800 	strpl	r0, [ip, #-2048]!
    5aa0:	5d010800 	stcpl	8, cr0, [r1]
    5aa4:	00001e09 	andeq	r1, r0, r9, lsl #28
    5aa8:	001e6c25 	andseq	r6, lr, r5, lsr #24
    5aac:	0a400100 	beq	1005eb4 <__Stack_Size+0x1005ab4>
    5ab0:	0000051e 	andeq	r0, r0, lr, lsl r5
    5ab4:	74255001 	strtvc	r5, [r5], #-1
    5ab8:	01000022 	tsteq	r0, r2, lsr #32
    5abc:	00410a40 	subeq	r0, r1, r0, asr #20
    5ac0:	51010000 	tstpl	r1, r0
    5ac4:	90012900 	andls	r2, r1, r0, lsl #18
    5ac8:	0100001c 	tsteq	r0, ip, lsl r0
    5acc:	2c010a53 	stccs	10, cr0, [r1], {83}
    5ad0:	32080055 	andcc	r0, r8, #85	; 0x55
    5ad4:	01080055 	qaddeq	r0, r5, r8
    5ad8:	001e3e5d 	andseq	r3, lr, sp, asr lr
    5adc:	1e6c2500 	cdpne	5, 6, cr2, cr12, cr0, {0}
    5ae0:	52010000 	andpl	r0, r1, #0	; 0x0
    5ae4:	00051e0a 	andeq	r1, r5, sl, lsl #28
    5ae8:	25500100 	ldrbcs	r0, [r0, #-256]
    5aec:	00001c97 	muleq	r0, r7, ip
    5af0:	410a5201 	tstmi	sl, r1, lsl #4
    5af4:	01000000 	tsteq	r0, r0
    5af8:	122a0051 	eorne	r0, sl, #81	; 0x51
    5afc:	34000006 	strcc	r0, [r0], #-6
    5b00:	4a080055 	bmi	205c5c <__Stack_Size+0x20585c>
    5b04:	01080055 	qaddeq	r0, r5, r8
    5b08:	001e625d 	andseq	r6, lr, sp, asr r2
    5b0c:	06212b00 	strteq	r2, [r1], -r0, lsl #22
    5b10:	50010000 	andpl	r0, r1, r0
    5b14:	00062d2c 	andeq	r2, r6, ip, lsr #26
    5b18:	0023ae00 	eoreq	sl, r3, r0, lsl #28
    5b1c:	3a2a0000 	bcc	a85b24 <__Stack_Size+0xa85724>
    5b20:	4c000006 	stcmi	0, cr0, [r0], {6}
    5b24:	66080055 	undefined
    5b28:	01080055 	qaddeq	r0, r5, r8
    5b2c:	001e845d 	andseq	r8, lr, sp, asr r4
    5b30:	06492b00 	strbeq	r2, [r9], -r0, lsl #22
    5b34:	50010000 	andpl	r0, r1, r0
    5b38:	0006552b 	andeq	r5, r6, fp, lsr #10
    5b3c:	00510100 	subseq	r0, r1, r0, lsl #2
    5b40:	0006c52a 	andeq	ip, r6, sl, lsr #10
    5b44:	00556800 	subseq	r6, r5, r0, lsl #16
    5b48:	00557e08 	subseq	r7, r5, r8, lsl #28
    5b4c:	a85d0108 	ldmdage	sp, {r3, r8}^
    5b50:	2b00001e 	blcs	5bd0 <__Stack_Size+0x57d0>
    5b54:	000006d4 	ldrdeq	r0, [r0], -r4
    5b58:	e02c5001 	eor	r5, ip, r1
    5b5c:	c1000006 	tstgt	r0, r6
    5b60:	00000023 	andeq	r0, r0, r3, lsr #32
    5b64:	0007502a 	andeq	r5, r7, sl, lsr #32
    5b68:	00558000 	subseq	r8, r5, r0
    5b6c:	00559a08 	subseq	r9, r5, r8, lsl #20
    5b70:	ca5d0108 	bgt	1745f98 <__Stack_Size+0x1745b98>
    5b74:	2b00001e 	blcs	5bf4 <__Stack_Size+0x57f4>
    5b78:	0000075f 	andeq	r0, r0, pc, asr r7
    5b7c:	6b2b5001 	blvs	ad9b88 <__Stack_Size+0xad9788>
    5b80:	01000007 	tsteq	r0, r7
    5b84:	01290051 	qsubeq	r0, r1, r9
    5b88:	00002023 	andeq	r2, r0, r3, lsr #32
    5b8c:	010ad901 	tsteq	sl, r1, lsl #18
    5b90:	0800559c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, ip, lr}
    5b94:	080055ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip, lr}
    5b98:	1f015d01 	svcne	0x00015d01
    5b9c:	6c250000 	stcvs	0, cr0, [r5]
    5ba0:	0100001e 	tsteq	r0, lr, lsl r0
    5ba4:	051e0ad8 	ldreq	r0, [lr, #-2776]
    5ba8:	50010000 	andpl	r0, r1, r0
    5bac:	001d231a 	andseq	r2, sp, sl, lsl r3
    5bb0:	0ad80100 	beq	ff605fb8 <SCS_BASE+0x1f5f7fb8>
    5bb4:	00000041 	andeq	r0, r0, r1, asr #32
    5bb8:	000023d4 	ldrdeq	r2, [r0], -r4
    5bbc:	32012d00 	andcc	r2, r1, #0	; 0x0
    5bc0:	0100001e 	tsteq	r0, lr, lsl r0
    5bc4:	41010aed 	smlattmi	r1, sp, sl, r0
    5bc8:	ac000000 	stcge	0, cr0, [r0], {0}
    5bcc:	b2080055 	andlt	r0, r8, #85	; 0x55
    5bd0:	01080055 	qaddeq	r0, r5, r8
    5bd4:	001f2e5d 	andseq	r2, pc, sp, asr lr
    5bd8:	1e6c1a00 	fmulsne	s3, s24, s0
    5bdc:	ec010000 	stc	0, cr0, [r1], {0}
    5be0:	00051e0a 	andeq	r1, r5, sl, lsl #28
    5be4:	0023e700 	eoreq	lr, r3, r0, lsl #14
    5be8:	012d0000 	teqeq	sp, r0
    5bec:	00001f04 	andeq	r1, r0, r4, lsl #30
    5bf0:	010afe01 	tstpeq	sl, r1, lsl #28
    5bf4:	00000041 	andeq	r0, r0, r1, asr #32
    5bf8:	080055b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip, lr}
    5bfc:	080055ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, sl, ip, lr}
    5c00:	1f5b5d01 	svcne	0x005b5d01
    5c04:	6c1a0000 	ldcvs	0, cr0, [sl], {0}
    5c08:	0100001e 	tsteq	r0, lr, lsl r0
    5c0c:	051e0afd 	ldreq	r0, [lr, #-2813]
    5c10:	23fa0000 	mvnscs	r0, #0	; 0x0
    5c14:	2d000000 	stccs	0, cr0, [r0]
    5c18:	001f1401 	andseq	r1, pc, r1, lsl #8
    5c1c:	0b0f0100 	bleq	3c6024 <__Stack_Size+0x3c5c24>
    5c20:	00004101 	andeq	r4, r0, r1, lsl #2
    5c24:	0055bc00 	subseq	fp, r5, r0, lsl #24
    5c28:	0055c208 	subseq	ip, r5, r8, lsl #4
    5c2c:	885d0108 	ldmdahi	sp, {r3, r8}^
    5c30:	1a00001f 	bne	5cb4 <__Stack_Size+0x58b4>
    5c34:	00001e6c 	andeq	r1, r0, ip, ror #28
    5c38:	1e0b0e01 	cdpne	14, 0, cr0, cr11, cr1, {0}
    5c3c:	0d000005 	stceq	0, cr0, [r0, #-20]
    5c40:	00000024 	andeq	r0, r0, r4, lsr #32
    5c44:	1f24012d 	svcne	0x0024012d
    5c48:	20010000 	andcs	r0, r1, r0
    5c4c:	0041010b 	subeq	r0, r1, fp, lsl #2
    5c50:	55c40000 	strbpl	r0, [r4]
    5c54:	55cc0800 	strbpl	r0, [ip, #2048]
    5c58:	5d010800 	stcpl	8, cr0, [r1]
    5c5c:	00001fb5 	strheq	r1, [r0], -r5
    5c60:	001e6c1a 	andseq	r6, lr, sl, lsl ip
    5c64:	0b1f0100 	bleq	7c606c <__Stack_Size+0x7c5c6c>
    5c68:	0000051e 	andeq	r0, r0, lr, lsl r5
    5c6c:	00002420 	andeq	r2, r0, r0, lsr #8
    5c70:	ad012d00 	stcge	13, cr2, [r1]
    5c74:	01000022 	tsteq	r0, r2, lsr #32
    5c78:	41010b30 	tstmi	r1, r0, lsr fp
    5c7c:	cc000000 	stcgt	0, cr0, [r0], {0}
    5c80:	d2080055 	andle	r0, r8, #85	; 0x55
    5c84:	01080055 	qaddeq	r0, r5, r8
    5c88:	001fe25d 	andseq	lr, pc, sp, asr r2
    5c8c:	1e6c1a00 	fmulsne	s3, s24, s0
    5c90:	2f010000 	svccs	0x00010000
    5c94:	00051e0b 	andeq	r1, r5, fp, lsl #28
    5c98:	00243300 	eoreq	r3, r4, r0, lsl #6
    5c9c:	012d0000 	teqeq	sp, r0
    5ca0:	00002117 	andeq	r2, r0, r7, lsl r1
    5ca4:	010b4001 	tsteq	fp, r1
    5ca8:	00000041 	andeq	r0, r0, r1, asr #32
    5cac:	080055d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip, lr}
    5cb0:	080055da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, sl, ip, lr}
    5cb4:	200f5d01 	andcs	r5, pc, r1, lsl #26
    5cb8:	6c1a0000 	ldcvs	0, cr0, [sl], {0}
    5cbc:	0100001e 	tsteq	r0, lr, lsl r0
    5cc0:	051e0b3f 	ldreq	r0, [lr, #-2879]
    5cc4:	24460000 	strbcs	r0, [r6]
    5cc8:	2d000000 	stccs	0, cr0, [r0]
    5ccc:	001cfb01 	andseq	pc, ip, r1, lsl #22
    5cd0:	0b5e0100 	bleq	17860d8 <__Stack_Size+0x1785cd8>
    5cd4:	00007e01 	andeq	r7, r0, r1, lsl #28
    5cd8:	0055dc00 	subseq	sp, r5, r0, lsl #24
    5cdc:	0055e808 	subseq	lr, r5, r8, lsl #16
    5ce0:	565d0108 	ldrbpl	r0, [sp], -r8, lsl #2
    5ce4:	1a000020 	bne	5d6c <__Stack_Size+0x596c>
    5ce8:	00001e6c 	andeq	r1, r0, ip, ror #28
    5cec:	1e0b5d01 	cdpne	13, 0, cr5, cr11, cr1, {0}
    5cf0:	59000005 	stmdbpl	r0, {r0, r2}
    5cf4:	25000024 	strcs	r0, [r0, #-36]
    5cf8:	0000209a 	muleq	r0, sl, r0
    5cfc:	410b5d01 	tstmi	fp, r1, lsl #26
    5d00:	01000000 	tsteq	r0, r0
    5d04:	0d9e1251 	lfmeq	f1, 4, [lr, #324]
    5d08:	5f010000 	svcpl	0x00010000
    5d0c:	0000890b 	andeq	r8, r0, fp, lsl #18
    5d10:	01290000 	teqeq	r9, r0
    5d14:	00001f73 	andeq	r1, r0, r3, ror pc
    5d18:	010b8701 	tsteq	fp, r1, lsl #14
    5d1c:	080055e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, ip, lr}
    5d20:	080055f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, sl, ip, lr}
    5d24:	208d5d01 	addcs	r5, sp, r1, lsl #26
    5d28:	6c250000 	stcvs	0, cr0, [r5]
    5d2c:	0100001e 	tsteq	r0, lr, lsl r0
    5d30:	051e0b86 	ldreq	r0, [lr, #-2950]
    5d34:	50010000 	andpl	r0, r1, r0
    5d38:	00209a1a 	eoreq	r9, r0, sl, lsl sl
    5d3c:	0b860100 	bleq	fe186144 <SCS_BASE+0x1e178144>
    5d40:	00000041 	andeq	r0, r0, r1, asr #32
    5d44:	0000246c 	andeq	r2, r0, ip, ror #8
    5d48:	1c012d00 	stcne	13, cr2, [r1], {0}
    5d4c:	01000026 	tsteq	r0, r6, lsr #32
    5d50:	89010ba3 	stmdbhi	r1, {r0, r1, r5, r7, r8, r9, fp}
    5d54:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    5d58:	0c080055 	stceq	0, cr0, [r8], {85}
    5d5c:	01080056 	qaddeq	r0, r6, r8
    5d60:	0020ec5d 	eoreq	lr, r0, sp, asr ip
    5d64:	1e6c1a00 	fmulsne	s3, s24, s0
    5d68:	a2010000 	andge	r0, r1, #0	; 0x0
    5d6c:	00051e0b 	andeq	r1, r5, fp, lsl #28
    5d70:	00247f00 	eoreq	r7, r4, r0, lsl #30
    5d74:	26332500 	ldrtcs	r2, [r3], -r0, lsl #10
    5d78:	a2010000 	andge	r0, r1, #0	; 0x0
    5d7c:	0000410b 	andeq	r4, r0, fp, lsl #2
    5d80:	12510100 	subsne	r0, r1, #0	; 0x0
    5d84:	00000d9e 	muleq	r0, lr, sp
    5d88:	890ba401 	stmdbhi	fp, {r0, sl, sp, pc}
    5d8c:	12000000 	andne	r0, r0, #0	; 0x0
    5d90:	00000d9f 	muleq	r0, pc, sp
    5d94:	410ba501 	tstmi	fp, r1, lsl #10
    5d98:	12000000 	andne	r0, r0, #0	; 0x0
    5d9c:	00001d80 	andeq	r1, r0, r0, lsl #27
    5da0:	410ba501 	tstmi	fp, r1, lsl #10
    5da4:	00000000 	andeq	r0, r0, r0
    5da8:	1fad0129 	svcne	0x00ad0129
    5dac:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    5db0:	560c010b 	strpl	r0, [ip], -fp, lsl #2
    5db4:	56160800 	ldrpl	r0, [r6], -r0, lsl #16
    5db8:	5d010800 	stcpl	8, cr0, [r1]
    5dbc:	00002123 	andeq	r2, r0, r3, lsr #2
    5dc0:	001e6c25 	andseq	r6, lr, r5, lsr #24
    5dc4:	0bcd0100 	bleq	ff3461cc <SCS_BASE+0x1f3381cc>
    5dc8:	0000051e 	andeq	r0, r0, lr, lsl r5
    5dcc:	331a5001 	tstcc	sl, #1	; 0x1
    5dd0:	01000026 	tsteq	r0, r6, lsr #32
    5dd4:	00410bcd 	subeq	r0, r1, sp, asr #23
    5dd8:	24920000 	ldrcs	r0, [r2]
    5ddc:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    5de0:	001ddb01 	andseq	sp, sp, r1, lsl #22
    5de4:	01870100 	orreq	r0, r7, r0, lsl #2
    5de8:	08005618 	stmdaeq	r0, {r3, r4, r9, sl, ip, lr}
    5dec:	080056e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip, lr}
    5df0:	000024a5 	andeq	r2, r0, r5, lsr #9
    5df4:	001e6c17 	andseq	r6, lr, r7, lsl ip
    5df8:	1e860100 	rmfnes	f0, f6, f0
    5dfc:	d0000005 	andle	r0, r0, r5
    5e00:	00000024 	andeq	r0, r0, r4, lsr #32
    5e04:	00094c00 	andeq	r4, r9, r0, lsl #24
    5e08:	1e000200 	cdpne	2, 0, cr0, cr0, cr0, {0}
    5e0c:	04000014 	streq	r0, [r0], #-20
    5e10:	00000801 	andeq	r0, r0, r1, lsl #16
    5e14:	29f60100 	ldmibcs	r6!, {r8}^
    5e18:	00470000 	subeq	r0, r7, r0
    5e1c:	56e40000 	strbtpl	r0, [r4], r0
    5e20:	5aa00800 	bpl	fe807e28 <SCS_BASE+0x1e7f9e28>
    5e24:	14f70800 	ldrbtne	r0, [r7], #2048
    5e28:	04020000 	streq	r0, [r2]
    5e2c:	002ab205 	eoreq	fp, sl, r5, lsl #4
    5e30:	05020200 	streq	r0, [r2, #-512]
    5e34:	0000003d 	andeq	r0, r0, sp, lsr r0
    5e38:	2c060102 	stfcss	f0, [r6], {2}
    5e3c:	03000001 	movweq	r0, #1	; 0x1
    5e40:	00323375 	eorseq	r3, r2, r5, ror r3
    5e44:	00452702 	subeq	r2, r5, r2, lsl #14
    5e48:	04020000 	streq	r0, [r2]
    5e4c:	002b2c07 	eoreq	r2, fp, r7, lsl #24
    5e50:	31750300 	cmncc	r5, r0, lsl #6
    5e54:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    5e58:	00000057 	andeq	r0, r0, r7, asr r0
    5e5c:	bf070202 	svclt	0x00070202
    5e60:	03000001 	movweq	r0, #1	; 0x1
    5e64:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    5e68:	00006829 	andeq	r6, r0, r9, lsr #16
    5e6c:	08010200 	stmdaeq	r1, {r9}
    5e70:	0000012a 	andeq	r0, r0, sl, lsr #2
    5e74:	00005704 	andeq	r5, r0, r4, lsl #14
    5e78:	02010500 	andeq	r0, r1, #0	; 0x0
    5e7c:	00008939 	andeq	r8, r0, r9, lsr r9
    5e80:	103d0600 	eorsne	r0, sp, r0, lsl #12
    5e84:	07000000 	streq	r0, [r0, -r0]
    5e88:	00544553 	subseq	r4, r4, r3, asr r5
    5e8c:	90080001 	andls	r0, r8, r1
    5e90:	02000019 	andeq	r0, r0, #25	; 0x19
    5e94:	00007439 	andeq	r7, r0, r9, lsr r4
    5e98:	178a0800 	strne	r0, [sl, r0, lsl #16]
    5e9c:	39020000 	stmdbcc	r2, {}
    5ea0:	00000074 	andeq	r0, r0, r4, ror r0
    5ea4:	3b020105 	blcc	862c0 <__Stack_Size+0x85ec0>
    5ea8:	000000b4 	strheq	r0, [r0], -r4
    5eac:	0007e606 	andeq	lr, r7, r6, lsl #12
    5eb0:	06060000 	streq	r0, [r6], -r0
    5eb4:	01000008 	tsteq	r0, r8
    5eb8:	096d0800 	stmdbeq	sp!, {fp}^
    5ebc:	3b020000 	blcc	85ec4 <__Stack_Size+0x85ac4>
    5ec0:	0000009f 	muleq	r0, pc, r0
    5ec4:	0a070409 	beq	1c6ef0 <__Stack_Size+0x1c6af0>
    5ec8:	0239031c 	eorseq	r0, r9, #1879048192	; 0x70000000
    5ecc:	0000019c 	muleq	r0, ip, r1
    5ed0:	0052530b 	subseq	r5, r2, fp, lsl #6
    5ed4:	6f023a03 	svcvs	0x00023a03
    5ed8:	02000000 	andeq	r0, r0, #0	; 0x0
    5edc:	f40c0023 	vst4.8	{d0-d3}, [ip, :128], r3
    5ee0:	03000001 	movweq	r0, #1	; 0x1
    5ee4:	004c023b 	subeq	r0, ip, fp, lsr r2
    5ee8:	23020000 	movwcs	r0, #8192	; 0x2000
    5eec:	52440b02 	subpl	r0, r4, #2048	; 0x800
    5ef0:	023c0300 	eorseq	r0, ip, #0	; 0x0
    5ef4:	0000006f 	andeq	r0, r0, pc, rrx
    5ef8:	0c042302 	stceq	3, cr2, [r4], {2}
    5efc:	000001fe 	strdeq	r0, [r0], -lr
    5f00:	4c023d03 	stcmi	13, cr3, [r2], {3}
    5f04:	02000000 	andeq	r0, r0, #0	; 0x0
    5f08:	420b0623 	andmi	r0, fp, #36700160	; 0x2300000
    5f0c:	03005252 	movweq	r5, #594	; 0x252
    5f10:	006f023e 	rsbeq	r0, pc, lr, lsr r2
    5f14:	23020000 	movwcs	r0, #8192	; 0x2000
    5f18:	008c0c08 	addeq	r0, ip, r8, lsl #24
    5f1c:	3f030000 	svccc	0x00030000
    5f20:	00004c02 	andeq	r4, r0, r2, lsl #24
    5f24:	0a230200 	beq	8c672c <__Stack_Size+0x8c632c>
    5f28:	3152430b 	cmpcc	r2, fp, lsl #6
    5f2c:	02400300 	subeq	r0, r0, #0	; 0x0
    5f30:	0000006f 	andeq	r0, r0, pc, rrx
    5f34:	0c0c2302 	stceq	3, cr2, [ip], {2}
    5f38:	00000096 	muleq	r0, r6, r0
    5f3c:	4c024103 	stfmis	f4, [r2], {3}
    5f40:	02000000 	andeq	r0, r0, #0	; 0x0
    5f44:	430b0e23 	movwmi	r0, #48675	; 0xbe23
    5f48:	03003252 	movweq	r3, #594	; 0x252
    5f4c:	006f0242 	rsbeq	r0, pc, r2, asr #4
    5f50:	23020000 	movwcs	r0, #8192	; 0x2000
    5f54:	00a00c10 	adceq	r0, r0, r0, lsl ip
    5f58:	43030000 	movwmi	r0, #12288	; 0x3000
    5f5c:	00004c02 	andeq	r4, r0, r2, lsl #24
    5f60:	12230200 	eorne	r0, r3, #0	; 0x0
    5f64:	3352430b 	cmpcc	r2, #738197504	; 0x2c000000
    5f68:	02440300 	subeq	r0, r4, #0	; 0x0
    5f6c:	0000006f 	andeq	r0, r0, pc, rrx
    5f70:	0c142302 	ldceq	3, cr2, [r4], {2}
    5f74:	0000022c 	andeq	r0, r0, ip, lsr #4
    5f78:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    5f7c:	02000000 	andeq	r0, r0, #0	; 0x0
    5f80:	6e0c1623 	cfmadd32vs	mvax1, mvfx1, mvfx12, mvfx3
    5f84:	0300000a 	movweq	r0, #10	; 0xa
    5f88:	006f0246 	rsbeq	r0, pc, r6, asr #4
    5f8c:	23020000 	movwcs	r0, #8192	; 0x2000
    5f90:	00b50c18 	adcseq	r0, r5, r8, lsl ip
    5f94:	47030000 	strmi	r0, [r3, -r0]
    5f98:	00004c02 	andeq	r4, r0, r2, lsl #24
    5f9c:	1a230200 	bne	8c67a4 <__Stack_Size+0x8c63a4>
    5fa0:	271c0d00 	ldrcs	r0, [ip, -r0, lsl #26]
    5fa4:	48030000 	stmdami	r3, {}
    5fa8:	0000c202 	andeq	ip, r0, r2, lsl #4
    5fac:	04100e00 	ldreq	r0, [r0], #-3584
    5fb0:	0002051b 	andeq	r0, r2, fp, lsl r5
    5fb4:	0ae60f00 	beq	ff989bbc <SCS_BASE+0x1f97bbbc>
    5fb8:	1c040000 	stcne	0, cr0, [r4], {0}
    5fbc:	0000003a 	andeq	r0, r0, sl, lsr r0
    5fc0:	0f002302 	svceq	0x00002302
    5fc4:	00000a8d 	andeq	r0, r0, sp, lsl #21
    5fc8:	004c1d04 	subeq	r1, ip, r4, lsl #26
    5fcc:	23020000 	movwcs	r0, #8192	; 0x2000
    5fd0:	0af50f04 	beq	ffd49be8 <SCS_BASE+0x1fd3bbe8>
    5fd4:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    5fd8:	0000004c 	andeq	r0, r0, ip, asr #32
    5fdc:	0f062302 	svceq	0x00062302
    5fe0:	00000a31 	andeq	r0, r0, r1, lsr sl
    5fe4:	004c1f04 	subeq	r1, ip, r4, lsl #30
    5fe8:	23020000 	movwcs	r0, #8192	; 0x2000
    5fec:	0b200f08 	bleq	809c14 <__Stack_Size+0x809814>
    5ff0:	20040000 	andcs	r0, r4, r0
    5ff4:	0000004c 	andeq	r0, r0, ip, asr #32
    5ff8:	0f0a2302 	svceq	0x000a2302
    5ffc:	00000a73 	andeq	r0, r0, r3, ror sl
    6000:	004c2104 	subeq	r2, ip, r4, lsl #2
    6004:	23020000 	movwcs	r0, #8192	; 0x2000
    6008:	3e08000c 	cdpcc	0, 0, cr0, cr8, cr12, {0}
    600c:	0400000a 	streq	r0, [r0], #-10
    6010:	0001a822 	andeq	sl, r1, r2, lsr #16
    6014:	04080e00 	streq	r0, [r8], #-3584
    6018:	00025126 	andeq	r5, r2, r6, lsr #2
    601c:	291a0f00 	ldmdbcs	sl, {r8, r9, sl, fp}
    6020:	27040000 	strcs	r0, [r4, -r0]
    6024:	0000004c 	andeq	r0, r0, ip, asr #32
    6028:	0f002302 	svceq	0x00002302
    602c:	000029e4 	andeq	r2, r0, r4, ror #19
    6030:	004c2804 	subeq	r2, ip, r4, lsl #16
    6034:	23020000 	movwcs	r0, #8192	; 0x2000
    6038:	26d80f02 	ldrbcs	r0, [r8], r2, lsl #30
    603c:	29040000 	stmdbcs	r4, {}
    6040:	0000004c 	andeq	r0, r0, ip, asr #32
    6044:	0f042302 	svceq	0x00042302
    6048:	00002788 	andeq	r2, r0, r8, lsl #15
    604c:	004c2a04 	subeq	r2, ip, r4, lsl #20
    6050:	23020000 	movwcs	r0, #8192	; 0x2000
    6054:	2a080006 	bcs	206074 <__Stack_Size+0x205c74>
    6058:	04000027 	streq	r0, [r0], #-39
    605c:	0002102b 	andeq	r1, r2, fp, lsr #32
    6060:	05140e00 	ldreq	r0, [r4, #-3584]
    6064:	0002ab1a 	andeq	sl, r2, sl, lsl fp
    6068:	19ee0f00 	stmibne	lr!, {r8, r9, sl, fp}^
    606c:	1b050000 	blne	146074 <__Stack_Size+0x145c74>
    6070:	0000003a 	andeq	r0, r0, sl, lsr r0
    6074:	0f002302 	svceq	0x00002302
    6078:	000017f4 	strdeq	r1, [r0], -r4
    607c:	003a1c05 	eorseq	r1, sl, r5, lsl #24
    6080:	23020000 	movwcs	r0, #8192	; 0x2000
    6084:	1a570f04 	bne	15c9c9c <__Stack_Size+0x15c989c>
    6088:	1d050000 	stcne	0, cr0, [r5]
    608c:	0000003a 	andeq	r0, r0, sl, lsr r0
    6090:	0f082302 	svceq	0x00082302
    6094:	00001a0a 	andeq	r1, r0, sl, lsl #20
    6098:	003a1e05 	eorseq	r1, sl, r5, lsl #28
    609c:	23020000 	movwcs	r0, #8192	; 0x2000
    60a0:	19500f0c 	ldmdbne	r0, {r2, r3, r8, r9, sl, fp}^
    60a4:	1f050000 	svcne	0x00050000
    60a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    60ac:	00102302 	andseq	r2, r0, r2, lsl #6
    60b0:	0017bc08 	andseq	fp, r7, r8, lsl #24
    60b4:	5c200500 	cfstr32pl	mvfx0, [r0]
    60b8:	10000002 	andne	r0, r0, r2
    60bc:	002a2301 	eoreq	r2, sl, r1, lsl #6
    60c0:	01e90100 	mvneq	r0, r0, lsl #2
    60c4:	080056e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip, lr}
    60c8:	08005702 	stmdaeq	r0, {r1, r8, r9, sl, ip, lr}
    60cc:	02db5d01 	sbcseq	r5, fp, #64	; 0x40
    60d0:	c1110000 	tstgt	r1, r0
    60d4:	01000028 	tsteq	r0, r8, lsr #32
    60d8:	0002dbe8 	andeq	sp, r2, r8, ror #23
    60dc:	00500100 	subseq	r0, r0, r0, lsl #2
    60e0:	02050412 	andeq	r0, r5, #301989888	; 0x12000000
    60e4:	01130000 	tsteq	r3, r0
    60e8:	0000299f 	muleq	r0, pc, r9
    60ec:	01010001 	tsteq	r1, r1
    60f0:	08005704 	stmdaeq	r0, {r2, r8, r9, sl, ip, lr}
    60f4:	0800572c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip, lr}
    60f8:	03245d01 	teqeq	r4, #64	; 0x40
    60fc:	a7110000 	ldrge	r0, [r1, -r0]
    6100:	01000028 	tsteq	r0, r8, lsr #32
    6104:	000324ff 	strdeq	r2, [r3], -pc
    6108:	14500100 	ldrbne	r0, [r0], #-256
    610c:	0000280f 	andeq	r2, r0, pc, lsl #16
    6110:	032aff01 	msreq	CPSR_fx, #4	; 0x4
    6114:	24ef0000 	strbtcs	r0, [pc], #0	; 611c <__Stack_Size+0x5d1c>
    6118:	ee150000 	wxor	wr0, wr5, wr0
    611c:	01000010 	tsteq	r0, r0, lsl r0
    6120:	003a0101 	eorseq	r0, sl, r1, lsl #2
    6124:	52010000 	andpl	r0, r1, #0	; 0x0
    6128:	9c041200 	sfmls	f1, 4, [r4], {0}
    612c:	12000001 	andne	r0, r0, #1	; 0x1
    6130:	00025104 	andeq	r5, r2, r4, lsl #2
    6134:	32011300 	andcc	r1, r1, #0	; 0x0
    6138:	01000028 	tsteq	r0, r8, lsr #32
    613c:	2c010124 	stfcss	f0, [r1], {36}
    6140:	3a080057 	bcc	2062a4 <__Stack_Size+0x205ea4>
    6144:	01080057 	qaddeq	r0, r7, r8
    6148:	0003575d 	andeq	r5, r3, sp, asr r7
    614c:	280f1600 	stmdacs	pc, {r9, sl, ip}
    6150:	23010000 	movwcs	r0, #4096	; 0x1000
    6154:	00032a01 	andeq	r2, r3, r1, lsl #20
    6158:	00500100 	subseq	r0, r0, r0, lsl #2
    615c:	27410113 	smlaldcs	r0, r1, r3, r1
    6160:	38010000 	stmdacc	r1, {}
    6164:	573c0101 	ldrpl	r0, [ip, -r1, lsl #2]!
    6168:	57560800 	ldrbpl	r0, [r6, -r0, lsl #16]
    616c:	5d010800 	stcpl	8, cr0, [r1]
    6170:	0000038c 	andeq	r0, r0, ip, lsl #7
    6174:	0028a716 	eoreq	sl, r8, r6, lsl r7
    6178:	01370100 	teqeq	r7, r0, lsl #2
    617c:	00000324 	andeq	r0, r0, r4, lsr #6
    6180:	17165001 	ldrne	r5, [r6, -r1]
    6184:	0100000d 	tsteq	r0, sp
    6188:	00b40137 	adcseq	r0, r4, r7, lsr r1
    618c:	51010000 	tstpl	r1, r0
    6190:	98011700 	stmdals	r1, {r8, r9, sl, ip}
    6194:	01000028 	tsteq	r0, r8, lsr #32
    6198:	58010163 	stmdapl	r1, {r0, r1, r5, r6, r8}
    619c:	96080057 	undefined
    61a0:	02080057 	andeq	r0, r8, #87	; 0x57
    61a4:	0d000025 	stceq	0, cr0, [r0, #-148]
    61a8:	18000004 	stmdane	r0, {r2}
    61ac:	000028a7 	andeq	r2, r0, r7, lsr #17
    61b0:	24016201 	strcs	r6, [r1], #-513
    61b4:	21000003 	tstcs	r0, r3
    61b8:	18000025 	stmdane	r0, {r0, r2, r5}
    61bc:	00002996 	muleq	r0, r6, r9
    61c0:	4c016201 	sfmmi	f6, 4, [r1], {1}
    61c4:	34000000 	strcc	r0, [r0]
    61c8:	16000025 	strne	r0, [r0], -r5, lsr #32
    61cc:	00000d17 	andeq	r0, r0, r7, lsl sp
    61d0:	b4016201 	strlt	r6, [r1], #-513
    61d4:	01000000 	tsteq	r0, r0
    61d8:	2a1a1552 	bcs	68b728 <__Stack_Size+0x68b328>
    61dc:	64010000 	strvs	r0, [r1]
    61e0:	00003a01 	andeq	r3, r0, r1, lsl #20
    61e4:	195c0100 	ldmdbne	ip, {r8}^
    61e8:	000028e1 	andeq	r2, r0, r1, ror #17
    61ec:	3a016401 	bcc	5f1f8 <__Stack_Size+0x5edf8>
    61f0:	15000000 	strne	r0, [r0]
    61f4:	000029ef 	andeq	r2, r0, pc, ror #19
    61f8:	3a016401 	bcc	5f204 <__Stack_Size+0x5ee04>
    61fc:	01000000 	tsteq	r0, r0
    6200:	28481a51 	stmdacs	r8, {r0, r4, r6, r9, fp, ip}^
    6204:	65010000 	strvs	r0, [r1]
    6208:	00003a01 	andeq	r3, r0, r1, lsl #20
    620c:	00255200 	eoreq	r5, r5, r0, lsl #4
    6210:	01130000 	tsteq	r3, r0
    6214:	0000277b 	andeq	r2, r0, fp, ror r7
    6218:	01019e01 	tsteq	r1, r1, lsl #28
    621c:	08005798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, ip, lr}
    6220:	080057b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, ip, lr}
    6224:	04505d01 	ldrbeq	r5, [r0], #-3329
    6228:	a7160000 	ldrge	r0, [r6, -r0]
    622c:	01000028 	tsteq	r0, r8, lsr #32
    6230:	0324019d 	teqeq	r4, #1073741863	; 0x40000027
    6234:	50010000 	andpl	r0, r1, r0
    6238:	00282516 	eoreq	r2, r8, r6, lsl r5
    623c:	019d0100 	orrseq	r0, sp, r0, lsl #2
    6240:	0000004c 	andeq	r0, r0, ip, asr #32
    6244:	17165101 	ldrne	r5, [r6, -r1, lsl #2]
    6248:	0100000d 	tsteq	r0, sp
    624c:	00b4019d 	umlalseq	r0, r4, sp, r1
    6250:	52010000 	andpl	r0, r1, #0	; 0x0
    6254:	64011300 	strvs	r1, [r1], #-768
    6258:	01000028 	tsteq	r0, r8, lsr #32
    625c:	b00101bd 	strhlt	r0, [r1], -sp
    6260:	c6080057 	undefined
    6264:	01080057 	qaddeq	r0, r7, r8
    6268:	0004855d 	andeq	r8, r4, sp, asr r5
    626c:	28a71600 	stmiacs	r7!, {r9, sl, ip}
    6270:	bc010000 	stclt	0, cr0, [r1], {0}
    6274:	00032401 	andeq	r2, r3, r1, lsl #8
    6278:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    627c:	000028d2 	ldrdeq	r2, [r0], -r2
    6280:	5e01bc01 	cdppl	12, 0, cr11, cr1, cr1, {0}
    6284:	01000000 	tsteq	r0, r0
    6288:	01130051 	tsteq	r3, r1, asr r0
    628c:	000029af 	andeq	r2, r0, pc, lsr #19
    6290:	0101d601 	tsteq	r1, r1, lsl #12
    6294:	080057c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, ip, lr}
    6298:	080057de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}
    629c:	04bc5d01 	ldrteq	r5, [ip], #3329
    62a0:	a7160000 	ldrge	r0, [r6, -r0]
    62a4:	01000028 	tsteq	r0, r8, lsr #32
    62a8:	032401d5 	teqeq	r4, #1073741877	; 0x40000035
    62ac:	50010000 	andpl	r0, r1, r0
    62b0:	00276e18 	eoreq	r6, r7, r8, lsl lr
    62b4:	01d50100 	bicseq	r0, r5, r0, lsl #2
    62b8:	0000004c 	andeq	r0, r0, ip, asr #32
    62bc:	0000257b 	andeq	r2, r0, fp, ror r5
    62c0:	26011300 	strcs	r1, [r1], -r0, lsl #6
    62c4:	01000029 	tsteq	r0, r9, lsr #32
    62c8:	e00101eb 	and	r0, r1, fp, ror #3
    62cc:	fa080057 	blx	206430 <__Stack_Size+0x206030>
    62d0:	01080057 	qaddeq	r0, r7, r8
    62d4:	0004f15d 	andeq	pc, r4, sp, asr r1
    62d8:	28a71600 	stmiacs	r7!, {r9, sl, ip}
    62dc:	ea010000 	b	462e4 <__Stack_Size+0x45ee4>
    62e0:	00032401 	andeq	r2, r3, r1, lsl #8
    62e4:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    62e8:	00000d17 	andeq	r0, r0, r7, lsl sp
    62ec:	b401ea01 	strlt	lr, [r1], #-2561
    62f0:	01000000 	tsteq	r0, r0
    62f4:	01130051 	tsteq	r3, r1, asr r0
    62f8:	000027d6 	ldrdeq	r2, [r0], -r6
    62fc:	01020b01 	tsteq	r2, r1, lsl #22
    6300:	080057fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}
    6304:	08005812 	stmdaeq	r0, {r1, r4, fp, ip, lr}
    6308:	05285d01 	streq	r5, [r8, #-3329]!
    630c:	a7160000 	ldrge	r0, [r6, -r0]
    6310:	01000028 	tsteq	r0, r8, lsr #32
    6314:	0324020a 	teqeq	r4, #-1610612736	; 0xa0000000
    6318:	50010000 	andpl	r0, r1, r0
    631c:	00270118 	eoreq	r0, r7, r8, lsl r1
    6320:	020a0100 	andeq	r0, sl, #0	; 0x0
    6324:	0000004c 	andeq	r0, r0, ip, asr #32
    6328:	0000258e 	andeq	r2, r0, lr, lsl #11
    632c:	4c011300 	stcmi	3, cr1, [r1], {0}
    6330:	01000029 	tsteq	r0, r9, lsr #32
    6334:	14010220 	strne	r0, [r1], #-544
    6338:	2e080058 	mcrcs	0, 0, r0, cr8, cr8, {2}
    633c:	01080058 	qaddeq	r0, r8, r8
    6340:	00055d5d 	andeq	r5, r5, sp, asr sp
    6344:	28a71600 	stmiacs	r7!, {r9, sl, ip}
    6348:	1f010000 	svcne	0x00010000
    634c:	00032402 	andeq	r2, r3, r2, lsl #8
    6350:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    6354:	00000d17 	andeq	r0, r0, r7, lsl sp
    6358:	b4021f01 	strlt	r1, [r2], #-3841
    635c:	01000000 	tsteq	r0, r0
    6360:	01130051 	tsteq	r3, r1, asr r0
    6364:	0000274b 	andeq	r2, r0, fp, asr #14
    6368:	01023c01 	tsteq	r2, r1, lsl #24
    636c:	08005830 	stmdaeq	r0, {r4, r5, fp, ip, lr}
    6370:	08005838 	stmdaeq	r0, {r3, r4, r5, fp, ip, lr}
    6374:	05945d01 	ldreq	r5, [r4, #3329]
    6378:	a7160000 	ldrge	r0, [r6, -r0]
    637c:	01000028 	tsteq	r0, r8, lsr #32
    6380:	0324023b 	teqeq	r4, #-1342177277	; 0xb0000003
    6384:	50010000 	andpl	r0, r1, r0
    6388:	000ea218 	andeq	sl, lr, r8, lsl r2
    638c:	023b0100 	eorseq	r0, fp, #0	; 0x0
    6390:	0000004c 	andeq	r0, r0, ip, asr #32
    6394:	000025a1 	andeq	r2, r0, r1, lsr #11
    6398:	c2011b00 	andgt	r1, r1, #0	; 0x0
    639c:	01000029 	tsteq	r0, r9, lsr #32
    63a0:	4c01024f 	sfmmi	f0, 4, [r1], {79}
    63a4:	38000000 	stmdacc	r0, {}
    63a8:	40080058 	andmi	r0, r8, r8, asr r0
    63ac:	01080058 	qaddeq	r0, r8, r8
    63b0:	0005c15d 	andeq	ip, r5, sp, asr r1
    63b4:	28a71800 	stmiacs	r7!, {fp, ip}
    63b8:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    63bc:	00032402 	andeq	r2, r3, r2, lsl #8
    63c0:	0025b400 	eoreq	fp, r5, r0, lsl #8
    63c4:	01130000 	tsteq	r3, r0
    63c8:	00002888 	andeq	r2, r0, r8, lsl #17
    63cc:	01026101 	tsteq	r2, r1, lsl #2
    63d0:	08005840 	stmdaeq	r0, {r6, fp, ip, lr}
    63d4:	0800584c 	stmdaeq	r0, {r2, r3, r6, fp, ip, lr}
    63d8:	05e85d01 	strbeq	r5, [r8, #3329]!
    63dc:	a7160000 	ldrge	r0, [r6, -r0]
    63e0:	01000028 	tsteq	r0, r8, lsr #32
    63e4:	03240260 	teqeq	r4, #6	; 0x6
    63e8:	50010000 	andpl	r0, r1, r0
    63ec:	75011300 	strvc	r1, [r1, #-768]
    63f0:	01000028 	tsteq	r0, r8, lsr #32
    63f4:	4c010274 	sfmmi	f0, 4, [r1], {116}
    63f8:	5e080058 	mcrpl	0, 0, r0, cr8, cr8, {2}
    63fc:	01080058 	qaddeq	r0, r8, r8
    6400:	00061d5d 	andeq	r1, r6, sp, asr sp
    6404:	28a71600 	stmiacs	r7!, {r9, sl, ip}
    6408:	73010000 	movwvc	r0, #4096	; 0x1000
    640c:	00032402 	andeq	r2, r3, r2, lsl #8
    6410:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    6414:	000027c6 	andeq	r2, r0, r6, asr #15
    6418:	5e027301 	cdppl	3, 0, cr7, cr2, cr1, {0}
    641c:	01000000 	tsteq	r0, r0
    6420:	01130051 	tsteq	r3, r1, asr r0
    6424:	000026e3 	andeq	r2, r0, r3, ror #13
    6428:	01028a01 	tsteq	r2, r1, lsl #20
    642c:	08005860 	stmdaeq	r0, {r5, r6, fp, ip, lr}
    6430:	08005872 	stmdaeq	r0, {r1, r4, r5, r6, fp, ip, lr}
    6434:	06525d01 	ldrbeq	r5, [r2], -r1, lsl #26
    6438:	a7160000 	ldrge	r0, [r6, -r0]
    643c:	01000028 	tsteq	r0, r8, lsr #32
    6440:	03240289 	teqeq	r4, #-1879048184	; 0x90000008
    6444:	50010000 	andpl	r0, r1, r0
    6448:	0029d416 	eoreq	sp, r9, r6, lsl r4
    644c:	02890100 	addeq	r0, r9, #0	; 0x0
    6450:	0000005e 	andeq	r0, r0, lr, asr r0
    6454:	13005101 	movwne	r5, #257	; 0x101
    6458:	0028ae01 	eoreq	sl, r8, r1, lsl #28
    645c:	02a00100 	adceq	r0, r0, #0	; 0x0
    6460:	00587401 	subseq	r7, r8, r1, lsl #8
    6464:	00588e08 	subseq	r8, r8, r8, lsl #28
    6468:	875d0108 	ldrbhi	r0, [sp, -r8, lsl #2]
    646c:	16000006 	strne	r0, [r0], -r6
    6470:	000028a7 	andeq	r2, r0, r7, lsr #17
    6474:	24029f01 	strcs	r9, [r2], #-3841
    6478:	01000003 	tsteq	r0, r3
    647c:	0d171650 	ldceq	6, cr1, [r7, #-320]
    6480:	9f010000 	svcls	0x00010000
    6484:	0000b402 	andeq	fp, r0, r2, lsl #8
    6488:	00510100 	subseq	r0, r1, r0, lsl #2
    648c:	296b0113 	stmdbcs	fp!, {r0, r1, r4, r8}^
    6490:	bd010000 	stclt	0, cr0, [r1]
    6494:	58900102 	ldmpl	r0, {r1, r8}
    6498:	58aa0800 	stmiapl	sl!, {fp}
    649c:	5d010800 	stcpl	8, cr0, [r1]
    64a0:	000006bc 	strheq	r0, [r0], -ip
    64a4:	0028a716 	eoreq	sl, r8, r6, lsl r7
    64a8:	02bc0100 	adcseq	r0, ip, #0	; 0x0
    64ac:	00000324 	andeq	r0, r0, r4, lsr #6
    64b0:	17165001 	ldrne	r5, [r6, -r1]
    64b4:	0100000d 	tsteq	r0, sp
    64b8:	00b402bc 	ldrhteq	r0, [r4], ip
    64bc:	51010000 	tstpl	r1, r0
    64c0:	5a011300 	bpl	4b0c8 <__Stack_Size+0x4acc8>
    64c4:	01000027 	tsteq	r0, r7, lsr #32
    64c8:	ac0102da 	sfmge	f0, 4, [r1], {218}
    64cc:	c6080058 	undefined
    64d0:	01080058 	qaddeq	r0, r8, r8
    64d4:	0006f15d 	andeq	pc, r6, sp, asr r1
    64d8:	28a71600 	stmiacs	r7!, {r9, sl, ip}
    64dc:	d9010000 	stmdble	r1, {}
    64e0:	00032402 	andeq	r2, r3, r2, lsl #8
    64e4:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    64e8:	00000d17 	andeq	r0, r0, r7, lsl sp
    64ec:	b402d901 	strlt	sp, [r2], #-2305
    64f0:	01000000 	tsteq	r0, r0
    64f4:	01130051 	tsteq	r3, r1, asr r0
    64f8:	00002909 	andeq	r2, r0, r9, lsl #18
    64fc:	0102f901 	tstpeq	r2, r1, lsl #18
    6500:	080058c8 	stmdaeq	r0, {r3, r6, r7, fp, ip, lr}
    6504:	080058de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip, lr}
    6508:	07285d01 	streq	r5, [r8, -r1, lsl #26]!
    650c:	a7160000 	ldrge	r0, [r6, -r0]
    6510:	01000028 	tsteq	r0, r8, lsr #32
    6514:	032402f8 	teqeq	r4, #-2147483633	; 0x8000000f
    6518:	50010000 	andpl	r0, r1, r0
    651c:	00279618 	eoreq	r9, r7, r8, lsl r6
    6520:	02f80100 	rscseq	r0, r8, #0	; 0x0
    6524:	0000004c 	andeq	r0, r0, ip, asr #32
    6528:	000025c7 	andeq	r2, r0, r7, asr #11
    652c:	3e011300 	cdpcc	3, 0, cr1, cr1, cr0, {0}
    6530:	01000029 	tsteq	r0, r9, lsr #32
    6534:	e001030e 	and	r0, r1, lr, lsl #6
    6538:	fa080058 	blx	2066a0 <__Stack_Size+0x2062a0>
    653c:	01080058 	qaddeq	r0, r8, r8
    6540:	00075d5d 	andeq	r5, r7, sp, asr sp
    6544:	28a71600 	stmiacs	r7!, {r9, sl, ip}
    6548:	0d010000 	stceq	0, cr0, [r1]
    654c:	00032403 	andeq	r2, r3, r3, lsl #8
    6550:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    6554:	00000d17 	andeq	r0, r0, r7, lsl sp
    6558:	b4030d01 	strlt	r0, [r3], #-3329
    655c:	01000000 	tsteq	r0, r0
    6560:	011b0051 	tsteq	fp, r1, asr r0
    6564:	00002982 	andeq	r2, r0, r2, lsl #19
    6568:	01033601 	tsteq	r3, r1, lsl #12
    656c:	00000089 	andeq	r0, r0, r9, lsl #1
    6570:	080058fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp, ip, lr}
    6574:	08005908 	stmdaeq	r0, {r3, r8, fp, ip, lr}
    6578:	07a45d01 	streq	r5, [r4, r1, lsl #26]!
    657c:	a7180000 	ldrge	r0, [r8, -r0]
    6580:	01000028 	tsteq	r0, r8, lsr #32
    6584:	03240335 	teqeq	r4, #-738197504	; 0xd4000000
    6588:	25da0000 	ldrbcs	r0, [sl]
    658c:	f7160000 	undefined instruction 0xf7160000
    6590:	01000027 	tsteq	r0, r7, lsr #32
    6594:	004c0335 	subeq	r0, ip, r5, lsr r3
    6598:	51010000 	tstpl	r1, r0
    659c:	000d9e19 	andeq	r9, sp, r9, lsl lr
    65a0:	03370100 	teqeq	r7, #0	; 0x0
    65a4:	00000089 	andeq	r0, r0, r9, lsl #1
    65a8:	e7011300 	str	r1, [r1, -r0, lsl #6]
    65ac:	01000028 	tsteq	r0, r8, lsr #32
    65b0:	0801036a 	stmdaeq	r1, {r1, r3, r5, r6, r8, r9}
    65b4:	12080059 	andne	r0, r8, #89	; 0x59
    65b8:	01080059 	qaddeq	r0, r9, r8
    65bc:	0007db5d 	andeq	sp, r7, sp, asr fp
    65c0:	28a71600 	stmiacs	r7!, {r9, sl, ip}
    65c4:	69010000 	stmdbvs	r1, {}
    65c8:	00032403 	andeq	r2, r3, r3, lsl #8
    65cc:	18500100 	ldmdane	r0, {r8}^
    65d0:	000027f7 	strdeq	r2, [r0], -r7
    65d4:	4c036901 	stcmi	9, cr6, [r3], {1}
    65d8:	ed000000 	stc	0, cr0, [r0]
    65dc:	00000025 	andeq	r0, r0, r5, lsr #32
    65e0:	28f7011b 	ldmcs	r7!, {r0, r1, r3, r4, r8}^
    65e4:	8b010000 	blhi	465ec <__Stack_Size+0x461ec>
    65e8:	00940103 	addseq	r0, r4, r3, lsl #2
    65ec:	59140000 	ldmdbpl	r4, {}
    65f0:	595e0800 	ldmdbpl	lr, {fp}^
    65f4:	5d010800 	stcpl	8, cr0, [r1]
    65f8:	00000852 	andeq	r0, r0, r2, asr r8
    65fc:	0028a718 	eoreq	sl, r8, r8, lsl r7
    6600:	038a0100 	orreq	r0, sl, #0	; 0x0
    6604:	00000324 	andeq	r0, r0, r4, lsr #6
    6608:	00002600 	andeq	r2, r0, r0, lsl #12
    660c:	00299618 	eoreq	r9, r9, r8, lsl r6
    6610:	038a0100 	orreq	r0, sl, #0	; 0x0
    6614:	0000004c 	andeq	r0, r0, ip, asr #32
    6618:	00002613 	andeq	r2, r0, r3, lsl r6
    661c:	0028e015 	eoreq	lr, r8, r5, lsl r0
    6620:	038c0100 	orreq	r0, ip, #0	; 0x0
    6624:	0000003a 	andeq	r0, r0, sl, lsr r0
    6628:	ef1a5201 	svc	0x001a5201
    662c:	01000029 	tsteq	r0, r9, lsr #32
    6630:	003a038c 	eorseq	r0, sl, ip, lsl #7
    6634:	263c0000 	ldrtcs	r0, [ip], -r0
    6638:	1a1a0000 	bne	686640 <__Stack_Size+0x686240>
    663c:	0100002a 	tsteq	r0, sl, lsr #32
    6640:	003a038c 	eorseq	r0, sl, ip, lsl #7
    6644:	265a0000 	ldrbcs	r0, [sl], -r0
    6648:	9e190000 	wxorls	wr0, wr9, wr0
    664c:	0100000d 	tsteq	r0, sp
    6650:	0094038d 	addseq	r0, r4, sp, lsl #7
    6654:	13000000 	movwne	r0, #0	; 0x0
    6658:	0027ae01 	eoreq	sl, r7, r1, lsl #28
    665c:	03db0100 	bicseq	r0, fp, #0	; 0x0
    6660:	00596001 	subseq	r6, r9, r1
    6664:	00597008 	subseq	r7, r9, r8
    6668:	a15d0108 	cmpge	sp, r8, lsl #2
    666c:	16000008 	strne	r0, [r0], -r8
    6670:	000028a7 	andeq	r2, r0, r7, lsr #17
    6674:	2403da01 	strcs	sp, [r3], #-2561
    6678:	01000003 	tsteq	r0, r3
    667c:	29961850 	ldmibcs	r6, {r4, r6, fp, ip}
    6680:	da010000 	ble	46688 <__Stack_Size+0x46288>
    6684:	00004c03 	andeq	r4, r0, r3, lsl #24
    6688:	00266d00 	eoreq	r6, r6, r0, lsl #26
    668c:	28e01900 	stmiacs	r0!, {r8, fp, ip}^
    6690:	dc010000 	stcle	0, cr0, [r1], {0}
    6694:	00004c03 	andeq	r4, r0, r3, lsl #24
    6698:	29ef1900 	stmibcs	pc!, {r8, fp, ip}^
    669c:	dc010000 	stcle	0, cr0, [r1], {0}
    66a0:	00004c03 	andeq	r4, r0, r3, lsl #24
    66a4:	011c0000 	tsteq	ip, r0
    66a8:	000026f6 	strdeq	r2, [r0], -r6
    66ac:	70018d01 	andvc	r8, r1, r1, lsl #26
    66b0:	0c080059 	stceq	0, cr0, [r8], {89}
    66b4:	8008005a 	andhi	r0, r8, sl, asr r0
    66b8:	2a000026 	bcs	6758 <__Stack_Size+0x6358>
    66bc:	14000009 	strne	r0, [r0], #-9
    66c0:	000028a7 	andeq	r2, r0, r7, lsr #17
    66c4:	03248c01 	teqeq	r4, #256	; 0x100
    66c8:	26ab0000 	strtcs	r0, [fp], r0
    66cc:	c1140000 	tstgt	r4, r0
    66d0:	01000028 	tsteq	r0, r8, lsr #32
    66d4:	0002db8c 	andeq	sp, r2, ip, lsl #23
    66d8:	0026ca00 	eoreq	ip, r6, r0, lsl #20
    66dc:	10ee1d00 	rscne	r1, lr, r0, lsl #26
    66e0:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    66e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    66e8:	000026e8 	andeq	r2, r0, r8, ror #13
    66ec:	0027a51d 	eoreq	sl, r7, sp, lsl r5
    66f0:	3a8e0100 	bcc	fe386af8 <SCS_BASE+0x1e378af8>
    66f4:	11000000 	tstne	r0, r0
    66f8:	1e000027 	cdpne	0, 0, cr0, cr0, cr7, {1}
    66fc:	000026c9 	andeq	r2, r0, r9, asr #13
    6700:	003a8f01 	eorseq	r8, sl, r1, lsl #30
    6704:	51010000 	tstpl	r1, r0
    6708:	0029591f 	eoreq	r5, r9, pc, lsl r9
    670c:	3a900100 	bcc	fe406b14 <SCS_BASE+0x1e3f8b14>
    6710:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    6714:	00002848 	andeq	r2, r0, r8, asr #16
    6718:	003a9101 	eorseq	r9, sl, r1, lsl #2
    671c:	54010000 	strpl	r0, [r1]
    6720:	0028531e 	eoreq	r5, r8, lr, lsl r3
    6724:	ab920100 	blge	fe486b2c <SCS_BASE+0x1e478b2c>
    6728:	02000002 	andeq	r0, r0, #2	; 0x2
    672c:	20005c91 	mulcs	r0, r1, ip
    6730:	00280201 	eoreq	r0, r8, r1, lsl #4
    6734:	015b0100 	cmpeq	fp, r0, lsl #2
    6738:	08005a0c 	stmdaeq	r0, {r2, r3, r9, fp, ip, lr}
    673c:	08005aa0 	stmdaeq	r0, {r5, r7, r9, fp, ip, lr}
    6740:	00002724 	andeq	r2, r0, r4, lsr #14
    6744:	0028a714 	eoreq	sl, r8, r4, lsl r7
    6748:	245a0100 	ldrbcs	r0, [sl], #-256
    674c:	4f000003 	svcmi	0x00000003
    6750:	00000027 	andeq	r0, r0, r7, lsr #32
    6754:	00008d00 	andeq	r8, r0, r0, lsl #26
    6758:	ff000200 	undefined instruction 0xff000200
    675c:	04000015 	streq	r0, [r0], #-21
    6760:	0016f501 	andseq	pc, r6, r1, lsl #10
    6764:	005aa000 	subseq	sl, sl, r0
    6768:	005b0e08 	subseq	r0, fp, r8, lsl #28
    676c:	6d747308 	ldclvs	3, cr7, [r4, #-32]!
    6770:	31663233 	cmncc	r6, r3, lsr r2
    6774:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    6778:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    677c:	632f6372 	teqvs	pc, #-939524095	; 0xc8000001
    6780:	6574726f 	ldrbvs	r7, [r4, #-623]!
    6784:	5f336d78 	svcpl	0x00336d78
    6788:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    678c:	00732e6f 	rsbseq	r2, r3, pc, ror #28
    6790:	555c3a43 	ldrbpl	r3, [ip, #-2627]
    6794:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    6798:	72614d5c 	rsbvc	r4, r1, #5888	; 0x1700
    679c:	6f445c63 	svcvs	0x00445c63
    67a0:	656d7563 	strbvs	r7, [sp, #-1379]!
    67a4:	5c73746e 	cfldrdpl	mvd7, [r3], #-440
    67a8:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
    67ac:	435c6275 	cmpmi	ip, #1342177287	; 0x50000007
    67b0:	745f336d 	ldrbvc	r3, [pc], #877	; 67b8 <__Stack_Size+0x63b8>
    67b4:	316b7361 	cmncc	fp, r1, ror #6
    67b8:	6568575c 	strbvs	r5, [r8, #-1884]!
    67bc:	64656c65 	strbtvs	r6, [r5], #-3173
    67c0:	6f626f52 	svcvs	0x00626f52
    67c4:	6d655274 	sfmvs	f5, 2, [r5, #-464]!
    67c8:	4365746f 	cmnmi	r5, #1862270976	; 0x6f000000
    67cc:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    67d0:	31566c6f 	cmpcc	r6, pc, ror #24
    67d4:	554e4700 	strbpl	r4, [lr, #-1792]
    67d8:	20534120 	subscs	r4, r3, r0, lsr #2
    67dc:	38312e32 	ldmdacc	r1!, {r1, r4, r5, r9, sl, fp, sp}
    67e0:	0030352e 	eorseq	r3, r0, lr, lsr #10
    67e4:	01028001 	tsteq	r2, r1
    67e8:	00020000 	andeq	r0, r2, r0
    67ec:	00001613 	andeq	r1, r0, r3, lsl r6
    67f0:	00080104 	andeq	r0, r8, r4, lsl #2
    67f4:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
    67f8:	4700002a 	strmi	r0, [r0, -sl, lsr #32]
    67fc:	10000000 	andne	r0, r0, r0
    6800:	6408005b 	strvs	r0, [r8], #-91
    6804:	9908005b 	stmdbls	r8, {r0, r1, r3, r4, r6}
    6808:	02000017 	andeq	r0, r0, #23	; 0x17
    680c:	2ab20504 	bcs	fec87c24 <SCS_BASE+0x1ec79c24>
    6810:	02020000 	andeq	r0, r2, #0	; 0x0
    6814:	00003d05 	andeq	r3, r0, r5, lsl #26
    6818:	06010200 	streq	r0, [r1], -r0, lsl #4
    681c:	0000012c 	andeq	r0, r0, ip, lsr #2
    6820:	2c070402 	cfstrscs	mvf0, [r7], {2}
    6824:	0200002b 	andeq	r0, r0, #43	; 0x2b
    6828:	01bf0702 	undefined instruction 0x01bf0702
    682c:	01020000 	tsteq	r2, r0
    6830:	00012a08 	andeq	r2, r1, r8, lsl #20
    6834:	07040300 	streq	r0, [r4, -r0, lsl #6]
    6838:	2a430104 	bcs	10c6c50 <__Stack_Size+0x10c6850>
    683c:	92010000 	andls	r0, r1, #0	; 0x0
    6840:	005b1001 	subseq	r1, fp, r1
    6844:	005b6408 	subseq	r6, fp, r8, lsl #8
    6848:	00276e08 	eoreq	r6, r7, r8, lsl #28
    684c:	00008600 	andeq	r8, r0, r0, lsl #12
    6850:	2aa00500 	bcs	fe807c58 <SCS_BASE+0x1e7f9c58>
    6854:	93010000 	movwls	r0, #4096	; 0x1000
    6858:	00000086 	andeq	r0, r0, r6, lsl #1
    685c:	002a5106 	eoreq	r5, sl, r6, lsl #2
    6860:	86930100 	ldrhi	r0, [r3], r0, lsl #2
    6864:	8d000000 	stchi	0, cr0, [r0]
    6868:	00000027 	andeq	r0, r0, r7, lsr #32
    686c:	003a0407 	eorseq	r0, sl, r7, lsl #8
    6870:	59080000 	stmdbpl	r8, {}
    6874:	0100002a 	tsteq	r0, sl, lsr #32
    6878:	00003a19 	andeq	r3, r0, r9, lsl sl
    687c:	08010100 	stmdaeq	r1, {r8}
    6880:	00002a3c 	andeq	r2, r0, ip, lsr sl
    6884:	003a1b01 	eorseq	r1, sl, r1, lsl #22
    6888:	01010000 	tsteq	r1, r0
    688c:	002a6708 	eoreq	r6, sl, r8, lsl #14
    6890:	3a1d0100 	bcc	746c98 <__Stack_Size+0x746898>
    6894:	01000000 	tsteq	r0, r0
    6898:	2aa70801 	bcs	fe9c88a4 <SCS_BASE+0x1e9ba8a4>
    689c:	20010000 	andcs	r0, r1, r0
    68a0:	0000003a 	andeq	r0, r0, sl, lsr r0
    68a4:	61080101 	tstvs	r8, r1, lsl #2
    68a8:	0100002a 	tsteq	r0, sl, lsr #32
    68ac:	00003a22 	andeq	r3, r0, r2, lsr #20
    68b0:	09010100 	stmdbeq	r1, {r8}
    68b4:	00002a34 	andeq	r2, r0, r4, lsr sl
    68b8:	01012501 	tsteq	r1, r1, lsl #10
    68bc:	0000e80a 	andeq	lr, r0, sl, lsl #16
    68c0:	0000e600 	andeq	lr, r0, r0, lsl #12
    68c4:	004f0b00 	subeq	r0, pc, r0, lsl #22
    68c8:	004c0000 	subeq	r0, ip, r0
    68cc:	0407010c 	streq	r0, [r7], #-268
    68d0:	000000e6 	andeq	r0, r0, r6, ror #1
    68d4:	002a930d 	eoreq	r9, sl, sp, lsl #6
    68d8:	00390100 	eorseq	r0, r9, r0, lsl #2
    68dc:	01000001 	tsteq	r0, r1
    68e0:	30000305 	andcc	r0, r0, r5, lsl #6
    68e4:	d60e0800 	strle	r0, [lr], -r0, lsl #16
    68e8:	00000000 	andeq	r0, r0, r0
    68ec:	000000c1 	andeq	r0, r0, r1, asr #1
    68f0:	16c80002 	strbne	r0, [r8], r2
    68f4:	01040000 	tsteq	r4, r0
    68f8:	00000008 	andeq	r0, r0, r8
    68fc:	002af201 	eoreq	pc, sl, r1, lsl #4
    6900:	002abb00 	eoreq	fp, sl, r0, lsl #22
	...
    690c:	0017f700 	andseq	pc, r7, r0, lsl #14
    6910:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6914:	00002b31 	andeq	r2, r0, r1, lsr fp
    6918:	2c060102 	stfcss	f0, [r6], {2}
    691c:	02000001 	andeq	r0, r0, #1	; 0x1
    6920:	012a0801 	teqeq	sl, r1, lsl #16
    6924:	02020000 	andeq	r0, r2, #0	; 0x0
    6928:	00003d05 	andeq	r3, r0, r5, lsl #26
    692c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    6930:	000001bf 	strheq	r0, [r0], -pc
    6934:	69050403 	stmdbvs	r5, {r0, r1, sl}
    6938:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    693c:	2aad0508 	bcs	feb47d64 <SCS_BASE+0x1eb39d64>
    6940:	08020000 	stmdaeq	r2, {}
    6944:	002b2707 	eoreq	r2, fp, r7, lsl #14
    6948:	05040200 	streq	r0, [r4, #-512]
    694c:	00002ab2 	strheq	r2, [r0], -r2
    6950:	02070404 	andeq	r0, r7, #67108864	; 0x4000000
    6954:	2b2c0704 	blcs	b0856c <__Stack_Size+0xb0816c>
    6958:	01050000 	tsteq	r5, r0
    695c:	006e0406 	rsbeq	r0, lr, r6, lsl #8
    6960:	01020000 	tsteq	r2, r0
    6964:	00013308 	andeq	r3, r1, r8, lsl #6
    6968:	2b530700 	blcs	14c8570 <__Stack_Size+0x14c8170>
    696c:	02010000 	andeq	r0, r1, #0	; 0x0
    6970:	00009c06 	andeq	r9, r0, r6, lsl #24
    6974:	2b620800 	blcs	188897c <__Stack_Size+0x188857c>
    6978:	08000000 	stmdaeq	r0, {}
    697c:	00002b47 	andeq	r2, r0, r7, asr #22
    6980:	2b3e0801 	blcs	f8898c <__Stack_Size+0xf8858c>
    6984:	00020000 	andeq	r0, r2, r0
    6988:	2b670109 	blcs	19c6db4 <__Stack_Size+0x19c69b4>
    698c:	40010000 	andmi	r0, r1, r0
    6990:	00004801 	andeq	r4, r0, r1, lsl #16
	...
    699c:	0027a000 	eoreq	sl, r7, r0
    69a0:	6e660a00 	fmulsvs	s1, s12, s0
    69a4:	703d0100 	eorsvc	r0, sp, r0, lsl #2
    69a8:	cb000000 	blgt	69b0 <__Stack_Size+0x65b0>
    69ac:	00000027 	andeq	r0, r0, r7, lsr #32
    69b0:	00093600 	andeq	r3, r9, r0, lsl #12
    69b4:	49000200 	stmdbmi	r0, {r9}
    69b8:	04000017 	streq	r0, [r0], #-23
    69bc:	00000801 	andeq	r0, r0, r1, lsl #16
    69c0:	2b7a0100 	blcs	1e86dc8 <__Stack_Size+0x1e869c8>
    69c4:	2abb0000 	bcs	feec69cc <SCS_BASE+0x1eeb89cc>
	...
    69d0:	186b0000 	stmdane	fp!, {}^
    69d4:	04020000 	streq	r0, [r2]
    69d8:	002b3107 	eoreq	r3, fp, r7, lsl #2
    69dc:	06010200 	streq	r0, [r1], -r0, lsl #4
    69e0:	0000012c 	andeq	r0, r0, ip, lsr #2
    69e4:	2a080102 	bcs	206df4 <__Stack_Size+0x2069f4>
    69e8:	02000001 	andeq	r0, r0, #1	; 0x1
    69ec:	003d0502 	eorseq	r0, sp, r2, lsl #10
    69f0:	02020000 	andeq	r0, r2, #0	; 0x0
    69f4:	0001bf07 	andeq	fp, r1, r7, lsl #30
    69f8:	05040300 	streq	r0, [r4, #-768]
    69fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
    6a00:	ad050802 	stcge	8, cr0, [r5, #-8]
    6a04:	0200002a 	andeq	r0, r0, #42	; 0x2a
    6a08:	2b270708 	blcs	9c8630 <__Stack_Size+0x9c8230>
    6a0c:	89040000 	stmdbhi	r4, {}
    6a10:	0200002d 	andeq	r0, r0, #45	; 0x2d
    6a14:	00004807 	andeq	r4, r0, r7, lsl #16
    6a18:	05040200 	streq	r0, [r4, #-512]
    6a1c:	00002ab2 	strheq	r2, [r0], -r2
    6a20:	002e3804 	eoreq	r3, lr, r4, lsl #16
    6a24:	682c0300 	stmdavs	ip!, {r8, r9}
    6a28:	05000000 	streq	r0, [r0]
    6a2c:	00002d31 	andeq	r2, r0, r1, lsr sp
    6a30:	25016304 	strcs	r6, [r1, #-772]
    6a34:	06000000 	streq	r0, [r0], -r0
    6a38:	a5470304 	strbge	r0, [r7, #-772]
    6a3c:	07000000 	streq	r0, [r0, -r0]
    6a40:	00002d2b 	andeq	r2, r0, fp, lsr #26
    6a44:	007a4803 	rsbseq	r4, sl, r3, lsl #16
    6a48:	dd070000 	stcle	0, cr0, [r7]
    6a4c:	0300002c 	movweq	r0, #44	; 0x2c
    6a50:	0000a549 	andeq	sl, r0, r9, asr #10
    6a54:	33080000 	movwcc	r0, #32768	; 0x8000
    6a58:	b5000000 	strlt	r0, [r0]
    6a5c:	09000000 	stmdbeq	r0, {}
    6a60:	000000b5 	strheq	r0, [r0], -r5
    6a64:	040a0003 	streq	r0, [sl], #-3
    6a68:	03080b07 	movweq	r0, #35591	; 0x8b07
    6a6c:	0000dd44 	andeq	sp, r0, r4, asr #26
    6a70:	2e220c00 	cdpcs	12, 2, cr0, cr2, cr0, {0}
    6a74:	45030000 	strmi	r0, [r3]
    6a78:	00000048 	andeq	r0, r0, r8, asr #32
    6a7c:	0c002302 	stceq	3, cr2, [r0], {2}
    6a80:	00002e2a 	andeq	r2, r0, sl, lsr #28
    6a84:	00864a03 	addeq	r4, r6, r3, lsl #20
    6a88:	23020000 	movwcs	r0, #8192	; 0x2000
    6a8c:	be040004 	cdplt	0, 0, cr0, cr4, cr4, {0}
    6a90:	0300002d 	movweq	r0, #45	; 0x2d
    6a94:	0000b84b 	andeq	fp, r0, fp, asr #16
    6a98:	2caf0400 	cfstrscs	mvf0, [pc]
    6a9c:	4f030000 	svcmi	0x00030000
    6aa0:	0000005d 	andeq	r0, r0, sp, asr r0
    6aa4:	6b04040d 	blvs	107ae0 <__Stack_Size+0x1076e0>
    6aa8:	0500002e 	streq	r0, [r0, #-46]
    6aac:	00010015 	andeq	r0, r1, r5, lsl r0
    6ab0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6ab4:	00002b2c 	andeq	r2, r0, ip, lsr #22
    6ab8:	002cc00e 	eoreq	ip, ip, lr
    6abc:	2d051800 	stccs	8, cr1, [r5]
    6ac0:	00000166 	andeq	r0, r0, r6, ror #2
    6ac4:	002dd60c 	eoreq	sp, sp, ip, lsl #12
    6ac8:	662e0500 	strtvs	r0, [lr], -r0, lsl #10
    6acc:	02000001 	andeq	r0, r0, #1	; 0x1
    6ad0:	5f0f0023 	svcpl	0x000f0023
    6ad4:	2f05006b 	svccs	0x0005006b
    6ad8:	00000048 	andeq	r0, r0, r8, asr #32
    6adc:	0c042302 	stceq	3, cr2, [r4], {2}
    6ae0:	00002e0d 	andeq	r2, r0, sp, lsl #28
    6ae4:	00482f05 	subeq	r2, r8, r5, lsl #30
    6ae8:	23020000 	movwcs	r0, #8192	; 0x2000
    6aec:	2ca90c08 	stccs	12, cr0, [r9], #32
    6af0:	2f050000 	svccs	0x00050000
    6af4:	00000048 	andeq	r0, r0, r8, asr #32
    6af8:	0c0c2302 	stceq	3, cr2, [ip], {2}
    6afc:	00002eb7 	strheq	r2, [r0], -r7
    6b00:	00482f05 	subeq	r2, r8, r5, lsl #30
    6b04:	23020000 	movwcs	r0, #8192	; 0x2000
    6b08:	785f0f10 	ldmdavc	pc, {r4, r8, r9, sl, fp}^
    6b0c:	6c300500 	cfldr32vs	mvfx0, [r0]
    6b10:	02000001 	andeq	r0, r0, #1	; 0x1
    6b14:	10001423 	andne	r1, r0, r3, lsr #8
    6b18:	00010704 	andeq	r0, r1, r4, lsl #14
    6b1c:	00f50800 	rscseq	r0, r5, r0, lsl #16
    6b20:	017c0000 	cmneq	ip, r0
    6b24:	b5090000 	strlt	r0, [r9]
    6b28:	00000000 	andeq	r0, r0, r0
    6b2c:	2cd80e00 	ldclcs	14, cr0, [r8], {0}
    6b30:	05240000 	streq	r0, [r4]!
    6b34:	00020735 	andeq	r0, r2, r5, lsr r7
    6b38:	2c0c0c00 	stccs	12, cr0, [ip], {0}
    6b3c:	36050000 	strcc	r0, [r5], -r0
    6b40:	00000048 	andeq	r0, r0, r8, asr #32
    6b44:	0c002302 	stceq	3, cr2, [r0], {2}
    6b48:	00002e47 	andeq	r2, r0, r7, asr #28
    6b4c:	00483705 	subeq	r3, r8, r5, lsl #14
    6b50:	23020000 	movwcs	r0, #8192	; 0x2000
    6b54:	2c210c04 	stccs	12, cr0, [r1], #-16
    6b58:	38050000 	stmdacc	r5, {}
    6b5c:	00000048 	andeq	r0, r0, r8, asr #32
    6b60:	0c082302 	stceq	3, cr2, [r8], {2}
    6b64:	00002f30 	andeq	r2, r0, r0, lsr pc
    6b68:	00483905 	subeq	r3, r8, r5, lsl #18
    6b6c:	23020000 	movwcs	r0, #8192	; 0x2000
    6b70:	2d5c0c0c 	ldclcs	12, cr0, [ip, #-48]
    6b74:	3a050000 	bcc	146b7c <__Stack_Size+0x14677c>
    6b78:	00000048 	andeq	r0, r0, r8, asr #32
    6b7c:	0c102302 	ldceq	3, cr2, [r0], {2}
    6b80:	00002d4b 	andeq	r2, r0, fp, asr #26
    6b84:	00483b05 	subeq	r3, r8, r5, lsl #22
    6b88:	23020000 	movwcs	r0, #8192	; 0x2000
    6b8c:	2ebc0c14 	mrccs	12, 5, r0, cr12, cr4, {0}
    6b90:	3c050000 	stccc	0, cr0, [r5], {0}
    6b94:	00000048 	andeq	r0, r0, r8, asr #32
    6b98:	0c182302 	ldceq	3, cr2, [r8], {2}
    6b9c:	00002da0 	andeq	r2, r0, r0, lsr #27
    6ba0:	00483d05 	subeq	r3, r8, r5, lsl #26
    6ba4:	23020000 	movwcs	r0, #8192	; 0x2000
    6ba8:	2ef70c1c 	mrccs	12, 7, r0, cr7, cr12, {0}
    6bac:	3e050000 	cdpcc	0, 0, cr0, cr5, cr0, {0}
    6bb0:	00000048 	andeq	r0, r0, r8, asr #32
    6bb4:	00202302 	eoreq	r2, r0, r2, lsl #6
    6bb8:	002c3011 	eoreq	r3, ip, r1, lsl r0
    6bbc:	05010800 	streq	r0, [r1, #-2048]
    6bc0:	00025047 	andeq	r5, r2, r7, asr #32
    6bc4:	2c9c0c00 	ldccs	12, cr0, [ip], {0}
    6bc8:	48050000 	stmdami	r5, {}
    6bcc:	00000250 	andeq	r0, r0, r0, asr r2
    6bd0:	0c002302 	stceq	3, cr2, [r0], {2}
    6bd4:	00002b6e 	andeq	r2, r0, lr, ror #22
    6bd8:	02504905 	subseq	r4, r0, #81920	; 0x14000
    6bdc:	23030000 	movwcs	r0, #12288	; 0x3000
    6be0:	5d0c0180 	stfpls	f0, [ip, #-512]
    6be4:	0500002e 	streq	r0, [r0, #-46]
    6be8:	0000f54b 	andeq	pc, r0, fp, asr #10
    6bec:	80230300 	eorhi	r0, r3, r0, lsl #6
    6bf0:	2c550c02 	mrrccs	12, 0, r0, r5, cr2
    6bf4:	4e050000 	cdpmi	0, 0, cr0, cr5, cr0, {0}
    6bf8:	000000f5 	strdeq	r0, [r0], -r5
    6bfc:	02842303 	addeq	r2, r4, #201326592	; 0xc000000
    6c00:	00f30800 	rscseq	r0, r3, r0, lsl #16
    6c04:	02600000 	rsbeq	r0, r0, #0	; 0x0
    6c08:	b5090000 	strlt	r0, [r9]
    6c0c:	1f000000 	svcne	0x00000000
    6c10:	2b661100 	blcs	198b018 <__Stack_Size+0x198ac18>
    6c14:	01900000 	orrseq	r0, r0, r0
    6c18:	02a75905 	adceq	r5, r7, #81920	; 0x14000
    6c1c:	d60c0000 	strle	r0, [ip], -r0
    6c20:	0500002d 	streq	r0, [r0, #-45]
    6c24:	0002a75a 	andeq	sl, r2, sl, asr r7
    6c28:	00230200 	eoreq	r0, r3, r0, lsl #4
    6c2c:	002dee0c 	eoreq	lr, sp, ip, lsl #28
    6c30:	485b0500 	ldmdami	fp, {r8, sl}^
    6c34:	02000000 	andeq	r0, r0, #0	; 0x0
    6c38:	a40c0423 	strge	r0, [ip], #-1059
    6c3c:	0500002c 	streq	r0, [r0, #-44]
    6c40:	0002ad5d 	andeq	sl, r2, sp, asr sp
    6c44:	08230200 	stmdaeq	r3!, {r9}
    6c48:	002c300c 	eoreq	r3, ip, ip
    6c4c:	075e0500 	ldrbeq	r0, [lr, -r0, lsl #10]
    6c50:	03000002 	movweq	r0, #2	; 0x2
    6c54:	00018823 	andeq	r8, r1, r3, lsr #16
    6c58:	02600410 	rsbeq	r0, r0, #268435456	; 0x10000000
    6c5c:	bf080000 	svclt	0x00080000
    6c60:	bd000002 	stclt	0, cr0, [r0, #-8]
    6c64:	09000002 	stmdbeq	r0, {r1}
    6c68:	000000b5 	strheq	r0, [r0], -r5
    6c6c:	0112001f 	tsteq	r2, pc, lsl r0
    6c70:	02bd0410 	adcseq	r0, sp, #268435456	; 0x10000000
    6c74:	aa0e0000 	bge	386c7c <__Stack_Size+0x38687c>
    6c78:	0800002d 	stmdaeq	r0, {r0, r2, r3, r5}
    6c7c:	02ee6905 	rsceq	r6, lr, #81920	; 0x14000
    6c80:	1b0c0000 	blne	306c88 <__Stack_Size+0x306888>
    6c84:	0500002c 	streq	r0, [r0, #-44]
    6c88:	0002ee6a 	andeq	lr, r2, sl, ror #28
    6c8c:	00230200 	eoreq	r0, r3, r0, lsl #4
    6c90:	002bad0c 	eoreq	sl, fp, ip, lsl #26
    6c94:	486b0500 	stmdami	fp!, {r8, sl}^
    6c98:	02000000 	andeq	r0, r0, #0	; 0x0
    6c9c:	10000423 	andne	r0, r0, r3, lsr #8
    6ca0:	00003304 	andeq	r3, r0, r4, lsl #6
    6ca4:	2dc90e00 	stclcs	14, cr0, [r9]
    6ca8:	055c0000 	ldrbeq	r0, [ip]
    6cac:	000432a9 	andeq	r3, r4, r9, lsr #5
    6cb0:	705f0f00 	subsvc	r0, pc, r0, lsl #30
    6cb4:	eeaa0500 	cdp	5, 10, cr0, cr10, cr0, {0}
    6cb8:	02000002 	andeq	r0, r0, #2	; 0x2
    6cbc:	5f0f0023 	svcpl	0x000f0023
    6cc0:	ab050072 	blge	146e90 <__Stack_Size+0x146a90>
    6cc4:	00000048 	andeq	r0, r0, r8, asr #32
    6cc8:	0f042302 	svceq	0x00042302
    6ccc:	0500775f 	streq	r7, [r0, #-1887]
    6cd0:	000048ac 	andeq	r4, r0, ip, lsr #17
    6cd4:	08230200 	stmdaeq	r3!, {r9}
    6cd8:	002c4e0c 	eoreq	r4, ip, ip, lsl #28
    6cdc:	3aad0500 	bcc	feb480e4 <SCS_BASE+0x1eb3a0e4>
    6ce0:	02000000 	andeq	r0, r0, #0	; 0x0
    6ce4:	f40c0c23 	undefined instruction 0xf40c0c23
    6ce8:	0500002c 	streq	r0, [r0, #-44]
    6cec:	00003aae 	andeq	r3, r0, lr, lsr #21
    6cf0:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    6cf4:	66625f0f 	strbtvs	r5, [r2], -pc, lsl #30
    6cf8:	c5af0500 	strgt	r0, [pc, #1280]!	; 7200 <__Stack_Size+0x6e00>
    6cfc:	02000002 	andeq	r0, r0, #2	; 0x2
    6d00:	e60c1023 	str	r1, [ip], -r3, lsr #32
    6d04:	0500002b 	streq	r0, [r0, #-43]
    6d08:	000048b0 	strheq	r4, [r0], -r0
    6d0c:	18230200 	stmdane	r3!, {r9}
    6d10:	002c3e0c 	eoreq	r3, ip, ip, lsl #28
    6d14:	f3b70500 	vabal.u<illegal width 64>	q0, d7, d0
    6d18:	02000000 	andeq	r0, r0, #0	; 0x0
    6d1c:	c80c1c23 	stmdagt	ip, {r0, r1, r5, sl, fp, ip}
    6d20:	0500002c 	streq	r0, [r0, #-44]
    6d24:	0005c1b9 	strheq	ip, [r5], -r9
    6d28:	20230200 	eorcs	r0, r3, r0, lsl #4
    6d2c:	002d440c 	eoreq	r4, sp, ip, lsl #8
    6d30:	f1bb0500 	undefined instruction 0xf1bb0500
    6d34:	02000005 	andeq	r0, r0, #5	; 0x5
    6d38:	320c2423 	andcc	r2, ip, #587202560	; 0x23000000
    6d3c:	0500002e 	streq	r0, [r0, #-46]
    6d40:	000616bd 	strheq	r1, [r6], -sp
    6d44:	28230200 	stmdacs	r3!, {r9}
    6d48:	002f110c 	eoreq	r1, pc, ip, lsl #2
    6d4c:	31be0500 	undefined instruction 0x31be0500
    6d50:	02000006 	andeq	r0, r0, #6	; 0x6
    6d54:	5f0f2c23 	svcpl	0x000f2c23
    6d58:	05006275 	streq	r6, [r0, #-629]
    6d5c:	0002c5c1 	andeq	ip, r2, r1, asr #11
    6d60:	30230200 	eorcc	r0, r3, r0, lsl #4
    6d64:	70755f0f 	rsbsvc	r5, r5, pc, lsl #30
    6d68:	eec20500 	cdp	5, 12, cr0, cr2, cr0, {0}
    6d6c:	02000002 	andeq	r0, r0, #2	; 0x2
    6d70:	5f0f3823 	svcpl	0x000f3823
    6d74:	05007275 	streq	r7, [r0, #-629]
    6d78:	000048c3 	andeq	r4, r0, r3, asr #17
    6d7c:	3c230200 	sfmcc	f0, 4, [r3]
    6d80:	002c150c 	eoreq	r1, ip, ip, lsl #10
    6d84:	37c60500 	strbcc	r0, [r6, r0, lsl #10]
    6d88:	02000006 	andeq	r0, r0, #6	; 0x6
    6d8c:	e90c4023 	stmdb	ip, {r0, r1, r5, lr}
    6d90:	0500002e 	streq	r0, [r0, #-46]
    6d94:	000647c7 	andeq	r4, r6, r7, asr #15
    6d98:	43230200 	teqmi	r3, #0	; 0x0
    6d9c:	626c5f0f 	rsbvs	r5, ip, #60	; 0x3c
    6da0:	c5ca0500 	strbgt	r0, [sl, #1280]
    6da4:	02000002 	andeq	r0, r0, #2	; 0x2
    6da8:	640c4423 	strvs	r4, [ip], #-1059
    6dac:	0500002c 	streq	r0, [r0, #-44]
    6db0:	000048cd 	andeq	r4, r0, sp, asr #17
    6db4:	4c230200 	sfmmi	f0, 4, [r3]
    6db8:	002c750c 	eoreq	r7, ip, ip, lsl #10
    6dbc:	48ce0500 	stmiami	lr, {r8, sl}^
    6dc0:	02000000 	andeq	r0, r0, #0	; 0x0
    6dc4:	400c5023 	andmi	r5, ip, r3, lsr #32
    6dc8:	0500002f 	streq	r0, [r0, #-47]
    6dcc:	000451d1 	ldrdeq	r5, [r4], -r1
    6dd0:	54230200 	strtpl	r0, [r3], #-512
    6dd4:	002d380c 	eoreq	r3, sp, ip, lsl #16
    6dd8:	e8d50500 	ldm	r5, {r8, sl}^
    6ddc:	02000000 	andeq	r0, r0, #0	; 0x0
    6de0:	13005823 	movwne	r5, #2083	; 0x823
    6de4:	00004801 	andeq	r4, r0, r1, lsl #16
    6de8:	00045100 	andeq	r5, r4, r0, lsl #2
    6dec:	04511400 	ldrbeq	r1, [r1], #-1024
    6df0:	f3140000 	vhadd.u16	d0, d4, d0
    6df4:	14000000 	strne	r0, [r0]
    6df8:	000005b4 	strheq	r0, [r0], -r4
    6dfc:	00004814 	andeq	r4, r0, r4, lsl r8
    6e00:	04100000 	ldreq	r0, [r0]
    6e04:	00000457 	andeq	r0, r0, r7, asr r4
    6e08:	002e1511 	eoreq	r1, lr, r1, lsl r5
    6e0c:	05040000 	streq	r0, [r4]
    6e10:	0005b425 	andeq	fp, r5, r5, lsr #8
    6e14:	2e401500 	cdpcs	5, 4, cr1, cr0, cr0, {0}
    6e18:	41050000 	tstmi	r5, r0
    6e1c:	00004802 	andeq	r4, r0, r2, lsl #16
    6e20:	00230200 	eoreq	r0, r3, r0, lsl #4
    6e24:	002c5d15 	eoreq	r5, ip, r5, lsl sp
    6e28:	02460500 	subeq	r0, r6, #0	; 0x0
    6e2c:	000006a4 	andeq	r0, r0, r4, lsr #13
    6e30:	15042302 	strne	r2, [r4, #-770]
    6e34:	00002ce4 	andeq	r2, r0, r4, ror #25
    6e38:	a4024605 	strge	r4, [r2], #-1541
    6e3c:	02000006 	andeq	r0, r0, #6	; 0x6
    6e40:	b8150823 	ldmdalt	r5, {r0, r1, r5, fp}
    6e44:	0500002c 	streq	r0, [r0, #-44]
    6e48:	06a40246 	strteq	r0, [r4], r6, asr #4
    6e4c:	23020000 	movwcs	r0, #8192	; 0x2000
    6e50:	2de9150c 	cfstr64cs	mvdx1, [r9, #48]!
    6e54:	48050000 	stmdami	r5, {}
    6e58:	00004802 	andeq	r4, r0, r2, lsl #16
    6e5c:	10230200 	eorne	r0, r3, r0, lsl #4
    6e60:	002bbb15 	eoreq	fp, fp, r5, lsl fp
    6e64:	02490500 	subeq	r0, r9, #0	; 0x0
    6e68:	000008af 	andeq	r0, r0, pc, lsr #17
    6e6c:	15142302 	ldrne	r2, [r4, #-770]
    6e70:	00002e93 	muleq	r0, r3, lr
    6e74:	48024b05 	stmdami	r2, {r0, r2, r8, r9, fp, lr}
    6e78:	02000000 	andeq	r0, r0, #0	; 0x0
    6e7c:	f3153023 	vhadd.u16	d3, d5, d19
    6e80:	0500002d 	streq	r0, [r0, #-45]
    6e84:	05e6024c 	strbeq	r0, [r6, #588]!
    6e88:	23020000 	movwcs	r0, #8192	; 0x2000
    6e8c:	2d651534 	cfstr64cs	mvdx1, [r5, #-208]!
    6e90:	4e050000 	cdpmi	0, 0, cr0, cr5, cr0, {0}
    6e94:	00004802 	andeq	r4, r0, r2, lsl #16
    6e98:	38230200 	stmdacc	r3!, {r9}
    6e9c:	002e0315 	eoreq	r0, lr, r5, lsl r3
    6ea0:	02500500 	subseq	r0, r0, #0	; 0x0
    6ea4:	000008cb 	andeq	r0, r0, fp, asr #17
    6ea8:	153c2302 	ldrne	r2, [ip, #-770]!
    6eac:	00002d23 	andeq	r2, r0, r3, lsr #26
    6eb0:	66025305 	strvs	r5, [r2], -r5, lsl #6
    6eb4:	02000001 	andeq	r0, r0, #1	; 0x1
    6eb8:	ce154023 	cdpgt	0, 1, cr4, cr5, cr3, {1}
    6ebc:	0500002c 	streq	r0, [r0, #-44]
    6ec0:	00480254 	subeq	r0, r8, r4, asr r2
    6ec4:	23020000 	movwcs	r0, #8192	; 0x2000
    6ec8:	2f2b1544 	svccs	0x002b1544
    6ecc:	55050000 	strpl	r0, [r5]
    6ed0:	00016602 	andeq	r6, r1, r2, lsl #12
    6ed4:	48230200 	stmdami	r3!, {r9}
    6ed8:	002d7f15 	eoreq	r7, sp, r5, lsl pc
    6edc:	02560500 	subseq	r0, r6, #0	; 0x0
    6ee0:	000008d1 	ldrdeq	r0, [r0], -r1
    6ee4:	154c2302 	strbne	r2, [ip, #-770]
    6ee8:	00002cec 	andeq	r2, r0, ip, ror #25
    6eec:	48025905 	stmdami	r2, {r0, r2, r8, fp, ip, lr}
    6ef0:	02000000 	andeq	r0, r0, #0	; 0x0
    6ef4:	6d155023 	ldcvs	0, cr5, [r5, #-140]
    6ef8:	0500002c 	streq	r0, [r0, #-44]
    6efc:	05b4025a 	ldreq	r0, [r4, #602]!
    6f00:	23020000 	movwcs	r0, #8192	; 0x2000
    6f04:	2d9b1554 	cfldr32cs	mvfx1, [fp, #336]
    6f08:	7c050000 	stcvc	0, cr0, [r5], {0}
    6f0c:	00088d02 	andeq	r8, r8, r2, lsl #26
    6f10:	58230200 	stmdapl	r3!, {r9}
    6f14:	002b6615 	eoreq	r6, fp, r5, lsl r6
    6f18:	027f0500 	rsbseq	r0, pc, #0	; 0x0
    6f1c:	000002a7 	andeq	r0, r0, r7, lsr #5
    6f20:	02c82303 	sbceq	r2, r8, #201326592	; 0xc000000
    6f24:	002d0115 	eoreq	r0, sp, r5, lsl r1
    6f28:	02800500 	addeq	r0, r0, #0	; 0x0
    6f2c:	00000260 	andeq	r0, r0, r0, ror #4
    6f30:	02cc2303 	sbceq	r2, ip, #201326592	; 0xc000000
    6f34:	002edf15 	eoreq	sp, lr, r5, lsl pc
    6f38:	02830500 	addeq	r0, r3, #0	; 0x0
    6f3c:	000008e3 	andeq	r0, r0, r3, ror #17
    6f40:	05dc2303 	ldrbeq	r2, [ip, #771]
    6f44:	002c4615 	eoreq	r4, ip, r5, lsl r6
    6f48:	02880500 	addeq	r0, r8, #0	; 0x0
    6f4c:	00000663 	andeq	r0, r0, r3, ror #12
    6f50:	05e02303 	strbeq	r2, [r0, #771]!
    6f54:	002c2b15 	eoreq	r2, ip, r5, lsl fp
    6f58:	02890500 	addeq	r0, r9, #0	; 0x0
    6f5c:	000008ef 	andeq	r0, r0, pc, ror #17
    6f60:	05ec2303 	strbeq	r2, [ip, #771]!
    6f64:	ba041000 	blt	10af6c <__Stack_Size+0x10ab6c>
    6f68:	02000005 	andeq	r0, r0, #5	; 0x5
    6f6c:	01330801 	teqeq	r3, r1, lsl #16
    6f70:	04100000 	ldreq	r0, [r0]
    6f74:	00000432 	andeq	r0, r0, r2, lsr r4
    6f78:	00480113 	subeq	r0, r8, r3, lsl r1
    6f7c:	05e60000 	strbeq	r0, [r6]!
    6f80:	51140000 	tstpl	r4, r0
    6f84:	14000004 	strne	r0, [r0], #-4
    6f88:	000000f3 	strdeq	r0, [r0], -r3
    6f8c:	0005e614 	andeq	lr, r5, r4, lsl r6
    6f90:	00481400 	subeq	r1, r8, r0, lsl #8
    6f94:	10000000 	andne	r0, r0, r0
    6f98:	0005ec04 	andeq	lr, r5, r4, lsl #24
    6f9c:	05ba1600 	ldreq	r1, [sl, #1536]!
    6fa0:	04100000 	ldreq	r0, [r0]
    6fa4:	000005c7 	andeq	r0, r0, r7, asr #11
    6fa8:	006f0113 	rsbeq	r0, pc, r3, lsl r1
    6fac:	06160000 	ldreq	r0, [r6], -r0
    6fb0:	51140000 	tstpl	r4, r0
    6fb4:	14000004 	strne	r0, [r0], #-4
    6fb8:	000000f3 	strdeq	r0, [r0], -r3
    6fbc:	00006f14 	andeq	r6, r0, r4, lsl pc
    6fc0:	00481400 	subeq	r1, r8, r0, lsl #8
    6fc4:	10000000 	andne	r0, r0, r0
    6fc8:	0005f704 	andeq	pc, r5, r4, lsl #14
    6fcc:	48011300 	stmdami	r1, {r8, r9, ip}
    6fd0:	31000000 	tstcc	r0, r0
    6fd4:	14000006 	strne	r0, [r0], #-6
    6fd8:	00000451 	andeq	r0, r0, r1, asr r4
    6fdc:	0000f314 	andeq	pc, r0, r4, lsl r3
    6fe0:	04100000 	ldreq	r0, [r0]
    6fe4:	0000061c 	andeq	r0, r0, ip, lsl r6
    6fe8:	00003308 	andeq	r3, r0, r8, lsl #6
    6fec:	00064700 	andeq	r4, r6, r0, lsl #14
    6ff0:	00b50900 	adcseq	r0, r5, r0, lsl #18
    6ff4:	00020000 	andeq	r0, r2, r0
    6ff8:	00003308 	andeq	r3, r0, r8, lsl #6
    6ffc:	00065700 	andeq	r5, r6, r0, lsl #14
    7000:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7004:	00000000 	andeq	r0, r0, r0
    7008:	002db705 	eoreq	fp, sp, r5, lsl #14
    700c:	010e0500 	tsteq	lr, r0, lsl #10
    7010:	000002f4 	strdeq	r0, [r0], -r4
    7014:	002ec617 	eoreq	ip, lr, r7, lsl r6
    7018:	13050c00 	movwne	r0, #23552	; 0x5c00
    701c:	00069e01 	andeq	r9, r6, r1, lsl #28
    7020:	2dd61500 	cfldr64cs	mvdx1, [r6]
    7024:	14050000 	strne	r0, [r5]
    7028:	00069e01 	andeq	r9, r6, r1, lsl #28
    702c:	00230200 	eoreq	r0, r3, r0, lsl #4
    7030:	002cfa15 	eoreq	pc, ip, r5, lsl sl
    7034:	01150500 	tsteq	r5, r0, lsl #10
    7038:	00000048 	andeq	r0, r0, r8, asr #32
    703c:	15042302 	strne	r2, [r4, #-770]
    7040:	00002db1 	strheq	r2, [r0], -r1
    7044:	a4011605 	strge	r1, [r1], #-1541
    7048:	02000006 	andeq	r0, r0, #6	; 0x6
    704c:	10000823 	andne	r0, r0, r3, lsr #16
    7050:	00066304 	andeq	r6, r6, r4, lsl #6
    7054:	57041000 	strpl	r1, [r4, -r0]
    7058:	17000006 	strne	r0, [r0, -r6]
    705c:	00002bb3 	strheq	r2, [r0], -r3
    7060:	012e050e 	teqeq	lr, lr, lsl #10
    7064:	000006e5 	andeq	r0, r0, r5, ror #13
    7068:	002e1c15 	eoreq	r1, lr, r5, lsl ip
    706c:	012f0500 	teqeq	pc, r0, lsl #10
    7070:	000006e5 	andeq	r0, r0, r5, ror #13
    7074:	15002302 	strne	r2, [r0, #-770]
    7078:	00002d3e 	andeq	r2, r0, lr, lsr sp
    707c:	e5013005 	str	r3, [r1, #-5]
    7080:	02000006 	andeq	r0, r0, #6	; 0x6
    7084:	66150623 	ldrvs	r0, [r5], -r3, lsr #12
    7088:	0500002e 	streq	r0, [r0, #-46]
    708c:	00410131 	subeq	r0, r1, r1, lsr r1
    7090:	23020000 	movwcs	r0, #8192	; 0x2000
    7094:	4108000c 	tstmi	r8, ip
    7098:	f5000000 	undefined instruction 0xf5000000
    709c:	09000006 	stmdbeq	r0, {r1, r2}
    70a0:	000000b5 	strheq	r0, [r0], -r5
    70a4:	d0180002 	andsle	r0, r8, r2
    70a8:	15025f05 	strne	r5, [r2, #-3845]
    70ac:	15000008 	strne	r0, [r0, #-8]
    70b0:	00002eaa 	andeq	r2, r0, sl, lsr #29
    70b4:	25026005 	strcs	r6, [r2, #-5]
    70b8:	02000000 	andeq	r0, r0, #0	; 0x0
    70bc:	50150023 	andspl	r0, r5, r3, lsr #32
    70c0:	0500002e 	streq	r0, [r0, #-46]
    70c4:	05b40261 	ldreq	r0, [r4, #609]!
    70c8:	23020000 	movwcs	r0, #8192	; 0x2000
    70cc:	2d161504 	cfldr32cs	mvfx1, [r6, #-16]
    70d0:	62050000 	andvs	r0, r5, #0	; 0x0
    70d4:	00081502 	andeq	r1, r8, r2, lsl #10
    70d8:	08230200 	stmdaeq	r3!, {r9}
    70dc:	002f0215 	eoreq	r0, pc, r5, lsl r2
    70e0:	02630500 	rsbeq	r0, r3, #0	; 0x0
    70e4:	0000017c 	andeq	r0, r0, ip, ror r1
    70e8:	15242302 	strne	r2, [r4, #-770]!
    70ec:	00002d70 	andeq	r2, r0, r0, ror sp
    70f0:	48026405 	stmdami	r2, {r0, r2, sl, sp, lr}
    70f4:	02000000 	andeq	r0, r0, #0	; 0x0
    70f8:	d1154823 	tstle	r5, r3, lsr #16
    70fc:	0500002d 	streq	r0, [r0, #-45]
    7100:	00560265 	subseq	r0, r6, r5, ror #4
    7104:	23020000 	movwcs	r0, #8192	; 0x2000
    7108:	2f181550 	svccs	0x00181550
    710c:	66050000 	strvs	r0, [r5], -r0
    7110:	0006aa02 	andeq	sl, r6, r2, lsl #20
    7114:	58230200 	stmdapl	r3!, {r9}
    7118:	002ddc15 	eoreq	sp, sp, r5, lsl ip
    711c:	02670500 	rsbeq	r0, r7, #0	; 0x0
    7120:	000000dd 	ldrdeq	r0, [r0], -sp
    7124:	15682302 	strbne	r2, [r8, #-770]!
    7128:	00002f1d 	andeq	r2, r0, sp, lsl pc
    712c:	dd026805 	stcle	8, cr6, [r2, #-20]
    7130:	02000000 	andeq	r0, r0, #0	; 0x0
    7134:	fe157023 	cdp2	0, 1, cr7, cr5, cr3, {1}
    7138:	0500002b 	streq	r0, [r0, #-43]
    713c:	00dd0269 	sbcseq	r0, sp, r9, ror #4
    7140:	23020000 	movwcs	r0, #8192	; 0x2000
    7144:	2ed51578 	mrccs	5, 6, r1, cr5, cr8, {3}
    7148:	6a050000 	bvs	147150 <__Stack_Size+0x146d50>
    714c:	00082502 	andeq	r2, r8, r2, lsl #10
    7150:	80230300 	eorhi	r0, r3, r0, lsl #6
    7154:	2d0a1501 	cfstr32cs	mvfx1, [sl, #-4]
    7158:	6b050000 	blvs	147160 <__Stack_Size+0x146d60>
    715c:	00083502 	andeq	r3, r8, r2, lsl #10
    7160:	88230300 	stmdahi	r3!, {r8, r9}
    7164:	2e731501 	cdpcs	5, 7, cr1, cr3, cr1, {0}
    7168:	6c050000 	stcvs	0, cr0, [r5], {0}
    716c:	00004802 	andeq	r4, r0, r2, lsl #16
    7170:	a0230300 	eorge	r0, r3, r0, lsl #6
    7174:	2c8e1501 	cfstr32cs	mvfx1, [lr], {1}
    7178:	6d050000 	stcvs	0, cr0, [r5]
    717c:	0000dd02 	andeq	sp, r0, r2, lsl #26
    7180:	a4230300 	strtge	r0, [r3], #-768
    7184:	2bef1501 	blcs	ffbcc590 <SCS_BASE+0x1fbbe590>
    7188:	6e050000 	cdpvs	0, 0, cr0, cr5, cr0, {0}
    718c:	0000dd02 	andeq	sp, r0, r2, lsl #26
    7190:	ac230300 	stcge	3, cr0, [r3]
    7194:	2c7d1501 	cfldr64cs	mvdx1, [sp], #-4
    7198:	6f050000 	svcvs	0x00050000
    719c:	0000dd02 	andeq	sp, r0, r2, lsl #26
    71a0:	b4230300 	strtlt	r0, [r3], #-768
    71a4:	2bc61501 	blcs	ff18c5b0 <SCS_BASE+0x1f17e5b0>
    71a8:	70050000 	andvc	r0, r5, r0
    71ac:	0000dd02 	andeq	sp, r0, r2, lsl #26
    71b0:	bc230300 	stclt	3, cr0, [r3]
    71b4:	2bd51501 	blcs	ff54c5c0 <SCS_BASE+0x1f53e5c0>
    71b8:	71050000 	tstvc	r5, r0
    71bc:	0000dd02 	andeq	sp, r0, r2, lsl #26
    71c0:	c4230300 	strtgt	r0, [r3], #-768
    71c4:	ba080001 	blt	2071d0 <__Stack_Size+0x206dd0>
    71c8:	25000005 	strcs	r0, [r0, #-5]
    71cc:	09000008 	stmdbeq	r0, {r3}
    71d0:	000000b5 	strheq	r0, [r0], -r5
    71d4:	ba080019 	blt	207240 <__Stack_Size+0x206e40>
    71d8:	35000005 	strcc	r0, [r0, #-5]
    71dc:	09000008 	stmdbeq	r0, {r3}
    71e0:	000000b5 	strheq	r0, [r0], -r5
    71e4:	ba080007 	blt	207208 <__Stack_Size+0x206e08>
    71e8:	45000005 	strmi	r0, [r0, #-5]
    71ec:	09000008 	stmdbeq	r0, {r3}
    71f0:	000000b5 	strheq	r0, [r0], -r5
    71f4:	f0180017 	undefined instruction 0xf0180017
    71f8:	6d027705 	stcvs	7, cr7, [r2, #-20]
    71fc:	15000008 	strne	r0, [r0, #-8]
    7200:	00002d55 	andeq	r2, r0, r5, asr sp
    7204:	6d027905 	stcvs	9, cr7, [r2, #-20]
    7208:	02000008 	andeq	r0, r0, #8	; 0x8
    720c:	cc150023 	ldcgt	0, cr0, [r5], {35}
    7210:	0500002e 	streq	r0, [r0, #-46]
    7214:	087d027a 	ldmdaeq	sp!, {r1, r3, r4, r5, r6, r9}^
    7218:	23020000 	movwcs	r0, #8192	; 0x2000
    721c:	ee080078 	mcr	0, 0, r0, cr8, cr8, {3}
    7220:	7d000002 	stcvc	0, cr0, [r0, #-8]
    7224:	09000008 	stmdbeq	r0, {r3}
    7228:	000000b5 	strheq	r0, [r0], -r5
    722c:	2508001d 	strcs	r0, [r8, #-29]
    7230:	8d000000 	stchi	0, cr0, [r0]
    7234:	09000008 	stmdbeq	r0, {r3}
    7238:	000000b5 	strheq	r0, [r0], -r5
    723c:	f019001d 	undefined instruction 0xf019001d
    7240:	af025d05 	svcge	0x00025d05
    7244:	1a000008 	bne	726c <__Stack_Size+0x6e6c>
    7248:	00002e15 	andeq	r2, r0, r5, lsl lr
    724c:	f5027205 	undefined instruction 0xf5027205
    7250:	1a000006 	bne	7270 <__Stack_Size+0x6e70>
    7254:	00002eef 	andeq	r2, r0, pc, ror #29
    7258:	45027b05 	strmi	r7, [r2, #-2821]
    725c:	00000008 	andeq	r0, r0, r8
    7260:	0005ba08 	andeq	fp, r5, r8, lsl #20
    7264:	0008bf00 	andeq	fp, r8, r0, lsl #30
    7268:	00b50900 	adcseq	r0, r5, r0, lsl #18
    726c:	00180000 	andseq	r0, r8, r0
    7270:	08cb011b 	stmiaeq	fp, {r0, r1, r3, r4, r8}^
    7274:	51140000 	tstpl	r4, r0
    7278:	00000004 	andeq	r0, r0, r4
    727c:	08bf0410 	ldmeq	pc!, {r4, sl}
    7280:	04100000 	ldreq	r0, [r0]
    7284:	00000166 	andeq	r0, r0, r6, ror #2
    7288:	08e3011b 	stmiaeq	r3!, {r0, r1, r3, r4, r8}^
    728c:	48140000 	ldmdami	r4, {}
    7290:	00000000 	andeq	r0, r0, r0
    7294:	08e90410 	stmiaeq	r9!, {r4, sl}^
    7298:	04100000 	ldreq	r0, [r0]
    729c:	000008d7 	ldrdeq	r0, [r0], -r7
    72a0:	00065708 	andeq	r5, r6, r8, lsl #14
    72a4:	0008ff00 	andeq	pc, r8, r0, lsl #30
    72a8:	00b50900 	adcseq	r0, r5, r0, lsl #18
    72ac:	00020000 	andeq	r0, r2, r0
    72b0:	2b4e011c 	blcs	1387728 <__Stack_Size+0x1387328>
    72b4:	3c010000 	stccc	0, cr0, [r1], {0}
    72b8:	00000001 	andeq	r0, r0, r1
    72bc:	00000000 	andeq	r0, r0, r0
    72c0:	265d0100 	ldrbcs	r0, [sp], -r0, lsl #2
    72c4:	1d000009 	stcne	0, cr0, [r0, #-36]
    72c8:	00002ea5 	andeq	r2, r0, r5, lsr #29
    72cc:	00483a01 	subeq	r3, r8, r1, lsl #20
    72d0:	27e90000 	strbcs	r0, [r9, r0]!
    72d4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    72d8:	00002e80 	andeq	r2, r0, r0, lsl #29
    72dc:	34032805 	strcc	r2, [r3], #-2053
    72e0:	01000009 	tsteq	r0, r9
    72e4:	04511601 	ldrbeq	r1, [r1], #-1537
    72e8:	36000000 	strcc	r0, [r0], -r0
    72ec:	02000009 	.word	0x02000009
    72f0:	0018c000 	.word	0x0018c000
    72f4:	08010400 	.word	0x08010400
    72f8:	01000000 	.word	0x01000000
    72fc:	00002f46 	.word	0x00002f46
    7300:	00002f7a 	.word	0x00002f7a
	...
    730c:	0000195a 	.word	0x0000195a
    7310:	2c060102 	.word	0x2c060102
    7314:	02000001 	.word	0x02000001
    7318:	012a0801 	.word	0x012a0801
    731c:	02020000 	.word	0x02020000
    7320:	00003d05 	.word	0x00003d05
    7324:	07020200 	.word	0x07020200
    7328:	000001bf 	.word	0x000001bf
    732c:	69050403 	.word	0x69050403
    7330:	0200746e 	.word	0x0200746e
    7334:	2b310704 	.word	0x2b310704
    7338:	08020000 	.word	0x08020000
    733c:	002aad05 	.word	0x002aad05
    7340:	07080200 	.word	0x07080200
    7344:	00002b27 	.word	0x00002b27
    7348:	002d8904 	.word	0x002d8904
    734c:	41070100 	.word	0x41070100
    7350:	02000000 	.word	0x02000000
    7354:	2ab20504 	.word	0x2ab20504
    7358:	38040000 	.word	0x38040000
    735c:	0200002e 	.word	0x0200002e
    7360:	0000682c 	.word	0x0000682c
    7364:	2d310500 	.word	0x2d310500
    7368:	63030000 	.word	0x63030000
    736c:	00004801 	.word	0x00004801
    7370:	02040600 	.word	0x02040600
    7374:	0000a547 	.word	0x0000a547
    7378:	2d2b0700 	.word	0x2d2b0700
    737c:	48020000 	.word	0x48020000
    7380:	0000007a 	.word	0x0000007a
    7384:	002cdd07 	.word	0x002cdd07
    7388:	a5490200 	.word	0xa5490200
    738c:	00000000 	.word	0x00000000
    7390:	00002c08 	.word	0x00002c08
    7394:	0000b500 	.word	0x0000b500
    7398:	00b50900 	.word	0x00b50900
    739c:	00030000 	.word	0x00030000
    73a0:	0b07040a 	.word	0x0b07040a
    73a4:	dd440208 	.word	0xdd440208
    73a8:	0c000000 	.word	0x0c000000
    73ac:	00002e22 	.word	0x00002e22
    73b0:	00414502 	.word	0x00414502
    73b4:	23020000 	.word	0x23020000
    73b8:	2e2a0c00 	.word	0x2e2a0c00
    73bc:	4a020000 	.word	0x4a020000
    73c0:	00000086 	.word	0x00000086
    73c4:	00042302 	.word	0x00042302
    73c8:	002dbe04 	.word	0x002dbe04
    73cc:	b84b0200 	.word	0xb84b0200
    73d0:	04000000 	.word	0x04000000
    73d4:	00002caf 	.word	0x00002caf
    73d8:	005d4f02 	.word	0x005d4f02
    73dc:	040d0000 	.word	0x040d0000
    73e0:	002e6b04 	.word	0x002e6b04
    73e4:	00150400 	.word	0x00150400
    73e8:	02000001 	.word	0x02000001
    73ec:	2b2c0704 	.word	0x2b2c0704
    73f0:	c00e0000 	.word	0xc00e0000
    73f4:	1800002c 	.word	0x1800002c
    73f8:	01662d04 	.word	0x01662d04
    73fc:	d60c0000 	.word	0xd60c0000
    7400:	0400002d 	.word	0x0400002d
    7404:	0001662e 	.word	0x0001662e
    7408:	00230200 	.word	0x00230200
    740c:	006b5f0f 	.word	0x006b5f0f
    7410:	00412f04 	.word	0x00412f04
    7414:	23020000 	.word	0x23020000
    7418:	2e0d0c04 	.word	0x2e0d0c04
    741c:	2f040000 	.word	0x2f040000
    7420:	00000041 	.word	0x00000041
    7424:	0c082302 	.word	0x0c082302
    7428:	00002ca9 	.word	0x00002ca9
    742c:	00412f04 	.word	0x00412f04
    7430:	23020000 	.word	0x23020000
    7434:	2eb70c0c 	.word	0x2eb70c0c
    7438:	2f040000 	.word	0x2f040000
    743c:	00000041 	.word	0x00000041
    7440:	0f102302 	.word	0x0f102302
    7444:	0400785f 	.word	0x0400785f
    7448:	00016c30 	.word	0x00016c30
    744c:	14230200 	.word	0x14230200
    7450:	07041000 	.word	0x07041000
    7454:	08000001 	.word	0x08000001
    7458:	000000f5 	.word	0x000000f5
    745c:	0000017c 	.word	0x0000017c
    7460:	0000b509 	.word	0x0000b509
    7464:	0e000000 	.word	0x0e000000
    7468:	00002cd8 	.word	0x00002cd8
    746c:	07350424 	.word	0x07350424
    7470:	0c000002 	.word	0x0c000002
    7474:	00002c0c 	.word	0x00002c0c
    7478:	00413604 	.word	0x00413604
    747c:	23020000 	.word	0x23020000
    7480:	2e470c00 	.word	0x2e470c00
    7484:	37040000 	.word	0x37040000
    7488:	00000041 	.word	0x00000041
    748c:	0c042302 	.word	0x0c042302
    7490:	00002c21 	.word	0x00002c21
    7494:	00413804 	.word	0x00413804
    7498:	23020000 	.word	0x23020000
    749c:	2f300c08 	.word	0x2f300c08
    74a0:	39040000 	.word	0x39040000
    74a4:	00000041 	.word	0x00000041
    74a8:	0c0c2302 	.word	0x0c0c2302
    74ac:	00002d5c 	.word	0x00002d5c
    74b0:	00413a04 	.word	0x00413a04
    74b4:	23020000 	.word	0x23020000
    74b8:	2d4b0c10 	.word	0x2d4b0c10
    74bc:	3b040000 	.word	0x3b040000
    74c0:	00000041 	.word	0x00000041
    74c4:	0c142302 	.word	0x0c142302
    74c8:	00002ebc 	.word	0x00002ebc
    74cc:	00413c04 	.word	0x00413c04
    74d0:	23020000 	.word	0x23020000
    74d4:	2da00c18 	.word	0x2da00c18
    74d8:	3d040000 	.word	0x3d040000
    74dc:	00000041 	.word	0x00000041
    74e0:	0c1c2302 	.word	0x0c1c2302
    74e4:	00002ef7 	.word	0x00002ef7
    74e8:	00413e04 	.word	0x00413e04
    74ec:	23020000 	.word	0x23020000
    74f0:	30110020 	.word	0x30110020
    74f4:	0800002c 	.word	0x0800002c
    74f8:	50470401 	.word	0x50470401
    74fc:	0c000002 	.word	0x0c000002
    7500:	00002c9c 	.word	0x00002c9c
    7504:	02504804 	.word	0x02504804
    7508:	23020000 	.word	0x23020000
    750c:	2b6e0c00 	.word	0x2b6e0c00
    7510:	49040000 	.word	0x49040000
    7514:	00000250 	.word	0x00000250
    7518:	01802303 	.word	0x01802303
    751c:	002e5d0c 	.word	0x002e5d0c
    7520:	f54b0400 	.word	0xf54b0400
    7524:	03000000 	.word	0x03000000
    7528:	0c028023 	.word	0x0c028023
    752c:	00002c55 	.word	0x00002c55
    7530:	00f54e04 	.word	0x00f54e04
    7534:	23030000 	.word	0x23030000
    7538:	08000284 	.word	0x08000284
    753c:	000000f3 	.word	0x000000f3
    7540:	00000260 	.word	0x00000260
    7544:	0000b509 	.word	0x0000b509
    7548:	11001f00 	.word	0x11001f00
    754c:	00002b66 	.word	0x00002b66
    7550:	59040190 	.word	0x59040190
    7554:	000002a7 	.word	0x000002a7
    7558:	002dd60c 	.word	0x002dd60c
    755c:	a75a0400 	.word	0xa75a0400
    7560:	02000002 	.word	0x02000002
    7564:	ee0c0023 	.word	0xee0c0023
    7568:	0400002d 	.word	0x0400002d
    756c:	0000415b 	.word	0x0000415b
    7570:	04230200 	.word	0x04230200
    7574:	002ca40c 	.word	0x002ca40c
    7578:	ad5d0400 	.word	0xad5d0400
    757c:	02000002 	.word	0x02000002
    7580:	300c0823 	.word	0x300c0823
    7584:	0400002c 	.word	0x0400002c
    7588:	0002075e 	.word	0x0002075e
    758c:	88230300 	.word	0x88230300
    7590:	04100001 	.word	0x04100001
    7594:	00000260 	.word	0x00000260
    7598:	0002bf08 	.word	0x0002bf08
    759c:	0002bd00 	.word	0x0002bd00
    75a0:	00b50900 	.word	0x00b50900
    75a4:	001f0000 	.word	0x001f0000
    75a8:	04100112 	.word	0x04100112
    75ac:	000002bd 	.word	0x000002bd
    75b0:	002daa0e 	.word	0x002daa0e
    75b4:	69040800 	.word	0x69040800
    75b8:	000002ee 	.word	0x000002ee
    75bc:	002c1b0c 	.word	0x002c1b0c
    75c0:	ee6a0400 	.word	0xee6a0400
    75c4:	02000002 	.word	0x02000002
    75c8:	ad0c0023 	.word	0xad0c0023
    75cc:	0400002b 	.word	0x0400002b
    75d0:	0000416b 	.word	0x0000416b
    75d4:	04230200 	.word	0x04230200
    75d8:	2c041000 	.word	0x2c041000
    75dc:	0e000000 	.word	0x0e000000
    75e0:	00002dc9 	.word	0x00002dc9
    75e4:	32a9045c 	.word	0x32a9045c
    75e8:	0f000004 	.word	0x0f000004
    75ec:	0400705f 	.word	0x0400705f
    75f0:	0002eeaa 	.word	0x0002eeaa
    75f4:	00230200 	.word	0x00230200
    75f8:	00725f0f 	.word	0x00725f0f
    75fc:	0041ab04 	.word	0x0041ab04
    7600:	23020000 	.word	0x23020000
    7604:	775f0f04 	.word	0x775f0f04
    7608:	41ac0400 	.word	0x41ac0400
    760c:	02000000 	.word	0x02000000
    7610:	4e0c0823 	.word	0x4e0c0823
    7614:	0400002c 	.word	0x0400002c
    7618:	000033ad 	.word	0x000033ad
    761c:	0c230200 	.word	0x0c230200
    7620:	002cf40c 	.word	0x002cf40c
    7624:	33ae0400 	.word	0x33ae0400
    7628:	02000000 	.word	0x02000000
    762c:	5f0f0e23 	.word	0x5f0f0e23
    7630:	04006662 	.word	0x04006662
    7634:	0002c5af 	.word	0x0002c5af
    7638:	10230200 	.word	0x10230200
    763c:	002be60c 	.word	0x002be60c
    7640:	41b00400 	.word	0x41b00400
    7644:	02000000 	.word	0x02000000
    7648:	3e0c1823 	.word	0x3e0c1823
    764c:	0400002c 	.word	0x0400002c
    7650:	0000f3b7 	.word	0x0000f3b7
    7654:	1c230200 	.word	0x1c230200
    7658:	002cc80c 	.word	0x002cc80c
    765c:	c1b90400 	.word	0xc1b90400
    7660:	02000005 	.word	0x02000005
    7664:	440c2023 	.word	0x440c2023
    7668:	0400002d 	.word	0x0400002d
    766c:	0005f1bb 	.word	0x0005f1bb
    7670:	24230200 	.word	0x24230200
    7674:	002e320c 	.word	0x002e320c
    7678:	16bd0400 	.word	0x16bd0400
    767c:	02000006 	.word	0x02000006
    7680:	110c2823 	.word	0x110c2823
    7684:	0400002f 	.word	0x0400002f
    7688:	000631be 	.word	0x000631be
    768c:	2c230200 	.word	0x2c230200
    7690:	62755f0f 	.word	0x62755f0f
    7694:	c5c10400 	.word	0xc5c10400
    7698:	02000002 	.word	0x02000002
    769c:	5f0f3023 	.word	0x5f0f3023
    76a0:	04007075 	.word	0x04007075
    76a4:	0002eec2 	.word	0x0002eec2
    76a8:	38230200 	.word	0x38230200
    76ac:	72755f0f 	.word	0x72755f0f
    76b0:	41c30400 	.word	0x41c30400
    76b4:	02000000 	.word	0x02000000
    76b8:	150c3c23 	.word	0x150c3c23
    76bc:	0400002c 	.word	0x0400002c
    76c0:	000637c6 	.word	0x000637c6
    76c4:	40230200 	.word	0x40230200
    76c8:	002ee90c 	.word	0x002ee90c
    76cc:	47c70400 	.word	0x47c70400
    76d0:	02000006 	.word	0x02000006
    76d4:	5f0f4323 	.word	0x5f0f4323
    76d8:	0400626c 	.word	0x0400626c
    76dc:	0002c5ca 	.word	0x0002c5ca
    76e0:	44230200 	.word	0x44230200
    76e4:	002c640c 	.word	0x002c640c
    76e8:	41cd0400 	.word	0x41cd0400
    76ec:	02000000 	.word	0x02000000
    76f0:	750c4c23 	.word	0x750c4c23
    76f4:	0400002c 	.word	0x0400002c
    76f8:	000041ce 	.word	0x000041ce
    76fc:	50230200 	.word	0x50230200
    7700:	002f400c 	.word	0x002f400c
    7704:	51d10400 	.word	0x51d10400
    7708:	02000004 	.word	0x02000004
    770c:	380c5423 	.word	0x380c5423
    7710:	0400002d 	.word	0x0400002d
    7714:	0000e8d5 	.word	0x0000e8d5
    7718:	58230200 	.word	0x58230200
    771c:	41011300 	.word	0x41011300
    7720:	51000000 	.word	0x51000000
    7724:	14000004 	.word	0x14000004
    7728:	00000451 	.word	0x00000451
    772c:	0000f314 	.word	0x0000f314
    7730:	05b41400 	.word	0x05b41400
    7734:	41140000 	.word	0x41140000
    7738:	00000000 	.word	0x00000000
    773c:	04570410 	.word	0x04570410
    7740:	15110000 	.word	0x15110000
    7744:	0000002e 	.word	0x0000002e
    7748:	b4250404 	.word	0xb4250404
    774c:	15000005 	.word	0x15000005
    7750:	00002e40 	.word	0x00002e40
    7754:	41024104 	.word	0x41024104
    7758:	02000000 	.word	0x02000000
    775c:	5d150023 	.word	0x5d150023
    7760:	0400002c 	.word	0x0400002c
    7764:	06a40246 	.word	0x06a40246
    7768:	23020000 	.word	0x23020000
    776c:	2ce41504 	.word	0x2ce41504
    7770:	46040000 	.word	0x46040000
    7774:	0006a402 	.word	0x0006a402
    7778:	08230200 	.word	0x08230200
    777c:	002cb815 	.word	0x002cb815
    7780:	02460400 	.word	0x02460400
    7784:	000006a4 	.word	0x000006a4
    7788:	150c2302 	.word	0x150c2302
    778c:	00002de9 	.word	0x00002de9
    7790:	41024804 	.word	0x41024804
    7794:	02000000 	.word	0x02000000
    7798:	bb151023 	.word	0xbb151023
    779c:	0400002b 	.word	0x0400002b
    77a0:	08af0249 	.word	0x08af0249
    77a4:	23020000 	.word	0x23020000
    77a8:	2e931514 	.word	0x2e931514
    77ac:	4b040000 	.word	0x4b040000
    77b0:	00004102 	.word	0x00004102
    77b4:	30230200 	.word	0x30230200
    77b8:	002df315 	.word	0x002df315
    77bc:	024c0400 	.word	0x024c0400
    77c0:	000005e6 	.word	0x000005e6
    77c4:	15342302 	.word	0x15342302
    77c8:	00002d65 	.word	0x00002d65
    77cc:	41024e04 	.word	0x41024e04
    77d0:	02000000 	.word	0x02000000
    77d4:	03153823 	.word	0x03153823
    77d8:	0400002e 	.word	0x0400002e
    77dc:	08cb0250 	.word	0x08cb0250
    77e0:	23020000 	.word	0x23020000
    77e4:	2d23153c 	.word	0x2d23153c
    77e8:	53040000 	.word	0x53040000
    77ec:	00016602 	.word	0x00016602
    77f0:	40230200 	.word	0x40230200
    77f4:	002cce15 	.word	0x002cce15
    77f8:	02540400 	.word	0x02540400
    77fc:	00000041 	.word	0x00000041
    7800:	15442302 	.word	0x15442302
    7804:	00002f2b 	.word	0x00002f2b
    7808:	66025504 	.word	0x66025504
    780c:	02000001 	.word	0x02000001
    7810:	7f154823 	.word	0x7f154823
    7814:	0400002d 	.word	0x0400002d
    7818:	08d10256 	.word	0x08d10256
    781c:	23020000 	.word	0x23020000
    7820:	2cec154c 	.word	0x2cec154c
    7824:	59040000 	.word	0x59040000
    7828:	00004102 	.word	0x00004102
    782c:	50230200 	.word	0x50230200
    7830:	002c6d15 	.word	0x002c6d15
    7834:	025a0400 	.word	0x025a0400
    7838:	000005b4 	.word	0x000005b4
    783c:	15542302 	.word	0x15542302
    7840:	00002d9b 	.word	0x00002d9b
    7844:	8d027c04 	.word	0x8d027c04
    7848:	02000008 	.word	0x02000008
    784c:	66155823 	.word	0x66155823
    7850:	0400002b 	.word	0x0400002b
    7854:	02a7027f 	.word	0x02a7027f
    7858:	23030000 	.word	0x23030000
    785c:	011502c8 	.word	0x011502c8
    7860:	0400002d 	.word	0x0400002d
    7864:	02600280 	.word	0x02600280
    7868:	23030000 	.word	0x23030000
    786c:	df1502cc 	.word	0xdf1502cc
    7870:	0400002e 	.word	0x0400002e
    7874:	08e30283 	.word	0x08e30283
    7878:	23030000 	.word	0x23030000
    787c:	461505dc 	.word	0x461505dc
    7880:	0400002c 	.word	0x0400002c
    7884:	06630288 	.word	0x06630288
    7888:	23030000 	.word	0x23030000
    788c:	2b1505e0 	.word	0x2b1505e0
    7890:	0400002c 	.word	0x0400002c
    7894:	08ef0289 	.word	0x08ef0289
    7898:	23030000 	.word	0x23030000
    789c:	100005ec 	.word	0x100005ec
    78a0:	0005ba04 	.word	0x0005ba04
    78a4:	08010200 	.word	0x08010200
    78a8:	00000133 	.word	0x00000133
    78ac:	04320410 	.word	0x04320410
    78b0:	01130000 	.word	0x01130000
    78b4:	00000041 	.word	0x00000041
    78b8:	000005e6 	.word	0x000005e6
    78bc:	00045114 	.word	0x00045114
    78c0:	00f31400 	.word	0x00f31400
    78c4:	e6140000 	.word	0xe6140000
    78c8:	14000005 	.word	0x14000005
    78cc:	00000041 	.word	0x00000041
    78d0:	ec041000 	.word	0xec041000
    78d4:	16000005 	.word	0x16000005
    78d8:	000005ba 	.word	0x000005ba
    78dc:	05c70410 	.word	0x05c70410
    78e0:	01130000 	.word	0x01130000
    78e4:	0000006f 	.word	0x0000006f
    78e8:	00000616 	.word	0x00000616
    78ec:	00045114 	.word	0x00045114
    78f0:	00f31400 	.word	0x00f31400
    78f4:	6f140000 	.word	0x6f140000
    78f8:	14000000 	.word	0x14000000
    78fc:	00000041 	.word	0x00000041
    7900:	f7041000 	.word	0xf7041000
    7904:	13000005 	.word	0x13000005
    7908:	00004101 	.word	0x00004101
    790c:	00063100 	.word	0x00063100
    7910:	04511400 	.word	0x04511400
    7914:	f3140000 	.word	0xf3140000
    7918:	00000000 	.word	0x00000000
    791c:	061c0410 	.word	0x061c0410
    7920:	2c080000 	.word	0x2c080000
    7924:	47000000 	.word	0x47000000
    7928:	09000006 	.word	0x09000006
    792c:	000000b5 	.word	0x000000b5
    7930:	2c080002 	.word	0x2c080002
    7934:	57000000 	.word	0x57000000
    7938:	09000006 	.word	0x09000006
    793c:	000000b5 	.word	0x000000b5
    7940:	b7050000 	.word	0xb7050000
    7944:	0400002d 	.word	0x0400002d
    7948:	02f4010e 	.word	0x02f4010e
    794c:	c6170000 	.word	0xc6170000
    7950:	0c00002e 	.word	0x0c00002e
    7954:	9e011304 	.word	0x9e011304
    7958:	15000006 	.word	0x15000006
    795c:	00002dd6 	.word	0x00002dd6
    7960:	9e011404 	.word	0x9e011404
    7964:	02000006 	.word	0x02000006
    7968:	fa150023 	.word	0xfa150023
    796c:	0400002c 	.word	0x0400002c
    7970:	00410115 	.word	0x00410115
    7974:	23020000 	.word	0x23020000
    7978:	2db11504 	.word	0x2db11504
    797c:	16040000 	.word	0x16040000
    7980:	0006a401 	.word	0x0006a401
    7984:	08230200 	.word	0x08230200
    7988:	63041000 	.word	0x63041000
    798c:	10000006 	.word	0x10000006
    7990:	00065704 	.word	0x00065704
    7994:	2bb31700 	.word	0x2bb31700
    7998:	040e0000 	.word	0x040e0000
    799c:	06e5012e 	.word	0x06e5012e
    79a0:	1c150000 	.word	0x1c150000
    79a4:	0400002e 	.word	0x0400002e
    79a8:	06e5012f 	.word	0x06e5012f
    79ac:	23020000 	.word	0x23020000
    79b0:	2d3e1500 	.word	0x2d3e1500
    79b4:	30040000 	.word	0x30040000
    79b8:	0006e501 	.word	0x0006e501
    79bc:	06230200 	.word	0x06230200
    79c0:	002e6615 	.word	0x002e6615
    79c4:	01310400 	.word	0x01310400
    79c8:	0000003a 	.word	0x0000003a
    79cc:	000c2302 	.word	0x000c2302
    79d0:	00003a08 	.word	0x00003a08
    79d4:	0006f500 	.word	0x0006f500
    79d8:	00b50900 	.word	0x00b50900
    79dc:	00020000 	.word	0x00020000
    79e0:	5f04d018 	.word	0x5f04d018
    79e4:	00081502 	.word	0x00081502
    79e8:	2eaa1500 	.word	0x2eaa1500
    79ec:	60040000 	.word	0x60040000
    79f0:	00004802 	.word	0x00004802
    79f4:	00230200 	.word	0x00230200
    79f8:	002e5015 	.word	0x002e5015
    79fc:	02610400 	.word	0x02610400
    7a00:	000005b4 	.word	0x000005b4
    7a04:	15042302 	.word	0x15042302
    7a08:	00002d16 	.word	0x00002d16
    7a0c:	15026204 	.word	0x15026204
    7a10:	02000008 	.word	0x02000008
    7a14:	02150823 	.word	0x02150823
    7a18:	0400002f 	.word	0x0400002f
    7a1c:	017c0263 	.word	0x017c0263
    7a20:	23020000 	.word	0x23020000
    7a24:	2d701524 	.word	0x2d701524
    7a28:	64040000 	.word	0x64040000
    7a2c:	00004102 	.word	0x00004102
    7a30:	48230200 	.word	0x48230200
    7a34:	002dd115 	.word	0x002dd115
    7a38:	02650400 	.word	0x02650400
    7a3c:	00000056 	.word	0x00000056
    7a40:	15502302 	.word	0x15502302
    7a44:	00002f18 	.word	0x00002f18
    7a48:	aa026604 	.word	0xaa026604
    7a4c:	02000006 	.word	0x02000006
    7a50:	dc155823 	.word	0xdc155823
    7a54:	0400002d 	.word	0x0400002d
    7a58:	00dd0267 	.word	0x00dd0267
    7a5c:	23020000 	.word	0x23020000
    7a60:	2f1d1568 	.word	0x2f1d1568
    7a64:	68040000 	.word	0x68040000
    7a68:	0000dd02 	.word	0x0000dd02
    7a6c:	70230200 	.word	0x70230200
    7a70:	002bfe15 	.word	0x002bfe15
    7a74:	02690400 	.word	0x02690400
    7a78:	000000dd 	.word	0x000000dd
    7a7c:	15782302 	.word	0x15782302
    7a80:	00002ed5 	.word	0x00002ed5
    7a84:	25026a04 	.word	0x25026a04
    7a88:	03000008 	.word	0x03000008
    7a8c:	15018023 	.word	0x15018023
    7a90:	00002d0a 	.word	0x00002d0a
    7a94:	35026b04 	.word	0x35026b04
    7a98:	03000008 	.word	0x03000008
    7a9c:	15018823 	.word	0x15018823
    7aa0:	00002e73 	.word	0x00002e73
    7aa4:	41026c04 	.word	0x41026c04
    7aa8:	03000000 	.word	0x03000000
    7aac:	1501a023 	.word	0x1501a023
    7ab0:	00002c8e 	.word	0x00002c8e
    7ab4:	dd026d04 	.word	0xdd026d04
    7ab8:	03000000 	.word	0x03000000
    7abc:	1501a423 	.word	0x1501a423
    7ac0:	00002bef 	.word	0x00002bef
    7ac4:	dd026e04 	.word	0xdd026e04
    7ac8:	03000000 	.word	0x03000000
    7acc:	1501ac23 	.word	0x1501ac23
    7ad0:	00002c7d 	.word	0x00002c7d
    7ad4:	dd026f04 	.word	0xdd026f04
    7ad8:	03000000 	.word	0x03000000
    7adc:	1501b423 	.word	0x1501b423
    7ae0:	00002bc6 	.word	0x00002bc6
    7ae4:	dd027004 	.word	0xdd027004
    7ae8:	03000000 	.word	0x03000000
    7aec:	1501bc23 	.word	0x1501bc23
    7af0:	00002bd5 	.word	0x00002bd5
    7af4:	dd027104 	.word	0xdd027104
    7af8:	03000000 	.word	0x03000000
    7afc:	0001c423 	.word	0x0001c423
    7b00:	0005ba08 	.word	0x0005ba08
    7b04:	00082500 	.word	0x00082500
    7b08:	00b50900 	.word	0x00b50900
    7b0c:	00190000 	.word	0x00190000
    7b10:	0005ba08 	.word	0x0005ba08
    7b14:	00083500 	.word	0x00083500
    7b18:	00b50900 	.word	0x00b50900
    7b1c:	00070000 	.word	0x00070000
    7b20:	0005ba08 	.word	0x0005ba08
    7b24:	00084500 	.word	0x00084500
    7b28:	00b50900 	.word	0x00b50900
    7b2c:	00170000 	.word	0x00170000
    7b30:	7704f018 	.word	0x7704f018
    7b34:	00086d02 	.word	0x00086d02
    7b38:	2d551500 	.word	0x2d551500
    7b3c:	79040000 	.word	0x79040000
    7b40:	00086d02 	.word	0x00086d02
    7b44:	00230200 	.word	0x00230200
    7b48:	002ecc15 	.word	0x002ecc15
    7b4c:	027a0400 	.word	0x027a0400
    7b50:	0000087d 	.word	0x0000087d
    7b54:	00782302 	.word	0x00782302
    7b58:	0002ee08 	.word	0x0002ee08
    7b5c:	00087d00 	.word	0x00087d00
    7b60:	00b50900 	.word	0x00b50900
    7b64:	001d0000 	.word	0x001d0000
    7b68:	00004808 	.word	0x00004808
    7b6c:	00088d00 	.word	0x00088d00
    7b70:	00b50900 	.word	0x00b50900
    7b74:	001d0000 	.word	0x001d0000
    7b78:	5d04f019 	.word	0x5d04f019
    7b7c:	0008af02 	.word	0x0008af02
    7b80:	2e151a00 	.word	0x2e151a00
    7b84:	72040000 	.word	0x72040000
    7b88:	0006f502 	.word	0x0006f502
    7b8c:	2eef1a00 	.word	0x2eef1a00
    7b90:	7b040000 	.word	0x7b040000
    7b94:	00084502 	.word	0x00084502
    7b98:	ba080000 	.word	0xba080000
    7b9c:	bf000005 	.word	0xbf000005
    7ba0:	09000008 	.word	0x09000008
    7ba4:	000000b5 	.word	0x000000b5
    7ba8:	011b0018 	.word	0x011b0018
    7bac:	000008cb 	.word	0x000008cb
    7bb0:	00045114 	.word	0x00045114
    7bb4:	04100000 	.word	0x04100000
    7bb8:	000008bf 	.word	0x000008bf
    7bbc:	01660410 	.word	0x01660410
    7bc0:	011b0000 	.word	0x011b0000
    7bc4:	000008e3 	.word	0x000008e3
    7bc8:	00004114 	.word	0x00004114
    7bcc:	04100000 	.word	0x04100000
    7bd0:	000008e9 	.word	0x000008e9
    7bd4:	08d70410 	.word	0x08d70410
    7bd8:	57080000 	.word	0x57080000
    7bdc:	ff000006 	.word	0xff000006
    7be0:	09000008 	.word	0x09000008
    7be4:	000000b5 	.word	0x000000b5
    7be8:	3a1c0002 	.word	0x3a1c0002
    7bec:	0500002f 	.word	0x0500002f
    7bf0:	0004570c 	.word	0x0004570c
    7bf4:	00030500 	.word	0x00030500
    7bf8:	1d000000 	.word	0x1d000000
    7bfc:	00002e87 	.word	0x00002e87
    7c00:	04511005 	.word	0x04511005
    7c04:	05010000 	.word	0x05010000
    7c08:	00000003 	.word	0x00000003
    7c0c:	2e801d00 	.word	0x2e801d00
    7c10:	11050000 	.word	0x11050000
    7c14:	00000934 	.word	0x00000934
    7c18:	00030501 	.word	0x00030501
    7c1c:	16000000 	.word	0x16000000
    7c20:	00000451 	.word	0x00000451
    7c24:	00014200 	.word	0x00014200
    7c28:	20000200 	.word	0x20000200
    7c2c:	0400001a 	.word	0x0400001a
    7c30:	00000801 	.word	0x00000801
    7c34:	2fef0100 	.word	0x2fef0100
    7c38:	30430000 	.word	0x30430000
	...
    7c44:	1a350000 	.word	0x1a350000
    7c48:	01020000 	.word	0x01020000
    7c4c:	00012c06 	.word	0x00012c06
    7c50:	08010200 	.word	0x08010200
    7c54:	0000012a 	.word	0x0000012a
    7c58:	3d050202 	.word	0x3d050202
    7c5c:	02000000 	.word	0x02000000
    7c60:	01bf0702 	.word	0x01bf0702
    7c64:	04030000 	.word	0x04030000
    7c68:	746e6905 	.word	0x746e6905
    7c6c:	07040200 	.word	0x07040200
    7c70:	00002b31 	.word	0x00002b31
    7c74:	ad050802 	.word	0xad050802
    7c78:	0200002a 	.word	0x0200002a
    7c7c:	2b270708 	.word	0x2b270708
    7c80:	04020000 	.word	0x04020000
    7c84:	002ab205 	.word	0x002ab205
    7c88:	07040400 	.word	0x07040400
    7c8c:	002fc305 	.word	0x002fc305
    7c90:	48d60200 	.word	0x48d60200
    7c94:	02000000 	.word	0x02000000
    7c98:	2b2c0704 	.word	0x2b2c0704
    7c9c:	01020000 	.word	0x01020000
    7ca0:	00013308 	.word	0x00013308
    7ca4:	78010600 	.word	0x78010600
    7ca8:	01000030 	.word	0x01000030
    7cac:	00000132 	.word	0x00000132
    7cb0:	00000000 	.word	0x00000000
    7cb4:	28070000 	.word	0x28070000
    7cb8:	00b20000 	.word	0x00b20000
    7cbc:	24070000 	.word	0x24070000
    7cc0:	0100002e 	.word	0x0100002e
    7cc4:	00006733 	.word	0x00006733
    7cc8:	08550100 	.word	0x08550100
    7ccc:	34010069 	.word	0x34010069
    7cd0:	00000067 	.word	0x00000067
    7cd4:	06005401 	.word	0x06005401
    7cd8:	00303101 	.word	0x00303101
    7cdc:	01200100 	.word	0x01200100
	...
    7ce8:	00002826 	.word	0x00002826
    7cec:	000000e4 	.word	0x000000e4
    7cf0:	002e2407 	.word	0x002e2407
    7cf4:	67210100 	.word	0x67210100
    7cf8:	01000000 	.word	0x01000000
    7cfc:	00690855 	.word	0x00690855
    7d00:	00672201 	.word	0x00672201
    7d04:	54010000 	.word	0x54010000
    7d08:	00f10900 	.word	0x00f10900
    7d0c:	00ef0000 	.word	0x00ef0000
    7d10:	000a0000 	.word	0x000a0000
    7d14:	040c010b 	.word	0x040c010b
    7d18:	000000ef 	.word	0x000000ef
    7d1c:	00308a0d 	.word	0x00308a0d
    7d20:	e4130100 	.word	0xe4130100
    7d24:	01000000 	.word	0x01000000
    7d28:	2fdb0d01 	.word	0x2fdb0d01
    7d2c:	14010000 	.word	0x14010000
    7d30:	000000e4 	.word	0x000000e4
    7d34:	a00d0101 	.word	0xa00d0101
    7d38:	01000030 	.word	0x01000030
    7d3c:	0000e415 	.word	0x0000e415
    7d40:	0d010100 	.word	0x0d010100
    7d44:	00003020 	.word	0x00003020
    7d48:	00e41601 	.word	0x00e41601
    7d4c:	01010000 	.word	0x01010000
    7d50:	002fb00d 	.word	0x002fb00d
    7d54:	e4170100 	.word	0xe4170100
    7d58:	01000000 	.word	0x01000000
    7d5c:	2fca0d01 	.word	0x2fca0d01
    7d60:	18010000 	.word	0x18010000
    7d64:	000000e4 	.word	0x000000e4
    7d68:	0f000101 	.word	0x0f000101
    7d6c:	02000001 	.word	0x02000001
    7d70:	001ac400 	.word	0x001ac400
    7d74:	08010400 	.word	0x08010400
    7d78:	01000000 	.word	0x01000000
    7d7c:	000030f7 	.word	0x000030f7
    7d80:	000030c0 	.word	0x000030c0
	...
    7d8c:	00001adb 	.word	0x00001adb
    7d90:	2c060102 	.word	0x2c060102
    7d94:	02000001 	.word	0x02000001
    7d98:	012a0801 	.word	0x012a0801
    7d9c:	02020000 	.word	0x02020000
    7da0:	00003d05 	.word	0x00003d05
    7da4:	07020200 	.word	0x07020200
    7da8:	000001bf 	.word	0x000001bf
    7dac:	69050403 	.word	0x69050403
    7db0:	0200746e 	.word	0x0200746e
    7db4:	2b310704 	.word	0x2b310704
    7db8:	08020000 	.word	0x08020000
    7dbc:	002aad05 	.word	0x002aad05
    7dc0:	07080200 	.word	0x07080200
    7dc4:	00002b27 	.word	0x00002b27
    7dc8:	b2050402 	.word	0xb2050402
    7dcc:	0400002a 	.word	0x0400002a
    7dd0:	04050704 	.word	0x04050704
    7dd4:	2c070402 	.word	0x2c070402
    7dd8:	0600002b 	.word	0x0600002b
    7ddc:	00007604 	.word	0x00007604
    7de0:	08010200 	.word	0x08010200
    7de4:	00000133 	.word	0x00000133
    7de8:	002fc307 	.word	0x002fc307
    7dec:	48d60200 	.word	0x48d60200
    7df0:	08000000 	.word	0x08000000
    7df4:	00312c01 	.word	0x00312c01
    7df8:	012f0100 	.word	0x012f0100
    7dfc:	00000067 	.word	0x00000067
	...
    7e08:	00002845 	.word	0x00002845
    7e0c:	0000010c 	.word	0x0000010c
    7e10:	01006d09 	.word	0x01006d09
    7e14:	0000672b 	.word	0x0000672b
    7e18:	00286400 	.word	0x00286400
    7e1c:	00630900 	.word	0x00630900
    7e20:	00412b01 	.word	0x00412b01
    7e24:	28980000 	.word	0x28980000
    7e28:	6e090000 	.word	0x6e090000
    7e2c:	7d2b0100 	.word	0x7d2b0100
    7e30:	c1000000 	.word	0xc1000000
    7e34:	0a000028 	.word	0x0a000028
    7e38:	3a010073 	.word	0x3a010073
    7e3c:	00000070 	.word	0x00000070
    7e40:	000028f5 	.word	0x000028f5
    7e44:	0100690b 	.word	0x0100690b
    7e48:	0000413b 	.word	0x0000413b
    7e4c:	31330c00 	.word	0x31330c00
    7e50:	3c010000 	.word	0x3c010000
    7e54:	00000069 	.word	0x00000069
    7e58:	00002913 	.word	0x00002913
    7e5c:	0030b30c 	.word	0x0030b30c
    7e60:	0c3d0100 	.word	0x0c3d0100
    7e64:	3c000001 	.word	0x3c000001
    7e68:	0d000029 	.word	0x0d000029
    7e6c:	3e010064 	.word	0x3e010064
    7e70:	00000048 	.word	0x00000048
    7e74:	06005501 	.word	0x06005501
    7e78:	00006904 	.word	0x00006904
    7e7c:	09a10000 	.word	0x09a10000
    7e80:	00020000 	.word	0x00020000
    7e84:	00001b76 	.word	0x00001b76
    7e88:	00080104 	.word	0x00080104
    7e8c:	3a010000 	.word	0x3a010000
    7e90:	bb000031 	.word	0xbb000031
    7e94:	0000002a 	.word	0x0000002a
    7e98:	00000000 	.word	0x00000000
    7e9c:	b7000000 	.word	0xb7000000
    7ea0:	0200001b 	.word	0x0200001b
    7ea4:	6e690504 	.word	0x6e690504
    7ea8:	04030074 	.word	0x04030074
    7eac:	002b3107 	.word	0x002b3107
    7eb0:	06010300 	.word	0x06010300
    7eb4:	0000012c 	.word	0x0000012c
    7eb8:	2a080103 	.word	0x2a080103
    7ebc:	03000001 	.word	0x03000001
    7ec0:	003d0502 	.word	0x003d0502
    7ec4:	02030000 	.word	0x02030000
    7ec8:	0001bf07 	.word	0x0001bf07
    7ecc:	05080300 	.word	0x05080300
    7ed0:	00002aad 	.word	0x00002aad
    7ed4:	27070803 	.word	0x27070803
    7ed8:	0400002b 	.word	0x0400002b
    7edc:	00002d89 	.word	0x00002d89
    7ee0:	00250702 	.word	0x00250702
    7ee4:	04030000 	.word	0x04030000
    7ee8:	002ab205 	.word	0x002ab205
    7eec:	2e380400 	.word	0x2e380400
    7ef0:	2c030000 	.word	0x2c030000
    7ef4:	00000068 	.word	0x00000068
    7ef8:	002d3105 	.word	0x002d3105
    7efc:	01630400 	.word	0x01630400
    7f00:	0000002c 	.word	0x0000002c
    7f04:	47030406 	.word	0x47030406
    7f08:	000000a5 	.word	0x000000a5
    7f0c:	002d2b07 	.word	0x002d2b07
    7f10:	7a480300 	.word	0x7a480300
    7f14:	07000000 	.word	0x07000000
    7f18:	00002cdd 	.word	0x00002cdd
    7f1c:	00a54903 	.word	0x00a54903
    7f20:	08000000 	.word	0x08000000
    7f24:	0000003a 	.word	0x0000003a
    7f28:	000000b5 	.word	0x000000b5
    7f2c:	0000b509 	.word	0x0000b509
    7f30:	0a000300 	.word	0x0a000300
    7f34:	080b0704 	.word	0x080b0704
    7f38:	00dd4403 	.word	0x00dd4403
    7f3c:	220c0000 	.word	0x220c0000
    7f40:	0300002e 	.word	0x0300002e
    7f44:	00002545 	.word	0x00002545
    7f48:	00230200 	.word	0x00230200
    7f4c:	002e2a0c 	.word	0x002e2a0c
    7f50:	864a0300 	.word	0x864a0300
    7f54:	02000000 	.word	0x02000000
    7f58:	04000423 	.word	0x04000423
    7f5c:	00002dbe 	.word	0x00002dbe
    7f60:	00b84b03 	.word	0x00b84b03
    7f64:	af040000 	.word	0xaf040000
    7f68:	0300002c 	.word	0x0300002c
    7f6c:	00005d4f 	.word	0x00005d4f
    7f70:	04040d00 	.word	0x04040d00
    7f74:	00002e6b 	.word	0x00002e6b
    7f78:	01001505 	.word	0x01001505
    7f7c:	04030000 	.word	0x04030000
    7f80:	002b2c07 	.word	0x002b2c07
    7f84:	2cc00e00 	.word	0x2cc00e00
    7f88:	05180000 	.word	0x05180000
    7f8c:	0001662d 	.word	0x0001662d
    7f90:	2dd60c00 	.word	0x2dd60c00
    7f94:	2e050000 	.word	0x2e050000
    7f98:	00000166 	.word	0x00000166
    7f9c:	0f002302 	.word	0x0f002302
    7fa0:	05006b5f 	.word	0x05006b5f
    7fa4:	0000252f 	.word	0x0000252f
    7fa8:	04230200 	.word	0x04230200
    7fac:	002e0d0c 	.word	0x002e0d0c
    7fb0:	252f0500 	.word	0x252f0500
    7fb4:	02000000 	.word	0x02000000
    7fb8:	a90c0823 	.word	0xa90c0823
    7fbc:	0500002c 	.word	0x0500002c
    7fc0:	0000252f 	.word	0x0000252f
    7fc4:	0c230200 	.word	0x0c230200
    7fc8:	002eb70c 	.word	0x002eb70c
    7fcc:	252f0500 	.word	0x252f0500
    7fd0:	02000000 	.word	0x02000000
    7fd4:	5f0f1023 	.word	0x5f0f1023
    7fd8:	30050078 	.word	0x30050078
    7fdc:	0000016c 	.word	0x0000016c
    7fe0:	00142302 	.word	0x00142302
    7fe4:	01070410 	.word	0x01070410
    7fe8:	f5080000 	.word	0xf5080000
    7fec:	7c000000 	.word	0x7c000000
    7ff0:	09000001 	.word	0x09000001
    7ff4:	000000b5 	.word	0x000000b5
    7ff8:	d80e0000 	.word	0xd80e0000
    7ffc:	2400002c 	.word	0x2400002c
    8000:	02073505 	.word	0x02073505
    8004:	0c0c0000 	.word	0x0c0c0000
    8008:	0500002c 	.word	0x0500002c
    800c:	00002536 	.word	0x00002536
    8010:	00230200 	.word	0x00230200
    8014:	002e470c 	.word	0x002e470c
    8018:	25370500 	.word	0x25370500
    801c:	02000000 	.word	0x02000000
    8020:	210c0423 	.word	0x210c0423
    8024:	0500002c 	.word	0x0500002c
    8028:	00002538 	.word	0x00002538
    802c:	08230200 	.word	0x08230200
    8030:	002f300c 	.word	0x002f300c
    8034:	25390500 	.word	0x25390500
    8038:	02000000 	.word	0x02000000
    803c:	5c0c0c23 	.word	0x5c0c0c23
    8040:	0500002d 	.word	0x0500002d
    8044:	0000253a 	.word	0x0000253a
    8048:	10230200 	.word	0x10230200
    804c:	002d4b0c 	.word	0x002d4b0c
    8050:	253b0500 	.word	0x253b0500
    8054:	02000000 	.word	0x02000000
    8058:	bc0c1423 	.word	0xbc0c1423
    805c:	0500002e 	.word	0x0500002e
    8060:	0000253c 	.word	0x0000253c
    8064:	18230200 	.word	0x18230200
    8068:	002da00c 	.word	0x002da00c
    806c:	253d0500 	.word	0x253d0500
    8070:	02000000 	.word	0x02000000
    8074:	f70c1c23 	.word	0xf70c1c23
    8078:	0500002e 	.word	0x0500002e
    807c:	0000253e 	.word	0x0000253e
    8080:	20230200 	.word	0x20230200
    8084:	2c301100 	.word	0x2c301100
    8088:	01080000 	.word	0x01080000
    808c:	02504705 	.word	0x02504705
    8090:	9c0c0000 	.word	0x9c0c0000
    8094:	0500002c 	.word	0x0500002c
    8098:	00025048 	.word	0x00025048
    809c:	00230200 	.word	0x00230200
    80a0:	002b6e0c 	.word	0x002b6e0c
    80a4:	50490500 	.word	0x50490500
    80a8:	03000002 	.word	0x03000002
    80ac:	0c018023 	.word	0x0c018023
    80b0:	00002e5d 	.word	0x00002e5d
    80b4:	00f54b05 	.word	0x00f54b05
    80b8:	23030000 	.word	0x23030000
    80bc:	550c0280 	.word	0x550c0280
    80c0:	0500002c 	.word	0x0500002c
    80c4:	0000f54e 	.word	0x0000f54e
    80c8:	84230300 	.word	0x84230300
    80cc:	f3080002 	.word	0xf3080002
    80d0:	60000000 	.word	0x60000000
    80d4:	09000002 	.word	0x09000002
    80d8:	000000b5 	.word	0x000000b5
    80dc:	6611001f 	.word	0x6611001f
    80e0:	9000002b 	.word	0x9000002b
    80e4:	a7590501 	.word	0xa7590501
    80e8:	0c000002 	.word	0x0c000002
    80ec:	00002dd6 	.word	0x00002dd6
    80f0:	02a75a05 	.word	0x02a75a05
    80f4:	23020000 	.word	0x23020000
    80f8:	2dee0c00 	.word	0x2dee0c00
    80fc:	5b050000 	.word	0x5b050000
    8100:	00000025 	.word	0x00000025
    8104:	0c042302 	.word	0x0c042302
    8108:	00002ca4 	.word	0x00002ca4
    810c:	02ad5d05 	.word	0x02ad5d05
    8110:	23020000 	.word	0x23020000
    8114:	2c300c08 	.word	0x2c300c08
    8118:	5e050000 	.word	0x5e050000
    811c:	00000207 	.word	0x00000207
    8120:	01882303 	.word	0x01882303
    8124:	60041000 	.word	0x60041000
    8128:	08000002 	.word	0x08000002
    812c:	000002bf 	.word	0x000002bf
    8130:	000002bd 	.word	0x000002bd
    8134:	0000b509 	.word	0x0000b509
    8138:	12001f00 	.word	0x12001f00
    813c:	bd041001 	.word	0xbd041001
    8140:	0e000002 	.word	0x0e000002
    8144:	00002daa 	.word	0x00002daa
    8148:	ee690508 	.word	0xee690508
    814c:	0c000002 	.word	0x0c000002
    8150:	00002c1b 	.word	0x00002c1b
    8154:	02ee6a05 	.word	0x02ee6a05
    8158:	23020000 	.word	0x23020000
    815c:	2bad0c00 	.word	0x2bad0c00
    8160:	6b050000 	.word	0x6b050000
    8164:	00000025 	.word	0x00000025
    8168:	00042302 	.word	0x00042302
    816c:	003a0410 	.word	0x003a0410
    8170:	c90e0000 	.word	0xc90e0000
    8174:	5c00002d 	.word	0x5c00002d
    8178:	0432a905 	.word	0x0432a905
    817c:	5f0f0000 	.word	0x5f0f0000
    8180:	aa050070 	.word	0xaa050070
    8184:	000002ee 	.word	0x000002ee
    8188:	0f002302 	.word	0x0f002302
    818c:	0500725f 	.word	0x0500725f
    8190:	000025ab 	.word	0x000025ab
    8194:	04230200 	.word	0x04230200
    8198:	00775f0f 	.word	0x00775f0f
    819c:	0025ac05 	.word	0x0025ac05
    81a0:	23020000 	.word	0x23020000
    81a4:	2c4e0c08 	.word	0x2c4e0c08
    81a8:	ad050000 	.word	0xad050000
    81ac:	00000041 	.word	0x00000041
    81b0:	0c0c2302 	.word	0x0c0c2302
    81b4:	00002cf4 	.word	0x00002cf4
    81b8:	0041ae05 	.word	0x0041ae05
    81bc:	23020000 	.word	0x23020000
    81c0:	625f0f0e 	.word	0x625f0f0e
    81c4:	af050066 	.word	0xaf050066
    81c8:	000002c5 	.word	0x000002c5
    81cc:	0c102302 	.word	0x0c102302
    81d0:	00002be6 	.word	0x00002be6
    81d4:	0025b005 	.word	0x0025b005
    81d8:	23020000 	.word	0x23020000
    81dc:	2c3e0c18 	.word	0x2c3e0c18
    81e0:	b7050000 	.word	0xb7050000
    81e4:	000000f3 	.word	0x000000f3
    81e8:	0c1c2302 	.word	0x0c1c2302
    81ec:	00002cc8 	.word	0x00002cc8
    81f0:	05c1b905 	.word	0x05c1b905
    81f4:	23020000 	.word	0x23020000
    81f8:	2d440c20 	.word	0x2d440c20
    81fc:	bb050000 	.word	0xbb050000
    8200:	000005f1 	.word	0x000005f1
    8204:	0c242302 	.word	0x0c242302
    8208:	00002e32 	.word	0x00002e32
    820c:	0616bd05 	.word	0x0616bd05
    8210:	23020000 	.word	0x23020000
    8214:	2f110c28 	.word	0x2f110c28
    8218:	be050000 	.word	0xbe050000
    821c:	00000631 	.word	0x00000631
    8220:	0f2c2302 	.word	0x0f2c2302
    8224:	0062755f 	.word	0x0062755f
    8228:	02c5c105 	.word	0x02c5c105
    822c:	23020000 	.word	0x23020000
    8230:	755f0f30 	.word	0x755f0f30
    8234:	c2050070 	.word	0xc2050070
    8238:	000002ee 	.word	0x000002ee
    823c:	0f382302 	.word	0x0f382302
    8240:	0072755f 	.word	0x0072755f
    8244:	0025c305 	.word	0x0025c305
    8248:	23020000 	.word	0x23020000
    824c:	2c150c3c 	.word	0x2c150c3c
    8250:	c6050000 	.word	0xc6050000
    8254:	00000637 	.word	0x00000637
    8258:	0c402302 	.word	0x0c402302
    825c:	00002ee9 	.word	0x00002ee9
    8260:	0647c705 	.word	0x0647c705
    8264:	23020000 	.word	0x23020000
    8268:	6c5f0f43 	.word	0x6c5f0f43
    826c:	ca050062 	.word	0xca050062
    8270:	000002c5 	.word	0x000002c5
    8274:	0c442302 	.word	0x0c442302
    8278:	00002c64 	.word	0x00002c64
    827c:	0025cd05 	.word	0x0025cd05
    8280:	23020000 	.word	0x23020000
    8284:	2c750c4c 	.word	0x2c750c4c
    8288:	ce050000 	.word	0xce050000
    828c:	00000025 	.word	0x00000025
    8290:	0c502302 	.word	0x0c502302
    8294:	00002f40 	.word	0x00002f40
    8298:	0451d105 	.word	0x0451d105
    829c:	23020000 	.word	0x23020000
    82a0:	2d380c54 	.word	0x2d380c54
    82a4:	d5050000 	.word	0xd5050000
    82a8:	000000e8 	.word	0x000000e8
    82ac:	00582302 	.word	0x00582302
    82b0:	00250113 	.word	0x00250113
    82b4:	04510000 	.word	0x04510000
    82b8:	51140000 	.word	0x51140000
    82bc:	14000004 	.word	0x14000004
    82c0:	000000f3 	.word	0x000000f3
    82c4:	0005b414 	.word	0x0005b414
    82c8:	00251400 	.word	0x00251400
    82cc:	10000000 	.word	0x10000000
    82d0:	00045704 	.word	0x00045704
    82d4:	2e151100 	.word	0x2e151100
    82d8:	04000000 	.word	0x04000000
    82dc:	05b42505 	.word	0x05b42505
    82e0:	40150000 	.word	0x40150000
    82e4:	0500002e 	.word	0x0500002e
    82e8:	00250241 	.word	0x00250241
    82ec:	23020000 	.word	0x23020000
    82f0:	2c5d1500 	.word	0x2c5d1500
    82f4:	46050000 	.word	0x46050000
    82f8:	0006a402 	.word	0x0006a402
    82fc:	04230200 	.word	0x04230200
    8300:	002ce415 	.word	0x002ce415
    8304:	02460500 	.word	0x02460500
    8308:	000006a4 	.word	0x000006a4
    830c:	15082302 	.word	0x15082302
    8310:	00002cb8 	.word	0x00002cb8
    8314:	a4024605 	.word	0xa4024605
    8318:	02000006 	.word	0x02000006
    831c:	e9150c23 	.word	0xe9150c23
    8320:	0500002d 	.word	0x0500002d
    8324:	00250248 	.word	0x00250248
    8328:	23020000 	.word	0x23020000
    832c:	2bbb1510 	.word	0x2bbb1510
    8330:	49050000 	.word	0x49050000
    8334:	0008af02 	.word	0x0008af02
    8338:	14230200 	.word	0x14230200
    833c:	002e9315 	.word	0x002e9315
    8340:	024b0500 	.word	0x024b0500
    8344:	00000025 	.word	0x00000025
    8348:	15302302 	.word	0x15302302
    834c:	00002df3 	.word	0x00002df3
    8350:	e6024c05 	.word	0xe6024c05
    8354:	02000005 	.word	0x02000005
    8358:	65153423 	.word	0x65153423
    835c:	0500002d 	.word	0x0500002d
    8360:	0025024e 	.word	0x0025024e
    8364:	23020000 	.word	0x23020000
    8368:	2e031538 	.word	0x2e031538
    836c:	50050000 	.word	0x50050000
    8370:	0008cb02 	.word	0x0008cb02
    8374:	3c230200 	.word	0x3c230200
    8378:	002d2315 	.word	0x002d2315
    837c:	02530500 	.word	0x02530500
    8380:	00000166 	.word	0x00000166
    8384:	15402302 	.word	0x15402302
    8388:	00002cce 	.word	0x00002cce
    838c:	25025405 	.word	0x25025405
    8390:	02000000 	.word	0x02000000
    8394:	2b154423 	.word	0x2b154423
    8398:	0500002f 	.word	0x0500002f
    839c:	01660255 	.word	0x01660255
    83a0:	23020000 	.word	0x23020000
    83a4:	2d7f1548 	.word	0x2d7f1548
    83a8:	56050000 	.word	0x56050000
    83ac:	0008d102 	.word	0x0008d102
    83b0:	4c230200 	.word	0x4c230200
    83b4:	002cec15 	.word	0x002cec15
    83b8:	02590500 	.word	0x02590500
    83bc:	00000025 	.word	0x00000025
    83c0:	15502302 	.word	0x15502302
    83c4:	00002c6d 	.word	0x00002c6d
    83c8:	b4025a05 	.word	0xb4025a05
    83cc:	02000005 	.word	0x02000005
    83d0:	9b155423 	.word	0x9b155423
    83d4:	0500002d 	.word	0x0500002d
    83d8:	088d027c 	.word	0x088d027c
    83dc:	23020000 	.word	0x23020000
    83e0:	2b661558 	.word	0x2b661558
    83e4:	7f050000 	.word	0x7f050000
    83e8:	0002a702 	.word	0x0002a702
    83ec:	c8230300 	.word	0xc8230300
    83f0:	2d011502 	.word	0x2d011502
    83f4:	80050000 	.word	0x80050000
    83f8:	00026002 	.word	0x00026002
    83fc:	cc230300 	.word	0xcc230300
    8400:	2edf1502 	.word	0x2edf1502
    8404:	83050000 	.word	0x83050000
    8408:	0008e302 	.word	0x0008e302
    840c:	dc230300 	.word	0xdc230300
    8410:	2c461505 	.word	0x2c461505
    8414:	88050000 	.word	0x88050000
    8418:	00066302 	.word	0x00066302
    841c:	e0230300 	.word	0xe0230300
    8420:	2c2b1505 	.word	0x2c2b1505
    8424:	89050000 	.word	0x89050000
    8428:	0008ef02 	.word	0x0008ef02
    842c:	ec230300 	.word	0xec230300
    8430:	04100005 	.word	0x04100005
    8434:	000005ba 	.word	0x000005ba
    8438:	33080103 	.word	0x33080103
    843c:	10000001 	.word	0x10000001
    8440:	00043204 	.word	0x00043204
    8444:	25011300 	.word	0x25011300
    8448:	e6000000 	.word	0xe6000000
    844c:	14000005 	.word	0x14000005
    8450:	00000451 	.word	0x00000451
    8454:	0000f314 	.word	0x0000f314
    8458:	05e61400 	.word	0x05e61400
    845c:	25140000 	.word	0x25140000
    8460:	00000000 	.word	0x00000000
    8464:	05ec0410 	.word	0x05ec0410
    8468:	ba160000 	.word	0xba160000
    846c:	10000005 	.word	0x10000005
    8470:	0005c704 	.word	0x0005c704
    8474:	6f011300 	.word	0x6f011300
    8478:	16000000 	.word	0x16000000
    847c:	14000006 	.word	0x14000006
    8480:	00000451 	.word	0x00000451
    8484:	0000f314 	.word	0x0000f314
    8488:	006f1400 	.word	0x006f1400
    848c:	25140000 	.word	0x25140000
    8490:	00000000 	.word	0x00000000
    8494:	05f70410 	.word	0x05f70410
    8498:	01130000 	.word	0x01130000
    849c:	00000025 	.word	0x00000025
    84a0:	00000631 	.word	0x00000631
    84a4:	00045114 	.word	0x00045114
    84a8:	00f31400 	.word	0x00f31400
    84ac:	10000000 	.word	0x10000000
    84b0:	00061c04 	.word	0x00061c04
    84b4:	003a0800 	.word	0x003a0800
    84b8:	06470000 	.word	0x06470000
    84bc:	b5090000 	.word	0xb5090000
    84c0:	02000000 	.word	0x02000000
    84c4:	003a0800 	.word	0x003a0800
    84c8:	06570000 	.word	0x06570000
    84cc:	b5090000 	.word	0xb5090000
    84d0:	00000000 	.word	0x00000000
    84d4:	2db70500 	.word	0x2db70500
    84d8:	0e050000 	.word	0x0e050000
    84dc:	0002f401 	.word	0x0002f401
    84e0:	2ec61700 	.word	0x2ec61700
    84e4:	050c0000 	.word	0x050c0000
    84e8:	069e0113 	.word	0x069e0113
    84ec:	d6150000 	.word	0xd6150000
    84f0:	0500002d 	.word	0x0500002d
    84f4:	069e0114 	.word	0x069e0114
    84f8:	23020000 	.word	0x23020000
    84fc:	2cfa1500 	.word	0x2cfa1500
    8500:	15050000 	.word	0x15050000
    8504:	00002501 	.word	0x00002501
    8508:	04230200 	.word	0x04230200
    850c:	002db115 	.word	0x002db115
    8510:	01160500 	.word	0x01160500
    8514:	000006a4 	.word	0x000006a4
    8518:	00082302 	.word	0x00082302
    851c:	06630410 	.word	0x06630410
    8520:	04100000 	.word	0x04100000
    8524:	00000657 	.word	0x00000657
    8528:	002bb317 	.word	0x002bb317
    852c:	2e050e00 	.word	0x2e050e00
    8530:	0006e501 	.word	0x0006e501
    8534:	2e1c1500 	.word	0x2e1c1500
    8538:	2f050000 	.word	0x2f050000
    853c:	0006e501 	.word	0x0006e501
    8540:	00230200 	.word	0x00230200
    8544:	002d3e15 	.word	0x002d3e15
    8548:	01300500 	.word	0x01300500
    854c:	000006e5 	.word	0x000006e5
    8550:	15062302 	.word	0x15062302
    8554:	00002e66 	.word	0x00002e66
    8558:	48013105 	.word	0x48013105
    855c:	02000000 	.word	0x02000000
    8560:	08000c23 	.word	0x08000c23
    8564:	00000048 	.word	0x00000048
    8568:	000006f5 	.word	0x000006f5
    856c:	0000b509 	.word	0x0000b509
    8570:	18000200 	.word	0x18000200
    8574:	025f05d0 	.word	0x025f05d0
    8578:	00000815 	.word	0x00000815
    857c:	002eaa15 	.word	0x002eaa15
    8580:	02600500 	.word	0x02600500
    8584:	0000002c 	.word	0x0000002c
    8588:	15002302 	.word	0x15002302
    858c:	00002e50 	.word	0x00002e50
    8590:	b4026105 	.word	0xb4026105
    8594:	02000005 	.word	0x02000005
    8598:	16150423 	.word	0x16150423
    859c:	0500002d 	.word	0x0500002d
    85a0:	08150262 	.word	0x08150262
    85a4:	23020000 	.word	0x23020000
    85a8:	2f021508 	.word	0x2f021508
    85ac:	63050000 	.word	0x63050000
    85b0:	00017c02 	.word	0x00017c02
    85b4:	24230200 	.word	0x24230200
    85b8:	002d7015 	.word	0x002d7015
    85bc:	02640500 	.word	0x02640500
    85c0:	00000025 	.word	0x00000025
    85c4:	15482302 	.word	0x15482302
    85c8:	00002dd1 	.word	0x00002dd1
    85cc:	56026505 	.word	0x56026505
    85d0:	02000000 	.word	0x02000000
    85d4:	18155023 	.word	0x18155023
    85d8:	0500002f 	.word	0x0500002f
    85dc:	06aa0266 	.word	0x06aa0266
    85e0:	23020000 	.word	0x23020000
    85e4:	2ddc1558 	.word	0x2ddc1558
    85e8:	67050000 	.word	0x67050000
    85ec:	0000dd02 	.word	0x0000dd02
    85f0:	68230200 	.word	0x68230200
    85f4:	002f1d15 	.word	0x002f1d15
    85f8:	02680500 	.word	0x02680500
    85fc:	000000dd 	.word	0x000000dd
    8600:	15702302 	.word	0x15702302
    8604:	00002bfe 	.word	0x00002bfe
    8608:	dd026905 	.word	0xdd026905
    860c:	02000000 	.word	0x02000000
    8610:	d5157823 	.word	0xd5157823
    8614:	0500002e 	.word	0x0500002e
    8618:	0825026a 	.word	0x0825026a
    861c:	23030000 	.word	0x23030000
    8620:	0a150180 	.word	0x0a150180
    8624:	0500002d 	.word	0x0500002d
    8628:	0835026b 	.word	0x0835026b
    862c:	23030000 	.word	0x23030000
    8630:	73150188 	.word	0x73150188
    8634:	0500002e 	.word	0x0500002e
    8638:	0025026c 	.word	0x0025026c
    863c:	23030000 	.word	0x23030000
    8640:	8e1501a0 	.word	0x8e1501a0
    8644:	0500002c 	.word	0x0500002c
    8648:	00dd026d 	.word	0x00dd026d
    864c:	23030000 	.word	0x23030000
    8650:	ef1501a4 	.word	0xef1501a4
    8654:	0500002b 	.word	0x0500002b
    8658:	00dd026e 	.word	0x00dd026e
    865c:	23030000 	.word	0x23030000
    8660:	7d1501ac 	.word	0x7d1501ac
    8664:	0500002c 	.word	0x0500002c
    8668:	00dd026f 	.word	0x00dd026f
    866c:	23030000 	.word	0x23030000
    8670:	c61501b4 	.word	0xc61501b4
    8674:	0500002b 	.word	0x0500002b
    8678:	00dd0270 	.word	0x00dd0270
    867c:	23030000 	.word	0x23030000
    8680:	d51501bc 	.word	0xd51501bc
    8684:	0500002b 	.word	0x0500002b
    8688:	00dd0271 	.word	0x00dd0271
    868c:	23030000 	.word	0x23030000
    8690:	080001c4 	.word	0x080001c4
    8694:	000005ba 	.word	0x000005ba
    8698:	00000825 	.word	0x00000825
    869c:	0000b509 	.word	0x0000b509
    86a0:	08001900 	.word	0x08001900
    86a4:	000005ba 	.word	0x000005ba
    86a8:	00000835 	.word	0x00000835
    86ac:	0000b509 	.word	0x0000b509
    86b0:	08000700 	.word	0x08000700
    86b4:	000005ba 	.word	0x000005ba
    86b8:	00000845 	.word	0x00000845
    86bc:	0000b509 	.word	0x0000b509
    86c0:	18001700 	.word	0x18001700
    86c4:	027705f0 	.word	0x027705f0
    86c8:	0000086d 	.word	0x0000086d
    86cc:	002d5515 	.word	0x002d5515
    86d0:	02790500 	.word	0x02790500
    86d4:	0000086d 	.word	0x0000086d
    86d8:	15002302 	.word	0x15002302
    86dc:	00002ecc 	.word	0x00002ecc
    86e0:	7d027a05 	.word	0x7d027a05
    86e4:	02000008 	.word	0x02000008
    86e8:	08007823 	.word	0x08007823
    86ec:	000002ee 	.word	0x000002ee
    86f0:	0000087d 	.word	0x0000087d
    86f4:	0000b509 	.word	0x0000b509
    86f8:	08001d00 	.word	0x08001d00
    86fc:	0000002c 	.word	0x0000002c
    8700:	0000088d 	.word	0x0000088d
    8704:	0000b509 	.word	0x0000b509
    8708:	19001d00 	.word	0x19001d00
    870c:	025d05f0 	.word	0x025d05f0
    8710:	000008af 	.word	0x000008af
    8714:	002e151a 	.word	0x002e151a
    8718:	02720500 	.word	0x02720500
    871c:	000006f5 	.word	0x000006f5
    8720:	002eef1a 	.word	0x002eef1a
    8724:	027b0500 	.word	0x027b0500
    8728:	00000845 	.word	0x00000845
    872c:	05ba0800 	.word	0x05ba0800
    8730:	08bf0000 	.word	0x08bf0000
    8734:	b5090000 	.word	0xb5090000
    8738:	18000000 	.word	0x18000000
    873c:	cb011b00 	.word	0xcb011b00
    8740:	14000008 	.word	0x14000008
    8744:	00000451 	.word	0x00000451
    8748:	bf041000 	.word	0xbf041000
    874c:	10000008 	.word	0x10000008
    8750:	00016604 	.word	0x00016604
    8754:	e3011b00 	.word	0xe3011b00
    8758:	14000008 	.word	0x14000008
    875c:	00000025 	.word	0x00000025
    8760:	e9041000 	.word	0xe9041000
    8764:	10000008 	.word	0x10000008
    8768:	0008d704 	.word	0x0008d704
    876c:	06570800 	.word	0x06570800
    8770:	08ff0000 	.word	0x08ff0000
    8774:	b5090000 	.word	0xb5090000
    8778:	02000000 	.word	0x02000000
    877c:	2b531c00 	.word	0x2b531c00
    8780:	06010000 	.word	0x06010000
    8784:	00091e06 	.word	0x00091e06
    8788:	2b621d00 	.word	0x2b621d00
    878c:	1d000000 	.word	0x1d000000
    8790:	00002b47 	.word	0x00002b47
    8794:	2b3e1d01 	.word	0x2b3e1d01
    8798:	00020000 	.word	0x00020000
    879c:	3176011e 	.word	0x3176011e
    87a0:	17010000 	.word	0x17010000
    87a4:	00002501 	.word	0x00002501
	...
    87b0:	00297000 	.word	0x00297000
    87b4:	00098b00 	.word	0x00098b00
    87b8:	31711f00 	.word	0x31711f00
    87bc:	11010000 	.word	0x11010000
    87c0:	00000025 	.word	0x00000025
    87c4:	0000298f 	.word	0x0000298f
    87c8:	006e6620 	.word	0x006e6620
    87cc:	02bf1101 	.word	0x02bf1101
    87d0:	29ad0000 	.word	0x29ad0000
    87d4:	61200000 	.word	0x61200000
    87d8:	01006772 	.word	0x01006772
    87dc:	0000f311 	.word	0x0000f311
    87e0:	0029cb00 	.word	0x0029cb00
    87e4:	00642000 	.word	0x00642000
    87e8:	00f31101 	.word	0x00f31101
    87ec:	29e90000 	.word	0x29e90000
    87f0:	39210000 	.word	0x39210000
    87f4:	0100002c 	.word	0x0100002c
    87f8:	00098b18 	.word	0x00098b18
    87fc:	00702200 	.word	0x00702200
    8800:	02a71901 	.word	0x02a71901
    8804:	5c010000 	.word	0x5c010000
    8808:	07041000 	.word	0x07041000
    880c:	23000002 	.word	0x23000002
    8810:	00002e80 	.word	0x00002e80
    8814:	9f032805 	.word	0x9f032805
    8818:	01000009 	.word	0x01000009
    881c:	04511601 	.word	0x04511601
    8820:	ae000000 	.word	0xae000000
    8824:	02000009 	.word	0x02000009
    8828:	001d3200 	.word	0x001d3200
    882c:	08010400 	.word	0x08010400
    8830:	01000000 	.word	0x01000000
    8834:	0000319b 	.word	0x0000319b
    8838:	00002abb 	.word	0x00002abb
	...
    8844:	00001cde 	.word	0x00001cde
    8848:	31070402 	.word	0x31070402
    884c:	0200002b 	.word	0x0200002b
    8850:	012c0601 	.word	0x012c0601
    8854:	01020000 	.word	0x01020000
    8858:	00012a08 	.word	0x00012a08
    885c:	05020200 	.word	0x05020200
    8860:	0000003d 	.word	0x0000003d
    8864:	bf070202 	.word	0xbf070202
    8868:	03000001 	.word	0x03000001
    886c:	6e690504 	.word	0x6e690504
    8870:	08020074 	.word	0x08020074
    8874:	002aad05 	.word	0x002aad05
    8878:	07080200 	.word	0x07080200
    887c:	00002b27 	.word	0x00002b27
    8880:	002d8904 	.word	0x002d8904
    8884:	48070200 	.word	0x48070200
    8888:	02000000 	.word	0x02000000
    888c:	2ab20504 	.word	0x2ab20504
    8890:	38040000 	.word	0x38040000
    8894:	0300002e 	.word	0x0300002e
    8898:	0000682c 	.word	0x0000682c
    889c:	2d310500 	.word	0x2d310500
    88a0:	63040000 	.word	0x63040000
    88a4:	00002501 	.word	0x00002501
    88a8:	03040600 	.word	0x03040600
    88ac:	0000a547 	.word	0x0000a547
    88b0:	2d2b0700 	.word	0x2d2b0700
    88b4:	48030000 	.word	0x48030000
    88b8:	0000007a 	.word	0x0000007a
    88bc:	002cdd07 	.word	0x002cdd07
    88c0:	a5490300 	.word	0xa5490300
    88c4:	00000000 	.word	0x00000000
    88c8:	00003308 	.word	0x00003308
    88cc:	0000b500 	.word	0x0000b500
    88d0:	00b50900 	.word	0x00b50900
    88d4:	00030000 	.word	0x00030000
    88d8:	0b07040a 	.word	0x0b07040a
    88dc:	dd440308 	.word	0xdd440308
    88e0:	0c000000 	.word	0x0c000000
    88e4:	00002e22 	.word	0x00002e22
    88e8:	00484503 	.word	0x00484503
    88ec:	23020000 	.word	0x23020000
    88f0:	2e2a0c00 	.word	0x2e2a0c00
    88f4:	4a030000 	.word	0x4a030000
    88f8:	00000086 	.word	0x00000086
    88fc:	00042302 	.word	0x00042302
    8900:	002dbe04 	.word	0x002dbe04
    8904:	b84b0300 	.word	0xb84b0300
    8908:	04000000 	.word	0x04000000
    890c:	00002caf 	.word	0x00002caf
    8910:	005d4f03 	.word	0x005d4f03
    8914:	040d0000 	.word	0x040d0000
    8918:	002e6b04 	.word	0x002e6b04
    891c:	00150500 	.word	0x00150500
    8920:	02000001 	.word	0x02000001
    8924:	2b2c0704 	.word	0x2b2c0704
    8928:	c00e0000 	.word	0xc00e0000
    892c:	1800002c 	.word	0x1800002c
    8930:	01662d05 	.word	0x01662d05
    8934:	d60c0000 	.word	0xd60c0000
    8938:	0500002d 	.word	0x0500002d
    893c:	0001662e 	.word	0x0001662e
    8940:	00230200 	.word	0x00230200
    8944:	006b5f0f 	.word	0x006b5f0f
    8948:	00482f05 	.word	0x00482f05
    894c:	23020000 	.word	0x23020000
    8950:	2e0d0c04 	.word	0x2e0d0c04
    8954:	2f050000 	.word	0x2f050000
    8958:	00000048 	.word	0x00000048
    895c:	0c082302 	.word	0x0c082302
    8960:	00002ca9 	.word	0x00002ca9
    8964:	00482f05 	.word	0x00482f05
    8968:	23020000 	.word	0x23020000
    896c:	2eb70c0c 	.word	0x2eb70c0c
    8970:	2f050000 	.word	0x2f050000
    8974:	00000048 	.word	0x00000048
    8978:	0f102302 	.word	0x0f102302
    897c:	0500785f 	.word	0x0500785f
    8980:	00016c30 	.word	0x00016c30
    8984:	14230200 	.word	0x14230200
    8988:	07041000 	.word	0x07041000
    898c:	08000001 	.word	0x08000001
    8990:	000000f5 	.word	0x000000f5
    8994:	0000017c 	.word	0x0000017c
    8998:	0000b509 	.word	0x0000b509
    899c:	0e000000 	.word	0x0e000000
    89a0:	00002cd8 	.word	0x00002cd8
    89a4:	07350524 	.word	0x07350524
    89a8:	0c000002 	.word	0x0c000002
    89ac:	00002c0c 	.word	0x00002c0c
    89b0:	00483605 	.word	0x00483605
    89b4:	23020000 	.word	0x23020000
    89b8:	2e470c00 	.word	0x2e470c00
    89bc:	37050000 	.word	0x37050000
    89c0:	00000048 	.word	0x00000048
    89c4:	0c042302 	.word	0x0c042302
    89c8:	00002c21 	.word	0x00002c21
    89cc:	00483805 	.word	0x00483805
    89d0:	23020000 	.word	0x23020000
    89d4:	2f300c08 	.word	0x2f300c08
    89d8:	39050000 	.word	0x39050000
    89dc:	00000048 	.word	0x00000048
    89e0:	0c0c2302 	.word	0x0c0c2302
    89e4:	00002d5c 	.word	0x00002d5c
    89e8:	00483a05 	.word	0x00483a05
    89ec:	23020000 	.word	0x23020000
    89f0:	2d4b0c10 	.word	0x2d4b0c10
    89f4:	3b050000 	.word	0x3b050000
    89f8:	00000048 	.word	0x00000048
    89fc:	0c142302 	.word	0x0c142302
    8a00:	00002ebc 	.word	0x00002ebc
    8a04:	00483c05 	.word	0x00483c05
    8a08:	23020000 	.word	0x23020000
    8a0c:	2da00c18 	.word	0x2da00c18
    8a10:	3d050000 	.word	0x3d050000
    8a14:	00000048 	.word	0x00000048
    8a18:	0c1c2302 	.word	0x0c1c2302
    8a1c:	00002ef7 	.word	0x00002ef7
    8a20:	00483e05 	.word	0x00483e05
    8a24:	23020000 	.word	0x23020000
    8a28:	30110020 	.word	0x30110020
    8a2c:	0800002c 	.word	0x0800002c
    8a30:	50470501 	.word	0x50470501
    8a34:	0c000002 	.word	0x0c000002
    8a38:	00002c9c 	.word	0x00002c9c
    8a3c:	02504805 	.word	0x02504805
    8a40:	23020000 	.word	0x23020000
    8a44:	2b6e0c00 	.word	0x2b6e0c00
    8a48:	49050000 	.word	0x49050000
    8a4c:	00000250 	.word	0x00000250
    8a50:	01802303 	.word	0x01802303
    8a54:	002e5d0c 	.word	0x002e5d0c
    8a58:	f54b0500 	.word	0xf54b0500
    8a5c:	03000000 	.word	0x03000000
    8a60:	0c028023 	.word	0x0c028023
    8a64:	00002c55 	.word	0x00002c55
    8a68:	00f54e05 	.word	0x00f54e05
    8a6c:	23030000 	.word	0x23030000
    8a70:	08000284 	.word	0x08000284
    8a74:	000000f3 	.word	0x000000f3
    8a78:	00000260 	.word	0x00000260
    8a7c:	0000b509 	.word	0x0000b509
    8a80:	11001f00 	.word	0x11001f00
    8a84:	00002b66 	.word	0x00002b66
    8a88:	59050190 	.word	0x59050190
    8a8c:	000002a7 	.word	0x000002a7
    8a90:	002dd60c 	.word	0x002dd60c
    8a94:	a75a0500 	.word	0xa75a0500
    8a98:	02000002 	.word	0x02000002
    8a9c:	ee0c0023 	.word	0xee0c0023
    8aa0:	0500002d 	.word	0x0500002d
    8aa4:	0000485b 	.word	0x0000485b
    8aa8:	04230200 	.word	0x04230200
    8aac:	002ca40c 	.word	0x002ca40c
    8ab0:	ad5d0500 	.word	0xad5d0500
    8ab4:	02000002 	.word	0x02000002
    8ab8:	300c0823 	.word	0x300c0823
    8abc:	0500002c 	.word	0x0500002c
    8ac0:	0002075e 	.word	0x0002075e
    8ac4:	88230300 	.word	0x88230300
    8ac8:	04100001 	.word	0x04100001
    8acc:	00000260 	.word	0x00000260
    8ad0:	0002bf08 	.word	0x0002bf08
    8ad4:	0002bd00 	.word	0x0002bd00
    8ad8:	00b50900 	.word	0x00b50900
    8adc:	001f0000 	.word	0x001f0000
    8ae0:	04100112 	.word	0x04100112
    8ae4:	000002bd 	.word	0x000002bd
    8ae8:	002daa0e 	.word	0x002daa0e
    8aec:	69050800 	.word	0x69050800
    8af0:	000002ee 	.word	0x000002ee
    8af4:	002c1b0c 	.word	0x002c1b0c
    8af8:	ee6a0500 	.word	0xee6a0500
    8afc:	02000002 	.word	0x02000002
    8b00:	ad0c0023 	.word	0xad0c0023
    8b04:	0500002b 	.word	0x0500002b
    8b08:	0000486b 	.word	0x0000486b
    8b0c:	04230200 	.word	0x04230200
    8b10:	33041000 	.word	0x33041000
    8b14:	0e000000 	.word	0x0e000000
    8b18:	00002dc9 	.word	0x00002dc9
    8b1c:	32a9055c 	.word	0x32a9055c
    8b20:	0f000004 	.word	0x0f000004
    8b24:	0500705f 	.word	0x0500705f
    8b28:	0002eeaa 	.word	0x0002eeaa
    8b2c:	00230200 	.word	0x00230200
    8b30:	00725f0f 	.word	0x00725f0f
    8b34:	0048ab05 	.word	0x0048ab05
    8b38:	23020000 	.word	0x23020000
    8b3c:	775f0f04 	.word	0x775f0f04
    8b40:	48ac0500 	.word	0x48ac0500
    8b44:	02000000 	.word	0x02000000
    8b48:	4e0c0823 	.word	0x4e0c0823
    8b4c:	0500002c 	.word	0x0500002c
    8b50:	00003aad 	.word	0x00003aad
    8b54:	0c230200 	.word	0x0c230200
    8b58:	002cf40c 	.word	0x002cf40c
    8b5c:	3aae0500 	.word	0x3aae0500
    8b60:	02000000 	.word	0x02000000
    8b64:	5f0f0e23 	.word	0x5f0f0e23
    8b68:	05006662 	.word	0x05006662
    8b6c:	0002c5af 	.word	0x0002c5af
    8b70:	10230200 	.word	0x10230200
    8b74:	002be60c 	.word	0x002be60c
    8b78:	48b00500 	.word	0x48b00500
    8b7c:	02000000 	.word	0x02000000
    8b80:	3e0c1823 	.word	0x3e0c1823
    8b84:	0500002c 	.word	0x0500002c
    8b88:	0000f3b7 	.word	0x0000f3b7
    8b8c:	1c230200 	.word	0x1c230200
    8b90:	002cc80c 	.word	0x002cc80c
    8b94:	c1b90500 	.word	0xc1b90500
    8b98:	02000005 	.word	0x02000005
    8b9c:	440c2023 	.word	0x440c2023
    8ba0:	0500002d 	.word	0x0500002d
    8ba4:	0005f1bb 	.word	0x0005f1bb
    8ba8:	24230200 	.word	0x24230200
    8bac:	002e320c 	.word	0x002e320c
    8bb0:	16bd0500 	.word	0x16bd0500
    8bb4:	02000006 	.word	0x02000006
    8bb8:	110c2823 	.word	0x110c2823
    8bbc:	0500002f 	.word	0x0500002f
    8bc0:	000631be 	.word	0x000631be
    8bc4:	2c230200 	.word	0x2c230200
    8bc8:	62755f0f 	.word	0x62755f0f
    8bcc:	c5c10500 	.word	0xc5c10500
    8bd0:	02000002 	.word	0x02000002
    8bd4:	5f0f3023 	.word	0x5f0f3023
    8bd8:	05007075 	.word	0x05007075
    8bdc:	0002eec2 	.word	0x0002eec2
    8be0:	38230200 	.word	0x38230200
    8be4:	72755f0f 	.word	0x72755f0f
    8be8:	48c30500 	.word	0x48c30500
    8bec:	02000000 	.word	0x02000000
    8bf0:	150c3c23 	.word	0x150c3c23
    8bf4:	0500002c 	.word	0x0500002c
    8bf8:	000637c6 	.word	0x000637c6
    8bfc:	40230200 	.word	0x40230200
    8c00:	002ee90c 	.word	0x002ee90c
    8c04:	47c70500 	.word	0x47c70500
    8c08:	02000006 	.word	0x02000006
    8c0c:	5f0f4323 	.word	0x5f0f4323
    8c10:	0500626c 	.word	0x0500626c
    8c14:	0002c5ca 	.word	0x0002c5ca
    8c18:	44230200 	.word	0x44230200
    8c1c:	002c640c 	.word	0x002c640c
    8c20:	48cd0500 	.word	0x48cd0500
    8c24:	02000000 	.word	0x02000000
    8c28:	750c4c23 	.word	0x750c4c23
    8c2c:	0500002c 	.word	0x0500002c
    8c30:	000048ce 	.word	0x000048ce
    8c34:	50230200 	.word	0x50230200
    8c38:	002f400c 	.word	0x002f400c
    8c3c:	51d10500 	.word	0x51d10500
    8c40:	02000004 	.word	0x02000004
    8c44:	380c5423 	.word	0x380c5423
    8c48:	0500002d 	.word	0x0500002d
    8c4c:	0000e8d5 	.word	0x0000e8d5
    8c50:	58230200 	.word	0x58230200
    8c54:	48011300 	.word	0x48011300
    8c58:	51000000 	.word	0x51000000
    8c5c:	14000004 	.word	0x14000004
    8c60:	00000451 	.word	0x00000451
    8c64:	0000f314 	.word	0x0000f314
    8c68:	05b41400 	.word	0x05b41400
    8c6c:	48140000 	.word	0x48140000
    8c70:	00000000 	.word	0x00000000
    8c74:	04570410 	.word	0x04570410
    8c78:	15110000 	.word	0x15110000
    8c7c:	0000002e 	.word	0x0000002e
    8c80:	b4250504 	.word	0xb4250504
    8c84:	15000005 	.word	0x15000005
    8c88:	00002e40 	.word	0x00002e40
    8c8c:	48024105 	.word	0x48024105
    8c90:	02000000 	.word	0x02000000
    8c94:	5d150023 	.word	0x5d150023
    8c98:	0500002c 	.word	0x0500002c
    8c9c:	06a40246 	.word	0x06a40246
    8ca0:	23020000 	.word	0x23020000
    8ca4:	2ce41504 	.word	0x2ce41504
    8ca8:	46050000 	.word	0x46050000
    8cac:	0006a402 	.word	0x0006a402
    8cb0:	08230200 	.word	0x08230200
    8cb4:	002cb815 	.word	0x002cb815
    8cb8:	02460500 	.word	0x02460500
    8cbc:	000006a4 	.word	0x000006a4
    8cc0:	150c2302 	.word	0x150c2302
    8cc4:	00002de9 	.word	0x00002de9
    8cc8:	48024805 	.word	0x48024805
    8ccc:	02000000 	.word	0x02000000
    8cd0:	bb151023 	.word	0xbb151023
    8cd4:	0500002b 	.word	0x0500002b
    8cd8:	08af0249 	.word	0x08af0249
    8cdc:	23020000 	.word	0x23020000
    8ce0:	2e931514 	.word	0x2e931514
    8ce4:	4b050000 	.word	0x4b050000
    8ce8:	00004802 	.word	0x00004802
    8cec:	30230200 	.word	0x30230200
    8cf0:	002df315 	.word	0x002df315
    8cf4:	024c0500 	.word	0x024c0500
    8cf8:	000005e6 	.word	0x000005e6
    8cfc:	15342302 	.word	0x15342302
    8d00:	00002d65 	.word	0x00002d65
    8d04:	48024e05 	.word	0x48024e05
    8d08:	02000000 	.word	0x02000000
    8d0c:	03153823 	.word	0x03153823
    8d10:	0500002e 	.word	0x0500002e
    8d14:	08cb0250 	.word	0x08cb0250
    8d18:	23020000 	.word	0x23020000
    8d1c:	2d23153c 	.word	0x2d23153c
    8d20:	53050000 	.word	0x53050000
    8d24:	00016602 	.word	0x00016602
    8d28:	40230200 	.word	0x40230200
    8d2c:	002cce15 	.word	0x002cce15
    8d30:	02540500 	.word	0x02540500
    8d34:	00000048 	.word	0x00000048
    8d38:	15442302 	.word	0x15442302
    8d3c:	00002f2b 	.word	0x00002f2b
    8d40:	66025505 	.word	0x66025505
    8d44:	02000001 	.word	0x02000001
    8d48:	7f154823 	.word	0x7f154823
    8d4c:	0500002d 	.word	0x0500002d
    8d50:	08d10256 	.word	0x08d10256
    8d54:	23020000 	.word	0x23020000
    8d58:	2cec154c 	.word	0x2cec154c
    8d5c:	59050000 	.word	0x59050000
    8d60:	00004802 	.word	0x00004802
    8d64:	50230200 	.word	0x50230200
    8d68:	002c6d15 	.word	0x002c6d15
    8d6c:	025a0500 	.word	0x025a0500
    8d70:	000005b4 	.word	0x000005b4
    8d74:	15542302 	.word	0x15542302
    8d78:	00002d9b 	.word	0x00002d9b
    8d7c:	8d027c05 	.word	0x8d027c05
    8d80:	02000008 	.word	0x02000008
    8d84:	66155823 	.word	0x66155823
    8d88:	0500002b 	.word	0x0500002b
    8d8c:	02a7027f 	.word	0x02a7027f
    8d90:	23030000 	.word	0x23030000
    8d94:	011502c8 	.word	0x011502c8
    8d98:	0500002d 	.word	0x0500002d
    8d9c:	02600280 	.word	0x02600280
    8da0:	23030000 	.word	0x23030000
    8da4:	df1502cc 	.word	0xdf1502cc
    8da8:	0500002e 	.word	0x0500002e
    8dac:	08e30283 	.word	0x08e30283
    8db0:	23030000 	.word	0x23030000
    8db4:	461505dc 	.word	0x461505dc
    8db8:	0500002c 	.word	0x0500002c
    8dbc:	06630288 	.word	0x06630288
    8dc0:	23030000 	.word	0x23030000
    8dc4:	2b1505e0 	.word	0x2b1505e0
    8dc8:	0500002c 	.word	0x0500002c
    8dcc:	08ef0289 	.word	0x08ef0289
    8dd0:	23030000 	.word	0x23030000
    8dd4:	100005ec 	.word	0x100005ec
    8dd8:	0005ba04 	.word	0x0005ba04
    8ddc:	08010200 	.word	0x08010200
    8de0:	00000133 	.word	0x00000133
    8de4:	04320410 	.word	0x04320410
    8de8:	01130000 	.word	0x01130000
    8dec:	00000048 	.word	0x00000048
    8df0:	000005e6 	.word	0x000005e6
    8df4:	00045114 	.word	0x00045114
    8df8:	00f31400 	.word	0x00f31400
    8dfc:	e6140000 	.word	0xe6140000
    8e00:	14000005 	.word	0x14000005
    8e04:	00000048 	.word	0x00000048
    8e08:	ec041000 	.word	0xec041000
    8e0c:	16000005 	.word	0x16000005
    8e10:	000005ba 	.word	0x000005ba
    8e14:	05c70410 	.word	0x05c70410
    8e18:	01130000 	.word	0x01130000
    8e1c:	0000006f 	.word	0x0000006f
    8e20:	00000616 	.word	0x00000616
    8e24:	00045114 	.word	0x00045114
    8e28:	00f31400 	.word	0x00f31400
    8e2c:	6f140000 	.word	0x6f140000
    8e30:	14000000 	.word	0x14000000
    8e34:	00000048 	.word	0x00000048
    8e38:	f7041000 	.word	0xf7041000
    8e3c:	13000005 	.word	0x13000005
    8e40:	00004801 	.word	0x00004801
    8e44:	00063100 	.word	0x00063100
    8e48:	04511400 	.word	0x04511400
    8e4c:	f3140000 	.word	0xf3140000
    8e50:	00000000 	.word	0x00000000
    8e54:	061c0410 	.word	0x061c0410
    8e58:	33080000 	.word	0x33080000
    8e5c:	47000000 	.word	0x47000000
    8e60:	09000006 	.word	0x09000006
    8e64:	000000b5 	.word	0x000000b5
    8e68:	33080002 	.word	0x33080002
    8e6c:	57000000 	.word	0x57000000
    8e70:	09000006 	.word	0x09000006
    8e74:	000000b5 	.word	0x000000b5
    8e78:	b7050000 	.word	0xb7050000
    8e7c:	0500002d 	.word	0x0500002d
    8e80:	02f4010e 	.word	0x02f4010e
    8e84:	c6170000 	.word	0xc6170000
    8e88:	0c00002e 	.word	0x0c00002e
    8e8c:	9e011305 	.word	0x9e011305
    8e90:	15000006 	.word	0x15000006
    8e94:	00002dd6 	.word	0x00002dd6
    8e98:	9e011405 	.word	0x9e011405
    8e9c:	02000006 	.word	0x02000006
    8ea0:	fa150023 	.word	0xfa150023
    8ea4:	0500002c 	.word	0x0500002c
    8ea8:	00480115 	.word	0x00480115
    8eac:	23020000 	.word	0x23020000
    8eb0:	2db11504 	.word	0x2db11504
    8eb4:	16050000 	.word	0x16050000
    8eb8:	0006a401 	.word	0x0006a401
    8ebc:	08230200 	.word	0x08230200
    8ec0:	63041000 	.word	0x63041000
    8ec4:	10000006 	.word	0x10000006
    8ec8:	00065704 	.word	0x00065704
    8ecc:	2bb31700 	.word	0x2bb31700
    8ed0:	050e0000 	.word	0x050e0000
    8ed4:	06e5012e 	.word	0x06e5012e
    8ed8:	1c150000 	.word	0x1c150000
    8edc:	0500002e 	.word	0x0500002e
    8ee0:	06e5012f 	.word	0x06e5012f
    8ee4:	23020000 	.word	0x23020000
    8ee8:	2d3e1500 	.word	0x2d3e1500
    8eec:	30050000 	.word	0x30050000
    8ef0:	0006e501 	.word	0x0006e501
    8ef4:	06230200 	.word	0x06230200
    8ef8:	002e6615 	.word	0x002e6615
    8efc:	01310500 	.word	0x01310500
    8f00:	00000041 	.word	0x00000041
    8f04:	000c2302 	.word	0x000c2302
    8f08:	00004108 	.word	0x00004108
    8f0c:	0006f500 	.word	0x0006f500
    8f10:	00b50900 	.word	0x00b50900
    8f14:	00020000 	.word	0x00020000
    8f18:	5f05d018 	.word	0x5f05d018
    8f1c:	00081502 	.word	0x00081502
    8f20:	2eaa1500 	.word	0x2eaa1500
    8f24:	60050000 	.word	0x60050000
    8f28:	00002502 	.word	0x00002502
    8f2c:	00230200 	.word	0x00230200
    8f30:	002e5015 	.word	0x002e5015
    8f34:	02610500 	.word	0x02610500
    8f38:	000005b4 	.word	0x000005b4
    8f3c:	15042302 	.word	0x15042302
    8f40:	00002d16 	.word	0x00002d16
    8f44:	15026205 	.word	0x15026205
    8f48:	02000008 	.word	0x02000008
    8f4c:	02150823 	.word	0x02150823
    8f50:	0500002f 	.word	0x0500002f
    8f54:	017c0263 	.word	0x017c0263
    8f58:	23020000 	.word	0x23020000
    8f5c:	2d701524 	.word	0x2d701524
    8f60:	64050000 	.word	0x64050000
    8f64:	00004802 	.word	0x00004802
    8f68:	48230200 	.word	0x48230200
    8f6c:	002dd115 	.word	0x002dd115
    8f70:	02650500 	.word	0x02650500
    8f74:	00000056 	.word	0x00000056
    8f78:	15502302 	.word	0x15502302
    8f7c:	00002f18 	.word	0x00002f18
    8f80:	aa026605 	.word	0xaa026605
    8f84:	02000006 	.word	0x02000006
    8f88:	dc155823 	.word	0xdc155823
    8f8c:	0500002d 	.word	0x0500002d
    8f90:	00dd0267 	.word	0x00dd0267
    8f94:	23020000 	.word	0x23020000
    8f98:	2f1d1568 	.word	0x2f1d1568
    8f9c:	68050000 	.word	0x68050000
    8fa0:	0000dd02 	.word	0x0000dd02
    8fa4:	70230200 	.word	0x70230200
    8fa8:	002bfe15 	.word	0x002bfe15
    8fac:	02690500 	.word	0x02690500
    8fb0:	000000dd 	.word	0x000000dd
    8fb4:	15782302 	.word	0x15782302
    8fb8:	00002ed5 	.word	0x00002ed5
    8fbc:	25026a05 	.word	0x25026a05
    8fc0:	03000008 	.word	0x03000008
    8fc4:	15018023 	.word	0x15018023
    8fc8:	00002d0a 	.word	0x00002d0a
    8fcc:	35026b05 	.word	0x35026b05
    8fd0:	03000008 	.word	0x03000008
    8fd4:	15018823 	.word	0x15018823
    8fd8:	00002e73 	.word	0x00002e73
    8fdc:	48026c05 	.word	0x48026c05
    8fe0:	03000000 	.word	0x03000000
    8fe4:	1501a023 	.word	0x1501a023
    8fe8:	00002c8e 	.word	0x00002c8e
    8fec:	dd026d05 	.word	0xdd026d05
    8ff0:	03000000 	.word	0x03000000
    8ff4:	1501a423 	.word	0x1501a423
    8ff8:	00002bef 	.word	0x00002bef
    8ffc:	dd026e05 	.word	0xdd026e05
    9000:	03000000 	.word	0x03000000
    9004:	1501ac23 	.word	0x1501ac23
    9008:	00002c7d 	.word	0x00002c7d
    900c:	dd026f05 	.word	0xdd026f05
    9010:	03000000 	.word	0x03000000
    9014:	1501b423 	.word	0x1501b423
    9018:	00002bc6 	.word	0x00002bc6
    901c:	dd027005 	.word	0xdd027005
    9020:	03000000 	.word	0x03000000
    9024:	1501bc23 	.word	0x1501bc23
    9028:	00002bd5 	.word	0x00002bd5
    902c:	dd027105 	.word	0xdd027105
    9030:	03000000 	.word	0x03000000
    9034:	0001c423 	.word	0x0001c423
    9038:	0005ba08 	.word	0x0005ba08
    903c:	00082500 	.word	0x00082500
    9040:	00b50900 	.word	0x00b50900
    9044:	00190000 	.word	0x00190000
    9048:	0005ba08 	.word	0x0005ba08
    904c:	00083500 	.word	0x00083500
    9050:	00b50900 	.word	0x00b50900
    9054:	00070000 	.word	0x00070000
    9058:	0005ba08 	.word	0x0005ba08
    905c:	00084500 	.word	0x00084500
    9060:	00b50900 	.word	0x00b50900
    9064:	00170000 	.word	0x00170000
    9068:	7705f018 	.word	0x7705f018
    906c:	00086d02 	.word	0x00086d02
    9070:	2d551500 	.word	0x2d551500
    9074:	79050000 	.word	0x79050000
    9078:	00086d02 	.word	0x00086d02
    907c:	00230200 	.word	0x00230200
    9080:	002ecc15 	.word	0x002ecc15
    9084:	027a0500 	.word	0x027a0500
    9088:	0000087d 	.word	0x0000087d
    908c:	00782302 	.word	0x00782302
    9090:	0002ee08 	.word	0x0002ee08
    9094:	00087d00 	.word	0x00087d00
    9098:	00b50900 	.word	0x00b50900
    909c:	001d0000 	.word	0x001d0000
    90a0:	00002508 	.word	0x00002508
    90a4:	00088d00 	.word	0x00088d00
    90a8:	00b50900 	.word	0x00b50900
    90ac:	001d0000 	.word	0x001d0000
    90b0:	5d05f019 	.word	0x5d05f019
    90b4:	0008af02 	.word	0x0008af02
    90b8:	2e151a00 	.word	0x2e151a00
    90bc:	72050000 	.word	0x72050000
    90c0:	0006f502 	.word	0x0006f502
    90c4:	2eef1a00 	.word	0x2eef1a00
    90c8:	7b050000 	.word	0x7b050000
    90cc:	00084502 	.word	0x00084502
    90d0:	ba080000 	.word	0xba080000
    90d4:	bf000005 	.word	0xbf000005
    90d8:	09000008 	.word	0x09000008
    90dc:	000000b5 	.word	0x000000b5
    90e0:	011b0018 	.word	0x011b0018
    90e4:	000008cb 	.word	0x000008cb
    90e8:	00045114 	.word	0x00045114
    90ec:	04100000 	.word	0x04100000
    90f0:	000008bf 	.word	0x000008bf
    90f4:	01660410 	.word	0x01660410
    90f8:	011b0000 	.word	0x011b0000
    90fc:	000008e3 	.word	0x000008e3
    9100:	00004814 	.word	0x00004814
    9104:	04100000 	.word	0x04100000
    9108:	000008e9 	.word	0x000008e9
    910c:	08d70410 	.word	0x08d70410
    9110:	57080000 	.word	0x57080000
    9114:	ff000006 	.word	0xff000006
    9118:	09000008 	.word	0x09000008
    911c:	000000b5 	.word	0x000000b5
    9120:	011c0002 	.word	0x011c0002
    9124:	0000318a 	.word	0x0000318a
    9128:	00011201 	.word	0x00011201
    912c:	00000000 	.word	0x00000000
    9130:	07000000 	.word	0x07000000
    9134:	9200002a 	.word	0x9200002a
    9138:	1d000009 	.word	0x1d000009
    913c:	00002ea5 	.word	0x00002ea5
    9140:	00481001 	.word	0x00481001
    9144:	2a320000 	.word	0x2a320000
    9148:	641e0000 	.word	0x641e0000
    914c:	f3100100 	.word	0xf3100100
    9150:	81000000 	.word	0x81000000
    9154:	1f00002a 	.word	0x1f00002a
    9158:	13010070 	.word	0x13010070
    915c:	000002a7 	.word	0x000002a7
    9160:	d7205601 	.word	0xd7205601
    9164:	01000031 	.word	0x01000031
    9168:	00099214 	.word	0x00099214
    916c:	2c392000 	.word	0x2c392000
    9170:	15010000 	.word	0x15010000
    9174:	00000998 	.word	0x00000998
    9178:	01006e1f 	.word	0x01006e1f
    917c:	00004816 	.word	0x00004816
    9180:	21550100 	.word	0x21550100
    9184:	17010069 	.word	0x17010069
    9188:	00000048 	.word	0x00000048
    918c:	006e6622 	.word	0x006e6622
    9190:	02bf1801 	.word	0x02bf1801
    9194:	2a9f0000 	.word	0x2a9f0000
    9198:	dd230000 	.word	0xdd230000
    919c:	01000031 	.word	0x01000031
    91a0:	02082449 	.word	0x02082449
    91a4:	691f0000 	.word	0x691f0000
    91a8:	0100646e 	.word	0x0100646e
    91ac:	00004827 	.word	0x00004827
    91b0:	00580100 	.word	0x00580100
    91b4:	a7041000 	.word	0xa7041000
    91b8:	10000002 	.word	0x10000002
    91bc:	00020704 	.word	0x00020704
    91c0:	2e802500 	.word	0x2e802500
    91c4:	28050000 	.word	0x28050000
    91c8:	0009ac03 	.word	0x0009ac03
    91cc:	16010100 	.word	0x16010100
    91d0:	00000451 	.word	0x00000451
    91d4:	00004900 	.word	0x00004900
    91d8:	02000200 	.word	0x02000200
    91dc:	0400001f 	.word	0x0400001f
    91e0:	001dfd01 	.word	0x001dfd01
    91e4:	00022800 	.word	0x00022800
    91e8:	74726300 	.word	0x74726300
    91ec:	73612e6e 	.word	0x73612e6e
    91f0:	3a63006d 	.word	0x3a63006d
    91f4:	6e69775c 	.word	0x6e69775c
    91f8:	736d7261 	.word	0x736d7261
    91fc:	6975625c 	.word	0x6975625c
    9200:	675c646c 	.word	0x675c646c
    9204:	622d6363 	.word	0x622d6363
    9208:	646c6975 	.word	0x646c6975
    920c:	6363675c 	.word	0x6363675c
    9210:	554e4700 	.word	0x554e4700
    9214:	20534120 	.word	0x20534120
    9218:	38312e32 	.word	0x38312e32
    921c:	0030352e 	.word	0x0030352e
    9220:	Address 0x00009220 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	10001101 	andne	r1, r0, r1, lsl #2
       4:	03065506 	movweq	r5, #25862	; 0x6506
       8:	25081b08 	strcs	r1, [r8, #-2824]
       c:	00051308 	andeq	r1, r5, r8, lsl #6
      10:	11010000 	tstne	r1, r0
      14:	11061000 	tstne	r6, r0
      18:	03011201 	movweq	r1, #4609	; 0x1201
      1c:	25081b08 	strcs	r1, [r8, #-2824]
      20:	00051308 	andeq	r1, r5, r8, lsl #6
      24:	11010000 	tstne	r1, r0
      28:	130e2501 	movwne	r2, #58625	; 0xe501
      2c:	1b0e030b 	blne	380c60 <__Stack_Size+0x380860>
      30:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
      34:	00061001 	andeq	r1, r6, r1
      38:	00240200 	eoreq	r0, r4, r0, lsl #4
      3c:	0b3e0b0b 	bleq	f82c70 <__Stack_Size+0xf82870>
      40:	00000e03 	andeq	r0, r0, r3, lsl #28
      44:	03001603 	movweq	r1, #1539	; 0x603
      48:	3b0b3a08 	blcc	2ce870 <__Stack_Size+0x2ce470>
      4c:	0013490b 	andseq	r4, r3, fp, lsl #18
      50:	00350400 	eorseq	r0, r5, r0, lsl #8
      54:	00001349 	andeq	r1, r0, r9, asr #6
      58:	0b010405 	bleq	41074 <__Stack_Size+0x40c74>
      5c:	3b0b3a0b 	blcc	2ce890 <__Stack_Size+0x2ce490>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	00280600 	eoreq	r0, r8, r0, lsl #12
      68:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
      6c:	28070000 	stmdacs	r7, {}
      70:	1c080300 	stcne	3, cr0, [r8], {0}
      74:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      78:	0b0b0024 	bleq	2c0110 <__Stack_Size+0x2bfd10>
      7c:	00000b3e 	andeq	r0, r0, lr, lsr fp
      80:	0b011309 	bleq	44cac <__Stack_Size+0x448ac>
      84:	3b0b3a0b 	blcc	2ce8b8 <__Stack_Size+0x2ce4b8>
      88:	00130105 	andseq	r0, r3, r5, lsl #2
      8c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      90:	0b3a0803 	bleq	e820a4 <__Stack_Size+0xe81ca4>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	00000a38 	andeq	r0, r0, r8, lsr sl
      9c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      a0:	3b0b3a0e 	blcc	2ce8e0 <__Stack_Size+0x2ce4e0>
      a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      a8:	0c00000a 	stceq	0, cr0, [r0], {10}
      ac:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      b0:	0b3a0e03 	bleq	e838c4 <__Stack_Size+0xe834c4>
      b4:	0c270b3b 	stceq	11, cr0, [r7], #-236
      b8:	01120111 	tsteq	r2, r1, lsl r1
      bc:	00000a40 	andeq	r0, r0, r0, asr #20
      c0:	3f002e0d 	svccc	0x00002e0d
      c4:	3a0e030c 	bcc	380cfc <__Stack_Size+0x3808fc>
      c8:	110b3b0b 	tstne	fp, fp, lsl #22
      cc:	40011201 	andmi	r1, r1, r1, lsl #4
      d0:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
      d4:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      d8:	0b3a0e03 	bleq	e838ec <__Stack_Size+0xe834ec>
      dc:	0c270b3b 	stceq	11, cr0, [r7], #-236
      e0:	01111349 	tsteq	r1, r9, asr #6
      e4:	06400112 	undefined
      e8:	240f0000 	strcs	r0, [pc], #0	; f0 <_Minimum_Stack_Size-0x10>
      ec:	3e0b0b00 	fmacdcc	d0, d11, d0
      f0:	0008030b 	andeq	r0, r8, fp, lsl #6
      f4:	00341000 	eorseq	r1, r4, r0
      f8:	0b3a0e03 	bleq	e8390c <__Stack_Size+0xe8350c>
      fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     100:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
     104:	01110000 	tsteq	r1, r0
     108:	01134901 	tsteq	r3, r1, lsl #18
     10c:	12000013 	andne	r0, r0, #19	; 0x13
     110:	13490021 	movtne	r0, #36897	; 0x9021
     114:	00000b2f 	andeq	r0, r0, pc, lsr #22
     118:	03003413 	movweq	r3, #1043	; 0x413
     11c:	3b0b3a0e 	blcc	2ce95c <__Stack_Size+0x2ce55c>
     120:	3f13490b 	svccc	0x0013490b
     124:	000a020c 	andeq	r0, sl, ip, lsl #4
     128:	00341400 	eorseq	r1, r4, r0, lsl #8
     12c:	0b3a0803 	bleq	e82140 <__Stack_Size+0xe81d40>
     130:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     134:	0a020c3f 	beq	83238 <__Stack_Size+0x82e38>
     138:	01000000 	tsteq	r0, r0
     13c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     140:	0e030b13 	vmoveq.32	d3[0], r0
     144:	01110e1b 	tsteq	r1, fp, lsl lr
     148:	06100112 	undefined
     14c:	24020000 	strcs	r0, [r2]
     150:	3e0b0b00 	fmacdcc	d0, d11, d0
     154:	000e030b 	andeq	r0, lr, fp, lsl #6
     158:	00240300 	eoreq	r0, r4, r0, lsl #6
     15c:	0b3e0b0b 	bleq	f82d90 <__Stack_Size+0xf82990>
     160:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     164:	030c3f00 	movweq	r3, #52992	; 0xcf00
     168:	3b0b3a0e 	blcc	2ce9a8 <__Stack_Size+0x2ce5a8>
     16c:	110c270b 	tstne	ip, fp, lsl #14
     170:	40011201 	andmi	r1, r1, r1, lsl #4
     174:	0500000a 	streq	r0, [r0, #-10]
     178:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     17c:	0b3a0e03 	bleq	e83990 <__Stack_Size+0xe83590>
     180:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     184:	01120111 	tsteq	r2, r1, lsl r1
     188:	00000a40 	andeq	r0, r0, r0, asr #20
     18c:	3f002e06 	svccc	0x00002e06
     190:	3a0e030c 	bcc	380dc8 <__Stack_Size+0x3809c8>
     194:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     198:	1201110c 	andne	r1, r1, #3	; 0x3
     19c:	00064001 	andeq	r4, r6, r1
     1a0:	002e0700 	eoreq	r0, lr, r0, lsl #14
     1a4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     1a8:	0b3b0b3a 	bleq	ec2e98 <__Stack_Size+0xec2a98>
     1ac:	01110c27 	tsteq	r1, r7, lsr #24
     1b0:	06400112 	undefined
     1b4:	01000000 	tsteq	r0, r0
     1b8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     1bc:	0e030b13 	vmoveq.32	d3[0], r0
     1c0:	01110e1b 	tsteq	r1, fp, lsl lr
     1c4:	06100112 	undefined
     1c8:	24020000 	strcs	r0, [r2]
     1cc:	3e0b0b00 	fmacdcc	d0, d11, d0
     1d0:	000e030b 	andeq	r0, lr, fp, lsl #6
     1d4:	00160300 	andseq	r0, r6, r0, lsl #6
     1d8:	0b3a0803 	bleq	e821ec <__Stack_Size+0xe81dec>
     1dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1e0:	35040000 	strcc	r0, [r4]
     1e4:	00134900 	andseq	r4, r3, r0, lsl #18
     1e8:	01040500 	tsteq	r4, r0, lsl #10
     1ec:	0b3a0b0b 	bleq	e82e20 <__Stack_Size+0xe82a20>
     1f0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     1f4:	28060000 	stmdacs	r6, {}
     1f8:	1c0e0300 	stcne	3, cr0, [lr], {0}
     1fc:	0700000d 	streq	r0, [r0, -sp]
     200:	08030028 	stmdaeq	r3, {r3, r5}
     204:	00000d1c 	andeq	r0, r0, ip, lsl sp
     208:	03001608 	movweq	r1, #1544	; 0x608
     20c:	3b0b3a0e 	blcc	2cea4c <__Stack_Size+0x2ce64c>
     210:	0013490b 	andseq	r4, r3, fp, lsl #18
     214:	00240900 	eoreq	r0, r4, r0, lsl #18
     218:	0b3e0b0b 	bleq	f82e4c <__Stack_Size+0xf82a4c>
     21c:	130a0000 	movwne	r0, #40960	; 0xa000
     220:	3a0b0b01 	bcc	2c2e2c <__Stack_Size+0x2c2a2c>
     224:	01053b0b 	tsteq	r5, fp, lsl #22
     228:	0b000013 	bleq	27c <_Minimum_Stack_Size+0x17c>
     22c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     230:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     234:	0a381349 	beq	e04f60 <__Stack_Size+0xe04b60>
     238:	0d0c0000 	stceq	0, cr0, [ip]
     23c:	3a0e0300 	bcc	380e44 <__Stack_Size+0x380a44>
     240:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     244:	000a3813 	andeq	r3, sl, r3, lsl r8
     248:	01130d00 	tsteq	r3, r0, lsl #26
     24c:	0b3a0b0b 	bleq	e82e80 <__Stack_Size+0xe82a80>
     250:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     254:	0d0e0000 	stceq	0, cr0, [lr]
     258:	3a0e0300 	bcc	380e60 <__Stack_Size+0x380a60>
     25c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     260:	000a3813 	andeq	r3, sl, r3, lsl r8
     264:	002e0f00 	eoreq	r0, lr, r0, lsl #30
     268:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     26c:	0b3b0b3a 	bleq	ec2f5c <__Stack_Size+0xec2b5c>
     270:	01120111 	tsteq	r2, r1, lsl r1
     274:	00000a40 	andeq	r0, r0, r0, asr #20
     278:	3f002e10 	svccc	0x00002e10
     27c:	3a0e030c 	bcc	380eb4 <__Stack_Size+0x380ab4>
     280:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     284:	1201110c 	andne	r1, r1, #3	; 0x3
     288:	00064001 	andeq	r4, r6, r1
     28c:	012e1100 	teqeq	lr, r0, lsl #2
     290:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     294:	0b3b0b3a 	bleq	ec2f84 <__Stack_Size+0xec2b84>
     298:	01110c27 	tsteq	r1, r7, lsr #24
     29c:	06400112 	undefined
     2a0:	00001301 	andeq	r1, r0, r1, lsl #6
     2a4:	03003412 	movweq	r3, #1042	; 0x412
     2a8:	3b0b3a0e 	blcc	2ceae8 <__Stack_Size+0x2ce6e8>
     2ac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     2b0:	1300000a 	movwne	r0, #10	; 0xa
     2b4:	0c3f012e 	ldfeqs	f0, [pc], #-184
     2b8:	0b3a0e03 	bleq	e83acc <__Stack_Size+0xe836cc>
     2bc:	0c270b3b 	stceq	11, cr0, [r7], #-236
     2c0:	01120111 	tsteq	r2, r1, lsl r1
     2c4:	00000640 	andeq	r0, r0, r0, asr #12
     2c8:	03003414 	movweq	r3, #1044	; 0x414
     2cc:	3b0b3a0e 	blcc	2ceb0c <__Stack_Size+0x2ce70c>
     2d0:	0013490b 	andseq	r4, r3, fp, lsl #18
     2d4:	11010000 	tstne	r1, r0
     2d8:	130e2501 	movwne	r2, #58625	; 0xe501
     2dc:	1b0e030b 	blne	380f10 <__Stack_Size+0x380b10>
     2e0:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     2e4:	00061001 	andeq	r1, r6, r1
     2e8:	00240200 	eoreq	r0, r4, r0, lsl #4
     2ec:	0b3e0b0b 	bleq	f82f20 <__Stack_Size+0xf82b20>
     2f0:	00000e03 	andeq	r0, r0, r3, lsl #28
     2f4:	03001603 	movweq	r1, #1539	; 0x603
     2f8:	3b0b3a08 	blcc	2ceb20 <__Stack_Size+0x2ce720>
     2fc:	0013490b 	andseq	r4, r3, fp, lsl #18
     300:	00350400 	eorseq	r0, r5, r0, lsl #8
     304:	00001349 	andeq	r1, r0, r9, asr #6
     308:	0b010405 	bleq	41324 <__Stack_Size+0x40f24>
     30c:	3b0b3a0b 	blcc	2ceb40 <__Stack_Size+0x2ce740>
     310:	0013010b 	andseq	r0, r3, fp, lsl #2
     314:	00280600 	eoreq	r0, r8, r0, lsl #12
     318:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     31c:	28070000 	stmdacs	r7, {}
     320:	1c080300 	stcne	3, cr0, [r8], {0}
     324:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     328:	0b0b0024 	bleq	2c03c0 <__Stack_Size+0x2bffc0>
     32c:	00000b3e 	andeq	r0, r0, lr, lsr fp
     330:	0b011309 	bleq	44f5c <__Stack_Size+0x44b5c>
     334:	3b0b3a0b 	blcc	2ceb68 <__Stack_Size+0x2ce768>
     338:	00130105 	andseq	r0, r3, r5, lsl #2
     33c:	000d0a00 	andeq	r0, sp, r0, lsl #20
     340:	0b3a0803 	bleq	e82354 <__Stack_Size+0xe81f54>
     344:	1349053b 	movtne	r0, #38203	; 0x953b
     348:	00000a38 	andeq	r0, r0, r8, lsr sl
     34c:	03000d0b 	movweq	r0, #3339	; 0xd0b
     350:	3b0b3a0e 	blcc	2ceb90 <__Stack_Size+0x2ce790>
     354:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     358:	0c00000a 	stceq	0, cr0, [r0], {10}
     35c:	0b0b0113 	bleq	2c07b0 <__Stack_Size+0x2c03b0>
     360:	0b3b0b3a 	bleq	ec3050 <__Stack_Size+0xec2c50>
     364:	00001301 	andeq	r1, r0, r1, lsl #6
     368:	03000d0d 	movweq	r0, #3341	; 0xd0d
     36c:	3b0b3a0e 	blcc	2cebac <__Stack_Size+0x2ce7ac>
     370:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     374:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
     378:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     37c:	0b3b0b3a 	bleq	ec306c <__Stack_Size+0xec2c6c>
     380:	00001349 	andeq	r1, r0, r9, asr #6
     384:	3f002e0f 	svccc	0x00002e0f
     388:	3a0e030c 	bcc	380fc0 <__Stack_Size+0x380bc0>
     38c:	110b3b0b 	tstne	fp, fp, lsl #22
     390:	40011201 	andmi	r1, r1, r1, lsl #4
     394:	10000006 	andne	r0, r0, r6
     398:	0c3f012e 	ldfeqs	f0, [pc], #-184
     39c:	0b3a0e03 	bleq	e83bb0 <__Stack_Size+0xe837b0>
     3a0:	0c270b3b 	stceq	11, cr0, [r7], #-236
     3a4:	01120111 	tsteq	r2, r1, lsl r1
     3a8:	13010640 	movwne	r0, #5696	; 0x1640
     3ac:	05110000 	ldreq	r0, [r1]
     3b0:	3a0e0300 	bcc	380fb8 <__Stack_Size+0x380bb8>
     3b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3b8:	00060213 	andeq	r0, r6, r3, lsl r2
     3bc:	00051200 	andeq	r1, r5, r0, lsl #4
     3c0:	0b3a0803 	bleq	e823d4 <__Stack_Size+0xe81fd4>
     3c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3c8:	00000602 	andeq	r0, r0, r2, lsl #12
     3cc:	03003413 	movweq	r3, #1043	; 0x413
     3d0:	3b0b3a08 	blcc	2cebf8 <__Stack_Size+0x2ce7f8>
     3d4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     3d8:	1400000a 	strne	r0, [r0], #-10
     3dc:	0b0b000f 	bleq	2c0420 <__Stack_Size+0x2c0020>
     3e0:	00001349 	andeq	r1, r0, r9, asr #6
     3e4:	0b002415 	bleq	9440 <__Stack_Size+0x9040>
     3e8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     3ec:	16000008 	strne	r0, [r0], -r8
     3f0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     3f4:	0b3b0b3a 	bleq	ec30e4 <__Stack_Size+0xec2ce4>
     3f8:	0a021349 	beq	85124 <__Stack_Size+0x84d24>
     3fc:	34170000 	ldrcc	r0, [r7]
     400:	3a0e0300 	bcc	381008 <__Stack_Size+0x380c08>
     404:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     408:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     40c:	1800000a 	stmdane	r0, {r1, r3}
     410:	13490101 	movtne	r0, #37121	; 0x9101
     414:	00001301 	andeq	r1, r0, r1, lsl #6
     418:	49002119 	stmdbmi	r0, {r0, r3, r4, r8, sp}
     41c:	000b2f13 	andeq	r2, fp, r3, lsl pc
     420:	11010000 	tstne	r1, r0
     424:	130e2501 	movwne	r2, #58625	; 0xe501
     428:	1b0e030b 	blne	38105c <__Stack_Size+0x380c5c>
     42c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     430:	00061001 	andeq	r1, r6, r1
     434:	00240200 	eoreq	r0, r4, r0, lsl #4
     438:	0b3e0b0b 	bleq	f8306c <__Stack_Size+0xf82c6c>
     43c:	00000e03 	andeq	r0, r0, r3, lsl #28
     440:	03001603 	movweq	r1, #1539	; 0x603
     444:	3b0b3a08 	blcc	2cec6c <__Stack_Size+0x2ce86c>
     448:	0013490b 	andseq	r4, r3, fp, lsl #18
     44c:	00350400 	eorseq	r0, r5, r0, lsl #8
     450:	00001349 	andeq	r1, r0, r9, asr #6
     454:	0b010405 	bleq	41470 <__Stack_Size+0x41070>
     458:	3b0b3a0b 	blcc	2cec8c <__Stack_Size+0x2ce88c>
     45c:	0013010b 	andseq	r0, r3, fp, lsl #2
     460:	00280600 	eoreq	r0, r8, r0, lsl #12
     464:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     468:	28070000 	stmdacs	r7, {}
     46c:	1c080300 	stcne	3, cr0, [r8], {0}
     470:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     474:	0b0b0024 	bleq	2c050c <__Stack_Size+0x2c010c>
     478:	00000b3e 	andeq	r0, r0, lr, lsr fp
     47c:	0b011309 	bleq	450a8 <__Stack_Size+0x44ca8>
     480:	3b0b3a0b 	blcc	2cecb4 <__Stack_Size+0x2ce8b4>
     484:	00130105 	andseq	r0, r3, r5, lsl #2
     488:	000d0a00 	andeq	r0, sp, r0, lsl #20
     48c:	0b3a0803 	bleq	e824a0 <__Stack_Size+0xe820a0>
     490:	1349053b 	movtne	r0, #38203	; 0x953b
     494:	00000a38 	andeq	r0, r0, r8, lsr sl
     498:	03000d0b 	movweq	r0, #3339	; 0xd0b
     49c:	3b0b3a0e 	blcc	2cecdc <__Stack_Size+0x2ce8dc>
     4a0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     4a4:	0c00000a 	stceq	0, cr0, [r0], {10}
     4a8:	0b0b0113 	bleq	2c08fc <__Stack_Size+0x2c04fc>
     4ac:	0b3b0b3a 	bleq	ec319c <__Stack_Size+0xec2d9c>
     4b0:	00001301 	andeq	r1, r0, r1, lsl #6
     4b4:	03000d0d 	movweq	r0, #3341	; 0xd0d
     4b8:	3b0b3a0e 	blcc	2cecf8 <__Stack_Size+0x2ce8f8>
     4bc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     4c0:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
     4c4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     4c8:	0b3b0b3a 	bleq	ec31b8 <__Stack_Size+0xec2db8>
     4cc:	00001349 	andeq	r1, r0, r9, asr #6
     4d0:	3f012e0f 	svccc	0x00012e0f
     4d4:	3a0e030c 	bcc	38110c <__Stack_Size+0x380d0c>
     4d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     4dc:	1201110c 	andne	r1, r1, #3	; 0x3
     4e0:	01064001 	tsteq	r6, r1
     4e4:	10000013 	andne	r0, r0, r3, lsl r0
     4e8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     4ec:	0b3b0b3a 	bleq	ec31dc <__Stack_Size+0xec2ddc>
     4f0:	06021349 	streq	r1, [r2], -r9, asr #6
     4f4:	34110000 	ldrcc	r0, [r1]
     4f8:	3a0e0300 	bcc	381100 <__Stack_Size+0x380d00>
     4fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     500:	000a0213 	andeq	r0, sl, r3, lsl r2
     504:	002e1200 	eoreq	r1, lr, r0, lsl #4
     508:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     50c:	0b3b0b3a 	bleq	ec31fc <__Stack_Size+0xec2dfc>
     510:	01110c27 	tsteq	r1, r7, lsr #24
     514:	06400112 	undefined
     518:	05130000 	ldreq	r0, [r3]
     51c:	3a080300 	bcc	201124 <__Stack_Size+0x200d24>
     520:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     524:	00060213 	andeq	r0, r6, r3, lsl r2
     528:	00341400 	eorseq	r1, r4, r0, lsl #8
     52c:	0b3a0803 	bleq	e82540 <__Stack_Size+0xe82140>
     530:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     534:	00000602 	andeq	r0, r0, r2, lsl #12
     538:	03003415 	movweq	r3, #1045	; 0x415
     53c:	3b0b3a0e 	blcc	2ced7c <__Stack_Size+0x2ce97c>
     540:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     544:	16000006 	strne	r0, [r0], -r6
     548:	13490101 	movtne	r0, #37121	; 0x9101
     54c:	00001301 	andeq	r1, r0, r1, lsl #6
     550:	49002117 	stmdbmi	r0, {r0, r1, r2, r4, r8, sp}
     554:	000b2f13 	andeq	r2, fp, r3, lsl pc
     558:	00341800 	eorseq	r1, r4, r0, lsl #16
     55c:	0b3a0e03 	bleq	e83d70 <__Stack_Size+0xe83970>
     560:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     564:	0a020c3f 	beq	83668 <__Stack_Size+0x83268>
     568:	01000000 	tsteq	r0, r0
     56c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     570:	0e030b13 	vmoveq.32	d3[0], r0
     574:	01110e1b 	tsteq	r1, fp, lsl lr
     578:	06100112 	undefined
     57c:	24020000 	strcs	r0, [r2]
     580:	3e0b0b00 	fmacdcc	d0, d11, d0
     584:	000e030b 	andeq	r0, lr, fp, lsl #6
     588:	00160300 	andseq	r0, r6, r0, lsl #6
     58c:	0b3a0803 	bleq	e825a0 <__Stack_Size+0xe821a0>
     590:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     594:	24040000 	strcs	r0, [r4]
     598:	3e0b0b00 	fmacdcc	d0, d11, d0
     59c:	0500000b 	streq	r0, [r0, #-11]
     5a0:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     5a4:	0b3a0e03 	bleq	e83db8 <__Stack_Size+0xe839b8>
     5a8:	01110b3b 	tsteq	r1, fp, lsr fp
     5ac:	0a400112 	beq	10009fc <__Stack_Size+0x10005fc>
     5b0:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     5b4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     5b8:	3b0b3a0e 	blcc	2cedf8 <__Stack_Size+0x2ce9f8>
     5bc:	110c270b 	tstne	ip, fp, lsl #14
     5c0:	40011201 	andmi	r1, r1, r1, lsl #4
     5c4:	00130106 	andseq	r0, r3, r6, lsl #2
     5c8:	00050700 	andeq	r0, r5, r0, lsl #14
     5cc:	0b3a0e03 	bleq	e83de0 <__Stack_Size+0xe839e0>
     5d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5d4:	00000602 	andeq	r0, r0, r2, lsl #12
     5d8:	03003408 	movweq	r3, #1032	; 0x408
     5dc:	3b0b3a0e 	blcc	2cee1c <__Stack_Size+0x2cea1c>
     5e0:	0013490b 	andseq	r4, r3, fp, lsl #18
     5e4:	00340900 	eorseq	r0, r4, r0, lsl #18
     5e8:	0b3a0e03 	bleq	e83dfc <__Stack_Size+0xe839fc>
     5ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5f0:	00000602 	andeq	r0, r0, r2, lsl #12
     5f4:	0300340a 	movweq	r3, #1034	; 0x40a
     5f8:	3b0b3a0e 	blcc	2cee38 <__Stack_Size+0x2cea38>
     5fc:	3f13490b 	svccc	0x0013490b
     600:	000a020c 	andeq	r0, sl, ip, lsl #4
     604:	11010000 	tstne	r1, r0
     608:	130e2501 	movwne	r2, #58625	; 0xe501
     60c:	1b0e030b 	blne	381240 <__Stack_Size+0x380e40>
     610:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     614:	00061001 	andeq	r1, r6, r1
     618:	00240200 	eoreq	r0, r4, r0, lsl #4
     61c:	0b3e0b0b 	bleq	f83250 <__Stack_Size+0xf82e50>
     620:	00000e03 	andeq	r0, r0, r3, lsl #28
     624:	03001603 	movweq	r1, #1539	; 0x603
     628:	3b0b3a08 	blcc	2cee50 <__Stack_Size+0x2cea50>
     62c:	0013490b 	andseq	r4, r3, fp, lsl #18
     630:	00350400 	eorseq	r0, r5, r0, lsl #8
     634:	00001349 	andeq	r1, r0, r9, asr #6
     638:	0b010405 	bleq	41654 <__Stack_Size+0x41254>
     63c:	3b0b3a0b 	blcc	2cee70 <__Stack_Size+0x2cea70>
     640:	0013010b 	andseq	r0, r3, fp, lsl #2
     644:	00280600 	eoreq	r0, r8, r0, lsl #12
     648:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     64c:	28070000 	stmdacs	r7, {}
     650:	1c080300 	stcne	3, cr0, [r8], {0}
     654:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     658:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     65c:	0b3b0b3a 	bleq	ec334c <__Stack_Size+0xec2f4c>
     660:	00001349 	andeq	r1, r0, r9, asr #6
     664:	0b002409 	bleq	9690 <__Stack_Size+0x9290>
     668:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     66c:	01130a00 	tsteq	r3, r0, lsl #20
     670:	0b3a0b0b 	bleq	e832a4 <__Stack_Size+0xe82ea4>
     674:	1301053b 	movwne	r0, #5435	; 0x153b
     678:	0d0b0000 	stceq	0, cr0, [fp]
     67c:	3a080300 	bcc	201284 <__Stack_Size+0x200e84>
     680:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     684:	000a3813 	andeq	r3, sl, r3, lsl r8
     688:	000d0c00 	andeq	r0, sp, r0, lsl #24
     68c:	0b3a0e03 	bleq	e83ea0 <__Stack_Size+0xe83aa0>
     690:	1349053b 	movtne	r0, #38203	; 0x953b
     694:	00000a38 	andeq	r0, r0, r8, lsr sl
     698:	3f012e0d 	svccc	0x00012e0d
     69c:	3a0e030c 	bcc	3812d4 <__Stack_Size+0x380ed4>
     6a0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     6a4:	2013490c 	andscs	r4, r3, ip, lsl #18
     6a8:	0013010b 	andseq	r0, r3, fp, lsl #2
     6ac:	00340e00 	eorseq	r0, r4, r0, lsl #28
     6b0:	0b3a0e03 	bleq	e83ec4 <__Stack_Size+0xe83ac4>
     6b4:	1349053b 	movtne	r0, #38203	; 0x953b
     6b8:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     6bc:	3a0e0301 	bcc	3812c8 <__Stack_Size+0x380ec8>
     6c0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     6c4:	010b200c 	tsteq	fp, ip
     6c8:	10000013 	andne	r0, r0, r3, lsl r0
     6cc:	08030034 	stmdaeq	r3, {r2, r4, r5}
     6d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     6d4:	00001349 	andeq	r1, r0, r9, asr #6
     6d8:	3f012e11 	svccc	0x00012e11
     6dc:	3a0e030c 	bcc	381314 <__Stack_Size+0x380f14>
     6e0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     6e4:	1201110c 	andne	r1, r1, #3	; 0x3
     6e8:	010a4001 	tsteq	sl, r1
     6ec:	12000013 	andne	r0, r0, #19	; 0x13
     6f0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     6f4:	0b3b0b3a 	bleq	ec33e4 <__Stack_Size+0xec2fe4>
     6f8:	06021349 	streq	r1, [r2], -r9, asr #6
     6fc:	2e130000 	wxorcs	wr0, wr3, wr0
     700:	030c3f00 	movweq	r3, #52992	; 0xcf00
     704:	3b0b3a0e 	blcc	2cef44 <__Stack_Size+0x2ceb44>
     708:	110c270b 	tstne	ip, fp, lsl #14
     70c:	40011201 	andmi	r1, r1, r1, lsl #4
     710:	1400000a 	strne	r0, [r0], #-10
     714:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     718:	0b3a0e03 	bleq	e83f2c <__Stack_Size+0xe83b2c>
     71c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     720:	01111349 	tsteq	r1, r9, asr #6
     724:	0a400112 	beq	1000b74 <__Stack_Size+0x1000774>
     728:	2e150000 	wxorcs	wr0, wr5, wr0
     72c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     730:	3b0b3a0e 	blcc	2cef70 <__Stack_Size+0x2ceb70>
     734:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     738:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     73c:	010a4001 	tsteq	sl, r1
     740:	16000013 	undefined
     744:	0c3f012e 	ldfeqs	f0, [pc], #-184
     748:	0b3a0e03 	bleq	e83f5c <__Stack_Size+0xe83b5c>
     74c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     750:	01120111 	tsteq	r2, r1, lsl r1
     754:	13010a40 	movwne	r0, #6720	; 0x1a40
     758:	05170000 	ldreq	r0, [r7]
     75c:	3a0e0300 	bcc	381364 <__Stack_Size+0x380f64>
     760:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     764:	000a0213 	andeq	r0, sl, r3, lsl r2
     768:	00051800 	andeq	r1, r5, r0, lsl #16
     76c:	0b3a0e03 	bleq	e83f80 <__Stack_Size+0xe83b80>
     770:	1349053b 	movtne	r0, #38203	; 0x953b
     774:	00000602 	andeq	r0, r0, r2, lsl #12
     778:	03003419 	movweq	r3, #1049	; 0x419
     77c:	3b0b3a0e 	blcc	2cefbc <__Stack_Size+0x2cebbc>
     780:	02134905 	andseq	r4, r3, #81920	; 0x14000
     784:	1a000006 	bne	7a4 <__Stack_Size+0x3a4>
     788:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     78c:	01120111 	tsteq	r2, r1, lsl r1
     790:	13010a40 	movwne	r0, #6720	; 0x1a40
     794:	341b0000 	ldrcc	r0, [fp]
     798:	02133100 	andseq	r3, r3, #0	; 0x0
     79c:	1c000006 	stcne	0, cr0, [r0], {6}
     7a0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     7a4:	0b3a0e03 	bleq	e83fb8 <__Stack_Size+0xe83bb8>
     7a8:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     7ac:	01111349 	tsteq	r1, r9, asr #6
     7b0:	06400112 	undefined
     7b4:	00001301 	andeq	r1, r0, r1, lsl #6
     7b8:	31011d1d 	tstcc	r1, sp, lsl sp
     7bc:	58065513 	stmdapl	r6, {r0, r1, r4, r8, sl, ip, lr}
     7c0:	0105590b 	tsteq	r5, fp, lsl #18
     7c4:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     7c8:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
     7cc:	341f0000 	ldrcc	r0, [pc], #0	; 7d4 <__Stack_Size+0x3d4>
     7d0:	00133100 	andseq	r3, r3, r0, lsl #2
     7d4:	011d2000 	tsteq	sp, r0
     7d8:	06551331 	undefined
     7dc:	05590b58 	ldrbeq	r0, [r9, #-2904]
     7e0:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     7e4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     7e8:	3b0b3a0e 	blcc	2cf028 <__Stack_Size+0x2cec28>
     7ec:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     7f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     7f4:	01064001 	tsteq	r6, r1
     7f8:	22000013 	andcs	r0, r0, #19	; 0x13
     7fc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     800:	0b3b0b3a 	bleq	ec34f0 <__Stack_Size+0xec30f0>
     804:	06021349 	streq	r1, [r2], -r9, asr #6
     808:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
     80c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     810:	3b0b3a0e 	blcc	2cf050 <__Stack_Size+0x2cec50>
     814:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     818:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     81c:	00064001 	andeq	r4, r6, r1
     820:	11010000 	tstne	r1, r0
     824:	130e2501 	movwne	r2, #58625	; 0xe501
     828:	1b0e030b 	blne	38145c <__Stack_Size+0x38105c>
     82c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     830:	00061001 	andeq	r1, r6, r1
     834:	00240200 	eoreq	r0, r4, r0, lsl #4
     838:	0b3e0b0b 	bleq	f8346c <__Stack_Size+0xf8306c>
     83c:	00000e03 	andeq	r0, r0, r3, lsl #28
     840:	03001603 	movweq	r1, #1539	; 0x603
     844:	3b0b3a08 	blcc	2cf06c <__Stack_Size+0x2cec6c>
     848:	0013490b 	andseq	r4, r3, fp, lsl #18
     84c:	00350400 	eorseq	r0, r5, r0, lsl #8
     850:	00001349 	andeq	r1, r0, r9, asr #6
     854:	0b010405 	bleq	41870 <__Stack_Size+0x41470>
     858:	3b0b3a0b 	blcc	2cf08c <__Stack_Size+0x2cec8c>
     85c:	0013010b 	andseq	r0, r3, fp, lsl #2
     860:	00280600 	eoreq	r0, r8, r0, lsl #12
     864:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     868:	16070000 	strne	r0, [r7], -r0
     86c:	3a0e0300 	bcc	381474 <__Stack_Size+0x381074>
     870:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     874:	08000013 	stmdaeq	r0, {r0, r1, r4}
     878:	0b0b0024 	bleq	2c0910 <__Stack_Size+0x2c0510>
     87c:	00000b3e 	andeq	r0, r0, lr, lsr fp
     880:	0b011309 	bleq	454ac <__Stack_Size+0x450ac>
     884:	3b0b3a0b 	blcc	2cf0b8 <__Stack_Size+0x2cecb8>
     888:	00130105 	andseq	r0, r3, r5, lsl #2
     88c:	000d0a00 	andeq	r0, sp, r0, lsl #20
     890:	0b3a0803 	bleq	e828a4 <__Stack_Size+0xe824a4>
     894:	1349053b 	movtne	r0, #38203	; 0x953b
     898:	00000a38 	andeq	r0, r0, r8, lsr sl
     89c:	03000d0b 	movweq	r0, #3339	; 0xd0b
     8a0:	3b0b3a0e 	blcc	2cf0e0 <__Stack_Size+0x2cece0>
     8a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     8a8:	0c00000a 	stceq	0, cr0, [r0], {10}
     8ac:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     8b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8b4:	00001349 	andeq	r1, r0, r9, asr #6
     8b8:	4901010d 	stmdbmi	r1, {r0, r2, r3, r8}
     8bc:	00130113 	andseq	r0, r3, r3, lsl r1
     8c0:	00210e00 	eoreq	r0, r1, r0, lsl #28
     8c4:	0b2f1349 	bleq	bc55f0 <__Stack_Size+0xbc51f0>
     8c8:	130f0000 	movwne	r0, #61440	; 0xf000
     8cc:	3a0b0b01 	bcc	2c34d8 <__Stack_Size+0x2c30d8>
     8d0:	010b3b0b 	tsteq	fp, fp, lsl #22
     8d4:	10000013 	andne	r0, r0, r3, lsl r0
     8d8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     8dc:	0b3b0b3a 	bleq	ec35cc <__Stack_Size+0xec31cc>
     8e0:	0a381349 	beq	e0560c <__Stack_Size+0xe0520c>
     8e4:	2e110000 	wxorcs	wr0, wr1, wr0
     8e8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     8ec:	3b0b3a0e 	blcc	2cf12c <__Stack_Size+0x2ced2c>
     8f0:	110c270b 	tstne	ip, fp, lsl #14
     8f4:	40011201 	andmi	r1, r1, r1, lsl #4
     8f8:	00130106 	andseq	r0, r3, r6, lsl #2
     8fc:	00051200 	andeq	r1, r5, r0, lsl #4
     900:	0b3a0e03 	bleq	e84114 <__Stack_Size+0xe83d14>
     904:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     908:	00000a02 	andeq	r0, r0, r2, lsl #20
     90c:	03000513 	movweq	r0, #1299	; 0x513
     910:	3b0b3a0e 	blcc	2cf150 <__Stack_Size+0x2ced50>
     914:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     918:	14000006 	strne	r0, [r0], #-6
     91c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     920:	0b3b0b3a 	bleq	ec3610 <__Stack_Size+0xec3210>
     924:	0a021349 	beq	85650 <__Stack_Size+0x85250>
     928:	34150000 	ldrcc	r0, [r5]
     92c:	3a080300 	bcc	201534 <__Stack_Size+0x201134>
     930:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     934:	00060213 	andeq	r0, r6, r3, lsl r2
     938:	00341600 	eorseq	r1, r4, r0, lsl #12
     93c:	0b3a0e03 	bleq	e84150 <__Stack_Size+0xe83d50>
     940:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     944:	0f170000 	svceq	0x00170000
     948:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     94c:	18000013 	stmdane	r0, {r0, r1, r4}
     950:	0c3f012e 	ldfeqs	f0, [pc], #-184
     954:	0b3a0e03 	bleq	e84168 <__Stack_Size+0xe83d68>
     958:	0c270b3b 	stceq	11, cr0, [r7], #-236
     95c:	01120111 	tsteq	r2, r1, lsl r1
     960:	13010a40 	movwne	r0, #6720	; 0x1a40
     964:	2e190000 	wxorcs	wr0, wr9, wr0
     968:	030c3f01 	movweq	r3, #52993	; 0xcf01
     96c:	3b0b3a0e 	blcc	2cf1ac <__Stack_Size+0x2cedac>
     970:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     974:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     978:	010a4001 	tsteq	sl, r1
     97c:	1a000013 	bne	9d0 <__Stack_Size+0x5d0>
     980:	0c3f012e 	ldfeqs	f0, [pc], #-184
     984:	0b3a0e03 	bleq	e84198 <__Stack_Size+0xe83d98>
     988:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     98c:	01111349 	tsteq	r1, r9, asr #6
     990:	0a400112 	beq	1000de0 <__Stack_Size+0x10009e0>
     994:	00001301 	andeq	r1, r0, r1, lsl #6
     998:	0300051b 	movweq	r0, #1307	; 0x51b
     99c:	3b0b3a0e 	blcc	2cf1dc <__Stack_Size+0x2ceddc>
     9a0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     9a4:	1c000006 	stcne	0, cr0, [r0], {6}
     9a8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     9ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     9b0:	0a021349 	beq	856dc <__Stack_Size+0x852dc>
     9b4:	341d0000 	ldrcc	r0, [sp]
     9b8:	3a0e0300 	bcc	3815c0 <__Stack_Size+0x3811c0>
     9bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9c0:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     9c4:	0c3f012e 	ldfeqs	f0, [pc], #-184
     9c8:	0b3a0e03 	bleq	e841dc <__Stack_Size+0xe83ddc>
     9cc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     9d0:	01120111 	tsteq	r2, r1, lsl r1
     9d4:	13010a40 	movwne	r0, #6720	; 0x1a40
     9d8:	341f0000 	ldrcc	r0, [pc], #0	; 9e0 <__Stack_Size+0x5e0>
     9dc:	3a080300 	bcc	2015e4 <__Stack_Size+0x2011e4>
     9e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9e4:	000a0213 	andeq	r0, sl, r3, lsl r2
     9e8:	00342000 	eorseq	r2, r4, r0
     9ec:	0b3a0e03 	bleq	e84200 <__Stack_Size+0xe83e00>
     9f0:	1349053b 	movtne	r0, #38203	; 0x953b
     9f4:	00000602 	andeq	r0, r0, r2, lsl #12
     9f8:	3f012e21 	svccc	0x00012e21
     9fc:	3a0e030c 	bcc	381634 <__Stack_Size+0x381234>
     a00:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a04:	1201110c 	andne	r1, r1, #3	; 0x3
     a08:	01064001 	tsteq	r6, r1
     a0c:	22000013 	andcs	r0, r0, #19	; 0x13
     a10:	08030034 	stmdaeq	r3, {r2, r4, r5}
     a14:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a18:	00001349 	andeq	r1, r0, r9, asr #6
     a1c:	3f002e23 	svccc	0x00002e23
     a20:	3a0e030c 	bcc	381658 <__Stack_Size+0x381258>
     a24:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a28:	1201110c 	andne	r1, r1, #3	; 0x3
     a2c:	00064001 	andeq	r4, r6, r1
     a30:	012e2400 	teqeq	lr, r0, lsl #8
     a34:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a38:	0b3b0b3a 	bleq	ec3728 <__Stack_Size+0xec3328>
     a3c:	01110c27 	tsteq	r1, r7, lsr #24
     a40:	06400112 	undefined
     a44:	01000000 	tsteq	r0, r0
     a48:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     a4c:	0e030b13 	vmoveq.32	d3[0], r0
     a50:	01110e1b 	tsteq	r1, fp, lsl lr
     a54:	06100112 	undefined
     a58:	24020000 	strcs	r0, [r2]
     a5c:	3e0b0b00 	fmacdcc	d0, d11, d0
     a60:	000e030b 	andeq	r0, lr, fp, lsl #6
     a64:	00160300 	andseq	r0, r6, r0, lsl #6
     a68:	0b3a0803 	bleq	e82a7c <__Stack_Size+0xe8267c>
     a6c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a70:	35040000 	strcc	r0, [r4]
     a74:	00134900 	andseq	r4, r3, r0, lsl #18
     a78:	00260500 	eoreq	r0, r6, r0, lsl #10
     a7c:	00001349 	andeq	r1, r0, r9, asr #6
     a80:	0b010406 	bleq	41aa0 <__Stack_Size+0x416a0>
     a84:	3b0b3a0b 	blcc	2cf2b8 <__Stack_Size+0x2ceeb8>
     a88:	0013010b 	andseq	r0, r3, fp, lsl #2
     a8c:	00280700 	eoreq	r0, r8, r0, lsl #14
     a90:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     a94:	28080000 	stmdacs	r8, {}
     a98:	1c080300 	stcne	3, cr0, [r8], {0}
     a9c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     aa0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     aa4:	0b3b0b3a 	bleq	ec3794 <__Stack_Size+0xec3394>
     aa8:	00001349 	andeq	r1, r0, r9, asr #6
     aac:	0b00240a 	bleq	9adc <__Stack_Size+0x96dc>
     ab0:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     ab4:	01130b00 	tsteq	r3, r0, lsl #22
     ab8:	0b3a050b 	bleq	e81eec <__Stack_Size+0xe81aec>
     abc:	1301053b 	movwne	r0, #5435	; 0x153b
     ac0:	0d0c0000 	stceq	0, cr0, [ip]
     ac4:	3a0e0300 	bcc	3816cc <__Stack_Size+0x3812cc>
     ac8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     acc:	000a3813 	andeq	r3, sl, r3, lsl r8
     ad0:	000d0d00 	andeq	r0, sp, r0, lsl #26
     ad4:	0b3a0803 	bleq	e82ae8 <__Stack_Size+0xe826e8>
     ad8:	1349053b 	movtne	r0, #38203	; 0x953b
     adc:	00000a38 	andeq	r0, r0, r8, lsr sl
     ae0:	4901010e 	stmdbmi	r1, {r1, r2, r3, r8}
     ae4:	00130113 	andseq	r0, r3, r3, lsl r1
     ae8:	00210f00 	eoreq	r0, r1, r0, lsl #30
     aec:	0b2f1349 	bleq	bc5818 <__Stack_Size+0xbc5418>
     af0:	13100000 	tstne	r0, #0	; 0x0
     af4:	3a0b0b01 	bcc	2c3700 <__Stack_Size+0x2c3300>
     af8:	01053b0b 	tsteq	r5, fp, lsl #22
     afc:	11000013 	tstne	r0, r3, lsl r0
     b00:	0b0b0113 	bleq	2c0f54 <__Stack_Size+0x2c0b54>
     b04:	0b3b0b3a 	bleq	ec37f4 <__Stack_Size+0xec33f4>
     b08:	00001301 	andeq	r1, r0, r1, lsl #6
     b0c:	03000d12 	movweq	r0, #3346	; 0xd12
     b10:	3b0b3a0e 	blcc	2cf350 <__Stack_Size+0x2cef50>
     b14:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     b18:	1300000a 	movwne	r0, #10	; 0xa
     b1c:	0c3f012e 	ldfeqs	f0, [pc], #-184
     b20:	0b3a0e03 	bleq	e84334 <__Stack_Size+0xe83f34>
     b24:	0c270b3b 	stceq	11, cr0, [r7], #-236
     b28:	01120111 	tsteq	r2, r1, lsl r1
     b2c:	13010a40 	movwne	r0, #6720	; 0x1a40
     b30:	34140000 	ldrcc	r0, [r4]
     b34:	3a0e0300 	bcc	38173c <__Stack_Size+0x38133c>
     b38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b3c:	000a0213 	andeq	r0, sl, r3, lsl r2
     b40:	00341500 	eorseq	r1, r4, r0, lsl #10
     b44:	0b3a0e03 	bleq	e84358 <__Stack_Size+0xe83f58>
     b48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b4c:	05160000 	ldreq	r0, [r6]
     b50:	3a0e0300 	bcc	381758 <__Stack_Size+0x381358>
     b54:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b58:	00060213 	andeq	r0, r6, r3, lsl r2
     b5c:	012e1700 	teqeq	lr, r0, lsl #14
     b60:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     b64:	0b3b0b3a 	bleq	ec3854 <__Stack_Size+0xec3454>
     b68:	01110c27 	tsteq	r1, r7, lsr #24
     b6c:	06400112 	undefined
     b70:	00001301 	andeq	r1, r0, r1, lsl #6
     b74:	03003418 	movweq	r3, #1048	; 0x418
     b78:	3b0b3a0e 	blcc	2cf3b8 <__Stack_Size+0x2cefb8>
     b7c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b80:	19000006 	stmdbne	r0, {r1, r2}
     b84:	0b0b000f 	bleq	2c0bc8 <__Stack_Size+0x2c07c8>
     b88:	00001349 	andeq	r1, r0, r9, asr #6
     b8c:	0300051a 	movweq	r0, #1306	; 0x51a
     b90:	3b0b3a0e 	blcc	2cf3d0 <__Stack_Size+0x2cefd0>
     b94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b98:	1b00000a 	blne	bc8 <__Stack_Size+0x7c8>
     b9c:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     ba0:	0b3a0e03 	bleq	e843b4 <__Stack_Size+0xe83fb4>
     ba4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     ba8:	01111349 	tsteq	r1, r9, asr #6
     bac:	0a400112 	beq	1000ffc <__Stack_Size+0x1000bfc>
     bb0:	2e1c0000 	wxorcs	wr0, wr12, wr0
     bb4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     bb8:	3b0b3a0e 	blcc	2cf3f8 <__Stack_Size+0x2ceff8>
     bbc:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     bc0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     bc4:	010a4001 	tsteq	sl, r1
     bc8:	1d000013 	stcne	0, cr0, [r0, #-76]
     bcc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     bd0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     bd4:	06021349 	streq	r1, [r2], -r9, asr #6
     bd8:	341e0000 	ldrcc	r0, [lr]
     bdc:	3a0e0300 	bcc	3817e4 <__Stack_Size+0x3813e4>
     be0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     be4:	1f000013 	svcne	0x00000013
     be8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     bec:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     bf0:	0a021349 	beq	8591c <__Stack_Size+0x8551c>
     bf4:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     bf8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     bfc:	3b0b3a0e 	blcc	2cf43c <__Stack_Size+0x2cf03c>
     c00:	110c2705 	tstne	ip, r5, lsl #14
     c04:	40011201 	andmi	r1, r1, r1, lsl #4
     c08:	0013010a 	andseq	r0, r3, sl, lsl #2
     c0c:	00052100 	andeq	r2, r5, r0, lsl #2
     c10:	0b3a0e03 	bleq	e84424 <__Stack_Size+0xe84024>
     c14:	1349053b 	movtne	r0, #38203	; 0x953b
     c18:	00000a02 	andeq	r0, r0, r2, lsl #20
     c1c:	3f002e22 	svccc	0x00002e22
     c20:	3a0e030c 	bcc	381858 <__Stack_Size+0x381458>
     c24:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     c28:	1201110c 	andne	r1, r1, #3	; 0x3
     c2c:	000a4001 	andeq	r4, sl, r1
     c30:	00342300 	eorseq	r2, r4, r0, lsl #6
     c34:	0b3a0e03 	bleq	e84448 <__Stack_Size+0xe84048>
     c38:	1349053b 	movtne	r0, #38203	; 0x953b
     c3c:	00000a02 	andeq	r0, r0, r2, lsl #20
     c40:	3f012e24 	svccc	0x00012e24
     c44:	3a0e030c 	bcc	38187c <__Stack_Size+0x38147c>
     c48:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     c4c:	1201110c 	andne	r1, r1, #3	; 0x3
     c50:	01064001 	tsteq	r6, r1
     c54:	25000013 	strcs	r0, [r0, #-19]
     c58:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     c5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     c60:	06021349 	streq	r1, [r2], -r9, asr #6
     c64:	34260000 	strtcc	r0, [r6]
     c68:	3a080300 	bcc	201870 <__Stack_Size+0x201470>
     c6c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c70:	27000013 	smladcs	r0, r3, r0, r0
     c74:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     c78:	0b3a0e03 	bleq	e8448c <__Stack_Size+0xe8408c>
     c7c:	0c270b3b 	stceq	11, cr0, [r7], #-236
     c80:	01111349 	tsteq	r1, r9, asr #6
     c84:	06400112 	undefined
     c88:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
     c8c:	030c3f00 	movweq	r3, #52992	; 0xcf00
     c90:	3b0b3a0e 	blcc	2cf4d0 <__Stack_Size+0x2cf0d0>
     c94:	110c270b 	tstne	ip, fp, lsl #14
     c98:	40011201 	andmi	r1, r1, r1, lsl #4
     c9c:	00000006 	andeq	r0, r0, r6
     ca0:	25011101 	strcs	r1, [r1, #-257]
     ca4:	030b130e 	movweq	r1, #45838	; 0xb30e
     ca8:	110e1b0e 	tstne	lr, lr, lsl #22
     cac:	10011201 	andne	r1, r1, r1, lsl #4
     cb0:	02000006 	andeq	r0, r0, #6	; 0x6
     cb4:	0b0b0024 	bleq	2c0d4c <__Stack_Size+0x2c094c>
     cb8:	0e030b3e 	vmoveq.16	d3[0], r0
     cbc:	16030000 	strne	r0, [r3], -r0
     cc0:	3a080300 	bcc	2018c8 <__Stack_Size+0x2014c8>
     cc4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     cc8:	04000013 	streq	r0, [r0], #-19
     ccc:	13490035 	movtne	r0, #36917	; 0x9035
     cd0:	04050000 	streq	r0, [r5]
     cd4:	3a0b0b01 	bcc	2c38e0 <__Stack_Size+0x2c34e0>
     cd8:	010b3b0b 	tsteq	fp, fp, lsl #22
     cdc:	06000013 	undefined
     ce0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     ce4:	00000d1c 	andeq	r0, r0, ip, lsl sp
     ce8:	03002807 	movweq	r2, #2055	; 0x807
     cec:	000d1c08 	andeq	r1, sp, r8, lsl #24
     cf0:	00160800 	andseq	r0, r6, r0, lsl #16
     cf4:	0b3a0e03 	bleq	e84508 <__Stack_Size+0xe84108>
     cf8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cfc:	24090000 	strcs	r0, [r9]
     d00:	3e0b0b00 	fmacdcc	d0, d11, d0
     d04:	0a00000b 	beq	d38 <__Stack_Size+0x938>
     d08:	0b0b0113 	bleq	2c115c <__Stack_Size+0x2c0d5c>
     d0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d10:	00001301 	andeq	r1, r0, r1, lsl #6
     d14:	03000d0b 	movweq	r0, #3339	; 0xd0b
     d18:	3b0b3a08 	blcc	2cf540 <__Stack_Size+0x2cf140>
     d1c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     d20:	0c00000a 	stceq	0, cr0, [r0], {10}
     d24:	0c3f012e 	ldfeqs	f0, [pc], #-184
     d28:	0b3a0e03 	bleq	e8453c <__Stack_Size+0xe8413c>
     d2c:	0c270b3b 	stceq	11, cr0, [r7], #-236
     d30:	01120111 	tsteq	r2, r1, lsl r1
     d34:	13010a40 	movwne	r0, #6720	; 0x1a40
     d38:	050d0000 	streq	r0, [sp]
     d3c:	3a0e0300 	bcc	381944 <__Stack_Size+0x381544>
     d40:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d44:	000a0213 	andeq	r0, sl, r3, lsl r2
     d48:	00050e00 	andeq	r0, r5, r0, lsl #28
     d4c:	0b3a0e03 	bleq	e84560 <__Stack_Size+0xe84160>
     d50:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d54:	00000602 	andeq	r0, r0, r2, lsl #12
     d58:	0300340f 	movweq	r3, #1039	; 0x40f
     d5c:	3b0b3a0e 	blcc	2cf59c <__Stack_Size+0x2cf19c>
     d60:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     d64:	10000006 	andne	r0, r0, r6
     d68:	0c3f012e 	ldfeqs	f0, [pc], #-184
     d6c:	0b3a0e03 	bleq	e84580 <__Stack_Size+0xe84180>
     d70:	0c270b3b 	stceq	11, cr0, [r7], #-236
     d74:	01111349 	tsteq	r1, r9, asr #6
     d78:	0a400112 	beq	10011c8 <__Stack_Size+0x1000dc8>
     d7c:	00001301 	andeq	r1, r0, r1, lsl #6
     d80:	03003411 	movweq	r3, #1041	; 0x411
     d84:	3b0b3a0e 	blcc	2cf5c4 <__Stack_Size+0x2cf1c4>
     d88:	0013490b 	andseq	r4, r3, fp, lsl #18
     d8c:	012e1200 	teqeq	lr, r0, lsl #4
     d90:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     d94:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d98:	01110c27 	tsteq	r1, r7, lsr #24
     d9c:	0a400112 	beq	10011ec <__Stack_Size+0x1000dec>
     da0:	00001301 	andeq	r1, r0, r1, lsl #6
     da4:	03000513 	movweq	r0, #1299	; 0x513
     da8:	3b0b3a0e 	blcc	2cf5e8 <__Stack_Size+0x2cf1e8>
     dac:	02134905 	andseq	r4, r3, #81920	; 0x14000
     db0:	1400000a 	strne	r0, [r0], #-10
     db4:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     db8:	0b3a0e03 	bleq	e845cc <__Stack_Size+0xe841cc>
     dbc:	0c270b3b 	stceq	11, cr0, [r7], #-236
     dc0:	01120111 	tsteq	r2, r1, lsl r1
     dc4:	00000640 	andeq	r0, r0, r0, asr #12
     dc8:	3f012e15 	svccc	0x00012e15
     dcc:	3a0e030c 	bcc	381a04 <__Stack_Size+0x381604>
     dd0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     dd4:	1201110c 	andne	r1, r1, #3	; 0x3
     dd8:	01064001 	tsteq	r6, r1
     ddc:	00000013 	andeq	r0, r0, r3, lsl r0
     de0:	25011101 	strcs	r1, [r1, #-257]
     de4:	030b130e 	movweq	r1, #45838	; 0xb30e
     de8:	110e1b0e 	tstne	lr, lr, lsl #22
     dec:	10011201 	andne	r1, r1, r1, lsl #4
     df0:	02000006 	andeq	r0, r0, #6	; 0x6
     df4:	0b0b0024 	bleq	2c0e8c <__Stack_Size+0x2c0a8c>
     df8:	0e030b3e 	vmoveq.16	d3[0], r0
     dfc:	16030000 	strne	r0, [r3], -r0
     e00:	3a080300 	bcc	201a08 <__Stack_Size+0x201608>
     e04:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e08:	04000013 	streq	r0, [r0], #-19
     e0c:	13490035 	movtne	r0, #36917	; 0x9035
     e10:	04050000 	streq	r0, [r5]
     e14:	3a0b0b01 	bcc	2c3a20 <__Stack_Size+0x2c3620>
     e18:	010b3b0b 	tsteq	fp, fp, lsl #22
     e1c:	06000013 	undefined
     e20:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     e24:	00000d1c 	andeq	r0, r0, ip, lsl sp
     e28:	03002807 	movweq	r2, #2055	; 0x807
     e2c:	000d1c08 	andeq	r1, sp, r8, lsl #24
     e30:	00160800 	andseq	r0, r6, r0, lsl #16
     e34:	0b3a0e03 	bleq	e84648 <__Stack_Size+0xe84248>
     e38:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e3c:	24090000 	strcs	r0, [r9]
     e40:	3e0b0b00 	fmacdcc	d0, d11, d0
     e44:	0a00000b 	beq	e78 <__Stack_Size+0xa78>
     e48:	0b0b0113 	bleq	2c129c <__Stack_Size+0x2c0e9c>
     e4c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     e50:	00001301 	andeq	r1, r0, r1, lsl #6
     e54:	03000d0b 	movweq	r0, #3339	; 0xd0b
     e58:	3b0b3a08 	blcc	2cf680 <__Stack_Size+0x2cf280>
     e5c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     e60:	0c00000a 	stceq	0, cr0, [r0], {10}
     e64:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     e68:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     e6c:	0a381349 	beq	e05b98 <__Stack_Size+0xe05798>
     e70:	130d0000 	movwne	r0, #53248	; 0xd000
     e74:	3a0b0b01 	bcc	2c3a80 <__Stack_Size+0x2c3680>
     e78:	010b3b0b 	tsteq	fp, fp, lsl #22
     e7c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     e80:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     e84:	0b3b0b3a 	bleq	ec3b74 <__Stack_Size+0xec3774>
     e88:	0a381349 	beq	e05bb4 <__Stack_Size+0xe057b4>
     e8c:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     e90:	030c3f01 	movweq	r3, #52993	; 0xcf01
     e94:	3b0b3a0e 	blcc	2cf6d4 <__Stack_Size+0x2cf2d4>
     e98:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     e9c:	010b2013 	tsteq	fp, r3, lsl r0
     ea0:	10000013 	andne	r0, r0, r3, lsl r0
     ea4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     ea8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     eac:	00001349 	andeq	r1, r0, r9, asr #6
     eb0:	03003411 	movweq	r3, #1041	; 0x411
     eb4:	3b0b3a08 	blcc	2cf6dc <__Stack_Size+0x2cf2dc>
     eb8:	00134905 	andseq	r4, r3, r5, lsl #18
     ebc:	00341200 	eorseq	r1, r4, r0, lsl #4
     ec0:	0b3a0e03 	bleq	e846d4 <__Stack_Size+0xe842d4>
     ec4:	1349053b 	movtne	r0, #38203	; 0x953b
     ec8:	2e130000 	wxorcs	wr0, wr3, wr0
     ecc:	030c3f00 	movweq	r3, #52992	; 0xcf00
     ed0:	3b0b3a0e 	blcc	2cf710 <__Stack_Size+0x2cf310>
     ed4:	110c270b 	tstne	ip, fp, lsl #14
     ed8:	40011201 	andmi	r1, r1, r1, lsl #4
     edc:	1400000a 	strne	r0, [r0], #-10
     ee0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     ee4:	0b3a0e03 	bleq	e846f8 <__Stack_Size+0xe842f8>
     ee8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     eec:	01120111 	tsteq	r2, r1, lsl r1
     ef0:	13010a40 	movwne	r0, #6720	; 0x1a40
     ef4:	05150000 	ldreq	r0, [r5]
     ef8:	3a0e0300 	bcc	381b00 <__Stack_Size+0x381700>
     efc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f00:	000a0213 	andeq	r0, sl, r3, lsl r2
     f04:	012e1600 	teqeq	lr, r0, lsl #12
     f08:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f0c:	0b3b0b3a 	bleq	ec3bfc <__Stack_Size+0xec37fc>
     f10:	13490c27 	movtne	r0, #39975	; 0x9c27
     f14:	01120111 	tsteq	r2, r1, lsl r1
     f18:	13010640 	movwne	r0, #5696	; 0x1640
     f1c:	34170000 	ldrcc	r0, [r7]
     f20:	3a0e0300 	bcc	381b28 <__Stack_Size+0x381728>
     f24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f28:	00060213 	andeq	r0, r6, r3, lsl r2
     f2c:	00341800 	eorseq	r1, r4, r0, lsl #16
     f30:	0b3a0e03 	bleq	e84744 <__Stack_Size+0xe84344>
     f34:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f38:	1d190000 	ldcne	0, cr0, [r9]
     f3c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     f40:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
     f44:	010b590b 	tsteq	fp, fp, lsl #18
     f48:	1a000013 	bne	f9c <__Stack_Size+0xb9c>
     f4c:	13310005 	teqne	r1, #5	; 0x5
     f50:	0b1b0000 	bleq	6c0f58 <__Stack_Size+0x6c0b58>
     f54:	00065501 	andeq	r5, r6, r1, lsl #10
     f58:	00341c00 	eorseq	r1, r4, r0, lsl #24
     f5c:	00001331 	andeq	r1, r0, r1, lsr r3
     f60:	3100341d 	tstcc	r0, sp, lsl r4
     f64:	000a0213 	andeq	r0, sl, r3, lsl r2
     f68:	011d1e00 	tsteq	sp, r0, lsl #28
     f6c:	01111331 	tsteq	r1, r1, lsr r3
     f70:	0b580112 	bleq	16013c0 <__Stack_Size+0x1600fc0>
     f74:	00000b59 	andeq	r0, r0, r9, asr fp
     f78:	11010b1f 	tstne	r1, pc, lsl fp
     f7c:	00011201 	andeq	r1, r1, r1, lsl #4
     f80:	00342000 	eorseq	r2, r4, r0
     f84:	06021331 	undefined
     f88:	34210000 	strtcc	r0, [r1]
     f8c:	3a0e0300 	bcc	381b94 <__Stack_Size+0x381794>
     f90:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f94:	000a0213 	andeq	r0, sl, r3, lsl r2
     f98:	012e2200 	teqeq	lr, r0, lsl #4
     f9c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     fa0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     fa4:	01110c27 	tsteq	r1, r7, lsr #24
     fa8:	0a400112 	beq	10013f8 <__Stack_Size+0x1000ff8>
     fac:	00001301 	andeq	r1, r0, r1, lsl #6
     fb0:	03000523 	movweq	r0, #1315	; 0x523
     fb4:	3b0b3a0e 	blcc	2cf7f4 <__Stack_Size+0x2cf3f4>
     fb8:	02134905 	andseq	r4, r3, #81920	; 0x14000
     fbc:	2400000a 	strcs	r0, [r0], #-10
     fc0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     fc4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     fc8:	06021349 	streq	r1, [r2], -r9, asr #6
     fcc:	34250000 	strtcc	r0, [r5]
     fd0:	3a0e0300 	bcc	381bd8 <__Stack_Size+0x3817d8>
     fd4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     fd8:	00060213 	andeq	r0, r6, r3, lsl r2
     fdc:	002e2600 	eoreq	r2, lr, r0, lsl #12
     fe0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     fe4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     fe8:	13490c27 	movtne	r0, #39975	; 0x9c27
     fec:	01120111 	tsteq	r2, r1, lsl r1
     ff0:	00000a40 	andeq	r0, r0, r0, asr #20
     ff4:	03003427 	movweq	r3, #1063	; 0x427
     ff8:	3b0b3a0e 	blcc	2cf838 <__Stack_Size+0x2cf438>
     ffc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1000:	2800000a 	stmdacs	r0, {r1, r3}
    1004:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1008:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    100c:	06021349 	streq	r1, [r2], -r9, asr #6
    1010:	0f290000 	svceq	0x00290000
    1014:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1018:	2a000013 	bcs	106c <__Stack_Size+0xc6c>
    101c:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    1020:	01120111 	tsteq	r2, r1, lsl r1
    1024:	13010a40 	movwne	r0, #6720	; 0x1a40
    1028:	052b0000 	streq	r0, [fp]!
    102c:	02133100 	andseq	r3, r3, #0	; 0x0
    1030:	2c000006 	stccs	0, cr0, [r0], {6}
    1034:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    1038:	0b3a0e03 	bleq	e8484c <__Stack_Size+0xe8444c>
    103c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1040:	01120111 	tsteq	r2, r1, lsl r1
    1044:	00000a40 	andeq	r0, r0, r0, asr #20
    1048:	3f012e2d 	svccc	0x00012e2d
    104c:	3a0e030c 	bcc	381c84 <__Stack_Size+0x381884>
    1050:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1054:	1113490c 	tstne	r3, ip, lsl #18
    1058:	40011201 	andmi	r1, r1, r1, lsl #4
    105c:	0013010a 	andseq	r0, r3, sl, lsl #2
    1060:	01012e00 	tsteq	r1, r0, lsl #28
    1064:	13011349 	movwne	r1, #4937	; 0x1349
    1068:	212f0000 	teqcs	pc, r0
    106c:	2f134900 	svccs	0x00134900
    1070:	3000000b 	andcc	r0, r0, fp
    1074:	13490026 	movtne	r0, #36902	; 0x9026
    1078:	01000000 	tsteq	r0, r0
    107c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1080:	0e030b13 	vmoveq.32	d3[0], r0
    1084:	01110e1b 	tsteq	r1, fp, lsl lr
    1088:	06100112 	undefined
    108c:	24020000 	strcs	r0, [r2]
    1090:	3e0b0b00 	fmacdcc	d0, d11, d0
    1094:	000e030b 	andeq	r0, lr, fp, lsl #6
    1098:	00160300 	andseq	r0, r6, r0, lsl #6
    109c:	0b3a0803 	bleq	e830b0 <__Stack_Size+0xe82cb0>
    10a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10a4:	35040000 	strcc	r0, [r4]
    10a8:	00134900 	andseq	r4, r3, r0, lsl #18
    10ac:	00260500 	eoreq	r0, r6, r0, lsl #10
    10b0:	00001349 	andeq	r1, r0, r9, asr #6
    10b4:	0b010406 	bleq	420d4 <__Stack_Size+0x41cd4>
    10b8:	3b0b3a0b 	blcc	2cf8ec <__Stack_Size+0x2cf4ec>
    10bc:	0013010b 	andseq	r0, r3, fp, lsl #2
    10c0:	00280700 	eoreq	r0, r8, r0, lsl #14
    10c4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    10c8:	28080000 	stmdacs	r8, {}
    10cc:	1c080300 	stcne	3, cr0, [r8], {0}
    10d0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    10d4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    10d8:	0b3b0b3a 	bleq	ec3dc8 <__Stack_Size+0xec39c8>
    10dc:	00001349 	andeq	r1, r0, r9, asr #6
    10e0:	0b00240a 	bleq	a110 <__Stack_Size+0x9d10>
    10e4:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    10e8:	01130b00 	tsteq	r3, r0, lsl #22
    10ec:	0b3a0b0b 	bleq	e83d20 <__Stack_Size+0xe83920>
    10f0:	1301053b 	movwne	r0, #5435	; 0x153b
    10f4:	0d0c0000 	stceq	0, cr0, [ip]
    10f8:	3a0e0300 	bcc	381d00 <__Stack_Size+0x381900>
    10fc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1100:	000a3813 	andeq	r3, sl, r3, lsl r8
    1104:	000d0d00 	andeq	r0, sp, r0, lsl #26
    1108:	0b3a0803 	bleq	e8311c <__Stack_Size+0xe82d1c>
    110c:	1349053b 	movtne	r0, #38203	; 0x953b
    1110:	00000a38 	andeq	r0, r0, r8, lsr sl
    1114:	3f012e0e 	svccc	0x00012e0e
    1118:	3a0e030c 	bcc	381d50 <__Stack_Size+0x381950>
    111c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1120:	1201110c 	andne	r1, r1, #3	; 0x3
    1124:	010a4001 	tsteq	sl, r1
    1128:	0f000013 	svceq	0x00000013
    112c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1130:	0b3b0b3a 	bleq	ec3e20 <__Stack_Size+0xec3a20>
    1134:	0a021349 	beq	85e60 <__Stack_Size+0x85a60>
    1138:	2e100000 	wxorcs	wr0, wr0, wr0
    113c:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1140:	3b0b3a0e 	blcc	2cf980 <__Stack_Size+0x2cf580>
    1144:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1148:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    114c:	000a4001 	andeq	r4, sl, r1
    1150:	012e1100 	teqeq	lr, r0, lsl #2
    1154:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1158:	0b3b0b3a 	bleq	ec3e48 <__Stack_Size+0xec3a48>
    115c:	13490c27 	movtne	r0, #39975	; 0x9c27
    1160:	01120111 	tsteq	r2, r1, lsl r1
    1164:	00000a40 	andeq	r0, r0, r0, asr #20
    1168:	03000512 	movweq	r0, #1298	; 0x512
    116c:	3b0b3a0e 	blcc	2cf9ac <__Stack_Size+0x2cf5ac>
    1170:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1174:	13000006 	movwne	r0, #6	; 0x6
    1178:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    117c:	0b3b0b3a 	bleq	ec3e6c <__Stack_Size+0xec3a6c>
    1180:	06021349 	streq	r1, [r2], -r9, asr #6
    1184:	34140000 	ldrcc	r0, [r4]
    1188:	3a080300 	bcc	201d90 <__Stack_Size+0x201990>
    118c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1190:	15000013 	strne	r0, [r0, #-19]
    1194:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1198:	0b3b0b3a 	bleq	ec3e88 <__Stack_Size+0xec3a88>
    119c:	00001349 	andeq	r1, r0, r9, asr #6
    11a0:	01110100 	tsteq	r1, r0, lsl #2
    11a4:	0b130e25 	bleq	4c4a40 <__Stack_Size+0x4c4640>
    11a8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    11ac:	01120111 	tsteq	r2, r1, lsl r1
    11b0:	00000610 	andeq	r0, r0, r0, lsl r6
    11b4:	0b002402 	bleq	a1c4 <__Stack_Size+0x9dc4>
    11b8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    11bc:	0300000e 	movweq	r0, #14	; 0xe
    11c0:	08030016 	stmdaeq	r3, {r1, r2, r4}
    11c4:	0b3b0b3a 	bleq	ec3eb4 <__Stack_Size+0xec3ab4>
    11c8:	00001349 	andeq	r1, r0, r9, asr #6
    11cc:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    11d0:	05000013 	streq	r0, [r0, #-19]
    11d4:	0b0b0104 	bleq	2c15ec <__Stack_Size+0x2c11ec>
    11d8:	0b3b0b3a 	bleq	ec3ec8 <__Stack_Size+0xec3ac8>
    11dc:	00001301 	andeq	r1, r0, r1, lsl #6
    11e0:	03002806 	movweq	r2, #2054	; 0x806
    11e4:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    11e8:	00280700 	eoreq	r0, r8, r0, lsl #14
    11ec:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    11f0:	16080000 	strne	r0, [r8], -r0
    11f4:	3a0e0300 	bcc	381dfc <__Stack_Size+0x3819fc>
    11f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11fc:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1200:	0b0b0024 	bleq	2c1298 <__Stack_Size+0x2c0e98>
    1204:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1208:	0b01130a 	bleq	45e38 <__Stack_Size+0x45a38>
    120c:	3b0b3a0b 	blcc	2cfa40 <__Stack_Size+0x2cf640>
    1210:	00130105 	andseq	r0, r3, r5, lsl #2
    1214:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1218:	0b3a0803 	bleq	e8322c <__Stack_Size+0xe82e2c>
    121c:	1349053b 	movtne	r0, #38203	; 0x953b
    1220:	00000a38 	andeq	r0, r0, r8, lsr sl
    1224:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1228:	3b0b3a0e 	blcc	2cfa68 <__Stack_Size+0x2cf668>
    122c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1230:	0d00000a 	stceq	0, cr0, [r0, #-40]
    1234:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1238:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    123c:	00001349 	andeq	r1, r0, r9, asr #6
    1240:	0b01130e 	bleq	45e80 <__Stack_Size+0x45a80>
    1244:	3b0b3a0b 	blcc	2cfa78 <__Stack_Size+0x2cf678>
    1248:	0013010b 	andseq	r0, r3, fp, lsl #2
    124c:	000d0f00 	andeq	r0, sp, r0, lsl #30
    1250:	0b3a0e03 	bleq	e84a64 <__Stack_Size+0xe84664>
    1254:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1258:	00000a38 	andeq	r0, r0, r8, lsr sl
    125c:	3f012e10 	svccc	0x00012e10
    1260:	3a0e030c 	bcc	381e98 <__Stack_Size+0x381a98>
    1264:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1268:	010b200c 	tsteq	fp, ip
    126c:	11000013 	tstne	r0, r3, lsl r0
    1270:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1274:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1278:	00001349 	andeq	r1, r0, r9, asr #6
    127c:	03003412 	movweq	r3, #1042	; 0x412
    1280:	3b0b3a0e 	blcc	2cfac0 <__Stack_Size+0x2cf6c0>
    1284:	00134905 	andseq	r4, r3, r5, lsl #18
    1288:	000f1300 	andeq	r1, pc, r0, lsl #6
    128c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1290:	2e140000 	wxorcs	wr0, wr4, wr0
    1294:	3a0e0301 	bcc	381ea0 <__Stack_Size+0x381aa0>
    1298:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    129c:	010b200c 	tsteq	fp, ip
    12a0:	15000013 	strne	r0, [r0, #-19]
    12a4:	08030034 	stmdaeq	r3, {r2, r4, r5}
    12a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    12ac:	00001349 	andeq	r1, r0, r9, asr #6
    12b0:	3f012e16 	svccc	0x00012e16
    12b4:	3a0e030c 	bcc	381eec <__Stack_Size+0x381aec>
    12b8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    12bc:	1201110c 	andne	r1, r1, #3	; 0x3
    12c0:	01064001 	tsteq	r6, r1
    12c4:	17000013 	smladne	r0, r3, r0, r0
    12c8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    12cc:	0b3b0b3a 	bleq	ec3fbc <__Stack_Size+0xec3bbc>
    12d0:	06021349 	streq	r1, [r2], -r9, asr #6
    12d4:	34180000 	ldrcc	r0, [r8]
    12d8:	3a0e0300 	bcc	381ee0 <__Stack_Size+0x381ae0>
    12dc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12e0:	00060213 	andeq	r0, r6, r3, lsl r2
    12e4:	012e1900 	teqeq	lr, r0, lsl #18
    12e8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    12ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    12f0:	01110c27 	tsteq	r1, r7, lsr #24
    12f4:	06400112 	undefined
    12f8:	00001301 	andeq	r1, r0, r1, lsl #6
    12fc:	0300051a 	movweq	r0, #1306	; 0x51a
    1300:	3b0b3a0e 	blcc	2cfb40 <__Stack_Size+0x2cf740>
    1304:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1308:	1b000006 	blne	1328 <__Stack_Size+0xf28>
    130c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1310:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1314:	06021349 	streq	r1, [r2], -r9, asr #6
    1318:	1d1c0000 	ldcne	0, cr0, [ip]
    131c:	55133101 	ldrpl	r3, [r3, #-257]
    1320:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    1324:	00130105 	andseq	r0, r3, r5, lsl #2
    1328:	00051d00 	andeq	r1, r5, r0, lsl #26
    132c:	00001331 	andeq	r1, r0, r1, lsr r3
    1330:	55010b1e 	strpl	r0, [r1, #-2846]
    1334:	1f000006 	svcne	0x00000006
    1338:	13310034 	teqne	r1, #52	; 0x34
    133c:	00000602 	andeq	r0, r0, r2, lsl #12
    1340:	31011d20 	tstcc	r1, r0, lsr #26
    1344:	55015213 	strpl	r5, [r1, #-531]
    1348:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    134c:	00130105 	andseq	r0, r3, r5, lsl #2
    1350:	00342100 	eorseq	r2, r4, r0, lsl #2
    1354:	00001331 	andeq	r1, r0, r1, lsr r3
    1358:	31011d22 	tstcc	r1, r2, lsr #26
    135c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1360:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
    1364:	00130105 	andseq	r0, r3, r5, lsl #2
    1368:	010b2300 	tsteq	fp, r0, lsl #6
    136c:	01120111 	tsteq	r2, r1, lsl r1
    1370:	1d240000 	stcne	0, cr0, [r4]
    1374:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    1378:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
    137c:	0005590b 	andeq	r5, r5, fp, lsl #18
    1380:	00052500 	andeq	r2, r5, r0, lsl #10
    1384:	0b3a0e03 	bleq	e84b98 <__Stack_Size+0xe84798>
    1388:	1349053b 	movtne	r0, #38203	; 0x953b
    138c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1390:	03003426 	movweq	r3, #1062	; 0x426
    1394:	3b0b3a0e 	blcc	2cfbd4 <__Stack_Size+0x2cf7d4>
    1398:	02134905 	andseq	r4, r3, #81920	; 0x14000
    139c:	2700000a 	strcs	r0, [r0, -sl]
    13a0:	13310034 	teqne	r1, #52	; 0x34
    13a4:	00000a02 	andeq	r0, r0, r2, lsl #20
    13a8:	31011d28 	tstcc	r1, r8, lsr #26
    13ac:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    13b0:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
    13b4:	29000005 	stmdbcs	r0, {r0, r2}
    13b8:	0c3f012e 	ldfeqs	f0, [pc], #-184
    13bc:	0b3a0e03 	bleq	e84bd0 <__Stack_Size+0xe847d0>
    13c0:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    13c4:	01120111 	tsteq	r2, r1, lsl r1
    13c8:	13010a40 	movwne	r0, #6720	; 0x1a40
    13cc:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    13d0:	11133101 	tstne	r3, r1, lsl #2
    13d4:	40011201 	andmi	r1, r1, r1, lsl #4
    13d8:	0013010a 	andseq	r0, r3, sl, lsl #2
    13dc:	00052b00 	andeq	r2, r5, r0, lsl #22
    13e0:	0a021331 	beq	860ac <__Stack_Size+0x85cac>
    13e4:	052c0000 	streq	r0, [ip]!
    13e8:	02133100 	andseq	r3, r3, #0	; 0x0
    13ec:	2d000006 	stccs	0, cr0, [r0, #-24]
    13f0:	0c3f012e 	ldfeqs	f0, [pc], #-184
    13f4:	0b3a0e03 	bleq	e84c08 <__Stack_Size+0xe84808>
    13f8:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    13fc:	01111349 	tsteq	r1, r9, asr #6
    1400:	0a400112 	beq	1001850 <__Stack_Size+0x1001450>
    1404:	00001301 	andeq	r1, r0, r1, lsl #6
    1408:	3f012e2e 	svccc	0x00012e2e
    140c:	3a0e030c 	bcc	382044 <__Stack_Size+0x381c44>
    1410:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1414:	1201110c 	andne	r1, r1, #3	; 0x3
    1418:	00064001 	andeq	r4, r6, r1
    141c:	11010000 	tstne	r1, r0
    1420:	130e2501 	movwne	r2, #58625	; 0xe501
    1424:	1b0e030b 	blne	382058 <__Stack_Size+0x381c58>
    1428:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    142c:	00061001 	andeq	r1, r6, r1
    1430:	00240200 	eoreq	r0, r4, r0, lsl #4
    1434:	0b3e0b0b 	bleq	f84068 <__Stack_Size+0xf83c68>
    1438:	00000e03 	andeq	r0, r0, r3, lsl #28
    143c:	03001603 	movweq	r1, #1539	; 0x603
    1440:	3b0b3a08 	blcc	2cfc68 <__Stack_Size+0x2cf868>
    1444:	0013490b 	andseq	r4, r3, fp, lsl #18
    1448:	00350400 	eorseq	r0, r5, r0, lsl #8
    144c:	00001349 	andeq	r1, r0, r9, asr #6
    1450:	0b010405 	bleq	4246c <__Stack_Size+0x4206c>
    1454:	3b0b3a0b 	blcc	2cfc88 <__Stack_Size+0x2cf888>
    1458:	0013010b 	andseq	r0, r3, fp, lsl #2
    145c:	00280600 	eoreq	r0, r8, r0, lsl #12
    1460:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1464:	28070000 	stmdacs	r7, {}
    1468:	1c080300 	stcne	3, cr0, [r8], {0}
    146c:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1470:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1474:	0b3b0b3a 	bleq	ec4164 <__Stack_Size+0xec3d64>
    1478:	00001349 	andeq	r1, r0, r9, asr #6
    147c:	0b002409 	bleq	a4a8 <__Stack_Size+0xa0a8>
    1480:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1484:	01130a00 	tsteq	r3, r0, lsl #20
    1488:	0b3a0b0b 	bleq	e840bc <__Stack_Size+0xe83cbc>
    148c:	1301053b 	movwne	r0, #5435	; 0x153b
    1490:	0d0b0000 	stceq	0, cr0, [fp]
    1494:	3a080300 	bcc	20209c <__Stack_Size+0x201c9c>
    1498:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    149c:	000a3813 	andeq	r3, sl, r3, lsl r8
    14a0:	000d0c00 	andeq	r0, sp, r0, lsl #24
    14a4:	0b3a0e03 	bleq	e84cb8 <__Stack_Size+0xe848b8>
    14a8:	1349053b 	movtne	r0, #38203	; 0x953b
    14ac:	00000a38 	andeq	r0, r0, r8, lsr sl
    14b0:	0300160d 	movweq	r1, #1549	; 0x60d
    14b4:	3b0b3a0e 	blcc	2cfcf4 <__Stack_Size+0x2cf8f4>
    14b8:	00134905 	andseq	r4, r3, r5, lsl #18
    14bc:	01130e00 	tsteq	r3, r0, lsl #28
    14c0:	0b3a0b0b 	bleq	e840f4 <__Stack_Size+0xe83cf4>
    14c4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    14c8:	0d0f0000 	stceq	0, cr0, [pc]
    14cc:	3a0e0300 	bcc	3820d4 <__Stack_Size+0x381cd4>
    14d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    14d4:	000a3813 	andeq	r3, sl, r3, lsl r8
    14d8:	012e1000 	teqeq	lr, r0
    14dc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    14e0:	0b3b0b3a 	bleq	ec41d0 <__Stack_Size+0xec3dd0>
    14e4:	01110c27 	tsteq	r1, r7, lsr #24
    14e8:	0a400112 	beq	1001938 <__Stack_Size+0x1001538>
    14ec:	00001301 	andeq	r1, r0, r1, lsl #6
    14f0:	03000511 	movweq	r0, #1297	; 0x511
    14f4:	3b0b3a0e 	blcc	2cfd34 <__Stack_Size+0x2cf934>
    14f8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    14fc:	1200000a 	andne	r0, r0, #10	; 0xa
    1500:	0b0b000f 	bleq	2c1544 <__Stack_Size+0x2c1144>
    1504:	00001349 	andeq	r1, r0, r9, asr #6
    1508:	3f012e13 	svccc	0x00012e13
    150c:	3a0e030c 	bcc	382144 <__Stack_Size+0x381d44>
    1510:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1514:	1201110c 	andne	r1, r1, #3	; 0x3
    1518:	010a4001 	tsteq	sl, r1
    151c:	14000013 	strne	r0, [r0], #-19
    1520:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1524:	0b3b0b3a 	bleq	ec4214 <__Stack_Size+0xec3e14>
    1528:	06021349 	streq	r1, [r2], -r9, asr #6
    152c:	34150000 	ldrcc	r0, [r5]
    1530:	3a0e0300 	bcc	382138 <__Stack_Size+0x381d38>
    1534:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1538:	000a0213 	andeq	r0, sl, r3, lsl r2
    153c:	00051600 	andeq	r1, r5, r0, lsl #12
    1540:	0b3a0e03 	bleq	e84d54 <__Stack_Size+0xe84954>
    1544:	1349053b 	movtne	r0, #38203	; 0x953b
    1548:	00000a02 	andeq	r0, r0, r2, lsl #20
    154c:	3f012e17 	svccc	0x00012e17
    1550:	3a0e030c 	bcc	382188 <__Stack_Size+0x381d88>
    1554:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1558:	1201110c 	andne	r1, r1, #3	; 0x3
    155c:	01064001 	tsteq	r6, r1
    1560:	18000013 	stmdane	r0, {r0, r1, r4}
    1564:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1568:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    156c:	06021349 	streq	r1, [r2], -r9, asr #6
    1570:	34190000 	ldrcc	r0, [r9]
    1574:	3a0e0300 	bcc	38217c <__Stack_Size+0x381d7c>
    1578:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    157c:	1a000013 	bne	15d0 <__Stack_Size+0x11d0>
    1580:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1584:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1588:	06021349 	streq	r1, [r2], -r9, asr #6
    158c:	2e1b0000 	wxorcs	wr0, wr11, wr0
    1590:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1594:	3b0b3a0e 	blcc	2cfdd4 <__Stack_Size+0x2cf9d4>
    1598:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    159c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    15a0:	010a4001 	tsteq	sl, r1
    15a4:	1c000013 	stcne	0, cr0, [r0], {19}
    15a8:	0c3f012e 	ldfeqs	f0, [pc], #-184
    15ac:	0b3a0e03 	bleq	e84dc0 <__Stack_Size+0xe849c0>
    15b0:	0c270b3b 	stceq	11, cr0, [r7], #-236
    15b4:	01120111 	tsteq	r2, r1, lsl r1
    15b8:	13010640 	movwne	r0, #5696	; 0x1640
    15bc:	341d0000 	ldrcc	r0, [sp]
    15c0:	3a0e0300 	bcc	3821c8 <__Stack_Size+0x381dc8>
    15c4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    15c8:	00060213 	andeq	r0, r6, r3, lsl r2
    15cc:	00341e00 	eorseq	r1, r4, r0, lsl #28
    15d0:	0b3a0e03 	bleq	e84de4 <__Stack_Size+0xe849e4>
    15d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    15d8:	00000a02 	andeq	r0, r0, r2, lsl #20
    15dc:	0300341f 	movweq	r3, #1055	; 0x41f
    15e0:	3b0b3a0e 	blcc	2cfe20 <__Stack_Size+0x2cfa20>
    15e4:	0013490b 	andseq	r4, r3, fp, lsl #18
    15e8:	012e2000 	teqeq	lr, r0
    15ec:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    15f0:	0b3b0b3a 	bleq	ec42e0 <__Stack_Size+0xec3ee0>
    15f4:	01110c27 	tsteq	r1, r7, lsr #24
    15f8:	06400112 	undefined
    15fc:	01000000 	tsteq	r0, r0
    1600:	06100011 	undefined
    1604:	01120111 	tsteq	r2, r1, lsl r1
    1608:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    160c:	05130825 	ldreq	r0, [r3, #-2085]
    1610:	01000000 	tsteq	r0, r0
    1614:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1618:	0e030b13 	vmoveq.32	d3[0], r0
    161c:	01110e1b 	tsteq	r1, fp, lsl lr
    1620:	06100112 	undefined
    1624:	24020000 	strcs	r0, [r2]
    1628:	3e0b0b00 	fmacdcc	d0, d11, d0
    162c:	000e030b 	andeq	r0, lr, fp, lsl #6
    1630:	00240300 	eoreq	r0, r4, r0, lsl #6
    1634:	0b3e0b0b 	bleq	f84268 <__Stack_Size+0xf83e68>
    1638:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    163c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1640:	3b0b3a0e 	blcc	2cfe80 <__Stack_Size+0x2cfa80>
    1644:	110c270b 	tstne	ip, fp, lsl #14
    1648:	40011201 	andmi	r1, r1, r1, lsl #4
    164c:	00130106 	andseq	r0, r3, r6, lsl #2
    1650:	00340500 	eorseq	r0, r4, r0, lsl #10
    1654:	0b3a0e03 	bleq	e84e68 <__Stack_Size+0xe84a68>
    1658:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    165c:	34060000 	strcc	r0, [r6]
    1660:	3a0e0300 	bcc	382268 <__Stack_Size+0x381e68>
    1664:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1668:	00060213 	andeq	r0, r6, r3, lsl r2
    166c:	000f0700 	andeq	r0, pc, r0, lsl #14
    1670:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1674:	34080000 	strcc	r0, [r8]
    1678:	3a0e0300 	bcc	382280 <__Stack_Size+0x381e80>
    167c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1680:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    1684:	0900000c 	stmdbeq	r0, {r2, r3}
    1688:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    168c:	0b3b0b3a 	bleq	ec437c <__Stack_Size+0xec3f7c>
    1690:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    1694:	010a0000 	tsteq	sl, r0
    1698:	01134901 	tsteq	r3, r1, lsl #18
    169c:	0b000013 	bleq	16f0 <__Stack_Size+0x12f0>
    16a0:	13490021 	movtne	r0, #36897	; 0x9021
    16a4:	00000b2f 	andeq	r0, r0, pc, lsr #22
    16a8:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
    16ac:	0d00000c 	stceq	0, cr0, [r0, #-48]
    16b0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    16b4:	0b3b0b3a 	bleq	ec43a4 <__Stack_Size+0xec3fa4>
    16b8:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    16bc:	00000a02 	andeq	r0, r0, r2, lsl #20
    16c0:	4900260e 	stmdbmi	r0, {r1, r2, r3, r9, sl, sp}
    16c4:	00000013 	andeq	r0, r0, r3, lsl r0
    16c8:	25011101 	strcs	r1, [r1, #-257]
    16cc:	030b130e 	movweq	r1, #45838	; 0xb30e
    16d0:	110e1b0e 	tstne	lr, lr, lsl #22
    16d4:	10011201 	andne	r1, r1, r1, lsl #4
    16d8:	02000006 	andeq	r0, r0, #6	; 0x6
    16dc:	0b0b0024 	bleq	2c1774 <__Stack_Size+0x2c1374>
    16e0:	0e030b3e 	vmoveq.16	d3[0], r0
    16e4:	24030000 	strcs	r0, [r3]
    16e8:	3e0b0b00 	fmacdcc	d0, d11, d0
    16ec:	0008030b 	andeq	r0, r8, fp, lsl #6
    16f0:	00240400 	eoreq	r0, r4, r0, lsl #8
    16f4:	0b3e0b0b 	bleq	f84328 <__Stack_Size+0xf83f28>
    16f8:	15050000 	strne	r0, [r5]
    16fc:	000c2700 	andeq	r2, ip, r0, lsl #14
    1700:	000f0600 	andeq	r0, pc, r0, lsl #12
    1704:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1708:	04070000 	streq	r0, [r7]
    170c:	0b0e0301 	bleq	382318 <__Stack_Size+0x381f18>
    1710:	3b0b3a0b 	blcc	2cff44 <__Stack_Size+0x2cfb44>
    1714:	0013010b 	andseq	r0, r3, fp, lsl #2
    1718:	00280800 	eoreq	r0, r8, r0, lsl #16
    171c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1720:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
    1724:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1728:	3b0b3a0e 	blcc	2cff68 <__Stack_Size+0x2cfb68>
    172c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1730:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1734:	00064001 	andeq	r4, r6, r1
    1738:	00050a00 	andeq	r0, r5, r0, lsl #20
    173c:	0b3a0803 	bleq	e83750 <__Stack_Size+0xe83350>
    1740:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1744:	00000602 	andeq	r0, r0, r2, lsl #12
    1748:	01110100 	tsteq	r1, r0, lsl #2
    174c:	0b130e25 	bleq	4c4fe8 <__Stack_Size+0x4c4be8>
    1750:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1754:	01120111 	tsteq	r2, r1, lsl r1
    1758:	00000610 	andeq	r0, r0, r0, lsl r6
    175c:	0b002402 	bleq	a76c <__Stack_Size+0xa36c>
    1760:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1764:	0300000e 	movweq	r0, #14	; 0xe
    1768:	0b0b0024 	bleq	2c1800 <__Stack_Size+0x2c1400>
    176c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1770:	16040000 	strne	r0, [r4], -r0
    1774:	3a0e0300 	bcc	38237c <__Stack_Size+0x381f7c>
    1778:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    177c:	05000013 	streq	r0, [r0, #-19]
    1780:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1784:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1788:	00001349 	andeq	r1, r0, r9, asr #6
    178c:	0b011706 	bleq	473ac <__Stack_Size+0x46fac>
    1790:	3b0b3a0b 	blcc	2cffc4 <__Stack_Size+0x2cfbc4>
    1794:	0013010b 	andseq	r0, r3, fp, lsl #2
    1798:	000d0700 	andeq	r0, sp, r0, lsl #14
    179c:	0b3a0e03 	bleq	e84fb0 <__Stack_Size+0xe84bb0>
    17a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17a4:	01080000 	tsteq	r8, r0
    17a8:	01134901 	tsteq	r3, r1, lsl #18
    17ac:	09000013 	stmdbeq	r0, {r0, r1, r4}
    17b0:	13490021 	movtne	r0, #36897	; 0x9021
    17b4:	00000b2f 	andeq	r0, r0, pc, lsr #22
    17b8:	0b00240a 	bleq	a7e8 <__Stack_Size+0xa3e8>
    17bc:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    17c0:	01130b00 	tsteq	r3, r0, lsl #22
    17c4:	0b3a0b0b 	bleq	e843f8 <__Stack_Size+0xe83ff8>
    17c8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    17cc:	0d0c0000 	stceq	0, cr0, [ip]
    17d0:	3a0e0300 	bcc	3823d8 <__Stack_Size+0x381fd8>
    17d4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    17d8:	000a3813 	andeq	r3, sl, r3, lsl r8
    17dc:	000f0d00 	andeq	r0, pc, r0, lsl #26
    17e0:	00000b0b 	andeq	r0, r0, fp, lsl #22
    17e4:	0301130e 	movweq	r1, #4878	; 0x130e
    17e8:	3a0b0b0e 	bcc	2c4428 <__Stack_Size+0x2c4028>
    17ec:	010b3b0b 	tsteq	fp, fp, lsl #22
    17f0:	0f000013 	svceq	0x00000013
    17f4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    17f8:	0b3b0b3a 	bleq	ec44e8 <__Stack_Size+0xec40e8>
    17fc:	0a381349 	beq	e06528 <__Stack_Size+0xe06128>
    1800:	0f100000 	svceq	0x00100000
    1804:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1808:	11000013 	tstne	r0, r3, lsl r0
    180c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1810:	0b3a050b 	bleq	e82c44 <__Stack_Size+0xe82844>
    1814:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1818:	15120000 	ldrne	r0, [r2]
    181c:	000c2700 	andeq	r2, ip, r0, lsl #14
    1820:	01151300 	tsteq	r5, r0, lsl #6
    1824:	13490c27 	movtne	r0, #39975	; 0x9c27
    1828:	00001301 	andeq	r1, r0, r1, lsl #6
    182c:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
    1830:	15000013 	strne	r0, [r0, #-19]
    1834:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1838:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    183c:	0a381349 	beq	e06568 <__Stack_Size+0xe06168>
    1840:	26160000 	ldrcs	r0, [r6], -r0
    1844:	00134900 	andseq	r4, r3, r0, lsl #18
    1848:	01131700 	tsteq	r3, r0, lsl #14
    184c:	0b0b0e03 	bleq	2c5060 <__Stack_Size+0x2c4c60>
    1850:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1854:	00001301 	andeq	r1, r0, r1, lsl #6
    1858:	0b011318 	bleq	464c0 <__Stack_Size+0x460c0>
    185c:	3b0b3a0b 	blcc	2d0090 <__Stack_Size+0x2cfc90>
    1860:	00130105 	andseq	r0, r3, r5, lsl #2
    1864:	01171900 	tsteq	r7, r0, lsl #18
    1868:	0b3a0b0b 	bleq	e8449c <__Stack_Size+0xe8409c>
    186c:	1301053b 	movwne	r0, #5435	; 0x153b
    1870:	0d1a0000 	ldceq	0, cr0, [sl]
    1874:	3a0e0300 	bcc	38247c <__Stack_Size+0x38207c>
    1878:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    187c:	1b000013 	blne	18d0 <__Stack_Size+0x14d0>
    1880:	0c270115 	stfeqs	f0, [r7], #-84
    1884:	00001301 	andeq	r1, r0, r1, lsl #6
    1888:	3f012e1c 	svccc	0x00012e1c
    188c:	3a0e030c 	bcc	3824c4 <__Stack_Size+0x3820c4>
    1890:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1894:	1201110c 	andne	r1, r1, #3	; 0x3
    1898:	010a4001 	tsteq	sl, r1
    189c:	1d000013 	stcne	0, cr0, [r0, #-76]
    18a0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    18a4:	0b3b0b3a 	bleq	ec4594 <__Stack_Size+0xec4194>
    18a8:	06021349 	streq	r1, [r2], -r9, asr #6
    18ac:	341e0000 	ldrcc	r0, [lr]
    18b0:	3a0e0300 	bcc	3824b8 <__Stack_Size+0x3820b8>
    18b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18b8:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    18bc:	0000000c 	andeq	r0, r0, ip
    18c0:	25011101 	strcs	r1, [r1, #-257]
    18c4:	030b130e 	movweq	r1, #45838	; 0xb30e
    18c8:	110e1b0e 	tstne	lr, lr, lsl #22
    18cc:	10011201 	andne	r1, r1, r1, lsl #4
    18d0:	02000006 	andeq	r0, r0, #6	; 0x6
    18d4:	0b0b0024 	bleq	2c196c <__Stack_Size+0x2c156c>
    18d8:	0e030b3e 	vmoveq.16	d3[0], r0
    18dc:	24030000 	strcs	r0, [r3]
    18e0:	3e0b0b00 	fmacdcc	d0, d11, d0
    18e4:	0008030b 	andeq	r0, r8, fp, lsl #6
    18e8:	00160400 	andseq	r0, r6, r0, lsl #8
    18ec:	0b3a0e03 	bleq	e85100 <__Stack_Size+0xe84d00>
    18f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    18f4:	16050000 	strne	r0, [r5], -r0
    18f8:	3a0e0300 	bcc	382500 <__Stack_Size+0x382100>
    18fc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1900:	06000013 	undefined
    1904:	0b0b0117 	bleq	2c1d68 <__Stack_Size+0x2c1968>
    1908:	0b3b0b3a 	bleq	ec45f8 <__Stack_Size+0xec41f8>
    190c:	00001301 	andeq	r1, r0, r1, lsl #6
    1910:	03000d07 	movweq	r0, #3335	; 0xd07
    1914:	3b0b3a0e 	blcc	2d0154 <__Stack_Size+0x2cfd54>
    1918:	0013490b 	andseq	r4, r3, fp, lsl #18
    191c:	01010800 	tsteq	r1, r0, lsl #16
    1920:	13011349 	movwne	r1, #4937	; 0x1349
    1924:	21090000 	tstcs	r9, r0
    1928:	2f134900 	svccs	0x00134900
    192c:	0a00000b 	beq	1960 <__Stack_Size+0x1560>
    1930:	0b0b0024 	bleq	2c19c8 <__Stack_Size+0x2c15c8>
    1934:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1938:	0b01130b 	bleq	4656c <__Stack_Size+0x4616c>
    193c:	3b0b3a0b 	blcc	2d0170 <__Stack_Size+0x2cfd70>
    1940:	0013010b 	andseq	r0, r3, fp, lsl #2
    1944:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1948:	0b3a0e03 	bleq	e8515c <__Stack_Size+0xe84d5c>
    194c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1950:	00000a38 	andeq	r0, r0, r8, lsr sl
    1954:	0b000f0d 	bleq	5590 <__Stack_Size+0x5190>
    1958:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    195c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1960:	0b3a0b0b 	bleq	e84594 <__Stack_Size+0xe84194>
    1964:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1968:	0d0f0000 	stceq	0, cr0, [pc]
    196c:	3a080300 	bcc	202574 <__Stack_Size+0x202174>
    1970:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1974:	000a3813 	andeq	r3, sl, r3, lsl r8
    1978:	000f1000 	andeq	r1, pc, r0
    197c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1980:	13110000 	tstne	r1, #0	; 0x0
    1984:	0b0e0301 	bleq	382590 <__Stack_Size+0x382190>
    1988:	3b0b3a05 	blcc	2d01a4 <__Stack_Size+0x2cfda4>
    198c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1990:	00151200 	andseq	r1, r5, r0, lsl #4
    1994:	00000c27 	andeq	r0, r0, r7, lsr #24
    1998:	27011513 	smladcs	r1, r3, r5, r1
    199c:	0113490c 	tsteq	r3, ip, lsl #18
    19a0:	14000013 	strne	r0, [r0], #-19
    19a4:	13490005 	movtne	r0, #36869	; 0x9005
    19a8:	0d150000 	ldceq	0, cr0, [r5]
    19ac:	3a0e0300 	bcc	3825b4 <__Stack_Size+0x3821b4>
    19b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    19b4:	000a3813 	andeq	r3, sl, r3, lsl r8
    19b8:	00261600 	eoreq	r1, r6, r0, lsl #12
    19bc:	00001349 	andeq	r1, r0, r9, asr #6
    19c0:	03011317 	movweq	r1, #4887	; 0x1317
    19c4:	3a0b0b0e 	bcc	2c4604 <__Stack_Size+0x2c4204>
    19c8:	01053b0b 	tsteq	r5, fp, lsl #22
    19cc:	18000013 	stmdane	r0, {r0, r1, r4}
    19d0:	0b0b0113 	bleq	2c1e24 <__Stack_Size+0x2c1a24>
    19d4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    19d8:	00001301 	andeq	r1, r0, r1, lsl #6
    19dc:	0b011719 	bleq	47648 <__Stack_Size+0x47248>
    19e0:	3b0b3a0b 	blcc	2d0214 <__Stack_Size+0x2cfe14>
    19e4:	00130105 	andseq	r0, r3, r5, lsl #2
    19e8:	000d1a00 	andeq	r1, sp, r0, lsl #20
    19ec:	0b3a0e03 	bleq	e85200 <__Stack_Size+0xe84e00>
    19f0:	1349053b 	movtne	r0, #38203	; 0x953b
    19f4:	151b0000 	ldrne	r0, [fp]
    19f8:	010c2701 	tsteq	ip, r1, lsl #14
    19fc:	1c000013 	stcne	0, cr0, [r0], {19}
    1a00:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1a04:	0b3b0b3a 	bleq	ec46f4 <__Stack_Size+0xec42f4>
    1a08:	0a021349 	beq	86734 <__Stack_Size+0x86334>
    1a0c:	341d0000 	ldrcc	r0, [sp]
    1a10:	3a0e0300 	bcc	382618 <__Stack_Size+0x382218>
    1a14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a18:	020c3f13 	andeq	r3, ip, #76	; 0x4c
    1a1c:	0000000a 	andeq	r0, r0, sl
    1a20:	25011101 	strcs	r1, [r1, #-257]
    1a24:	030b130e 	movweq	r1, #45838	; 0xb30e
    1a28:	110e1b0e 	tstne	lr, lr, lsl #22
    1a2c:	10011201 	andne	r1, r1, r1, lsl #4
    1a30:	02000006 	andeq	r0, r0, #6	; 0x6
    1a34:	0b0b0024 	bleq	2c1acc <__Stack_Size+0x2c16cc>
    1a38:	0e030b3e 	vmoveq.16	d3[0], r0
    1a3c:	24030000 	strcs	r0, [r3]
    1a40:	3e0b0b00 	fmacdcc	d0, d11, d0
    1a44:	0008030b 	andeq	r0, r8, fp, lsl #6
    1a48:	00240400 	eoreq	r0, r4, r0, lsl #8
    1a4c:	0b3e0b0b 	bleq	f84680 <__Stack_Size+0xf84280>
    1a50:	16050000 	strne	r0, [r5], -r0
    1a54:	3a0e0300 	bcc	38265c <__Stack_Size+0x38225c>
    1a58:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a5c:	06000013 	undefined
    1a60:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1a64:	0b3a0e03 	bleq	e85278 <__Stack_Size+0xe84e78>
    1a68:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1a6c:	01120111 	tsteq	r2, r1, lsl r1
    1a70:	13010640 	movwne	r0, #5696	; 0x1640
    1a74:	34070000 	strcc	r0, [r7]
    1a78:	3a0e0300 	bcc	382680 <__Stack_Size+0x382280>
    1a7c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a80:	000a0213 	andeq	r0, sl, r3, lsl r2
    1a84:	00340800 	eorseq	r0, r4, r0, lsl #16
    1a88:	0b3a0803 	bleq	e83a9c <__Stack_Size+0xe8369c>
    1a8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1a90:	00000a02 	andeq	r0, r0, r2, lsl #20
    1a94:	49010109 	stmdbmi	r1, {r0, r3, r8}
    1a98:	00130113 	andseq	r0, r3, r3, lsl r1
    1a9c:	00210a00 	eoreq	r0, r1, r0, lsl #20
    1aa0:	150b0000 	strne	r0, [fp]
    1aa4:	000c2700 	andeq	r2, ip, r0, lsl #14
    1aa8:	000f0c00 	andeq	r0, pc, r0, lsl #24
    1aac:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1ab0:	340d0000 	strcc	r0, [sp]
    1ab4:	3a0e0300 	bcc	3826bc <__Stack_Size+0x3822bc>
    1ab8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1abc:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    1ac0:	0000000c 	andeq	r0, r0, ip
    1ac4:	25011101 	strcs	r1, [r1, #-257]
    1ac8:	030b130e 	movweq	r1, #45838	; 0xb30e
    1acc:	110e1b0e 	tstne	lr, lr, lsl #22
    1ad0:	10011201 	andne	r1, r1, r1, lsl #4
    1ad4:	02000006 	andeq	r0, r0, #6	; 0x6
    1ad8:	0b0b0024 	bleq	2c1b70 <__Stack_Size+0x2c1770>
    1adc:	0e030b3e 	vmoveq.16	d3[0], r0
    1ae0:	24030000 	strcs	r0, [r3]
    1ae4:	3e0b0b00 	fmacdcc	d0, d11, d0
    1ae8:	0008030b 	andeq	r0, r8, fp, lsl #6
    1aec:	00240400 	eoreq	r0, r4, r0, lsl #8
    1af0:	0b3e0b0b 	bleq	f84724 <__Stack_Size+0xf84324>
    1af4:	0f050000 	svceq	0x00050000
    1af8:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1afc:	000f0600 	andeq	r0, pc, r0, lsl #12
    1b00:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1b04:	16070000 	strne	r0, [r7], -r0
    1b08:	3a0e0300 	bcc	382710 <__Stack_Size+0x382310>
    1b0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b10:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1b14:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1b18:	0b3a0e03 	bleq	e8532c <__Stack_Size+0xe84f2c>
    1b1c:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1b20:	01111349 	tsteq	r1, r9, asr #6
    1b24:	06400112 	undefined
    1b28:	00001301 	andeq	r1, r0, r1, lsl #6
    1b2c:	03000509 	movweq	r0, #1289	; 0x509
    1b30:	3b0b3a08 	blcc	2d0358 <__Stack_Size+0x2cff58>
    1b34:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1b38:	0a000006 	beq	1b58 <__Stack_Size+0x1758>
    1b3c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1b40:	0b3b0b3a 	bleq	ec4830 <__Stack_Size+0xec4430>
    1b44:	06021349 	streq	r1, [r2], -r9, asr #6
    1b48:	340b0000 	strcc	r0, [fp]
    1b4c:	3a080300 	bcc	202754 <__Stack_Size+0x202354>
    1b50:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b54:	0c000013 	stceq	0, cr0, [r0], {19}
    1b58:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1b5c:	0b3b0b3a 	bleq	ec484c <__Stack_Size+0xec444c>
    1b60:	06021349 	streq	r1, [r2], -r9, asr #6
    1b64:	340d0000 	strcc	r0, [sp]
    1b68:	3a080300 	bcc	202770 <__Stack_Size+0x202370>
    1b6c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b70:	000a0213 	andeq	r0, sl, r3, lsl r2
    1b74:	11010000 	tstne	r1, r0
    1b78:	130e2501 	movwne	r2, #58625	; 0xe501
    1b7c:	1b0e030b 	blne	3827b0 <__Stack_Size+0x3823b0>
    1b80:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1b84:	00061001 	andeq	r1, r6, r1
    1b88:	00240200 	eoreq	r0, r4, r0, lsl #4
    1b8c:	0b3e0b0b 	bleq	f847c0 <__Stack_Size+0xf843c0>
    1b90:	00000803 	andeq	r0, r0, r3, lsl #16
    1b94:	0b002403 	bleq	aba8 <__Stack_Size+0xa7a8>
    1b98:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1b9c:	0400000e 	streq	r0, [r0], #-14
    1ba0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1ba4:	0b3b0b3a 	bleq	ec4894 <__Stack_Size+0xec4494>
    1ba8:	00001349 	andeq	r1, r0, r9, asr #6
    1bac:	03001605 	movweq	r1, #1541	; 0x605
    1bb0:	3b0b3a0e 	blcc	2d03f0 <__Stack_Size+0x2cfff0>
    1bb4:	00134905 	andseq	r4, r3, r5, lsl #18
    1bb8:	01170600 	tsteq	r7, r0, lsl #12
    1bbc:	0b3a0b0b 	bleq	e847f0 <__Stack_Size+0xe843f0>
    1bc0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1bc4:	0d070000 	stceq	0, cr0, [r7]
    1bc8:	3a0e0300 	bcc	3827d0 <__Stack_Size+0x3823d0>
    1bcc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bd0:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1bd4:	13490101 	movtne	r0, #37121	; 0x9101
    1bd8:	00001301 	andeq	r1, r0, r1, lsl #6
    1bdc:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    1be0:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1be4:	00240a00 	eoreq	r0, r4, r0, lsl #20
    1be8:	0b3e0b0b 	bleq	f8481c <__Stack_Size+0xf8441c>
    1bec:	130b0000 	movwne	r0, #45056	; 0xb000
    1bf0:	3a0b0b01 	bcc	2c47fc <__Stack_Size+0x2c43fc>
    1bf4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1bf8:	0c000013 	stceq	0, cr0, [r0], {19}
    1bfc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1c00:	0b3b0b3a 	bleq	ec48f0 <__Stack_Size+0xec44f0>
    1c04:	0a381349 	beq	e06930 <__Stack_Size+0xe06530>
    1c08:	0f0d0000 	svceq	0x000d0000
    1c0c:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1c10:	01130e00 	tsteq	r3, r0, lsl #28
    1c14:	0b0b0e03 	bleq	2c5428 <__Stack_Size+0x2c5028>
    1c18:	0b3b0b3a 	bleq	ec4908 <__Stack_Size+0xec4508>
    1c1c:	00001301 	andeq	r1, r0, r1, lsl #6
    1c20:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1c24:	3b0b3a08 	blcc	2d044c <__Stack_Size+0x2d004c>
    1c28:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1c2c:	1000000a 	andne	r0, r0, sl
    1c30:	0b0b000f 	bleq	2c1c74 <__Stack_Size+0x2c1874>
    1c34:	00001349 	andeq	r1, r0, r9, asr #6
    1c38:	03011311 	movweq	r1, #4881	; 0x1311
    1c3c:	3a050b0e 	bcc	14487c <__Stack_Size+0x14447c>
    1c40:	010b3b0b 	tsteq	fp, fp, lsl #22
    1c44:	12000013 	andne	r0, r0, #19	; 0x13
    1c48:	0c270015 	stceq	0, cr0, [r7], #-84
    1c4c:	15130000 	ldrne	r0, [r3]
    1c50:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    1c54:	00130113 	andseq	r0, r3, r3, lsl r1
    1c58:	00051400 	andeq	r1, r5, r0, lsl #8
    1c5c:	00001349 	andeq	r1, r0, r9, asr #6
    1c60:	03000d15 	movweq	r0, #3349	; 0xd15
    1c64:	3b0b3a0e 	blcc	2d04a4 <__Stack_Size+0x2d00a4>
    1c68:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1c6c:	1600000a 	strne	r0, [r0], -sl
    1c70:	13490026 	movtne	r0, #36902	; 0x9026
    1c74:	13170000 	tstne	r7, #0	; 0x0
    1c78:	0b0e0301 	bleq	382884 <__Stack_Size+0x382484>
    1c7c:	3b0b3a0b 	blcc	2d04b0 <__Stack_Size+0x2d00b0>
    1c80:	00130105 	andseq	r0, r3, r5, lsl #2
    1c84:	01131800 	tsteq	r3, r0, lsl #16
    1c88:	0b3a0b0b 	bleq	e848bc <__Stack_Size+0xe844bc>
    1c8c:	1301053b 	movwne	r0, #5435	; 0x153b
    1c90:	17190000 	ldrne	r0, [r9, -r0]
    1c94:	3a0b0b01 	bcc	2c48a0 <__Stack_Size+0x2c44a0>
    1c98:	01053b0b 	tsteq	r5, fp, lsl #22
    1c9c:	1a000013 	bne	1cf0 <__Stack_Size+0x18f0>
    1ca0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1ca4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1ca8:	00001349 	andeq	r1, r0, r9, asr #6
    1cac:	2701151b 	smladcs	r1, fp, r5, r1
    1cb0:	0013010c 	andseq	r0, r3, ip, lsl #2
    1cb4:	01041c00 	tsteq	r4, r0, lsl #24
    1cb8:	0b0b0e03 	bleq	2c54cc <__Stack_Size+0x2c50cc>
    1cbc:	0b3b0b3a 	bleq	ec49ac <__Stack_Size+0xec45ac>
    1cc0:	00001301 	andeq	r1, r0, r1, lsl #6
    1cc4:	0300281d 	movweq	r2, #2077	; 0x81d
    1cc8:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1ccc:	012e1e00 	teqeq	lr, r0, lsl #28
    1cd0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1cd4:	0b3b0b3a 	bleq	ec49c4 <__Stack_Size+0xec45c4>
    1cd8:	13490c27 	movtne	r0, #39975	; 0x9c27
    1cdc:	01120111 	tsteq	r2, r1, lsl r1
    1ce0:	13010640 	movwne	r0, #5696	; 0x1640
    1ce4:	051f0000 	ldreq	r0, [pc, #0]	; 1cec <__Stack_Size+0x18ec>
    1ce8:	3a0e0300 	bcc	3828f0 <__Stack_Size+0x3824f0>
    1cec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cf0:	00060213 	andeq	r0, r6, r3, lsl r2
    1cf4:	00052000 	andeq	r2, r5, r0
    1cf8:	0b3a0803 	bleq	e83d0c <__Stack_Size+0xe8390c>
    1cfc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1d00:	00000602 	andeq	r0, r0, r2, lsl #12
    1d04:	03003421 	movweq	r3, #1057	; 0x421
    1d08:	3b0b3a0e 	blcc	2d0548 <__Stack_Size+0x2d0148>
    1d0c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1d10:	00342200 	eorseq	r2, r4, r0, lsl #4
    1d14:	0b3a0803 	bleq	e83d28 <__Stack_Size+0xe83928>
    1d18:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1d1c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1d20:	03003423 	movweq	r3, #1059	; 0x423
    1d24:	3b0b3a0e 	blcc	2d0564 <__Stack_Size+0x2d0164>
    1d28:	3f134905 	svccc	0x00134905
    1d2c:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    1d30:	11010000 	tstne	r1, r0
    1d34:	130e2501 	movwne	r2, #58625	; 0xe501
    1d38:	1b0e030b 	blne	38296c <__Stack_Size+0x38256c>
    1d3c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1d40:	00061001 	andeq	r1, r6, r1
    1d44:	00240200 	eoreq	r0, r4, r0, lsl #4
    1d48:	0b3e0b0b 	bleq	f8497c <__Stack_Size+0xf8457c>
    1d4c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1d50:	0b002403 	bleq	ad64 <__Stack_Size+0xa964>
    1d54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1d58:	04000008 	streq	r0, [r0], #-8
    1d5c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1d60:	0b3b0b3a 	bleq	ec4a50 <__Stack_Size+0xec4650>
    1d64:	00001349 	andeq	r1, r0, r9, asr #6
    1d68:	03001605 	movweq	r1, #1541	; 0x605
    1d6c:	3b0b3a0e 	blcc	2d05ac <__Stack_Size+0x2d01ac>
    1d70:	00134905 	andseq	r4, r3, r5, lsl #18
    1d74:	01170600 	tsteq	r7, r0, lsl #12
    1d78:	0b3a0b0b 	bleq	e849ac <__Stack_Size+0xe845ac>
    1d7c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1d80:	0d070000 	stceq	0, cr0, [r7]
    1d84:	3a0e0300 	bcc	38298c <__Stack_Size+0x38258c>
    1d88:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d8c:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1d90:	13490101 	movtne	r0, #37121	; 0x9101
    1d94:	00001301 	andeq	r1, r0, r1, lsl #6
    1d98:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    1d9c:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1da0:	00240a00 	eoreq	r0, r4, r0, lsl #20
    1da4:	0b3e0b0b 	bleq	f849d8 <__Stack_Size+0xf845d8>
    1da8:	130b0000 	movwne	r0, #45056	; 0xb000
    1dac:	3a0b0b01 	bcc	2c49b8 <__Stack_Size+0x2c45b8>
    1db0:	010b3b0b 	tsteq	fp, fp, lsl #22
    1db4:	0c000013 	stceq	0, cr0, [r0], {19}
    1db8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1dbc:	0b3b0b3a 	bleq	ec4aac <__Stack_Size+0xec46ac>
    1dc0:	0a381349 	beq	e06aec <__Stack_Size+0xe066ec>
    1dc4:	0f0d0000 	svceq	0x000d0000
    1dc8:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1dcc:	01130e00 	tsteq	r3, r0, lsl #28
    1dd0:	0b0b0e03 	bleq	2c55e4 <__Stack_Size+0x2c51e4>
    1dd4:	0b3b0b3a 	bleq	ec4ac4 <__Stack_Size+0xec46c4>
    1dd8:	00001301 	andeq	r1, r0, r1, lsl #6
    1ddc:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1de0:	3b0b3a08 	blcc	2d0608 <__Stack_Size+0x2d0208>
    1de4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1de8:	1000000a 	andne	r0, r0, sl
    1dec:	0b0b000f 	bleq	2c1e30 <__Stack_Size+0x2c1a30>
    1df0:	00001349 	andeq	r1, r0, r9, asr #6
    1df4:	03011311 	movweq	r1, #4881	; 0x1311
    1df8:	3a050b0e 	bcc	144a38 <__Stack_Size+0x144638>
    1dfc:	010b3b0b 	tsteq	fp, fp, lsl #22
    1e00:	12000013 	andne	r0, r0, #19	; 0x13
    1e04:	0c270015 	stceq	0, cr0, [r7], #-84
    1e08:	15130000 	ldrne	r0, [r3]
    1e0c:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    1e10:	00130113 	andseq	r0, r3, r3, lsl r1
    1e14:	00051400 	andeq	r1, r5, r0, lsl #8
    1e18:	00001349 	andeq	r1, r0, r9, asr #6
    1e1c:	03000d15 	movweq	r0, #3349	; 0xd15
    1e20:	3b0b3a0e 	blcc	2d0660 <__Stack_Size+0x2d0260>
    1e24:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1e28:	1600000a 	strne	r0, [r0], -sl
    1e2c:	13490026 	movtne	r0, #36902	; 0x9026
    1e30:	13170000 	tstne	r7, #0	; 0x0
    1e34:	0b0e0301 	bleq	382a40 <__Stack_Size+0x382640>
    1e38:	3b0b3a0b 	blcc	2d066c <__Stack_Size+0x2d026c>
    1e3c:	00130105 	andseq	r0, r3, r5, lsl #2
    1e40:	01131800 	tsteq	r3, r0, lsl #16
    1e44:	0b3a0b0b 	bleq	e84a78 <__Stack_Size+0xe84678>
    1e48:	1301053b 	movwne	r0, #5435	; 0x153b
    1e4c:	17190000 	ldrne	r0, [r9, -r0]
    1e50:	3a0b0b01 	bcc	2c4a5c <__Stack_Size+0x2c465c>
    1e54:	01053b0b 	tsteq	r5, fp, lsl #22
    1e58:	1a000013 	bne	1eac <__Stack_Size+0x1aac>
    1e5c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1e60:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1e64:	00001349 	andeq	r1, r0, r9, asr #6
    1e68:	2701151b 	smladcs	r1, fp, r5, r1
    1e6c:	0013010c 	andseq	r0, r3, ip, lsl #2
    1e70:	012e1c00 	teqeq	lr, r0, lsl #24
    1e74:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1e78:	0b3b0b3a 	bleq	ec4b68 <__Stack_Size+0xec4768>
    1e7c:	01110c27 	tsteq	r1, r7, lsr #24
    1e80:	06400112 	undefined
    1e84:	00001301 	andeq	r1, r0, r1, lsl #6
    1e88:	0300051d 	movweq	r0, #1309	; 0x51d
    1e8c:	3b0b3a0e 	blcc	2d06cc <__Stack_Size+0x2d02cc>
    1e90:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1e94:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    1e98:	08030005 	stmdaeq	r3, {r0, r2}
    1e9c:	0b3b0b3a 	bleq	ec4b8c <__Stack_Size+0xec478c>
    1ea0:	06021349 	streq	r1, [r2], -r9, asr #6
    1ea4:	341f0000 	ldrcc	r0, [pc], #0	; 1eac <__Stack_Size+0x1aac>
    1ea8:	3a080300 	bcc	202ab0 <__Stack_Size+0x2026b0>
    1eac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1eb0:	000a0213 	andeq	r0, sl, r3, lsl r2
    1eb4:	00342000 	eorseq	r2, r4, r0
    1eb8:	0b3a0e03 	bleq	e856cc <__Stack_Size+0xe852cc>
    1ebc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ec0:	34210000 	strtcc	r0, [r1]
    1ec4:	3a080300 	bcc	202acc <__Stack_Size+0x2026cc>
    1ec8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ecc:	22000013 	andcs	r0, r0, #19	; 0x13
    1ed0:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1ed4:	0b3b0b3a 	bleq	ec4bc4 <__Stack_Size+0xec47c4>
    1ed8:	06021349 	streq	r1, [r2], -r9, asr #6
    1edc:	0a230000 	beq	8c1ee4 <__Stack_Size+0x8c1ae4>
    1ee0:	3a0e0300 	bcc	382ae8 <__Stack_Size+0x3826e8>
    1ee4:	000b3b0b 	andeq	r3, fp, fp, lsl #22
    1ee8:	010b2400 	tsteq	fp, r0, lsl #8
    1eec:	00000655 	andeq	r0, r0, r5, asr r6
    1ef0:	03003425 	movweq	r3, #1061	; 0x425
    1ef4:	3b0b3a0e 	blcc	2d0734 <__Stack_Size+0x2d0334>
    1ef8:	3f134905 	svccc	0x00134905
    1efc:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    1f00:	11010000 	tstne	r1, r0
    1f04:	55061000 	strpl	r1, [r6]
    1f08:	1b080306 	blne	202b28 <__Stack_Size+0x202728>
    1f0c:	13082508 	movwne	r2, #34056	; 0x8508
    1f10:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000045 	andeq	r0, r0, r5, asr #32
       4:	001f0002 	andseq	r0, pc, r2
       8:	01020000 	tsteq	r2, r0
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	tsteq	r0, r0
      18:	00010000 	andeq	r0, r1, r0
      1c:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      20:	6d73612e 	ldfvse	f6, [r3, #-184]!
      24:	00000000 	andeq	r0, r0, r0
      28:	02050000 	andeq	r0, r5, #0	; 0x0
      2c:	00000000 	andeq	r0, r0, r0
      30:	0100cc03 	tsteq	r0, r3, lsl #24
      34:	01000602 	tsteq	r0, r2, lsl #12
      38:	02050001 	andeq	r0, r5, #1	; 0x1
      3c:	00000000 	andeq	r0, r0, r0
      40:	0100d703 	tsteq	r0, r3, lsl #14
      44:	01000602 	tsteq	r0, r2, lsl #12
      48:	00009601 	andeq	r9, r0, r1, lsl #12
      4c:	40000200 	andmi	r0, r0, r0, lsl #4
      50:	02000000 	andeq	r0, r0, #0	; 0x0
      54:	0d0efb01 	vstreq	d15, [lr, #-4]
      58:	01010100 	tsteq	r1, r0, lsl #2
      5c:	00000001 	andeq	r0, r0, r1
      60:	01000001 	tsteq	r0, r1
      64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      6c:	2f2e2e2f 	svccs	0x002e2e2f
      70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
      78:	696c2f30 	stmdbvs	ip!, {r4, r5, r8, r9, sl, fp, sp}^
      7c:	6f6c6762 	svcvs	0x006c6762
      80:	612f7373 	teqvs	pc, r3, ror r3
      84:	00006d72 	andeq	r6, r0, r2, ror sp
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	0100532e 	tsteq	r0, lr, lsr #6
      90:	00000000 	andeq	r0, r0, r0
      94:	00000205 	andeq	r0, r0, r5, lsl #4
      98:	d2030000 	andle	r0, r3, #0	; 0x0
      9c:	2f2f0100 	svccs	0x002f0100
      a0:	2f2f2f33 	svccs	0x002f2f33
      a4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      a8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      ac:	2f302f2f 	svccs	0x00302f2f
      b0:	2f2f302f 	svccs	0x002f302f
      b4:	2f302f2f 	svccs	0x00302f2f
      b8:	09032f30 	stmdbeq	r3, {r4, r5, r8, r9, sl, fp, sp}
      bc:	2f2f322e 	svccs	0x002f322e
      c0:	032f2f30 	teqeq	pc, #192	; 0xc0
      c4:	2f342e0e 	svccs	0x00342e0e
      c8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      cc:	2f2f2f2f 	svccs	0x002f2f2f
      d0:	f9032f30 	undefined instruction 0xf9032f30
      d4:	2f2f2e00 	svccs	0x002f2e00
      d8:	2f2f2f2f 	svccs	0x002f2f2f
      dc:	10023030 	andne	r3, r2, r0, lsr r0
      e0:	ba010100 	blt	404e8 <__Stack_Size+0x400e8>
      e4:	02000000 	andeq	r0, r0, #0	; 0x0
      e8:	00007b00 	andeq	r7, r0, r0, lsl #22
      ec:	fb010200 	blx	408f6 <__Stack_Size+0x404f6>
      f0:	01000d0e 	tsteq	r0, lr, lsl #26
      f4:	00010101 	andeq	r0, r1, r1, lsl #2
      f8:	00010000 	andeq	r0, r1, r0
      fc:	50410100 	subpl	r0, r1, r0, lsl #2
     100:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     104:	74730063 	ldrbtvc	r0, [r3], #-99
     108:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     10c:	5f783031 	svcpl	0x00783031
     110:	2f62696c 	svccs	0x0062696c
     114:	00636e69 	rsbeq	r6, r3, r9, ror #28
     118:	2f505041 	svccs	0x00505041
     11c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     120:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     124:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     128:	73000001 	movwvc	r0, #1	; 0x1
     12c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     130:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     134:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     138:	00682e65 	rsbeq	r2, r8, r5, ror #28
     13c:	73000002 	movwvc	r0, #2	; 0x2
     140:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     148:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     14c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     150:	43500000 	cmpmi	r0, #0	; 0x0
     154:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     158:	0300682e 	movweq	r6, #2094	; 0x82e
     15c:	58440000 	stmdapl	r4, {}^
     160:	00682e4c 	rsbeq	r2, r8, ip, asr #28
     164:	00000003 	andeq	r0, r0, r3
     168:	34020500 	strcc	r0, [r2], #-1280
     16c:	03080031 	movweq	r0, #32817	; 0x8031
     170:	1301018e 	movwne	r0, #4494	; 0x118e
     174:	73033d3d 	movwvc	r3, #15677	; 0x3d3d
     178:	3d76214a 	ldfcce	f2, [r6, #-296]!
     17c:	7fa70368 	svcvc	0x00a70368
     180:	3131223c 	teqcc	r1, ip, lsr r2
     184:	5a3e3030 	bpl	f8c24c <__Stack_Size+0xf8be4c>
     188:	24333d30 	ldrtcs	r3, [r3], #-3376
     18c:	27207703 	strcs	r7, [r0, -r3, lsl #14]!
     190:	3e223e1e 	mcrcc	14, 1, r3, cr2, cr14, {0}
     194:	305a3e5a 	subscc	r3, sl, sl, asr lr
     198:	5e3e243a 	mrcpl	4, 1, r2, cr14, cr10, {1}
     19c:	0100083d 	tsteq	r0, sp, lsr r8
     1a0:	00015601 	andeq	r5, r1, r1, lsl #12
     1a4:	2d000200 	sfmcs	f0, 4, [r0]
     1a8:	02000000 	andeq	r0, r0, #0	; 0x0
     1ac:	0d0efb01 	vstreq	d15, [lr, #-4]
     1b0:	01010100 	tsteq	r1, r0, lsl #2
     1b4:	00000001 	andeq	r0, r0, r1
     1b8:	01000001 	tsteq	r0, r1
     1bc:	2f505041 	svccs	0x00505041
     1c0:	00637273 	rsbeq	r7, r3, r3, ror r2
     1c4:	6d747300 	ldclvs	3, cr7, [r4]
     1c8:	31663233 	cmncc	r6, r3, lsr r2
     1cc:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^
     1d0:	00632e74 	rsbeq	r2, r3, r4, ror lr
     1d4:	00000001 	andeq	r0, r0, r1
     1d8:	14020500 	strne	r0, [r2], #-1280
     1dc:	03080032 	movweq	r0, #32818	; 0x8032
     1e0:	03130124 	tsteq	r3, #9	; 0x9
     1e4:	0f032e0a 	svceq	0x00032e0a
     1e8:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
     1ec:	032e0f03 	teqeq	lr, #12	; 0xc
     1f0:	03132e0f 	tsteq	r3, #240	; 0xf0
     1f4:	03132e0a 	tsteq	r3, #160	; 0xa0
     1f8:	03132e0a 	tsteq	r3, #160	; 0xa0
     1fc:	03132e16 	tsteq	r3, #352	; 0x160
     200:	03132e0a 	tsteq	r3, #160	; 0xa0
     204:	03132e0a 	tsteq	r3, #160	; 0xa0
     208:	03132e0a 	tsteq	r3, #160	; 0xa0
     20c:	03132e0a 	tsteq	r3, #160	; 0xa0
     210:	03132e0a 	tsteq	r3, #160	; 0xa0
     214:	03132e0a 	tsteq	r3, #160	; 0xa0
     218:	03132e0a 	tsteq	r3, #160	; 0xa0
     21c:	03132e0a 	tsteq	r3, #160	; 0xa0
     220:	03132e0a 	tsteq	r3, #160	; 0xa0
     224:	03132e0a 	tsteq	r3, #160	; 0xa0
     228:	03132e0a 	tsteq	r3, #160	; 0xa0
     22c:	03132e0a 	tsteq	r3, #160	; 0xa0
     230:	03132e0a 	tsteq	r3, #160	; 0xa0
     234:	03132e0a 	tsteq	r3, #160	; 0xa0
     238:	03132e0a 	tsteq	r3, #160	; 0xa0
     23c:	03132e0a 	tsteq	r3, #160	; 0xa0
     240:	03132e0a 	tsteq	r3, #160	; 0xa0
     244:	03132e0b 	tsteq	r3, #176	; 0xb0
     248:	03132e0b 	tsteq	r3, #176	; 0xb0
     24c:	03132e0b 	tsteq	r3, #176	; 0xb0
     250:	03132e0a 	tsteq	r3, #160	; 0xa0
     254:	03132e0a 	tsteq	r3, #160	; 0xa0
     258:	03132e0a 	tsteq	r3, #160	; 0xa0
     25c:	03132e0a 	tsteq	r3, #160	; 0xa0
     260:	03132e0b 	tsteq	r3, #176	; 0xb0
     264:	03132e0b 	tsteq	r3, #176	; 0xb0
     268:	03132e0a 	tsteq	r3, #160	; 0xa0
     26c:	03132e16 	tsteq	r3, #352	; 0x160
     270:	03132e0a 	tsteq	r3, #160	; 0xa0
     274:	03132e0a 	tsteq	r3, #160	; 0xa0
     278:	03132e0a 	tsteq	r3, #160	; 0xa0
     27c:	03132e0a 	tsteq	r3, #160	; 0xa0
     280:	03132e0a 	tsteq	r3, #160	; 0xa0
     284:	03132e0a 	tsteq	r3, #160	; 0xa0
     288:	03132e0a 	tsteq	r3, #160	; 0xa0
     28c:	03132e17 	tsteq	r3, #368	; 0x170
     290:	03132e16 	tsteq	r3, #352	; 0x160
     294:	03132e0a 	tsteq	r3, #160	; 0xa0
     298:	03132e0a 	tsteq	r3, #160	; 0xa0
     29c:	03132e0a 	tsteq	r3, #160	; 0xa0
     2a0:	03132e0b 	tsteq	r3, #176	; 0xb0
     2a4:	03132e0b 	tsteq	r3, #176	; 0xb0
     2a8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2ac:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2bc:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2cc:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2dc:	03132e0b 	tsteq	r3, #176	; 0xb0
     2e0:	2f2e7e9f 	svccs	0x002e7e9f
     2e4:	2e66032f 	cdpcs	3, 6, cr0, cr6, cr15, {1}
     2e8:	99032f30 	stmdbls	r3, {r4, r5, r8, r9, sl, fp, sp}
     2ec:	2f2f2e7f 	svccs	0x002f2e7f
     2f0:	2e7db903 	cdpcs	9, 7, cr11, cr13, cr3, {0}
     2f4:	02022f2f 	andeq	r2, r2, #188	; 0xbc
     2f8:	06010100 	streq	r0, [r1], -r0, lsl #2
     2fc:	02000001 	andeq	r0, r0, #1	; 0x1
     300:	00008a00 	andeq	r8, r0, r0, lsl #20
     304:	fb010200 	blx	40b0e <__Stack_Size+0x4070e>
     308:	01000d0e 	tsteq	r0, lr, lsl #26
     30c:	00010101 	andeq	r0, r1, r1, lsl #2
     310:	00010000 	andeq	r0, r1, r0
     314:	50410100 	subpl	r0, r1, r0, lsl #2
     318:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     31c:	74730063 	ldrbtvc	r0, [r3], #-99
     320:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     324:	5f783031 	svcpl	0x00783031
     328:	2f62696c 	svccs	0x0062696c
     32c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     330:	73797300 	cmnvc	r9, #0	; 0x0
     334:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     338:	00632e74 	rsbeq	r2, r3, r4, ror lr
     33c:	73000001 	movwvc	r0, #1	; 0x1
     340:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     344:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     348:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     34c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     350:	73000002 	movwvc	r0, #2	; 0x2
     354:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     358:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     35c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     360:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     364:	74730000 	ldrbtvc	r0, [r3]
     368:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     36c:	5f783031 	svcpl	0x00783031
     370:	6f697067 	svcvs	0x00697067
     374:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     378:	74730000 	ldrbtvc	r0, [r3]
     37c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     380:	5f783031 	svcpl	0x00783031
     384:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
     388:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     38c:	00000000 	andeq	r0, r0, r0
     390:	33480205 	movtcc	r0, #33285	; 0x8205
     394:	a9030800 	stmdbge	r3, {fp}
     398:	59130101 	ldmdbpl	r3, {r0, r8}
     39c:	3d3d3e3d 	ldccc	14, cr3, [sp, #-244]!
     3a0:	6d033e3d 	stcvs	14, cr3, [r3, #-244]
     3a4:	221e2220 	andscs	r2, lr, #2	; 0x2
     3a8:	5e033d31 	mcrpl	13, 0, r3, cr3, cr1, {1}
     3ac:	0326302e 	teqeq	r6, #46	; 0x2e
     3b0:	4b3f207a 	blmi	fc85a0 <__Stack_Size+0xfc81a0>
     3b4:	2d2d2121 	stfcss	f2, [sp, #-132]!
     3b8:	1f4c3030 	svcne	0x004c3030
     3bc:	302f1f21 	eorcc	r1, pc, r1, lsr #30
     3c0:	1f211f4d 	svcne	0x00211f4d
     3c4:	4b30302d 	blmi	c0c480 <__Stack_Size+0xc0c080>
     3c8:	034b4b4c 	movteq	r4, #47948	; 0xbb4c
     3cc:	03287443 	teqeq	r8, #1124073472	; 0x43000000
     3d0:	03282e78 	teqeq	r8, #1920	; 0x780
     3d4:	79034a0b 	stmdbvc	r3, {r0, r1, r3, r9, fp, lr}
     3d8:	231f4e20 	tstcs	pc, #512	; 0x200
     3dc:	2f2f1c21 	svccs	0x002f1c21
     3e0:	24312f2f 	ldrtcs	r2, [r1], #-3887
     3e4:	2f2f2f1c 	svccs	0x002f2f1c
     3e8:	a2032f2f 	andge	r2, r3, #188	; 0xbc
     3ec:	31313c7f 	teqcc	r1, pc, ror ip
     3f0:	3f31304d 	svccc	0x0031304d
     3f4:	4d3f3f3f 	ldcmi	15, cr3, [pc, #-252]!
     3f8:	3f5d3f69 	svccc	0x005d3f69
     3fc:	3d4c5b52 	vstrcc	d21, [ip, #-328]
     400:	01000502 	tsteq	r0, r2, lsl #10
     404:	0000d401 	andeq	sp, r0, r1, lsl #8
     408:	75000200 	strvc	r0, [r0, #-512]
     40c:	02000000 	andeq	r0, r0, #0	; 0x0
     410:	0d0efb01 	vstreq	d15, [lr, #-4]
     414:	01010100 	tsteq	r1, r0, lsl #2
     418:	00000001 	andeq	r0, r0, r1
     41c:	01000001 	tsteq	r0, r1
     420:	2f505041 	svccs	0x00505041
     424:	00637273 	rsbeq	r7, r3, r3, ror r2
     428:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     42c:	30316632 	eorscc	r6, r1, r2, lsr r6
     430:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     434:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     438:	50000063 	andpl	r0, r0, r3, rrx
     43c:	6f435f43 	svcvs	0x00435f43
     440:	00632e6d 	rsbeq	r2, r3, sp, ror #28
     444:	73000001 	movwvc	r0, #1	; 0x1
     448:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     44c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     450:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     454:	00682e65 	rsbeq	r2, r8, r5, ror #28
     458:	73000002 	movwvc	r0, #2	; 0x2
     45c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     460:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     464:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     468:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     46c:	74730000 	ldrbtvc	r0, [r3]
     470:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     474:	5f783031 	svcpl	0x00783031
     478:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     47c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     480:	00000002 	andeq	r0, r0, r2
     484:	ec020500 	cfstr32	mvfx0, [r2], {0}
     488:	03080034 	movweq	r0, #32820	; 0x8034
     48c:	210100f1 	strdcs	r0, [r1, -r1]
     490:	03408368 	movteq	r8, #872	; 0x368
     494:	22209e69 	eorcs	r9, r0, #1680	; 0x690
     498:	4c4d303e 	mcrrmi	0, 3, r3, sp, cr14
     49c:	4a6f033d 	bmi	1bc1198 <__Stack_Size+0x1bc0d98>
     4a0:	3d214921 	stccc	9, cr4, [r1, #-132]!
     4a4:	213c7803 	teqcs	ip, r3, lsl #16
     4a8:	673d211f 	undefined
     4ac:	204a7403 	subcs	r7, sl, r3, lsl #8
     4b0:	03403a4e 	movteq	r3, #2638	; 0xa4e
     4b4:	303c2075 	eorscc	r2, ip, r5, ror r0
     4b8:	4d034c2d 	stcmi	12, cr4, [r3, #-180]
     4bc:	1c242e3c 	stcne	14, cr2, [r4], #-240
     4c0:	2f4b3224 	svccs	0x004b3224
     4c4:	78032f2f 	stmdavc	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     4c8:	3125232e 	teqcc	r5, lr, lsr #6
     4cc:	4d3e3d22 	ldcmi	13, cr3, [lr, #-136]!
     4d0:	3d30316a 	ldfccs	f3, [r0, #-424]!
     4d4:	4c6a4d3e 	stclmi	13, cr4, [sl], #-248
     4d8:	01000602 	tsteq	r0, r2, lsl #12
     4dc:	0000fb01 	andeq	pc, r0, r1, lsl #22
     4e0:	72000200 	andvc	r0, r0, #0	; 0x0
     4e4:	02000000 	andeq	r0, r0, #0	; 0x0
     4e8:	0d0efb01 	vstreq	d15, [lr, #-4]
     4ec:	01010100 	tsteq	r1, r0, lsl #2
     4f0:	00000001 	andeq	r0, r0, r1
     4f4:	01000001 	tsteq	r0, r1
     4f8:	2f505041 	svccs	0x00505041
     4fc:	00637273 	rsbeq	r7, r3, r3, ror r2
     500:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     504:	30316632 	eorscc	r6, r1, r2, lsr r6
     508:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     50c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     510:	44000063 	strmi	r0, [r0], #-99
     514:	632e4c58 	teqvs	lr, #22528	; 0x5800
     518:	00000100 	andeq	r0, r0, r0, lsl #2
     51c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     520:	30316632 	eorscc	r6, r1, r2, lsr r6
     524:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     528:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     52c:	00000200 	andeq	r0, r0, r0, lsl #4
     530:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     534:	30316632 	eorscc	r6, r1, r2, lsr r6
     538:	616d5f78 	smcvs	54776
     53c:	00682e70 	rsbeq	r2, r8, r0, ror lr
     540:	73000002 	movwvc	r0, #2	; 0x2
     544:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     548:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     54c:	6173755f 	cmnvs	r3, pc, asr r5
     550:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     554:	00000200 	andeq	r0, r0, r0, lsl #4
     558:	02050000 	andeq	r0, r5, #0	; 0x0
     55c:	08003648 	stmdaeq	r0, {r3, r6, r9, sl, ip, sp}
     560:	0101b703 	tsteq	r1, r3, lsl #14
     564:	283f242e 	ldmdacs	pc!, {r1, r2, r3, r5, sl, sp}
     568:	4b207903 	blmi	81e97c <__Stack_Size+0x81e57c>
     56c:	1d322f2f 	ldcne	15, cr2, [r2, #-188]!
     570:	4d3e2f4d 	ldcmi	15, cr2, [lr, #-308]!
     574:	2e6b036a 	cdpcs	3, 6, cr0, cr11, cr10, {3}
     578:	30201503 	eorcc	r1, r0, r3, lsl #10
     57c:	587ed503 	ldmdapl	lr!, {r0, r1, r8, sl, ip, lr, pc}^
     580:	82032f2f 	andhi	r2, r3, #188	; 0xbc
     584:	1f212e01 	svcne	0x00212e01
     588:	3e835a21 	fdivscc	s10, s6, s3
     58c:	907fb203 	rsbsls	fp, pc, r3, lsl #4
     590:	41221e22 	teqmi	r2, r2, lsr #28
     594:	6a4b4e1c 	bvs	12d3e0c <__Stack_Size+0x12d3a0c>
     598:	245f4c4b 	ldrbcs	r4, [pc], #3147	; 5a0 <__Stack_Size+0x1a0>
     59c:	3130244b 	teqcc	r0, fp, asr #8
     5a0:	26207903 	strtcs	r7, [r0], -r3, lsl #18
     5a4:	03207303 	teqeq	r0, #201326592	; 0xc000000
     5a8:	5a25200e 	bpl	9485e8 <__Stack_Size+0x9481e8>
     5ac:	1d506b56 	vldrne	d22, [r0, #-344]
     5b0:	3356323f 	cmpcc	r6, #-268435453	; 0xf0000003
     5b4:	033c0a03 	teqeq	ip, #12288	; 0x3000
     5b8:	23747f87 	cmncs	r4, #540	; 0x21c
     5bc:	29443467 	stmdbcs	r4, {r0, r1, r2, r5, r6, sl, ip, sp}^
     5c0:	03301e26 	teqeq	r0, #608	; 0x260
     5c4:	34272e6d 	strtcc	r2, [r7], #-3693
     5c8:	5a2e0a03 	bpl	b82ddc <__Stack_Size+0xb829dc>
     5cc:	1d425d56 	stclne	13, cr5, [r2, #-344]
     5d0:	41563231 	cmpmi	r6, r1, lsr r2
     5d4:	024f1e30 	subeq	r1, pc, #768	; 0x300
     5d8:	01010007 	tsteq	r1, r7
     5dc:	00000098 	muleq	r0, r8, r0
     5e0:	00530002 	subseq	r0, r3, r2
     5e4:	01020000 	tsteq	r2, r0
     5e8:	000d0efb 	strdeq	r0, [sp], -fp
     5ec:	01010101 	tsteq	r1, r1, lsl #2
     5f0:	01000000 	tsteq	r0, r0
     5f4:	41010000 	tstmi	r1, r0
     5f8:	732f5050 	teqvc	pc, #80	; 0x50
     5fc:	73006372 	movwvc	r6, #882	; 0x372
     600:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     604:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     608:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     60c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     610:	6f4d0000 	svcvs	0x004d0000
     614:	43726f74 	cmnmi	r2, #464	; 0x1d0
     618:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     61c:	632e6c6f 	teqvs	lr, #28416	; 0x6f00
     620:	00000100 	andeq	r0, r0, r0, lsl #2
     624:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     628:	30316632 	eorscc	r6, r1, r2, lsr r6
     62c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     630:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     634:	00000200 	andeq	r0, r0, r0, lsl #4
     638:	02050000 	andeq	r0, r5, #0	; 0x0
     63c:	08003830 	stmdaeq	r0, {r4, r5, fp, ip, sp}
     640:	0100ce03 	tsteq	r0, r3, lsl #28
     644:	2e700314 	mrccs	3, 3, r0, cr0, cr4, {0}
     648:	035ae528 	cmpeq	sl, #167772160	; 0xa000000
     64c:	22263c67 	eorcs	r3, r6, #26368	; 0x6700
     650:	207a031e 	rsbscs	r0, sl, lr, lsl r3
     654:	20780328 	rsbscs	r0, r8, r8, lsr #6
     658:	03d83d28 	bicseq	r3, r8, #2560	; 0xa00
     65c:	6e204a66 	fnmulsvs	s8, s0, s13
     660:	2d221f21 	stccs	15, cr1, [r2, #-132]!
     664:	5a2f1f2f 	bpl	bc8328 <__Stack_Size+0xbc7f28>
     668:	204a6503 	subcs	r6, sl, r3, lsl #10
     66c:	211f2f6e 	tstcs	pc, lr, ror #30
     670:	02594b21 	subseq	r4, r9, #33792	; 0x8400
     674:	01010003 	tsteq	r1, r3
     678:	0000021f 	andeq	r0, r0, pc, lsl r2
     67c:	00880002 	addeq	r0, r8, r2
     680:	01020000 	tsteq	r2, r0
     684:	000d0efb 	strdeq	r0, [sp], -fp
     688:	01010101 	tsteq	r1, r1, lsl #2
     68c:	01000000 	tsteq	r0, r0
     690:	73010000 	movwvc	r0, #4096	; 0x1000
     694:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     698:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     69c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     6a0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     6a4:	6d747300 	ldclvs	3, cr7, [r4]
     6a8:	31663233 	cmncc	r6, r3, lsr r2
     6ac:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     6b0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     6b4:	0000636e 	andeq	r6, r0, lr, ror #6
     6b8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     6bc:	30316632 	eorscc	r6, r1, r2, lsr r6
     6c0:	6c665f78 	stclvs	15, cr5, [r6], #-480
     6c4:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     6c8:	00010063 	andeq	r0, r1, r3, rrx
     6cc:	6d747300 	ldclvs	3, cr7, [r4]
     6d0:	31663233 	cmncc	r6, r3, lsr r2
     6d4:	745f7830 	ldrbvc	r7, [pc], #2096	; 6dc <__Stack_Size+0x2dc>
     6d8:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     6dc:	00020068 	andeq	r0, r2, r8, rrx
     6e0:	6d747300 	ldclvs	3, cr7, [r4]
     6e4:	31663233 	cmncc	r6, r3, lsr r2
     6e8:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     6ec:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     6f0:	00000200 	andeq	r0, r0, r0, lsl #4
     6f4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     6f8:	30316632 	eorscc	r6, r1, r2, lsr r6
     6fc:	6c665f78 	stclvs	15, cr5, [r6], #-480
     700:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     704:	00020068 	andeq	r0, r2, r8, rrx
     708:	05000000 	streq	r0, [r0]
     70c:	00390002 	eorseq	r0, r9, r2
     710:	00d60308 	sbcseq	r0, r6, r8, lsl #6
     714:	3d591701 	ldclcc	7, cr1, [r9, #-4]
     718:	174a0d03 	strbne	r0, [sl, -r3, lsl #26]
     71c:	0d033d59 	stceq	13, cr3, [r3, #-356]
     720:	3d59174a 	ldclcc	7, cr1, [r9, #-296]
     724:	144a0b03 	strbne	r0, [sl], #-2819
     728:	0a033d3d 	beq	cfc24 <__Stack_Size+0xcf824>
     72c:	03591466 	cmpeq	r9, #1711276032	; 0x66000000
     730:	143c03f5 	ldrtne	r0, [ip], #-1013
     734:	3c0a033d 	stccc	3, cr0, [sl], {61}
     738:	0b032f14 	bleq	cc390 <__Stack_Size+0xcbf90>
     73c:	0903154a 	stmdbeq	r3, {r1, r3, r6, r8, sl, ip}
     740:	3c0a0358 	stccc	3, cr0, [sl], {88}
     744:	580a0315 	stmdapl	sl, {r0, r2, r4, r8, r9}
     748:	173c0e03 	ldrne	r0, [ip, -r3, lsl #28]!
     74c:	035a5d23 	cmpeq	sl, #2240	; 0x8c0
     750:	30183c10 	andscc	r3, r8, r0, lsl ip
     754:	03580b03 	cmpeq	r8, #3072	; 0xc00
     758:	0f03660b 	svceq	0x0003660b
     75c:	032f173c 	teqeq	pc, #15728640	; 0xf00000
     760:	7a154a0b 	bvc	552f94 <__Stack_Size+0x552b94>
     764:	660c036c 	strvs	r0, [ip], -ip, ror #6
     768:	033c0c03 	teqeq	ip, #768	; 0x300
     76c:	2403205c 	strcs	r2, [r3], #-92
     770:	205c0320 	subscs	r0, ip, r0, lsr #6
     774:	03202403 	teqeq	r0, #50331648	; 0x3000000
     778:	6c5e205c 	mrrcvs	0, 5, r2, lr, cr12
     77c:	22743803 	rsbscs	r3, r4, #196608	; 0x30000
     780:	907fba03 	rsbsls	fp, pc, r3, lsl #20
     784:	23036c6c 	movwcs	r6, #15468	; 0x3c6c
     788:	2e510366 	cdpcs	3, 5, cr0, cr1, cr6, {3}
     78c:	2000c403 	andcs	ip, r0, r3, lsl #8
     790:	2e650322 	cdpcs	3, 6, cr0, cr5, cr2, {1}
     794:	ef0343a5 	svc	0x000343a5
     798:	09034a7d 	stmdbeq	r3, {r0, r2, r3, r4, r5, r6, r9, fp, lr}
     79c:	2e770320 	cdpcs	3, 7, cr0, cr7, cr0, {1}
     7a0:	21200903 	teqcs	r0, r3, lsl #18
     7a4:	032e7603 	teqeq	lr, #3145728	; 0x300000
     7a8:	0323200a 	teqeq	r3, #10	; 0xa
     7ac:	0d032073 	stceq	0, cr2, [r3, #-460]
     7b0:	2231302e 	eorscs	r3, r1, #46	; 0x2e
     7b4:	3e773e1e 	mrccc	14, 3, r3, cr7, cr14, {0}
     7b8:	8e036b23 	fmacdhi	d6, d3, d19
     7bc:	4c42827f 	sfmmi	f0, 3, [r2], {127}
     7c0:	79033531 	stmdbvc	r3, {r0, r4, r5, r8, sl, ip, sp}
     7c4:	243e212e 	ldrtcs	r2, [lr], #-302
     7c8:	304d3d1c 	subcc	r3, sp, ip, lsl sp
     7cc:	224c6931 	subcs	r6, ip, #802816	; 0xc4000
     7d0:	314c4e4e 	cmpcc	ip, lr, asr #28
     7d4:	036c2387 	cmneq	ip, #469762050	; 0x1c000002
     7d8:	20827ef8 	strdcs	r7, [r2], r8
     7dc:	3e200f03 	cdpcc	15, 2, cr0, cr0, cr3, {0}
     7e0:	2e740331 	mrccs	3, 3, r0, cr4, cr1, {1}
     7e4:	212e0c03 	teqcs	lr, r3, lsl #24
     7e8:	2073033d 	rsbscs	r0, r3, sp, lsr r3
     7ec:	30200d03 	eorcc	r0, r0, r3, lsl #26
     7f0:	2322221e 	teqcs	r2, #-536870911	; 0xe0000001
     7f4:	6d03231d 	stcvs	3, cr2, [r3, #-116]
     7f8:	3c15032e 	ldccc	3, cr0, [r5], {46}
     7fc:	231d23a0 	tstcs	sp, #-2147483646	; 0x80000002
     800:	032e6703 	teqeq	lr, #786432	; 0xc0000
     804:	23a03c1c 	movcs	r3, #7168	; 0x1c00
     808:	6003231d 	andvs	r2, r3, sp, lsl r3
     80c:	2023032e 	eorcs	r0, r3, lr, lsr #6
     810:	231d23a0 	tstcs	sp, #-2147483646	; 0x80000002
     814:	03872331 	orreq	r2, r7, #-1006632960	; 0xc4000000
     818:	20827f90 	umullcs	r7, r2, r0, pc
     81c:	207a0326 	rsbscs	r0, sl, r6, lsr #6
     820:	36313026 	ldrtcc	r3, [r1], -r6, lsr #32
     824:	21207803 	teqcs	r0, r3, lsl #16
     828:	30234b3f 	eorcc	r4, r3, pc, lsr fp
     82c:	bb036b23 	bllt	db4c0 <__Stack_Size+0xdb0c0>
     830:	2720587f 	undefined
     834:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
     838:	1c243130 	stfnes	f3, [r4], #-192
     83c:	2330224c 	teqcs	r0, #-1073741820	; 0xc0000004
     840:	7fab036b 	svcvc	0x00ab036b
     844:	0327204a 	teqeq	r7, #74	; 0x4a
     848:	30272079 	eorcc	r2, r7, r9, ror r0
     84c:	4c1b2532 	cfldr32mi	mvfx2, [fp], {50}
     850:	31323031 	teqcc	r2, r1, lsr r0
     854:	233c0a03 	teqcs	ip, #12288	; 0x3000
     858:	7f93036c 	svcvc	0x0093036c
     85c:	314c244a 	cmpcc	ip, sl, asr #8
     860:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
     864:	1c243f21 	stcne	15, cr3, [r4], #-132
     868:	31304d3d 	teqcc	r0, sp, lsr sp
     86c:	3f2b2369 	svccc	0x002b2369
     870:	03231d23 	teqeq	r3, #2240	; 0x8c0
     874:	6c232e0a 	stcvs	14, cr2, [r3], #-40
     878:	827fab03 	rsbshi	sl, pc, #3072	; 0xc00
     87c:	4b314c24 	blmi	c53914 <__Stack_Size+0xc53514>
     880:	3e3f2b23 	fadddcc	d2, d15, d19
     884:	42036b23 	andmi	r6, r3, #35840	; 0x8c00
     888:	314c433c 	cmpcc	ip, ip, lsr r3
     88c:	1b252925 	blne	94ad28 <__Stack_Size+0x94a928>
     890:	304d213d 	subcc	r2, sp, sp, lsr r1
     894:	05026b23 	streq	r6, [r2, #-2851]
     898:	74010100 	strvc	r0, [r1], #-256
     89c:	02000001 	andeq	r0, r0, #1	; 0x1
     8a0:	00008600 	andeq	r8, r0, r0, lsl #12
     8a4:	fb010200 	blx	410ae <__Stack_Size+0x40cae>
     8a8:	01000d0e 	tsteq	r0, lr, lsl #26
     8ac:	00010101 	andeq	r0, r1, r1, lsl #2
     8b0:	00010000 	andeq	r0, r1, r0
     8b4:	74730100 	ldrbtvc	r0, [r3], #-256
     8b8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     8bc:	5f783031 	svcpl	0x00783031
     8c0:	2f62696c 	svccs	0x0062696c
     8c4:	00637273 	rsbeq	r7, r3, r3, ror r2
     8c8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     8cc:	30316632 	eorscc	r6, r1, r2, lsr r6
     8d0:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     8d4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     8d8:	73000063 	movwvc	r0, #99	; 0x63
     8dc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     8e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     8e4:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     8e8:	00632e6f 	rsbeq	r2, r3, pc, ror #28
     8ec:	73000001 	movwvc	r0, #1	; 0x1
     8f0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     8f4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     8f8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     8fc:	00682e65 	rsbeq	r2, r8, r5, ror #28
     900:	73000002 	movwvc	r0, #2	; 0x2
     904:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     908:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     90c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     910:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     914:	74730000 	ldrbtvc	r0, [r3]
     918:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     91c:	5f783031 	svcpl	0x00783031
     920:	6f697067 	svcvs	0x00697067
     924:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     928:	00000000 	andeq	r0, r0, r0
     92c:	3e280205 	cdpcc	2, 2, cr0, cr8, cr5, {0}
     930:	fc030800 	stc2	8, cr0, [r3], {0}
     934:	0a030100 	beq	c0d3c <__Stack_Size+0xc093c>
     938:	200c0320 	andcs	r0, ip, r0, lsr #6
     93c:	33207603 	teqcc	r0, #3145728	; 0x300000
     940:	352e7903 	strcc	r7, [lr, #-2307]!
     944:	2e6a0333 	mcrcs	3, 3, r0, cr10, cr3, {1}
     948:	22201603 	eorcs	r1, r0, #3145728	; 0x300000
     94c:	32303e32 	eorscc	r3, r0, #800	; 0x320
     950:	312b3121 	teqcc	fp, r1, lsr #2
     954:	207a0323 	rsbscs	r0, sl, r3, lsr #6
     958:	22273a28 	eorcs	r3, r7, #163840	; 0x28000
     95c:	033c6603 	teqeq	ip, #3145728	; 0x300000
     960:	30253c1f 	eorcc	r3, r5, pc, lsl ip
     964:	322f5a31 	eorcc	r5, pc, #200704	; 0x31000
     968:	312b3121 	teqcc	fp, r1, lsr #2
     96c:	207a0323 	rsbscs	r0, sl, r3, lsr #6
     970:	22253a28 	eorcs	r3, r5, #163840	; 0x28000
     974:	033c6903 	teqeq	ip, #49152	; 0xc000
     978:	03223c1b 	teqeq	r2, #6912	; 0x1b00
     97c:	3d143c0b 	ldccc	12, cr3, [r4, #-44]
     980:	0c032f2f 	stceq	15, cr2, [r3], {47}
     984:	09031920 	stmdbeq	r3, {r5, r8, fp, ip}
     988:	200a0358 	andcs	r0, sl, r8, asr r3
     98c:	0c032f16 	stceq	15, cr2, [r3], {22}
     990:	0903192e 	stmdbeq	r3, {r1, r2, r3, r5, r8, fp, ip}
     994:	200a0358 	andcs	r0, sl, r8, asr r3
     998:	0d032f16 	stceq	15, cr2, [r3, #-88]
     99c:	0321172e 	teqeq	r1, #12058624	; 0xb80000
     9a0:	2117200d 	tstcs	r7, sp
     9a4:	18201003 	stmdane	r0!, {r0, r1, ip}
     9a8:	03223222 	teqeq	r2, #536870914	; 0x20000002
     9ac:	21162e0c 	tstcs	r6, ip, lsl #28
     9b0:	19200d03 	stmdbne	r0!, {r0, r1, r8, sl, fp}
     9b4:	22222230 	eorcs	r2, r2, #3	; 0x3
     9b8:	0f032122 	svceq	0x00032122
     9bc:	2c301920 	ldccs	9, cr1, [r0], #-128
     9c0:	22302d31 	eorscs	r2, r0, #3136	; 0xc40
     9c4:	3c0b032f 	stccc	3, cr0, [fp], {47}
     9c8:	26032f16 	undefined
     9cc:	200c034a 	andcs	r0, ip, sl, asr #6
     9d0:	2076032c 	rsbscs	r0, r6, ip, lsr #6
     9d4:	29222327 	stmdbcs	r2!, {r0, r1, r2, r5, r8, r9, sp}
     9d8:	2f1f2333 	svccs	0x001f2333
     9dc:	676b3f4c 	strbvs	r3, [fp, -ip, asr #30]!
     9e0:	2f5b2231 	svccs	0x005b2231
     9e4:	274a0f03 	strbcs	r0, [sl, -r3, lsl #30]
     9e8:	9f1f2f3e 	svcls	0x001f2f3e
     9ec:	7ca70359 	stcvc	3, cr0, [r7], #356
     9f0:	212d214a 	teqcs	sp, sl, asr #2
     9f4:	45034b2f 	strmi	r4, [r3, #-2863]
     9f8:	241c242e 	ldrcs	r2, [ip], #-1070
     9fc:	a108241c 	tstge	r8, ip, lsl r4
     a00:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
     a04:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
     a08:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
     a0c:	06025e59 	undefined
     a10:	a6010100 	strge	r0, [r1], -r0, lsl #2
     a14:	02000001 	andeq	r0, r0, #1	; 0x1
     a18:	00008600 	andeq	r8, r0, r0, lsl #12
     a1c:	fb010200 	blx	41226 <__Stack_Size+0x40e26>
     a20:	01000d0e 	tsteq	r0, lr, lsl #26
     a24:	00010101 	andeq	r0, r1, r1, lsl #2
     a28:	00010000 	andeq	r0, r1, r0
     a2c:	74730100 	ldrbtvc	r0, [r3], #-256
     a30:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a34:	5f783031 	svcpl	0x00783031
     a38:	2f62696c 	svccs	0x0062696c
     a3c:	00637273 	rsbeq	r7, r3, r3, ror r2
     a40:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a44:	30316632 	eorscc	r6, r1, r2, lsr r6
     a48:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a4c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     a50:	73000063 	movwvc	r0, #99	; 0x63
     a54:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a58:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a5c:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
     a60:	00632e63 	rsbeq	r2, r3, r3, ror #28
     a64:	73000001 	movwvc	r0, #1	; 0x1
     a68:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a6c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a70:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     a74:	00682e65 	rsbeq	r2, r8, r5, ror #28
     a78:	73000002 	movwvc	r0, #2	; 0x2
     a7c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a80:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a84:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     a88:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a8c:	74730000 	ldrbtvc	r0, [r3]
     a90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a94:	5f783031 	svcpl	0x00783031
     a98:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
     a9c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     aa0:	00000000 	andeq	r0, r0, r0
     aa4:	40b00205 	adcsmi	r0, r0, r5, lsl #4
     aa8:	24030800 	strcs	r0, [r3], #-2048
     aac:	2d3d1501 	cfldr32cs	mvfx1, [sp, #-4]!
     ab0:	207a0335 	rsbscs	r0, sl, r5, lsr r3
     ab4:	1c322f2f 	ldcne	15, cr2, [r2], #-188
     ab8:	2c302c24 	ldccs	12, cr2, [r0], #-144
     abc:	3c0b0324 	stccc	3, cr0, [fp], {36}
     ac0:	211e3e15 	tstcs	lr, r5, lsl lr
     ac4:	2321212f 	teqcs	r1, #-1073741813	; 0xc000000b
     ac8:	212f213e 	teqcs	pc, lr, lsr r1
     acc:	66160321 	ldrvs	r0, [r6], -r1, lsr #6
     ad0:	0d036717 	stceq	7, cr6, [r3, #-92]
     ad4:	200a034a 	andcs	r0, sl, sl, asr #6
     ad8:	031c243f 	tsteq	ip, #1056964608	; 0x3f000000
     adc:	7603200a 	strvc	r2, [r3], -sl
     ae0:	3f3d5c20 	svccc	0x003d5c20
     ae4:	241f312b 	ldrcs	r3, [pc], #299	; aec <__Stack_Size+0x6ec>
     ae8:	1e6a222b 	cdpne	2, 6, cr2, cr10, cr11, {1}
     aec:	88312230 	ldmdahi	r1!, {r4, r5, r9, sp}
     af0:	580b0393 	stmdapl	fp, {r0, r1, r4, r7, r8, r9}
     af4:	21212f14 	teqcs	r1, r4, lsl pc
     af8:	00d70321 	sbcseq	r0, r7, r1, lsr #6
     afc:	03671320 	cmneq	r7, #-2147483648	; 0x80000000
     b00:	4c19660b 	ldcmi	6, cr6, [r9], {11}
     b04:	039e0903 	orrseq	r0, lr, #49152	; 0xc000
     b08:	2f164a0a 	svccs	0x00164a0a
     b0c:	164a0a03 	strbne	r0, [sl], -r3, lsl #20
     b10:	3c0b0391 	stccc	3, cr0, [fp], {145}
     b14:	0b034b13 	bleq	d3768 <__Stack_Size+0xd3368>
     b18:	034c194a 	movteq	r1, #51530	; 0xc94a
     b1c:	0b039e09 	bleq	e8348 <__Stack_Size+0xe7f48>
     b20:	032f134a 	teqeq	pc, #671088641	; 0x28000001
     b24:	75174a10 	ldrvc	r4, [r7, #-2576]
     b28:	133c0a03 	teqne	ip, #12288	; 0x3000
     b2c:	580a033d 	stmdapl	sl, {r0, r2, r3, r4, r5, r8, r9}
     b30:	11033d13 	tstne	r3, r3, lsl sp
     b34:	5c221758 	stcpl	7, cr1, [r2], #-352
     b38:	3c11035a 	ldccc	3, cr0, [r1], {90}
     b3c:	5c225a19 	stcpl	10, cr5, [r2], #-100
     b40:	4a18035a 	bmi	6018b0 <__Stack_Size+0x6014b0>
     b44:	78200903 	stmdavc	r0!, {r0, r1, r8, fp}
     b48:	3f31694b 	svccc	0x0031694b
     b4c:	282e7903 	stmdacs	lr!, {r0, r1, r8, fp, ip, sp, lr}
     b50:	25207a03 	strcs	r7, [r0, #-2563]!
     b54:	10035975 	andne	r5, r3, r5, ror r9
     b58:	4c23194a 	stcmi	9, cr1, [r3], #-296
     b5c:	03820b03 	orreq	r0, r2, #3072	; 0xc00
     b60:	09033c0f 	stmdbeq	r3, {r0, r1, r2, r3, sl, fp, ip, sp}
     b64:	0e038301 	cdpeq	3, 0, cr8, cr3, cr1, {0}
     b68:	0109034a 	tsteq	r9, sl, asr #6
     b6c:	3c140391 	ldccc	3, cr0, [r4], {145}
     b70:	5a010a03 	bpl	43384 <__Stack_Size+0x42f84>
     b74:	03820b03 	orreq	r0, r2, #3072	; 0xc00
     b78:	23193c11 	tstcs	r9, #4352	; 0x1100
     b7c:	03303e3e 	teqeq	r0, #992	; 0x3e0
     b80:	03285878 	teqeq	r8, #7864320	; 0x780000
     b84:	4b362078 	blmi	d88d6c <__Stack_Size+0xd8896c>
     b88:	31414022 	cmpcc	r1, r2, lsr #32
     b8c:	033c0f03 	teqeq	ip, #12	; 0xc
     b90:	32300109 	eorscc	r0, r0, #1073741826	; 0x40000002
     b94:	0323241c 	teqeq	r3, #469762048	; 0x1c000000
     b98:	2f3c7c8d 	svccs	0x003c7c8d
     b9c:	2e6f032f 	cdpcs	3, 6, cr0, cr15, cr15, {1}
     ba0:	2f241c24 	svccs	0x00241c24
     ba4:	2f3c6d03 	svccs	0x003c6d03
     ba8:	2e72032f 	cdpcs	3, 7, cr0, cr2, cr15, {1}
     bac:	72032f2f 	andvc	r2, r3, #188	; 0xbc
     bb0:	032f2f2e 	teqeq	pc, #184	; 0xb8
     bb4:	2f2f2e72 	svccs	0x002f2e72
     bb8:	01000202 	tsteq	r0, r2, lsl #4
     bbc:	0000d201 	andeq	sp, r0, r1, lsl #4
     bc0:	71000200 	tstvc	r0, r0, lsl #4
     bc4:	02000000 	andeq	r0, r0, #0	; 0x0
     bc8:	0d0efb01 	vstreq	d15, [lr, #-4]
     bcc:	01010100 	tsteq	r1, r0, lsl #2
     bd0:	00000001 	andeq	r0, r0, r1
     bd4:	01000001 	tsteq	r0, r1
     bd8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     bdc:	30316632 	eorscc	r6, r1, r2, lsr r6
     be0:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     be4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     be8:	74730063 	ldrbtvc	r0, [r3], #-99
     bec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     bf0:	5f783031 	svcpl	0x00783031
     bf4:	2f62696c 	svccs	0x0062696c
     bf8:	00636e69 	rsbeq	r6, r3, r9, ror #28
     bfc:	6d747300 	ldclvs	3, cr7, [r4]
     c00:	31663233 	cmncc	r6, r3, lsr r2
     c04:	705f7830 	subsvc	r7, pc, r0, lsr r8
     c08:	632e7277 	teqvs	lr, #1879048199	; 0x70000007
     c0c:	00000100 	andeq	r0, r0, r0, lsl #2
     c10:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c14:	30316632 	eorscc	r6, r1, r2, lsr r6
     c18:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     c1c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     c20:	00000200 	andeq	r0, r0, r0, lsl #4
     c24:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c28:	30316632 	eorscc	r6, r1, r2, lsr r6
     c2c:	616d5f78 	smcvs	54776
     c30:	00682e70 	rsbeq	r2, r8, r0, ror lr
     c34:	00000002 	andeq	r0, r0, r2
     c38:	34020500 	strcc	r0, [r2], #-1280
     c3c:	03080044 	movweq	r0, #32836	; 0x8044
     c40:	160100d1 	undefined
     c44:	4a0b032f 	bmi	2c1908 <__Stack_Size+0x2c1508>
     c48:	14032f16 	strne	r2, [r3], #-3862
     c4c:	3131184a 	teqcc	r1, sl, asr #16
     c50:	0b032123 	bleq	c90e4 <__Stack_Size+0xc8ce4>
     c54:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
     c58:	184a00d8 	stmdane	sl, {r3, r4, r6, r7}^
     c5c:	03660b03 	cmneq	r6, #3072	; 0xc00
     c60:	59164a0d 	ldmdbpl	r6, {r0, r2, r3, r9, fp, lr}
     c64:	143c4303 	ldrtne	r4, [ip], #-771
     c68:	221e221e 	andscs	r2, lr, #-536870911	; 0xe0000001
     c6c:	2f934d3f 	svccs	0x00934d3f
     c70:	1a4a4903 	bne	1293084 <__Stack_Size+0x1292c84>
     c74:	28207803 	stmdacs	r0!, {r0, r1, fp, ip, sp, lr}
     c78:	03207803 	teqeq	r0, #196608	; 0x30000
     c7c:	2331200b 	teqcs	r1, #11	; 0xb
     c80:	3f1d6923 	svccc	0x001d6923
     c84:	03304123 	teqeq	r0, #-1073741816	; 0xc0000008
     c88:	214a7ef5 	strdcs	r7, [sl, #-229]
     c8c:	01024b67 	tsteq	r2, r7, ror #22
     c90:	b4010100 	strlt	r0, [r1], #-256
     c94:	02000001 	andeq	r0, r0, #1	; 0x1
     c98:	00008400 	andeq	r8, r0, r0, lsl #8
     c9c:	fb010200 	blx	414a6 <__Stack_Size+0x410a6>
     ca0:	01000d0e 	tsteq	r0, lr, lsl #26
     ca4:	00010101 	andeq	r0, r1, r1, lsl #2
     ca8:	00010000 	andeq	r0, r1, r0
     cac:	74730100 	ldrbtvc	r0, [r3], #-256
     cb0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     cb4:	5f783031 	svcpl	0x00783031
     cb8:	2f62696c 	svccs	0x0062696c
     cbc:	00637273 	rsbeq	r7, r3, r3, ror r2
     cc0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     cc4:	30316632 	eorscc	r6, r1, r2, lsr r6
     cc8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ccc:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     cd0:	73000063 	movwvc	r0, #99	; 0x63
     cd4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     cd8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     cdc:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
     ce0:	0100632e 	tsteq	r0, lr, lsr #6
     ce4:	74730000 	ldrbtvc	r0, [r3]
     ce8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     cec:	5f783031 	svcpl	0x00783031
     cf0:	65707974 	ldrbvs	r7, [r0, #-2420]!
     cf4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     cf8:	74730000 	ldrbtvc	r0, [r3]
     cfc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     d00:	5f783031 	svcpl	0x00783031
     d04:	2e70616d 	rpwcssz	f6, f0, #5.0
     d08:	00020068 	andeq	r0, r2, r8, rrx
     d0c:	6d747300 	ldclvs	3, cr7, [r4]
     d10:	31663233 	cmncc	r6, r3, lsr r2
     d14:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
     d18:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
     d1c:	00000200 	andeq	r0, r0, r0, lsl #4
     d20:	02050000 	andeq	r0, r5, #0	; 0x0
     d24:	08004514 	stmdaeq	r0, {r2, r4, r8, sl, lr}
     d28:	0100fc03 	tstpeq	r0, r3, lsl #24
     d2c:	695b5b14 	ldmdbvs	fp, {r2, r4, r8, r9, fp, ip, lr}^
     d30:	032f4d4d 	teqeq	pc, #4928	; 0x1340
     d34:	26186611 	undefined
     d38:	4d2e7a03 	fstmdbsmi	lr!, {s14-s16}
     d3c:	50415c4d 	subpl	r5, r1, sp, asr #24
     d40:	213c0c03 	teqcs	ip, r3, lsl #24
     d44:	2006a303 	andcs	sl, r6, r3, lsl #6
     d48:	2079dd03 	rsbscs	sp, r9, r3, lsl #26
     d4c:	2006a303 	andcs	sl, r6, r3, lsl #6
     d50:	2079e503 	rsbscs	lr, r9, r3, lsl #10
     d54:	03212d2f 	teqeq	r1, #3008	; 0xbc0
     d58:	0358069a 	cmpeq	r8, #161480704	; 0x9a00000
     d5c:	035879f3 	cmpeq	r8, #3981312	; 0x3cc000
     d60:	31184a0c 	tstcc	r8, ip, lsl #20
     d64:	03213131 	teqeq	r1, #1073741836	; 0x4000000c
     d68:	2f163c0d 	svccs	0x00163c0d
     d6c:	194a1403 	stmdbne	sl, {r0, r1, sl, ip}^
     d70:	03214d34 	teqeq	r1, #3328	; 0xd00
     d74:	2f163c0c 	svccs	0x00163c0c
     d78:	184a0e03 	stmdane	sl, {r0, r1, r9, sl, fp}^
     d7c:	21233131 	teqcs	r3, r1, lsr r1
     d80:	134a0e03 	movtne	r0, #44547	; 0xae03
     d84:	4a15034b 	bmi	541ab8 <__Stack_Size+0x5416b8>
     d88:	23313118 	teqcs	r1, #6	; 0x6
     d8c:	4a110321 	bmi	441a18 <__Stack_Size+0x441618>
     d90:	23313118 	teqcs	r1, #6	; 0x6
     d94:	4a110321 	bmi	441a20 <__Stack_Size+0x441620>
     d98:	31313118 	teqcc	r1, r8, lsl r1
     d9c:	3c130321 	ldccc	3, cr0, [r3], {33}
     da0:	5a5d2317 	bpl	1749a04 <__Stack_Size+0x1749604>
     da4:	163c1003 	ldrtne	r1, [ip], -r3
     da8:	4a10032f 	bmi	401a6c <__Stack_Size+0x40166c>
     dac:	23313118 	teqcs	r1, #6	; 0x6
     db0:	4a0f0321 	bmi	3c1a3c <__Stack_Size+0x3c163c>
     db4:	7a033418 	bvc	cde1c <__Stack_Size+0xcda1c>
     db8:	2a272320 	bcs	9c9a40 <__Stack_Size+0x9c9640>
     dbc:	343c0903 	ldrtcc	r0, [ip], #-2307
     dc0:	164a0c03 	strbne	r0, [sl], -r3, lsl #24
     dc4:	4a11032f 	bmi	441a88 <__Stack_Size+0x441688>
     dc8:	0d034b17 	vstreq	d4, [r3, #-92]
     dcc:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
     dd0:	1c164a0b 	ldcne	10, cr4, [r6], {11}
     dd4:	0c032224 	sfmeq	f2, 4, [r3], {36}
     dd8:	224c2166 	subcs	r2, ip, #-2147483623	; 0x80000019
     ddc:	69273a30 	stmdbvs	r7!, {r4, r5, r9, fp, ip, sp}
     de0:	03267a78 	teqeq	r6, #491520	; 0x78000
     de4:	2534207a 	ldrcs	r2, [r4, #-122]!
     de8:	4177331b 	cmnmi	r7, fp, lsl r3
     dec:	03364169 	teqeq	r6, #1073741850	; 0x4000001a
     df0:	413f2078 	teqmi	pc, r8, ror r0
     df4:	90150367 	andsls	r0, r5, r7, ror #6
     df8:	5a5c2217 	bpl	170965c <__Stack_Size+0x170925c>
     dfc:	173c1403 	ldrne	r1, [ip, -r3, lsl #8]!
     e00:	035a5c22 	cmpeq	sl, #8704	; 0x2200
     e04:	22173c15 	andscs	r3, r7, #5376	; 0x1500
     e08:	13035a5c 	movwne	r5, #14940	; 0x3a5c
     e0c:	5c22173c 	stcpl	7, cr1, [r2], #-240
     e10:	3c14035a 	ldccc	3, cr0, [r4], {90}
     e14:	5a5c2217 	bpl	1709678 <__Stack_Size+0x1709278>
     e18:	163c0b03 	ldrtne	r0, [ip], -r3, lsl #22
     e1c:	4a0b032f 	bmi	2c1ae0 <__Stack_Size+0x2c16e0>
     e20:	10032f16 	andne	r2, r3, r6, lsl pc
     e24:	032f174a 	teqeq	pc, #19398656	; 0x1280000
     e28:	09034a16 	stmdbeq	r3, {r1, r2, r4, r9, fp, lr}
     e2c:	92302201 	eorsls	r2, r0, #268435456	; 0x10000000
     e30:	11039430 	tstne	r3, r0, lsr r4
     e34:	3c0d0382 	stccc	3, cr0, [sp], {130}
     e38:	11035914 	tstne	r3, r4, lsl r9
     e3c:	0b03193c 	bleq	c7334 <__Stack_Size+0xc6f34>
     e40:	4a110366 	bmi	441be0 <__Stack_Size+0x4417e0>
     e44:	04022f18 	streq	r2, [r2], #-3864
     e48:	b9010100 	stmdblt	r1, {r8}
     e4c:	02000000 	andeq	r0, r0, #0	; 0x0
     e50:	00007500 	andeq	r7, r0, r0, lsl #10
     e54:	fb010200 	blx	4165e <__Stack_Size+0x4125e>
     e58:	01000d0e 	tsteq	r0, lr, lsl #26
     e5c:	00010101 	andeq	r0, r1, r1, lsl #2
     e60:	00010000 	andeq	r0, r1, r0
     e64:	74730100 	ldrbtvc	r0, [r3], #-256
     e68:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     e6c:	5f783031 	svcpl	0x00783031
     e70:	2f62696c 	svccs	0x0062696c
     e74:	00637273 	rsbeq	r7, r3, r3, ror r2
     e78:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e7c:	30316632 	eorscc	r6, r1, r2, lsr r6
     e80:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     e84:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     e88:	73000063 	movwvc	r0, #99	; 0x63
     e8c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     e90:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     e94:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     e98:	6b636974 	blvs	18db470 <__Stack_Size+0x18db070>
     e9c:	0100632e 	tsteq	r0, lr, lsr #6
     ea0:	74730000 	ldrbtvc	r0, [r3]
     ea4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ea8:	5f783031 	svcpl	0x00783031
     eac:	65707974 	ldrbvs	r7, [r0, #-2420]!
     eb0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     eb4:	74730000 	ldrbtvc	r0, [r3]
     eb8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ebc:	5f783031 	svcpl	0x00783031
     ec0:	2e70616d 	rpwcssz	f6, f0, #5.0
     ec4:	00020068 	andeq	r0, r2, r8, rrx
     ec8:	05000000 	streq	r0, [r0]
     ecc:	0048b802 	subeq	fp, r8, r2, lsl #16
     ed0:	012b0308 	teqeq	fp, r8, lsl #6
     ed4:	5a4e3016 	bpl	138cf34 <__Stack_Size+0x138cb34>
     ed8:	163c0b03 	ldrtne	r0, [ip], -r3, lsl #22
     edc:	4a0e032f 	bmi	381ba0 <__Stack_Size+0x3817a0>
     ee0:	3e4c3016 	mcrcc	0, 2, r3, cr12, cr6, {0}
     ee4:	0b033e6a 	bleq	d0894 <__Stack_Size+0xd0494>
     ee8:	5c22164a 	stcpl	6, cr1, [r2], #-296
     eec:	3c0a035a 	stccc	3, cr0, [sl], {90}
     ef0:	0e032f13 	mcreq	15, 0, r2, cr3, cr3, {0}
     ef4:	010a034a 	tsteq	sl, sl, asr #6
     ef8:	032e7603 	teqeq	lr, #3145728	; 0x300000
     efc:	7822200a 	stmdavc	r2!, {r1, r3, sp}
     f00:	02580c03 	subseq	r0, r8, #768	; 0x300
     f04:	01010004 	tsteq	r1, r4
     f08:	000005eb 	andeq	r0, r0, fp, ror #11
     f0c:	00840002 	addeq	r0, r4, r2
     f10:	01020000 	tsteq	r2, r0
     f14:	000d0efb 	strdeq	r0, [sp], -fp
     f18:	01010101 	tsteq	r1, r1, lsl #2
     f1c:	01000000 	tsteq	r0, r0
     f20:	73010000 	movwvc	r0, #4096	; 0x1000
     f24:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     f28:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f2c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     f30:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     f34:	6d747300 	ldclvs	3, cr7, [r4]
     f38:	31663233 	cmncc	r6, r3, lsr r2
     f3c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     f40:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     f44:	0000636e 	andeq	r6, r0, lr, ror #6
     f48:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f4c:	30316632 	eorscc	r6, r1, r2, lsr r6
     f50:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f54:	00632e6d 	rsbeq	r2, r3, sp, ror #28
     f58:	73000001 	movwvc	r0, #1	; 0x1
     f5c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     f60:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f64:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     f68:	00682e65 	rsbeq	r2, r8, r5, ror #28
     f6c:	73000002 	movwvc	r0, #2	; 0x2
     f70:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     f74:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f78:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     f7c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f80:	74730000 	ldrbtvc	r0, [r3]
     f84:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f88:	5f783031 	svcpl	0x00783031
     f8c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
     f90:	00020068 	andeq	r0, r2, r8, rrx
     f94:	05000000 	streq	r0, [r0]
     f98:	00495c02 	subeq	r5, r9, r2, lsl #24
     f9c:	01c60308 	biceq	r0, r6, r8, lsl #6
     fa0:	79031901 	stmdbvc	r3, {r0, r8, fp, ip}
     fa4:	033d2720 	teqeq	sp, #8388608	; 0x800000
     fa8:	3f285878 	svccc	0x00285878
     fac:	20780328 	rsbscs	r0, r8, r8, lsr #6
     fb0:	20720323 	rsbscs	r0, r2, r3, lsr #6
     fb4:	23200e03 	teqcs	r0, #48	; 0x30
     fb8:	033ea13e 	teqeq	lr, #-2147483633	; 0x8000000f
     fbc:	0a03660f 	beq	da800 <__Stack_Size+0xda400>
     fc0:	20760301 	rsbscs	r0, r6, r1, lsl #6
     fc4:	5b200a03 	blpl	8037d8 <__Stack_Size+0x8033d8>
     fc8:	20700323 	rsbscs	r0, r0, r3, lsr #6
     fcc:	23201003 	teqcs	r0, #3	; 0x3
     fd0:	03200c03 	teqeq	r0, #768	; 0x300
     fd4:	0c032e74 	stceq	14, cr2, [r3], {116}
     fd8:	1d312b20 	vldmdbne	r1!, {d2-d17}
     fdc:	31261d23 	teqcc	r6, r3, lsr #26
     fe0:	032e7403 	teqeq	lr, #50331648	; 0x3000000
     fe4:	03222e0c 	teqeq	r2, #192	; 0xc0
     fe8:	27036659 	smlsdcs	r3, r9, r6, r6
     fec:	4a590320 	bmi	1641c74 <__Stack_Size+0x1641874>
     ff0:	28202703 	stmdacs	r0!, {r0, r1, r8, r9, sl, sp}
     ff4:	233f2b4d 	teqcs	pc, #78848	; 0x13400
     ff8:	352a324d 	strcc	r3, [sl, #-589]!
     ffc:	03313147 	teqeq	r1, #-1073741807	; 0xc0000011
    1000:	034d2e54 	movteq	r2, #56916	; 0xde54
    1004:	2323202c 	teqcs	r3, #44	; 0x2c
    1008:	740f0321 	strvc	r0, [pc], #801	; 1010 <__Stack_Size+0xc10>
    100c:	03010a03 	movweq	r0, #6659	; 0x1a03
    1010:	0a032076 	beq	c91f0 <__Stack_Size+0xc8df0>
    1014:	03235b20 	teqeq	r3, #32768	; 0x8000
    1018:	7403200c 	strvc	r2, [r3], #-12
    101c:	0903232e 	stmdbeq	r3, {r1, r2, r3, r5, r8, r9, sp}
    1020:	20770320 	rsbscs	r0, r7, r0, lsr #6
    1024:	1d200c03 	stcne	12, cr0, [r0, #-12]!
    1028:	231d3123 	tstcs	sp, #-1073741816	; 0xc0000008
    102c:	2074033f 	rsbscs	r0, r4, pc, lsr r3
    1030:	22200c03 	eorcs	r0, r0, #768	; 0x300
    1034:	03665903 	cmneq	r6, #49152	; 0xc000
    1038:	59032027 	stmdbpl	r3, {r0, r1, r2, r5, sp}
    103c:	2e27034a 	cdpcs	3, 2, cr0, cr7, cr10, {2}
    1040:	3f2b4d28 	svccc	0x002b4d28
    1044:	2b5f4d31 	blcs	17d4510 <__Stack_Size+0x17d4110>
    1048:	232b314d 	teqcs	fp, #1073741843	; 0x40000013
    104c:	4d3c5403 	cfldrsmi	mvf5, [ip, #-12]!
    1050:	233c2d03 	teqcs	ip, #192	; 0xc0
    1054:	0f032123 	svceq	0x00032123
    1058:	010a0374 	tsteq	sl, r4, ror r3
    105c:	03207603 	teqeq	r0, #3145728	; 0x300000
    1060:	235b200a 	cmpcs	fp, #10	; 0xa
    1064:	03200c03 	teqeq	r0, #768	; 0x300
    1068:	03232e74 	teqeq	r3, #1856	; 0x740
    106c:	77032009 	strvc	r2, [r3, -r9]
    1070:	200c0320 	andcs	r0, ip, r0, lsr #6
    1074:	1d31231d 	ldcne	3, cr2, [r1, #-116]!
    1078:	74033f23 	strvc	r3, [r3], #-3875
    107c:	200c0320 	andcs	r0, ip, r0, lsr #6
    1080:	66590322 	ldrbvs	r0, [r9], -r2, lsr #6
    1084:	03202703 	teqeq	r0, #786432	; 0xc0000
    1088:	27034a59 	smlsdcs	r3, r9, sl, r4
    108c:	2b4d282e 	blcs	134b14c <__Stack_Size+0x134ad4c>
    1090:	5f4d313f 	svcpl	0x004d313f
    1094:	2b314d2b 	blcs	c54548 <__Stack_Size+0xc54148>
    1098:	3c540323 	mrrccc	3, 2, r0, r4, cr3
    109c:	202d034d 	eorcs	r0, sp, sp, asr #6
    10a0:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    10a4:	0a03740f 	beq	de0e8 <__Stack_Size+0xddce8>
    10a8:	20760301 	rsbscs	r0, r6, r1, lsl #6
    10ac:	5b200a03 	blpl	8038c0 <__Stack_Size+0x8034c0>
    10b0:	03207303 	teqeq	r0, #201326592	; 0xc000000
    10b4:	0331200d 	teqeq	r1, #13	; 0xd
    10b8:	6e032012 	mcrvs	0, 0, r2, cr3, cr2, {0}
    10bc:	03263120 	teqeq	r6, #8	; 0x8
    10c0:	1203207a 	andne	r2, r3, #122	; 0x7a
    10c4:	207a0320 	rsbscs	r0, sl, r0, lsr #6
    10c8:	251b3026 	ldrcs	r3, [fp, #-38]
    10cc:	03905903 	orrseq	r5, r0, #49152	; 0xc000
    10d0:	31252e27 	teqcc	r5, r7, lsr #28
    10d4:	6703231d 	smladvs	r3, sp, r3, r2
    10d8:	033f4d4a 	teqeq	pc, #4736	; 0x1280
    10dc:	03312017 	teqeq	r1, #23	; 0x17
    10e0:	314d2066 	cmpcc	sp, r6, rrx
    10e4:	1703231d 	smladne	r3, sp, r3, r2
    10e8:	0f03213c 	svceq	0x0003213c
    10ec:	01090374 	tsteq	r9, r4, ror r3
    10f0:	20207703 	eorcs	r7, r0, r3, lsl #14
    10f4:	032e0903 	teqeq	lr, #49152	; 0xc000
    10f8:	032013a0 	teqeq	r0, #-2147483646	; 0x80000002
    10fc:	03206ce3 	teqeq	r0, #58112	; 0xe300
    1100:	0320139d 	teqeq	r0, #1946157058	; 0x74000002
    1104:	034a6ce3 	movteq	r6, #44259	; 0xace3
    1108:	223c139d 	eorscs	r1, ip, #1946157058	; 0x74000002
    110c:	2b4d2421 	blcs	134a198 <__Stack_Size+0x1349d98>
    1110:	21231d31 	teqcs	r3, r1, lsr sp
    1114:	2123322a 	teqcs	r3, sl, lsr #4
    1118:	207cef03 	rsbscs	lr, ip, r3, lsl #30
    111c:	206fea03 	rsbcs	lr, pc, r3, lsl #20
    1120:	20109603 	andscs	r9, r0, r3, lsl #12
    1124:	6fe9035b 	svcvs	0x00e9035b
    1128:	13c4034a 	bicne	r0, r4, #671088641	; 0x28000001
    112c:	6cbf032e 	ldcvs	3, cr0, [pc], #184
    1130:	13c10320 	bicne	r0, r1, #-2147483648	; 0x80000000
    1134:	6cbf032e 	ldcvs	3, cr0, [pc], #184
    1138:	13c1034a 	bicne	r0, r1, #671088641	; 0x28000001
    113c:	2421222e 	strtcs	r2, [r1], #-558
    1140:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    1144:	1b331b26 	blne	cc7de4 <__Stack_Size+0xcc79e4>
    1148:	1c322a25 	ldcne	10, cr2, [r2], #-148
    114c:	03213124 	teqeq	r1, #9	; 0x9
    1150:	03207cdb 	teqeq	r0, #56064	; 0xdb00
    1154:	03206fd8 	teqeq	r0, #864	; 0x360
    1158:	5b2010a8 	blpl	805400 <__Stack_Size+0x805000>
    115c:	746fd703 	strbtvc	sp, [pc], #1795	; 1164 <__Stack_Size+0xd64>
    1160:	6613ea03 	ldrvs	lr, [r3], -r3, lsl #20
    1164:	32252168 	eorcc	r2, r5, #26	; 0x1a
    1168:	241c242a 	ldrcs	r2, [ip], #-1066
    116c:	242a321c 	strtcs	r3, [sl], #-540
    1170:	2131241c 	teqcs	r1, ip, lsl r4
    1174:	207cc803 	rsbscs	ip, ip, r3, lsl #16
    1178:	206fc603 	rsbcs	ip, pc, r3, lsl #12
    117c:	2010ba03 	andscs	fp, r0, r3, lsl #20
    1180:	03d4035b 	bicseq	r0, r4, #1811939329	; 0x6c000001
    1184:	2521684a 	strcs	r6, [r1, #-2122]!
    1188:	1c242a40 	stcne	10, cr2, [r4], #-256
    118c:	2a241c32 	bcs	90825c <__Stack_Size+0x907e5c>
    1190:	31241c32 	teqcc	r4, r2, lsr ip
    1194:	7cb50321 	ldcvc	3, cr0, [r5], #132
    1198:	6fb40320 	svcvs	0x00b40320
    119c:	10cc0320 	sbcne	r0, ip, r0, lsr #6
    11a0:	b3035b20 	movwlt	r5, #15136	; 0x3b20
    11a4:	1003666f 	andne	r6, r3, pc, ror #12
    11a8:	2e1b0320 	cdpcs	3, 1, cr0, cr11, cr0, {1}
    11ac:	032e6d03 	teqeq	lr, #192	; 0xc0
    11b0:	7603200a 	strvc	r2, [r3], -sl
    11b4:	4a0a0320 	bmi	281e3c <__Stack_Size+0x281a3c>
    11b8:	03660903 	cmneq	r6, #49152	; 0xc000
    11bc:	682e12cd 	stmdavs	lr!, {r0, r2, r3, r6, r7, r9, ip}
    11c0:	2b692421 	blcs	1a4a24c <__Stack_Size+0x1a49e4c>
    11c4:	21231d23 	teqcs	r3, r3, lsr #26
    11c8:	ef03213f 	svc	0x0003213f
    11cc:	bc03207c 	stclt	0, cr2, [r3], {124}
    11d0:	c4032070 	strgt	r2, [r3], #-112
    11d4:	035b2e0f 	cmpeq	fp, #240	; 0xf0
    11d8:	684a03ad 	stmdavs	sl, {r0, r2, r3, r5, r7, r8, r9}^
    11dc:	03422421 	movteq	r2, #9249	; 0x2421
    11e0:	1b262e7a 	blne	98cbd0 <__Stack_Size+0x98c7d0>
    11e4:	2a251b33 	bcs	947eb8 <__Stack_Size+0x947ab8>
    11e8:	03213132 	teqeq	r1, #-2147483636	; 0x8000000c
    11ec:	69207cdb 	stmdbvs	r0!, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr}
    11f0:	66039103 	strvs	r9, [r3], -r3, lsl #2
    11f4:	42242168 	eormi	r2, r4, #26	; 0x1a
    11f8:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    11fc:	251b331b 	ldrcs	r3, [fp, #-795]
    1200:	241c322a 	ldrcs	r3, [ip], #-554
    1204:	db032131 	blle	c96d0 <__Stack_Size+0xc92d0>
    1208:	af03207c 	svcge	0x0003207c
    120c:	d1032070 	tstle	r3, r0, ror r0
    1210:	035b2e0f 	cmpeq	fp, #240	; 0xf0
    1214:	686602e3 	stmdavs	r6!, {r0, r1, r5, r6, r7, r9}^
    1218:	2a402421 	bcs	100a2a4 <__Stack_Size+0x1009ea4>
    121c:	1c321c24 	ldcne	12, cr1, [r2], #-144
    1220:	23242a24 	teqcs	r4, #147456	; 0x24000
    1224:	7cef0321 	stclvc	3, cr0, [pc], #132
    1228:	d0036920 	andle	r6, r3, r0, lsr #18
    122c:	0e034a70 	mcreq	10, 0, r4, cr3, cr0, {3}
    1230:	010d032e 	tsteq	sp, lr, lsr #6
    1234:	2e0b03f7 	mcrcs	3, 0, r0, cr11, cr7, {7}
    1238:	213d3d14 	teqcs	sp, r4, lsl sp
    123c:	0b032f21 	bleq	ccec8 <__Stack_Size+0xccac8>
    1240:	213d142e 	teqcs	sp, lr, lsr #8
    1244:	21212121 	teqcs	r1, r1, lsr #2
    1248:	0b032121 	bleq	c96d4 <__Stack_Size+0xc92d4>
    124c:	213d142e 	teqcs	sp, lr, lsr #8
    1250:	03213d3d 	teqeq	r1, #3904	; 0xf40
    1254:	3d14200b 	ldccc	0, cr2, [r4, #-44]
    1258:	21212121 	teqcs	r1, r1, lsr #2
    125c:	0c032121 	stfeqs	f2, [r3], {33}
    1260:	5d231720 	stcpl	7, cr1, [r3, #-128]!
    1264:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    1268:	686b2317 	stmdavs	fp!, {r0, r1, r2, r4, r8, r9, sp}^
    126c:	19201703 	stmdbne	r0!, {r0, r1, r8, r9, sl, ip}
    1270:	035a5d23 	cmpeq	sl, #2240	; 0x8c0
    1274:	21192012 	tstcs	r9, r2, lsl r0
    1278:	19201703 	stmdbne	r0!, {r0, r1, r8, r9, sl, ip}
    127c:	2015033d 	andscs	r0, r5, sp, lsr r3
    1280:	5a5d2319 	bpl	1749eec <__Stack_Size+0x1749aec>
    1284:	17200b03 	strne	r0, [r0, -r3, lsl #22]!
    1288:	2e100367 	cdpcs	3, 1, cr0, cr0, cr7, {3}
    128c:	01029203 	tsteq	r2, r3, lsl #4
    1290:	03234d23 	teqeq	r3, #2240	; 0x8c0
    1294:	59207dee 	stmdbpl	r0!, {r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr}
    1298:	202e1603 	eorcs	r1, lr, r3, lsl #12
    129c:	20780328 	rsbscs	r0, r8, r8, lsr #6
    12a0:	0fea0336 	svceq	0x00ea0336
    12a4:	24216820 	strtcs	r6, [r1], #-2080
    12a8:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
    12ac:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    12b0:	2a331b26 	bcs	cc7f50 <__Stack_Size+0xcc7b50>
    12b4:	03242a32 	teqeq	r4, #204800	; 0x32000
    12b8:	21682e45 	cmncs	r8, r5, asr #28
    12bc:	242a4024 	strtcs	r4, [sl], #-36
    12c0:	321c321c 	andscc	r3, ip, #-1073741823	; 0xc0000001
    12c4:	2123242a 	teqcs	r3, sl, lsr #8
    12c8:	20729f03 	rsbscs	r9, r2, r3, lsl #30
    12cc:	03314d23 	teqeq	r1, #2240	; 0x8c0
    12d0:	59207e9a 	stmdbpl	r0!, {r1, r3, r4, r7, r9, sl, fp, ip, sp, lr}
    12d4:	032e1803 	teqeq	lr, #196608	; 0x30000
    12d8:	340100df 	strcc	r0, [r1], #-223
    12dc:	7fa50385 	svcvc	0x00a50385
    12e0:	314e2520 	cmpcc	lr, r0, lsr #10
    12e4:	20180321 	andscs	r0, r8, r1, lsr #6
    12e8:	34012d03 	strcc	r2, [r1], #-3331
    12ec:	20550385 	subscs	r0, r5, r5, lsl #7
    12f0:	2e180359 	mrccs	3, 0, r0, cr8, cr9, {2}
    12f4:	34010903 	strcc	r0, [r1], #-2307
    12f8:	11032185 	smlabbne	r3, r5, r1, r2
    12fc:	21231820 	teqcs	r3, r0, lsr #16
    1300:	192e1203 	stmdbne	lr!, {r0, r1, r9, ip}
    1304:	21234d23 	teqcs	r3, r3, lsr #26
    1308:	1a201503 	bne	80671c <__Stack_Size+0x80631c>
    130c:	21234d23 	teqcs	r3, r3, lsr #26
    1310:	03201c03 	teqeq	r0, #768	; 0x300
    1314:	7403010c 	strvc	r0, [r3], #-268
    1318:	200f032e 	andcs	r0, pc, lr, lsr #6
    131c:	29332723 	ldmdbcs	r3!, {r0, r1, r5, r8, r9, sl, sp}
    1320:	20770333 	rsbscs	r0, r7, r3, lsr r3
    1324:	77032532 	smladxvc	r3, r2, r5, r2
    1328:	03253220 	teqeq	r5, #2	; 0x2
    132c:	32332077 	eorscc	r2, r3, #119	; 0x77
    1330:	322e7803 	eorcc	r7, lr, #196608	; 0x30000
    1334:	23232332 	teqcs	r3, #-939524096	; 0xc8000000
    1338:	2e110321 	cdpcs	3, 1, cr0, cr1, cr1, {1}
    133c:	234d2319 	movtcs	r2, #54041	; 0xd319
    1340:	20110321 	andscs	r0, r1, r1, lsr #6
    1344:	3f4d2319 	svccc	0x004d2319
    1348:	20110321 	andscs	r0, r1, r1, lsr #6
    134c:	234d2319 	movtcs	r2, #54041	; 0xd319
    1350:	20110321 	andscs	r0, r1, r1, lsr #6
    1354:	3f4d2318 	svccc	0x004d2318
    1358:	200d0321 	andcs	r0, sp, r1, lsr #6
    135c:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1360:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
    1364:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1368:	23172e0d 	tstcs	r7, #208	; 0xd0
    136c:	0d03685d 	stceq	8, cr6, [r3, #-372]
    1370:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1374:	2e100368 	cdpcs	3, 1, cr0, cr0, cr8, {3}
    1378:	234d2319 	movtcs	r2, #54041	; 0xd319
    137c:	20100321 	andscs	r0, r0, r1, lsr #6
    1380:	3f4d2319 	svccc	0x004d2319
    1384:	20100321 	andscs	r0, r0, r1, lsr #6
    1388:	234d2319 	movtcs	r2, #54041	; 0xd319
    138c:	20100321 	andscs	r0, r0, r1, lsr #6
    1390:	3f4d2319 	svccc	0x004d2319
    1394:	200f0321 	andcs	r0, pc, r1, lsr #6
    1398:	234d231a 	movtcs	r2, #54042	; 0xd31a
    139c:	200f0321 	andcs	r0, pc, r1, lsr #6
    13a0:	3f4d231a 	svccc	0x004d231a
    13a4:	200f0321 	andcs	r0, pc, r1, lsr #6
    13a8:	234d231a 	movtcs	r2, #54042	; 0xd31a
    13ac:	200f0321 	andcs	r0, pc, r1, lsr #6
    13b0:	3f4d231a 	svccc	0x004d231a
    13b4:	200f0321 	andcs	r0, pc, r1, lsr #6
    13b8:	234d2319 	movtcs	r2, #54041	; 0xd319
    13bc:	200f0321 	andcs	r0, pc, r1, lsr #6
    13c0:	3f312319 	svccc	0x00312319
    13c4:	200f0321 	andcs	r0, pc, r1, lsr #6
    13c8:	234d2319 	movtcs	r2, #54041	; 0xd319
    13cc:	200f0321 	andcs	r0, pc, r1, lsr #6
    13d0:	3f312319 	svccc	0x00312319
    13d4:	200f0321 	andcs	r0, pc, r1, lsr #6
    13d8:	234b2319 	movtcs	r2, #45849	; 0xb319
    13dc:	200e0321 	andcs	r0, lr, r1, lsr #6
    13e0:	234b2319 	movtcs	r2, #45849	; 0xb319
    13e4:	200f0321 	andcs	r0, pc, r1, lsr #6
    13e8:	3f4b2319 	svccc	0x004b2319
    13ec:	200e0321 	andcs	r0, lr, r1, lsr #6
    13f0:	3f4b2319 	svccc	0x004b2319
    13f4:	200f0321 	andcs	r0, pc, r1, lsr #6
    13f8:	3f4b2319 	svccc	0x004b2319
    13fc:	200e0321 	andcs	r0, lr, r1, lsr #6
    1400:	3f4b2319 	svccc	0x004b2319
    1404:	200f0321 	andcs	r0, pc, r1, lsr #6
    1408:	3f4b2319 	svccc	0x004b2319
    140c:	20130321 	andscs	r0, r3, r1, lsr #6
    1410:	851d3119 	ldrhi	r3, [sp, #-281]
    1414:	2011034b 	andscs	r0, r1, fp, asr #6
    1418:	851d3119 	ldrhi	r3, [sp, #-281]
    141c:	201d034b 	andscs	r0, sp, fp, asr #6
    1420:	2e790319 	mrccs	3, 3, r0, cr9, cr9, {0}
    1424:	20790327 	rsbscs	r0, r9, r7, lsr #6
    1428:	77033e27 	strvc	r3, [r3, -r7, lsr #28]
    142c:	23222782 	teqcs	r2, #34078720	; 0x2080000
    1430:	68af5e93 	stmiavs	pc!, {r0, r1, r4, r7, r9, sl, fp, ip, lr}
    1434:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
    1438:	03685d23 	cmneq	r8, #2240	; 0x8c0
    143c:	23172e0e 	tstcs	r7, #224	; 0xe0
    1440:	0c03685d 	stceq	8, cr6, [r3], {93}
    1444:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1448:	2e0e0368 	cdpcs	3, 0, cr0, cr14, cr8, {3}
    144c:	034b6918 	movteq	r6, #47384	; 0xb918
    1450:	69192e17 	ldmdbvs	r9, {r0, r1, r2, r4, r9, sl, fp, sp}
    1454:	2e11034b 	cdpcs	3, 1, cr0, cr1, cr11, {2}
    1458:	034b6918 	movteq	r6, #47384	; 0xb918
    145c:	69182e10 	ldmdbvs	r8, {r4, r9, sl, fp, sp}
    1460:	2e0b034b 	cdpcs	3, 0, cr0, cr11, cr11, {2}
    1464:	0b032117 	bleq	c98c8 <__Stack_Size+0xc94c8>
    1468:	03211720 	teqeq	r1, #8388608	; 0x800000
    146c:	2117200c 	tstcs	r7, ip
    1470:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    1474:	200c0321 	andcs	r0, ip, r1, lsr #6
    1478:	0c032117 	stfeqs	f2, [r3], {23}
    147c:	032f1720 	teqeq	pc, #8388608	; 0x800000
    1480:	69182e12 	ldmdbvs	r8, {r1, r4, r9, sl, fp, sp}
    1484:	2e12034b 	cdpcs	3, 1, cr0, cr2, cr11, {2}
    1488:	03676918 	cmneq	r7, #393216	; 0x60000
    148c:	69182e12 	ldmdbvs	r8, {r1, r4, r9, sl, fp, sp}
    1490:	2e12034b 	cdpcs	3, 1, cr0, cr2, cr11, {2}
    1494:	03676918 	cmneq	r7, #393216	; 0x60000
    1498:	3f182e10 	svccc	0x00182e10
    149c:	200a034b 	andcs	r0, sl, fp, asr #6
    14a0:	0b032f17 	bleq	cd104 <__Stack_Size+0xccd04>
    14a4:	032f172e 	teqeq	pc, #12058624	; 0xb80000
    14a8:	2f172e0b 	svccs	0x00172e0b
    14ac:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    14b0:	200a033d 	andcs	r0, sl, sp, lsr r3
    14b4:	0a032f17 	beq	cd118 <__Stack_Size+0xccd18>
    14b8:	032f172e 	teqeq	pc, #12058624	; 0xb80000
    14bc:	031a2e18 	tsteq	sl, #384	; 0x180
    14c0:	18035809 	stmdane	r3, {r0, r3, fp, ip, lr}
    14c4:	034b1820 	movteq	r1, #47136	; 0xb820
    14c8:	09032e15 	stmdbeq	r3, {r0, r2, r4, r9, sl, fp, sp}
    14cc:	03222201 	teqeq	r2, #268435456	; 0x10000000
    14d0:	15039009 	strne	r9, [r3, #-9]
    14d4:	034b1820 	movteq	r1, #47136	; 0xb820
    14d8:	242e69b2 	strtcs	r6, [lr], #-2482
    14dc:	241c241c 	ldrcs	r2, [ip], #-1052
    14e0:	4059d908 	subsmi	sp, r9, r8, lsl #18
    14e4:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    14e8:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    14ec:	5c4b324b 	sfmpl	f3, 2, [fp], {75}
    14f0:	09025e59 	stmdbeq	r2, {r0, r3, r4, r6, r9, sl, fp, ip, lr}
    14f4:	fa010100 	blx	418fc <__Stack_Size+0x414fc>
    14f8:	02000001 	andeq	r0, r0, #1	; 0x1
    14fc:	00009b00 	andeq	r9, r0, r0, lsl #22
    1500:	fb010200 	blx	41d0a <__Stack_Size+0x4190a>
    1504:	01000d0e 	tsteq	r0, lr, lsl #26
    1508:	00010101 	andeq	r0, r1, r1, lsl #2
    150c:	00010000 	andeq	r0, r1, r0
    1510:	74730100 	ldrbtvc	r0, [r3], #-256
    1514:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1518:	5f783031 	svcpl	0x00783031
    151c:	2f62696c 	svccs	0x0062696c
    1520:	00637273 	rsbeq	r7, r3, r3, ror r2
    1524:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1528:	30316632 	eorscc	r6, r1, r2, lsr r6
    152c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1530:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1534:	73000063 	movwvc	r0, #99	; 0x63
    1538:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    153c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1540:	6173755f 	cmnvs	r3, pc, asr r5
    1544:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    1548:	00000100 	andeq	r0, r0, r0, lsl #2
    154c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1550:	30316632 	eorscc	r6, r1, r2, lsr r6
    1554:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1558:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    155c:	00000200 	andeq	r0, r0, r0, lsl #4
    1560:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1564:	30316632 	eorscc	r6, r1, r2, lsr r6
    1568:	616d5f78 	smcvs	54776
    156c:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1570:	73000002 	movwvc	r0, #2	; 0x2
    1574:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1578:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    157c:	6173755f 	cmnvs	r3, pc, asr r5
    1580:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
    1584:	00000200 	andeq	r0, r0, r0, lsl #4
    1588:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    158c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1590:	63725f78 	cmnvs	r2, #480	; 0x1e0
    1594:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1598:	00000002 	andeq	r0, r0, r2
    159c:	e4020500 	str	r0, [r2], #-1280
    15a0:	03080056 	movweq	r0, #32854	; 0x8056
    15a4:	140101e8 	strne	r0, [r1], #-488
    15a8:	21213d3d 	teqcs	r1, sp, lsr sp
    15ac:	0f033d3d 	svceq	0x00033d3d
    15b0:	0118032e 	tsteq	r8, lr, lsr #6
    15b4:	033c7303 	teqeq	ip, #201326592	; 0xc000000
    15b8:	7503200d 	strvc	r2, [r3, #-13]
    15bc:	2e0b0358 	mcrcs	3, 0, r0, cr11, cr8, {2}
    15c0:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    15c4:	7503200b 	strvc	r2, [r3, #-11]
    15c8:	200b0320 	andcs	r0, fp, r0, lsr #6
    15cc:	200b033d 	andcs	r0, fp, sp, lsr r3
    15d0:	21213d14 	teqcs	r1, r4, lsl sp
    15d4:	2e0e0321 	cdpcs	3, 0, cr0, cr14, cr1, {1}
    15d8:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    15dc:	032e1c03 	teqeq	lr, #768	; 0x300
    15e0:	0341010d 	movteq	r0, #4365	; 0x110d
    15e4:	12033c6e 	andne	r3, r3, #28160	; 0x6e00
    15e8:	6c033020 	stcvs	0, cr3, [r3], {32}
    15ec:	2014032e 	andscs	r0, r4, lr, lsr #6
    15f0:	323e3022 	eorscc	r3, lr, #34	; 0x22
    15f4:	4c402222 	sfmmi	f2, 2, [r0], {34}
    15f8:	183c1303 	ldmdane	ip!, {r0, r1, r8, r9, ip}
    15fc:	035a5e24 	cmpeq	sl, #576	; 0x240
    1600:	6818200d 	ldmdavs	r8, {r0, r2, r3, sp}
    1604:	2e10034b 	cdpcs	3, 1, cr0, cr0, cr11, {2}
    1608:	034b6717 	movteq	r6, #46871	; 0xb717
    160c:	23172e0e 	tstcs	r7, #224	; 0xe0
    1610:	1103685d 	tstne	r3, sp, asr r8
    1614:	4b67172e 	blmi	19c72d4 <__Stack_Size+0x19c6ed4>
    1618:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    161c:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1620:	3d182e0d 	ldccc	14, cr2, [r8, #-52]
    1624:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    1628:	200c033d 	andcs	r0, ip, sp, lsr r3
    162c:	0d035917 	stceq	9, cr5, [r3, #-92]
    1630:	593e1720 	ldmdbpl	lr!, {r5, r8, r9, sl, ip}
    1634:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    1638:	0e034b4c 	fnmacdeq	d4, d3, d12
    163c:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1640:	2e0e0368 	cdpcs	3, 0, cr0, cr14, cr8, {3}
    1644:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1648:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    164c:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1650:	67172e10 	undefined
    1654:	2e0e034b 	cdpcs	3, 0, cr0, cr14, cr11, {2}
    1658:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    165c:	1a2e1903 	bne	b87a70 <__Stack_Size+0xb87670>
    1660:	03580903 	cmpeq	r8, #49152	; 0xc000
    1664:	4b182023 	blmi	6096f8 <__Stack_Size+0x6092f8>
    1668:	032e1a03 	teqeq	lr, #12288	; 0x3000
    166c:	5a41010a 	bpl	1041a9c <__Stack_Size+0x104169c>
    1670:	30242c30 	eorcc	r2, r4, r0, lsr ip
    1674:	303d4f32 	eorscc	r4, sp, r2, lsr pc
    1678:	039e0a03 	orrseq	r0, lr, #12288	; 0x3000
    167c:	0b032e23 	bleq	ccf10 <__Stack_Size+0xccb10>
    1680:	a6037501 	strge	r7, [r3], -r1, lsl #10
    1684:	15032079 	strne	r2, [r3, #-121]
    1688:	20090301 	andcs	r0, r9, r1, lsl #6
    168c:	51207903 	teqpl	r0, r3, lsl #18
    1690:	205f0331 	subscs	r0, pc, r1, lsr r3
    1694:	03202d03 	teqeq	r0, #192	; 0xc0
    1698:	2d032053 	stccs	0, cr2, [r3, #-332]
    169c:	20760320 	rsbscs	r0, r6, r0, lsr #6
    16a0:	032e0a03 	teqeq	lr, #12288	; 0x3000
    16a4:	0a032e76 	beq	cd084 <__Stack_Size+0xccc84>
    16a8:	2076032e 	rsbscs	r0, r6, lr, lsr #6
    16ac:	3f2e0a03 	svccc	0x002e0a03
    16b0:	03200903 	teqeq	r0, #49152	; 0xc000
    16b4:	4e032079 	mcrmi	0, 0, r2, cr3, cr9, {3}
    16b8:	2039034a 	eorscs	r0, r9, sl, asr #6
    16bc:	03204703 	teqeq	r0, #786432	; 0xc0000
    16c0:	47032039 	smladxmi	r3, r9, r0, r2
    16c4:	20120320 	andscs	r0, r2, r0, lsr #6
    16c8:	3d202b03 	fstmdbxcc	r0!, {d2}
    16cc:	03200b03 	teqeq	r0, #3072	; 0xc00
    16d0:	32222075 	eorcc	r2, r2, #117	; 0x75
    16d4:	1c328324 	ldcne	3, cr8, [r2], #-144
    16d8:	034b9332 	movteq	r9, #45874	; 0xb332
    16dc:	24667efd 	strbtcs	r7, [r6], #-3837
    16e0:	241c241c 	ldrcs	r2, [ip], #-1052
    16e4:	6a592308 	bvs	164a30c <__Stack_Size+0x1649f0c>
    16e8:	40594059 	subsmi	r4, r9, r9, asr r0
    16ec:	5e594059 	mrcpl	0, 2, r4, cr9, cr9, {2}
    16f0:	01000602 	tsteq	r0, r2, lsl #12
    16f4:	0000a001 	andeq	sl, r0, r1
    16f8:	39000200 	stmdbcc	r0, {r9}
    16fc:	02000000 	andeq	r0, r0, #0	; 0x0
    1700:	0d0efb01 	vstreq	d15, [lr, #-4]
    1704:	01010100 	tsteq	r1, r0, lsl #2
    1708:	00000001 	andeq	r0, r0, r1
    170c:	01000001 	tsteq	r0, r1
    1710:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1714:	30316632 	eorscc	r6, r1, r2, lsr r6
    1718:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    171c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1720:	63000063 	movwvs	r0, #99	; 0x63
    1724:	6574726f 	ldrbvs	r7, [r4, #-623]!
    1728:	5f336d78 	svcpl	0x00336d78
    172c:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    1730:	00732e6f 	rsbseq	r2, r3, pc, ror #28
    1734:	00000001 	andeq	r0, r0, r1
    1738:	a0020500 	andge	r0, r2, r0, lsl #10
    173c:	0308005a 	movweq	r0, #32858	; 0x805a
    1740:	03210134 	teqeq	r1, #13	; 0xd
    1744:	0321200b 	teqeq	r1, #11	; 0xb
    1748:	0321200b 	teqeq	r1, #11	; 0xb
    174c:	032f200b 	teqeq	pc, #11	; 0xb
    1750:	032f200b 	teqeq	pc, #11	; 0xb
    1754:	032f200b 	teqeq	pc, #11	; 0xb
    1758:	0321200b 	teqeq	r1, #11	; 0xb
    175c:	032f200b 	teqeq	pc, #11	; 0xb
    1760:	2f2f200b 	svccs	0x002f200b
    1764:	2f200a03 	svccs	0x00200a03
    1768:	2f200b03 	svccs	0x00200b03
    176c:	2f200b03 	svccs	0x00200b03
    1770:	2f200b03 	svccs	0x00200b03
    1774:	21200a03 	teqcs	r0, r3, lsl #20
    1778:	21200b03 	teqcs	r0, r3, lsl #22
    177c:	21200b03 	teqcs	r0, r3, lsl #22
    1780:	21200b03 	teqcs	r0, r3, lsl #22
    1784:	2f200b03 	svccs	0x00200b03
    1788:	2f200b03 	svccs	0x00200b03
    178c:	21200a03 	teqcs	r0, r3, lsl #20
    1790:	21200b03 	teqcs	r0, r3, lsl #22
    1794:	01000102 	tsteq	r0, r2, lsl #2
    1798:	00005a01 	andeq	r5, r0, r1, lsl #20
    179c:	3b000200 	blcc	1fa4 <__Stack_Size+0x1ba4>
    17a0:	02000000 	andeq	r0, r0, #0	; 0x0
    17a4:	0d0efb01 	vstreq	d15, [lr, #-4]
    17a8:	01010100 	tsteq	r1, r0, lsl #2
    17ac:	00000001 	andeq	r0, r0, r1
    17b0:	01000001 	tsteq	r0, r1
    17b4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    17b8:	30316632 	eorscc	r6, r1, r2, lsr r6
    17bc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    17c0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    17c4:	73000063 	movwvc	r0, #99	; 0x63
    17c8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    17cc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    17d0:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
    17d4:	2e726f74 	mrccs	15, 3, r6, cr2, cr4, {3}
    17d8:	00010063 	andeq	r0, r1, r3, rrx
    17dc:	05000000 	streq	r0, [r0]
    17e0:	005b1002 	subseq	r1, fp, r2
    17e4:	01910308 	orrseq	r0, r1, r8, lsl #6
    17e8:	3e275801 	cdpcc	8, 2, cr5, cr7, cr1, {0}
    17ec:	48226056 	stmdami	r2!, {r1, r2, r4, r6, sp, lr}
    17f0:	0e022f36 	mcreq	15, 0, r2, cr2, cr6, {1}
    17f4:	70010100 	andvc	r0, r1, r0, lsl #2
    17f8:	02000000 	andeq	r0, r0, #0	; 0x0
    17fc:	00005700 	andeq	r5, r0, r0, lsl #14
    1800:	fb010200 	blx	4200a <__Stack_Size+0x41c0a>
    1804:	01000d0e 	tsteq	r0, lr, lsl #26
    1808:	00010101 	andeq	r0, r1, r1, lsl #2
    180c:	00010000 	andeq	r0, r1, r0
    1810:	2e2e0100 	sufcse	f0, f6, f0
    1814:	2f2e2e2f 	svccs	0x002e2e2f
    1818:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    181c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1820:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1824:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1828:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    182c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1830:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1834:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    1838:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    183c:	61000062 	tstvs	r0, r2, rrx
    1840:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1844:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1848:	61000001 	tstvs	r0, r1
    184c:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1850:	00682e74 	rsbeq	r2, r8, r4, ror lr
    1854:	00000001 	andeq	r0, r0, r1
    1858:	00020500 	andeq	r0, r2, r0, lsl #10
    185c:	03000000 	movweq	r0, #0	; 0x0
    1860:	2d4b013f 	stfcse	f0, [fp, #-252]
    1864:	0602672f 	streq	r6, [r2], -pc, lsr #14
    1868:	eb010100 	bl	41c70 <__Stack_Size+0x41870>
    186c:	02000000 	andeq	r0, r0, #0	; 0x0
    1870:	0000d000 	andeq	sp, r0, r0
    1874:	fb010200 	blx	4207e <__Stack_Size+0x41c7e>
    1878:	01000d0e 	tsteq	r0, lr, lsl #26
    187c:	00010101 	andeq	r0, r1, r1, lsl #2
    1880:	00010000 	andeq	r0, r1, r0
    1884:	2e2e0100 	sufcse	f0, f6, f0
    1888:	2f2e2e2f 	svccs	0x002e2e2f
    188c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1890:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1894:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1898:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    189c:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    18a0:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    18a4:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    18a8:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    18ac:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    18b0:	3a630062 	bcc	18c1a40 <__Stack_Size+0x18c1640>
    18b4:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    18b8:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    18bc:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    18c0:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    18c4:	342d6363 	strtcc	r6, [sp], #-867
    18c8:	302e332e 	eorcc	r3, lr, lr, lsr #6
    18cc:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    18d0:	2f62696c 	svccs	0x0062696c
    18d4:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    18d8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    18dc:	6564756c 	strbvs	r7, [r4, #-1388]!
    18e0:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    18e4:	2f3a6300 	svccs	0x003a6300
    18e8:	616e6977 	smcvs	59031
    18ec:	2f736d72 	svccs	0x00736d72
    18f0:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    18f4:	63672f64 	cmnvs	r7, #400	; 0x190
    18f8:	75622d63 	strbvc	r2, [r2, #-3427]!
    18fc:	2f646c69 	svccs	0x00646c69
    1900:	2f636367 	svccs	0x00636367
    1904:	6c636e69 	stclvs	14, cr6, [r3], #-420
    1908:	00656475 	rsbeq	r6, r5, r5, ror r4
    190c:	69786500 	ldmdbvs	r8!, {r8, sl, sp, lr}^
    1910:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1914:	6c000001 	stcvs	0, cr0, [r0], {1}
    1918:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
    191c:	00020068 	andeq	r0, r2, r8, rrx
    1920:	79745f00 	ldmdbvc	r4!, {r8, r9, sl, fp, ip, lr}^
    1924:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
    1928:	00020068 	andeq	r0, r2, r8, rrx
    192c:	64747300 	ldrbtvs	r7, [r4], #-768
    1930:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1934:	00030068 	andeq	r0, r3, r8, rrx
    1938:	65657200 	strbvs	r7, [r5, #-512]!
    193c:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    1940:	00000200 	andeq	r0, r0, r0, lsl #4
    1944:	02050000 	andeq	r0, r5, #0	; 0x0
    1948:	00000000 	andeq	r0, r0, r0
    194c:	13013b03 	movwne	r3, #6915	; 0x1b03
    1950:	83302f2d 	teqhi	r0, #180	; 0xb4
    1954:	0006024b 	andeq	r0, r6, fp, asr #4
    1958:	00d70101 	sbcseq	r0, r7, r1, lsl #2
    195c:	00020000 	andeq	r0, r2, r0
    1960:	000000d1 	ldrdeq	r0, [r0], -r1
    1964:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1968:	0101000d 	tsteq	r1, sp
    196c:	00000101 	andeq	r0, r0, r1, lsl #2
    1970:	00000100 	andeq	r0, r0, r0, lsl #2
    1974:	2f3a6301 	svccs	0x003a6301
    1978:	616e6977 	smcvs	59031
    197c:	2f736d72 	svccs	0x00736d72
    1980:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1984:	63672f64 	cmnvs	r7, #400	; 0x190
    1988:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    198c:	2f302e33 	svccs	0x00302e33
    1990:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1994:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1998:	2f636269 	svccs	0x00636269
    199c:	6c636e69 	stclvs	14, cr6, [r3], #-420
    19a0:	2f656475 	svccs	0x00656475
    19a4:	00737973 	rsbseq	r7, r3, r3, ror r9
    19a8:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    19ac:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    19b0:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    19b4:	646c6975 	strbtvs	r6, [ip], #-2421
    19b8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    19bc:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    19c0:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    19c4:	692f6363 	stmdbvs	pc!, {r0, r1, r5, r6, r8, r9, sp, lr}
    19c8:	756c636e 	strbvc	r6, [ip, #-878]!
    19cc:	2e006564 	cfsh32cs	mvfx6, mvfx0, #52
    19d0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    19d4:	2f2e2e2f 	svccs	0x002e2e2f
    19d8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    19dc:	63672f2e 	cmnvs	r7, #184	; 0xb8
    19e0:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    19e4:	2f302e33 	svccs	0x00302e33
    19e8:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    19ec:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    19f0:	2f636269 	svccs	0x00636269
    19f4:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    19f8:	6c000074 	stcvs	0, cr0, [r0], {116}
    19fc:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
    1a00:	00010068 	andeq	r0, r1, r8, rrx
    1a04:	79745f00 	ldmdbvc	r4!, {r8, r9, sl, fp, ip, lr}^
    1a08:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
    1a0c:	00010068 	andeq	r0, r1, r8, rrx
    1a10:	64747300 	ldrbtvs	r7, [r4], #-768
    1a14:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1a18:	00020068 	andeq	r0, r2, r8, rrx
    1a1c:	65657200 	strbvs	r7, [r5, #-512]!
    1a20:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    1a24:	00000100 	andeq	r0, r0, r0, lsl #2
    1a28:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    1a2c:	632e6572 	teqvs	lr, #478150656	; 0x1c800000
    1a30:	00000300 	andeq	r0, r0, r0, lsl #6
    1a34:	0000a200 	andeq	sl, r0, r0, lsl #4
    1a38:	7a000200 	bvc	2240 <__Stack_Size+0x1e40>
    1a3c:	02000000 	andeq	r0, r0, #0	; 0x0
    1a40:	0d0efb01 	vstreq	d15, [lr, #-4]
    1a44:	01010100 	tsteq	r1, r0, lsl #2
    1a48:	00000001 	andeq	r0, r0, r1
    1a4c:	01000001 	tsteq	r0, r1
    1a50:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1a54:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1a58:	2f2e2e2f 	svccs	0x002e2e2f
    1a5c:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1a60:	342d6363 	strtcc	r6, [sp], #-867
    1a64:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1a68:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1a6c:	2f62696c 	svccs	0x0062696c
    1a70:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1a74:	73696d2f 	cmnvc	r9, #3008	; 0xbc0
    1a78:	3a630063 	bcc	18c1c0c <__Stack_Size+0x18c180c>
    1a7c:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1a80:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1a84:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1a88:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1a8c:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    1a90:	646c6975 	strbtvs	r6, [ip], #-2421
    1a94:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1a98:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1a9c:	6564756c 	strbvs	r7, [r4, #-1388]!
    1aa0:	6e690000 	cdpvs	0, 6, cr0, cr9, cr0, {0}
    1aa4:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1aa8:	00000100 	andeq	r0, r0, r0, lsl #2
    1aac:	64647473 	strbtvs	r7, [r4], #-1139
    1ab0:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    1ab4:	00000200 	andeq	r0, r0, r0, lsl #4
    1ab8:	02050000 	andeq	r0, r5, #0	; 0x0
    1abc:	00000000 	andeq	r0, r0, r0
    1ac0:	32013103 	andcc	r3, r1, #-1073741824	; 0xc0000000
    1ac4:	69656767 	stmdbvs	r5!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}^
    1ac8:	8265032f 	rsbhi	r0, r5, #-1140850688	; 0xbc000000
    1acc:	65676732 	strbvs	r6, [r7, #-1842]!
    1ad0:	67673069 	strbvs	r3, [r7, -r9, rrx]!
    1ad4:	0c026865 	stceq	8, cr6, [r2], {101}
    1ad8:	d8010100 	stmdale	r1, {r8}
    1adc:	02000000 	andeq	r0, r0, #0	; 0x0
    1ae0:	00007e00 	andeq	r7, r0, r0, lsl #28
    1ae4:	fb010200 	blx	422ee <__Stack_Size+0x41eee>
    1ae8:	01000d0e 	tsteq	r0, lr, lsl #26
    1aec:	00010101 	andeq	r0, r1, r1, lsl #2
    1af0:	00010000 	andeq	r0, r1, r0
    1af4:	2e2e0100 	sufcse	f0, f6, f0
    1af8:	2f2e2e2f 	svccs	0x002e2e2f
    1afc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1b00:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1b04:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1b08:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1b0c:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1b10:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1b14:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1b18:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    1b1c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    1b20:	3a630067 	bcc	18c1cc4 <__Stack_Size+0x18c18c4>
    1b24:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1b28:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1b2c:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1b30:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1b34:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    1b38:	646c6975 	strbtvs	r6, [ip], #-2421
    1b3c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1b40:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1b44:	6564756c 	strbvs	r7, [r4, #-1388]!
    1b48:	656d0000 	strbvs	r0, [sp]!
    1b4c:	7465736d 	strbtvc	r7, [r5], #-877
    1b50:	0100632e 	tsteq	r0, lr, lsr #6
    1b54:	74730000 	ldrbtvc	r0, [r3]
    1b58:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1b5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1b60:	00000000 	andeq	r0, r0, r0
    1b64:	00000205 	andeq	r0, r0, r5, lsl #4
    1b68:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    1b6c:	01120301 	tsteq	r2, r1, lsl #6
    1b70:	032e6e03 	teqeq	lr, #48	; 0x30
    1b74:	75032e0b 	strvc	r2, [r3, #-3595]
    1b78:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
    1b7c:	66130331 	undefined
    1b80:	2f2e7603 	svccs	0x002e7603
    1b84:	6c2e0903 	stcvs	9, cr0, [lr], #-12
    1b88:	302e7a03 	eorcc	r7, lr, r3, lsl #20
    1b8c:	032f2f2f 	teqeq	pc, #188	; 0xbc
    1b90:	25032e56 	strcs	r2, [r3, #-3670]
    1b94:	2e5b032e 	cdpcs	3, 5, cr0, cr11, cr14, {1}
    1b98:	03822e03 	orreq	r2, r2, #48	; 0x30
    1b9c:	2e032e52 	mcrcs	14, 0, r2, cr3, cr2, {2}
    1ba0:	2e77032e 	cdpcs	3, 7, cr0, cr7, cr14, {1}
    1ba4:	482e0b03 	stmdami	lr!, {r0, r1, r8, r9, fp}
    1ba8:	03665203 	cmneq	r6, #805306368	; 0x30000000
    1bac:	84319e34 	ldrthi	r9, [r1], #-3636
    1bb0:	06025148 	streq	r5, [r2], -r8, asr #2
    1bb4:	23010100 	movwcs	r0, #4352	; 0x1100
    1bb8:	02000001 	andeq	r0, r0, #1	; 0x1
    1bbc:	0000e000 	andeq	lr, r0, r0
    1bc0:	fb010200 	blx	423ca <__Stack_Size+0x41fca>
    1bc4:	01000d0e 	tsteq	r0, lr, lsl #26
    1bc8:	00010101 	andeq	r0, r1, r1, lsl #2
    1bcc:	00010000 	andeq	r0, r1, r0
    1bd0:	2e2e0100 	sufcse	f0, f6, f0
    1bd4:	2f2e2e2f 	svccs	0x002e2e2f
    1bd8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1bdc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1be0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1be4:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1be8:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1bec:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1bf0:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1bf4:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    1bf8:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    1bfc:	3a630062 	bcc	18c1d8c <__Stack_Size+0x18c198c>
    1c00:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1c04:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1c08:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1c0c:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1c10:	342d6363 	strtcc	r6, [sp], #-867
    1c14:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1c18:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1c1c:	2f62696c 	svccs	0x0062696c
    1c20:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1c24:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1c28:	6564756c 	strbvs	r7, [r4, #-1388]!
    1c2c:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    1c30:	2f3a6300 	svccs	0x003a6300
    1c34:	616e6977 	smcvs	59031
    1c38:	2f736d72 	svccs	0x00736d72
    1c3c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1c40:	63672f64 	cmnvs	r7, #400	; 0x190
    1c44:	75622d63 	strbvc	r2, [r2, #-3427]!
    1c48:	2f646c69 	svccs	0x00646c69
    1c4c:	2f636367 	svccs	0x00636367
    1c50:	6c636e69 	stclvs	14, cr6, [r3], #-420
    1c54:	00656475 	rsbeq	r6, r5, r5, ror r4
    1c58:	615f5f00 	cmpvs	pc, r0, lsl #30
    1c5c:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1c60:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1c64:	6c000001 	stcvs	0, cr0, [r0], {1}
    1c68:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
    1c6c:	00020068 	andeq	r0, r2, r8, rrx
    1c70:	79745f00 	ldmdbvc	r4!, {r8, r9, sl, fp, ip, lr}^
    1c74:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
    1c78:	00020068 	andeq	r0, r2, r8, rrx
    1c7c:	64747300 	ldrbtvs	r7, [r4], #-768
    1c80:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1c84:	00030068 	andeq	r0, r3, r8, rrx
    1c88:	65657200 	strbvs	r7, [r5, #-512]!
    1c8c:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    1c90:	00000200 	andeq	r0, r0, r0, lsl #4
    1c94:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    1c98:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    1c9c:	00000100 	andeq	r0, r0, r0, lsl #2
    1ca0:	02050000 	andeq	r0, r5, #0	; 0x0
    1ca4:	00000000 	andeq	r0, r0, r0
    1ca8:	03011603 	movweq	r1, #5635	; 0x1603
    1cac:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1cb0:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
    1cb4:	74032f4b 	strvc	r2, [r3], #-3915
    1cb8:	2e0d032e 	cdpcs	3, 0, cr0, cr13, cr14, {1}
    1cbc:	73032f2d 	movwvc	r2, #16173	; 0x3f2d
    1cc0:	660d032e 	strvs	r0, [sp], -lr, lsr #6
    1cc4:	034a1703 	movteq	r1, #42755	; 0xa703
    1cc8:	03a34a1b 	undefined instruction 0x03a34a1b
    1ccc:	2b4c4a76 	blcs	13146ac <__Stack_Size+0x13142ac>
    1cd0:	2b322d2f 	blcs	c8d194 <__Stack_Size+0xc8cd94>
    1cd4:	2d2c302f 	stccs	0, cr3, [ip, #-188]!
    1cd8:	00060231 	andeq	r0, r6, r1, lsr r2
    1cdc:	011b0101 	tsteq	fp, r1, lsl #2
    1ce0:	00020000 	andeq	r0, r2, r0
    1ce4:	000000d9 	ldrdeq	r0, [r0], -r9
    1ce8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1cec:	0101000d 	tsteq	r1, sp
    1cf0:	00000101 	andeq	r0, r0, r1, lsl #2
    1cf4:	00000100 	andeq	r0, r0, r0, lsl #2
    1cf8:	2f2e2e01 	svccs	0x002e2e01
    1cfc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1d00:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1d04:	2f2e2e2f 	svccs	0x002e2e2f
    1d08:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1d0c:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1d10:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1d14:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1d18:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1d1c:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1d20:	62696c64 	rsbvs	r6, r9, #25600	; 0x6400
    1d24:	2f3a6300 	svccs	0x003a6300
    1d28:	616e6977 	smcvs	59031
    1d2c:	2f736d72 	svccs	0x00736d72
    1d30:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1d34:	63672f64 	cmnvs	r7, #400	; 0x190
    1d38:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1d3c:	2f302e33 	svccs	0x00302e33
    1d40:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1d44:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1d48:	2f636269 	svccs	0x00636269
    1d4c:	6c636e69 	stclvs	14, cr6, [r3], #-420
    1d50:	2f656475 	svccs	0x00656475
    1d54:	00737973 	rsbseq	r7, r3, r3, ror r9
    1d58:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1d5c:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1d60:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1d64:	646c6975 	strbtvs	r6, [ip], #-2421
    1d68:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1d6c:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    1d70:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1d74:	692f6363 	stmdbvs	pc!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1d78:	756c636e 	strbvc	r6, [ip, #-878]!
    1d7c:	00006564 	andeq	r6, r0, r4, ror #10
    1d80:	61635f5f 	cmnvs	r3, pc, asr pc
    1d84:	615f6c6c 	cmpvs	pc, ip, ror #24
    1d88:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1d8c:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1d90:	6c000001 	stcvs	0, cr0, [r0], {1}
    1d94:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
    1d98:	00020068 	andeq	r0, r2, r8, rrx
    1d9c:	79745f00 	ldmdbvc	r4!, {r8, r9, sl, fp, ip, lr}^
    1da0:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
    1da4:	00020068 	andeq	r0, r2, r8, rrx
    1da8:	64747300 	ldrbtvs	r7, [r4], #-768
    1dac:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1db0:	00030068 	andeq	r0, r3, r8, rrx
    1db4:	65657200 	strbvs	r7, [r5, #-512]!
    1db8:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    1dbc:	00000200 	andeq	r0, r0, r0, lsl #4
    1dc0:	02050000 	andeq	r0, r5, #0	; 0x0
    1dc4:	00000000 	andeq	r0, r0, r0
    1dc8:	03011103 	movweq	r1, #4355	; 0x1103
    1dcc:	76032e0a 	strvc	r2, [r3], -sl, lsl #28
    1dd0:	2c034a4a 	stccs	10, cr4, [r3], {74}
    1dd4:	2e77034a 	cdpcs	3, 7, cr0, cr7, cr10, {2}
    1dd8:	512e6903 	teqpl	lr, r3, lsl #18
    1ddc:	9e7903c1 	cdpls	3, 7, cr0, cr9, cr1, {6}
    1de0:	03663e03 	cmneq	r6, #48	; 0x30
    1de4:	2f2d664f 	svccs	0x002d664f
    1de8:	5031304b 	eorspl	r3, r1, fp, asr #32
    1dec:	67303163 	ldrvs	r3, [r0, -r3, ror #2]!
    1df0:	9e770389 	cdpls	3, 7, cr0, cr7, cr9, {4}
    1df4:	d14a0903 	cmple	sl, r3, lsl #18
    1df8:	01000a02 	tsteq	r0, r2, lsl #20
    1dfc:	00004501 	andeq	r4, r0, r1, lsl #10
    1e00:	1f000200 	svcne	0x00000200
    1e04:	02000000 	andeq	r0, r0, #0	; 0x0
    1e08:	0d0efb01 	vstreq	d15, [lr, #-4]
    1e0c:	01010100 	tsteq	r1, r0, lsl #2
    1e10:	00000001 	andeq	r0, r0, r1
    1e14:	01000001 	tsteq	r0, r1
    1e18:	74726300 	ldrbtvc	r6, [r2], #-768
    1e1c:	73612e6e 	cmnvc	r1, #1760	; 0x6e0
    1e20:	0000006d 	andeq	r0, r0, sp, rrx
    1e24:	05000000 	streq	r0, [r0]
    1e28:	00000002 	andeq	r0, r0, r2
    1e2c:	00ce0300 	sbceq	r0, lr, r0, lsl #6
    1e30:	00060201 	andeq	r0, r6, r1, lsl #4
    1e34:	05000101 	streq	r0, [r0, #-257]
    1e38:	00000002 	andeq	r0, r0, r2
    1e3c:	00d20300 	sbcseq	r0, r2, r0, lsl #6
    1e40:	00060201 	andeq	r0, r6, r1, lsl #4
    1e44:	Address 0x00001e44 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 	undefined instruction 0xffffffff
       8:	7c010001 	stcvc	0, cr0, [r1], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000014 	andeq	r0, r0, r4, lsl r0
      20:	00000014 	andeq	r0, r0, r4, lsl r0
      24:	00000000 	andeq	r0, r0, r0
      28:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      2c:	00000028 	andeq	r0, r0, r8, lsr #32
      30:	8e080e42 	cdphi	14, 0, cr0, cr8, cr2, {2}
      34:	00028401 	andeq	r8, r2, r1, lsl #8
      38:	00000018 	andeq	r0, r0, r8, lsl r0
      3c:	00000000 	andeq	r0, r0, r0
      40:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
      44:	000000a4 	andeq	r0, r0, r4, lsr #1
      48:	8e100e42 	cdphi	14, 1, cr0, cr0, cr2, {2}
      4c:	85028601 	strhi	r8, [r2, #-1537]
      50:	00048403 	andeq	r8, r4, r3, lsl #8
      54:	0000000c 	.word	0x0000000c
      58:	ffffffff 	.word	0xffffffff
      5c:	7c010001 	.word	0x7c010001
      60:	000d0c0e 	.word	0x000d0c0e
      64:	0000000c 	.word	0x0000000c
      68:	00000054 	.word	0x00000054
      6c:	08003214 	.word	0x08003214
      70:	00000002 	.word	0x00000002
      74:	0000000c 	.word	0x0000000c
      78:	00000054 	.word	0x00000054
      7c:	08003218 	.word	0x08003218
      80:	00000002 	.word	0x00000002
      84:	0000000c 	.word	0x0000000c
      88:	00000054 	.word	0x00000054
      8c:	0800321c 	.word	0x0800321c
      90:	00000002 	.word	0x00000002
      94:	0000000c 	.word	0x0000000c
      98:	00000054 	.word	0x00000054
      9c:	08003220 	.word	0x08003220
      a0:	00000002 	.word	0x00000002
      a4:	0000000c 	.word	0x0000000c
      a8:	00000054 	.word	0x00000054
      ac:	08003224 	.word	0x08003224
      b0:	00000002 	.word	0x00000002
      b4:	0000000c 	.word	0x0000000c
      b8:	00000054 	.word	0x00000054
      bc:	08003228 	.word	0x08003228
      c0:	00000002 	.word	0x00000002
      c4:	0000000c 	.word	0x0000000c
      c8:	00000054 	.word	0x00000054
      cc:	0800322c 	.word	0x0800322c
      d0:	00000002 	.word	0x00000002
      d4:	0000000c 	.word	0x0000000c
      d8:	00000054 	.word	0x00000054
      dc:	08003230 	.word	0x08003230
      e0:	00000002 	.word	0x00000002
      e4:	0000000c 	.word	0x0000000c
      e8:	00000054 	.word	0x00000054
      ec:	08003234 	.word	0x08003234
      f0:	00000002 	.word	0x00000002
      f4:	0000000c 	.word	0x0000000c
      f8:	00000054 	.word	0x00000054
      fc:	08003238 	.word	0x08003238
     100:	00000002 	.word	0x00000002
     104:	0000000c 	.word	0x0000000c
     108:	00000054 	.word	0x00000054
     10c:	0800323c 	.word	0x0800323c
     110:	00000002 	.word	0x00000002
     114:	0000000c 	.word	0x0000000c
     118:	00000054 	.word	0x00000054
     11c:	08003240 	.word	0x08003240
     120:	00000002 	.word	0x00000002
     124:	0000000c 	.word	0x0000000c
     128:	00000054 	.word	0x00000054
     12c:	08003244 	.word	0x08003244
     130:	00000002 	.word	0x00000002
     134:	0000000c 	.word	0x0000000c
     138:	00000054 	.word	0x00000054
     13c:	08003248 	.word	0x08003248
     140:	00000002 	.word	0x00000002
     144:	0000000c 	.word	0x0000000c
     148:	00000054 	.word	0x00000054
     14c:	0800324c 	.word	0x0800324c
     150:	00000002 	.word	0x00000002
     154:	0000000c 	.word	0x0000000c
     158:	00000054 	.word	0x00000054
     15c:	08003250 	.word	0x08003250
     160:	00000002 	.word	0x00000002
     164:	0000000c 	.word	0x0000000c
     168:	00000054 	.word	0x00000054
     16c:	08003254 	.word	0x08003254
     170:	00000002 	.word	0x00000002
     174:	0000000c 	.word	0x0000000c
     178:	00000054 	.word	0x00000054
     17c:	08003258 	.word	0x08003258
     180:	00000002 	.word	0x00000002
     184:	0000000c 	.word	0x0000000c
     188:	00000054 	.word	0x00000054
     18c:	0800325c 	.word	0x0800325c
     190:	00000002 	.word	0x00000002
     194:	0000000c 	.word	0x0000000c
     198:	00000054 	.word	0x00000054
     19c:	08003260 	.word	0x08003260
     1a0:	00000002 	.word	0x00000002
     1a4:	0000000c 	.word	0x0000000c
     1a8:	00000054 	.word	0x00000054
     1ac:	08003264 	.word	0x08003264
     1b0:	00000002 	.word	0x00000002
     1b4:	0000000c 	.word	0x0000000c
     1b8:	00000054 	.word	0x00000054
     1bc:	08003268 	.word	0x08003268
     1c0:	00000002 	.word	0x00000002
     1c4:	0000000c 	.word	0x0000000c
     1c8:	00000054 	.word	0x00000054
     1cc:	0800326c 	.word	0x0800326c
     1d0:	00000002 	.word	0x00000002
     1d4:	0000000c 	.word	0x0000000c
     1d8:	00000054 	.word	0x00000054
     1dc:	08003270 	.word	0x08003270
     1e0:	00000002 	.word	0x00000002
     1e4:	0000000c 	.word	0x0000000c
     1e8:	00000054 	.word	0x00000054
     1ec:	08003274 	.word	0x08003274
     1f0:	00000002 	.word	0x00000002
     1f4:	0000000c 	.word	0x0000000c
     1f8:	00000054 	.word	0x00000054
     1fc:	08003278 	.word	0x08003278
     200:	00000002 	.word	0x00000002
     204:	0000000c 	.word	0x0000000c
     208:	00000054 	.word	0x00000054
     20c:	0800327c 	.word	0x0800327c
     210:	00000002 	.word	0x00000002
     214:	0000000c 	.word	0x0000000c
     218:	00000054 	.word	0x00000054
     21c:	08003280 	.word	0x08003280
     220:	00000002 	.word	0x00000002
     224:	0000000c 	.word	0x0000000c
     228:	00000054 	.word	0x00000054
     22c:	08003284 	.word	0x08003284
     230:	00000002 	.word	0x00000002
     234:	0000000c 	.word	0x0000000c
     238:	00000054 	.word	0x00000054
     23c:	08003288 	.word	0x08003288
     240:	00000002 	.word	0x00000002
     244:	0000000c 	.word	0x0000000c
     248:	00000054 	.word	0x00000054
     24c:	0800328c 	.word	0x0800328c
     250:	00000002 	.word	0x00000002
     254:	0000000c 	.word	0x0000000c
     258:	00000054 	.word	0x00000054
     25c:	08003290 	.word	0x08003290
     260:	00000002 	.word	0x00000002
     264:	0000000c 	.word	0x0000000c
     268:	00000054 	.word	0x00000054
     26c:	08003294 	.word	0x08003294
     270:	00000002 	.word	0x00000002
     274:	0000000c 	.word	0x0000000c
     278:	00000054 	.word	0x00000054
     27c:	08003298 	.word	0x08003298
     280:	00000002 	.word	0x00000002
     284:	0000000c 	.word	0x0000000c
     288:	00000054 	.word	0x00000054
     28c:	0800329c 	.word	0x0800329c
     290:	00000002 	.word	0x00000002
     294:	0000000c 	.word	0x0000000c
     298:	00000054 	.word	0x00000054
     29c:	080032a0 	.word	0x080032a0
     2a0:	00000002 	.word	0x00000002
     2a4:	0000000c 	.word	0x0000000c
     2a8:	00000054 	.word	0x00000054
     2ac:	080032a4 	.word	0x080032a4
     2b0:	00000002 	.word	0x00000002
     2b4:	0000000c 	.word	0x0000000c
     2b8:	00000054 	.word	0x00000054
     2bc:	080032a8 	.word	0x080032a8
     2c0:	00000002 	.word	0x00000002
     2c4:	0000000c 	.word	0x0000000c
     2c8:	00000054 	.word	0x00000054
     2cc:	080032ac 	.word	0x080032ac
     2d0:	00000002 	.word	0x00000002
     2d4:	0000000c 	.word	0x0000000c
     2d8:	00000054 	.word	0x00000054
     2dc:	080032b0 	.word	0x080032b0
     2e0:	00000002 	.word	0x00000002
     2e4:	0000000c 	.word	0x0000000c
     2e8:	00000054 	.word	0x00000054
     2ec:	080032b4 	.word	0x080032b4
     2f0:	00000002 	.word	0x00000002
     2f4:	0000000c 	.word	0x0000000c
     2f8:	00000054 	.word	0x00000054
     2fc:	080032b8 	.word	0x080032b8
     300:	00000002 	.word	0x00000002
     304:	0000000c 	.word	0x0000000c
     308:	00000054 	.word	0x00000054
     30c:	080032bc 	.word	0x080032bc
     310:	00000002 	.word	0x00000002
     314:	0000000c 	.word	0x0000000c
     318:	00000054 	.word	0x00000054
     31c:	080032c0 	.word	0x080032c0
     320:	00000002 	.word	0x00000002
     324:	0000000c 	.word	0x0000000c
     328:	00000054 	.word	0x00000054
     32c:	080032c4 	.word	0x080032c4
     330:	00000002 	.word	0x00000002
     334:	0000000c 	.word	0x0000000c
     338:	00000054 	.word	0x00000054
     33c:	080032c8 	.word	0x080032c8
     340:	00000002 	.word	0x00000002
     344:	0000000c 	.word	0x0000000c
     348:	00000054 	.word	0x00000054
     34c:	080032cc 	.word	0x080032cc
     350:	00000002 	.word	0x00000002
     354:	0000000c 	.word	0x0000000c
     358:	00000054 	.word	0x00000054
     35c:	080032d0 	.word	0x080032d0
     360:	00000002 	.word	0x00000002
     364:	0000000c 	.word	0x0000000c
     368:	00000054 	.word	0x00000054
     36c:	080032d4 	.word	0x080032d4
     370:	00000002 	.word	0x00000002
     374:	0000000c 	.word	0x0000000c
     378:	00000054 	.word	0x00000054
     37c:	080032d8 	.word	0x080032d8
     380:	00000002 	.word	0x00000002
     384:	0000000c 	.word	0x0000000c
     388:	00000054 	.word	0x00000054
     38c:	080032dc 	.word	0x080032dc
     390:	00000002 	.word	0x00000002
     394:	0000000c 	.word	0x0000000c
     398:	00000054 	.word	0x00000054
     39c:	080032e0 	.word	0x080032e0
     3a0:	00000002 	.word	0x00000002
     3a4:	0000000c 	.word	0x0000000c
     3a8:	00000054 	.word	0x00000054
     3ac:	080032e4 	.word	0x080032e4
     3b0:	00000002 	.word	0x00000002
     3b4:	0000000c 	.word	0x0000000c
     3b8:	00000054 	.word	0x00000054
     3bc:	080032e8 	.word	0x080032e8
     3c0:	00000002 	.word	0x00000002
     3c4:	0000000c 	.word	0x0000000c
     3c8:	00000054 	.word	0x00000054
     3cc:	080032ec 	.word	0x080032ec
     3d0:	00000002 	.word	0x00000002
     3d4:	0000000c 	.word	0x0000000c
     3d8:	00000054 	.word	0x00000054
     3dc:	080032f0 	.word	0x080032f0
     3e0:	00000002 	.word	0x00000002
     3e4:	0000000c 	.word	0x0000000c
     3e8:	00000054 	.word	0x00000054
     3ec:	080032f4 	.word	0x080032f4
     3f0:	00000002 	.word	0x00000002
     3f4:	0000000c 	.word	0x0000000c
     3f8:	00000054 	.word	0x00000054
     3fc:	080032f8 	.word	0x080032f8
     400:	00000002 	.word	0x00000002
     404:	0000000c 	.word	0x0000000c
     408:	00000054 	.word	0x00000054
     40c:	080032fc 	.word	0x080032fc
     410:	00000002 	.word	0x00000002
     414:	0000000c 	.word	0x0000000c
     418:	00000054 	.word	0x00000054
     41c:	08003300 	.word	0x08003300
     420:	00000002 	.word	0x00000002
     424:	0000000c 	.word	0x0000000c
     428:	00000054 	.word	0x00000054
     42c:	08003304 	.word	0x08003304
     430:	00000002 	.word	0x00000002
     434:	0000000c 	.word	0x0000000c
     438:	00000054 	.word	0x00000054
     43c:	08003308 	.word	0x08003308
     440:	00000002 	.word	0x00000002
     444:	0000000c 	.word	0x0000000c
     448:	00000054 	.word	0x00000054
     44c:	0800330c 	.word	0x0800330c
     450:	00000002 	.word	0x00000002
     454:	0000000c 	.word	0x0000000c
     458:	00000054 	.word	0x00000054
     45c:	08003310 	.word	0x08003310
     460:	00000002 	.word	0x00000002
     464:	0000000c 	.word	0x0000000c
     468:	00000054 	.word	0x00000054
     46c:	08003314 	.word	0x08003314
     470:	00000002 	.word	0x00000002
     474:	00000014 	.word	0x00000014
     478:	00000054 	.word	0x00000054
     47c:	08003318 	.word	0x08003318
     480:	0000000c 	.word	0x0000000c
     484:	42040e42 	.word	0x42040e42
     488:	018e080e 	.word	0x018e080e
     48c:	00000014 	.word	0x00000014
     490:	00000054 	.word	0x00000054
     494:	08003324 	.word	0x08003324
     498:	0000000c 	.word	0x0000000c
     49c:	42040e42 	.word	0x42040e42
     4a0:	018e080e 	.word	0x018e080e
     4a4:	00000014 	.word	0x00000014
     4a8:	00000054 	.word	0x00000054
     4ac:	08003330 	.word	0x08003330
     4b0:	0000000c 	.word	0x0000000c
     4b4:	42040e42 	.word	0x42040e42
     4b8:	018e080e 	.word	0x018e080e
     4bc:	00000014 	.word	0x00000014
     4c0:	00000054 	.word	0x00000054
     4c4:	0800333c 	.word	0x0800333c
     4c8:	0000000c 	.word	0x0000000c
     4cc:	42040e42 	.word	0x42040e42
     4d0:	018e080e 	.word	0x018e080e
     4d4:	0000000c 	.word	0x0000000c
     4d8:	ffffffff 	.word	0xffffffff
     4dc:	7c010001 	.word	0x7c010001
     4e0:	000d0c0e 	.word	0x000d0c0e
     4e4:	0000000c 	.word	0x0000000c
     4e8:	000004d4 	.word	0x000004d4
     4ec:	08003348 	.word	0x08003348
     4f0:	00000030 	.word	0x00000030
     4f4:	00000014 	.word	0x00000014
     4f8:	000004d4 	.word	0x000004d4
     4fc:	08003378 	.word	0x08003378
     500:	00000014 	.word	0x00000014
     504:	44040e42 	.word	0x44040e42
     508:	018e080e 	.word	0x018e080e
     50c:	0000001c 	.word	0x0000001c
     510:	000004d4 	.word	0x000004d4
     514:	0800338c 	.word	0x0800338c
     518:	00000088 	.word	0x00000088
     51c:	42100e42 	.word	0x42100e42
     520:	018e180e 	.word	0x018e180e
     524:	03850286 	.word	0x03850286
     528:	00000484 	.word	0x00000484
     52c:	0000001c 	.word	0x0000001c
     530:	000004d4 	.word	0x000004d4
     534:	08003414 	.word	0x08003414
     538:	00000052 	.word	0x00000052
     53c:	46100e42 	.word	0x46100e42
     540:	018e180e 	.word	0x018e180e
     544:	03850286 	.word	0x03850286
     548:	00000484 	.word	0x00000484
     54c:	00000014 	.word	0x00000014
     550:	000004d4 	.word	0x000004d4
     554:	08003468 	.word	0x08003468
     558:	00000084 	.word	0x00000084
     55c:	42040e42 	.word	0x42040e42
     560:	018e080e 	.word	0x018e080e
     564:	0000000c 	.word	0x0000000c
     568:	ffffffff 	.word	0xffffffff
     56c:	7c010001 	.word	0x7c010001
     570:	000d0c0e 	.word	0x000d0c0e
     574:	00000014 	.word	0x00000014
     578:	00000564 	.word	0x00000564
     57c:	080034ec 	.word	0x080034ec
     580:	00000038 	.word	0x00000038
     584:	8e080e42 	.word	0x8e080e42
     588:	00028401 	.word	0x00028401
     58c:	00000014 	.word	0x00000014
     590:	00000564 	.word	0x00000564
     594:	08003524 	.word	0x08003524
     598:	0000002c 	.word	0x0000002c
     59c:	8e080e42 	.word	0x8e080e42
     5a0:	00028401 	.word	0x00028401
     5a4:	00000014 	.word	0x00000014
     5a8:	00000564 	.word	0x00000564
     5ac:	08003550 	.word	0x08003550
     5b0:	00000016 	.word	0x00000016
     5b4:	4a040e42 	.word	0x4a040e42
     5b8:	018e080e 	.word	0x018e080e
     5bc:	00000014 	.word	0x00000014
     5c0:	00000564 	.word	0x00000564
     5c4:	08003568 	.word	0x08003568
     5c8:	00000020 	.word	0x00000020
     5cc:	44040e42 	.word	0x44040e42
     5d0:	018e080e 	.word	0x018e080e
     5d4:	00000018 	.word	0x00000018
     5d8:	00000564 	.word	0x00000564
     5dc:	08003588 	.word	0x08003588
     5e0:	00000018 	.word	0x00000018
     5e4:	8e100e42 	.word	0x8e100e42
     5e8:	85028601 	.word	0x85028601
     5ec:	00048403 	.word	0x00048403
     5f0:	00000018 	.word	0x00000018
     5f4:	00000564 	.word	0x00000564
     5f8:	080035a0 	.word	0x080035a0
     5fc:	0000001a 	.word	0x0000001a
     600:	8e0c0e42 	.word	0x8e0c0e42
     604:	84028501 	.word	0x84028501
     608:	100e4403 	.word	0x100e4403
     60c:	0000001c 	.word	0x0000001c
     610:	00000564 	.word	0x00000564
     614:	080035bc 	.word	0x080035bc
     618:	0000008c 	.word	0x0000008c
     61c:	42100e42 	.word	0x42100e42
     620:	018e200e 	.word	0x018e200e
     624:	03850286 	.word	0x03850286
     628:	00000484 	.word	0x00000484
     62c:	0000000c 	.word	0x0000000c
     630:	ffffffff 	.word	0xffffffff
     634:	7c010001 	.word	0x7c010001
     638:	000d0c0e 	.word	0x000d0c0e
     63c:	00000018 	.word	0x00000018
     640:	0000062c 	.word	0x0000062c
     644:	08003648 	.word	0x08003648
     648:	00000060 	.word	0x00000060
     64c:	420c0e42 	.word	0x420c0e42
     650:	018e200e 	.word	0x018e200e
     654:	03840285 	.word	0x03840285
     658:	00000014 	.word	0x00000014
     65c:	0000062c 	.word	0x0000062c
     660:	080036a8 	.word	0x080036a8
     664:	0000000c 	.word	0x0000000c
     668:	42040e42 	.word	0x42040e42
     66c:	018e080e 	.word	0x018e080e
     670:	00000018 	.word	0x00000018
     674:	0000062c 	.word	0x0000062c
     678:	080036b4 	.word	0x080036b4
     67c:	00000038 	.word	0x00000038
     680:	440c0e42 	.word	0x440c0e42
     684:	018e100e 	.word	0x018e100e
     688:	03840285 	.word	0x03840285
     68c:	00000014 	.word	0x00000014
     690:	0000062c 	.word	0x0000062c
     694:	080036ec 	.word	0x080036ec
     698:	00000044 	.word	0x00000044
     69c:	8e080e42 	.word	0x8e080e42
     6a0:	00028401 	.word	0x00028401
     6a4:	00000018 	.word	0x00000018
     6a8:	0000062c 	.word	0x0000062c
     6ac:	08003730 	.word	0x08003730
     6b0:	00000074 	.word	0x00000074
     6b4:	5a0c0e42 	.word	0x5a0c0e42
     6b8:	018e100e 	.word	0x018e100e
     6bc:	03840285 	.word	0x03840285
     6c0:	00000018 	.word	0x00000018
     6c4:	0000062c 	.word	0x0000062c
     6c8:	080037a4 	.word	0x080037a4
     6cc:	0000008c 	.word	0x0000008c
     6d0:	680c0e42 	.word	0x680c0e42
     6d4:	018e100e 	.word	0x018e100e
     6d8:	03840285 	.word	0x03840285
     6dc:	0000000c 	.word	0x0000000c
     6e0:	ffffffff 	.word	0xffffffff
     6e4:	7c010001 	.word	0x7c010001
     6e8:	000d0c0e 	.word	0x000d0c0e
     6ec:	0000000c 	.word	0x0000000c
     6f0:	000006dc 	.word	0x000006dc
     6f4:	08003830 	.word	0x08003830
     6f8:	00000002 	.word	0x00000002
     6fc:	00000014 	.word	0x00000014
     700:	000006dc 	.word	0x000006dc
     704:	08003834 	.word	0x08003834
     708:	00000030 	.word	0x00000030
     70c:	8e080e42 	.word	0x8e080e42
     710:	00028401 	.word	0x00028401
     714:	00000018 	.word	0x00000018
     718:	000006dc 	.word	0x000006dc
     71c:	08003864 	.word	0x08003864
     720:	00000038 	.word	0x00000038
     724:	8e0c0e42 	.word	0x8e0c0e42
     728:	84028501 	.word	0x84028501
     72c:	100e4803 	.word	0x100e4803
     730:	00000014 	.word	0x00000014
     734:	000006dc 	.word	0x000006dc
     738:	0800389c 	.word	0x0800389c
     73c:	00000034 	.word	0x00000034
     740:	8e080e42 	.word	0x8e080e42
     744:	00028401 	.word	0x00028401
     748:	00000014 	.word	0x00000014
     74c:	000006dc 	.word	0x000006dc
     750:	080038d0 	.word	0x080038d0
     754:	00000030 	.word	0x00000030
     758:	8e080e42 	.word	0x8e080e42
     75c:	00028401 	.word	0x00028401
     760:	0000000c 	.word	0x0000000c
     764:	ffffffff 	.word	0xffffffff
     768:	7c010001 	.word	0x7c010001
     76c:	000d0c0e 	.word	0x000d0c0e
     770:	0000000c 	.word	0x0000000c
     774:	00000760 	.word	0x00000760
     778:	08003900 	.word	0x08003900
     77c:	00000018 	.word	0x00000018
     780:	0000000c 	.word	0x0000000c
     784:	00000760 	.word	0x00000760
     788:	08003918 	.word	0x08003918
     78c:	00000018 	.word	0x00000018
     790:	0000000c 	.word	0x0000000c
     794:	00000760 	.word	0x00000760
     798:	08003930 	.word	0x08003930
     79c:	00000018 	.word	0x00000018
     7a0:	0000000c 	.word	0x0000000c
     7a4:	00000760 	.word	0x00000760
     7a8:	08003948 	.word	0x08003948
     7ac:	00000018 	.word	0x00000018
     7b0:	0000000c 	.word	0x0000000c
     7b4:	00000760 	.word	0x00000760
     7b8:	08003960 	.word	0x08003960
     7bc:	00000010 	.word	0x00000010
     7c0:	0000000c 	.word	0x0000000c
     7c4:	00000760 	.word	0x00000760
     7c8:	08003970 	.word	0x08003970
     7cc:	0000000c 	.word	0x0000000c
     7d0:	0000000c 	.word	0x0000000c
     7d4:	00000760 	.word	0x00000760
     7d8:	0800397c 	.word	0x0800397c
     7dc:	0000000c 	.word	0x0000000c
     7e0:	0000000c 	.word	0x0000000c
     7e4:	00000760 	.word	0x00000760
     7e8:	08003988 	.word	0x08003988
     7ec:	00000010 	.word	0x00000010
     7f0:	0000000c 	.word	0x0000000c
     7f4:	00000760 	.word	0x00000760
     7f8:	08003998 	.word	0x08003998
     7fc:	00000010 	.word	0x00000010
     800:	0000000c 	.word	0x0000000c
     804:	00000760 	.word	0x00000760
     808:	080039a8 	.word	0x080039a8
     80c:	0000001c 	.word	0x0000001c
     810:	0000000c 	.word	0x0000000c
     814:	00000760 	.word	0x00000760
     818:	080039c4 	.word	0x080039c4
     81c:	00000020 	.word	0x00000020
     820:	0000000c 	.word	0x0000000c
     824:	00000760 	.word	0x00000760
     828:	080039e4 	.word	0x080039e4
     82c:	0000000c 	.word	0x0000000c
     830:	0000000c 	.word	0x0000000c
     834:	00000760 	.word	0x00000760
     838:	080039f0 	.word	0x080039f0
     83c:	0000002c 	.word	0x0000002c
     840:	00000018 	.word	0x00000018
     844:	00000760 	.word	0x00000760
     848:	08003a1c 	.word	0x08003a1c
     84c:	00000094 	.word	0x00000094
     850:	44080e42 	.word	0x44080e42
     854:	018e100e 	.word	0x018e100e
     858:	00000284 	.word	0x00000284
     85c:	0000001c 	.word	0x0000001c
     860:	00000760 	.word	0x00000760
     864:	08003ab0 	.word	0x08003ab0
     868:	0000005c 	.word	0x0000005c
     86c:	8e140e42 	.word	0x8e140e42
     870:	86028701 	.word	0x86028701
     874:	84048503 	.word	0x84048503
     878:	180e4605 	.word	0x180e4605
     87c:	00000018 	.word	0x00000018
     880:	00000760 	.word	0x00000760
     884:	08003b0c 	.word	0x08003b0c
     888:	0000009c 	.word	0x0000009c
     88c:	8e0c0e42 	.word	0x8e0c0e42
     890:	84028501 	.word	0x84028501
     894:	100e4403 	.word	0x100e4403
     898:	00000014 	.word	0x00000014
     89c:	00000760 	.word	0x00000760
     8a0:	08003ba8 	.word	0x08003ba8
     8a4:	000000c0 	.word	0x000000c0
     8a8:	8e080e42 	.word	0x8e080e42
     8ac:	00028401 	.word	0x00028401
     8b0:	00000018 	.word	0x00000018
     8b4:	00000760 	.word	0x00000760
     8b8:	08003c68 	.word	0x08003c68
     8bc:	00000044 	.word	0x00000044
     8c0:	8e100e42 	.word	0x8e100e42
     8c4:	85028601 	.word	0x85028601
     8c8:	00048403 	.word	0x00048403
     8cc:	00000018 	.word	0x00000018
     8d0:	00000760 	.word	0x00000760
     8d4:	08003cac 	.word	0x08003cac
     8d8:	00000038 	.word	0x00000038
     8dc:	8e100e42 	.word	0x8e100e42
     8e0:	85028601 	.word	0x85028601
     8e4:	00048403 	.word	0x00048403
     8e8:	00000018 	.word	0x00000018
     8ec:	00000760 	.word	0x00000760
     8f0:	08003ce4 	.word	0x08003ce4
     8f4:	00000048 	.word	0x00000048
     8f8:	8e100e42 	.word	0x8e100e42
     8fc:	85028601 	.word	0x85028601
     900:	00048403 	.word	0x00048403
     904:	00000014 	.word	0x00000014
     908:	00000760 	.word	0x00000760
     90c:	08003d2c 	.word	0x08003d2c
     910:	00000078 	.word	0x00000078
     914:	8e080e42 	.word	0x8e080e42
     918:	00028401 	.word	0x00028401
     91c:	00000014 	.word	0x00000014
     920:	00000760 	.word	0x00000760
     924:	08003da4 	.word	0x08003da4
     928:	0000003c 	.word	0x0000003c
     92c:	8e080e42 	.word	0x8e080e42
     930:	00028401 	.word	0x00028401
     934:	00000018 	.word	0x00000018
     938:	00000760 	.word	0x00000760
     93c:	08003de0 	.word	0x08003de0
     940:	00000048 	.word	0x00000048
     944:	8e0c0e42 	.word	0x8e0c0e42
     948:	84028501 	.word	0x84028501
     94c:	100e4403 	.word	0x100e4403
     950:	0000000c 	.word	0x0000000c
     954:	ffffffff 	.word	0xffffffff
     958:	7c010001 	.word	0x7c010001
     95c:	000d0c0e 	.word	0x000d0c0e
     960:	0000001c 	.word	0x0000001c
     964:	00000950 	.word	0x00000950
     968:	08003e28 	.word	0x08003e28
     96c:	000000a6 	.word	0x000000a6
     970:	8e140e42 	.word	0x8e140e42
     974:	86028701 	.word	0x86028701
     978:	84048503 	.word	0x84048503
     97c:	200e5a05 	.word	0x200e5a05
     980:	0000000c 	.word	0x0000000c
     984:	00000950 	.word	0x00000950
     988:	08003ed0 	.word	0x08003ed0
     98c:	00000010 	.word	0x00000010
     990:	0000000c 	.word	0x0000000c
     994:	00000950 	.word	0x00000950
     998:	08003ee0 	.word	0x08003ee0
     99c:	0000000c 	.word	0x0000000c
     9a0:	0000000c 	.word	0x0000000c
     9a4:	00000950 	.word	0x00000950
     9a8:	08003eec 	.word	0x08003eec
     9ac:	00000006 	.word	0x00000006
     9b0:	0000000c 	.word	0x0000000c
     9b4:	00000950 	.word	0x00000950
     9b8:	08003ef4 	.word	0x08003ef4
     9bc:	0000000c 	.word	0x0000000c
     9c0:	0000000c 	.word	0x0000000c
     9c4:	00000950 	.word	0x00000950
     9c8:	08003f00 	.word	0x08003f00
     9cc:	00000006 	.word	0x00000006
     9d0:	0000000c 	.word	0x0000000c
     9d4:	00000950 	.word	0x00000950
     9d8:	08003f08 	.word	0x08003f08
     9dc:	00000004 	.word	0x00000004
     9e0:	0000000c 	.word	0x0000000c
     9e4:	00000950 	.word	0x00000950
     9e8:	08003f0c 	.word	0x08003f0c
     9ec:	00000004 	.word	0x00000004
     9f0:	0000000c 	.word	0x0000000c
     9f4:	00000950 	.word	0x00000950
     9f8:	08003f10 	.word	0x08003f10
     9fc:	0000000a 	.word	0x0000000a
     a00:	0000000c 	.word	0x0000000c
     a04:	00000950 	.word	0x00000950
     a08:	08003f1c 	.word	0x08003f1c
     a0c:	00000004 	.word	0x00000004
     a10:	0000000c 	.word	0x0000000c
     a14:	00000950 	.word	0x00000950
     a18:	08003f20 	.word	0x08003f20
     a1c:	00000010 	.word	0x00000010
     a20:	0000000c 	.word	0x0000000c
     a24:	00000950 	.word	0x00000950
     a28:	08003f30 	.word	0x08003f30
     a2c:	00000020 	.word	0x00000020
     a30:	0000000c 	.word	0x0000000c
     a34:	00000950 	.word	0x00000950
     a38:	08003f50 	.word	0x08003f50
     a3c:	0000000c 	.word	0x0000000c
     a40:	00000018 	.word	0x00000018
     a44:	00000950 	.word	0x00000950
     a48:	08003f5c 	.word	0x08003f5c
     a4c:	00000060 	.word	0x00000060
     a50:	8e0c0e42 	.word	0x8e0c0e42
     a54:	84028501 	.word	0x84028501
     a58:	00000003 	.word	0x00000003
     a5c:	00000014 	.word	0x00000014
     a60:	00000950 	.word	0x00000950
     a64:	08003fbc 	.word	0x08003fbc
     a68:	00000034 	.word	0x00000034
     a6c:	8e080e42 	.word	0x8e080e42
     a70:	00028401 	.word	0x00028401
     a74:	00000014 	.word	0x00000014
     a78:	00000950 	.word	0x00000950
     a7c:	08003ff0 	.word	0x08003ff0
     a80:	00000018 	.word	0x00000018
     a84:	46040e42 	.word	0x46040e42
     a88:	018e080e 	.word	0x018e080e
     a8c:	00000014 	.word	0x00000014
     a90:	00000950 	.word	0x00000950
     a94:	08004008 	.word	0x08004008
     a98:	000000a8 	.word	0x000000a8
     a9c:	44040e42 	.word	0x44040e42
     aa0:	018e100e 	.word	0x018e100e
     aa4:	0000000c 	.word	0x0000000c
     aa8:	ffffffff 	.word	0xffffffff
     aac:	7c010001 	.word	0x7c010001
     ab0:	000d0c0e 	.word	0x000d0c0e
     ab4:	0000000c 	.word	0x0000000c
     ab8:	00000aa4 	.word	0x00000aa4
     abc:	080040b0 	.word	0x080040b0
     ac0:	00000034 	.word	0x00000034
     ac4:	0000000c 	.word	0x0000000c
     ac8:	00000aa4 	.word	0x00000aa4
     acc:	080040e4 	.word	0x080040e4
     ad0:	00000030 	.word	0x00000030
     ad4:	0000000c 	.word	0x0000000c
     ad8:	00000aa4 	.word	0x00000aa4
     adc:	08004114 	.word	0x08004114
     ae0:	00000014 	.word	0x00000014
     ae4:	00000018 	.word	0x00000018
     ae8:	00000aa4 	.word	0x00000aa4
     aec:	08004128 	.word	0x08004128
     af0:	0000007c 	.word	0x0000007c
     af4:	8e0c0e42 	.word	0x8e0c0e42
     af8:	84028501 	.word	0x84028501
     afc:	00000003 	.word	0x00000003
     b00:	0000000c 	.word	0x0000000c
     b04:	00000aa4 	.word	0x00000aa4
     b08:	080041a4 	.word	0x080041a4
     b0c:	0000000c 	.word	0x0000000c
     b10:	0000000c 	.word	0x0000000c
     b14:	00000aa4 	.word	0x00000aa4
     b18:	080041b0 	.word	0x080041b0
     b1c:	00000018 	.word	0x00000018
     b20:	0000000c 	.word	0x0000000c
     b24:	00000aa4 	.word	0x00000aa4
     b28:	080041c8 	.word	0x080041c8
     b2c:	00000024 	.word	0x00000024
     b30:	0000000c 	.word	0x0000000c
     b34:	00000aa4 	.word	0x00000aa4
     b38:	080041ec 	.word	0x080041ec
     b3c:	0000000c 	.word	0x0000000c
     b40:	0000000c 	.word	0x0000000c
     b44:	00000aa4 	.word	0x00000aa4
     b48:	080041f8 	.word	0x080041f8
     b4c:	00000018 	.word	0x00000018
     b50:	0000000c 	.word	0x0000000c
     b54:	00000aa4 	.word	0x00000aa4
     b58:	08004210 	.word	0x08004210
     b5c:	00000010 	.word	0x00000010
     b60:	0000000c 	.word	0x0000000c
     b64:	00000aa4 	.word	0x00000aa4
     b68:	08004220 	.word	0x08004220
     b6c:	00000024 	.word	0x00000024
     b70:	0000000c 	.word	0x0000000c
     b74:	00000aa4 	.word	0x00000aa4
     b78:	08004244 	.word	0x08004244
     b7c:	0000000c 	.word	0x0000000c
     b80:	0000000c 	.word	0x0000000c
     b84:	00000aa4 	.word	0x00000aa4
     b88:	08004250 	.word	0x08004250
     b8c:	00000014 	.word	0x00000014
     b90:	0000000c 	.word	0x0000000c
     b94:	00000aa4 	.word	0x00000aa4
     b98:	08004264 	.word	0x08004264
     b9c:	00000010 	.word	0x00000010
     ba0:	0000000c 	.word	0x0000000c
     ba4:	00000aa4 	.word	0x00000aa4
     ba8:	08004274 	.word	0x08004274
     bac:	00000010 	.word	0x00000010
     bb0:	0000000c 	.word	0x0000000c
     bb4:	00000aa4 	.word	0x00000aa4
     bb8:	08004284 	.word	0x08004284
     bbc:	0000001c 	.word	0x0000001c
     bc0:	0000000c 	.word	0x0000000c
     bc4:	00000aa4 	.word	0x00000aa4
     bc8:	080042a0 	.word	0x080042a0
     bcc:	00000028 	.word	0x00000028
     bd0:	00000014 	.word	0x00000014
     bd4:	00000aa4 	.word	0x00000aa4
     bd8:	080042c8 	.word	0x080042c8
     bdc:	00000058 	.word	0x00000058
     be0:	8e080e42 	.word	0x8e080e42
     be4:	00028401 	.word	0x00028401
     be8:	0000000c 	.word	0x0000000c
     bec:	00000aa4 	.word	0x00000aa4
     bf0:	08004320 	.word	0x08004320
     bf4:	00000020 	.word	0x00000020
     bf8:	0000000c 	.word	0x0000000c
     bfc:	00000aa4 	.word	0x00000aa4
     c00:	08004340 	.word	0x08004340
     c04:	00000018 	.word	0x00000018
     c08:	0000000c 	.word	0x0000000c
     c0c:	00000aa4 	.word	0x00000aa4
     c10:	08004358 	.word	0x08004358
     c14:	00000018 	.word	0x00000018
     c18:	0000000c 	.word	0x0000000c
     c1c:	00000aa4 	.word	0x00000aa4
     c20:	08004370 	.word	0x08004370
     c24:	00000020 	.word	0x00000020
     c28:	0000000c 	.word	0x0000000c
     c2c:	00000aa4 	.word	0x00000aa4
     c30:	08004390 	.word	0x08004390
     c34:	00000044 	.word	0x00000044
     c38:	0000000c 	.word	0x0000000c
     c3c:	00000aa4 	.word	0x00000aa4
     c40:	080043d4 	.word	0x080043d4
     c44:	00000014 	.word	0x00000014
     c48:	00000014 	.word	0x00000014
     c4c:	00000aa4 	.word	0x00000aa4
     c50:	080043e8 	.word	0x080043e8
     c54:	0000000c 	.word	0x0000000c
     c58:	42040e42 	.word	0x42040e42
     c5c:	018e080e 	.word	0x018e080e
     c60:	00000014 	.word	0x00000014
     c64:	00000aa4 	.word	0x00000aa4
     c68:	080043f4 	.word	0x080043f4
     c6c:	0000000e 	.word	0x0000000e
     c70:	44040e42 	.word	0x44040e42
     c74:	018e080e 	.word	0x018e080e
     c78:	00000014 	.word	0x00000014
     c7c:	00000aa4 	.word	0x00000aa4
     c80:	08004404 	.word	0x08004404
     c84:	0000000c 	.word	0x0000000c
     c88:	42040e42 	.word	0x42040e42
     c8c:	018e080e 	.word	0x018e080e
     c90:	00000014 	.word	0x00000014
     c94:	00000aa4 	.word	0x00000aa4
     c98:	08004410 	.word	0x08004410
     c9c:	0000000c 	.word	0x0000000c
     ca0:	42040e42 	.word	0x42040e42
     ca4:	018e080e 	.word	0x018e080e
     ca8:	00000014 	.word	0x00000014
     cac:	00000aa4 	.word	0x00000aa4
     cb0:	0800441c 	.word	0x0800441c
     cb4:	0000000c 	.word	0x0000000c
     cb8:	42040e42 	.word	0x42040e42
     cbc:	018e080e 	.word	0x018e080e
     cc0:	00000014 	.word	0x00000014
     cc4:	00000aa4 	.word	0x00000aa4
     cc8:	08004428 	.word	0x08004428
     ccc:	0000000c 	.word	0x0000000c
     cd0:	42040e42 	.word	0x42040e42
     cd4:	018e080e 	.word	0x018e080e
     cd8:	0000000c 	.word	0x0000000c
     cdc:	ffffffff 	.word	0xffffffff
     ce0:	7c010001 	.word	0x7c010001
     ce4:	000d0c0e 	.word	0x000d0c0e
     ce8:	0000000c 	.word	0x0000000c
     cec:	00000cd8 	.word	0x00000cd8
     cf0:	08004434 	.word	0x08004434
     cf4:	0000000c 	.word	0x0000000c
     cf8:	0000000c 	.word	0x0000000c
     cfc:	00000cd8 	.word	0x00000cd8
     d00:	08004440 	.word	0x08004440
     d04:	0000000c 	.word	0x0000000c
     d08:	0000000c 	.word	0x0000000c
     d0c:	00000cd8 	.word	0x00000cd8
     d10:	0800444c 	.word	0x0800444c
     d14:	00000014 	.word	0x00000014
     d18:	0000000c 	.word	0x0000000c
     d1c:	00000cd8 	.word	0x00000cd8
     d20:	08004460 	.word	0x08004460
     d24:	0000000c 	.word	0x0000000c
     d28:	0000000c 	.word	0x0000000c
     d2c:	00000cd8 	.word	0x00000cd8
     d30:	0800446c 	.word	0x0800446c
     d34:	00000014 	.word	0x00000014
     d38:	0000000c 	.word	0x0000000c
     d3c:	00000cd8 	.word	0x00000cd8
     d40:	08004480 	.word	0x08004480
     d44:	00000010 	.word	0x00000010
     d48:	00000014 	.word	0x00000014
     d4c:	00000cd8 	.word	0x00000cd8
     d50:	08004490 	.word	0x08004490
     d54:	00000034 	.word	0x00000034
     d58:	44040e44 	.word	0x44040e44
     d5c:	018e080e 	.word	0x018e080e
     d60:	00000014 	.word	0x00000014
     d64:	00000cd8 	.word	0x00000cd8
     d68:	080044c4 	.word	0x080044c4
     d6c:	00000038 	.word	0x00000038
     d70:	44040e44 	.word	0x44040e44
     d74:	018e080e 	.word	0x018e080e
     d78:	00000014 	.word	0x00000014
     d7c:	00000cd8 	.word	0x00000cd8
     d80:	080044fc 	.word	0x080044fc
     d84:	00000018 	.word	0x00000018
     d88:	8e080e42 	.word	0x8e080e42
     d8c:	00028401 	.word	0x00028401
     d90:	0000000c 	.word	0x0000000c
     d94:	ffffffff 	.word	0xffffffff
     d98:	7c010001 	.word	0x7c010001
     d9c:	000d0c0e 	.word	0x000d0c0e
     da0:	0000000c 	.word	0x0000000c
     da4:	00000d90 	.word	0x00000d90
     da8:	08004514 	.word	0x08004514
     dac:	00000040 	.word	0x00000040
     db0:	0000000c 	.word	0x0000000c
     db4:	00000d90 	.word	0x00000d90
     db8:	08004554 	.word	0x08004554
     dbc:	00000034 	.word	0x00000034
     dc0:	00000010 	.word	0x00000010
     dc4:	00000d90 	.word	0x00000d90
     dc8:	08004588 	.word	0x08004588
     dcc:	00000030 	.word	0x00000030
     dd0:	00080e42 	.word	0x00080e42
     dd4:	0000000c 	.word	0x0000000c
     dd8:	00000d90 	.word	0x00000d90
     ddc:	080045b8 	.word	0x080045b8
     de0:	00000014 	.word	0x00000014
     de4:	0000000c 	.word	0x0000000c
     de8:	00000d90 	.word	0x00000d90
     dec:	080045cc 	.word	0x080045cc
     df0:	0000000c 	.word	0x0000000c
     df4:	0000000c 	.word	0x0000000c
     df8:	00000d90 	.word	0x00000d90
     dfc:	080045d8 	.word	0x080045d8
     e00:	00000014 	.word	0x00000014
     e04:	0000000c 	.word	0x0000000c
     e08:	00000d90 	.word	0x00000d90
     e0c:	080045ec 	.word	0x080045ec
     e10:	0000000c 	.word	0x0000000c
     e14:	0000000c 	.word	0x0000000c
     e18:	00000d90 	.word	0x00000d90
     e1c:	080045f8 	.word	0x080045f8
     e20:	00000014 	.word	0x00000014
     e24:	0000000c 	.word	0x0000000c
     e28:	00000d90 	.word	0x00000d90
     e2c:	0800460c 	.word	0x0800460c
     e30:	00000010 	.word	0x00000010
     e34:	0000000c 	.word	0x0000000c
     e38:	00000d90 	.word	0x00000d90
     e3c:	0800461c 	.word	0x0800461c
     e40:	00000014 	.word	0x00000014
     e44:	0000000c 	.word	0x0000000c
     e48:	00000d90 	.word	0x00000d90
     e4c:	08004630 	.word	0x08004630
     e50:	00000014 	.word	0x00000014
     e54:	0000000c 	.word	0x0000000c
     e58:	00000d90 	.word	0x00000d90
     e5c:	08004644 	.word	0x08004644
     e60:	00000014 	.word	0x00000014
     e64:	0000000c 	.word	0x0000000c
     e68:	00000d90 	.word	0x00000d90
     e6c:	08004658 	.word	0x08004658
     e70:	0000001c 	.word	0x0000001c
     e74:	0000000c 	.word	0x0000000c
     e78:	00000d90 	.word	0x00000d90
     e7c:	08004674 	.word	0x08004674
     e80:	0000000c 	.word	0x0000000c
     e84:	0000000c 	.word	0x0000000c
     e88:	00000d90 	.word	0x00000d90
     e8c:	08004680 	.word	0x08004680
     e90:	00000014 	.word	0x00000014
     e94:	0000000c 	.word	0x0000000c
     e98:	00000d90 	.word	0x00000d90
     e9c:	08004694 	.word	0x08004694
     ea0:	00000020 	.word	0x00000020
     ea4:	0000000c 	.word	0x0000000c
     ea8:	00000d90 	.word	0x00000d90
     eac:	080046b4 	.word	0x080046b4
     eb0:	0000000c 	.word	0x0000000c
     eb4:	0000000c 	.word	0x0000000c
     eb8:	00000d90 	.word	0x00000d90
     ebc:	080046c0 	.word	0x080046c0
     ec0:	00000010 	.word	0x00000010
     ec4:	0000000c 	.word	0x0000000c
     ec8:	00000d90 	.word	0x00000d90
     ecc:	080046d0 	.word	0x080046d0
     ed0:	0000000c 	.word	0x0000000c
     ed4:	0000000c 	.word	0x0000000c
     ed8:	00000d90 	.word	0x00000d90
     edc:	080046dc 	.word	0x080046dc
     ee0:	000000b8 	.word	0x000000b8
     ee4:	0000000c 	.word	0x0000000c
     ee8:	00000d90 	.word	0x00000d90
     eec:	08004794 	.word	0x08004794
     ef0:	0000001c 	.word	0x0000001c
     ef4:	0000000c 	.word	0x0000000c
     ef8:	00000d90 	.word	0x00000d90
     efc:	080047b0 	.word	0x080047b0
     f00:	0000001c 	.word	0x0000001c
     f04:	0000000c 	.word	0x0000000c
     f08:	00000d90 	.word	0x00000d90
     f0c:	080047cc 	.word	0x080047cc
     f10:	0000001c 	.word	0x0000001c
     f14:	0000000c 	.word	0x0000000c
     f18:	00000d90 	.word	0x00000d90
     f1c:	080047e8 	.word	0x080047e8
     f20:	0000001c 	.word	0x0000001c
     f24:	0000000c 	.word	0x0000000c
     f28:	00000d90 	.word	0x00000d90
     f2c:	08004804 	.word	0x08004804
     f30:	0000001c 	.word	0x0000001c
     f34:	0000000c 	.word	0x0000000c
     f38:	00000d90 	.word	0x00000d90
     f3c:	08004820 	.word	0x08004820
     f40:	0000000c 	.word	0x0000000c
     f44:	0000000c 	.word	0x0000000c
     f48:	00000d90 	.word	0x00000d90
     f4c:	0800482c 	.word	0x0800482c
     f50:	0000000c 	.word	0x0000000c
     f54:	0000000c 	.word	0x0000000c
     f58:	00000d90 	.word	0x00000d90
     f5c:	08004838 	.word	0x08004838
     f60:	0000000c 	.word	0x0000000c
     f64:	0000000c 	.word	0x0000000c
     f68:	00000d90 	.word	0x00000d90
     f6c:	08004844 	.word	0x08004844
     f70:	00000044 	.word	0x00000044
     f74:	0000000c 	.word	0x0000000c
     f78:	00000d90 	.word	0x00000d90
     f7c:	08004888 	.word	0x08004888
     f80:	00000010 	.word	0x00000010
     f84:	0000000c 	.word	0x0000000c
     f88:	00000d90 	.word	0x00000d90
     f8c:	08004898 	.word	0x08004898
     f90:	00000014 	.word	0x00000014
     f94:	0000000c 	.word	0x0000000c
     f98:	00000d90 	.word	0x00000d90
     f9c:	080048ac 	.word	0x080048ac
     fa0:	0000000c 	.word	0x0000000c
     fa4:	0000000c 	.word	0x0000000c
     fa8:	ffffffff 	.word	0xffffffff
     fac:	7c010001 	.word	0x7c010001
     fb0:	000d0c0e 	.word	0x000d0c0e
     fb4:	0000000c 	.word	0x0000000c
     fb8:	00000fa4 	.word	0x00000fa4
     fbc:	080048b8 	.word	0x080048b8
     fc0:	0000001c 	.word	0x0000001c
     fc4:	0000000c 	.word	0x0000000c
     fc8:	00000fa4 	.word	0x00000fa4
     fcc:	080048d4 	.word	0x080048d4
     fd0:	0000000c 	.word	0x0000000c
     fd4:	0000000c 	.word	0x0000000c
     fd8:	00000fa4 	.word	0x00000fa4
     fdc:	080048e0 	.word	0x080048e0
     fe0:	0000002c 	.word	0x0000002c
     fe4:	0000000c 	.word	0x0000000c
     fe8:	00000fa4 	.word	0x00000fa4
     fec:	0800490c 	.word	0x0800490c
     ff0:	0000001c 	.word	0x0000001c
     ff4:	0000000c 	.word	0x0000000c
     ff8:	00000fa4 	.word	0x00000fa4
     ffc:	08004928 	.word	0x08004928
    1000:	0000000c 	.word	0x0000000c
    1004:	0000000c 	.word	0x0000000c
    1008:	00000fa4 	.word	0x00000fa4
    100c:	08004934 	.word	0x08004934
    1010:	00000028 	.word	0x00000028
    1014:	0000000c 	.word	0x0000000c
    1018:	ffffffff 	.word	0xffffffff
    101c:	7c010001 	.word	0x7c010001
    1020:	000d0c0e 	.word	0x000d0c0e
    1024:	00000010 	.word	0x00000010
    1028:	00001014 	.word	0x00001014
    102c:	0800495c 	.word	0x0800495c
    1030:	00000054 	.word	0x00000054
    1034:	00080e44 	.word	0x00080e44
    1038:	0000001c 	.word	0x0000001c
    103c:	00001014 	.word	0x00001014
    1040:	080049b0 	.word	0x080049b0
    1044:	000000b0 	.word	0x000000b0
    1048:	8e140e54 	.word	0x8e140e54
    104c:	86028701 	.word	0x86028701
    1050:	84048503 	.word	0x84048503
    1054:	200e7605 	.word	0x200e7605
    1058:	00000020 	.word	0x00000020
    105c:	00001014 	.word	0x00001014
    1060:	08004a60 	.word	0x08004a60
    1064:	000000b8 	.word	0x000000b8
    1068:	8e140e44 	.word	0x8e140e44
    106c:	86028701 	.word	0x86028701
    1070:	84048503 	.word	0x84048503
    1074:	0e400205 	.word	0x0e400205
    1078:	00000020 	.word	0x00000020
    107c:	00000020 	.word	0x00000020
    1080:	00001014 	.word	0x00001014
    1084:	08004b18 	.word	0x08004b18
    1088:	000000b4 	.word	0x000000b4
    108c:	8e140e44 	.word	0x8e140e44
    1090:	86028701 	.word	0x86028701
    1094:	84048503 	.word	0x84048503
    1098:	0e400205 	.word	0x0e400205
    109c:	00000020 	.word	0x00000020
    10a0:	0000001c 	.word	0x0000001c
    10a4:	00001014 	.word	0x00001014
    10a8:	08004bcc 	.word	0x08004bcc
    10ac:	00000094 	.word	0x00000094
    10b0:	4e140e44 	.word	0x4e140e44
    10b4:	018e280e 	.word	0x018e280e
    10b8:	03860287 	.word	0x03860287
    10bc:	05840485 	.word	0x05840485
    10c0:	00000018 	.word	0x00000018
    10c4:	00001014 	.word	0x00001014
    10c8:	08004c60 	.word	0x08004c60
    10cc:	0000016c 	.word	0x0000016c
    10d0:	8e0c0e44 	.word	0x8e0c0e44
    10d4:	84028501 	.word	0x84028501
    10d8:	00000003 	.word	0x00000003
    10dc:	0000001c 	.word	0x0000001c
    10e0:	00001014 	.word	0x00001014
    10e4:	08004dcc 	.word	0x08004dcc
    10e8:	0000015a 	.word	0x0000015a
    10ec:	8e140e44 	.word	0x8e140e44
    10f0:	86028701 	.word	0x86028701
    10f4:	84048503 	.word	0x84048503
    10f8:	00000005 	.word	0x00000005
    10fc:	0000000c 	.word	0x0000000c
    1100:	00001014 	.word	0x00001014
    1104:	08004f28 	.word	0x08004f28
    1108:	00000022 	.word	0x00000022
    110c:	0000000c 	.word	0x0000000c
    1110:	00001014 	.word	0x00001014
    1114:	08004f4c 	.word	0x08004f4c
    1118:	00000016 	.word	0x00000016
    111c:	0000000c 	.word	0x0000000c
    1120:	00001014 	.word	0x00001014
    1124:	08004f64 	.word	0x08004f64
    1128:	00000016 	.word	0x00000016
    112c:	0000000c 	.word	0x0000000c
    1130:	00001014 	.word	0x00001014
    1134:	08004f7c 	.word	0x08004f7c
    1138:	00000018 	.word	0x00000018
    113c:	0000000c 	.word	0x0000000c
    1140:	00001014 	.word	0x00001014
    1144:	08004f94 	.word	0x08004f94
    1148:	00000014 	.word	0x00000014
    114c:	0000000c 	.word	0x0000000c
    1150:	00001014 	.word	0x00001014
    1154:	08004fa8 	.word	0x08004fa8
    1158:	0000001a 	.word	0x0000001a
    115c:	0000000c 	.word	0x0000000c
    1160:	00001014 	.word	0x00001014
    1164:	08004fc4 	.word	0x08004fc4
    1168:	0000001c 	.word	0x0000001c
    116c:	0000000c 	.word	0x0000000c
    1170:	00001014 	.word	0x00001014
    1174:	08004fe0 	.word	0x08004fe0
    1178:	00000018 	.word	0x00000018
    117c:	0000000c 	.word	0x0000000c
    1180:	00001014 	.word	0x00001014
    1184:	08004ff8 	.word	0x08004ff8
    1188:	00000004 	.word	0x00000004
    118c:	0000000c 	.word	0x0000000c
    1190:	00001014 	.word	0x00001014
    1194:	08004ffc 	.word	0x08004ffc
    1198:	00000008 	.word	0x00000008
    119c:	0000000c 	.word	0x0000000c
    11a0:	00001014 	.word	0x00001014
    11a4:	08005004 	.word	0x08005004
    11a8:	00000018 	.word	0x00000018
    11ac:	0000000c 	.word	0x0000000c
    11b0:	00001014 	.word	0x00001014
    11b4:	0800501c 	.word	0x0800501c
    11b8:	0000000e 	.word	0x0000000e
    11bc:	0000000c 	.word	0x0000000c
    11c0:	00001014 	.word	0x00001014
    11c4:	0800502c 	.word	0x0800502c
    11c8:	0000001a 	.word	0x0000001a
    11cc:	00000014 	.word	0x00000014
    11d0:	00001014 	.word	0x00001014
    11d4:	08005048 	.word	0x08005048
    11d8:	00000092 	.word	0x00000092
    11dc:	8e080e42 	.word	0x8e080e42
    11e0:	00028401 	.word	0x00028401
    11e4:	0000000c 	.word	0x0000000c
    11e8:	00001014 	.word	0x00001014
    11ec:	080050dc 	.word	0x080050dc
    11f0:	00000028 	.word	0x00000028
    11f4:	0000000c 	.word	0x0000000c
    11f8:	00001014 	.word	0x00001014
    11fc:	08005104 	.word	0x08005104
    1200:	00000022 	.word	0x00000022
    1204:	0000000c 	.word	0x0000000c
    1208:	00001014 	.word	0x00001014
    120c:	08005128 	.word	0x08005128
    1210:	00000018 	.word	0x00000018
    1214:	0000000c 	.word	0x0000000c
    1218:	00001014 	.word	0x00001014
    121c:	08005140 	.word	0x08005140
    1220:	00000006 	.word	0x00000006
    1224:	0000000c 	.word	0x0000000c
    1228:	00001014 	.word	0x00001014
    122c:	08005148 	.word	0x08005148
    1230:	00000010 	.word	0x00000010
    1234:	0000000c 	.word	0x0000000c
    1238:	00001014 	.word	0x00001014
    123c:	08005158 	.word	0x08005158
    1240:	00000010 	.word	0x00000010
    1244:	00000018 	.word	0x00000018
    1248:	00001014 	.word	0x00001014
    124c:	08005168 	.word	0x08005168
    1250:	00000046 	.word	0x00000046
    1254:	8e0c0e46 	.word	0x8e0c0e46
    1258:	84028501 	.word	0x84028501
    125c:	00000003 	.word	0x00000003
    1260:	0000000c 	.word	0x0000000c
    1264:	00001014 	.word	0x00001014
    1268:	080051b0 	.word	0x080051b0
    126c:	00000010 	.word	0x00000010
    1270:	0000000c 	.word	0x0000000c
    1274:	00001014 	.word	0x00001014
    1278:	080051c0 	.word	0x080051c0
    127c:	00000014 	.word	0x00000014
    1280:	0000000c 	.word	0x0000000c
    1284:	00001014 	.word	0x00001014
    1288:	080051d4 	.word	0x080051d4
    128c:	00000010 	.word	0x00000010
    1290:	0000000c 	.word	0x0000000c
    1294:	00001014 	.word	0x00001014
    1298:	080051e4 	.word	0x080051e4
    129c:	00000014 	.word	0x00000014
    12a0:	0000000c 	.word	0x0000000c
    12a4:	00001014 	.word	0x00001014
    12a8:	080051f8 	.word	0x080051f8
    12ac:	0000001a 	.word	0x0000001a
    12b0:	0000000c 	.word	0x0000000c
    12b4:	00001014 	.word	0x00001014
    12b8:	08005214 	.word	0x08005214
    12bc:	0000001a 	.word	0x0000001a
    12c0:	0000000c 	.word	0x0000000c
    12c4:	00001014 	.word	0x00001014
    12c8:	5230      	.short	0x5230
    12ca:	00          	.byte	0x00
    12cb:	08          	.byte	0x08
    12cc:	0000001a 	.word	0x0000001a
    12d0:	0000000c 	.word	0x0000000c
    12d4:	00001014 	.word	0x00001014
    12d8:	0800524c 	.word	0x0800524c
    12dc:	0000001a 	.word	0x0000001a
    12e0:	0000000c 	.word	0x0000000c
    12e4:	00001014 	.word	0x00001014
    12e8:	08005268 	.word	0x08005268
    12ec:	00000010 	.word	0x00000010
    12f0:	0000000c 	.word	0x0000000c
    12f4:	00001014 	.word	0x00001014
    12f8:	08005278 	.word	0x08005278
    12fc:	00000014 	.word	0x00000014
    1300:	0000000c 	.word	0x0000000c
    1304:	00001014 	.word	0x00001014
    1308:	0800528c 	.word	0x0800528c
    130c:	00000010 	.word	0x00000010
    1310:	0000000c 	.word	0x0000000c
    1314:	00001014 	.word	0x00001014
    1318:	0800529c 	.word	0x0800529c
    131c:	00000014 	.word	0x00000014
    1320:	0000000c 	.word	0x0000000c
    1324:	00001014 	.word	0x00001014
    1328:	080052b0 	.word	0x080052b0
    132c:	00000010 	.word	0x00000010
    1330:	0000000c 	.word	0x0000000c
    1334:	00001014 	.word	0x00001014
    1338:	080052c0 	.word	0x080052c0
    133c:	00000014 	.word	0x00000014
    1340:	0000000c 	.word	0x0000000c
    1344:	00001014 	.word	0x00001014
    1348:	080052d4 	.word	0x080052d4
    134c:	00000010 	.word	0x00000010
    1350:	0000000c 	.word	0x0000000c
    1354:	00001014 	.word	0x00001014
    1358:	080052e4 	.word	0x080052e4
    135c:	00000014 	.word	0x00000014
    1360:	0000000c 	.word	0x0000000c
    1364:	00001014 	.word	0x00001014
    1368:	080052f8 	.word	0x080052f8
    136c:	00000010 	.word	0x00000010
    1370:	0000000c 	.word	0x0000000c
    1374:	00001014 	.word	0x00001014
    1378:	08005308 	.word	0x08005308
    137c:	00000010 	.word	0x00000010
    1380:	0000000c 	.word	0x0000000c
    1384:	00001014 	.word	0x00001014
    1388:	08005318 	.word	0x08005318
    138c:	00000010 	.word	0x00000010
    1390:	0000000c 	.word	0x0000000c
    1394:	00001014 	.word	0x00001014
    1398:	08005328 	.word	0x08005328
    139c:	00000010 	.word	0x00000010
    13a0:	0000000c 	.word	0x0000000c
    13a4:	00001014 	.word	0x00001014
    13a8:	08005338 	.word	0x08005338
    13ac:	00000010 	.word	0x00000010
    13b0:	0000000c 	.word	0x0000000c
    13b4:	00001014 	.word	0x00001014
    13b8:	08005348 	.word	0x08005348
    13bc:	00000010 	.word	0x00000010
    13c0:	0000000c 	.word	0x0000000c
    13c4:	00001014 	.word	0x00001014
    13c8:	08005358 	.word	0x08005358
    13cc:	00000014 	.word	0x00000014
    13d0:	0000000c 	.word	0x0000000c
    13d4:	00001014 	.word	0x00001014
    13d8:	0800536c 	.word	0x0800536c
    13dc:	00000014 	.word	0x00000014
    13e0:	0000000c 	.word	0x0000000c
    13e4:	00001014 	.word	0x00001014
    13e8:	08005380 	.word	0x08005380
    13ec:	00000014 	.word	0x00000014
    13f0:	0000000c 	.word	0x0000000c
    13f4:	00001014 	.word	0x00001014
    13f8:	08005394 	.word	0x08005394
    13fc:	00000014 	.word	0x00000014
    1400:	0000000c 	.word	0x0000000c
    1404:	00001014 	.word	0x00001014
    1408:	080053a8 	.word	0x080053a8
    140c:	00000014 	.word	0x00000014
    1410:	0000000c 	.word	0x0000000c
    1414:	00001014 	.word	0x00001014
    1418:	080053bc 	.word	0x080053bc
    141c:	00000020 	.word	0x00000020
    1420:	0000000c 	.word	0x0000000c
    1424:	00001014 	.word	0x00001014
    1428:	080053dc 	.word	0x080053dc
    142c:	00000020 	.word	0x00000020
    1430:	00000010 	.word	0x00000010
    1434:	00001014 	.word	0x00001014
    1438:	080053fc 	.word	0x080053fc
    143c:	00000068 	.word	0x00000068
    1440:	00080e4a 	.word	0x00080e4a
    1444:	0000000c 	.word	0x0000000c
    1448:	00001014 	.word	0x00001014
    144c:	08005464 	.word	0x08005464
    1450:	0000001a 	.word	0x0000001a
    1454:	0000000c 	.word	0x0000000c
    1458:	00001014 	.word	0x00001014
    145c:	08005480 	.word	0x08005480
    1460:	0000001a 	.word	0x0000001a
    1464:	0000000c 	.word	0x0000000c
    1468:	00001014 	.word	0x00001014
    146c:	0800549c 	.word	0x0800549c
    1470:	0000001a 	.word	0x0000001a
    1474:	0000000c 	.word	0x0000000c
    1478:	00001014 	.word	0x00001014
    147c:	080054b8 	.word	0x080054b8
    1480:	00000016 	.word	0x00000016
    1484:	0000000c 	.word	0x0000000c
    1488:	00001014 	.word	0x00001014
    148c:	080054d0 	.word	0x080054d0
    1490:	00000016 	.word	0x00000016
    1494:	0000000c 	.word	0x0000000c
    1498:	00001014 	.word	0x00001014
    149c:	080054e8 	.word	0x080054e8
    14a0:	00000016 	.word	0x00000016
    14a4:	0000000c 	.word	0x0000000c
    14a8:	00001014 	.word	0x00001014
    14ac:	08005500 	.word	0x08005500
    14b0:	00000016 	.word	0x00000016
    14b4:	0000000c 	.word	0x0000000c
    14b8:	00001014 	.word	0x00001014
    14bc:	08005518 	.word	0x08005518
    14c0:	00000004 	.word	0x00000004
    14c4:	0000000c 	.word	0x0000000c
    14c8:	00001014 	.word	0x00001014
    14cc:	0800551c 	.word	0x0800551c
    14d0:	00000004 	.word	0x00000004
    14d4:	0000000c 	.word	0x0000000c
    14d8:	00001014 	.word	0x00001014
    14dc:	08005520 	.word	0x08005520
    14e0:	00000004 	.word	0x00000004
    14e4:	0000000c 	.word	0x0000000c
    14e8:	00001014 	.word	0x00001014
    14ec:	08005524 	.word	0x08005524
    14f0:	00000004 	.word	0x00000004
    14f4:	0000000c 	.word	0x0000000c
    14f8:	00001014 	.word	0x00001014
    14fc:	08005528 	.word	0x08005528
    1500:	00000004 	.word	0x00000004
    1504:	0000000c 	.word	0x0000000c
    1508:	00001014 	.word	0x00001014
    150c:	0800552c 	.word	0x0800552c
    1510:	00000006 	.word	0x00000006
    1514:	0000000c 	.word	0x0000000c
    1518:	00001014 	.word	0x00001014
    151c:	08005534 	.word	0x08005534
    1520:	00000016 	.word	0x00000016
    1524:	0000000c 	.word	0x0000000c
    1528:	00001014 	.word	0x00001014
    152c:	0800554c 	.word	0x0800554c
    1530:	0000001a 	.word	0x0000001a
    1534:	0000000c 	.word	0x0000000c
    1538:	00001014 	.word	0x00001014
    153c:	08005568 	.word	0x08005568
    1540:	00000016 	.word	0x00000016
    1544:	0000000c 	.word	0x0000000c
    1548:	00001014 	.word	0x00001014
    154c:	08005580 	.word	0x08005580
    1550:	0000001a 	.word	0x0000001a
    1554:	0000000c 	.word	0x0000000c
    1558:	00001014 	.word	0x00001014
    155c:	0800559c 	.word	0x0800559c
    1560:	00000010 	.word	0x00000010
    1564:	0000000c 	.word	0x0000000c
    1568:	00001014 	.word	0x00001014
    156c:	080055ac 	.word	0x080055ac
    1570:	00000006 	.word	0x00000006
    1574:	0000000c 	.word	0x0000000c
    1578:	00001014 	.word	0x00001014
    157c:	080055b4 	.word	0x080055b4
    1580:	00000006 	.word	0x00000006
    1584:	0000000c 	.word	0x0000000c
    1588:	00001014 	.word	0x00001014
    158c:	080055bc 	.word	0x080055bc
    1590:	00000006 	.word	0x00000006
    1594:	0000000c 	.word	0x0000000c
    1598:	00001014 	.word	0x00001014
    159c:	080055c4 	.word	0x080055c4
    15a0:	00000008 	.word	0x00000008
    15a4:	0000000c 	.word	0x0000000c
    15a8:	00001014 	.word	0x00001014
    15ac:	080055cc 	.word	0x080055cc
    15b0:	00000006 	.word	0x00000006
    15b4:	0000000c 	.word	0x0000000c
    15b8:	00001014 	.word	0x00001014
    15bc:	080055d4 	.word	0x080055d4
    15c0:	00000006 	.word	0x00000006
    15c4:	0000000c 	.word	0x0000000c
    15c8:	00001014 	.word	0x00001014
    15cc:	080055dc 	.word	0x080055dc
    15d0:	0000000c 	.word	0x0000000c
    15d4:	0000000c 	.word	0x0000000c
    15d8:	00001014 	.word	0x00001014
    15dc:	080055e8 	.word	0x080055e8
    15e0:	0000000a 	.word	0x0000000a
    15e4:	0000000c 	.word	0x0000000c
    15e8:	00001014 	.word	0x00001014
    15ec:	080055f4 	.word	0x080055f4
    15f0:	00000018 	.word	0x00000018
    15f4:	0000000c 	.word	0x0000000c
    15f8:	00001014 	.word	0x00001014
    15fc:	0800560c 	.word	0x0800560c
    1600:	0000000a 	.word	0x0000000a
    1604:	00000014 	.word	0x00000014
    1608:	00001014 	.word	0x00001014
    160c:	08005618 	.word	0x08005618
    1610:	000000cc 	.word	0x000000cc
    1614:	44040e42 	.word	0x44040e42
    1618:	018e100e 	.word	0x018e100e
    161c:	0000000c 	.word	0x0000000c
    1620:	ffffffff 	.word	0xffffffff
    1624:	7c010001 	.word	0x7c010001
    1628:	000d0c0e 	.word	0x000d0c0e
    162c:	0000000c 	.word	0x0000000c
    1630:	0000161c 	.word	0x0000161c
    1634:	080056e4 	.word	0x080056e4
    1638:	0000001e 	.word	0x0000001e
    163c:	0000000c 	.word	0x0000000c
    1640:	0000161c 	.word	0x0000161c
    1644:	08005704 	.word	0x08005704
    1648:	00000028 	.word	0x00000028
    164c:	0000000c 	.word	0x0000000c
    1650:	0000161c 	.word	0x0000161c
    1654:	0800572c 	.word	0x0800572c
    1658:	0000000e 	.word	0x0000000e
    165c:	0000000c 	.word	0x0000000c
    1660:	0000161c 	.word	0x0000161c
    1664:	0800573c 	.word	0x0800573c
    1668:	0000001a 	.word	0x0000001a
    166c:	00000010 	.word	0x00000010
    1670:	0000161c 	.word	0x0000161c
    1674:	08005758 	.word	0x08005758
    1678:	0000003e 	.word	0x0000003e
    167c:	00080e4e 	.word	0x00080e4e
    1680:	0000000c 	.word	0x0000000c
    1684:	0000161c 	.word	0x0000161c
    1688:	08005798 	.word	0x08005798
    168c:	00000018 	.word	0x00000018
    1690:	0000000c 	.word	0x0000000c
    1694:	0000161c 	.word	0x0000161c
    1698:	080057b0 	.word	0x080057b0
    169c:	00000016 	.word	0x00000016
    16a0:	0000000c 	.word	0x0000000c
    16a4:	0000161c 	.word	0x0000161c
    16a8:	080057c8 	.word	0x080057c8
    16ac:	00000016 	.word	0x00000016
    16b0:	0000000c 	.word	0x0000000c
    16b4:	0000161c 	.word	0x0000161c
    16b8:	080057e0 	.word	0x080057e0
    16bc:	0000001a 	.word	0x0000001a
    16c0:	0000000c 	.word	0x0000000c
    16c4:	0000161c 	.word	0x0000161c
    16c8:	080057fc 	.word	0x080057fc
    16cc:	00000016 	.word	0x00000016
    16d0:	0000000c 	.word	0x0000000c
    16d4:	0000161c 	.word	0x0000161c
    16d8:	08005814 	.word	0x08005814
    16dc:	0000001a 	.word	0x0000001a
    16e0:	0000000c 	.word	0x0000000c
    16e4:	0000161c 	.word	0x0000161c
    16e8:	08005830 	.word	0x08005830
    16ec:	00000008 	.word	0x00000008
    16f0:	0000000c 	.word	0x0000000c
    16f4:	0000161c 	.word	0x0000161c
    16f8:	08005838 	.word	0x08005838
    16fc:	00000008 	.word	0x00000008
    1700:	0000000c 	.word	0x0000000c
    1704:	0000161c 	.word	0x0000161c
    1708:	08005840 	.word	0x08005840
    170c:	0000000c 	.word	0x0000000c
    1710:	0000000c 	.word	0x0000000c
    1714:	0000161c 	.word	0x0000161c
    1718:	0800584c 	.word	0x0800584c
    171c:	00000012 	.word	0x00000012
    1720:	0000000c 	.word	0x0000000c
    1724:	0000161c 	.word	0x0000161c
    1728:	08005860 	.word	0x08005860
    172c:	00000012 	.word	0x00000012
    1730:	0000000c 	.word	0x0000000c
    1734:	0000161c 	.word	0x0000161c
    1738:	08005874 	.word	0x08005874
    173c:	0000001a 	.word	0x0000001a
    1740:	0000000c 	.word	0x0000000c
    1744:	0000161c 	.word	0x0000161c
    1748:	08005890 	.word	0x08005890
    174c:	0000001a 	.word	0x0000001a
    1750:	0000000c 	.word	0x0000000c
    1754:	0000161c 	.word	0x0000161c
    1758:	080058ac 	.word	0x080058ac
    175c:	0000001a 	.word	0x0000001a
    1760:	0000000c 	.word	0x0000000c
    1764:	0000161c 	.word	0x0000161c
    1768:	080058c8 	.word	0x080058c8
    176c:	00000016 	.word	0x00000016
    1770:	0000000c 	.word	0x0000000c
    1774:	0000161c 	.word	0x0000161c
    1778:	080058e0 	.word	0x080058e0
    177c:	0000001a 	.word	0x0000001a
    1780:	0000000c 	.word	0x0000000c
    1784:	0000161c 	.word	0x0000161c
    1788:	080058fc 	.word	0x080058fc
    178c:	0000000c 	.word	0x0000000c
    1790:	0000000c 	.word	0x0000000c
    1794:	0000161c 	.word	0x0000161c
    1798:	08005908 	.word	0x08005908
    179c:	0000000a 	.word	0x0000000a
    17a0:	0000000c 	.word	0x0000000c
    17a4:	0000161c 	.word	0x0000161c
    17a8:	08005914 	.word	0x08005914
    17ac:	0000004a 	.word	0x0000004a
    17b0:	0000000c 	.word	0x0000000c
    17b4:	0000161c 	.word	0x0000161c
    17b8:	08005960 	.word	0x08005960
    17bc:	00000010 	.word	0x00000010
    17c0:	0000001c 	.word	0x0000001c
    17c4:	0000161c 	.word	0x0000161c
    17c8:	08005970 	.word	0x08005970
    17cc:	0000009c 	.word	0x0000009c
    17d0:	8e100e54 	.word	0x8e100e54
    17d4:	85028601 	.word	0x85028601
    17d8:	6c048403 	.word	0x6c048403
    17dc:	0000300e 	.word	0x0000300e
    17e0:	00000014 	.word	0x00000014
    17e4:	0000161c 	.word	0x0000161c
    17e8:	08005a0c 	.word	0x08005a0c
    17ec:	00000094 	.word	0x00000094
    17f0:	44040e42 	.word	0x44040e42
    17f4:	018e100e 	.word	0x018e100e
    17f8:	0000000c 	.word	0x0000000c
    17fc:	ffffffff 	.word	0xffffffff
    1800:	7c010001 	.word	0x7c010001
    1804:	000d0c0e 	.word	0x000d0c0e
    1808:	00000018 	.word	0x00000018
    180c:	000017f8 	.word	0x000017f8
    1810:	08005b10 	.word	0x08005b10
    1814:	00000054 	.word	0x00000054
    1818:	000d0946 	.word	0x000d0946
    181c:	8e080e44 	.word	0x8e080e44
    1820:	00028d01 	.word	0x00028d01
    1824:	0000000c 	.word	0x0000000c
    1828:	ffffffff 	.word	0xffffffff
    182c:	7c010001 	.word	0x7c010001
    1830:	000d0c0e 	.word	0x000d0c0e
    1834:	00000014 	.word	0x00000014
    1838:	00001824 	.word	0x00001824
    183c:	00000000 	.word	0x00000000
    1840:	00000028 	.word	0x00000028
    1844:	4c040e44 	.word	0x4c040e44
    1848:	018e080e 	.word	0x018e080e
    184c:	0000000c 	.word	0x0000000c
    1850:	ffffffff 	.word	0xffffffff
    1854:	7c010001 	.word	0x7c010001
    1858:	000d0c0e 	.word	0x000d0c0e
    185c:	0000000c 	.word	0x0000000c
    1860:	0000184c 	.word	0x0000184c
    1864:	00000000 	.word	0x00000000
    1868:	00000030 	.word	0x00000030
    186c:	0000000c 	.word	0x0000000c
    1870:	ffffffff 	.word	0xffffffff
    1874:	7c010001 	.word	0x7c010001
    1878:	000d0c0e 	.word	0x000d0c0e
    187c:	00000018 	.word	0x00000018
    1880:	0000186c 	.word	0x0000186c
    1884:	00000000 	.word	0x00000000
    1888:	00000048 	.word	0x00000048
    188c:	8e100e44 	.word	0x8e100e44
    1890:	85028601 	.word	0x85028601
    1894:	00048403 	.word	0x00048403
    1898:	00000018 	.word	0x00000018
    189c:	0000186c 	.word	0x0000186c
    18a0:	00000000 	.word	0x00000000
    18a4:	00000080 	.word	0x00000080
    18a8:	8e100e44 	.word	0x8e100e44
    18ac:	85028601 	.word	0x85028601
    18b0:	00048403 	.word	0x00048403
    18b4:	0000000c 	.word	0x0000000c
    18b8:	ffffffff 	.word	0xffffffff
    18bc:	7c010001 	.word	0x7c010001
    18c0:	000d0c0e 	.word	0x000d0c0e
    18c4:	00000014 	.word	0x00000014
    18c8:	000018b4 	.word	0x000018b4
    18cc:	00000000 	.word	0x00000000
    18d0:	000000d0 	.word	0x000000d0
    18d4:	85080e48 	.word	0x85080e48
    18d8:	00028401 	.word	0x00028401
    18dc:	0000000c 	.word	0x0000000c
    18e0:	ffffffff 	.word	0xffffffff
    18e4:	7c010001 	.word	0x7c010001
    18e8:	000d0c0e 	.word	0x000d0c0e
    18ec:	0000001c 	.word	0x0000001c
    18f0:	000018dc 	.word	0x000018dc
    18f4:	00000000 	.word	0x00000000
    18f8:	0000009c 	.word	0x0000009c
    18fc:	88140e48 	.word	0x88140e48
    1900:	86028701 	.word	0x86028701
    1904:	84048503 	.word	0x84048503
    1908:	00000005 	.word	0x00000005
    190c:	0000000c 	.word	0x0000000c
    1910:	ffffffff 	.word	0xffffffff
    1914:	7c010001 	.word	0x7c010001
    1918:	000d0c0e 	.word	0x000d0c0e
    191c:	00000024 	.word	0x00000024
    1920:	0000190c 	.word	0x0000190c
    1924:	00000000 	.word	0x00000000
    1928:	0000010c 	.word	0x0000010c
    192c:	8e240e44 	.word	0x8e240e44
    1930:	8a028b01 	.word	0x8a028b01
    1934:	88048903 	.word	0x88048903
    1938:	86068705 	.word	0x86068705
    193c:	84088507 	.word	0x84088507
    1940:	300e4c09 	.word	0x300e4c09

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	746c6f56 	strbtvc	r6, [ip], #-3926
       4:	00656761 	rsbeq	r6, r5, r1, ror #14
       8:	20554e47 	subscs	r4, r5, r7, asr #28
       c:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
      10:	00302e33 	eorseq	r2, r0, r3, lsr lr
      14:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
      18:	414d4400 	cmpmi	sp, r0, lsl #8
      1c:	43430052 	movtmi	r0, #12370	; 0x3052
      20:	0031524d 	eorseq	r5, r1, sp, asr #4
      24:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
      28:	77670032 	undefined
      2c:	696d6954 	stmdbvs	sp!, {r2, r4, r6, r8, fp, sp, lr}^
      30:	6544676e 	strbvs	r6, [r4, #-1902]
      34:	0079616c 	rsbseq	r6, r9, ip, ror #2
      38:	6e69616d 	powvsez	f6, f1, #5.0
      3c:	6f687300 	svcvs	0x00687300
      40:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
      44:	4300746e 	movwmi	r7, #1134	; 0x46e
      48:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
      4c:	5c737265 	lfmpl	f7, 2, [r3], #-404
      50:	6372614d 	cmnvs	r2, #1073741843	; 0x40000013
      54:	636f445c 	cmnvs	pc, #1543503872	; 0x5c000000
      58:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
      5c:	475c7374 	undefined
      60:	75487469 	strbvc	r7, [r8, #-1129]
      64:	6d435c62 	stclvs	12, cr5, [r3, #-392]
      68:	61745f33 	cmnvs	r4, r3, lsr pc
      6c:	5c316b73 	ldcpl	11, cr6, [r1], #-460
      70:	65656857 	strbvs	r6, [r5, #-2135]!
      74:	5264656c 	rsbpl	r6, r4, #452984832	; 0x1b000000
      78:	746f626f 	strbtvc	r6, [pc], #623	; 80 <_Minimum_Stack_Size-0x80>
      7c:	6f6d6552 	svcvs	0x006d6552
      80:	6f436574 	svcvs	0x00436574
      84:	6f72746e 	svcvs	0x0072746e
      88:	0031566c 	eorseq	r5, r1, ip, ror #12
      8c:	45534552 	ldrbmi	r4, [r3, #-1362]
      90:	44455652 	strbmi	r5, [r5], #-1618
      94:	45520032 	ldrbmi	r0, [r2, #-50]
      98:	56524553 	undefined
      9c:	00334445 	eorseq	r4, r3, r5, asr #8
      a0:	45534552 	ldrbmi	r4, [r3, #-1362]
      a4:	44455652 	strbmi	r5, [r5], #-1618
      a8:	6f430034 	svcvs	0x00430034
      ac:	74536d6d 	ldrbvc	r6, [r3], #-3437
      b0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
      b4:	53455200 	movtpl	r5, #20992	; 0x5200
      b8:	45565245 	ldrbmi	r5, [r6, #-581]
      bc:	5f003644 	svcpl	0x00003644
      c0:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      c4:	4c45445f 	cfstrdmi	mvd4, [r5], {95}
      c8:	52005941 	andpl	r5, r0, #1064960	; 0x104000
      cc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      d0:	37444556 	smlsldcc	r4, r4, r6, r5
      d4:	6f4d6200 	svcvs	0x004d6200
      d8:	676e6976 	undefined
      dc:	75614200 	strbvc	r4, [r1, #-512]!
      e0:	74617264 	strbtvc	r7, [r1], #-612
      e4:	43505f65 	cmpmi	r0, #404	; 0x194
      e8:	52434300 	subpl	r4, r3, #0	; 0x0
      ec:	43430031 	movtmi	r0, #12337	; 0x3031
      f0:	43003252 	movwmi	r3, #594	; 0x252
      f4:	00335243 	eorseq	r5, r3, r3, asr #4
      f8:	34524343 	ldrbcc	r4, [r2], #-835
      fc:	545f5f00 	ldrbpl	r5, [pc], #3840	; 104 <_Minimum_Stack_Size+0x4>
     100:	5f324d49 	svcpl	0x00324d49
     104:	00525349 	subseq	r5, r2, r9, asr #6
     108:	5f4c5844 	svcpl	0x004c5844
     10c:	635f5852 	cmpvs	pc, #5373952	; 0x520000
     110:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     114:	50006675 	andpl	r6, r0, r5, ror r6
     118:	58525f43 	ldmdapl	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     11c:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     120:	6675625f 	undefined
     124:	434d5300 	movtmi	r5, #54016	; 0xd300
     128:	6e750052 	mrcvs	0, 3, r0, cr5, cr2, {2}
     12c:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     130:	63206465 	teqvs	r0, #1694498816	; 0x65000000
     134:	00726168 	rsbseq	r6, r2, r8, ror #2
     138:	45534552 	ldrbmi	r4, [r3, #-1362]
     13c:	44455652 	strbmi	r5, [r5], #-1618
     140:	52003031 	andpl	r3, r0, #49	; 0x31
     144:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     148:	31444556 	cmpcc	r4, r6, asr r5
     14c:	45520031 	ldrbmi	r0, [r2, #-49]
     150:	56524553 	undefined
     154:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
     158:	53455200 	movtpl	r5, #20992	; 0x5200
     15c:	45565245 	ldrbmi	r5, [r6, #-581]
     160:	00333144 	eorseq	r3, r3, r4, asr #2
     164:	45534552 	ldrbmi	r4, [r3, #-1362]
     168:	44455652 	strbmi	r5, [r5], #-1618
     16c:	52003431 	andpl	r3, r0, #822083584	; 0x31000000
     170:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     174:	31444556 	cmpcc	r4, r6, asr r5
     178:	45520035 	ldrbmi	r0, [r2, #-53]
     17c:	56524553 	undefined
     180:	36314445 	ldrtcc	r4, [r1], -r5, asr #8
     184:	53455200 	movtpl	r5, #20992	; 0x5200
     188:	45565245 	ldrbmi	r5, [r6, #-581]
     18c:	00373144 	eorseq	r3, r7, r4, asr #2
     190:	45534552 	ldrbmi	r4, [r3, #-1362]
     194:	44455652 	strbmi	r5, [r5], #-1618
     198:	52003831 	andpl	r3, r0, #3211264	; 0x310000
     19c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1a0:	31444556 	cmpcc	r4, r6, asr r5
     1a4:	43500039 	cmpmi	r0, #57	; 0x39
     1a8:	7461645f 	strbtvc	r6, [r1], #-1119
     1ac:	64725f61 	ldrbtvs	r5, [r2], #-3937
     1b0:	49440079 	stmdbmi	r4, {r0, r3, r4, r5, r6}^
     1b4:	47005245 	strmi	r5, [r0, -r5, asr #4]
     1b8:	506c616f 	rsbpl	r6, ip, pc, ror #2
     1bc:	7300736f 	movwvc	r7, #879	; 0x36f
     1c0:	74726f68 	ldrbtvc	r6, [r2], #-3944
     1c4:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
     1c8:	656e6769 	strbvs	r6, [lr, #-1897]!
     1cc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     1d0:	44420074 	strbmi	r0, [r2], #-116
     1d4:	63005254 	movwvs	r5, #596	; 0x254
     1d8:	75747061 	ldrbvc	r7, [r4, #-97]!
     1dc:	67006572 	smlsdxvs	r0, r2, r5, r6
     1e0:	78527062 	ldmdavc	r2, {r1, r5, r6, ip, sp, lr}^
     1e4:	65746e49 	ldrbvs	r6, [r4, #-3657]!
     1e8:	70757272 	rsbsvc	r7, r5, r2, ror r2
     1ec:	66754274 	undefined
     1f0:	00726566 	rsbseq	r6, r2, r6, ror #10
     1f4:	45534552 	ldrbmi	r4, [r3, #-1362]
     1f8:	44455652 	strbmi	r5, [r5], #-1618
     1fc:	45520030 	ldrbmi	r0, [r2, #-48]
     200:	56524553 	undefined
     204:	00314445 	eorseq	r4, r1, r5, asr #8
     208:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
     20c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     210:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
     214:	50657469 	rsbpl	r7, r5, r9, ror #8
     218:	746e696f 	strbtvc	r6, [lr], #-2415
     21c:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
     220:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
     224:	5f657461 	svcpl	0x00657461
     228:	004c5844 	subeq	r5, ip, r4, asr #16
     22c:	45534552 	ldrbmi	r4, [r3, #-1362]
     230:	44455652 	strbmi	r5, [r5], #-1618
     234:	50770035 	rsbspl	r0, r7, r5, lsr r0
     238:	65736572 	ldrbvs	r6, [r3, #-1394]!
     23c:	6f50746e 	svcvs	0x0050746e
     240:	4e490073 	mcrmi	0, 2, r0, cr9, cr3, {3}
     244:	00584544 	subseq	r4, r8, r4, asr #10
     248:	45534552 	ldrbmi	r4, [r3, #-1362]
     24c:	44455652 	strbmi	r5, [r5], #-1618
     250:	45520038 	ldrbmi	r0, [r2, #-56]
     254:	56524553 	undefined
     258:	00394445 	eorseq	r4, r9, r5, asr #8
     25c:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
     260:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     264:	65527265 	ldrbvs	r7, [r2, #-613]
     268:	6f506461 	svcvs	0x00506461
     26c:	65746e69 	ldrbvs	r6, [r4, #-3689]!
     270:	6f500072 	svcvs	0x00500072
     274:	69746973 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
     278:	41006e6f 	tstmi	r0, pc, ror #28
     27c:	732f5050 	teqvc	pc, #80	; 0x50
     280:	6d2f6372 	stcvs	3, cr6, [pc, #-456]!
     284:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     288:	32490063 	subcc	r0, r9, #99	; 0x63
     28c:	455f3143 	ldrbmi	r3, [pc, #-323]	; 151 <_Minimum_Stack_Size+0x51>
     290:	52495f52 	subpl	r5, r9, #328	; 0x148
     294:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     298:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     29c:	50504100 	subspl	r4, r0, r0, lsl #2
     2a0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     2a4:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
     2a8:	31663233 	cmncc	r6, r3, lsr r2
     2ac:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^
     2b0:	00632e74 	rsbeq	r2, r3, r4, ror lr
     2b4:	314d4954 	cmpcc	sp, r4, asr r9
     2b8:	4b52425f 	blmi	1490c3c <__Stack_Size+0x149083c>
     2bc:	5152495f 	cmppl	r2, pc, asr r9
     2c0:	646e6148 	strbtvs	r6, [lr], #-328
     2c4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2c8:	314d4954 	cmpcc	sp, r4, asr r9
     2cc:	4752545f 	undefined
     2d0:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     2d4:	5152495f 	cmppl	r2, pc, asr r9
     2d8:	646e6148 	strbtvs	r6, [lr], #-328
     2dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2e0:	67617355 	undefined
     2e4:	75614665 	strbvc	r4, [r1, #-1637]!
     2e8:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     2ec:	74706563 	ldrbtvc	r6, [r0], #-1379
     2f0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     2f4:	31414d44 	cmpcc	r1, r4, asr #26
     2f8:	6168435f 	cmnvs	r8, pc, asr r3
     2fc:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     300:	52495f35 	subpl	r5, r9, #212	; 0xd4
     304:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     308:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     30c:	4d495400 	cfstrdmi	mvd5, [r9]
     310:	52495f32 	subpl	r5, r9, #200	; 0xc8
     314:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     318:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     31c:	43545200 	cmpmi	r4, #0	; 0x0
     320:	5152495f 	cmppl	r2, pc, asr r9
     324:	646e6148 	strbtvs	r6, [lr], #-328
     328:	0072656c 	rsbseq	r6, r2, ip, ror #10
     32c:	334d4954 	movtcc	r4, #55636	; 0xd954
     330:	5152495f 	cmppl	r2, pc, asr r9
     334:	646e6148 	strbtvs	r6, [lr], #-328
     338:	0072656c 	rsbseq	r6, r2, ip, ror #10
     33c:	434d5346 	movtmi	r5, #54086	; 0xd346
     340:	5152495f 	cmppl	r2, pc, asr r9
     344:	646e6148 	strbtvs	r6, [lr], #-328
     348:	0072656c 	rsbseq	r6, r2, ip, ror #10
     34c:	54737953 	ldrbtpl	r7, [r3], #-2387
     350:	486b6369 	stmdami	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
     354:	6c646e61 	stclvs	14, cr6, [r4], #-388
     358:	54007265 	strpl	r7, [r0], #-613
     35c:	5f344d49 	svcpl	0x00344d49
     360:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     364:	6c646e61 	stclvs	14, cr6, [r4], #-388
     368:	55007265 	strpl	r7, [r0, #-613]
     36c:	61574253 	cmpvs	r7, r3, asr r2
     370:	7055656b 	subsvc	r6, r5, fp, ror #10
     374:	5152495f 	cmppl	r2, pc, asr r9
     378:	646e6148 	strbtvs	r6, [lr], #-328
     37c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     380:	354d4954 	strbcc	r4, [sp, #-2388]
     384:	5152495f 	cmppl	r2, pc, asr r9
     388:	646e6148 	strbtvs	r6, [lr], #-328
     38c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     390:	31495053 	qdaddcc	r5, r3, r9
     394:	5152495f 	cmppl	r2, pc, asr r9
     398:	646e6148 	strbtvs	r6, [lr], #-328
     39c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3a0:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
     3a4:	746c7561 	strbtvc	r7, [ip], #-1377
     3a8:	65637845 	strbvs	r7, [r3, #-2117]!
     3ac:	6f697470 	svcvs	0x00697470
     3b0:	5053006e 	subspl	r0, r3, lr, rrx
     3b4:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     3b8:	61485152 	cmpvs	r8, r2, asr r1
     3bc:	656c646e 	strbvs	r6, [ip, #-1134]!
     3c0:	53550072 	cmppl	r5, #114	; 0x72
     3c4:	50485f42 	subpl	r5, r8, r2, asr #30
     3c8:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     3cc:	5f58545f 	svcpl	0x0058545f
     3d0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3d4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3d8:	53007265 	movwpl	r7, #613	; 0x265
     3dc:	5f334950 	svcpl	0x00334950
     3e0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3e4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3e8:	50007265 	andpl	r7, r0, r5, ror #4
     3ec:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^
     3f0:	61485152 	cmpvs	r8, r2, asr r1
     3f4:	656c646e 	strbvs	r6, [ip, #-1134]!
     3f8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     3fc:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
     400:	52495f43 	subpl	r5, r9, #268	; 0x10c
     404:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     408:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     40c:	52415500 	subpl	r5, r1, #0	; 0x0
     410:	495f3454 	ldmdbmi	pc, {r2, r4, r6, sl, ip, sp}^
     414:	61485152 	cmpvs	r8, r2, asr r1
     418:	656c646e 	strbvs	r6, [ip, #-1134]!
     41c:	44410072 	strbmi	r0, [r1], #-114
     420:	325f3143 	subscc	r3, pc, #-1073741808	; 0xc0000010
     424:	5152495f 	cmppl	r2, pc, asr r9
     428:	646e6148 	strbtvs	r6, [lr], #-328
     42c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     430:	54524155 	ldrbpl	r4, [r2], #-341
     434:	52495f35 	subpl	r5, r9, #212	; 0xd4
     438:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     43c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     440:	414d4400 	cmpmi	sp, r0, lsl #8
     444:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     448:	656e6e61 	strbvs	r6, [lr, #-3681]!
     44c:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^
     450:	61485152 	cmpvs	r8, r2, asr r1
     454:	656c646e 	strbvs	r6, [ip, #-1134]!
     458:	32490072 	subcc	r0, r9, #114	; 0x72
     45c:	455f3243 	ldrbmi	r3, [pc, #-579]	; 221 <_Minimum_Stack_Size+0x121>
     460:	52495f56 	subpl	r5, r9, #344	; 0x158
     464:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     468:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     46c:	414d4400 	cmpmi	sp, r0, lsl #8
     470:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     474:	656e6e61 	strbvs	r6, [lr, #-3681]!
     478:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^
     47c:	61485152 	cmpvs	r8, r2, asr r1
     480:	656c646e 	strbvs	r6, [ip, #-1134]!
     484:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     488:	5f314954 	svcpl	0x00314954
     48c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     490:	6c646e61 	stclvs	14, cr6, [r4], #-388
     494:	44007265 	strmi	r7, [r0], #-613
     498:	5f32414d 	svcpl	0x0032414d
     49c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     4a0:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     4a4:	5152495f 	cmppl	r2, pc, asr r9
     4a8:	646e6148 	strbtvs	r6, [lr], #-328
     4ac:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4b0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     4b4:	52495f32 	subpl	r5, r9, #200	; 0xc8
     4b8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4bc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4c0:	414d4400 	cmpmi	sp, r0, lsl #8
     4c4:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     4c8:	656e6e61 	strbvs	r6, [lr, #-3681]!
     4cc:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^
     4d0:	61485152 	cmpvs	r8, r2, asr r1
     4d4:	656c646e 	strbvs	r6, [ip, #-1134]!
     4d8:	44530072 	ldrbmi	r0, [r3], #-114
     4dc:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
     4e0:	61485152 	cmpvs	r8, r2, asr r1
     4e4:	656c646e 	strbvs	r6, [ip, #-1134]!
     4e8:	53550072 	cmppl	r5, #114	; 0x72
     4ec:	504c5f42 	subpl	r5, ip, r2, asr #30
     4f0:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     4f4:	3058525f 	subscc	r5, r8, pc, asr r2
     4f8:	5152495f 	cmppl	r2, pc, asr r9
     4fc:	646e6148 	strbtvs	r6, [lr], #-328
     500:	0072656c 	rsbseq	r6, r2, ip, ror #10
     504:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
     508:	6c646e61 	stclvs	14, cr6, [r4], #-388
     50c:	45007265 	strmi	r7, [r0, #-613]
     510:	33495458 	movtcc	r5, #37976	; 0x9458
     514:	5152495f 	cmppl	r2, pc, asr r9
     518:	646e6148 	strbtvs	r6, [lr], #-328
     51c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     520:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     524:	5f355f39 	svcpl	0x00355f39
     528:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     52c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     530:	54007265 	strpl	r7, [r0], #-613
     534:	5f384d49 	svcpl	0x00384d49
     538:	5f475254 	svcpl	0x00475254
     53c:	5f4d4f43 	svcpl	0x004d4f43
     540:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     544:	6c646e61 	stclvs	14, cr6, [r4], #-388
     548:	43007265 	movwmi	r7, #613	; 0x265
     54c:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     550:	495f3158 	ldmdbmi	pc, {r3, r4, r6, r8, ip, sp}^
     554:	61485152 	cmpvs	r8, r2, asr r1
     558:	656c646e 	strbvs	r6, [ip, #-1134]!
     55c:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     560:	5f344954 	svcpl	0x00344954
     564:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     568:	6c646e61 	stclvs	14, cr6, [r4], #-388
     56c:	54007265 	strpl	r7, [r0], #-613
     570:	5f314d49 	svcpl	0x00314d49
     574:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^
     578:	61485152 	cmpvs	r8, r2, asr r1
     57c:	656c646e 	strbvs	r6, [ip, #-1134]!
     580:	61480072 	cmpvs	r8, r2, ror r0
     584:	61466472 	cmpvs	r6, r2, ror r4
     588:	45746c75 	ldrbmi	r6, [r4, #-3189]!
     58c:	70656378 	rsbvc	r6, r5, r8, ror r3
     590:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     594:	43435200 	movtmi	r5, #12800	; 0x3200
     598:	5152495f 	cmppl	r2, pc, asr r9
     59c:	646e6148 	strbtvs	r6, [lr], #-328
     5a0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5a4:	31414d44 	cmpcc	r1, r4, asr #26
     5a8:	6168435f 	cmnvs	r8, pc, asr r3
     5ac:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     5b0:	52495f36 	subpl	r5, r9, #216	; 0xd8
     5b4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5b8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5bc:	4d495400 	cfstrdmi	mvd5, [r9]
     5c0:	43435f38 	movtmi	r5, #16184	; 0x3f38
     5c4:	5152495f 	cmppl	r2, pc, asr r9
     5c8:	646e6148 	strbtvs	r6, [lr], #-328
     5cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5d0:	47445757 	smlsldmi	r5, r4, r7, r7
     5d4:	5152495f 	cmppl	r2, pc, asr r9
     5d8:	646e6148 	strbtvs	r6, [lr], #-328
     5dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5e0:	504d4154 	subpl	r4, sp, r4, asr r1
     5e4:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     5e8:	61485152 	cmpvs	r8, r2, asr r1
     5ec:	656c646e 	strbvs	r6, [ip, #-1134]!
     5f0:	32490072 	subcc	r0, r9, #114	; 0x72
     5f4:	455f3143 	ldrbmi	r3, [pc, #-323]	; 4b9 <__Stack_Size+0xb9>
     5f8:	52495f56 	subpl	r5, r9, #344	; 0x158
     5fc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     600:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     604:	4d495400 	cfstrdmi	mvd5, [r9]
     608:	52425f38 	subpl	r5, r2, #224	; 0xe0
     60c:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     610:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     614:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     618:	414c4600 	cmpmi	ip, r0, lsl #12
     61c:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
     620:	61485152 	cmpvs	r8, r2, asr r1
     624:	656c646e 	strbvs	r6, [ip, #-1134]!
     628:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     62c:	495f364d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, sl, ip, sp}^
     630:	61485152 	cmpvs	r8, r2, asr r1
     634:	656c646e 	strbvs	r6, [ip, #-1134]!
     638:	54520072 	ldrbpl	r0, [r2], #-114
     63c:	616c4143 	cmnvs	ip, r3, asr #2
     640:	495f6d72 	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^
     644:	61485152 	cmpvs	r8, r2, asr r1
     648:	656c646e 	strbvs	r6, [ip, #-1134]!
     64c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     650:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^
     654:	61485152 	cmpvs	r8, r2, asr r1
     658:	656c646e 	strbvs	r6, [ip, #-1134]!
     65c:	32490072 	subcc	r0, r9, #114	; 0x72
     660:	455f3243 	ldrbmi	r3, [pc, #-579]	; 425 <__Stack_Size+0x25>
     664:	52495f52 	subpl	r5, r9, #328	; 0x148
     668:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     66c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     670:	43444100 	movtmi	r4, #16640	; 0x4100
     674:	52495f33 	subpl	r5, r9, #204	; 0xcc
     678:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     67c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     680:	62654400 	rsbvs	r4, r5, #0	; 0x0
     684:	6f4d6775 	svcvs	0x004d6775
     688:	6f74696e 	svcvs	0x0074696e
     68c:	53550072 	cmppl	r5, #114	; 0x72
     690:	31545241 	cmpcc	r4, r1, asr #4
     694:	5152495f 	cmppl	r2, pc, asr r9
     698:	646e6148 	strbtvs	r6, [lr], #-328
     69c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6a0:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     6a4:	6168435f 	cmnvs	r8, pc, asr r3
     6a8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     6ac:	5f355f34 	svcpl	0x00355f34
     6b0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6b4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6b8:	50007265 	andpl	r7, r0, r5, ror #4
     6bc:	53646e65 	cmnpl	r4, #1616	; 0x650
     6c0:	4e004356 	mcrmi	3, 0, r4, cr0, cr6, {2}
     6c4:	7845494d 	stmdavc	r5, {r0, r2, r3, r6, r8, fp, lr}^
     6c8:	74706563 	ldrbtvc	r6, [r0], #-1379
     6cc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     6d0:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     6d4:	5f50555f 	svcpl	0x0050555f
     6d8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6dc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6e0:	55007265 	strpl	r7, [r0, #-613]
     6e4:	54524153 	ldrbpl	r4, [r2], #-339
     6e8:	52495f32 	subpl	r5, r9, #200	; 0xc8
     6ec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6f0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6f4:	414d4400 	cmpmi	sp, r0, lsl #8
     6f8:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     6fc:	656e6e61 	strbvs	r6, [lr, #-3681]!
     700:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^
     704:	61485152 	cmpvs	r8, r2, asr r1
     708:	656c646e 	strbvs	r6, [ip, #-1134]!
     70c:	53550072 	cmppl	r5, #114	; 0x72
     710:	33545241 	cmpcc	r4, #268435460	; 0x10000004
     714:	5152495f 	cmppl	r2, pc, asr r9
     718:	646e6148 	strbtvs	r6, [lr], #-328
     71c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     720:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     724:	52495f30 	subpl	r5, r9, #192	; 0xc0
     728:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     72c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     730:	54584500 	ldrbpl	r4, [r8], #-1280
     734:	5f353149 	svcpl	0x00353149
     738:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^
     73c:	61485152 	cmpvs	r8, r2, asr r1
     740:	656c646e 	strbvs	r6, [ip, #-1134]!
     744:	4d440072 	stclmi	0, cr0, [r4, #-456]
     748:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     74c:	6e6e6168 	powvsez	f6, f6, #0.0
     750:	5f316c65 	svcpl	0x00316c65
     754:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     758:	6c646e61 	stclvs	14, cr6, [r4], #-388
     75c:	44007265 	strmi	r7, [r0], #-613
     760:	5f31414d 	svcpl	0x0031414d
     764:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     768:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     76c:	5152495f 	cmppl	r2, pc, asr r9
     770:	646e6148 	strbtvs	r6, [lr], #-328
     774:	0072656c 	rsbseq	r6, r2, ip, ror #10
     778:	5f4e4143 	svcpl	0x004e4143
     77c:	5f454353 	svcpl	0x00454353
     780:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     784:	6c646e61 	stclvs	14, cr6, [r4], #-388
     788:	44007265 	strmi	r7, [r0], #-613
     78c:	5f31414d 	svcpl	0x0031414d
     790:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     794:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     798:	5152495f 	cmppl	r2, pc, asr r9
     79c:	646e6148 	strbtvs	r6, [lr], #-328
     7a0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     7a4:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!
     7a8:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     7ac:	63784565 	cmnvs	r8, #423624704	; 0x19400000
     7b0:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     7b4:	47006e6f 	strmi	r6, [r0, -pc, ror #28]
     7b8:	5f4f4950 	svcpl	0x004f4950
     7bc:	006e6950 	rsbeq	r6, lr, r0, asr r9
     7c0:	4349564e 	movtmi	r5, #38478	; 0x964e
     7c4:	5152495f 	cmppl	r2, pc, asr r9
     7c8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     7cc:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     7d0:	4100646d 	tstmi	r0, sp, ror #8
     7d4:	732f5050 	teqvc	pc, #80	; 0x50
     7d8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
     7dc:	695f7379 	ldmdbvs	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     7e0:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     7e4:	49440063 	stmdbmi	r4, {r0, r1, r5, r6}^
     7e8:	4c424153 	stfmie	f4, [r2], {83}
     7ec:	50470045 	subpl	r0, r7, r5, asr #32
     7f0:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     7f4:	5f65646f 	svcpl	0x0065646f
     7f8:	505f4641 	subspl	r4, pc, r1, asr #12
     7fc:	55530050 	ldrbpl	r0, [r3, #-80]
     800:	53454343 	movtpl	r4, #21315	; 0x5343
     804:	4e450053 	mcrmi	0, 2, r0, cr5, cr3, {2}
     808:	454c4241 	strbmi	r4, [ip, #-577]
     80c:	45534800 	ldrbmi	r4, [r3, #-2048]
     810:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     814:	53705574 	cmnpl	r0, #486539264	; 0x1d000000
     818:	75746174 	ldrbvc	r6, [r4, #-372]!
     81c:	72450073 	subvc	r0, r5, #115	; 0x73
     820:	53726f72 	cmnpl	r2, #456	; 0x1c8
     824:	75746174 	ldrbvc	r6, [r4, #-372]!
     828:	564e0073 	undefined
     82c:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
     830:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     834:	61727567 	cmnvs	r2, r7, ror #10
     838:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     83c:	52534200 	subspl	r4, r3, #0	; 0x0
     840:	43520052 	cmpmi	r2, #82	; 0x52
     844:	6f435f43 	svcvs	0x00435f43
     848:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     84c:	74617275 	strbtvc	r7, [r1], #-629
     850:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     854:	4f525245 	svcmi	0x00525245
     858:	50470052 	subpl	r0, r7, r2, asr r0
     85c:	535f4f49 	cmppl	pc, #292	; 0x124
     860:	64656570 	strbtvs	r6, [r5], #-1392
     864:	4d30315f 	ldfmis	f3, [r0, #-380]!
     868:	47007a48 	strmi	r7, [r0, -r8, asr #20]
     86c:	5f4f4950 	svcpl	0x004f4950
     870:	65646f4d 	strbvs	r6, [r4, #-3917]!
     874:	74754f5f 	ldrbtvc	r4, [r5], #-3935
     878:	00444f5f 	subeq	r4, r4, pc, asr pc
     87c:	4f495047 	svcmi	0x00495047
     880:	6570535f 	ldrbvs	r5, [r0, #-863]!
     884:	325f6465 	subscc	r6, pc, #1694498816	; 0x65000000
     888:	007a484d 	rsbseq	r4, sl, sp, asr #16
     88c:	4f495047 	svcmi	0x00495047
     890:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     894:	75676966 	strbvc	r6, [r7, #-2406]!
     898:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     89c:	47006e6f 	strmi	r6, [r0, -pc, ror #28]
     8a0:	5f4f4950 	svcpl	0x004f4950
     8a4:	74696e49 	strbtvc	r6, [r9], #-3657
     8a8:	65707954 	ldrbvs	r7, [r0, #-2388]!
     8ac:	00666544 	rsbeq	r6, r6, r4, asr #10
     8b0:	4349564e 	movtmi	r5, #38478	; 0x964e
     8b4:	5152495f 	cmppl	r2, pc, asr r9
     8b8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     8bc:	506c656e 	rsbpl	r6, ip, lr, ror #10
     8c0:	6d656572 	cfstr64vs	mvdx6, [r5, #-456]!
     8c4:	6f697470 	svcvs	0x00697470
     8c8:	6972506e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, lr}^
     8cc:	7469726f 	strbtvc	r7, [r9], #-623
     8d0:	50470079 	subpl	r0, r7, r9, ror r0
     8d4:	535f4f49 	cmppl	pc, #292	; 0x124
     8d8:	64656570 	strbtvs	r6, [r5], #-1392
     8dc:	696e4900 	stmdbvs	lr!, {r8, fp, lr}^
     8e0:	69545f74 	ldmdbvs	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     8e4:	3272656d 	rsbscc	r6, r2, #457179136	; 0x1b400000
     8e8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     8ec:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     8f0:	74537469 	ldrbvc	r7, [r3], #-1129
     8f4:	74637572 	strbtvc	r7, [r3], #-1394
     8f8:	00657275 	rsbeq	r7, r5, r5, ror r2
     8fc:	4349564e 	movtmi	r5, #38478	; 0x964e
     900:	5152495f 	cmppl	r2, pc, asr r9
     904:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     908:	006c656e 	rsbeq	r6, ip, lr, ror #10
     90c:	4349564e 	movtmi	r5, #38478	; 0x964e
     910:	5152495f 	cmppl	r2, pc, asr r9
     914:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     918:	536c656e 	cmnpl	ip, #461373440	; 0x1b800000
     91c:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
     920:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     924:	47007974 	smlsdxmi	r0, r4, r9, r7
     928:	5f4f4950 	svcpl	0x004f4950
     92c:	65646f4d 	strbvs	r6, [r4, #-3917]!
     930:	5550495f 	ldrbpl	r4, [r0, #-2399]
     934:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     938:	6f4d5f4f 	svcvs	0x004d5f4f
     93c:	415f6564 	cmpmi	pc, r4, ror #10
     940:	47004e49 	strmi	r4, [r0, -r9, asr #28]
     944:	5f4f4950 	svcpl	0x004f4950
     948:	65646f4d 	strbvs	r6, [r4, #-3917]!
     94c:	4450495f 	ldrbmi	r4, [r0], #-2399
     950:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     954:	6f4d5f4f 	svcvs	0x004d5f4f
     958:	47006564 	strmi	r6, [r0, -r4, ror #10]
     95c:	534f4950 	movtpl	r4, #63824	; 0xf950
     960:	64656570 	strbtvs	r6, [r5], #-1392
     964:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     968:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     96c:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
     970:	6f697463 	svcvs	0x00697463
     974:	536c616e 	cmnpl	ip, #-2147483621	; 0x8000001b
     978:	65746174 	ldrbvs	r6, [r4, #-372]!
     97c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     980:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     984:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     988:	65446570 	strbvs	r6, [r4, #-1392]
     98c:	50470066 	subpl	r0, r7, r6, rrx
     990:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     994:	5f65646f 	svcpl	0x0065646f
     998:	5f74754f 	svcpl	0x0074754f
     99c:	47005050 	smlsdmi	r0, r0, r0, r5
     9a0:	5f4f4950 	svcpl	0x004f4950
     9a4:	74696e49 	strbtvc	r6, [r9], #-3657
     9a8:	75727453 	ldrbvc	r7, [r2, #-1107]!
     9ac:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     9b0:	50470065 	subpl	r0, r7, r5, rrx
     9b4:	535f4f49 	cmppl	pc, #292	; 0x124
     9b8:	64656570 	strbtvs	r6, [r5], #-1392
     9bc:	4d30355f 	cfldr32mi	mvfx3, [r0, #-380]!
     9c0:	53007a48 	movwpl	r7, #2632	; 0xa48
     9c4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     9c8:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
     9cc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     9d0:	61727567 	cmnvs	r2, r7, ror #10
     9d4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     9d8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     9dc:	646f4d4f 	strbtvs	r4, [pc], #3407	; 9e4 <__Stack_Size+0x5e4>
     9e0:	79545f65 	ldmdbvc	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     9e4:	65446570 	strbvs	r6, [r4, #-1392]
     9e8:	50470066 	subpl	r0, r7, r6, rrx
     9ec:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     9f0:	5f65646f 	svcpl	0x0065646f
     9f4:	465f4e49 	ldrbmi	r4, [pc], -r9, asr #28
     9f8:	54414f4c 	strbpl	r4, [r1], #-3916
     9fc:	00474e49 	subeq	r4, r7, r9, asr #28
     a00:	524b434c 	subpl	r4, fp, #805306369	; 0x30000001
     a04:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     a08:	6f4d5f4f 	svcvs	0x004d5f4f
     a0c:	415f6564 	cmpmi	pc, r4, ror #10
     a10:	444f5f46 	strbmi	r5, [pc], #3910	; a18 <__Stack_Size+0x618>
     a14:	41785400 	cmnmi	r8, r0, lsl #8
     a18:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
     a1c:	31776700 	cmncc	r7, r0, lsl #14
     a20:	6f43736d 	svcvs	0x0043736d
     a24:	65746e75 	ldrbvs	r6, [r4, #-3701]!
     a28:	446d0072 	strbtmi	r0, [sp], #-114
     a2c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     a30:	41535500 	cmpmi	r3, r0, lsl #10
     a34:	505f5452 	subspl	r5, pc, r2, asr r4
     a38:	74697261 	strbtvc	r7, [r9], #-609
     a3c:	53550079 	cmppl	r5, #121	; 0x79
     a40:	5f545241 	svcpl	0x00545241
     a44:	74696e49 	strbtvc	r6, [r9], #-3657
     a48:	65707954 	ldrbvs	r7, [r0, #-2388]!
     a4c:	00666544 	rsbeq	r6, r6, r4, asr #10
     a50:	53447854 	movtpl	r7, #18516	; 0x4854
     a54:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     a58:	53550067 	cmppl	r5, #103	; 0x67
     a5c:	5f545241 	svcpl	0x00545241
     a60:	74696e49 	strbtvc	r6, [r9], #-3657
     a64:	75727453 	ldrbvc	r7, [r2, #-1107]!
     a68:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     a6c:	54470065 	strbpl	r0, [r7], #-101
     a70:	55005250 	strpl	r5, [r0, #-592]
     a74:	54524153 	ldrbpl	r4, [r2], #-339
     a78:	7261485f 	rsbvc	r4, r1, #6225920	; 0x5f0000
     a7c:	72617764 	rsbvc	r7, r1, #26214400	; 0x1900000
     a80:	6f6c4665 	svcvs	0x006c4665
     a84:	6e6f4377 	mcrvs	3, 3, r4, cr15, cr7, {3}
     a88:	6c6f7274 	sfmvs	f7, 2, [pc], #-464
     a8c:	41535500 	cmpmi	r3, r0, lsl #10
     a90:	575f5452 	undefined
     a94:	4c64726f 	sfmmi	f7, 2, [r4], #-444
     a98:	74676e65 	strbtvc	r6, [r7], #-3685
     a9c:	44750068 	ldrbtmi	r0, [r5], #-104
     aa0:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     aa4:	41535500 	cmpmi	r3, r0, lsl #10
     aa8:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
     aac:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     ab0:	61727567 	cmnvs	r2, r7, ror #10
     ab4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ab8:	75616200 	strbvc	r6, [r1, #-512]!
     abc:	74617264 	strbtvc	r7, [r1], #-612
     ac0:	4f500065 	svcmi	0x00500065
     ac4:	5f005452 	svcpl	0x00005452
     ac8:	5f43505f 	svcpl	0x0043505f
     acc:	5f6d6f63 	svcpl	0x006d6f63
     ad0:	495f5852 	ldmdbmi	pc, {r1, r4, r6, fp, ip, lr}^
     ad4:	62005253 	andvs	r5, r0, #805306373	; 0x30000005
     ad8:	44647854 	strbtmi	r7, [r4], #-2132
     adc:	00617461 	rsbeq	r7, r1, r1, ror #8
     ae0:	74614462 	strbtvc	r4, [r1], #-1122
     ae4:	53550061 	cmppl	r5, #97	; 0x61
     ae8:	5f545241 	svcpl	0x00545241
     aec:	64756142 	ldrbtvs	r6, [r5], #-322
     af0:	65746152 	ldrbvs	r6, [r4, #-338]!
     af4:	41535500 	cmpmi	r3, r0, lsl #10
     af8:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
     afc:	42706f74 	rsbsmi	r6, r0, #464	; 0x1d0
     b00:	00737469 	rsbseq	r7, r3, r9, ror #8
     b04:	2f505041 	svccs	0x00505041
     b08:	2f637273 	svccs	0x00637273
     b0c:	435f4350 	cmpmi	pc, #1073741825	; 0x40000001
     b10:	632e6d6f 	teqvs	lr, #7104	; 0x1bc0
     b14:	44785400 	ldrbtmi	r5, [r8], #-1024
     b18:	65747942 	ldrbvs	r7, [r4, #-2370]!
     b1c:	0043505f 	subeq	r5, r3, pc, asr r0
     b20:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     b24:	6f4d5f54 	svcvs	0x004d5f54
     b28:	50006564 	andpl	r6, r0, r4, ror #10
     b2c:	58525f43 	ldmdapl	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     b30:	6675625f 	undefined
     b34:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     b38:	00786564 	rsbseq	r6, r8, r4, ror #10
     b3c:	6d69546e 	cfstrdvs	mvd5, [r9, #-440]!
     b40:	58440065 	stmdapl	r4, {r0, r2, r5, r6}^
     b44:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     b48:	746e695f 	strbtvc	r6, [lr], #-2399
     b4c:	75727265 	ldrbvc	r7, [r2, #-613]!
     b50:	44007470 	strmi	r7, [r0], #-1136
     b54:	725f4c58 	subsvc	r4, pc, #22528	; 0x5800
     b58:	5f646165 	svcpl	0x00646165
     b5c:	65747962 	ldrbvs	r7, [r4, #-2402]!
     b60:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     b64:	5f58545f 	svcpl	0x0058545f
     b68:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     b6c:	646e695f 	strbtvs	r6, [lr], #-2399
     b70:	44007865 	strmi	r7, [r0], #-2149
     b74:	545f4c58 	ldrbpl	r4, [pc], #3160	; b7c <__Stack_Size+0x77c>
     b78:	68630058 	stmdavs	r3!, {r3, r4, r6}^
     b7c:	736b6365 	cmnvc	fp, #-1811939327	; 0x94000001
     b80:	44006d75 	strmi	r6, [r0], #-3445
     b84:	695f4c58 	ldmdbvs	pc, {r3, r4, r6, sl, fp, lr}^
     b88:	0074696e 	rsbseq	r6, r4, lr, ror #18
     b8c:	64756162 	ldrbtvs	r6, [r5], #-354
     b90:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     b94:	5f58525f 	svcpl	0x0058525f
     b98:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     b9c:	646e695f 	strbtvs	r6, [lr], #-2399
     ba0:	44007865 	strmi	r7, [r0], #-2149
     ba4:	735f4c58 	cmpvc	pc, #22528	; 0x5800
     ba8:	5f646e65 	svcpl	0x00646e65
     bac:	64726f77 	ldrbtvs	r6, [r2], #-3959
     bb0:	41535500 	cmpmi	r3, r0, lsl #10
     bb4:	6f435452 	svcvs	0x00435452
     bb8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     bbc:	74617275 	strbtvc	r7, [r1], #-629
     bc0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     bc4:	5f4c5844 	svcpl	0x004c5844
     bc8:	635f5854 	cmpvs	pc, #5505024	; 0x540000
     bcc:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     bd0:	64006675 	strvs	r6, [r0], #-1653
     bd4:	64497665 	strbvs	r7, [r9], #-1637
     bd8:	50504100 	subspl	r4, r0, r0, lsl #2
     bdc:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     be0:	4c58442f 	cfldrdmi	mvd4, [r8], {47}
     be4:	6900632e 	stmdbvs	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
     be8:	5f74696e 	svcpl	0x0074696e
     bec:	6f746f6d 	svcvs	0x00746f6d
     bf0:	74007372 	strvc	r7, [r0], #-882
     bf4:	00706d65 	rsbseq	r6, r0, r5, ror #26
     bf8:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     bfc:	6361625f 	cmnvs	r1, #-268435451	; 0xf0000005
     c00:	7261776b 	rsbvc	r7, r1, #28049408	; 0x1ac0000
     c04:	6f6d0064 	svcvs	0x006d0064
     c08:	6c5f6576 	cfldr64vs	mvdx6, [pc], {118}
     c0c:	00746665 	rsbseq	r6, r4, r5, ror #12
     c10:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     c14:	6769725f 	undefined
     c18:	6d007468 	cfstrsvs	mvf7, [r0, #-416]
     c1c:	5f65766f 	svcpl	0x0065766f
     c20:	77726f66 	ldrbvc	r6, [r2, -r6, ror #30]!
     c24:	00647261 	rsbeq	r7, r4, r1, ror #4
     c28:	5f646c6f 	svcpl	0x00646c6f
     c2c:	65657073 	strbvs	r7, [r5, #-115]!
     c30:	50410064 	subpl	r0, r1, r4, rrx
     c34:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     c38:	6f4d2f63 	svcvs	0x004d2f63
     c3c:	43726f74 	cmnmi	r2, #464	; 0x1d0
     c40:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     c44:	632e6c6f 	teqvs	lr, #28416	; 0x6f00
     c48:	414c4600 	cmpmi	ip, r0, lsl #12
     c4c:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
     c50:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     c54:	00676966 	rsbeq	r6, r7, r6, ror #18
     c58:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^
     c5c:	00474457 	subeq	r4, r7, r7, asr r4
     c60:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
     c64:	7461445f 	strbtvc	r4, [r1], #-1119
     c68:	424f0061 	submi	r0, pc, #97	; 0x61
     c6c:	4f54535f 	svcmi	0x0054535f
     c70:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
     c74:	5f485341 	svcpl	0x00485341
     c78:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     c7c:	74704f65 	ldrbtvc	r4, [r0], #-3941
     c80:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
     c84:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
     c88:	61657200 	cmnvs	r5, r0, lsl #4
     c8c:	74756f64 	ldrbtvc	r6, [r5], #-3940
     c90:	74617473 	strbtvc	r7, [r1], #-1139
     c94:	46007375 	undefined
     c98:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     c9c:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
     ca0:	575f524f 	ldrbpl	r5, [pc, -pc, asr #4]
     ca4:	46005052 	undefined
     ca8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     cac:	6172455f 	cmnvs	r2, pc, asr r5
     cb0:	61506573 	cmpvs	r0, r3, ror r5
     cb4:	46006567 	strmi	r6, [r0], -r7, ror #10
     cb8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     cbc:	74614c5f 	strbtvc	r4, [r1], #-3167
     cc0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     cc4:	414c4600 	cmpmi	ip, r0, lsl #12
     cc8:	475f4853 	undefined
     ccc:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
     cd0:	74656665 	strbtvc	r6, [r5], #-1637
     cd4:	75426863 	strbvc	r6, [r2, #-2147]
     cd8:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     cdc:	74617453 	strbtvc	r7, [r1], #-1107
     ce0:	64007375 	strvs	r7, [r0], #-885
     ce4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     ce8:	414c4600 	cmpmi	ip, r0, lsl #12
     cec:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 4a1 <__Stack_Size+0xa1>
     cf0:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
     cf4:	4c46006b 	mcrrmi	0, 6, r0, r6, cr11
     cf8:	5f485341 	svcpl	0x00485341
     cfc:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     d00:	6c6c4165 	stfvse	f4, [ip], #-404
     d04:	65676150 	strbvs	r6, [r7, #-336]!
     d08:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
     d0c:	5f485341 	svcpl	0x00485341
     d10:	74617453 	strbtvc	r7, [r1], #-1107
     d14:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
     d18:	74537765 	ldrbvc	r7, [r3], #-1893
     d1c:	00657461 	rsbeq	r7, r5, r1, ror #8
     d20:	30505257 	subscc	r5, r0, r7, asr r2
     d24:	50525700 	subspl	r5, r2, r0, lsl #14
     d28:	52570031 	subspl	r0, r7, #49	; 0x31
     d2c:	57003250 	smlsdpl	r0, r0, r2, r3
     d30:	00335052 	eorseq	r5, r3, r2, asr r0
     d34:	53414c46 	movtpl	r4, #7238	; 0x1c46
     d38:	65475f48 	strbvs	r5, [r7, #-3912]
     d3c:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
     d40:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
     d44:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     d48:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     d4c:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     d50:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     d54:	4f006574 	svcmi	0x00006574
     d58:	454b5450 	strbmi	r5, [fp, #-1104]
     d5c:	46005259 	undefined
     d60:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     d64:	6573555f 	ldrbvs	r5, [r3, #-1375]!
     d68:	74704f72 	ldrbtvc	r4, [r0], #-3954
     d6c:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
     d70:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
     d74:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     d78:	4c460067 	mcrrmi	0, 6, r0, r6, cr7
     d7c:	5f485341 	svcpl	0x00485341
     d80:	64616552 	strbtvs	r6, [r1], #-1362
     d84:	5074754f 	rsbspl	r7, r4, pc, asr #10
     d88:	65746f72 	ldrbvs	r6, [r4, #-3954]!
     d8c:	6f697463 	svcvs	0x00697463
     d90:	6c66006e 	stclvs	0, cr0, [r6], #-440
     d94:	73687361 	cmnvc	r8, #-2080374783	; 0x84000001
     d98:	75746174 	ldrbvc	r6, [r4, #-372]!
     d9c:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
     da0:	61747374 	cmnvs	r4, r4, ror r3
     da4:	00737574 	rsbseq	r7, r3, r4, ror r5
     da8:	65676150 	strbvs	r6, [r7, #-336]!
     dac:	6464415f 	strbtvs	r4, [r4], #-351
     db0:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     db4:	414c4600 	cmpmi	ip, r0, lsl #12
     db8:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 56d <__Stack_Size+0x16d>
     dbc:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
     dc0:	0047505f 	subeq	r5, r7, pc, asr r0
     dc4:	53414c46 	movtpl	r4, #7238	; 0x1c46
     dc8:	6f4c5f48 	svcvs	0x004c5f48
     dcc:	57006b63 	strpl	r6, [r0, -r3, ror #22]
     dd0:	5f335052 	svcpl	0x00335052
     dd4:	61746144 	cmnvs	r4, r4, asr #2
     dd8:	6d747300 	ldclvs	3, cr7, [r4]
     ddc:	31663233 	cmncc	r6, r3, lsr r2
     de0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     de4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     de8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
     dec:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     df0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     df4:	616c665f 	cmnvs	ip, pc, asr r6
     df8:	632e6873 	teqvs	lr, #7536640	; 0x730000
     dfc:	414c4600 	cmpmi	ip, r0, lsl #12
     e00:	505f4853 	subspl	r4, pc, r3, asr r8
     e04:	65666572 	strbvs	r6, [r6, #-1394]!
     e08:	42686374 	rsbmi	r6, r8, #-805306367	; 0xd0000001
     e0c:	65666675 	strbvs	r6, [r6, #-1653]!
     e10:	646d4372 	strbtvs	r4, [sp], #-882
     e14:	414c4600 	cmpmi	ip, r0, lsl #12
     e18:	475f4853 	undefined
     e1c:	6c467465 	cfstrdvs	mvd7, [r6], {101}
     e20:	74536761 	ldrbvc	r6, [r3], #-1889
     e24:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     e28:	414c4600 	cmpmi	ip, r0, lsl #12
     e2c:	435f4853 	cmpmi	pc, #5439488	; 0x530000
     e30:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     e34:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     e38:	414c4600 	cmpmi	ip, r0, lsl #12
     e3c:	435f4853 	cmpmi	pc, #5439488	; 0x530000
     e40:	4c504d4f 	mrrcmi	13, 4, r4, r0, cr15
     e44:	00455445 	subeq	r5, r5, r5, asr #8
     e48:	53414c46 	movtpl	r4, #7238	; 0x1c46
     e4c:	55425f48 	strbpl	r5, [r2, #-3912]
     e50:	57005953 	smlsdpl	r0, r3, r9, r5
     e54:	5f315052 	svcpl	0x00315052
     e58:	61746144 	cmnvs	r4, r4, asr #2
     e5c:	414c4600 	cmpmi	ip, r0, lsl #12
     e60:	545f4853 	ldrbpl	r4, [pc], #2131	; e68 <__Stack_Size+0xa68>
     e64:	4f454d49 	svcmi	0x00454d49
     e68:	54005455 	strpl	r5, [r0], #-1109
     e6c:	6f656d69 	svcvs	0x00656d69
     e70:	46007475 	undefined
     e74:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     e78:	7465475f 	strbtvc	r4, [r5], #-1887
     e7c:	64616552 	strbtvs	r6, [r1], #-1362
     e80:	5074754f 	rsbspl	r7, r4, pc, asr #10
     e84:	65746f72 	ldrbvs	r6, [r4, #-3954]!
     e88:	6f697463 	svcvs	0x00697463
     e8c:	6174536e 	cmnvs	r4, lr, ror #6
     e90:	00737574 	rsbseq	r7, r3, r4, ror r5
     e94:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
     e98:	59424454 	stmdbpl	r2, {r2, r4, r6, sl, lr}^
     e9c:	50525700 	subspl	r5, r2, r0, lsl #14
     ea0:	61445f30 	cmpvs	r4, r0, lsr pc
     ea4:	46006174 	undefined
     ea8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     eac:	6c61485f 	stclvs	8, cr4, [r1], #-380
     eb0:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
     eb4:	6341656c 	movtvs	r6, #5484	; 0x156c
     eb8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     ebc:	414c4600 	cmpmi	ip, r0, lsl #12
     ec0:	475f4853 	undefined
     ec4:	74537465 	ldrbvc	r7, [r3], #-1125
     ec8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     ecc:	414c4600 	cmpmi	ip, r0, lsl #12
     ed0:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 685 <__Stack_Size+0x285>
     ed4:	6c62616e 	stfvse	f6, [r2], #-440
     ed8:	69725765 	ldmdbvs	r2!, {r0, r2, r5, r6, r8, r9, sl, ip, lr}^
     edc:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
     ee0:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     ee4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ee8:	414c4600 	cmpmi	ip, r0, lsl #12
     eec:	535f4853 	cmppl	pc, #5439488	; 0x530000
     ef0:	614c7465 	cmpvs	ip, r5, ror #8
     ef4:	636e6574 	cmnvs	lr, #486539264	; 0x1d000000
     ef8:	4c460079 	mcrrmi	0, 7, r0, r6, cr9
     efc:	5f485341 	svcpl	0x00485341
     f00:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
     f04:	6c637943 	stclvs	9, cr7, [r3], #-268
     f08:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
     f0c:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
     f10:	4600646d 	strmi	r6, [r0], -sp, ror #8
     f14:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f18:	6f72505f 	svcvs	0x0072505f
     f1c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
     f20:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     f24:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     f28:	61446574 	cmpvs	r4, r4, ror r5
     f2c:	46006174 	undefined
     f30:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f34:	7465475f 	strbtvc	r4, [r5], #-1887
     f38:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     f3c:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     f40:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     f44:	46006574 	undefined
     f48:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f4c:	6f72505f 	svcvs	0x0072505f
     f50:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
     f54:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
     f58:	64726f57 	ldrbtvs	r6, [r2], #-3927
     f5c:	414c4600 	cmpmi	ip, r0, lsl #12
     f60:	465f4853 	undefined
     f64:	0047414c 	subeq	r4, r7, ip, asr #2
     f68:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
     f6c:	74614400 	strbtvc	r4, [r1], #-1024
     f70:	44003061 	strmi	r3, [r0], #-97
     f74:	31617461 	cmncc	r1, r1, ror #8
     f78:	414c4600 	cmpmi	ip, r0, lsl #12
     f7c:	505f4853 	subspl	r4, pc, r3, asr r8
     f80:	73656761 	cmnvc	r5, #25427968	; 0x1840000
     f84:	414c4600 	cmpmi	ip, r0, lsl #12
     f88:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
     f8c:	4c460054 	mcrrmi	0, 5, r0, r6, cr4
     f90:	5f485341 	svcpl	0x00485341
     f94:	676f7250 	undefined
     f98:	576d6172 	undefined
     f9c:	0064726f 	rsbeq	r7, r4, pc, ror #4
     fa0:	45534552 	ldrbmi	r4, [r3, #-1362]
     fa4:	44455652 	strbmi	r5, [r5], #-1618
     fa8:	414c4600 	cmpmi	ip, r0, lsl #12
     fac:	575f4853 	undefined
     fb0:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
     fb4:	614c726f 	cmpvs	ip, pc, ror #4
     fb8:	704f7473 	subvc	r7, pc, r3, ror r4
     fbc:	74617265 	strbtvc	r7, [r1], #-613
     fc0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     fc4:	53414c46 	movtpl	r4, #7238	; 0x1c46
     fc8:	72505f48 	subsvc	r5, r0, #288	; 0x120
     fcc:	74656665 	strbtvc	r6, [r5], #-1637
     fd0:	75426863 	strbvc	r6, [r2, #-2147]
     fd4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     fd8:	50525700 	subspl	r5, r2, r0, lsl #14
     fdc:	50470052 	subpl	r0, r7, r2, asr r0
     fe0:	545f4f49 	ldrbpl	r4, [pc], #3913	; fe8 <__Stack_Size+0xbe8>
     fe4:	44657079 	strbtmi	r7, [r5], #-121
     fe8:	70006665 	andvc	r6, r0, r5, ror #12
     fec:	6f706e69 	svcvs	0x00706e69
     ff0:	69420073 	stmdbvs	r2, {r0, r1, r4, r5, r6}^
     ff4:	45535f74 	ldrbmi	r5, [r3, #-3956]
     ff8:	50470054 	subpl	r0, r7, r4, asr r0
     ffc:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1000:	4f646165 	svcmi	0x00646165
    1004:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1008:	74614474 	strbtvc	r4, [r1], #-1140
    100c:	50470061 	subpl	r0, r7, r1, rrx
    1010:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; cf <_Minimum_Stack_Size-0x31>
    1014:	746e6576 	strbtvc	r6, [lr], #-1398
    1018:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    101c:	6d437475 	cfstrdvs	mvd7, [r3, #-468]
    1020:	50470064 	subpl	r0, r7, r4, rrx
    1024:	535f4f49 	cmppl	pc, #292	; 0x124
    1028:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    102c:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1030:	69420074 	stmdbvs	r2, {r2, r4, r5, r6}^
    1034:	6c615674 	stclvs	6, cr5, [r1], #-464
    1038:	74694200 	strbtvc	r4, [r9], #-512
    103c:	5345525f 	movtpl	r5, #21087	; 0x525f
    1040:	47005445 	strmi	r5, [r0, -r5, asr #8]
    1044:	5f4f4950 	svcpl	0x004f4950
    1048:	74697257 	strbtvc	r7, [r9], #-599
    104c:	74694265 	strbtvc	r4, [r9], #-613
    1050:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1054:	65535f4f 	ldrbvs	r5, [r3, #-3919]
    1058:	74694274 	strbtvc	r4, [r9], #-628
    105c:	50470073 	subpl	r0, r7, r3, ror r0
    1060:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
    1064:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1068:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    106c:	73005243 	movwvc	r5, #579	; 0x243
    1070:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1074:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1078:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    107c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1080:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    1084:	31663233 	cmncc	r6, r3, lsr r2
    1088:	675f7830 	smmlarvs	pc, r0, r8, r7
    108c:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    1090:	69700063 	ldmdbvs	r0!, {r0, r1, r5, r6}^
    1094:	73616d6e 	cmnvc	r1, #7040	; 0x1b80
    1098:	5047006b 	subpl	r0, r7, fp, rrx
    109c:	505f4f49 	subspl	r4, pc, r9, asr #30
    10a0:	5374726f 	cmnpl	r4, #-268435450	; 0xf0000006
    10a4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    10a8:	50470065 	subpl	r0, r7, r5, rrx
    10ac:	445f4f49 	ldrbmi	r4, [pc], #3913	; 10b4 <__Stack_Size+0xcb4>
    10b0:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    10b4:	50470074 	subpl	r0, r7, r4, ror r0
    10b8:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 177 <_Minimum_Stack_Size+0x77>
    10bc:	746e6576 	strbtvc	r6, [lr], #-1398
    10c0:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    10c4:	6f437475 	svcvs	0x00437475
    10c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    10cc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10d0:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    10d4:	0070616d 	rsbseq	r6, r0, sp, ror #2
    10d8:	4f495047 	svcmi	0x00495047
    10dc:	6165525f 	cmnvs	r5, pc, asr r2
    10e0:	706e4964 	rsbvc	r4, lr, r4, ror #18
    10e4:	61447475 	cmpvs	r4, r5, ror r4
    10e8:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
    10ec:	6d740074 	ldclvs	0, cr0, [r4, #-464]!
    10f0:	67657270 	undefined
    10f4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10f8:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    10fc:	42746573 	rsbsmi	r6, r4, #482344960	; 0x1cc00000
    1100:	00737469 	rsbseq	r7, r3, r9, ror #8
    1104:	74726f50 	ldrbtvc	r6, [r2], #-3920
    1108:	006c6156 	rsbeq	r6, ip, r6, asr r1
    110c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1110:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!
    1114:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1118:	4f495047 	svcmi	0x00495047
    111c:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1120:	616d6552 	cmnvs	sp, r2, asr r5
    1124:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    1128:	00676966 	rsbeq	r6, r7, r6, ror #18
    112c:	4f495047 	svcmi	0x00495047
    1130:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1134:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1138:	47006563 	strmi	r6, [r0, -r3, ror #10]
    113c:	5f4f4950 	svcpl	0x004f4950
    1140:	64616552 	strbtvs	r6, [r1], #-1362
    1144:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    1148:	74614474 	strbtvc	r4, [r1], #-1140
    114c:	6d740061 	ldclvs	0, cr0, [r4, #-388]!
    1150:	73616d70 	cmnvc	r1, #7168	; 0x1c00
    1154:	5047006b 	subpl	r0, r7, fp, rrx
    1158:	505f4f49 	subspl	r4, pc, r9, asr #30
    115c:	6f4c6e69 	svcvs	0x004c6e69
    1160:	6f436b63 	svcvs	0x00436b63
    1164:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1168:	72756300 	rsbsvc	r6, r5, #0	; 0x0
    116c:	746e6572 	strbtvc	r6, [lr], #-1394
    1170:	006e6970 	rsbeq	r6, lr, r0, ror r9
    1174:	4f495047 	svcmi	0x00495047
    1178:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    117c:	74006574 	strvc	r6, [r0], #-1396
    1180:	0031706d 	eorseq	r7, r1, sp, rrx
    1184:	4f495047 	svcmi	0x00495047
    1188:	5458455f 	ldrbpl	r4, [r8], #-1375
    118c:	6e694c49 	cdpvs	12, 6, cr4, cr9, cr9, {2}
    1190:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1194:	00676966 	rsbeq	r6, r7, r6, ror #18
    1198:	41746942 	cmnmi	r4, r2, asr #18
    119c:	6f697463 	svcvs	0x00697463
    11a0:	414d006e 	cmpmi	sp, lr, rrx
    11a4:	47005250 	smlsdmi	r0, r0, r2, r5
    11a8:	784f4950 	stmdavc	pc, {r4, r6, r8, fp, lr}^
    11ac:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    11b0:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    11b4:	74537469 	ldrbvc	r7, [r3], #-1129
    11b8:	74637572 	strbtvc	r7, [r3], #-1394
    11bc:	43564500 	cmpmi	r6, #0	; 0x0
    11c0:	50470052 	subpl	r0, r7, r2, asr r0
    11c4:	525f4f49 	subspl	r4, pc, #292	; 0x124
    11c8:	4f646165 	svcmi	0x00646165
    11cc:	75707475 	ldrbvc	r7, [r0, #-1141]!
    11d0:	74614474 	strbtvc	r4, [r1], #-1140
    11d4:	74694261 	strbtvc	r4, [r9], #-609
    11d8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    11dc:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    11e0:	65444f49 	strbvs	r4, [r4, #-3913]
    11e4:	74696e49 	strbtvc	r6, [r9], #-3657
    11e8:	42414900 	submi	r4, r1, #0	; 0x0
    11ec:	564e0052 	undefined
    11f0:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    11f4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    11f8:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    11fc:	6e6e6168 	powvsez	f6, f6, #0.0
    1200:	65506c65 	ldrbvs	r6, [r0, #-3173]
    1204:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1208:	74694267 	strbtvc	r4, [r9], #-615
    120c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1210:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1214:	74537469 	ldrbvc	r7, [r3], #-1129
    1218:	74637572 	strbtvc	r7, [r3], #-1394
    121c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1220:	65475f43 	strbvs	r5, [r7, #-3907]
    1224:	72754374 	rsbsvc	r4, r5, #-805306367	; 0xd0000001
    1228:	746e6572 	strbtvc	r6, [lr], #-1394
    122c:	646e6550 	strbtvs	r6, [lr], #-1360
    1230:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    1234:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1238:	656e6e61 	strbvs	r6, [lr, #-3681]!
    123c:	564e006c 	strbpl	r0, [lr], -ip, rrx
    1240:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1244:	61467465 	cmpvs	r6, r5, ror #8
    1248:	41746c75 	cmnmi	r4, r5, ror ip
    124c:	65726464 	ldrbvs	r6, [r2, #-1124]!
    1250:	53007373 	movwpl	r7, #883	; 0x373
    1254:	65747379 	ldrbvs	r7, [r4, #-889]!
    1258:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    125c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1260:	50627553 	rsbpl	r7, r2, r3, asr r5
    1264:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1268:	00797469 	rsbseq	r7, r9, r9, ror #8
    126c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1270:	5445535f 	strbpl	r5, [r5], #-863
    1274:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    1278:	004b5341 	subeq	r5, fp, r1, asr #6
    127c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1280:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    1284:	74617265 	strbtvc	r7, [r1], #-613
    1288:	73795365 	cmnvc	r9, #-1811939327	; 0x94000001
    128c:	526d6574 	rsbpl	r6, sp, #486539264	; 0x1d000000
    1290:	74657365 	strbtvc	r7, [r5], #-869
    1294:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1298:	00657270 	rsbeq	r7, r5, r0, ror r2
    129c:	4349564e 	movtmi	r5, #38478	; 0x964e
    12a0:	5345525f 	movtpl	r5, #21087	; 0x525f
    12a4:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    12a8:	53414d49 	movtpl	r4, #7497	; 0x1d49
    12ac:	6166004b 	cmnvs	r6, fp, asr #32
    12b0:	61746c75 	cmnvs	r4, r5, ror ip
    12b4:	65726464 	ldrbvs	r6, [r2, #-1124]!
    12b8:	4e007373 	mcrmi	3, 0, r7, cr0, cr3, {3}
    12bc:	5f434956 	svcpl	0x00434956
    12c0:	74737953 	ldrbtvc	r7, [r3], #-2387
    12c4:	61486d65 	cmpvs	r8, r5, ror #26
    12c8:	656c646e 	strbvs	r6, [ip, #-1134]!
    12cc:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    12d0:	7469726f 	strbtvc	r7, [r9], #-623
    12d4:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    12d8:	00676966 	rsbeq	r6, r7, r6, ror #18
    12dc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    12e0:	30316632 	eorscc	r6, r1, r2, lsr r6
    12e4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    12e8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    12ec:	74732f63 	ldrbtvc	r2, [r3], #-3939
    12f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    12f4:	5f783031 	svcpl	0x00783031
    12f8:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
    12fc:	4e00632e 	cdpmi	3, 0, cr6, cr0, cr14, {1}
    1300:	5f434956 	svcpl	0x00434956
    1304:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1308:	44495550 	strbmi	r5, [r9], #-1360
    130c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1310:	72505f43 	subsvc	r5, r0, #268	; 0x10c
    1314:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1318:	72477974 	subvc	r7, r7, #1900544	; 0x1d0000
    131c:	0070756f 	rsbseq	r7, r0, pc, ror #10
    1320:	4349564e 	movtmi	r5, #38478	; 0x964e
    1324:	5345525f 	movtpl	r5, #21087	; 0x525f
    1328:	41465445 	cmpmi	r6, r5, asr #8
    132c:	4d544c55 	ldclmi	12, cr4, [r4, #-340]
    1330:	004b5341 	subeq	r5, fp, r1, asr #6
    1334:	4349564e 	movtmi	r5, #38478	; 0x964e
    1338:	7465475f 	strbtvc	r4, [r5], #-1887
    133c:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1340:	41746e65 	cmnmi	r4, r5, ror #28
    1344:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1348:	6e614865 	cdpvs	8, 6, cr4, cr1, cr5, {3}
    134c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1350:	73795300 	cmnvc	r9, #0	; 0x0
    1354:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1358:	6c646e61 	stclvs	14, cr6, [r4], #-388
    135c:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1360:	00525343 	subseq	r5, r2, r3, asr #6
    1364:	52455352 	subpl	r5, r5, #1207959553	; 0x48000001
    1368:	31444556 	cmpcc	r4, r6, asr r5
    136c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1370:	65475f43 	strbvs	r5, [r7, #-3907]
    1374:	6172656e 	cmnvs	r2, lr, ror #10
    1378:	6f436574 	svcvs	0x00436574
    137c:	65526572 	ldrbvs	r6, [r2, #-1394]
    1380:	00746573 	rsbseq	r6, r4, r3, ror r5
    1384:	4349564e 	movtmi	r5, #38478	; 0x964e
    1388:	7465475f 	strbtvc	r4, [r5], #-1887
    138c:	74737953 	ldrbtvc	r7, [r3], #-2387
    1390:	61486d65 	cmpvs	r8, r5, ror #26
    1394:	656c646e 	strbvs	r6, [ip, #-1134]!
    1398:	74634172 	strbtvc	r4, [r3], #-370
    139c:	42657669 	rsbmi	r7, r5, #110100480	; 0x6900000
    13a0:	74537469 	ldrbvc	r7, [r3], #-1129
    13a4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    13a8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    13ac:	41425f43 	cmpmi	r2, r3, asr #30
    13b0:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    13b4:	4e4f4349 	cdpmi	3, 4, cr4, cr15, cr9, {2}
    13b8:	00474946 	subeq	r4, r7, r6, asr #18
    13bc:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
    13c0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    13c4:	65535f43 	ldrbvs	r5, [r3, #-3907]
    13c8:	51524974 	cmppl	r2, r4, ror r9
    13cc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    13d0:	506c656e 	rsbpl	r6, ip, lr, ror #10
    13d4:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    13d8:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    13dc:	6d740074 	ldclvs	0, cr0, [r4, #-464]!
    13e0:	736f7070 	cmnvc	pc, #112	; 0x70
    13e4:	53464300 	movtpl	r4, #25344	; 0x6300
    13e8:	564e0052 	undefined
    13ec:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    13f0:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    13f4:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    13f8:	646e6148 	strbtvs	r6, [lr], #-328
    13fc:	5072656c 	rsbspl	r6, r2, ip, ror #10
    1400:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1404:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1408:	49410074 	stmdbmi	r1, {r2, r4, r5, r6}^
    140c:	00524352 	subseq	r4, r2, r2, asr r3
    1410:	4349564e 	movtmi	r5, #38478	; 0x964e
    1414:	7465535f 	strbtvc	r5, [r5], #-863
    1418:	74636556 	strbtvc	r6, [r3], #-1366
    141c:	6154726f 	cmpvs	r4, pc, ror #4
    1420:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1424:	52504349 	subspl	r4, r0, #603979777	; 0x24000001
    1428:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    142c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1430:	53007469 	movwpl	r7, #1129	; 0x469
    1434:	00525048 	subseq	r5, r2, r8, asr #32
    1438:	53434853 	movtpl	r4, #14419	; 0x3853
    143c:	564e0052 	undefined
    1440:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1444:	41427465 	cmpmi	r2, r5, ror #8
    1448:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    144c:	4d4d0049 	stclmi	0, cr0, [sp, #-292]
    1450:	00524146 	subseq	r4, r2, r6, asr #2
    1454:	73706d74 	cmnvc	r0, #7424	; 0x1d00
    1458:	4e006275 	mcrmi	2, 0, r6, cr0, cr5, {3}
    145c:	5f434956 	svcpl	0x00434956
    1460:	74737953 	ldrbtvc	r7, [r3], #-2387
    1464:	61486d65 	cmpvs	r8, r5, ror #26
    1468:	656c646e 	strbvs	r6, [ip, #-1134]!
    146c:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
    1470:	00676966 	rsbeq	r6, r7, r6, ror #18
    1474:	4349564e 	movtmi	r5, #38478	; 0x964e
    1478:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    147c:	4c6d6574 	cfstr64mi	mvdx6, [sp], #-464
    1480:	6e6f4350 	mcrvs	3, 3, r4, cr15, cr0, {2}
    1484:	00676966 	rsbeq	r6, r7, r6, ror #18
    1488:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
    148c:	4e007465 	cdpmi	4, 0, cr7, cr0, cr5, {3}
    1490:	5f434956 	svcpl	0x00434956
    1494:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1498:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    149c:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    14a0:	00524543 	subseq	r4, r2, r3, asr #10
    14a4:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    14a8:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    14ac:	00797469 	rsbseq	r7, r9, r9, ror #8
    14b0:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
    14b4:	50534900 	subspl	r4, r3, r0, lsl #18
    14b8:	46440052 	undefined
    14bc:	48005253 	stmdami	r0, {r0, r1, r4, r6, r9, ip, lr}
    14c0:	00525346 	subseq	r5, r2, r6, asr #6
    14c4:	4349564e 	movtmi	r5, #38478	; 0x964e
    14c8:	5445535f 	strbpl	r5, [r5], #-863
    14cc:	4c554146 	ldfmie	f4, [r5], {70}
    14d0:	53414d54 	movtpl	r4, #7508	; 0x1d54
    14d4:	4641004b 	strbmi	r0, [r1], -fp, asr #32
    14d8:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
    14dc:	00524553 	subseq	r4, r2, r3, asr r5
    14e0:	4349564e 	movtmi	r5, #38478	; 0x964e
    14e4:	7465475f 	strbtvc	r4, [r5], #-1887
    14e8:	6c756146 	ldfvse	f6, [r5], #-280
    14ec:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    14f0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    14f4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    14f8:	00736563 	rsbseq	r6, r3, r3, ror #10
    14fc:	32706d74 	rsbscc	r6, r0, #7424	; 0x1d00
    1500:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1504:	65475f43 	strbvs	r5, [r7, #-3907]
    1508:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    150c:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1510:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1514:	65507265 	ldrbvs	r7, [r0, #-613]
    1518:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    151c:	74694267 	strbtvc	r4, [r9], #-615
    1520:	74617453 	strbtvc	r7, [r1], #-1107
    1524:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1528:	5f434956 	svcpl	0x00434956
    152c:	61656c43 	cmnvs	r5, r3, asr #24
    1530:	73795372 	cmnvc	r9, #-939524095	; 0xc8000001
    1534:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1538:	6c646e61 	stclvs	14, cr6, [r4], #-388
    153c:	65507265 	ldrbvs	r7, [r0, #-613]
    1540:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1544:	74694267 	strbtvc	r4, [r9], #-615
    1548:	75616600 	strbvc	r6, [r1, #-1536]!
    154c:	6f73746c 	svcvs	0x0073746c
    1550:	65637275 	strbvs	r7, [r3, #-629]!
    1554:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    1558:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    155c:	646e6148 	strbtvs	r6, [lr], #-328
    1560:	5072656c 	rsbspl	r6, r2, ip, ror #10
    1564:	6d656572 	cfstr64vs	mvdx6, [r5, #-456]!
    1568:	6f697470 	svcvs	0x00697470
    156c:	6972506e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, lr}^
    1570:	7469726f 	strbtvc	r7, [r9], #-623
    1574:	564e0079 	undefined
    1578:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    157c:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    1580:	61684351 	cmnvs	r8, r1, asr r3
    1584:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    1588:	646e6550 	strbtvs	r6, [lr], #-1360
    158c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1590:	74537469 	ldrbvc	r7, [r3], #-1129
    1594:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1598:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    159c:	43535f43 	cmpmi	r3, #268	; 0x10c
    15a0:	49654442 	stmdbmi	r5!, {r1, r6, sl, lr}^
    15a4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    15a8:	5077654e 	rsbspl	r6, r7, lr, asr #10
    15ac:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    15b0:	00797469 	rsbseq	r7, r9, r9, ror #8
    15b4:	4349564e 	movtmi	r5, #38478	; 0x964e
    15b8:	6365565f 	cmnvs	r5, #99614720	; 0x5f00000
    15bc:	62615474 	rsbvs	r5, r1, #1946157056	; 0x74000000
    15c0:	74636100 	strbtvc	r6, [r3], #-256
    15c4:	69657669 	stmdbvs	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    15c8:	74737172 	ldrbtvc	r7, [r3], #-370
    15cc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    15d0:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
    15d4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    15d8:	6b73616d 	blvs	1cd9b94 <__Stack_Size+0x1cd9794>
    15dc:	776f4c00 	strbvc	r4, [pc, -r0, lsl #24]!
    15e0:	65776f50 	ldrbvs	r6, [r7, #-3920]!
    15e4:	646f4d72 	strbtvs	r4, [pc], #3442	; 15ec <__Stack_Size+0x11ec>
    15e8:	564e0065 	strbpl	r0, [lr], -r5, rrx
    15ec:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    15f0:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    15f4:	61684351 	cmnvs	r8, r1, asr r3
    15f8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    15fc:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    1600:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1604:	61745374 	cmnvs	r4, r4, ror r3
    1608:	00737574 	rsbseq	r7, r3, r4, ror r5
    160c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1610:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1614:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1618:	4349564e 	movtmi	r5, #38478	; 0x964e
    161c:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
    1620:	7469726f 	strbtvc	r7, [r9], #-623
    1624:	6f724779 	svcvs	0x00724779
    1628:	6f437075 	svcvs	0x00437075
    162c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1630:	6e657000 	cdpvs	0, 6, cr7, cr5, cr0, {0}
    1634:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1638:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    163c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1640:	57500073 	undefined
    1644:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
    1648:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    164c:	444e4154 	strbmi	r4, [lr], #-340
    1650:	6f4d5942 	svcvs	0x004d5942
    1654:	50006564 	andpl	r6, r0, r4, ror #10
    1658:	435f5257 	cmpmi	pc, #1879048197	; 0x70000005
    165c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1660:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1664:	52575000 	subspl	r5, r7, #0	; 0x0
    1668:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    166c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1670:	5f525750 	svcpl	0x00525750
    1674:	75676552 	strbvc	r6, [r7, #-1362]!
    1678:	6f74616c 	svcvs	0x0074616c
    167c:	57500072 	undefined
    1680:	56505f52 	usubaddxpl	r5, r0, r2
    1684:	76654c44 	strbtvc	r4, [r5], -r4, asr #24
    1688:	50006c65 	andpl	r6, r0, r5, ror #24
    168c:	465f5257 	undefined
    1690:	0047414c 	subeq	r4, r7, ip, asr #2
    1694:	5f525750 	svcpl	0x00525750
    1698:	43445650 	movtmi	r5, #18000	; 0x4650
    169c:	7300646d 	movwvc	r6, #1133	; 0x46d
    16a0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    16a4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    16a8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    16ac:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    16b0:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    16b4:	31663233 	cmncc	r6, r3, lsr r2
    16b8:	705f7830 	subsvc	r7, pc, r0, lsr r8
    16bc:	632e7277 	teqvs	lr, #1879048199	; 0x70000007
    16c0:	52575000 	subspl	r5, r7, #0	; 0x0
    16c4:	746e455f 	strbtvc	r4, [lr], #-1375
    16c8:	54537265 	ldrbpl	r7, [r3], #-613
    16cc:	6f4d504f 	svcvs	0x004d504f
    16d0:	50006564 	andpl	r6, r0, r4, ror #10
    16d4:	505f5257 	subspl	r5, pc, r7, asr r2
    16d8:	654c4456 	strbvs	r4, [ip, #-1110]
    16dc:	436c6576 	cmnmi	ip, #494927872	; 0x1d800000
    16e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16e4:	57500067 	ldrbpl	r0, [r0, -r7, rrx]
    16e8:	65475f52 	strbvs	r5, [r7, #-3922]
    16ec:	616c4674 	smcvs	50276
    16f0:	61745367 	cmnvs	r4, r7, ror #6
    16f4:	00737574 	rsbseq	r7, r3, r4, ror r5
    16f8:	5f525750 	svcpl	0x00525750
    16fc:	504f5453 	subpl	r5, pc, r3, asr r4
    1700:	72746e45 	rsbsvc	r6, r4, #1104	; 0x450
    1704:	57500079 	undefined
    1708:	61425f52 	cmpvs	r2, r2, asr pc
    170c:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1710:	65636341 	strbvs	r6, [r3, #-833]!
    1714:	6d437373 	stclvs	3, cr7, [r3, #-460]
    1718:	57500064 	ldrbpl	r0, [r0, -r4, rrx]
    171c:	61575f52 	cmpvs	r7, r2, asr pc
    1720:	7055656b 	subsvc	r6, r5, fp, ror #10
    1724:	436e6950 	cmnmi	lr, #1310720	; 0x140000
    1728:	4100646d 	tstmi	r0, sp, ror #8
    172c:	52314250 	eorspl	r4, r1, #5	; 0x5
    1730:	00525453 	subseq	r5, r2, r3, asr r4
    1734:	5f434352 	svcpl	0x00434352
    1738:	4b4c4348 	blmi	1312460 <__Stack_Size+0x1312060>
    173c:	43435200 	movtmi	r5, #12800	; 0x3200
    1740:	4344415f 	movtmi	r4, #16735	; 0x415f
    1744:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1748:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    174c:	43520067 	cmpmi	r2, #103	; 0x67
    1750:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1754:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1758:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    175c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1760:	00746942 	rsbseq	r6, r4, r2, asr #18
    1764:	5f434352 	svcpl	0x00434352
    1768:	32425041 	subcc	r5, r2, #65	; 0x41
    176c:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1770:	65526870 	ldrbvs	r6, [r2, #-2160]
    1774:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1778:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    177c:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    1780:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    1784:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    1788:	54497465 	strbpl	r7, [r9], #-1125
    178c:	74617453 	strbtvc	r7, [r1], #-1107
    1790:	42007375 	andmi	r7, r0, #-738197503	; 0xd4000001
    1794:	00524344 	subseq	r4, r2, r4, asr #6
    1798:	5f434352 	svcpl	0x00434352
    179c:	32425041 	subcc	r5, r2, #65	; 0x41
    17a0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    17a4:	52006870 	andpl	r6, r0, #7340032	; 0x700000
    17a8:	505f4343 	subspl	r4, pc, r3, asr #6
    17ac:	324b4c43 	subcc	r4, fp, #17152	; 0x4300
    17b0:	43435200 	movtmi	r5, #12800	; 0x3200
    17b4:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    17b8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    17bc:	5f434352 	svcpl	0x00434352
    17c0:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    17c4:	7954736b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
    17c8:	65446570 	strbvs	r6, [r4, #-1392]
    17cc:	43520066 	cmpmi	r2, #102	; 0x66
    17d0:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    17d4:	6c754d4c 	ldclvs	13, cr4, [r5], #-304
    17d8:	43435200 	movtmi	r5, #12800	; 0x3200
    17dc:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
    17e0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    17e4:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    17e8:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    17ec:	4300646d 	movwmi	r6, #1133	; 0x46d
    17f0:	00524746 	subseq	r4, r2, r6, asr #14
    17f4:	4b4c4348 	blmi	131251c <__Stack_Size+0x131211c>
    17f8:	6572465f 	ldrbvs	r4, [r2, #-1631]!
    17fc:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    1800:	41007963 	tstmi	r0, r3, ror #18
    1804:	45314250 	ldrmi	r4, [r1, #-592]!
    1808:	7000524e 	andvc	r5, r0, lr, asr #4
    180c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1810:	43435200 	movtmi	r5, #12800	; 0x3200
    1814:	4f434d5f 	svcmi	0x00434d5f
    1818:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    181c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1820:	445f4343 	ldrbmi	r4, [pc], #835	; 1828 <__Stack_Size+0x1428>
    1824:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1828:	43520074 	cmpmi	r2, #116	; 0x74
    182c:	61575f43 	cmpvs	r7, r3, asr #30
    1830:	6f467469 	svcvs	0x00467469
    1834:	45534872 	ldrbmi	r4, [r3, #-2162]
    1838:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    183c:	00705574 	rsbseq	r5, r0, r4, ror r5
    1840:	5f434352 	svcpl	0x00434352
    1844:	43435452 	movtmi	r5, #13394	; 0x3452
    1848:	6f534b4c 	svcvs	0x00534b4c
    184c:	65637275 	strbvs	r7, [r3, #-629]!
    1850:	43435200 	movtmi	r5, #12800	; 0x3200
    1854:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1858:	72655031 	rsbvc	r5, r5, #49	; 0x31
    185c:	52687069 	rsbpl	r7, r8, #105	; 0x69
    1860:	74657365 	strbtvc	r7, [r5], #-869
    1864:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1868:	5f434352 	svcpl	0x00434352
    186c:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    1870:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1874:	6c700067 	ldclvs	0, cr0, [r0], #-412
    1878:	6c756d6c 	ldclvs	13, cr6, [r5], #-432
    187c:	4352006c 	cmpmi	r2, #108	; 0x6c
    1880:	53555f43 	cmppl	r5, #268	; 0x10c
    1884:	4b4c4342 	blmi	1312594 <__Stack_Size+0x1312194>
    1888:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    188c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1890:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    1894:	6d434953 	stclvs	9, cr4, [r3, #-332]
    1898:	43520064 	cmpmi	r2, #100	; 0x64
    189c:	65475f43 	strbvs	r5, [r7, #-3907]
    18a0:	53595374 	cmppl	r9, #-805306367	; 0xd0000001
    18a4:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    18a8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    18ac:	50410065 	subpl	r0, r1, r5, rrx
    18b0:	53523242 	cmppl	r2, #536870916	; 0x20000004
    18b4:	52005254 	andpl	r5, r0, #1073741829	; 0x40000005
    18b8:	415f4343 	cmpmi	pc, r3, asr #6
    18bc:	50314250 	eorspl	r4, r1, r0, asr r2
    18c0:	70697265 	rsbvc	r7, r9, r5, ror #4
    18c4:	6c700068 	ldclvs	0, cr0, [r0], #-416
    18c8:	756f736c 	strbvc	r7, [pc, #-876]!	; 1564 <__Stack_Size+0x1164>
    18cc:	00656372 	rsbeq	r6, r5, r2, ror r3
    18d0:	45424841 	strbmi	r4, [r2, #-2113]
    18d4:	5200524e 	andpl	r5, r0, #-536870908	; 0xe0000004
    18d8:	505f4343 	subspl	r4, pc, r3, asr #6
    18dc:	314b4c43 	cmpcc	fp, r3, asr #24
    18e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    18e4:	73006769 	movwvc	r6, #1897	; 0x769
    18e8:	75746174 	ldrbvc	r6, [r4, #-372]!
    18ec:	67657273 	undefined
    18f0:	43435200 	movtmi	r5, #12800	; 0x3200
    18f4:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    18f8:	72655031 	rsbvc	r5, r5, #49	; 0x31
    18fc:	43687069 	cmnmi	r8, #105	; 0x69
    1900:	6b636f6c 	blvs	18dd6b8 <__Stack_Size+0x18dd2b8>
    1904:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1908:	32425041 	subcc	r5, r2, #65	; 0x41
    190c:	00524e45 	subseq	r4, r2, r5, asr #28
    1910:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1914:	43705574 	cmnmi	r0, #486539264	; 0x1d000000
    1918:	746e756f 	strbtvc	r7, [lr], #-1391
    191c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    1920:	425f4343 	subsmi	r4, pc, #201326593	; 0xc000001
    1924:	756b6361 	strbvc	r6, [fp, #-865]!
    1928:	73655270 	cmnvc	r5, #7	; 0x7
    192c:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1930:	43520064 	cmpmi	r2, #100	; 0x64
    1934:	64415f43 	strbvs	r5, [r1], #-3907
    1938:	7473756a 	ldrbtvc	r7, [r3], #-1386
    193c:	43495348 	movtmi	r5, #37704	; 0x9348
    1940:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    1944:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1948:	61566e6f 	cmpvs	r6, pc, ror #28
    194c:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1950:	43434441 	movtmi	r4, #13377	; 0x3441
    1954:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    1958:	75716572 	ldrbvc	r6, [r1, #-1394]!
    195c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1960:	43435200 	movtmi	r5, #12800	; 0x3200
    1964:	414c465f 	cmpmi	ip, pc, asr r6
    1968:	43520047 	cmpmi	r2, #71	; 0x47
    196c:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    1970:	756f534c 	strbvc	r5, [pc, #-844]!	; 162c <__Stack_Size+0x122c>
    1974:	00656372 	rsbeq	r6, r5, r2, ror r3
    1978:	5f434352 	svcpl	0x00434352
    197c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1980:	6f434b4c 	svcvs	0x00434b4c
    1984:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1988:	43435200 	movtmi	r5, #12800	; 0x3200
    198c:	7465475f 	strbtvc	r4, [r5], #-1887
    1990:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1994:	74617453 	strbtvc	r7, [r1], #-1107
    1998:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    199c:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    19a0:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    19a4:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    19a8:	00676966 	rsbeq	r6, r7, r6, ror #18
    19ac:	5f434352 	svcpl	0x00434352
    19b0:	43425355 	movtmi	r5, #9045	; 0x2355
    19b4:	6f534b4c 	svcvs	0x00534b4c
    19b8:	65637275 	strbvs	r7, [r3, #-629]!
    19bc:	43435200 	movtmi	r5, #12800	; 0x3200
    19c0:	656c435f 	strbvs	r4, [ip, #-863]!
    19c4:	6c467261 	sfmvs	f7, 2, [r6], {97}
    19c8:	52006761 	andpl	r6, r0, #25427968	; 0x1840000
    19cc:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    19d0:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    19d4:	5348004b 	movtpl	r0, #32843	; 0x804b
    19d8:	61745345 	cmnvs	r4, r5, asr #6
    19dc:	00737574 	rsbseq	r7, r3, r4, ror r5
    19e0:	5f434352 	svcpl	0x00434352
    19e4:	43455348 	movtmi	r5, #21320	; 0x5348
    19e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    19ec:	59530067 	ldmdbpl	r3, {r0, r1, r2, r5, r6}^
    19f0:	4b4c4353 	blmi	1312744 <__Stack_Size+0x1312344>
    19f4:	6572465f 	ldrbvs	r4, [r2, #-1631]!
    19f8:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    19fc:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    1a00:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1a04:	6b636f6c 	blvs	18dd7bc <__Stack_Size+0x18dd3bc>
    1a08:	43500073 	cmpmi	r0, #115	; 0x73
    1a0c:	5f324b4c 	svcpl	0x00324b4c
    1a10:	71657246 	cmnvc	r5, r6, asr #4
    1a14:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1a18:	43520079 	cmpmi	r2, #121	; 0x79
    1a1c:	54495f43 	strbpl	r5, [r9], #-3907
    1a20:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a24:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1a28:	415f4343 	cmpmi	pc, r3, asr #6
    1a2c:	50324250 	eorspl	r4, r2, r0, asr r2
    1a30:	70697265 	rsbvc	r7, r9, r5, ror #4
    1a34:	6f6c4368 	svcvs	0x006c4368
    1a38:	6d436b63 	vstrvs	d22, [r3, #-396]
    1a3c:	43520064 	cmpmi	r2, #100	; 0x64
    1a40:	53485f43 	movtpl	r5, #36675	; 0x8f43
    1a44:	43520045 	cmpmi	r2, #69	; 0x45
    1a48:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1a4c:	4b4c4353 	blmi	13127a0 <__Stack_Size+0x13123a0>
    1a50:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1a54:	50006563 	andpl	r6, r0, r3, ror #10
    1a58:	314b4c43 	cmpcc	fp, r3, asr #24
    1a5c:	6572465f 	ldrbvs	r4, [r2, #-1631]!
    1a60:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    1a64:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    1a68:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    1a6c:	6f434553 	svcvs	0x00434553
    1a70:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a74:	42504100 	subsmi	r4, r0, #0	; 0x0
    1a78:	50424841 	subpl	r4, r2, r1, asr #16
    1a7c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1a80:	6c626154 	stfvse	f6, [r2], #-336
    1a84:	43520065 	cmpmi	r2, #101	; 0x65
    1a88:	65475f43 	strbvs	r5, [r7, #-3907]
    1a8c:	6f6c4374 	svcvs	0x006c4374
    1a90:	46736b63 	ldrbtmi	r6, [r3], -r3, ror #22
    1a94:	00716572 	rsbseq	r6, r1, r2, ror r5
    1a98:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1a9c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1aa0:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1aa4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1aa8:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1aac:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1ab0:	5f783031 	svcpl	0x00783031
    1ab4:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1ab8:	43520063 	cmpmi	r2, #99	; 0x63
    1abc:	54525f43 	ldrbpl	r5, [r2], #-3907
    1ac0:	4b4c4343 	blmi	13127d4 <__Stack_Size+0x13123d4>
    1ac4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1ac8:	5f434352 	svcpl	0x00434352
    1acc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1ad0:	6365536b 	cmnvs	r5, #-1409286143	; 0xac000001
    1ad4:	74697275 	strbtvc	r7, [r9], #-629
    1ad8:	73795379 	cmnvc	r9, #-469762047	; 0xe4000001
    1adc:	436d6574 	cmnmi	sp, #486539264	; 0x1d000000
    1ae0:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1ae4:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1ae8:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1aec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1af0:	43520067 	cmpmi	r2, #103	; 0x67
    1af4:	53485f43 	movtpl	r5, #36675	; 0x8f43
    1af8:	646d4349 	strbtvs	r4, [sp], #-841
    1afc:	43435200 	movtmi	r5, #12800	; 0x3200
    1b00:	4f434d5f 	svcmi	0x00434d5f
    1b04:	43435200 	movtmi	r5, #12800	; 0x3200
    1b08:	0054495f 	subseq	r4, r4, pc, asr r9
    1b0c:	5f434352 	svcpl	0x00434352
    1b10:	50424841 	subpl	r4, r2, r1, asr #16
    1b14:	70697265 	rsbvc	r7, r9, r5, ror #4
    1b18:	43520068 	cmpmi	r2, #104	; 0x68
    1b1c:	43505f43 	cmpmi	r0, #268	; 0x10c
    1b20:	43324b4c 	teqmi	r2, #77824	; 0x13000
    1b24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b28:	44410067 	strbmi	r0, [r1], #-103
    1b2c:	65725043 	ldrbvs	r5, [r2, #-67]!
    1b30:	61546373 	cmpvs	r4, r3, ror r3
    1b34:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1b38:	54737953 	ldrbtpl	r7, [r3], #-2387
    1b3c:	5f6b6369 	svcpl	0x006b6369
    1b40:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1b44:	746e756f 	strbtvc	r7, [lr], #-1391
    1b48:	53007265 	movwpl	r7, #613	; 0x265
    1b4c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1b50:	535f6b63 	cmppl	pc, #101376	; 0x18c00
    1b54:	65527465 	ldrbvs	r7, [r2, #-1125]
    1b58:	64616f6c 	strbtvs	r6, [r1], #-3948
    1b5c:	73795300 	cmnvc	r9, #0	; 0x0
    1b60:	6b636954 	blvs	18dc0b8 <__Stack_Size+0x18dbcb8>
    1b64:	7465475f 	strbtvc	r4, [r5], #-1887
    1b68:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1b6c:	74617453 	strbtvc	r7, [r1], #-1107
    1b70:	53007375 	movwpl	r7, #885	; 0x375
    1b74:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1b78:	465f6b63 	ldrbmi	r6, [pc], -r3, ror #22
    1b7c:	0047414c 	subeq	r4, r7, ip, asr #2
    1b80:	494c4143 	stmdbmi	ip, {r0, r1, r6, r8, lr}^
    1b84:	74730042 	ldrbtvc	r0, [r3], #-66
    1b88:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b8c:	5f783031 	svcpl	0x00783031
    1b90:	2f62696c 	svccs	0x0062696c
    1b94:	2f637273 	svccs	0x00637273
    1b98:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1b9c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ba0:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1ba4:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    1ba8:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    1bac:	4c525443 	cfldrdmi	mvd5, [r2], {67}
    1bb0:	73795300 	cmnvc	r9, #0	; 0x0
    1bb4:	6b636954 	blvs	18dc10c <__Stack_Size+0x18dbd0c>
    1bb8:	756f435f 	strbvc	r4, [pc, #-863]!	; 1861 <__Stack_Size+0x1461>
    1bbc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1bc0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1bc4:	54737953 	ldrbtpl	r7, [r3], #-2387
    1bc8:	5f6b6369 	svcpl	0x006b6369
    1bcc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1bd0:	00726574 	rsbseq	r6, r2, r4, ror r5
    1bd4:	54737953 	ldrbtpl	r7, [r3], #-2387
    1bd8:	5f6b6369 	svcpl	0x006b6369
    1bdc:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1be0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1be4:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1be8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1bec:	44414f4c 	strbmi	r4, [r1], #-3916
    1bf0:	73795300 	cmnvc	r9, #0	; 0x0
    1bf4:	6b636954 	blvs	18dc14c <__Stack_Size+0x18dbd4c>
    1bf8:	4b4c435f 	blmi	131297c <__Stack_Size+0x131257c>
    1bfc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1c00:	53006563 	movwpl	r6, #1379	; 0x563
    1c04:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1c08:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    1c0c:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1c10:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c14:	5f4d4954 	svcpl	0x004d4954
    1c18:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    1c1c:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    1c20:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1c24:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1c28:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1c2c:	6c6f5031 	stclvs	0, cr5, [pc], #-196
    1c30:	74697261 	strbtvc	r7, [r9], #-609
    1c34:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1c38:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c3c:	5f4d4954 	svcpl	0x004d4954
    1c40:	74534349 	ldrbvc	r4, [r3], #-841
    1c44:	74637572 	strbtvc	r7, [r3], #-1394
    1c48:	74696e49 	strbtvc	r6, [r9], #-3657
    1c4c:	4d495400 	cfstrdmi	mvd5, [r9]
    1c50:	34434f5f 	strbcc	r4, [r3], #-3935
    1c54:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1c58:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1c5c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1c60:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1c64:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1c68:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    1c6c:	65726170 	ldrbvs	r6, [r2, #-368]!
    1c70:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    1c74:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1c78:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    1c7c:	65726170 	ldrbvs	r6, [r2, #-368]!
    1c80:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    1c84:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    1c88:	61637365 	cmnvs	r3, r5, ror #6
    1c8c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1c90:	5f4d4954 	svcpl	0x004d4954
    1c94:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1c98:	61706d6f 	cmnvs	r0, pc, ror #26
    1c9c:	00346572 	eorseq	r6, r4, r2, ror r5
    1ca0:	5f4d4954 	svcpl	0x004d4954
    1ca4:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    1ca8:	616c6f50 	cmnvs	ip, r0, asr pc
    1cac:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1cb0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1cb4:	54006769 	strpl	r6, [r0], #-1897
    1cb8:	4f5f4d49 	svcmi	0x005f4d49
    1cbc:	65725043 	ldrbvs	r5, [r2, #-67]!
    1cc0:	64616f6c 	strbtvs	r6, [r1], #-3948
    1cc4:	4d495400 	cfstrdmi	mvd5, [r9]
    1cc8:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    1ccc:	5474696e 	ldrbtpl	r6, [r4], #-2414
    1cd0:	44657079 	strbtmi	r7, [r5], #-121
    1cd4:	54006665 	strpl	r6, [r0], #-1637
    1cd8:	4f5f4d49 	svcmi	0x005f4d49
    1cdc:	6c6f5043 	stclvs	0, cr5, [pc], #-268
    1ce0:	74697261 	strbtvc	r7, [r9], #-609
    1ce4:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    1ce8:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1cec:	65725033 	ldrbvs	r5, [r2, #-51]!
    1cf0:	64616f6c 	strbtvs	r6, [r1], #-3948
    1cf4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1cf8:	54006769 	strpl	r6, [r0], #-1897
    1cfc:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    1d00:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    1d04:	74536761 	ldrbvc	r6, [r3], #-1889
    1d08:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1d0c:	32495400 	subcc	r5, r9, #0	; 0x0
    1d10:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1d14:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d18:	5f4d4954 	svcpl	0x004d4954
    1d1c:	6146434f 	cmpvs	r6, pc, asr #6
    1d20:	54007473 	strpl	r7, [r0], #-1139
    1d24:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1d28:	5400444b 	strpl	r4, [r0], #-1099
    1d2c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    1d30:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    1d34:	70795474 	rsbsvc	r5, r9, r4, ror r4
    1d38:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1d3c:	4d495400 	cfstrdmi	mvd5, [r9]
    1d40:	706e495f 	rsbvc	r4, lr, pc, asr r9
    1d44:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    1d48:	65676769 	strbvs	r6, [r7, #-1897]!
    1d4c:	756f5372 	strbvc	r5, [pc, #-882]!	; 19e2 <__Stack_Size+0x15e2>
    1d50:	00656372 	rsbeq	r6, r5, r2, ror r3
    1d54:	5f4d4954 	svcpl	0x004d4954
    1d58:	42414d44 	submi	r4, r1, #4352	; 0x1100
    1d5c:	00657361 	rsbeq	r7, r5, r1, ror #6
    1d60:	5f4d4954 	svcpl	0x004d4954
    1d64:	54747845 	ldrbtpl	r7, [r4], #-2117
    1d68:	72504752 	subsvc	r4, r0, #21495808	; 0x1480000
    1d6c:	61637365 	cmnvs	r3, r5, ror #6
    1d70:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1d74:	5f4d4954 	svcpl	0x004d4954
    1d78:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    1d7c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1d80:	6e657469 	cdpvs	4, 6, cr7, cr5, cr9, {3}
    1d84:	656c6261 	strbvs	r6, [ip, #-609]!
    1d88:	4d495400 	cfstrdmi	mvd5, [r9]
    1d8c:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    1d90:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1d94:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1d98:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d9c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1da0:	6f465f4d 	svcvs	0x00465f4d
    1da4:	64656372 	strbtvs	r6, [r5], #-882
    1da8:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    1dac:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1db0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1db4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1db8:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1dbc:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1dc0:	54007469 	strpl	r7, [r0], #-1129
    1dc4:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1083 <__Stack_Size+0xc83>
    1dc8:	74616470 	strbtvc	r6, [r1], #-1136
    1dcc:	71655265 	cmnvc	r5, r5, ror #4
    1dd0:	74736575 	ldrbtvc	r6, [r3], #-1397
    1dd4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1dd8:	54006769 	strpl	r6, [r0], #-1897
    1ddc:	445f4d49 	ldrbmi	r4, [pc], #3401	; 1de4 <__Stack_Size+0x19e4>
    1de0:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1de4:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    1de8:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1dec:	7463656c 	strbtvc	r6, [r3], #-1388
    1df0:	4d444343 	stclmi	3, cr4, [r4, #-268]
    1df4:	49540041 	ldmdbmi	r4, {r0, r6}^
    1df8:	504f5f4d 	subpl	r5, pc, sp, asr #30
    1dfc:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1e00:	4d495400 	cfstrdmi	mvd5, [r9]
    1e04:	31434f5f 	cmpcc	r3, pc, asr pc
    1e08:	74696e49 	strbtvc	r6, [r9], #-3657
    1e0c:	4d495400 	cfstrdmi	mvd5, [r9]
    1e10:	31434f5f 	cmpcc	r3, pc, asr pc
    1e14:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1e18:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1e1c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e20:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1e24:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    1e28:	6c6f5031 	stclvs	0, cr5, [pc], #-196
    1e2c:	74697261 	strbtvc	r7, [r9], #-609
    1e30:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    1e34:	65475f4d 	strbvs	r5, [r7, #-3917]
    1e38:	70614374 	rsbvc	r4, r1, r4, ror r3
    1e3c:	65727574 	ldrbvs	r7, [r2, #-1396]!
    1e40:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    1e44:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1e48:	656c6449 	strbvs	r6, [ip, #-1097]!
    1e4c:	74617453 	strbtvc	r7, [r1], #-1107
    1e50:	6d740065 	ldclvs	0, cr0, [r4, #-404]!
    1e54:	636d7370 	cmnvs	sp, #-1073741823	; 0xc0000001
    1e58:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1e5c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1e60:	73614633 	cmnvc	r1, #53477376	; 0x3300000
    1e64:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1e68:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e6c:	784d4954 	stmdavc	sp, {r2, r4, r6, r8, fp, lr}^
    1e70:	4d495400 	cfstrdmi	mvd5, [r9]
    1e74:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    1e78:	41646563 	cmnmi	r4, r3, ror #10
    1e7c:	6f697463 	svcvs	0x00697463
    1e80:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    1e84:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    1e88:	6c6f5032 	stclvs	0, cr5, [pc], #-200
    1e8c:	74697261 	strbtvc	r7, [r9], #-609
    1e90:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    1e94:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1e98:	34434974 	strbcc	r4, [r3], #-2420
    1e9c:	73657250 	cmnvc	r5, #5	; 0x5
    1ea0:	656c6163 	strbvs	r6, [ip, #-355]!
    1ea4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1ea8:	6c535f4d 	mrrcvs	15, 4, r5, r3, cr13
    1eac:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    1eb0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1eb4:	5f4d4954 	svcpl	0x004d4954
    1eb8:	4953534f 	ldmdbmi	r3, {r0, r1, r2, r3, r6, r8, r9, ip, lr}^
    1ebc:	74617453 	strbtvc	r7, [r1], #-1107
    1ec0:	6d740065 	ldclvs	0, cr0, [r4, #-404]!
    1ec4:	31726370 	cmncc	r2, r0, ror r3
    1ec8:	4d495400 	cfstrdmi	mvd5, [r9]
    1ecc:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1ed0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1ed4:	4d495400 	cfstrdmi	mvd5, [r9]
    1ed8:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    1edc:	74696e49 	strbtvc	r6, [r9], #-3657
    1ee0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ee4:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    1ee8:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1eec:	646f4d6b 	strbtvs	r4, [pc], #3435	; 1ef4 <__Stack_Size+0x1af4>
    1ef0:	6f433265 	svcvs	0x00433265
    1ef4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ef8:	31495400 	cmpcc	r9, r0, lsl #8
    1efc:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1f00:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f04:	5f4d4954 	svcpl	0x004d4954
    1f08:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1f0c:	75747061 	ldrbvc	r7, [r4, #-97]!
    1f10:	00326572 	eorseq	r6, r2, r2, ror r5
    1f14:	5f4d4954 	svcpl	0x004d4954
    1f18:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1f1c:	75747061 	ldrbvc	r7, [r4, #-97]!
    1f20:	00336572 	eorseq	r6, r3, r2, ror r5
    1f24:	5f4d4954 	svcpl	0x004d4954
    1f28:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1f2c:	75747061 	ldrbvc	r7, [r4, #-97]!
    1f30:	00346572 	eorseq	r6, r4, r2, ror r5
    1f34:	5f4d4954 	svcpl	0x004d4954
    1f38:	736c7550 	cmnvc	ip, #335544320	; 0x14000000
    1f3c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1f40:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    1f44:	72754241 	rsbsvc	r4, r5, #268435460	; 0x10000004
    1f48:	654c7473 	strbvs	r7, [ip, #-1139]
    1f4c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1f50:	4d495400 	cfstrdmi	mvd5, [r9]
    1f54:	6f6c435f 	svcvs	0x006c435f
    1f58:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    1f5c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    1f60:	54006e6f 	strpl	r6, [r0], #-3695
    1f64:	4f5f4d49 	svcmi	0x005f4d49
    1f68:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1f6c:	61745374 	cmnvs	r4, r4, ror r3
    1f70:	54006574 	strpl	r6, [r0], #-1396
    1f74:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1f78:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1f7c:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1f80:	4d495400 	cfstrdmi	mvd5, [r9]
    1f84:	656c435f 	strbvs	r4, [ip, #-863]!
    1f88:	434f7261 	movtmi	r7, #62049	; 0xf261
    1f8c:	66655234 	undefined
    1f90:	4d495400 	cfstrdmi	mvd5, [r9]
    1f94:	5254495f 	subspl	r4, r4, #1556480	; 0x17c000
    1f98:	74784578 	ldrbtvc	r4, [r8], #-1400
    1f9c:	616e7265 	cmnvs	lr, r5, ror #4
    1fa0:	6f6c436c 	svcvs	0x006c436c
    1fa4:	6f436b63 	svcvs	0x00436b63
    1fa8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1fac:	4d495400 	cfstrdmi	mvd5, [r9]
    1fb0:	656c435f 	strbvs	r4, [ip, #-863]!
    1fb4:	54497261 	strbpl	r7, [r9], #-609
    1fb8:	646e6550 	strbtvs	r6, [lr], #-1360
    1fbc:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1fc0:	54007469 	strpl	r7, [r0], #-1129
    1fc4:	445f4d49 	ldrbmi	r4, [pc], #3401	; 1fcc <__Stack_Size+0x1bcc>
    1fc8:	6f43414d 	svcvs	0x0043414d
    1fcc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1fd0:	4d495400 	cfstrdmi	mvd5, [r9]
    1fd4:	5252415f 	subspl	r4, r2, #-1073741801	; 0xc0000017
    1fd8:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1fdc:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1fe0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1fe4:	74730067 	ldrbtvc	r0, [r3], #-103
    1fe8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1fec:	5f783031 	svcpl	0x00783031
    1ff0:	2f62696c 	svccs	0x0062696c
    1ff4:	2f637273 	svccs	0x00637273
    1ff8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1ffc:	30316632 	eorscc	r6, r1, r2, lsr r6
    2000:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2004:	00632e6d 	rsbeq	r2, r3, sp, ror #28
    2008:	5f4d4954 	svcpl	0x004d4954
    200c:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    2010:	74696e49 	strbtvc	r6, [r9], #-3657
    2014:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2018:	74007463 	strvc	r7, [r0], #-1123
    201c:	6363706d 	cmnvs	r3, #109	; 0x6d
    2020:	54007265 	strpl	r7, [r0], #-613
    2024:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2028:	6c437465 	cfstrdvs	mvd7, [r3], {101}
    202c:	446b636f 	strbtmi	r6, [fp], #-879
    2030:	73697669 	cmnvc	r9, #110100480	; 0x6900000
    2034:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    2038:	5f4d4954 	svcpl	0x004d4954
    203c:	4632434f 	ldrtmi	r4, [r2], -pc, asr #6
    2040:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    2044:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2048:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    204c:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2050:	506b6165 	rsbpl	r6, fp, r5, ror #2
    2054:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2058:	00797469 	rsbseq	r7, r9, r9, ror #8
    205c:	5f4d4954 	svcpl	0x004d4954
    2060:	656c6553 	strbvs	r6, [ip, #-1363]!
    2064:	754f7463 	strbvc	r7, [pc, #-1123]	; 1c09 <__Stack_Size+0x1809>
    2068:	74757074 	ldrbtvc	r7, [r5], #-116
    206c:	67697254 	undefined
    2070:	00726567 	rsbseq	r6, r2, r7, ror #10
    2074:	5f4d4954 	svcpl	0x004d4954
    2078:	656d6954 	strbvs	r6, [sp, #-2388]!
    207c:	65736142 	ldrbvs	r6, [r3, #-322]!
    2080:	74696e49 	strbtvc	r6, [r9], #-3657
    2084:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2088:	54007463 	strpl	r7, [r0], #-1123
    208c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2090:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2094:	78434f74 	stmdavc	r3, {r2, r4, r5, r6, r8, r9, sl, fp, lr}^
    2098:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    209c:	4c465f4d 	mcrrmi	15, 4, r5, r6, cr13
    20a0:	54004741 	strpl	r4, [r0], #-1857
    20a4:	4c5f4d49 	mrrcmi	13, 4, r4, pc, cr9
    20a8:	4c4b434f 	mcrrmi	3, 4, r4, fp, cr15
    20ac:	6c657665 	stclvs	6, cr7, [r5], #-404
    20b0:	4d495400 	cfstrdmi	mvd5, [r9]
    20b4:	7465535f 	strbtvc	r5, [r5], #-863
    20b8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    20bc:	00726574 	rsbseq	r6, r2, r4, ror r5
    20c0:	5f4d4954 	svcpl	0x004d4954
    20c4:	53414d44 	movtpl	r4, #7492	; 0x1d44
    20c8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    20cc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    20d0:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    20d4:	65646f63 	strbvs	r6, [r4, #-3939]!
    20d8:	646f4d72 	strbtvs	r4, [pc], #3442	; 20e0 <__Stack_Size+0x1ce0>
    20dc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    20e0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    20e4:	73657250 	cmnvc	r5, #5	; 0x5
    20e8:	656c6163 	strbvs	r6, [ip, #-355]!
    20ec:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    20f0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    20f4:	61656c43 	cmnvs	r5, r3, asr #24
    20f8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    20fc:	53505f4d 	cmppl	r0, #308	; 0x134
    2100:	6c655243 	sfmvs	f5, 2, [r5], #-268
    2104:	4d64616f 	stfmie	f6, [r4, #-444]!
    2108:	0065646f 	rsbeq	r6, r5, pc, ror #8
    210c:	5f4d4954 	svcpl	0x004d4954
    2110:	43784343 	cmnmi	r8, #201326593	; 0xc000001
    2114:	5400646d 	strpl	r6, [r0], #-1133
    2118:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    211c:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    2120:	61637365 	cmnvs	r3, r5, ror #6
    2124:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2128:	54747845 	ldrbtpl	r7, [r4], #-2117
    212c:	69464752 	stmdbvs	r6, {r1, r4, r6, r8, r9, sl, lr}^
    2130:	7265746c 	rsbvc	r7, r5, #1811939328	; 0x6c000000
    2134:	4d495400 	cfstrdmi	mvd5, [r9]
    2138:	5444425f 	strbpl	r4, [r4], #-607
    213c:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    2140:	70795474 	rsbsvc	r5, r9, r4, ror r4
    2144:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2148:	4d495400 	cfstrdmi	mvd5, [r9]
    214c:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2150:	48746365 	ldmdami	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2154:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    2158:	6f736e65 	svcvs	0x00736e65
    215c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2160:	65475f4d 	strbvs	r5, [r7, #-3917]
    2164:	6172656e 	cmnvs	r2, lr, ror #10
    2168:	76456574 	undefined
    216c:	00746e65 	rsbseq	r6, r4, r5, ror #28
    2170:	5f4d4954 	svcpl	0x004d4954
    2174:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    2178:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    217c:	61637365 	cmnvs	r3, r5, ror #6
    2180:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2184:	5f4d4954 	svcpl	0x004d4954
    2188:	65706552 	ldrbvs	r6, [r0, #-1362]!
    218c:	69746974 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, fp, sp, lr}^
    2190:	6f436e6f 	svcvs	0x00436e6f
    2194:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2198:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    219c:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    21a0:	54004e78 	strpl	r4, [r0], #-3704
    21a4:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    21a8:	6b616572 	blvs	185b778 <__Stack_Size+0x185b378>
    21ac:	4d495400 	cfstrdmi	mvd5, [r9]
    21b0:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    21b4:	616c6f50 	cmnvs	ip, r0, asr pc
    21b8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    21bc:	4d495400 	cfstrdmi	mvd5, [r9]
    21c0:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    21c4:	65747845 	ldrbvs	r7, [r4, #-2117]!
    21c8:	6c616e72 	stclvs	14, cr6, [r1], #-456
    21cc:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    21d0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    21d4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    21d8:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    21dc:	6142656d 	cmpvs	r2, sp, ror #10
    21e0:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    21e4:	54007469 	strpl	r7, [r0], #-1129
    21e8:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 14a7 <__Stack_Size+0x10a7>
    21ec:	74616470 	strbtvc	r6, [r1], #-1136
    21f0:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    21f4:	656c6261 	strbvs	r6, [ip, #-609]!
    21f8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    21fc:	54006769 	strpl	r6, [r0], #-1897
    2200:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 14bf <__Stack_Size+0x10bf>
    2204:	74616470 	strbtvc	r6, [r1], #-1136
    2208:	756f5365 	strbvc	r5, [pc, #-869]!	; 1eab <__Stack_Size+0x1aab>
    220c:	00656372 	rsbeq	r6, r5, r2, ror r3
    2210:	5f4d4954 	svcpl	0x004d4954
    2214:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    2218:	74537469 	ldrbvc	r7, [r3], #-1129
    221c:	74637572 	strbtvc	r7, [r3], #-1394
    2220:	33495400 	movtcc	r5, #37888	; 0x9400
    2224:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2228:	00676966 	rsbeq	r6, r7, r6, ror #18
    222c:	5f4d4954 	svcpl	0x004d4954
    2230:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2234:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!
    2238:	0065646f 	rsbeq	r6, r5, pc, ror #8
    223c:	5f4d4954 	svcpl	0x004d4954
    2240:	6f636e45 	svcvs	0x00636e45
    2244:	49726564 	ldmdbmi	r2!, {r2, r5, r6, r8, sl, sp, lr}^
    2248:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    224c:	65636166 	strbvs	r6, [r3, #-358]!
    2250:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2254:	54006769 	strpl	r6, [r0], #-1897
    2258:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    225c:	746e756f 	strbtvc	r7, [lr], #-1391
    2260:	6f4d7265 	svcvs	0x004d7265
    2264:	6f436564 	svcvs	0x00436564
    2268:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    226c:	4d495400 	cfstrdmi	mvd5, [r9]
    2270:	7465535f 	strbtvc	r5, [r5], #-863
    2274:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    2278:	33657261 	cmncc	r5, #268435462	; 0x10000006
    227c:	4d495400 	cfstrdmi	mvd5, [r9]
    2280:	656c435f 	strbvs	r4, [ip, #-863]!
    2284:	434f7261 	movtmi	r7, #62049	; 0xf261
    2288:	66655233 	undefined
    228c:	4d495400 	cfstrdmi	mvd5, [r9]
    2290:	34434f5f 	strbcc	r4, [r3], #-3935
    2294:	74696e49 	strbtvc	r6, [r9], #-3657
    2298:	4d495400 	cfstrdmi	mvd5, [r9]
    229c:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    22a0:	4f646563 	svcmi	0x00646563
    22a4:	6f433443 	svcvs	0x00433443
    22a8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    22ac:	4d495400 	cfstrdmi	mvd5, [r9]
    22b0:	7465475f 	strbtvc	r4, [r5], #-1887
    22b4:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    22b8:	00726574 	rsbseq	r6, r2, r4, ror r5
    22bc:	5f4d4954 	svcpl	0x004d4954
    22c0:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    22c4:	74537469 	ldrbvc	r7, [r3], #-1129
    22c8:	74637572 	strbtvc	r7, [r3], #-1394
    22cc:	4d495400 	cfstrdmi	mvd5, [r9]
    22d0:	6c65535f 	stclvs	3, cr5, [r5], #-380
    22d4:	53746365 	cmnpl	r4, #-1811939327	; 0x94000001
    22d8:	6576616c 	ldrbvs	r6, [r6, #-364]!
    22dc:	65646f4d 	strbvs	r6, [r4, #-3917]!
    22e0:	4d495400 	cfstrdmi	mvd5, [r9]
    22e4:	31434f5f 	cmpcc	r3, pc, asr pc
    22e8:	74736146 	ldrbtvc	r6, [r3], #-326
    22ec:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22f0:	54006769 	strpl	r6, [r0], #-1897
    22f4:	4f5f4d49 	svcmi	0x005f4d49
    22f8:	64494e43 	strbvs	r4, [r9], #-3651
    22fc:	7453656c 	ldrbvc	r6, [r3], #-1388
    2300:	00657461 	rsbeq	r7, r5, r1, ror #8
    2304:	5f4d4954 	svcpl	0x004d4954
    2308:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    230c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2310:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2314:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2318:	6f504e31 	svcvs	0x00504e31
    231c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2320:	6f437974 	svcvs	0x00437974
    2324:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2328:	4d495400 	cfstrdmi	mvd5, [r9]
    232c:	5043495f 	subpl	r4, r3, pc, asr r9
    2330:	54004353 	strpl	r4, [r0], #-851
    2334:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 15f3 <__Stack_Size+0x11f3>
    2338:	746e6576 	strbtvc	r6, [lr], #-1398
    233c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2340:	74006563 	strvc	r6, [r0], #-1379
    2344:	6363706d 	cmnvs	r3, #109	; 0x6d
    2348:	0031726d 	eorseq	r7, r1, sp, ror #4
    234c:	63706d74 	cmnvs	r0, #7424	; 0x1d00
    2350:	32726d63 	rsbscc	r6, r2, #6336	; 0x18c0
    2354:	4d495400 	cfstrdmi	mvd5, [r9]
    2358:	6168435f 	cmnvs	r8, pc, asr r3
    235c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    2360:	4d495400 	cfstrdmi	mvd5, [r9]
    2364:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2368:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    236c:	54004d4f 	strpl	r4, [r0], #-3407
    2370:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2374:	65725043 	ldrbvs	r5, [r2, #-67]!
    2378:	64616f6c 	strbtvs	r6, [r1], #-3948
    237c:	746e6f43 	strbtvc	r6, [lr], #-3907
    2380:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    2384:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2388:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    238c:	65736574 	ldrbvs	r6, [r3, #-1396]!
    2390:	7463656c 	strbtvc	r6, [r3], #-1388
    2394:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    2398:	5f4d4954 	svcpl	0x004d4954
    239c:	65746e49 	ldrbvs	r6, [r4, #-3657]!
    23a0:	6c616e72 	stclvs	14, cr6, [r1], #-456
    23a4:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    23a8:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    23ac:	00676966 	rsbeq	r6, r7, r6, ror #18
    23b0:	5f4d4954 	svcpl	0x004d4954
    23b4:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    23b8:	5400646f 	strpl	r6, [r0], #-1135
    23bc:	535f4d49 	cmppl	pc, #4672	; 0x1240
    23c0:	43497465 	movtmi	r7, #37989	; 0x9465
    23c4:	65725031 	ldrbvs	r5, [r2, #-49]!
    23c8:	6c616373 	stclvs	3, cr6, [r1], #-460
    23cc:	54007265 	strpl	r7, [r0], #-613
    23d0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    23d4:	54007843 	strpl	r7, [r0], #-2115
    23d8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    23dc:	43497465 	movtmi	r7, #37989	; 0x9465
    23e0:	65725033 	ldrbvs	r5, [r2, #-51]!
    23e4:	6c616373 	stclvs	3, cr6, [r1], #-460
    23e8:	54007265 	strpl	r7, [r0], #-613
    23ec:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    23f0:	6c655343 	stclvs	3, cr5, [r5], #-268
    23f4:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    23f8:	54006e6f 	strpl	r6, [r0], #-3695
    23fc:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 16bb <__Stack_Size+0x12bb>
    2400:	6c435254 	sfmvs	f5, 2, [r3], {84}
    2404:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    2408:	3165646f 	cmncc	r5, pc, ror #8
    240c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2410:	74006769 	strvc	r6, [r0], #-1897
    2414:	6363706d 	cmnvs	r3, #109	; 0x6d
    2418:	0078726d 	rsbseq	r7, r8, sp, ror #4
    241c:	5f4d4954 	svcpl	0x004d4954
    2420:	656c6553 	strbvs	r6, [ip, #-1363]!
    2424:	6e4f7463 	cdpvs	4, 4, cr7, cr15, cr3, {3}
    2428:	6c755065 	ldclvs	0, cr5, [r5], #-404
    242c:	6f4d6573 	svcvs	0x004d6573
    2430:	54006564 	strpl	r6, [r0], #-1380
    2434:	4f5f4d49 	svcmi	0x005f4d49
    2438:	646f4d43 	strbtvs	r4, [pc], #3395	; 2440 <__Stack_Size+0x2040>
    243c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2440:	52545f4d 	subspl	r5, r4, #308	; 0x134
    2444:	6f534f47 	svcvs	0x00534f47
    2448:	65637275 	strbvs	r7, [r3, #-629]!
    244c:	4d495400 	cfstrdmi	mvd5, [r9]
    2450:	53534f5f 	cmppl	r3, #380	; 0x17c
    2454:	61745352 	cmnvs	r4, r2, asr r3
    2458:	54006574 	strpl	r6, [r0], #-1396
    245c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2460:	6c6f5043 	stclvs	0, cr5, [pc], #-268
    2464:	74697261 	strbtvc	r7, [r9], #-609
    2468:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    246c:	74435f4d 	strbvc	r5, [r3], #-3917
    2470:	57506c72 	undefined
    2474:	74754f4d 	ldrbtvc	r4, [r5], #-3917
    2478:	73747570 	cmnvc	r4, #469762048	; 0x1c000000
    247c:	6f636900 	svcvs	0x00636900
    2480:	736f7070 	cmnvc	pc, #112	; 0x70
    2484:	70657469 	rsbvc	r7, r5, r9, ror #8
    2488:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    248c:	00797469 	rsbseq	r7, r9, r9, ror #8
    2490:	5f4d4954 	svcpl	0x004d4954
    2494:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    2498:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    249c:	54006769 	strpl	r6, [r0], #-1897
    24a0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    24a4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    24a8:	5232434f 	eorspl	r4, r2, #1006632961	; 0x3c000001
    24ac:	54006665 	strpl	r6, [r0], #-1637
    24b0:	545f4d49 	ldrbpl	r4, [pc], #3401	; 24b8 <__Stack_Size+0x20b8>
    24b4:	78457849 	stmdavc	r5, {r0, r3, r6, fp, ip, sp, lr}^
    24b8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    24bc:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    24c0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    24c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24c8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    24cc:	614d5f4d 	cmpvs	sp, sp, asr #30
    24d0:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    24d4:	76616c53 	undefined
    24d8:	646f4d65 	strbtvs	r4, [pc], #3429	; 24e0 <__Stack_Size+0x20e0>
    24dc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    24e0:	75415f4d 	strbvc	r5, [r1, #-3917]
    24e4:	616d6f74 	smcvs	55028
    24e8:	4f636974 	svcmi	0x00636974
    24ec:	75707475 	ldrbvc	r7, [r0, #-1141]!
    24f0:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    24f4:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    24f8:	74754174 	ldrbtvc	r4, [r5], #-372
    24fc:	6c65726f 	sfmvs	f7, 2, [r5], #-444
    2500:	0064616f 	rsbeq	r6, r4, pc, ror #2
    2504:	5f4d4954 	svcpl	0x004d4954
    2508:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    250c:	534e7475 	movtpl	r7, #58485	; 0xe475
    2510:	65746174 	ldrbvs	r6, [r4, #-372]!
    2514:	4d495400 	cfstrdmi	mvd5, [r9]
    2518:	414d445f 	cmpmi	sp, pc, asr r4
    251c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2520:	5f4d4954 	svcpl	0x004d4954
    2524:	656d6954 	strbvs	r6, [sp, #-2388]!
    2528:	65736142 	ldrbvs	r6, [r3, #-322]!
    252c:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2530:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2534:	54007469 	strpl	r7, [r0], #-1129
    2538:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    253c:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    2540:	00676966 	rsbeq	r6, r7, r6, ror #18
    2544:	5f4d4954 	svcpl	0x004d4954
    2548:	63726f46 	cmnvs	r2, #280	; 0x118
    254c:	434f6465 	movtmi	r6, #62565	; 0xf465
    2550:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    2554:	00676966 	rsbeq	r6, r7, r6, ror #18
    2558:	5f344954 	svcpl	0x00344954
    255c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2560:	54006769 	strpl	r6, [r0], #-1897
    2564:	445f4d49 	ldrbmi	r4, [pc], #3401	; 256c <__Stack_Size+0x216c>
    2568:	54646165 	strbtpl	r6, [r4], #-357
    256c:	00656d69 	rsbeq	r6, r5, r9, ror #26
    2570:	5f4d4954 	svcpl	0x004d4954
    2574:	4933434f 	ldmdbmi	r3!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2578:	0074696e 	rsbseq	r6, r4, lr, ror #18
    257c:	5f4d4954 	svcpl	0x004d4954
    2580:	4e32434f 	cdpmi	3, 3, cr4, cr2, cr15, {2}
    2584:	616c6f50 	cmnvs	ip, r0, asr pc
    2588:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    258c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2590:	54006769 	strpl	r6, [r0], #-1897
    2594:	4f5f4d49 	svcmi	0x005f4d49
    2598:	6f503443 	svcvs	0x00503443
    259c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    25a0:	6f437974 	svcvs	0x00437974
    25a4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    25a8:	4d495400 	cfstrdmi	mvd5, [r9]
    25ac:	5444425f 	strbpl	r4, [r4], #-607
    25b0:	72745352 	rsbsvc	r5, r4, #1207959553	; 0x48000001
    25b4:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    25b8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    25bc:	5f4d4954 	svcpl	0x004d4954
    25c0:	61656c43 	cmnvs	r5, r3, asr #24
    25c4:	31434f72 	cmpcc	r3, r2, ror pc
    25c8:	00666552 	rsbeq	r6, r6, r2, asr r5
    25cc:	5f4d4954 	svcpl	0x004d4954
    25d0:	5033434f 	eorspl	r4, r3, pc, asr #6
    25d4:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    25d8:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    25dc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    25e0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    25e4:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    25e8:	47525474 	undefined
    25ec:	616c6f50 	cmnvs	ip, r0, asr pc
    25f0:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    25f4:	4d495400 	cfstrdmi	mvd5, [r9]
    25f8:	4d57505f 	ldclmi	0, cr5, [r7, #-380]
    25fc:	6e6f4349 	cdpvs	3, 6, cr4, cr15, cr9, {2}
    2600:	00676966 	rsbeq	r6, r7, r6, ror #18
    2604:	5f4d4954 	svcpl	0x004d4954
    2608:	656d6954 	strbvs	r6, [sp, #-2388]!
    260c:	65736142 	ldrbvs	r6, [r3, #-322]!
    2610:	74696e49 	strbtvc	r6, [r9], #-3657
    2614:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2618:	00666544 	rsbeq	r6, r6, r4, asr #10
    261c:	5f4d4954 	svcpl	0x004d4954
    2620:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2624:	61745354 	cmnvs	r4, r4, asr r3
    2628:	00737574 	rsbseq	r7, r3, r4, ror r5
    262c:	63706d74 	cmnvs	r0, #7424	; 0x1d00
    2630:	54003272 	strpl	r3, [r0], #-626
    2634:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2638:	49540054 	ldmdbmi	r4, {r2, r4, r6}^
    263c:	6f465f4d 	svcvs	0x00465f4d
    2640:	64656372 	strbtvs	r6, [r5], #-882
    2644:	4333434f 	teqmi	r3, #1006632961	; 0x3c000001
    2648:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    264c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2650:	6d435f4d 	stclvs	15, cr5, [r3, #-308]
    2654:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2658:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    265c:	74696e49 	strbtvc	r6, [r9], #-3657
    2660:	4d495400 	cfstrdmi	mvd5, [r9]
    2664:	4643495f 	undefined
    2668:	65746c69 	ldrbvs	r6, [r4, #-3177]!
    266c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2670:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2674:	7463656c 	strbtvc	r6, [r3], #-1388
    2678:	7473614d 	ldrbtvc	r6, [r3], #-333
    267c:	6c537265 	lfmvs	f7, 2, [r3], {101}
    2680:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    2684:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2688:	5f4d4954 	svcpl	0x004d4954
    268c:	656c6553 	strbvs	r6, [ip, #-1363]!
    2690:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2694:	54747570 	ldrbtpl	r7, [r4], #-1392
    2698:	67676972 	undefined
    269c:	54007265 	strpl	r7, [r0], #-613
    26a0:	505f4d49 	subspl	r4, pc, r9, asr #26
    26a4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    26a8:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    26ac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    26b0:	54006769 	strpl	r6, [r0], #-1897
    26b4:	4f5f4d49 	svcmi	0x005f4d49
    26b8:	6f503243 	svcvs	0x00503243
    26bc:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    26c0:	6f437974 	svcvs	0x00437974
    26c4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    26c8:	746e6900 	strbtvc	r6, [lr], #-2304
    26cc:	72656765 	rsbvc	r6, r5, #26476544	; 0x1940000
    26d0:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    26d4:	00726564 	rsbseq	r6, r2, r4, ror #10
    26d8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    26dc:	50435f54 	subpl	r5, r3, r4, asr pc
    26e0:	55004148 	strpl	r4, [r0, #-328]
    26e4:	54524153 	ldrbpl	r4, [r2], #-339
    26e8:	7465535f 	strbtvc	r5, [r5], #-863
    26ec:	73657250 	cmnvc	r5, #5	; 0x5
    26f0:	656c6163 	strbvs	r6, [ip, #-355]!
    26f4:	53550072 	cmppl	r5, #114	; 0x72
    26f8:	5f545241 	svcpl	0x00545241
    26fc:	74696e49 	strbtvc	r6, [r9], #-3657
    2700:	41535500 	cmpmi	r3, r0, lsl #10
    2704:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    2708:	72424e49 	subvc	r4, r2, #1168	; 0x490
    270c:	446b6165 	strbtmi	r6, [fp], #-357
    2710:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    2714:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    2718:	00687467 	rsbeq	r7, r8, r7, ror #8
    271c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2720:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2724:	65446570 	strbvs	r6, [r4, #-1392]
    2728:	53550066 	cmppl	r5, #102	; 0x66
    272c:	5f545241 	svcpl	0x00545241
    2730:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2734:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2738:	70795474 	rsbsvc	r5, r9, r4, ror r4
    273c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2740:	41535500 	cmpmi	r3, r0, lsl #10
    2744:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2748:	5500646d 	strpl	r6, [r0, #-1133]
    274c:	54524153 	ldrbpl	r4, [r2], #-339
    2750:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    2754:	74614464 	strbtvc	r4, [r1], #-1124
    2758:	53550061 	cmppl	r5, #97	; 0x61
    275c:	5f545241 	svcpl	0x00545241
    2760:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    2764:	6c707544 	cfldr64vs	mvdx7, [r0], #-272
    2768:	6d437865 	stclvs	8, cr7, [r3, #-404]
    276c:	53550064 	cmppl	r5, #100	; 0x64
    2770:	5f545241 	svcpl	0x00545241
    2774:	656b6157 	strbvs	r6, [fp, #-343]!
    2778:	55007055 	strpl	r7, [r0, #-85]
    277c:	54524153 	ldrbpl	r4, [r2], #-339
    2780:	414d445f 	cmpmi	sp, pc, asr r4
    2784:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2788:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    278c:	614c5f54 	cmpvs	ip, r4, asr pc
    2790:	69427473 	stmdbvs	r2, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    2794:	53550074 	cmppl	r5, #116	; 0x74
    2798:	5f545241 	svcpl	0x00545241
    279c:	41447249 	cmpmi	r4, r9, asr #4
    27a0:	65646f4d 	strbvs	r6, [r4, #-3917]!
    27a4:	62706100 	rsbsvs	r6, r0, #0	; 0x0
    27a8:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    27ac:	5355006b 	cmppl	r5, #107	; 0x6b
    27b0:	5f545241 	svcpl	0x00545241
    27b4:	61656c43 	cmnvs	r5, r3, asr #24
    27b8:	50544972 	subspl	r4, r4, r2, ror r9
    27bc:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    27c0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    27c4:	53550074 	cmppl	r5, #116	; 0x74
    27c8:	5f545241 	svcpl	0x00545241
    27cc:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    27d0:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!
    27d4:	53550065 	cmppl	r5, #101	; 0x65
    27d8:	5f545241 	svcpl	0x00545241
    27dc:	424e494c 	submi	r4, lr, #1245184	; 0x130000
    27e0:	6b616572 	blvs	185bdb0 <__Stack_Size+0x185b9b0>
    27e4:	65746544 	ldrbvs	r6, [r4, #-1348]!
    27e8:	654c7463 	strbvs	r7, [ip, #-1123]
    27ec:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    27f0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    27f4:	55006769 	strpl	r6, [r0, #-1897]
    27f8:	54524153 	ldrbpl	r4, [r2], #-339
    27fc:	414c465f 	cmpmi	ip, pc, asr r6
    2800:	53550047 	cmppl	r5, #71	; 0x47
    2804:	5f545241 	svcpl	0x00545241
    2808:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    280c:	55007469 	strpl	r7, [r0, #-1129]
    2810:	54524153 	ldrbpl	r4, [r2], #-339
    2814:	6f6c435f 	svcvs	0x006c435f
    2818:	6e496b63 	fnmacdvs	d22, d9, d19
    281c:	74537469 	ldrbvc	r7, [r3], #-1129
    2820:	74637572 	strbtvc	r7, [r3], #-1394
    2824:	41535500 	cmpmi	r3, r0, lsl #10
    2828:	445f5452 	ldrbmi	r5, [pc], #1106	; 2830 <__Stack_Size+0x2430>
    282c:	6552414d 	ldrbvs	r4, [r2, #-333]
    2830:	53550071 	cmppl	r5, #113	; 0x71
    2834:	5f545241 	svcpl	0x00545241
    2838:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    283c:	7274536b 	rsbsvc	r5, r4, #-1409286143	; 0xac000001
    2840:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2844:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2848:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    284c:	61627874 	smcvs	10116
    2850:	52006573 	andpl	r6, r0, #482344960	; 0x1cc00000
    2854:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2858:	6b636f6c 	blvs	18de610 <__Stack_Size+0x18de210>
    285c:	61745373 	cmnvs	r4, r3, ror r3
    2860:	00737574 	rsbseq	r7, r3, r4, ror r5
    2864:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2868:	65535f54 	ldrbvs	r5, [r3, #-3924]
    286c:	64644174 	strbtvs	r4, [r4], #-372
    2870:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    2874:	41535500 	cmpmi	r3, r0, lsl #10
    2878:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    287c:	75477465 	strbvc	r7, [r7, #-1125]
    2880:	54647261 	strbtpl	r7, [r4], #-609
    2884:	00656d69 	rsbeq	r6, r5, r9, ror #26
    2888:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    288c:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2890:	7242646e 	subvc	r6, r2, #1845493760	; 0x6e000000
    2894:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2898:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    289c:	54495f54 	strbpl	r5, [r9], #-3924
    28a0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    28a4:	55006769 	strpl	r6, [r0, #-1897]
    28a8:	54524153 	ldrbpl	r4, [r2], #-339
    28ac:	53550078 	cmppl	r5, #120	; 0x78
    28b0:	5f545241 	svcpl	0x00545241
    28b4:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    28b8:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    28bc:	646d4364 	strbtvs	r4, [sp], #-868
    28c0:	41535500 	cmpmi	r3, r0, lsl #10
    28c4:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    28c8:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    28cc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    28d0:	53550074 	cmppl	r5, #116	; 0x74
    28d4:	5f545241 	svcpl	0x00545241
    28d8:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    28dc:	00737365 	rsbseq	r7, r3, r5, ror #6
    28e0:	70746962 	rsbsvc	r6, r4, r2, ror #18
    28e4:	5500736f 	strpl	r7, [r0, #-879]
    28e8:	54524153 	ldrbpl	r4, [r2], #-339
    28ec:	656c435f 	strbvs	r4, [ip, #-863]!
    28f0:	6c467261 	sfmvs	f7, 2, [r6], {97}
    28f4:	55006761 	strpl	r6, [r0, #-1889]
    28f8:	54524153 	ldrbpl	r4, [r2], #-339
    28fc:	7465475f 	strbtvc	r4, [r5], #-1887
    2900:	74535449 	ldrbvc	r5, [r3], #-1097
    2904:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2908:	41535500 	cmpmi	r3, r0, lsl #10
    290c:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2910:	43414472 	movtmi	r4, #5234	; 0x1472
    2914:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2918:	53550067 	cmppl	r5, #103	; 0x67
    291c:	5f545241 	svcpl	0x00545241
    2920:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2924:	5355006b 	cmppl	r5, #107	; 0x6b
    2928:	5f545241 	svcpl	0x00545241
    292c:	65636552 	strbvs	r6, [r3, #-1362]!
    2930:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    2934:	656b6157 	strbvs	r6, [fp, #-343]!
    2938:	6d437055 	stclvs	0, cr7, [r3, #-340]
    293c:	53550064 	cmppl	r5, #100	; 0x64
    2940:	5f545241 	svcpl	0x00545241
    2944:	41447249 	cmpmi	r4, r9, asr #4
    2948:	00646d43 	rsbeq	r6, r4, r3, asr #26
    294c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2950:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2954:	646d434e 	strbtvs	r4, [sp], #-846
    2958:	61726600 	cmnvs	r2, r0, lsl #12
    295c:	6f697463 	svcvs	0x00697463
    2960:	646c616e 	strbtvs	r6, [ip], #-366
    2964:	64697669 	strbtvs	r7, [r9], #-1641
    2968:	55007265 	strpl	r7, [r0, #-613]
    296c:	54524153 	ldrbpl	r4, [r2], #-339
    2970:	616d535f 	cmnvs	sp, pc, asr r3
    2974:	61437472 	cmpvs	r3, r2, ror r4
    2978:	414e6472 	cmpmi	lr, r2, ror r4
    297c:	6d434b43 	vstrvs	d20, [r3, #-268]
    2980:	53550064 	cmppl	r5, #100	; 0x64
    2984:	5f545241 	svcpl	0x00545241
    2988:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    298c:	5367616c 	cmnpl	r7, #27	; 0x1b
    2990:	75746174 	ldrbvc	r6, [r4, #-372]!
    2994:	53550073 	cmppl	r5, #115	; 0x73
    2998:	5f545241 	svcpl	0x00545241
    299c:	55005449 	strpl	r5, [r0, #-1097]
    29a0:	54524153 	ldrbpl	r4, [r2], #-339
    29a4:	6f6c435f 	svcvs	0x006c435f
    29a8:	6e496b63 	fnmacdvs	d22, d9, d19
    29ac:	55007469 	strpl	r7, [r0, #-1129]
    29b0:	54524153 	ldrbpl	r4, [r2], #-339
    29b4:	6b61575f 	blvs	1858738 <__Stack_Size+0x1858338>
    29b8:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    29bc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    29c0:	53550067 	cmppl	r5, #103	; 0x67
    29c4:	5f545241 	svcpl	0x00545241
    29c8:	65636552 	strbvs	r6, [r3, #-1362]!
    29cc:	44657669 	strbtmi	r7, [r5], #-1641
    29d0:	00617461 	rsbeq	r7, r1, r1, ror #8
    29d4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    29d8:	72505f54 	subsvc	r5, r0, #336	; 0x150
    29dc:	61637365 	cmnvs	r3, r5, ror #6
    29e0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    29e4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    29e8:	50435f54 	subpl	r5, r3, r4, asr pc
    29ec:	69004c4f 	stmdbvs	r0, {r0, r1, r2, r3, r6, sl, fp, lr}
    29f0:	73616d74 	cmnvc	r1, #7424	; 0x1d00
    29f4:	7473006b 	ldrbtvc	r0, [r3], #-107
    29f8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    29fc:	5f783031 	svcpl	0x00783031
    2a00:	2f62696c 	svccs	0x0062696c
    2a04:	2f637273 	svccs	0x00637273
    2a08:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2a0c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2a10:	73755f78 	cmnvc	r5, #480	; 0x1e0
    2a14:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2a18:	73750063 	cmnvc	r5, #99	; 0x63
    2a1c:	72747261 	rsbsvc	r7, r4, #268435462	; 0x10000006
    2a20:	55006765 	strpl	r6, [r0, #-1893]
    2a24:	54524153 	ldrbpl	r4, [r2], #-339
    2a28:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    2a2c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2a30:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2a34:	7473655f 	ldrbtvc	r6, [r3], #-1375
    2a38:	006b6361 	rsbeq	r6, fp, r1, ror #6
    2a3c:	6164735f 	cmnvs	r4, pc, asr r3
    2a40:	52006174 	andpl	r6, r0, #29	; 0x1d
    2a44:	74657365 	strbtvc	r7, [r5], #-869
    2a48:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    2a4c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2a50:	6c757000 	ldclvs	0, cr7, [r5]
    2a54:	74736544 	ldrbtvc	r6, [r3], #-1348
    2a58:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    2a5c:	61746164 	cmnvs	r4, r4, ror #2
    2a60:	62655f00 	rsbvs	r5, r5, #0	; 0x0
    2a64:	5f007373 	svcpl	0x00007373
    2a68:	74616465 	strbtvc	r6, [r1], #-1125
    2a6c:	74730061 	ldrbtvc	r0, [r3], #-97
    2a70:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2a74:	5f783031 	svcpl	0x00783031
    2a78:	2f62696c 	svccs	0x0062696c
    2a7c:	2f637273 	svccs	0x00637273
    2a80:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2a84:	30316632 	eorscc	r6, r1, r2, lsr r6
    2a88:	65765f78 	ldrbvs	r5, [r6, #-3960]!
    2a8c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    2a90:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    2a94:	6e66705f 	mcrvs	0, 3, r7, cr6, cr15, {2}
    2a98:	74636556 	strbtvc	r6, [r3], #-1366
    2a9c:	0073726f 	rsbseq	r7, r3, pc, ror #4
    2aa0:	536c7570 	cmnpl	ip, #469762048	; 0x1c000000
    2aa4:	5f006372 	svcpl	0x00006372
    2aa8:	73736273 	cmnvc	r3, #805306375	; 0x30000007
    2aac:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
    2ab0:	6f6c2067 	svcvs	0x006c2067
    2ab4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
    2ab8:	6300746e 	movwvs	r7, #1134	; 0x46e
    2abc:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    2ac0:	6d72616e 	ldfvse	f6, [r2, #-440]!
    2ac4:	75625c73 	strbvc	r5, [r2, #-3187]!
    2ac8:	5c646c69 	stclpl	12, cr6, [r4], #-420
    2acc:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    2ad0:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    2ad4:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    2ad8:	61652d6d 	cmnvs	r5, sp, ror #26
    2adc:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    2ae0:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    2ae4:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    2ae8:	735c6362 	cmpvc	ip, #-2013265919	; 0x88000001
    2aec:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    2af0:	2e2e0062 	cdpcs	0, 2, cr0, cr14, cr2, {3}
    2af4:	2f2e2e2f 	svccs	0x002e2e2f
    2af8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2afc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2b00:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2b04:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    2b08:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    2b0c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    2b10:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    2b14:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    2b18:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    2b1c:	74612f62 	strbtvc	r2, [r1], #-3938
    2b20:	74697865 	strbtvc	r7, [r9], #-2149
    2b24:	6c00632e 	stcvs	3, cr6, [r0], {46}
    2b28:	20676e6f 	rsbcs	r6, r7, pc, ror #28
    2b2c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
    2b30:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
    2b34:	656e6769 	strbvs	r6, [lr, #-1897]!
    2b38:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
    2b3c:	5f5f0074 	svcpl	0x005f0074
    2b40:	635f7465 	cmpvs	pc, #1694498816	; 0x65000000
    2b44:	5f006178 	svcpl	0x00006178
    2b48:	5f74655f 	svcpl	0x0074655f
    2b4c:	78656e6f 	stmdavc	r5!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b50:	5f007469 	svcpl	0x00007469
    2b54:	6574615f 	ldrbvs	r6, [r4, #-351]!
    2b58:	5f746978 	svcpl	0x00746978
    2b5c:	65707974 	ldrbvs	r7, [r0, #-2420]!
    2b60:	5f5f0073 	svcpl	0x005f0073
    2b64:	615f7465 	cmpvs	pc, r5, ror #8
    2b68:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2b6c:	645f0074 	ldrbvs	r0, [pc], #116	; 2b74 <__Stack_Size+0x2774>
    2b70:	685f6f73 	ldmdavs	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2b74:	6c646e61 	stclvs	14, cr6, [r4], #-388
    2b78:	2e2e0065 	cdpcs	0, 2, cr0, cr14, cr5, {3}
    2b7c:	2f2e2e2f 	svccs	0x002e2e2f
    2b80:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2b84:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2b88:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2b8c:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    2b90:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    2b94:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    2b98:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    2b9c:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    2ba0:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    2ba4:	78652f62 	stmdavc	r5!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    2ba8:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2bac:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    2bb0:	5f00657a 	svcpl	0x0000657a
    2bb4:	646e6172 	strbtvs	r6, [lr], #-370
    2bb8:	5f003834 	svcpl	0x00003834
    2bbc:	72656d65 	rsbvc	r6, r5, #6464	; 0x1940
    2bc0:	636e6567 	cmnvs	lr, #432013312	; 0x19c00000
    2bc4:	775f0079 	undefined
    2bc8:	6f747263 	svcvs	0x00747263
    2bcc:	735f626d 	cmpvc	pc, #-805306362	; 0xd0000006
    2bd0:	65746174 	ldrbvs	r6, [r4, #-372]!
    2bd4:	63775f00 	cmnvs	r7, #0	; 0x0
    2bd8:	6f747273 	svcvs	0x00747273
    2bdc:	5f73626d 	svcpl	0x0073626d
    2be0:	74617473 	strbtvc	r7, [r1], #-1139
    2be4:	6c5f0065 	mrrcvs	0, 6, r0, pc, cr5
    2be8:	69736662 	ldmdbvs	r3!, {r1, r5, r6, r9, sl, sp, lr}^
    2bec:	5f00657a 	svcpl	0x0000657a
    2bf0:	7472626d 	ldrbtvc	r6, [r2], #-621
    2bf4:	5f63776f 	svcpl	0x0063776f
    2bf8:	74617473 	strbtvc	r7, [r1], #-1139
    2bfc:	775f0065 	ldrbvc	r0, [pc, -r5, rrx]
    2c00:	6d6f7463 	cfstrdvs	mvd7, [pc, #-396]!
    2c04:	74735f62 	ldrbtvc	r5, [r3], #-3938
    2c08:	00657461 	rsbeq	r7, r5, r1, ror #8
    2c0c:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    2c10:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
    2c14:	62755f00 	rsbsvs	r5, r5, #0	; 0x0
    2c18:	5f006675 	svcpl	0x00006675
    2c1c:	65736162 	ldrbvs	r6, [r3, #-354]!
    2c20:	745f5f00 	ldrbvc	r5, [pc], #3840	; 2c28 <__Stack_Size+0x2828>
    2c24:	6f685f6d 	svcvs	0x00685f6d
    2c28:	5f007275 	svcpl	0x00007275
    2c2c:	0066735f 	rsbeq	r7, r6, pc, asr r3
    2c30:	5f6e6f5f 	svcpl	0x006e6f5f
    2c34:	74697865 	strbtvc	r7, [r9], #-2149
    2c38:	6772615f 	undefined
    2c3c:	635f0073 	cmpvs	pc, #115	; 0x73
    2c40:	696b6f6f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    2c44:	5f5f0065 	svcpl	0x005f0065
    2c48:	756c6773 	strbvc	r6, [ip, #-1907]!
    2c4c:	665f0065 	ldrbvs	r0, [pc], -r5, rrx
    2c50:	7367616c 	cmnvc	r7, #27	; 0x1b
    2c54:	73695f00 	cmnvc	r9, #0	; 0x0
    2c58:	6178635f 	cmnvs	r8, pc, asr r3
    2c5c:	74735f00 	ldrbtvc	r5, [r3], #-3840
    2c60:	006e6964 	rsbeq	r6, lr, r4, ror #18
    2c64:	6b6c625f 	blvs	1b1b5e8 <__Stack_Size+0x1b1b1e8>
    2c68:	657a6973 	ldrbvs	r6, [sl, #-2419]!
    2c6c:	76635f00 	strbtvc	r5, [r3], -r0, lsl #30
    2c70:	66756274 	undefined
    2c74:	666f5f00 	strbtvs	r5, [pc], -r0, lsl #30
    2c78:	74657366 	strbtvc	r7, [r5], #-870
    2c7c:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    2c80:	6f747273 	svcvs	0x00747273
    2c84:	5f736377 	svcpl	0x00736377
    2c88:	74617473 	strbtvc	r7, [r1], #-1139
    2c8c:	6d5f0065 	ldclvs	0, cr0, [pc, #-404]
    2c90:	656c7262 	strbvs	r7, [ip, #-610]!
    2c94:	74735f6e 	ldrbtvc	r5, [r3], #-3950
    2c98:	00657461 	rsbeq	r7, r5, r1, ror #8
    2c9c:	616e665f 	cmnvs	lr, pc, asr r6
    2ca0:	00736772 	rsbseq	r6, r3, r2, ror r7
    2ca4:	736e665f 	cmnvc	lr, #99614720	; 0x5f00000
    2ca8:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    2cac:	5f006e67 	svcpl	0x00006e67
    2cb0:	636f6c66 	cmnvs	pc, #26112	; 0x6600
    2cb4:	00745f6b 	rsbseq	r5, r4, fp, ror #30
    2cb8:	6474735f 	ldrbtvs	r7, [r4], #-863
    2cbc:	00727265 	rsbseq	r7, r2, r5, ror #4
    2cc0:	6769425f 	undefined
    2cc4:	00746e69 	rsbseq	r6, r4, r9, ror #28
    2cc8:	6165725f 	cmnvs	r5, pc, asr r2
    2ccc:	725f0064 	subsvc	r0, pc, #100	; 0x64
    2cd0:	6c757365 	ldclvs	3, cr7, [r5], #-404
    2cd4:	006b5f74 	rsbeq	r5, fp, r4, ror pc
    2cd8:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    2cdc:	775f5f00 	ldrbvc	r5, [pc, -r0, lsl #30]
    2ce0:	00626863 	rsbeq	r6, r2, r3, ror #16
    2ce4:	6474735f 	ldrbtvs	r7, [r4], #-863
    2ce8:	0074756f 	rsbseq	r7, r4, pc, ror #10
    2cec:	7476635f 	ldrbtvc	r6, [r6], #-863
    2cf0:	006e656c 	rsbeq	r6, lr, ip, ror #10
    2cf4:	6c69665f 	stclvs	6, cr6, [r9], #-380
    2cf8:	6e5f0065 	cdpvs	0, 5, cr0, cr15, cr5, {3}
    2cfc:	73626f69 	cmnvc	r2, #420	; 0x1a4
    2d00:	74615f00 	strbtvc	r5, [r1], #-3840
    2d04:	74697865 	strbtvc	r7, [r9], #-2149
    2d08:	735f0030 	cmpvc	pc, #48	; 0x30
    2d0c:	616e6769 	cmnvs	lr, r9, ror #14
    2d10:	75625f6c 	strbvc	r5, [r2, #-3948]!
    2d14:	615f0066 	cmpvs	pc, r6, rrx
    2d18:	69746373 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    2d1c:	625f656d 	subsvs	r6, pc, #457179136	; 0x1b400000
    2d20:	5f006675 	svcpl	0x00006675
    2d24:	75736572 	ldrbvc	r6, [r3, #-1394]!
    2d28:	5f00746c 	svcpl	0x0000746c
    2d2c:	6863775f 	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    2d30:	6e697700 	cdpvs	7, 6, cr7, cr9, cr0, {0}
    2d34:	00745f74 	rsbseq	r5, r4, r4, ror pc
    2d38:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
    2d3c:	6d5f006b 	ldclvs	0, cr0, [pc, #-428]
    2d40:	00746c75 	rsbseq	r6, r4, r5, ror ip
    2d44:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    2d48:	5f006574 	svcpl	0x00006574
    2d4c:	5f6d745f 	svcpl	0x006d745f
    2d50:	72616579 	rsbvc	r6, r1, #507510784	; 0x1e400000
    2d54:	656e5f00 	strbvs	r5, [lr, #-3840]!
    2d58:	00667478 	rsbeq	r7, r6, r8, ror r4
    2d5c:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    2d60:	6e6f6d5f 	mcrvs	13, 3, r6, cr15, cr15, {2}
    2d64:	735f5f00 	cmpvc	pc, #0	; 0x0
    2d68:	69646964 	stmdbvs	r4!, {r2, r5, r6, r8, fp, sp, lr}^
    2d6c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2d70:	6d61675f 	stclvs	7, cr6, [r1, #-380]!
    2d74:	735f616d 	cmpvc	pc, #1073741851	; 0x4000001b
    2d78:	676e6769 	strbvs	r6, [lr, -r9, ror #14]!
    2d7c:	5f006d61 	svcpl	0x00006d61
    2d80:	65657266 	strbvs	r7, [r5, #-614]!
    2d84:	7473696c 	ldrbtvc	r6, [r3], #-2412
    2d88:	4f4c5f00 	svcmi	0x004c5f00
    2d8c:	525f4b43 	subspl	r4, pc, #68608	; 0x10c00
    2d90:	52554345 	subspl	r4, r5, #335544321	; 0x14000001
    2d94:	45564953 	ldrbmi	r4, [r6, #-2387]
    2d98:	5f00545f 	svcpl	0x0000545f
    2d9c:	0077656e 	rsbseq	r6, r7, lr, ror #10
    2da0:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    2da4:	6164795f 	cmnvs	r4, pc, asr r9
    2da8:	5f5f0079 	svcpl	0x005f0079
    2dac:	66756273 	undefined
    2db0:	6f695f00 	svcvs	0x00695f00
    2db4:	5f007362 	svcpl	0x00007362
    2db8:	4c49465f 	mcrrmi	6, 5, r4, r9, cr15
    2dbc:	6d5f0045 	ldclvs	0, cr0, [pc, #-276]
    2dc0:	61747362 	cmnvs	r4, r2, ror #6
    2dc4:	745f6574 	ldrbvc	r6, [pc], #1396	; 2dcc <__Stack_Size+0x29cc>
    2dc8:	735f5f00 	cmpvc	pc, #0	; 0x0
    2dcc:	454c4946 	strbmi	r4, [ip, #-2374]
    2dd0:	61725f00 	cmnvs	r2, r0, lsl #30
    2dd4:	6e5f646e 	cdpvs	4, 5, cr6, cr15, cr14, {3}
    2dd8:	00747865 	rsbseq	r7, r4, r5, ror #16
    2ddc:	6c626d5f 	stclvs	13, cr6, [r2], #-380
    2de0:	735f6e65 	cmpvc	pc, #1616	; 0x650
    2de4:	65746174 	ldrbvs	r6, [r4, #-372]!
    2de8:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
    2dec:	695f0063 	ldmdbvs	pc, {r0, r1, r5, r6}^
    2df0:	5f00646e 	svcpl	0x0000646e
    2df4:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    2df8:	5f746e65 	svcpl	0x00746e65
    2dfc:	61636f6c 	cmnvs	r3, ip, ror #30
    2e00:	5f00656c 	svcpl	0x0000656c
    2e04:	656c635f 	strbvs	r6, [ip, #-863]!
    2e08:	70756e61 	rsbsvc	r6, r5, r1, ror #28
    2e0c:	616d5f00 	cmnvs	sp, r0, lsl #30
    2e10:	73647778 	cmnvc	r4, #31457280	; 0x1e00000
    2e14:	65725f00 	ldrbvs	r5, [r2, #-3840]!
    2e18:	00746e65 	rsbseq	r6, r4, r5, ror #28
    2e1c:	6565735f 	strbvs	r7, [r5, #-863]!
    2e20:	5f5f0064 	svcpl	0x005f0064
    2e24:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
    2e28:	5f5f0074 	svcpl	0x005f0074
    2e2c:	756c6176 	strbvc	r6, [ip, #-374]!
    2e30:	735f0065 	cmpvc	pc, #101	; 0x65
    2e34:	006b6565 	rsbeq	r6, fp, r5, ror #10
    2e38:	6f70665f 	svcvs	0x0070665f
    2e3c:	00745f73 	rsbseq	r5, r4, r3, ror pc
    2e40:	7272655f 	rsbsvc	r6, r2, #398458880	; 0x17c00000
    2e44:	5f006f6e 	svcpl	0x00006f6e
    2e48:	5f6d745f 	svcpl	0x006d745f
    2e4c:	006e696d 	rsbeq	r6, lr, sp, ror #18
    2e50:	7274735f 	rsbsvc	r7, r4, #2080374785	; 0x7c000001
    2e54:	5f6b6f74 	svcpl	0x006b6f74
    2e58:	7473616c 	ldrbtvc	r6, [r3], #-364
    2e5c:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
    2e60:	65707974 	ldrbvs	r7, [r0, #-2420]!
    2e64:	615f0073 	cmpvs	pc, r3, ror r0
    2e68:	5f006464 	svcpl	0x00006464
    2e6c:	6f4c555f 	svcvs	0x004c555f
    2e70:	5f00676e 	svcpl	0x0000676e
    2e74:	64746567 	ldrbtvs	r6, [r4], #-1383
    2e78:	5f657461 	svcpl	0x00657461
    2e7c:	00727265 	rsbseq	r7, r2, r5, ror #4
    2e80:	6f6c675f 	svcvs	0x006c675f
    2e84:	5f6c6162 	svcpl	0x006c6162
    2e88:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    2e8c:	705f6572 	subsvc	r6, pc, r2, ror r5
    2e90:	5f007274 	svcpl	0x00007274
    2e94:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    2e98:	5f746e65 	svcpl	0x00746e65
    2e9c:	65746163 	ldrbvs	r6, [r4, #-355]!
    2ea0:	79726f67 	ldmdbvc	r2!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, lr}^
    2ea4:	646f6300 	strbtvs	r6, [pc], #768	; 2eac <__Stack_Size+0x2aac>
    2ea8:	755f0065 	ldrbvc	r0, [pc, #-101]	; 2e4b <__Stack_Size+0x2a4b>
    2eac:	6573756e 	ldrbvs	r7, [r3, #-1390]!
    2eb0:	61725f64 	cmnvs	r2, r4, ror #30
    2eb4:	5f00646e 	svcpl	0x0000646e
    2eb8:	00736477 	rsbseq	r6, r3, r7, ror r4
    2ebc:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    2ec0:	6164775f 	cmnvs	r4, pc, asr r7
    2ec4:	675f0079 	undefined
    2ec8:	0065756c 	rsbeq	r7, r5, ip, ror #10
    2ecc:	616d6e5f 	cmnvs	sp, pc, asr lr
    2ed0:	636f6c6c 	cmnvs	pc, #27648	; 0x6c00
    2ed4:	366c5f00 	strbtcc	r5, [ip], -r0, lsl #30
    2ed8:	625f6134 	subsvs	r6, pc, #13	; 0xd
    2edc:	5f006675 	svcpl	0x00006675
    2ee0:	5f676973 	svcpl	0x00676973
    2ee4:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    2ee8:	626e5f00 	rsbvs	r5, lr, #0	; 0x0
    2eec:	5f006675 	svcpl	0x00006675
    2ef0:	73756e75 	cmnvc	r5, #1872	; 0x750
    2ef4:	5f006465 	svcpl	0x00006465
    2ef8:	5f6d745f 	svcpl	0x006d745f
    2efc:	73647369 	cmnvc	r4, #-1543503871	; 0xa4000001
    2f00:	6c5f0074 	mrrcvs	0, 7, r0, pc, cr4
    2f04:	6c61636f 	stclvs	3, cr6, [r1], #-444
    2f08:	656d6974 	strbvs	r6, [sp, #-2420]!
    2f0c:	6675625f 	undefined
    2f10:	6c635f00 	stclvs	15, cr5, [r3]
    2f14:	0065736f 	rsbeq	r7, r5, pc, ror #6
    2f18:	3834725f 	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}
    2f1c:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    2f20:	63776f74 	cmnvs	r7, #464	; 0x1d0
    2f24:	6174735f 	cmnvs	r4, pc, asr r3
    2f28:	5f006574 	svcpl	0x00006574
    2f2c:	00733570 	rsbseq	r3, r3, r0, ror r5
    2f30:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    2f34:	61646d5f 	cmnvs	r4, pc, asr sp
    2f38:	6d690079 	stclvs	0, cr0, [r9, #-484]!
    2f3c:	65727570 	ldrbvs	r7, [r2, #-1392]!
    2f40:	7461645f 	strbtvc	r6, [r1], #-1119
    2f44:	2e2e0061 	cdpcs	0, 2, cr0, cr14, cr1, {3}
    2f48:	2f2e2e2f 	svccs	0x002e2e2f
    2f4c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2f50:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2f54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2f58:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    2f5c:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    2f60:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    2f64:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    2f68:	722f6362 	eorvc	r6, pc, #-2013265919	; 0x88000001
    2f6c:	746e6565 	strbtvc	r6, [lr], #-1381
    2f70:	706d692f 	rsbvc	r6, sp, pc, lsr #18
    2f74:	2e657275 	mcrcs	2, 3, r7, cr5, cr5, {3}
    2f78:	3a630063 	bcc	18c310c <__Stack_Size+0x18c2d0c>
    2f7c:	6e69775c 	mcrvs	7, 3, r7, cr9, cr12, {2}
    2f80:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    2f84:	6975625c 	ldmdbvs	r5!, {r2, r3, r4, r6, r9, sp, lr}^
    2f88:	675c646c 	ldrbvs	r6, [ip, -ip, ror #8]
    2f8c:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    2f90:	646c6975 	strbtvs	r6, [ip], #-2421
    2f94:	6d72615c 	ldfvse	f6, [r2, #-368]!
    2f98:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    2f9c:	656e5c69 	strbvs	r5, [lr, #-3177]!
    2fa0:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    2fa4:	62696c5c 	rsbvs	r6, r9, #23552	; 0x5c00
    2fa8:	65725c63 	ldrbvs	r5, [r2, #-3171]!
    2fac:	00746e65 	rsbseq	r6, r4, r5, ror #28
    2fb0:	69665f5f 	stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    2fb4:	615f696e 	cmpvs	pc, lr, ror #18
    2fb8:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    2fbc:	6174735f 	cmnvs	r4, pc, asr r3
    2fc0:	73007472 	movwvc	r7, #1138	; 0x472
    2fc4:	5f657a69 	svcpl	0x00657a69
    2fc8:	5f5f0074 	svcpl	0x005f0074
    2fcc:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    2fd0:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    2fd4:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 267b <__Stack_Size+0x227b>
    2fd8:	5f00646e 	svcpl	0x0000646e
    2fdc:	6572705f 	ldrbvs	r7, [r2, #-95]!
    2fe0:	74696e69 	strbtvc	r6, [r9], #-3689
    2fe4:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    2fe8:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 268f <__Stack_Size+0x228f>
    2fec:	2e00646e 	cdpcs	4, 0, cr6, cr0, cr14, {3}
    2ff0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2ff4:	2f2e2e2f 	svccs	0x002e2e2f
    2ff8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2ffc:	63672f2e 	cmnvs	r7, #184	; 0xb8
    3000:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    3004:	2f302e33 	svccs	0x00302e33
    3008:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    300c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    3010:	2f636269 	svccs	0x00636269
    3014:	6373696d 	cmnvs	r3, #1785856	; 0x1b4000
    3018:	696e692f 	stmdbvs	lr!, {r0, r1, r2, r3, r5, r8, fp, sp, lr}^
    301c:	00632e74 	rsbeq	r2, r3, r4, ror lr
    3020:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    3024:	615f7469 	cmpvs	pc, r9, ror #8
    3028:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    302c:	646e655f 	strbtvs	r6, [lr], #-1375
    3030:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0
    3034:	5f636269 	svcpl	0x00636269
    3038:	74696e69 	strbtvc	r6, [r9], #-3689
    303c:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    3040:	63007961 	movwvs	r7, #2401	; 0x961
    3044:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    3048:	6d72616e 	ldfvse	f6, [r2, #-440]!
    304c:	75625c73 	strbvc	r5, [r2, #-3187]!
    3050:	5c646c69 	stclpl	12, cr6, [r4], #-420
    3054:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    3058:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    305c:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    3060:	61652d6d 	cmnvs	r5, sp, ror #26
    3064:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    3068:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    306c:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    3070:	6d5c6362 	ldclvs	3, cr6, [ip, #-392]
    3074:	00637369 	rsbeq	r7, r3, r9, ror #6
    3078:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    307c:	665f6362 	ldrbvs	r6, [pc], -r2, ror #6
    3080:	5f696e69 	svcpl	0x00696e69
    3084:	61727261 	cmnvs	r2, r1, ror #4
    3088:	5f5f0079 	svcpl	0x005f0079
    308c:	69657270 	stmdbvs	r5!, {r4, r5, r6, r9, ip, sp, lr}^
    3090:	5f74696e 	svcpl	0x0074696e
    3094:	61727261 	cmnvs	r2, r1, ror #4
    3098:	74735f79 	ldrbtvc	r5, [r3], #-3961
    309c:	00747261 	rsbseq	r7, r4, r1, ror #4
    30a0:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    30a4:	615f7469 	cmpvs	pc, r9, ror #8
    30a8:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    30ac:	6174735f 	cmnvs	r4, pc, asr r3
    30b0:	61007472 	tstvs	r0, r2, ror r4
    30b4:	6e67696c 	cdpvs	9, 6, cr6, cr7, cr12, {3}
    30b8:	615f6465 	cmpvs	pc, r5, ror #8
    30bc:	00726464 	rsbseq	r6, r2, r4, ror #8
    30c0:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    30c4:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    30c8:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    30cc:	646c6975 	strbtvs	r6, [ip], #-2421
    30d0:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    30d4:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    30d8:	615c646c 	cmpvs	ip, ip, ror #8
    30dc:	652d6d72 	strvs	r6, [sp, #-3442]!
    30e0:	5c696261 	sfmpl	f6, 2, [r9], #-388
    30e4:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    30e8:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    30ec:	5c636269 	sfmpl	f6, 2, [r3], #-420
    30f0:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    30f4:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
    30f8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    30fc:	2f2e2e2f 	svccs	0x002e2e2f
    3100:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3104:	63672f2e 	cmnvs	r7, #184	; 0xb8
    3108:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    310c:	2f302e33 	svccs	0x00302e33
    3110:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3114:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    3118:	2f636269 	svccs	0x00636269
    311c:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    3120:	6d2f676e 	stcvs	7, cr6, [pc, #-440]!
    3124:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    3128:	00632e74 	rsbeq	r2, r3, r4, ror lr
    312c:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    3130:	62007465 	andvs	r7, r0, #1694498816	; 0x65000000
    3134:	65666675 	strbvs	r6, [r6, #-1653]!
    3138:	2e2e0072 	mcrcs	0, 1, r0, cr14, cr2, {3}
    313c:	2f2e2e2f 	svccs	0x002e2e2f
    3140:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3144:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3148:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    314c:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3150:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    3154:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3158:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    315c:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    3160:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    3164:	5f5f2f62 	svcpl	0x005f2f62
    3168:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    316c:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    3170:	70797400 	rsbsvc	r7, r9, r0, lsl #8
    3174:	5f5f0065 	svcpl	0x005f0065
    3178:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    317c:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    3180:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    3184:	6f727074 	svcvs	0x00727074
    3188:	5f5f0063 	svcpl	0x005f0063
    318c:	6c6c6163 	stfvse	f6, [ip], #-396
    3190:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    3194:	6f727074 	svcvs	0x00727074
    3198:	2e007363 	cdpcs	3, 0, cr7, cr0, cr3, {3}
    319c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    31a0:	2f2e2e2f 	svccs	0x002e2e2f
    31a4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    31a8:	63672f2e 	cmnvs	r7, #184	; 0xb8
    31ac:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    31b0:	2f302e33 	svccs	0x00302e33
    31b4:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    31b8:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    31bc:	2f636269 	svccs	0x00636269
    31c0:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    31c4:	5f2f6269 	svcpl	0x002f6269
    31c8:	6c61635f 	stclvs	3, cr6, [r1], #-380
    31cc:	74615f6c 	strbtvc	r5, [r1], #-3948
    31d0:	74697865 	strbtvc	r7, [r9], #-2149
    31d4:	6c00632e 	stcvs	3, cr6, [r0], {46}
    31d8:	70747361 	rsbsvc	r7, r4, r1, ror #6
    31dc:	73657200 	cmnvc	r5, #0	; 0x0
    31e0:	74726174 	ldrbtvc	r6, [r2], #-372
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000014 	andeq	r0, r0, r4, lsl r0
       4:	00000016 	andeq	r0, r0, r6, lsl r0
       8:	165d0001 	ldrbne	r0, [sp], -r1
       c:	3c000000 	stccc	0, cr0, [r0], {0}
      10:	02000000 	andeq	r0, r0, #0	; 0x0
      14:	00087d00 	andeq	r7, r8, r0, lsl #26
      18:	00000000 	andeq	r0, r0, r0
      1c:	3c000000 	stccc	0, cr0, [r0], {0}
      20:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
      24:	01000000 	tsteq	r0, r0
      28:	003e5d00 	eorseq	r5, lr, r0, lsl #26
      2c:	00e00000 	rsceq	r0, r0, r0
      30:	00020000 	andeq	r0, r2, r0
      34:	0000107d 	andeq	r1, r0, sp, ror r0
      38:	00000000 	andeq	r0, r0, r0
      3c:	01040000 	tsteq	r4, r0
      40:	01060000 	.word	0x01060000
      44:	00010000 	.word	0x00010000
      48:	0001065d 	.word	0x0001065d
      4c:	00010800 	.word	0x00010800
      50:	7d000200 	.word	0x7d000200
      54:	00010804 	.word	0x00010804
      58:	00011000 	.word	0x00011000
      5c:	7d000200 	.word	0x7d000200
      60:	00000008 	.word	0x00000008
      64:	00000000 	.word	0x00000000
      68:	00011000 	.word	0x00011000
      6c:	00011200 	.word	0x00011200
      70:	5d000100 	.word	0x5d000100
      74:	00000112 	.word	0x00000112
      78:	00000114 	.word	0x00000114
      7c:	047d0002 	.word	0x047d0002
      80:	00000114 	.word	0x00000114
      84:	0000011c 	.word	0x0000011c
      88:	087d0002 	.word	0x087d0002
	...
      94:	0000011c 	.word	0x0000011c
      98:	0000011e 	.word	0x0000011e
      9c:	1e5d0001 	.word	0x1e5d0001
      a0:	20000001 	.word	0x20000001
      a4:	02000001 	.word	0x02000001
      a8:	20047d00 	.word	0x20047d00
      ac:	28000001 	.word	0x28000001
      b0:	02000001 	.word	0x02000001
      b4:	00087d00 	.word	0x00087d00
      b8:	00000000 	.word	0x00000000
      bc:	28000000 	.word	0x28000000
      c0:	2a000001 	.word	0x2a000001
      c4:	01000001 	.word	0x01000001
      c8:	012a5d00 	.word	0x012a5d00
      cc:	012c0000 	.word	0x012c0000
      d0:	00020000 	.word	0x00020000
      d4:	012c047d 	.word	0x012c047d
      d8:	01340000 	.word	0x01340000
      dc:	00020000 	.word	0x00020000
      e0:	0000087d 	.word	0x0000087d
      e4:	00000000 	.word	0x00000000
      e8:	00300000 	.word	0x00300000
      ec:	00320000 	.word	0x00320000
      f0:	00010000 	.word	0x00010000
      f4:	0000325d 	.word	0x0000325d
      f8:	00003600 	.word	0x00003600
      fc:	7d000200 	.word	0x7d000200
     100:	00003604 	.word	0x00003604
     104:	00004400 	.word	0x00004400
     108:	7d000200 	.word	0x7d000200
     10c:	00000008 	.word	0x00000008
     110:	00000000 	.word	0x00000000
     114:	00004400 	.word	0x00004400
     118:	00004600 	.word	0x00004600
     11c:	5d000100 	.word	0x5d000100
     120:	00000046 	.word	0x00000046
     124:	00000048 	.word	0x00000048
     128:	107d0002 	.word	0x107d0002
     12c:	00000048 	.word	0x00000048
     130:	000000cc 	.word	0x000000cc
     134:	187d0002 	.word	0x187d0002
	...
     140:	000000cc 	.word	0x000000cc
     144:	000000ce 	.word	0x000000ce
     148:	ce5d0001 	.word	0xce5d0001
     14c:	d4000000 	.word	0xd4000000
     150:	02000000 	.word	0x02000000
     154:	d4107d00 	.word	0xd4107d00
     158:	1e000000 	.word	0x1e000000
     15c:	02000001 	.word	0x02000001
     160:	00187d00 	.word	0x00187d00
     164:	00000000 	.word	0x00000000
     168:	20000000 	.word	0x20000000
     16c:	22000001 	.word	0x22000001
     170:	01000001 	.word	0x01000001
     174:	01225d00 	.word	0x01225d00
     178:	01240000 	.word	0x01240000
     17c:	00020000 	.word	0x00020000
     180:	0124047d 	.word	0x0124047d
     184:	01a40000 	.word	0x01a40000
     188:	00020000 	.word	0x00020000
     18c:	0000087d 	.word	0x0000087d
	...
     198:	00020000 	.word	0x00020000
     19c:	00010000 	.word	0x00010000
     1a0:	0000025d 	.word	0x0000025d
     1a4:	00003800 	.word	0x00003800
     1a8:	7d000200 	.word	0x7d000200
     1ac:	00000008 	.word	0x00000008
     1b0:	00000000 	.word	0x00000000
     1b4:	00003800 	.word	0x00003800
     1b8:	00003a00 	.word	0x00003a00
     1bc:	5d000100 	.word	0x5d000100
     1c0:	0000003a 	.word	0x0000003a
     1c4:	00000064 	.word	0x00000064
     1c8:	087d0002 	.word	0x087d0002
	...
     1d4:	00000038 	.word	0x00000038
     1d8:	0000003e 	.word	0x0000003e
     1dc:	3e500001 	.word	0x3e500001
     1e0:	64000000 	.word	0x64000000
     1e4:	01000000 	.word	0x01000000
     1e8:	00005400 	.word	0x00005400
     1ec:	00000000 	.word	0x00000000
     1f0:	00640000 	.word	0x00640000
     1f4:	00660000 	.word	0x00660000
     1f8:	00010000 	.word	0x00010000
     1fc:	0000665d 	.word	0x0000665d
     200:	00007000 	.word	0x00007000
     204:	7d000200 	.word	0x7d000200
     208:	00007004 	.word	0x00007004
     20c:	00007a00 	.word	0x00007a00
     210:	7d000200 	.word	0x7d000200
     214:	00000008 	.word	0x00000008
     218:	00000000 	.word	0x00000000
     21c:	00006400 	.word	0x00006400
     220:	00006e00 	.word	0x00006e00
     224:	50000100 	.word	0x50000100
	...
     230:	0000007c 	.word	0x0000007c
     234:	0000007e 	.word	0x0000007e
     238:	7e5d0001 	.word	0x7e5d0001
     23c:	82000000 	.word	0x82000000
     240:	02000000 	.word	0x02000000
     244:	82047d00 	.word	0x82047d00
     248:	9c000000 	.word	0x9c000000
     24c:	02000000 	.word	0x02000000
     250:	00087d00 	.word	0x00087d00
     254:	00000000 	.word	0x00000000
     258:	7c000000 	.word	0x7c000000
     25c:	80000000 	.word	0x80000000
     260:	01000000 	.word	0x01000000
     264:	00805000 	.word	0x00805000
     268:	00880000 	.word	0x00880000
     26c:	00010000 	.word	0x00010000
     270:	00000051 	.word	0x00000051
     274:	00000000 	.word	0x00000000
     278:	00009c00 	.word	0x00009c00
     27c:	00009e00 	.word	0x00009e00
     280:	5d000100 	.word	0x5d000100
     284:	0000009e 	.word	0x0000009e
     288:	000000b4 	.word	0x000000b4
     28c:	107d0002 	.word	0x107d0002
	...
     298:	0000009c 	.word	0x0000009c
     29c:	000000a6 	.word	0x000000a6
     2a0:	a6500001 	.word	0xa6500001
     2a4:	b4000000 	.word	0xb4000000
     2a8:	01000000 	.word	0x01000000
     2ac:	00005600 	.word	0x00005600
     2b0:	00000000 	.word	0x00000000
     2b4:	009c0000 	.word	0x009c0000
     2b8:	00a60000 	.word	0x00a60000
     2bc:	00010000 	.word	0x00010000
     2c0:	0000a651 	.word	0x0000a651
     2c4:	0000b400 	.word	0x0000b400
     2c8:	55000100 	.word	0x55000100
	...
     2d4:	000000b4 	.word	0x000000b4
     2d8:	000000b6 	.word	0x000000b6
     2dc:	b65d0001 	.word	0xb65d0001
     2e0:	ba000000 	.word	0xba000000
     2e4:	02000000 	.word	0x02000000
     2e8:	ba0c7d00 	.word	0xba0c7d00
     2ec:	ce000000 	.word	0xce000000
     2f0:	02000000 	.word	0x02000000
     2f4:	00107d00 	.word	0x00107d00
     2f8:	00000000 	.word	0x00000000
     2fc:	b4000000 	.word	0xb4000000
     300:	be000000 	.word	0xbe000000
     304:	01000000 	.word	0x01000000
     308:	00be5000 	.word	0x00be5000
     30c:	00ce0000 	.word	0x00ce0000
     310:	00010000 	.word	0x00010000
     314:	00000055 	.word	0x00000055
     318:	00000000 	.word	0x00000000
     31c:	0000d000 	.word	0x0000d000
     320:	0000d200 	.word	0x0000d200
     324:	5d000100 	.word	0x5d000100
     328:	000000d2 	.word	0x000000d2
     32c:	000000d4 	.word	0x000000d4
     330:	107d0002 	.word	0x107d0002
     334:	000000d4 	.word	0x000000d4
     338:	0000015c 	.word	0x0000015c
     33c:	207d0002 	.word	0x207d0002
	...
     348:	000000d0 	.word	0x000000d0
     34c:	000000d8 	.word	0x000000d8
     350:	d8500001 	.word	0xd8500001
     354:	5c000000 	.word	0x5c000000
     358:	01000001 	.word	0x01000001
     35c:	00005500 	.word	0x00005500
     360:	00000000 	.word	0x00000000
     364:	00d00000 	.word	0x00d00000
     368:	00de0000 	.word	0x00de0000
     36c:	00010000 	.word	0x00010000
     370:	0000de51 	.word	0x0000de51
     374:	00015c00 	.word	0x00015c00
     378:	54000100 	.word	0x54000100
	...
     388:	00000002 	.word	0x00000002
     38c:	025d0001 	.word	0x025d0001
     390:	04000000 	.word	0x04000000
     394:	02000000 	.word	0x02000000
     398:	040c7d00 	.word	0x040c7d00
     39c:	60000000 	.word	0x60000000
     3a0:	02000000 	.word	0x02000000
     3a4:	00207d00 	.word	0x00207d00
	...
     3b0:	08000000 	.word	0x08000000
     3b4:	01000000 	.word	0x01000000
     3b8:	00085000 	.word	0x00085000
     3bc:	00100000 	.word	0x00100000
     3c0:	00010000 	.word	0x00010000
     3c4:	00000054 	.word	0x00000054
     3c8:	00000000 	.word	0x00000000
     3cc:	00006000 	.word	0x00006000
     3d0:	00006200 	.word	0x00006200
     3d4:	5d000100 	.word	0x5d000100
     3d8:	00000062 	.word	0x00000062
     3dc:	00000064 	.word	0x00000064
     3e0:	047d0002 	.word	0x047d0002
     3e4:	00000064 	.word	0x00000064
     3e8:	0000006c 	.word	0x0000006c
     3ec:	087d0002 	.word	0x087d0002
	...
     3f8:	00000060 	.word	0x00000060
     3fc:	00000068 	.word	0x00000068
     400:	00500001 	.word	0x00500001
     404:	00000000 	.word	0x00000000
     408:	6c000000 	.word	0x6c000000
     40c:	6e000000 	.word	0x6e000000
     410:	01000000 	.word	0x01000000
     414:	006e5d00 	.word	0x006e5d00
     418:	00720000 	.word	0x00720000
     41c:	00020000 	.word	0x00020000
     420:	00720c7d 	.word	0x00720c7d
     424:	00a40000 	.word	0x00a40000
     428:	00020000 	.word	0x00020000
     42c:	0000107d 	.word	0x0000107d
     430:	00000000 	.word	0x00000000
     434:	00a40000 	.word	0x00a40000
     438:	00a60000 	.word	0x00a60000
     43c:	00010000 	.word	0x00010000
     440:	0000a65d 	.word	0x0000a65d
     444:	0000e800 	.word	0x0000e800
     448:	7d000200 	.word	0x7d000200
     44c:	00000008 	.word	0x00000008
     450:	00000000 	.word	0x00000000
     454:	0000a400 	.word	0x0000a400
     458:	0000ac00 	.word	0x0000ac00
     45c:	50000100 	.word	0x50000100
     460:	000000ac 	.word	0x000000ac
     464:	000000e8 	.word	0x000000e8
     468:	00540001 	.word	0x00540001
     46c:	00000000 	.word	0x00000000
     470:	e8000000 	.word	0xe8000000
     474:	ea000000 	.word	0xea000000
     478:	01000000 	.word	0x01000000
     47c:	00ea5d00 	.word	0x00ea5d00
     480:	01040000 	.word	0x01040000
     484:	00020000 	.word	0x00020000
     488:	01040c7d 	.word	0x01040c7d
     48c:	015c0000 	.word	0x015c0000
     490:	00020000 	.word	0x00020000
     494:	0000107d 	.word	0x0000107d
     498:	00000000 	.word	0x00000000
     49c:	00e80000 	.word	0x00e80000
     4a0:	010e0000 	.word	0x010e0000
     4a4:	00010000 	.word	0x00010000
     4a8:	00000050 	.word	0x00000050
     4ac:	00000000 	.word	0x00000000
     4b0:	0000e800 	.word	0x0000e800
     4b4:	00010c00 	.word	0x00010c00
     4b8:	51000100 	.word	0x51000100
	...
     4c4:	0000010c 	.word	0x0000010c
     4c8:	00000144 	.word	0x00000144
     4cc:	00510001 	.word	0x00510001
     4d0:	00000000 	.word	0x00000000
     4d4:	0e000000 	.word	0x0e000000
     4d8:	3e000001 	.word	0x3e000001
     4dc:	01000001 	.word	0x01000001
     4e0:	00005000 	.word	0x00005000
     4e4:	00000000 	.word	0x00000000
     4e8:	015c0000 	.word	0x015c0000
     4ec:	015e0000 	.word	0x015e0000
     4f0:	00010000 	.word	0x00010000
     4f4:	00015e5d 	.word	0x00015e5d
     4f8:	00018600 	.word	0x00018600
     4fc:	7d000200 	.word	0x7d000200
     500:	0001860c 	.word	0x0001860c
     504:	0001e800 	.word	0x0001e800
     508:	7d000200 	.word	0x7d000200
     50c:	00000010 	.word	0x00000010
     510:	00000000 	.word	0x00000000
     514:	00015c00 	.word	0x00015c00
     518:	00019800 	.word	0x00019800
     51c:	50000100 	.word	0x50000100
     520:	000001a6 	.word	0x000001a6
     524:	000001aa 	.word	0x000001aa
     528:	00500001 	.word	0x00500001
     52c:	00000000 	.word	0x00000000
     530:	5c000000 	.word	0x5c000000
     534:	94000001 	.word	0x94000001
     538:	01000001 	.word	0x01000001
     53c:	00005100 	.word	0x00005100
     540:	00000000 	.word	0x00000000
     544:	015c0000 	.word	0x015c0000
     548:	017c0000 	.word	0x017c0000
     54c:	00010000 	.word	0x00010000
     550:	00000052 	.word	0x00000052
     554:	00000000 	.word	0x00000000
     558:	00019600 	.word	0x00019600
     55c:	0001b600 	.word	0x0001b600
     560:	52000100 	.word	0x52000100
     564:	000001cc 	.word	0x000001cc
     568:	000001d4 	.word	0x000001d4
     56c:	d6530001 	.word	0xd6530001
     570:	e8000001 	.word	0xe8000001
     574:	01000001 	.word	0x01000001
     578:	00005300 	.word	0x00005300
     57c:	00000000 	.word	0x00000000
     580:	01940000 	.word	0x01940000
     584:	01c60000 	.word	0x01c60000
     588:	00010000 	.word	0x00010000
     58c:	00000051 	.word	0x00000051
     590:	00000000 	.word	0x00000000
     594:	00000400 	.word	0x00000400
     598:	00000600 	.word	0x00000600
     59c:	5d000100 	.word	0x5d000100
     5a0:	00000006 	.word	0x00000006
     5a4:	00000034 	.word	0x00000034
     5a8:	087d0002 	.word	0x087d0002
	...
     5b4:	00000004 	.word	0x00000004
     5b8:	00000014 	.word	0x00000014
     5bc:	00500001 	.word	0x00500001
     5c0:	00000000 	.word	0x00000000
     5c4:	34000000 	.word	0x34000000
     5c8:	36000000 	.word	0x36000000
     5cc:	01000000 	.word	0x01000000
     5d0:	00365d00 	.word	0x00365d00
     5d4:	003e0000 	.word	0x003e0000
     5d8:	00020000 	.word	0x00020000
     5dc:	003e0c7d 	.word	0x003e0c7d
     5e0:	006c0000 	.word	0x006c0000
     5e4:	00020000 	.word	0x00020000
     5e8:	0000107d 	.word	0x0000107d
     5ec:	00000000 	.word	0x00000000
     5f0:	00340000 	.word	0x00340000
     5f4:	00440000 	.word	0x00440000
     5f8:	00010000 	.word	0x00010000
     5fc:	00004450 	.word	0x00004450
     600:	00005200 	.word	0x00005200
     604:	55000100 	.word	0x55000100
	...
     610:	0000006c 	.word	0x0000006c
     614:	0000006e 	.word	0x0000006e
     618:	6e5d0001 	.word	0x6e5d0001
     61c:	a0000000 	.word	0xa0000000
     620:	02000000 	.word	0x02000000
     624:	00087d00 	.word	0x00087d00
     628:	00000000 	.word	0x00000000
     62c:	6c000000 	.word	0x6c000000
     630:	7a000000 	.word	0x7a000000
     634:	01000000 	.word	0x01000000
     638:	007a5000 	.word	0x007a5000
     63c:	00840000 	.word	0x00840000
     640:	00010000 	.word	0x00010000
     644:	00008454 	.word	0x00008454
     648:	00008e00 	.word	0x00008e00
     64c:	52000100 	.word	0x52000100
	...
     658:	000000a0 	.word	0x000000a0
     65c:	000000a2 	.word	0x000000a2
     660:	a25d0001 	.word	0xa25d0001
     664:	d0000000 	.word	0xd0000000
     668:	02000000 	.word	0x02000000
     66c:	00087d00 	.word	0x00087d00
     670:	00000000 	.word	0x00000000
     674:	a0000000 	.word	0xa0000000
     678:	ae000000 	.word	0xae000000
     67c:	01000000 	.word	0x01000000
     680:	00ae5000 	.word	0x00ae5000
     684:	00d00000 	.word	0x00d00000
     688:	00010000 	.word	0x00010000
     68c:	00000054 	.word	0x00000054
     690:	00000000 	.word	0x00000000
     694:	0000b600 	.word	0x0000b600
     698:	0000c000 	.word	0x0000c000
     69c:	52000100 	.word	0x52000100
	...
     6ac:	0000000e 	.word	0x0000000e
     6b0:	00500001 	.word	0x00500001
     6b4:	00000000 	.word	0x00000000
     6b8:	18000000 	.word	0x18000000
     6bc:	26000000 	.word	0x26000000
     6c0:	01000000 	.word	0x01000000
     6c4:	00005000 	.word	0x00005000
     6c8:	00000000 	.word	0x00000000
     6cc:	00300000 	.word	0x00300000
     6d0:	003e0000 	.word	0x003e0000
     6d4:	00010000 	.word	0x00010000
     6d8:	00000050 	.word	0x00000050
     6dc:	00000000 	.word	0x00000000
     6e0:	0000c400 	.word	0x0000c400
     6e4:	0000d000 	.word	0x0000d000
     6e8:	50000100 	.word	0x50000100
     6ec:	000000d2 	.word	0x000000d2
     6f0:	000000de 	.word	0x000000de
     6f4:	00500001 	.word	0x00500001
     6f8:	00000000 	.word	0x00000000
     6fc:	d0000000 	.word	0xd0000000
     700:	d2000000 	.word	0xd2000000
     704:	01000000 	.word	0x01000000
     708:	00de5000 	.word	0x00de5000
     70c:	00de0000 	.word	0x00de0000
     710:	00010000 	.word	0x00010000
     714:	00000050 	.word	0x00000050
     718:	00000000 	.word	0x00000000
     71c:	0000fc00 	.word	0x0000fc00
     720:	0000fe00 	.word	0x0000fe00
     724:	50000100 	.word	0x50000100
     728:	00000108 	.word	0x00000108
     72c:	0000010a 	.word	0x0000010a
     730:	16500001 	.word	0x16500001
     734:	16000001 	.word	0x16000001
     738:	01000001 	.word	0x01000001
     73c:	00005000 	.word	0x00005000
     740:	00000000 	.word	0x00000000
     744:	011c0000 	.word	0x011c0000
     748:	011e0000 	.word	0x011e0000
     74c:	00010000 	.word	0x00010000
     750:	00011e5d 	.word	0x00011e5d
     754:	00012200 	.word	0x00012200
     758:	7d000200 	.word	0x7d000200
     75c:	00012208 	.word	0x00012208
     760:	0001b000 	.word	0x0001b000
     764:	7d000200 	.word	0x7d000200
     768:	00000010 	.word	0x00000010
     76c:	00000000 	.word	0x00000000
     770:	00011c00 	.word	0x00011c00
     774:	00012c00 	.word	0x00012c00
     778:	50000100 	.word	0x50000100
     77c:	0000012c 	.word	0x0000012c
     780:	000001b0 	.word	0x000001b0
     784:	00510001 	.word	0x00510001
     788:	00000000 	.word	0x00000000
     78c:	2e000000 	.word	0x2e000000
     790:	30000001 	.word	0x30000001
     794:	01000001 	.word	0x01000001
     798:	013a5000 	.word	0x013a5000
     79c:	013c0000 	.word	0x013c0000
     7a0:	00010000 	.word	0x00010000
     7a4:	00014850 	.word	0x00014850
     7a8:	0001a800 	.word	0x0001a800
     7ac:	50000100 	.word	0x50000100
	...
     7b8:	0000014a 	.word	0x0000014a
     7bc:	0000014c 	.word	0x0000014c
     7c0:	7c910002 	.word	0x7c910002
     7c4:	0000014c 	.word	0x0000014c
     7c8:	00000152 	.word	0x00000152
     7cc:	047d0002 	.word	0x047d0002
     7d0:	00000152 	.word	0x00000152
     7d4:	00000158 	.word	0x00000158
     7d8:	7c910002 	.word	0x7c910002
     7dc:	00000158 	.word	0x00000158
     7e0:	0000015e 	.word	0x0000015e
     7e4:	047d0002 	.word	0x047d0002
     7e8:	0000015e 	.word	0x0000015e
     7ec:	00000186 	.word	0x00000186
     7f0:	7c910002 	.word	0x7c910002
     7f4:	0000018e 	.word	0x0000018e
     7f8:	000001b0 	.word	0x000001b0
     7fc:	7c910002 	.word	0x7c910002
	...
     808:	000001b0 	.word	0x000001b0
     80c:	000001b2 	.word	0x000001b2
     810:	b25d0001 	.word	0xb25d0001
     814:	b8000001 	.word	0xb8000001
     818:	02000001 	.word	0x02000001
     81c:	b8147d00 	.word	0xb8147d00
     820:	0c000001 	.word	0x0c000001
     824:	02000002 	.word	0x02000002
     828:	00187d00 	.word	0x00187d00
     82c:	00000000 	.word	0x00000000
     830:	b0000000 	.word	0xb0000000
     834:	c4000001 	.word	0xc4000001
     838:	01000001 	.word	0x01000001
     83c:	01c45000 	.word	0x01c45000
     840:	020c0000 	.word	0x020c0000
     844:	00010000 	.word	0x00010000
     848:	00000055 	.word	0x00000055
     84c:	00000000 	.word	0x00000000
     850:	0001b000 	.word	0x0001b000
     854:	0001cc00 	.word	0x0001cc00
     858:	51000100 	.word	0x51000100
     85c:	000001cc 	.word	0x000001cc
     860:	0000020c 	.word	0x0000020c
     864:	00560001 	.word	0x00560001
     868:	00000000 	.word	0x00000000
     86c:	b0000000 	.word	0xb0000000
     870:	cc000001 	.word	0xcc000001
     874:	01000001 	.word	0x01000001
     878:	01cc5200 	.word	0x01cc5200
     87c:	020c0000 	.word	0x020c0000
     880:	00010000 	.word	0x00010000
     884:	00000057 	.word	0x00000057
     888:	00000000 	.word	0x00000000
     88c:	0001ce00 	.word	0x0001ce00
     890:	0001ea00 	.word	0x0001ea00
     894:	50000100 	.word	0x50000100
     898:	000001f0 	.word	0x000001f0
     89c:	000001fc 	.word	0x000001fc
     8a0:	00500001 	.word	0x00500001
     8a4:	00000000 	.word	0x00000000
     8a8:	0c000000 	.word	0x0c000000
     8ac:	0e000002 	.word	0x0e000002
     8b0:	01000002 	.word	0x01000002
     8b4:	020e5d00 	.word	0x020e5d00
     8b8:	02120000 	.word	0x02120000
     8bc:	00020000 	.word	0x00020000
     8c0:	02120c7d 	.word	0x02120c7d
     8c4:	02a80000 	.word	0x02a80000
     8c8:	00020000 	.word	0x00020000
     8cc:	0000107d 	.word	0x0000107d
     8d0:	00000000 	.word	0x00000000
     8d4:	020c0000 	.word	0x020c0000
     8d8:	02160000 	.word	0x02160000
     8dc:	00010000 	.word	0x00010000
     8e0:	00021650 	.word	0x00021650
     8e4:	0002a800 	.word	0x0002a800
     8e8:	55000100 	.word	0x55000100
	...
     8f4:	0000021c 	.word	0x0000021c
     8f8:	00000226 	.word	0x00000226
     8fc:	46500001 	.word	0x46500001
     900:	72000002 	.word	0x72000002
     904:	01000002 	.word	0x01000002
     908:	02785000 	.word	0x02785000
     90c:	02980000 	.word	0x02980000
     910:	00010000 	.word	0x00010000
     914:	00000050 	.word	0x00000050
     918:	00000000 	.word	0x00000000
     91c:	0002a800 	.word	0x0002a800
     920:	0002aa00 	.word	0x0002aa00
     924:	5d000100 	.word	0x5d000100
     928:	000002aa 	.word	0x000002aa
     92c:	00000368 	.word	0x00000368
     930:	087d0002 	.word	0x087d0002
	...
     93c:	000002a8 	.word	0x000002a8
     940:	000002ae 	.word	0x000002ae
     944:	ae500001 	.word	0xae500001
     948:	68000002 	.word	0x68000002
     94c:	01000003 	.word	0x01000003
     950:	00005400 	.word	0x00005400
     954:	00000000 	.word	0x00000000
     958:	02ca0000 	.word	0x02ca0000
     95c:	02de0000 	.word	0x02de0000
     960:	00010000 	.word	0x00010000
     964:	0002de51 	.word	0x0002de51
     968:	00030200 	.word	0x00030200
     96c:	51000100 	.word	0x51000100
     970:	00000302 	.word	0x00000302
     974:	00000326 	.word	0x00000326
     978:	26510001 	.word	0x26510001
     97c:	46000003 	.word	0x46000003
     980:	01000003 	.word	0x01000003
     984:	03465100 	.word	0x03465100
     988:	034c0000 	.word	0x034c0000
     98c:	00010000 	.word	0x00010000
     990:	00000051 	.word	0x00000051
     994:	00000000 	.word	0x00000000
     998:	0002e400 	.word	0x0002e400
     99c:	00030200 	.word	0x00030200
     9a0:	52000100 	.word	0x52000100
     9a4:	00000302 	.word	0x00000302
     9a8:	00000308 	.word	0x00000308
     9ac:	00520001 	.word	0x00520001
     9b0:	00000000 	.word	0x00000000
     9b4:	08000000 	.word	0x08000000
     9b8:	26000003 	.word	0x26000003
     9bc:	01000003 	.word	0x01000003
     9c0:	03265200 	.word	0x03265200
     9c4:	03280000 	.word	0x03280000
     9c8:	00010000 	.word	0x00010000
     9cc:	00000052 	.word	0x00000052
     9d0:	00000000 	.word	0x00000000
     9d4:	00032800 	.word	0x00032800
     9d8:	00034600 	.word	0x00034600
     9dc:	52000100 	.word	0x52000100
     9e0:	00000346 	.word	0x00000346
     9e4:	00000352 	.word	0x00000352
     9e8:	00520001 	.word	0x00520001
     9ec:	00000000 	.word	0x00000000
     9f0:	b4000000 	.word	0xb4000000
     9f4:	d8000002 	.word	0xd8000002
     9f8:	01000002 	.word	0x01000002
     9fc:	02de5000 	.word	0x02de5000
     a00:	02fc0000 	.word	0x02fc0000
     a04:	00010000 	.word	0x00010000
     a08:	00030250 	.word	0x00030250
     a0c:	00032000 	.word	0x00032000
     a10:	50000100 	.word	0x50000100
     a14:	00000326 	.word	0x00000326
     a18:	00000340 	.word	0x00000340
     a1c:	46500001 	.word	0x46500001
     a20:	58000003 	.word	0x58000003
     a24:	01000003 	.word	0x01000003
     a28:	00005000 	.word	0x00005000
     a2c:	00000000 	.word	0x00000000
     a30:	03680000 	.word	0x03680000
     a34:	036a0000 	.word	0x036a0000
     a38:	00010000 	.word	0x00010000
     a3c:	00036a5d 	.word	0x00036a5d
     a40:	0003ac00 	.word	0x0003ac00
     a44:	7d000200 	.word	0x7d000200
     a48:	00000010 	.word	0x00000010
     a4c:	00000000 	.word	0x00000000
     a50:	00036800 	.word	0x00036800
     a54:	00036e00 	.word	0x00036e00
     a58:	50000100 	.word	0x50000100
     a5c:	0000036e 	.word	0x0000036e
     a60:	000003ac 	.word	0x000003ac
     a64:	00560001 	.word	0x00560001
     a68:	00000000 	.word	0x00000000
     a6c:	68000000 	.word	0x68000000
     a70:	74000003 	.word	0x74000003
     a74:	01000003 	.word	0x01000003
     a78:	03745100 	.word	0x03745100
     a7c:	03ac0000 	.word	0x03ac0000
     a80:	00010000 	.word	0x00010000
     a84:	00000055 	.word	0x00000055
     a88:	00000000 	.word	0x00000000
     a8c:	00037600 	.word	0x00037600
     a90:	00037e00 	.word	0x00037e00
     a94:	50000100 	.word	0x50000100
     a98:	00000396 	.word	0x00000396
     a9c:	000003a2 	.word	0x000003a2
     aa0:	00500001 	.word	0x00500001
     aa4:	00000000 	.word	0x00000000
     aa8:	ac000000 	.word	0xac000000
     aac:	ae000003 	.word	0xae000003
     ab0:	01000003 	.word	0x01000003
     ab4:	03ae5d00 	.word	0x03ae5d00
     ab8:	03e40000 	.word	0x03e40000
     abc:	00020000 	.word	0x00020000
     ac0:	0000107d 	.word	0x0000107d
     ac4:	00000000 	.word	0x00000000
     ac8:	03ac0000 	.word	0x03ac0000
     acc:	03b20000 	.word	0x03b20000
     ad0:	00010000 	.word	0x00010000
     ad4:	0003b250 	.word	0x0003b250
     ad8:	0003e400 	.word	0x0003e400
     adc:	56000100 	.word	0x56000100
	...
     ae8:	000003ac 	.word	0x000003ac
     aec:	000003b8 	.word	0x000003b8
     af0:	b8510001 	.word	0xb8510001
     af4:	e4000003 	.word	0xe4000003
     af8:	01000003 	.word	0x01000003
     afc:	00005500 	.word	0x00005500
     b00:	00000000 	.word	0x00000000
     b04:	03ba0000 	.word	0x03ba0000
     b08:	03c00000 	.word	0x03c00000
     b0c:	00010000 	.word	0x00010000
     b10:	0003d050 	.word	0x0003d050
     b14:	0003dc00 	.word	0x0003dc00
     b18:	50000100 	.word	0x50000100
	...
     b24:	000003e4 	.word	0x000003e4
     b28:	000003e6 	.word	0x000003e6
     b2c:	e65d0001 	.word	0xe65d0001
     b30:	2c000003 	.word	0x2c000003
     b34:	02000004 	.word	0x02000004
     b38:	00107d00 	.word	0x00107d00
     b3c:	00000000 	.word	0x00000000
     b40:	e4000000 	.word	0xe4000000
     b44:	ea000003 	.word	0xea000003
     b48:	01000003 	.word	0x01000003
     b4c:	03ea5000 	.word	0x03ea5000
     b50:	042c0000 	.word	0x042c0000
     b54:	00010000 	.word	0x00010000
     b58:	00000056 	.word	0x00000056
     b5c:	00000000 	.word	0x00000000
     b60:	0003e400 	.word	0x0003e400
     b64:	0003f000 	.word	0x0003f000
     b68:	51000100 	.word	0x51000100
     b6c:	000003f0 	.word	0x000003f0
     b70:	0000042c 	.word	0x0000042c
     b74:	00550001 	.word	0x00550001
     b78:	00000000 	.word	0x00000000
     b7c:	f2000000 	.word	0xf2000000
     b80:	f8000003 	.word	0xf8000003
     b84:	01000003 	.word	0x01000003
     b88:	040a5000 	.word	0x040a5000
     b8c:	04120000 	.word	0x04120000
     b90:	00010000 	.word	0x00010000
     b94:	00041650 	.word	0x00041650
     b98:	00042400 	.word	0x00042400
     b9c:	50000100 	.word	0x50000100
	...
     ba8:	0000042c 	.word	0x0000042c
     bac:	0000042e 	.word	0x0000042e
     bb0:	2e5d0001 	.word	0x2e5d0001
     bb4:	a4000004 	.word	0xa4000004
     bb8:	02000004 	.word	0x02000004
     bbc:	00087d00 	.word	0x00087d00
     bc0:	00000000 	.word	0x00000000
     bc4:	38000000 	.word	0x38000000
     bc8:	42000004 	.word	0x42000004
     bcc:	01000004 	.word	0x01000004
     bd0:	04625000 	.word	0x04625000
     bd4:	04800000 	.word	0x04800000
     bd8:	00010000 	.word	0x00010000
     bdc:	00048650 	.word	0x00048650
     be0:	00049400 	.word	0x00049400
     be4:	50000100 	.word	0x50000100
	...
     bf0:	000004a4 	.word	0x000004a4
     bf4:	000004a6 	.word	0x000004a6
     bf8:	a65d0001 	.word	0xa65d0001
     bfc:	e0000004 	.word	0xe0000004
     c00:	02000004 	.word	0x02000004
     c04:	00087d00 	.word	0x00087d00
     c08:	00000000 	.word	0x00000000
     c0c:	b0000000 	.word	0xb0000000
     c10:	c0000004 	.word	0xc0000004
     c14:	01000004 	.word	0x01000004
     c18:	04ce5000 	.word	0x04ce5000
     c1c:	04da0000 	.word	0x04da0000
     c20:	00010000 	.word	0x00010000
     c24:	00000050 	.word	0x00000050
     c28:	00000000 	.word	0x00000000
     c2c:	0004e000 	.word	0x0004e000
     c30:	0004e200 	.word	0x0004e200
     c34:	5d000100 	.word	0x5d000100
     c38:	000004e2 	.word	0x000004e2
     c3c:	000004e6 	.word	0x000004e6
     c40:	0c7d0002 	.word	0x0c7d0002
     c44:	000004e6 	.word	0x000004e6
     c48:	00000528 	.word	0x00000528
     c4c:	107d0002 	.word	0x107d0002
	...
     c58:	000004e0 	.word	0x000004e0
     c5c:	000004ea 	.word	0x000004ea
     c60:	ea500001 	.word	0xea500001
     c64:	28000004 	.word	0x28000004
     c68:	01000005 	.word	0x01000005
     c6c:	00005500 	.word	0x00005500
     c70:	00000000 	.word	0x00000000
     c74:	04f00000 	.word	0x04f00000
     c78:	04f80000 	.word	0x04f80000
     c7c:	00010000 	.word	0x00010000
     c80:	00051250 	.word	0x00051250
     c84:	00051e00 	.word	0x00051e00
     c88:	50000100 	.word	0x50000100
	...
     c98:	00000002 	.word	0x00000002
     c9c:	025d0001 	.word	0x025d0001
     ca0:	1c000000 	.word	0x1c000000
     ca4:	02000000 	.word	0x02000000
     ca8:	1c147d00 	.word	0x1c147d00
     cac:	a6000000 	.word	0xa6000000
     cb0:	02000000 	.word	0x02000000
     cb4:	00207d00 	.word	0x00207d00
	...
     cc0:	22000000 	.word	0x22000000
     cc4:	01000000 	.word	0x01000000
     cc8:	005c5100 	.word	0x005c5100
     ccc:	00640000 	.word	0x00640000
     cd0:	00010000 	.word	0x00010000
     cd4:	0000a251 	.word	0x0000a251
     cd8:	0000a600 	.word	0x0000a600
     cdc:	51000100 	.word	0x51000100
	...
     ce8:	00000022 	.word	0x00000022
     cec:	00000034 	.word	0x00000034
     cf0:	54530001 	.word	0x54530001
     cf4:	6a000000 	.word	0x6a000000
     cf8:	01000000 	.word	0x01000000
     cfc:	006e5300 	.word	0x006e5300
     d00:	007a0000 	.word	0x007a0000
     d04:	00010000 	.word	0x00010000
     d08:	00009a53 	.word	0x00009a53
     d0c:	0000a600 	.word	0x0000a600
     d10:	53000100 	.word	0x53000100
	...
     d1c:	000000b8 	.word	0x000000b8
     d20:	000000c2 	.word	0x000000c2
     d24:	00500001 	.word	0x00500001
     d28:	00000000 	.word	0x00000000
     d2c:	c4000000 	.word	0xc4000000
     d30:	c6000000 	.word	0xc6000000
     d34:	01000000 	.word	0x01000000
     d38:	00005000 	.word	0x00005000
     d3c:	00000000 	.word	0x00000000
     d40:	00cc0000 	.word	0x00cc0000
     d44:	00d60000 	.word	0x00d60000
     d48:	00010000 	.word	0x00010000
     d4c:	00000050 	.word	0x00000050
     d50:	00000000 	.word	0x00000000
     d54:	0000d800 	.word	0x0000d800
     d58:	0000da00 	.word	0x0000da00
     d5c:	50000100 	.word	0x50000100
	...
     d68:	00000108 	.word	0x00000108
     d6c:	00000118 	.word	0x00000118
     d70:	00510001 	.word	0x00510001
     d74:	00000000 	.word	0x00000000
     d78:	10000000 	.word	0x10000000
     d7c:	14000001 	.word	0x14000001
     d80:	01000001 	.word	0x01000001
     d84:	01145300 	.word	0x01145300
     d88:	01180000 	.word	0x01180000
     d8c:	00010000 	.word	0x00010000
     d90:	00011852 	.word	0x00011852
     d94:	00011c00 	.word	0x00011c00
     d98:	51000100 	.word	0x51000100
     d9c:	0000011c 	.word	0x0000011c
     da0:	0000011e 	.word	0x0000011e
     da4:	1e530001 	.word	0x1e530001
     da8:	28000001 	.word	0x28000001
     dac:	01000001 	.word	0x01000001
     db0:	00005100 	.word	0x00005100
     db4:	00000000 	.word	0x00000000
     db8:	01340000 	.word	0x01340000
     dbc:	01360000 	.word	0x01360000
     dc0:	00010000 	.word	0x00010000
     dc4:	0001365d 	.word	0x0001365d
     dc8:	00019400 	.word	0x00019400
     dcc:	7d000200 	.word	0x7d000200
     dd0:	0000000c 	.word	0x0000000c
     dd4:	00000000 	.word	0x00000000
     dd8:	00013400 	.word	0x00013400
     ddc:	00014000 	.word	0x00014000
     de0:	51000100 	.word	0x51000100
     de4:	00000140 	.word	0x00000140
     de8:	00000194 	.word	0x00000194
     dec:	00550001 	.word	0x00550001
     df0:	00000000 	.word	0x00000000
     df4:	4a000000 	.word	0x4a000000
     df8:	52000001 	.word	0x52000001
     dfc:	01000001 	.word	0x01000001
     e00:	01525c00 	.word	0x01525c00
     e04:	015a0000 	.word	0x015a0000
     e08:	00010000 	.word	0x00010000
     e0c:	00015a52 	.word	0x00015a52
     e10:	00017800 	.word	0x00017800
     e14:	5c000100 	.word	0x5c000100
     e18:	00000178 	.word	0x00000178
     e1c:	0000017c 	.word	0x0000017c
     e20:	7c530001 	.word	0x7c530001
     e24:	94000001 	.word	0x94000001
     e28:	01000001 	.word	0x01000001
     e2c:	00005200 	.word	0x00005200
     e30:	00000000 	.word	0x00000000
     e34:	01940000 	.word	0x01940000
     e38:	01960000 	.word	0x01960000
     e3c:	00010000 	.word	0x00010000
     e40:	0001965d 	.word	0x0001965d
     e44:	0001c800 	.word	0x0001c800
     e48:	7d000200 	.word	0x7d000200
     e4c:	00000008 	.word	0x00000008
     e50:	00000000 	.word	0x00000000
     e54:	00019400 	.word	0x00019400
     e58:	0001a200 	.word	0x0001a200
     e5c:	50000100 	.word	0x50000100
	...
     e68:	00000194 	.word	0x00000194
     e6c:	000001a8 	.word	0x000001a8
     e70:	00510001 	.word	0x00510001
     e74:	00000000 	.word	0x00000000
     e78:	c8000000 	.word	0xc8000000
     e7c:	ca000001 	.word	0xca000001
     e80:	01000001 	.word	0x01000001
     e84:	01ca5d00 	.word	0x01ca5d00
     e88:	01d00000 	.word	0x01d00000
     e8c:	00020000 	.word	0x00020000
     e90:	01d0047d 	.word	0x01d0047d
     e94:	01e00000 	.word	0x01e00000
     e98:	00020000 	.word	0x00020000
     e9c:	0000087d 	.word	0x0000087d
     ea0:	00000000 	.word	0x00000000
     ea4:	01e00000 	.word	0x01e00000
     ea8:	01e20000 	.word	0x01e20000
     eac:	00010000 	.word	0x00010000
     eb0:	0001e25d 	.word	0x0001e25d
     eb4:	0001e600 	.word	0x0001e600
     eb8:	7d000200 	.word	0x7d000200
     ebc:	0001e604 	.word	0x0001e604
     ec0:	00028800 	.word	0x00028800
     ec4:	7d000200 	.word	0x7d000200
     ec8:	00000010 	.word	0x00000010
     ecc:	00000000 	.word	0x00000000
     ed0:	0001e000 	.word	0x0001e000
     ed4:	0001e800 	.word	0x0001e800
     ed8:	50000100 	.word	0x50000100
     edc:	000001ea 	.word	0x000001ea
     ee0:	00000288 	.word	0x00000288
     ee4:	047d0002 	.word	0x047d0002
	...
     ef0:	00000064 	.word	0x00000064
     ef4:	00000068 	.word	0x00000068
     ef8:	00500001 	.word	0x00500001
     efc:	00000000 	.word	0x00000000
     f00:	78000000 	.word	0x78000000
     f04:	7a000000 	.word	0x7a000000
     f08:	01000000 	.word	0x01000000
     f0c:	007a5d00 	.word	0x007a5d00
     f10:	00f40000 	.word	0x00f40000
     f14:	00020000 	.word	0x00020000
     f18:	00000c7d 	.word	0x00000c7d
     f1c:	00000000 	.word	0x00000000
     f20:	00780000 	.word	0x00780000
     f24:	00a20000 	.word	0x00a20000
     f28:	00010000 	.word	0x00010000
     f2c:	0000d850 	.word	0x0000d850
     f30:	0000f400 	.word	0x0000f400
     f34:	50000100 	.word	0x50000100
	...
     f40:	00000092 	.word	0x00000092
     f44:	00000098 	.word	0x00000098
     f48:	98520001 	.word	0x98520001
     f4c:	a6000000 	.word	0xa6000000
     f50:	01000000 	.word	0x01000000
     f54:	00a65100 	.word	0x00a65100
     f58:	00be0000 	.word	0x00be0000
     f5c:	00010000 	.word	0x00010000
     f60:	00000053 	.word	0x00000053
     f64:	00000000 	.word	0x00000000
     f68:	0000bc00 	.word	0x0000bc00
     f6c:	0000c400 	.word	0x0000c400
     f70:	51000100 	.word	0x51000100
     f74:	000000c4 	.word	0x000000c4
     f78:	000000ce 	.word	0x000000ce
     f7c:	00530001 	.word	0x00530001
     f80:	00000000 	.word	0x00000000
     f84:	ae000000 	.word	0xae000000
     f88:	cc000000 	.word	0xcc000000
     f8c:	01000000 	.word	0x01000000
     f90:	00005200 	.word	0x00005200
     f94:	00000000 	.word	0x00000000
     f98:	01180000 	.word	0x01180000
     f9c:	01220000 	.word	0x01220000
     fa0:	00010000 	.word	0x00010000
     fa4:	00000050 	.word	0x00000050
     fa8:	00000000 	.word	0x00000000
     fac:	00014800 	.word	0x00014800
     fb0:	00015000 	.word	0x00015000
     fb4:	50000100 	.word	0x50000100
	...
     fc0:	00000170 	.word	0x00000170
     fc4:	0000017a 	.word	0x0000017a
     fc8:	00500001 	.word	0x00500001
     fcc:	00000000 	.word	0x00000000
     fd0:	a0000000 	.word	0xa0000000
     fd4:	a4000001 	.word	0xa4000001
     fd8:	01000001 	.word	0x01000001
     fdc:	00005100 	.word	0x00005100
     fe0:	00000000 	.word	0x00000000
     fe4:	01f00000 	.word	0x01f00000
     fe8:	01f40000 	.word	0x01f40000
     fec:	00010000 	.word	0x00010000
     ff0:	00000050 	.word	0x00000050
     ff4:	00000000 	.word	0x00000000
     ff8:	00021800 	.word	0x00021800
     ffc:	00021a00 	.word	0x00021a00
    1000:	5d000100 	.word	0x5d000100
    1004:	0000021a 	.word	0x0000021a
    1008:	00000270 	.word	0x00000270
    100c:	087d0002 	.word	0x087d0002
	...
    1018:	00000218 	.word	0x00000218
    101c:	00000242 	.word	0x00000242
    1020:	00500001 	.word	0x00500001
    1024:	00000000 	.word	0x00000000
    1028:	18000000 	.word	0x18000000
    102c:	30000002 	.word	0x30000002
    1030:	01000002 	.word	0x01000002
    1034:	00005100 	.word	0x00005100
    1038:	00000000 	.word	0x00000000
    103c:	02180000 	.word	0x02180000
    1040:	023a0000 	.word	0x023a0000
    1044:	00010000 	.word	0x00010000
    1048:	00000052 	.word	0x00000052
    104c:	00000000 	.word	0x00000000
    1050:	00024000 	.word	0x00024000
    1054:	00025200 	.word	0x00025200
    1058:	51000100 	.word	0x51000100
	...
    1064:	00000228 	.word	0x00000228
    1068:	00000230 	.word	0x00000230
    106c:	30530001 	.word	0x30530001
    1070:	3c000002 	.word	0x3c000002
    1074:	01000002 	.word	0x01000002
    1078:	023c5100 	.word	0x023c5100
    107c:	024e0000 	.word	0x024e0000
    1080:	00010000 	.word	0x00010000
    1084:	00000052 	.word	0x00000052
    1088:	00000000 	.word	0x00000000
    108c:	00027000 	.word	0x00027000
    1090:	00027200 	.word	0x00027200
    1094:	50000100 	.word	0x50000100
	...
    10a0:	00000272 	.word	0x00000272
    10a4:	00000276 	.word	0x00000276
    10a8:	7a500001 	.word	0x7a500001
    10ac:	90000002 	.word	0x90000002
    10b0:	01000002 	.word	0x01000002
    10b4:	00005300 	.word	0x00005300
    10b8:	00000000 	.word	0x00000000
    10bc:	02900000 	.word	0x02900000
    10c0:	02940000 	.word	0x02940000
    10c4:	00010000 	.word	0x00010000
    10c8:	00000050 	.word	0x00000050
    10cc:	00000000 	.word	0x00000000
    10d0:	0002a800 	.word	0x0002a800
    10d4:	0002ac00 	.word	0x0002ac00
    10d8:	50000100 	.word	0x50000100
	...
    10e4:	000002c0 	.word	0x000002c0
    10e8:	000002c2 	.word	0x000002c2
    10ec:	00500001 	.word	0x00500001
    10f0:	00000000 	.word	0x00000000
    10f4:	e0000000 	.word	0xe0000000
    10f8:	ec000002 	.word	0xec000002
    10fc:	01000002 	.word	0x01000002
    1100:	02ee5000 	.word	0x02ee5000
    1104:	030c0000 	.word	0x030c0000
    1108:	00010000 	.word	0x00010000
    110c:	00031a50 	.word	0x00031a50
    1110:	00031e00 	.word	0x00031e00
    1114:	50000100 	.word	0x50000100
	...
    1120:	000002ec 	.word	0x000002ec
    1124:	000002ee 	.word	0x000002ee
    1128:	0c500001 	.word	0x0c500001
    112c:	1a000003 	.word	0x1a000003
    1130:	01000003 	.word	0x01000003
    1134:	031e5000 	.word	0x031e5000
    1138:	031e0000 	.word	0x031e0000
    113c:	00010000 	.word	0x00010000
    1140:	00000050 	.word	0x00000050
    1144:	00000000 	.word	0x00000000
    1148:	0002e600 	.word	0x0002e600
    114c:	0002ea00 	.word	0x0002ea00
    1150:	53000100 	.word	0x53000100
    1154:	000002ee 	.word	0x000002ee
    1158:	000002f6 	.word	0x000002f6
    115c:	1a530001 	.word	0x1a530001
    1160:	1c000003 	.word	0x1c000003
    1164:	01000003 	.word	0x01000003
    1168:	00005300 	.word	0x00005300
    116c:	00000000 	.word	0x00000000
    1170:	03040000 	.word	0x03040000
    1174:	031a0000 	.word	0x031a0000
    1178:	00010000 	.word	0x00010000
    117c:	00031e52 	.word	0x00031e52
    1180:	00032400 	.word	0x00032400
    1184:	52000100 	.word	0x52000100
	...
    1190:	00000324 	.word	0x00000324
    1194:	00000330 	.word	0x00000330
    1198:	00500001 	.word	0x00500001
    119c:	00000000 	.word	0x00000000
    11a0:	30000000 	.word	0x30000000
    11a4:	32000003 	.word	0x32000003
    11a8:	01000003 	.word	0x01000003
    11ac:	00005000 	.word	0x00005000
    11b0:	00000000 	.word	0x00000000
    11b4:	03380000 	.word	0x03380000
    11b8:	033a0000 	.word	0x033a0000
    11bc:	00010000 	.word	0x00010000
    11c0:	00033a5d 	.word	0x00033a5d
    11c4:	00033c00 	.word	0x00033c00
    11c8:	7d000200 	.word	0x7d000200
    11cc:	00033c04 	.word	0x00033c04
    11d0:	00034400 	.word	0x00034400
    11d4:	7d000200 	.word	0x7d000200
    11d8:	00000008 	.word	0x00000008
    11dc:	00000000 	.word	0x00000000
    11e0:	00034400 	.word	0x00034400
    11e4:	00034600 	.word	0x00034600
    11e8:	5d000100 	.word	0x5d000100
    11ec:	00000346 	.word	0x00000346
    11f0:	0000034a 	.word	0x0000034a
    11f4:	047d0002 	.word	0x047d0002
    11f8:	0000034a 	.word	0x0000034a
    11fc:	00000352 	.word	0x00000352
    1200:	087d0002 	.word	0x087d0002
	...
    120c:	00000344 	.word	0x00000344
    1210:	00000348 	.word	0x00000348
    1214:	00500001 	.word	0x00500001
    1218:	00000000 	.word	0x00000000
    121c:	54000000 	.word	0x54000000
    1220:	56000003 	.word	0x56000003
    1224:	01000003 	.word	0x01000003
    1228:	03565d00 	.word	0x03565d00
    122c:	03580000 	.word	0x03580000
    1230:	00020000 	.word	0x00020000
    1234:	0358047d 	.word	0x0358047d
    1238:	03600000 	.word	0x03600000
    123c:	00020000 	.word	0x00020000
    1240:	0000087d 	.word	0x0000087d
    1244:	00000000 	.word	0x00000000
    1248:	03600000 	.word	0x03600000
    124c:	03620000 	.word	0x03620000
    1250:	00010000 	.word	0x00010000
    1254:	0003625d 	.word	0x0003625d
    1258:	00036400 	.word	0x00036400
    125c:	7d000200 	.word	0x7d000200
    1260:	00036404 	.word	0x00036404
    1264:	00036c00 	.word	0x00036c00
    1268:	7d000200 	.word	0x7d000200
    126c:	00000008 	.word	0x00000008
    1270:	00000000 	.word	0x00000000
    1274:	00036c00 	.word	0x00036c00
    1278:	00036e00 	.word	0x00036e00
    127c:	5d000100 	.word	0x5d000100
    1280:	0000036e 	.word	0x0000036e
    1284:	00000370 	.word	0x00000370
    1288:	047d0002 	.word	0x047d0002
    128c:	00000370 	.word	0x00000370
    1290:	00000378 	.word	0x00000378
    1294:	087d0002 	.word	0x087d0002
	...
    12a0:	00000378 	.word	0x00000378
    12a4:	0000037a 	.word	0x0000037a
    12a8:	7a5d0001 	.word	0x7a5d0001
    12ac:	7c000003 	.word	0x7c000003
    12b0:	02000003 	.word	0x02000003
    12b4:	7c047d00 	.word	0x7c047d00
    12b8:	84000003 	.word	0x84000003
    12bc:	02000003 	.word	0x02000003
    12c0:	00087d00 	.word	0x00087d00
    12c4:	00000000 	.word	0x00000000
    12c8:	0000      	.short	0x0000
    12ca:	00          	.byte	0x00
    12cb:	18          	.byte	0x18
    12cc:	22000000 	.word	0x22000000
    12d0:	01000000 	.word	0x01000000
    12d4:	00005000 	.word	0x00005000
    12d8:	00000000 	.word	0x00000000
    12dc:	001c0000 	.word	0x001c0000
    12e0:	00220000 	.word	0x00220000
    12e4:	00010000 	.word	0x00010000
    12e8:	00002253 	.word	0x00002253
    12ec:	00002c00 	.word	0x00002c00
    12f0:	50000100 	.word	0x50000100
	...
    12fc:	00000038 	.word	0x00000038
    1300:	00000044 	.word	0x00000044
    1304:	00500001 	.word	0x00500001
    1308:	00000000 	.word	0x00000000
    130c:	5c000000 	.word	0x5c000000
    1310:	60000000 	.word	0x60000000
    1314:	01000000 	.word	0x01000000
    1318:	00605d00 	.word	0x00605d00
    131c:	00640000 	.word	0x00640000
    1320:	00020000 	.word	0x00020000
    1324:	0064047d 	.word	0x0064047d
    1328:	00900000 	.word	0x00900000
    132c:	00020000 	.word	0x00020000
    1330:	0000087d 	.word	0x0000087d
    1334:	00000000 	.word	0x00000000
    1338:	00900000 	.word	0x00900000
    133c:	00940000 	.word	0x00940000
    1340:	00010000 	.word	0x00010000
    1344:	0000945d 	.word	0x0000945d
    1348:	00009800 	.word	0x00009800
    134c:	7d000200 	.word	0x7d000200
    1350:	00009804 	.word	0x00009804
    1354:	0000c800 	.word	0x0000c800
    1358:	7d000200 	.word	0x7d000200
    135c:	00000008 	.word	0x00000008
    1360:	00000000 	.word	0x00000000
    1364:	00009000 	.word	0x00009000
    1368:	00009e00 	.word	0x00009e00
    136c:	50000100 	.word	0x50000100
	...
    1378:	00000090 	.word	0x00000090
    137c:	000000ba 	.word	0x000000ba
    1380:	bc510001 	.word	0xbc510001
    1384:	c0000000 	.word	0xc0000000
    1388:	01000000 	.word	0x01000000
    138c:	00005100 	.word	0x00005100
    1390:	00000000 	.word	0x00000000
    1394:	00960000 	.word	0x00960000
    1398:	009e0000 	.word	0x009e0000
    139c:	00010000 	.word	0x00010000
    13a0:	00009e53 	.word	0x00009e53
    13a4:	0000ba00 	.word	0x0000ba00
    13a8:	50000100 	.word	0x50000100
    13ac:	000000bc 	.word	0x000000bc
    13b0:	000000c0 	.word	0x000000c0
    13b4:	00500001 	.word	0x00500001
    13b8:	00000000 	.word	0x00000000
    13bc:	c8000000 	.word	0xc8000000
    13c0:	ca000000 	.word	0xca000000
    13c4:	01000000 	.word	0x01000000
    13c8:	00ca5d00 	.word	0x00ca5d00
    13cc:	00e00000 	.word	0x00e00000
    13d0:	00020000 	.word	0x00020000
    13d4:	0000087d 	.word	0x0000087d
    13d8:	00000000 	.word	0x00000000
    13dc:	00740000 	.word	0x00740000
    13e0:	00760000 	.word	0x00760000
    13e4:	00010000 	.word	0x00010000
    13e8:	0000765d 	.word	0x0000765d
    13ec:	0000a400 	.word	0x0000a400
    13f0:	7d000200 	.word	0x7d000200
    13f4:	00000008 	.word	0x00000008
    13f8:	00000000 	.word	0x00000000
    13fc:	00007c00 	.word	0x00007c00
    1400:	00008200 	.word	0x00008200
    1404:	7d000200 	.word	0x7d000200
    1408:	00008204 	.word	0x00008204
    140c:	00008a00 	.word	0x00008a00
    1410:	53000100 	.word	0x53000100
    1414:	0000008a 	.word	0x0000008a
    1418:	000000a4 	.word	0x000000a4
    141c:	047d0002 	.word	0x047d0002
	...
    1428:	00000096 	.word	0x00000096
    142c:	00000098 	.word	0x00000098
    1430:	00500001 	.word	0x00500001
    1434:	00000000 	.word	0x00000000
    1438:	c4000000 	.word	0xc4000000
    143c:	ce000000 	.word	0xce000000
    1440:	01000000 	.word	0x01000000
    1444:	00005000 	.word	0x00005000
    1448:	00000000 	.word	0x00000000
    144c:	00c80000 	.word	0x00c80000
    1450:	00cc0000 	.word	0x00cc0000
    1454:	00010000 	.word	0x00010000
    1458:	0000d053 	.word	0x0000d053
    145c:	0000d800 	.word	0x0000d800
    1460:	50000100 	.word	0x50000100
	...
    146c:	000000e4 	.word	0x000000e4
    1470:	000000ee 	.word	0x000000ee
    1474:	00500001 	.word	0x00500001
    1478:	00000000 	.word	0x00000000
    147c:	e8000000 	.word	0xe8000000
    1480:	ee000000 	.word	0xee000000
    1484:	01000000 	.word	0x01000000
    1488:	00ee5300 	.word	0x00ee5300
    148c:	00f80000 	.word	0x00f80000
    1490:	00010000 	.word	0x00010000
    1494:	00000050 	.word	0x00000050
    1498:	00000000 	.word	0x00000000
    149c:	00010800 	.word	0x00010800
    14a0:	00011200 	.word	0x00011200
    14a4:	50000100 	.word	0x50000100
	...
    14b0:	0000010c 	.word	0x0000010c
    14b4:	00000112 	.word	0x00000112
    14b8:	12530001 	.word	0x12530001
    14bc:	1c000001 	.word	0x1c000001
    14c0:	01000001 	.word	0x01000001
    14c4:	00005000 	.word	0x00005000
    14c8:	00000000 	.word	0x00000000
    14cc:	011c0000 	.word	0x011c0000
    14d0:	01260000 	.word	0x01260000
    14d4:	00010000 	.word	0x00010000
    14d8:	00000050 	.word	0x00000050
    14dc:	00000000 	.word	0x00000000
    14e0:	00012000 	.word	0x00012000
    14e4:	00012600 	.word	0x00012600
    14e8:	53000100 	.word	0x53000100
    14ec:	00000126 	.word	0x00000126
    14f0:	00000130 	.word	0x00000130
    14f4:	00500001 	.word	0x00500001
    14f8:	00000000 	.word	0x00000000
    14fc:	6c000000 	.word	0x6c000000
    1500:	76000001 	.word	0x76000001
    1504:	01000001 	.word	0x01000001
    1508:	00005000 	.word	0x00005000
    150c:	00000000 	.word	0x00000000
    1510:	01700000 	.word	0x01700000
    1514:	01760000 	.word	0x01760000
    1518:	00010000 	.word	0x00010000
    151c:	00017653 	.word	0x00017653
    1520:	00018000 	.word	0x00018000
    1524:	50000100 	.word	0x50000100
	...
    1530:	000001ac 	.word	0x000001ac
    1534:	000001b2 	.word	0x000001b2
    1538:	00500001 	.word	0x00500001
    153c:	00000000 	.word	0x00000000
    1540:	c8000000 	.word	0xc8000000
    1544:	d6000001 	.word	0xd6000001
    1548:	01000001 	.word	0x01000001
    154c:	01d65000 	.word	0x01d65000
    1550:	02800000 	.word	0x02800000
    1554:	00010000 	.word	0x00010000
    1558:	0000005c 	.word	0x0000005c
    155c:	00000000 	.word	0x00000000
    1560:	00022a00 	.word	0x00022a00
    1564:	00022c00 	.word	0x00022c00
    1568:	53000100 	.word	0x53000100
    156c:	0000023e 	.word	0x0000023e
    1570:	00000240 	.word	0x00000240
    1574:	50530001 	.word	0x50530001
    1578:	52000002 	.word	0x52000002
    157c:	01000002 	.word	0x01000002
    1580:	02625300 	.word	0x02625300
    1584:	02640000 	.word	0x02640000
    1588:	00010000 	.word	0x00010000
    158c:	00000053 	.word	0x00000053
    1590:	00000000 	.word	0x00000000
    1594:	0001e400 	.word	0x0001e400
    1598:	00021a00 	.word	0x00021a00
    159c:	52000100 	.word	0x52000100
    15a0:	0000021c 	.word	0x0000021c
    15a4:	00000226 	.word	0x00000226
    15a8:	00520001 	.word	0x00520001
    15ac:	00000000 	.word	0x00000000
    15b0:	30000000 	.word	0x30000000
    15b4:	66000003 	.word	0x66000003
    15b8:	01000003 	.word	0x01000003
    15bc:	00005000 	.word	0x00005000
    15c0:	00000000 	.word	0x00000000
    15c4:	03320000 	.word	0x03320000
    15c8:	033a0000 	.word	0x033a0000
    15cc:	00010000 	.word	0x00010000
    15d0:	00034853 	.word	0x00034853
    15d4:	00035000 	.word	0x00035000
    15d8:	53000100 	.word	0x53000100
    15dc:	0000035e 	.word	0x0000035e
    15e0:	00000360 	.word	0x00000360
    15e4:	00530001 	.word	0x00530001
    15e8:	00000000 	.word	0x00000000
    15ec:	46000000 	.word	0x46000000
    15f0:	48000003 	.word	0x48000003
    15f4:	01000003 	.word	0x01000003
    15f8:	035c5300 	.word	0x035c5300
    15fc:	035e0000 	.word	0x035e0000
    1600:	00010000 	.word	0x00010000
    1604:	00036253 	.word	0x00036253
    1608:	00037400 	.word	0x00037400
    160c:	53000100 	.word	0x53000100
	...
    1618:	00000384 	.word	0x00000384
    161c:	00000390 	.word	0x00000390
    1620:	00500001 	.word	0x00500001
    1624:	00000000 	.word	0x00000000
    1628:	7c000000 	.word	0x7c000000
    162c:	84000000 	.word	0x84000000
    1630:	01000000 	.word	0x01000000
    1634:	00845000 	.word	0x00845000
    1638:	00a40000 	.word	0x00a40000
    163c:	00010000 	.word	0x00010000
    1640:	00000052 	.word	0x00000052
    1644:	00000000 	.word	0x00000000
    1648:	00009000 	.word	0x00009000
    164c:	00009200 	.word	0x00009200
    1650:	50000100 	.word	0x50000100
    1654:	00000096 	.word	0x00000096
    1658:	00000098 	.word	0x00000098
    165c:	00500001 	.word	0x00500001
	...
    1668:	04000000 	.word	0x04000000
    166c:	01000000 	.word	0x01000000
    1670:	00045d00 	.word	0x00045d00
    1674:	00540000 	.word	0x00540000
    1678:	00020000 	.word	0x00020000
    167c:	0000087d 	.word	0x0000087d
	...
    1688:	00020000 	.word	0x00020000
    168c:	00010000 	.word	0x00010000
    1690:	00001650 	.word	0x00001650
    1694:	00005400 	.word	0x00005400
    1698:	7d000200 	.word	0x7d000200
    169c:	00000004 	.word	0x00000004
	...
    16a8:	00004200 	.word	0x00004200
    16ac:	51000100 	.word	0x51000100
    16b0:	00000042 	.word	0x00000042
    16b4:	00000054 	.word	0x00000054
    16b8:	005c0001 	.word	0x005c0001
    16bc:	00000000 	.word	0x00000000
    16c0:	54000000 	.word	0x54000000
    16c4:	68000000 	.word	0x68000000
    16c8:	01000000 	.word	0x01000000
    16cc:	00685d00 	.word	0x00685d00
    16d0:	009e0000 	.word	0x009e0000
    16d4:	00020000 	.word	0x00020000
    16d8:	009e147d 	.word	0x009e147d
    16dc:	01040000 	.word	0x01040000
    16e0:	00020000 	.word	0x00020000
    16e4:	0000207d 	.word	0x0000207d
    16e8:	00000000 	.word	0x00000000
    16ec:	00540000 	.word	0x00540000
    16f0:	00560000 	.word	0x00560000
    16f4:	00010000 	.word	0x00010000
    16f8:	0000a850 	.word	0x0000a850
    16fc:	00010400 	.word	0x00010400
    1700:	7d000200 	.word	0x7d000200
    1704:	00000004 	.word	0x00000004
    1708:	00000000 	.word	0x00000000
    170c:	00005400 	.word	0x00005400
    1710:	00006400 	.word	0x00006400
    1714:	51000100 	.word	0x51000100
    1718:	00000064 	.word	0x00000064
    171c:	00000104 	.word	0x00000104
    1720:	005c0001 	.word	0x005c0001
    1724:	00000000 	.word	0x00000000
    1728:	72000000 	.word	0x72000000
    172c:	ea000000 	.word	0xea000000
    1730:	01000000 	.word	0x01000000
    1734:	00ea5600 	.word	0x00ea5600
    1738:	01040000 	.word	0x01040000
    173c:	00010000 	.word	0x00010000
    1740:	00000053 	.word	0x00000053
    1744:	00000000 	.word	0x00000000
    1748:	00007a00 	.word	0x00007a00
    174c:	00008000 	.word	0x00008000
    1750:	51000100 	.word	0x51000100
    1754:	00000080 	.word	0x00000080
    1758:	00000082 	.word	0x00000082
    175c:	82530001 	.word	0x82530001
    1760:	86000000 	.word	0x86000000
    1764:	01000000 	.word	0x01000000
    1768:	00865100 	.word	0x00865100
    176c:	00ae0000 	.word	0x00ae0000
    1770:	00010000 	.word	0x00010000
    1774:	0000ae54 	.word	0x0000ae54
    1778:	0000c200 	.word	0x0000c200
    177c:	52000100 	.word	0x52000100
    1780:	000000c2 	.word	0x000000c2
    1784:	000000d2 	.word	0x000000d2
    1788:	d2530001 	.word	0xd2530001
    178c:	04000000 	.word	0x04000000
    1790:	01000001 	.word	0x01000001
    1794:	00005400 	.word	0x00005400
    1798:	00000000 	.word	0x00000000
    179c:	006a0000 	.word	0x006a0000
    17a0:	00ce0000 	.word	0x00ce0000
    17a4:	00010000 	.word	0x00010000
    17a8:	0000ce55 	.word	0x0000ce55
    17ac:	0000e200 	.word	0x0000e200
    17b0:	51000100 	.word	0x51000100
    17b4:	000000e2 	.word	0x000000e2
    17b8:	000000e6 	.word	0x000000e6
    17bc:	e6530001 	.word	0xe6530001
    17c0:	04000000 	.word	0x04000000
    17c4:	01000001 	.word	0x01000001
    17c8:	00005500 	.word	0x00005500
    17cc:	00000000 	.word	0x00000000
    17d0:	01040000 	.word	0x01040000
    17d4:	01080000 	.word	0x01080000
    17d8:	00010000 	.word	0x00010000
    17dc:	0001085d 	.word	0x0001085d
    17e0:	00014800 	.word	0x00014800
    17e4:	7d000200 	.word	0x7d000200
    17e8:	00014814 	.word	0x00014814
    17ec:	0001bc00 	.word	0x0001bc00
    17f0:	7d000200 	.word	0x7d000200
    17f4:	00000020 	.word	0x00000020
    17f8:	00000000 	.word	0x00000000
    17fc:	00010400 	.word	0x00010400
    1800:	00010600 	.word	0x00010600
    1804:	50000100 	.word	0x50000100
    1808:	00000152 	.word	0x00000152
    180c:	000001bc 	.word	0x000001bc
    1810:	047d0002 	.word	0x047d0002
	...
    181c:	00000104 	.word	0x00000104
    1820:	00000156 	.word	0x00000156
    1824:	56510001 	.word	0x56510001
    1828:	bc000001 	.word	0xbc000001
    182c:	01000001 	.word	0x01000001
    1830:	00005c00 	.word	0x00005c00
    1834:	00000000 	.word	0x00000000
    1838:	01220000 	.word	0x01220000
    183c:	019e0000 	.word	0x019e0000
    1840:	00010000 	.word	0x00010000
    1844:	00019e56 	.word	0x00019e56
    1848:	0001a600 	.word	0x0001a600
    184c:	53000100 	.word	0x53000100
    1850:	000001a8 	.word	0x000001a8
    1854:	000001bc 	.word	0x000001bc
    1858:	00530001 	.word	0x00530001
    185c:	00000000 	.word	0x00000000
    1860:	1a000000 	.word	0x1a000000
    1864:	2a000001 	.word	0x2a000001
    1868:	01000001 	.word	0x01000001
    186c:	012e5300 	.word	0x012e5300
    1870:	01320000 	.word	0x01320000
    1874:	00010000 	.word	0x00010000
    1878:	00013453 	.word	0x00013453
    187c:	00015a00 	.word	0x00015a00
    1880:	54000100 	.word	0x54000100
    1884:	0000015a 	.word	0x0000015a
    1888:	0000016c 	.word	0x0000016c
    188c:	70520001 	.word	0x70520001
    1890:	7c000001 	.word	0x7c000001
    1894:	01000001 	.word	0x01000001
    1898:	017e5300 	.word	0x017e5300
    189c:	01bc0000 	.word	0x01bc0000
    18a0:	00010000 	.word	0x00010000
    18a4:	00000054 	.word	0x00000054
    18a8:	00000000 	.word	0x00000000
    18ac:	00011c00 	.word	0x00011c00
    18b0:	00018600 	.word	0x00018600
    18b4:	55000100 	.word	0x55000100
    18b8:	00000186 	.word	0x00000186
    18bc:	0000018e 	.word	0x0000018e
    18c0:	94530001 	.word	0x94530001
    18c4:	98000001 	.word	0x98000001
    18c8:	01000001 	.word	0x01000001
    18cc:	019a5300 	.word	0x019a5300
    18d0:	01bc0000 	.word	0x01bc0000
    18d4:	00010000 	.word	0x00010000
    18d8:	00000055 	.word	0x00000055
    18dc:	00000000 	.word	0x00000000
    18e0:	0001bc00 	.word	0x0001bc00
    18e4:	0001c000 	.word	0x0001c000
    18e8:	5d000100 	.word	0x5d000100
    18ec:	000001c0 	.word	0x000001c0
    18f0:	00000200 	.word	0x00000200
    18f4:	147d0002 	.word	0x147d0002
    18f8:	00000200 	.word	0x00000200
    18fc:	00000270 	.word	0x00000270
    1900:	207d0002 	.word	0x207d0002
	...
    190c:	000001bc 	.word	0x000001bc
    1910:	000001be 	.word	0x000001be
    1914:	0a500001 	.word	0x0a500001
    1918:	70000002 	.word	0x70000002
    191c:	02000002 	.word	0x02000002
    1920:	00047d00 	.word	0x00047d00
    1924:	00000000 	.word	0x00000000
    1928:	bc000000 	.word	0xbc000000
    192c:	0e000001 	.word	0x0e000001
    1930:	01000002 	.word	0x01000002
    1934:	020e5100 	.word	0x020e5100
    1938:	02700000 	.word	0x02700000
    193c:	00010000 	.word	0x00010000
    1940:	0000005c 	.word	0x0000005c
    1944:	00000000 	.word	0x00000000
    1948:	0001da00 	.word	0x0001da00
    194c:	00025600 	.word	0x00025600
    1950:	56000100 	.word	0x56000100
    1954:	00000256 	.word	0x00000256
    1958:	00000270 	.word	0x00000270
    195c:	00530001 	.word	0x00530001
    1960:	00000000 	.word	0x00000000
    1964:	d2000000 	.word	0xd2000000
    1968:	e2000001 	.word	0xe2000001
    196c:	01000001 	.word	0x01000001
    1970:	01e65300 	.word	0x01e65300
    1974:	01ea0000 	.word	0x01ea0000
    1978:	00010000 	.word	0x00010000
    197c:	0001ec53 	.word	0x0001ec53
    1980:	00021200 	.word	0x00021200
    1984:	54000100 	.word	0x54000100
    1988:	00000212 	.word	0x00000212
    198c:	00000224 	.word	0x00000224
    1990:	28520001 	.word	0x28520001
    1994:	34000002 	.word	0x34000002
    1998:	01000002 	.word	0x01000002
    199c:	02365300 	.word	0x02365300
    19a0:	02700000 	.word	0x02700000
    19a4:	00010000 	.word	0x00010000
    19a8:	00000054 	.word	0x00000054
    19ac:	00000000 	.word	0x00000000
    19b0:	0001d400 	.word	0x0001d400
    19b4:	00023e00 	.word	0x00023e00
    19b8:	55000100 	.word	0x55000100
    19bc:	0000023e 	.word	0x0000023e
    19c0:	00000246 	.word	0x00000246
    19c4:	4c530001 	.word	0x4c530001
    19c8:	50000002 	.word	0x50000002
    19cc:	01000002 	.word	0x01000002
    19d0:	02525300 	.word	0x02525300
    19d4:	02700000 	.word	0x02700000
    19d8:	00010000 	.word	0x00010000
    19dc:	00000055 	.word	0x00000055
    19e0:	00000000 	.word	0x00000000
    19e4:	00027000 	.word	0x00027000
    19e8:	00027400 	.word	0x00027400
    19ec:	5d000100 	.word	0x5d000100
    19f0:	00000274 	.word	0x00000274
    19f4:	00000282 	.word	0x00000282
    19f8:	147d0002 	.word	0x147d0002
    19fc:	00000282 	.word	0x00000282
    1a00:	00000304 	.word	0x00000304
    1a04:	287d0002 	.word	0x287d0002
	...
    1a10:	00000270 	.word	0x00000270
    1a14:	00000272 	.word	0x00000272
    1a18:	b4500001 	.word	0xb4500001
    1a1c:	04000002 	.word	0x04000002
    1a20:	02000003 	.word	0x02000003
    1a24:	000c7d00 	.word	0x000c7d00
    1a28:	00000000 	.word	0x00000000
    1a2c:	70000000 	.word	0x70000000
    1a30:	b8000002 	.word	0xb8000002
    1a34:	01000002 	.word	0x01000002
    1a38:	02b85100 	.word	0x02b85100
    1a3c:	03040000 	.word	0x03040000
    1a40:	00010000 	.word	0x00010000
    1a44:	00000054 	.word	0x00000054
    1a48:	00000000 	.word	0x00000000
    1a4c:	00029400 	.word	0x00029400
    1a50:	0002cc00 	.word	0x0002cc00
    1a54:	55000100 	.word	0x55000100
    1a58:	000002cc 	.word	0x000002cc
    1a5c:	000002d4 	.word	0x000002d4
    1a60:	d6530001 	.word	0xd6530001
    1a64:	e2000002 	.word	0xe2000002
    1a68:	01000002 	.word	0x01000002
    1a6c:	00005300 	.word	0x00005300
    1a70:	00000000 	.word	0x00000000
    1a74:	02860000 	.word	0x02860000
    1a78:	02e20000 	.word	0x02e20000
    1a7c:	00020000 	.word	0x00020000
    1a80:	02e2087d 	.word	0x02e2087d
    1a84:	02ea0000 	.word	0x02ea0000
    1a88:	00010000 	.word	0x00010000
    1a8c:	0002ee53 	.word	0x0002ee53
    1a90:	0002f200 	.word	0x0002f200
    1a94:	53000100 	.word	0x53000100
    1a98:	000002f4 	.word	0x000002f4
    1a9c:	00000304 	.word	0x00000304
    1aa0:	00530001 	.word	0x00530001
    1aa4:	00000000 	.word	0x00000000
    1aa8:	8e000000 	.word	0x8e000000
    1aac:	bc000002 	.word	0xbc000002
    1ab0:	01000002 	.word	0x01000002
    1ab4:	02bc5c00 	.word	0x02bc5c00
    1ab8:	02c40000 	.word	0x02c40000
    1abc:	00010000 	.word	0x00010000
    1ac0:	0002c853 	.word	0x0002c853
    1ac4:	00030400 	.word	0x00030400
    1ac8:	5c000100 	.word	0x5c000100
	...
    1ad4:	00000304 	.word	0x00000304
    1ad8:	00000308 	.word	0x00000308
    1adc:	085d0001 	.word	0x085d0001
    1ae0:	70000003 	.word	0x70000003
    1ae4:	02000004 	.word	0x02000004
    1ae8:	000c7d00 	.word	0x000c7d00
    1aec:	00000000 	.word	0x00000000
    1af0:	04000000 	.word	0x04000000
    1af4:	0e000003 	.word	0x0e000003
    1af8:	01000003 	.word	0x01000003
    1afc:	030e5000 	.word	0x030e5000
    1b00:	04700000 	.word	0x04700000
    1b04:	00010000 	.word	0x00010000
    1b08:	00000054 	.word	0x00000054
    1b0c:	00000000 	.word	0x00000000
    1b10:	00030400 	.word	0x00030400
    1b14:	00030e00 	.word	0x00030e00
    1b18:	51000100 	.word	0x51000100
    1b1c:	0000030e 	.word	0x0000030e
    1b20:	00000470 	.word	0x00000470
    1b24:	00550001 	.word	0x00550001
    1b28:	00000000 	.word	0x00000000
    1b2c:	44000000 	.word	0x44000000
    1b30:	4c000003 	.word	0x4c000003
    1b34:	01000003 	.word	0x01000003
    1b38:	00005300 	.word	0x00005300
    1b3c:	00000000 	.word	0x00000000
    1b40:	03320000 	.word	0x03320000
    1b44:	034e0000 	.word	0x034e0000
    1b48:	00010000 	.word	0x00010000
    1b4c:	00000052 	.word	0x00000052
    1b50:	00000000 	.word	0x00000000
    1b54:	00038000 	.word	0x00038000
    1b58:	00038e00 	.word	0x00038e00
    1b5c:	53000100 	.word	0x53000100
    1b60:	00000392 	.word	0x00000392
    1b64:	0000039a 	.word	0x0000039a
    1b68:	9e530001 	.word	0x9e530001
    1b6c:	a8000003 	.word	0xa8000003
    1b70:	01000003 	.word	0x01000003
    1b74:	00005300 	.word	0x00005300
    1b78:	00000000 	.word	0x00000000
    1b7c:	03a20000 	.word	0x03a20000
    1b80:	03aa0000 	.word	0x03aa0000
    1b84:	00010000 	.word	0x00010000
    1b88:	00000052 	.word	0x00000052
    1b8c:	00000000 	.word	0x00000000
    1b90:	0003fc00 	.word	0x0003fc00
    1b94:	00040600 	.word	0x00040600
    1b98:	53000100 	.word	0x53000100
	...
    1ba4:	00000400 	.word	0x00000400
    1ba8:	00000408 	.word	0x00000408
    1bac:	00520001 	.word	0x00520001
    1bb0:	00000000 	.word	0x00000000
    1bb4:	4c000000 	.word	0x4c000000
    1bb8:	56000004 	.word	0x56000004
    1bbc:	01000004 	.word	0x01000004
    1bc0:	00005300 	.word	0x00005300
    1bc4:	00000000 	.word	0x00000000
    1bc8:	04500000 	.word	0x04500000
    1bcc:	04580000 	.word	0x04580000
    1bd0:	00010000 	.word	0x00010000
    1bd4:	00000052 	.word	0x00000052
    1bd8:	00000000 	.word	0x00000000
    1bdc:	00047000 	.word	0x00047000
    1be0:	00047400 	.word	0x00047400
    1be4:	5d000100 	.word	0x5d000100
    1be8:	00000474 	.word	0x00000474
    1bec:	000005ca 	.word	0x000005ca
    1bf0:	147d0002 	.word	0x147d0002
	...
    1bfc:	00000470 	.word	0x00000470
    1c00:	0000047c 	.word	0x0000047c
    1c04:	7c510001 	.word	0x7c510001
    1c08:	ca000004 	.word	0xca000004
    1c0c:	01000005 	.word	0x01000005
    1c10:	00005c00 	.word	0x00005c00
    1c14:	00000000 	.word	0x00000000
    1c18:	04ba0000 	.word	0x04ba0000
    1c1c:	04c80000 	.word	0x04c80000
    1c20:	00010000 	.word	0x00010000
    1c24:	00000053 	.word	0x00000053
    1c28:	00000000 	.word	0x00000000
    1c2c:	0004b400 	.word	0x0004b400
    1c30:	0004ee00 	.word	0x0004ee00
    1c34:	52000100 	.word	0x52000100
	...
    1c40:	000004f2 	.word	0x000004f2
    1c44:	00000500 	.word	0x00000500
    1c48:	04530001 	.word	0x04530001
    1c4c:	16000005 	.word	0x16000005
    1c50:	01000005 	.word	0x01000005
    1c54:	00005300 	.word	0x00005300
    1c58:	00000000 	.word	0x00000000
    1c5c:	05100000 	.word	0x05100000
    1c60:	052c0000 	.word	0x052c0000
    1c64:	00010000 	.word	0x00010000
    1c68:	0005c652 	.word	0x0005c652
    1c6c:	0005ca00 	.word	0x0005ca00
    1c70:	52000100 	.word	0x52000100
	...
    1c7c:	00000540 	.word	0x00000540
    1c80:	0000054e 	.word	0x0000054e
    1c84:	52530001 	.word	0x52530001
    1c88:	5a000005 	.word	0x5a000005
    1c8c:	01000005 	.word	0x01000005
    1c90:	055e5300 	.word	0x055e5300
    1c94:	05680000 	.word	0x05680000
    1c98:	00010000 	.word	0x00010000
    1c9c:	00000053 	.word	0x00000053
    1ca0:	00000000 	.word	0x00000000
    1ca4:	00056200 	.word	0x00056200
    1ca8:	00059200 	.word	0x00059200
    1cac:	52000100 	.word	0x52000100
	...
    1cb8:	000005ae 	.word	0x000005ae
    1cbc:	000005b6 	.word	0x000005b6
    1cc0:	00530001 	.word	0x00530001
    1cc4:	00000000 	.word	0x00000000
    1cc8:	a0000000 	.word	0xa0000000
    1ccc:	a2000006 	.word	0xa2000006
    1cd0:	01000006 	.word	0x01000006
    1cd4:	00005200 	.word	0x00005200
    1cd8:	00000000 	.word	0x00000000
    1cdc:	06d00000 	.word	0x06d00000
    1ce0:	06dc0000 	.word	0x06dc0000
    1ce4:	00010000 	.word	0x00010000
    1ce8:	00000051 	.word	0x00000051
    1cec:	00000000 	.word	0x00000000
    1cf0:	0006d600 	.word	0x0006d600
    1cf4:	0006dc00 	.word	0x0006dc00
    1cf8:	53000100 	.word	0x53000100
    1cfc:	000006dc 	.word	0x000006dc
    1d00:	000006ea 	.word	0x000006ea
    1d04:	00510001 	.word	0x00510001
    1d08:	00000000 	.word	0x00000000
    1d0c:	ec000000 	.word	0xec000000
    1d10:	ee000006 	.word	0xee000006
    1d14:	01000006 	.word	0x01000006
    1d18:	06ee5d00 	.word	0x06ee5d00
    1d1c:	077e0000 	.word	0x077e0000
    1d20:	00020000 	.word	0x00020000
    1d24:	0000087d 	.word	0x0000087d
    1d28:	00000000 	.word	0x00000000
    1d2c:	06ec0000 	.word	0x06ec0000
    1d30:	06f40000 	.word	0x06f40000
    1d34:	00010000 	.word	0x00010000
    1d38:	0006f451 	.word	0x0006f451
    1d3c:	00077e00 	.word	0x00077e00
    1d40:	54000100 	.word	0x54000100
	...
    1d4c:	000006ec 	.word	0x000006ec
    1d50:	000006f8 	.word	0x000006f8
    1d54:	f8520001 	.word	0xf8520001
    1d58:	7e000006 	.word	0x7e000006
    1d5c:	01000007 	.word	0x01000007
    1d60:	00005100 	.word	0x00005100
    1d64:	00000000 	.word	0x00000000
    1d68:	06ec0000 	.word	0x06ec0000
    1d6c:	06f80000 	.word	0x06f80000
    1d70:	00010000 	.word	0x00010000
    1d74:	0006f853 	.word	0x0006f853
    1d78:	00077e00 	.word	0x00077e00
    1d7c:	5c000100 	.word	0x5c000100
	...
    1d88:	0000070c 	.word	0x0000070c
    1d8c:	00000724 	.word	0x00000724
    1d90:	2a530001 	.word	0x2a530001
    1d94:	2e000007 	.word	0x2e000007
    1d98:	01000007 	.word	0x01000007
    1d9c:	075e5300 	.word	0x075e5300
    1da0:	07640000 	.word	0x07640000
    1da4:	00010000 	.word	0x00010000
    1da8:	00000053 	.word	0x00000053
    1dac:	00000000 	.word	0x00000000
    1db0:	00072c00 	.word	0x00072c00
    1db4:	00072e00 	.word	0x00072e00
    1db8:	52000100 	.word	0x52000100
    1dbc:	0000075e 	.word	0x0000075e
    1dc0:	0000077e 	.word	0x0000077e
    1dc4:	00520001 	.word	0x00520001
    1dc8:	00000000 	.word	0x00000000
    1dcc:	5c000000 	.word	0x5c000000
    1dd0:	64000007 	.word	0x64000007
    1dd4:	01000007 	.word	0x01000007
    1dd8:	00005300 	.word	0x00005300
    1ddc:	00000000 	.word	0x00000000
    1de0:	07680000 	.word	0x07680000
    1de4:	07740000 	.word	0x07740000
    1de8:	00010000 	.word	0x00010000
    1dec:	00000053 	.word	0x00000053
    1df0:	00000000 	.word	0x00000000
    1df4:	00078000 	.word	0x00078000
    1df8:	00078c00 	.word	0x00078c00
    1dfc:	51000100 	.word	0x51000100
	...
    1e08:	00000780 	.word	0x00000780
    1e0c:	0000078e 	.word	0x0000078e
    1e10:	00520001 	.word	0x00520001
    1e14:	00000000 	.word	0x00000000
    1e18:	80000000 	.word	0x80000000
    1e1c:	98000007 	.word	0x98000007
    1e20:	01000007 	.word	0x01000007
    1e24:	00005300 	.word	0x00005300
    1e28:	00000000 	.word	0x00000000
    1e2c:	07a80000 	.word	0x07a80000
    1e30:	07b40000 	.word	0x07b40000
    1e34:	00010000 	.word	0x00010000
    1e38:	00000051 	.word	0x00000051
    1e3c:	00000000 	.word	0x00000000
    1e40:	0007a800 	.word	0x0007a800
    1e44:	0007b600 	.word	0x0007b600
    1e48:	52000100 	.word	0x52000100
	...
    1e54:	000007a8 	.word	0x000007a8
    1e58:	000007c0 	.word	0x000007c0
    1e5c:	00530001 	.word	0x00530001
    1e60:	00000000 	.word	0x00000000
    1e64:	cc000000 	.word	0xcc000000
    1e68:	d8000007 	.word	0xd8000007
    1e6c:	01000007 	.word	0x01000007
    1e70:	00005100 	.word	0x00005100
    1e74:	00000000 	.word	0x00000000
    1e78:	07cc0000 	.word	0x07cc0000
    1e7c:	07da0000 	.word	0x07da0000
    1e80:	00010000 	.word	0x00010000
    1e84:	00000052 	.word	0x00000052
    1e88:	00000000 	.word	0x00000000
    1e8c:	0007ec00 	.word	0x0007ec00
    1e90:	0007f800 	.word	0x0007f800
    1e94:	51000100 	.word	0x51000100
	...
    1ea0:	000007f2 	.word	0x000007f2
    1ea4:	000007f8 	.word	0x000007f8
    1ea8:	f8530001 	.word	0xf8530001
    1eac:	fc000007 	.word	0xfc000007
    1eb0:	01000007 	.word	0x01000007
    1eb4:	00005100 	.word	0x00005100
    1eb8:	00000000 	.word	0x00000000
    1ebc:	07fc0000 	.word	0x07fc0000
    1ec0:	08080000 	.word	0x08080000
    1ec4:	00010000 	.word	0x00010000
    1ec8:	00000051 	.word	0x00000051
    1ecc:	00000000 	.word	0x00000000
    1ed0:	00080200 	.word	0x00080200
    1ed4:	00080800 	.word	0x00080800
    1ed8:	53000100 	.word	0x53000100
    1edc:	00000808 	.word	0x00000808
    1ee0:	0000080c 	.word	0x0000080c
    1ee4:	00510001 	.word	0x00510001
    1ee8:	00000000 	.word	0x00000000
    1eec:	0c000000 	.word	0x0c000000
    1ef0:	12000008 	.word	0x12000008
    1ef4:	01000008 	.word	0x01000008
    1ef8:	08125d00 	.word	0x08125d00
    1efc:	08520000 	.word	0x08520000
    1f00:	00020000 	.word	0x00020000
    1f04:	00000c7d 	.word	0x00000c7d
    1f08:	00000000 	.word	0x00000000
    1f0c:	080c0000 	.word	0x080c0000
    1f10:	08440000 	.word	0x08440000
    1f14:	00010000 	.word	0x00010000
    1f18:	00000051 	.word	0x00000051
    1f1c:	00000000 	.word	0x00000000
    1f20:	00080c00 	.word	0x00080c00
    1f24:	00083400 	.word	0x00083400
    1f28:	52000100 	.word	0x52000100
	...
    1f34:	00000828 	.word	0x00000828
    1f38:	00000844 	.word	0x00000844
    1f3c:	445c0001 	.word	0x445c0001
    1f40:	52000008 	.word	0x52000008
    1f44:	01000008 	.word	0x01000008
    1f48:	00005100 	.word	0x00005100
    1f4c:	00000000 	.word	0x00000000
    1f50:	08540000 	.word	0x08540000
    1f54:	08600000 	.word	0x08600000
    1f58:	00010000 	.word	0x00010000
    1f5c:	00000051 	.word	0x00000051
    1f60:	00000000 	.word	0x00000000
    1f64:	00085a00 	.word	0x00085a00
    1f68:	00086000 	.word	0x00086000
    1f6c:	53000100 	.word	0x53000100
    1f70:	00000860 	.word	0x00000860
    1f74:	00000864 	.word	0x00000864
    1f78:	00510001 	.word	0x00510001
    1f7c:	00000000 	.word	0x00000000
    1f80:	6a000000 	.word	0x6a000000
    1f84:	72000008 	.word	0x72000008
    1f88:	01000008 	.word	0x01000008
    1f8c:	08745300 	.word	0x08745300
    1f90:	08780000 	.word	0x08780000
    1f94:	00010000 	.word	0x00010000
    1f98:	00000053 	.word	0x00000053
    1f9c:	00000000 	.word	0x00000000
    1fa0:	00087800 	.word	0x00087800
    1fa4:	00088400 	.word	0x00088400
    1fa8:	51000100 	.word	0x51000100
	...
    1fb4:	0000087e 	.word	0x0000087e
    1fb8:	00000884 	.word	0x00000884
    1fbc:	84530001 	.word	0x84530001
    1fc0:	88000008 	.word	0x88000008
    1fc4:	01000008 	.word	0x01000008
    1fc8:	00005100 	.word	0x00005100
    1fcc:	00000000 	.word	0x00000000
    1fd0:	088e0000 	.word	0x088e0000
    1fd4:	08960000 	.word	0x08960000
    1fd8:	00010000 	.word	0x00010000
    1fdc:	00089853 	.word	0x00089853
    1fe0:	00089c00 	.word	0x00089c00
    1fe4:	53000100 	.word	0x53000100
	...
    1ff0:	0000090c 	.word	0x0000090c
    1ff4:	00000918 	.word	0x00000918
    1ff8:	00510001 	.word	0x00510001
    1ffc:	00000000 	.word	0x00000000
    2000:	12000000 	.word	0x12000000
    2004:	18000009 	.word	0x18000009
    2008:	01000009 	.word	0x01000009
    200c:	09185300 	.word	0x09185300
    2010:	091c0000 	.word	0x091c0000
    2014:	00010000 	.word	0x00010000
    2018:	00000051 	.word	0x00000051
    201c:	00000000 	.word	0x00000000
    2020:	00092200 	.word	0x00092200
    2024:	00092a00 	.word	0x00092a00
    2028:	53000100 	.word	0x53000100
    202c:	0000092c 	.word	0x0000092c
    2030:	00000930 	.word	0x00000930
    2034:	00530001 	.word	0x00530001
    2038:	00000000 	.word	0x00000000
    203c:	30000000 	.word	0x30000000
    2040:	3c000009 	.word	0x3c000009
    2044:	01000009 	.word	0x01000009
    2048:	00005100 	.word	0x00005100
    204c:	00000000 	.word	0x00000000
    2050:	09360000 	.word	0x09360000
    2054:	093c0000 	.word	0x093c0000
    2058:	00010000 	.word	0x00010000
    205c:	00093c53 	.word	0x00093c53
    2060:	00094000 	.word	0x00094000
    2064:	51000100 	.word	0x51000100
	...
    2070:	00000946 	.word	0x00000946
    2074:	0000094e 	.word	0x0000094e
    2078:	50530001 	.word	0x50530001
    207c:	54000009 	.word	0x54000009
    2080:	01000009 	.word	0x01000009
    2084:	00005300 	.word	0x00005300
    2088:	00000000 	.word	0x00000000
    208c:	09540000 	.word	0x09540000
    2090:	09600000 	.word	0x09600000
    2094:	00010000 	.word	0x00010000
    2098:	00000051 	.word	0x00000051
    209c:	00000000 	.word	0x00000000
    20a0:	00095a00 	.word	0x00095a00
    20a4:	00096000 	.word	0x00096000
    20a8:	53000100 	.word	0x53000100
    20ac:	00000960 	.word	0x00000960
    20b0:	00000964 	.word	0x00000964
    20b4:	00510001 	.word	0x00510001
    20b8:	00000000 	.word	0x00000000
    20bc:	6a000000 	.word	0x6a000000
    20c0:	72000009 	.word	0x72000009
    20c4:	01000009 	.word	0x01000009
    20c8:	09745300 	.word	0x09745300
    20cc:	09780000 	.word	0x09780000
    20d0:	00010000 	.word	0x00010000
    20d4:	00000053 	.word	0x00000053
    20d8:	00000000 	.word	0x00000000
    20dc:	00097800 	.word	0x00097800
    20e0:	00098400 	.word	0x00098400
    20e4:	51000100 	.word	0x51000100
	...
    20f0:	0000097e 	.word	0x0000097e
    20f4:	00000984 	.word	0x00000984
    20f8:	84530001 	.word	0x84530001
    20fc:	88000009 	.word	0x88000009
    2100:	01000009 	.word	0x01000009
    2104:	00005100 	.word	0x00005100
    2108:	00000000 	.word	0x00000000
    210c:	098e0000 	.word	0x098e0000
    2110:	09960000 	.word	0x09960000
    2114:	00010000 	.word	0x00010000
    2118:	00099853 	.word	0x00099853
    211c:	00099c00 	.word	0x00099c00
    2120:	53000100 	.word	0x53000100
	...
    212c:	0000099c 	.word	0x0000099c
    2130:	000009a8 	.word	0x000009a8
    2134:	00510001 	.word	0x00510001
    2138:	00000000 	.word	0x00000000
    213c:	a2000000 	.word	0xa2000000
    2140:	a8000009 	.word	0xa8000009
    2144:	01000009 	.word	0x01000009
    2148:	09a85300 	.word	0x09a85300
    214c:	09ac0000 	.word	0x09ac0000
    2150:	00010000 	.word	0x00010000
    2154:	00000051 	.word	0x00000051
    2158:	00000000 	.word	0x00000000
    215c:	0009b000 	.word	0x0009b000
    2160:	0009b600 	.word	0x0009b600
    2164:	53000100 	.word	0x53000100
    2168:	000009b8 	.word	0x000009b8
    216c:	000009bc 	.word	0x000009bc
    2170:	00530001 	.word	0x00530001
    2174:	00000000 	.word	0x00000000
    2178:	bc000000 	.word	0xbc000000
    217c:	c8000009 	.word	0xc8000009
    2180:	01000009 	.word	0x01000009
    2184:	00005100 	.word	0x00005100
    2188:	00000000 	.word	0x00000000
    218c:	09c20000 	.word	0x09c20000
    2190:	09c80000 	.word	0x09c80000
    2194:	00010000 	.word	0x00010000
    2198:	0009c853 	.word	0x0009c853
    219c:	0009cc00 	.word	0x0009cc00
    21a0:	51000100 	.word	0x51000100
	...
    21ac:	000009d0 	.word	0x000009d0
    21b0:	000009d6 	.word	0x000009d6
    21b4:	d8530001 	.word	0xd8530001
    21b8:	dc000009 	.word	0xdc000009
    21bc:	01000009 	.word	0x01000009
    21c0:	00005300 	.word	0x00005300
    21c4:	00000000 	.word	0x00000000
    21c8:	09dc0000 	.word	0x09dc0000
    21cc:	09e80000 	.word	0x09e80000
    21d0:	00010000 	.word	0x00010000
    21d4:	00000051 	.word	0x00000051
    21d8:	00000000 	.word	0x00000000
    21dc:	0009e200 	.word	0x0009e200
    21e0:	0009e800 	.word	0x0009e800
    21e4:	53000100 	.word	0x53000100
    21e8:	000009e8 	.word	0x000009e8
    21ec:	000009ec 	.word	0x000009ec
    21f0:	00510001 	.word	0x00510001
    21f4:	00000000 	.word	0x00000000
    21f8:	ec000000 	.word	0xec000000
    21fc:	f8000009 	.word	0xf8000009
    2200:	01000009 	.word	0x01000009
    2204:	00005100 	.word	0x00005100
    2208:	00000000 	.word	0x00000000
    220c:	09f20000 	.word	0x09f20000
    2210:	09f80000 	.word	0x09f80000
    2214:	00010000 	.word	0x00010000
    2218:	0009f853 	.word	0x0009f853
    221c:	0009fc00 	.word	0x0009fc00
    2220:	51000100 	.word	0x51000100
	...
    222c:	00000a02 	.word	0x00000a02
    2230:	00000a0a 	.word	0x00000a0a
    2234:	0c530001 	.word	0x0c530001
    2238:	1000000a 	.word	0x1000000a
    223c:	0100000a 	.word	0x0100000a
    2240:	00005300 	.word	0x00005300
    2244:	00000000 	.word	0x00000000
    2248:	0a160000 	.word	0x0a160000
    224c:	0a1e0000 	.word	0x0a1e0000
    2250:	00010000 	.word	0x00010000
    2254:	000a2053 	.word	0x000a2053
    2258:	000a2400 	.word	0x000a2400
    225c:	53000100 	.word	0x53000100
	...
    2268:	00000a2a 	.word	0x00000a2a
    226c:	00000a32 	.word	0x00000a32
    2270:	34530001 	.word	0x34530001
    2274:	3800000a 	.word	0x3800000a
    2278:	0100000a 	.word	0x0100000a
    227c:	00005300 	.word	0x00005300
    2280:	00000000 	.word	0x00000000
    2284:	0a3e0000 	.word	0x0a3e0000
    2288:	0a460000 	.word	0x0a460000
    228c:	00010000 	.word	0x00010000
    2290:	000a4853 	.word	0x000a4853
    2294:	000a4c00 	.word	0x000a4c00
    2298:	53000100 	.word	0x53000100
	...
    22a4:	00000a52 	.word	0x00000a52
    22a8:	00000a5a 	.word	0x00000a5a
    22ac:	5c530001 	.word	0x5c530001
    22b0:	6000000a 	.word	0x6000000a
    22b4:	0100000a 	.word	0x0100000a
    22b8:	00005300 	.word	0x00005300
    22bc:	00000000 	.word	0x00000000
    22c0:	0a600000 	.word	0x0a600000
    22c4:	0a660000 	.word	0x0a660000
    22c8:	00010000 	.word	0x00010000
    22cc:	00000052 	.word	0x00000052
    22d0:	00000000 	.word	0x00000000
    22d4:	000a8000 	.word	0x000a8000
    22d8:	000a8600 	.word	0x000a8600
    22dc:	52000100 	.word	0x52000100
	...
    22e8:	00000aa0 	.word	0x00000aa0
    22ec:	00000aaa 	.word	0x00000aaa
    22f0:	aa5d0001 	.word	0xaa5d0001
    22f4:	0800000a 	.word	0x0800000a
    22f8:	0200000b 	.word	0x0200000b
    22fc:	00087d00 	.word	0x00087d00
    2300:	00000000 	.word	0x00000000
    2304:	a0000000 	.word	0xa0000000
    2308:	a800000a 	.word	0xa800000a
    230c:	0100000a 	.word	0x0100000a
    2310:	0ac25000 	.word	0x0ac25000
    2314:	0b080000 	.word	0x0b080000
    2318:	00020000 	.word	0x00020000
    231c:	0000047d 	.word	0x0000047d
    2320:	00000000 	.word	0x00000000
    2324:	0aa00000 	.word	0x0aa00000
    2328:	0acc0000 	.word	0x0acc0000
    232c:	00010000 	.word	0x00010000
    2330:	000ae251 	.word	0x000ae251
    2334:	000aee00 	.word	0x000aee00
    2338:	51000100 	.word	0x51000100
	...
    2344:	00000aa0 	.word	0x00000aa0
    2348:	00000aa8 	.word	0x00000aa8
    234c:	a8520001 	.word	0xa8520001
    2350:	0800000a 	.word	0x0800000a
    2354:	0100000b 	.word	0x0100000b
    2358:	00005c00 	.word	0x00005c00
    235c:	00000000 	.word	0x00000000
    2360:	0b5c0000 	.word	0x0b5c0000
    2364:	0b6e0000 	.word	0x0b6e0000
    2368:	00010000 	.word	0x00010000
    236c:	00000051 	.word	0x00000051
    2370:	00000000 	.word	0x00000000
    2374:	000b7400 	.word	0x000b7400
    2378:	000b8600 	.word	0x000b8600
    237c:	51000100 	.word	0x51000100
	...
    2388:	00000b8c 	.word	0x00000b8c
    238c:	00000b9e 	.word	0x00000b9e
    2390:	00510001 	.word	0x00510001
    2394:	00000000 	.word	0x00000000
    2398:	a4000000 	.word	0xa4000000
    239c:	b600000b 	.word	0xb600000b
    23a0:	0100000b 	.word	0x0100000b
    23a4:	00005100 	.word	0x00005100
    23a8:	00000000 	.word	0x00000000
    23ac:	0bd80000 	.word	0x0bd80000
    23b0:	0bea0000 	.word	0x0bea0000
    23b4:	00010000 	.word	0x00010000
    23b8:	00000051 	.word	0x00000051
    23bc:	00000000 	.word	0x00000000
    23c0:	000c0c00 	.word	0x000c0c00
    23c4:	000c1e00 	.word	0x000c1e00
    23c8:	51000100 	.word	0x51000100
	...
    23d4:	00000c40 	.word	0x00000c40
    23d8:	00000c4c 	.word	0x00000c4c
    23dc:	00510001 	.word	0x00510001
    23e0:	00000000 	.word	0x00000000
    23e4:	50000000 	.word	0x50000000
    23e8:	5200000c 	.word	0x5200000c
    23ec:	0100000c 	.word	0x0100000c
    23f0:	00005000 	.word	0x00005000
    23f4:	00000000 	.word	0x00000000
    23f8:	0c580000 	.word	0x0c580000
    23fc:	0c5a0000 	.word	0x0c5a0000
    2400:	00010000 	.word	0x00010000
    2404:	00000050 	.word	0x00000050
    2408:	00000000 	.word	0x00000000
    240c:	000c6000 	.word	0x000c6000
    2410:	000c6200 	.word	0x000c6200
    2414:	50000100 	.word	0x50000100
	...
    2420:	00000c68 	.word	0x00000c68
    2424:	00000c6c 	.word	0x00000c6c
    2428:	00500001 	.word	0x00500001
    242c:	00000000 	.word	0x00000000
    2430:	70000000 	.word	0x70000000
    2434:	7200000c 	.word	0x7200000c
    2438:	0100000c 	.word	0x0100000c
    243c:	00005000 	.word	0x00005000
    2440:	00000000 	.word	0x00000000
    2444:	0c780000 	.word	0x0c780000
    2448:	0c7a0000 	.word	0x0c7a0000
    244c:	00010000 	.word	0x00010000
    2450:	00000050 	.word	0x00000050
    2454:	00000000 	.word	0x00000000
    2458:	000c8000 	.word	0x000c8000
    245c:	000c8a00 	.word	0x000c8a00
    2460:	50000100 	.word	0x50000100
	...
    246c:	00000c8c 	.word	0x00000c8c
    2470:	00000c90 	.word	0x00000c90
    2474:	00510001 	.word	0x00510001
    2478:	00000000 	.word	0x00000000
    247c:	98000000 	.word	0x98000000
    2480:	a400000c 	.word	0xa400000c
    2484:	0100000c 	.word	0x0100000c
    2488:	00005000 	.word	0x00005000
    248c:	00000000 	.word	0x00000000
    2490:	0cb00000 	.word	0x0cb00000
    2494:	0cb40000 	.word	0x0cb40000
    2498:	00010000 	.word	0x00010000
    249c:	00000051 	.word	0x00000051
    24a0:	00000000 	.word	0x00000000
    24a4:	000cbc00 	.word	0x000cbc00
    24a8:	000cbe00 	.word	0x000cbe00
    24ac:	5d000100 	.word	0x5d000100
    24b0:	00000cbe 	.word	0x00000cbe
    24b4:	00000cc2 	.word	0x00000cc2
    24b8:	047d0002 	.word	0x047d0002
    24bc:	00000cc2 	.word	0x00000cc2
    24c0:	00000d88 	.word	0x00000d88
    24c4:	107d0002 	.word	0x107d0002
	...
    24d0:	00000cbc 	.word	0x00000cbc
    24d4:	00000cc4 	.word	0x00000cc4
    24d8:	c6500001 	.word	0xc6500001
    24dc:	8800000c 	.word	0x8800000c
    24e0:	0200000d 	.word	0x0200000d
    24e4:	00047d00 	.word	0x00047d00
    24e8:	00000000 	.word	0x00000000
    24ec:	20000000 	.word	0x20000000
    24f0:	32000000 	.word	0x32000000
    24f4:	01000000 	.word	0x01000000
    24f8:	00005100 	.word	0x00005100
    24fc:	00000000 	.word	0x00000000
    2500:	00740000 	.word	0x00740000
    2504:	00820000 	.word	0x00820000
    2508:	00010000 	.word	0x00010000
    250c:	0000825d 	.word	0x0000825d
    2510:	0000b200 	.word	0x0000b200
    2514:	7d000200 	.word	0x7d000200
    2518:	00000008 	.word	0x00000008
    251c:	00000000 	.word	0x00000000
    2520:	00007400 	.word	0x00007400
    2524:	00008c00 	.word	0x00008c00
    2528:	50000100 	.word	0x50000100
	...
    2534:	00000074 	.word	0x00000074
    2538:	00000076 	.word	0x00000076
    253c:	76510001 	.word	0x76510001
    2540:	80000000 	.word	0x80000000
    2544:	01000000 	.word	0x01000000
    2548:	00005300 	.word	0x00005300
    254c:	00000000 	.word	0x00000000
    2550:	00900000 	.word	0x00900000
    2554:	00920000 	.word	0x00920000
    2558:	00010000 	.word	0x00010000
    255c:	00009a50 	.word	0x00009a50
    2560:	00009c00 	.word	0x00009c00
    2564:	50000100 	.word	0x50000100
    2568:	0000009e 	.word	0x0000009e
    256c:	000000b2 	.word	0x000000b2
    2570:	00500001 	.word	0x00500001
    2574:	00000000 	.word	0x00000000
    2578:	e4000000 	.word	0xe4000000
    257c:	f6000000 	.word	0xf6000000
    2580:	01000000 	.word	0x01000000
    2584:	00005100 	.word	0x00005100
    2588:	00000000 	.word	0x00000000
    258c:	01180000 	.word	0x01180000
    2590:	012a0000 	.word	0x012a0000
    2594:	00010000 	.word	0x00010000
    2598:	00000051 	.word	0x00000051
    259c:	00000000 	.word	0x00000000
    25a0:	00014c00 	.word	0x00014c00
    25a4:	00014e00 	.word	0x00014e00
    25a8:	51000100 	.word	0x51000100
	...
    25b4:	00000154 	.word	0x00000154
    25b8:	00000156 	.word	0x00000156
    25bc:	00500001 	.word	0x00500001
    25c0:	00000000 	.word	0x00000000
    25c4:	e4000000 	.word	0xe4000000
    25c8:	f6000001 	.word	0xf6000001
    25cc:	01000001 	.word	0x01000001
    25d0:	00005100 	.word	0x00005100
    25d4:	00000000 	.word	0x00000000
    25d8:	02180000 	.word	0x02180000
    25dc:	02220000 	.word	0x02220000
    25e0:	00010000 	.word	0x00010000
    25e4:	00000050 	.word	0x00000050
    25e8:	00000000 	.word	0x00000000
    25ec:	00022400 	.word	0x00022400
    25f0:	00022800 	.word	0x00022800
    25f4:	51000100 	.word	0x51000100
	...
    2600:	00000230 	.word	0x00000230
    2604:	0000026c 	.word	0x0000026c
    2608:	00500001 	.word	0x00500001
    260c:	00000000 	.word	0x00000000
    2610:	30000000 	.word	0x30000000
    2614:	32000002 	.word	0x32000002
    2618:	01000002 	.word	0x01000002
    261c:	02325100 	.word	0x02325100
    2620:	023c0000 	.word	0x023c0000
    2624:	00010000 	.word	0x00010000
    2628:	00023c53 	.word	0x00023c53
    262c:	00027a00 	.word	0x00027a00
    2630:	51000100 	.word	0x51000100
	...
    263c:	00000240 	.word	0x00000240
    2640:	0000025a 	.word	0x0000025a
    2644:	5a520001 	.word	0x5a520001
    2648:	7a000002 	.word	0x7a000002
    264c:	01000002 	.word	0x01000002
    2650:	00005c00 	.word	0x00005c00
    2654:	00000000 	.word	0x00000000
    2658:	02360000 	.word	0x02360000
    265c:	025a0000 	.word	0x025a0000
    2660:	00010000 	.word	0x00010000
    2664:	0000005c 	.word	0x0000005c
    2668:	00000000 	.word	0x00000000
    266c:	00027c00 	.word	0x00027c00
    2670:	00027e00 	.word	0x00027e00
    2674:	51000100 	.word	0x51000100
	...
    2680:	0000028c 	.word	0x0000028c
    2684:	000002a0 	.word	0x000002a0
    2688:	a05d0001 	.word	0xa05d0001
    268c:	cc000002 	.word	0xcc000002
    2690:	02000002 	.word	0x02000002
    2694:	cc107d00 	.word	0xcc107d00
    2698:	28000002 	.word	0x28000002
    269c:	02000003 	.word	0x02000003
    26a0:	00307d00 	.word	0x00307d00
    26a4:	00000000 	.word	0x00000000
    26a8:	8c000000 	.word	0x8c000000
    26ac:	8e000002 	.word	0x8e000002
    26b0:	01000002 	.word	0x01000002
    26b4:	02d45000 	.word	0x02d45000
    26b8:	03280000 	.word	0x03280000
    26bc:	00020000 	.word	0x00020000
    26c0:	0000047d 	.word	0x0000047d
    26c4:	00000000 	.word	0x00000000
    26c8:	028c0000 	.word	0x028c0000
    26cc:	02a60000 	.word	0x02a60000
    26d0:	00010000 	.word	0x00010000
    26d4:	0002a651 	.word	0x0002a651
    26d8:	00032800 	.word	0x00032800
    26dc:	56000100 	.word	0x56000100
	...
    26e8:	00000294 	.word	0x00000294
    26ec:	0000029a 	.word	0x0000029a
    26f0:	aa530001 	.word	0xaa530001
    26f4:	c2000002 	.word	0xc2000002
    26f8:	01000002 	.word	0x01000002
    26fc:	02c65200 	.word	0x02c65200
    2700:	02ce0000 	.word	0x02ce0000
    2704:	00010000 	.word	0x00010000
    2708:	00000053 	.word	0x00000053
    270c:	00000000 	.word	0x00000000
    2710:	0002e600 	.word	0x0002e600
    2714:	0002ee00 	.word	0x0002ee00
    2718:	53000100 	.word	0x53000100
	...
    2724:	00000328 	.word	0x00000328
    2728:	0000032a 	.word	0x0000032a
    272c:	2a5d0001 	.word	0x2a5d0001
    2730:	2e000003 	.word	0x2e000003
    2734:	02000003 	.word	0x02000003
    2738:	2e047d00 	.word	0x2e047d00
    273c:	bc000003 	.word	0xbc000003
    2740:	02000003 	.word	0x02000003
    2744:	00107d00 	.word	0x00107d00
    2748:	00000000 	.word	0x00000000
    274c:	28000000 	.word	0x28000000
    2750:	30000003 	.word	0x30000003
    2754:	01000003 	.word	0x01000003
    2758:	03325000 	.word	0x03325000
    275c:	03bc0000 	.word	0x03bc0000
    2760:	00020000 	.word	0x00020000
    2764:	0000047d 	.word	0x0000047d
	...
    2770:	000a0000 	.word	0x000a0000
    2774:	00010000 	.word	0x00010000
    2778:	00000a5d 	.word	0x00000a5d
    277c:	00005400 	.word	0x00005400
    2780:	7d000200 	.word	0x7d000200
    2784:	00000008 	.word	0x00000008
    2788:	00000000 	.word	0x00000000
    278c:	00002600 	.word	0x00002600
    2790:	00003800 	.word	0x00003800
    2794:	53000100 	.word	0x53000100
	...
    27a4:	00000004 	.word	0x00000004
    27a8:	045d0001 	.word	0x045d0001
    27ac:	10000000 	.word	0x10000000
    27b0:	02000000 	.word	0x02000000
    27b4:	10047d00 	.word	0x10047d00
    27b8:	28000000 	.word	0x28000000
    27bc:	02000000 	.word	0x02000000
    27c0:	00087d00 	.word	0x00087d00
	...
    27cc:	0c000000 	.word	0x0c000000
    27d0:	01000000 	.word	0x01000000
    27d4:	000c5000 	.word	0x000c5000
    27d8:	001c0000 	.word	0x001c0000
    27dc:	00010000 	.word	0x00010000
    27e0:	00000051 	.word	0x00000051
	...
    27ec:	00000c00 	.word	0x00000c00
    27f0:	50000100 	.word	0x50000100
    27f4:	0000000c 	.word	0x0000000c
    27f8:	00000030 	.word	0x00000030
    27fc:	00540001 	.word	0x00540001
	...
    2808:	04000000 	.word	0x04000000
    280c:	01000000 	.word	0x01000000
    2810:	00045d00 	.word	0x00045d00
    2814:	00480000 	.word	0x00480000
    2818:	00020000 	.word	0x00020000
    281c:	0000107d 	.word	0x0000107d
    2820:	00000000 	.word	0x00000000
    2824:	00480000 	.word	0x00480000
    2828:	004c0000 	.word	0x004c0000
    282c:	00010000 	.word	0x00010000
    2830:	00004c5d 	.word	0x00004c5d
    2834:	0000c800 	.word	0x0000c800
    2838:	7d000200 	.word	0x7d000200
    283c:	00000010 	.word	0x00000010
	...
    2848:	00000800 	.word	0x00000800
    284c:	5d000100 	.word	0x5d000100
    2850:	00000008 	.word	0x00000008
    2854:	000000d0 	.word	0x000000d0
    2858:	087d0002 	.word	0x087d0002
	...
    2868:	00000018 	.word	0x00000018
    286c:	18500001 	.word	0x18500001
    2870:	20000000 	.word	0x20000000
    2874:	01000000 	.word	0x01000000
    2878:	00205400 	.word	0x00205400
    287c:	00380000 	.word	0x00380000
    2880:	00010000 	.word	0x00010000
    2884:	00003850 	.word	0x00003850
    2888:	0000d000 	.word	0x0000d000
    288c:	54000100 	.word	0x54000100
	...
    289c:	0000002c 	.word	0x0000002c
    28a0:	a4510001 	.word	0xa4510001
    28a4:	b0000000 	.word	0xb0000000
    28a8:	01000000 	.word	0x01000000
    28ac:	00c45100 	.word	0x00c45100
    28b0:	00d00000 	.word	0x00d00000
    28b4:	00010000 	.word	0x00010000
    28b8:	00000051 	.word	0x00000051
	...
    28c4:	00003800 	.word	0x00003800
    28c8:	52000100 	.word	0x52000100
    28cc:	00000038 	.word	0x00000038
    28d0:	00000060 	.word	0x00000060
    28d4:	605c0001 	.word	0x605c0001
    28d8:	90000000 	.word	0x90000000
    28dc:	01000000 	.word	0x01000000
    28e0:	00a05200 	.word	0x00a05200
    28e4:	00d00000 	.word	0x00d00000
    28e8:	00010000 	.word	0x00010000
    28ec:	00000052 	.word	0x00000052
    28f0:	00000000 	.word	0x00000000
    28f4:	00000c00 	.word	0x00000c00
    28f8:	00003000 	.word	0x00003000
    28fc:	5c000100 	.word	0x5c000100
    2900:	000000a4 	.word	0x000000a4
    2904:	000000d0 	.word	0x000000d0
    2908:	005c0001 	.word	0x005c0001
    290c:	00000000 	.word	0x00000000
    2910:	28000000 	.word	0x28000000
    2914:	2c000000 	.word	0x2c000000
    2918:	01000000 	.word	0x01000000
    291c:	002c5300 	.word	0x002c5300
    2920:	00b00000 	.word	0x00b00000
    2924:	00010000 	.word	0x00010000
    2928:	0000c451 	.word	0x0000c451
    292c:	0000d000 	.word	0x0000d000
    2930:	51000100 	.word	0x51000100
	...
    293c:	00000034 	.word	0x00000034
    2940:	0000005c 	.word	0x0000005c
    2944:	70530001 	.word	0x70530001
    2948:	74000000 	.word	0x74000000
    294c:	01000000 	.word	0x01000000
    2950:	00745000 	.word	0x00745000
    2954:	00840000 	.word	0x00840000
    2958:	00010000 	.word	0x00010000
    295c:	00008453 	.word	0x00008453
    2960:	0000c800 	.word	0x0000c800
    2964:	50000100 	.word	0x50000100
	...
    2974:	00000008 	.word	0x00000008
    2978:	085d0001 	.word	0x085d0001
    297c:	9c000000 	.word	0x9c000000
    2980:	02000000 	.word	0x02000000
    2984:	00147d00 	.word	0x00147d00
	...
    2990:	20000000 	.word	0x20000000
    2994:	01000000 	.word	0x01000000
    2998:	00205000 	.word	0x00205000
    299c:	009c0000 	.word	0x009c0000
    29a0:	00010000 	.word	0x00010000
    29a4:	00000055 	.word	0x00000055
	...
    29b0:	00003c00 	.word	0x00003c00
    29b4:	51000100 	.word	0x51000100
    29b8:	0000003c 	.word	0x0000003c
    29bc:	0000009c 	.word	0x0000009c
    29c0:	00580001 	.word	0x00580001
	...
    29cc:	3c000000 	.word	0x3c000000
    29d0:	01000000 	.word	0x01000000
    29d4:	003c5200 	.word	0x003c5200
    29d8:	009c0000 	.word	0x009c0000
    29dc:	00010000 	.word	0x00010000
    29e0:	00000056 	.word	0x00000056
	...
    29ec:	00003c00 	.word	0x00003c00
    29f0:	53000100 	.word	0x53000100
    29f4:	0000003c 	.word	0x0000003c
    29f8:	0000009c 	.word	0x0000009c
    29fc:	00570001 	.word	0x00570001
	...
    2a08:	04000000 	.word	0x04000000
    2a0c:	01000000 	.word	0x01000000
    2a10:	00045d00 	.word	0x00045d00
    2a14:	00100000 	.word	0x00100000
    2a18:	00020000 	.word	0x00020000
    2a1c:	0010247d 	.word	0x0010247d
    2a20:	010c0000 	.word	0x010c0000
    2a24:	00020000 	.word	0x00020000
    2a28:	0000307d 	.word	0x0000307d
	...
    2a34:	00240000 	.word	0x00240000
    2a38:	00010000 	.word	0x00010000
    2a3c:	00002450 	.word	0x00002450
    2a40:	0000c000 	.word	0x0000c000
    2a44:	7d000200 	.word	0x7d000200
    2a48:	0000c004 	.word	0x0000c004
    2a4c:	0000d400 	.word	0x0000d400
    2a50:	91000200 	.word	0x91000200
    2a54:	0000d470 	.word	0x0000d470
    2a58:	0000e800 	.word	0x0000e800
    2a5c:	7d000200 	.word	0x7d000200
    2a60:	0000e804 	.word	0x0000e804
    2a64:	0000f400 	.word	0x0000f400
    2a68:	91000200 	.word	0x91000200
    2a6c:	0000f470 	.word	0x0000f470
    2a70:	00010c00 	.word	0x00010c00
    2a74:	7d000200 	.word	0x7d000200
    2a78:	00000004 	.word	0x00000004
	...
    2a84:	00002400 	.word	0x00002400
    2a88:	51000100 	.word	0x51000100
    2a8c:	00000024 	.word	0x00000024
    2a90:	0000010c 	.word	0x0000010c
    2a94:	00570001 	.word	0x00570001
    2a98:	00000000 	.word	0x00000000
    2a9c:	44000000 	.word	0x44000000
    2aa0:	c0000000 	.word	0xc0000000
    2aa4:	01000000 	.word	0x01000000
    2aa8:	00d45c00 	.word	0x00d45c00
    2aac:	00dc0000 	.word	0x00dc0000
    2ab0:	00010000 	.word	0x00010000
    2ab4:	0000f85c 	.word	0x0000f85c
    2ab8:	00010400 	.word	0x00010400
    2abc:	5c000100 	.word	0x5c000100
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1a011901 	bne	46438 <__Stack_Size+0x46038>
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 	undefined instruction 0xffffffff
	...
  20:	0000011e 	andeq	r0, r0, lr, lsl r1
  24:	00000120 	andeq	r0, r0, r0, lsr #2
  28:	00000126 	andeq	r0, r0, r6, lsr #2
  2c:	0000014a 	andeq	r0, r0, sl, asr #2
  30:	00000122 	andeq	r0, r0, r2, lsr #2
  34:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  40:	0000011e 	andeq	r0, r0, lr, lsl r1
  44:	00000120 	andeq	r0, r0, r0, lsr #2
  48:	00000130 	andeq	r0, r0, r0, lsr r1
  4c:	0000014a 	andeq	r0, r0, sl, asr #2
  50:	00000122 	andeq	r0, r0, r2, lsr #2
  54:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  60:	0000014a 	andeq	r0, r0, sl, asr #2
  64:	0000015e 	andeq	r0, r0, lr, asr r1
  68:	00000188 	andeq	r0, r0, r8, lsl #3
  6c:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  78:	0000014a 	andeq	r0, r0, sl, asr #2
  7c:	0000015e 	andeq	r0, r0, lr, asr r1
  80:	00000188 	andeq	r0, r0, r8, lsl #3
  84:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  90:	0000015e 	andeq	r0, r0, lr, asr r1
  94:	00000182 	andeq	r0, r0, r2, lsl #3
  98:	00000186 	andeq	r0, r0, r6, lsl #3
  9c:	00000188 	andeq	r0, r0, r8, lsl #3
	...
  a8:	0000015e 	andeq	r0, r0, lr, asr r1
  ac:	00000160 	andeq	r0, r0, r0, ror #2
  b0:	00000186 	andeq	r0, r0, r6, lsl #3
  b4:	00000188 	andeq	r0, r0, r8, lsl #3
  b8:	0000016a 	andeq	r0, r0, sl, ror #2
  bc:	00000182 	andeq	r0, r0, r2, lsl #3
	...
  c8:	00000078 	andeq	r0, r0, r8, ror r0
  cc:	0000007a 	andeq	r0, r0, sl, ror r0
  d0:	0000007c 	andeq	r0, r0, ip, ror r0
  d4:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  e0:	00000078 	andeq	r0, r0, r8, ror r0
  e4:	0000007a 	andeq	r0, r0, sl, ror r0
  e8:	0000007c 	andeq	r0, r0, ip, ror r0
  ec:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  f8:	0000030e 	andeq	r0, r0, lr, lsl #6
  fc:	00000310 	andeq	r0, r0, r0, lsl r3
 100:	00000320 	andeq	r0, r0, r0, lsr #6
 104:	0000034a 	andeq	r0, r0, sl, asr #6
 108:	00000312 	andeq	r0, r0, r2, lsl r3
 10c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 118:	0000030e 	andeq	r0, r0, lr, lsl #6
 11c:	00000310 	andeq	r0, r0, r0, lsl r3
 120:	00000320 	andeq	r0, r0, r0, lsr #6
 124:	0000034a 	andeq	r0, r0, sl, asr #6
 128:	00000312 	andeq	r0, r0, r2, lsl r3
 12c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 138:	0000034a 	andeq	r0, r0, sl, asr #6
 13c:	0000034c 	andeq	r0, r0, ip, asr #6
 140:	0000034e 	andeq	r0, r0, lr, asr #6
 144:	00000360 	andeq	r0, r0, r0, ror #6
	...
 150:	00000364 	andeq	r0, r0, r4, ror #6
 154:	00000366 	andeq	r0, r0, r6, ror #6
 158:	00000376 	andeq	r0, r0, r6, ror r3
 15c:	000003a6 	andeq	r0, r0, r6, lsr #7
 160:	0000036a 	andeq	r0, r0, sl, ror #6
 164:	00000372 	andeq	r0, r0, r2, ror r3
	...
 170:	00000364 	andeq	r0, r0, r4, ror #6
 174:	00000366 	andeq	r0, r0, r6, ror #6
 178:	00000376 	andeq	r0, r0, r6, ror r3
 17c:	000003a6 	andeq	r0, r0, r6, lsr #7
 180:	0000036a 	andeq	r0, r0, sl, ror #6
 184:	00000372 	andeq	r0, r0, r2, ror r3
	...
 190:	000003a6 	andeq	r0, r0, r6, lsr #7
 194:	000003a8 	andeq	r0, r0, r8, lsr #7
 198:	000003aa 	andeq	r0, r0, sl, lsr #7
 19c:	000003c2 	andeq	r0, r0, r2, asr #7
	...
 1a8:	00000404 	andeq	r0, r0, r4, lsl #8
 1ac:	00000406 	andeq	r0, r0, r6, lsl #8
 1b0:	00000408 	andeq	r0, r0, r8, lsl #8
 1b4:	0000041a 	andeq	r0, r0, sl, lsl r4
	...
 1c0:	00000454 	andeq	r0, r0, r4, asr r4
 1c4:	00000456 	andeq	r0, r0, r6, asr r4
 1c8:	00000458 	andeq	r0, r0, r8, asr r4
 1cc:	0000046e 	andeq	r0, r0, lr, ror #8
	...
 1d8:	000004c6 	andeq	r0, r0, r6, asr #9
 1dc:	000004c8 	andeq	r0, r0, r8, asr #9
 1e0:	000004cc 	andeq	r0, r0, ip, asr #9
 1e4:	000004de 	ldrdeq	r0, [r0], -lr
	...
 1f0:	00000566 	andeq	r0, r0, r6, ror #10
 1f4:	00000568 	andeq	r0, r0, r8, ror #10
 1f8:	0000056c 	andeq	r0, r0, ip, ror #10
 1fc:	00000582 	andeq	r0, r0, r2, lsl #11
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	00000024 	andeq	r0, r0, r4, lsr #32
 210:	00000070 	andeq	r0, r0, r0, ror r0
 214:	0000010c 	andeq	r0, r0, ip, lsl #2
 218:	00000044 	andeq	r0, r0, r4, asr #32
 21c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 228:	ffffffff 	undefined instruction 0xffffffff
	...
