{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764093707976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764093707980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 19:01:47 2025 " "Processing started: Tue Nov 25 19:01:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764093707980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764093707980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Individual_Component_Test -c Individual_Component_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Individual_Component_Test -c Individual_Component_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764093707980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764093708377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764093708377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/documents/cours/projet_soc/radar_2d_soc/src/decimal_digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/documents/cours/projet_soc/radar_2d_soc/src/decimal_digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decimal_Digits-Behavioral " "Found design unit 1: Decimal_Digits-Behavioral" {  } { { "../../src/Decimal_Digits.vhd" "" { Text "C:/Users/Yanis/Documents/Cours/Projet_SoC/Radar_2D_SoC/src/Decimal_Digits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764093716273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decimal_Digits " "Found entity 1: Decimal_Digits" {  } { { "../../src/Decimal_Digits.vhd" "" { Text "C:/Users/Yanis/Documents/Cours/Projet_SoC/Radar_2D_SoC/src/Decimal_Digits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764093716273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764093716273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/documents/cours/projet_soc/radar_2d_soc/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/documents/cours/projet_soc/radar_2d_soc/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVEN_SEG-COMB " "Found design unit 1: SEVEN_SEG-COMB" {  } { { "../../src/SEVEN_SEG.vhd" "" { Text "C:/Users/Yanis/Documents/Cours/Projet_SoC/Radar_2D_SoC/src/SEVEN_SEG.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764093716277 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Found entity 1: SEVEN_SEG" {  } { { "../../src/SEVEN_SEG.vhd" "" { Text "C:/Users/Yanis/Documents/Cours/Projet_SoC/Radar_2D_SoC/src/SEVEN_SEG.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764093716277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764093716277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/documents/cours/projet_soc/radar_2d_soc/src/binary_to_sevseg_3dig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/documents/cours/projet_soc/radar_2d_soc/src/binary_to_sevseg_3dig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_sevseg_3dig-Behavioral " "Found design unit 1: binary_to_sevseg_3dig-Behavioral" {  } { { "../../src/binary_to_sevseg_3dig.vhd" "" { Text "C:/Users/Yanis/Documents/Cours/Projet_SoC/Radar_2D_SoC/src/binary_to_sevseg_3dig.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764093716283 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_sevseg_3dig " "Found entity 1: binary_to_sevseg_3dig" {  } { { "../../src/binary_to_sevseg_3dig.vhd" "" { Text "C:/Users/Yanis/Documents/Cours/Projet_SoC/Radar_2D_SoC/src/binary_to_sevseg_3dig.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764093716283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764093716283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/documents/cours/projet_soc/radar_2d_soc/src/telemetre_us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/documents/cours/projet_soc/radar_2d_soc/src/telemetre_us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TELEMETRE_US-rtl " "Found design unit 1: TELEMETRE_US-rtl" {  } { { "../../src/telemetre_us.vhd" "" { Text "C:/Users/Yanis/Documents/Cours/Projet_SoC/Radar_2D_SoC/src/telemetre_us.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764093716286 ""} { "Info" "ISGN_ENTITY_NAME" "1 TELEMETRE_US " "Found entity 1: TELEMETRE_US" {  } { { "../../src/telemetre_us.vhd" "" { Text "C:/Users/Yanis/Documents/Cours/Projet_SoC/Radar_2D_SoC/src/telemetre_us.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764093716286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764093716286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/documents/cours/projet_soc/radar_2d_soc/src/individual_component_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/documents/cours/projet_soc/radar_2d_soc/src/individual_component_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 individual_component_test-Behavioral " "Found design unit 1: individual_component_test-Behavioral" {  } { { "../../src/individual_component_test.vhd" "" { Text "C:/Users/Yanis/Documents/Cours/Projet_SoC/Radar_2D_SoC/src/individual_component_test.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764093716290 ""} { "Info" "ISGN_ENTITY_NAME" "1 individual_component_test " "Found entity 1: individual_component_test" {  } { { "../../src/individual_component_test.vhd" "" { Text "C:/Users/Yanis/Documents/Cours/Projet_SoC/Radar_2D_SoC/src/individual_component_test.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764093716290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764093716290 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Read_n individual_component_test.vhd(41) " "VHDL error at individual_component_test.vhd(41): formal port or parameter \"Read_n\" must have actual or default value" {  } { { "../../src/individual_component_test.vhd" "" { Text "C:/Users/Yanis/Documents/Cours/Projet_SoC/Radar_2D_SoC/src/individual_component_test.vhd" 41 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1764093716291 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Read_n telemetre_us.vhd(11) " "HDL error at telemetre_us.vhd(11): see declaration for object \"Read_n\"" {  } { { "../../src/telemetre_us.vhd" "" { Text "C:/Users/Yanis/Documents/Cours/Projet_SoC/Radar_2D_SoC/src/telemetre_us.vhd" 11 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764093716291 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764093716364 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 25 19:01:56 2025 " "Processing ended: Tue Nov 25 19:01:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764093716364 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764093716364 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764093716364 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764093716364 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764093716945 ""}
