

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Sat Nov  4 18:07:41 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  17257942|  17258605|  0.173 sec|  0.173 sec|  17257942|  17258605|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_input_buffer_c3_fu_217              |load_input_buffer_c3              |    73739|    73739|  0.737 ms|  0.737 ms|   73739|   73739|       no|
        |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_229  |conv3_Pipeline_WEIGHTI_WEIGHTK_L  |      803|      803|  8.030 us|  8.030 us|     803|     803|       no|
        |grp_conv3_Pipeline_IN_ROW_COL_fu_238         |conv3_Pipeline_IN_ROW_COL         |   258412|   258412|  2.584 ms|  2.584 ms|  258412|  258412|       no|
        |grp_conv3_Pipeline_RELU_fu_252               |conv3_Pipeline_RELU               |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv3_Pipeline_4_fu_264                  |conv3_Pipeline_4                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv3_Pipeline_RELU1_fu_277              |conv3_Pipeline_RELU1              |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv3_Pipeline_6_fu_288                  |conv3_Pipeline_6                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv3_Pipeline_CLEARW_fu_300             |conv3_Pipeline_CLEARW             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv3_Pipeline_CLEARW2_fu_310            |conv3_Pipeline_CLEARW2            |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv3_Pipeline_CLEARW3_fu_319            |conv3_Pipeline_CLEARW3            |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |            |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |  Loop Name |    min   |    max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW  |  17257941|  17258604|  338391 ~ 338404|          -|          -|    51|        no|
        | + EXPORTH  |      4671|      4679|             1557|          -|          -|     3|        no|
        | + CLEARH   |      1554|      1557|              777|          -|          -|     2|        no|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 23 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 32 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 15 
32 --> 33 35 
33 --> 34 
34 --> 35 
35 --> 36 2 
36 --> 37 
37 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 38 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_13, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_12, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_11, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615" [src/conv3.cpp:19]   --->   Operation 42 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615" [src/conv3.cpp:19]   --->   Operation 43 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 44 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv3_biases_0_0_val" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 45 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 46 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 47 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %conv3_biases_0_0_val_read, i7 0" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i62 %trunc_ln" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 50 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln119" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 51 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv3.cpp:32]   --->   Operation 52 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv3.cpp:32]   --->   Operation 53 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h" [src/conv3.cpp:32]   --->   Operation 54 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_2, i8 255" [src/conv3.cpp:32]   --->   Operation 55 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_IN.split, void %for.end132" [src/conv3.cpp:32]   --->   Operation 56 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [src/conv3.cpp:68]   --->   Operation 57 'ret' 'ret_ln68' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 58 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 59 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 60 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 61 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 62 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 63 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 64 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 65 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.44>
ST_11 : Operation 66 [2/2] (4.44ns)   --->   "%call_ln35 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2" [src/conv3.cpp:35]   --->   Operation 66 'call' 'call_ln35' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln119 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i18 %weight_buffer_0" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 67 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln35 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2" [src/conv3.cpp:35]   --->   Operation 68 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln119 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i18 %weight_buffer_0" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 69 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i18 %weight_buffer_0"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i8 %h_2" [src/conv3.cpp:132->src/conv3.cpp:65]   --->   Operation 71 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:32]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv3.cpp:32]   --->   Operation 73 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i18 %weight_buffer_0"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln136 = br void %RELU.0.i" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 75 'br' 'br_ln136' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.73>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln136, void %for.body8.1.i.preheader, i3 0, void %TILE_IN.split" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 76 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.67ns)   --->   "%icmp_ln136 = icmp_ult  i3 %bh, i3 5" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 77 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 78 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i3 %bh" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 79 'zext' 'zext_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 80 [2/2] (1.23ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU, i3 %bh, i22 %shl_ln, i22 %shl_ln, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 80 'call' 'call_ln136' <Predicate = (icmp_ln136)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 81 [1/1] (0.76ns)   --->   "%add_ln139 = add i9 %zext_ln136, i9 %zext_ln132" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 81 'add' 'add_ln139' <Predicate = (icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln139, i10 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 82 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i19 %shl_ln2" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 83 'zext' 'zext_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln139_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln139, i2 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 84 'bitconcatenate' 'shl_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i11 %shl_ln139_1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 85 'zext' 'zext_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.88ns)   --->   "%sub_ln139 = sub i20 %zext_ln139, i20 %zext_ln139_1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 86 'sub' 'sub_ln139' <Predicate = (icmp_ln136)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i20 %sub_ln139" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 87 'sext' 'sext_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (1.08ns)   --->   "%add_ln139_1 = add i64 %sext_ln139, i64 %output_ftmap_read" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 88 'add' 'add_ln139_1' <Predicate = (icmp_ln136)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln139_1, i32 2, i32 63" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 89 'partselect' 'trunc_ln4' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln139 = or i3 %bh, i3 1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 90 'or' 'or_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i3 %or_ln139" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 91 'zext' 'zext_ln139_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln139_2 = add i9 %zext_ln139_2, i9 %zext_ln132" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 92 'add' 'add_ln139_2' <Predicate = (icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln139_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln139_2, i10 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 93 'bitconcatenate' 'shl_ln139_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln139_3 = zext i19 %shl_ln139_2" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 94 'zext' 'zext_ln139_3' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln139_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln139_2, i2 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 95 'bitconcatenate' 'shl_ln139_3' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln139_4 = zext i11 %shl_ln139_3" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 96 'zext' 'zext_ln139_4' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.88ns)   --->   "%sub_ln139_1 = sub i20 %zext_ln139_3, i20 %zext_ln139_4" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 97 'sub' 'sub_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i20 %sub_ln139_1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 98 'sext' 'sext_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (1.08ns)   --->   "%add_ln139_3 = add i64 %sext_ln139_1, i64 %output_ftmap_read" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 99 'add' 'add_ln139_3' <Predicate = (icmp_ln136)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU, i3 %bh, i22 %shl_ln, i22 %shl_ln, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 100 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i62 %trunc_ln4" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 101 'sext' 'sext_ln149' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln149" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 102 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (7.30ns)   --->   "%empty_255 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr, i32 255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 103 'writereq' 'empty_255' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 104 [2/2] (1.23ns)   --->   "%call_ln149 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 104 'call' 'call_ln149' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln149 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 105 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 106 [5/5] (7.30ns)   --->   "%empty_256 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 106 'writeresp' 'empty_256' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 107 [4/5] (7.30ns)   --->   "%empty_256 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 107 'writeresp' 'empty_256' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 108 [3/5] (7.30ns)   --->   "%empty_256 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 108 'writeresp' 'empty_256' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 109 [2/5] (7.30ns)   --->   "%empty_256 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 109 'writeresp' 'empty_256' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 111 'specloopname' 'specloopname_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_23 : Operation 112 [1/5] (7.30ns)   --->   "%empty_256 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 112 'writeresp' 'empty_256' <Predicate = (icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 113 [1/1] (0.67ns)   --->   "%icmp_ln136_1 = icmp_ult  i3 %or_ln139, i3 5" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 113 'icmp' 'icmp_ln136_1' <Predicate = (icmp_ln136)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 114 'br' 'br_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_23 : Operation 115 [2/2] (1.23ns)   --->   "%call_ln139 = call void @conv3_Pipeline_RELU1, i3 %or_ln139, i22 %shl_ln, i22 %shl_ln, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 115 'call' 'call_ln139' <Predicate = (icmp_ln136 & icmp_ln136_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln139_3, i32 2, i32 63" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 116 'partselect' 'trunc_ln149_1' <Predicate = (icmp_ln136 & icmp_ln136_1)> <Delay = 0.00>
ST_23 : Operation 117 [1/1] (0.67ns)   --->   "%add_ln136 = add i3 %bh, i3 2" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 117 'add' 'add_ln136' <Predicate = (icmp_ln136 & icmp_ln136_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln72 = br void %CLEARW.0.i.i" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 118 'br' 'br_ln72' <Predicate = (!icmp_ln136_1) | (!icmp_ln136)> <Delay = 0.42>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln139 = call void @conv3_Pipeline_RELU1, i3 %or_ln139, i22 %shl_ln, i22 %shl_ln, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 119 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln149_1 = sext i62 %trunc_ln149_1" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 120 'sext' 'sext_ln149_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln149_1" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 121 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (7.30ns)   --->   "%empty_257 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr_1, i32 255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 122 'writereq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 123 [2/2] (1.23ns)   --->   "%call_ln149 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln149_1, i3 %or_ln139, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 123 'call' 'call_ln149' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln149 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln149_1, i3 %or_ln139, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 124 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 125 [5/5] (7.30ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 125 'writeresp' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 126 [4/5] (7.30ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 126 'writeresp' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 127 [3/5] (7.30ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 127 'writeresp' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 128 [2/5] (7.30ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 128 'writeresp' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 129 [1/5] (7.30ns)   --->   "%empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 129 'writeresp' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln136 = br void %RELU.0.i" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 130 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>

State 32 <SV = 23> <Delay = 1.90>
ST_32 : Operation 131 [1/1] (0.00ns)   --->   "%h_1 = phi i3 %add_ln72_2, void %for.body8.2.i.i.preheader, i3 0, void %for.end50.i" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 131 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 132 [1/1] (0.67ns)   --->   "%icmp_ln72 = icmp_ult  i3 %h_1, i3 5" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 132 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %_Z23export_output_buffer_c3PA5_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi15ELi1ELS0_5ELS1_3ELi0EEii.exit, void %CLEARW.0.i.i.split" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 133 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 134 [2/2] (1.23ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW, i3 %h_1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 134 'call' 'call_ln72' <Predicate = (icmp_ln72)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW, i3 %h_1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 135 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 25> <Delay = 1.90>
ST_34 : Operation 136 [1/1] (0.67ns)   --->   "%add_ln72 = add i3 %h_1, i3 1" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 136 'add' 'add_ln72' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 137 [2/2] (1.23ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln72, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 137 'call' 'call_ln72' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 26> <Delay = 1.77>
ST_35 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_35 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 139 'specloopname' 'specloopname_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_35 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln72, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 140 'call' 'call_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 141 [1/1] (0.67ns)   --->   "%add_ln72_1 = add i3 %h_1, i3 2" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 141 'add' 'add_ln72_1' <Predicate = (icmp_ln72)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 142 [1/1] (0.67ns)   --->   "%icmp_ln72_1 = icmp_ult  i3 %add_ln72_1, i3 5" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 142 'icmp' 'icmp_ln72_1' <Predicate = (icmp_ln72)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72_1, void %_Z23export_output_buffer_c3PA5_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi15ELi1ELS0_5ELS1_3ELi0EEii.exit, void %for.body8.2.i.i.preheader" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 143 'br' 'br_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_35 : Operation 144 [1/1] (0.67ns)   --->   "%add_ln72_2 = add i3 %h_1, i3 3" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 144 'add' 'add_ln72_2' <Predicate = (icmp_ln72 & icmp_ln72_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 145 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_2, i8 5" [src/conv3.cpp:32]   --->   Operation 145 'add' 'add_ln32' <Predicate = (!icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv3.cpp:32]   --->   Operation 146 'store' 'store_ln32' <Predicate = (!icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.42>
ST_35 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv3.cpp:32]   --->   Operation 147 'br' 'br_ln32' <Predicate = (!icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.00>

State 36 <SV = 27> <Delay = 1.23>
ST_36 : Operation 148 [2/2] (1.23ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln72_1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 148 'call' 'call_ln72' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 28> <Delay = 0.00>
ST_37 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln72_1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 149 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln72 = br void %CLEARW.0.i.i" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 150 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ weight_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                         (alloca           ) [ 01111111111111111111111111111111111111]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specmemcore_ln19          (specmemcore      ) [ 00000000000000000000000000000000000000]
specmemcore_ln19          (specmemcore      ) [ 00000000000000000000000000000000000000]
output_ftmap_read         (read             ) [ 00111111111111111111111111111111111111]
conv3_biases_0_0_val_read (read             ) [ 00000000000000000000000000000000000000]
conv3_weights_read        (read             ) [ 00000000000000000000000000000000000000]
input_ftmap_read          (read             ) [ 00111111111111111111111111111111111111]
shl_ln                    (bitconcatenate   ) [ 00111111111111111111111111111111111111]
trunc_ln                  (partselect       ) [ 00111111111111111111111111111111111111]
sext_ln119                (sext             ) [ 00000000000000000000000000000000000000]
w3_addr                   (getelementptr    ) [ 00111111111111111111111111111111111111]
store_ln32                (store            ) [ 00000000000000000000000000000000000000]
br_ln32                   (br               ) [ 00000000000000000000000000000000000000]
h_2                       (load             ) [ 00011111111111111111111111111111111111]
icmp_ln32                 (icmp             ) [ 00111111111111111111111111111111111111]
br_ln32                   (br               ) [ 00000000000000000000000000000000000000]
ret_ln68                  (ret              ) [ 00000000000000000000000000000000000000]
empty                     (readreq          ) [ 00000000000000000000000000000000000000]
call_ln35                 (call             ) [ 00000000000000000000000000000000000000]
call_ln119                (call             ) [ 00000000000000000000000000000000000000]
zext_ln132                (zext             ) [ 00000000000000011111111111111111000000]
speclooptripcount_ln32    (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln32         (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln0                  (call             ) [ 00000000000000000000000000000000000000]
br_ln136                  (br               ) [ 00111111111111111111111111111111111111]
bh                        (phi              ) [ 00000000000000011111111100000000000000]
icmp_ln136                (icmp             ) [ 00111111111111111111111111111111111111]
br_ln136                  (br               ) [ 00000000000000000000000000000000000000]
zext_ln136                (zext             ) [ 00000000000000000000000000000000000000]
add_ln139                 (add              ) [ 00000000000000000000000000000000000000]
shl_ln2                   (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln139                (zext             ) [ 00000000000000000000000000000000000000]
shl_ln139_1               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln139_1              (zext             ) [ 00000000000000000000000000000000000000]
sub_ln139                 (sub              ) [ 00000000000000000000000000000000000000]
sext_ln139                (sext             ) [ 00000000000000000000000000000000000000]
add_ln139_1               (add              ) [ 00000000000000000000000000000000000000]
trunc_ln4                 (partselect       ) [ 00000000000000001110000000000000000000]
or_ln139                  (or               ) [ 00000000000000001111111111100000000000]
zext_ln139_2              (zext             ) [ 00000000000000000000000000000000000000]
add_ln139_2               (add              ) [ 00000000000000000000000000000000000000]
shl_ln139_2               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln139_3              (zext             ) [ 00000000000000000000000000000000000000]
shl_ln139_3               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln139_4              (zext             ) [ 00000000000000000000000000000000000000]
sub_ln139_1               (sub              ) [ 00000000000000000000000000000000000000]
sext_ln139_1              (sext             ) [ 00000000000000000000000000000000000000]
add_ln139_3               (add              ) [ 00000000000000001111111100000000000000]
call_ln136                (call             ) [ 00000000000000000000000000000000000000]
sext_ln149                (sext             ) [ 00000000000000000000000000000000000000]
o_addr                    (getelementptr    ) [ 00111111111111110111111111111111111111]
empty_255                 (writereq         ) [ 00000000000000000000000000000000000000]
call_ln149                (call             ) [ 00000000000000000000000000000000000000]
speclooptripcount_ln136   (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln136        (specloopname     ) [ 00000000000000000000000000000000000000]
empty_256                 (writeresp        ) [ 00000000000000000000000000000000000000]
icmp_ln136_1              (icmp             ) [ 00111111111111111111111111111111111111]
br_ln136                  (br               ) [ 00000000000000000000000000000000000000]
trunc_ln149_1             (partselect       ) [ 00000000000000000000000011100000000000]
add_ln136                 (add              ) [ 00111111111111110000000011111111111111]
br_ln72                   (br               ) [ 00111111111111111111111111111111111111]
call_ln139                (call             ) [ 00000000000000000000000000000000000000]
sext_ln149_1              (sext             ) [ 00000000000000000000000000000000000000]
o_addr_1                  (getelementptr    ) [ 00000000000000000000000001111111000000]
empty_257                 (writereq         ) [ 00000000000000000000000000000000000000]
call_ln149                (call             ) [ 00000000000000000000000000000000000000]
empty_258                 (writeresp        ) [ 00000000000000000000000000000000000000]
br_ln136                  (br               ) [ 00111111111111111111111111111111111111]
h_1                       (phi              ) [ 00000000000000000000000000000000111100]
icmp_ln72                 (icmp             ) [ 00111111111111111111111111111111111111]
br_ln72                   (br               ) [ 00000000000000000000000000000000000000]
call_ln72                 (call             ) [ 00000000000000000000000000000000000000]
add_ln72                  (add              ) [ 00111111111111111111111111111111100111]
speclooptripcount_ln72    (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln72         (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln72                 (call             ) [ 00000000000000000000000000000000000000]
add_ln72_1                (add              ) [ 00000000000000000000000000000000000011]
icmp_ln72_1               (icmp             ) [ 00111111111111111111111111111111111111]
br_ln72                   (br               ) [ 00000000000000000000000000000000000000]
add_ln72_2                (add              ) [ 00111111111111111111111111111111100011]
add_ln32                  (add              ) [ 00000000000000000000000000000000000000]
store_ln32                (store            ) [ 00000000000000000000000000000000000000]
br_ln32                   (br               ) [ 00000000000000000000000000000000000000]
call_ln72                 (call             ) [ 00000000000000000000000000000000000000]
br_ln72                   (br               ) [ 00111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i15.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_buffer_c3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_WEIGHTI_WEIGHTK_L"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_IN_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="h_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="output_ftmap_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv3_biases_0_0_val_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="15" slack="0"/>
<pin id="154" dir="0" index="1" bw="15" slack="0"/>
<pin id="155" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="conv3_weights_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_ftmap_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_readreq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="2"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_writeresp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="9" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_255/16 empty_256/19 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_writeresp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="9" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_257/24 empty_258/27 "/>
</bind>
</comp>

<comp id="193" class="1005" name="bh_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="1"/>
<pin id="195" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="bh_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/15 "/>
</bind>
</comp>

<comp id="205" class="1005" name="h_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="1"/>
<pin id="207" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_1 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="h_1_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_1/32 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_load_input_buffer_c3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="64" slack="10"/>
<pin id="221" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="4" bw="32" slack="0"/>
<pin id="223" dir="0" index="5" bw="32" slack="0"/>
<pin id="224" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="62" slack="10"/>
<pin id="233" dir="0" index="3" bw="18" slack="0"/>
<pin id="234" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln119/11 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_conv3_Pipeline_IN_ROW_COL_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="24" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="0" index="3" bw="32" slack="0"/>
<pin id="243" dir="0" index="4" bw="24" slack="0"/>
<pin id="244" dir="0" index="5" bw="18" slack="0"/>
<pin id="245" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_conv3_Pipeline_RELU_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="0" index="2" bw="22" slack="14"/>
<pin id="256" dir="0" index="3" bw="22" slack="14"/>
<pin id="257" dir="0" index="4" bw="24" slack="0"/>
<pin id="258" dir="0" index="5" bw="24" slack="0"/>
<pin id="259" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln136/15 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_conv3_Pipeline_4_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="62" slack="2"/>
<pin id="268" dir="0" index="3" bw="3" slack="2"/>
<pin id="269" dir="0" index="4" bw="24" slack="0"/>
<pin id="270" dir="0" index="5" bw="24" slack="0"/>
<pin id="271" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/17 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_conv3_Pipeline_RELU1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="3" slack="8"/>
<pin id="280" dir="0" index="2" bw="22" slack="22"/>
<pin id="281" dir="0" index="3" bw="22" slack="22"/>
<pin id="282" dir="0" index="4" bw="24" slack="0"/>
<pin id="283" dir="0" index="5" bw="24" slack="0"/>
<pin id="284" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln139/23 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_conv3_Pipeline_6_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="62" slack="2"/>
<pin id="292" dir="0" index="3" bw="3" slack="10"/>
<pin id="293" dir="0" index="4" bw="24" slack="0"/>
<pin id="294" dir="0" index="5" bw="24" slack="0"/>
<pin id="295" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/25 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_conv3_Pipeline_CLEARW_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="0" index="2" bw="24" slack="0"/>
<pin id="304" dir="0" index="3" bw="24" slack="0"/>
<pin id="305" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/32 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_conv3_Pipeline_CLEARW2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="0" index="2" bw="24" slack="0"/>
<pin id="314" dir="0" index="3" bw="24" slack="0"/>
<pin id="315" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/34 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_conv3_Pipeline_CLEARW3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="3" slack="1"/>
<pin id="322" dir="0" index="2" bw="24" slack="0"/>
<pin id="323" dir="0" index="3" bw="24" slack="0"/>
<pin id="324" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/36 "/>
</bind>
</comp>

<comp id="328" class="1004" name="shl_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="22" slack="0"/>
<pin id="330" dir="0" index="1" bw="15" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="22" slack="14"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="62" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="0" index="3" bw="7" slack="0"/>
<pin id="341" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln119_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="62" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="w3_addr_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="62" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln32_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="h_2_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="1"/>
<pin id="363" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln32_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln132_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="372" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/14 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln136_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/15 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln136_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/15 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln139_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="1"/>
<pin id="386" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/15 "/>
</bind>
</comp>

<comp id="388" class="1004" name="shl_ln2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="19" slack="0"/>
<pin id="390" dir="0" index="1" bw="9" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/15 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln139_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="19" slack="0"/>
<pin id="398" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/15 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln139_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="0" index="1" bw="9" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln139_1/15 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln139_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_1/15 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sub_ln139_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="19" slack="0"/>
<pin id="414" dir="0" index="1" bw="11" slack="0"/>
<pin id="415" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln139/15 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln139_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="20" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/15 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln139_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="20" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="14"/>
<pin id="425" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_1/15 "/>
</bind>
</comp>

<comp id="427" class="1004" name="trunc_ln4_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="62" slack="0"/>
<pin id="429" dir="0" index="1" bw="64" slack="0"/>
<pin id="430" dir="0" index="2" bw="3" slack="0"/>
<pin id="431" dir="0" index="3" bw="7" slack="0"/>
<pin id="432" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/15 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln139_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln139/15 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln139_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="0"/>
<pin id="445" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_2/15 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln139_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="1"/>
<pin id="450" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_2/15 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln139_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="19" slack="0"/>
<pin id="454" dir="0" index="1" bw="9" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln139_2/15 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln139_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="19" slack="0"/>
<pin id="462" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_3/15 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shl_ln139_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="0" index="1" bw="9" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln139_3/15 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln139_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_4/15 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sub_ln139_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="19" slack="0"/>
<pin id="478" dir="0" index="1" bw="11" slack="0"/>
<pin id="479" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln139_1/15 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln139_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="20" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139_1/15 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln139_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="20" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="14"/>
<pin id="489" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_3/15 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln149_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="62" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149/16 "/>
</bind>
</comp>

<comp id="494" class="1004" name="o_addr_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="62" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr/16 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln136_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="8"/>
<pin id="503" dir="0" index="1" bw="3" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_1/23 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln149_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="62" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="8"/>
<pin id="509" dir="0" index="2" bw="3" slack="0"/>
<pin id="510" dir="0" index="3" bw="7" slack="0"/>
<pin id="511" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln149_1/23 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln136_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="8"/>
<pin id="517" dir="0" index="1" bw="3" slack="0"/>
<pin id="518" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/23 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln149_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="62" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_1/24 "/>
</bind>
</comp>

<comp id="524" class="1004" name="o_addr_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="62" slack="0"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr_1/24 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln72_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="3" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/32 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln72_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="2"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/34 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln72_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="3"/>
<pin id="546" dir="0" index="1" bw="3" slack="0"/>
<pin id="547" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/35 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln72_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="0" index="1" bw="3" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_1/35 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln72_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="3"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_2/35 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln32_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/35 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln32_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="8" slack="26"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/35 "/>
</bind>
</comp>

<comp id="572" class="1005" name="h_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="579" class="1005" name="output_ftmap_read_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="14"/>
<pin id="581" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="585" class="1005" name="input_ftmap_read_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="10"/>
<pin id="587" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="590" class="1005" name="shl_ln_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="22" slack="14"/>
<pin id="592" dir="1" index="1" bw="22" slack="14"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="598" class="1005" name="trunc_ln_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="62" slack="10"/>
<pin id="600" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="603" class="1005" name="w3_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="2"/>
<pin id="605" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w3_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="zext_ln132_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="1"/>
<pin id="616" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln132 "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln136_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="8"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="624" class="1005" name="trunc_ln4_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="62" slack="1"/>
<pin id="626" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="630" class="1005" name="or_ln139_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="3" slack="8"/>
<pin id="632" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="or_ln139 "/>
</bind>
</comp>

<comp id="637" class="1005" name="add_ln139_3_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="8"/>
<pin id="639" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln139_3 "/>
</bind>
</comp>

<comp id="642" class="1005" name="o_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="3"/>
<pin id="644" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="trunc_ln149_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="62" slack="1"/>
<pin id="652" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln149_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="add_ln136_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="1"/>
<pin id="658" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln136 "/>
</bind>
</comp>

<comp id="661" class="1005" name="o_addr_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="3"/>
<pin id="663" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln72_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="3"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="670" class="1005" name="add_ln72_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="1"/>
<pin id="672" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="675" class="1005" name="add_ln72_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="1"/>
<pin id="677" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="add_ln72_2_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="1"/>
<pin id="685" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="58" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="76" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="78" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="110" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="112" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="184"><net_src comp="116" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="190"><net_src comp="110" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="112" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="192"><net_src comp="116" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="94" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="94" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="225"><net_src comp="80" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="0" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="217" pin=4"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="217" pin=5"/></net>

<net id="235"><net_src comp="82" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="246"><net_src comp="84" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="238" pin=5"/></net>

<net id="260"><net_src comp="98" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="197" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="252" pin=4"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="252" pin=5"/></net>

<net id="272"><net_src comp="114" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="193" pin="1"/><net_sink comp="264" pin=3"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="264" pin=5"/></net>

<net id="285"><net_src comp="122" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="277" pin=4"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="277" pin=5"/></net>

<net id="296"><net_src comp="126" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="20" pin="0"/><net_sink comp="288" pin=4"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="288" pin=5"/></net>

<net id="306"><net_src comp="128" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="209" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="20" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="130" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="20" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="325"><net_src comp="140" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="20" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="152" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="342"><net_src comp="66" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="158" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="68" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="70" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="349"><net_src comp="336" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="4" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="74" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="377"><net_src comp="197" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="96" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="197" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="100" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="383" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="102" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="104" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="383" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="106" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="396" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="66" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="422" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="70" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="441"><net_src comp="197" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="108" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="100" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="102" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="104" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="447" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="106" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="460" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="498"><net_src comp="10" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="500"><net_src comp="494" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="505"><net_src comp="96" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="68" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="514"><net_src comp="70" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="519"><net_src comp="193" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="124" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="528"><net_src comp="10" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="524" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="535"><net_src comp="209" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="96" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="205" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="108" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="537" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="548"><net_src comp="205" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="124" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="96" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="205" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="136" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="138" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="562" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="142" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="582"><net_src comp="146" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="588"><net_src comp="164" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="593"><net_src comp="328" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="597"><net_src comp="590" pin="1"/><net_sink comp="277" pin=3"/></net>

<net id="601"><net_src comp="336" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="606"><net_src comp="350" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="617"><net_src comp="370" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="623"><net_src comp="373" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="427" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="633"><net_src comp="437" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="288" pin=3"/></net>

<net id="640"><net_src comp="486" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="645"><net_src comp="494" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="653"><net_src comp="506" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="659"><net_src comp="515" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="664"><net_src comp="524" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="669"><net_src comp="531" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="537" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="678"><net_src comp="544" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="686"><net_src comp="556" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="209" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o | {16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3 | {11 12 }
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2 | {11 12 }
	Port: weight_buffer_0 | {11 12 }
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1 | {13 14 15 16 23 24 32 33 34 35 36 37 }
	Port: conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255 | {13 14 15 16 23 24 32 33 34 35 36 37 }
 - Input state : 
	Port: conv3 : i3 | {11 12 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : w3 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3 | {13 14 }
	Port: conv3 : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2 | {13 14 }
	Port: conv3 : weight_buffer_0 | {13 14 }
	Port: conv3 : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1 | {13 14 15 16 17 18 23 24 25 26 }
	Port: conv3 : conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255 | {13 14 15 16 17 18 23 24 25 26 }
  - Chain level:
	State 1
		sext_ln119 : 1
		w3_addr : 2
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		icmp_ln136 : 1
		br_ln136 : 2
		zext_ln136 : 1
		call_ln136 : 1
		add_ln139 : 2
		shl_ln2 : 3
		zext_ln139 : 4
		shl_ln139_1 : 3
		zext_ln139_1 : 4
		sub_ln139 : 5
		sext_ln139 : 6
		add_ln139_1 : 7
		trunc_ln4 : 8
		or_ln139 : 1
		zext_ln139_2 : 1
		add_ln139_2 : 2
		shl_ln139_2 : 3
		zext_ln139_3 : 4
		shl_ln139_3 : 3
		zext_ln139_4 : 4
		sub_ln139_1 : 5
		sext_ln139_1 : 6
		add_ln139_3 : 7
	State 16
		o_addr : 1
		empty_255 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		br_ln136 : 1
	State 24
		o_addr_1 : 1
		empty_257 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		icmp_ln72 : 1
		br_ln72 : 2
		call_ln72 : 1
	State 33
	State 34
		call_ln72 : 1
	State 35
		icmp_ln72_1 : 1
		br_ln72 : 2
		store_ln32 : 1
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |       grp_load_input_buffer_c3_fu_217       |    1    | 3.95182 |   8404  |   4473  |
|          | grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_229 |    0    |    0    |   111   |   203   |
|          |     grp_conv3_Pipeline_IN_ROW_COL_fu_238    |    15   | 17.6289 |   5159  |   9293  |
|          |        grp_conv3_Pipeline_RELU_fu_252       |    0    |  0.854  |    84   |   140   |
|   call   |         grp_conv3_Pipeline_4_fu_264         |    0    |  0.854  |   150   |    57   |
|          |       grp_conv3_Pipeline_RELU1_fu_277       |    0    |  0.854  |    84   |   140   |
|          |         grp_conv3_Pipeline_6_fu_288         |    0    |  0.854  |   150   |    57   |
|          |       grp_conv3_Pipeline_CLEARW_fu_300      |    0    |    0    |    8    |    30   |
|          |      grp_conv3_Pipeline_CLEARW2_fu_310      |    0    |    0    |    8    |    30   |
|          |      grp_conv3_Pipeline_CLEARW3_fu_319      |    0    |    0    |    8    |    30   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               add_ln139_fu_383              |    0    |    0    |    0    |    15   |
|          |              add_ln139_1_fu_422             |    0    |    0    |    0    |    71   |
|          |              add_ln139_2_fu_447             |    0    |    0    |    0    |    15   |
|          |              add_ln139_3_fu_486             |    0    |    0    |    0    |    71   |
|    add   |               add_ln136_fu_515              |    0    |    0    |    0    |    10   |
|          |               add_ln72_fu_537               |    0    |    0    |    0    |    10   |
|          |              add_ln72_1_fu_544              |    0    |    0    |    0    |    10   |
|          |              add_ln72_2_fu_556              |    0    |    0    |    0    |    10   |
|          |               add_ln32_fu_562               |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln32_fu_364              |    0    |    0    |    0    |    15   |
|          |              icmp_ln136_fu_373              |    0    |    0    |    0    |    10   |
|   icmp   |             icmp_ln136_1_fu_501             |    0    |    0    |    0    |    10   |
|          |               icmp_ln72_fu_531              |    0    |    0    |    0    |    10   |
|          |              icmp_ln72_1_fu_550             |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    sub   |               sub_ln139_fu_412              |    0    |    0    |    0    |    26   |
|          |              sub_ln139_1_fu_476             |    0    |    0    |    0    |    26   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |        output_ftmap_read_read_fu_146        |    0    |    0    |    0    |    0    |
|   read   |    conv3_biases_0_0_val_read_read_fu_152    |    0    |    0    |    0    |    0    |
|          |        conv3_weights_read_read_fu_158       |    0    |    0    |    0    |    0    |
|          |         input_ftmap_read_read_fu_164        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_170             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_177            |    0    |    0    |    0    |    0    |
|          |             grp_writeresp_fu_185            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                shl_ln_fu_328                |    0    |    0    |    0    |    0    |
|          |                shl_ln2_fu_388               |    0    |    0    |    0    |    0    |
|bitconcatenate|              shl_ln139_1_fu_400             |    0    |    0    |    0    |    0    |
|          |              shl_ln139_2_fu_452             |    0    |    0    |    0    |    0    |
|          |              shl_ln139_3_fu_464             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln_fu_336               |    0    |    0    |    0    |    0    |
|partselect|               trunc_ln4_fu_427              |    0    |    0    |    0    |    0    |
|          |             trunc_ln149_1_fu_506            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln119_fu_346              |    0    |    0    |    0    |    0    |
|          |              sext_ln139_fu_418              |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln139_1_fu_482             |    0    |    0    |    0    |    0    |
|          |              sext_ln149_fu_491              |    0    |    0    |    0    |    0    |
|          |             sext_ln149_1_fu_521             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln132_fu_370              |    0    |    0    |    0    |    0    |
|          |              zext_ln136_fu_379              |    0    |    0    |    0    |    0    |
|          |              zext_ln139_fu_396              |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln139_1_fu_408             |    0    |    0    |    0    |    0    |
|          |             zext_ln139_2_fu_443             |    0    |    0    |    0    |    0    |
|          |             zext_ln139_3_fu_460             |    0    |    0    |    0    |    0    |
|          |             zext_ln139_4_fu_472             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln139_fu_437               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    16   | 24.9967 |  14166  |  14787  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln136_reg_656    |    3   |
|   add_ln139_3_reg_637   |   64   |
|    add_ln72_1_reg_675   |    3   |
|    add_ln72_2_reg_683   |    3   |
|     add_ln72_reg_670    |    3   |
|        bh_reg_193       |    3   |
|       h_1_reg_205       |    3   |
|        h_reg_572        |    8   |
|    icmp_ln136_reg_620   |    1   |
|    icmp_ln72_reg_666    |    1   |
| input_ftmap_read_reg_585|   64   |
|     o_addr_1_reg_661    |   32   |
|      o_addr_reg_642     |   32   |
|     or_ln139_reg_630    |    3   |
|output_ftmap_read_reg_579|   64   |
|      shl_ln_reg_590     |   22   |
|  trunc_ln149_1_reg_650  |   62   |
|    trunc_ln4_reg_624    |   62   |
|     trunc_ln_reg_598    |   62   |
|     w3_addr_reg_603     |   32   |
|    zext_ln132_reg_614   |    9   |
+-------------------------+--------+
|          Total          |   536  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|        grp_writeresp_fu_177       |  p0  |   2  |   1  |    2   |
|        grp_writeresp_fu_177       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_writeresp_fu_185       |  p0  |   2  |   1  |    2   |
|        grp_writeresp_fu_185       |  p1  |   2  |  32  |   64   ||    9    |
|             bh_reg_193            |  p0  |   2  |   3  |    6   ||    9    |
|            h_1_reg_205            |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv3_Pipeline_CLEARW2_fu_310 |  p1  |   2  |   3  |    6   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   150  ||  2.989  ||    45   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   24   |  14166 |  14787 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   536  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   27   |  14702 |  14832 |
+-----------+--------+--------+--------+--------+
