#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  2 17:52:08 2020
# Process ID: 17368
# Current directory: C:/Users/chlwl/Desktop/Pipelined_MIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12236 C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.xpr
# Log file: C:/Users/chlwl/Desktop/Pipelined_MIPS/vivado.log
# Journal file: C:/Users/chlwl/Desktop/Pipelined_MIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.xpr
INFO: [Project 1-313] Project file moved from 'D:/Xilinx/Project/Pipelined_MIPS' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 861.840 ; gain = 262.840
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\etc_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\IFETCH.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\CONTROL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\Pipelined_MIPS_TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\IDECODE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\DMEMORY.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\etc_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\IFETCH.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\CONTROL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\Pipelined_MIPS_TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\IDECODE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\DMEMORY.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\etc_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\IFETCH.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\CONTROL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\Pipelined_MIPS_TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\IDECODE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\DMEMORY.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\etc_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\IFETCH.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\CONTROL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\Pipelined_MIPS_TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\IDECODE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\EXECUTE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chlwl\Desktop\Pipelined_MIPS\Pipelined_MIPS.srcs\sources_1\imports\Pipelined_MIPS\DMEMORY.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 892.199 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/xsim.dir/tb_Pipelined_MIPS_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/xsim.dir/tb_Pipelined_MIPS_TOP_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun  2 18:24:34 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  2 18:24:34 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 892.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Pipelined_MIPS_TOP_behav -key {Behavioral:sim_1:Functional:tb_Pipelined_MIPS_TOP} -tclbatch {tb_Pipelined_MIPS_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Pipelined_MIPS_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 922.188 ; gain = 27.270
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Pipelined_MIPS_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 922.188 ; gain = 30.277
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1068.910 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.910 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'Opcode' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:56]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-2458] undeclared symbol wZero, assumed default net type wire [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v:36]
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'Opcode' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:56]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
add_bp {C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v} 38
remove_bps -file {C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v} -line 38
add_bp {C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v} 38
remove_bps -file {C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v} -line 38
add_bp {C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v} 38
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.910 ; gain = 0.000
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 89
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 142
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" Line 60
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 54
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 17
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 9
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 42
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 43
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 44
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 45
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 47
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 49
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 41
step
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 42
run all
Stopped at time : 15 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 38
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
run all
Stopped at time : 45 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 38
remove_bps -file {C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v} -line 38
run all
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
add_bp {C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v} 56
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.910 ; gain = 0.000
run all
Stopped at time : 15 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 56
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 21
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 27
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 18
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 7
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 52
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 21
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 22
step
Stopped at time : 20 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 19
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 34
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 35
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 37
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 32
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 23
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 24
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 25
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 26
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 27
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 28
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 21
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 15
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 16
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 20
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 23
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 25
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 28
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 30
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 33
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 35
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 38
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 40
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 43
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 45
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 48
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 13
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 41
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 42
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 43
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 44
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 45
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 47
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 48
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 50
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 51
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 52
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 53
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 39
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" Line 19
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" Line 20
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" Line 22
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" Line 23
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" Line 24
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" Line 17
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" Line 27
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" Line 26
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 62
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" Line 39
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" Line 60
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 66
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 67
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 64
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 21
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 22
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 19
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" Line 64
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" Line 62
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 58
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 56
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 21
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 22
step
Stopped at time : 25 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 19
step
Stopped at time : 30 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 30 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 30 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 30 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 21
step
Stopped at time : 30 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 27
step
Stopped at time : 30 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 18
step
Stopped at time : 30 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 7
step
Stopped at time : 30 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 52
step
Stopped at time : 30 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 21
step
Stopped at time : 30 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 22
step
Stopped at time : 30 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" Line 19
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 66
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 34
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 35
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 37
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" Line 32
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 23
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 24
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 25
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 26
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 27
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 28
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" Line 21
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 15
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 16
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 20
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 23
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 25
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 28
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 30
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 33
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 35
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 38
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 40
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 43
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 45
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 48
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" Line 13
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 41
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 42
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 43
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 44
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 45
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 47
step
Stopped at time : 35 ns : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" Line 48
remove_bps -file {C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v} -line 56
run all
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Pipelined_MIPS_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Pipelined_MIPS_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 58331d755600449babcb991b7c2de2a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Pipelined_MIPS_TOP_behav xil_defaultlib.tb_Pipelined_MIPS_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Dst_WB' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteRegister' [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:17]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32bit_2to1
Compiling module xil_defaultlib.Adder_32Bit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.Mux5bit_2to1
Compiling module xil_defaultlib.Shift_Left_2Bit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DMEMORY
Compiling module xil_defaultlib.Pipelined_MIPS_TOP
Compiling module xil_defaultlib.tb_Pipelined_MIPS_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Pipelined_MIPS_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" Line 72
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1068.910 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  3 05:03:56 2020...
