

================================================================
== Vitis HLS Report for 'mul_body_Pipeline_VITIS_LOOP_92_2'
================================================================
* Date:           Tue Feb  8 11:02:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_92_2  |        1|        3|         1|          1|          1|  1 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      35|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     136|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     136|     121|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U185  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln93_6_fu_169_p2  |         +|   0|  0|   9|           2|           1|
    |add_ln93_fu_187_p2    |         +|   0|  0|  10|           3|           1|
    |ap_condition_190      |       and|   0|  0|   2|           1|           1|
    |ap_condition_194      |       and|   0|  0|   2|           1|           1|
    |ap_condition_197      |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_164_p2   |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  35|          11|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |agg_result_num12_2_fu_68  |   9|          2|   32|         64|
    |agg_result_num2_2_fu_64   |   9|          2|   32|         64|
    |agg_result_num_2_fu_72    |   9|          2|   32|         64|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |base_fu_52                |   9|          2|    2|          4|
    |empty_fu_60               |   9|          2|   32|         64|
    |idx_fu_56                 |   9|          2|    3|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  72|         16|  135|        270|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |agg_result_num12_2_fu_68  |  32|   0|   32|          0|
    |agg_result_num2_2_fu_64   |  32|   0|   32|          0|
    |agg_result_num_2_fu_72    |  32|   0|   32|          0|
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |base_fu_52                |   2|   0|    2|          0|
    |empty_fu_60               |  32|   0|   32|          0|
    |idx_fu_56                 |   3|   0|    3|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 136|   0|  136|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_92_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_92_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_92_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_92_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_92_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_92_2|  return value|
|agg_result_num_0               |   in|   32|     ap_none|                   agg_result_num_0|        scalar|
|agg_result_num12_0             |   in|   32|     ap_none|                 agg_result_num12_0|        scalar|
|agg_result_num2_0              |   in|   32|     ap_none|                  agg_result_num2_0|        scalar|
|zext_ln92                      |   in|    2|     ap_none|                          zext_ln92|        scalar|
|xor_ln92                       |   in|    2|     ap_none|                           xor_ln92|        scalar|
|agg_result_num_2_out           |  out|   32|      ap_vld|               agg_result_num_2_out|       pointer|
|agg_result_num_2_out_ap_vld    |  out|    1|      ap_vld|               agg_result_num_2_out|       pointer|
|agg_result_num12_2_out         |  out|   32|      ap_vld|             agg_result_num12_2_out|       pointer|
|agg_result_num12_2_out_ap_vld  |  out|    1|      ap_vld|             agg_result_num12_2_out|       pointer|
|agg_result_num2_2_out          |  out|   32|      ap_vld|              agg_result_num2_2_out|       pointer|
|agg_result_num2_2_out_ap_vld   |  out|    1|      ap_vld|              agg_result_num2_2_out|       pointer|
+-------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%base = alloca i32 1"   --->   Operation 4 'alloca' 'base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%agg_result_num2_2 = alloca i32 1"   --->   Operation 7 'alloca' 'agg_result_num2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%agg_result_num12_2 = alloca i32 1"   --->   Operation 8 'alloca' 'agg_result_num12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%agg_result_num_2 = alloca i32 1"   --->   Operation 9 'alloca' 'agg_result_num_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%xor_ln92_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %xor_ln92"   --->   Operation 10 'read' 'xor_ln92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln92_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln92"   --->   Operation 11 'read' 'zext_ln92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%agg_result_num2_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %agg_result_num2_0"   --->   Operation 12 'read' 'agg_result_num2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%agg_result_num12_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %agg_result_num12_0"   --->   Operation 13 'read' 'agg_result_num12_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%agg_result_num_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %agg_result_num_0"   --->   Operation 14 'read' 'agg_result_num_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln92_cast = zext i2 %zext_ln92_read"   --->   Operation 15 'zext' 'zext_ln92_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %agg_result_num_0_read, i32 %agg_result_num_2"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %agg_result_num12_0_read, i32 %agg_result_num12_2"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %agg_result_num2_0_read, i32 %agg_result_num2_2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %agg_result_num_0_read, i32 %empty"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 %zext_ln92_cast, i3 %idx"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %base"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%base_11 = load i2 %base" [../src/ban.cpp:93]   --->   Operation 23 'load' 'base_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.44ns)   --->   "%icmp_ln92 = icmp_eq  i2 %base_11, i2 %xor_ln92_read" [../src/ban.cpp:92]   --->   Operation 25 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3, i64 0"   --->   Operation 26 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.54ns)   --->   "%add_ln93_6 = add i2 %base_11, i2 1" [../src/ban.cpp:93]   --->   Operation 27 'add' 'add_ln93_6' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split3, void %._crit_edge8.i.exitStub" [../src/ban.cpp:92]   --->   Operation 28 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%idx_load = load i3 %idx" [../src/ban.cpp:93]   --->   Operation 29 'load' 'idx_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [../src/ban.cpp:93]   --->   Operation 30 'load' 'p_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_num2_2_load_1 = load i32 %agg_result_num2_2" [../src/ban.cpp:93]   --->   Operation 31 'load' 'agg_result_num2_2_load_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%agg_result_num12_2_load_1 = load i32 %agg_result_num12_2" [../src/ban.cpp:93]   --->   Operation 32 'load' 'agg_result_num12_2_load_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/ban.cpp:81]   --->   Operation 33 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.67ns)   --->   "%add_ln93 = add i3 %idx_load, i3 1" [../src/ban.cpp:93]   --->   Operation 34 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %idx_load" [../src/ban.cpp:93]   --->   Operation 35 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_load, i32 %agg_result_num12_2_load_1, i32 %agg_result_num2_2_load_1, i2 %trunc_ln93" [../src/ban.cpp:93]   --->   Operation 36 'mux' 'tmp' <Predicate = (!icmp_ln92)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.58ns)   --->   "%switch_ln93 = switch i2 %base_11, void %branch5, i2 0, void %.split3..split317_crit_edge, i2 1, void %.split3..split317_crit_edge7" [../src/ban.cpp:93]   --->   Operation 37 'switch' 'switch_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.58>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %tmp, i32 %agg_result_num12_2" [../src/ban.cpp:93]   --->   Operation 38 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_11 == 1)> <Delay = 0.42>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split317" [../src/ban.cpp:93]   --->   Operation 39 'br' 'br_ln93' <Predicate = (!icmp_ln92 & base_11 == 1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %tmp, i32 %agg_result_num_2" [../src/ban.cpp:93]   --->   Operation 40 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_11 == 0)> <Delay = 0.42>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %tmp, i32 %empty" [../src/ban.cpp:93]   --->   Operation 41 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_11 == 0)> <Delay = 0.42>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split317" [../src/ban.cpp:93]   --->   Operation 42 'br' 'br_ln93' <Predicate = (!icmp_ln92 & base_11 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %tmp, i32 %agg_result_num2_2" [../src/ban.cpp:93]   --->   Operation 43 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_11 != 0 & base_11 != 1)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split317" [../src/ban.cpp:93]   --->   Operation 44 'br' 'br_ln93' <Predicate = (!icmp_ln92 & base_11 != 0 & base_11 != 1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln93 = store i3 %add_ln93, i3 %idx" [../src/ban.cpp:93]   --->   Operation 45 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln93 = store i2 %add_ln93_6, i2 %base" [../src/ban.cpp:93]   --->   Operation 46 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%agg_result_num2_2_load = load i32 %agg_result_num2_2"   --->   Operation 48 'load' 'agg_result_num2_2_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%agg_result_num12_2_load = load i32 %agg_result_num12_2"   --->   Operation 49 'load' 'agg_result_num12_2_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%agg_result_num_2_load = load i32 %agg_result_num_2"   --->   Operation 50 'load' 'agg_result_num_2_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num_2_out, i32 %agg_result_num_2_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num12_2_out, i32 %agg_result_num12_2_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num2_2_out, i32 %agg_result_num2_2_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_num_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ agg_result_num12_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ agg_result_num2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln92]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xor_ln92]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ agg_result_num_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_num12_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_num2_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base                      (alloca           ) [ 011]
idx                       (alloca           ) [ 011]
empty                     (alloca           ) [ 011]
agg_result_num2_2         (alloca           ) [ 011]
agg_result_num12_2        (alloca           ) [ 011]
agg_result_num_2          (alloca           ) [ 011]
xor_ln92_read             (read             ) [ 011]
zext_ln92_read            (read             ) [ 000]
agg_result_num2_0_read    (read             ) [ 000]
agg_result_num12_0_read   (read             ) [ 000]
agg_result_num_0_read     (read             ) [ 000]
zext_ln92_cast            (zext             ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
br_ln0                    (br               ) [ 000]
base_11                   (load             ) [ 011]
specpipeline_ln0          (specpipeline     ) [ 000]
icmp_ln92                 (icmp             ) [ 011]
empty_55                  (speclooptripcount) [ 000]
add_ln93_6                (add              ) [ 000]
br_ln92                   (br               ) [ 000]
idx_load                  (load             ) [ 000]
p_load                    (load             ) [ 000]
agg_result_num2_2_load_1  (load             ) [ 000]
agg_result_num12_2_load_1 (load             ) [ 000]
specloopname_ln81         (specloopname     ) [ 000]
add_ln93                  (add              ) [ 000]
trunc_ln93                (trunc            ) [ 000]
tmp                       (mux              ) [ 000]
switch_ln93               (switch           ) [ 000]
store_ln93                (store            ) [ 000]
br_ln93                   (br               ) [ 000]
store_ln93                (store            ) [ 000]
store_ln93                (store            ) [ 000]
br_ln93                   (br               ) [ 000]
store_ln93                (store            ) [ 000]
br_ln93                   (br               ) [ 000]
store_ln93                (store            ) [ 000]
store_ln93                (store            ) [ 000]
br_ln0                    (br               ) [ 000]
agg_result_num2_2_load    (load             ) [ 000]
agg_result_num12_2_load   (load             ) [ 000]
agg_result_num_2_load     (load             ) [ 000]
write_ln0                 (write            ) [ 000]
write_ln0                 (write            ) [ 000]
write_ln0                 (write            ) [ 000]
ret_ln0                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_num_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_num_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_num12_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_num12_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_num2_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_num2_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln92">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xor_ln92">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="agg_result_num_2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_num_2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="agg_result_num12_2_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_num12_2_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="agg_result_num2_2_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_num2_2_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="base_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="base/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="idx_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="empty_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="agg_result_num2_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="agg_result_num12_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num12_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="agg_result_num_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="xor_ln92_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="2" slack="0"/>
<pin id="79" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xor_ln92_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln92_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="2" slack="0"/>
<pin id="85" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln92_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="agg_result_num2_0_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="agg_result_num2_0_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="agg_result_num12_0_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="agg_result_num12_0_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="agg_result_num_0_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="agg_result_num_0_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln0_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln0_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln92_cast_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_cast/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="2" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="base_11_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="1"/>
<pin id="163" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="base_11/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln92_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="1"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln93_6_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_6/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="idx_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="1"/>
<pin id="177" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="agg_result_num2_2_load_1_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_2_load_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="agg_result_num12_2_load_1_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num12_2_load_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln93_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln93_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="0" index="3" bw="32" slack="0"/>
<pin id="202" dir="0" index="4" bw="2" slack="0"/>
<pin id="203" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln93_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln93_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln93_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln93_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln93_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="3" slack="1"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln93_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="2" slack="1"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="agg_result_num2_2_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_2_load/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="agg_result_num12_2_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num12_2_load/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="agg_result_num_2_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_2_load/2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="base_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="base "/>
</bind>
</comp>

<comp id="258" class="1005" name="idx_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="265" class="1005" name="empty_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="272" class="1005" name="agg_result_num2_2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_num2_2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="agg_result_num12_2_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_num12_2 "/>
</bind>
</comp>

<comp id="288" class="1005" name="agg_result_num_2_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_num_2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="xor_ln92_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="1"/>
<pin id="297" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="82" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="100" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="94" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="88" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="100" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="127" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="191"><net_src comp="175" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="175" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="178" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="184" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="207"><net_src comp="181" pin="1"/><net_sink comp="197" pin=3"/></net>

<net id="208"><net_src comp="193" pin="1"/><net_sink comp="197" pin=4"/></net>

<net id="213"><net_src comp="197" pin="5"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="197" pin="5"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="197" pin="5"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="197" pin="5"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="187" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="169" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="254"><net_src comp="52" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="261"><net_src comp="56" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="268"><net_src comp="60" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="275"><net_src comp="64" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="283"><net_src comp="68" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="291"><net_src comp="72" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="298"><net_src comp="76" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="164" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_num_2_out | {2 }
	Port: agg_result_num12_2_out | {2 }
	Port: agg_result_num2_2_out | {2 }
 - Input state : 
	Port: mul_body_Pipeline_VITIS_LOOP_92_2 : agg_result_num_0 | {1 }
	Port: mul_body_Pipeline_VITIS_LOOP_92_2 : agg_result_num12_0 | {1 }
	Port: mul_body_Pipeline_VITIS_LOOP_92_2 : agg_result_num2_0 | {1 }
	Port: mul_body_Pipeline_VITIS_LOOP_92_2 : zext_ln92 | {1 }
	Port: mul_body_Pipeline_VITIS_LOOP_92_2 : xor_ln92 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln92 : 1
		add_ln93_6 : 1
		br_ln92 : 2
		add_ln93 : 1
		trunc_ln93 : 1
		tmp : 2
		switch_ln93 : 1
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 2
		store_ln93 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |          add_ln93_6_fu_169         |    0    |    9    |
|          |           add_ln93_fu_187          |    0    |    10   |
|----------|------------------------------------|---------|---------|
|    mux   |             tmp_fu_197             |    0    |    14   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln92_fu_164          |    0    |    8    |
|----------|------------------------------------|---------|---------|
|          |      xor_ln92_read_read_fu_76      |    0    |    0    |
|          |      zext_ln92_read_read_fu_82     |    0    |    0    |
|   read   |  agg_result_num2_0_read_read_fu_88 |    0    |    0    |
|          | agg_result_num12_0_read_read_fu_94 |    0    |    0    |
|          |  agg_result_num_0_read_read_fu_100 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |       write_ln0_write_fu_106       |    0    |    0    |
|   write  |       write_ln0_write_fu_113       |    0    |    0    |
|          |       write_ln0_write_fu_120       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |        zext_ln92_cast_fu_127       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |          trunc_ln93_fu_193         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    41   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|agg_result_num12_2_reg_280|   32   |
| agg_result_num2_2_reg_272|   32   |
| agg_result_num_2_reg_288 |   32   |
|       base_reg_251       |    2   |
|       empty_reg_265      |   32   |
|        idx_reg_258       |    3   |
|   xor_ln92_read_reg_295  |    2   |
+--------------------------+--------+
|           Total          |   135  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   41   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   135  |    -   |
+-----------+--------+--------+
|   Total   |   135  |   41   |
+-----------+--------+--------+
