

================================================================
== Vitis HLS Report for 'arp_table'
================================================================
* Date:           Wed Nov  3 14:22:47 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  3.812 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  7.624 ns|  7.624 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      120|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       91|    -|
|Register             |        -|     -|      153|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      153|      211|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |and_ln1049_fu_220_p2               |       and|   0|  0|  32|          32|          32|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_condition_140                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op71_write_state3     |       and|   0|  0|   2|           1|           1|
    |tmp_7_i_nbreadreq_fu_126_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_118_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln1049_fu_226_p2              |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |        or|   0|  0|   2|           1|           1|
    |select_ln232_fu_252_p3             |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln1049_fu_214_p2               |       xor|   0|  0|  32|          32|          32|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 120|         111|          86|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done                       |   9|          2|    1|          2|
    |arpRequestFifo_blk_n          |   9|          2|    1|          2|
    |arpTableInsertFifo_blk_n      |   9|          2|    1|          2|
    |arpTable_macAddress_address0  |  14|          3|    8|         24|
    |arpTable_macAddress_we0       |   9|          2|    6|         12|
    |arpTable_valid_address0       |  14|          3|    8|         24|
    |macIpEncode_i_blk_n           |   9|          2|    1|          2|
    |macIpEncode_rsp_i_blk_n       |   9|          2|    1|          2|
    |myIpAddress_blk_n             |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  91|         20|   28|         72|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |currEntry_ipAddress_V_reg_365                |  32|   0|   32|          0|
    |currEntry_ipAddress_V_reg_365_pp0_iter1_reg  |  32|   0|   32|          0|
    |currEntry_valid_V_reg_380                    |   1|   0|    1|          0|
    |query_ip_V_reg_345                           |  32|   0|   32|          0|
    |query_ip_V_reg_345_pp0_iter1_reg             |  32|   0|   32|          0|
    |tmp_7_i_reg_341                              |   1|   0|    1|          0|
    |tmp_7_i_reg_341_pp0_iter1_reg                |   1|   0|    1|          0|
    |tmp_i_reg_337                                |   1|   0|    1|          0|
    |tmp_i_reg_337_pp0_iter1_reg                  |   1|   0|    1|          0|
    |zext_ln708_reg_370                           |   8|   0|   64|         56|
    |zext_ln708_reg_370_pp0_iter1_reg             |   8|   0|   64|         56|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 153|   0|  265|        112|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|            arp_table|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|            arp_table|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|            arp_table|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|            arp_table|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|            arp_table|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|            arp_table|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|            arp_table|  return value|
|myIpAddress_dout              |   in|   32|     ap_fifo|          myIpAddress|       pointer|
|myIpAddress_empty_n           |   in|    1|     ap_fifo|          myIpAddress|       pointer|
|myIpAddress_read              |  out|    1|     ap_fifo|          myIpAddress|       pointer|
|macIpEncode_i_dout            |   in|   32|     ap_fifo|        macIpEncode_i|       pointer|
|macIpEncode_i_empty_n         |   in|    1|     ap_fifo|        macIpEncode_i|       pointer|
|macIpEncode_i_read            |  out|    1|     ap_fifo|        macIpEncode_i|       pointer|
|arpTableInsertFifo_dout       |   in|  128|     ap_fifo|   arpTableInsertFifo|       pointer|
|arpTableInsertFifo_empty_n    |   in|    1|     ap_fifo|   arpTableInsertFifo|       pointer|
|arpTableInsertFifo_read       |  out|    1|     ap_fifo|   arpTableInsertFifo|       pointer|
|macIpEncode_rsp_i_din         |  out|  128|     ap_fifo|    macIpEncode_rsp_i|       pointer|
|macIpEncode_rsp_i_full_n      |   in|    1|     ap_fifo|    macIpEncode_rsp_i|       pointer|
|macIpEncode_rsp_i_write       |  out|    1|     ap_fifo|    macIpEncode_rsp_i|       pointer|
|arpRequestFifo_din            |  out|   32|     ap_fifo|       arpRequestFifo|       pointer|
|arpRequestFifo_full_n         |   in|    1|     ap_fifo|       arpRequestFifo|       pointer|
|arpRequestFifo_write          |  out|    1|     ap_fifo|       arpRequestFifo|       pointer|
|arpTable_macAddress_address0  |  out|    8|   ap_memory|  arpTable_macAddress|         array|
|arpTable_macAddress_ce0       |  out|    1|   ap_memory|  arpTable_macAddress|         array|
|arpTable_macAddress_we0       |  out|    8|   ap_memory|  arpTable_macAddress|         array|
|arpTable_macAddress_d0        |  out|   64|   ap_memory|  arpTable_macAddress|         array|
|arpTable_macAddress_q0        |   in|   64|   ap_memory|  arpTable_macAddress|         array|
|arpTable_ipAddress_address0   |  out|    8|   ap_memory|   arpTable_ipAddress|         array|
|arpTable_ipAddress_ce0        |  out|    1|   ap_memory|   arpTable_ipAddress|         array|
|arpTable_ipAddress_we0        |  out|    1|   ap_memory|   arpTable_ipAddress|         array|
|arpTable_ipAddress_d0         |  out|   32|   ap_memory|   arpTable_ipAddress|         array|
|arpTable_valid_address0       |  out|    8|   ap_memory|       arpTable_valid|         array|
|arpTable_valid_ce0            |  out|    1|   ap_memory|       arpTable_valid|         array|
|arpTable_valid_we0            |  out|    1|   ap_memory|       arpTable_valid|         array|
|arpTable_valid_d0             |  out|    8|   ap_memory|       arpTable_valid|         array|
|arpTable_valid_q0             |   in|    8|   ap_memory|       arpTable_valid|         array|
|p_read                        |   in|   32|     ap_none|               p_read|        scalar|
|p_read1                       |   in|   32|     ap_none|              p_read1|        scalar|
+------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 5 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 6 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.39ns)   --->   "%lhs_V_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress"   --->   Operation 7 'read' 'lhs_V_1' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %arpTable_valid, i64 666, i64 17, i64 1"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %arpTable_ipAddress, i64 666, i64 17, i64 1"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %arpTable_macAddress, i64 666, i64 17, i64 1"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %arpTable_valid, void @empty_10, i32 0, i32 0, void @empty_4, i32 1, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpTable_ipAddress, void @empty_10, i32 0, i32 0, void @empty_4, i32 1, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arpTable_macAddress, void @empty_10, i32 0, i32 0, void @empty_4, i32 1, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %arpTable_macAddress"   --->   Operation 31 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %arpTableInsertFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 32 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %tmp_i, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:224]   --->   Operation 33 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %macIpEncode_i, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 34 'nbreadreq' 'tmp_7_i' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln228 = br i1 %tmp_7_i, void %._crit_edge.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:228]   --->   Operation 35 'br' 'br_ln228' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.45ns)   --->   "%query_ip_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'query_ip_V' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1049)   --->   "%xor_ln1049 = xor i32 %lhs_V_1, i32 %query_ip_V"   --->   Operation 37 'xor' 'xor_ln1049' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1049)   --->   "%and_ln1049 = and i32 %xor_ln1049, i32 %p_read_1"   --->   Operation 38 'and' 'and_ln1049' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln1049 = icmp_eq  i32 %and_ln1049, i32 0"   --->   Operation 39 'icmp' 'icmp_ln1049' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %query_ip_V, i32 24, i32 31"   --->   Operation 40 'partselect' 'tmp_6_i' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_2, i32 24, i32 31"   --->   Operation 41 'partselect' 'tmp_8_i' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.30ns)   --->   "%select_ln232 = select i1 %icmp_ln1049, i8 %tmp_6_i, i8 %tmp_8_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:232]   --->   Operation 42 'select' 'select_ln232' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i8 %select_ln232"   --->   Operation 43 'zext' 'zext_ln708_1' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arpTable_macAddress_addr_1 = getelementptr i64 %arpTable_macAddress, i64 0, i64 %zext_ln708_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 44 'getelementptr' 'arpTable_macAddress_addr_1' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.20ns)   --->   "%arpTable_macAddress_load = load i8 %arpTable_macAddress_addr_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 45 'load' 'arpTable_macAddress_load' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 1.20> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arpTable_valid_addr_1 = getelementptr i8 %arpTable_valid, i64 0, i64 %zext_ln708_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 46 'getelementptr' 'arpTable_valid_addr_1' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.62ns)   --->   "%arpTable_valid_load = load i8 %arpTable_valid_addr_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 47 'load' 'arpTable_valid_load' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.62> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arp_table.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.41ns)   --->   "%arpTableInsertFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %arpTableInsertFifo" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'read' 'arpTableInsertFifo_read' <Predicate = (tmp_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%currEntry_macAddress_V = trunc i128 %arpTableInsertFifo_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'trunc' 'currEntry_macAddress_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i48 %currEntry_macAddress_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'zext' 'zext_ln145' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%currEntry_ipAddress_V = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %arpTableInsertFifo_read, i32 64, i32 95" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'currEntry_ipAddress_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %arpTableInsertFifo_read, i32 96" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'bitselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i1 %tmp" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'zext' 'zext_ln145_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %arpTableInsertFifo_read, i32 88, i32 95"   --->   Operation 55 'partselect' 'p_Result_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i8 %p_Result_i"   --->   Operation 56 'zext' 'zext_ln708' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arpTable_macAddress_addr = getelementptr i64 %arpTable_macAddress, i64 0, i64 %zext_ln708" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 57 'getelementptr' 'arpTable_macAddress_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.20ns)   --->   "%store_ln226 = store void @_ssdm_op_Write.bram.p0i64, i8 %arpTable_macAddress_addr, i64 %zext_ln145, i8 63" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 58 'store' 'store_ln226' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arpTable_valid_addr = getelementptr i8 %arpTable_valid, i64 0, i64 %zext_ln708" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 59 'getelementptr' 'arpTable_valid_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.62ns)   --->   "%store_ln226 = store i8 %zext_ln145_1, i8 %arpTable_valid_addr" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 60 'store' 'store_ln226' <Predicate = (tmp_i)> <Delay = 0.62> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 61 [1/2] (1.20ns)   --->   "%arpTable_macAddress_load = load i8 %arpTable_macAddress_addr_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 61 'load' 'arpTable_macAddress_load' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 1.20> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 256> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%currEntry_macAddress_V_1 = trunc i64 %arpTable_macAddress_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 62 'trunc' 'currEntry_macAddress_V_1' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 63 [1/2] (0.62ns)   --->   "%arpTable_valid_load = load i8 %arpTable_valid_addr_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 63 'load' 'arpTable_valid_load' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.62> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%currEntry_valid_V = trunc i8 %arpTable_valid_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 64 'trunc' 'currEntry_valid_V' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %currEntry_valid_V, void, void %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:239]   --->   Operation 65 'br' 'br_ln239' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i48, i1 %currEntry_valid_V, i16 0, i48 %currEntry_macAddress_V_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'bitconcatenate' 'tmp_9_i' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i65 %tmp_9_i" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'zext' 'zext_ln174' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.41ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i, i128 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln244 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:244]   --->   Operation 69 'br' 'br_ln244' <Predicate = (!tmp_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/2] (1.20ns)   --->   "%store_ln226 = store void @_ssdm_op_Write.bram.p0i64, i8 %arpTable_macAddress_addr, i64 %zext_ln145, i8 63" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 70 'store' 'store_ln226' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 71 [1/1] (1.45ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %arpRequestFifo, i32 %query_ip_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_7_i & !currEntry_valid_V)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln241 = br void %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:241]   --->   Operation 72 'br' 'br_ln241' <Predicate = (!tmp_i & tmp_7_i & !currEntry_valid_V)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%arpTable_ipAddress_addr = getelementptr i32 %arpTable_ipAddress, i64 0, i64 %zext_ln708" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 73 'getelementptr' 'arpTable_ipAddress_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.19ns)   --->   "%store_ln226 = store i32 %currEntry_ipAddress_V, i8 %arpTable_ipAddress_addr" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 74 'store' 'store_ln226' <Predicate = (tmp_i)> <Delay = 1.19> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln227 = br void %arp_table.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:227]   --->   Operation 75 'br' 'br_ln227' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arpTable_macAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ arpTable_ipAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ arpTable_valid]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ myIpAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arpTableInsertFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ macIpEncode_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arpRequestFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ macIpEncode_rsp_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface         ) [ 0000]
p_read_1                   (read                  ) [ 0000]
p_read_2                   (read                  ) [ 0000]
lhs_V_1                    (read                  ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specpipeline_ln0           (specpipeline          ) [ 0000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
tmp_i                      (nbreadreq             ) [ 0111]
br_ln224                   (br                    ) [ 0000]
tmp_7_i                    (nbreadreq             ) [ 0111]
br_ln228                   (br                    ) [ 0000]
query_ip_V                 (read                  ) [ 0111]
xor_ln1049                 (xor                   ) [ 0000]
and_ln1049                 (and                   ) [ 0000]
icmp_ln1049                (icmp                  ) [ 0000]
tmp_6_i                    (partselect            ) [ 0000]
tmp_8_i                    (partselect            ) [ 0000]
select_ln232               (select                ) [ 0000]
zext_ln708_1               (zext                  ) [ 0000]
arpTable_macAddress_addr_1 (getelementptr         ) [ 0110]
arpTable_valid_addr_1      (getelementptr         ) [ 0110]
br_ln0                     (br                    ) [ 0000]
arpTableInsertFifo_read    (read                  ) [ 0000]
currEntry_macAddress_V     (trunc                 ) [ 0000]
zext_ln145                 (zext                  ) [ 0110]
currEntry_ipAddress_V      (partselect            ) [ 0111]
tmp                        (bitselect             ) [ 0000]
zext_ln145_1               (zext                  ) [ 0000]
p_Result_i                 (partselect            ) [ 0000]
zext_ln708                 (zext                  ) [ 0111]
arpTable_macAddress_addr   (getelementptr         ) [ 0110]
arpTable_valid_addr        (getelementptr         ) [ 0000]
store_ln226                (store                 ) [ 0000]
arpTable_macAddress_load   (load                  ) [ 0000]
currEntry_macAddress_V_1   (trunc                 ) [ 0000]
arpTable_valid_load        (load                  ) [ 0000]
currEntry_valid_V          (trunc                 ) [ 0101]
br_ln239                   (br                    ) [ 0000]
tmp_9_i                    (bitconcatenate        ) [ 0000]
zext_ln174                 (zext                  ) [ 0000]
write_ln174                (write                 ) [ 0000]
br_ln244                   (br                    ) [ 0000]
store_ln226                (store                 ) [ 0000]
write_ln174                (write                 ) [ 0000]
br_ln241                   (br                    ) [ 0000]
arpTable_ipAddress_addr    (getelementptr         ) [ 0000]
store_ln226                (store                 ) [ 0000]
br_ln227                   (br                    ) [ 0000]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arpTable_macAddress">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTable_macAddress"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arpTable_ipAddress">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTable_ipAddress"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arpTable_valid">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTable_valid"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="myIpAddress">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arpTableInsertFifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableInsertFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="macIpEncode_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arpRequestFifo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpRequestFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="macIpEncode_rsp_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_rsp_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0i64"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_2_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="lhs_V_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_i_nbreadreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_7_i_nbreadreq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_7_i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="query_ip_V_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="query_ip_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arpTableInsertFifo_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="128" slack="0"/>
<pin id="142" dir="0" index="1" bw="128" slack="0"/>
<pin id="143" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arpTableInsertFifo_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln174_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="128" slack="0"/>
<pin id="149" dir="0" index="2" bw="65" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln174_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="2"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arpTable_macAddress_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_macAddress_addr_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arpTable_macAddress_load/1 store_ln226/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="arpTable_valid_addr_1_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_valid_addr_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arpTable_valid_load/1 store_ln226/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="arpTable_macAddress_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_macAddress_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="arpTable_valid_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_valid_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="arpTable_ipAddress_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="2"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_ipAddress_addr/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln226_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln226/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln1049_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1049/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="and_ln1049_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1049/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln1049_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_6_i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_8_i_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="0" index="3" bw="6" slack="0"/>
<pin id="247" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8_i/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln232_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln708_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="currEntry_macAddress_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="128" slack="0"/>
<pin id="268" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currEntry_macAddress_V/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln145_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="48" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="currEntry_ipAddress_V_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="128" slack="0"/>
<pin id="278" dir="0" index="2" bw="8" slack="0"/>
<pin id="279" dir="0" index="3" bw="8" slack="0"/>
<pin id="280" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currEntry_ipAddress_V/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="128" slack="0"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln145_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Result_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="128" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="0" index="3" bw="8" slack="0"/>
<pin id="303" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln708_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="currEntry_macAddress_V_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currEntry_macAddress_V_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="currEntry_valid_V_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currEntry_valid_V/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_9_i_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="65" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="0" index="3" bw="48" slack="0"/>
<pin id="327" dir="1" index="4" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_i/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln174_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="65" slack="0"/>
<pin id="334" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_i_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_7_i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="345" class="1005" name="query_ip_V_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="2"/>
<pin id="347" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="query_ip_V "/>
</bind>
</comp>

<comp id="350" class="1005" name="arpTable_macAddress_addr_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="1"/>
<pin id="352" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_macAddress_addr_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="arpTable_valid_addr_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="1"/>
<pin id="357" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_valid_addr_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="zext_ln145_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145 "/>
</bind>
</comp>

<comp id="365" class="1005" name="currEntry_ipAddress_V_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="2"/>
<pin id="367" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="currEntry_ipAddress_V "/>
</bind>
</comp>

<comp id="370" class="1005" name="zext_ln708_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="2"/>
<pin id="372" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln708 "/>
</bind>
</comp>

<comp id="375" class="1005" name="arpTable_macAddress_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_macAddress_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="currEntry_valid_V_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currEntry_valid_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="52" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="60" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="62" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="72" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="96" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="98" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="70" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="70" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="70" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="70" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="70" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="112" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="134" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="100" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="134" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="106" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="257"><net_src comp="226" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="232" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="242" pin="4"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="269"><net_src comp="140" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="281"><net_src comp="74" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="140" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="76" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="78" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="290"><net_src comp="80" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="140" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="82" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="304"><net_src comp="84" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="140" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="86" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="78" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="311"><net_src comp="298" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="317"><net_src comp="167" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="180" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="92" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="94" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="314" pin="1"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="340"><net_src comp="118" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="126" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="134" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="353"><net_src comp="160" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="358"><net_src comp="173" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="363"><net_src comp="270" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="368"><net_src comp="275" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="373"><net_src comp="308" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="378"><net_src comp="186" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="383"><net_src comp="318" pin="1"/><net_sink comp="380" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arpTable_macAddress | {1 2 }
	Port: arpTable_ipAddress | {3 }
	Port: arpTable_valid | {1 }
	Port: myIpAddress | {}
	Port: p_read | {}
	Port: p_read1 | {}
	Port: arpTableInsertFifo | {}
	Port: macIpEncode_i | {}
	Port: arpRequestFifo | {3 }
	Port: macIpEncode_rsp_i | {2 }
 - Input state : 
	Port: arp_table : arpTable_macAddress | {1 2 }
	Port: arp_table : arpTable_ipAddress | {}
	Port: arp_table : arpTable_valid | {1 2 }
	Port: arp_table : myIpAddress | {1 }
	Port: arp_table : p_read | {1 }
	Port: arp_table : p_read1 | {1 }
	Port: arp_table : arpTableInsertFifo | {1 }
	Port: arp_table : macIpEncode_i | {1 }
	Port: arp_table : arpRequestFifo | {}
	Port: arp_table : macIpEncode_rsp_i | {}
  - Chain level:
	State 1
		select_ln232 : 1
		zext_ln708_1 : 2
		arpTable_macAddress_addr_1 : 3
		arpTable_macAddress_load : 4
		arpTable_valid_addr_1 : 3
		arpTable_valid_load : 4
		zext_ln145 : 1
		zext_ln145_1 : 1
		zext_ln708 : 1
		arpTable_macAddress_addr : 2
		store_ln226 : 3
		arpTable_valid_addr : 2
		store_ln226 : 3
	State 2
		currEntry_macAddress_V_1 : 1
		currEntry_valid_V : 1
		br_ln239 : 2
		tmp_9_i : 2
		zext_ln174 : 3
		write_ln174 : 4
	State 3
		store_ln226 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    xor   |          xor_ln1049_fu_214          |    0    |    32   |
|----------|-------------------------------------|---------|---------|
|    and   |          and_ln1049_fu_220          |    0    |    32   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln1049_fu_226         |    0    |    20   |
|----------|-------------------------------------|---------|---------|
|  select  |         select_ln232_fu_252         |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|          |         p_read_1_read_fu_100        |    0    |    0    |
|          |         p_read_2_read_fu_106        |    0    |    0    |
|   read   |         lhs_V_1_read_fu_112         |    0    |    0    |
|          |        query_ip_V_read_fu_134       |    0    |    0    |
|          | arpTableInsertFifo_read_read_fu_140 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_118       |    0    |    0    |
|          |       tmp_7_i_nbreadreq_fu_126      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |       write_ln174_write_fu_146      |    0    |    0    |
|          |       write_ln174_write_fu_153      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |            tmp_6_i_fu_232           |    0    |    0    |
|partselect|            tmp_8_i_fu_242           |    0    |    0    |
|          |     currEntry_ipAddress_V_fu_275    |    0    |    0    |
|          |          p_Result_i_fu_298          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |         zext_ln708_1_fu_260         |    0    |    0    |
|          |          zext_ln145_fu_270          |    0    |    0    |
|   zext   |         zext_ln145_1_fu_293         |    0    |    0    |
|          |          zext_ln708_fu_308          |    0    |    0    |
|          |          zext_ln174_fu_332          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |    currEntry_macAddress_V_fu_266    |    0    |    0    |
|   trunc  |   currEntry_macAddress_V_1_fu_314   |    0    |    0    |
|          |       currEntry_valid_V_fu_318      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|              tmp_fu_285             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|            tmp_9_i_fu_322           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    92   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|arpTable_macAddress_addr_1_reg_350|    8   |
| arpTable_macAddress_addr_reg_375 |    8   |
|   arpTable_valid_addr_1_reg_355  |    8   |
|   currEntry_ipAddress_V_reg_365  |   32   |
|     currEntry_valid_V_reg_380    |    1   |
|        query_ip_V_reg_345        |   32   |
|          tmp_7_i_reg_341         |    1   |
|           tmp_i_reg_337          |    1   |
|        zext_ln145_reg_360        |   64   |
|        zext_ln708_reg_370        |   64   |
+----------------------------------+--------+
|               Total              |   219  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_167 |  p0  |   3  |   8  |   24   ||    14   |
| grp_access_fu_167 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_180 |  p0  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  || 1.22671 ||    37   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   37   |
|  Register |    -   |   219  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   219  |   129  |
+-----------+--------+--------+--------+
