// Seed: 1274338036
module module_0 (
    input tri1 id_0
    , id_8,
    output wand id_1,
    input tri id_2,
    output wand id_3,
    input uwire id_4,
    input wor id_5,
    output supply0 id_6
);
  tri1 id_9;
  wire id_10;
  always @(posedge id_9 & id_9) id_1 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input logic id_1,
    input tri id_2,
    output logic id_3,
    input logic id_4,
    output tri1 id_5,
    output tri1 id_6,
    output logic id_7,
    input supply0 id_8
);
  logic [7:0] id_10;
  always @(negedge id_4 == 1) begin
    id_7 <= id_1;
    $display(id_10[1]);
    if (1) begin
      if (1'h0) begin
        disable id_11;
      end
    end
  end
  module_0(
      id_0, id_5, id_0, id_6, id_8, id_0, id_6
  );
  always @(id_2) begin
    id_3 <= id_4;
  end
endmodule
