ARM GAS  /tmp/ccQWt8b0.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_i2c.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.I2C_Flush_TXDR,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	I2C_Flush_TXDR:
  25              	.LFB185:
  26              		.file 1 "../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c"
   1:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
   2:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   ******************************************************************************
   3:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @file    stm32l4xx_hal_i2c.c
   4:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @author  MCD Application Team
   5:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief   I2C HAL module driver.
   6:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          This file provides firmware functions to manage the following
   7:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          functionalities of the Inter Integrated Circuit (I2C) peripheral:
   8:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *           + Initialization and de-initialization functions
   9:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *           + IO operation functions
  10:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *           + Peripheral State and Errors functions
  11:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *
  12:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   @verbatim
  13:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   ==============================================================================
  14:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                         ##### How to use this driver #####
  15:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   ==============================================================================
  16:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
  17:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     The I2C HAL driver can be used as follows:
  18:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  19:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) Declare a I2C_HandleTypeDef handle structure, for example:
  20:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_HandleTypeDef  hi2c;
  21:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  22:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#)Initialize the I2C low level resources by implementing the @ref HAL_I2C_MspInit() API:
  23:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (##) Enable the I2Cx interface clock
  24:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (##) I2C pins configuration
  25:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Enable the clock for the I2C GPIOs
  26:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Configure I2C pins as alternate function open-drain
  27:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (##) NVIC configuration if you need to use interrupt process
  28:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Configure the I2Cx interrupt priority
  29:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Enable the NVIC I2C IRQ Channel
  30:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (##) DMA Configuration if you need to use DMA process
  31:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Declare a DMA_HandleTypeDef handle structure for the transmit or receive channel
  32:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Enable the DMAx interface clock using
ARM GAS  /tmp/ccQWt8b0.s 			page 2


  33:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Configure the DMA handle parameters
  34:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Configure the DMA Tx or Rx channel
  35:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Associate the initialized DMA handle to the hi2c DMA Tx or Rx handle
  36:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on
  37:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   the DMA Tx or Rx channel
  38:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  39:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) Configure the Communication Clock Timing, Own Address1, Master Addressing mode, Dual Addres
  40:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         Own Address2, Own Address2 Mask, General call and Nostretch mode in the hi2c Init structure
  41:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  42:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) Initialize the I2C registers by calling the @ref HAL_I2C_Init(), configures also the low le
  43:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (GPIO, CLOCK, NVIC...etc) by calling the customized @ref HAL_I2C_MspInit(&hi2c) API.
  44:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  45:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) To check if target device is ready for communication, use the function @ref HAL_I2C_IsDevic
  46:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  47:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) For I2C IO and IO MEM operations, three operation modes are available within this driver :
  48:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  49:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** Polling mode IO operation ***
  50:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     =================================
  51:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
  52:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Transmit in master mode an amount of data in blocking mode using @ref HAL_I2C_Master_Tran
  53:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Receive in master mode an amount of data in blocking mode using @ref HAL_I2C_Master_Recei
  54:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Transmit in slave mode an amount of data in blocking mode using @ref HAL_I2C_Slave_Transm
  55:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Receive in slave mode an amount of data in blocking mode using @ref HAL_I2C_Slave_Receive
  56:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  57:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** Polling mode IO MEM operation ***
  58:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     =====================================
  59:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
  60:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Write an amount of data in blocking mode to a specific memory address using @ref HAL_I2C_
  61:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Read an amount of data in blocking mode from a specific memory address using @ref HAL_I2C
  62:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  63:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  64:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** Interrupt mode IO operation ***
  65:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ===================================
  66:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
  67:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Transmit in master mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_
  68:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At transmission end of transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and user
  69:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback(
  70:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Receive in master mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_R
  71:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At reception end of transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and user ca
  72:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback(
  73:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Transmit in slave mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Tr
  74:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At transmission end of transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and user 
  75:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback()
  76:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Receive in slave mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Rec
  77:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At reception end of transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and user can
  78:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback()
  79:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can
  80:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
  81:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Abort a master I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_I
  82:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and user can
  83:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback()
  84:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro.
  85:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            This action will inform Master to generate a Stop condition to discard the communication
  86:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  87:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
  88:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** Interrupt mode or DMA mode IO sequential operation ***
  89:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ==========================================================
ARM GAS  /tmp/ccQWt8b0.s 			page 3


  90:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
  91:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (@) These interfaces allow to manage a sequential transfer with a repeated start condition
  92:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           when a direction change during transfer
  93:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
  94:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) A specific option field manage the different steps of a sequential transfer
  95:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Option field values are defined through @ref I2C_XFEROPTIONS and are listed below:
  96:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_FIRST_AND_LAST_FRAME: No sequential usage, functionnal is same as associated interfa
  97:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_FIRST_FRAME: Sequential usage, this option allow to manage a sequence with start con
  98:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             and data to transfer without a final stop condition
  99:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_FIRST_AND_NEXT_FRAME: Sequential usage (Master only), this option allow to manage a 
 100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             and data to transfer without a final stop condition, an then permit a c
 101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             several times (like @ref HAL_I2C_Master_Sequential_Transmit_IT() then @
 102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             or @ref HAL_I2C_Master_Sequential_Transmit_DMA() then @ref HAL_I2C_Mast
 103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_NEXT_FRAME: Sequential usage, this option allow to manage a sequence with a restart 
 104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             and with new data to transfer if the direction change or manage only th
 105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             if no direction change and without a final stop condition in both cases
 106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_LAST_FRAME: Sequential usage, this option allow to manage a sequance with a restart 
 107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             and with new data to transfer if the direction change or manage only th
 108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             if no direction change and with a final stop condition in both cases
 109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_LAST_FRAME_NO_STOP: Sequential usage (Master only), this option allow to manage a re
 110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             interface several times (link with option I2C_FIRST_AND_NEXT_FRAME).
 111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             Usage can, transfer several bytes one by one using HAL_I2C_Master_Seque
 112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               or HAL_I2C_Master_Sequential_Receive_IT(option I2C_FIRST_AND_NEXT_FRA
 113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               or HAL_I2C_Master_Sequential_Transmit_DMA(option I2C_FIRST_AND_NEXT_F
 114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               or HAL_I2C_Master_Sequential_Receive_DMA(option I2C_FIRST_AND_NEXT_FR
 115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             Then usage of this option I2C_LAST_FRAME_NO_STOP at the last Transmit o
 116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               without stopping the communication and so generate a restart conditio
 117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) I2C_OTHER_FRAME: Sequential usage (Master only), this option allow to manage a restart c
 118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             interface.
 119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             Usage can, transfer several bytes one by one with a restart with slave 
 120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               or HAL_I2C_Master_Sequential_Receive_IT(option I2C_FIRST_FRAME then I
 121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               or HAL_I2C_Master_Sequential_Transmit_DMA(option I2C_FIRST_FRAME then
 122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                               or HAL_I2C_Master_Sequential_Receive_DMA(option I2C_FIRST_FRAME then 
 123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                             Then usage of this option I2C_OTHER_AND_LAST_FRAME at the last frame to
 124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Differents sequential I2C interfaces are listed below:
 126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Sequential transmit in master I2C mode an amount of data in non-blocking mode using @ref
 127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             or using @ref HAL_I2C_Master_Sequential_Transmit_DMA()
 128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) At transmission end of current frame transfer, @ref HAL_I2C_MasterTxCpltCallback() is e
 129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback(
 130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Sequential receive in master I2C mode an amount of data in non-blocking mode using @ref 
 131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             or using @ref HAL_I2C_Master_Sequential_Receive_DMA()
 132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) At reception end of current frame transfer, @ref HAL_I2C_MasterRxCpltCallback() is exec
 133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback(
 134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Abort a master IT or DMA I2C process communication with Interrupt using @ref HAL_I2C_Mas
 135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and user can
 136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback()
 137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Enable/disable the Address listen mode in slave I2C mode using @ref HAL_I2C_EnableListen
 138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) When address slave I2C match, @ref HAL_I2C_AddrCallback() is executed and user can
 139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code to check the Address Match Code and the transmission direction request 
 140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) At Listen mode end @ref HAL_I2C_ListenCpltCallback() is executed and user can
 141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_ListenCpltCallback()
 142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Sequential transmit in slave I2C mode an amount of data in non-blocking mode using @ref 
 143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             or using @ref HAL_I2C_Slave_Sequential_Transmit_DMA()
 144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) At transmission end of current frame transfer, @ref HAL_I2C_SlaveTxCpltCallback() is ex
 145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback()
 146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Sequential receive in slave I2C mode an amount of data in non-blocking mode using @ref H
ARM GAS  /tmp/ccQWt8b0.s 			page 4


 147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             or using @ref HAL_I2C_Slave_Sequential_Receive_DMA()
 148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+++) At reception end of current frame transfer, @ref HAL_I2C_SlaveRxCpltCallback() is execu
 149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback()
 150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user ca
 151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
 152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (++) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro.
 153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            This action will inform Master to generate a Stop condition to discard the communication
 154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** Interrupt mode IO MEM operation ***
 156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     =======================================
 157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
 158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Write an amount of data in non-blocking mode with Interrupt to a specific memory address 
 159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Mem_Write_IT()
 160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At Memory end of write transfer, @ref HAL_I2C_MemTxCpltCallback() is executed and user ca
 161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MemTxCpltCallback()
 162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Read an amount of data in non-blocking mode with Interrupt from a specific memory address
 163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Mem_Read_IT()
 164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At Memory end of read transfer, @ref HAL_I2C_MemRxCpltCallback() is executed and user can
 165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MemRxCpltCallback()
 166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can
 167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
 168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** DMA mode IO operation ***
 170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ==============================
 171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
 172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Transmit in master mode an amount of data in non-blocking mode (DMA) using
 173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Master_Transmit_DMA()
 174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At transmission end of transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and user
 175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback(
 176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Receive in master mode an amount of data in non-blocking mode (DMA) using
 177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Master_Receive_DMA()
 178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At reception end of transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and user ca
 179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback(
 180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Transmit in slave mode an amount of data in non-blocking mode (DMA) using
 181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Slave_Transmit_DMA()
 182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At transmission end of transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and user 
 183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback()
 184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Receive in slave mode an amount of data in non-blocking mode (DMA) using
 185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Slave_Receive_DMA()
 186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At reception end of transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and user can
 187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback()
 188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can
 189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
 190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Abort a master I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_I
 191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and user can
 192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback()
 193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro.
 194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            This action will inform Master to generate a Stop condition to discard the communication
 195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *** DMA mode IO MEM operation ***
 197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     =================================
 198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
 199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Write an amount of data in non-blocking mode with DMA to a specific memory address using
 200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Mem_Write_DMA()
 201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At Memory end of write transfer, @ref HAL_I2C_MemTxCpltCallback() is executed and user ca
 202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MemTxCpltCallback()
 203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Read an amount of data in non-blocking mode with DMA from a specific memory address using
ARM GAS  /tmp/ccQWt8b0.s 			page 5


 204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           @ref HAL_I2C_Mem_Read_DMA()
 205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) At Memory end of read transfer, @ref HAL_I2C_MemRxCpltCallback() is executed and user can
 206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_MemRxCpltCallback()
 207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can
 208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
 209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      *** I2C HAL driver macros list ***
 212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      ==================================
 213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      [..]
 214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        Below the list of most used macros in I2C HAL driver.
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_ENABLE: Enable the I2C peripheral
 217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_DISABLE: Disable the I2C peripheral
 218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_GENERATE_NACK: Generate a Non-Acknowledge I2C peripheral in Slave mode
 219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_GET_FLAG: Check whether the specified I2C flag is set or not
 220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_CLEAR_FLAG: Clear the specified I2C pending flag
 221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_ENABLE_IT: Enable the specified I2C interrupt
 222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) @ref __HAL_I2C_DISABLE_IT: Disable the specified I2C interrupt
 223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      *** Callback registration ***
 225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      =============================================
 226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      The compilation flag USE_HAL_I2C_REGISTER_CALLBACKS when set to 1
 228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      allows the user to configure dynamically the driver callbacks.
 229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Use Functions @ref HAL_I2C_RegisterCallback() or @ref HAL_I2C_RegisterAddrCallback()
 230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      to register an interrupt callback.
 231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Function @ref HAL_I2C_RegisterCallback() allows to register following callbacks:
 233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MasterTxCpltCallback : callback for Master transmission end of transfer.
 234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MasterRxCpltCallback : callback for Master reception end of transfer.
 235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) SlaveTxCpltCallback  : callback for Slave transmission end of transfer.
 236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) SlaveRxCpltCallback  : callback for Slave reception end of transfer.
 237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) ListenCpltCallback   : callback for end of listen mode.
 238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MemTxCpltCallback    : callback for Memory transmission end of transfer.
 239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MemRxCpltCallback    : callback for Memory reception end of transfer.
 240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) ErrorCallback        : callback for error detection.
 241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) AbortCpltCallback    : callback for abort completion process.
 242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MspInitCallback      : callback for Msp Init.
 243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MspDeInitCallback    : callback for Msp DeInit.
 244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      This function takes as parameters the HAL peripheral handle, the Callback ID
 245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      and a pointer to the user callback function.
 246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      For specific callback AddrCallback use dedicated register callbacks : @ref HAL_I2C_RegisterAdd
 248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Use function @ref HAL_I2C_UnRegisterCallback to reset a callback to the default
 250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      weak function.
 251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      @ref HAL_I2C_UnRegisterCallback takes as parameters the HAL peripheral handle,
 252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      and the Callback ID.
 253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      This function allows to reset following callbacks:
 254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MasterTxCpltCallback : callback for Master transmission end of transfer.
 255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MasterRxCpltCallback : callback for Master reception end of transfer.
 256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) SlaveTxCpltCallback  : callback for Slave transmission end of transfer.
 257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) SlaveRxCpltCallback  : callback for Slave reception end of transfer.
 258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) ListenCpltCallback   : callback for end of listen mode.
 259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MemTxCpltCallback    : callback for Memory transmission end of transfer.
 260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MemRxCpltCallback    : callback for Memory reception end of transfer.
ARM GAS  /tmp/ccQWt8b0.s 			page 6


 261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) ErrorCallback        : callback for error detection.
 262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) AbortCpltCallback    : callback for abort completion process.
 263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MspInitCallback      : callback for Msp Init.
 264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (+) MspDeInitCallback    : callback for Msp DeInit.
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      For callback AddrCallback use dedicated register callbacks : @ref HAL_I2C_UnRegisterAddrCallba
 267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      By default, after the @ref HAL_I2C_Init() and when the state is @ref HAL_I2C_STATE_RESET
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      all callbacks are set to the corresponding weak functions:
 270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      examples @ref HAL_I2C_MasterTxCpltCallback(), @ref HAL_I2C_MasterRxCpltCallback().
 271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Exception done for MspInit and MspDeInit functions that are
 272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      reset to the legacy weak functions in the @ref HAL_I2C_Init()/ @ref HAL_I2C_DeInit() only when
 273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      these callbacks are null (not registered beforehand).
 274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      If MspInit or MspDeInit are not null, the @ref HAL_I2C_Init()/ @ref HAL_I2C_DeInit()
 275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state.
 276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Callbacks can be registered/unregistered in @ref HAL_I2C_STATE_READY state only.
 278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Exception done MspInit/MspDeInit functions that can be registered/unregistered
 279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      in @ref HAL_I2C_STATE_READY or @ref HAL_I2C_STATE_RESET state,
 280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
 281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      Then, the user first registers the MspInit/MspDeInit user callbacks
 282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      using @ref HAL_I2C_RegisterCallback() before calling @ref HAL_I2C_DeInit()
 283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      or @ref HAL_I2C_Init() function.
 284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      When the compilation flag USE_HAL_I2C_REGISTER_CALLBACKS is set to 0 or
 286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      not defined, the callback registration feature is not available and all callbacks
 287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      are set to the corresponding weak functions.
 288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****      [..]
 290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (@) You can refer to the I2C HAL driver header file for more useful macros
 291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   @endverbatim
 293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   ******************************************************************************
 294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @attention
 295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *
 296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
 297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *
 298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * Redistribution and use in source and binary forms, with or without modification,
 299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * are permitted provided that the following conditions are met:
 300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *   1. Redistributions of source code must retain the above copyright notice,
 301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *      this list of conditions and the following disclaimer.
 302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
 303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *      this list of conditions and the following disclaimer in the documentation
 304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *      and/or other materials provided with the distribution.
 305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
 306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *      may be used to endorse or promote products derived from this software
 307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *      without specific prior written permission.
 308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *
 309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
ARM GAS  /tmp/ccQWt8b0.s 			page 7


 318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *
 320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   ******************************************************************************
 321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Includes ------------------------------------------------------------------*/
 324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #include "stm32l4xx_hal.h"
 325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @addtogroup STM32L4xx_HAL_Driver
 327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
 328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C I2C
 331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief I2C HAL module driver
 332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
 333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #ifdef HAL_I2C_MODULE_ENABLED
 336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private typedef -----------------------------------------------------------*/
 338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private define ------------------------------------------------------------*/
 339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_Private_Define I2C Private Define
 341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
 342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define TIMING_CLEAR_MASK   (0xF0FFFFFFU)  /*!< I2C TIMING clear register Mask */
 344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_ADDR    (10000U)       /*!< 10 s  */
 345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_BUSY    (25U)          /*!< 25 ms */
 346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_DIR     (25U)          /*!< 25 ms */
 347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_RXNE    (25U)          /*!< 25 ms */
 348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_STOPF   (25U)          /*!< 25 ms */
 349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_TC      (25U)          /*!< 25 ms */
 350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_TCR     (25U)          /*!< 25 ms */
 351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_TXIS    (25U)          /*!< 25 ms */
 352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_TIMEOUT_FLAG    (25U)          /*!< 25 ms */
 353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define MAX_NBYTE_SIZE      255U
 355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define SlaveAddr_SHIFT     7U
 356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define SlaveAddr_MSK       0x06U
 357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private define for @ref PreviousState usage */
 359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_MSK             ((uint32_t)((uint32_t)((uint32_t)HAL_I2C_STATE_BUSY_TX | (uint32_
 360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_NONE            ((uint32_t)(HAL_I2C_MODE_NONE))                                  
 361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_MASTER_BUSY_TX  ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (
 362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_MASTER_BUSY_RX  ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (
 363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_SLAVE_BUSY_TX   ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (
 364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_SLAVE_BUSY_RX   ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (
 365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_MEM_BUSY_TX     ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (
 366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_STATE_MEM_BUSY_RX     ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (
 367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private define to centralize the enable/disable of Interrupts */
 370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_XFER_TX_IT          (0x00000001U)
 371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_XFER_RX_IT          (0x00000002U)
 372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_XFER_LISTEN_IT      (0x00000004U)
 373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_XFER_ERROR_IT       (0x00000011U)
ARM GAS  /tmp/ccQWt8b0.s 			page 8


 375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_XFER_CPLT_IT        (0x00000012U)
 376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_XFER_RELOAD_IT      (0x00000012U)
 377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private define Sequential Transfer Options default/reset value */
 379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #define I2C_NO_OPTION_FRAME     (0xFFFF0000U)
 380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
 382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private macro -------------------------------------------------------------*/
 385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private variables ---------------------------------------------------------*/
 386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private function prototypes -----------------------------------------------*/
 387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_Private_Functions I2C Private Functions
 389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
 390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private functions to handle DMA transfer */
 392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma);
 393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma);
 394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma);
 395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma);
 396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAError(DMA_HandleTypeDef *hdma);
 397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAAbort(DMA_HandleTypeDef *hdma);
 398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private functions to handle IT transfer */
 400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags);
 401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITMasterSequentialCplt(I2C_HandleTypeDef *hi2c);
 402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITSlaveSequentialCplt(I2C_HandleTypeDef *hi2c);
 403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags);
 404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags);
 405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags);
 406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode);
 407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private functions to handle IT transfer */
 409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint1
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16
 411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private functions for I2C transfer IRQ handler */
 413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint
 414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint3
 415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uin
 416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint
 417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private functions to handle flags during polling transfer */
 419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagSta
 420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, 
 421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, 
 422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, 
 423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_
 424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private functions to centralize the enable/disable of Interrupts */
 426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest);
 427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest);
 428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private function to flush TXDR register */
 430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c);
 431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 9


 432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private function to handle  start, restart or stop a transfer */
 433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t
 434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Private function to Convert Specific options */
 436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c);
 437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
 439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /* Exported functions --------------------------------------------------------*/
 442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_Exported_Functions I2C Exported Functions
 444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
 445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_Exported_Functions_Group1 Initialization and de-initialization functions
 448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  *  @brief    Initialization and Configuration functions
 449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  *
 450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** @verbatim
 451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  ===============================================================================
 452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               ##### Initialization and de-initialization functions #####
 453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  ===============================================================================
 454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]  This subsection provides a set of functions allowing to initialize and
 455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           deinitialize the I2Cx peripheral:
 456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) User must Implement HAL_I2C_MspInit() function in which he configures
 458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           all related peripherals resources (CLOCK, GPIO, DMA, IT and NVIC ).
 459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Call the function HAL_I2C_Init() to configure the selected device with
 461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           the selected configuration:
 462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Clock Timing
 463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Own Address 1
 464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Addressing mode (Master, Slave)
 465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Dual Addressing mode
 466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Own Address 2
 467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Own Address 2 Mask
 468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) General call mode
 469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) Nostretch mode
 470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (+) Call the function HAL_I2C_DeInit() to restore the default configuration
 472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           of the selected I2Cx peripheral.
 473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** @endverbatim
 475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
 476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Initializes the I2C according to the specified parameters
 480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in the I2C_InitTypeDef and initialize the associated handle.
 481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
 484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the I2C handle allocation */
 488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c == NULL)
ARM GAS  /tmp/ccQWt8b0.s 			page 10


 489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
 491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
 494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_RESET)
 504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Allocate lock resource and initialize it */
 506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Lock = HAL_UNLOCKED;
 507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
 509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init the I2C Callback settings */
 510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback 
 511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback 
 512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  
 513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  
 514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   
 515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    
 516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    
 517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        
 518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    
 519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         
 520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->MspInitCallback == NULL)
 522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
 527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MspInitCallback(hi2c);
 528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
 529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
 530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_MspInit(hi2c);
 531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_BUSY;
 535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable the selected I2C peripheral */
 537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_DISABLE(hi2c);
 538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
 540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Configure I2Cx: Frequency range */
 541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
 544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Own Address1 before set the Own Address1 configuration */
 545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
ARM GAS  /tmp/ccQWt8b0.s 			page 11


 546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Configure I2Cx: Own Address1 and ack own address1 mode */
 548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else /* I2C_ADDRESSINGMODE_10BIT */
 553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /*---------------------------- I2Cx CR2 Configuration ----------------------*/
 558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Configure I2Cx: Addressing Master mode */
 559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
 564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
 567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Own Address2 before set the Own Address2 configuration */
 568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Configure I2Cx: Dual mode and Own Address2 */
 571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddr
 572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /*---------------------------- I2Cx CR1 Configuration ----------------------*/
 574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Configure I2Cx: Generalcall and NoStretch mode */
 575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Enable the selected I2C peripheral */
 578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_ENABLE(hi2c);
 579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_READY;
 582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
 583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
 584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
 586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  DeInitialize the I2C peripheral.
 590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
 593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
 595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the I2C handle allocation */
 597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c == NULL)
 598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
 600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
ARM GAS  /tmp/ccQWt8b0.s 			page 12


 603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_BUSY;
 606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable the I2C Peripheral Clock */
 608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_DISABLE(hi2c);
 609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
 611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->MspDeInitCallback == NULL)
 612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit  */
 614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
 617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->MspDeInitCallback(hi2c);
 618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
 619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
 620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_I2C_MspDeInit(hi2c);
 621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_RESET;
 625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
 626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
 627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Release Lock */
 629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
 630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
 632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief Initialize the I2C MSP.
 636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
 639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
 641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
 644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_MspInit could be implemented in the user file
 647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
 648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief DeInitialize the I2C MSP.
 652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
 655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
 657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
ARM GAS  /tmp/ccQWt8b0.s 			page 13


 660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_MspDeInit could be implemented in the user file
 663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
 664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
 667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Register a User I2C Callback
 669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         To be used instead of the weak predefined callback
 670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  CallbackID ID of the callback to be registered
 673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         This parameter can be one of the following values:
 674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID
 675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID
 676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID
 677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID
 678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID
 679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID
 680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID
 681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID
 682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID
 683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID
 684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID
 685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pCallback pointer to the Callback function
 686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
 687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_RegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef Callb
 689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef status = HAL_OK;
 691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (pCallback == NULL)
 693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update the error code */
 695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
 698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process locked */
 700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
 701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (HAL_I2C_STATE_READY == hi2c->State)
 703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     switch (CallbackID)
 705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MASTER_TX_COMPLETE_CB_ID :
 707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MasterTxCpltCallback = pCallback;
 708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MASTER_RX_COMPLETE_CB_ID :
 711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MasterRxCpltCallback = pCallback;
 712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_SLAVE_TX_COMPLETE_CB_ID :
 715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->SlaveTxCpltCallback = pCallback;
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
ARM GAS  /tmp/ccQWt8b0.s 			page 14


 717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_SLAVE_RX_COMPLETE_CB_ID :
 719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->SlaveRxCpltCallback = pCallback;
 720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_LISTEN_COMPLETE_CB_ID :
 723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ListenCpltCallback = pCallback;
 724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MEM_TX_COMPLETE_CB_ID :
 727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MemTxCpltCallback = pCallback;
 728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MEM_RX_COMPLETE_CB_ID :
 731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MemRxCpltCallback = pCallback;
 732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_ERROR_CB_ID :
 735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCallback = pCallback;
 736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_ABORT_CB_ID :
 739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->AbortCpltCallback = pCallback;
 740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPINIT_CB_ID :
 743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspInitCallback = pCallback;
 744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPDEINIT_CB_ID :
 747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspDeInitCallback = pCallback;
 748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       default :
 751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update the error code */
 752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Return error status */
 755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         status =  HAL_ERROR;
 756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (HAL_I2C_STATE_RESET == hi2c->State)
 760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     switch (CallbackID)
 762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPINIT_CB_ID :
 764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspInitCallback = pCallback;
 765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPDEINIT_CB_ID :
 768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspDeInitCallback = pCallback;
 769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       default :
 772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update the error code */
 773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
ARM GAS  /tmp/ccQWt8b0.s 			page 15


 774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Return error status */
 776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         status =  HAL_ERROR;
 777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
 781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update the error code */
 783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Return error status */
 786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     status =  HAL_ERROR;
 787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Release Lock */
 790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
 791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return status;
 792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Unregister an I2C Callback
 796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         I2C callback is redirected to the weak predefined callback
 797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  CallbackID ID of the callback to be unregistered
 800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         This parameter can be one of the following values:
 801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         This parameter can be one of the following values:
 802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID
 803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID
 804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID
 805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID
 806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID
 807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID
 808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID
 809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID
 810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID
 811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID
 812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *          @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID
 813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
 814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef Cal
 816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef status = HAL_OK;
 818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process locked */
 820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
 821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (HAL_I2C_STATE_READY == hi2c->State)
 823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     switch (CallbackID)
 825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MASTER_TX_COMPLETE_CB_ID :
 827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallb
 828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MASTER_RX_COMPLETE_CB_ID :
ARM GAS  /tmp/ccQWt8b0.s 			page 16


 831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallb
 832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_SLAVE_TX_COMPLETE_CB_ID :
 835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->SlaveTxCpltCallback = HAL_I2C_SlaveTxCpltCallback;   /* Legacy weak SlaveTxCpltCallba
 836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_SLAVE_RX_COMPLETE_CB_ID :
 839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->SlaveRxCpltCallback = HAL_I2C_SlaveRxCpltCallback;   /* Legacy weak SlaveRxCpltCallba
 840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_LISTEN_COMPLETE_CB_ID :
 843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ListenCpltCallback = HAL_I2C_ListenCpltCallback;     /* Legacy weak ListenCpltCallbac
 844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MEM_TX_COMPLETE_CB_ID :
 847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MemTxCpltCallback = HAL_I2C_MemTxCpltCallback;       /* Legacy weak MemTxCpltCallback
 848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MEM_RX_COMPLETE_CB_ID :
 851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MemRxCpltCallback = HAL_I2C_MemRxCpltCallback;       /* Legacy weak MemRxCpltCallback
 852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_ERROR_CB_ID :
 855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCallback = HAL_I2C_ErrorCallback;               /* Legacy weak ErrorCallback    
 856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_ABORT_CB_ID :
 859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->AbortCpltCallback = HAL_I2C_AbortCpltCallback;       /* Legacy weak AbortCpltCallback
 860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPINIT_CB_ID :
 863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspInitCallback = HAL_I2C_MspInit;                   /* Legacy weak MspInit          
 864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPDEINIT_CB_ID :
 867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspDeInitCallback = HAL_I2C_MspDeInit;               /* Legacy weak MspDeInit        
 868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       default :
 871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update the error code */
 872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Return error status */
 875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         status =  HAL_ERROR;
 876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (HAL_I2C_STATE_RESET == hi2c->State)
 880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     switch (CallbackID)
 882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPINIT_CB_ID :
 884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspInitCallback = HAL_I2C_MspInit;                   /* Legacy weak MspInit          
 885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       case HAL_I2C_MSPDEINIT_CB_ID :
ARM GAS  /tmp/ccQWt8b0.s 			page 17


 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->MspDeInitCallback = HAL_I2C_MspDeInit;               /* Legacy weak MspDeInit        
 889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       default :
 892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update the error code */
 893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Return error status */
 896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         status =  HAL_ERROR;
 897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         break;
 898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
 901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update the error code */
 903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Return error status */
 906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     status =  HAL_ERROR;
 907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Release Lock */
 910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
 911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return status;
 912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Register the Slave Address Match I2C Callback
 916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         To be used instead of the weak HAL_I2C_AddrCallback() predefined callback
 917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pCallback pointer to the Address Match Callback function
 920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
 921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(I2C_HandleTypeDef *hi2c, pI2C_AddrCallbackTypeDef pC
 923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef status = HAL_OK;
 925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (pCallback == NULL)
 927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update the error code */
 929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
 932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process locked */
 934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
 935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (HAL_I2C_STATE_READY == hi2c->State)
 937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->AddrCallback = pCallback;
 939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
 941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update the error code */
 943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 18


 945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Return error status */
 946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     status =  HAL_ERROR;
 947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Release Lock */
 950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
 951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return status;
 952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  UnRegister the Slave Address Match I2C Callback
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         Info Ready I2C Callback is redirected to the weak HAL_I2C_AddrCallback() predefined cal
 957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
 959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
 960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(I2C_HandleTypeDef *hi2c)
 962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef status = HAL_OK;
 964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process locked */
 966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
 967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (HAL_I2C_STATE_READY == hi2c->State)
 969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->AddrCallback = HAL_I2C_AddrCallback; /* Legacy weak AddrCallback  */
 971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
 973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update the error code */
 975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
 976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Return error status */
 978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     status =  HAL_ERROR;
 979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Release Lock */
 982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return status;
 984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
 990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
 991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_Exported_Functions_Group2 Input and Output operation functions
 993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  *  @brief   Data transfers functions
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  *
 995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** @verbatim
 996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  ===============================================================================
 997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                       ##### IO operation functions #####
 998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  ===============================================================================
 999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
1000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     This subsection provides a set of functions allowing to manage the I2C data
1001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     transfers.
ARM GAS  /tmp/ccQWt8b0.s 			page 19


1002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) There are two modes of transfer:
1004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (++) Blocking mode : The communication is performed in the polling mode.
1005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             The status of all data processing is returned by the same function
1006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             after finishing transfer.
1007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        (++) No-Blocking mode : The communication is performed using Interrupts
1008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             or DMA. These functions return the status of the transfer startup.
1009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             The end of the data processing will be indicated through the
1010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             dedicated I2C IRQ when using Interrupt mode or the DMA IRQ when
1011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             using DMA mode.
1012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) Blocking mode functions are :
1014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Transmit()
1015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Receive()
1016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Transmit()
1017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Receive()
1018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Mem_Write()
1019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Mem_Read()
1020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_IsDeviceReady()
1021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) No-Blocking mode functions with Interrupt are :
1023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Transmit_IT()
1024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Receive_IT()
1025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Transmit_IT()
1026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Receive_IT()
1027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Mem_Write_IT()
1028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Mem_Read_IT()
1029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Sequential_Transmit_IT()
1030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Sequential_Receive_IT()
1031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Sequential_Transmit_IT()
1032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Sequential_Receive_IT()
1033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_EnableListen_IT()
1034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_DisableListen_IT()
1035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Abort_IT()
1036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) No-Blocking mode functions with DMA are :
1038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Transmit_DMA()
1039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Receive_DMA()
1040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Transmit_DMA()
1041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Receive_DMA()
1042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Mem_Write_DMA()
1043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Mem_Read_DMA()
1044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Sequential_Transmit_DMA()
1045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Master_Sequential_Receive_DMA()
1046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Sequential_Transmit_DMA()
1047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_Slave_Sequential_Receive_DMA()
1048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     (#) A set of Transfer Complete Callbacks are provided in non Blocking mode:
1050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_MasterTxCpltCallback()
1051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_MasterRxCpltCallback()
1052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_SlaveTxCpltCallback()
1053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_SlaveRxCpltCallback()
1054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_MemTxCpltCallback()
1055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_MemRxCpltCallback()
1056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_AddrCallback()
1057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_ListenCpltCallback()
1058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_ErrorCallback()
ARM GAS  /tmp/ccQWt8b0.s 			page 20


1059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (++) HAL_I2C_AbortCpltCallback()
1060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** @endverbatim
1062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
1063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Transmits in master mode an amount of data in blocking mode.
1067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
1070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
1071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
1074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pD
1077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
1079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
1086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
1087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK
1089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX;
1094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
1095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
1096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr  = pData;
1099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
1100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
1101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address */
1103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
1104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
1105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
1107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_S
1108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
1112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
1113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (hi2c->XferCount > 0U)
ARM GAS  /tmp/ccQWt8b0.s 			page 21


1116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until TXIS flag is set */
1118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Write data to TXDR */
1123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->TXDR = *hi2c->pBuffPtr;
1124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
1126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
1127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
1129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
1130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
1132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until TCR flag is set */
1134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
1135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
1137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferCount > MAX_NBYTE_SIZE)
1140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = MAX_NBYTE_SIZE;
1142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STA
1143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
1145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = hi2c->XferCount;
1147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
1148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
1153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOPF flag is set */
1154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP Flag */
1160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
1161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear Configuration Register 2 */
1163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_RESET_CR2(hi2c);
1164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
1166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
1167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
ARM GAS  /tmp/ccQWt8b0.s 			page 22


1173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Receives in master mode an amount of data in blocking mode.
1181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
1184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
1185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
1188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pDa
1191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
1193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
1200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
1201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK
1203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX;
1208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
1209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
1210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr  = pData;
1213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
1214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
1215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address */
1217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
1218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
1219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
1221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_S
1222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
1226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
1227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (hi2c->XferCount > 0U)
ARM GAS  /tmp/ccQWt8b0.s 			page 23


1230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until RXNE flag is set */
1232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Read data from RXDR */
1238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
1239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
1241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
1242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
1244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
1245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
1247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until TCR flag is set */
1249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
1250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
1252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferCount > MAX_NBYTE_SIZE)
1255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = MAX_NBYTE_SIZE;
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STA
1258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
1260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = hi2c->XferCount;
1262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
1263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
1268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOPF flag is set */
1269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP Flag */
1275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear Configuration Register 2 */
1278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_RESET_CR2(hi2c);
1279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
1281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
1282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
ARM GAS  /tmp/ccQWt8b0.s 			page 24


1287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Transmits in slave mode an amount of data in blocking mode.
1296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
1301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, ui
1304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
1306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
1310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
1312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
1318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
1319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX;
1321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
1322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
1323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr  = pData;
1326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
1327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
1328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
1330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
1331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until ADDR flag is set */
1333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
1334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear ADDR flag */
1341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
1342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If 10bit addressing mode is selected */
ARM GAS  /tmp/ccQWt8b0.s 			page 25


1344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
1345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until ADDR flag is set */
1347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
1348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Disable Address Acknowledge */
1350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR2 |= I2C_CR2_NACK;
1351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Clear ADDR flag */
1355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
1356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until DIR flag is set Transmitter mode */
1359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK)
1360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (hi2c->XferCount > 0U)
1367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until TXIS flag is set */
1369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Disable Address Acknowledge */
1372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR2 |= I2C_CR2_NACK;
1373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Write data to TXDR */
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->TXDR = *hi2c->pBuffPtr;
1378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
1380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
1381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
1383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOP flag is set */
1386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
1392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Normal use case for Transmitter mode */
1394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* A NACK is generated to confirm the end of transfer */
1395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
1396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
1398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
ARM GAS  /tmp/ccQWt8b0.s 			page 26


1401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP flag */
1404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
1405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until BUSY flag is reset */
1407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
1408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Address Acknowledge */
1415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 |= I2C_CR2_NACK;
1416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
1418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
1419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Receive in slave mode an amount of data in blocking mode
1433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
1438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uin
1441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
1443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
1447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
1449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
1450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
1455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
1456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX;
ARM GAS  /tmp/ccQWt8b0.s 			page 27


1458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
1459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
1460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr  = pData;
1463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
1464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
1465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
1467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
1468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until ADDR flag is set */
1470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
1471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear ADDR flag */
1478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
1479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until DIR flag is reset Receiver mode */
1481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK)
1482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (hi2c->XferCount > 0U)
1489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until RXNE flag is set */
1491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Disable Address Acknowledge */
1494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR2 |= I2C_CR2_NACK;
1495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Store Last receive data if any */
1497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
1498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
1499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Read data from RXDR */
1500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
1501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Increment Buffer pointer */
1503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->pBuffPtr++;
1504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferCount--;
1506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
1507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Read data from RXDR */
1512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
1513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
ARM GAS  /tmp/ccQWt8b0.s 			page 28


1515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
1516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
1518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOP flag is set */
1521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
1522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP flag */
1529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
1530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until BUSY flag is reset */
1532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
1533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable Address Acknowledge */
1535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 |= I2C_CR2_NACK;
1536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
1537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Address Acknowledge */
1540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 |= I2C_CR2_NACK;
1541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
1543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
1544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Transmit in master mode an amount of data in non-blocking mode with Interrupt
1558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
1561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
1562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t 
1567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
1569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccQWt8b0.s 			page 29


1572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
1573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
1575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_TX;
1581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
1582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
1583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
1586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
1587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
1588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
1589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
1591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
1593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
1594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
1598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
1599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address */
1602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
1603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRIT
1604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
1609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
1610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
1611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, TC, STOP, NACK, TXI interrupt */
1613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* possible to enable all of these */
1614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TX
1615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
1616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Receive in master mode an amount of data in non-blocking mode with Interrupt
1627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
ARM GAS  /tmp/ccQWt8b0.s 			page 30


1629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
1630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
1631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *
1636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
1638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
1642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
1644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_RX;
1650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
1651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
1652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
1655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
1656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
1657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
1658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
1660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
1662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
1663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
1667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
1668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address */
1671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
1672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ
1673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
1678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
1679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
1680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, TC, STOP, NACK, RXI interrupt */
1682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* possible to enable all of these */
1683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TX
1684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
1685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 31


1686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Transmit in slave mode an amount of data in non-blocking mode with Interrupt
1696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
1703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_TX;
1710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
1711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
1712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
1714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
1715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
1718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
1719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
1720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
1721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
1722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
1727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
1728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
1729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, TC, STOP, NACK, TXI interrupt */
1731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* possible to enable all of these */
1732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TX
1733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
1734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 32


1743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Receive in slave mode an amount of data in non-blocking mode with Interrupt
1745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
1752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_RX;
1759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
1760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
1761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
1763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
1764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
1767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
1768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
1769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
1770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
1771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
1773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
1774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
1776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
1777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
1778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, TC, STOP, NACK, RXI interrupt */
1780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* possible to enable all of these */
1781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TX
1782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
1783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Transmit in master mode an amount of data in non-blocking mode with DMA
1794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
1797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
1798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
ARM GAS  /tmp/ccQWt8b0.s 			page 33


1800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t
1803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
1805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
1806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
1810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
1812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_TX;
1818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
1819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
1820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
1823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
1824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
1825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
1826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
1828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
1830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
1831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
1835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
1836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferSize > 0U)
1839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->hdmatx != NULL)
1841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the I2C DMA transfer complete callback */
1843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
1844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the DMA error callback */
1846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
1847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the unused DMA callbacks to NULL */
1849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferHalfCpltCallback = NULL;
1850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferAbortCallback = NULL;
1851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable the DMA channel */
1853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->
1854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
1856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
ARM GAS  /tmp/ccQWt8b0.s 			page 34


1857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
1858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
1859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
1860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
1862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
1863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
1865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
1866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (dmaxferstatus == HAL_OK)
1871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Send Slave Address */
1873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART 
1874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_
1875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update XferCount value */
1877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferCount -= hi2c->XferSize;
1878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
1880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
1881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Note : The I2C interrupts must be enabled after unlocking current process
1883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   to avoid the risk of I2C interrupt handle execution before current
1884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   process unlock */
1885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable ERR and NACK interrupts */
1886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
1887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable DMA Request */
1889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
1890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
1892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
1894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
1895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
1896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
1898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
1899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
1901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
1902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
1904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update Transfer ISR function pointer */
1909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferISR = I2C_Master_ISR_IT;
1910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Send Slave Address */
1912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set NBYTES to write and generate START condition */
1913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
ARM GAS  /tmp/ccQWt8b0.s 			page 35


1914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
1916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
1917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
1919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
1920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
1921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, TC, STOP, NACK, TXI interrupt */
1922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* possible to enable all of these */
1923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_
1924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
1925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
1928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
1930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
1932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
1933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
1934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
1936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Receive in master mode an amount of data in non-blocking mode with DMA
1937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
1938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
1939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
1940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
1941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
1942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
1943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
1944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
1945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t 
1946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
1947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
1948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
1949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
1951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
1952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
1953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
1955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
1958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
1959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_RX;
1961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
1962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
1963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
1965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
1966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
1967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
1968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
1969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
ARM GAS  /tmp/ccQWt8b0.s 			page 36


1971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
1973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
1974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
1976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
1978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
1979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
1980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferSize > 0U)
1982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
1983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->hdmarx != NULL)
1984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
1985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the I2C DMA transfer complete callback */
1986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
1987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the DMA error callback */
1989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
1990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the unused DMA callbacks to NULL */
1992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferHalfCpltCallback = NULL;
1993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferAbortCallback = NULL;
1994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
1995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable the DMA channel */
1996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)p
1997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
1998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
1999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
2000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
2001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
2002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
2003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
2005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
2006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
2008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
2009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
2011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (dmaxferstatus == HAL_OK)
2014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
2015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Send Slave Address */
2016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART *
2017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_
2018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update XferCount value */
2020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferCount -= hi2c->XferSize;
2021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
2023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
2024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Note : The I2C interrupts must be enabled after unlocking current process
2026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   to avoid the risk of I2C interrupt handle execution before current
2027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   process unlock */
ARM GAS  /tmp/ccQWt8b0.s 			page 37


2028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable ERR and NACK interrupts */
2029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
2030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable DMA Request */
2032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
2033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
2035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
2036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
2037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
2038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
2039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
2041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
2042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
2044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
2045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
2047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update Transfer ISR function pointer */
2052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferISR = I2C_Master_ISR_IT;
2053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Send Slave Address */
2055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set NBYTES to read and generate START condition */
2056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
2057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
2062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
2063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
2064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, TC, STOP, NACK, TXI interrupt */
2065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* possible to enable all of these */
2066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_
2067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
2068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Transmit in slave mode an amount of data in non-blocking mode with DMA
2080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
ARM GAS  /tmp/ccQWt8b0.s 			page 38


2085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size
2087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
2089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
2099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_TX;
2101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
2102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
2103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
2106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
2107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
2108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
2109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
2110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmatx != NULL)
2112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA transfer complete callback */
2114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt;
2115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the DMA error callback */
2117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
2118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the unused DMA callbacks to NULL */
2120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferHalfCpltCallback = NULL;
2121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = NULL;
2122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable the DMA channel */
2124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TX
2125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
2130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
2134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (dmaxferstatus == HAL_OK)
ARM GAS  /tmp/ccQWt8b0.s 			page 39


2142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable Address Acknowledge */
2144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
2145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
2150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
2151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
2152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, STOP, NACK, ADDR interrupts */
2153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
2154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable DMA Request */
2156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
2157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
2162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
2166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Receive in slave mode an amount of data in non-blocking mode with DMA
2183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
2190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
2192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
ARM GAS  /tmp/ccQWt8b0.s 			page 40


2199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
2202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_RX;
2204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
2205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
2206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
2209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
2210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
2211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
2212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
2213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmarx != NULL)
2215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA transfer complete callback */
2217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
2218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the DMA error callback */
2220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
2221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the unused DMA callbacks to NULL */
2223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferHalfCpltCallback = NULL;
2224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = NULL;
2225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable the DMA channel */
2227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pDa
2228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
2233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
2237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (dmaxferstatus == HAL_OK)
2245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable Address Acknowledge */
2247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
2248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
2253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
2254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
2255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, STOP, NACK, ADDR interrupts */
ARM GAS  /tmp/ccQWt8b0.s 			page 41


2256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
2257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable DMA Request */
2259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
2260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
2265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
2269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Write an amount of data in blocking mode to a specific memory address
2285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
2288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
2289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
2290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
2291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
2294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddre
2297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
2299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
2301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
2302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
ARM GAS  /tmp/ccQWt8b0.s 			page 42


2313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
2315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
2316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK
2318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX;
2323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MEM;
2324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
2325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr  = pData;
2328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
2329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
2330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and Memory Address */
2332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL
2333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
2340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
2341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
2343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTST
2344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
2348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTS
2349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     do
2352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until TXIS flag is set */
2354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
2355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
2356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
2357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Write data to TXDR */
2360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->TXDR = *hi2c->pBuffPtr;
2361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
2363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
2364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
2366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
2367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
2369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
ARM GAS  /tmp/ccQWt8b0.s 			page 43


2370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until TCR flag is set */
2371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
2373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
2374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
2375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferCount > MAX_NBYTE_SIZE)
2377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
2378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = MAX_NBYTE_SIZE;
2379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STA
2380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
2381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
2382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
2383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = hi2c->XferCount;
2384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
2385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
2386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (hi2c->XferCount > 0U);
2390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
2392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOPF flag is reset */
2393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
2394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP Flag */
2399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
2400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear Configuration Register 2 */
2402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_RESET_CR2(hi2c);
2403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
2406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
2408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
2409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Read an amount of data in blocking mode from a specific memory address
2420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
2423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
2424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
2425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
2426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
ARM GAS  /tmp/ccQWt8b0.s 			page 44


2427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
2429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddres
2432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
2434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
2436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
2437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
2448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
2451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK
2453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX;
2458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MEM;
2459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
2460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr  = pData;
2463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
2464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
2465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and Memory Address */
2467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_
2468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address */
2475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
2476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
2477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
2479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_S
2480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
ARM GAS  /tmp/ccQWt8b0.s 			page 45


2484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
2485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     do
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until RXNE flag is set */
2490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
2491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
2492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
2493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Read data from RXDR */
2496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
2497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
2499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
2500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
2502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
2503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
2505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
2506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until TCR flag is set */
2507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
2508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
2509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
2510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
2511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferCount > MAX_NBYTE_SIZE)
2513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
2514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = MAX_NBYTE_SIZE;
2515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_ST
2516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
2517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
2518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
2519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->XferSize = hi2c->XferCount;
2520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
2521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
2522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
2523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (hi2c->XferCount > 0U);
2525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
2527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOPF flag is reset */
2528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
2529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP Flag */
2534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
2535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear Configuration Register 2 */
2537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_RESET_CR2(hi2c);
2538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
2540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
ARM GAS  /tmp/ccQWt8b0.s 			page 46


2541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
2543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
2544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Write an amount of data in non-blocking mode with Interrupt to a specific memory addres
2554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
2557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
2558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
2559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
2560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAd
2565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
2567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
2568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
2570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
2571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
2581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
2583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
2587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
2589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
2590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_TX;
2592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
2593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
2594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
2597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
ARM GAS  /tmp/ccQWt8b0.s 			page 47


2598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
2599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
2600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
2602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
2604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
2605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
2609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
2610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and Memory Address */
2613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstar
2614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
2621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
2622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
2624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
2625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
2627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
2628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
2629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, TC, STOP, NACK, TXI interrupt */
2631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* possible to enable all of these */
2632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TX
2633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
2634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Read an amount of data in non-blocking mode with Interrupt from a specific memory addre
2645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
2648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
2649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
2650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
2651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
ARM GAS  /tmp/ccQWt8b0.s 			page 48


2655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAdd
2656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
2658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
2659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
2661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
2662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
2672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
2674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
2678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
2680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
2681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_RX;
2683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
2684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
2685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
2688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
2689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
2690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
2691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
2693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
2695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
2696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
2700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
2701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and Memory Address */
2704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart
2705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
ARM GAS  /tmp/ccQWt8b0.s 			page 49


2712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ
2713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
2715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
2716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
2718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
2719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
2720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, TC, STOP, NACK, RXI interrupt */
2722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* possible to enable all of these */
2723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TX
2724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
2725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Write an amount of data in non-blocking mode with DMA to a specific memory address
2735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
2738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
2739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
2740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
2741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
2743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemA
2746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
2748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
2749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
2750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
2752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
2753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
2763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
2765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
ARM GAS  /tmp/ccQWt8b0.s 			page 50


2769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
2771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
2772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_TX;
2774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
2775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
2776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
2779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
2780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
2781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
2782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
2784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
2786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
2787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
2791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
2792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and Memory Address */
2795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstar
2796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmatx != NULL)
2804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA transfer complete callback */
2806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
2807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the DMA error callback */
2809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
2810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the unused DMA callbacks to NULL */
2812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferHalfCpltCallback = NULL;
2813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = NULL;
2814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable the DMA channel */
2816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TX
2817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_READY;
2822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
ARM GAS  /tmp/ccQWt8b0.s 			page 51


2826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (dmaxferstatus == HAL_OK)
2834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Send Slave Address */
2836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
2837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
2838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update XferCount value */
2840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount -= hi2c->XferSize;
2841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
2846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
2847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
2848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR and NACK interrupts */
2849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
2850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable DMA Request */
2852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
2853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_READY;
2858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
2862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
2870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
2872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
2874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
2875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
2876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
2878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Reads an amount of data in non-blocking mode with DMA from a specific memory address.
2879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
2880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
2881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
2882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
ARM GAS  /tmp/ccQWt8b0.s 			page 52


2883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
2884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
2885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
2886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be read
2887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
2888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
2889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAd
2890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
2891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
2892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
2893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
2894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
2896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
2897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
2899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
2900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
2901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
2904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
2907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
2909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
2912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
2913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Init tickstart for timeout management*/
2915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tickstart = HAL_GetTick();
2916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State       = HAL_I2C_STATE_BUSY_RX;
2918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
2919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
2920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
2922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
2923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
2924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
2925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
2926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
2928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
2930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
2931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
2935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
2936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and Memory Address */
2939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart
ARM GAS  /tmp/ccQWt8b0.s 			page 53


2940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmarx != NULL)
2947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA transfer complete callback */
2949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
2950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the DMA error callback */
2952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
2953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the unused DMA callbacks to NULL */
2955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferHalfCpltCallback = NULL;
2956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = NULL;
2957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable the DMA channel */
2959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pDa
2960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
2962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_READY;
2965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
2966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
2968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
2969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
2974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (dmaxferstatus == HAL_OK)
2977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
2979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_RE
2980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update XferCount value */
2982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount -= hi2c->XferSize;
2983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
2985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
2986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
2988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
2989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
2990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR and NACK interrupts */
2991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
2992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
2993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable DMA Request */
2994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
2995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
2996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
ARM GAS  /tmp/ccQWt8b0.s 			page 54


2997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
2998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
2999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_READY;
3000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
3001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
3003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
3004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
3006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
3007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
3009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
3016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Checks if target device is ready for communication.
3021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This function is used with Memory devices
3022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
3025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
3026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Trials Number of trials
3027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
3028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Tria
3031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
3033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __IO uint32_t I2C_Trials = 0UL;
3035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   FlagStatus tmp1;
3037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   FlagStatus tmp2;
3038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
3040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
3042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_BUSY;
3044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_BUSY;
3050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     do
3053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
ARM GAS  /tmp/ccQWt8b0.s 			page 55


3054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Generate Start */
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
3056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
3058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wait until STOPF flag is set or a NACK flag is set*/
3059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tickstart = HAL_GetTick();
3060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
3062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
3063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       while ((tmp1 == RESET) && (tmp2 == RESET))
3065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (Timeout != HAL_MAX_DELAY)
3067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
3069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
3070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Update I2C state */
3071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->State = HAL_I2C_STATE_READY;
3072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Update I2C error code */
3074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
3075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Process Unlocked */
3077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             __HAL_UNLOCK(hi2c);
3078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             return HAL_ERROR;
3080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
3081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
3084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
3085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Check if the NACKF flag has not been set */
3088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
3089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until STOPF flag is reset */
3091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
3092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
3094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear STOP Flag */
3097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
3098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Device is ready */
3100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
3101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_OK;
3106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
3108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until STOPF flag is reset */
3110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
ARM GAS  /tmp/ccQWt8b0.s 			page 56


3111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
3113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear NACK Flag */
3116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
3117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear STOP Flag, auto generated with autoend*/
3119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
3120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Check if the maximum allowed number of trials has been reached */
3123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_Trials == Trials)
3124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Generate Stop */
3126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR2 |= I2C_CR2_STOP;
3127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wait until STOPF flag is reset */
3129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
3130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
3132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear STOP Flag */
3135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
3136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Trials */
3139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Trials++;
3140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (I2C_Trials < Trials);
3142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update I2C state */
3144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
3145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update I2C error code */
3147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
3148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
3150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
3151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
3153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
3157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential transmit in master I2C mode an amount of data in non-blocking mode with Inte
3162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
3166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
3167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
ARM GAS  /tmp/ccQWt8b0.s 			page 57


3168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Sequential_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddres
3173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
3175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xferrequest = I2C_GENERATE_START_WRITE;
3176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
3179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
3181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX;
3186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
3187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
3194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
3196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
3197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
3199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
3200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
3204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
3205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If transfer direction not change and there is no request to start another frame, do not gene
3208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean Previous state is same as current state */
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST
3210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xferrequest = I2C_NO_STARTSTOP;
3212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Convert OTHER_xxx XferOptions if any */
3216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ConvertOtherXferOptions(hi2c);
3217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update xfermode accordingly if no reload is necessary */
3219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->XferCount < MAX_NBYTE_SIZE)
3220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         xfermode = hi2c->XferOptions;
3222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 58


3225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and set NBYTES to write */
3226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
3227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
3229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
3230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
3232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
3233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
3234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
3235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
3241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential transmit in master I2C mode an amount of data in non-blocking mode with DMA.
3246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
3250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
3251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
3252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Sequential_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddre
3257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
3259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xferrequest = I2C_GENERATE_START_WRITE;
3260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
3261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
3264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
3266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX;
3271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
3272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
3279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
3281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
ARM GAS  /tmp/ccQWt8b0.s 			page 59


3282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
3284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
3285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
3289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
3290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If transfer direction not change and there is no request to start another frame, do not gene
3293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean Previous state is same as current state */
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST
3295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xferrequest = I2C_NO_STARTSTOP;
3297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Convert OTHER_xxx XferOptions if any */
3301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ConvertOtherXferOptions(hi2c);
3302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update xfermode accordingly if no reload is necessary */
3304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->XferCount < MAX_NBYTE_SIZE)
3305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         xfermode = hi2c->XferOptions;
3307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferSize > 0U)
3311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->hdmatx != NULL)
3313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the I2C DMA transfer complete callback */
3315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
3316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the DMA error callback */
3318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
3319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the unused DMA callbacks to NULL */
3321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferHalfCpltCallback = NULL;
3322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferAbortCallback = NULL;
3323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable the DMA channel */
3325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->
3326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
3328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
3330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
3331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
3332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
3334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
3335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 60


3339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
3340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (dmaxferstatus == HAL_OK)
3343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Send Slave Address and set NBYTES to write */
3345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
3346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update XferCount value */
3348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferCount -= hi2c->XferSize;
3349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Note : The I2C interrupts must be enabled after unlocking current process
3354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   to avoid the risk of I2C interrupt handle execution before current
3355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   process unlock */
3356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable ERR and NACK interrupts */
3357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
3358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable DMA Request */
3360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
3361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
3363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
3365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
3366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
3367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
3369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
3370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
3375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update Transfer ISR function pointer */
3380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferISR = I2C_Master_ISR_IT;
3381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Send Slave Address */
3383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set NBYTES to write and generate START condition */
3384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
3385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
3387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
3388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
3390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
3391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
3392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, TC, STOP, NACK, TXI interrupt */
3393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* possible to enable all of these */
3394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_
3395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
ARM GAS  /tmp/ccQWt8b0.s 			page 61


3396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
3403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential receive in master I2C mode an amount of data in non-blocking mode with Inter
3408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
3412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
3413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
3414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Sequential_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress
3419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
3421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xferrequest = I2C_GENERATE_START_READ;
3422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
3425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
3427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX;
3432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
3433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
3440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
3442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
3443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
3445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
3446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
3450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
3451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 62


3453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If transfer direction not change and there is no request to start another frame, do not gene
3454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean Previous state is same as current state */
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST
3456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xferrequest = I2C_NO_STARTSTOP;
3458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Convert OTHER_xxx XferOptions if any */
3462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ConvertOtherXferOptions(hi2c);
3463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update xfermode accordingly if no reload is necessary */
3465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->XferCount < MAX_NBYTE_SIZE)
3466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         xfermode = hi2c->XferOptions;
3468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Slave Address and set NBYTES to read */
3472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
3473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
3475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
3476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
3478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
3479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
3480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
3481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
3487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential receive in master I2C mode an amount of data in non-blocking mode with DMA
3492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
3496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
3497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
3498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Sequential_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddres
3503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
3505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xferrequest = I2C_GENERATE_START_READ;
3506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
3507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
ARM GAS  /tmp/ccQWt8b0.s 			page 63


3510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
3512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX;
3517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
3518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
3525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
3527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
3528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
3530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
3531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
3535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
3536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If transfer direction not change and there is no request to start another frame, do not gene
3539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean Previous state is same as current state */
3540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST
3541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xferrequest = I2C_NO_STARTSTOP;
3543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Convert OTHER_xxx XferOptions if any */
3547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ConvertOtherXferOptions(hi2c);
3548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update xfermode accordingly if no reload is necessary */
3550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->XferCount < MAX_NBYTE_SIZE)
3551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         xfermode = hi2c->XferOptions;
3553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferSize > 0U)
3557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->hdmarx != NULL)
3559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the I2C DMA transfer complete callback */
3561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
3562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the DMA error callback */
3564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
3565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set the unused DMA callbacks to NULL */
ARM GAS  /tmp/ccQWt8b0.s 			page 64


3567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferHalfCpltCallback = NULL;
3568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferAbortCallback = NULL;
3569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable the DMA channel */
3571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)p
3572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
3574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
3576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
3577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
3578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
3580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
3581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
3586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (dmaxferstatus == HAL_OK)
3589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Send Slave Address and set NBYTES to read */
3591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
3592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update XferCount value */
3594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferCount -= hi2c->XferSize;
3595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Note : The I2C interrupts must be enabled after unlocking current process
3600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   to avoid the risk of I2C interrupt handle execution before current
3601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                   process unlock */
3602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable ERR and NACK interrupts */
3603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
3604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Enable DMA Request */
3606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
3607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
3609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C state */
3611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State     = HAL_I2C_STATE_READY;
3612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
3613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Update I2C error code */
3615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
3616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
3618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
3619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
3621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
ARM GAS  /tmp/ccQWt8b0.s 			page 65


3624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update Transfer ISR function pointer */
3626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferISR = I2C_Master_ISR_IT;
3627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Send Slave Address */
3629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set NBYTES to read and generate START condition */
3630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
3631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
3633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
3634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Note : The I2C interrupts must be enabled after unlocking current process
3636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 to avoid the risk of I2C interrupt handle execution before current
3637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****                 process unlock */
3638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, TC, STOP, NACK, TXI interrupt */
3639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* possible to enable all of these */
3640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_
3641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
3642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
3649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential transmit in slave/device I2C mode an amount of data in non-blocking mode wit
3654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
3658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uin
3663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
3666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
3668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
3670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
3672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
3673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
3676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
3677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 66


3681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
3682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* and then toggle the HAL slave RX state to TX state */
3683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
3684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable associated Interrupts */
3686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
3687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Abort DMA Xfer if any */
3689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
3690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
3692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->hdmarx != NULL)
3694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Set the I2C DMA Abort callback :
3696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
3697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
3698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Abort DMA RX */
3700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
3701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
3702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Call Directly XferAbortCallback function in case of error */
3703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
3704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
3705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
3710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
3711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
3714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
3715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
3720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
3722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
3724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Clear ADDR flag after prepare the transfer parameters */
3726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* This action will generate an acknowledge to the Master */
3727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
3728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
3731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
3732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
3734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     to avoid the risk of I2C interrupt handle execution before current
3735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     process unlock */
3736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* REnable ADDR interrupt */
3737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
ARM GAS  /tmp/ccQWt8b0.s 			page 67


3738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
3744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential transmit in slave/device I2C mode an amount of data in non-blocking mode wit
3749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
3753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, ui
3758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
3760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
3763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
3765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
3767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
3769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
3770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
3776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
3777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
3779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* and then toggle the HAL slave RX state to TX state */
3780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
3781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable associated Interrupts */
3783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
3784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
3786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Abort DMA Xfer if any */
3788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->hdmarx != NULL)
3789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
3791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Set the I2C DMA Abort callback :
3793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
3794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
ARM GAS  /tmp/ccQWt8b0.s 			page 68


3795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Abort DMA RX */
3797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
3798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
3799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Call Directly XferAbortCallback function in case of error */
3800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
3801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
3802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
3806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
3808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
3810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Abort DMA Xfer if any */
3812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->hdmatx != NULL)
3813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Set the I2C DMA Abort callback :
3815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
3816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
3817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Abort DMA TX */
3819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
3820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
3821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Call Directly XferAbortCallback function in case of error */
3822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
3823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
3824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Nothing to do */
3830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
3833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
3834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
3837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
3838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
3843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
3845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmatx != NULL)
3847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA transfer complete callback */
3849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt;
3850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the DMA error callback */
ARM GAS  /tmp/ccQWt8b0.s 			page 69


3852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
3853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the unused DMA callbacks to NULL */
3855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferHalfCpltCallback = NULL;
3856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = NULL;
3857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable the DMA channel */
3859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TX
3860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
3864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
3865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
3866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
3868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
3869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
3871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
3872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
3874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (dmaxferstatus == HAL_OK)
3877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update XferCount value */
3879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount -= hi2c->XferSize;
3880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Reset XferSize */
3882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = 0;
3883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
3885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
3887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
3888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
3889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
3891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
3892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
3894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
3895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
3897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
3900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Clear ADDR flag after prepare the transfer parameters */
3902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* This action will generate an acknowledge to the Master */
3903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
3904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
3907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
3908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 70


3909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
3910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     to avoid the risk of I2C interrupt handle execution before current
3911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     process unlock */
3912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR, STOP, NACK, ADDR interrupts */
3913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
3914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable DMA Request */
3916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
3917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
3919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
3921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
3923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
3924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
3925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
3927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential receive in slave/device I2C mode an amount of data in non-blocking mode with
3928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
3929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
3930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
3931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
3932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
3933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
3934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
3935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
3936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint
3937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
3938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
3939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
3940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
3942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
3943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
3944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
3946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
3947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
3950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
3951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
3953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
3954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
3956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* and then toggle the HAL slave TX state to RX state */
3957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
3958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable associated Interrupts */
3960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
3961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
3963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
3964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
3965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 71


3966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Abort DMA Xfer if any */
3967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->hdmatx != NULL)
3968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
3969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Set the I2C DMA Abort callback :
3970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
3971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
3972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Abort DMA TX */
3974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
3975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
3976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Call Directly XferAbortCallback function in case of error */
3977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
3978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
3979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
3980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
3981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
3982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
3984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
3985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
3986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
3988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
3989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
3991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
3992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
3993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
3994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
3995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
3996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
3997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT)
3998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
3999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Clear ADDR flag after prepare the transfer parameters */
4000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* This action will generate an acknowledge to the Master */
4001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
4002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
4005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
4006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
4008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     to avoid the risk of I2C interrupt handle execution before current
4009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     process unlock */
4010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* REnable ADDR interrupt */
4011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
4012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
4014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
4018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Sequential receive in slave/device I2C mode an amount of data in non-blocking mode with
ARM GAS  /tmp/ccQWt8b0.s 			page 72


4023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @note   This interface allow to manage repeated start condition when a direction change during 
4024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  pData Pointer to data buffer
4027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Amount of data to be sent
4028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
4029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Slave_Sequential_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uin
4032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
4034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
4036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
4037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
4039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((pData == NULL) || (Size == 0U))
4041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
4043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
4044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
4047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
4048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
4050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
4051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
4053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* and then toggle the HAL slave TX state to RX state */
4054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
4055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable associated Interrupts */
4057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
4058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
4060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Abort DMA Xfer if any */
4062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->hdmatx != NULL)
4063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
4065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Set the I2C DMA Abort callback :
4067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
4068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
4069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Abort DMA TX */
4071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
4072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
4073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Call Directly XferAbortCallback function in case of error */
4074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
4075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
4076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
ARM GAS  /tmp/ccQWt8b0.s 			page 73


4080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
4082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
4084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Abort DMA Xfer if any */
4086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->hdmarx != NULL)
4087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Set the I2C DMA Abort callback :
4089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****            will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
4090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
4091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Abort DMA RX */
4093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
4094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
4095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             /* Call Directly XferAbortCallback function in case of error */
4096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
4097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
4098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Nothing to do */
4104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
4107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
4108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
4109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable Address Acknowledge */
4111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
4112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Prepare transfer parameters */
4114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr    = pData;
4115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
4116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
4117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
4118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
4119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmarx != NULL)
4121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA transfer complete callback */
4123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
4124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the DMA error callback */
4126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
4127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the unused DMA callbacks to NULL */
4129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferHalfCpltCallback = NULL;
4130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = NULL;
4131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable the DMA channel */
4133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pDa
4134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
ARM GAS  /tmp/ccQWt8b0.s 			page 74


4137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
4138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
4139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
4140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
4142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
4143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
4145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
4146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
4148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (dmaxferstatus == HAL_OK)
4151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update XferCount value */
4153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount -= hi2c->XferSize;
4154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Reset XferSize */
4156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = 0;
4157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C state */
4161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State     = HAL_I2C_STATE_LISTEN;
4162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
4163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update I2C error code */
4165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
4166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
4168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
4169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
4171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT)
4174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Clear ADDR flag after prepare the transfer parameters */
4176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* This action will generate an acknowledge to the Master */
4177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
4178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
4181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
4182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
4184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     to avoid the risk of I2C interrupt handle execution before current
4185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     process unlock */
4186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* REnable ADDR interrupt */
4187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
4188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable DMA Request */
4190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
4191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
4193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
ARM GAS  /tmp/ccQWt8b0.s 			page 75


4194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
4197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Enable the Address listen mode with Interrupt.
4202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
4207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
4209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_LISTEN;
4211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR = I2C_Slave_ISR_IT;
4212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable the Address Match interrupt */
4214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
4215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
4217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
4221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Disable the Address listen mode with Interrupt.
4226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C
4228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c)
4231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Declaration of tmp to prevent undefined behavior of volatile usage */
4233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmp;
4234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Address listen mode only if a transfer is not ongoing */
4236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_LISTEN)
4237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
4239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
4240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
4241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode = HAL_I2C_MODE_NONE;
4242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR = NULL;
4243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable the Address Match interrupt */
4245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
4246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
4248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccQWt8b0.s 			page 76


4251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_BUSY;
4252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Abort a master I2C IT or DMA process communication with Interrupt.
4257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
4260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
4261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress)
4264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->Mode == HAL_I2C_MODE_MASTER)
4266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Locked */
4268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_LOCK(hi2c);
4269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts */
4271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
4272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
4273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set State at HAL_I2C_STATE_ABORT */
4275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_ABORT;
4276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set NBYTES to 1 to generate a dummy read on I2C peripheral */
4278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set AUTOEND mode, this will generate a NACK then STOP condition to abort the current transfe
4279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_TransferConfig(hi2c, DevAddress, 1, I2C_AUTOEND_MODE, I2C_GENERATE_STOP);
4280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
4282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
4283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Note : The I2C interrupts must be enabled after unlocking current process
4285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               to avoid the risk of I2C interrupt handle execution before current
4286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****               process unlock */
4287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
4288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_OK;
4290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wrong usage of abort function */
4294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* This function should be used only in case of abort monitored by master device */
4295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
4296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
4301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks
4304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  * @{
4305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  */
4306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
ARM GAS  /tmp/ccQWt8b0.s 			page 77


4308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles I2C event interrupt request.
4309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
4314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Get current IT Flags and IT sources value */
4316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
4317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itsources = READ_REG(hi2c->Instance->CR1);
4318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* I2C events treatment -------------------------------------*/
4320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->XferISR != NULL)
4321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR(hi2c, itflags, itsources);
4323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles I2C error interrupt request.
4328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
4333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
4335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itsources = READ_REG(hi2c->Instance->CR1);
4336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmperror;
4337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* I2C Bus error interrupt occurred ------------------------------------*/
4339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_E
4340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
4342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear BERR flag */
4344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
4345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
4348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ER
4349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
4351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear OVR flag */
4353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
4354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
4357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_E
4358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
4360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear ARLO flag */
4362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
4363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 78


4365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Store current volatile hi2c->ErrorCode, misra rule */
4366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   tmperror = hi2c->ErrorCode;
4367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Call the Error Callback in case of Error detected */
4369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_
4370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITError(hi2c, tmperror);
4372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Master Tx Transfer completed callback.
4377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
4382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
4388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Master Rx Transfer completed callback.
4393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
4398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
4404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @brief  Slave Tx Transfer completed callback.
4408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
4413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
4419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 79


4422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Slave Rx Transfer completed callback.
4424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
4429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
4435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Slave Address Match callback.
4440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFE
4443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  AddrMatchCode Address Match Code
4444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrM
4447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(TransferDirection);
4451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(AddrMatchCode);
4452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_AddrCallback() could be implemented in the user file
4455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Listen Complete callback.
4460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
4465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_ListenCpltCallback() could be implemented in the user file
4471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Memory Tx Transfer completed callback.
4476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
ARM GAS  /tmp/ccQWt8b0.s 			page 80


4479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
4481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_MemTxCpltCallback could be implemented in the user file
4487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Memory Rx Transfer completed callback.
4492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
4497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_MemRxCpltCallback could be implemented in the user file
4503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C error callback.
4508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
4513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_ErrorCallback could be implemented in the user file
4519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
4520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C abort callback.
4524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
4527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** __weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
4529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
4531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(hi2c);
4532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* NOTE : This function should not be modified, when the callback is needed,
4534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             the HAL_I2C_AbortCpltCallback could be implemented in the user file
4535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****    */
ARM GAS  /tmp/ccQWt8b0.s 			page 81


4536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
4540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @defgroup I2C_Exported_Functions_Group3 Peripheral State, Mode and Error functions
4543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  *  @brief   Peripheral State, Mode and Error functions
4544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  *
4545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** @verbatim
4546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  ===============================================================================
4547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****             ##### Peripheral State, Mode and Error functions #####
4548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****  ===============================================================================
4549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     [..]
4550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     This subsection permit to get in run-time the status of the peripheral
4551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     and the data flow.
4552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** @endverbatim
4554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
4555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Return the I2C handle state.
4559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL state
4562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
4564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Return I2C handle state */
4566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return hi2c->State;
4567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Returns the I2C Master, Slave, Memory or no mode.
4571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         the configuration information for I2C module
4573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL mode
4574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c)
4576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return hi2c->Mode;
4578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** * @brief  Return the I2C error code.
4582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *              the configuration information for the specified I2C.
4584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** * @retval I2C Error Code
4585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** */
4586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
4587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return hi2c->ErrorCode;
4589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
ARM GAS  /tmp/ccQWt8b0.s 			page 82


4593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @}
4597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /** @addtogroup I2C_Private_Functions
4600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @{
4601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Master Mode with Interrupt.
4605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
4608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITSources Interrupt sources enabled.
4609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint
4612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t devaddress;
4614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Locked */
4616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
4617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NAC
4619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear NACK Flag */
4621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
4622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set corresponding Error Code */
4624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No need to generate STOP, it is automatically done */
4625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Error callback will be send during stop flag treatment */
4626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
4627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Flush TX register */
4629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Flush_TXDR(hi2c);
4630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C
4632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Read data from RXDR */
4634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
4635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Increment Buffer pointer */
4637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr++;
4638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize--;
4640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount--;
4641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C
4643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Write data to TXDR */
4645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = *hi2c->pBuffPtr;
4646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Increment Buffer pointer */
4648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr++;
4649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 83


4650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize--;
4651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount--;
4652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_
4654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
4656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
4658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->XferCount > MAX_NBYTE_SIZE)
4660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferSize = MAX_NBYTE_SIZE;
4662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_START
4663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
4665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferSize = hi2c->XferCount;
4667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
4668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_S
4670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
4672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
4674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call TxCpltCallback() if no stop mode is set */
4680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
4681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call I2C Master Sequential complete process */
4683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITMasterSequentialCplt(hi2c);
4684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
4686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wrong size Status regarding TCR flag event */
4688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call the corresponding callback to inform upper layer of End of Transfer */
4689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
4690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_I
4694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount == 0U)
4696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
4698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Generate a stop condition in case of no transfer option */
4700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
4701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Generate Stop */
4703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->Instance->CR2 |= I2C_CR2_STOP;
4704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
4706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
ARM GAS  /tmp/ccQWt8b0.s 			page 84


4707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Call I2C Master Sequential complete process */
4708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_ITMasterSequentialCplt(hi2c);
4709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wrong size Status regarding TC flag event */
4715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
4716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
4717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
4722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_
4725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call I2C Master complete process */
4727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITMasterCplt(hi2c, ITFlags);
4728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Unlocked */
4731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
4732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
4734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode with Interrupt.
4738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
4741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITSources Interrupt sources enabled.
4742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint3
4745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
4746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
4747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process locked */
4749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
4750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NAC
4752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check that I2C transfer finished */
4754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
4755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean XferCount == 0*/
4756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* So clear Flag NACKF only */
4757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount == 0U)
4758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Sam
4760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call I2C Listen complete process */
4762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITListenCplt(hi2c, ITFlags);
4763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
ARM GAS  /tmp/ccQWt8b0.s 			page 85


4764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME)
4765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear NACK Flag */
4767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
4768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Flush TX register */
4770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_Flush_TXDR(hi2c);
4771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Last Byte is Transmitted */
4773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call I2C Slave Sequential complete process */
4774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITSlaveSequentialCplt(hi2c);
4775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
4777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear NACK Flag */
4779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
4780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
4785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Clear NACK Flag */
4786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
4787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set ErrorCode corresponding to a Non-Acknowledge */
4789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
4790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
4792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call the corresponding callback to inform upper layer of End of Transfer */
4794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITError(hi2c, hi2c->ErrorCode);
4795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C
4799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > 0U)
4801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Read data from RXDR */
4803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
4804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
4806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
4807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
4809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
4810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->XferCount == 0U) && \
4813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (tmpoptions != I2C_NO_OPTION_FRAME))
4814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call I2C Slave Sequential complete process */
4816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ITSlaveSequentialCplt(hi2c);
4817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C
4820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccQWt8b0.s 			page 86


4821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITAddrCplt(hi2c, ITFlags);
4822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C
4824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Write data to TXDR only if XferCount not reach "0" */
4826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* A TXIS flag can be set, during STOP treatment      */
4827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check if all Datas have already been sent */
4828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
4829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > 0U)
4830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Write data to TXDR */
4832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Instance->TXDR = *hi2c->pBuffPtr;
4833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Increment Buffer pointer */
4835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->pBuffPtr++;
4836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
4838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
4839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
4843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Last Byte is Transmitted */
4845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call I2C Slave Sequential complete process */
4846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITSlaveSequentialCplt(hi2c);
4847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
4853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check if STOPF is set */
4856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_
4857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call I2C Slave complete process */
4859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITSlaveCplt(hi2c, ITFlags);
4860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Unlocked */
4863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
4864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
4866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
4867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
4869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Master Mode with DMA.
4870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
4871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
4872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
4873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITSources Interrupt sources enabled.
4874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
4875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
4876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uin
4877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
ARM GAS  /tmp/ccQWt8b0.s 			page 87


4878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t devaddress;
4879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
4880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Locked */
4882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
4883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NAC
4885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear NACK Flag */
4887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
4888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set corresponding Error Code */
4890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
4891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No need to generate STOP, it is automatically done */
4893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* But enable STOP interrupt, to treat it */
4894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Error callback will be send during stop flag treatment */
4895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
4896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Flush TX register */
4898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Flush_TXDR(hi2c);
4899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_
4901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable TC interrupt */
4903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
4904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount != 0U)
4906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Recover Slave address */
4908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
4909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Prepare the new XferSize to transfer */
4911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->XferCount > MAX_NBYTE_SIZE)
4912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferSize = MAX_NBYTE_SIZE;
4914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         xfermode = I2C_RELOAD_MODE;
4915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
4917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->XferSize = hi2c->XferCount;
4919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
4920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           xfermode = hi2c->XferOptions;
4922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
4924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           xfermode = I2C_AUTOEND_MODE;
4926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the new XferSize in Nbytes register */
4930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
4931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Update XferCount value */
4933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount -= hi2c->XferSize;
4934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 88


4935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable DMA Request */
4936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
4937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
4939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
4941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
4943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call TxCpltCallback() if no stop mode is set */
4948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
4949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call I2C Master Sequential complete process */
4951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITMasterSequentialCplt(hi2c);
4952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
4954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Wrong size Status regarding TCR flag event */
4956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call the corresponding callback to inform upper layer of End of Transfer */
4957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
4958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_I
4962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount == 0U)
4964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
4966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
4967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Generate a stop condition in case of no transfer option */
4968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
4969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Generate Stop */
4971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->Instance->CR2 |= I2C_CR2_STOP;
4972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
4974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
4975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Call I2C Master Sequential complete process */
4976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_ITMasterSequentialCplt(hi2c);
4977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
4978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
4979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
4981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
4982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Wrong size Status regarding TC flag event */
4983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
4984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
4985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
4986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2
4988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call I2C Master complete process */
4990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITMasterCplt(hi2c, ITFlags);
4991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
ARM GAS  /tmp/ccQWt8b0.s 			page 89


4992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
4993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
4994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
4995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
4996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
4997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Unlocked */
4998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
4999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
5001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode with DMA.
5005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
5006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
5007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
5008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITSources Interrupt sources enabled.
5009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
5010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint
5012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
5014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t treatdmanack = 0U;
5015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process locked */
5017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_LOCK(hi2c);
5018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NAC
5020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check that I2C transfer finished */
5022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
5023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean XferCount == 0 */
5024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* So clear Flag NACKF only */
5025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
5026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
5027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Split check of hdmarx, for MISRA compliance */
5029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->hdmarx != NULL)
5030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
5032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           treatdmanack = 1U;
5034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Split check of hdmatx, for MISRA compliance  */
5038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (hi2c->hdmatx != NULL)
5039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
5041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           treatdmanack = 1U;
5043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (treatdmanack == 1U)
5047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* S
ARM GAS  /tmp/ccQWt8b0.s 			page 90


5049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Call I2C Listen complete process */
5051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_ITListenCplt(hi2c, ITFlags);
5052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAM
5054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Clear NACK Flag */
5056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
5057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Flush TX register */
5059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_Flush_TXDR(hi2c);
5060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Last Byte is Transmitted */
5062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Call I2C Slave Sequential complete process */
5063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_ITSlaveSequentialCplt(hi2c);
5064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         else
5066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Clear NACK Flag */
5068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
5069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
5072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
5074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear NACK Flag */
5075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
5076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Set ErrorCode corresponding to a Non-Acknowledge */
5078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
5079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
5081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Call the corresponding callback to inform upper layer of End of Transfer */
5083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_ITError(hi2c, hi2c->ErrorCode);
5084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Only Clear NACK Flag, no DMA treatment is pending */
5090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
5091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C
5094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITAddrCplt(hi2c, ITFlags);
5096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2
5098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call I2C Slave complete process */
5100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITSlaveCplt(hi2c, ITFlags);
5101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
5105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
ARM GAS  /tmp/ccQWt8b0.s 			page 91


5106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Unlocked */
5108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
5109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
5111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Master sends target device address followed by internal memory address for write reques
5115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
5116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
5117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
5118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
5119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
5120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
5121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
5122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
5123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
5124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint1
5126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRI
5128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Wait until TXIS flag is set */
5130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
5131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
5133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If Memory address size is 8Bit */
5136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
5137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Memory Address */
5139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
5140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If Memory address size is 16Bit */
5142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send MSB of Memory Address */
5145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
5146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until TXIS flag is set */
5148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
5149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
5151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send LSB of Memory Address */
5154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
5155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Wait until TCR flag is set */
5158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
5159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
5161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 92


5163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
5164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Master sends target device address followed by internal memory address for read request
5168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
5169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
5170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Target device address: The device 7 bits address value
5171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *         in datasheet must be shifted to the left before calling the interface
5172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddress Internal memory address
5173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  MemAddSize Size of internal memory address
5174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
5175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
5176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
5177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16
5179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WR
5181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Wait until TXIS flag is set */
5183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
5184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
5186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If Memory address size is 8Bit */
5189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
5190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send Memory Address */
5192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
5193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If Memory address size is 16Bit */
5195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send MSB of Memory Address */
5198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
5199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until TXIS flag is set */
5201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
5202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
5204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Send LSB of Memory Address */
5207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
5208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Wait until TC flag is set */
5211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
5212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
5214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
5217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
ARM GAS  /tmp/ccQWt8b0.s 			page 93


5220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Address complete process callback.
5221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
5223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
5226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint8_t transferdirection;
5228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t slaveaddrcode;
5229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t ownadd1code;
5230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t ownadd2code;
5231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
5233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   UNUSED(ITFlags);
5234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* In case of Listen state, need to inform upper layer of address match code event */
5236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
5237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     transferdirection = I2C_GET_DIR(hi2c);
5239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
5240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
5241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
5242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If 10bits addressing mode is selected */
5244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
5245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
5247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         slaveaddrcode = ownadd1code;
5249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->AddrEventCount++;
5250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->AddrEventCount == 2U)
5251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
5252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Reset Address Event counter */
5253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->AddrEventCount = 0U;
5254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Clear ADDR flag */
5256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
5257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Process Unlocked */
5259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           __HAL_UNLOCK(hi2c);
5260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Call Slave Addr callback */
5262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
5264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
5266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
5268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
5270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         slaveaddrcode = ownadd2code;
5272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Disable ADDR Interrupts */
5274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
5275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
ARM GAS  /tmp/ccQWt8b0.s 			page 94


5277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
5278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call Slave Addr callback */
5280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
5282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
5284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* else 7 bits addressing mode is selected */
5288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable ADDR Interrupts */
5291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
5292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call Slave Addr callback */
5297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
5299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
5301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Else clear address flag only */
5305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear ADDR flag */
5308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
5309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Master sequential complete process.
5317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITMasterSequentialCplt(I2C_HandleTypeDef *hi2c)
5321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset I2C handle mode */
5323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
5324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* No Generate Stop, to permit restart mode */
5326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
5327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
5328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State         = HAL_I2C_STATE_READY;
5330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
5331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = NULL;
5332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts */
ARM GAS  /tmp/ccQWt8b0.s 			page 95


5334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
5335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MasterTxCpltCallback(hi2c);
5342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_MasterTxCpltCallback(hi2c);
5344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* hi2c->State == HAL_I2C_STATE_BUSY_RX */
5347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State         = HAL_I2C_STATE_READY;
5350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
5351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = NULL;
5352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts */
5354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
5355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->MasterRxCpltCallback(hi2c);
5362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_MasterRxCpltCallback(hi2c);
5364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Slave sequential complete process.
5370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITSlaveSequentialCplt(I2C_HandleTypeDef *hi2c)
5374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset I2C handle mode */
5376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
5377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
5379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
5381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State         = HAL_I2C_STATE_LISTEN;
5382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
5383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts */
5385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
5386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
ARM GAS  /tmp/ccQWt8b0.s 			page 96


5391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->SlaveTxCpltCallback(hi2c);
5393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_SlaveTxCpltCallback(hi2c);
5395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
5399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Remove HAL_I2C_STATE_SLAVE_BUSY_RX, keep only HAL_I2C_STATE_LISTEN */
5401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State         = HAL_I2C_STATE_LISTEN;
5402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
5403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable Interrupts */
5405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
5406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->SlaveRxCpltCallback(hi2c);
5413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_SlaveRxCpltCallback(hi2c);
5415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
5420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Master complete process.
5425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
5427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
5430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmperror;
5432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Clear STOP Flag */
5434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
5435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Clear Configuration Register 2 */
5437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_RESET_CR2(hi2c);
5438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset handle parameters */
5440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
5441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferISR       = NULL;
5442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
5443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET)
5445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear NACK Flag */
5447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
ARM GAS  /tmp/ccQWt8b0.s 			page 97


5448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set acknowledge error code */
5450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
5451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Flush TX register */
5454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_Flush_TXDR(hi2c);
5455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Interrupts */
5457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_RX_IT);
5458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Store current volatile hi2c->ErrorCode, misra rule */
5460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   tmperror = hi2c->ErrorCode;
5461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Call the corresponding callback to inform upper layer of End of Transfer */
5463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
5464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITError(hi2c, hi2c->ErrorCode);
5467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* hi2c->State == HAL_I2C_STATE_BUSY_TX */
5469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
5470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
5472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->Mode == HAL_I2C_MODE_MEM)
5474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode = HAL_I2C_MODE_NONE;
5476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
5481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->MemTxCpltCallback(hi2c);
5483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       HAL_I2C_MemTxCpltCallback(hi2c);
5485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode = HAL_I2C_MODE_NONE;
5490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
5495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->MasterTxCpltCallback(hi2c);
5497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       HAL_I2C_MasterTxCpltCallback(hi2c);
5499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* hi2c->State == HAL_I2C_STATE_BUSY_RX */
5503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
5504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccQWt8b0.s 			page 98


5505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
5506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->Mode == HAL_I2C_MODE_MEM)
5508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode = HAL_I2C_MODE_NONE;
5510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
5515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->MemRxCpltCallback(hi2c);
5517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       HAL_I2C_MemRxCpltCallback(hi2c);
5519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode = HAL_I2C_MODE_NONE;
5524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
5529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->MasterRxCpltCallback(hi2c);
5531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       HAL_I2C_MasterRxCpltCallback(hi2c);
5533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
5539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Slave complete process.
5544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
5546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
5549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
5551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Clear STOP Flag */
5553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
5554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Clear ADDR flag */
5556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
5557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable all interrupts */
5559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
5560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Address Acknowledge */
ARM GAS  /tmp/ccQWt8b0.s 			page 99


5562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->CR2 |= I2C_CR2_NACK;
5563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Clear Configuration Register 2 */
5565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_RESET_CR2(hi2c);
5566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Flush TX register */
5568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_Flush_TXDR(hi2c);
5569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If a DMA is ongoing, Update handle size context */
5571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
5572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmatx != NULL)
5574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
5576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
5579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmarx != NULL)
5581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
5583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Do nothing */
5588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Store Last receive data if any */
5591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
5592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Read data from RXDR */
5594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
5595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Increment Buffer pointer */
5597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr++;
5598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->XferSize > 0U))
5600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
5602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
5603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* All data are not transferred, so set error code accordingly */
5607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->XferCount != 0U)
5608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set ErrorCode corresponding to a Non-Acknowledge */
5610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
5611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
5614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
5615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferISR = NULL;
5616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
5618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccQWt8b0.s 			page 100


5619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITError(hi2c, hi2c->ErrorCode);
5621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
5623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->State == HAL_I2C_STATE_LISTEN)
5624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call I2C Listen complete process */
5626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ITListenCplt(hi2c, ITFlags);
5627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
5630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
5632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
5633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
5638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ListenCpltCallback(hi2c);
5640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_ListenCpltCallback(hi2c);
5642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Call the corresponding callback to inform upper layer of End of Transfer */
5645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
5646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
5648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->SlaveRxCpltCallback(hi2c);
5655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_SlaveRxCpltCallback(hi2c);
5657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
5662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->SlaveTxCpltCallback(hi2c);
5669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_SlaveTxCpltCallback(hi2c);
5671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
ARM GAS  /tmp/ccQWt8b0.s 			page 101


5676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Listen complete process.
5677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ITFlags Interrupt flags to handle.
5679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
5682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset handle parameters */
5684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferOptions = I2C_NO_OPTION_FRAME;
5685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
5686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_READY;
5687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
5688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferISR = NULL;
5689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Store Last receive data if any */
5691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
5692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Read data from RXDR */
5694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
5695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Increment Buffer pointer */
5697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr++;
5698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((hi2c->XferSize > 0U))
5700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
5702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
5703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set ErrorCode corresponding to a Non-Acknowledge */
5705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
5706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable all Interrupts*/
5710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
5711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Clear NACK Flag */
5713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
5714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Process Unlocked */
5716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_UNLOCK(hi2c);
5717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
5719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->ListenCpltCallback(hi2c);
5721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_I2C_ListenCpltCallback(hi2c);
5723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C interrupts error process.
5728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  ErrorCode Error code to handle.
5730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
ARM GAS  /tmp/ccQWt8b0.s 			page 102


5733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_I2C_StateTypeDef tmpstate = hi2c->State;
5735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset handle parameters */
5737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode          = HAL_I2C_MODE_NONE;
5738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
5739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferCount     = 0U;
5740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Set new error code */
5742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->ErrorCode |= ErrorCode;
5743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Interrupts */
5745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
5746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
5747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
5748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable all interrupts, except interrupts related to LISTEN state */
5750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
5751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* keep HAL_I2C_STATE_LISTEN if set */
5753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State         = HAL_I2C_STATE_LISTEN;
5754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_NONE;
5755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = I2C_Slave_ISR_IT;
5756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable all interrupts */
5760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
5761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* If state is an abort treatment on goind, don't change state */
5763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* This change will be do later */
5764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->State != HAL_I2C_STATE_ABORT)
5765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set HAL_I2C_STATE_READY */
5767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State         = HAL_I2C_STATE_READY;
5768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_NONE;
5770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = NULL;
5771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Abort DMA TX transfer if any */
5774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
5775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
5777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmatx != NULL)
5779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA Abort callback :
5781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
5782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
5783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Abort DMA TX */
5788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
5789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
ARM GAS  /tmp/ccQWt8b0.s 			page 103


5790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call Directly XferAbortCallback function in case of error */
5791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
5792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Abort DMA RX transfer if any */
5796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
5797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
5799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->hdmarx != NULL)
5801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Set the I2C DMA Abort callback :
5803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
5804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
5805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
5807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
5808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Abort DMA RX */
5810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
5811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
5812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
5813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
5814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
5815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->State == HAL_I2C_STATE_ABORT)
5818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
5820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->AbortCpltCallback(hi2c);
5827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_AbortCpltCallback(hi2c);
5829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
5834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
5835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
5837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
5838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCallback(hi2c);
5839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
5840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_ErrorCallback(hi2c);
5841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
5842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  I2C Tx data register flush process.
ARM GAS  /tmp/ccQWt8b0.s 			page 104


5847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
5848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
5851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
  27              		.loc 1 5851 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
5852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If a pending TXIS flag is set */
5853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Write a dummy data in TXDR to clear it */
5854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
  33              		.loc 1 5854 0
  34 0000 0368     		ldr	r3, [r0]
  35 0002 9A69     		ldr	r2, [r3, #24]
  36 0004 12F0020F 		tst	r2, #2
  37 0008 01D0     		beq	.L2
5855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->TXDR = 0x00U;
  38              		.loc 1 5856 0
  39 000a 0022     		movs	r2, #0
  40 000c 9A62     		str	r2, [r3, #40]
  41              	.L2:
5857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Flush TX register if not empty */
5860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
  42              		.loc 1 5860 0
  43 000e 0368     		ldr	r3, [r0]
  44 0010 9A69     		ldr	r2, [r3, #24]
  45 0012 12F0010F 		tst	r2, #1
  46 0016 03D1     		bne	.L1
5861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
  47              		.loc 1 5862 0
  48 0018 9A69     		ldr	r2, [r3, #24]
  49 001a 42F00102 		orr	r2, r2, #1
  50 001e 9A61     		str	r2, [r3, #24]
  51              	.L1:
5863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
  52              		.loc 1 5864 0
  53 0020 7047     		bx	lr
  54              		.cfi_endproc
  55              	.LFE185:
  57              		.section	.text.I2C_TransferConfig,"ax",%progbits
  58              		.align	1
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  62              		.fpu fpv4-sp-d16
  64              	I2C_TransferConfig:
  65              	.LFB197:
5865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
ARM GAS  /tmp/ccQWt8b0.s 			page 105


5867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  DMA I2C master transmit process complete callback.
5868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hdma DMA handle
5869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
5872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
5874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable DMA Request */
5876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
5877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If last transfer, enable STOP interrupt */
5879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->XferCount == 0U)
5880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable STOP interrupt */
5882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
5883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* else prepare a new DMA transfer and enable TCReload interrupt */
5885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update Buffer pointer */
5888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr += hi2c->XferSize;
5889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set the XferSize to transfer */
5891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
5892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
5894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
5898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable the DMA channel */
5901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, h
5902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
5904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
5905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable TC interrupts */
5909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
5910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  DMA I2C slave transmit process complete callback.
5916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hdma DMA handle
5917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma)
5920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
5922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
5923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 106


5924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
5925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable DMA Request */
5927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
5928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Last Byte is Transmitted */
5930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call I2C Slave Sequential complete process */
5931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITSlaveSequentialCplt(hi2c);
5932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No specific action, Master fully manage the generation of STOP condition */
5936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean that this generation can arrive at any time, at the end or during DMA process */
5937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* So STOP condition should be manage through Interrupt treatment */
5938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief DMA I2C master receive process complete callback.
5943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hdma DMA handle
5944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
5947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
5949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable DMA Request */
5951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
5952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* If last transfer, enable STOP interrupt */
5954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->XferCount == 0U)
5955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable STOP interrupt */
5957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
5958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* else prepare a new DMA transfer and enable TCReload interrupt */
5960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
5961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
5962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Update Buffer pointer */
5963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->pBuffPtr += hi2c->XferSize;
5964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Set the XferSize to transfer */
5966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (hi2c->XferCount > MAX_NBYTE_SIZE)
5967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = MAX_NBYTE_SIZE;
5969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize = hi2c->XferCount;
5973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable the DMA channel */
5976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, h
5977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Call the corresponding callback to inform upper layer of End of Transfer */
5979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
5980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
ARM GAS  /tmp/ccQWt8b0.s 			page 107


5981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     else
5982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
5983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable TC interrupts */
5984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
5985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
5986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
5987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
5988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
5990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  DMA I2C slave receive process complete callback.
5991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hdma DMA handle
5992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
5993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
5994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma)
5995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
5996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
5997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
5998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
5999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U) && \
6000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpoptions != I2C_NO_OPTION_FRAME))
6001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable DMA Request */
6003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
6004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call I2C Slave Sequential complete process */
6006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_ITSlaveSequentialCplt(hi2c);
6007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
6009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* No specific action, Master fully manage the generation of STOP condition */
6011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Mean that this generation can arrive at any time, at the end or during DMA process */
6012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* So STOP condition should be manage through Interrupt treatment */
6013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  DMA I2C communication error callback.
6018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param hdma DMA handle
6019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
6020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAError(DMA_HandleTypeDef *hdma)
6022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
6024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable Acknowledge */
6026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Instance->CR2 |= I2C_CR2_NACK;
6027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Call the corresponding callback to inform upper layer of End of Transfer */
6029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
6030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief DMA I2C communication abort callback
6034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *        (To be called at end of DMA Abort procedure).
6035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param hdma DMA handle.
6036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
6037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
ARM GAS  /tmp/ccQWt8b0.s 			page 108


6038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
6039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
6041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset AbortCpltCallback */
6043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->hdmatx->XferAbortCallback = NULL;
6044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->hdmarx->XferAbortCallback = NULL;
6045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check if come from abort from user */
6047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_ABORT)
6048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
6050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
6052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
6053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->AbortCpltCallback(hi2c);
6054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
6055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_AbortCpltCallback(hi2c);
6056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
6057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
6059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Call the corresponding callback to inform upper layer of End of Transfer */
6061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
6062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCallback(hi2c);
6063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #else
6064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     HAL_I2C_ErrorCallback(hi2c);
6065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
6066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles I2C Communication Timeout.
6071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Flag Specifies the I2C flag to check.
6074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Status The new Flag status (SET or RESET).
6075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
6076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
6077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
6078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagSta
6080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
6082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check for the Timeout */
6084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (Timeout != HAL_MAX_DELAY)
6085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
6087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
6088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
6089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
6090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode = HAL_I2C_MODE_NONE;
6091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
6093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
6094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
ARM GAS  /tmp/ccQWt8b0.s 			page 109


6095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
6096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
6099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles I2C Communication Timeout for specific usage of TXIS flag.
6103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
6106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
6107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
6108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, 
6110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
6112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check if a NACK is detected */
6114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
6115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
6117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check for the Timeout */
6120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (Timeout != HAL_MAX_DELAY)
6121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
6123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
6124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
6125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
6126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode = HAL_I2C_MODE_NONE;
6127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
6129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
6130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
6132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
6133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
6136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles I2C Communication Timeout for specific usage of STOP flag.
6140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
6143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
6144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
6145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, 
6147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
6149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check if a NACK is detected */
6151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
ARM GAS  /tmp/ccQWt8b0.s 			page 110


6152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
6154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check for the Timeout */
6157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
6158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
6160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State = HAL_I2C_STATE_READY;
6161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode = HAL_I2C_MODE_NONE;
6162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
6164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
6165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
6167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
6170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles I2C Communication Timeout for specific usage of RXNE flag.
6174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
6177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
6178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
6179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, 
6181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
6183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check if a NACK is detected */
6185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
6186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
6188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check if a STOPF is detected */
6191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
6192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Check if an RXNE is pending */
6194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Store Last receive data if any */
6195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
6196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
6197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Return HAL_OK */
6198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* The Reading of data from RXDR will be done in caller function */
6199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_OK;
6200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
6201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       else
6202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
6203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear STOP Flag */
6204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
6205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Clear Configuration Register 2 */
6207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_RESET_CR2(hi2c);
6208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 111


6209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
6210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
6211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode = HAL_I2C_MODE_NONE;
6212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         /* Process Unlocked */
6214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         __HAL_UNLOCK(hi2c);
6215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
6217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
6218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Check for the Timeout */
6221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
6222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
6224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State = HAL_I2C_STATE_READY;
6225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Process Unlocked */
6227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       __HAL_UNLOCK(hi2c);
6228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
6230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
6233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  This function handles Acknowledge failed detection during an I2C Communication.
6237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Timeout Timeout duration
6240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Tickstart Tick start value
6241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval HAL status
6242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_
6244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
6245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
6246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Wait until STOP Flag is reset */
6248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* AutoEnd should be initiate after AF */
6249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
6250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Check for the Timeout */
6252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       if (Timeout != HAL_MAX_DELAY)
6253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
6254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
6255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
6256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
6257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->State = HAL_I2C_STATE_READY;
6258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->Mode = HAL_I2C_MODE_NONE;
6259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           /* Process Unlocked */
6261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           __HAL_UNLOCK(hi2c);
6262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           return HAL_ERROR;
6264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
6265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
ARM GAS  /tmp/ccQWt8b0.s 			page 112


6266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear NACKF Flag */
6269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
6270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear STOP Flag */
6272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
6273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Flush TX register */
6275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Flush_TXDR(hi2c);
6276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Clear Configuration Register 2 */
6278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_RESET_CR2(hi2c);
6279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
6281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
6282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode = HAL_I2C_MODE_NONE;
6283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Process Unlocked */
6285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     __HAL_UNLOCK(hi2c);
6286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     return HAL_ERROR;
6288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return HAL_OK;
6290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
6291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag ar
6294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
6295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  DevAddress Specifies the slave address to be programmed.
6296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Size Specifies the number of bytes to be programmed.
6297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *   This parameter must be a value between 0 and 255.
6298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Mode New state of the I2C START condition generation.
6299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *   This parameter can be one of the following values:
6300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_RELOAD_MODE Enable Reload mode .
6301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_AUTOEND_MODE Enable Automatic end mode.
6302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_SOFTEND_MODE Enable Software end mode.
6303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  Request New state of the I2C START condition generation.
6304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *   This parameter can be one of the following values:
6305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_NO_STARTSTOP Don't Generate stop and start condition.
6306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_GENERATE_STOP Generate stop condition (Size should be set to 0).
6307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
6308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
6309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
6310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t
6312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
  66              		.loc 1 6312 0
  67              		.cfi_startproc
  68              		@ args = 4, pretend = 0, frame = 0
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70              		@ link register save eliminated.
  71              	.LVL1:
  72 0000 70B4     		push	{r4, r5, r6}
  73              	.LCFI0:
  74              		.cfi_def_cfa_offset 12
  75              		.cfi_offset 4, -12
ARM GAS  /tmp/ccQWt8b0.s 			page 113


  76              		.cfi_offset 5, -8
  77              		.cfi_offset 6, -4
  78 0002 039E     		ldr	r6, [sp, #12]
6313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
6314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
6315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_TRANSFER_MODE(Mode));
6316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   assert_param(IS_TRANSFER_REQUEST(Request));
6317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* update CR2 register */
6319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEN
  79              		.loc 1 6319 0
  80 0004 0568     		ldr	r5, [r0]
  81 0006 6868     		ldr	r0, [r5, #4]
  82              	.LVL2:
  83 0008 740D     		lsrs	r4, r6, #21
  84 000a 04F48064 		and	r4, r4, #1024
  85 000e 44F07F74 		orr	r4, r4, #66846720
  86 0012 44F45834 		orr	r4, r4, #221184
  87 0016 44F47F74 		orr	r4, r4, #1020
  88 001a 44F00304 		orr	r4, r4, #3
  89 001e 20EA0400 		bic	r0, r0, r4
  90 0022 C1F30901 		ubfx	r1, r1, #0, #10
  91              	.LVL3:
  92 0026 41EA0241 		orr	r1, r1, r2, lsl #16
  93 002a 1943     		orrs	r1, r1, r3
  94 002c 3143     		orrs	r1, r1, r6
  95 002e 0143     		orrs	r1, r1, r0
  96 0030 6960     		str	r1, [r5, #4]
6320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****              (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_
6321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
  97              		.loc 1 6321 0
  98 0032 70BC     		pop	{r4, r5, r6}
  99              	.LCFI1:
 100              		.cfi_restore 6
 101              		.cfi_restore 5
 102              		.cfi_restore 4
 103              		.cfi_def_cfa_offset 0
 104              	.LVL4:
 105 0034 7047     		bx	lr
 106              		.cfi_endproc
 107              	.LFE197:
 109              		.section	.text.I2C_Enable_IRQ,"ax",%progbits
 110              		.align	1
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 114              		.fpu fpv4-sp-d16
 116              	I2C_Enable_IRQ:
 117              	.LFB198:
6322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Manage the enabling of Interrupts.
6325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
6328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
6329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
ARM GAS  /tmp/ccQWt8b0.s 			page 114


6330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
6331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 118              		.loc 1 6331 0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              		@ link register save eliminated.
 123              	.LVL5:
6332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpisr = 0U;
6333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 124              		.loc 1 6334 0
 125 0000 436B     		ldr	r3, [r0, #52]
 126 0002 1D4A     		ldr	r2, .L21
 127 0004 9342     		cmp	r3, r2
 128 0006 17D0     		beq	.L7
 129              		.loc 1 6334 0 is_stmt 0 discriminator 1
 130 0008 1C4A     		ldr	r2, .L21+4
 131 000a 9342     		cmp	r3, r2
 132 000c 14D0     		beq	.L7
6335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (hi2c->XferISR == I2C_Slave_ISR_DMA))
6336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
6338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, STOP, NACK and ADDR interrupts */
6340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
6341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
6344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR and NACK interrupts */
6346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
6347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
6350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable STOP interrupts */
6352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_STOPI;
6353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
6356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable TC interrupts */
6358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_TCI;
6359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
6362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 133              		.loc 1 6363 0 is_stmt 1
 134 000e 11F0040F 		tst	r1, #4
 135 0012 2FD1     		bne	.L17
6332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpisr = 0U;
 136              		.loc 1 6332 0
 137 0014 0023     		movs	r3, #0
 138              	.L13:
 139              	.LVL6:
ARM GAS  /tmp/ccQWt8b0.s 			page 115


6364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, STOP, NACK, and ADDR interrupts */
6366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
6367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 140              		.loc 1 6369 0
 141 0016 11F0010F 		tst	r1, #1
 142 001a 01D0     		beq	.L14
6370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, TC, STOP, NACK and RXI interrupts */
6372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 143              		.loc 1 6372 0
 144 001c 43F0F203 		orr	r3, r3, #242
 145              	.LVL7:
 146              	.L14:
6373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 147              		.loc 1 6375 0
 148 0020 11F0020F 		tst	r1, #2
 149 0024 01D0     		beq	.L15
6376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable ERR, TC, STOP, NACK and TXI interrupts */
6378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 150              		.loc 1 6378 0
 151 0026 43F0F403 		orr	r3, r3, #244
 152              	.LVL8:
 153              	.L15:
6379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 154              		.loc 1 6381 0
 155 002a 01F01201 		and	r1, r1, #18
 156              	.LVL9:
 157 002e 1229     		cmp	r1, #18
 158 0030 10D1     		bne	.L12
6382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Enable STOP interrupts */
6384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_STOPI;
 159              		.loc 1 6384 0
 160 0032 43F02003 		orr	r3, r3, #32
 161              	.LVL10:
 162 0036 0DE0     		b	.L12
 163              	.LVL11:
 164              	.L7:
6337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 165              		.loc 1 6337 0
 166 0038 11F0040F 		tst	r1, #4
 167 003c 0FD1     		bne	.L16
6332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 168              		.loc 1 6332 0
 169 003e 0023     		movs	r3, #0
 170              	.L9:
 171              	.LVL12:
6343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 172              		.loc 1 6343 0
ARM GAS  /tmp/ccQWt8b0.s 			page 116


 173 0040 01F01102 		and	r2, r1, #17
 174 0044 112A     		cmp	r2, #17
 175 0046 0CD0     		beq	.L18
 176              	.L10:
 177 0048 01F01201 		and	r1, r1, #18
 178              	.LVL13:
6349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 179              		.loc 1 6349 0
 180 004c 1229     		cmp	r1, #18
 181 004e 0BD0     		beq	.L19
 182              	.L11:
6355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 183              		.loc 1 6355 0
 184 0050 1229     		cmp	r1, #18
 185 0052 0CD0     		beq	.L20
 186              	.L12:
6385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Enable interrupts only at the end */
6389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* to avoid the risk of I2C interrupt handle execution before */
6390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* all interrupts requested done */
6391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 187              		.loc 1 6391 0
 188 0054 0168     		ldr	r1, [r0]
 189 0056 0A68     		ldr	r2, [r1]
 190 0058 1343     		orrs	r3, r3, r2
 191              	.LVL14:
 192 005a 0B60     		str	r3, [r1]
6392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 193              		.loc 1 6392 0
 194 005c 7047     		bx	lr
 195              	.LVL15:
 196              	.L16:
6340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 197              		.loc 1 6340 0
 198 005e B823     		movs	r3, #184
 199 0060 EEE7     		b	.L9
 200              	.LVL16:
 201              	.L18:
6346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 202              		.loc 1 6346 0
 203 0062 43F09003 		orr	r3, r3, #144
 204              	.LVL17:
 205 0066 EFE7     		b	.L10
 206              	.LVL18:
 207              	.L19:
6352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 208              		.loc 1 6352 0
 209 0068 43F02003 		orr	r3, r3, #32
 210              	.LVL19:
 211 006c F0E7     		b	.L11
 212              	.L20:
6358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 213              		.loc 1 6358 0
 214 006e 43F04003 		orr	r3, r3, #64
 215              	.LVL20:
ARM GAS  /tmp/ccQWt8b0.s 			page 117


 216 0072 EFE7     		b	.L12
 217              	.LVL21:
 218              	.L17:
6366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 219              		.loc 1 6366 0
 220 0074 B823     		movs	r3, #184
 221 0076 CEE7     		b	.L13
 222              	.L22:
 223              		.align	2
 224              	.L21:
 225 0078 00000000 		.word	I2C_Master_ISR_DMA
 226 007c 00000000 		.word	I2C_Slave_ISR_DMA
 227              		.cfi_endproc
 228              	.LFE198:
 230              		.section	.text.I2C_Disable_IRQ,"ax",%progbits
 231              		.align	1
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 235              		.fpu fpv4-sp-d16
 237              	I2C_Disable_IRQ:
 238              	.LFB199:
6393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Manage the disabling of Interrupts.
6396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
6397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   *                the configuration information for the specified I2C.
6398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
6399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
6400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
6402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 239              		.loc 1 6402 0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243              		@ link register save eliminated.
 244              	.LVL22:
6403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpisr = 0U;
6404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 245              		.loc 1 6405 0
 246 0000 11F0010F 		tst	r1, #1
 247 0004 09D0     		beq	.L30
 248              	.LVL23:
6406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable TC and TXI interrupts */
6408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
6409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 249              		.loc 1 6410 0
 250 0006 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 251 000a 03F02803 		and	r3, r3, #40
 252 000e 282B     		cmp	r3, #40
 253 0010 01D0     		beq	.L45
6411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable NACK and STOP interrupts */
ARM GAS  /tmp/ccQWt8b0.s 			page 118


6413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 254              		.loc 1 6413 0
 255 0012 F223     		movs	r3, #242
 256 0014 02E0     		b	.L24
 257              	.L45:
6408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 258              		.loc 1 6408 0
 259 0016 4223     		movs	r3, #66
 260 0018 00E0     		b	.L24
 261              	.LVL24:
 262              	.L30:
6403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 263              		.loc 1 6403 0
 264 001a 0023     		movs	r3, #0
 265              	.LVL25:
 266              	.L24:
6414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 267              		.loc 1 6417 0
 268 001c 11F0020F 		tst	r1, #2
 269 0020 2CD0     		beq	.L34
6402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpisr = 0U;
 270              		.loc 1 6402 0
 271 0022 10B4     		push	{r4}
 272              	.LCFI2:
 273              		.cfi_def_cfa_offset 4
 274              		.cfi_offset 4, -4
6418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable TC and RXI interrupts */
6420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 275              		.loc 1 6420 0
 276 0024 43F04404 		orr	r4, r3, #68
 277              	.LVL26:
6421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 278              		.loc 1 6422 0
 279 0028 90F84120 		ldrb	r2, [r0, #65]	@ zero_extendqisi2
 280 002c 02F02802 		and	r2, r2, #40
 281 0030 282A     		cmp	r2, #40
 282 0032 18D0     		beq	.L32
6423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
6424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       /* Disable NACK and STOP interrupts */
6425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 283              		.loc 1 6425 0
 284 0034 43F0F403 		orr	r3, r3, #244
 285              	.LVL27:
 286              	.L25:
6426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
6427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 287              		.loc 1 6429 0
 288 0038 11F0040F 		tst	r1, #4
 289 003c 01D0     		beq	.L26
6430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
ARM GAS  /tmp/ccQWt8b0.s 			page 119


6431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Disable ADDR, NACK and STOP interrupts */
6432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 290              		.loc 1 6432 0
 291 003e 43F0B803 		orr	r3, r3, #184
 292              	.LVL28:
 293              	.L26:
6433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 294              		.loc 1 6435 0
 295 0042 01F01102 		and	r2, r1, #17
 296 0046 112A     		cmp	r2, #17
 297 0048 0FD0     		beq	.L46
 298              	.L27:
 299 004a 01F01201 		and	r1, r1, #18
 300              	.LVL29:
6436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable ERR and NACK interrupts */
6438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
6439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 301              		.loc 1 6441 0
 302 004e 1229     		cmp	r1, #18
 303 0050 0ED0     		beq	.L47
 304              	.L28:
6442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable STOP interrupts */
6444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmpisr |= I2C_IT_STOPI;
6445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 305              		.loc 1 6447 0
 306 0052 1229     		cmp	r1, #18
 307 0054 0FD0     		beq	.L48
 308              	.L29:
6448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Enable TC interrupts */
6450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     tmpisr |= I2C_IT_TCI;
6451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Disable interrupts only at the end */
6454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* to avoid a breaking situation like at "t" time */
6455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* all disable interrupts request are not done */
6456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 309              		.loc 1 6456 0
 310 0056 0168     		ldr	r1, [r0]
 311 0058 0A68     		ldr	r2, [r1]
 312 005a 22EA0303 		bic	r3, r2, r3
 313              	.LVL30:
 314 005e 0B60     		str	r3, [r1]
6457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 315              		.loc 1 6457 0
 316 0060 5DF8044B 		ldr	r4, [sp], #4
 317              	.LCFI3:
 318              		.cfi_remember_state
 319              		.cfi_restore 4
ARM GAS  /tmp/ccQWt8b0.s 			page 120


 320              		.cfi_def_cfa_offset 0
 321 0064 7047     		bx	lr
 322              	.LVL31:
 323              	.L32:
 324              	.LCFI4:
 325              		.cfi_restore_state
6420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 326              		.loc 1 6420 0
 327 0066 2346     		mov	r3, r4
 328 0068 E6E7     		b	.L25
 329              	.LVL32:
 330              	.L46:
6438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 331              		.loc 1 6438 0
 332 006a 43F09003 		orr	r3, r3, #144
 333              	.LVL33:
 334 006e ECE7     		b	.L27
 335              	.LVL34:
 336              	.L47:
6444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 337              		.loc 1 6444 0
 338 0070 43F02003 		orr	r3, r3, #32
 339              	.LVL35:
 340 0074 EDE7     		b	.L28
 341              	.L48:
6450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 342              		.loc 1 6450 0
 343 0076 43F04003 		orr	r3, r3, #64
 344              	.LVL36:
 345 007a ECE7     		b	.L29
 346              	.LVL37:
 347              	.L34:
 348              	.LCFI5:
 349              		.cfi_def_cfa_offset 0
 350              		.cfi_restore 4
6429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 351              		.loc 1 6429 0
 352 007c 11F0040F 		tst	r1, #4
 353 0080 01D0     		beq	.L36
6432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 354              		.loc 1 6432 0
 355 0082 43F0B803 		orr	r3, r3, #184
 356              	.LVL38:
 357              	.L36:
6435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 358              		.loc 1 6435 0
 359 0086 01F01102 		and	r2, r1, #17
 360 008a 112A     		cmp	r2, #17
 361 008c 0BD0     		beq	.L49
 362              	.L38:
 363 008e 01F01201 		and	r1, r1, #18
 364              	.LVL39:
6441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 365              		.loc 1 6441 0
 366 0092 1229     		cmp	r1, #18
 367 0094 0AD0     		beq	.L50
 368              	.L40:
ARM GAS  /tmp/ccQWt8b0.s 			page 121


6447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 369              		.loc 1 6447 0
 370 0096 1229     		cmp	r1, #18
 371 0098 0BD0     		beq	.L51
 372              	.L42:
6456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 373              		.loc 1 6456 0
 374 009a 0168     		ldr	r1, [r0]
 375 009c 0A68     		ldr	r2, [r1]
 376 009e 22EA0303 		bic	r3, r2, r3
 377              	.LVL40:
 378 00a2 0B60     		str	r3, [r1]
 379 00a4 7047     		bx	lr
 380              	.LVL41:
 381              	.L49:
6438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 382              		.loc 1 6438 0
 383 00a6 43F09003 		orr	r3, r3, #144
 384              	.LVL42:
 385 00aa F0E7     		b	.L38
 386              	.LVL43:
 387              	.L50:
6444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 388              		.loc 1 6444 0
 389 00ac 43F02003 		orr	r3, r3, #32
 390              	.LVL44:
 391 00b0 F1E7     		b	.L40
 392              	.L51:
6450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 393              		.loc 1 6450 0
 394 00b2 43F04003 		orr	r3, r3, #64
 395              	.LVL45:
 396 00b6 F0E7     		b	.L42
 397              		.cfi_endproc
 398              	.LFE199:
 400              		.section	.text.I2C_ConvertOtherXferOptions,"ax",%progbits
 401              		.align	1
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 405              		.fpu fpv4-sp-d16
 407              	I2C_ConvertOtherXferOptions:
 408              	.LFB200:
6458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
6459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
6460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
6461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @param  hi2c I2C handle.
6462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   * @retval None
6463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   */
6464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
6465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** {
 409              		.loc 1 6465 0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413              		@ link register save eliminated.
 414              	.LVL46:
ARM GAS  /tmp/ccQWt8b0.s 			page 122


6466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* if user set XferOptions to I2C_OTHER_FRAME            */
6467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* it request implicitly to generate a restart condition */
6468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* set XferOptions to I2C_FIRST_FRAME                    */
6469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->XferOptions == I2C_OTHER_FRAME)
 415              		.loc 1 6469 0
 416 0000 C36A     		ldr	r3, [r0, #44]
 417 0002 AA2B     		cmp	r3, #170
 418 0004 04D0     		beq	.L55
6470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_FIRST_FRAME;
6472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
6474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* it request implicitly to generate a restart condition    */
6475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* then generate a stop condition at the end of transfer    */
6476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
6477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 419              		.loc 1 6477 0
 420 0006 C36A     		ldr	r3, [r0, #44]
 421 0008 B3F52A4F 		cmp	r3, #43520
 422 000c 03D0     		beq	.L56
 423              	.L52:
6478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
6480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   else
6482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
6483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     /* Nothing to do */
6484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
6485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 424              		.loc 1 6485 0
 425 000e 7047     		bx	lr
 426              	.L55:
6471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 427              		.loc 1 6471 0
 428 0010 0023     		movs	r3, #0
 429 0012 C362     		str	r3, [r0, #44]
 430 0014 7047     		bx	lr
 431              	.L56:
6479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 432              		.loc 1 6479 0
 433 0016 4FF00073 		mov	r3, #33554432
 434 001a C362     		str	r3, [r0, #44]
 435              		.loc 1 6485 0
 436 001c F7E7     		b	.L52
 437              		.cfi_endproc
 438              	.LFE200:
 440              		.section	.text.I2C_IsAcknowledgeFailed,"ax",%progbits
 441              		.align	1
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 445              		.fpu fpv4-sp-d16
 447              	I2C_IsAcknowledgeFailed:
 448              	.LFB196:
6244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 449              		.loc 1 6244 0
 450              		.cfi_startproc
ARM GAS  /tmp/ccQWt8b0.s 			page 123


 451              		@ args = 0, pretend = 0, frame = 0
 452              		@ frame_needed = 0, uses_anonymous_args = 0
 453              	.LVL47:
 454 0000 70B5     		push	{r4, r5, r6, lr}
 455              	.LCFI6:
 456              		.cfi_def_cfa_offset 16
 457              		.cfi_offset 4, -16
 458              		.cfi_offset 5, -12
 459              		.cfi_offset 6, -8
 460              		.cfi_offset 14, -4
 461 0002 0446     		mov	r4, r0
 462 0004 0D46     		mov	r5, r1
 463 0006 1646     		mov	r6, r2
6245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 464              		.loc 1 6245 0
 465 0008 0368     		ldr	r3, [r0]
 466 000a 9B69     		ldr	r3, [r3, #24]
 467 000c 13F0100F 		tst	r3, #16
 468 0010 1CD0     		beq	.L64
 469              	.LVL48:
 470              	.L60:
6249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 471              		.loc 1 6249 0
 472 0012 2368     		ldr	r3, [r4]
 473 0014 9A69     		ldr	r2, [r3, #24]
 474 0016 12F0200F 		tst	r2, #32
 475 001a 19D1     		bne	.L65
6252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 476              		.loc 1 6252 0
 477 001c B5F1FF3F 		cmp	r5, #-1
 478 0020 F7D0     		beq	.L60
6254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 479              		.loc 1 6254 0
 480 0022 FFF7FEFF 		bl	HAL_GetTick
 481              	.LVL49:
 482 0026 801B     		subs	r0, r0, r6
 483 0028 A842     		cmp	r0, r5
 484 002a 01D8     		bhi	.L61
6254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 485              		.loc 1 6254 0 is_stmt 0 discriminator 1
 486 002c 002D     		cmp	r5, #0
 487 002e F0D1     		bne	.L60
 488              	.L61:
6256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->State = HAL_I2C_STATE_READY;
 489              		.loc 1 6256 0 is_stmt 1
 490 0030 636C     		ldr	r3, [r4, #68]
 491 0032 43F02003 		orr	r3, r3, #32
 492 0036 6364     		str	r3, [r4, #68]
6257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           hi2c->Mode = HAL_I2C_MODE_NONE;
 493              		.loc 1 6257 0
 494 0038 2023     		movs	r3, #32
 495 003a 84F84130 		strb	r3, [r4, #65]
6258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 496              		.loc 1 6258 0
 497 003e 0023     		movs	r3, #0
 498 0040 84F84230 		strb	r3, [r4, #66]
6261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 124


 499              		.loc 1 6261 0
 500 0044 84F84030 		strb	r3, [r4, #64]
6263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 501              		.loc 1 6263 0
 502 0048 0120     		movs	r0, #1
 503 004a 20E0     		b	.L59
 504              	.LVL50:
 505              	.L64:
6289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 506              		.loc 1 6289 0
 507 004c 0020     		movs	r0, #0
 508              	.LVL51:
 509 004e 1EE0     		b	.L59
 510              	.LVL52:
 511              	.L65:
6269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 512              		.loc 1 6269 0
 513 0050 1022     		movs	r2, #16
 514 0052 DA61     		str	r2, [r3, #28]
6272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 515              		.loc 1 6272 0
 516 0054 2368     		ldr	r3, [r4]
 517 0056 2025     		movs	r5, #32
 518              	.LVL53:
 519 0058 DD61     		str	r5, [r3, #28]
6275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 520              		.loc 1 6275 0
 521 005a 2046     		mov	r0, r4
 522 005c FFF7FEFF 		bl	I2C_Flush_TXDR
 523              	.LVL54:
6278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 524              		.loc 1 6278 0
 525 0060 2268     		ldr	r2, [r4]
 526 0062 5368     		ldr	r3, [r2, #4]
 527 0064 23F0FF73 		bic	r3, r3, #33423360
 528 0068 23F48B33 		bic	r3, r3, #71168
 529 006c 23F4FF73 		bic	r3, r3, #510
 530 0070 23F00103 		bic	r3, r3, #1
 531 0074 5360     		str	r3, [r2, #4]
6280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
 532              		.loc 1 6280 0
 533 0076 636C     		ldr	r3, [r4, #68]
 534 0078 43F00403 		orr	r3, r3, #4
 535 007c 6364     		str	r3, [r4, #68]
6281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode = HAL_I2C_MODE_NONE;
 536              		.loc 1 6281 0
 537 007e 84F84150 		strb	r5, [r4, #65]
6282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 538              		.loc 1 6282 0
 539 0082 0023     		movs	r3, #0
 540 0084 84F84230 		strb	r3, [r4, #66]
6285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 541              		.loc 1 6285 0
 542 0088 84F84030 		strb	r3, [r4, #64]
6287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 543              		.loc 1 6287 0
 544 008c 0120     		movs	r0, #1
ARM GAS  /tmp/ccQWt8b0.s 			page 125


 545              	.L59:
6290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 546              		.loc 1 6290 0
 547 008e 70BD     		pop	{r4, r5, r6, pc}
 548              		.cfi_endproc
 549              	.LFE196:
 551              		.section	.text.I2C_WaitOnTXISFlagUntilTimeout,"ax",%progbits
 552              		.align	1
 553              		.syntax unified
 554              		.thumb
 555              		.thumb_func
 556              		.fpu fpv4-sp-d16
 558              	I2C_WaitOnTXISFlagUntilTimeout:
 559              	.LFB193:
6110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 560              		.loc 1 6110 0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 0
 563              		@ frame_needed = 0, uses_anonymous_args = 0
 564              	.LVL55:
 565 0000 70B5     		push	{r4, r5, r6, lr}
 566              	.LCFI7:
 567              		.cfi_def_cfa_offset 16
 568              		.cfi_offset 4, -16
 569              		.cfi_offset 5, -12
 570              		.cfi_offset 6, -8
 571              		.cfi_offset 14, -4
 572 0002 0446     		mov	r4, r0
 573 0004 0D46     		mov	r5, r1
 574 0006 1646     		mov	r6, r2
 575              	.LVL56:
 576              	.L69:
6111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 577              		.loc 1 6111 0
 578 0008 2368     		ldr	r3, [r4]
 579 000a 9B69     		ldr	r3, [r3, #24]
 580 000c 13F0020F 		tst	r3, #2
 581 0010 1DD1     		bne	.L74
6114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 582              		.loc 1 6114 0
 583 0012 3246     		mov	r2, r6
 584 0014 2946     		mov	r1, r5
 585 0016 2046     		mov	r0, r4
 586 0018 FFF7FEFF 		bl	I2C_IsAcknowledgeFailed
 587              	.LVL57:
 588 001c C8B9     		cbnz	r0, .L72
6120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 589              		.loc 1 6120 0
 590 001e B5F1FF3F 		cmp	r5, #-1
 591 0022 F1D0     		beq	.L69
6122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 592              		.loc 1 6122 0
 593 0024 FFF7FEFF 		bl	HAL_GetTick
 594              	.LVL58:
 595 0028 801B     		subs	r0, r0, r6
 596 002a A842     		cmp	r0, r5
 597 002c 01D8     		bhi	.L70
ARM GAS  /tmp/ccQWt8b0.s 			page 126


6122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 598              		.loc 1 6122 0 is_stmt 0 discriminator 1
 599 002e 002D     		cmp	r5, #0
 600 0030 EAD1     		bne	.L69
 601              	.L70:
6124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
 602              		.loc 1 6124 0 is_stmt 1
 603 0032 636C     		ldr	r3, [r4, #68]
 604 0034 43F02003 		orr	r3, r3, #32
 605 0038 6364     		str	r3, [r4, #68]
6125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode = HAL_I2C_MODE_NONE;
 606              		.loc 1 6125 0
 607 003a 2023     		movs	r3, #32
 608 003c 84F84130 		strb	r3, [r4, #65]
6126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 609              		.loc 1 6126 0
 610 0040 0023     		movs	r3, #0
 611 0042 84F84230 		strb	r3, [r4, #66]
6129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 612              		.loc 1 6129 0
 613 0046 84F84030 		strb	r3, [r4, #64]
6131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 614              		.loc 1 6131 0
 615 004a 0120     		movs	r0, #1
 616 004c 00E0     		b	.L68
 617              	.L74:
6135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 618              		.loc 1 6135 0
 619 004e 0020     		movs	r0, #0
 620              	.L68:
6136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 621              		.loc 1 6136 0
 622 0050 70BD     		pop	{r4, r5, r6, pc}
 623              	.LVL59:
 624              	.L72:
6116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 625              		.loc 1 6116 0
 626 0052 0120     		movs	r0, #1
 627 0054 FCE7     		b	.L68
 628              		.cfi_endproc
 629              	.LFE193:
 631              		.section	.text.I2C_WaitOnFlagUntilTimeout,"ax",%progbits
 632              		.align	1
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 636              		.fpu fpv4-sp-d16
 638              	I2C_WaitOnFlagUntilTimeout:
 639              	.LFB192:
6080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 640              		.loc 1 6080 0
 641              		.cfi_startproc
 642              		@ args = 4, pretend = 0, frame = 0
 643              		@ frame_needed = 0, uses_anonymous_args = 0
 644              	.LVL60:
 645 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 646              	.LCFI8:
ARM GAS  /tmp/ccQWt8b0.s 			page 127


 647              		.cfi_def_cfa_offset 24
 648              		.cfi_offset 3, -24
 649              		.cfi_offset 4, -20
 650              		.cfi_offset 5, -16
 651              		.cfi_offset 6, -12
 652              		.cfi_offset 7, -8
 653              		.cfi_offset 14, -4
 654 0002 0546     		mov	r5, r0
 655 0004 0F46     		mov	r7, r1
 656 0006 1646     		mov	r6, r2
 657 0008 1C46     		mov	r4, r3
 658              	.LVL61:
 659              	.L77:
6081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 660              		.loc 1 6081 0
 661 000a 2B68     		ldr	r3, [r5]
 662 000c 9B69     		ldr	r3, [r3, #24]
 663 000e 37EA0303 		bics	r3, r7, r3
 664 0012 0CBF     		ite	eq
 665 0014 0123     		moveq	r3, #1
 666 0016 0023     		movne	r3, #0
 667 0018 B342     		cmp	r3, r6
 668 001a 18D1     		bne	.L82
6084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 669              		.loc 1 6084 0
 670 001c B4F1FF3F 		cmp	r4, #-1
 671 0020 F3D0     		beq	.L77
6086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 672              		.loc 1 6086 0
 673 0022 FFF7FEFF 		bl	HAL_GetTick
 674              	.LVL62:
 675 0026 069B     		ldr	r3, [sp, #24]
 676 0028 C01A     		subs	r0, r0, r3
 677 002a A042     		cmp	r0, r4
 678 002c 01D8     		bhi	.L78
6086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 679              		.loc 1 6086 0 is_stmt 0 discriminator 1
 680 002e 002C     		cmp	r4, #0
 681 0030 EBD1     		bne	.L77
 682              	.L78:
6088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
 683              		.loc 1 6088 0 is_stmt 1
 684 0032 6B6C     		ldr	r3, [r5, #68]
 685 0034 43F02003 		orr	r3, r3, #32
 686 0038 6B64     		str	r3, [r5, #68]
6089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode = HAL_I2C_MODE_NONE;
 687              		.loc 1 6089 0
 688 003a 2023     		movs	r3, #32
 689 003c 85F84130 		strb	r3, [r5, #65]
6090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 690              		.loc 1 6090 0
 691 0040 0023     		movs	r3, #0
 692 0042 85F84230 		strb	r3, [r5, #66]
6093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
 693              		.loc 1 6093 0
 694 0046 85F84030 		strb	r3, [r5, #64]
6094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
ARM GAS  /tmp/ccQWt8b0.s 			page 128


 695              		.loc 1 6094 0
 696 004a 0120     		movs	r0, #1
 697 004c 00E0     		b	.L79
 698              	.L82:
6098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 699              		.loc 1 6098 0
 700 004e 0020     		movs	r0, #0
 701              	.L79:
6099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 702              		.loc 1 6099 0
 703 0050 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 704              		.cfi_endproc
 705              	.LFE192:
 707              		.section	.text.I2C_RequestMemoryWrite,"ax",%progbits
 708              		.align	1
 709              		.syntax unified
 710              		.thumb
 711              		.thumb_func
 712              		.fpu fpv4-sp-d16
 714              	I2C_RequestMemoryWrite:
 715              	.LFB176:
5126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRI
 716              		.loc 1 5126 0
 717              		.cfi_startproc
 718              		@ args = 8, pretend = 0, frame = 0
 719              		@ frame_needed = 0, uses_anonymous_args = 0
 720              	.LVL63:
 721 0000 70B5     		push	{r4, r5, r6, lr}
 722              	.LCFI9:
 723              		.cfi_def_cfa_offset 16
 724              		.cfi_offset 4, -16
 725              		.cfi_offset 5, -12
 726              		.cfi_offset 6, -8
 727              		.cfi_offset 14, -4
 728 0002 82B0     		sub	sp, sp, #8
 729              	.LCFI10:
 730              		.cfi_def_cfa_offset 24
 731 0004 0446     		mov	r4, r0
 732 0006 1646     		mov	r6, r2
 733 0008 1D46     		mov	r5, r3
5127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 734              		.loc 1 5127 0
 735 000a 184B     		ldr	r3, .L90
 736              	.LVL64:
 737 000c 0093     		str	r3, [sp]
 738 000e 4FF08073 		mov	r3, #16777216
 739 0012 EAB2     		uxtb	r2, r5
 740              	.LVL65:
 741 0014 FFF7FEFF 		bl	I2C_TransferConfig
 742              	.LVL66:
5130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 743              		.loc 1 5130 0
 744 0018 079A     		ldr	r2, [sp, #28]
 745 001a 0699     		ldr	r1, [sp, #24]
 746 001c 2046     		mov	r0, r4
 747 001e FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 748              	.LVL67:
ARM GAS  /tmp/ccQWt8b0.s 			page 129


 749 0022 E8B9     		cbnz	r0, .L87
5136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 750              		.loc 1 5136 0
 751 0024 012D     		cmp	r5, #1
 752 0026 0ED1     		bne	.L85
5139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 753              		.loc 1 5139 0
 754 0028 2368     		ldr	r3, [r4]
 755 002a F6B2     		uxtb	r6, r6
 756 002c 9E62     		str	r6, [r3, #40]
 757              	.L86:
5158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 758              		.loc 1 5158 0
 759 002e 079B     		ldr	r3, [sp, #28]
 760 0030 0093     		str	r3, [sp]
 761 0032 069B     		ldr	r3, [sp, #24]
 762 0034 0022     		movs	r2, #0
 763 0036 8021     		movs	r1, #128
 764 0038 2046     		mov	r0, r4
 765 003a FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 766              	.LVL68:
 767 003e 0346     		mov	r3, r0
 768 0040 78B1     		cbz	r0, .L84
5160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 769              		.loc 1 5160 0
 770 0042 0123     		movs	r3, #1
 771 0044 0DE0     		b	.L84
 772              	.L85:
5145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 773              		.loc 1 5145 0
 774 0046 2368     		ldr	r3, [r4]
 775 0048 320A     		lsrs	r2, r6, #8
 776 004a 9A62     		str	r2, [r3, #40]
5148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 777              		.loc 1 5148 0
 778 004c 079A     		ldr	r2, [sp, #28]
 779 004e 0699     		ldr	r1, [sp, #24]
 780 0050 2046     		mov	r0, r4
 781 0052 FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 782              	.LVL69:
 783 0056 38B9     		cbnz	r0, .L88
5154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 784              		.loc 1 5154 0
 785 0058 2368     		ldr	r3, [r4]
 786 005a F6B2     		uxtb	r6, r6
 787 005c 9E62     		str	r6, [r3, #40]
 788 005e E6E7     		b	.L86
 789              	.L87:
5132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 790              		.loc 1 5132 0
 791 0060 0123     		movs	r3, #1
 792              	.L84:
5164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 793              		.loc 1 5164 0
 794 0062 1846     		mov	r0, r3
 795 0064 02B0     		add	sp, sp, #8
 796              	.LCFI11:
ARM GAS  /tmp/ccQWt8b0.s 			page 130


 797              		.cfi_remember_state
 798              		.cfi_def_cfa_offset 16
 799              		@ sp needed
 800 0066 70BD     		pop	{r4, r5, r6, pc}
 801              	.LVL70:
 802              	.L88:
 803              	.LCFI12:
 804              		.cfi_restore_state
5150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 805              		.loc 1 5150 0
 806 0068 0123     		movs	r3, #1
 807 006a FAE7     		b	.L84
 808              	.L91:
 809              		.align	2
 810              	.L90:
 811 006c 00200080 		.word	-2147475456
 812              		.cfi_endproc
 813              	.LFE176:
 815              		.section	.text.I2C_RequestMemoryRead,"ax",%progbits
 816              		.align	1
 817              		.syntax unified
 818              		.thumb
 819              		.thumb_func
 820              		.fpu fpv4-sp-d16
 822              	I2C_RequestMemoryRead:
 823              	.LFB177:
5179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WR
 824              		.loc 1 5179 0
 825              		.cfi_startproc
 826              		@ args = 8, pretend = 0, frame = 0
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828              	.LVL71:
 829 0000 70B5     		push	{r4, r5, r6, lr}
 830              	.LCFI13:
 831              		.cfi_def_cfa_offset 16
 832              		.cfi_offset 4, -16
 833              		.cfi_offset 5, -12
 834              		.cfi_offset 6, -8
 835              		.cfi_offset 14, -4
 836 0002 82B0     		sub	sp, sp, #8
 837              	.LCFI14:
 838              		.cfi_def_cfa_offset 24
 839 0004 0446     		mov	r4, r0
 840 0006 1646     		mov	r6, r2
 841 0008 1D46     		mov	r5, r3
5180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 842              		.loc 1 5180 0
 843 000a 184B     		ldr	r3, .L99
 844              	.LVL72:
 845 000c 0093     		str	r3, [sp]
 846 000e 0023     		movs	r3, #0
 847 0010 EAB2     		uxtb	r2, r5
 848              	.LVL73:
 849 0012 FFF7FEFF 		bl	I2C_TransferConfig
 850              	.LVL74:
5183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 851              		.loc 1 5183 0
ARM GAS  /tmp/ccQWt8b0.s 			page 131


 852 0016 079A     		ldr	r2, [sp, #28]
 853 0018 0699     		ldr	r1, [sp, #24]
 854 001a 2046     		mov	r0, r4
 855 001c FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 856              	.LVL75:
 857 0020 E8B9     		cbnz	r0, .L96
5189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 858              		.loc 1 5189 0
 859 0022 012D     		cmp	r5, #1
 860 0024 0ED1     		bne	.L94
5192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 861              		.loc 1 5192 0
 862 0026 2368     		ldr	r3, [r4]
 863 0028 F6B2     		uxtb	r6, r6
 864 002a 9E62     		str	r6, [r3, #40]
 865              	.L95:
5211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 866              		.loc 1 5211 0
 867 002c 079B     		ldr	r3, [sp, #28]
 868 002e 0093     		str	r3, [sp]
 869 0030 069B     		ldr	r3, [sp, #24]
 870 0032 0022     		movs	r2, #0
 871 0034 4021     		movs	r1, #64
 872 0036 2046     		mov	r0, r4
 873 0038 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 874              	.LVL76:
 875 003c 0346     		mov	r3, r0
 876 003e 78B1     		cbz	r0, .L93
5213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 877              		.loc 1 5213 0
 878 0040 0123     		movs	r3, #1
 879 0042 0DE0     		b	.L93
 880              	.L94:
5198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 881              		.loc 1 5198 0
 882 0044 2368     		ldr	r3, [r4]
 883 0046 320A     		lsrs	r2, r6, #8
 884 0048 9A62     		str	r2, [r3, #40]
5201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 885              		.loc 1 5201 0
 886 004a 079A     		ldr	r2, [sp, #28]
 887 004c 0699     		ldr	r1, [sp, #24]
 888 004e 2046     		mov	r0, r4
 889 0050 FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 890              	.LVL77:
 891 0054 38B9     		cbnz	r0, .L97
5207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 892              		.loc 1 5207 0
 893 0056 2368     		ldr	r3, [r4]
 894 0058 F6B2     		uxtb	r6, r6
 895 005a 9E62     		str	r6, [r3, #40]
 896 005c E6E7     		b	.L95
 897              	.L96:
5185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 898              		.loc 1 5185 0
 899 005e 0123     		movs	r3, #1
 900              	.L93:
ARM GAS  /tmp/ccQWt8b0.s 			page 132


5217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 901              		.loc 1 5217 0
 902 0060 1846     		mov	r0, r3
 903 0062 02B0     		add	sp, sp, #8
 904              	.LCFI15:
 905              		.cfi_remember_state
 906              		.cfi_def_cfa_offset 16
 907              		@ sp needed
 908 0064 70BD     		pop	{r4, r5, r6, pc}
 909              	.LVL78:
 910              	.L97:
 911              	.LCFI16:
 912              		.cfi_restore_state
5203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 913              		.loc 1 5203 0
 914 0066 0123     		movs	r3, #1
 915 0068 FAE7     		b	.L93
 916              	.L100:
 917 006a 00BF     		.align	2
 918              	.L99:
 919 006c 00200080 		.word	-2147475456
 920              		.cfi_endproc
 921              	.LFE177:
 923              		.section	.text.I2C_WaitOnSTOPFlagUntilTimeout,"ax",%progbits
 924              		.align	1
 925              		.syntax unified
 926              		.thumb
 927              		.thumb_func
 928              		.fpu fpv4-sp-d16
 930              	I2C_WaitOnSTOPFlagUntilTimeout:
 931              	.LFB194:
6147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 932              		.loc 1 6147 0
 933              		.cfi_startproc
 934              		@ args = 0, pretend = 0, frame = 0
 935              		@ frame_needed = 0, uses_anonymous_args = 0
 936              	.LVL79:
 937 0000 70B5     		push	{r4, r5, r6, lr}
 938              	.LCFI17:
 939              		.cfi_def_cfa_offset 16
 940              		.cfi_offset 4, -16
 941              		.cfi_offset 5, -12
 942              		.cfi_offset 6, -8
 943              		.cfi_offset 14, -4
 944 0002 0546     		mov	r5, r0
 945 0004 0C46     		mov	r4, r1
 946 0006 1646     		mov	r6, r2
 947              	.LVL80:
 948              	.L102:
6148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 949              		.loc 1 6148 0
 950 0008 2B68     		ldr	r3, [r5]
 951 000a 9B69     		ldr	r3, [r3, #24]
 952 000c 13F0200F 		tst	r3, #32
 953 0010 1AD1     		bne	.L108
6151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 954              		.loc 1 6151 0
ARM GAS  /tmp/ccQWt8b0.s 			page 133


 955 0012 3246     		mov	r2, r6
 956 0014 2146     		mov	r1, r4
 957 0016 2846     		mov	r0, r5
 958 0018 FFF7FEFF 		bl	I2C_IsAcknowledgeFailed
 959              	.LVL81:
 960 001c B0B9     		cbnz	r0, .L106
6157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 961              		.loc 1 6157 0
 962 001e FFF7FEFF 		bl	HAL_GetTick
 963              	.LVL82:
 964 0022 801B     		subs	r0, r0, r6
 965 0024 A042     		cmp	r0, r4
 966 0026 01D8     		bhi	.L104
6157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 967              		.loc 1 6157 0 is_stmt 0 discriminator 1
 968 0028 002C     		cmp	r4, #0
 969 002a EDD1     		bne	.L102
 970              	.L104:
6159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State = HAL_I2C_STATE_READY;
 971              		.loc 1 6159 0 is_stmt 1
 972 002c 6B6C     		ldr	r3, [r5, #68]
 973 002e 43F02003 		orr	r3, r3, #32
 974 0032 6B64     		str	r3, [r5, #68]
6160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode = HAL_I2C_MODE_NONE;
 975              		.loc 1 6160 0
 976 0034 2023     		movs	r3, #32
 977 0036 85F84130 		strb	r3, [r5, #65]
6161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 978              		.loc 1 6161 0
 979 003a 0023     		movs	r3, #0
 980 003c 85F84230 		strb	r3, [r5, #66]
6164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 981              		.loc 1 6164 0
 982 0040 85F84030 		strb	r3, [r5, #64]
6166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 983              		.loc 1 6166 0
 984 0044 0120     		movs	r0, #1
 985              	.L103:
6170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 986              		.loc 1 6170 0
 987 0046 70BD     		pop	{r4, r5, r6, pc}
 988              	.LVL83:
 989              	.L108:
6169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 990              		.loc 1 6169 0
 991 0048 0020     		movs	r0, #0
 992 004a FCE7     		b	.L103
 993              	.L106:
6153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 994              		.loc 1 6153 0
 995 004c 0120     		movs	r0, #1
 996 004e FAE7     		b	.L103
 997              		.cfi_endproc
 998              	.LFE194:
 1000              		.section	.text.I2C_WaitOnRXNEFlagUntilTimeout,"ax",%progbits
 1001              		.align	1
 1002              		.syntax unified
ARM GAS  /tmp/ccQWt8b0.s 			page 134


 1003              		.thumb
 1004              		.thumb_func
 1005              		.fpu fpv4-sp-d16
 1007              	I2C_WaitOnRXNEFlagUntilTimeout:
 1008              	.LFB195:
6181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 1009              		.loc 1 6181 0
 1010              		.cfi_startproc
 1011              		@ args = 0, pretend = 0, frame = 0
 1012              		@ frame_needed = 0, uses_anonymous_args = 0
 1013              	.LVL84:
 1014 0000 70B5     		push	{r4, r5, r6, lr}
 1015              	.LCFI18:
 1016              		.cfi_def_cfa_offset 16
 1017              		.cfi_offset 4, -16
 1018              		.cfi_offset 5, -12
 1019              		.cfi_offset 6, -8
 1020              		.cfi_offset 14, -4
 1021 0002 0446     		mov	r4, r0
 1022 0004 0D46     		mov	r5, r1
 1023 0006 1646     		mov	r6, r2
 1024              	.LVL85:
 1025              	.L110:
6182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1026              		.loc 1 6182 0
 1027 0008 2368     		ldr	r3, [r4]
 1028 000a 9B69     		ldr	r3, [r3, #24]
 1029 000c 13F0040F 		tst	r3, #4
 1030 0010 3ED1     		bne	.L118
6185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1031              		.loc 1 6185 0
 1032 0012 3246     		mov	r2, r6
 1033 0014 2946     		mov	r1, r5
 1034 0016 2046     		mov	r0, r4
 1035 0018 FFF7FEFF 		bl	I2C_IsAcknowledgeFailed
 1036              	.LVL86:
 1037 001c 0146     		mov	r1, r0
 1038 001e 0028     		cmp	r0, #0
 1039 0020 38D1     		bne	.L116
6191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1040              		.loc 1 6191 0
 1041 0022 2368     		ldr	r3, [r4]
 1042 0024 9A69     		ldr	r2, [r3, #24]
 1043 0026 12F0200F 		tst	r2, #32
 1044 002a 13D1     		bne	.L119
6221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1045              		.loc 1 6221 0
 1046 002c FFF7FEFF 		bl	HAL_GetTick
 1047              	.LVL87:
 1048 0030 801B     		subs	r0, r0, r6
 1049 0032 A842     		cmp	r0, r5
 1050 0034 01D8     		bhi	.L114
6221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1051              		.loc 1 6221 0 is_stmt 0 discriminator 1
 1052 0036 002D     		cmp	r5, #0
 1053 0038 E6D1     		bne	.L110
 1054              	.L114:
ARM GAS  /tmp/ccQWt8b0.s 			page 135


6223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->State = HAL_I2C_STATE_READY;
 1055              		.loc 1 6223 0 is_stmt 1
 1056 003a 636C     		ldr	r3, [r4, #68]
 1057 003c 43F02003 		orr	r3, r3, #32
 1058 0040 6364     		str	r3, [r4, #68]
6224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1059              		.loc 1 6224 0
 1060 0042 2023     		movs	r3, #32
 1061 0044 84F84130 		strb	r3, [r4, #65]
6227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1062              		.loc 1 6227 0
 1063 0048 0023     		movs	r3, #0
 1064 004a 84F84030 		strb	r3, [r4, #64]
6229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1065              		.loc 1 6229 0
 1066 004e 0121     		movs	r1, #1
 1067              	.L111:
6233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1068              		.loc 1 6233 0
 1069 0050 0846     		mov	r0, r1
 1070 0052 70BD     		pop	{r4, r5, r6, pc}
 1071              	.LVL88:
 1072              	.L119:
6195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1073              		.loc 1 6195 0
 1074 0054 9A69     		ldr	r2, [r3, #24]
 1075 0056 12F0040F 		tst	r2, #4
 1076 005a 02D0     		beq	.L113
6195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1077              		.loc 1 6195 0 is_stmt 0 discriminator 1
 1078 005c 228D     		ldrh	r2, [r4, #40]
 1079 005e 002A     		cmp	r2, #0
 1080 0060 F6D1     		bne	.L111
 1081              	.L113:
6204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1082              		.loc 1 6204 0 is_stmt 1
 1083 0062 2022     		movs	r2, #32
 1084 0064 DA61     		str	r2, [r3, #28]
6207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1085              		.loc 1 6207 0
 1086 0066 2168     		ldr	r1, [r4]
 1087 0068 4B68     		ldr	r3, [r1, #4]
 1088 006a 23F0FF73 		bic	r3, r3, #33423360
 1089 006e 23F48B33 		bic	r3, r3, #71168
 1090 0072 23F4FF73 		bic	r3, r3, #510
 1091 0076 23F00103 		bic	r3, r3, #1
 1092 007a 4B60     		str	r3, [r1, #4]
6209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->State = HAL_I2C_STATE_READY;
 1093              		.loc 1 6209 0
 1094 007c 0023     		movs	r3, #0
 1095 007e 6364     		str	r3, [r4, #68]
6210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode = HAL_I2C_MODE_NONE;
 1096              		.loc 1 6210 0
 1097 0080 84F84120 		strb	r2, [r4, #65]
6211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1098              		.loc 1 6211 0
 1099 0084 84F84230 		strb	r3, [r4, #66]
ARM GAS  /tmp/ccQWt8b0.s 			page 136


6214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1100              		.loc 1 6214 0
 1101 0088 84F84030 		strb	r3, [r4, #64]
6216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 1102              		.loc 1 6216 0
 1103 008c 0121     		movs	r1, #1
 1104 008e DFE7     		b	.L111
 1105              	.L118:
6232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 1106              		.loc 1 6232 0
 1107 0090 0021     		movs	r1, #0
 1108 0092 DDE7     		b	.L111
 1109              	.L116:
6187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1110              		.loc 1 6187 0
 1111 0094 0121     		movs	r1, #1
 1112 0096 DBE7     		b	.L111
 1113              		.cfi_endproc
 1114              	.LFE195:
 1116              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 1117              		.align	1
 1118              		.weak	HAL_I2C_MspInit
 1119              		.syntax unified
 1120              		.thumb
 1121              		.thumb_func
 1122              		.fpu fpv4-sp-d16
 1124              	HAL_I2C_MspInit:
 1125              	.LFB125:
 641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 1126              		.loc 1 641 0
 1127              		.cfi_startproc
 1128              		@ args = 0, pretend = 0, frame = 0
 1129              		@ frame_needed = 0, uses_anonymous_args = 0
 1130              		@ link register save eliminated.
 1131              	.LVL89:
 648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1132              		.loc 1 648 0
 1133 0000 7047     		bx	lr
 1134              		.cfi_endproc
 1135              	.LFE125:
 1137              		.section	.text.HAL_I2C_Init,"ax",%progbits
 1138              		.align	1
 1139              		.global	HAL_I2C_Init
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1143              		.fpu fpv4-sp-d16
 1145              	HAL_I2C_Init:
 1146              	.LFB123:
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the I2C handle allocation */
 1147              		.loc 1 486 0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 0
 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 1151              	.LVL90:
 488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1152              		.loc 1 488 0
ARM GAS  /tmp/ccQWt8b0.s 			page 137


 1153 0000 0028     		cmp	r0, #0
 1154 0002 59D0     		beq	.L127
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the I2C handle allocation */
 1155              		.loc 1 486 0
 1156 0004 10B5     		push	{r4, lr}
 1157              	.LCFI19:
 1158              		.cfi_def_cfa_offset 8
 1159              		.cfi_offset 4, -8
 1160              		.cfi_offset 14, -4
 1161 0006 0446     		mov	r4, r0
 503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1162              		.loc 1 503 0
 1163 0008 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 1164 000c 002B     		cmp	r3, #0
 1165 000e 43D0     		beq	.L132
 1166              	.LVL91:
 1167              	.L123:
 534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1168              		.loc 1 534 0
 1169 0010 2423     		movs	r3, #36
 1170 0012 84F84130 		strb	r3, [r4, #65]
 537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1171              		.loc 1 537 0
 1172 0016 2268     		ldr	r2, [r4]
 1173 0018 1368     		ldr	r3, [r2]
 1174 001a 23F00103 		bic	r3, r3, #1
 1175 001e 1360     		str	r3, [r2]
 541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1176              		.loc 1 541 0
 1177 0020 6368     		ldr	r3, [r4, #4]
 1178 0022 2268     		ldr	r2, [r4]
 1179 0024 23F07063 		bic	r3, r3, #251658240
 1180 0028 1361     		str	r3, [r2, #16]
 545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1181              		.loc 1 545 0
 1182 002a 2268     		ldr	r2, [r4]
 1183 002c 9368     		ldr	r3, [r2, #8]
 1184 002e 23F40043 		bic	r3, r3, #32768
 1185 0032 9360     		str	r3, [r2, #8]
 548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1186              		.loc 1 548 0
 1187 0034 E368     		ldr	r3, [r4, #12]
 1188 0036 012B     		cmp	r3, #1
 1189 0038 33D0     		beq	.L133
 554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1190              		.loc 1 554 0
 1191 003a A368     		ldr	r3, [r4, #8]
 1192 003c 2268     		ldr	r2, [r4]
 1193 003e 43F40443 		orr	r3, r3, #33792
 1194 0042 9360     		str	r3, [r2, #8]
 1195              	.L125:
 559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1196              		.loc 1 559 0
 1197 0044 E368     		ldr	r3, [r4, #12]
 1198 0046 022B     		cmp	r3, #2
 1199 0048 31D0     		beq	.L134
 1200              	.L126:
ARM GAS  /tmp/ccQWt8b0.s 			page 138


 564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1201              		.loc 1 564 0
 1202 004a 2268     		ldr	r2, [r4]
 1203 004c 5368     		ldr	r3, [r2, #4]
 1204 004e 43F00073 		orr	r3, r3, #33554432
 1205 0052 43F40043 		orr	r3, r3, #32768
 1206 0056 5360     		str	r3, [r2, #4]
 568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1207              		.loc 1 568 0
 1208 0058 2268     		ldr	r2, [r4]
 1209 005a D368     		ldr	r3, [r2, #12]
 1210 005c 23F40043 		bic	r3, r3, #32768
 1211 0060 D360     		str	r3, [r2, #12]
 571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1212              		.loc 1 571 0
 1213 0062 2369     		ldr	r3, [r4, #16]
 1214 0064 6269     		ldr	r2, [r4, #20]
 1215 0066 1343     		orrs	r3, r3, r2
 1216 0068 A169     		ldr	r1, [r4, #24]
 1217 006a 2268     		ldr	r2, [r4]
 1218 006c 43EA0123 		orr	r3, r3, r1, lsl #8
 1219 0070 D360     		str	r3, [r2, #12]
 575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1220              		.loc 1 575 0
 1221 0072 E369     		ldr	r3, [r4, #28]
 1222 0074 216A     		ldr	r1, [r4, #32]
 1223 0076 2268     		ldr	r2, [r4]
 1224 0078 0B43     		orrs	r3, r3, r1
 1225 007a 1360     		str	r3, [r2]
 578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1226              		.loc 1 578 0
 1227 007c 2268     		ldr	r2, [r4]
 1228 007e 1368     		ldr	r3, [r2]
 1229 0080 43F00103 		orr	r3, r3, #1
 1230 0084 1360     		str	r3, [r2]
 580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_READY;
 1231              		.loc 1 580 0
 1232 0086 0020     		movs	r0, #0
 1233 0088 6064     		str	r0, [r4, #68]
 581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
 1234              		.loc 1 581 0
 1235 008a 2023     		movs	r3, #32
 1236 008c 84F84130 		strb	r3, [r4, #65]
 582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
 1237              		.loc 1 582 0
 1238 0090 2063     		str	r0, [r4, #48]
 583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1239              		.loc 1 583 0
 1240 0092 84F84200 		strb	r0, [r4, #66]
 586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1241              		.loc 1 586 0
 1242 0096 10BD     		pop	{r4, pc}
 1243              	.LVL92:
 1244              	.L132:
 506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1245              		.loc 1 506 0
 1246 0098 80F84030 		strb	r3, [r0, #64]
ARM GAS  /tmp/ccQWt8b0.s 			page 139


 530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 1247              		.loc 1 530 0
 1248 009c FFF7FEFF 		bl	HAL_I2C_MspInit
 1249              	.LVL93:
 1250 00a0 B6E7     		b	.L123
 1251              	.L133:
 550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1252              		.loc 1 550 0
 1253 00a2 A368     		ldr	r3, [r4, #8]
 1254 00a4 2268     		ldr	r2, [r4]
 1255 00a6 43F40043 		orr	r3, r3, #32768
 1256 00aa 9360     		str	r3, [r2, #8]
 1257 00ac CAE7     		b	.L125
 1258              	.L134:
 561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1259              		.loc 1 561 0
 1260 00ae 2368     		ldr	r3, [r4]
 1261 00b0 4FF40062 		mov	r2, #2048
 1262 00b4 5A60     		str	r2, [r3, #4]
 1263 00b6 C8E7     		b	.L126
 1264              	.LVL94:
 1265              	.L127:
 1266              	.LCFI20:
 1267              		.cfi_def_cfa_offset 0
 1268              		.cfi_restore 4
 1269              		.cfi_restore 14
 490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1270              		.loc 1 490 0
 1271 00b8 0120     		movs	r0, #1
 1272              	.LVL95:
 586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1273              		.loc 1 586 0
 1274 00ba 7047     		bx	lr
 1275              		.cfi_endproc
 1276              	.LFE123:
 1278              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 1279              		.align	1
 1280              		.weak	HAL_I2C_MspDeInit
 1281              		.syntax unified
 1282              		.thumb
 1283              		.thumb_func
 1284              		.fpu fpv4-sp-d16
 1286              	HAL_I2C_MspDeInit:
 1287              	.LFB126:
 657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 1288              		.loc 1 657 0
 1289              		.cfi_startproc
 1290              		@ args = 0, pretend = 0, frame = 0
 1291              		@ frame_needed = 0, uses_anonymous_args = 0
 1292              		@ link register save eliminated.
 1293              	.LVL96:
 664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1294              		.loc 1 664 0
 1295 0000 7047     		bx	lr
 1296              		.cfi_endproc
 1297              	.LFE126:
 1299              		.section	.text.HAL_I2C_DeInit,"ax",%progbits
ARM GAS  /tmp/ccQWt8b0.s 			page 140


 1300              		.align	1
 1301              		.global	HAL_I2C_DeInit
 1302              		.syntax unified
 1303              		.thumb
 1304              		.thumb_func
 1305              		.fpu fpv4-sp-d16
 1307              	HAL_I2C_DeInit:
 1308              	.LFB124:
 595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the I2C handle allocation */
 1309              		.loc 1 595 0
 1310              		.cfi_startproc
 1311              		@ args = 0, pretend = 0, frame = 0
 1312              		@ frame_needed = 0, uses_anonymous_args = 0
 1313              	.LVL97:
 597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1314              		.loc 1 597 0
 1315 0000 A8B1     		cbz	r0, .L138
 595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the I2C handle allocation */
 1316              		.loc 1 595 0
 1317 0002 10B5     		push	{r4, lr}
 1318              	.LCFI21:
 1319              		.cfi_def_cfa_offset 8
 1320              		.cfi_offset 4, -8
 1321              		.cfi_offset 14, -4
 1322 0004 0446     		mov	r4, r0
 605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1323              		.loc 1 605 0
 1324 0006 2423     		movs	r3, #36
 1325 0008 80F84130 		strb	r3, [r0, #65]
 608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1326              		.loc 1 608 0
 1327 000c 0268     		ldr	r2, [r0]
 1328 000e 1368     		ldr	r3, [r2]
 1329 0010 23F00103 		bic	r3, r3, #1
 1330 0014 1360     		str	r3, [r2]
 620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 1331              		.loc 1 620 0
 1332 0016 FFF7FEFF 		bl	HAL_I2C_MspDeInit
 1333              	.LVL98:
 623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_RESET;
 1334              		.loc 1 623 0
 1335 001a 0020     		movs	r0, #0
 1336 001c 6064     		str	r0, [r4, #68]
 624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
 1337              		.loc 1 624 0
 1338 001e 84F84100 		strb	r0, [r4, #65]
 625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
 1339              		.loc 1 625 0
 1340 0022 2063     		str	r0, [r4, #48]
 626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1341              		.loc 1 626 0
 1342 0024 84F84200 		strb	r0, [r4, #66]
 629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1343              		.loc 1 629 0
 1344 0028 84F84000 		strb	r0, [r4, #64]
 632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1345              		.loc 1 632 0
ARM GAS  /tmp/ccQWt8b0.s 			page 141


 1346 002c 10BD     		pop	{r4, pc}
 1347              	.LVL99:
 1348              	.L138:
 1349              	.LCFI22:
 1350              		.cfi_def_cfa_offset 0
 1351              		.cfi_restore 4
 1352              		.cfi_restore 14
 599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1353              		.loc 1 599 0
 1354 002e 0120     		movs	r0, #1
 1355              	.LVL100:
 632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1356              		.loc 1 632 0
 1357 0030 7047     		bx	lr
 1358              		.cfi_endproc
 1359              	.LFE124:
 1361              		.section	.text.HAL_I2C_Master_Transmit,"ax",%progbits
 1362              		.align	1
 1363              		.global	HAL_I2C_Master_Transmit
 1364              		.syntax unified
 1365              		.thumb
 1366              		.thumb_func
 1367              		.fpu fpv4-sp-d16
 1369              	HAL_I2C_Master_Transmit:
 1370              	.LFB127:
1077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 1371              		.loc 1 1077 0
 1372              		.cfi_startproc
 1373              		@ args = 4, pretend = 0, frame = 0
 1374              		@ frame_needed = 0, uses_anonymous_args = 0
 1375              	.LVL101:
 1376 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1377              	.LCFI23:
 1378              		.cfi_def_cfa_offset 28
 1379              		.cfi_offset 4, -28
 1380              		.cfi_offset 5, -24
 1381              		.cfi_offset 6, -20
 1382              		.cfi_offset 7, -16
 1383              		.cfi_offset 8, -12
 1384              		.cfi_offset 9, -8
 1385              		.cfi_offset 14, -4
 1386 0004 83B0     		sub	sp, sp, #12
 1387              	.LCFI24:
 1388              		.cfi_def_cfa_offset 40
1080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1389              		.loc 1 1080 0
 1390 0006 90F84150 		ldrb	r5, [r0, #65]	@ zero_extendqisi2
 1391 000a EDB2     		uxtb	r5, r5
 1392 000c 202D     		cmp	r5, #32
 1393 000e 40F0A480 		bne	.L151
1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1394              		.loc 1 1083 0
 1395 0012 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 1396 0016 012C     		cmp	r4, #1
 1397 0018 00F0A480 		beq	.L152
 1398 001c 9846     		mov	r8, r3
 1399 001e 1746     		mov	r7, r2
ARM GAS  /tmp/ccQWt8b0.s 			page 142


 1400 0020 0E46     		mov	r6, r1
 1401 0022 0446     		mov	r4, r0
1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1402              		.loc 1 1083 0 is_stmt 0 discriminator 2
 1403 0024 4FF00109 		mov	r9, #1
 1404 0028 80F84090 		strb	r9, [r0, #64]
1086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1405              		.loc 1 1086 0 is_stmt 1 discriminator 2
 1406 002c FFF7FEFF 		bl	HAL_GetTick
 1407              	.LVL102:
 1408 0030 0546     		mov	r5, r0
 1409              	.LVL103:
1088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1410              		.loc 1 1088 0 discriminator 2
 1411 0032 0090     		str	r0, [sp]
 1412 0034 1923     		movs	r3, #25
 1413 0036 4A46     		mov	r2, r9
 1414 0038 4FF40041 		mov	r1, #32768
 1415 003c 2046     		mov	r0, r4
 1416              	.LVL104:
 1417 003e FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 1418              	.LVL105:
 1419 0042 0028     		cmp	r0, #0
 1420 0044 40F09080 		bne	.L153
1093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
 1421              		.loc 1 1093 0
 1422 0048 2123     		movs	r3, #33
 1423 004a 84F84130 		strb	r3, [r4, #65]
1094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 1424              		.loc 1 1094 0
 1425 004e 1023     		movs	r3, #16
 1426 0050 84F84230 		strb	r3, [r4, #66]
1095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1427              		.loc 1 1095 0
 1428 0054 0023     		movs	r3, #0
 1429 0056 6364     		str	r3, [r4, #68]
1098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
 1430              		.loc 1 1098 0
 1431 0058 6762     		str	r7, [r4, #36]
1099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
 1432              		.loc 1 1099 0
 1433 005a A4F82A80 		strh	r8, [r4, #42]	@ movhi
1100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1434              		.loc 1 1100 0
 1435 005e 6363     		str	r3, [r4, #52]
1104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1436              		.loc 1 1104 0
 1437 0060 638D     		ldrh	r3, [r4, #42]
 1438 0062 9BB2     		uxth	r3, r3
 1439 0064 FF2B     		cmp	r3, #255
 1440 0066 0AD9     		bls	.L145
1106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_S
 1441              		.loc 1 1106 0
 1442 0068 FF22     		movs	r2, #255
 1443 006a 2285     		strh	r2, [r4, #40]	@ movhi
1107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1444              		.loc 1 1107 0
ARM GAS  /tmp/ccQWt8b0.s 			page 143


 1445 006c 424B     		ldr	r3, .L159
 1446 006e 0093     		str	r3, [sp]
 1447 0070 4FF08073 		mov	r3, #16777216
 1448 0074 3146     		mov	r1, r6
 1449 0076 2046     		mov	r0, r4
 1450 0078 FFF7FEFF 		bl	I2C_TransferConfig
 1451              	.LVL106:
 1452 007c 18E0     		b	.L147
 1453              	.L145:
1111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
 1454              		.loc 1 1111 0
 1455 007e 628D     		ldrh	r2, [r4, #42]
 1456 0080 92B2     		uxth	r2, r2
 1457 0082 2285     		strh	r2, [r4, #40]	@ movhi
1112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1458              		.loc 1 1112 0
 1459 0084 3C4B     		ldr	r3, .L159
 1460 0086 0093     		str	r3, [sp]
 1461 0088 4FF00073 		mov	r3, #33554432
 1462 008c D2B2     		uxtb	r2, r2
 1463 008e 3146     		mov	r1, r6
 1464 0090 2046     		mov	r0, r4
 1465 0092 FFF7FEFF 		bl	I2C_TransferConfig
 1466              	.LVL107:
 1467 0096 0BE0     		b	.L147
 1468              	.L149:
1146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
 1469              		.loc 1 1146 0
 1470 0098 628D     		ldrh	r2, [r4, #42]
 1471 009a 92B2     		uxth	r2, r2
 1472 009c 2285     		strh	r2, [r4, #40]	@ movhi
1147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 1473              		.loc 1 1147 0
 1474 009e 0023     		movs	r3, #0
 1475 00a0 0093     		str	r3, [sp]
 1476 00a2 4FF00073 		mov	r3, #33554432
 1477 00a6 D2B2     		uxtb	r2, r2
 1478 00a8 3146     		mov	r1, r6
 1479 00aa 2046     		mov	r0, r4
 1480 00ac FFF7FEFF 		bl	I2C_TransferConfig
 1481              	.LVL108:
 1482              	.L147:
1115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1483              		.loc 1 1115 0
 1484 00b0 638D     		ldrh	r3, [r4, #42]
 1485 00b2 9BB2     		uxth	r3, r3
 1486 00b4 002B     		cmp	r3, #0
 1487 00b6 33D0     		beq	.L158
1118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1488              		.loc 1 1118 0
 1489 00b8 2A46     		mov	r2, r5
 1490 00ba 0A99     		ldr	r1, [sp, #40]
 1491 00bc 2046     		mov	r0, r4
 1492 00be FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 1493              	.LVL109:
 1494 00c2 0028     		cmp	r0, #0
 1495 00c4 52D1     		bne	.L154
ARM GAS  /tmp/ccQWt8b0.s 			page 144


1123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1496              		.loc 1 1123 0
 1497 00c6 626A     		ldr	r2, [r4, #36]
 1498 00c8 2368     		ldr	r3, [r4]
 1499 00ca 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1500 00cc 9A62     		str	r2, [r3, #40]
1126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1501              		.loc 1 1126 0
 1502 00ce 636A     		ldr	r3, [r4, #36]
 1503 00d0 0133     		adds	r3, r3, #1
 1504 00d2 6362     		str	r3, [r4, #36]
1128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
 1505              		.loc 1 1128 0
 1506 00d4 638D     		ldrh	r3, [r4, #42]
 1507 00d6 013B     		subs	r3, r3, #1
 1508 00d8 9BB2     		uxth	r3, r3
 1509 00da 6385     		strh	r3, [r4, #42]	@ movhi
1129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1510              		.loc 1 1129 0
 1511 00dc 238D     		ldrh	r3, [r4, #40]
 1512 00de 013B     		subs	r3, r3, #1
 1513 00e0 9BB2     		uxth	r3, r3
 1514 00e2 2385     		strh	r3, [r4, #40]	@ movhi
1131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1515              		.loc 1 1131 0
 1516 00e4 628D     		ldrh	r2, [r4, #42]
 1517 00e6 92B2     		uxth	r2, r2
 1518 00e8 002A     		cmp	r2, #0
 1519 00ea E1D0     		beq	.L147
1131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1520              		.loc 1 1131 0 is_stmt 0 discriminator 1
 1521 00ec 002B     		cmp	r3, #0
 1522 00ee DFD1     		bne	.L147
1134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 1523              		.loc 1 1134 0 is_stmt 1
 1524 00f0 0095     		str	r5, [sp]
 1525 00f2 0A9B     		ldr	r3, [sp, #40]
 1526 00f4 0022     		movs	r2, #0
 1527 00f6 8021     		movs	r1, #128
 1528 00f8 2046     		mov	r0, r4
 1529 00fa FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 1530              	.LVL110:
 1531 00fe 0028     		cmp	r0, #0
 1532 0100 36D1     		bne	.L155
1139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 1533              		.loc 1 1139 0
 1534 0102 638D     		ldrh	r3, [r4, #42]
 1535 0104 9BB2     		uxth	r3, r3
 1536 0106 FF2B     		cmp	r3, #255
 1537 0108 C6D9     		bls	.L149
1141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STA
 1538              		.loc 1 1141 0
 1539 010a FF22     		movs	r2, #255
 1540 010c 2285     		strh	r2, [r4, #40]	@ movhi
1142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 1541              		.loc 1 1142 0
 1542 010e 0023     		movs	r3, #0
ARM GAS  /tmp/ccQWt8b0.s 			page 145


 1543 0110 0093     		str	r3, [sp]
 1544 0112 4FF08073 		mov	r3, #16777216
 1545 0116 3146     		mov	r1, r6
 1546 0118 2046     		mov	r0, r4
 1547 011a FFF7FEFF 		bl	I2C_TransferConfig
 1548              	.LVL111:
 1549 011e C7E7     		b	.L147
 1550              	.L158:
1154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1551              		.loc 1 1154 0
 1552 0120 2A46     		mov	r2, r5
 1553 0122 0A99     		ldr	r1, [sp, #40]
 1554 0124 2046     		mov	r0, r4
 1555 0126 FFF7FEFF 		bl	I2C_WaitOnSTOPFlagUntilTimeout
 1556              	.LVL112:
 1557 012a 0346     		mov	r3, r0
 1558 012c 10BB     		cbnz	r0, .L156
1160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1559              		.loc 1 1160 0
 1560 012e 2268     		ldr	r2, [r4]
 1561 0130 2021     		movs	r1, #32
 1562 0132 D161     		str	r1, [r2, #28]
1163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1563              		.loc 1 1163 0
 1564 0134 2068     		ldr	r0, [r4]
 1565 0136 4268     		ldr	r2, [r0, #4]
 1566 0138 22F0FF72 		bic	r2, r2, #33423360
 1567 013c 22F48B32 		bic	r2, r2, #71168
 1568 0140 22F4FF72 		bic	r2, r2, #510
 1569 0144 22F00102 		bic	r2, r2, #1
 1570 0148 4260     		str	r2, [r0, #4]
1165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
 1571              		.loc 1 1165 0
 1572 014a 84F84110 		strb	r1, [r4, #65]
1166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1573              		.loc 1 1166 0
 1574 014e 0022     		movs	r2, #0
 1575 0150 84F84220 		strb	r2, [r4, #66]
1169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1576              		.loc 1 1169 0
 1577 0154 84F84020 		strb	r2, [r4, #64]
1171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1578              		.loc 1 1171 0
 1579 0158 00E0     		b	.L144
 1580              	.LVL113:
 1581              	.L151:
1175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1582              		.loc 1 1175 0
 1583 015a 0223     		movs	r3, #2
 1584              	.LVL114:
 1585              	.L144:
1177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1586              		.loc 1 1177 0
 1587 015c 1846     		mov	r0, r3
 1588 015e 03B0     		add	sp, sp, #12
 1589              	.LCFI25:
 1590              		.cfi_remember_state
ARM GAS  /tmp/ccQWt8b0.s 			page 146


 1591              		.cfi_def_cfa_offset 28
 1592              		@ sp needed
 1593 0160 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1594              	.LVL115:
 1595              	.L152:
 1596              	.LCFI26:
 1597              		.cfi_restore_state
1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1598              		.loc 1 1083 0
 1599 0164 0223     		movs	r3, #2
 1600              	.LVL116:
 1601 0166 F9E7     		b	.L144
 1602              	.LVL117:
 1603              	.L153:
1090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1604              		.loc 1 1090 0
 1605 0168 0123     		movs	r3, #1
 1606 016a F7E7     		b	.L144
 1607              	.L154:
1120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 1608              		.loc 1 1120 0
 1609 016c 0123     		movs	r3, #1
 1610 016e F5E7     		b	.L144
 1611              	.L155:
1136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 1612              		.loc 1 1136 0
 1613 0170 0123     		movs	r3, #1
 1614 0172 F3E7     		b	.L144
 1615              	.L156:
1156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1616              		.loc 1 1156 0
 1617 0174 0123     		movs	r3, #1
 1618 0176 F1E7     		b	.L144
 1619              	.L160:
 1620              		.align	2
 1621              	.L159:
 1622 0178 00200080 		.word	-2147475456
 1623              		.cfi_endproc
 1624              	.LFE127:
 1626              		.section	.text.HAL_I2C_Master_Receive,"ax",%progbits
 1627              		.align	1
 1628              		.global	HAL_I2C_Master_Receive
 1629              		.syntax unified
 1630              		.thumb
 1631              		.thumb_func
 1632              		.fpu fpv4-sp-d16
 1634              	HAL_I2C_Master_Receive:
 1635              	.LFB128:
1191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 1636              		.loc 1 1191 0
 1637              		.cfi_startproc
 1638              		@ args = 4, pretend = 0, frame = 0
 1639              		@ frame_needed = 0, uses_anonymous_args = 0
 1640              	.LVL118:
 1641 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1642              	.LCFI27:
 1643              		.cfi_def_cfa_offset 28
ARM GAS  /tmp/ccQWt8b0.s 			page 147


 1644              		.cfi_offset 4, -28
 1645              		.cfi_offset 5, -24
 1646              		.cfi_offset 6, -20
 1647              		.cfi_offset 7, -16
 1648              		.cfi_offset 8, -12
 1649              		.cfi_offset 9, -8
 1650              		.cfi_offset 14, -4
 1651 0004 83B0     		sub	sp, sp, #12
 1652              	.LCFI28:
 1653              		.cfi_def_cfa_offset 40
1194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1654              		.loc 1 1194 0
 1655 0006 90F84150 		ldrb	r5, [r0, #65]	@ zero_extendqisi2
 1656 000a EDB2     		uxtb	r5, r5
 1657 000c 202D     		cmp	r5, #32
 1658 000e 40F0A480 		bne	.L169
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1659              		.loc 1 1197 0
 1660 0012 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 1661 0016 012C     		cmp	r4, #1
 1662 0018 00F0A480 		beq	.L170
 1663 001c 9846     		mov	r8, r3
 1664 001e 1746     		mov	r7, r2
 1665 0020 0E46     		mov	r6, r1
 1666 0022 0446     		mov	r4, r0
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1667              		.loc 1 1197 0 is_stmt 0 discriminator 2
 1668 0024 4FF00109 		mov	r9, #1
 1669 0028 80F84090 		strb	r9, [r0, #64]
1200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1670              		.loc 1 1200 0 is_stmt 1 discriminator 2
 1671 002c FFF7FEFF 		bl	HAL_GetTick
 1672              	.LVL119:
 1673 0030 0546     		mov	r5, r0
 1674              	.LVL120:
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1675              		.loc 1 1202 0 discriminator 2
 1676 0032 0090     		str	r0, [sp]
 1677 0034 1923     		movs	r3, #25
 1678 0036 4A46     		mov	r2, r9
 1679 0038 4FF40041 		mov	r1, #32768
 1680 003c 2046     		mov	r0, r4
 1681              	.LVL121:
 1682 003e FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 1683              	.LVL122:
 1684 0042 0028     		cmp	r0, #0
 1685 0044 40F09080 		bne	.L171
1207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
 1686              		.loc 1 1207 0
 1687 0048 2223     		movs	r3, #34
 1688 004a 84F84130 		strb	r3, [r4, #65]
1208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 1689              		.loc 1 1208 0
 1690 004e 1023     		movs	r3, #16
 1691 0050 84F84230 		strb	r3, [r4, #66]
1209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1692              		.loc 1 1209 0
ARM GAS  /tmp/ccQWt8b0.s 			page 148


 1693 0054 0023     		movs	r3, #0
 1694 0056 6364     		str	r3, [r4, #68]
1212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
 1695              		.loc 1 1212 0
 1696 0058 6762     		str	r7, [r4, #36]
1213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
 1697              		.loc 1 1213 0
 1698 005a A4F82A80 		strh	r8, [r4, #42]	@ movhi
1214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1699              		.loc 1 1214 0
 1700 005e 6363     		str	r3, [r4, #52]
1218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1701              		.loc 1 1218 0
 1702 0060 638D     		ldrh	r3, [r4, #42]
 1703 0062 9BB2     		uxth	r3, r3
 1704 0064 FF2B     		cmp	r3, #255
 1705 0066 0AD9     		bls	.L163
1220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_S
 1706              		.loc 1 1220 0
 1707 0068 FF22     		movs	r2, #255
 1708 006a 2285     		strh	r2, [r4, #40]	@ movhi
1221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1709              		.loc 1 1221 0
 1710 006c 424B     		ldr	r3, .L177
 1711 006e 0093     		str	r3, [sp]
 1712 0070 4FF08073 		mov	r3, #16777216
 1713 0074 3146     		mov	r1, r6
 1714 0076 2046     		mov	r0, r4
 1715 0078 FFF7FEFF 		bl	I2C_TransferConfig
 1716              	.LVL123:
 1717 007c 18E0     		b	.L165
 1718              	.L163:
1225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
 1719              		.loc 1 1225 0
 1720 007e 628D     		ldrh	r2, [r4, #42]
 1721 0080 92B2     		uxth	r2, r2
 1722 0082 2285     		strh	r2, [r4, #40]	@ movhi
1226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1723              		.loc 1 1226 0
 1724 0084 3C4B     		ldr	r3, .L177
 1725 0086 0093     		str	r3, [sp]
 1726 0088 4FF00073 		mov	r3, #33554432
 1727 008c D2B2     		uxtb	r2, r2
 1728 008e 3146     		mov	r1, r6
 1729 0090 2046     		mov	r0, r4
 1730 0092 FFF7FEFF 		bl	I2C_TransferConfig
 1731              	.LVL124:
 1732 0096 0BE0     		b	.L165
 1733              	.L167:
1261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
 1734              		.loc 1 1261 0
 1735 0098 628D     		ldrh	r2, [r4, #42]
 1736 009a 92B2     		uxth	r2, r2
 1737 009c 2285     		strh	r2, [r4, #40]	@ movhi
1262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 1738              		.loc 1 1262 0
 1739 009e 0023     		movs	r3, #0
ARM GAS  /tmp/ccQWt8b0.s 			page 149


 1740 00a0 0093     		str	r3, [sp]
 1741 00a2 4FF00073 		mov	r3, #33554432
 1742 00a6 D2B2     		uxtb	r2, r2
 1743 00a8 3146     		mov	r1, r6
 1744 00aa 2046     		mov	r0, r4
 1745 00ac FFF7FEFF 		bl	I2C_TransferConfig
 1746              	.LVL125:
 1747              	.L165:
1229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1748              		.loc 1 1229 0
 1749 00b0 638D     		ldrh	r3, [r4, #42]
 1750 00b2 9BB2     		uxth	r3, r3
 1751 00b4 002B     		cmp	r3, #0
 1752 00b6 33D0     		beq	.L176
1232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1753              		.loc 1 1232 0
 1754 00b8 2A46     		mov	r2, r5
 1755 00ba 0A99     		ldr	r1, [sp, #40]
 1756 00bc 2046     		mov	r0, r4
 1757 00be FFF7FEFF 		bl	I2C_WaitOnRXNEFlagUntilTimeout
 1758              	.LVL126:
 1759 00c2 0028     		cmp	r0, #0
 1760 00c4 52D1     		bne	.L172
1238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1761              		.loc 1 1238 0
 1762 00c6 2368     		ldr	r3, [r4]
 1763 00c8 5A6A     		ldr	r2, [r3, #36]
 1764 00ca 636A     		ldr	r3, [r4, #36]
 1765 00cc 1A70     		strb	r2, [r3]
1241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1766              		.loc 1 1241 0
 1767 00ce 636A     		ldr	r3, [r4, #36]
 1768 00d0 0133     		adds	r3, r3, #1
 1769 00d2 6362     		str	r3, [r4, #36]
1243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
 1770              		.loc 1 1243 0
 1771 00d4 238D     		ldrh	r3, [r4, #40]
 1772 00d6 013B     		subs	r3, r3, #1
 1773 00d8 9BB2     		uxth	r3, r3
 1774 00da 2385     		strh	r3, [r4, #40]	@ movhi
1244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1775              		.loc 1 1244 0
 1776 00dc 628D     		ldrh	r2, [r4, #42]
 1777 00de 013A     		subs	r2, r2, #1
 1778 00e0 92B2     		uxth	r2, r2
 1779 00e2 6285     		strh	r2, [r4, #42]	@ movhi
1246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1780              		.loc 1 1246 0
 1781 00e4 628D     		ldrh	r2, [r4, #42]
 1782 00e6 92B2     		uxth	r2, r2
 1783 00e8 002A     		cmp	r2, #0
 1784 00ea E1D0     		beq	.L165
1246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 1785              		.loc 1 1246 0 is_stmt 0 discriminator 1
 1786 00ec 002B     		cmp	r3, #0
 1787 00ee DFD1     		bne	.L165
1249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
ARM GAS  /tmp/ccQWt8b0.s 			page 150


 1788              		.loc 1 1249 0 is_stmt 1
 1789 00f0 0095     		str	r5, [sp]
 1790 00f2 0A9B     		ldr	r3, [sp, #40]
 1791 00f4 0022     		movs	r2, #0
 1792 00f6 8021     		movs	r1, #128
 1793 00f8 2046     		mov	r0, r4
 1794 00fa FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 1795              	.LVL127:
 1796 00fe 0028     		cmp	r0, #0
 1797 0100 36D1     		bne	.L173
1254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 1798              		.loc 1 1254 0
 1799 0102 638D     		ldrh	r3, [r4, #42]
 1800 0104 9BB2     		uxth	r3, r3
 1801 0106 FF2B     		cmp	r3, #255
 1802 0108 C6D9     		bls	.L167
1256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STA
 1803              		.loc 1 1256 0
 1804 010a FF22     		movs	r2, #255
 1805 010c 2285     		strh	r2, [r4, #40]	@ movhi
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 1806              		.loc 1 1257 0
 1807 010e 0023     		movs	r3, #0
 1808 0110 0093     		str	r3, [sp]
 1809 0112 4FF08073 		mov	r3, #16777216
 1810 0116 3146     		mov	r1, r6
 1811 0118 2046     		mov	r0, r4
 1812 011a FFF7FEFF 		bl	I2C_TransferConfig
 1813              	.LVL128:
 1814 011e C7E7     		b	.L165
 1815              	.L176:
1269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1816              		.loc 1 1269 0
 1817 0120 2A46     		mov	r2, r5
 1818 0122 0A99     		ldr	r1, [sp, #40]
 1819 0124 2046     		mov	r0, r4
 1820 0126 FFF7FEFF 		bl	I2C_WaitOnSTOPFlagUntilTimeout
 1821              	.LVL129:
 1822 012a 0346     		mov	r3, r0
 1823 012c 10BB     		cbnz	r0, .L174
1275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1824              		.loc 1 1275 0
 1825 012e 2268     		ldr	r2, [r4]
 1826 0130 2021     		movs	r1, #32
 1827 0132 D161     		str	r1, [r2, #28]
1278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1828              		.loc 1 1278 0
 1829 0134 2068     		ldr	r0, [r4]
 1830 0136 4268     		ldr	r2, [r0, #4]
 1831 0138 22F0FF72 		bic	r2, r2, #33423360
 1832 013c 22F48B32 		bic	r2, r2, #71168
 1833 0140 22F4FF72 		bic	r2, r2, #510
 1834 0144 22F00102 		bic	r2, r2, #1
 1835 0148 4260     		str	r2, [r0, #4]
1280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
 1836              		.loc 1 1280 0
 1837 014a 84F84110 		strb	r1, [r4, #65]
ARM GAS  /tmp/ccQWt8b0.s 			page 151


1281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1838              		.loc 1 1281 0
 1839 014e 0022     		movs	r2, #0
 1840 0150 84F84220 		strb	r2, [r4, #66]
1284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1841              		.loc 1 1284 0
 1842 0154 84F84020 		strb	r2, [r4, #64]
1286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1843              		.loc 1 1286 0
 1844 0158 00E0     		b	.L162
 1845              	.LVL130:
 1846              	.L169:
1290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 1847              		.loc 1 1290 0
 1848 015a 0223     		movs	r3, #2
 1849              	.LVL131:
 1850              	.L162:
1292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1851              		.loc 1 1292 0
 1852 015c 1846     		mov	r0, r3
 1853 015e 03B0     		add	sp, sp, #12
 1854              	.LCFI29:
 1855              		.cfi_remember_state
 1856              		.cfi_def_cfa_offset 28
 1857              		@ sp needed
 1858 0160 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1859              	.LVL132:
 1860              	.L170:
 1861              	.LCFI30:
 1862              		.cfi_restore_state
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1863              		.loc 1 1197 0
 1864 0164 0223     		movs	r3, #2
 1865              	.LVL133:
 1866 0166 F9E7     		b	.L162
 1867              	.LVL134:
 1868              	.L171:
1204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1869              		.loc 1 1204 0
 1870 0168 0123     		movs	r3, #1
 1871 016a F7E7     		b	.L162
 1872              	.L172:
1234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 1873              		.loc 1 1234 0
 1874 016c 0123     		movs	r3, #1
 1875 016e F5E7     		b	.L162
 1876              	.L173:
1251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 1877              		.loc 1 1251 0
 1878 0170 0123     		movs	r3, #1
 1879 0172 F3E7     		b	.L162
 1880              	.L174:
1271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 1881              		.loc 1 1271 0
 1882 0174 0123     		movs	r3, #1
 1883 0176 F1E7     		b	.L162
 1884              	.L178:
ARM GAS  /tmp/ccQWt8b0.s 			page 152


 1885              		.align	2
 1886              	.L177:
 1887 0178 00240080 		.word	-2147474432
 1888              		.cfi_endproc
 1889              	.LFE128:
 1891              		.section	.text.HAL_I2C_Slave_Transmit,"ax",%progbits
 1892              		.align	1
 1893              		.global	HAL_I2C_Slave_Transmit
 1894              		.syntax unified
 1895              		.thumb
 1896              		.thumb_func
 1897              		.fpu fpv4-sp-d16
 1899              	HAL_I2C_Slave_Transmit:
 1900              	.LFB129:
1304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 1901              		.loc 1 1304 0
 1902              		.cfi_startproc
 1903              		@ args = 0, pretend = 0, frame = 0
 1904              		@ frame_needed = 0, uses_anonymous_args = 0
 1905              	.LVL135:
 1906 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1907              	.LCFI31:
 1908              		.cfi_def_cfa_offset 24
 1909              		.cfi_offset 4, -24
 1910              		.cfi_offset 5, -20
 1911              		.cfi_offset 6, -16
 1912              		.cfi_offset 7, -12
 1913              		.cfi_offset 8, -8
 1914              		.cfi_offset 14, -4
 1915 0004 82B0     		sub	sp, sp, #8
 1916              	.LCFI32:
 1917              		.cfi_def_cfa_offset 32
1307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 1918              		.loc 1 1307 0
 1919 0006 90F84150 		ldrb	r5, [r0, #65]	@ zero_extendqisi2
 1920 000a EDB2     		uxtb	r5, r5
 1921 000c 202D     		cmp	r5, #32
 1922 000e 40F0B680 		bne	.L191
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1923              		.loc 1 1309 0
 1924 0012 0029     		cmp	r1, #0
 1925 0014 50D0     		beq	.L181
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1926              		.loc 1 1309 0 is_stmt 0 discriminator 1
 1927 0016 002A     		cmp	r2, #0
 1928 0018 4ED0     		beq	.L181
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1929              		.loc 1 1315 0 is_stmt 1
 1930 001a 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 1931 001e 012C     		cmp	r4, #1
 1932 0020 00F0B280 		beq	.L192
 1933 0024 1F46     		mov	r7, r3
 1934 0026 1646     		mov	r6, r2
 1935 0028 0D46     		mov	r5, r1
 1936 002a 0446     		mov	r4, r0
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1937              		.loc 1 1315 0 is_stmt 0 discriminator 2
ARM GAS  /tmp/ccQWt8b0.s 			page 153


 1938 002c 0123     		movs	r3, #1
 1939              	.LVL136:
 1940 002e 80F84030 		strb	r3, [r0, #64]
1318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1941              		.loc 1 1318 0 is_stmt 1 discriminator 2
 1942 0032 FFF7FEFF 		bl	HAL_GetTick
 1943              	.LVL137:
 1944 0036 8046     		mov	r8, r0
 1945              	.LVL138:
1320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 1946              		.loc 1 1320 0 discriminator 2
 1947 0038 2123     		movs	r3, #33
 1948 003a 84F84130 		strb	r3, [r4, #65]
1321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 1949              		.loc 1 1321 0 discriminator 2
 1950 003e 2023     		movs	r3, #32
 1951 0040 84F84230 		strb	r3, [r4, #66]
1322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1952              		.loc 1 1322 0 discriminator 2
 1953 0044 0022     		movs	r2, #0
 1954 0046 6264     		str	r2, [r4, #68]
1325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
 1955              		.loc 1 1325 0 discriminator 2
 1956 0048 6562     		str	r5, [r4, #36]
1326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
 1957              		.loc 1 1326 0 discriminator 2
 1958 004a 6685     		strh	r6, [r4, #42]	@ movhi
1327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1959              		.loc 1 1327 0 discriminator 2
 1960 004c 6263     		str	r2, [r4, #52]
1330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1961              		.loc 1 1330 0 discriminator 2
 1962 004e 2168     		ldr	r1, [r4]
 1963 0050 4B68     		ldr	r3, [r1, #4]
 1964 0052 23F40043 		bic	r3, r3, #32768
 1965 0056 4B60     		str	r3, [r1, #4]
1333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1966              		.loc 1 1333 0 discriminator 2
 1967 0058 0090     		str	r0, [sp]
 1968 005a 3B46     		mov	r3, r7
 1969 005c 0821     		movs	r1, #8
 1970 005e 2046     		mov	r0, r4
 1971              	.LVL139:
 1972 0060 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 1973              	.LVL140:
 1974 0064 0028     		cmp	r0, #0
 1975 0066 2CD1     		bne	.L195
1341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 1976              		.loc 1 1341 0
 1977 0068 2368     		ldr	r3, [r4]
 1978 006a 0822     		movs	r2, #8
 1979 006c DA61     		str	r2, [r3, #28]
1344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1980              		.loc 1 1344 0
 1981 006e E368     		ldr	r3, [r4, #12]
 1982 0070 022B     		cmp	r3, #2
 1983 0072 2DD0     		beq	.L196
ARM GAS  /tmp/ccQWt8b0.s 			page 154


 1984              	.L184:
1359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1985              		.loc 1 1359 0
 1986 0074 CDF80080 		str	r8, [sp]
 1987 0078 3B46     		mov	r3, r7
 1988 007a 0022     		movs	r2, #0
 1989 007c 4FF48031 		mov	r1, #65536
 1990 0080 2046     		mov	r0, r4
 1991 0082 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 1992              	.LVL141:
 1993 0086 0028     		cmp	r0, #0
 1994 0088 36D1     		bne	.L197
 1995              	.L186:
1366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 1996              		.loc 1 1366 0
 1997 008a 638D     		ldrh	r3, [r4, #42]
 1998 008c 9BB2     		uxth	r3, r3
 1999 008e 002B     		cmp	r3, #0
 2000 0090 40D0     		beq	.L198
1369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 2001              		.loc 1 1369 0
 2002 0092 4246     		mov	r2, r8
 2003 0094 3946     		mov	r1, r7
 2004 0096 2046     		mov	r0, r4
 2005 0098 FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 2006              	.LVL142:
 2007 009c 0028     		cmp	r0, #0
 2008 009e 32D1     		bne	.L199
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2009              		.loc 1 1377 0
 2010 00a0 626A     		ldr	r2, [r4, #36]
 2011 00a2 2368     		ldr	r3, [r4]
 2012 00a4 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2013 00a6 9A62     		str	r2, [r3, #40]
1380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2014              		.loc 1 1380 0
 2015 00a8 636A     		ldr	r3, [r4, #36]
 2016 00aa 0133     		adds	r3, r3, #1
 2017 00ac 6362     		str	r3, [r4, #36]
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2018              		.loc 1 1382 0
 2019 00ae 638D     		ldrh	r3, [r4, #42]
 2020 00b0 013B     		subs	r3, r3, #1
 2021 00b2 9BB2     		uxth	r3, r3
 2022 00b4 6385     		strh	r3, [r4, #42]	@ movhi
 2023 00b6 E8E7     		b	.L186
 2024              	.LVL143:
 2025              	.L181:
1311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 2026              		.loc 1 1311 0
 2027 00b8 4FF40073 		mov	r3, #512
 2028              	.LVL144:
 2029 00bc 4364     		str	r3, [r0, #68]
1312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2030              		.loc 1 1312 0
 2031 00be 0123     		movs	r3, #1
 2032 00c0 5EE0     		b	.L180
ARM GAS  /tmp/ccQWt8b0.s 			page 155


 2033              	.LVL145:
 2034              	.L195:
1336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2035              		.loc 1 1336 0
 2036 00c2 2268     		ldr	r2, [r4]
 2037 00c4 5368     		ldr	r3, [r2, #4]
 2038 00c6 43F40043 		orr	r3, r3, #32768
 2039 00ca 5360     		str	r3, [r2, #4]
1337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2040              		.loc 1 1337 0
 2041 00cc 0123     		movs	r3, #1
 2042 00ce 57E0     		b	.L180
 2043              	.L196:
1347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 2044              		.loc 1 1347 0
 2045 00d0 CDF80080 		str	r8, [sp]
 2046 00d4 3B46     		mov	r3, r7
 2047 00d6 0022     		movs	r2, #0
 2048 00d8 0821     		movs	r1, #8
 2049 00da 2046     		mov	r0, r4
 2050 00dc FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 2051              	.LVL146:
 2052 00e0 18B9     		cbnz	r0, .L200
1355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2053              		.loc 1 1355 0
 2054 00e2 2368     		ldr	r3, [r4]
 2055 00e4 0822     		movs	r2, #8
 2056 00e6 DA61     		str	r2, [r3, #28]
 2057 00e8 C4E7     		b	.L184
 2058              	.L200:
1350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
 2059              		.loc 1 1350 0
 2060 00ea 2268     		ldr	r2, [r4]
 2061 00ec 5368     		ldr	r3, [r2, #4]
 2062 00ee 43F40043 		orr	r3, r3, #32768
 2063 00f2 5360     		str	r3, [r2, #4]
1351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 2064              		.loc 1 1351 0
 2065 00f4 0123     		movs	r3, #1
 2066 00f6 43E0     		b	.L180
 2067              	.L197:
1362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2068              		.loc 1 1362 0
 2069 00f8 2268     		ldr	r2, [r4]
 2070 00fa 5368     		ldr	r3, [r2, #4]
 2071 00fc 43F40043 		orr	r3, r3, #32768
 2072 0100 5360     		str	r3, [r2, #4]
1363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2073              		.loc 1 1363 0
 2074 0102 0123     		movs	r3, #1
 2075 0104 3CE0     		b	.L180
 2076              	.L199:
1372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         return HAL_ERROR;
 2077              		.loc 1 1372 0
 2078 0106 2268     		ldr	r2, [r4]
 2079 0108 5368     		ldr	r3, [r2, #4]
 2080 010a 43F40043 		orr	r3, r3, #32768
ARM GAS  /tmp/ccQWt8b0.s 			page 156


 2081 010e 5360     		str	r3, [r2, #4]
1373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 2082              		.loc 1 1373 0
 2083 0110 0123     		movs	r3, #1
 2084 0112 35E0     		b	.L180
 2085              	.L198:
1386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2086              		.loc 1 1386 0
 2087 0114 4246     		mov	r2, r8
 2088 0116 3946     		mov	r1, r7
 2089 0118 2046     		mov	r0, r4
 2090 011a FFF7FEFF 		bl	I2C_WaitOnSTOPFlagUntilTimeout
 2091              	.LVL147:
 2092 011e 58B1     		cbz	r0, .L189
1389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2093              		.loc 1 1389 0
 2094 0120 2268     		ldr	r2, [r4]
 2095 0122 5368     		ldr	r3, [r2, #4]
 2096 0124 43F40043 		orr	r3, r3, #32768
 2097 0128 5360     		str	r3, [r2, #4]
1391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 2098              		.loc 1 1391 0
 2099 012a 636C     		ldr	r3, [r4, #68]
 2100 012c 042B     		cmp	r3, #4
 2101 012e 01D0     		beq	.L201
1399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 2102              		.loc 1 1399 0
 2103 0130 0123     		movs	r3, #1
 2104 0132 25E0     		b	.L180
 2105              	.L201:
1395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 2106              		.loc 1 1395 0
 2107 0134 0023     		movs	r3, #0
 2108 0136 6364     		str	r3, [r4, #68]
 2109              	.L189:
1404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2110              		.loc 1 1404 0
 2111 0138 2368     		ldr	r3, [r4]
 2112 013a 2022     		movs	r2, #32
 2113 013c DA61     		str	r2, [r3, #28]
1407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2114              		.loc 1 1407 0
 2115 013e CDF80080 		str	r8, [sp]
 2116 0142 3B46     		mov	r3, r7
 2117 0144 0122     		movs	r2, #1
 2118 0146 4FF40041 		mov	r1, #32768
 2119 014a 2046     		mov	r0, r4
 2120 014c FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 2121              	.LVL148:
 2122 0150 0346     		mov	r3, r0
 2123 0152 68B9     		cbnz	r0, .L202
1415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2124              		.loc 1 1415 0
 2125 0154 2168     		ldr	r1, [r4]
 2126 0156 4A68     		ldr	r2, [r1, #4]
 2127 0158 42F40042 		orr	r2, r2, #32768
 2128 015c 4A60     		str	r2, [r1, #4]
ARM GAS  /tmp/ccQWt8b0.s 			page 157


1417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
 2129              		.loc 1 1417 0
 2130 015e 2022     		movs	r2, #32
 2131 0160 84F84120 		strb	r2, [r4, #65]
1418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2132              		.loc 1 1418 0
 2133 0164 0022     		movs	r2, #0
 2134 0166 84F84220 		strb	r2, [r4, #66]
1421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2135              		.loc 1 1421 0
 2136 016a 84F84020 		strb	r2, [r4, #64]
1423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2137              		.loc 1 1423 0
 2138 016e 07E0     		b	.L180
 2139              	.L202:
1410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2140              		.loc 1 1410 0
 2141 0170 2268     		ldr	r2, [r4]
 2142 0172 5368     		ldr	r3, [r2, #4]
 2143 0174 43F40043 		orr	r3, r3, #32768
 2144 0178 5360     		str	r3, [r2, #4]
1411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2145              		.loc 1 1411 0
 2146 017a 0123     		movs	r3, #1
 2147 017c 00E0     		b	.L180
 2148              	.LVL149:
 2149              	.L191:
1427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2150              		.loc 1 1427 0
 2151 017e 0223     		movs	r3, #2
 2152              	.LVL150:
 2153              	.L180:
1429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2154              		.loc 1 1429 0
 2155 0180 1846     		mov	r0, r3
 2156 0182 02B0     		add	sp, sp, #8
 2157              	.LCFI33:
 2158              		.cfi_remember_state
 2159              		.cfi_def_cfa_offset 24
 2160              		@ sp needed
 2161 0184 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2162              	.LVL151:
 2163              	.L192:
 2164              	.LCFI34:
 2165              		.cfi_restore_state
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2166              		.loc 1 1315 0
 2167 0188 0223     		movs	r3, #2
 2168              	.LVL152:
 2169 018a F9E7     		b	.L180
 2170              		.cfi_endproc
 2171              	.LFE129:
 2173              		.section	.text.HAL_I2C_Slave_Receive,"ax",%progbits
 2174              		.align	1
 2175              		.global	HAL_I2C_Slave_Receive
 2176              		.syntax unified
 2177              		.thumb
ARM GAS  /tmp/ccQWt8b0.s 			page 158


 2178              		.thumb_func
 2179              		.fpu fpv4-sp-d16
 2181              	HAL_I2C_Slave_Receive:
 2182              	.LFB130:
1441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 2183              		.loc 1 1441 0
 2184              		.cfi_startproc
 2185              		@ args = 0, pretend = 0, frame = 0
 2186              		@ frame_needed = 0, uses_anonymous_args = 0
 2187              	.LVL153:
 2188 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2189              	.LCFI35:
 2190              		.cfi_def_cfa_offset 24
 2191              		.cfi_offset 4, -24
 2192              		.cfi_offset 5, -20
 2193              		.cfi_offset 6, -16
 2194              		.cfi_offset 7, -12
 2195              		.cfi_offset 8, -8
 2196              		.cfi_offset 14, -4
 2197 0004 82B0     		sub	sp, sp, #8
 2198              	.LCFI36:
 2199              		.cfi_def_cfa_offset 32
1444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 2200              		.loc 1 1444 0
 2201 0006 90F84150 		ldrb	r5, [r0, #65]	@ zero_extendqisi2
 2202 000a EDB2     		uxtb	r5, r5
 2203 000c 202D     		cmp	r5, #32
 2204 000e 40F0A380 		bne	.L213
1446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2205              		.loc 1 1446 0
 2206 0012 69B3     		cbz	r1, .L205
1446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2207              		.loc 1 1446 0 is_stmt 0 discriminator 1
 2208 0014 62B3     		cbz	r2, .L205
1452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2209              		.loc 1 1452 0 is_stmt 1
 2210 0016 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 2211 001a 012C     		cmp	r4, #1
 2212 001c 00F0A180 		beq	.L214
 2213 0020 1F46     		mov	r7, r3
 2214 0022 1646     		mov	r6, r2
 2215 0024 0D46     		mov	r5, r1
 2216 0026 0446     		mov	r4, r0
1452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2217              		.loc 1 1452 0 is_stmt 0 discriminator 2
 2218 0028 0123     		movs	r3, #1
 2219              	.LVL154:
 2220 002a 80F84030 		strb	r3, [r0, #64]
1455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2221              		.loc 1 1455 0 is_stmt 1 discriminator 2
 2222 002e FFF7FEFF 		bl	HAL_GetTick
 2223              	.LVL155:
 2224 0032 8046     		mov	r8, r0
 2225              	.LVL156:
1457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 2226              		.loc 1 1457 0 discriminator 2
 2227 0034 2223     		movs	r3, #34
ARM GAS  /tmp/ccQWt8b0.s 			page 159


 2228 0036 84F84130 		strb	r3, [r4, #65]
1458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 2229              		.loc 1 1458 0 discriminator 2
 2230 003a 2023     		movs	r3, #32
 2231 003c 84F84230 		strb	r3, [r4, #66]
1459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2232              		.loc 1 1459 0 discriminator 2
 2233 0040 0022     		movs	r2, #0
 2234 0042 6264     		str	r2, [r4, #68]
1462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
 2235              		.loc 1 1462 0 discriminator 2
 2236 0044 6562     		str	r5, [r4, #36]
1463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
 2237              		.loc 1 1463 0 discriminator 2
 2238 0046 6685     		strh	r6, [r4, #42]	@ movhi
1464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2239              		.loc 1 1464 0 discriminator 2
 2240 0048 6263     		str	r2, [r4, #52]
1467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2241              		.loc 1 1467 0 discriminator 2
 2242 004a 2168     		ldr	r1, [r4]
 2243 004c 4B68     		ldr	r3, [r1, #4]
 2244 004e 23F40043 		bic	r3, r3, #32768
 2245 0052 4B60     		str	r3, [r1, #4]
1470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2246              		.loc 1 1470 0 discriminator 2
 2247 0054 0090     		str	r0, [sp]
 2248 0056 3B46     		mov	r3, r7
 2249 0058 0821     		movs	r1, #8
 2250 005a 2046     		mov	r0, r4
 2251              	.LVL157:
 2252 005c FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 2253              	.LVL158:
 2254 0060 58B1     		cbz	r0, .L207
1473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2255              		.loc 1 1473 0
 2256 0062 2268     		ldr	r2, [r4]
 2257 0064 5368     		ldr	r3, [r2, #4]
 2258 0066 43F40043 		orr	r3, r3, #32768
 2259 006a 5360     		str	r3, [r2, #4]
1474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2260              		.loc 1 1474 0
 2261 006c 0123     		movs	r3, #1
 2262 006e 74E0     		b	.L204
 2263              	.LVL159:
 2264              	.L205:
1448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 2265              		.loc 1 1448 0
 2266 0070 4FF40073 		mov	r3, #512
 2267              	.LVL160:
 2268 0074 4364     		str	r3, [r0, #68]
1449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2269              		.loc 1 1449 0
 2270 0076 0123     		movs	r3, #1
 2271 0078 6FE0     		b	.L204
 2272              	.LVL161:
 2273              	.L207:
ARM GAS  /tmp/ccQWt8b0.s 			page 160


1478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2274              		.loc 1 1478 0
 2275 007a 2368     		ldr	r3, [r4]
 2276 007c 0822     		movs	r2, #8
 2277 007e DA61     		str	r2, [r3, #28]
1481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2278              		.loc 1 1481 0
 2279 0080 CDF80080 		str	r8, [sp]
 2280 0084 3B46     		mov	r3, r7
 2281 0086 0122     		movs	r2, #1
 2282 0088 4FF48031 		mov	r1, #65536
 2283 008c 2046     		mov	r0, r4
 2284 008e FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 2285              	.LVL162:
 2286 0092 88B1     		cbz	r0, .L208
1484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2287              		.loc 1 1484 0
 2288 0094 2268     		ldr	r2, [r4]
 2289 0096 5368     		ldr	r3, [r2, #4]
 2290 0098 43F40043 		orr	r3, r3, #32768
 2291 009c 5360     		str	r3, [r2, #4]
1485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2292              		.loc 1 1485 0
 2293 009e 0123     		movs	r3, #1
 2294 00a0 5BE0     		b	.L204
 2295              	.L209:
1512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2296              		.loc 1 1512 0
 2297 00a2 2368     		ldr	r3, [r4]
 2298 00a4 5A6A     		ldr	r2, [r3, #36]
 2299 00a6 636A     		ldr	r3, [r4, #36]
 2300 00a8 1A70     		strb	r2, [r3]
1515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2301              		.loc 1 1515 0
 2302 00aa 636A     		ldr	r3, [r4, #36]
 2303 00ac 0133     		adds	r3, r3, #1
 2304 00ae 6362     		str	r3, [r4, #36]
1517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2305              		.loc 1 1517 0
 2306 00b0 638D     		ldrh	r3, [r4, #42]
 2307 00b2 013B     		subs	r3, r3, #1
 2308 00b4 9BB2     		uxth	r3, r3
 2309 00b6 6385     		strh	r3, [r4, #42]	@ movhi
 2310              	.L208:
1488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2311              		.loc 1 1488 0
 2312 00b8 638D     		ldrh	r3, [r4, #42]
 2313 00ba 9BB2     		uxth	r3, r3
 2314 00bc E3B1     		cbz	r3, .L217
1491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 2315              		.loc 1 1491 0
 2316 00be 4246     		mov	r2, r8
 2317 00c0 3946     		mov	r1, r7
 2318 00c2 2046     		mov	r0, r4
 2319 00c4 FFF7FEFF 		bl	I2C_WaitOnRXNEFlagUntilTimeout
 2320              	.LVL163:
 2321 00c8 0028     		cmp	r0, #0
ARM GAS  /tmp/ccQWt8b0.s 			page 161


 2322 00ca EAD0     		beq	.L209
1494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2323              		.loc 1 1494 0
 2324 00cc 2268     		ldr	r2, [r4]
 2325 00ce 5368     		ldr	r3, [r2, #4]
 2326 00d0 43F40043 		orr	r3, r3, #32768
 2327 00d4 5360     		str	r3, [r2, #4]
1497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 2328              		.loc 1 1497 0
 2329 00d6 2368     		ldr	r3, [r4]
 2330 00d8 9A69     		ldr	r2, [r3, #24]
 2331 00da 12F0040F 		tst	r2, #4
 2332 00de 42D0     		beq	.L215
1500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2333              		.loc 1 1500 0
 2334 00e0 5A6A     		ldr	r2, [r3, #36]
 2335 00e2 636A     		ldr	r3, [r4, #36]
 2336 00e4 1A70     		strb	r2, [r3]
1503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2337              		.loc 1 1503 0
 2338 00e6 636A     		ldr	r3, [r4, #36]
 2339 00e8 0133     		adds	r3, r3, #1
 2340 00ea 6362     		str	r3, [r4, #36]
1505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 2341              		.loc 1 1505 0
 2342 00ec 638D     		ldrh	r3, [r4, #42]
 2343 00ee 013B     		subs	r3, r3, #1
 2344 00f0 9BB2     		uxth	r3, r3
 2345 00f2 6385     		strh	r3, [r4, #42]	@ movhi
1508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 2346              		.loc 1 1508 0
 2347 00f4 0123     		movs	r3, #1
 2348 00f6 30E0     		b	.L204
 2349              	.L217:
1521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2350              		.loc 1 1521 0
 2351 00f8 4246     		mov	r2, r8
 2352 00fa 3946     		mov	r1, r7
 2353 00fc 2046     		mov	r0, r4
 2354 00fe FFF7FEFF 		bl	I2C_WaitOnSTOPFlagUntilTimeout
 2355              	.LVL164:
 2356 0102 30B1     		cbz	r0, .L211
1524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2357              		.loc 1 1524 0
 2358 0104 2268     		ldr	r2, [r4]
 2359 0106 5368     		ldr	r3, [r2, #4]
 2360 0108 43F40043 		orr	r3, r3, #32768
 2361 010c 5360     		str	r3, [r2, #4]
1525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2362              		.loc 1 1525 0
 2363 010e 0123     		movs	r3, #1
 2364 0110 23E0     		b	.L204
 2365              	.L211:
1529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2366              		.loc 1 1529 0
 2367 0112 2368     		ldr	r3, [r4]
 2368 0114 2022     		movs	r2, #32
ARM GAS  /tmp/ccQWt8b0.s 			page 162


 2369 0116 DA61     		str	r2, [r3, #28]
1532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2370              		.loc 1 1532 0
 2371 0118 CDF80080 		str	r8, [sp]
 2372 011c 3B46     		mov	r3, r7
 2373 011e 0122     		movs	r2, #1
 2374 0120 4FF40041 		mov	r1, #32768
 2375 0124 2046     		mov	r0, r4
 2376 0126 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 2377              	.LVL165:
 2378 012a 0346     		mov	r3, r0
 2379 012c 68B9     		cbnz	r0, .L218
1540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2380              		.loc 1 1540 0
 2381 012e 2168     		ldr	r1, [r4]
 2382 0130 4A68     		ldr	r2, [r1, #4]
 2383 0132 42F40042 		orr	r2, r2, #32768
 2384 0136 4A60     		str	r2, [r1, #4]
1542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
 2385              		.loc 1 1542 0
 2386 0138 2022     		movs	r2, #32
 2387 013a 84F84120 		strb	r2, [r4, #65]
1543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2388              		.loc 1 1543 0
 2389 013e 0022     		movs	r2, #0
 2390 0140 84F84220 		strb	r2, [r4, #66]
1546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2391              		.loc 1 1546 0
 2392 0144 84F84020 		strb	r2, [r4, #64]
1548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2393              		.loc 1 1548 0
 2394 0148 07E0     		b	.L204
 2395              	.L218:
1535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 2396              		.loc 1 1535 0
 2397 014a 2268     		ldr	r2, [r4]
 2398 014c 5368     		ldr	r3, [r2, #4]
 2399 014e 43F40043 		orr	r3, r3, #32768
 2400 0152 5360     		str	r3, [r2, #4]
1536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2401              		.loc 1 1536 0
 2402 0154 0123     		movs	r3, #1
 2403 0156 00E0     		b	.L204
 2404              	.LVL166:
 2405              	.L213:
1552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2406              		.loc 1 1552 0
 2407 0158 0223     		movs	r3, #2
 2408              	.LVL167:
 2409              	.L204:
1554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2410              		.loc 1 1554 0
 2411 015a 1846     		mov	r0, r3
 2412 015c 02B0     		add	sp, sp, #8
 2413              	.LCFI37:
 2414              		.cfi_remember_state
 2415              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccQWt8b0.s 			page 163


 2416              		@ sp needed
 2417 015e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2418              	.LVL168:
 2419              	.L214:
 2420              	.LCFI38:
 2421              		.cfi_restore_state
1452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2422              		.loc 1 1452 0
 2423 0162 0223     		movs	r3, #2
 2424              	.LVL169:
 2425 0164 F9E7     		b	.L204
 2426              	.LVL170:
 2427              	.L215:
1508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 2428              		.loc 1 1508 0
 2429 0166 0123     		movs	r3, #1
 2430 0168 F7E7     		b	.L204
 2431              		.cfi_endproc
 2432              	.LFE130:
 2434              		.section	.text.HAL_I2C_Master_Transmit_IT,"ax",%progbits
 2435              		.align	1
 2436              		.global	HAL_I2C_Master_Transmit_IT
 2437              		.syntax unified
 2438              		.thumb
 2439              		.thumb_func
 2440              		.fpu fpv4-sp-d16
 2442              	HAL_I2C_Master_Transmit_IT:
 2443              	.LFB131:
1567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 2444              		.loc 1 1567 0
 2445              		.cfi_startproc
 2446              		@ args = 0, pretend = 0, frame = 0
 2447              		@ frame_needed = 0, uses_anonymous_args = 0
 2448              	.LVL171:
 2449 0000 30B5     		push	{r4, r5, lr}
 2450              	.LCFI39:
 2451              		.cfi_def_cfa_offset 12
 2452              		.cfi_offset 4, -12
 2453              		.cfi_offset 5, -8
 2454              		.cfi_offset 14, -4
 2455 0002 83B0     		sub	sp, sp, #12
 2456              	.LCFI40:
 2457              		.cfi_def_cfa_offset 24
1570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 2458              		.loc 1 1570 0
 2459 0004 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 2460 0008 E4B2     		uxtb	r4, r4
 2461 000a 202C     		cmp	r4, #32
 2462 000c 37D1     		bne	.L223
1572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2463              		.loc 1 1572 0
 2464 000e 0468     		ldr	r4, [r0]
 2465 0010 A469     		ldr	r4, [r4, #24]
 2466 0012 14F4004F 		tst	r4, #32768
 2467 0016 35D1     		bne	.L224
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2468              		.loc 1 1578 0
ARM GAS  /tmp/ccQWt8b0.s 			page 164


 2469 0018 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 2470 001c 012C     		cmp	r4, #1
 2471 001e 33D0     		beq	.L225
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2472              		.loc 1 1578 0 is_stmt 0 discriminator 2
 2473 0020 0124     		movs	r4, #1
 2474 0022 80F84040 		strb	r4, [r0, #64]
1580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
 2475              		.loc 1 1580 0 is_stmt 1 discriminator 2
 2476 0026 2124     		movs	r4, #33
 2477 0028 80F84140 		strb	r4, [r0, #65]
1581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 2478              		.loc 1 1581 0 discriminator 2
 2479 002c 1024     		movs	r4, #16
 2480 002e 80F84240 		strb	r4, [r0, #66]
1582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2481              		.loc 1 1582 0 discriminator 2
 2482 0032 0024     		movs	r4, #0
 2483 0034 4464     		str	r4, [r0, #68]
1585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 2484              		.loc 1 1585 0 discriminator 2
 2485 0036 4262     		str	r2, [r0, #36]
1586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 2486              		.loc 1 1586 0 discriminator 2
 2487 0038 4385     		strh	r3, [r0, #42]	@ movhi
1587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
 2488              		.loc 1 1587 0 discriminator 2
 2489 003a 144B     		ldr	r3, .L227
 2490              	.LVL172:
 2491 003c C362     		str	r3, [r0, #44]
 2492              	.LVL173:
1588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2493              		.loc 1 1588 0 discriminator 2
 2494 003e 144B     		ldr	r3, .L227+4
 2495 0040 4363     		str	r3, [r0, #52]
1590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2496              		.loc 1 1590 0 discriminator 2
 2497 0042 438D     		ldrh	r3, [r0, #42]
 2498 0044 9BB2     		uxth	r3, r3
 2499 0046 FF2B     		cmp	r3, #255
 2500 0048 14D9     		bls	.L221
1592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 2501              		.loc 1 1592 0
 2502 004a FF23     		movs	r3, #255
 2503 004c 0385     		strh	r3, [r0, #40]	@ movhi
 2504              	.LVL174:
1593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2505              		.loc 1 1593 0
 2506 004e 4FF08073 		mov	r3, #16777216
 2507              	.LVL175:
 2508              	.L222:
 2509 0052 0446     		mov	r4, r0
 2510              	.LVL176:
1603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2511              		.loc 1 1603 0
 2512 0054 90F82820 		ldrb	r2, [r0, #40]	@ zero_extendqisi2
 2513              	.LVL177:
ARM GAS  /tmp/ccQWt8b0.s 			page 165


 2514 0058 0E48     		ldr	r0, .L227+8
 2515              	.LVL178:
 2516 005a 0090     		str	r0, [sp]
 2517              	.LVL179:
 2518 005c 2046     		mov	r0, r4
 2519 005e FFF7FEFF 		bl	I2C_TransferConfig
 2520              	.LVL180:
1606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2521              		.loc 1 1606 0
 2522 0062 0025     		movs	r5, #0
 2523 0064 84F84050 		strb	r5, [r4, #64]
1615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2524              		.loc 1 1615 0
 2525 0068 0121     		movs	r1, #1
 2526 006a 2046     		mov	r0, r4
 2527 006c FFF7FEFF 		bl	I2C_Enable_IRQ
 2528              	.LVL181:
1617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2529              		.loc 1 1617 0
 2530 0070 2846     		mov	r0, r5
 2531 0072 05E0     		b	.L220
 2532              	.LVL182:
 2533              	.L221:
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 2534              		.loc 1 1597 0
 2535 0074 438D     		ldrh	r3, [r0, #42]
 2536 0076 0385     		strh	r3, [r0, #40]	@ movhi
 2537              	.LVL183:
1598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2538              		.loc 1 1598 0
 2539 0078 4FF00073 		mov	r3, #33554432
 2540 007c E9E7     		b	.L222
 2541              	.LVL184:
 2542              	.L223:
1621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2543              		.loc 1 1621 0
 2544 007e 0220     		movs	r0, #2
 2545              	.LVL185:
 2546              	.L220:
1623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2547              		.loc 1 1623 0
 2548 0080 03B0     		add	sp, sp, #12
 2549              	.LCFI41:
 2550              		.cfi_remember_state
 2551              		.cfi_def_cfa_offset 12
 2552              		@ sp needed
 2553 0082 30BD     		pop	{r4, r5, pc}
 2554              	.LVL186:
 2555              	.L224:
 2556              	.LCFI42:
 2557              		.cfi_restore_state
1574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2558              		.loc 1 1574 0
 2559 0084 0220     		movs	r0, #2
 2560              	.LVL187:
 2561 0086 FBE7     		b	.L220
 2562              	.LVL188:
ARM GAS  /tmp/ccQWt8b0.s 			page 166


 2563              	.L225:
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2564              		.loc 1 1578 0
 2565 0088 0220     		movs	r0, #2
 2566              	.LVL189:
 2567 008a F9E7     		b	.L220
 2568              	.L228:
 2569              		.align	2
 2570              	.L227:
 2571 008c 0000FFFF 		.word	-65536
 2572 0090 00000000 		.word	I2C_Master_ISR_IT
 2573 0094 00200080 		.word	-2147475456
 2574              		.cfi_endproc
 2575              	.LFE131:
 2577              		.section	.text.HAL_I2C_Master_Receive_IT,"ax",%progbits
 2578              		.align	1
 2579              		.global	HAL_I2C_Master_Receive_IT
 2580              		.syntax unified
 2581              		.thumb
 2582              		.thumb_func
 2583              		.fpu fpv4-sp-d16
 2585              	HAL_I2C_Master_Receive_IT:
 2586              	.LFB132:
1636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 2587              		.loc 1 1636 0
 2588              		.cfi_startproc
 2589              		@ args = 0, pretend = 0, frame = 0
 2590              		@ frame_needed = 0, uses_anonymous_args = 0
 2591              	.LVL190:
 2592 0000 30B5     		push	{r4, r5, lr}
 2593              	.LCFI43:
 2594              		.cfi_def_cfa_offset 12
 2595              		.cfi_offset 4, -12
 2596              		.cfi_offset 5, -8
 2597              		.cfi_offset 14, -4
 2598 0002 83B0     		sub	sp, sp, #12
 2599              	.LCFI44:
 2600              		.cfi_def_cfa_offset 24
1639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 2601              		.loc 1 1639 0
 2602 0004 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 2603 0008 E4B2     		uxtb	r4, r4
 2604 000a 202C     		cmp	r4, #32
 2605 000c 37D1     		bne	.L233
1641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2606              		.loc 1 1641 0
 2607 000e 0468     		ldr	r4, [r0]
 2608 0010 A469     		ldr	r4, [r4, #24]
 2609 0012 14F4004F 		tst	r4, #32768
 2610 0016 35D1     		bne	.L234
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2611              		.loc 1 1647 0
 2612 0018 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 2613 001c 012C     		cmp	r4, #1
 2614 001e 33D0     		beq	.L235
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2615              		.loc 1 1647 0 is_stmt 0 discriminator 2
ARM GAS  /tmp/ccQWt8b0.s 			page 167


 2616 0020 0124     		movs	r4, #1
 2617 0022 80F84040 		strb	r4, [r0, #64]
1649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
 2618              		.loc 1 1649 0 is_stmt 1 discriminator 2
 2619 0026 2224     		movs	r4, #34
 2620 0028 80F84140 		strb	r4, [r0, #65]
1650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 2621              		.loc 1 1650 0 discriminator 2
 2622 002c 1024     		movs	r4, #16
 2623 002e 80F84240 		strb	r4, [r0, #66]
1651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2624              		.loc 1 1651 0 discriminator 2
 2625 0032 0024     		movs	r4, #0
 2626 0034 4464     		str	r4, [r0, #68]
1654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 2627              		.loc 1 1654 0 discriminator 2
 2628 0036 4262     		str	r2, [r0, #36]
1655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 2629              		.loc 1 1655 0 discriminator 2
 2630 0038 4385     		strh	r3, [r0, #42]	@ movhi
1656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
 2631              		.loc 1 1656 0 discriminator 2
 2632 003a 144B     		ldr	r3, .L237
 2633              	.LVL191:
 2634 003c C362     		str	r3, [r0, #44]
 2635              	.LVL192:
1657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2636              		.loc 1 1657 0 discriminator 2
 2637 003e 144B     		ldr	r3, .L237+4
 2638 0040 4363     		str	r3, [r0, #52]
1659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2639              		.loc 1 1659 0 discriminator 2
 2640 0042 438D     		ldrh	r3, [r0, #42]
 2641 0044 9BB2     		uxth	r3, r3
 2642 0046 FF2B     		cmp	r3, #255
 2643 0048 14D9     		bls	.L231
1661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 2644              		.loc 1 1661 0
 2645 004a FF23     		movs	r3, #255
 2646 004c 0385     		strh	r3, [r0, #40]	@ movhi
 2647              	.LVL193:
1662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2648              		.loc 1 1662 0
 2649 004e 4FF08073 		mov	r3, #16777216
 2650              	.LVL194:
 2651              	.L232:
 2652 0052 0446     		mov	r4, r0
 2653              	.LVL195:
1672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2654              		.loc 1 1672 0
 2655 0054 90F82820 		ldrb	r2, [r0, #40]	@ zero_extendqisi2
 2656              	.LVL196:
 2657 0058 0E48     		ldr	r0, .L237+8
 2658              	.LVL197:
 2659 005a 0090     		str	r0, [sp]
 2660              	.LVL198:
 2661 005c 2046     		mov	r0, r4
ARM GAS  /tmp/ccQWt8b0.s 			page 168


 2662 005e FFF7FEFF 		bl	I2C_TransferConfig
 2663              	.LVL199:
1675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2664              		.loc 1 1675 0
 2665 0062 0025     		movs	r5, #0
 2666 0064 84F84050 		strb	r5, [r4, #64]
1684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2667              		.loc 1 1684 0
 2668 0068 0221     		movs	r1, #2
 2669 006a 2046     		mov	r0, r4
 2670 006c FFF7FEFF 		bl	I2C_Enable_IRQ
 2671              	.LVL200:
1686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2672              		.loc 1 1686 0
 2673 0070 2846     		mov	r0, r5
 2674 0072 05E0     		b	.L230
 2675              	.LVL201:
 2676              	.L231:
1666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 2677              		.loc 1 1666 0
 2678 0074 438D     		ldrh	r3, [r0, #42]
 2679 0076 0385     		strh	r3, [r0, #40]	@ movhi
 2680              	.LVL202:
1667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2681              		.loc 1 1667 0
 2682 0078 4FF00073 		mov	r3, #33554432
 2683 007c E9E7     		b	.L232
 2684              	.LVL203:
 2685              	.L233:
1690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2686              		.loc 1 1690 0
 2687 007e 0220     		movs	r0, #2
 2688              	.LVL204:
 2689              	.L230:
1692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2690              		.loc 1 1692 0
 2691 0080 03B0     		add	sp, sp, #12
 2692              	.LCFI45:
 2693              		.cfi_remember_state
 2694              		.cfi_def_cfa_offset 12
 2695              		@ sp needed
 2696 0082 30BD     		pop	{r4, r5, pc}
 2697              	.LVL205:
 2698              	.L234:
 2699              	.LCFI46:
 2700              		.cfi_restore_state
1643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2701              		.loc 1 1643 0
 2702 0084 0220     		movs	r0, #2
 2703              	.LVL206:
 2704 0086 FBE7     		b	.L230
 2705              	.LVL207:
 2706              	.L235:
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2707              		.loc 1 1647 0
 2708 0088 0220     		movs	r0, #2
 2709              	.LVL208:
ARM GAS  /tmp/ccQWt8b0.s 			page 169


 2710 008a F9E7     		b	.L230
 2711              	.L238:
 2712              		.align	2
 2713              	.L237:
 2714 008c 0000FFFF 		.word	-65536
 2715 0090 00000000 		.word	I2C_Master_ISR_IT
 2716 0094 00240080 		.word	-2147474432
 2717              		.cfi_endproc
 2718              	.LFE132:
 2720              		.section	.text.HAL_I2C_Slave_Transmit_IT,"ax",%progbits
 2721              		.align	1
 2722              		.global	HAL_I2C_Slave_Transmit_IT
 2723              		.syntax unified
 2724              		.thumb
 2725              		.thumb_func
 2726              		.fpu fpv4-sp-d16
 2728              	HAL_I2C_Slave_Transmit_IT:
 2729              	.LFB133:
1703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
 2730              		.loc 1 1703 0
 2731              		.cfi_startproc
 2732              		@ args = 0, pretend = 0, frame = 0
 2733              		@ frame_needed = 0, uses_anonymous_args = 0
 2734              	.LVL209:
 2735 0000 38B5     		push	{r3, r4, r5, lr}
 2736              	.LCFI47:
 2737              		.cfi_def_cfa_offset 16
 2738              		.cfi_offset 3, -16
 2739              		.cfi_offset 4, -12
 2740              		.cfi_offset 5, -8
 2741              		.cfi_offset 14, -4
1704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 2742              		.loc 1 1704 0
 2743 0002 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 2744 0006 DBB2     		uxtb	r3, r3
 2745 0008 202B     		cmp	r3, #32
 2746 000a 22D1     		bne	.L241
1707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2747              		.loc 1 1707 0
 2748 000c 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 2749 0010 012B     		cmp	r3, #1
 2750 0012 20D0     		beq	.L242
1707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2751              		.loc 1 1707 0 is_stmt 0 discriminator 2
 2752 0014 0123     		movs	r3, #1
 2753 0016 80F84030 		strb	r3, [r0, #64]
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 2754              		.loc 1 1709 0 is_stmt 1 discriminator 2
 2755 001a 2123     		movs	r3, #33
 2756 001c 80F84130 		strb	r3, [r0, #65]
1710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 2757              		.loc 1 1710 0 discriminator 2
 2758 0020 2023     		movs	r3, #32
 2759 0022 80F84230 		strb	r3, [r0, #66]
1711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2760              		.loc 1 1711 0 discriminator 2
 2761 0026 0024     		movs	r4, #0
ARM GAS  /tmp/ccQWt8b0.s 			page 170


 2762 0028 4464     		str	r4, [r0, #68]
1714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2763              		.loc 1 1714 0 discriminator 2
 2764 002a 0568     		ldr	r5, [r0]
 2765 002c 6B68     		ldr	r3, [r5, #4]
 2766 002e 23F40043 		bic	r3, r3, #32768
 2767 0032 6B60     		str	r3, [r5, #4]
1717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 2768              		.loc 1 1717 0 discriminator 2
 2769 0034 4162     		str	r1, [r0, #36]
1718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 2770              		.loc 1 1718 0 discriminator 2
 2771 0036 4285     		strh	r2, [r0, #42]	@ movhi
1719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 2772              		.loc 1 1719 0 discriminator 2
 2773 0038 438D     		ldrh	r3, [r0, #42]
 2774 003a 0385     		strh	r3, [r0, #40]	@ movhi
1720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
 2775              		.loc 1 1720 0 discriminator 2
 2776 003c 074B     		ldr	r3, .L244
 2777 003e C362     		str	r3, [r0, #44]
1721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2778              		.loc 1 1721 0 discriminator 2
 2779 0040 074B     		ldr	r3, .L244+4
 2780 0042 4363     		str	r3, [r0, #52]
1724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2781              		.loc 1 1724 0 discriminator 2
 2782 0044 80F84040 		strb	r4, [r0, #64]
1733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2783              		.loc 1 1733 0 discriminator 2
 2784 0048 0521     		movs	r1, #5
 2785              	.LVL210:
 2786 004a FFF7FEFF 		bl	I2C_Enable_IRQ
 2787              	.LVL211:
1735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2788              		.loc 1 1735 0 discriminator 2
 2789 004e 2046     		mov	r0, r4
 2790 0050 00E0     		b	.L240
 2791              	.LVL212:
 2792              	.L241:
1739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2793              		.loc 1 1739 0
 2794 0052 0220     		movs	r0, #2
 2795              	.LVL213:
 2796              	.L240:
1741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2797              		.loc 1 1741 0
 2798 0054 38BD     		pop	{r3, r4, r5, pc}
 2799              	.LVL214:
 2800              	.L242:
1707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2801              		.loc 1 1707 0
 2802 0056 0220     		movs	r0, #2
 2803              	.LVL215:
 2804 0058 FCE7     		b	.L240
 2805              	.L245:
 2806 005a 00BF     		.align	2
ARM GAS  /tmp/ccQWt8b0.s 			page 171


 2807              	.L244:
 2808 005c 0000FFFF 		.word	-65536
 2809 0060 00000000 		.word	I2C_Slave_ISR_IT
 2810              		.cfi_endproc
 2811              	.LFE133:
 2813              		.section	.text.HAL_I2C_Slave_Receive_IT,"ax",%progbits
 2814              		.align	1
 2815              		.global	HAL_I2C_Slave_Receive_IT
 2816              		.syntax unified
 2817              		.thumb
 2818              		.thumb_func
 2819              		.fpu fpv4-sp-d16
 2821              	HAL_I2C_Slave_Receive_IT:
 2822              	.LFB134:
1752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
 2823              		.loc 1 1752 0
 2824              		.cfi_startproc
 2825              		@ args = 0, pretend = 0, frame = 0
 2826              		@ frame_needed = 0, uses_anonymous_args = 0
 2827              	.LVL216:
 2828 0000 38B5     		push	{r3, r4, r5, lr}
 2829              	.LCFI48:
 2830              		.cfi_def_cfa_offset 16
 2831              		.cfi_offset 3, -16
 2832              		.cfi_offset 4, -12
 2833              		.cfi_offset 5, -8
 2834              		.cfi_offset 14, -4
1753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 2835              		.loc 1 1753 0
 2836 0002 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 2837 0006 DBB2     		uxtb	r3, r3
 2838 0008 202B     		cmp	r3, #32
 2839 000a 22D1     		bne	.L248
1756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2840              		.loc 1 1756 0
 2841 000c 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 2842 0010 012B     		cmp	r3, #1
 2843 0012 20D0     		beq	.L249
1756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2844              		.loc 1 1756 0 is_stmt 0 discriminator 2
 2845 0014 0123     		movs	r3, #1
 2846 0016 80F84030 		strb	r3, [r0, #64]
1758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 2847              		.loc 1 1758 0 is_stmt 1 discriminator 2
 2848 001a 2223     		movs	r3, #34
 2849 001c 80F84130 		strb	r3, [r0, #65]
1759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 2850              		.loc 1 1759 0 discriminator 2
 2851 0020 2023     		movs	r3, #32
 2852 0022 80F84230 		strb	r3, [r0, #66]
1760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2853              		.loc 1 1760 0 discriminator 2
 2854 0026 0024     		movs	r4, #0
 2855 0028 4464     		str	r4, [r0, #68]
1763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2856              		.loc 1 1763 0 discriminator 2
 2857 002a 0568     		ldr	r5, [r0]
ARM GAS  /tmp/ccQWt8b0.s 			page 172


 2858 002c 6B68     		ldr	r3, [r5, #4]
 2859 002e 23F40043 		bic	r3, r3, #32768
 2860 0032 6B60     		str	r3, [r5, #4]
1766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 2861              		.loc 1 1766 0 discriminator 2
 2862 0034 4162     		str	r1, [r0, #36]
1767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 2863              		.loc 1 1767 0 discriminator 2
 2864 0036 4285     		strh	r2, [r0, #42]	@ movhi
1768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 2865              		.loc 1 1768 0 discriminator 2
 2866 0038 438D     		ldrh	r3, [r0, #42]
 2867 003a 0385     		strh	r3, [r0, #40]	@ movhi
1769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
 2868              		.loc 1 1769 0 discriminator 2
 2869 003c 074B     		ldr	r3, .L251
 2870 003e C362     		str	r3, [r0, #44]
1770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2871              		.loc 1 1770 0 discriminator 2
 2872 0040 074B     		ldr	r3, .L251+4
 2873 0042 4363     		str	r3, [r0, #52]
1773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2874              		.loc 1 1773 0 discriminator 2
 2875 0044 80F84040 		strb	r4, [r0, #64]
1782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2876              		.loc 1 1782 0 discriminator 2
 2877 0048 0621     		movs	r1, #6
 2878              	.LVL217:
 2879 004a FFF7FEFF 		bl	I2C_Enable_IRQ
 2880              	.LVL218:
1784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2881              		.loc 1 1784 0 discriminator 2
 2882 004e 2046     		mov	r0, r4
 2883 0050 00E0     		b	.L247
 2884              	.LVL219:
 2885              	.L248:
1788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 2886              		.loc 1 1788 0
 2887 0052 0220     		movs	r0, #2
 2888              	.LVL220:
 2889              	.L247:
1790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2890              		.loc 1 1790 0
 2891 0054 38BD     		pop	{r3, r4, r5, pc}
 2892              	.LVL221:
 2893              	.L249:
1756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2894              		.loc 1 1756 0
 2895 0056 0220     		movs	r0, #2
 2896              	.LVL222:
 2897 0058 FCE7     		b	.L247
 2898              	.L252:
 2899 005a 00BF     		.align	2
 2900              	.L251:
 2901 005c 0000FFFF 		.word	-65536
 2902 0060 00000000 		.word	I2C_Slave_ISR_IT
 2903              		.cfi_endproc
ARM GAS  /tmp/ccQWt8b0.s 			page 173


 2904              	.LFE134:
 2906              		.section	.text.HAL_I2C_Master_Transmit_DMA,"ax",%progbits
 2907              		.align	1
 2908              		.global	HAL_I2C_Master_Transmit_DMA
 2909              		.syntax unified
 2910              		.thumb
 2911              		.thumb_func
 2912              		.fpu fpv4-sp-d16
 2914              	HAL_I2C_Master_Transmit_DMA:
 2915              	.LFB135:
1803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 2916              		.loc 1 1803 0
 2917              		.cfi_startproc
 2918              		@ args = 0, pretend = 0, frame = 0
 2919              		@ frame_needed = 0, uses_anonymous_args = 0
 2920              	.LVL223:
 2921 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2922              	.LCFI49:
 2923              		.cfi_def_cfa_offset 20
 2924              		.cfi_offset 4, -20
 2925              		.cfi_offset 5, -16
 2926              		.cfi_offset 6, -12
 2927              		.cfi_offset 7, -8
 2928              		.cfi_offset 14, -4
 2929 0002 83B0     		sub	sp, sp, #12
 2930              	.LCFI50:
 2931              		.cfi_def_cfa_offset 32
1807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 2932              		.loc 1 1807 0
 2933 0004 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 2934 0008 E4B2     		uxtb	r4, r4
 2935 000a 202C     		cmp	r4, #32
 2936 000c 40F08C80 		bne	.L261
1809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2937              		.loc 1 1809 0
 2938 0010 0468     		ldr	r4, [r0]
 2939 0012 A469     		ldr	r4, [r4, #24]
 2940 0014 14F4004F 		tst	r4, #32768
 2941 0018 40F08A80 		bne	.L262
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2942              		.loc 1 1815 0
 2943 001c 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 2944 0020 012C     		cmp	r4, #1
 2945 0022 00F08780 		beq	.L263
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2946              		.loc 1 1815 0 is_stmt 0 discriminator 2
 2947 0026 0124     		movs	r4, #1
 2948 0028 80F84040 		strb	r4, [r0, #64]
1817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
 2949              		.loc 1 1817 0 is_stmt 1 discriminator 2
 2950 002c 2124     		movs	r4, #33
 2951 002e 80F84140 		strb	r4, [r0, #65]
1818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 2952              		.loc 1 1818 0 discriminator 2
 2953 0032 1024     		movs	r4, #16
 2954 0034 80F84240 		strb	r4, [r0, #66]
1819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 174


 2955              		.loc 1 1819 0 discriminator 2
 2956 0038 0024     		movs	r4, #0
 2957 003a 4464     		str	r4, [r0, #68]
1822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 2958              		.loc 1 1822 0 discriminator 2
 2959 003c 4262     		str	r2, [r0, #36]
1823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 2960              		.loc 1 1823 0 discriminator 2
 2961 003e 4385     		strh	r3, [r0, #42]	@ movhi
1824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
 2962              		.loc 1 1824 0 discriminator 2
 2963 0040 3D4B     		ldr	r3, .L267
 2964              	.LVL224:
 2965 0042 C362     		str	r3, [r0, #44]
 2966              	.LVL225:
1825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2967              		.loc 1 1825 0 discriminator 2
 2968 0044 3D4B     		ldr	r3, .L267+4
 2969 0046 4363     		str	r3, [r0, #52]
1827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2970              		.loc 1 1827 0 discriminator 2
 2971 0048 438D     		ldrh	r3, [r0, #42]
 2972 004a 9BB2     		uxth	r3, r3
 2973 004c FF2B     		cmp	r3, #255
 2974 004e 2CD9     		bls	.L255
1829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 2975              		.loc 1 1829 0
 2976 0050 FF23     		movs	r3, #255
 2977 0052 0385     		strh	r3, [r0, #40]	@ movhi
 2978              	.LVL226:
1830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 2979              		.loc 1 1830 0
 2980 0054 4FF08076 		mov	r6, #16777216
 2981              	.LVL227:
 2982              	.L256:
 2983 0058 1546     		mov	r5, r2
 2984 005a 0F46     		mov	r7, r1
 2985 005c 0446     		mov	r4, r0
 2986              	.LVL228:
1838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 2987              		.loc 1 1838 0
 2988 005e 028D     		ldrh	r2, [r0, #40]
 2989              	.LVL229:
 2990 0060 002A     		cmp	r2, #0
 2991 0062 50D0     		beq	.L257
 2992              	.LVL230:
1840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 2993              		.loc 1 1840 0
 2994 0064 836B     		ldr	r3, [r0, #56]
 2995 0066 2BB3     		cbz	r3, .L258
1843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2996              		.loc 1 1843 0
 2997 0068 354A     		ldr	r2, .L267+8
 2998 006a DA62     		str	r2, [r3, #44]
1846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 2999              		.loc 1 1846 0
 3000 006c 836B     		ldr	r3, [r0, #56]
ARM GAS  /tmp/ccQWt8b0.s 			page 175


 3001 006e 354A     		ldr	r2, .L267+12
 3002 0070 5A63     		str	r2, [r3, #52]
1849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferAbortCallback = NULL;
 3003              		.loc 1 1849 0
 3004 0072 826B     		ldr	r2, [r0, #56]
 3005 0074 0023     		movs	r3, #0
 3006 0076 1363     		str	r3, [r2, #48]
1850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3007              		.loc 1 1850 0
 3008 0078 826B     		ldr	r2, [r0, #56]
 3009 007a 9363     		str	r3, [r2, #56]
1853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3010              		.loc 1 1853 0
 3011 007c 0268     		ldr	r2, [r0]
 3012 007e 038D     		ldrh	r3, [r0, #40]
 3013 0080 2832     		adds	r2, r2, #40
 3014 0082 2946     		mov	r1, r5
 3015              	.LVL231:
 3016 0084 806B     		ldr	r0, [r0, #56]
 3017              	.LVL232:
 3018 0086 FFF7FEFF 		bl	HAL_DMA_Start_IT
 3019              	.LVL233:
1870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 3020              		.loc 1 1870 0
 3021 008a 0546     		mov	r5, r0
 3022              	.LVL234:
 3023 008c 00B3     		cbz	r0, .L266
1894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 3024              		.loc 1 1894 0
 3025 008e 2023     		movs	r3, #32
 3026 0090 84F84130 		strb	r3, [r4, #65]
1895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3027              		.loc 1 1895 0
 3028 0094 0022     		movs	r2, #0
 3029 0096 84F84220 		strb	r2, [r4, #66]
1898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3030              		.loc 1 1898 0
 3031 009a 636C     		ldr	r3, [r4, #68]
 3032 009c 43F01003 		orr	r3, r3, #16
 3033 00a0 6364     		str	r3, [r4, #68]
1901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3034              		.loc 1 1901 0
 3035 00a2 84F84020 		strb	r2, [r4, #64]
1903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3036              		.loc 1 1903 0
 3037 00a6 0125     		movs	r5, #1
 3038 00a8 3FE0     		b	.L254
 3039              	.LVL235:
 3040              	.L255:
1834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 3041              		.loc 1 1834 0
 3042 00aa 438D     		ldrh	r3, [r0, #42]
 3043 00ac 0385     		strh	r3, [r0, #40]	@ movhi
 3044              	.LVL236:
1835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3045              		.loc 1 1835 0
 3046 00ae 4FF00076 		mov	r6, #33554432
ARM GAS  /tmp/ccQWt8b0.s 			page 176


 3047 00b2 D1E7     		b	.L256
 3048              	.LVL237:
 3049              	.L258:
1858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 3050              		.loc 1 1858 0
 3051 00b4 2023     		movs	r3, #32
 3052 00b6 80F84130 		strb	r3, [r0, #65]
1859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3053              		.loc 1 1859 0
 3054 00ba 0022     		movs	r2, #0
 3055 00bc 80F84220 		strb	r2, [r0, #66]
1862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3056              		.loc 1 1862 0
 3057 00c0 436C     		ldr	r3, [r0, #68]
 3058 00c2 43F08003 		orr	r3, r3, #128
 3059 00c6 4364     		str	r3, [r0, #68]
1865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3060              		.loc 1 1865 0
 3061 00c8 80F84020 		strb	r2, [r0, #64]
1867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3062              		.loc 1 1867 0
 3063 00cc 0125     		movs	r5, #1
 3064              	.LVL238:
 3065 00ce 2CE0     		b	.L254
 3066              	.LVL239:
 3067              	.L266:
1874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3068              		.loc 1 1874 0
 3069 00d0 94F82820 		ldrb	r2, [r4, #40]	@ zero_extendqisi2
 3070 00d4 1C4B     		ldr	r3, .L267+16
 3071 00d6 0093     		str	r3, [sp]
 3072 00d8 3346     		mov	r3, r6
 3073 00da 3946     		mov	r1, r7
 3074 00dc 2046     		mov	r0, r4
 3075              	.LVL240:
 3076 00de FFF7FEFF 		bl	I2C_TransferConfig
 3077              	.LVL241:
1877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3078              		.loc 1 1877 0
 3079 00e2 638D     		ldrh	r3, [r4, #42]
 3080 00e4 228D     		ldrh	r2, [r4, #40]
 3081 00e6 9B1A     		subs	r3, r3, r2
 3082 00e8 9BB2     		uxth	r3, r3
 3083 00ea 6385     		strh	r3, [r4, #42]	@ movhi
1880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3084              		.loc 1 1880 0
 3085 00ec 0023     		movs	r3, #0
 3086 00ee 84F84030 		strb	r3, [r4, #64]
1886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3087              		.loc 1 1886 0
 3088 00f2 1121     		movs	r1, #17
 3089 00f4 2046     		mov	r0, r4
 3090 00f6 FFF7FEFF 		bl	I2C_Enable_IRQ
 3091              	.LVL242:
1889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3092              		.loc 1 1889 0
 3093 00fa 2268     		ldr	r2, [r4]
ARM GAS  /tmp/ccQWt8b0.s 			page 177


 3094 00fc 1368     		ldr	r3, [r2]
 3095 00fe 43F48043 		orr	r3, r3, #16384
 3096 0102 1360     		str	r3, [r2]
 3097 0104 11E0     		b	.L254
 3098              	.LVL243:
 3099              	.L257:
1909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3100              		.loc 1 1909 0
 3101 0106 114B     		ldr	r3, .L267+20
 3102 0108 4363     		str	r3, [r0, #52]
1913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3103              		.loc 1 1913 0
 3104 010a 0F4B     		ldr	r3, .L267+16
 3105 010c 0093     		str	r3, [sp]
 3106 010e 4FF00073 		mov	r3, #33554432
 3107 0112 D2B2     		uxtb	r2, r2
 3108 0114 FFF7FEFF 		bl	I2C_TransferConfig
 3109              	.LVL244:
1916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3110              		.loc 1 1916 0
 3111 0118 0025     		movs	r5, #0
 3112              	.LVL245:
 3113 011a 84F84050 		strb	r5, [r4, #64]
1924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3114              		.loc 1 1924 0
 3115 011e 0121     		movs	r1, #1
 3116 0120 2046     		mov	r0, r4
 3117 0122 FFF7FEFF 		bl	I2C_Enable_IRQ
 3118              	.LVL246:
 3119 0126 00E0     		b	.L254
 3120              	.LVL247:
 3121              	.L261:
1931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 3122              		.loc 1 1931 0
 3123 0128 0225     		movs	r5, #2
 3124              	.LVL248:
 3125              	.L254:
1933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3126              		.loc 1 1933 0
 3127 012a 2846     		mov	r0, r5
 3128 012c 03B0     		add	sp, sp, #12
 3129              	.LCFI51:
 3130              		.cfi_remember_state
 3131              		.cfi_def_cfa_offset 20
 3132              		@ sp needed
 3133 012e F0BD     		pop	{r4, r5, r6, r7, pc}
 3134              	.LVL249:
 3135              	.L262:
 3136              	.LCFI52:
 3137              		.cfi_restore_state
1811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3138              		.loc 1 1811 0
 3139 0130 0225     		movs	r5, #2
 3140 0132 FAE7     		b	.L254
 3141              	.L263:
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3142              		.loc 1 1815 0
ARM GAS  /tmp/ccQWt8b0.s 			page 178


 3143 0134 0225     		movs	r5, #2
 3144 0136 F8E7     		b	.L254
 3145              	.L268:
 3146              		.align	2
 3147              	.L267:
 3148 0138 0000FFFF 		.word	-65536
 3149 013c 00000000 		.word	I2C_Master_ISR_DMA
 3150 0140 00000000 		.word	I2C_DMAMasterTransmitCplt
 3151 0144 00000000 		.word	I2C_DMAError
 3152 0148 00200080 		.word	-2147475456
 3153 014c 00000000 		.word	I2C_Master_ISR_IT
 3154              		.cfi_endproc
 3155              	.LFE135:
 3157              		.section	.text.HAL_I2C_Master_Receive_DMA,"ax",%progbits
 3158              		.align	1
 3159              		.global	HAL_I2C_Master_Receive_DMA
 3160              		.syntax unified
 3161              		.thumb
 3162              		.thumb_func
 3163              		.fpu fpv4-sp-d16
 3165              	HAL_I2C_Master_Receive_DMA:
 3166              	.LFB136:
1946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 3167              		.loc 1 1946 0
 3168              		.cfi_startproc
 3169              		@ args = 0, pretend = 0, frame = 0
 3170              		@ frame_needed = 0, uses_anonymous_args = 0
 3171              	.LVL250:
 3172 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3173              	.LCFI53:
 3174              		.cfi_def_cfa_offset 20
 3175              		.cfi_offset 4, -20
 3176              		.cfi_offset 5, -16
 3177              		.cfi_offset 6, -12
 3178              		.cfi_offset 7, -8
 3179              		.cfi_offset 14, -4
 3180 0002 83B0     		sub	sp, sp, #12
 3181              	.LCFI54:
 3182              		.cfi_def_cfa_offset 32
1950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 3183              		.loc 1 1950 0
 3184 0004 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 3185 0008 E4B2     		uxtb	r4, r4
 3186 000a 202C     		cmp	r4, #32
 3187 000c 40F08B80 		bne	.L277
1952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3188              		.loc 1 1952 0
 3189 0010 0468     		ldr	r4, [r0]
 3190 0012 A469     		ldr	r4, [r4, #24]
 3191 0014 14F4004F 		tst	r4, #32768
 3192 0018 40F08980 		bne	.L278
1958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3193              		.loc 1 1958 0
 3194 001c 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 3195 0020 012C     		cmp	r4, #1
 3196 0022 00F08680 		beq	.L279
1958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 179


 3197              		.loc 1 1958 0 is_stmt 0 discriminator 2
 3198 0026 0124     		movs	r4, #1
 3199 0028 80F84040 		strb	r4, [r0, #64]
1960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MASTER;
 3200              		.loc 1 1960 0 is_stmt 1 discriminator 2
 3201 002c 2224     		movs	r4, #34
 3202 002e 80F84140 		strb	r4, [r0, #65]
1961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 3203              		.loc 1 1961 0 discriminator 2
 3204 0032 1024     		movs	r4, #16
 3205 0034 80F84240 		strb	r4, [r0, #66]
1962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3206              		.loc 1 1962 0 discriminator 2
 3207 0038 0024     		movs	r4, #0
 3208 003a 4464     		str	r4, [r0, #68]
1965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 3209              		.loc 1 1965 0 discriminator 2
 3210 003c 4262     		str	r2, [r0, #36]
1966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 3211              		.loc 1 1966 0 discriminator 2
 3212 003e 4385     		strh	r3, [r0, #42]	@ movhi
1967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
 3213              		.loc 1 1967 0 discriminator 2
 3214 0040 3D4B     		ldr	r3, .L283
 3215              	.LVL251:
 3216 0042 C362     		str	r3, [r0, #44]
 3217              	.LVL252:
1968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3218              		.loc 1 1968 0 discriminator 2
 3219 0044 3D4B     		ldr	r3, .L283+4
 3220 0046 4363     		str	r3, [r0, #52]
1970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3221              		.loc 1 1970 0 discriminator 2
 3222 0048 438D     		ldrh	r3, [r0, #42]
 3223 004a 9BB2     		uxth	r3, r3
 3224 004c FF2B     		cmp	r3, #255
 3225 004e 2AD9     		bls	.L271
1972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 3226              		.loc 1 1972 0
 3227 0050 FF23     		movs	r3, #255
 3228 0052 0385     		strh	r3, [r0, #40]	@ movhi
 3229              	.LVL253:
1973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3230              		.loc 1 1973 0
 3231 0054 4FF08076 		mov	r6, #16777216
 3232              	.LVL254:
 3233              	.L272:
 3234 0058 0F46     		mov	r7, r1
 3235 005a 0446     		mov	r4, r0
 3236              	.LVL255:
1981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3237              		.loc 1 1981 0
 3238 005c 018D     		ldrh	r1, [r0, #40]
 3239              	.LVL256:
 3240 005e 0029     		cmp	r1, #0
 3241 0060 4FD0     		beq	.L273
1983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
ARM GAS  /tmp/ccQWt8b0.s 			page 180


 3242              		.loc 1 1983 0
 3243 0062 C36B     		ldr	r3, [r0, #60]
 3244 0064 23B3     		cbz	r3, .L274
1986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3245              		.loc 1 1986 0
 3246 0066 3649     		ldr	r1, .L283+8
 3247 0068 D962     		str	r1, [r3, #44]
1989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3248              		.loc 1 1989 0
 3249 006a C36B     		ldr	r3, [r0, #60]
 3250 006c 3549     		ldr	r1, .L283+12
 3251 006e 5963     		str	r1, [r3, #52]
1992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferAbortCallback = NULL;
 3252              		.loc 1 1992 0
 3253 0070 C16B     		ldr	r1, [r0, #60]
 3254 0072 0023     		movs	r3, #0
 3255 0074 0B63     		str	r3, [r1, #48]
1993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3256              		.loc 1 1993 0
 3257 0076 C16B     		ldr	r1, [r0, #60]
 3258 0078 8B63     		str	r3, [r1, #56]
1996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3259              		.loc 1 1996 0
 3260 007a 0168     		ldr	r1, [r0]
 3261 007c 038D     		ldrh	r3, [r0, #40]
 3262 007e 2431     		adds	r1, r1, #36
 3263 0080 C06B     		ldr	r0, [r0, #60]
 3264              	.LVL257:
 3265 0082 FFF7FEFF 		bl	HAL_DMA_Start_IT
 3266              	.LVL258:
2013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 3267              		.loc 1 2013 0
 3268 0086 0546     		mov	r5, r0
 3269 0088 00B3     		cbz	r0, .L282
2037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 3270              		.loc 1 2037 0
 3271 008a 2023     		movs	r3, #32
 3272 008c 84F84130 		strb	r3, [r4, #65]
2038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3273              		.loc 1 2038 0
 3274 0090 0022     		movs	r2, #0
 3275 0092 84F84220 		strb	r2, [r4, #66]
2041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3276              		.loc 1 2041 0
 3277 0096 636C     		ldr	r3, [r4, #68]
 3278 0098 43F01003 		orr	r3, r3, #16
 3279 009c 6364     		str	r3, [r4, #68]
2044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3280              		.loc 1 2044 0
 3281 009e 84F84020 		strb	r2, [r4, #64]
2046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3282              		.loc 1 2046 0
 3283 00a2 0125     		movs	r5, #1
 3284 00a4 40E0     		b	.L270
 3285              	.LVL259:
 3286              	.L271:
1977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
ARM GAS  /tmp/ccQWt8b0.s 			page 181


 3287              		.loc 1 1977 0
 3288 00a6 438D     		ldrh	r3, [r0, #42]
 3289 00a8 0385     		strh	r3, [r0, #40]	@ movhi
 3290              	.LVL260:
1978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3291              		.loc 1 1978 0
 3292 00aa 4FF00076 		mov	r6, #33554432
 3293 00ae D3E7     		b	.L272
 3294              	.LVL261:
 3295              	.L274:
2001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 3296              		.loc 1 2001 0
 3297 00b0 2023     		movs	r3, #32
 3298 00b2 80F84130 		strb	r3, [r0, #65]
2002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3299              		.loc 1 2002 0
 3300 00b6 0022     		movs	r2, #0
 3301              	.LVL262:
 3302 00b8 80F84220 		strb	r2, [r0, #66]
2005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3303              		.loc 1 2005 0
 3304 00bc 436C     		ldr	r3, [r0, #68]
 3305 00be 43F08003 		orr	r3, r3, #128
 3306 00c2 4364     		str	r3, [r0, #68]
2008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3307              		.loc 1 2008 0
 3308 00c4 80F84020 		strb	r2, [r0, #64]
2010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3309              		.loc 1 2010 0
 3310 00c8 0125     		movs	r5, #1
 3311 00ca 2DE0     		b	.L270
 3312              	.LVL263:
 3313              	.L282:
2017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3314              		.loc 1 2017 0
 3315 00cc 94F82820 		ldrb	r2, [r4, #40]	@ zero_extendqisi2
 3316 00d0 1D4B     		ldr	r3, .L283+16
 3317 00d2 0093     		str	r3, [sp]
 3318 00d4 3346     		mov	r3, r6
 3319 00d6 3946     		mov	r1, r7
 3320 00d8 2046     		mov	r0, r4
 3321              	.LVL264:
 3322 00da FFF7FEFF 		bl	I2C_TransferConfig
 3323              	.LVL265:
2020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3324              		.loc 1 2020 0
 3325 00de 638D     		ldrh	r3, [r4, #42]
 3326 00e0 228D     		ldrh	r2, [r4, #40]
 3327 00e2 9B1A     		subs	r3, r3, r2
 3328 00e4 9BB2     		uxth	r3, r3
 3329 00e6 6385     		strh	r3, [r4, #42]	@ movhi
2023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3330              		.loc 1 2023 0
 3331 00e8 0023     		movs	r3, #0
 3332 00ea 84F84030 		strb	r3, [r4, #64]
2029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3333              		.loc 1 2029 0
ARM GAS  /tmp/ccQWt8b0.s 			page 182


 3334 00ee 1121     		movs	r1, #17
 3335 00f0 2046     		mov	r0, r4
 3336 00f2 FFF7FEFF 		bl	I2C_Enable_IRQ
 3337              	.LVL266:
2032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 3338              		.loc 1 2032 0
 3339 00f6 2268     		ldr	r2, [r4]
 3340 00f8 1368     		ldr	r3, [r2]
 3341 00fa 43F40043 		orr	r3, r3, #32768
 3342 00fe 1360     		str	r3, [r2]
 3343 0100 12E0     		b	.L270
 3344              	.LVL267:
 3345              	.L273:
2052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3346              		.loc 1 2052 0
 3347 0102 124B     		ldr	r3, .L283+20
 3348 0104 4363     		str	r3, [r0, #52]
2056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3349              		.loc 1 2056 0
 3350 0106 104B     		ldr	r3, .L283+16
 3351 0108 0093     		str	r3, [sp]
 3352 010a 4FF00073 		mov	r3, #33554432
 3353 010e CAB2     		uxtb	r2, r1
 3354              	.LVL268:
 3355 0110 3946     		mov	r1, r7
 3356 0112 FFF7FEFF 		bl	I2C_TransferConfig
 3357              	.LVL269:
2059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3358              		.loc 1 2059 0
 3359 0116 0025     		movs	r5, #0
 3360 0118 84F84050 		strb	r5, [r4, #64]
2067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3361              		.loc 1 2067 0
 3362 011c 0121     		movs	r1, #1
 3363 011e 2046     		mov	r0, r4
 3364 0120 FFF7FEFF 		bl	I2C_Enable_IRQ
 3365              	.LVL270:
 3366 0124 00E0     		b	.L270
 3367              	.LVL271:
 3368              	.L277:
2074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 3369              		.loc 1 2074 0
 3370 0126 0225     		movs	r5, #2
 3371              	.LVL272:
 3372              	.L270:
2076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3373              		.loc 1 2076 0
 3374 0128 2846     		mov	r0, r5
 3375 012a 03B0     		add	sp, sp, #12
 3376              	.LCFI55:
 3377              		.cfi_remember_state
 3378              		.cfi_def_cfa_offset 20
 3379              		@ sp needed
 3380 012c F0BD     		pop	{r4, r5, r6, r7, pc}
 3381              	.LVL273:
 3382              	.L278:
 3383              	.LCFI56:
ARM GAS  /tmp/ccQWt8b0.s 			page 183


 3384              		.cfi_restore_state
1954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3385              		.loc 1 1954 0
 3386 012e 0225     		movs	r5, #2
 3387 0130 FAE7     		b	.L270
 3388              	.L279:
1958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3389              		.loc 1 1958 0
 3390 0132 0225     		movs	r5, #2
 3391 0134 F8E7     		b	.L270
 3392              	.L284:
 3393 0136 00BF     		.align	2
 3394              	.L283:
 3395 0138 0000FFFF 		.word	-65536
 3396 013c 00000000 		.word	I2C_Master_ISR_DMA
 3397 0140 00000000 		.word	I2C_DMAMasterReceiveCplt
 3398 0144 00000000 		.word	I2C_DMAError
 3399 0148 00240080 		.word	-2147474432
 3400 014c 00000000 		.word	I2C_Master_ISR_IT
 3401              		.cfi_endproc
 3402              	.LFE136:
 3404              		.section	.text.HAL_I2C_Slave_Transmit_DMA,"ax",%progbits
 3405              		.align	1
 3406              		.global	HAL_I2C_Slave_Transmit_DMA
 3407              		.syntax unified
 3408              		.thumb
 3409              		.thumb_func
 3410              		.fpu fpv4-sp-d16
 3412              	HAL_I2C_Slave_Transmit_DMA:
 3413              	.LFB137:
2087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 3414              		.loc 1 2087 0
 3415              		.cfi_startproc
 3416              		@ args = 0, pretend = 0, frame = 0
 3417              		@ frame_needed = 0, uses_anonymous_args = 0
 3418              	.LVL274:
 3419 0000 38B5     		push	{r3, r4, r5, lr}
 3420              	.LCFI57:
 3421              		.cfi_def_cfa_offset 16
 3422              		.cfi_offset 3, -16
 3423              		.cfi_offset 4, -12
 3424              		.cfi_offset 5, -8
 3425              		.cfi_offset 14, -4
2090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 3426              		.loc 1 2090 0
 3427 0002 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 3428 0006 DBB2     		uxtb	r3, r3
 3429 0008 202B     		cmp	r3, #32
 3430 000a 62D1     		bne	.L292
2092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3431              		.loc 1 2092 0
 3432 000c 0029     		cmp	r1, #0
 3433 000e 3BD0     		beq	.L287
2092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3434              		.loc 1 2092 0 is_stmt 0 discriminator 1
 3435 0010 002A     		cmp	r2, #0
 3436 0012 39D0     		beq	.L287
ARM GAS  /tmp/ccQWt8b0.s 			page 184


2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3437              		.loc 1 2098 0 is_stmt 1
 3438 0014 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 3439 0018 012B     		cmp	r3, #1
 3440 001a 5DD0     		beq	.L293
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3441              		.loc 1 2098 0 is_stmt 0 discriminator 2
 3442 001c 0123     		movs	r3, #1
 3443 001e 80F84030 		strb	r3, [r0, #64]
2100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 3444              		.loc 1 2100 0 is_stmt 1 discriminator 2
 3445 0022 2123     		movs	r3, #33
 3446 0024 80F84130 		strb	r3, [r0, #65]
2101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 3447              		.loc 1 2101 0 discriminator 2
 3448 0028 2023     		movs	r3, #32
 3449 002a 80F84230 		strb	r3, [r0, #66]
2102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3450              		.loc 1 2102 0 discriminator 2
 3451 002e 0023     		movs	r3, #0
 3452 0030 4364     		str	r3, [r0, #68]
2105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 3453              		.loc 1 2105 0 discriminator 2
 3454 0032 4162     		str	r1, [r0, #36]
2106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 3455              		.loc 1 2106 0 discriminator 2
 3456 0034 4285     		strh	r2, [r0, #42]	@ movhi
2107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 3457              		.loc 1 2107 0 discriminator 2
 3458 0036 438D     		ldrh	r3, [r0, #42]
 3459 0038 0385     		strh	r3, [r0, #40]	@ movhi
2108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
 3460              		.loc 1 2108 0 discriminator 2
 3461 003a 284B     		ldr	r3, .L297
 3462 003c C362     		str	r3, [r0, #44]
2109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3463              		.loc 1 2109 0 discriminator 2
 3464 003e 284B     		ldr	r3, .L297+4
 3465 0040 4363     		str	r3, [r0, #52]
2111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3466              		.loc 1 2111 0 discriminator 2
 3467 0042 836B     		ldr	r3, [r0, #56]
 3468 0044 2BB3     		cbz	r3, .L289
 3469 0046 0546     		mov	r5, r0
2114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3470              		.loc 1 2114 0
 3471 0048 264A     		ldr	r2, .L297+8
 3472              	.LVL275:
 3473 004a DA62     		str	r2, [r3, #44]
2117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3474              		.loc 1 2117 0
 3475 004c 836B     		ldr	r3, [r0, #56]
 3476 004e 264A     		ldr	r2, .L297+12
 3477 0050 5A63     		str	r2, [r3, #52]
2120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = NULL;
 3478              		.loc 1 2120 0
 3479 0052 826B     		ldr	r2, [r0, #56]
ARM GAS  /tmp/ccQWt8b0.s 			page 185


 3480 0054 0023     		movs	r3, #0
 3481 0056 1363     		str	r3, [r2, #48]
2121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3482              		.loc 1 2121 0
 3483 0058 826B     		ldr	r2, [r0, #56]
 3484 005a 9363     		str	r3, [r2, #56]
2124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3485              		.loc 1 2124 0
 3486 005c 0268     		ldr	r2, [r0]
 3487 005e 038D     		ldrh	r3, [r0, #40]
 3488 0060 2832     		adds	r2, r2, #40
 3489 0062 806B     		ldr	r0, [r0, #56]
 3490              	.LVL276:
 3491 0064 FFF7FEFF 		bl	HAL_DMA_Start_IT
 3492              	.LVL277:
2141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3493              		.loc 1 2141 0
 3494 0068 0446     		mov	r4, r0
 3495 006a 00B3     		cbz	r0, .L296
2161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 3496              		.loc 1 2161 0
 3497 006c 2823     		movs	r3, #40
 3498 006e 85F84130 		strb	r3, [r5, #65]
2162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3499              		.loc 1 2162 0
 3500 0072 0022     		movs	r2, #0
 3501 0074 85F84220 		strb	r2, [r5, #66]
2165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3502              		.loc 1 2165 0
 3503 0078 6B6C     		ldr	r3, [r5, #68]
 3504 007a 43F01003 		orr	r3, r3, #16
 3505 007e 6B64     		str	r3, [r5, #68]
2168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3506              		.loc 1 2168 0
 3507 0080 85F84020 		strb	r2, [r5, #64]
2170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3508              		.loc 1 2170 0
 3509 0084 0124     		movs	r4, #1
 3510 0086 25E0     		b	.L286
 3511              	.LVL278:
 3512              	.L287:
2094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 3513              		.loc 1 2094 0
 3514 0088 4FF40073 		mov	r3, #512
 3515 008c 4364     		str	r3, [r0, #68]
2095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3516              		.loc 1 2095 0
 3517 008e 0124     		movs	r4, #1
 3518 0090 20E0     		b	.L286
 3519              	.L289:
2129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 3520              		.loc 1 2129 0
 3521 0092 2823     		movs	r3, #40
 3522 0094 80F84130 		strb	r3, [r0, #65]
2130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3523              		.loc 1 2130 0
 3524 0098 0022     		movs	r2, #0
ARM GAS  /tmp/ccQWt8b0.s 			page 186


 3525              	.LVL279:
 3526 009a 80F84220 		strb	r2, [r0, #66]
2133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3527              		.loc 1 2133 0
 3528 009e 436C     		ldr	r3, [r0, #68]
 3529 00a0 43F08003 		orr	r3, r3, #128
 3530 00a4 4364     		str	r3, [r0, #68]
2136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3531              		.loc 1 2136 0
 3532 00a6 80F84020 		strb	r2, [r0, #64]
2138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3533              		.loc 1 2138 0
 3534 00aa 0124     		movs	r4, #1
 3535 00ac 12E0     		b	.L286
 3536              	.LVL280:
 3537              	.L296:
2144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3538              		.loc 1 2144 0
 3539 00ae 2A68     		ldr	r2, [r5]
 3540 00b0 5368     		ldr	r3, [r2, #4]
 3541 00b2 23F40043 		bic	r3, r3, #32768
 3542 00b6 5360     		str	r3, [r2, #4]
2147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3543              		.loc 1 2147 0
 3544 00b8 0023     		movs	r3, #0
 3545 00ba 85F84030 		strb	r3, [r5, #64]
2153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3546              		.loc 1 2153 0
 3547 00be 0421     		movs	r1, #4
 3548 00c0 2846     		mov	r0, r5
 3549              	.LVL281:
 3550 00c2 FFF7FEFF 		bl	I2C_Enable_IRQ
 3551              	.LVL282:
2156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3552              		.loc 1 2156 0
 3553 00c6 2A68     		ldr	r2, [r5]
 3554 00c8 1368     		ldr	r3, [r2]
 3555 00ca 43F48043 		orr	r3, r3, #16384
 3556 00ce 1360     		str	r3, [r2]
2173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 3557              		.loc 1 2173 0
 3558 00d0 00E0     		b	.L286
 3559              	.LVL283:
 3560              	.L292:
2177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 3561              		.loc 1 2177 0
 3562 00d2 0224     		movs	r4, #2
 3563              	.LVL284:
 3564              	.L286:
2179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3565              		.loc 1 2179 0
 3566 00d4 2046     		mov	r0, r4
 3567 00d6 38BD     		pop	{r3, r4, r5, pc}
 3568              	.LVL285:
 3569              	.L293:
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3570              		.loc 1 2098 0
ARM GAS  /tmp/ccQWt8b0.s 			page 187


 3571 00d8 0224     		movs	r4, #2
 3572 00da FBE7     		b	.L286
 3573              	.L298:
 3574              		.align	2
 3575              	.L297:
 3576 00dc 0000FFFF 		.word	-65536
 3577 00e0 00000000 		.word	I2C_Slave_ISR_DMA
 3578 00e4 00000000 		.word	I2C_DMASlaveTransmitCplt
 3579 00e8 00000000 		.word	I2C_DMAError
 3580              		.cfi_endproc
 3581              	.LFE137:
 3583              		.section	.text.HAL_I2C_Slave_Receive_DMA,"ax",%progbits
 3584              		.align	1
 3585              		.global	HAL_I2C_Slave_Receive_DMA
 3586              		.syntax unified
 3587              		.thumb
 3588              		.thumb_func
 3589              		.fpu fpv4-sp-d16
 3591              	HAL_I2C_Slave_Receive_DMA:
 3592              	.LFB138:
2190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 3593              		.loc 1 2190 0
 3594              		.cfi_startproc
 3595              		@ args = 0, pretend = 0, frame = 0
 3596              		@ frame_needed = 0, uses_anonymous_args = 0
 3597              	.LVL286:
 3598 0000 38B5     		push	{r3, r4, r5, lr}
 3599              	.LCFI58:
 3600              		.cfi_def_cfa_offset 16
 3601              		.cfi_offset 3, -16
 3602              		.cfi_offset 4, -12
 3603              		.cfi_offset 5, -8
 3604              		.cfi_offset 14, -4
2193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 3605              		.loc 1 2193 0
 3606 0002 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 3607 0006 DBB2     		uxtb	r3, r3
 3608 0008 202B     		cmp	r3, #32
 3609 000a 63D1     		bne	.L306
2195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3610              		.loc 1 2195 0
 3611 000c 0029     		cmp	r1, #0
 3612 000e 3CD0     		beq	.L301
2195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3613              		.loc 1 2195 0 is_stmt 0 discriminator 1
 3614 0010 002A     		cmp	r2, #0
 3615 0012 3AD0     		beq	.L301
2201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3616              		.loc 1 2201 0 is_stmt 1
 3617 0014 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 3618 0018 012B     		cmp	r3, #1
 3619 001a 5ED0     		beq	.L307
2201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3620              		.loc 1 2201 0 is_stmt 0 discriminator 2
 3621 001c 0123     		movs	r3, #1
 3622 001e 80F84030 		strb	r3, [r0, #64]
2203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_SLAVE;
ARM GAS  /tmp/ccQWt8b0.s 			page 188


 3623              		.loc 1 2203 0 is_stmt 1 discriminator 2
 3624 0022 2223     		movs	r3, #34
 3625 0024 80F84130 		strb	r3, [r0, #65]
2204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 3626              		.loc 1 2204 0 discriminator 2
 3627 0028 2023     		movs	r3, #32
 3628 002a 80F84230 		strb	r3, [r0, #66]
2205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3629              		.loc 1 2205 0 discriminator 2
 3630 002e 0023     		movs	r3, #0
 3631 0030 4364     		str	r3, [r0, #68]
2208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 3632              		.loc 1 2208 0 discriminator 2
 3633 0032 4162     		str	r1, [r0, #36]
2209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 3634              		.loc 1 2209 0 discriminator 2
 3635 0034 4285     		strh	r2, [r0, #42]	@ movhi
2210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 3636              		.loc 1 2210 0 discriminator 2
 3637 0036 438D     		ldrh	r3, [r0, #42]
 3638 0038 0385     		strh	r3, [r0, #40]	@ movhi
2211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
 3639              		.loc 1 2211 0 discriminator 2
 3640 003a 294B     		ldr	r3, .L311
 3641 003c C362     		str	r3, [r0, #44]
2212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3642              		.loc 1 2212 0 discriminator 2
 3643 003e 294B     		ldr	r3, .L311+4
 3644 0040 4363     		str	r3, [r0, #52]
2214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3645              		.loc 1 2214 0 discriminator 2
 3646 0042 C36B     		ldr	r3, [r0, #60]
 3647 0044 33B3     		cbz	r3, .L303
 3648 0046 0A46     		mov	r2, r1
 3649              	.LVL287:
 3650 0048 0546     		mov	r5, r0
2217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3651              		.loc 1 2217 0
 3652 004a 2749     		ldr	r1, .L311+8
 3653              	.LVL288:
 3654 004c D962     		str	r1, [r3, #44]
2220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3655              		.loc 1 2220 0
 3656 004e C36B     		ldr	r3, [r0, #60]
 3657 0050 2649     		ldr	r1, .L311+12
 3658 0052 5963     		str	r1, [r3, #52]
2223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = NULL;
 3659              		.loc 1 2223 0
 3660 0054 C16B     		ldr	r1, [r0, #60]
 3661 0056 0023     		movs	r3, #0
 3662 0058 0B63     		str	r3, [r1, #48]
2224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3663              		.loc 1 2224 0
 3664 005a C16B     		ldr	r1, [r0, #60]
 3665 005c 8B63     		str	r3, [r1, #56]
2227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3666              		.loc 1 2227 0
ARM GAS  /tmp/ccQWt8b0.s 			page 189


 3667 005e 0168     		ldr	r1, [r0]
 3668 0060 038D     		ldrh	r3, [r0, #40]
 3669 0062 2431     		adds	r1, r1, #36
 3670 0064 C06B     		ldr	r0, [r0, #60]
 3671              	.LVL289:
 3672 0066 FFF7FEFF 		bl	HAL_DMA_Start_IT
 3673              	.LVL290:
2244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3674              		.loc 1 2244 0
 3675 006a 0446     		mov	r4, r0
 3676 006c 00B3     		cbz	r0, .L310
2264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 3677              		.loc 1 2264 0
 3678 006e 2823     		movs	r3, #40
 3679 0070 85F84130 		strb	r3, [r5, #65]
2265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3680              		.loc 1 2265 0
 3681 0074 0022     		movs	r2, #0
 3682 0076 85F84220 		strb	r2, [r5, #66]
2268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3683              		.loc 1 2268 0
 3684 007a 6B6C     		ldr	r3, [r5, #68]
 3685 007c 43F01003 		orr	r3, r3, #16
 3686 0080 6B64     		str	r3, [r5, #68]
2271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3687              		.loc 1 2271 0
 3688 0082 85F84020 		strb	r2, [r5, #64]
2273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3689              		.loc 1 2273 0
 3690 0086 0124     		movs	r4, #1
 3691 0088 25E0     		b	.L300
 3692              	.LVL291:
 3693              	.L301:
2197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 3694              		.loc 1 2197 0
 3695 008a 4FF40073 		mov	r3, #512
 3696 008e 4364     		str	r3, [r0, #68]
2198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3697              		.loc 1 2198 0
 3698 0090 0124     		movs	r4, #1
 3699 0092 20E0     		b	.L300
 3700              	.L303:
2232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 3701              		.loc 1 2232 0
 3702 0094 2823     		movs	r3, #40
 3703 0096 80F84130 		strb	r3, [r0, #65]
2233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3704              		.loc 1 2233 0
 3705 009a 0022     		movs	r2, #0
 3706              	.LVL292:
 3707 009c 80F84220 		strb	r2, [r0, #66]
2236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3708              		.loc 1 2236 0
 3709 00a0 436C     		ldr	r3, [r0, #68]
 3710 00a2 43F08003 		orr	r3, r3, #128
 3711 00a6 4364     		str	r3, [r0, #68]
2239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 190


 3712              		.loc 1 2239 0
 3713 00a8 80F84020 		strb	r2, [r0, #64]
2241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3714              		.loc 1 2241 0
 3715 00ac 0124     		movs	r4, #1
 3716 00ae 12E0     		b	.L300
 3717              	.LVL293:
 3718              	.L310:
2247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3719              		.loc 1 2247 0
 3720 00b0 2A68     		ldr	r2, [r5]
 3721 00b2 5368     		ldr	r3, [r2, #4]
 3722 00b4 23F40043 		bic	r3, r3, #32768
 3723 00b8 5360     		str	r3, [r2, #4]
2250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3724              		.loc 1 2250 0
 3725 00ba 0023     		movs	r3, #0
 3726 00bc 85F84030 		strb	r3, [r5, #64]
2256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3727              		.loc 1 2256 0
 3728 00c0 0421     		movs	r1, #4
 3729 00c2 2846     		mov	r0, r5
 3730              	.LVL294:
 3731 00c4 FFF7FEFF 		bl	I2C_Enable_IRQ
 3732              	.LVL295:
2259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3733              		.loc 1 2259 0
 3734 00c8 2A68     		ldr	r2, [r5]
 3735 00ca 1368     		ldr	r3, [r2]
 3736 00cc 43F40043 		orr	r3, r3, #32768
 3737 00d0 1360     		str	r3, [r2]
2276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 3738              		.loc 1 2276 0
 3739 00d2 00E0     		b	.L300
 3740              	.LVL296:
 3741              	.L306:
2280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 3742              		.loc 1 2280 0
 3743 00d4 0224     		movs	r4, #2
 3744              	.LVL297:
 3745              	.L300:
2282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 3746              		.loc 1 2282 0
 3747 00d6 2046     		mov	r0, r4
 3748 00d8 38BD     		pop	{r3, r4, r5, pc}
 3749              	.LVL298:
 3750              	.L307:
2201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3751              		.loc 1 2201 0
 3752 00da 0224     		movs	r4, #2
 3753 00dc FBE7     		b	.L300
 3754              	.L312:
 3755 00de 00BF     		.align	2
 3756              	.L311:
 3757 00e0 0000FFFF 		.word	-65536
 3758 00e4 00000000 		.word	I2C_Slave_ISR_DMA
 3759 00e8 00000000 		.word	I2C_DMASlaveReceiveCplt
ARM GAS  /tmp/ccQWt8b0.s 			page 191


 3760 00ec 00000000 		.word	I2C_DMAError
 3761              		.cfi_endproc
 3762              	.LFE138:
 3764              		.section	.text.HAL_I2C_Mem_Write,"ax",%progbits
 3765              		.align	1
 3766              		.global	HAL_I2C_Mem_Write
 3767              		.syntax unified
 3768              		.thumb
 3769              		.thumb_func
 3770              		.fpu fpv4-sp-d16
 3772              	HAL_I2C_Mem_Write:
 3773              	.LFB139:
2297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 3774              		.loc 1 2297 0
 3775              		.cfi_startproc
 3776              		@ args = 12, pretend = 0, frame = 0
 3777              		@ frame_needed = 0, uses_anonymous_args = 0
 3778              	.LVL299:
 3779 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 3780              	.LCFI59:
 3781              		.cfi_def_cfa_offset 32
 3782              		.cfi_offset 4, -32
 3783              		.cfi_offset 5, -28
 3784              		.cfi_offset 6, -24
 3785              		.cfi_offset 7, -20
 3786              		.cfi_offset 8, -16
 3787              		.cfi_offset 9, -12
 3788              		.cfi_offset 10, -8
 3789              		.cfi_offset 14, -4
 3790 0004 82B0     		sub	sp, sp, #8
 3791              	.LCFI60:
 3792              		.cfi_def_cfa_offset 40
 3793 0006 BDF82C70 		ldrh	r7, [sp, #44]
2303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 3794              		.loc 1 2303 0
 3795 000a 90F84150 		ldrb	r5, [r0, #65]	@ zero_extendqisi2
 3796 000e EDB2     		uxtb	r5, r5
 3797 0010 202D     		cmp	r5, #32
 3798 0012 40F0BA80 		bne	.L323
2305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3799              		.loc 1 2305 0
 3800 0016 0A9C     		ldr	r4, [sp, #40]
 3801 0018 DCB1     		cbz	r4, .L315
2305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3802              		.loc 1 2305 0 is_stmt 0 discriminator 1
 3803 001a D7B1     		cbz	r7, .L315
2312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3804              		.loc 1 2312 0 is_stmt 1
 3805 001c 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 3806 0020 012C     		cmp	r4, #1
 3807 0022 00F0B780 		beq	.L324
 3808 0026 9846     		mov	r8, r3
 3809 0028 9146     		mov	r9, r2
 3810 002a 0D46     		mov	r5, r1
 3811 002c 0446     		mov	r4, r0
2312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3812              		.loc 1 2312 0 is_stmt 0 discriminator 2
ARM GAS  /tmp/ccQWt8b0.s 			page 192


 3813 002e 4FF0010A 		mov	r10, #1
 3814 0032 80F840A0 		strb	r10, [r0, #64]
2315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3815              		.loc 1 2315 0 is_stmt 1 discriminator 2
 3816 0036 FFF7FEFF 		bl	HAL_GetTick
 3817              	.LVL300:
 3818 003a 0646     		mov	r6, r0
 3819              	.LVL301:
2317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3820              		.loc 1 2317 0 discriminator 2
 3821 003c 0090     		str	r0, [sp]
 3822 003e 1923     		movs	r3, #25
 3823 0040 5246     		mov	r2, r10
 3824 0042 4FF40041 		mov	r1, #32768
 3825 0046 2046     		mov	r0, r4
 3826              	.LVL302:
 3827 0048 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 3828              	.LVL303:
 3829 004c 30B1     		cbz	r0, .L330
2319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3830              		.loc 1 2319 0
 3831 004e 0123     		movs	r3, #1
 3832 0050 9CE0     		b	.L314
 3833              	.LVL304:
 3834              	.L315:
2307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 3835              		.loc 1 2307 0
 3836 0052 4FF40073 		mov	r3, #512
 3837              	.LVL305:
 3838 0056 4364     		str	r3, [r0, #68]
2308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3839              		.loc 1 2308 0
 3840 0058 0123     		movs	r3, #1
 3841 005a 97E0     		b	.L314
 3842              	.LVL306:
 3843              	.L330:
2322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MEM;
 3844              		.loc 1 2322 0
 3845 005c 2123     		movs	r3, #33
 3846 005e 84F84130 		strb	r3, [r4, #65]
2323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 3847              		.loc 1 2323 0
 3848 0062 4023     		movs	r3, #64
 3849 0064 84F84230 		strb	r3, [r4, #66]
2324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3850              		.loc 1 2324 0
 3851 0068 0023     		movs	r3, #0
 3852 006a 6364     		str	r3, [r4, #68]
2327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
 3853              		.loc 1 2327 0
 3854 006c 0A9A     		ldr	r2, [sp, #40]
 3855 006e 6262     		str	r2, [r4, #36]
2328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
 3856              		.loc 1 2328 0
 3857 0070 6785     		strh	r7, [r4, #42]	@ movhi
2329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3858              		.loc 1 2329 0
ARM GAS  /tmp/ccQWt8b0.s 			page 193


 3859 0072 6363     		str	r3, [r4, #52]
2332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3860              		.loc 1 2332 0
 3861 0074 0196     		str	r6, [sp, #4]
 3862 0076 0C9B     		ldr	r3, [sp, #48]
 3863 0078 0093     		str	r3, [sp]
 3864 007a 4346     		mov	r3, r8
 3865 007c 4A46     		mov	r2, r9
 3866 007e 2946     		mov	r1, r5
 3867 0080 2046     		mov	r0, r4
 3868 0082 FFF7FEFF 		bl	I2C_RequestMemoryWrite
 3869              	.LVL307:
 3870 0086 70B9     		cbnz	r0, .L331
2340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3871              		.loc 1 2340 0
 3872 0088 638D     		ldrh	r3, [r4, #42]
 3873 008a 9BB2     		uxth	r3, r3
 3874 008c FF2B     		cmp	r3, #255
 3875 008e 0FD9     		bls	.L318
2342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTST
 3876              		.loc 1 2342 0
 3877 0090 FF22     		movs	r2, #255
 3878 0092 2285     		strh	r2, [r4, #40]	@ movhi
2343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3879              		.loc 1 2343 0
 3880 0094 0023     		movs	r3, #0
 3881 0096 0093     		str	r3, [sp]
 3882 0098 4FF08073 		mov	r3, #16777216
 3883 009c 2946     		mov	r1, r5
 3884 009e 2046     		mov	r0, r4
 3885 00a0 FFF7FEFF 		bl	I2C_TransferConfig
 3886              	.LVL308:
 3887 00a4 21E0     		b	.L322
 3888              	.L331:
2335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 3889              		.loc 1 2335 0
 3890 00a6 0023     		movs	r3, #0
 3891 00a8 84F84030 		strb	r3, [r4, #64]
2336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3892              		.loc 1 2336 0
 3893 00ac 5346     		mov	r3, r10
 3894 00ae 6DE0     		b	.L314
 3895              	.L318:
2347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTS
 3896              		.loc 1 2347 0
 3897 00b0 628D     		ldrh	r2, [r4, #42]
 3898 00b2 92B2     		uxth	r2, r2
 3899 00b4 2285     		strh	r2, [r4, #40]	@ movhi
2348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 3900              		.loc 1 2348 0
 3901 00b6 0023     		movs	r3, #0
 3902 00b8 0093     		str	r3, [sp]
 3903 00ba 4FF00073 		mov	r3, #33554432
 3904 00be D2B2     		uxtb	r2, r2
 3905 00c0 2946     		mov	r1, r5
 3906 00c2 2046     		mov	r0, r4
 3907 00c4 FFF7FEFF 		bl	I2C_TransferConfig
ARM GAS  /tmp/ccQWt8b0.s 			page 194


 3908              	.LVL309:
 3909 00c8 0FE0     		b	.L322
 3910              	.L321:
2383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
 3911              		.loc 1 2383 0
 3912 00ca 628D     		ldrh	r2, [r4, #42]
 3913 00cc 92B2     		uxth	r2, r2
 3914 00ce 2285     		strh	r2, [r4, #40]	@ movhi
2384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 3915              		.loc 1 2384 0
 3916 00d0 0023     		movs	r3, #0
 3917 00d2 0093     		str	r3, [sp]
 3918 00d4 4FF00073 		mov	r3, #33554432
 3919 00d8 D2B2     		uxtb	r2, r2
 3920 00da 2946     		mov	r1, r5
 3921 00dc 2046     		mov	r0, r4
 3922 00de FFF7FEFF 		bl	I2C_TransferConfig
 3923              	.LVL310:
 3924              	.L320:
2389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3925              		.loc 1 2389 0
 3926 00e2 638D     		ldrh	r3, [r4, #42]
 3927 00e4 9BB2     		uxth	r3, r3
 3928 00e6 002B     		cmp	r3, #0
 3929 00e8 32D0     		beq	.L332
 3930              	.L322:
2354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 3931              		.loc 1 2354 0
 3932 00ea 3246     		mov	r2, r6
 3933 00ec 0C99     		ldr	r1, [sp, #48]
 3934 00ee 2046     		mov	r0, r4
 3935 00f0 FFF7FEFF 		bl	I2C_WaitOnTXISFlagUntilTimeout
 3936              	.LVL311:
 3937 00f4 0028     		cmp	r0, #0
 3938 00f6 4FD1     		bne	.L326
2360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3939              		.loc 1 2360 0
 3940 00f8 626A     		ldr	r2, [r4, #36]
 3941 00fa 2368     		ldr	r3, [r4]
 3942 00fc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3943 00fe 9A62     		str	r2, [r3, #40]
2363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3944              		.loc 1 2363 0
 3945 0100 636A     		ldr	r3, [r4, #36]
 3946 0102 0133     		adds	r3, r3, #1
 3947 0104 6362     		str	r3, [r4, #36]
2365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
 3948              		.loc 1 2365 0
 3949 0106 638D     		ldrh	r3, [r4, #42]
 3950 0108 013B     		subs	r3, r3, #1
 3951 010a 9BB2     		uxth	r3, r3
 3952 010c 6385     		strh	r3, [r4, #42]	@ movhi
2366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 3953              		.loc 1 2366 0
 3954 010e 238D     		ldrh	r3, [r4, #40]
 3955 0110 013B     		subs	r3, r3, #1
 3956 0112 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccQWt8b0.s 			page 195


 3957 0114 2385     		strh	r3, [r4, #40]	@ movhi
2368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 3958              		.loc 1 2368 0
 3959 0116 628D     		ldrh	r2, [r4, #42]
 3960 0118 92B2     		uxth	r2, r2
 3961 011a 002A     		cmp	r2, #0
 3962 011c E1D0     		beq	.L320
2368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 3963              		.loc 1 2368 0 is_stmt 0 discriminator 1
 3964 011e 002B     		cmp	r3, #0
 3965 0120 DFD1     		bne	.L320
2371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 3966              		.loc 1 2371 0 is_stmt 1
 3967 0122 0096     		str	r6, [sp]
 3968 0124 0C9B     		ldr	r3, [sp, #48]
 3969 0126 0022     		movs	r2, #0
 3970 0128 8021     		movs	r1, #128
 3971 012a 2046     		mov	r0, r4
 3972 012c FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 3973              	.LVL312:
 3974 0130 A0BB     		cbnz	r0, .L327
2376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 3975              		.loc 1 2376 0
 3976 0132 638D     		ldrh	r3, [r4, #42]
 3977 0134 9BB2     		uxth	r3, r3
 3978 0136 FF2B     		cmp	r3, #255
 3979 0138 C7D9     		bls	.L321
2378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STA
 3980              		.loc 1 2378 0
 3981 013a FF22     		movs	r2, #255
 3982 013c 2285     		strh	r2, [r4, #40]	@ movhi
2379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 3983              		.loc 1 2379 0
 3984 013e 0023     		movs	r3, #0
 3985 0140 0093     		str	r3, [sp]
 3986 0142 4FF08073 		mov	r3, #16777216
 3987 0146 2946     		mov	r1, r5
 3988 0148 2046     		mov	r0, r4
 3989 014a FFF7FEFF 		bl	I2C_TransferConfig
 3990              	.LVL313:
 3991 014e C8E7     		b	.L320
 3992              	.L332:
2393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 3993              		.loc 1 2393 0
 3994 0150 3246     		mov	r2, r6
 3995 0152 0C99     		ldr	r1, [sp, #48]
 3996 0154 2046     		mov	r0, r4
 3997 0156 FFF7FEFF 		bl	I2C_WaitOnSTOPFlagUntilTimeout
 3998              	.LVL314:
 3999 015a 0346     		mov	r3, r0
 4000 015c 00BB     		cbnz	r0, .L328
2399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4001              		.loc 1 2399 0
 4002 015e 2268     		ldr	r2, [r4]
 4003 0160 2021     		movs	r1, #32
 4004 0162 D161     		str	r1, [r2, #28]
2402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 196


 4005              		.loc 1 2402 0
 4006 0164 2068     		ldr	r0, [r4]
 4007 0166 4268     		ldr	r2, [r0, #4]
 4008 0168 22F0FF72 		bic	r2, r2, #33423360
 4009 016c 22F48B32 		bic	r2, r2, #71168
 4010 0170 22F4FF72 		bic	r2, r2, #510
 4011 0174 22F00102 		bic	r2, r2, #1
 4012 0178 4260     		str	r2, [r0, #4]
2404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
 4013              		.loc 1 2404 0
 4014 017a 84F84110 		strb	r1, [r4, #65]
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4015              		.loc 1 2405 0
 4016 017e 0022     		movs	r2, #0
 4017 0180 84F84220 		strb	r2, [r4, #66]
2408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4018              		.loc 1 2408 0
 4019 0184 84F84020 		strb	r2, [r4, #64]
2410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4020              		.loc 1 2410 0
 4021 0188 00E0     		b	.L314
 4022              	.LVL315:
 4023              	.L323:
2414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4024              		.loc 1 2414 0
 4025 018a 0223     		movs	r3, #2
 4026              	.LVL316:
 4027              	.L314:
2416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4028              		.loc 1 2416 0
 4029 018c 1846     		mov	r0, r3
 4030 018e 02B0     		add	sp, sp, #8
 4031              	.LCFI61:
 4032              		.cfi_remember_state
 4033              		.cfi_def_cfa_offset 32
 4034              		@ sp needed
 4035 0190 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 4036              	.LVL317:
 4037              	.L324:
 4038              	.LCFI62:
 4039              		.cfi_restore_state
2312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4040              		.loc 1 2312 0
 4041 0194 0223     		movs	r3, #2
 4042              	.LVL318:
 4043 0196 F9E7     		b	.L314
 4044              	.LVL319:
 4045              	.L326:
2356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 4046              		.loc 1 2356 0
 4047 0198 0123     		movs	r3, #1
 4048 019a F7E7     		b	.L314
 4049              	.L327:
2373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 4050              		.loc 1 2373 0
 4051 019c 0123     		movs	r3, #1
 4052 019e F5E7     		b	.L314
ARM GAS  /tmp/ccQWt8b0.s 			page 197


 4053              	.L328:
2395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4054              		.loc 1 2395 0
 4055 01a0 0123     		movs	r3, #1
 4056 01a2 F3E7     		b	.L314
 4057              		.cfi_endproc
 4058              	.LFE139:
 4060              		.section	.text.HAL_I2C_Mem_Read,"ax",%progbits
 4061              		.align	1
 4062              		.global	HAL_I2C_Mem_Read
 4063              		.syntax unified
 4064              		.thumb
 4065              		.thumb_func
 4066              		.fpu fpv4-sp-d16
 4068              	HAL_I2C_Mem_Read:
 4069              	.LFB140:
2432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 4070              		.loc 1 2432 0
 4071              		.cfi_startproc
 4072              		@ args = 12, pretend = 0, frame = 0
 4073              		@ frame_needed = 0, uses_anonymous_args = 0
 4074              	.LVL320:
 4075 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 4076              	.LCFI63:
 4077              		.cfi_def_cfa_offset 32
 4078              		.cfi_offset 4, -32
 4079              		.cfi_offset 5, -28
 4080              		.cfi_offset 6, -24
 4081              		.cfi_offset 7, -20
 4082              		.cfi_offset 8, -16
 4083              		.cfi_offset 9, -12
 4084              		.cfi_offset 10, -8
 4085              		.cfi_offset 14, -4
 4086 0004 82B0     		sub	sp, sp, #8
 4087              	.LCFI64:
 4088              		.cfi_def_cfa_offset 40
 4089 0006 BDF82C70 		ldrh	r7, [sp, #44]
2438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 4090              		.loc 1 2438 0
 4091 000a 90F84150 		ldrb	r5, [r0, #65]	@ zero_extendqisi2
 4092 000e EDB2     		uxtb	r5, r5
 4093 0010 202D     		cmp	r5, #32
 4094 0012 40F0BC80 		bne	.L343
2440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4095              		.loc 1 2440 0
 4096 0016 0A9C     		ldr	r4, [sp, #40]
 4097 0018 DCB1     		cbz	r4, .L335
2440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4098              		.loc 1 2440 0 is_stmt 0 discriminator 1
 4099 001a D7B1     		cbz	r7, .L335
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4100              		.loc 1 2447 0 is_stmt 1
 4101 001c 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 4102 0020 012C     		cmp	r4, #1
 4103 0022 00F0B980 		beq	.L344
 4104 0026 9846     		mov	r8, r3
 4105 0028 9146     		mov	r9, r2
ARM GAS  /tmp/ccQWt8b0.s 			page 198


 4106 002a 0D46     		mov	r5, r1
 4107 002c 0446     		mov	r4, r0
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4108              		.loc 1 2447 0 is_stmt 0 discriminator 2
 4109 002e 4FF0010A 		mov	r10, #1
 4110 0032 80F840A0 		strb	r10, [r0, #64]
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4111              		.loc 1 2450 0 is_stmt 1 discriminator 2
 4112 0036 FFF7FEFF 		bl	HAL_GetTick
 4113              	.LVL321:
 4114 003a 0646     		mov	r6, r0
 4115              	.LVL322:
2452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4116              		.loc 1 2452 0 discriminator 2
 4117 003c 0090     		str	r0, [sp]
 4118 003e 1923     		movs	r3, #25
 4119 0040 5246     		mov	r2, r10
 4120 0042 4FF40041 		mov	r1, #32768
 4121 0046 2046     		mov	r0, r4
 4122              	.LVL323:
 4123 0048 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 4124              	.LVL324:
 4125 004c 30B1     		cbz	r0, .L350
2454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4126              		.loc 1 2454 0
 4127 004e 0123     		movs	r3, #1
 4128 0050 9EE0     		b	.L334
 4129              	.LVL325:
 4130              	.L335:
2442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 4131              		.loc 1 2442 0
 4132 0052 4FF40073 		mov	r3, #512
 4133              	.LVL326:
 4134 0056 4364     		str	r3, [r0, #68]
2443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4135              		.loc 1 2443 0
 4136 0058 0123     		movs	r3, #1
 4137 005a 99E0     		b	.L334
 4138              	.LVL327:
 4139              	.L350:
2457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MEM;
 4140              		.loc 1 2457 0
 4141 005c 2223     		movs	r3, #34
 4142 005e 84F84130 		strb	r3, [r4, #65]
2458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 4143              		.loc 1 2458 0
 4144 0062 4023     		movs	r3, #64
 4145 0064 84F84230 		strb	r3, [r4, #66]
2459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4146              		.loc 1 2459 0
 4147 0068 0023     		movs	r3, #0
 4148 006a 6364     		str	r3, [r4, #68]
2462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount = Size;
 4149              		.loc 1 2462 0
 4150 006c 0A9A     		ldr	r2, [sp, #40]
 4151 006e 6262     		str	r2, [r4, #36]
2463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR   = NULL;
ARM GAS  /tmp/ccQWt8b0.s 			page 199


 4152              		.loc 1 2463 0
 4153 0070 6785     		strh	r7, [r4, #42]	@ movhi
2464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4154              		.loc 1 2464 0
 4155 0072 6363     		str	r3, [r4, #52]
2467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4156              		.loc 1 2467 0
 4157 0074 0196     		str	r6, [sp, #4]
 4158 0076 0C9B     		ldr	r3, [sp, #48]
 4159 0078 0093     		str	r3, [sp]
 4160 007a 4346     		mov	r3, r8
 4161 007c 4A46     		mov	r2, r9
 4162 007e 2946     		mov	r1, r5
 4163 0080 2046     		mov	r0, r4
 4164 0082 FFF7FEFF 		bl	I2C_RequestMemoryRead
 4165              	.LVL328:
 4166 0086 70B9     		cbnz	r0, .L351
2476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4167              		.loc 1 2476 0
 4168 0088 638D     		ldrh	r3, [r4, #42]
 4169 008a 9BB2     		uxth	r3, r3
 4170 008c FF2B     		cmp	r3, #255
 4171 008e 0FD9     		bls	.L338
2478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_S
 4172              		.loc 1 2478 0
 4173 0090 FF22     		movs	r2, #255
 4174 0092 2285     		strh	r2, [r4, #40]	@ movhi
2479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4175              		.loc 1 2479 0
 4176 0094 444B     		ldr	r3, .L353
 4177 0096 0093     		str	r3, [sp]
 4178 0098 4FF08073 		mov	r3, #16777216
 4179 009c 2946     		mov	r1, r5
 4180 009e 2046     		mov	r0, r4
 4181 00a0 FFF7FEFF 		bl	I2C_TransferConfig
 4182              	.LVL329:
 4183 00a4 21E0     		b	.L342
 4184              	.L351:
2470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 4185              		.loc 1 2470 0
 4186 00a6 0023     		movs	r3, #0
 4187 00a8 84F84030 		strb	r3, [r4, #64]
2471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4188              		.loc 1 2471 0
 4189 00ac 5346     		mov	r3, r10
 4190 00ae 6FE0     		b	.L334
 4191              	.L338:
2483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_
 4192              		.loc 1 2483 0
 4193 00b0 628D     		ldrh	r2, [r4, #42]
 4194 00b2 92B2     		uxth	r2, r2
 4195 00b4 2285     		strh	r2, [r4, #40]	@ movhi
2484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4196              		.loc 1 2484 0
 4197 00b6 3C4B     		ldr	r3, .L353
 4198 00b8 0093     		str	r3, [sp]
 4199 00ba 4FF00073 		mov	r3, #33554432
ARM GAS  /tmp/ccQWt8b0.s 			page 200


 4200 00be D2B2     		uxtb	r2, r2
 4201 00c0 2946     		mov	r1, r5
 4202 00c2 2046     		mov	r0, r4
 4203 00c4 FFF7FEFF 		bl	I2C_TransferConfig
 4204              	.LVL330:
 4205 00c8 0FE0     		b	.L342
 4206              	.L341:
2519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_ST
 4207              		.loc 1 2519 0
 4208 00ca 628D     		ldrh	r2, [r4, #42]
 4209 00cc 92B2     		uxth	r2, r2
 4210 00ce 2285     		strh	r2, [r4, #40]	@ movhi
2520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 4211              		.loc 1 2520 0
 4212 00d0 0023     		movs	r3, #0
 4213 00d2 0093     		str	r3, [sp]
 4214 00d4 4FF00073 		mov	r3, #33554432
 4215 00d8 D2B2     		uxtb	r2, r2
 4216 00da 2946     		mov	r1, r5
 4217 00dc 2046     		mov	r0, r4
 4218 00de FFF7FEFF 		bl	I2C_TransferConfig
 4219              	.LVL331:
 4220              	.L340:
2524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4221              		.loc 1 2524 0
 4222 00e2 638D     		ldrh	r3, [r4, #42]
 4223 00e4 9BB2     		uxth	r3, r3
 4224 00e6 002B     		cmp	r3, #0
 4225 00e8 34D0     		beq	.L352
 4226              	.L342:
2490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 4227              		.loc 1 2490 0
 4228 00ea 0096     		str	r6, [sp]
 4229 00ec 0C9B     		ldr	r3, [sp, #48]
 4230 00ee 0022     		movs	r2, #0
 4231 00f0 0421     		movs	r1, #4
 4232 00f2 2046     		mov	r0, r4
 4233 00f4 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 4234              	.LVL332:
 4235 00f8 0028     		cmp	r0, #0
 4236 00fa 4FD1     		bne	.L346
2496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4237              		.loc 1 2496 0
 4238 00fc 2368     		ldr	r3, [r4]
 4239 00fe 5A6A     		ldr	r2, [r3, #36]
 4240 0100 636A     		ldr	r3, [r4, #36]
 4241 0102 1A70     		strb	r2, [r3]
2499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4242              		.loc 1 2499 0
 4243 0104 636A     		ldr	r3, [r4, #36]
 4244 0106 0133     		adds	r3, r3, #1
 4245 0108 6362     		str	r3, [r4, #36]
2501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
 4246              		.loc 1 2501 0
 4247 010a 238D     		ldrh	r3, [r4, #40]
 4248 010c 013B     		subs	r3, r3, #1
 4249 010e 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccQWt8b0.s 			page 201


 4250 0110 2385     		strh	r3, [r4, #40]	@ movhi
2502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4251              		.loc 1 2502 0
 4252 0112 628D     		ldrh	r2, [r4, #42]
 4253 0114 013A     		subs	r2, r2, #1
 4254 0116 92B2     		uxth	r2, r2
 4255 0118 6285     		strh	r2, [r4, #42]	@ movhi
2504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 4256              		.loc 1 2504 0
 4257 011a 628D     		ldrh	r2, [r4, #42]
 4258 011c 92B2     		uxth	r2, r2
 4259 011e 002A     		cmp	r2, #0
 4260 0120 DFD0     		beq	.L340
2504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 4261              		.loc 1 2504 0 is_stmt 0 discriminator 1
 4262 0122 002B     		cmp	r3, #0
 4263 0124 DDD1     		bne	.L340
2507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 4264              		.loc 1 2507 0 is_stmt 1
 4265 0126 0096     		str	r6, [sp]
 4266 0128 0C9B     		ldr	r3, [sp, #48]
 4267 012a 0022     		movs	r2, #0
 4268 012c 8021     		movs	r1, #128
 4269 012e 2046     		mov	r0, r4
 4270 0130 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 4271              	.LVL333:
 4272 0134 A0BB     		cbnz	r0, .L347
2512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 4273              		.loc 1 2512 0
 4274 0136 638D     		ldrh	r3, [r4, #42]
 4275 0138 9BB2     		uxth	r3, r3
 4276 013a FF2B     		cmp	r3, #255
 4277 013c C5D9     		bls	.L341
2514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_ST
 4278              		.loc 1 2514 0
 4279 013e FF22     		movs	r2, #255
 4280 0140 2285     		strh	r2, [r4, #40]	@ movhi
2515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 4281              		.loc 1 2515 0
 4282 0142 0023     		movs	r3, #0
 4283 0144 0093     		str	r3, [sp]
 4284 0146 4FF08073 		mov	r3, #16777216
 4285 014a 2946     		mov	r1, r5
 4286 014c 2046     		mov	r0, r4
 4287 014e FFF7FEFF 		bl	I2C_TransferConfig
 4288              	.LVL334:
 4289 0152 C6E7     		b	.L340
 4290              	.L352:
2528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4291              		.loc 1 2528 0
 4292 0154 3246     		mov	r2, r6
 4293 0156 0C99     		ldr	r1, [sp, #48]
 4294 0158 2046     		mov	r0, r4
 4295 015a FFF7FEFF 		bl	I2C_WaitOnSTOPFlagUntilTimeout
 4296              	.LVL335:
 4297 015e 0346     		mov	r3, r0
 4298 0160 00BB     		cbnz	r0, .L348
ARM GAS  /tmp/ccQWt8b0.s 			page 202


2534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4299              		.loc 1 2534 0
 4300 0162 2268     		ldr	r2, [r4]
 4301 0164 2021     		movs	r1, #32
 4302 0166 D161     		str	r1, [r2, #28]
2537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4303              		.loc 1 2537 0
 4304 0168 2068     		ldr	r0, [r4]
 4305 016a 4268     		ldr	r2, [r0, #4]
 4306 016c 22F0FF72 		bic	r2, r2, #33423360
 4307 0170 22F48B32 		bic	r2, r2, #71168
 4308 0174 22F4FF72 		bic	r2, r2, #510
 4309 0178 22F00102 		bic	r2, r2, #1
 4310 017c 4260     		str	r2, [r0, #4]
2539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode  = HAL_I2C_MODE_NONE;
 4311              		.loc 1 2539 0
 4312 017e 84F84110 		strb	r1, [r4, #65]
2540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4313              		.loc 1 2540 0
 4314 0182 0022     		movs	r2, #0
 4315 0184 84F84220 		strb	r2, [r4, #66]
2543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4316              		.loc 1 2543 0
 4317 0188 84F84020 		strb	r2, [r4, #64]
2545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4318              		.loc 1 2545 0
 4319 018c 00E0     		b	.L334
 4320              	.LVL336:
 4321              	.L343:
2549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4322              		.loc 1 2549 0
 4323 018e 0223     		movs	r3, #2
 4324              	.LVL337:
 4325              	.L334:
2551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 4326              		.loc 1 2551 0
 4327 0190 1846     		mov	r0, r3
 4328 0192 02B0     		add	sp, sp, #8
 4329              	.LCFI65:
 4330              		.cfi_remember_state
 4331              		.cfi_def_cfa_offset 32
 4332              		@ sp needed
 4333 0194 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 4334              	.LVL338:
 4335              	.L344:
 4336              	.LCFI66:
 4337              		.cfi_restore_state
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4338              		.loc 1 2447 0
 4339 0198 0223     		movs	r3, #2
 4340              	.LVL339:
 4341 019a F9E7     		b	.L334
 4342              	.LVL340:
 4343              	.L346:
2492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 4344              		.loc 1 2492 0
 4345 019c 0123     		movs	r3, #1
ARM GAS  /tmp/ccQWt8b0.s 			page 203


 4346 019e F7E7     		b	.L334
 4347              	.L347:
2509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 4348              		.loc 1 2509 0
 4349 01a0 0123     		movs	r3, #1
 4350 01a2 F5E7     		b	.L334
 4351              	.L348:
2530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4352              		.loc 1 2530 0
 4353 01a4 0123     		movs	r3, #1
 4354 01a6 F3E7     		b	.L334
 4355              	.L354:
 4356              		.align	2
 4357              	.L353:
 4358 01a8 00240080 		.word	-2147474432
 4359              		.cfi_endproc
 4360              	.LFE140:
 4362              		.section	.text.HAL_I2C_Mem_Write_IT,"ax",%progbits
 4363              		.align	1
 4364              		.global	HAL_I2C_Mem_Write_IT
 4365              		.syntax unified
 4366              		.thumb
 4367              		.thumb_func
 4368              		.fpu fpv4-sp-d16
 4370              	HAL_I2C_Mem_Write_IT:
 4371              	.LFB141:
2565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 4372              		.loc 1 2565 0
 4373              		.cfi_startproc
 4374              		@ args = 8, pretend = 0, frame = 0
 4375              		@ frame_needed = 0, uses_anonymous_args = 0
 4376              	.LVL341:
 4377 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4378              	.LCFI67:
 4379              		.cfi_def_cfa_offset 24
 4380              		.cfi_offset 4, -24
 4381              		.cfi_offset 5, -20
 4382              		.cfi_offset 6, -16
 4383              		.cfi_offset 7, -12
 4384              		.cfi_offset 8, -8
 4385              		.cfi_offset 14, -4
 4386 0004 82B0     		sub	sp, sp, #8
 4387              	.LCFI68:
 4388              		.cfi_def_cfa_offset 32
 4389 0006 BDF82460 		ldrh	r6, [sp, #36]
2572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 4390              		.loc 1 2572 0
 4391 000a 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 4392 000e E4B2     		uxtb	r4, r4
 4393 0010 202C     		cmp	r4, #32
 4394 0012 59D1     		bne	.L362
2574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4395              		.loc 1 2574 0
 4396 0014 089C     		ldr	r4, [sp, #32]
 4397 0016 002C     		cmp	r4, #0
 4398 0018 3AD0     		beq	.L357
2574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
ARM GAS  /tmp/ccQWt8b0.s 			page 204


 4399              		.loc 1 2574 0 is_stmt 0 discriminator 1
 4400 001a 002E     		cmp	r6, #0
 4401 001c 38D0     		beq	.L357
2580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4402              		.loc 1 2580 0 is_stmt 1
 4403 001e 0468     		ldr	r4, [r0]
 4404 0020 A469     		ldr	r4, [r4, #24]
 4405 0022 14F4004F 		tst	r4, #32768
 4406 0026 54D1     		bne	.L363
2586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4407              		.loc 1 2586 0
 4408 0028 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 4409 002c 012C     		cmp	r4, #1
 4410 002e 52D0     		beq	.L364
 4411 0030 9846     		mov	r8, r3
 4412 0032 1446     		mov	r4, r2
 4413 0034 0F46     		mov	r7, r1
 4414 0036 0546     		mov	r5, r0
2586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4415              		.loc 1 2586 0 is_stmt 0 discriminator 2
 4416 0038 0123     		movs	r3, #1
 4417              	.LVL342:
 4418 003a 80F84030 		strb	r3, [r0, #64]
2589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4419              		.loc 1 2589 0 is_stmt 1 discriminator 2
 4420 003e FFF7FEFF 		bl	HAL_GetTick
 4421              	.LVL343:
2591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
 4422              		.loc 1 2591 0 discriminator 2
 4423 0042 2123     		movs	r3, #33
 4424 0044 85F84130 		strb	r3, [r5, #65]
2592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 4425              		.loc 1 2592 0 discriminator 2
 4426 0048 4023     		movs	r3, #64
 4427 004a 85F84230 		strb	r3, [r5, #66]
2593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4428              		.loc 1 2593 0 discriminator 2
 4429 004e 0023     		movs	r3, #0
 4430 0050 6B64     		str	r3, [r5, #68]
2596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 4431              		.loc 1 2596 0 discriminator 2
 4432 0052 089B     		ldr	r3, [sp, #32]
 4433 0054 6B62     		str	r3, [r5, #36]
2597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 4434              		.loc 1 2597 0 discriminator 2
 4435 0056 6E85     		strh	r6, [r5, #42]	@ movhi
2598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
 4436              		.loc 1 2598 0 discriminator 2
 4437 0058 204B     		ldr	r3, .L366
 4438 005a EB62     		str	r3, [r5, #44]
2599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4439              		.loc 1 2599 0 discriminator 2
 4440 005c 204B     		ldr	r3, .L366+4
 4441 005e 6B63     		str	r3, [r5, #52]
2601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4442              		.loc 1 2601 0 discriminator 2
 4443 0060 6B8D     		ldrh	r3, [r5, #42]
ARM GAS  /tmp/ccQWt8b0.s 			page 205


 4444 0062 9BB2     		uxth	r3, r3
 4445 0064 FF2B     		cmp	r3, #255
 4446 0066 18D9     		bls	.L359
2603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 4447              		.loc 1 2603 0
 4448 0068 FF23     		movs	r3, #255
 4449 006a 2B85     		strh	r3, [r5, #40]	@ movhi
 4450              	.LVL344:
2604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4451              		.loc 1 2604 0
 4452 006c 4FF08076 		mov	r6, #16777216
 4453              	.LVL345:
 4454              	.L360:
2613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4455              		.loc 1 2613 0
 4456 0070 0190     		str	r0, [sp, #4]
 4457 0072 1923     		movs	r3, #25
 4458 0074 0093     		str	r3, [sp]
 4459 0076 4346     		mov	r3, r8
 4460 0078 2246     		mov	r2, r4
 4461 007a 3946     		mov	r1, r7
 4462 007c 2846     		mov	r0, r5
 4463              	.LVL346:
 4464 007e FFF7FEFF 		bl	I2C_RequestMemoryWrite
 4465              	.LVL347:
 4466 0082 0446     		mov	r4, r0
 4467 0084 70B1     		cbz	r0, .L361
2616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 4468              		.loc 1 2616 0
 4469 0086 0023     		movs	r3, #0
 4470 0088 85F84030 		strb	r3, [r5, #64]
2617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4471              		.loc 1 2617 0
 4472 008c 0124     		movs	r4, #1
 4473 008e 1CE0     		b	.L356
 4474              	.LVL348:
 4475              	.L357:
2576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 4476              		.loc 1 2576 0
 4477 0090 4FF40073 		mov	r3, #512
 4478              	.LVL349:
 4479 0094 4364     		str	r3, [r0, #68]
2577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4480              		.loc 1 2577 0
 4481 0096 0124     		movs	r4, #1
 4482 0098 17E0     		b	.L356
 4483              	.LVL350:
 4484              	.L359:
2608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 4485              		.loc 1 2608 0
 4486 009a 6B8D     		ldrh	r3, [r5, #42]
 4487 009c 2B85     		strh	r3, [r5, #40]	@ movhi
 4488              	.LVL351:
2609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4489              		.loc 1 2609 0
 4490 009e 4FF00076 		mov	r6, #33554432
 4491 00a2 E5E7     		b	.L360
ARM GAS  /tmp/ccQWt8b0.s 			page 206


 4492              	.LVL352:
 4493              	.L361:
2621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4494              		.loc 1 2621 0
 4495 00a4 95F82820 		ldrb	r2, [r5, #40]	@ zero_extendqisi2
 4496 00a8 4FF00008 		mov	r8, #0
 4497 00ac CDF80080 		str	r8, [sp]
 4498 00b0 3346     		mov	r3, r6
 4499 00b2 3946     		mov	r1, r7
 4500 00b4 2846     		mov	r0, r5
 4501 00b6 FFF7FEFF 		bl	I2C_TransferConfig
 4502              	.LVL353:
2624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4503              		.loc 1 2624 0
 4504 00ba 85F84080 		strb	r8, [r5, #64]
2633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4505              		.loc 1 2633 0
 4506 00be 0121     		movs	r1, #1
 4507 00c0 2846     		mov	r0, r5
 4508 00c2 FFF7FEFF 		bl	I2C_Enable_IRQ
 4509              	.LVL354:
2635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4510              		.loc 1 2635 0
 4511 00c6 00E0     		b	.L356
 4512              	.LVL355:
 4513              	.L362:
2639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4514              		.loc 1 2639 0
 4515 00c8 0224     		movs	r4, #2
 4516              	.LVL356:
 4517              	.L356:
2641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4518              		.loc 1 2641 0
 4519 00ca 2046     		mov	r0, r4
 4520 00cc 02B0     		add	sp, sp, #8
 4521              	.LCFI69:
 4522              		.cfi_remember_state
 4523              		.cfi_def_cfa_offset 24
 4524              		@ sp needed
 4525 00ce BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 4526              	.LVL357:
 4527              	.L363:
 4528              	.LCFI70:
 4529              		.cfi_restore_state
2582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4530              		.loc 1 2582 0
 4531 00d2 0224     		movs	r4, #2
 4532 00d4 F9E7     		b	.L356
 4533              	.L364:
2586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4534              		.loc 1 2586 0
 4535 00d6 0224     		movs	r4, #2
 4536 00d8 F7E7     		b	.L356
 4537              	.L367:
 4538 00da 00BF     		.align	2
 4539              	.L366:
 4540 00dc 0000FFFF 		.word	-65536
ARM GAS  /tmp/ccQWt8b0.s 			page 207


 4541 00e0 00000000 		.word	I2C_Master_ISR_IT
 4542              		.cfi_endproc
 4543              	.LFE141:
 4545              		.section	.text.HAL_I2C_Mem_Read_IT,"ax",%progbits
 4546              		.align	1
 4547              		.global	HAL_I2C_Mem_Read_IT
 4548              		.syntax unified
 4549              		.thumb
 4550              		.thumb_func
 4551              		.fpu fpv4-sp-d16
 4553              	HAL_I2C_Mem_Read_IT:
 4554              	.LFB142:
2656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 4555              		.loc 1 2656 0
 4556              		.cfi_startproc
 4557              		@ args = 8, pretend = 0, frame = 0
 4558              		@ frame_needed = 0, uses_anonymous_args = 0
 4559              	.LVL358:
 4560 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4561              	.LCFI71:
 4562              		.cfi_def_cfa_offset 24
 4563              		.cfi_offset 4, -24
 4564              		.cfi_offset 5, -20
 4565              		.cfi_offset 6, -16
 4566              		.cfi_offset 7, -12
 4567              		.cfi_offset 8, -8
 4568              		.cfi_offset 14, -4
 4569 0004 82B0     		sub	sp, sp, #8
 4570              	.LCFI72:
 4571              		.cfi_def_cfa_offset 32
 4572 0006 BDF82460 		ldrh	r6, [sp, #36]
2663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 4573              		.loc 1 2663 0
 4574 000a 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 4575 000e E4B2     		uxtb	r4, r4
 4576 0010 202C     		cmp	r4, #32
 4577 0012 58D1     		bne	.L375
2665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4578              		.loc 1 2665 0
 4579 0014 089C     		ldr	r4, [sp, #32]
 4580 0016 002C     		cmp	r4, #0
 4581 0018 3AD0     		beq	.L370
2665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4582              		.loc 1 2665 0 is_stmt 0 discriminator 1
 4583 001a 002E     		cmp	r6, #0
 4584 001c 38D0     		beq	.L370
2671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4585              		.loc 1 2671 0 is_stmt 1
 4586 001e 0468     		ldr	r4, [r0]
 4587 0020 A469     		ldr	r4, [r4, #24]
 4588 0022 14F4004F 		tst	r4, #32768
 4589 0026 53D1     		bne	.L376
2677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4590              		.loc 1 2677 0
 4591 0028 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 4592 002c 012C     		cmp	r4, #1
 4593 002e 51D0     		beq	.L377
ARM GAS  /tmp/ccQWt8b0.s 			page 208


 4594 0030 9846     		mov	r8, r3
 4595 0032 1446     		mov	r4, r2
 4596 0034 0F46     		mov	r7, r1
 4597 0036 0546     		mov	r5, r0
2677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4598              		.loc 1 2677 0 is_stmt 0 discriminator 2
 4599 0038 0123     		movs	r3, #1
 4600              	.LVL359:
 4601 003a 80F84030 		strb	r3, [r0, #64]
2680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4602              		.loc 1 2680 0 is_stmt 1 discriminator 2
 4603 003e FFF7FEFF 		bl	HAL_GetTick
 4604              	.LVL360:
2682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
 4605              		.loc 1 2682 0 discriminator 2
 4606 0042 2223     		movs	r3, #34
 4607 0044 85F84130 		strb	r3, [r5, #65]
2683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 4608              		.loc 1 2683 0 discriminator 2
 4609 0048 4023     		movs	r3, #64
 4610 004a 85F84230 		strb	r3, [r5, #66]
2684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4611              		.loc 1 2684 0 discriminator 2
 4612 004e 0023     		movs	r3, #0
 4613 0050 6B64     		str	r3, [r5, #68]
2687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 4614              		.loc 1 2687 0 discriminator 2
 4615 0052 089B     		ldr	r3, [sp, #32]
 4616 0054 6B62     		str	r3, [r5, #36]
2688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 4617              		.loc 1 2688 0 discriminator 2
 4618 0056 6E85     		strh	r6, [r5, #42]	@ movhi
2689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
 4619              		.loc 1 2689 0 discriminator 2
 4620 0058 1F4B     		ldr	r3, .L379
 4621 005a EB62     		str	r3, [r5, #44]
2690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4622              		.loc 1 2690 0 discriminator 2
 4623 005c 1F4B     		ldr	r3, .L379+4
 4624 005e 6B63     		str	r3, [r5, #52]
2692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4625              		.loc 1 2692 0 discriminator 2
 4626 0060 6B8D     		ldrh	r3, [r5, #42]
 4627 0062 9BB2     		uxth	r3, r3
 4628 0064 FF2B     		cmp	r3, #255
 4629 0066 18D9     		bls	.L372
2694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 4630              		.loc 1 2694 0
 4631 0068 FF23     		movs	r3, #255
 4632 006a 2B85     		strh	r3, [r5, #40]	@ movhi
 4633              	.LVL361:
2695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4634              		.loc 1 2695 0
 4635 006c 4FF08076 		mov	r6, #16777216
 4636              	.LVL362:
 4637              	.L373:
2704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
ARM GAS  /tmp/ccQWt8b0.s 			page 209


 4638              		.loc 1 2704 0
 4639 0070 0190     		str	r0, [sp, #4]
 4640 0072 1923     		movs	r3, #25
 4641 0074 0093     		str	r3, [sp]
 4642 0076 4346     		mov	r3, r8
 4643 0078 2246     		mov	r2, r4
 4644 007a 3946     		mov	r1, r7
 4645 007c 2846     		mov	r0, r5
 4646              	.LVL363:
 4647 007e FFF7FEFF 		bl	I2C_RequestMemoryRead
 4648              	.LVL364:
 4649 0082 0446     		mov	r4, r0
 4650 0084 70B1     		cbz	r0, .L374
2707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 4651              		.loc 1 2707 0
 4652 0086 0023     		movs	r3, #0
 4653 0088 85F84030 		strb	r3, [r5, #64]
2708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4654              		.loc 1 2708 0
 4655 008c 0124     		movs	r4, #1
 4656 008e 1BE0     		b	.L369
 4657              	.LVL365:
 4658              	.L370:
2667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 4659              		.loc 1 2667 0
 4660 0090 4FF40073 		mov	r3, #512
 4661              	.LVL366:
 4662 0094 4364     		str	r3, [r0, #68]
2668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4663              		.loc 1 2668 0
 4664 0096 0124     		movs	r4, #1
 4665 0098 16E0     		b	.L369
 4666              	.LVL367:
 4667              	.L372:
2699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 4668              		.loc 1 2699 0
 4669 009a 6B8D     		ldrh	r3, [r5, #42]
 4670 009c 2B85     		strh	r3, [r5, #40]	@ movhi
 4671              	.LVL368:
2700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4672              		.loc 1 2700 0
 4673 009e 4FF00076 		mov	r6, #33554432
 4674 00a2 E5E7     		b	.L373
 4675              	.LVL369:
 4676              	.L374:
2712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4677              		.loc 1 2712 0
 4678 00a4 95F82820 		ldrb	r2, [r5, #40]	@ zero_extendqisi2
 4679 00a8 0D4B     		ldr	r3, .L379+8
 4680 00aa 0093     		str	r3, [sp]
 4681 00ac 3346     		mov	r3, r6
 4682 00ae 3946     		mov	r1, r7
 4683 00b0 2846     		mov	r0, r5
 4684 00b2 FFF7FEFF 		bl	I2C_TransferConfig
 4685              	.LVL370:
2715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4686              		.loc 1 2715 0
ARM GAS  /tmp/ccQWt8b0.s 			page 210


 4687 00b6 0023     		movs	r3, #0
 4688 00b8 85F84030 		strb	r3, [r5, #64]
2724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4689              		.loc 1 2724 0
 4690 00bc 0221     		movs	r1, #2
 4691 00be 2846     		mov	r0, r5
 4692 00c0 FFF7FEFF 		bl	I2C_Enable_IRQ
 4693              	.LVL371:
2726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4694              		.loc 1 2726 0
 4695 00c4 00E0     		b	.L369
 4696              	.LVL372:
 4697              	.L375:
2730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4698              		.loc 1 2730 0
 4699 00c6 0224     		movs	r4, #2
 4700              	.LVL373:
 4701              	.L369:
2732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** /**
 4702              		.loc 1 2732 0
 4703 00c8 2046     		mov	r0, r4
 4704 00ca 02B0     		add	sp, sp, #8
 4705              	.LCFI73:
 4706              		.cfi_remember_state
 4707              		.cfi_def_cfa_offset 24
 4708              		@ sp needed
 4709 00cc BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 4710              	.LVL374:
 4711              	.L376:
 4712              	.LCFI74:
 4713              		.cfi_restore_state
2673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4714              		.loc 1 2673 0
 4715 00d0 0224     		movs	r4, #2
 4716 00d2 F9E7     		b	.L369
 4717              	.L377:
2677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4718              		.loc 1 2677 0
 4719 00d4 0224     		movs	r4, #2
 4720 00d6 F7E7     		b	.L369
 4721              	.L380:
 4722              		.align	2
 4723              	.L379:
 4724 00d8 0000FFFF 		.word	-65536
 4725 00dc 00000000 		.word	I2C_Master_ISR_IT
 4726 00e0 00240080 		.word	-2147474432
 4727              		.cfi_endproc
 4728              	.LFE142:
 4730              		.section	.text.HAL_I2C_Mem_Write_DMA,"ax",%progbits
 4731              		.align	1
 4732              		.global	HAL_I2C_Mem_Write_DMA
 4733              		.syntax unified
 4734              		.thumb
 4735              		.thumb_func
 4736              		.fpu fpv4-sp-d16
 4738              	HAL_I2C_Mem_Write_DMA:
 4739              	.LFB143:
ARM GAS  /tmp/ccQWt8b0.s 			page 211


2746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 4740              		.loc 1 2746 0
 4741              		.cfi_startproc
 4742              		@ args = 8, pretend = 0, frame = 0
 4743              		@ frame_needed = 0, uses_anonymous_args = 0
 4744              	.LVL375:
 4745 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4746              	.LCFI75:
 4747              		.cfi_def_cfa_offset 24
 4748              		.cfi_offset 4, -24
 4749              		.cfi_offset 5, -20
 4750              		.cfi_offset 6, -16
 4751              		.cfi_offset 7, -12
 4752              		.cfi_offset 8, -8
 4753              		.cfi_offset 14, -4
 4754 0004 82B0     		sub	sp, sp, #8
 4755              	.LCFI76:
 4756              		.cfi_def_cfa_offset 32
 4757 0006 BDF82460 		ldrh	r6, [sp, #36]
2754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 4758              		.loc 1 2754 0
 4759 000a 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 4760 000e E4B2     		uxtb	r4, r4
 4761 0010 202C     		cmp	r4, #32
 4762 0012 40F09880 		bne	.L391
2756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4763              		.loc 1 2756 0
 4764 0016 089C     		ldr	r4, [sp, #32]
 4765 0018 002C     		cmp	r4, #0
 4766 001a 5BD0     		beq	.L383
2756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4767              		.loc 1 2756 0 is_stmt 0 discriminator 1
 4768 001c 002E     		cmp	r6, #0
 4769 001e 59D0     		beq	.L383
2762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4770              		.loc 1 2762 0 is_stmt 1
 4771 0020 0468     		ldr	r4, [r0]
 4772 0022 A469     		ldr	r4, [r4, #24]
 4773 0024 14F4004F 		tst	r4, #32768
 4774 0028 40F09280 		bne	.L392
2768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4775              		.loc 1 2768 0
 4776 002c 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 4777 0030 012C     		cmp	r4, #1
 4778 0032 00F08F80 		beq	.L393
 4779 0036 9846     		mov	r8, r3
 4780 0038 1446     		mov	r4, r2
 4781 003a 0F46     		mov	r7, r1
 4782 003c 0546     		mov	r5, r0
2768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4783              		.loc 1 2768 0 is_stmt 0 discriminator 2
 4784 003e 0123     		movs	r3, #1
 4785              	.LVL376:
 4786 0040 80F84030 		strb	r3, [r0, #64]
2771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4787              		.loc 1 2771 0 is_stmt 1 discriminator 2
 4788 0044 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccQWt8b0.s 			page 212


 4789              	.LVL377:
2773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
 4790              		.loc 1 2773 0 discriminator 2
 4791 0048 2123     		movs	r3, #33
 4792 004a 85F84130 		strb	r3, [r5, #65]
2774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 4793              		.loc 1 2774 0 discriminator 2
 4794 004e 4023     		movs	r3, #64
 4795 0050 85F84230 		strb	r3, [r5, #66]
2775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4796              		.loc 1 2775 0 discriminator 2
 4797 0054 0023     		movs	r3, #0
 4798 0056 6B64     		str	r3, [r5, #68]
2778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 4799              		.loc 1 2778 0 discriminator 2
 4800 0058 089B     		ldr	r3, [sp, #32]
 4801 005a 6B62     		str	r3, [r5, #36]
2779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 4802              		.loc 1 2779 0 discriminator 2
 4803 005c 6E85     		strh	r6, [r5, #42]	@ movhi
2780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
 4804              		.loc 1 2780 0 discriminator 2
 4805 005e 3E4B     		ldr	r3, .L398
 4806 0060 EB62     		str	r3, [r5, #44]
2781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4807              		.loc 1 2781 0 discriminator 2
 4808 0062 3E4B     		ldr	r3, .L398+4
 4809 0064 6B63     		str	r3, [r5, #52]
2783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4810              		.loc 1 2783 0 discriminator 2
 4811 0066 6B8D     		ldrh	r3, [r5, #42]
 4812 0068 9BB2     		uxth	r3, r3
 4813 006a FF2B     		cmp	r3, #255
 4814 006c 37D9     		bls	.L385
2785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 4815              		.loc 1 2785 0
 4816 006e FF23     		movs	r3, #255
 4817 0070 2B85     		strh	r3, [r5, #40]	@ movhi
 4818              	.LVL378:
2786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4819              		.loc 1 2786 0
 4820 0072 4FF08076 		mov	r6, #16777216
 4821              	.LVL379:
 4822              	.L386:
2795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4823              		.loc 1 2795 0
 4824 0076 0190     		str	r0, [sp, #4]
 4825 0078 1923     		movs	r3, #25
 4826 007a 0093     		str	r3, [sp]
 4827 007c 4346     		mov	r3, r8
 4828 007e 2246     		mov	r2, r4
 4829 0080 3946     		mov	r1, r7
 4830 0082 2846     		mov	r0, r5
 4831              	.LVL380:
 4832 0084 FFF7FEFF 		bl	I2C_RequestMemoryWrite
 4833              	.LVL381:
 4834 0088 0028     		cmp	r0, #0
ARM GAS  /tmp/ccQWt8b0.s 			page 213


 4835 008a 2DD1     		bne	.L396
2803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4836              		.loc 1 2803 0
 4837 008c AB6B     		ldr	r3, [r5, #56]
 4838 008e 002B     		cmp	r3, #0
 4839 0090 2FD0     		beq	.L388
2806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4840              		.loc 1 2806 0
 4841 0092 334A     		ldr	r2, .L398+8
 4842 0094 DA62     		str	r2, [r3, #44]
2809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4843              		.loc 1 2809 0
 4844 0096 AB6B     		ldr	r3, [r5, #56]
 4845 0098 324A     		ldr	r2, .L398+12
 4846 009a 5A63     		str	r2, [r3, #52]
2812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = NULL;
 4847              		.loc 1 2812 0
 4848 009c AA6B     		ldr	r2, [r5, #56]
 4849 009e 0023     		movs	r3, #0
 4850 00a0 1363     		str	r3, [r2, #48]
2813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4851              		.loc 1 2813 0
 4852 00a2 AA6B     		ldr	r2, [r5, #56]
 4853 00a4 9363     		str	r3, [r2, #56]
2816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4854              		.loc 1 2816 0
 4855 00a6 2A68     		ldr	r2, [r5]
 4856 00a8 2B8D     		ldrh	r3, [r5, #40]
 4857 00aa 2832     		adds	r2, r2, #40
 4858 00ac 0899     		ldr	r1, [sp, #32]
 4859 00ae A86B     		ldr	r0, [r5, #56]
 4860 00b0 FFF7FEFF 		bl	HAL_DMA_Start_IT
 4861              	.LVL382:
2833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 4862              		.loc 1 2833 0
 4863 00b4 0446     		mov	r4, r0
 4864 00b6 50B3     		cbz	r0, .L397
2857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 4865              		.loc 1 2857 0
 4866 00b8 2023     		movs	r3, #32
 4867 00ba 85F84130 		strb	r3, [r5, #65]
2858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4868              		.loc 1 2858 0
 4869 00be 0022     		movs	r2, #0
 4870 00c0 85F84220 		strb	r2, [r5, #66]
2861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4871              		.loc 1 2861 0
 4872 00c4 6B6C     		ldr	r3, [r5, #68]
 4873 00c6 43F01003 		orr	r3, r3, #16
 4874 00ca 6B64     		str	r3, [r5, #68]
2864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4875              		.loc 1 2864 0
 4876 00cc 85F84020 		strb	r2, [r5, #64]
2866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4877              		.loc 1 2866 0
 4878 00d0 0124     		movs	r4, #1
 4879 00d2 39E0     		b	.L382
ARM GAS  /tmp/ccQWt8b0.s 			page 214


 4880              	.LVL383:
 4881              	.L383:
2758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 4882              		.loc 1 2758 0
 4883 00d4 4FF40073 		mov	r3, #512
 4884              	.LVL384:
 4885 00d8 4364     		str	r3, [r0, #68]
2759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4886              		.loc 1 2759 0
 4887 00da 0124     		movs	r4, #1
 4888 00dc 34E0     		b	.L382
 4889              	.LVL385:
 4890              	.L385:
2790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 4891              		.loc 1 2790 0
 4892 00de 6B8D     		ldrh	r3, [r5, #42]
 4893 00e0 2B85     		strh	r3, [r5, #40]	@ movhi
 4894              	.LVL386:
2791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4895              		.loc 1 2791 0
 4896 00e2 4FF00076 		mov	r6, #33554432
 4897 00e6 C6E7     		b	.L386
 4898              	.LVL387:
 4899              	.L396:
2798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 4900              		.loc 1 2798 0
 4901 00e8 0023     		movs	r3, #0
 4902 00ea 85F84030 		strb	r3, [r5, #64]
2799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4903              		.loc 1 2799 0
 4904 00ee 0124     		movs	r4, #1
 4905 00f0 2AE0     		b	.L382
 4906              	.L388:
2821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 4907              		.loc 1 2821 0
 4908 00f2 2023     		movs	r3, #32
 4909 00f4 85F84130 		strb	r3, [r5, #65]
2822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4910              		.loc 1 2822 0
 4911 00f8 0022     		movs	r2, #0
 4912 00fa 85F84220 		strb	r2, [r5, #66]
2825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4913              		.loc 1 2825 0
 4914 00fe 6B6C     		ldr	r3, [r5, #68]
 4915 0100 43F08003 		orr	r3, r3, #128
 4916 0104 6B64     		str	r3, [r5, #68]
2828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4917              		.loc 1 2828 0
 4918 0106 85F84020 		strb	r2, [r5, #64]
2830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4919              		.loc 1 2830 0
 4920 010a 0124     		movs	r4, #1
 4921 010c 1CE0     		b	.L382
 4922              	.LVL388:
 4923              	.L397:
2837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4924              		.loc 1 2837 0
ARM GAS  /tmp/ccQWt8b0.s 			page 215


 4925 010e 95F82820 		ldrb	r2, [r5, #40]	@ zero_extendqisi2
 4926 0112 4FF00008 		mov	r8, #0
 4927 0116 CDF80080 		str	r8, [sp]
 4928 011a 3346     		mov	r3, r6
 4929 011c 3946     		mov	r1, r7
 4930 011e 2846     		mov	r0, r5
 4931              	.LVL389:
 4932 0120 FFF7FEFF 		bl	I2C_TransferConfig
 4933              	.LVL390:
2840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4934              		.loc 1 2840 0
 4935 0124 6B8D     		ldrh	r3, [r5, #42]
 4936 0126 2A8D     		ldrh	r2, [r5, #40]
 4937 0128 9B1A     		subs	r3, r3, r2
 4938 012a 9BB2     		uxth	r3, r3
 4939 012c 6B85     		strh	r3, [r5, #42]	@ movhi
2843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4940              		.loc 1 2843 0
 4941 012e 85F84080 		strb	r8, [r5, #64]
2849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4942              		.loc 1 2849 0
 4943 0132 1121     		movs	r1, #17
 4944 0134 2846     		mov	r0, r5
 4945 0136 FFF7FEFF 		bl	I2C_Enable_IRQ
 4946              	.LVL391:
2852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4947              		.loc 1 2852 0
 4948 013a 2A68     		ldr	r2, [r5]
 4949 013c 1368     		ldr	r3, [r2]
 4950 013e 43F48043 		orr	r3, r3, #16384
 4951 0142 1360     		str	r3, [r2]
2869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4952              		.loc 1 2869 0
 4953 0144 00E0     		b	.L382
 4954              	.LVL392:
 4955              	.L391:
2873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 4956              		.loc 1 2873 0
 4957 0146 0224     		movs	r4, #2
 4958              	.LVL393:
 4959              	.L382:
2875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4960              		.loc 1 2875 0
 4961 0148 2046     		mov	r0, r4
 4962 014a 02B0     		add	sp, sp, #8
 4963              	.LCFI77:
 4964              		.cfi_remember_state
 4965              		.cfi_def_cfa_offset 24
 4966              		@ sp needed
 4967 014c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 4968              	.LVL394:
 4969              	.L392:
 4970              	.LCFI78:
 4971              		.cfi_restore_state
2764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 4972              		.loc 1 2764 0
 4973 0150 0224     		movs	r4, #2
ARM GAS  /tmp/ccQWt8b0.s 			page 216


 4974 0152 F9E7     		b	.L382
 4975              	.L393:
2768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 4976              		.loc 1 2768 0
 4977 0154 0224     		movs	r4, #2
 4978 0156 F7E7     		b	.L382
 4979              	.L399:
 4980              		.align	2
 4981              	.L398:
 4982 0158 0000FFFF 		.word	-65536
 4983 015c 00000000 		.word	I2C_Master_ISR_DMA
 4984 0160 00000000 		.word	I2C_DMAMasterTransmitCplt
 4985 0164 00000000 		.word	I2C_DMAError
 4986              		.cfi_endproc
 4987              	.LFE143:
 4989              		.section	.text.HAL_I2C_Mem_Read_DMA,"ax",%progbits
 4990              		.align	1
 4991              		.global	HAL_I2C_Mem_Read_DMA
 4992              		.syntax unified
 4993              		.thumb
 4994              		.thumb_func
 4995              		.fpu fpv4-sp-d16
 4997              	HAL_I2C_Mem_Read_DMA:
 4998              	.LFB144:
2890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 4999              		.loc 1 2890 0
 5000              		.cfi_startproc
 5001              		@ args = 8, pretend = 0, frame = 0
 5002              		@ frame_needed = 0, uses_anonymous_args = 0
 5003              	.LVL395:
 5004 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 5005              	.LCFI79:
 5006              		.cfi_def_cfa_offset 24
 5007              		.cfi_offset 4, -24
 5008              		.cfi_offset 5, -20
 5009              		.cfi_offset 6, -16
 5010              		.cfi_offset 7, -12
 5011              		.cfi_offset 8, -8
 5012              		.cfi_offset 14, -4
 5013 0004 82B0     		sub	sp, sp, #8
 5014              	.LCFI80:
 5015              		.cfi_def_cfa_offset 32
 5016 0006 BDF82460 		ldrh	r6, [sp, #36]
2898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 5017              		.loc 1 2898 0
 5018 000a 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 5019 000e E4B2     		uxtb	r4, r4
 5020 0010 202C     		cmp	r4, #32
 5021 0012 40F09780 		bne	.L410
2900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5022              		.loc 1 2900 0
 5023 0016 089C     		ldr	r4, [sp, #32]
 5024 0018 002C     		cmp	r4, #0
 5025 001a 5BD0     		beq	.L402
2900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5026              		.loc 1 2900 0 is_stmt 0 discriminator 1
 5027 001c 002E     		cmp	r6, #0
ARM GAS  /tmp/ccQWt8b0.s 			page 217


 5028 001e 59D0     		beq	.L402
2906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5029              		.loc 1 2906 0 is_stmt 1
 5030 0020 0468     		ldr	r4, [r0]
 5031 0022 A469     		ldr	r4, [r4, #24]
 5032 0024 14F4004F 		tst	r4, #32768
 5033 0028 40F09180 		bne	.L411
2912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5034              		.loc 1 2912 0
 5035 002c 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 5036 0030 012C     		cmp	r4, #1
 5037 0032 00F08E80 		beq	.L412
 5038 0036 9846     		mov	r8, r3
 5039 0038 1446     		mov	r4, r2
 5040 003a 0F46     		mov	r7, r1
 5041 003c 0546     		mov	r5, r0
2912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5042              		.loc 1 2912 0 is_stmt 0 discriminator 2
 5043 003e 0123     		movs	r3, #1
 5044              	.LVL396:
 5045 0040 80F84030 		strb	r3, [r0, #64]
2915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5046              		.loc 1 2915 0 is_stmt 1 discriminator 2
 5047 0044 FFF7FEFF 		bl	HAL_GetTick
 5048              	.LVL397:
2917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode        = HAL_I2C_MODE_MEM;
 5049              		.loc 1 2917 0 discriminator 2
 5050 0048 2223     		movs	r3, #34
 5051 004a 85F84130 		strb	r3, [r5, #65]
2918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 5052              		.loc 1 2918 0 discriminator 2
 5053 004e 4023     		movs	r3, #64
 5054 0050 85F84230 		strb	r3, [r5, #66]
2919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5055              		.loc 1 2919 0 discriminator 2
 5056 0054 0023     		movs	r3, #0
 5057 0056 6B64     		str	r3, [r5, #68]
2922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 5058              		.loc 1 2922 0 discriminator 2
 5059 0058 089B     		ldr	r3, [sp, #32]
 5060 005a 6B62     		str	r3, [r5, #36]
2923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 5061              		.loc 1 2923 0 discriminator 2
 5062 005c 6E85     		strh	r6, [r5, #42]	@ movhi
2924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
 5063              		.loc 1 2924 0 discriminator 2
 5064 005e 3E4B     		ldr	r3, .L417
 5065 0060 EB62     		str	r3, [r5, #44]
2925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5066              		.loc 1 2925 0 discriminator 2
 5067 0062 3E4B     		ldr	r3, .L417+4
 5068 0064 6B63     		str	r3, [r5, #52]
2927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5069              		.loc 1 2927 0 discriminator 2
 5070 0066 6B8D     		ldrh	r3, [r5, #42]
 5071 0068 9BB2     		uxth	r3, r3
 5072 006a FF2B     		cmp	r3, #255
ARM GAS  /tmp/ccQWt8b0.s 			page 218


 5073 006c 37D9     		bls	.L404
2929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 5074              		.loc 1 2929 0
 5075 006e FF23     		movs	r3, #255
 5076 0070 2B85     		strh	r3, [r5, #40]	@ movhi
 5077              	.LVL398:
2930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5078              		.loc 1 2930 0
 5079 0072 4FF08076 		mov	r6, #16777216
 5080              	.LVL399:
 5081              	.L405:
2939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5082              		.loc 1 2939 0
 5083 0076 0190     		str	r0, [sp, #4]
 5084 0078 1923     		movs	r3, #25
 5085 007a 0093     		str	r3, [sp]
 5086 007c 4346     		mov	r3, r8
 5087 007e 2246     		mov	r2, r4
 5088 0080 3946     		mov	r1, r7
 5089 0082 2846     		mov	r0, r5
 5090              	.LVL400:
 5091 0084 FFF7FEFF 		bl	I2C_RequestMemoryRead
 5092              	.LVL401:
 5093 0088 0028     		cmp	r0, #0
 5094 008a 2DD1     		bne	.L415
2946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5095              		.loc 1 2946 0
 5096 008c EB6B     		ldr	r3, [r5, #60]
 5097 008e 002B     		cmp	r3, #0
 5098 0090 2FD0     		beq	.L407
2949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5099              		.loc 1 2949 0
 5100 0092 334A     		ldr	r2, .L417+8
 5101 0094 DA62     		str	r2, [r3, #44]
2952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5102              		.loc 1 2952 0
 5103 0096 EB6B     		ldr	r3, [r5, #60]
 5104 0098 324A     		ldr	r2, .L417+12
 5105 009a 5A63     		str	r2, [r3, #52]
2955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = NULL;
 5106              		.loc 1 2955 0
 5107 009c EA6B     		ldr	r2, [r5, #60]
 5108 009e 0023     		movs	r3, #0
 5109 00a0 1363     		str	r3, [r2, #48]
2956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5110              		.loc 1 2956 0
 5111 00a2 EA6B     		ldr	r2, [r5, #60]
 5112 00a4 9363     		str	r3, [r2, #56]
2959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5113              		.loc 1 2959 0
 5114 00a6 2968     		ldr	r1, [r5]
 5115 00a8 2B8D     		ldrh	r3, [r5, #40]
 5116 00aa 089A     		ldr	r2, [sp, #32]
 5117 00ac 2431     		adds	r1, r1, #36
 5118 00ae E86B     		ldr	r0, [r5, #60]
 5119 00b0 FFF7FEFF 		bl	HAL_DMA_Start_IT
 5120              	.LVL402:
ARM GAS  /tmp/ccQWt8b0.s 			page 219


2976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5121              		.loc 1 2976 0
 5122 00b4 0446     		mov	r4, r0
 5123 00b6 50B3     		cbz	r0, .L416
2999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 5124              		.loc 1 2999 0
 5125 00b8 2023     		movs	r3, #32
 5126 00ba 85F84130 		strb	r3, [r5, #65]
3000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5127              		.loc 1 3000 0
 5128 00be 0022     		movs	r2, #0
 5129 00c0 85F84220 		strb	r2, [r5, #66]
3003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5130              		.loc 1 3003 0
 5131 00c4 6B6C     		ldr	r3, [r5, #68]
 5132 00c6 43F01003 		orr	r3, r3, #16
 5133 00ca 6B64     		str	r3, [r5, #68]
3006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5134              		.loc 1 3006 0
 5135 00cc 85F84020 		strb	r2, [r5, #64]
3008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5136              		.loc 1 3008 0
 5137 00d0 0124     		movs	r4, #1
 5138 00d2 38E0     		b	.L401
 5139              	.LVL403:
 5140              	.L402:
2902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 5141              		.loc 1 2902 0
 5142 00d4 4FF40073 		mov	r3, #512
 5143              	.LVL404:
 5144 00d8 4364     		str	r3, [r0, #68]
2903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5145              		.loc 1 2903 0
 5146 00da 0124     		movs	r4, #1
 5147 00dc 33E0     		b	.L401
 5148              	.LVL405:
 5149              	.L404:
2934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_AUTOEND_MODE;
 5150              		.loc 1 2934 0
 5151 00de 6B8D     		ldrh	r3, [r5, #42]
 5152 00e0 2B85     		strh	r3, [r5, #40]	@ movhi
 5153              	.LVL406:
2935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5154              		.loc 1 2935 0
 5155 00e2 4FF00076 		mov	r6, #33554432
 5156 00e6 C6E7     		b	.L405
 5157              	.LVL407:
 5158              	.L415:
2942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return HAL_ERROR;
 5159              		.loc 1 2942 0
 5160 00e8 0023     		movs	r3, #0
 5161 00ea 85F84030 		strb	r3, [r5, #64]
2943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5162              		.loc 1 2943 0
 5163 00ee 0124     		movs	r4, #1
 5164 00f0 29E0     		b	.L401
 5165              	.L407:
ARM GAS  /tmp/ccQWt8b0.s 			page 220


2964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 5166              		.loc 1 2964 0
 5167 00f2 2023     		movs	r3, #32
 5168 00f4 85F84130 		strb	r3, [r5, #65]
2965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5169              		.loc 1 2965 0
 5170 00f8 0022     		movs	r2, #0
 5171 00fa 85F84220 		strb	r2, [r5, #66]
2968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5172              		.loc 1 2968 0
 5173 00fe 6B6C     		ldr	r3, [r5, #68]
 5174 0100 43F08003 		orr	r3, r3, #128
 5175 0104 6B64     		str	r3, [r5, #68]
2971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5176              		.loc 1 2971 0
 5177 0106 85F84020 		strb	r2, [r5, #64]
2973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5178              		.loc 1 2973 0
 5179 010a 0124     		movs	r4, #1
 5180 010c 1BE0     		b	.L401
 5181              	.LVL408:
 5182              	.L416:
2979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5183              		.loc 1 2979 0
 5184 010e 95F82820 		ldrb	r2, [r5, #40]	@ zero_extendqisi2
 5185 0112 154B     		ldr	r3, .L417+16
 5186 0114 0093     		str	r3, [sp]
 5187 0116 3346     		mov	r3, r6
 5188 0118 3946     		mov	r1, r7
 5189 011a 2846     		mov	r0, r5
 5190              	.LVL409:
 5191 011c FFF7FEFF 		bl	I2C_TransferConfig
 5192              	.LVL410:
2982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5193              		.loc 1 2982 0
 5194 0120 6B8D     		ldrh	r3, [r5, #42]
 5195 0122 2A8D     		ldrh	r2, [r5, #40]
 5196 0124 9B1A     		subs	r3, r3, r2
 5197 0126 9BB2     		uxth	r3, r3
 5198 0128 6B85     		strh	r3, [r5, #42]	@ movhi
2985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5199              		.loc 1 2985 0
 5200 012a 0023     		movs	r3, #0
 5201 012c 85F84030 		strb	r3, [r5, #64]
2991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5202              		.loc 1 2991 0
 5203 0130 1121     		movs	r1, #17
 5204 0132 2846     		mov	r0, r5
 5205 0134 FFF7FEFF 		bl	I2C_Enable_IRQ
 5206              	.LVL411:
2994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5207              		.loc 1 2994 0
 5208 0138 2A68     		ldr	r2, [r5]
 5209 013a 1368     		ldr	r3, [r2]
 5210 013c 43F40043 		orr	r3, r3, #32768
 5211 0140 1360     		str	r3, [r2]
3011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
ARM GAS  /tmp/ccQWt8b0.s 			page 221


 5212              		.loc 1 3011 0
 5213 0142 00E0     		b	.L401
 5214              	.LVL412:
 5215              	.L410:
3015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 5216              		.loc 1 3015 0
 5217 0144 0224     		movs	r4, #2
 5218              	.LVL413:
 5219              	.L401:
3017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5220              		.loc 1 3017 0
 5221 0146 2046     		mov	r0, r4
 5222 0148 02B0     		add	sp, sp, #8
 5223              	.LCFI81:
 5224              		.cfi_remember_state
 5225              		.cfi_def_cfa_offset 24
 5226              		@ sp needed
 5227 014a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 5228              	.LVL414:
 5229              	.L411:
 5230              	.LCFI82:
 5231              		.cfi_restore_state
2908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5232              		.loc 1 2908 0
 5233 014e 0224     		movs	r4, #2
 5234 0150 F9E7     		b	.L401
 5235              	.L412:
2912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5236              		.loc 1 2912 0
 5237 0152 0224     		movs	r4, #2
 5238 0154 F7E7     		b	.L401
 5239              	.L418:
 5240 0156 00BF     		.align	2
 5241              	.L417:
 5242 0158 0000FFFF 		.word	-65536
 5243 015c 00000000 		.word	I2C_Master_ISR_DMA
 5244 0160 00000000 		.word	I2C_DMAMasterReceiveCplt
 5245 0164 00000000 		.word	I2C_DMAError
 5246 0168 00240080 		.word	-2147474432
 5247              		.cfi_endproc
 5248              	.LFE144:
 5250              		.section	.text.HAL_I2C_IsDeviceReady,"ax",%progbits
 5251              		.align	1
 5252              		.global	HAL_I2C_IsDeviceReady
 5253              		.syntax unified
 5254              		.thumb
 5255              		.thumb_func
 5256              		.fpu fpv4-sp-d16
 5258              	HAL_I2C_IsDeviceReady:
 5259              	.LFB145:
3031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tickstart;
 5260              		.loc 1 3031 0
 5261              		.cfi_startproc
 5262              		@ args = 0, pretend = 0, frame = 8
 5263              		@ frame_needed = 0, uses_anonymous_args = 0
 5264              	.LVL415:
 5265 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
ARM GAS  /tmp/ccQWt8b0.s 			page 222


 5266              	.LCFI83:
 5267              		.cfi_def_cfa_offset 28
 5268              		.cfi_offset 4, -28
 5269              		.cfi_offset 5, -24
 5270              		.cfi_offset 6, -20
 5271              		.cfi_offset 7, -16
 5272              		.cfi_offset 8, -12
 5273              		.cfi_offset 9, -8
 5274              		.cfi_offset 14, -4
 5275 0004 85B0     		sub	sp, sp, #20
 5276              	.LCFI84:
 5277              		.cfi_def_cfa_offset 48
3034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5278              		.loc 1 3034 0
 5279 0006 0024     		movs	r4, #0
 5280 0008 0394     		str	r4, [sp, #12]
3039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 5281              		.loc 1 3039 0
 5282 000a 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 5283 000e E4B2     		uxtb	r4, r4
 5284 0010 202C     		cmp	r4, #32
 5285 0012 40F09E80 		bne	.L431
3041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5286              		.loc 1 3041 0
 5287 0016 0468     		ldr	r4, [r0]
 5288 0018 A469     		ldr	r4, [r4, #24]
 5289 001a 14F4004F 		tst	r4, #32768
 5290 001e 40F09D80 		bne	.L432
3047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5291              		.loc 1 3047 0
 5292 0022 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 5293 0026 012C     		cmp	r4, #1
 5294 0028 00F09A80 		beq	.L433
 5295 002c 1E46     		mov	r6, r3
 5296 002e 9046     		mov	r8, r2
 5297 0030 8946     		mov	r9, r1
 5298 0032 0546     		mov	r5, r0
3047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5299              		.loc 1 3047 0 is_stmt 0 discriminator 2
 5300 0034 0123     		movs	r3, #1
 5301              	.LVL416:
 5302 0036 80F84030 		strb	r3, [r0, #64]
3049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 5303              		.loc 1 3049 0 is_stmt 1 discriminator 2
 5304 003a 2423     		movs	r3, #36
 5305 003c 80F84130 		strb	r3, [r0, #65]
3050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5306              		.loc 1 3050 0 discriminator 2
 5307 0040 0023     		movs	r3, #0
 5308 0042 4364     		str	r3, [r0, #68]
 5309 0044 42E0     		b	.L430
 5310              	.LVL417:
 5311              	.L441:
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5312              		.loc 1 3055 0 discriminator 1
 5313 0046 C9F30903 		ubfx	r3, r9, #0, #10
 5314 004a 43F00073 		orr	r3, r3, #33554432
ARM GAS  /tmp/ccQWt8b0.s 			page 223


 5315 004e 43F40053 		orr	r3, r3, #8192
 5316 0052 42E0     		b	.L422
 5317              	.LVL418:
 5318              	.L424:
3083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 5319              		.loc 1 3083 0
 5320 0054 2B68     		ldr	r3, [r5]
 5321 0056 9C69     		ldr	r4, [r3, #24]
 5322              	.LVL419:
 5323 0058 C4F34014 		ubfx	r4, r4, #5, #1
 5324              	.LVL420:
3084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5325              		.loc 1 3084 0
 5326 005c 9B69     		ldr	r3, [r3, #24]
 5327 005e C3F30013 		ubfx	r3, r3, #4, #1
 5328              	.LVL421:
 5329              	.L423:
3064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5330              		.loc 1 3064 0
 5331 0062 B4B9     		cbnz	r4, .L426
3064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5332              		.loc 1 3064 0 is_stmt 0 discriminator 1
 5333 0064 ABB9     		cbnz	r3, .L426
3066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 5334              		.loc 1 3066 0 is_stmt 1
 5335 0066 B6F1FF3F 		cmp	r6, #-1
 5336 006a F3D0     		beq	.L424
3068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 5337              		.loc 1 3068 0
 5338 006c FFF7FEFF 		bl	HAL_GetTick
 5339              	.LVL422:
 5340 0070 C01B     		subs	r0, r0, r7
 5341 0072 B042     		cmp	r0, r6
 5342 0074 01D8     		bhi	.L425
3068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 5343              		.loc 1 3068 0 is_stmt 0 discriminator 1
 5344 0076 002E     		cmp	r6, #0
 5345 0078 ECD1     		bne	.L424
 5346              	.L425:
3071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5347              		.loc 1 3071 0 is_stmt 1
 5348 007a 2023     		movs	r3, #32
 5349 007c 85F84130 		strb	r3, [r5, #65]
3074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5350              		.loc 1 3074 0
 5351 0080 6B6C     		ldr	r3, [r5, #68]
 5352 0082 43F02003 		orr	r3, r3, #32
 5353 0086 6B64     		str	r3, [r5, #68]
3077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5354              		.loc 1 3077 0
 5355 0088 0023     		movs	r3, #0
 5356 008a 85F84030 		strb	r3, [r5, #64]
3079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 5357              		.loc 1 3079 0
 5358 008e 0123     		movs	r3, #1
 5359 0090 60E0     		b	.L420
 5360              	.LVL423:
ARM GAS  /tmp/ccQWt8b0.s 			page 224


 5361              	.L426:
3088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5362              		.loc 1 3088 0
 5363 0092 2B68     		ldr	r3, [r5]
 5364              	.LVL424:
 5365 0094 9B69     		ldr	r3, [r3, #24]
 5366 0096 13F0100F 		tst	r3, #16
 5367 009a 2BD0     		beq	.L438
3110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 5368              		.loc 1 3110 0
 5369 009c 0097     		str	r7, [sp]
 5370 009e 3346     		mov	r3, r6
 5371 00a0 0022     		movs	r2, #0
 5372 00a2 2021     		movs	r1, #32
 5373 00a4 2846     		mov	r0, r5
 5374 00a6 FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 5375              	.LVL425:
 5376 00aa 0028     		cmp	r0, #0
 5377 00ac 5CD1     		bne	.L435
3116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5378              		.loc 1 3116 0
 5379 00ae 2B68     		ldr	r3, [r5]
 5380 00b0 1022     		movs	r2, #16
 5381 00b2 DA61     		str	r2, [r3, #28]
3119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5382              		.loc 1 3119 0
 5383 00b4 2B68     		ldr	r3, [r5]
 5384 00b6 2022     		movs	r2, #32
 5385 00b8 DA61     		str	r2, [r3, #28]
3123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5386              		.loc 1 3123 0
 5387 00ba 039B     		ldr	r3, [sp, #12]
 5388 00bc 4345     		cmp	r3, r8
 5389 00be 2BD0     		beq	.L439
 5390              	.L429:
3139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5391              		.loc 1 3139 0
 5392 00c0 039B     		ldr	r3, [sp, #12]
 5393 00c2 0133     		adds	r3, r3, #1
 5394 00c4 0393     		str	r3, [sp, #12]
3141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5395              		.loc 1 3141 0
 5396 00c6 039B     		ldr	r3, [sp, #12]
 5397 00c8 4345     		cmp	r3, r8
 5398 00ca 36D2     		bcs	.L440
 5399              	.LVL426:
 5400              	.L430:
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5401              		.loc 1 3055 0
 5402 00cc EB68     		ldr	r3, [r5, #12]
 5403 00ce 012B     		cmp	r3, #1
 5404 00d0 B9D0     		beq	.L441
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5405              		.loc 1 3055 0 is_stmt 0 discriminator 2
 5406 00d2 C9F30903 		ubfx	r3, r9, #0, #10
 5407 00d6 43F42053 		orr	r3, r3, #10240
 5408              	.L422:
ARM GAS  /tmp/ccQWt8b0.s 			page 225


3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5409              		.loc 1 3055 0 discriminator 4
 5410 00da 2A68     		ldr	r2, [r5]
 5411 00dc 5360     		str	r3, [r2, #4]
3059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5412              		.loc 1 3059 0 is_stmt 1 discriminator 4
 5413 00de FFF7FEFF 		bl	HAL_GetTick
 5414              	.LVL427:
 5415 00e2 0746     		mov	r7, r0
 5416              	.LVL428:
3061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 5417              		.loc 1 3061 0 discriminator 4
 5418 00e4 2B68     		ldr	r3, [r5]
 5419 00e6 9C69     		ldr	r4, [r3, #24]
 5420 00e8 C4F34014 		ubfx	r4, r4, #5, #1
 5421              	.LVL429:
3062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5422              		.loc 1 3062 0 discriminator 4
 5423 00ec 9B69     		ldr	r3, [r3, #24]
 5424 00ee C3F30013 		ubfx	r3, r3, #4, #1
 5425              	.LVL430:
3064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5426              		.loc 1 3064 0 discriminator 4
 5427 00f2 B6E7     		b	.L423
 5428              	.LVL431:
 5429              	.L438:
3091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 5430              		.loc 1 3091 0
 5431 00f4 0097     		str	r7, [sp]
 5432 00f6 3346     		mov	r3, r6
 5433 00f8 0022     		movs	r2, #0
 5434 00fa 2021     		movs	r1, #32
 5435 00fc 2846     		mov	r0, r5
 5436 00fe FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 5437              	.LVL432:
 5438 0102 0346     		mov	r3, r0
 5439 0104 70BB     		cbnz	r0, .L434
3097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5440              		.loc 1 3097 0
 5441 0106 2968     		ldr	r1, [r5]
 5442 0108 2022     		movs	r2, #32
 5443 010a CA61     		str	r2, [r1, #28]
3100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5444              		.loc 1 3100 0
 5445 010c 85F84120 		strb	r2, [r5, #65]
3103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5446              		.loc 1 3103 0
 5447 0110 0022     		movs	r2, #0
 5448 0112 85F84020 		strb	r2, [r5, #64]
3105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5449              		.loc 1 3105 0
 5450 0116 1DE0     		b	.L420
 5451              	.L439:
3126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5452              		.loc 1 3126 0
 5453 0118 2A68     		ldr	r2, [r5]
 5454 011a 5368     		ldr	r3, [r2, #4]
ARM GAS  /tmp/ccQWt8b0.s 			page 226


 5455 011c 43F48043 		orr	r3, r3, #16384
 5456 0120 5360     		str	r3, [r2, #4]
3129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 5457              		.loc 1 3129 0
 5458 0122 0097     		str	r7, [sp]
 5459 0124 3346     		mov	r3, r6
 5460 0126 0022     		movs	r2, #0
 5461 0128 2021     		movs	r1, #32
 5462 012a 2846     		mov	r0, r5
 5463 012c FFF7FEFF 		bl	I2C_WaitOnFlagUntilTimeout
 5464              	.LVL433:
 5465 0130 E0B9     		cbnz	r0, .L436
3135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5466              		.loc 1 3135 0
 5467 0132 2B68     		ldr	r3, [r5]
 5468 0134 2022     		movs	r2, #32
 5469 0136 DA61     		str	r2, [r3, #28]
 5470 0138 C2E7     		b	.L429
 5471              	.L440:
3144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5472              		.loc 1 3144 0
 5473 013a 2023     		movs	r3, #32
 5474 013c 85F84130 		strb	r3, [r5, #65]
3147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5475              		.loc 1 3147 0
 5476 0140 6B6C     		ldr	r3, [r5, #68]
 5477 0142 43F02003 		orr	r3, r3, #32
 5478 0146 6B64     		str	r3, [r5, #68]
3150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5479              		.loc 1 3150 0
 5480 0148 0023     		movs	r3, #0
 5481 014a 85F84030 		strb	r3, [r5, #64]
3152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 5482              		.loc 1 3152 0
 5483 014e 0123     		movs	r3, #1
 5484 0150 00E0     		b	.L420
 5485              	.LVL434:
 5486              	.L431:
3156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 5487              		.loc 1 3156 0
 5488 0152 0223     		movs	r3, #2
 5489              	.LVL435:
 5490              	.L420:
3158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5491              		.loc 1 3158 0
 5492 0154 1846     		mov	r0, r3
 5493 0156 05B0     		add	sp, sp, #20
 5494              	.LCFI85:
 5495              		.cfi_remember_state
 5496              		.cfi_def_cfa_offset 28
 5497              		@ sp needed
 5498 0158 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 5499              	.LVL436:
 5500              	.L432:
 5501              	.LCFI86:
 5502              		.cfi_restore_state
3043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
ARM GAS  /tmp/ccQWt8b0.s 			page 227


 5503              		.loc 1 3043 0
 5504 015c 0223     		movs	r3, #2
 5505              	.LVL437:
 5506 015e F9E7     		b	.L420
 5507              	.LVL438:
 5508              	.L433:
3047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5509              		.loc 1 3047 0
 5510 0160 0223     		movs	r3, #2
 5511              	.LVL439:
 5512 0162 F7E7     		b	.L420
 5513              	.LVL440:
 5514              	.L434:
3093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 5515              		.loc 1 3093 0
 5516 0164 0123     		movs	r3, #1
 5517 0166 F5E7     		b	.L420
 5518              	.L435:
3112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 5519              		.loc 1 3112 0
 5520 0168 0123     		movs	r3, #1
 5521 016a F3E7     		b	.L420
 5522              	.L436:
3131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 5523              		.loc 1 3131 0
 5524 016c 0123     		movs	r3, #1
 5525 016e F1E7     		b	.L420
 5526              		.cfi_endproc
 5527              	.LFE145:
 5529              		.section	.text.HAL_I2C_Master_Sequential_Transmit_IT,"ax",%progbits
 5530              		.align	1
 5531              		.global	HAL_I2C_Master_Sequential_Transmit_IT
 5532              		.syntax unified
 5533              		.thumb
 5534              		.thumb_func
 5535              		.fpu fpv4-sp-d16
 5537              	HAL_I2C_Master_Sequential_Transmit_IT:
 5538              	.LFB146:
3173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 5539              		.loc 1 3173 0
 5540              		.cfi_startproc
 5541              		@ args = 4, pretend = 0, frame = 0
 5542              		@ frame_needed = 0, uses_anonymous_args = 0
 5543              	.LVL441:
 5544 0000 70B5     		push	{r4, r5, r6, lr}
 5545              	.LCFI87:
 5546              		.cfi_def_cfa_offset 16
 5547              		.cfi_offset 4, -16
 5548              		.cfi_offset 5, -12
 5549              		.cfi_offset 6, -8
 5550              		.cfi_offset 14, -4
 5551 0002 82B0     		sub	sp, sp, #8
 5552              	.LCFI88:
 5553              		.cfi_def_cfa_offset 24
 5554              	.LVL442:
3180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 5555              		.loc 1 3180 0
ARM GAS  /tmp/ccQWt8b0.s 			page 228


 5556 0004 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 5557 0008 E4B2     		uxtb	r4, r4
 5558 000a 202C     		cmp	r4, #32
 5559 000c 49D1     		bne	.L448
3183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5560              		.loc 1 3183 0
 5561 000e 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 5562 0012 012C     		cmp	r4, #1
 5563 0014 48D0     		beq	.L449
3183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5564              		.loc 1 3183 0 is_stmt 0 discriminator 2
 5565 0016 0124     		movs	r4, #1
 5566 0018 80F84040 		strb	r4, [r0, #64]
3185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
 5567              		.loc 1 3185 0 is_stmt 1 discriminator 2
 5568 001c 2124     		movs	r4, #33
 5569 001e 80F84140 		strb	r4, [r0, #65]
3186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 5570              		.loc 1 3186 0 discriminator 2
 5571 0022 1024     		movs	r4, #16
 5572 0024 80F84240 		strb	r4, [r0, #66]
3187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5573              		.loc 1 3187 0 discriminator 2
 5574 0028 0024     		movs	r4, #0
 5575 002a 4464     		str	r4, [r0, #68]
3190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 5576              		.loc 1 3190 0 discriminator 2
 5577 002c 4262     		str	r2, [r0, #36]
3191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 5578              		.loc 1 3191 0 discriminator 2
 5579 002e 4385     		strh	r3, [r0, #42]	@ movhi
3192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
 5580              		.loc 1 3192 0 discriminator 2
 5581 0030 069B     		ldr	r3, [sp, #24]
 5582              	.LVL443:
 5583 0032 C362     		str	r3, [r0, #44]
 5584              	.LVL444:
3193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5585              		.loc 1 3193 0 discriminator 2
 5586 0034 1D4B     		ldr	r3, .L453
 5587 0036 4363     		str	r3, [r0, #52]
3196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5588              		.loc 1 3196 0 discriminator 2
 5589 0038 438D     		ldrh	r3, [r0, #42]
 5590 003a 9BB2     		uxth	r3, r3
 5591 003c FF2B     		cmp	r3, #255
 5592 003e 10D9     		bls	.L444
3198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 5593              		.loc 1 3198 0
 5594 0040 FF23     		movs	r3, #255
 5595 0042 0385     		strh	r3, [r0, #40]	@ movhi
 5596              	.LVL445:
3199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5597              		.loc 1 3199 0
 5598 0044 4FF08076 		mov	r6, #16777216
 5599              	.LVL446:
 5600              	.L445:
ARM GAS  /tmp/ccQWt8b0.s 			page 229


 5601 0048 0D46     		mov	r5, r1
 5602 004a 0446     		mov	r4, r0
 5603              	.LVL447:
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5604              		.loc 1 3209 0
 5605 004c 036B     		ldr	r3, [r0, #48]
 5606 004e 112B     		cmp	r3, #17
 5607 0050 0BD1     		bne	.L446
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5608              		.loc 1 3209 0 is_stmt 0 discriminator 1
 5609 0052 069B     		ldr	r3, [sp, #24]
 5610 0054 AA2B     		cmp	r3, #170
 5611 0056 08D0     		beq	.L446
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5612              		.loc 1 3209 0 discriminator 3
 5613 0058 B3F52A4F 		cmp	r3, #43520
 5614 005c 05D0     		beq	.L446
3211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5615              		.loc 1 3211 0 is_stmt 1
 5616 005e 0023     		movs	r3, #0
 5617 0060 0CE0     		b	.L447
 5618              	.LVL448:
 5619              	.L444:
3203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
 5620              		.loc 1 3203 0
 5621 0062 438D     		ldrh	r3, [r0, #42]
 5622 0064 0385     		strh	r3, [r0, #40]	@ movhi
3204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5623              		.loc 1 3204 0
 5624 0066 C66A     		ldr	r6, [r0, #44]
 5625              	.LVL449:
 5626 0068 EEE7     		b	.L445
 5627              	.L446:
3216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5628              		.loc 1 3216 0
 5629 006a 2046     		mov	r0, r4
 5630              	.LVL450:
 5631 006c FFF7FEFF 		bl	I2C_ConvertOtherXferOptions
 5632              	.LVL451:
3219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5633              		.loc 1 3219 0
 5634 0070 638D     		ldrh	r3, [r4, #42]
 5635 0072 9BB2     		uxth	r3, r3
 5636 0074 FE2B     		cmp	r3, #254
 5637 0076 12D8     		bhi	.L451
3221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5638              		.loc 1 3221 0
 5639 0078 E66A     		ldr	r6, [r4, #44]
 5640              	.LVL452:
3175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5641              		.loc 1 3175 0
 5642 007a 0D4B     		ldr	r3, .L453+4
 5643              	.L447:
 5644              	.LVL453:
3226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5645              		.loc 1 3226 0
 5646 007c 94F82820 		ldrb	r2, [r4, #40]	@ zero_extendqisi2
ARM GAS  /tmp/ccQWt8b0.s 			page 230


 5647 0080 0093     		str	r3, [sp]
 5648 0082 3346     		mov	r3, r6
 5649              	.LVL454:
 5650 0084 2946     		mov	r1, r5
 5651 0086 2046     		mov	r0, r4
 5652 0088 FFF7FEFF 		bl	I2C_TransferConfig
 5653              	.LVL455:
3229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5654              		.loc 1 3229 0
 5655 008c 0025     		movs	r5, #0
 5656 008e 84F84050 		strb	r5, [r4, #64]
3234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5657              		.loc 1 3234 0
 5658 0092 0121     		movs	r1, #1
 5659 0094 2046     		mov	r0, r4
 5660 0096 FFF7FEFF 		bl	I2C_Enable_IRQ
 5661              	.LVL456:
3236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 5662              		.loc 1 3236 0
 5663 009a 2846     		mov	r0, r5
 5664 009c 02E0     		b	.L443
 5665              	.LVL457:
 5666              	.L451:
3175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5667              		.loc 1 3175 0
 5668 009e 044B     		ldr	r3, .L453+4
 5669 00a0 ECE7     		b	.L447
 5670              	.LVL458:
 5671              	.L448:
3240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 5672              		.loc 1 3240 0
 5673 00a2 0220     		movs	r0, #2
 5674              	.LVL459:
 5675              	.L443:
3242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5676              		.loc 1 3242 0
 5677 00a4 02B0     		add	sp, sp, #8
 5678              	.LCFI89:
 5679              		.cfi_remember_state
 5680              		.cfi_def_cfa_offset 16
 5681              		@ sp needed
 5682 00a6 70BD     		pop	{r4, r5, r6, pc}
 5683              	.LVL460:
 5684              	.L449:
 5685              	.LCFI90:
 5686              		.cfi_restore_state
3183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5687              		.loc 1 3183 0
 5688 00a8 0220     		movs	r0, #2
 5689              	.LVL461:
 5690 00aa FBE7     		b	.L443
 5691              	.L454:
 5692              		.align	2
 5693              	.L453:
 5694 00ac 00000000 		.word	I2C_Master_ISR_IT
 5695 00b0 00200080 		.word	-2147475456
 5696              		.cfi_endproc
ARM GAS  /tmp/ccQWt8b0.s 			page 231


 5697              	.LFE146:
 5699              		.section	.text.HAL_I2C_Master_Sequential_Transmit_DMA,"ax",%progbits
 5700              		.align	1
 5701              		.global	HAL_I2C_Master_Sequential_Transmit_DMA
 5702              		.syntax unified
 5703              		.thumb
 5704              		.thumb_func
 5705              		.fpu fpv4-sp-d16
 5707              	HAL_I2C_Master_Sequential_Transmit_DMA:
 5708              	.LFB147:
3257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 5709              		.loc 1 3257 0
 5710              		.cfi_startproc
 5711              		@ args = 4, pretend = 0, frame = 0
 5712              		@ frame_needed = 0, uses_anonymous_args = 0
 5713              	.LVL462:
 5714 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 5715              	.LCFI91:
 5716              		.cfi_def_cfa_offset 24
 5717              		.cfi_offset 4, -24
 5718              		.cfi_offset 5, -20
 5719              		.cfi_offset 6, -16
 5720              		.cfi_offset 7, -12
 5721              		.cfi_offset 8, -8
 5722              		.cfi_offset 14, -4
 5723 0004 82B0     		sub	sp, sp, #8
 5724              	.LCFI92:
 5725              		.cfi_def_cfa_offset 32
 5726              	.LVL463:
3265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 5727              		.loc 1 3265 0
 5728 0006 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 5729 000a E4B2     		uxtb	r4, r4
 5730 000c 202C     		cmp	r4, #32
 5731 000e 40F09C80 		bne	.L465
3268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5732              		.loc 1 3268 0
 5733 0012 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 5734 0016 012C     		cmp	r4, #1
 5735 0018 00F09C80 		beq	.L466
3268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5736              		.loc 1 3268 0 is_stmt 0 discriminator 2
 5737 001c 0124     		movs	r4, #1
 5738 001e 80F84040 		strb	r4, [r0, #64]
3270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
 5739              		.loc 1 3270 0 is_stmt 1 discriminator 2
 5740 0022 2124     		movs	r4, #33
 5741 0024 80F84140 		strb	r4, [r0, #65]
3271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 5742              		.loc 1 3271 0 discriminator 2
 5743 0028 1024     		movs	r4, #16
 5744 002a 80F84240 		strb	r4, [r0, #66]
3272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5745              		.loc 1 3272 0 discriminator 2
 5746 002e 0024     		movs	r4, #0
 5747 0030 4464     		str	r4, [r0, #68]
3275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
ARM GAS  /tmp/ccQWt8b0.s 			page 232


 5748              		.loc 1 3275 0 discriminator 2
 5749 0032 4262     		str	r2, [r0, #36]
3276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 5750              		.loc 1 3276 0 discriminator 2
 5751 0034 4385     		strh	r3, [r0, #42]	@ movhi
3277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
 5752              		.loc 1 3277 0 discriminator 2
 5753 0036 089B     		ldr	r3, [sp, #32]
 5754              	.LVL464:
 5755 0038 C362     		str	r3, [r0, #44]
 5756              	.LVL465:
3278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5757              		.loc 1 3278 0 discriminator 2
 5758 003a 474B     		ldr	r3, .L472
 5759 003c 4363     		str	r3, [r0, #52]
3281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5760              		.loc 1 3281 0 discriminator 2
 5761 003e 438D     		ldrh	r3, [r0, #42]
 5762 0040 9BB2     		uxth	r3, r3
 5763 0042 FF2B     		cmp	r3, #255
 5764 0044 11D9     		bls	.L457
3283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 5765              		.loc 1 3283 0
 5766 0046 FF23     		movs	r3, #255
 5767 0048 0385     		strh	r3, [r0, #40]	@ movhi
 5768              	.LVL466:
3284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5769              		.loc 1 3284 0
 5770 004a 4FF08077 		mov	r7, #16777216
 5771              	.LVL467:
 5772              	.L458:
 5773 004e 1546     		mov	r5, r2
 5774 0050 8846     		mov	r8, r1
 5775 0052 0446     		mov	r4, r0
 5776              	.LVL468:
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5777              		.loc 1 3294 0
 5778 0054 036B     		ldr	r3, [r0, #48]
 5779 0056 112B     		cmp	r3, #17
 5780 0058 0BD1     		bne	.L459
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5781              		.loc 1 3294 0 is_stmt 0 discriminator 1
 5782 005a 089B     		ldr	r3, [sp, #32]
 5783 005c AA2B     		cmp	r3, #170
 5784 005e 08D0     		beq	.L459
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5785              		.loc 1 3294 0 discriminator 3
 5786 0060 B3F52A4F 		cmp	r3, #43520
 5787 0064 05D0     		beq	.L459
3296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5788              		.loc 1 3296 0 is_stmt 1
 5789 0066 0026     		movs	r6, #0
 5790 0068 0CE0     		b	.L460
 5791              	.LVL469:
 5792              	.L457:
3288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
 5793              		.loc 1 3288 0
ARM GAS  /tmp/ccQWt8b0.s 			page 233


 5794 006a 438D     		ldrh	r3, [r0, #42]
 5795 006c 0385     		strh	r3, [r0, #40]	@ movhi
3289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5796              		.loc 1 3289 0
 5797 006e C76A     		ldr	r7, [r0, #44]
 5798              	.LVL470:
 5799 0070 EDE7     		b	.L458
 5800              	.L459:
3301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5801              		.loc 1 3301 0
 5802 0072 2046     		mov	r0, r4
 5803              	.LVL471:
 5804 0074 FFF7FEFF 		bl	I2C_ConvertOtherXferOptions
 5805              	.LVL472:
3304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5806              		.loc 1 3304 0
 5807 0078 638D     		ldrh	r3, [r4, #42]
 5808 007a 9BB2     		uxth	r3, r3
 5809 007c FE2B     		cmp	r3, #254
 5810 007e 27D8     		bhi	.L468
3306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5811              		.loc 1 3306 0
 5812 0080 E76A     		ldr	r7, [r4, #44]
 5813              	.LVL473:
3259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 5814              		.loc 1 3259 0
 5815 0082 364E     		ldr	r6, .L472+4
 5816              	.L460:
 5817              	.LVL474:
3310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 5818              		.loc 1 3310 0
 5819 0084 228D     		ldrh	r2, [r4, #40]
 5820 0086 002A     		cmp	r2, #0
 5821 0088 4CD0     		beq	.L461
3312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5822              		.loc 1 3312 0
 5823 008a A36B     		ldr	r3, [r4, #56]
 5824 008c 13B3     		cbz	r3, .L462
3315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5825              		.loc 1 3315 0
 5826 008e 344A     		ldr	r2, .L472+8
 5827 0090 DA62     		str	r2, [r3, #44]
3318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5828              		.loc 1 3318 0
 5829 0092 A36B     		ldr	r3, [r4, #56]
 5830 0094 334A     		ldr	r2, .L472+12
 5831 0096 5A63     		str	r2, [r3, #52]
3321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmatx->XferAbortCallback = NULL;
 5832              		.loc 1 3321 0
 5833 0098 A26B     		ldr	r2, [r4, #56]
 5834 009a 0023     		movs	r3, #0
 5835 009c 1363     		str	r3, [r2, #48]
3322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5836              		.loc 1 3322 0
 5837 009e A26B     		ldr	r2, [r4, #56]
 5838 00a0 9363     		str	r3, [r2, #56]
3325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
ARM GAS  /tmp/ccQWt8b0.s 			page 234


 5839              		.loc 1 3325 0
 5840 00a2 2268     		ldr	r2, [r4]
 5841 00a4 238D     		ldrh	r3, [r4, #40]
 5842 00a6 2832     		adds	r2, r2, #40
 5843 00a8 2946     		mov	r1, r5
 5844 00aa A06B     		ldr	r0, [r4, #56]
 5845 00ac FFF7FEFF 		bl	HAL_DMA_Start_IT
 5846              	.LVL475:
3342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 5847              		.loc 1 3342 0
 5848 00b0 0546     		mov	r5, r0
 5849              	.LVL476:
 5850 00b2 E8B1     		cbz	r0, .L471
3365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 5851              		.loc 1 3365 0
 5852 00b4 2023     		movs	r3, #32
 5853 00b6 84F84130 		strb	r3, [r4, #65]
3366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5854              		.loc 1 3366 0
 5855 00ba 0022     		movs	r2, #0
 5856 00bc 84F84220 		strb	r2, [r4, #66]
3369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5857              		.loc 1 3369 0
 5858 00c0 636C     		ldr	r3, [r4, #68]
 5859 00c2 43F01003 		orr	r3, r3, #16
 5860 00c6 6364     		str	r3, [r4, #68]
3372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5861              		.loc 1 3372 0
 5862 00c8 84F84020 		strb	r2, [r4, #64]
3374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5863              		.loc 1 3374 0
 5864 00cc 0125     		movs	r5, #1
 5865 00ce 3DE0     		b	.L456
 5866              	.LVL477:
 5867              	.L468:
3259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 5868              		.loc 1 3259 0
 5869 00d0 224E     		ldr	r6, .L472+4
 5870 00d2 D7E7     		b	.L460
 5871              	.LVL478:
 5872              	.L462:
3330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 5873              		.loc 1 3330 0
 5874 00d4 2023     		movs	r3, #32
 5875 00d6 84F84130 		strb	r3, [r4, #65]
3331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5876              		.loc 1 3331 0
 5877 00da 0022     		movs	r2, #0
 5878 00dc 84F84220 		strb	r2, [r4, #66]
3334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5879              		.loc 1 3334 0
 5880 00e0 636C     		ldr	r3, [r4, #68]
 5881 00e2 43F08003 		orr	r3, r3, #128
 5882 00e6 6364     		str	r3, [r4, #68]
3337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5883              		.loc 1 3337 0
 5884 00e8 84F84020 		strb	r2, [r4, #64]
ARM GAS  /tmp/ccQWt8b0.s 			page 235


3339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5885              		.loc 1 3339 0
 5886 00ec 0125     		movs	r5, #1
 5887              	.LVL479:
 5888 00ee 2DE0     		b	.L456
 5889              	.LVL480:
 5890              	.L471:
3345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5891              		.loc 1 3345 0
 5892 00f0 94F82820 		ldrb	r2, [r4, #40]	@ zero_extendqisi2
 5893 00f4 0096     		str	r6, [sp]
 5894 00f6 3B46     		mov	r3, r7
 5895 00f8 4146     		mov	r1, r8
 5896 00fa 2046     		mov	r0, r4
 5897              	.LVL481:
 5898 00fc FFF7FEFF 		bl	I2C_TransferConfig
 5899              	.LVL482:
3348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5900              		.loc 1 3348 0
 5901 0100 638D     		ldrh	r3, [r4, #42]
 5902 0102 228D     		ldrh	r2, [r4, #40]
 5903 0104 9B1A     		subs	r3, r3, r2
 5904 0106 9BB2     		uxth	r3, r3
 5905 0108 6385     		strh	r3, [r4, #42]	@ movhi
3351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5906              		.loc 1 3351 0
 5907 010a 0023     		movs	r3, #0
 5908 010c 84F84030 		strb	r3, [r4, #64]
3357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5909              		.loc 1 3357 0
 5910 0110 1121     		movs	r1, #17
 5911 0112 2046     		mov	r0, r4
 5912 0114 FFF7FEFF 		bl	I2C_Enable_IRQ
 5913              	.LVL483:
3360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 5914              		.loc 1 3360 0
 5915 0118 2268     		ldr	r2, [r4]
 5916 011a 1368     		ldr	r3, [r2]
 5917 011c 43F48043 		orr	r3, r3, #16384
 5918 0120 1360     		str	r3, [r2]
 5919 0122 13E0     		b	.L456
 5920              	.LVL484:
 5921              	.L461:
3380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5922              		.loc 1 3380 0
 5923 0124 104B     		ldr	r3, .L472+16
 5924 0126 6363     		str	r3, [r4, #52]
3384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5925              		.loc 1 3384 0
 5926 0128 0C4B     		ldr	r3, .L472+4
 5927 012a 0093     		str	r3, [sp]
 5928 012c 4FF00073 		mov	r3, #33554432
 5929 0130 D2B2     		uxtb	r2, r2
 5930 0132 4146     		mov	r1, r8
 5931 0134 2046     		mov	r0, r4
 5932 0136 FFF7FEFF 		bl	I2C_TransferConfig
 5933              	.LVL485:
ARM GAS  /tmp/ccQWt8b0.s 			page 236


3387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5934              		.loc 1 3387 0
 5935 013a 0025     		movs	r5, #0
 5936              	.LVL486:
 5937 013c 84F84050 		strb	r5, [r4, #64]
3395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 5938              		.loc 1 3395 0
 5939 0140 0121     		movs	r1, #1
 5940 0142 2046     		mov	r0, r4
 5941 0144 FFF7FEFF 		bl	I2C_Enable_IRQ
 5942              	.LVL487:
 5943 0148 00E0     		b	.L456
 5944              	.LVL488:
 5945              	.L465:
3402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 5946              		.loc 1 3402 0
 5947 014a 0225     		movs	r5, #2
 5948              	.LVL489:
 5949              	.L456:
3404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5950              		.loc 1 3404 0
 5951 014c 2846     		mov	r0, r5
 5952 014e 02B0     		add	sp, sp, #8
 5953              	.LCFI93:
 5954              		.cfi_remember_state
 5955              		.cfi_def_cfa_offset 24
 5956              		@ sp needed
 5957 0150 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 5958              	.LVL490:
 5959              	.L466:
 5960              	.LCFI94:
 5961              		.cfi_restore_state
3268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 5962              		.loc 1 3268 0
 5963 0154 0225     		movs	r5, #2
 5964 0156 F9E7     		b	.L456
 5965              	.L473:
 5966              		.align	2
 5967              	.L472:
 5968 0158 00000000 		.word	I2C_Master_ISR_DMA
 5969 015c 00200080 		.word	-2147475456
 5970 0160 00000000 		.word	I2C_DMAMasterTransmitCplt
 5971 0164 00000000 		.word	I2C_DMAError
 5972 0168 00000000 		.word	I2C_Master_ISR_IT
 5973              		.cfi_endproc
 5974              	.LFE147:
 5976              		.section	.text.HAL_I2C_Master_Sequential_Receive_IT,"ax",%progbits
 5977              		.align	1
 5978              		.global	HAL_I2C_Master_Sequential_Receive_IT
 5979              		.syntax unified
 5980              		.thumb
 5981              		.thumb_func
 5982              		.fpu fpv4-sp-d16
 5984              	HAL_I2C_Master_Sequential_Receive_IT:
 5985              	.LFB148:
3419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 5986              		.loc 1 3419 0
ARM GAS  /tmp/ccQWt8b0.s 			page 237


 5987              		.cfi_startproc
 5988              		@ args = 4, pretend = 0, frame = 0
 5989              		@ frame_needed = 0, uses_anonymous_args = 0
 5990              	.LVL491:
 5991 0000 70B5     		push	{r4, r5, r6, lr}
 5992              	.LCFI95:
 5993              		.cfi_def_cfa_offset 16
 5994              		.cfi_offset 4, -16
 5995              		.cfi_offset 5, -12
 5996              		.cfi_offset 6, -8
 5997              		.cfi_offset 14, -4
 5998 0002 82B0     		sub	sp, sp, #8
 5999              	.LCFI96:
 6000              		.cfi_def_cfa_offset 24
 6001              	.LVL492:
3426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 6002              		.loc 1 3426 0
 6003 0004 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 6004 0008 E4B2     		uxtb	r4, r4
 6005 000a 202C     		cmp	r4, #32
 6006 000c 49D1     		bne	.L480
3429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6007              		.loc 1 3429 0
 6008 000e 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 6009 0012 012C     		cmp	r4, #1
 6010 0014 48D0     		beq	.L481
3429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6011              		.loc 1 3429 0 is_stmt 0 discriminator 2
 6012 0016 0124     		movs	r4, #1
 6013 0018 80F84040 		strb	r4, [r0, #64]
3431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
 6014              		.loc 1 3431 0 is_stmt 1 discriminator 2
 6015 001c 2224     		movs	r4, #34
 6016 001e 80F84140 		strb	r4, [r0, #65]
3432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 6017              		.loc 1 3432 0 discriminator 2
 6018 0022 1024     		movs	r4, #16
 6019 0024 80F84240 		strb	r4, [r0, #66]
3433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6020              		.loc 1 3433 0 discriminator 2
 6021 0028 0024     		movs	r4, #0
 6022 002a 4464     		str	r4, [r0, #68]
3436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 6023              		.loc 1 3436 0 discriminator 2
 6024 002c 4262     		str	r2, [r0, #36]
3437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 6025              		.loc 1 3437 0 discriminator 2
 6026 002e 4385     		strh	r3, [r0, #42]	@ movhi
3438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_IT;
 6027              		.loc 1 3438 0 discriminator 2
 6028 0030 069B     		ldr	r3, [sp, #24]
 6029              	.LVL493:
 6030 0032 C362     		str	r3, [r0, #44]
 6031              	.LVL494:
3439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6032              		.loc 1 3439 0 discriminator 2
 6033 0034 1D4B     		ldr	r3, .L485
ARM GAS  /tmp/ccQWt8b0.s 			page 238


 6034 0036 4363     		str	r3, [r0, #52]
3442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6035              		.loc 1 3442 0 discriminator 2
 6036 0038 438D     		ldrh	r3, [r0, #42]
 6037 003a 9BB2     		uxth	r3, r3
 6038 003c FF2B     		cmp	r3, #255
 6039 003e 10D9     		bls	.L476
3444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 6040              		.loc 1 3444 0
 6041 0040 FF23     		movs	r3, #255
 6042 0042 0385     		strh	r3, [r0, #40]	@ movhi
 6043              	.LVL495:
3445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6044              		.loc 1 3445 0
 6045 0044 4FF08076 		mov	r6, #16777216
 6046              	.LVL496:
 6047              	.L477:
 6048 0048 0D46     		mov	r5, r1
 6049 004a 0446     		mov	r4, r0
 6050              	.LVL497:
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6051              		.loc 1 3455 0
 6052 004c 036B     		ldr	r3, [r0, #48]
 6053 004e 122B     		cmp	r3, #18
 6054 0050 0BD1     		bne	.L478
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6055              		.loc 1 3455 0 is_stmt 0 discriminator 1
 6056 0052 069B     		ldr	r3, [sp, #24]
 6057 0054 AA2B     		cmp	r3, #170
 6058 0056 08D0     		beq	.L478
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6059              		.loc 1 3455 0 discriminator 3
 6060 0058 B3F52A4F 		cmp	r3, #43520
 6061 005c 05D0     		beq	.L478
3457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6062              		.loc 1 3457 0 is_stmt 1
 6063 005e 0023     		movs	r3, #0
 6064 0060 0CE0     		b	.L479
 6065              	.LVL498:
 6066              	.L476:
3449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
 6067              		.loc 1 3449 0
 6068 0062 438D     		ldrh	r3, [r0, #42]
 6069 0064 0385     		strh	r3, [r0, #40]	@ movhi
3450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6070              		.loc 1 3450 0
 6071 0066 C66A     		ldr	r6, [r0, #44]
 6072              	.LVL499:
 6073 0068 EEE7     		b	.L477
 6074              	.L478:
3462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6075              		.loc 1 3462 0
 6076 006a 2046     		mov	r0, r4
 6077              	.LVL500:
 6078 006c FFF7FEFF 		bl	I2C_ConvertOtherXferOptions
 6079              	.LVL501:
3465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
ARM GAS  /tmp/ccQWt8b0.s 			page 239


 6080              		.loc 1 3465 0
 6081 0070 638D     		ldrh	r3, [r4, #42]
 6082 0072 9BB2     		uxth	r3, r3
 6083 0074 FE2B     		cmp	r3, #254
 6084 0076 12D8     		bhi	.L483
3467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 6085              		.loc 1 3467 0
 6086 0078 E66A     		ldr	r6, [r4, #44]
 6087              	.LVL502:
3421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6088              		.loc 1 3421 0
 6089 007a 0D4B     		ldr	r3, .L485+4
 6090              	.L479:
 6091              	.LVL503:
3472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6092              		.loc 1 3472 0
 6093 007c 94F82820 		ldrb	r2, [r4, #40]	@ zero_extendqisi2
 6094 0080 0093     		str	r3, [sp]
 6095 0082 3346     		mov	r3, r6
 6096              	.LVL504:
 6097 0084 2946     		mov	r1, r5
 6098 0086 2046     		mov	r0, r4
 6099 0088 FFF7FEFF 		bl	I2C_TransferConfig
 6100              	.LVL505:
3475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6101              		.loc 1 3475 0
 6102 008c 0025     		movs	r5, #0
 6103 008e 84F84050 		strb	r5, [r4, #64]
3480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6104              		.loc 1 3480 0
 6105 0092 0221     		movs	r1, #2
 6106 0094 2046     		mov	r0, r4
 6107 0096 FFF7FEFF 		bl	I2C_Enable_IRQ
 6108              	.LVL506:
3482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6109              		.loc 1 3482 0
 6110 009a 2846     		mov	r0, r5
 6111 009c 02E0     		b	.L475
 6112              	.LVL507:
 6113              	.L483:
3421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6114              		.loc 1 3421 0
 6115 009e 044B     		ldr	r3, .L485+4
 6116 00a0 ECE7     		b	.L479
 6117              	.LVL508:
 6118              	.L480:
3486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6119              		.loc 1 3486 0
 6120 00a2 0220     		movs	r0, #2
 6121              	.LVL509:
 6122              	.L475:
3488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6123              		.loc 1 3488 0
 6124 00a4 02B0     		add	sp, sp, #8
 6125              	.LCFI97:
 6126              		.cfi_remember_state
 6127              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccQWt8b0.s 			page 240


 6128              		@ sp needed
 6129 00a6 70BD     		pop	{r4, r5, r6, pc}
 6130              	.LVL510:
 6131              	.L481:
 6132              	.LCFI98:
 6133              		.cfi_restore_state
3429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6134              		.loc 1 3429 0
 6135 00a8 0220     		movs	r0, #2
 6136              	.LVL511:
 6137 00aa FBE7     		b	.L475
 6138              	.L486:
 6139              		.align	2
 6140              	.L485:
 6141 00ac 00000000 		.word	I2C_Master_ISR_IT
 6142 00b0 00240080 		.word	-2147474432
 6143              		.cfi_endproc
 6144              	.LFE148:
 6146              		.section	.text.HAL_I2C_Master_Sequential_Receive_DMA,"ax",%progbits
 6147              		.align	1
 6148              		.global	HAL_I2C_Master_Sequential_Receive_DMA
 6149              		.syntax unified
 6150              		.thumb
 6151              		.thumb_func
 6152              		.fpu fpv4-sp-d16
 6154              	HAL_I2C_Master_Sequential_Receive_DMA:
 6155              	.LFB149:
3503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t xfermode;
 6156              		.loc 1 3503 0
 6157              		.cfi_startproc
 6158              		@ args = 4, pretend = 0, frame = 0
 6159              		@ frame_needed = 0, uses_anonymous_args = 0
 6160              	.LVL512:
 6161 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 6162              	.LCFI99:
 6163              		.cfi_def_cfa_offset 24
 6164              		.cfi_offset 4, -24
 6165              		.cfi_offset 5, -20
 6166              		.cfi_offset 6, -16
 6167              		.cfi_offset 7, -12
 6168              		.cfi_offset 8, -8
 6169              		.cfi_offset 14, -4
 6170 0004 82B0     		sub	sp, sp, #8
 6171              	.LCFI100:
 6172              		.cfi_def_cfa_offset 32
 6173              	.LVL513:
3511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 6174              		.loc 1 3511 0
 6175 0006 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 6176 000a E4B2     		uxtb	r4, r4
 6177 000c 202C     		cmp	r4, #32
 6178 000e 40F09C80 		bne	.L497
3514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6179              		.loc 1 3514 0
 6180 0012 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 6181 0016 012C     		cmp	r4, #1
 6182 0018 00F09C80 		beq	.L498
ARM GAS  /tmp/ccQWt8b0.s 			page 241


3514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6183              		.loc 1 3514 0 is_stmt 0 discriminator 2
 6184 001c 0124     		movs	r4, #1
 6185 001e 80F84040 		strb	r4, [r0, #64]
3516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_MASTER;
 6186              		.loc 1 3516 0 is_stmt 1 discriminator 2
 6187 0022 2224     		movs	r4, #34
 6188 0024 80F84140 		strb	r4, [r0, #65]
3517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 6189              		.loc 1 3517 0 discriminator 2
 6190 0028 1024     		movs	r4, #16
 6191 002a 80F84240 		strb	r4, [r0, #66]
3518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6192              		.loc 1 3518 0 discriminator 2
 6193 002e 0024     		movs	r4, #0
 6194 0030 4464     		str	r4, [r0, #68]
3521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 6195              		.loc 1 3521 0 discriminator 2
 6196 0032 4262     		str	r2, [r0, #36]
3522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 6197              		.loc 1 3522 0 discriminator 2
 6198 0034 4385     		strh	r3, [r0, #42]	@ movhi
3523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Master_ISR_DMA;
 6199              		.loc 1 3523 0 discriminator 2
 6200 0036 089B     		ldr	r3, [sp, #32]
 6201              	.LVL514:
 6202 0038 C362     		str	r3, [r0, #44]
 6203              	.LVL515:
3524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6204              		.loc 1 3524 0 discriminator 2
 6205 003a 474B     		ldr	r3, .L504
 6206 003c 4363     		str	r3, [r0, #52]
3527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6207              		.loc 1 3527 0 discriminator 2
 6208 003e 438D     		ldrh	r3, [r0, #42]
 6209 0040 9BB2     		uxth	r3, r3
 6210 0042 FF2B     		cmp	r3, #255
 6211 0044 11D9     		bls	.L489
3529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = I2C_RELOAD_MODE;
 6212              		.loc 1 3529 0
 6213 0046 FF23     		movs	r3, #255
 6214 0048 0385     		strh	r3, [r0, #40]	@ movhi
 6215              	.LVL516:
3530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6216              		.loc 1 3530 0
 6217 004a 4FF08077 		mov	r7, #16777216
 6218              	.LVL517:
 6219              	.L490:
 6220 004e 1546     		mov	r5, r2
 6221 0050 8846     		mov	r8, r1
 6222 0052 0446     		mov	r4, r0
 6223              	.LVL518:
3540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6224              		.loc 1 3540 0
 6225 0054 036B     		ldr	r3, [r0, #48]
 6226 0056 122B     		cmp	r3, #18
 6227 0058 0BD1     		bne	.L491
ARM GAS  /tmp/ccQWt8b0.s 			page 242


3540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6228              		.loc 1 3540 0 is_stmt 0 discriminator 1
 6229 005a 089B     		ldr	r3, [sp, #32]
 6230 005c AA2B     		cmp	r3, #170
 6231 005e 08D0     		beq	.L491
3540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6232              		.loc 1 3540 0 discriminator 3
 6233 0060 B3F52A4F 		cmp	r3, #43520
 6234 0064 05D0     		beq	.L491
3542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6235              		.loc 1 3542 0 is_stmt 1
 6236 0066 0026     		movs	r6, #0
 6237 0068 0CE0     		b	.L492
 6238              	.LVL519:
 6239              	.L489:
3534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       xfermode = hi2c->XferOptions;
 6240              		.loc 1 3534 0
 6241 006a 438D     		ldrh	r3, [r0, #42]
 6242 006c 0385     		strh	r3, [r0, #40]	@ movhi
3535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6243              		.loc 1 3535 0
 6244 006e C76A     		ldr	r7, [r0, #44]
 6245              	.LVL520:
 6246 0070 EDE7     		b	.L490
 6247              	.L491:
3547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6248              		.loc 1 3547 0
 6249 0072 2046     		mov	r0, r4
 6250              	.LVL521:
 6251 0074 FFF7FEFF 		bl	I2C_ConvertOtherXferOptions
 6252              	.LVL522:
3550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6253              		.loc 1 3550 0
 6254 0078 638D     		ldrh	r3, [r4, #42]
 6255 007a 9BB2     		uxth	r3, r3
 6256 007c FE2B     		cmp	r3, #254
 6257 007e 27D8     		bhi	.L500
3552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 6258              		.loc 1 3552 0
 6259 0080 E76A     		ldr	r7, [r4, #44]
 6260              	.LVL523:
3505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 6261              		.loc 1 3505 0
 6262 0082 364E     		ldr	r6, .L504+4
 6263              	.L492:
 6264              	.LVL524:
3556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6265              		.loc 1 3556 0
 6266 0084 228D     		ldrh	r2, [r4, #40]
 6267 0086 002A     		cmp	r2, #0
 6268 0088 4CD0     		beq	.L493
3558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6269              		.loc 1 3558 0
 6270 008a E36B     		ldr	r3, [r4, #60]
 6271 008c 13B3     		cbz	r3, .L494
3561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6272              		.loc 1 3561 0
ARM GAS  /tmp/ccQWt8b0.s 			page 243


 6273 008e 344A     		ldr	r2, .L504+8
 6274 0090 DA62     		str	r2, [r3, #44]
3564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6275              		.loc 1 3564 0
 6276 0092 E36B     		ldr	r3, [r4, #60]
 6277 0094 334A     		ldr	r2, .L504+12
 6278 0096 5A63     		str	r2, [r3, #52]
3567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->hdmarx->XferAbortCallback = NULL;
 6279              		.loc 1 3567 0
 6280 0098 E26B     		ldr	r2, [r4, #60]
 6281 009a 0023     		movs	r3, #0
 6282 009c 1363     		str	r3, [r2, #48]
3568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6283              		.loc 1 3568 0
 6284 009e E26B     		ldr	r2, [r4, #60]
 6285 00a0 9363     		str	r3, [r2, #56]
3571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 6286              		.loc 1 3571 0
 6287 00a2 2168     		ldr	r1, [r4]
 6288 00a4 238D     		ldrh	r3, [r4, #40]
 6289 00a6 2A46     		mov	r2, r5
 6290 00a8 2431     		adds	r1, r1, #36
 6291 00aa E06B     		ldr	r0, [r4, #60]
 6292 00ac FFF7FEFF 		bl	HAL_DMA_Start_IT
 6293              	.LVL525:
3588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6294              		.loc 1 3588 0
 6295 00b0 0546     		mov	r5, r0
 6296              	.LVL526:
 6297 00b2 E8B1     		cbz	r0, .L503
3611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 6298              		.loc 1 3611 0
 6299 00b4 2023     		movs	r3, #32
 6300 00b6 84F84130 		strb	r3, [r4, #65]
3612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6301              		.loc 1 3612 0
 6302 00ba 0022     		movs	r2, #0
 6303 00bc 84F84220 		strb	r2, [r4, #66]
3615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6304              		.loc 1 3615 0
 6305 00c0 636C     		ldr	r3, [r4, #68]
 6306 00c2 43F01003 		orr	r3, r3, #16
 6307 00c6 6364     		str	r3, [r4, #68]
3618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6308              		.loc 1 3618 0
 6309 00c8 84F84020 		strb	r2, [r4, #64]
3620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 6310              		.loc 1 3620 0
 6311 00cc 0125     		movs	r5, #1
 6312 00ce 3DE0     		b	.L488
 6313              	.LVL527:
 6314              	.L500:
3505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 6315              		.loc 1 3505 0
 6316 00d0 224E     		ldr	r6, .L504+4
 6317 00d2 D7E7     		b	.L492
 6318              	.LVL528:
ARM GAS  /tmp/ccQWt8b0.s 			page 244


 6319              	.L494:
3576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         hi2c->Mode      = HAL_I2C_MODE_NONE;
 6320              		.loc 1 3576 0
 6321 00d4 2023     		movs	r3, #32
 6322 00d6 84F84130 		strb	r3, [r4, #65]
3577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6323              		.loc 1 3577 0
 6324 00da 0022     		movs	r2, #0
 6325 00dc 84F84220 		strb	r2, [r4, #66]
3580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6326              		.loc 1 3580 0
 6327 00e0 636C     		ldr	r3, [r4, #68]
 6328 00e2 43F08003 		orr	r3, r3, #128
 6329 00e6 6364     		str	r3, [r4, #68]
3583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6330              		.loc 1 3583 0
 6331 00e8 84F84020 		strb	r2, [r4, #64]
3585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 6332              		.loc 1 3585 0
 6333 00ec 0125     		movs	r5, #1
 6334              	.LVL529:
 6335 00ee 2DE0     		b	.L488
 6336              	.LVL530:
 6337              	.L503:
3591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6338              		.loc 1 3591 0
 6339 00f0 94F82820 		ldrb	r2, [r4, #40]	@ zero_extendqisi2
 6340 00f4 0096     		str	r6, [sp]
 6341 00f6 3B46     		mov	r3, r7
 6342 00f8 4146     		mov	r1, r8
 6343 00fa 2046     		mov	r0, r4
 6344              	.LVL531:
 6345 00fc FFF7FEFF 		bl	I2C_TransferConfig
 6346              	.LVL532:
3594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6347              		.loc 1 3594 0
 6348 0100 638D     		ldrh	r3, [r4, #42]
 6349 0102 228D     		ldrh	r2, [r4, #40]
 6350 0104 9B1A     		subs	r3, r3, r2
 6351 0106 9BB2     		uxth	r3, r3
 6352 0108 6385     		strh	r3, [r4, #42]	@ movhi
3597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6353              		.loc 1 3597 0
 6354 010a 0023     		movs	r3, #0
 6355 010c 84F84030 		strb	r3, [r4, #64]
3603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6356              		.loc 1 3603 0
 6357 0110 1121     		movs	r1, #17
 6358 0112 2046     		mov	r0, r4
 6359 0114 FFF7FEFF 		bl	I2C_Enable_IRQ
 6360              	.LVL533:
3606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 6361              		.loc 1 3606 0
 6362 0118 2268     		ldr	r2, [r4]
 6363 011a 1368     		ldr	r3, [r2]
 6364 011c 43F40043 		orr	r3, r3, #32768
 6365 0120 1360     		str	r3, [r2]
ARM GAS  /tmp/ccQWt8b0.s 			page 245


 6366 0122 13E0     		b	.L488
 6367              	.LVL534:
 6368              	.L493:
3626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6369              		.loc 1 3626 0
 6370 0124 104B     		ldr	r3, .L504+16
 6371 0126 6363     		str	r3, [r4, #52]
3630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6372              		.loc 1 3630 0
 6373 0128 0C4B     		ldr	r3, .L504+4
 6374 012a 0093     		str	r3, [sp]
 6375 012c 4FF00073 		mov	r3, #33554432
 6376 0130 D2B2     		uxtb	r2, r2
 6377 0132 4146     		mov	r1, r8
 6378 0134 2046     		mov	r0, r4
 6379 0136 FFF7FEFF 		bl	I2C_TransferConfig
 6380              	.LVL535:
3633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6381              		.loc 1 3633 0
 6382 013a 0025     		movs	r5, #0
 6383              	.LVL536:
 6384 013c 84F84050 		strb	r5, [r4, #64]
3641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6385              		.loc 1 3641 0
 6386 0140 0121     		movs	r1, #1
 6387 0142 2046     		mov	r0, r4
 6388 0144 FFF7FEFF 		bl	I2C_Enable_IRQ
 6389              	.LVL537:
 6390 0148 00E0     		b	.L488
 6391              	.LVL538:
 6392              	.L497:
3648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6393              		.loc 1 3648 0
 6394 014a 0225     		movs	r5, #2
 6395              	.LVL539:
 6396              	.L488:
3650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6397              		.loc 1 3650 0
 6398 014c 2846     		mov	r0, r5
 6399 014e 02B0     		add	sp, sp, #8
 6400              	.LCFI101:
 6401              		.cfi_remember_state
 6402              		.cfi_def_cfa_offset 24
 6403              		@ sp needed
 6404 0150 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 6405              	.LVL540:
 6406              	.L498:
 6407              	.LCFI102:
 6408              		.cfi_restore_state
3514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6409              		.loc 1 3514 0
 6410 0154 0225     		movs	r5, #2
 6411 0156 F9E7     		b	.L488
 6412              	.L505:
 6413              		.align	2
 6414              	.L504:
 6415 0158 00000000 		.word	I2C_Master_ISR_DMA
ARM GAS  /tmp/ccQWt8b0.s 			page 246


 6416 015c 00240080 		.word	-2147474432
 6417 0160 00000000 		.word	I2C_DMAMasterReceiveCplt
 6418 0164 00000000 		.word	I2C_DMAError
 6419 0168 00000000 		.word	I2C_Master_ISR_IT
 6420              		.cfi_endproc
 6421              	.LFE149:
 6423              		.section	.text.HAL_I2C_Slave_Sequential_Transmit_IT,"ax",%progbits
 6424              		.align	1
 6425              		.global	HAL_I2C_Slave_Sequential_Transmit_IT
 6426              		.syntax unified
 6427              		.thumb
 6428              		.thumb_func
 6429              		.fpu fpv4-sp-d16
 6431              	HAL_I2C_Slave_Sequential_Transmit_IT:
 6432              	.LFB150:
3663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
 6433              		.loc 1 3663 0
 6434              		.cfi_startproc
 6435              		@ args = 0, pretend = 0, frame = 0
 6436              		@ frame_needed = 0, uses_anonymous_args = 0
 6437              	.LVL541:
 6438 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 6439              	.LCFI103:
 6440              		.cfi_def_cfa_offset 24
 6441              		.cfi_offset 3, -24
 6442              		.cfi_offset 4, -20
 6443              		.cfi_offset 5, -16
 6444              		.cfi_offset 6, -12
 6445              		.cfi_offset 7, -8
 6446              		.cfi_offset 14, -4
3667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 6447              		.loc 1 3667 0
 6448 0002 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 6449 0006 04F02804 		and	r4, r4, #40
 6450 000a 282C     		cmp	r4, #40
 6451 000c 01D0     		beq	.L515
3743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6452              		.loc 1 3743 0
 6453 000e 0120     		movs	r0, #1
 6454              	.LVL542:
 6455              	.L507:
3745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6456              		.loc 1 3745 0
 6457 0010 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6458              	.LVL543:
 6459              	.L515:
3669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6460              		.loc 1 3669 0
 6461 0012 01B1     		cbz	r1, .L508
3669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6462              		.loc 1 3669 0 is_stmt 0 discriminator 1
 6463 0014 22B9     		cbnz	r2, .L509
 6464              	.L508:
3671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 6465              		.loc 1 3671 0 is_stmt 1
 6466 0016 4FF40073 		mov	r3, #512
 6467              	.LVL544:
ARM GAS  /tmp/ccQWt8b0.s 			page 247


 6468 001a 4364     		str	r3, [r0, #68]
3672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6469              		.loc 1 3672 0
 6470 001c 0120     		movs	r0, #1
 6471              	.LVL545:
 6472 001e F7E7     		b	.L507
 6473              	.LVL546:
 6474              	.L509:
 6475 0020 1F46     		mov	r7, r3
 6476 0022 1646     		mov	r6, r2
 6477 0024 0D46     		mov	r5, r1
 6478 0026 0446     		mov	r4, r0
3676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6479              		.loc 1 3676 0
 6480 0028 0521     		movs	r1, #5
 6481              	.LVL547:
 6482 002a FFF7FEFF 		bl	I2C_Disable_IRQ
 6483              	.LVL548:
3679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6484              		.loc 1 3679 0
 6485 002e 94F84030 		ldrb	r3, [r4, #64]	@ zero_extendqisi2
 6486 0032 012B     		cmp	r3, #1
 6487 0034 46D0     		beq	.L513
3679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6488              		.loc 1 3679 0 is_stmt 0 discriminator 2
 6489 0036 0123     		movs	r3, #1
 6490 0038 84F84030 		strb	r3, [r4, #64]
3683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6491              		.loc 1 3683 0 is_stmt 1 discriminator 2
 6492 003c 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 6493 0040 DBB2     		uxtb	r3, r3
 6494 0042 2A2B     		cmp	r3, #42
 6495 0044 23D0     		beq	.L516
 6496              	.L510:
3709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 6497              		.loc 1 3709 0
 6498 0046 2923     		movs	r3, #41
 6499 0048 84F84130 		strb	r3, [r4, #65]
3710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 6500              		.loc 1 3710 0
 6501 004c 2023     		movs	r3, #32
 6502 004e 84F84230 		strb	r3, [r4, #66]
3711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6503              		.loc 1 3711 0
 6504 0052 0023     		movs	r3, #0
 6505 0054 6364     		str	r3, [r4, #68]
3714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6506              		.loc 1 3714 0
 6507 0056 2268     		ldr	r2, [r4]
 6508 0058 5368     		ldr	r3, [r2, #4]
 6509 005a 23F40043 		bic	r3, r3, #32768
 6510 005e 5360     		str	r3, [r2, #4]
3717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 6511              		.loc 1 3717 0
 6512 0060 6562     		str	r5, [r4, #36]
3718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 6513              		.loc 1 3718 0
ARM GAS  /tmp/ccQWt8b0.s 			page 248


 6514 0062 6685     		strh	r6, [r4, #42]	@ movhi
3719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 6515              		.loc 1 3719 0
 6516 0064 638D     		ldrh	r3, [r4, #42]
 6517 0066 2385     		strh	r3, [r4, #40]	@ movhi
3720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
 6518              		.loc 1 3720 0
 6519 0068 E762     		str	r7, [r4, #44]
3721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6520              		.loc 1 3721 0
 6521 006a 174B     		ldr	r3, .L517
 6522 006c 6363     		str	r3, [r4, #52]
3723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6523              		.loc 1 3723 0
 6524 006e 2368     		ldr	r3, [r4]
 6525 0070 9A69     		ldr	r2, [r3, #24]
 6526 0072 12F4803F 		tst	r2, #65536
 6527 0076 01D0     		beq	.L511
3727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6528              		.loc 1 3727 0
 6529 0078 0822     		movs	r2, #8
 6530 007a DA61     		str	r2, [r3, #28]
 6531              	.L511:
3731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6532              		.loc 1 3731 0
 6533 007c 0025     		movs	r5, #0
 6534              	.LVL549:
 6535 007e 84F84050 		strb	r5, [r4, #64]
3737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6536              		.loc 1 3737 0
 6537 0082 0521     		movs	r1, #5
 6538 0084 2046     		mov	r0, r4
 6539 0086 FFF7FEFF 		bl	I2C_Enable_IRQ
 6540              	.LVL550:
3739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6541              		.loc 1 3739 0
 6542 008a 2846     		mov	r0, r5
 6543 008c C0E7     		b	.L507
 6544              	.LVL551:
 6545              	.L516:
3686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6546              		.loc 1 3686 0
 6547 008e 0221     		movs	r1, #2
 6548 0090 2046     		mov	r0, r4
 6549 0092 FFF7FEFF 		bl	I2C_Disable_IRQ
 6550              	.LVL552:
3689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6551              		.loc 1 3689 0
 6552 0096 2368     		ldr	r3, [r4]
 6553 0098 1A68     		ldr	r2, [r3]
 6554 009a 12F4004F 		tst	r2, #32768
 6555 009e D2D0     		beq	.L510
3691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6556              		.loc 1 3691 0
 6557 00a0 1A68     		ldr	r2, [r3]
 6558 00a2 22F40042 		bic	r2, r2, #32768
 6559 00a6 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccQWt8b0.s 			page 249


3693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 6560              		.loc 1 3693 0
 6561 00a8 E36B     		ldr	r3, [r4, #60]
 6562 00aa 002B     		cmp	r3, #0
 6563 00ac CBD0     		beq	.L510
3697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6564              		.loc 1 3697 0
 6565 00ae 074A     		ldr	r2, .L517+4
 6566 00b0 9A63     		str	r2, [r3, #56]
3700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 6567              		.loc 1 3700 0
 6568 00b2 E06B     		ldr	r0, [r4, #60]
 6569 00b4 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 6570              	.LVL553:
 6571 00b8 0028     		cmp	r0, #0
 6572 00ba C4D0     		beq	.L510
3703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 6573              		.loc 1 3703 0
 6574 00bc E06B     		ldr	r0, [r4, #60]
 6575 00be 836B     		ldr	r3, [r0, #56]
 6576 00c0 9847     		blx	r3
 6577              	.LVL554:
 6578 00c2 C0E7     		b	.L510
 6579              	.L513:
3679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6580              		.loc 1 3679 0
 6581 00c4 0220     		movs	r0, #2
 6582 00c6 A3E7     		b	.L507
 6583              	.L518:
 6584              		.align	2
 6585              	.L517:
 6586 00c8 00000000 		.word	I2C_Slave_ISR_IT
 6587 00cc 00000000 		.word	I2C_DMAAbort
 6588              		.cfi_endproc
 6589              	.LFE150:
 6591              		.section	.text.HAL_I2C_Slave_Sequential_Transmit_DMA,"ax",%progbits
 6592              		.align	1
 6593              		.global	HAL_I2C_Slave_Sequential_Transmit_DMA
 6594              		.syntax unified
 6595              		.thumb
 6596              		.thumb_func
 6597              		.fpu fpv4-sp-d16
 6599              	HAL_I2C_Slave_Sequential_Transmit_DMA:
 6600              	.LFB151:
3758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 6601              		.loc 1 3758 0
 6602              		.cfi_startproc
 6603              		@ args = 0, pretend = 0, frame = 0
 6604              		@ frame_needed = 0, uses_anonymous_args = 0
 6605              	.LVL555:
 6606 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 6607              	.LCFI104:
 6608              		.cfi_def_cfa_offset 24
 6609              		.cfi_offset 3, -24
 6610              		.cfi_offset 4, -20
 6611              		.cfi_offset 5, -16
 6612              		.cfi_offset 6, -12
ARM GAS  /tmp/ccQWt8b0.s 			page 250


 6613              		.cfi_offset 7, -8
 6614              		.cfi_offset 14, -4
3764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 6615              		.loc 1 3764 0
 6616 0002 90F84150 		ldrb	r5, [r0, #65]	@ zero_extendqisi2
 6617 0006 05F02805 		and	r5, r5, #40
 6618 000a 282D     		cmp	r5, #40
 6619 000c 02D0     		beq	.L534
3922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6620              		.loc 1 3922 0
 6621 000e 0125     		movs	r5, #1
 6622              	.LVL556:
 6623              	.L520:
3924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6624              		.loc 1 3924 0
 6625 0010 2846     		mov	r0, r5
 6626 0012 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6627              	.LVL557:
 6628              	.L534:
3766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6629              		.loc 1 3766 0
 6630 0014 0029     		cmp	r1, #0
 6631 0016 5ED0     		beq	.L521
3766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6632              		.loc 1 3766 0 is_stmt 0 discriminator 1
 6633 0018 002A     		cmp	r2, #0
 6634 001a 5CD0     		beq	.L521
3773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6635              		.loc 1 3773 0 is_stmt 1
 6636 001c 90F84040 		ldrb	r4, [r0, #64]	@ zero_extendqisi2
 6637 0020 012C     		cmp	r4, #1
 6638 0022 00F0AF80 		beq	.L531
 6639 0026 1F46     		mov	r7, r3
 6640 0028 1646     		mov	r6, r2
 6641 002a 0D46     		mov	r5, r1
 6642 002c 0446     		mov	r4, r0
3773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6643              		.loc 1 3773 0 is_stmt 0 discriminator 2
 6644 002e 0123     		movs	r3, #1
 6645              	.LVL558:
 6646 0030 80F84030 		strb	r3, [r0, #64]
3776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6647              		.loc 1 3776 0 is_stmt 1 discriminator 2
 6648 0034 0521     		movs	r1, #5
 6649              	.LVL559:
 6650 0036 FFF7FEFF 		bl	I2C_Disable_IRQ
 6651              	.LVL560:
3780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6652              		.loc 1 3780 0 discriminator 2
 6653 003a 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 6654 003e DBB2     		uxtb	r3, r3
 6655 0040 2A2B     		cmp	r3, #42
 6656 0042 4DD0     		beq	.L535
3805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6657              		.loc 1 3805 0
 6658 0044 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 6659 0048 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccQWt8b0.s 			page 251


 6660 004a 292B     		cmp	r3, #41
 6661 004c 64D0     		beq	.L536
 6662              	.L524:
3832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 6663              		.loc 1 3832 0
 6664 004e 2923     		movs	r3, #41
 6665 0050 84F84130 		strb	r3, [r4, #65]
3833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 6666              		.loc 1 3833 0
 6667 0054 2023     		movs	r3, #32
 6668 0056 84F84230 		strb	r3, [r4, #66]
3834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6669              		.loc 1 3834 0
 6670 005a 0023     		movs	r3, #0
 6671 005c 6364     		str	r3, [r4, #68]
3837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6672              		.loc 1 3837 0
 6673 005e 2268     		ldr	r2, [r4]
 6674 0060 5368     		ldr	r3, [r2, #4]
 6675 0062 23F40043 		bic	r3, r3, #32768
 6676 0066 5360     		str	r3, [r2, #4]
3840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 6677              		.loc 1 3840 0
 6678 0068 6562     		str	r5, [r4, #36]
3841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 6679              		.loc 1 3841 0
 6680 006a 6685     		strh	r6, [r4, #42]	@ movhi
3842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 6681              		.loc 1 3842 0
 6682 006c 638D     		ldrh	r3, [r4, #42]
 6683 006e 2385     		strh	r3, [r4, #40]	@ movhi
3843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
 6684              		.loc 1 3843 0
 6685 0070 E762     		str	r7, [r4, #44]
3844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6686              		.loc 1 3844 0
 6687 0072 454B     		ldr	r3, .L538
 6688 0074 6363     		str	r3, [r4, #52]
3846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6689              		.loc 1 3846 0
 6690 0076 A36B     		ldr	r3, [r4, #56]
 6691 0078 002B     		cmp	r3, #0
 6692 007a 64D0     		beq	.L525
3849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6693              		.loc 1 3849 0
 6694 007c 434A     		ldr	r2, .L538+4
 6695 007e DA62     		str	r2, [r3, #44]
3852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6696              		.loc 1 3852 0
 6697 0080 A36B     		ldr	r3, [r4, #56]
 6698 0082 434A     		ldr	r2, .L538+8
 6699 0084 5A63     		str	r2, [r3, #52]
3855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmatx->XferAbortCallback = NULL;
 6700              		.loc 1 3855 0
 6701 0086 A26B     		ldr	r2, [r4, #56]
 6702 0088 0023     		movs	r3, #0
 6703 008a 1363     		str	r3, [r2, #48]
ARM GAS  /tmp/ccQWt8b0.s 			page 252


3856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6704              		.loc 1 3856 0
 6705 008c A26B     		ldr	r2, [r4, #56]
 6706 008e 9363     		str	r3, [r2, #56]
3859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6707              		.loc 1 3859 0
 6708 0090 2268     		ldr	r2, [r4]
 6709 0092 238D     		ldrh	r3, [r4, #40]
 6710 0094 2832     		adds	r2, r2, #40
 6711 0096 2946     		mov	r1, r5
 6712 0098 A06B     		ldr	r0, [r4, #56]
 6713 009a FFF7FEFF 		bl	HAL_DMA_Start_IT
 6714              	.LVL561:
3876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6715              		.loc 1 3876 0
 6716 009e 0546     		mov	r5, r0
 6717              	.LVL562:
 6718 00a0 0028     		cmp	r0, #0
 6719 00a2 5ED1     		bne	.L537
3879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6720              		.loc 1 3879 0
 6721 00a4 638D     		ldrh	r3, [r4, #42]
 6722 00a6 228D     		ldrh	r2, [r4, #40]
 6723 00a8 9B1A     		subs	r3, r3, r2
 6724 00aa 9BB2     		uxth	r3, r3
 6725 00ac 6385     		strh	r3, [r4, #42]	@ movhi
3882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6726              		.loc 1 3882 0
 6727 00ae 0023     		movs	r3, #0
 6728 00b0 2385     		strh	r3, [r4, #40]	@ movhi
3899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6729              		.loc 1 3899 0
 6730 00b2 2368     		ldr	r3, [r4]
 6731 00b4 9A69     		ldr	r2, [r3, #24]
 6732 00b6 12F4803F 		tst	r2, #65536
 6733 00ba 60D1     		bne	.L528
 6734              	.L529:
3907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6735              		.loc 1 3907 0
 6736 00bc 0023     		movs	r3, #0
 6737 00be 84F84030 		strb	r3, [r4, #64]
3913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6738              		.loc 1 3913 0
 6739 00c2 0421     		movs	r1, #4
 6740 00c4 2046     		mov	r0, r4
 6741              	.LVL563:
 6742 00c6 FFF7FEFF 		bl	I2C_Enable_IRQ
 6743              	.LVL564:
3916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6744              		.loc 1 3916 0
 6745 00ca 2268     		ldr	r2, [r4]
 6746 00cc 1368     		ldr	r3, [r2]
 6747 00ce 43F48043 		orr	r3, r3, #16384
 6748 00d2 1360     		str	r3, [r2]
3918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6749              		.loc 1 3918 0
 6750 00d4 9CE7     		b	.L520
ARM GAS  /tmp/ccQWt8b0.s 			page 253


 6751              	.LVL565:
 6752              	.L521:
3768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 6753              		.loc 1 3768 0
 6754 00d6 4FF40073 		mov	r3, #512
 6755              	.LVL566:
 6756 00da 4364     		str	r3, [r0, #68]
3769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6757              		.loc 1 3769 0
 6758 00dc 0125     		movs	r5, #1
 6759 00de 97E7     		b	.L520
 6760              	.LVL567:
 6761              	.L535:
3783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6762              		.loc 1 3783 0
 6763 00e0 0221     		movs	r1, #2
 6764 00e2 2046     		mov	r0, r4
 6765 00e4 FFF7FEFF 		bl	I2C_Disable_IRQ
 6766              	.LVL568:
3785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6767              		.loc 1 3785 0
 6768 00e8 2368     		ldr	r3, [r4]
 6769 00ea 1A68     		ldr	r2, [r3]
 6770 00ec 12F4004F 		tst	r2, #32768
 6771 00f0 ADD0     		beq	.L524
3788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 6772              		.loc 1 3788 0
 6773 00f2 E26B     		ldr	r2, [r4, #60]
 6774 00f4 002A     		cmp	r2, #0
 6775 00f6 AAD0     		beq	.L524
3790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6776              		.loc 1 3790 0
 6777 00f8 1A68     		ldr	r2, [r3]
 6778 00fa 22F40042 		bic	r2, r2, #32768
 6779 00fe 1A60     		str	r2, [r3]
3794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6780              		.loc 1 3794 0
 6781 0100 E36B     		ldr	r3, [r4, #60]
 6782 0102 244A     		ldr	r2, .L538+12
 6783 0104 9A63     		str	r2, [r3, #56]
3797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 6784              		.loc 1 3797 0
 6785 0106 E06B     		ldr	r0, [r4, #60]
 6786 0108 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 6787              	.LVL569:
 6788 010c 0028     		cmp	r0, #0
 6789 010e 9ED0     		beq	.L524
3800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 6790              		.loc 1 3800 0
 6791 0110 E06B     		ldr	r0, [r4, #60]
 6792 0112 836B     		ldr	r3, [r0, #56]
 6793 0114 9847     		blx	r3
 6794              	.LVL570:
 6795 0116 9AE7     		b	.L524
 6796              	.L536:
3807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 6797              		.loc 1 3807 0
ARM GAS  /tmp/ccQWt8b0.s 			page 254


 6798 0118 2368     		ldr	r3, [r4]
 6799 011a 1A68     		ldr	r2, [r3]
 6800 011c 12F4804F 		tst	r2, #16384
 6801 0120 95D0     		beq	.L524
3809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6802              		.loc 1 3809 0
 6803 0122 1A68     		ldr	r2, [r3]
 6804 0124 22F48042 		bic	r2, r2, #16384
 6805 0128 1A60     		str	r2, [r3]
3812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 6806              		.loc 1 3812 0
 6807 012a A36B     		ldr	r3, [r4, #56]
 6808 012c 002B     		cmp	r3, #0
 6809 012e 8ED0     		beq	.L524
3816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6810              		.loc 1 3816 0
 6811 0130 184A     		ldr	r2, .L538+12
 6812 0132 9A63     		str	r2, [r3, #56]
3819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 6813              		.loc 1 3819 0
 6814 0134 A06B     		ldr	r0, [r4, #56]
 6815 0136 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 6816              	.LVL571:
 6817 013a 0028     		cmp	r0, #0
 6818 013c 87D0     		beq	.L524
3822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 6819              		.loc 1 3822 0
 6820 013e A06B     		ldr	r0, [r4, #56]
 6821 0140 836B     		ldr	r3, [r0, #56]
 6822 0142 9847     		blx	r3
 6823              	.LVL572:
 6824 0144 83E7     		b	.L524
 6825              	.L525:
3864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 6826              		.loc 1 3864 0
 6827 0146 2823     		movs	r3, #40
 6828 0148 84F84130 		strb	r3, [r4, #65]
3865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6829              		.loc 1 3865 0
 6830 014c 0022     		movs	r2, #0
 6831 014e 84F84220 		strb	r2, [r4, #66]
3868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6832              		.loc 1 3868 0
 6833 0152 636C     		ldr	r3, [r4, #68]
 6834 0154 43F08003 		orr	r3, r3, #128
 6835 0158 6364     		str	r3, [r4, #68]
3871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6836              		.loc 1 3871 0
 6837 015a 84F84020 		strb	r2, [r4, #64]
3873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6838              		.loc 1 3873 0
 6839 015e 0125     		movs	r5, #1
 6840              	.LVL573:
 6841 0160 56E7     		b	.L520
 6842              	.LVL574:
 6843              	.L537:
3887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
ARM GAS  /tmp/ccQWt8b0.s 			page 255


 6844              		.loc 1 3887 0
 6845 0162 2823     		movs	r3, #40
 6846 0164 84F84130 		strb	r3, [r4, #65]
3888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6847              		.loc 1 3888 0
 6848 0168 0022     		movs	r2, #0
 6849 016a 84F84220 		strb	r2, [r4, #66]
3891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6850              		.loc 1 3891 0
 6851 016e 636C     		ldr	r3, [r4, #68]
 6852 0170 43F01003 		orr	r3, r3, #16
 6853 0174 6364     		str	r3, [r4, #68]
3894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6854              		.loc 1 3894 0
 6855 0176 84F84020 		strb	r2, [r4, #64]
3896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6856              		.loc 1 3896 0
 6857 017a 0125     		movs	r5, #1
 6858 017c 48E7     		b	.L520
 6859              	.L528:
3903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6860              		.loc 1 3903 0
 6861 017e 0822     		movs	r2, #8
 6862 0180 DA61     		str	r2, [r3, #28]
 6863 0182 9BE7     		b	.L529
 6864              	.LVL575:
 6865              	.L531:
3773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6866              		.loc 1 3773 0
 6867 0184 0225     		movs	r5, #2
 6868 0186 43E7     		b	.L520
 6869              	.L539:
 6870              		.align	2
 6871              	.L538:
 6872 0188 00000000 		.word	I2C_Slave_ISR_DMA
 6873 018c 00000000 		.word	I2C_DMASlaveTransmitCplt
 6874 0190 00000000 		.word	I2C_DMAError
 6875 0194 00000000 		.word	I2C_DMAAbort
 6876              		.cfi_endproc
 6877              	.LFE151:
 6879              		.section	.text.HAL_I2C_Slave_Sequential_Receive_IT,"ax",%progbits
 6880              		.align	1
 6881              		.global	HAL_I2C_Slave_Sequential_Receive_IT
 6882              		.syntax unified
 6883              		.thumb
 6884              		.thumb_func
 6885              		.fpu fpv4-sp-d16
 6887              	HAL_I2C_Slave_Sequential_Receive_IT:
 6888              	.LFB152:
3937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Check the parameters */
 6889              		.loc 1 3937 0
 6890              		.cfi_startproc
 6891              		@ args = 0, pretend = 0, frame = 0
 6892              		@ frame_needed = 0, uses_anonymous_args = 0
 6893              	.LVL576:
 6894 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 6895              	.LCFI105:
ARM GAS  /tmp/ccQWt8b0.s 			page 256


 6896              		.cfi_def_cfa_offset 24
 6897              		.cfi_offset 3, -24
 6898              		.cfi_offset 4, -20
 6899              		.cfi_offset 5, -16
 6900              		.cfi_offset 6, -12
 6901              		.cfi_offset 7, -8
 6902              		.cfi_offset 14, -4
3941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 6903              		.loc 1 3941 0
 6904 0002 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 6905 0006 04F02804 		and	r4, r4, #40
 6906 000a 282C     		cmp	r4, #40
 6907 000c 01D0     		beq	.L549
4017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6908              		.loc 1 4017 0
 6909 000e 0120     		movs	r0, #1
 6910              	.LVL577:
 6911              	.L541:
4019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6912              		.loc 1 4019 0
 6913 0010 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6914              	.LVL578:
 6915              	.L549:
3943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6916              		.loc 1 3943 0
 6917 0012 01B1     		cbz	r1, .L542
3943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6918              		.loc 1 3943 0 is_stmt 0 discriminator 1
 6919 0014 22B9     		cbnz	r2, .L543
 6920              	.L542:
3945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 6921              		.loc 1 3945 0 is_stmt 1
 6922 0016 4FF40073 		mov	r3, #512
 6923              	.LVL579:
 6924 001a 4364     		str	r3, [r0, #68]
3946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6925              		.loc 1 3946 0
 6926 001c 0120     		movs	r0, #1
 6927              	.LVL580:
 6928 001e F7E7     		b	.L541
 6929              	.LVL581:
 6930              	.L543:
 6931 0020 1F46     		mov	r7, r3
 6932 0022 1646     		mov	r6, r2
 6933 0024 0D46     		mov	r5, r1
 6934 0026 0446     		mov	r4, r0
3950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6935              		.loc 1 3950 0
 6936 0028 0621     		movs	r1, #6
 6937              	.LVL582:
 6938 002a FFF7FEFF 		bl	I2C_Disable_IRQ
 6939              	.LVL583:
3953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6940              		.loc 1 3953 0
 6941 002e 94F84030 		ldrb	r3, [r4, #64]	@ zero_extendqisi2
 6942 0032 012B     		cmp	r3, #1
 6943 0034 46D0     		beq	.L547
ARM GAS  /tmp/ccQWt8b0.s 			page 257


3953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6944              		.loc 1 3953 0 is_stmt 0 discriminator 2
 6945 0036 0123     		movs	r3, #1
 6946 0038 84F84030 		strb	r3, [r4, #64]
3957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6947              		.loc 1 3957 0 is_stmt 1 discriminator 2
 6948 003c 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 6949 0040 DBB2     		uxtb	r3, r3
 6950 0042 292B     		cmp	r3, #41
 6951 0044 23D0     		beq	.L550
 6952              	.L544:
3983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 6953              		.loc 1 3983 0
 6954 0046 2A23     		movs	r3, #42
 6955 0048 84F84130 		strb	r3, [r4, #65]
3984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 6956              		.loc 1 3984 0
 6957 004c 2023     		movs	r3, #32
 6958 004e 84F84230 		strb	r3, [r4, #66]
3985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6959              		.loc 1 3985 0
 6960 0052 0023     		movs	r3, #0
 6961 0054 6364     		str	r3, [r4, #68]
3988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6962              		.loc 1 3988 0
 6963 0056 2268     		ldr	r2, [r4]
 6964 0058 5368     		ldr	r3, [r2, #4]
 6965 005a 23F40043 		bic	r3, r3, #32768
 6966 005e 5360     		str	r3, [r2, #4]
3991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 6967              		.loc 1 3991 0
 6968 0060 6562     		str	r5, [r4, #36]
3992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 6969              		.loc 1 3992 0
 6970 0062 6685     		strh	r6, [r4, #42]	@ movhi
3993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 6971              		.loc 1 3993 0
 6972 0064 638D     		ldrh	r3, [r4, #42]
 6973 0066 2385     		strh	r3, [r4, #40]	@ movhi
3994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_IT;
 6974              		.loc 1 3994 0
 6975 0068 E762     		str	r7, [r4, #44]
3995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6976              		.loc 1 3995 0
 6977 006a 174B     		ldr	r3, .L551
 6978 006c 6363     		str	r3, [r4, #52]
3997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 6979              		.loc 1 3997 0
 6980 006e 2368     		ldr	r3, [r4]
 6981 0070 9A69     		ldr	r2, [r3, #24]
 6982 0072 12F4803F 		tst	r2, #65536
 6983 0076 01D1     		bne	.L545
4001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 6984              		.loc 1 4001 0
 6985 0078 0822     		movs	r2, #8
 6986 007a DA61     		str	r2, [r3, #28]
 6987              	.L545:
ARM GAS  /tmp/ccQWt8b0.s 			page 258


4005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6988              		.loc 1 4005 0
 6989 007c 0025     		movs	r5, #0
 6990              	.LVL584:
 6991 007e 84F84050 		strb	r5, [r4, #64]
4011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 6992              		.loc 1 4011 0
 6993 0082 0621     		movs	r1, #6
 6994 0084 2046     		mov	r0, r4
 6995 0086 FFF7FEFF 		bl	I2C_Enable_IRQ
 6996              	.LVL585:
4013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 6997              		.loc 1 4013 0
 6998 008a 2846     		mov	r0, r5
 6999 008c C0E7     		b	.L541
 7000              	.LVL586:
 7001              	.L550:
3960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7002              		.loc 1 3960 0
 7003 008e 0121     		movs	r1, #1
 7004 0090 2046     		mov	r0, r4
 7005 0092 FFF7FEFF 		bl	I2C_Disable_IRQ
 7006              	.LVL587:
3962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 7007              		.loc 1 3962 0
 7008 0096 2368     		ldr	r3, [r4]
 7009 0098 1A68     		ldr	r2, [r3]
 7010 009a 12F4804F 		tst	r2, #16384
 7011 009e D2D0     		beq	.L544
3964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7012              		.loc 1 3964 0
 7013 00a0 1A68     		ldr	r2, [r3]
 7014 00a2 22F48042 		bic	r2, r2, #16384
 7015 00a6 1A60     		str	r2, [r3]
3967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 7016              		.loc 1 3967 0
 7017 00a8 A36B     		ldr	r3, [r4, #56]
 7018 00aa 002B     		cmp	r3, #0
 7019 00ac CBD0     		beq	.L544
3971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7020              		.loc 1 3971 0
 7021 00ae 074A     		ldr	r2, .L551+4
 7022 00b0 9A63     		str	r2, [r3, #56]
3974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 7023              		.loc 1 3974 0
 7024 00b2 A06B     		ldr	r0, [r4, #56]
 7025 00b4 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 7026              	.LVL588:
 7027 00b8 0028     		cmp	r0, #0
 7028 00ba C4D0     		beq	.L544
3977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 7029              		.loc 1 3977 0
 7030 00bc A06B     		ldr	r0, [r4, #56]
 7031 00be 836B     		ldr	r3, [r0, #56]
 7032 00c0 9847     		blx	r3
 7033              	.LVL589:
 7034 00c2 C0E7     		b	.L544
ARM GAS  /tmp/ccQWt8b0.s 			page 259


 7035              	.L547:
3953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7036              		.loc 1 3953 0
 7037 00c4 0220     		movs	r0, #2
 7038 00c6 A3E7     		b	.L541
 7039              	.L552:
 7040              		.align	2
 7041              	.L551:
 7042 00c8 00000000 		.word	I2C_Slave_ISR_IT
 7043 00cc 00000000 		.word	I2C_DMAAbort
 7044              		.cfi_endproc
 7045              	.LFE152:
 7047              		.section	.text.HAL_I2C_Slave_Sequential_Receive_DMA,"ax",%progbits
 7048              		.align	1
 7049              		.global	HAL_I2C_Slave_Sequential_Receive_DMA
 7050              		.syntax unified
 7051              		.thumb
 7052              		.thumb_func
 7053              		.fpu fpv4-sp-d16
 7055              	HAL_I2C_Slave_Sequential_Receive_DMA:
 7056              	.LFB153:
4032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_StatusTypeDef dmaxferstatus;
 7057              		.loc 1 4032 0
 7058              		.cfi_startproc
 7059              		@ args = 0, pretend = 0, frame = 0
 7060              		@ frame_needed = 0, uses_anonymous_args = 0
 7061              	.LVL590:
 7062 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 7063              	.LCFI106:
 7064              		.cfi_def_cfa_offset 24
 7065              		.cfi_offset 3, -24
 7066              		.cfi_offset 4, -20
 7067              		.cfi_offset 5, -16
 7068              		.cfi_offset 6, -12
 7069              		.cfi_offset 7, -8
 7070              		.cfi_offset 14, -4
4038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7071              		.loc 1 4038 0
 7072 0002 90F84140 		ldrb	r4, [r0, #65]	@ zero_extendqisi2
 7073 0006 04F02804 		and	r4, r4, #40
 7074 000a 282C     		cmp	r4, #40
 7075 000c 02D0     		beq	.L568
4196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7076              		.loc 1 4196 0
 7077 000e 0125     		movs	r5, #1
 7078              	.LVL591:
 7079              	.L554:
4198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7080              		.loc 1 4198 0
 7081 0010 2846     		mov	r0, r5
 7082 0012 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 7083              	.LVL592:
 7084              	.L568:
4040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 7085              		.loc 1 4040 0
 7086 0014 01B1     		cbz	r1, .L555
4040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
ARM GAS  /tmp/ccQWt8b0.s 			page 260


 7087              		.loc 1 4040 0 is_stmt 0 discriminator 1
 7088 0016 22B9     		cbnz	r2, .L556
 7089              	.L555:
4042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       return  HAL_ERROR;
 7090              		.loc 1 4042 0 is_stmt 1
 7091 0018 4FF40073 		mov	r3, #512
 7092              	.LVL593:
 7093 001c 4364     		str	r3, [r0, #68]
4043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 7094              		.loc 1 4043 0
 7095 001e 0125     		movs	r5, #1
 7096 0020 F6E7     		b	.L554
 7097              	.LVL594:
 7098              	.L556:
 7099 0022 1F46     		mov	r7, r3
 7100 0024 1646     		mov	r6, r2
 7101 0026 0D46     		mov	r5, r1
 7102 0028 0446     		mov	r4, r0
4047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7103              		.loc 1 4047 0
 7104 002a 0621     		movs	r1, #6
 7105              	.LVL595:
 7106 002c FFF7FEFF 		bl	I2C_Disable_IRQ
 7107              	.LVL596:
4050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7108              		.loc 1 4050 0
 7109 0030 94F84030 		ldrb	r3, [r4, #64]	@ zero_extendqisi2
 7110 0034 012B     		cmp	r3, #1
 7111 0036 00F0A380 		beq	.L565
4050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7112              		.loc 1 4050 0 is_stmt 0 discriminator 2
 7113 003a 0123     		movs	r3, #1
 7114 003c 84F84030 		strb	r3, [r4, #64]
4054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 7115              		.loc 1 4054 0 is_stmt 1 discriminator 2
 7116 0040 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 7117 0044 DBB2     		uxtb	r3, r3
 7118 0046 292B     		cmp	r3, #41
 7119 0048 48D0     		beq	.L569
4079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 7120              		.loc 1 4079 0
 7121 004a 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 7122 004e DBB2     		uxtb	r3, r3
 7123 0050 2A2B     		cmp	r3, #42
 7124 0052 5FD0     		beq	.L570
 7125              	.L558:
4106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 7126              		.loc 1 4106 0
 7127 0054 2A23     		movs	r3, #42
 7128 0056 84F84130 		strb	r3, [r4, #65]
4107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 7129              		.loc 1 4107 0
 7130 005a 2023     		movs	r3, #32
 7131 005c 84F84230 		strb	r3, [r4, #66]
4108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7132              		.loc 1 4108 0
 7133 0060 0023     		movs	r3, #0
ARM GAS  /tmp/ccQWt8b0.s 			page 261


 7134 0062 6364     		str	r3, [r4, #68]
4111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7135              		.loc 1 4111 0
 7136 0064 2268     		ldr	r2, [r4]
 7137 0066 5368     		ldr	r3, [r2, #4]
 7138 0068 23F40043 		bic	r3, r3, #32768
 7139 006c 5360     		str	r3, [r2, #4]
4114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount   = Size;
 7140              		.loc 1 4114 0
 7141 006e 6562     		str	r5, [r4, #36]
4115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferSize    = hi2c->XferCount;
 7142              		.loc 1 4115 0
 7143 0070 6685     		strh	r6, [r4, #42]	@ movhi
4116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferOptions = XferOptions;
 7144              		.loc 1 4116 0
 7145 0072 638D     		ldrh	r3, [r4, #42]
 7146 0074 2385     		strh	r3, [r4, #40]	@ movhi
4117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR     = I2C_Slave_ISR_DMA;
 7147              		.loc 1 4117 0
 7148 0076 E762     		str	r7, [r4, #44]
4118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7149              		.loc 1 4118 0
 7150 0078 424B     		ldr	r3, .L572
 7151 007a 6363     		str	r3, [r4, #52]
4120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 7152              		.loc 1 4120 0
 7153 007c E36B     		ldr	r3, [r4, #60]
 7154 007e 002B     		cmp	r3, #0
 7155 0080 5FD0     		beq	.L559
4123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7156              		.loc 1 4123 0
 7157 0082 414A     		ldr	r2, .L572+4
 7158 0084 DA62     		str	r2, [r3, #44]
4126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7159              		.loc 1 4126 0
 7160 0086 E36B     		ldr	r3, [r4, #60]
 7161 0088 404A     		ldr	r2, .L572+8
 7162 008a 5A63     		str	r2, [r3, #52]
4129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->hdmarx->XferAbortCallback = NULL;
 7163              		.loc 1 4129 0
 7164 008c E26B     		ldr	r2, [r4, #60]
 7165 008e 0023     		movs	r3, #0
 7166 0090 1363     		str	r3, [r2, #48]
4130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7167              		.loc 1 4130 0
 7168 0092 E26B     		ldr	r2, [r4, #60]
 7169 0094 9363     		str	r3, [r2, #56]
4133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 7170              		.loc 1 4133 0
 7171 0096 2168     		ldr	r1, [r4]
 7172 0098 238D     		ldrh	r3, [r4, #40]
 7173 009a 2A46     		mov	r2, r5
 7174 009c 2431     		adds	r1, r1, #36
 7175 009e E06B     		ldr	r0, [r4, #60]
 7176 00a0 FFF7FEFF 		bl	HAL_DMA_Start_IT
 7177              	.LVL597:
4150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
ARM GAS  /tmp/ccQWt8b0.s 			page 262


 7178              		.loc 1 4150 0
 7179 00a4 0546     		mov	r5, r0
 7180              	.LVL598:
 7181 00a6 0028     		cmp	r0, #0
 7182 00a8 59D1     		bne	.L571
4153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7183              		.loc 1 4153 0
 7184 00aa 638D     		ldrh	r3, [r4, #42]
 7185 00ac 228D     		ldrh	r2, [r4, #40]
 7186 00ae 9B1A     		subs	r3, r3, r2
 7187 00b0 9BB2     		uxth	r3, r3
 7188 00b2 6385     		strh	r3, [r4, #42]	@ movhi
4156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 7189              		.loc 1 4156 0
 7190 00b4 0023     		movs	r3, #0
 7191 00b6 2385     		strh	r3, [r4, #40]	@ movhi
4173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 7192              		.loc 1 4173 0
 7193 00b8 2368     		ldr	r3, [r4]
 7194 00ba 9A69     		ldr	r2, [r3, #24]
 7195 00bc 12F4803F 		tst	r2, #65536
 7196 00c0 5BD0     		beq	.L562
 7197              	.L563:
4181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7198              		.loc 1 4181 0
 7199 00c2 0023     		movs	r3, #0
 7200 00c4 84F84030 		strb	r3, [r4, #64]
4187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7201              		.loc 1 4187 0
 7202 00c8 0621     		movs	r1, #6
 7203 00ca 2046     		mov	r0, r4
 7204              	.LVL599:
 7205 00cc FFF7FEFF 		bl	I2C_Enable_IRQ
 7206              	.LVL600:
4190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7207              		.loc 1 4190 0
 7208 00d0 2268     		ldr	r2, [r4]
 7209 00d2 1368     		ldr	r3, [r2]
 7210 00d4 43F40043 		orr	r3, r3, #32768
 7211 00d8 1360     		str	r3, [r2]
4192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7212              		.loc 1 4192 0
 7213 00da 99E7     		b	.L554
 7214              	.LVL601:
 7215              	.L569:
4057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7216              		.loc 1 4057 0
 7217 00dc 0121     		movs	r1, #1
 7218 00de 2046     		mov	r0, r4
 7219 00e0 FFF7FEFF 		bl	I2C_Disable_IRQ
 7220              	.LVL602:
4059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 7221              		.loc 1 4059 0
 7222 00e4 2368     		ldr	r3, [r4]
 7223 00e6 1A68     		ldr	r2, [r3]
 7224 00e8 12F4804F 		tst	r2, #16384
 7225 00ec B2D0     		beq	.L558
ARM GAS  /tmp/ccQWt8b0.s 			page 263


4062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 7226              		.loc 1 4062 0
 7227 00ee A26B     		ldr	r2, [r4, #56]
 7228 00f0 002A     		cmp	r2, #0
 7229 00f2 AFD0     		beq	.L558
4064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7230              		.loc 1 4064 0
 7231 00f4 1A68     		ldr	r2, [r3]
 7232 00f6 22F48042 		bic	r2, r2, #16384
 7233 00fa 1A60     		str	r2, [r3]
4068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7234              		.loc 1 4068 0
 7235 00fc A36B     		ldr	r3, [r4, #56]
 7236 00fe 244A     		ldr	r2, .L572+12
 7237 0100 9A63     		str	r2, [r3, #56]
4071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 7238              		.loc 1 4071 0
 7239 0102 A06B     		ldr	r0, [r4, #56]
 7240 0104 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 7241              	.LVL603:
 7242 0108 0028     		cmp	r0, #0
 7243 010a A3D0     		beq	.L558
4074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 7244              		.loc 1 4074 0
 7245 010c A06B     		ldr	r0, [r4, #56]
 7246 010e 836B     		ldr	r3, [r0, #56]
 7247 0110 9847     		blx	r3
 7248              	.LVL604:
 7249 0112 9FE7     		b	.L558
 7250              	.L570:
4081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 7251              		.loc 1 4081 0
 7252 0114 2368     		ldr	r3, [r4]
 7253 0116 1A68     		ldr	r2, [r3]
 7254 0118 12F4004F 		tst	r2, #32768
 7255 011c 9AD0     		beq	.L558
4083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7256              		.loc 1 4083 0
 7257 011e 1A68     		ldr	r2, [r3]
 7258 0120 22F40042 		bic	r2, r2, #32768
 7259 0124 1A60     		str	r2, [r3]
4086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 7260              		.loc 1 4086 0
 7261 0126 E36B     		ldr	r3, [r4, #60]
 7262 0128 002B     		cmp	r3, #0
 7263 012a 93D0     		beq	.L558
4090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7264              		.loc 1 4090 0
 7265 012c 184A     		ldr	r2, .L572+12
 7266 012e 9A63     		str	r2, [r3, #56]
4093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           {
 7267              		.loc 1 4093 0
 7268 0130 E06B     		ldr	r0, [r4, #60]
 7269 0132 FFF7FEFF 		bl	HAL_DMA_Abort_IT
 7270              	.LVL605:
 7271 0136 0028     		cmp	r0, #0
 7272 0138 8CD0     		beq	.L558
ARM GAS  /tmp/ccQWt8b0.s 			page 264


4096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****           }
 7273              		.loc 1 4096 0
 7274 013a E06B     		ldr	r0, [r4, #60]
 7275 013c 836B     		ldr	r3, [r0, #56]
 7276 013e 9847     		blx	r3
 7277              	.LVL606:
 7278 0140 88E7     		b	.L558
 7279              	.L559:
4138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 7280              		.loc 1 4138 0
 7281 0142 2823     		movs	r3, #40
 7282 0144 84F84130 		strb	r3, [r4, #65]
4139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7283              		.loc 1 4139 0
 7284 0148 0022     		movs	r2, #0
 7285 014a 84F84220 		strb	r2, [r4, #66]
4142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7286              		.loc 1 4142 0
 7287 014e 636C     		ldr	r3, [r4, #68]
 7288 0150 43F08003 		orr	r3, r3, #128
 7289 0154 6364     		str	r3, [r4, #68]
4145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7290              		.loc 1 4145 0
 7291 0156 84F84020 		strb	r2, [r4, #64]
4147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 7292              		.loc 1 4147 0
 7293 015a 0125     		movs	r5, #1
 7294              	.LVL607:
 7295 015c 58E7     		b	.L554
 7296              	.LVL608:
 7297              	.L571:
4161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->Mode      = HAL_I2C_MODE_NONE;
 7298              		.loc 1 4161 0
 7299 015e 2823     		movs	r3, #40
 7300 0160 84F84130 		strb	r3, [r4, #65]
4162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7301              		.loc 1 4162 0
 7302 0164 0022     		movs	r2, #0
 7303 0166 84F84220 		strb	r2, [r4, #66]
4165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7304              		.loc 1 4165 0
 7305 016a 636C     		ldr	r3, [r4, #68]
 7306 016c 43F01003 		orr	r3, r3, #16
 7307 0170 6364     		str	r3, [r4, #68]
4168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7308              		.loc 1 4168 0
 7309 0172 84F84020 		strb	r2, [r4, #64]
4170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 7310              		.loc 1 4170 0
 7311 0176 0125     		movs	r5, #1
 7312 0178 4AE7     		b	.L554
 7313              	.L562:
4177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 7314              		.loc 1 4177 0
 7315 017a 0822     		movs	r2, #8
 7316 017c DA61     		str	r2, [r3, #28]
 7317 017e A0E7     		b	.L563
ARM GAS  /tmp/ccQWt8b0.s 			page 265


 7318              	.LVL609:
 7319              	.L565:
4050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7320              		.loc 1 4050 0
 7321 0180 0225     		movs	r5, #2
 7322              	.LVL610:
 7323 0182 45E7     		b	.L554
 7324              	.L573:
 7325              		.align	2
 7326              	.L572:
 7327 0184 00000000 		.word	I2C_Slave_ISR_DMA
 7328 0188 00000000 		.word	I2C_DMASlaveReceiveCplt
 7329 018c 00000000 		.word	I2C_DMAError
 7330 0190 00000000 		.word	I2C_DMAAbort
 7331              		.cfi_endproc
 7332              	.LFE153:
 7334              		.section	.text.HAL_I2C_EnableListen_IT,"ax",%progbits
 7335              		.align	1
 7336              		.global	HAL_I2C_EnableListen_IT
 7337              		.syntax unified
 7338              		.thumb
 7339              		.thumb_func
 7340              		.fpu fpv4-sp-d16
 7342              	HAL_I2C_EnableListen_IT:
 7343              	.LFB154:
4207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->State == HAL_I2C_STATE_READY)
 7344              		.loc 1 4207 0
 7345              		.cfi_startproc
 7346              		@ args = 0, pretend = 0, frame = 0
 7347              		@ frame_needed = 0, uses_anonymous_args = 0
 7348              	.LVL611:
 7349 0000 08B5     		push	{r3, lr}
 7350              	.LCFI107:
 7351              		.cfi_def_cfa_offset 8
 7352              		.cfi_offset 3, -8
 7353              		.cfi_offset 14, -4
4208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7354              		.loc 1 4208 0
 7355 0002 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 7356 0006 DBB2     		uxtb	r3, r3
 7357 0008 202B     		cmp	r3, #32
 7358 000a 01D0     		beq	.L578
4220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7359              		.loc 1 4220 0
 7360 000c 0220     		movs	r0, #2
 7361              	.LVL612:
 7362              	.L575:
4222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7363              		.loc 1 4222 0
 7364 000e 08BD     		pop	{r3, pc}
 7365              	.LVL613:
 7366              	.L578:
4210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR = I2C_Slave_ISR_IT;
 7367              		.loc 1 4210 0
 7368 0010 2823     		movs	r3, #40
 7369 0012 80F84130 		strb	r3, [r0, #65]
4211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 266


 7370              		.loc 1 4211 0
 7371 0016 034B     		ldr	r3, .L579
 7372 0018 4363     		str	r3, [r0, #52]
4214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7373              		.loc 1 4214 0
 7374 001a 0421     		movs	r1, #4
 7375 001c FFF7FEFF 		bl	I2C_Enable_IRQ
 7376              	.LVL614:
4216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7377              		.loc 1 4216 0
 7378 0020 0020     		movs	r0, #0
 7379 0022 F4E7     		b	.L575
 7380              	.L580:
 7381              		.align	2
 7382              	.L579:
 7383 0024 00000000 		.word	I2C_Slave_ISR_IT
 7384              		.cfi_endproc
 7385              	.LFE154:
 7387              		.section	.text.HAL_I2C_DisableListen_IT,"ax",%progbits
 7388              		.align	1
 7389              		.global	HAL_I2C_DisableListen_IT
 7390              		.syntax unified
 7391              		.thumb
 7392              		.thumb_func
 7393              		.fpu fpv4-sp-d16
 7395              	HAL_I2C_DisableListen_IT:
 7396              	.LFB155:
4231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Declaration of tmp to prevent undefined behavior of volatile usage */
 7397              		.loc 1 4231 0
 7398              		.cfi_startproc
 7399              		@ args = 0, pretend = 0, frame = 0
 7400              		@ frame_needed = 0, uses_anonymous_args = 0
 7401              	.LVL615:
4236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7402              		.loc 1 4236 0
 7403 0000 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 7404 0004 DBB2     		uxtb	r3, r3
 7405 0006 282B     		cmp	r3, #40
 7406 0008 01D0     		beq	.L588
4251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7407              		.loc 1 4251 0
 7408 000a 0220     		movs	r0, #2
 7409              	.LVL616:
4253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7410              		.loc 1 4253 0
 7411 000c 7047     		bx	lr
 7412              	.LVL617:
 7413              	.L588:
4231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Declaration of tmp to prevent undefined behavior of volatile usage */
 7414              		.loc 1 4231 0
 7415 000e 10B5     		push	{r4, lr}
 7416              	.LCFI108:
 7417              		.cfi_def_cfa_offset 8
 7418              		.cfi_offset 4, -8
 7419              		.cfi_offset 14, -4
4238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 7420              		.loc 1 4238 0
ARM GAS  /tmp/ccQWt8b0.s 			page 267


 7421 0010 90F84120 		ldrb	r2, [r0, #65]	@ zero_extendqisi2
 7422              	.LVL618:
4239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
 7423              		.loc 1 4239 0
 7424 0014 90F84230 		ldrb	r3, [r0, #66]	@ zero_extendqisi2
 7425 0018 02F00302 		and	r2, r2, #3
 7426              	.LVL619:
 7427 001c 1343     		orrs	r3, r3, r2
 7428 001e 0363     		str	r3, [r0, #48]
4240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->Mode = HAL_I2C_MODE_NONE;
 7429              		.loc 1 4240 0
 7430 0020 2023     		movs	r3, #32
 7431 0022 80F84130 		strb	r3, [r0, #65]
4241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR = NULL;
 7432              		.loc 1 4241 0
 7433 0026 0024     		movs	r4, #0
 7434 0028 80F84240 		strb	r4, [r0, #66]
4242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7435              		.loc 1 4242 0
 7436 002c 4463     		str	r4, [r0, #52]
4245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7437              		.loc 1 4245 0
 7438 002e 0421     		movs	r1, #4
 7439 0030 FFF7FEFF 		bl	I2C_Disable_IRQ
 7440              	.LVL620:
4247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7441              		.loc 1 4247 0
 7442 0034 2046     		mov	r0, r4
4253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7443              		.loc 1 4253 0
 7444 0036 10BD     		pop	{r4, pc}
 7445              		.cfi_endproc
 7446              	.LFE155:
 7448              		.section	.text.HAL_I2C_Master_Abort_IT,"ax",%progbits
 7449              		.align	1
 7450              		.global	HAL_I2C_Master_Abort_IT
 7451              		.syntax unified
 7452              		.thumb
 7453              		.thumb_func
 7454              		.fpu fpv4-sp-d16
 7456              	HAL_I2C_Master_Abort_IT:
 7457              	.LFB156:
4264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 7458              		.loc 1 4264 0
 7459              		.cfi_startproc
 7460              		@ args = 0, pretend = 0, frame = 0
 7461              		@ frame_needed = 0, uses_anonymous_args = 0
 7462              	.LVL621:
4265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7463              		.loc 1 4265 0
 7464 0000 90F84230 		ldrb	r3, [r0, #66]	@ zero_extendqisi2
 7465 0004 DBB2     		uxtb	r3, r3
 7466 0006 102B     		cmp	r3, #16
 7467 0008 01D0     		beq	.L597
4295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7468              		.loc 1 4295 0
 7469 000a 0120     		movs	r0, #1
ARM GAS  /tmp/ccQWt8b0.s 			page 268


 7470              	.LVL622:
 7471 000c 7047     		bx	lr
 7472              	.LVL623:
 7473              	.L597:
4268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7474              		.loc 1 4268 0
 7475 000e 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 7476 0012 012B     		cmp	r3, #1
 7477 0014 23D0     		beq	.L592
4264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 7478              		.loc 1 4264 0 discriminator 2
 7479 0016 70B5     		push	{r4, r5, r6, lr}
 7480              	.LCFI109:
 7481              		.cfi_def_cfa_offset 16
 7482              		.cfi_offset 4, -16
 7483              		.cfi_offset 5, -12
 7484              		.cfi_offset 6, -8
 7485              		.cfi_offset 14, -4
 7486 0018 82B0     		sub	sp, sp, #8
 7487              	.LCFI110:
 7488              		.cfi_def_cfa_offset 24
 7489 001a 0D46     		mov	r5, r1
 7490 001c 0446     		mov	r4, r0
4268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7491              		.loc 1 4268 0 discriminator 2
 7492 001e 0126     		movs	r6, #1
 7493 0020 80F84060 		strb	r6, [r0, #64]
4271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 7494              		.loc 1 4271 0 discriminator 2
 7495 0024 0221     		movs	r1, #2
 7496              	.LVL624:
 7497 0026 FFF7FEFF 		bl	I2C_Disable_IRQ
 7498              	.LVL625:
4272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7499              		.loc 1 4272 0 discriminator 2
 7500 002a 3146     		mov	r1, r6
 7501 002c 2046     		mov	r0, r4
 7502 002e FFF7FEFF 		bl	I2C_Disable_IRQ
 7503              	.LVL626:
4275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7504              		.loc 1 4275 0 discriminator 2
 7505 0032 6023     		movs	r3, #96
 7506 0034 84F84130 		strb	r3, [r4, #65]
4279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7507              		.loc 1 4279 0 discriminator 2
 7508 0038 0A4B     		ldr	r3, .L598
 7509 003a 0093     		str	r3, [sp]
 7510 003c 4FF00073 		mov	r3, #33554432
 7511 0040 3246     		mov	r2, r6
 7512 0042 2946     		mov	r1, r5
 7513 0044 2046     		mov	r0, r4
 7514 0046 FFF7FEFF 		bl	I2C_TransferConfig
 7515              	.LVL627:
4282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7516              		.loc 1 4282 0 discriminator 2
 7517 004a 0025     		movs	r5, #0
 7518 004c 84F84050 		strb	r5, [r4, #64]
ARM GAS  /tmp/ccQWt8b0.s 			page 269


4287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7519              		.loc 1 4287 0 discriminator 2
 7520 0050 1221     		movs	r1, #18
 7521 0052 2046     		mov	r0, r4
 7522 0054 FFF7FEFF 		bl	I2C_Enable_IRQ
 7523              	.LVL628:
4289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7524              		.loc 1 4289 0 discriminator 2
 7525 0058 2846     		mov	r0, r5
4297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7526              		.loc 1 4297 0 discriminator 2
 7527 005a 02B0     		add	sp, sp, #8
 7528              	.LCFI111:
 7529              		.cfi_def_cfa_offset 16
 7530              		@ sp needed
 7531 005c 70BD     		pop	{r4, r5, r6, pc}
 7532              	.LVL629:
 7533              	.L592:
 7534              	.LCFI112:
 7535              		.cfi_def_cfa_offset 0
 7536              		.cfi_restore 4
 7537              		.cfi_restore 5
 7538              		.cfi_restore 6
 7539              		.cfi_restore 14
4268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7540              		.loc 1 4268 0
 7541 005e 0220     		movs	r0, #2
 7542              	.LVL630:
4297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7543              		.loc 1 4297 0
 7544 0060 7047     		bx	lr
 7545              	.L599:
 7546 0062 00BF     		.align	2
 7547              	.L598:
 7548 0064 00400080 		.word	-2147467264
 7549              		.cfi_endproc
 7550              	.LFE156:
 7552              		.section	.text.HAL_I2C_EV_IRQHandler,"ax",%progbits
 7553              		.align	1
 7554              		.global	HAL_I2C_EV_IRQHandler
 7555              		.syntax unified
 7556              		.thumb
 7557              		.thumb_func
 7558              		.fpu fpv4-sp-d16
 7560              	HAL_I2C_EV_IRQHandler:
 7561              	.LFB157:
4314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Get current IT Flags and IT sources value */
 7562              		.loc 1 4314 0
 7563              		.cfi_startproc
 7564              		@ args = 0, pretend = 0, frame = 0
 7565              		@ frame_needed = 0, uses_anonymous_args = 0
 7566              	.LVL631:
 7567 0000 08B5     		push	{r3, lr}
 7568              	.LCFI113:
 7569              		.cfi_def_cfa_offset 8
 7570              		.cfi_offset 3, -8
 7571              		.cfi_offset 14, -4
ARM GAS  /tmp/ccQWt8b0.s 			page 270


4316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 7572              		.loc 1 4316 0
 7573 0002 0368     		ldr	r3, [r0]
 7574 0004 9969     		ldr	r1, [r3, #24]
 7575              	.LVL632:
4317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7576              		.loc 1 4317 0
 7577 0006 1A68     		ldr	r2, [r3]
 7578              	.LVL633:
4320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7579              		.loc 1 4320 0
 7580 0008 436B     		ldr	r3, [r0, #52]
 7581 000a 03B1     		cbz	r3, .L600
4322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7582              		.loc 1 4322 0
 7583 000c 9847     		blx	r3
 7584              	.LVL634:
 7585              	.L600:
4324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7586              		.loc 1 4324 0
 7587 000e 08BD     		pop	{r3, pc}
 7588              		.cfi_endproc
 7589              	.LFE157:
 7591              		.section	.text.HAL_I2C_MasterTxCpltCallback,"ax",%progbits
 7592              		.align	1
 7593              		.weak	HAL_I2C_MasterTxCpltCallback
 7594              		.syntax unified
 7595              		.thumb
 7596              		.thumb_func
 7597              		.fpu fpv4-sp-d16
 7599              	HAL_I2C_MasterTxCpltCallback:
 7600              	.LFB159:
4382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 7601              		.loc 1 4382 0
 7602              		.cfi_startproc
 7603              		@ args = 0, pretend = 0, frame = 0
 7604              		@ frame_needed = 0, uses_anonymous_args = 0
 7605              		@ link register save eliminated.
 7606              	.LVL635:
4389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7607              		.loc 1 4389 0
 7608 0000 7047     		bx	lr
 7609              		.cfi_endproc
 7610              	.LFE159:
 7612              		.section	.text.HAL_I2C_MasterRxCpltCallback,"ax",%progbits
 7613              		.align	1
 7614              		.weak	HAL_I2C_MasterRxCpltCallback
 7615              		.syntax unified
 7616              		.thumb
 7617              		.thumb_func
 7618              		.fpu fpv4-sp-d16
 7620              	HAL_I2C_MasterRxCpltCallback:
 7621              	.LFB160:
4398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 7622              		.loc 1 4398 0
 7623              		.cfi_startproc
 7624              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccQWt8b0.s 			page 271


 7625              		@ frame_needed = 0, uses_anonymous_args = 0
 7626              		@ link register save eliminated.
 7627              	.LVL636:
4405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7628              		.loc 1 4405 0
 7629 0000 7047     		bx	lr
 7630              		.cfi_endproc
 7631              	.LFE160:
 7633              		.section	.text.I2C_ITMasterSequentialCplt,"ax",%progbits
 7634              		.align	1
 7635              		.syntax unified
 7636              		.thumb
 7637              		.thumb_func
 7638              		.fpu fpv4-sp-d16
 7640              	I2C_ITMasterSequentialCplt:
 7641              	.LFB179:
5321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset I2C handle mode */
 7642              		.loc 1 5321 0
 7643              		.cfi_startproc
 7644              		@ args = 0, pretend = 0, frame = 0
 7645              		@ frame_needed = 0, uses_anonymous_args = 0
 7646              	.LVL637:
 7647 0000 38B5     		push	{r3, r4, r5, lr}
 7648              	.LCFI114:
 7649              		.cfi_def_cfa_offset 16
 7650              		.cfi_offset 3, -16
 7651              		.cfi_offset 4, -12
 7652              		.cfi_offset 5, -8
 7653              		.cfi_offset 14, -4
 7654 0002 0446     		mov	r4, r0
5323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7655              		.loc 1 5323 0
 7656 0004 0023     		movs	r3, #0
 7657 0006 80F84230 		strb	r3, [r0, #66]
5327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7658              		.loc 1 5327 0
 7659 000a 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 7660 000e DBB2     		uxtb	r3, r3
 7661 0010 212B     		cmp	r3, #33
 7662 0012 0FD0     		beq	.L609
5349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 7663              		.loc 1 5349 0
 7664 0014 2023     		movs	r3, #32
 7665 0016 80F84130 		strb	r3, [r0, #65]
5350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = NULL;
 7666              		.loc 1 5350 0
 7667 001a 1223     		movs	r3, #18
 7668 001c 0363     		str	r3, [r0, #48]
5351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7669              		.loc 1 5351 0
 7670 001e 0025     		movs	r5, #0
 7671 0020 4563     		str	r5, [r0, #52]
5354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7672              		.loc 1 5354 0
 7673 0022 0221     		movs	r1, #2
 7674 0024 FFF7FEFF 		bl	I2C_Disable_IRQ
 7675              	.LVL638:
ARM GAS  /tmp/ccQWt8b0.s 			page 272


5357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7676              		.loc 1 5357 0
 7677 0028 84F84050 		strb	r5, [r4, #64]
5363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 7678              		.loc 1 5363 0
 7679 002c 2046     		mov	r0, r4
 7680 002e FFF7FEFF 		bl	HAL_I2C_MasterRxCpltCallback
 7681              	.LVL639:
 7682              	.L605:
5366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7683              		.loc 1 5366 0
 7684 0032 38BD     		pop	{r3, r4, r5, pc}
 7685              	.LVL640:
 7686              	.L609:
5329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 7687              		.loc 1 5329 0
 7688 0034 2023     		movs	r3, #32
 7689 0036 80F84130 		strb	r3, [r0, #65]
5330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = NULL;
 7690              		.loc 1 5330 0
 7691 003a 1123     		movs	r3, #17
 7692 003c 0363     		str	r3, [r0, #48]
5331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7693              		.loc 1 5331 0
 7694 003e 0025     		movs	r5, #0
 7695 0040 4563     		str	r5, [r0, #52]
5334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7696              		.loc 1 5334 0
 7697 0042 0121     		movs	r1, #1
 7698 0044 FFF7FEFF 		bl	I2C_Disable_IRQ
 7699              	.LVL641:
5337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7700              		.loc 1 5337 0
 7701 0048 84F84050 		strb	r5, [r4, #64]
5343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 7702              		.loc 1 5343 0
 7703 004c 2046     		mov	r0, r4
 7704 004e FFF7FEFF 		bl	HAL_I2C_MasterTxCpltCallback
 7705              	.LVL642:
 7706 0052 EEE7     		b	.L605
 7707              		.cfi_endproc
 7708              	.LFE179:
 7710              		.section	.text.HAL_I2C_SlaveTxCpltCallback,"ax",%progbits
 7711              		.align	1
 7712              		.weak	HAL_I2C_SlaveTxCpltCallback
 7713              		.syntax unified
 7714              		.thumb
 7715              		.thumb_func
 7716              		.fpu fpv4-sp-d16
 7718              	HAL_I2C_SlaveTxCpltCallback:
 7719              	.LFB161:
4413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 7720              		.loc 1 4413 0
 7721              		.cfi_startproc
 7722              		@ args = 0, pretend = 0, frame = 0
 7723              		@ frame_needed = 0, uses_anonymous_args = 0
 7724              		@ link register save eliminated.
ARM GAS  /tmp/ccQWt8b0.s 			page 273


 7725              	.LVL643:
4420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7726              		.loc 1 4420 0
 7727 0000 7047     		bx	lr
 7728              		.cfi_endproc
 7729              	.LFE161:
 7731              		.section	.text.HAL_I2C_SlaveRxCpltCallback,"ax",%progbits
 7732              		.align	1
 7733              		.weak	HAL_I2C_SlaveRxCpltCallback
 7734              		.syntax unified
 7735              		.thumb
 7736              		.thumb_func
 7737              		.fpu fpv4-sp-d16
 7739              	HAL_I2C_SlaveRxCpltCallback:
 7740              	.LFB162:
4429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 7741              		.loc 1 4429 0
 7742              		.cfi_startproc
 7743              		@ args = 0, pretend = 0, frame = 0
 7744              		@ frame_needed = 0, uses_anonymous_args = 0
 7745              		@ link register save eliminated.
 7746              	.LVL644:
4436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7747              		.loc 1 4436 0
 7748 0000 7047     		bx	lr
 7749              		.cfi_endproc
 7750              	.LFE162:
 7752              		.section	.text.I2C_ITSlaveSequentialCplt,"ax",%progbits
 7753              		.align	1
 7754              		.syntax unified
 7755              		.thumb
 7756              		.thumb_func
 7757              		.fpu fpv4-sp-d16
 7759              	I2C_ITSlaveSequentialCplt:
 7760              	.LFB180:
5374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset I2C handle mode */
 7761              		.loc 1 5374 0
 7762              		.cfi_startproc
 7763              		@ args = 0, pretend = 0, frame = 0
 7764              		@ frame_needed = 0, uses_anonymous_args = 0
 7765              	.LVL645:
 7766 0000 10B5     		push	{r4, lr}
 7767              	.LCFI115:
 7768              		.cfi_def_cfa_offset 8
 7769              		.cfi_offset 4, -8
 7770              		.cfi_offset 14, -4
 7771 0002 0446     		mov	r4, r0
5376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7772              		.loc 1 5376 0
 7773 0004 0023     		movs	r3, #0
 7774 0006 80F84230 		strb	r3, [r0, #66]
5378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7775              		.loc 1 5378 0
 7776 000a 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 7777 000e DBB2     		uxtb	r3, r3
 7778 0010 292B     		cmp	r3, #41
 7779 0012 05D0     		beq	.L616
ARM GAS  /tmp/ccQWt8b0.s 			page 274


5398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7780              		.loc 1 5398 0
 7781 0014 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 7782 0018 DBB2     		uxtb	r3, r3
 7783 001a 2A2B     		cmp	r3, #42
 7784 001c 0FD0     		beq	.L617
 7785              	.LVL646:
 7786              	.L612:
5421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7787              		.loc 1 5421 0
 7788 001e 10BD     		pop	{r4, pc}
 7789              	.LVL647:
 7790              	.L616:
5381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 7791              		.loc 1 5381 0
 7792 0020 2823     		movs	r3, #40
 7793 0022 80F84130 		strb	r3, [r0, #65]
5382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7794              		.loc 1 5382 0
 7795 0026 2123     		movs	r3, #33
 7796 0028 0363     		str	r3, [r0, #48]
5385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7797              		.loc 1 5385 0
 7798 002a 0121     		movs	r1, #1
 7799 002c FFF7FEFF 		bl	I2C_Disable_IRQ
 7800              	.LVL648:
5388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7801              		.loc 1 5388 0
 7802 0030 0023     		movs	r3, #0
 7803 0032 84F84030 		strb	r3, [r4, #64]
5394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 7804              		.loc 1 5394 0
 7805 0036 2046     		mov	r0, r4
 7806 0038 FFF7FEFF 		bl	HAL_I2C_SlaveTxCpltCallback
 7807              	.LVL649:
 7808 003c EFE7     		b	.L612
 7809              	.LVL650:
 7810              	.L617:
5401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 7811              		.loc 1 5401 0
 7812 003e 2823     		movs	r3, #40
 7813 0040 80F84130 		strb	r3, [r0, #65]
5402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7814              		.loc 1 5402 0
 7815 0044 2223     		movs	r3, #34
 7816 0046 0363     		str	r3, [r0, #48]
5405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7817              		.loc 1 5405 0
 7818 0048 0221     		movs	r1, #2
 7819 004a FFF7FEFF 		bl	I2C_Disable_IRQ
 7820              	.LVL651:
5408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7821              		.loc 1 5408 0
 7822 004e 0023     		movs	r3, #0
 7823 0050 84F84030 		strb	r3, [r4, #64]
5414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 7824              		.loc 1 5414 0
ARM GAS  /tmp/ccQWt8b0.s 			page 275


 7825 0054 2046     		mov	r0, r4
 7826 0056 FFF7FEFF 		bl	HAL_I2C_SlaveRxCpltCallback
 7827              	.LVL652:
5421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7828              		.loc 1 5421 0
 7829 005a E0E7     		b	.L612
 7830              		.cfi_endproc
 7831              	.LFE180:
 7833              		.section	.text.I2C_DMASlaveTransmitCplt,"ax",%progbits
 7834              		.align	1
 7835              		.syntax unified
 7836              		.thumb
 7837              		.thumb_func
 7838              		.fpu fpv4-sp-d16
 7840              	I2C_DMASlaveTransmitCplt:
 7841              	.LFB187:
5920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
 7842              		.loc 1 5920 0
 7843              		.cfi_startproc
 7844              		@ args = 0, pretend = 0, frame = 0
 7845              		@ frame_needed = 0, uses_anonymous_args = 0
 7846              	.LVL653:
 7847 0000 08B5     		push	{r3, lr}
 7848              	.LCFI116:
 7849              		.cfi_def_cfa_offset 8
 7850              		.cfi_offset 3, -8
 7851              		.cfi_offset 14, -4
5921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
 7852              		.loc 1 5921 0
 7853 0002 806A     		ldr	r0, [r0, #40]
 7854              	.LVL654:
5922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7855              		.loc 1 5922 0
 7856 0004 C36A     		ldr	r3, [r0, #44]
 7857              	.LVL655:
5924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7858              		.loc 1 5924 0
 7859 0006 B3F1807F 		cmp	r3, #16777216
 7860 000a 00D0     		beq	.L619
5924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7861              		.loc 1 5924 0 is_stmt 0 discriminator 1
 7862 000c 33B9     		cbnz	r3, .L618
 7863              	.L619:
5927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7864              		.loc 1 5927 0 is_stmt 1
 7865 000e 0268     		ldr	r2, [r0]
 7866 0010 1368     		ldr	r3, [r2]
 7867              	.LVL656:
 7868 0012 23F48043 		bic	r3, r3, #16384
 7869 0016 1360     		str	r3, [r2]
5931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7870              		.loc 1 5931 0
 7871 0018 FFF7FEFF 		bl	I2C_ITSlaveSequentialCplt
 7872              	.LVL657:
 7873              	.L618:
5939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7874              		.loc 1 5939 0
ARM GAS  /tmp/ccQWt8b0.s 			page 276


 7875 001c 08BD     		pop	{r3, pc}
 7876              		.cfi_endproc
 7877              	.LFE187:
 7879              		.section	.text.I2C_DMASlaveReceiveCplt,"ax",%progbits
 7880              		.align	1
 7881              		.syntax unified
 7882              		.thumb
 7883              		.thumb_func
 7884              		.fpu fpv4-sp-d16
 7886              	I2C_DMASlaveReceiveCplt:
 7887              	.LFB189:
5995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
 7888              		.loc 1 5995 0
 7889              		.cfi_startproc
 7890              		@ args = 0, pretend = 0, frame = 0
 7891              		@ frame_needed = 0, uses_anonymous_args = 0
 7892              	.LVL658:
 7893 0000 08B5     		push	{r3, lr}
 7894              	.LCFI117:
 7895              		.cfi_def_cfa_offset 8
 7896              		.cfi_offset 3, -8
 7897              		.cfi_offset 14, -4
5996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
 7898              		.loc 1 5996 0
 7899 0002 806A     		ldr	r0, [r0, #40]
 7900              	.LVL659:
5997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7901              		.loc 1 5997 0
 7902 0004 C26A     		ldr	r2, [r0, #44]
 7903              	.LVL660:
5999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpoptions != I2C_NO_OPTION_FRAME))
 7904              		.loc 1 5999 0
 7905 0006 C36B     		ldr	r3, [r0, #60]
 7906 0008 1B68     		ldr	r3, [r3]
 7907 000a 5B68     		ldr	r3, [r3, #4]
 7908 000c 4BB9     		cbnz	r3, .L622
5999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpoptions != I2C_NO_OPTION_FRAME))
 7909              		.loc 1 5999 0 is_stmt 0 discriminator 1
 7910 000e 12F5803F 		cmn	r2, #65536
 7911 0012 06D0     		beq	.L622
6003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7912              		.loc 1 6003 0 is_stmt 1
 7913 0014 0268     		ldr	r2, [r0]
 7914              	.LVL661:
 7915 0016 1368     		ldr	r3, [r2]
 7916 0018 23F40043 		bic	r3, r3, #32768
 7917 001c 1360     		str	r3, [r2]
6006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7918              		.loc 1 6006 0
 7919 001e FFF7FEFF 		bl	I2C_ITSlaveSequentialCplt
 7920              	.LVL662:
 7921              	.L622:
6014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7922              		.loc 1 6014 0
 7923 0022 08BD     		pop	{r3, pc}
 7924              		.cfi_endproc
 7925              	.LFE189:
ARM GAS  /tmp/ccQWt8b0.s 			page 277


 7927              		.section	.text.HAL_I2C_AddrCallback,"ax",%progbits
 7928              		.align	1
 7929              		.weak	HAL_I2C_AddrCallback
 7930              		.syntax unified
 7931              		.thumb
 7932              		.thumb_func
 7933              		.fpu fpv4-sp-d16
 7935              	HAL_I2C_AddrCallback:
 7936              	.LFB163:
4447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 7937              		.loc 1 4447 0
 7938              		.cfi_startproc
 7939              		@ args = 0, pretend = 0, frame = 0
 7940              		@ frame_needed = 0, uses_anonymous_args = 0
 7941              		@ link register save eliminated.
 7942              	.LVL663:
4456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7943              		.loc 1 4456 0
 7944 0000 7047     		bx	lr
 7945              		.cfi_endproc
 7946              	.LFE163:
 7948              		.section	.text.I2C_ITAddrCplt,"ax",%progbits
 7949              		.align	1
 7950              		.syntax unified
 7951              		.thumb
 7952              		.thumb_func
 7953              		.fpu fpv4-sp-d16
 7955              	I2C_ITAddrCplt:
 7956              	.LFB178:
5226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint8_t transferdirection;
 7957              		.loc 1 5226 0
 7958              		.cfi_startproc
 7959              		@ args = 0, pretend = 0, frame = 0
 7960              		@ frame_needed = 0, uses_anonymous_args = 0
 7961              	.LVL664:
 7962 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 7963              	.LCFI118:
 7964              		.cfi_def_cfa_offset 24
 7965              		.cfi_offset 3, -24
 7966              		.cfi_offset 4, -20
 7967              		.cfi_offset 5, -16
 7968              		.cfi_offset 6, -12
 7969              		.cfi_offset 7, -8
 7970              		.cfi_offset 14, -4
5236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 7971              		.loc 1 5236 0
 7972 0002 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 7973 0006 03F02803 		and	r3, r3, #40
 7974 000a 282B     		cmp	r3, #40
 7975 000c 06D0     		beq	.L632
5308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7976              		.loc 1 5308 0
 7977 000e 0368     		ldr	r3, [r0]
 7978 0010 0822     		movs	r2, #8
 7979 0012 DA61     		str	r2, [r3, #28]
5311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 7980              		.loc 1 5311 0
ARM GAS  /tmp/ccQWt8b0.s 			page 278


 7981 0014 0023     		movs	r3, #0
 7982 0016 80F84030 		strb	r3, [r0, #64]
 7983              	.LVL665:
 7984              	.L626:
5313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 7985              		.loc 1 5313 0
 7986 001a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 7987              	.LVL666:
 7988              	.L632:
 7989 001c 0446     		mov	r4, r0
5238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 7990              		.loc 1 5238 0
 7991 001e 0368     		ldr	r3, [r0]
 7992 0020 9E69     		ldr	r6, [r3, #24]
 7993 0022 C6F30046 		ubfx	r6, r6, #16, #1
 7994              	.LVL667:
5239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 7995              		.loc 1 5239 0
 7996 0026 9A69     		ldr	r2, [r3, #24]
 7997 0028 120C     		lsrs	r2, r2, #16
 7998 002a 02F0FE05 		and	r5, r2, #254
 7999              	.LVL668:
5240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8000              		.loc 1 5240 0
 8001 002e 9A68     		ldr	r2, [r3, #8]
 8002 0030 C2F30902 		ubfx	r2, r2, #0, #10
 8003              	.LVL669:
5241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8004              		.loc 1 5241 0
 8005 0034 DF68     		ldr	r7, [r3, #12]
 8006 0036 07F0FE07 		and	r7, r7, #254
 8007              	.LVL670:
5244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8008              		.loc 1 5244 0
 8009 003a C168     		ldr	r1, [r0, #12]
 8010              	.LVL671:
 8011 003c 0229     		cmp	r1, #2
 8012 003e 21D1     		bne	.L628
5246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8013              		.loc 1 5246 0
 8014 0040 85EAD215 		eor	r5, r5, r2, lsr #7
 8015              	.LVL672:
 8016 0044 15F0060F 		tst	r5, #6
 8017 0048 10D1     		bne	.L629
 8018              	.LVL673:
5249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->AddrEventCount == 2U)
 8019              		.loc 1 5249 0
 8020 004a 816C     		ldr	r1, [r0, #72]
 8021 004c 0131     		adds	r1, r1, #1
 8022 004e 8164     		str	r1, [r0, #72]
5250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 8023              		.loc 1 5250 0
 8024 0050 816C     		ldr	r1, [r0, #72]
 8025 0052 0229     		cmp	r1, #2
 8026 0054 E1D1     		bne	.L626
5253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8027              		.loc 1 5253 0
ARM GAS  /tmp/ccQWt8b0.s 			page 279


 8028 0056 0021     		movs	r1, #0
 8029 0058 8164     		str	r1, [r0, #72]
5256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8030              		.loc 1 5256 0
 8031 005a 0820     		movs	r0, #8
 8032              	.LVL674:
 8033 005c D861     		str	r0, [r3, #28]
5259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8034              		.loc 1 5259 0
 8035 005e 84F84010 		strb	r1, [r4, #64]
5265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8036              		.loc 1 5265 0
 8037 0062 3146     		mov	r1, r6
 8038 0064 2046     		mov	r0, r4
 8039 0066 FFF7FEFF 		bl	HAL_I2C_AddrCallback
 8040              	.LVL675:
 8041 006a D6E7     		b	.L626
 8042              	.LVL676:
 8043              	.L629:
5274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8044              		.loc 1 5274 0
 8045 006c 0421     		movs	r1, #4
 8046 006e FFF7FEFF 		bl	I2C_Disable_IRQ
 8047              	.LVL677:
5277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8048              		.loc 1 5277 0
 8049 0072 0023     		movs	r3, #0
 8050 0074 84F84030 		strb	r3, [r4, #64]
5283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8051              		.loc 1 5283 0
 8052 0078 3A46     		mov	r2, r7
 8053 007a 3146     		mov	r1, r6
 8054 007c 2046     		mov	r0, r4
 8055 007e FFF7FEFF 		bl	HAL_I2C_AddrCallback
 8056              	.LVL678:
 8057 0082 CAE7     		b	.L626
 8058              	.LVL679:
 8059              	.L628:
5291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8060              		.loc 1 5291 0
 8061 0084 0421     		movs	r1, #4
 8062 0086 FFF7FEFF 		bl	I2C_Disable_IRQ
 8063              	.LVL680:
5294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8064              		.loc 1 5294 0
 8065 008a 0023     		movs	r3, #0
 8066 008c 84F84030 		strb	r3, [r4, #64]
5300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8067              		.loc 1 5300 0
 8068 0090 2A46     		mov	r2, r5
 8069 0092 3146     		mov	r1, r6
 8070 0094 2046     		mov	r0, r4
 8071 0096 FFF7FEFF 		bl	HAL_I2C_AddrCallback
 8072              	.LVL681:
 8073 009a BEE7     		b	.L626
 8074              		.cfi_endproc
 8075              	.LFE178:
ARM GAS  /tmp/ccQWt8b0.s 			page 280


 8077              		.section	.text.HAL_I2C_ListenCpltCallback,"ax",%progbits
 8078              		.align	1
 8079              		.weak	HAL_I2C_ListenCpltCallback
 8080              		.syntax unified
 8081              		.thumb
 8082              		.thumb_func
 8083              		.fpu fpv4-sp-d16
 8085              	HAL_I2C_ListenCpltCallback:
 8086              	.LFB164:
4465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 8087              		.loc 1 4465 0
 8088              		.cfi_startproc
 8089              		@ args = 0, pretend = 0, frame = 0
 8090              		@ frame_needed = 0, uses_anonymous_args = 0
 8091              		@ link register save eliminated.
 8092              	.LVL682:
4472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8093              		.loc 1 4472 0
 8094 0000 7047     		bx	lr
 8095              		.cfi_endproc
 8096              	.LFE164:
 8098              		.section	.text.I2C_ITListenCplt,"ax",%progbits
 8099              		.align	1
 8100              		.syntax unified
 8101              		.thumb
 8102              		.thumb_func
 8103              		.fpu fpv4-sp-d16
 8105              	I2C_ITListenCplt:
 8106              	.LFB183:
5682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Reset handle parameters */
 8107              		.loc 1 5682 0
 8108              		.cfi_startproc
 8109              		@ args = 0, pretend = 0, frame = 0
 8110              		@ frame_needed = 0, uses_anonymous_args = 0
 8111              	.LVL683:
 8112 0000 10B5     		push	{r4, lr}
 8113              	.LCFI119:
 8114              		.cfi_def_cfa_offset 8
 8115              		.cfi_offset 4, -8
 8116              		.cfi_offset 14, -4
 8117 0002 0446     		mov	r4, r0
5684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->PreviousState = I2C_STATE_NONE;
 8118              		.loc 1 5684 0
 8119 0004 164B     		ldr	r3, .L637
 8120 0006 C362     		str	r3, [r0, #44]
5685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->State = HAL_I2C_STATE_READY;
 8121              		.loc 1 5685 0
 8122 0008 0023     		movs	r3, #0
 8123 000a 0363     		str	r3, [r0, #48]
5686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
 8124              		.loc 1 5686 0
 8125 000c 2022     		movs	r2, #32
 8126 000e 80F84120 		strb	r2, [r0, #65]
5687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferISR = NULL;
 8127              		.loc 1 5687 0
 8128 0012 80F84230 		strb	r3, [r0, #66]
5688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 281


 8129              		.loc 1 5688 0
 8130 0016 4363     		str	r3, [r0, #52]
5691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8131              		.loc 1 5691 0
 8132 0018 11F0040F 		tst	r1, #4
 8133 001c 12D0     		beq	.L635
5694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8134              		.loc 1 5694 0
 8135 001e 0368     		ldr	r3, [r0]
 8136 0020 5A6A     		ldr	r2, [r3, #36]
 8137 0022 436A     		ldr	r3, [r0, #36]
 8138 0024 1A70     		strb	r2, [r3]
5697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8139              		.loc 1 5697 0
 8140 0026 436A     		ldr	r3, [r0, #36]
 8141 0028 0133     		adds	r3, r3, #1
 8142 002a 4362     		str	r3, [r0, #36]
5699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8143              		.loc 1 5699 0
 8144 002c 038D     		ldrh	r3, [r0, #40]
 8145 002e 4BB1     		cbz	r3, .L635
5701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
 8146              		.loc 1 5701 0
 8147 0030 013B     		subs	r3, r3, #1
 8148 0032 0385     		strh	r3, [r0, #40]	@ movhi
5702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8149              		.loc 1 5702 0
 8150 0034 438D     		ldrh	r3, [r0, #42]
 8151 0036 013B     		subs	r3, r3, #1
 8152 0038 9BB2     		uxth	r3, r3
 8153 003a 4385     		strh	r3, [r0, #42]	@ movhi
5705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8154              		.loc 1 5705 0
 8155 003c 436C     		ldr	r3, [r0, #68]
 8156 003e 43F00403 		orr	r3, r3, #4
 8157 0042 4364     		str	r3, [r0, #68]
 8158              	.L635:
5710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8159              		.loc 1 5710 0
 8160 0044 0721     		movs	r1, #7
 8161              	.LVL684:
 8162 0046 2046     		mov	r0, r4
 8163              	.LVL685:
 8164 0048 FFF7FEFF 		bl	I2C_Disable_IRQ
 8165              	.LVL686:
5713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8166              		.loc 1 5713 0
 8167 004c 2368     		ldr	r3, [r4]
 8168 004e 1022     		movs	r2, #16
 8169 0050 DA61     		str	r2, [r3, #28]
5716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8170              		.loc 1 5716 0
 8171 0052 0023     		movs	r3, #0
 8172 0054 84F84030 		strb	r3, [r4, #64]
5722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8173              		.loc 1 5722 0
 8174 0058 2046     		mov	r0, r4
ARM GAS  /tmp/ccQWt8b0.s 			page 282


 8175 005a FFF7FEFF 		bl	HAL_I2C_ListenCpltCallback
 8176              	.LVL687:
5724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8177              		.loc 1 5724 0
 8178 005e 10BD     		pop	{r4, pc}
 8179              	.LVL688:
 8180              	.L638:
 8181              		.align	2
 8182              	.L637:
 8183 0060 0000FFFF 		.word	-65536
 8184              		.cfi_endproc
 8185              	.LFE183:
 8187              		.section	.text.HAL_I2C_MemTxCpltCallback,"ax",%progbits
 8188              		.align	1
 8189              		.weak	HAL_I2C_MemTxCpltCallback
 8190              		.syntax unified
 8191              		.thumb
 8192              		.thumb_func
 8193              		.fpu fpv4-sp-d16
 8195              	HAL_I2C_MemTxCpltCallback:
 8196              	.LFB165:
4481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 8197              		.loc 1 4481 0
 8198              		.cfi_startproc
 8199              		@ args = 0, pretend = 0, frame = 0
 8200              		@ frame_needed = 0, uses_anonymous_args = 0
 8201              		@ link register save eliminated.
 8202              	.LVL689:
4488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8203              		.loc 1 4488 0
 8204 0000 7047     		bx	lr
 8205              		.cfi_endproc
 8206              	.LFE165:
 8208              		.section	.text.HAL_I2C_MemRxCpltCallback,"ax",%progbits
 8209              		.align	1
 8210              		.weak	HAL_I2C_MemRxCpltCallback
 8211              		.syntax unified
 8212              		.thumb
 8213              		.thumb_func
 8214              		.fpu fpv4-sp-d16
 8216              	HAL_I2C_MemRxCpltCallback:
 8217              	.LFB166:
4497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 8218              		.loc 1 4497 0
 8219              		.cfi_startproc
 8220              		@ args = 0, pretend = 0, frame = 0
 8221              		@ frame_needed = 0, uses_anonymous_args = 0
 8222              		@ link register save eliminated.
 8223              	.LVL690:
4504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8224              		.loc 1 4504 0
 8225 0000 7047     		bx	lr
 8226              		.cfi_endproc
 8227              	.LFE166:
 8229              		.section	.text.HAL_I2C_ErrorCallback,"ax",%progbits
 8230              		.align	1
 8231              		.weak	HAL_I2C_ErrorCallback
ARM GAS  /tmp/ccQWt8b0.s 			page 283


 8232              		.syntax unified
 8233              		.thumb
 8234              		.thumb_func
 8235              		.fpu fpv4-sp-d16
 8237              	HAL_I2C_ErrorCallback:
 8238              	.LFB167:
4513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 8239              		.loc 1 4513 0
 8240              		.cfi_startproc
 8241              		@ args = 0, pretend = 0, frame = 0
 8242              		@ frame_needed = 0, uses_anonymous_args = 0
 8243              		@ link register save eliminated.
 8244              	.LVL691:
4520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8245              		.loc 1 4520 0
 8246 0000 7047     		bx	lr
 8247              		.cfi_endproc
 8248              	.LFE167:
 8250              		.section	.text.HAL_I2C_AbortCpltCallback,"ax",%progbits
 8251              		.align	1
 8252              		.weak	HAL_I2C_AbortCpltCallback
 8253              		.syntax unified
 8254              		.thumb
 8255              		.thumb_func
 8256              		.fpu fpv4-sp-d16
 8258              	HAL_I2C_AbortCpltCallback:
 8259              	.LFB168:
4529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Prevent unused argument(s) compilation warning */
 8260              		.loc 1 4529 0
 8261              		.cfi_startproc
 8262              		@ args = 0, pretend = 0, frame = 0
 8263              		@ frame_needed = 0, uses_anonymous_args = 0
 8264              		@ link register save eliminated.
 8265              	.LVL692:
4536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8266              		.loc 1 4536 0
 8267 0000 7047     		bx	lr
 8268              		.cfi_endproc
 8269              	.LFE168:
 8271              		.section	.text.I2C_ITError,"ax",%progbits
 8272              		.align	1
 8273              		.syntax unified
 8274              		.thumb
 8275              		.thumb_func
 8276              		.fpu fpv4-sp-d16
 8278              	I2C_ITError:
 8279              	.LFB184:
5733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8280              		.loc 1 5733 0
 8281              		.cfi_startproc
 8282              		@ args = 0, pretend = 0, frame = 0
 8283              		@ frame_needed = 0, uses_anonymous_args = 0
 8284              	.LVL693:
 8285 0000 10B5     		push	{r4, lr}
 8286              	.LCFI120:
 8287              		.cfi_def_cfa_offset 8
 8288              		.cfi_offset 4, -8
ARM GAS  /tmp/ccQWt8b0.s 			page 284


 8289              		.cfi_offset 14, -4
 8290 0002 0446     		mov	r4, r0
5734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8291              		.loc 1 5734 0
 8292 0004 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 8293              	.LVL694:
5737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8294              		.loc 1 5737 0
 8295 0008 0022     		movs	r2, #0
 8296 000a 80F84220 		strb	r2, [r0, #66]
5738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferCount     = 0U;
 8297              		.loc 1 5738 0
 8298 000e 3648     		ldr	r0, .L653
 8299              	.LVL695:
 8300 0010 E062     		str	r0, [r4, #44]
5739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8301              		.loc 1 5739 0
 8302 0012 6285     		strh	r2, [r4, #42]	@ movhi
5742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8303              		.loc 1 5742 0
 8304 0014 626C     		ldr	r2, [r4, #68]
 8305 0016 1143     		orrs	r1, r1, r2
 8306              	.LVL696:
 8307 0018 6164     		str	r1, [r4, #68]
5746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8308              		.loc 1 5746 0
 8309 001a 283B     		subs	r3, r3, #40
 8310              	.LVL697:
 8311 001c DBB2     		uxtb	r3, r3
5745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8312              		.loc 1 5745 0
 8313 001e 022B     		cmp	r3, #2
 8314 0020 22D8     		bhi	.L644
5750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8315              		.loc 1 5750 0
 8316 0022 0321     		movs	r1, #3
 8317 0024 2046     		mov	r0, r4
 8318 0026 FFF7FEFF 		bl	I2C_Disable_IRQ
 8319              	.LVL698:
5753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->PreviousState = I2C_STATE_NONE;
 8320              		.loc 1 5753 0
 8321 002a 2823     		movs	r3, #40
 8322 002c 84F84130 		strb	r3, [r4, #65]
5754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = I2C_Slave_ISR_IT;
 8323              		.loc 1 5754 0
 8324 0030 0023     		movs	r3, #0
 8325 0032 2363     		str	r3, [r4, #48]
5755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8326              		.loc 1 5755 0
 8327 0034 2D4B     		ldr	r3, .L653+4
 8328 0036 6363     		str	r3, [r4, #52]
 8329              	.L645:
5774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8330              		.loc 1 5774 0
 8331 0038 2368     		ldr	r3, [r4]
 8332 003a 1A68     		ldr	r2, [r3]
 8333 003c 12F4804F 		tst	r2, #16384
ARM GAS  /tmp/ccQWt8b0.s 			page 285


 8334 0040 22D0     		beq	.L647
5776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8335              		.loc 1 5776 0
 8336 0042 1A68     		ldr	r2, [r3]
 8337 0044 22F48042 		bic	r2, r2, #16384
 8338 0048 1A60     		str	r2, [r3]
5778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8339              		.loc 1 5778 0
 8340 004a A36B     		ldr	r3, [r4, #56]
 8341 004c 5BB1     		cbz	r3, .L643
5782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8342              		.loc 1 5782 0
 8343 004e 284A     		ldr	r2, .L653+8
 8344 0050 9A63     		str	r2, [r3, #56]
5785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8345              		.loc 1 5785 0
 8346 0052 0023     		movs	r3, #0
 8347 0054 84F84030 		strb	r3, [r4, #64]
5788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8348              		.loc 1 5788 0
 8349 0058 A06B     		ldr	r0, [r4, #56]
 8350 005a FFF7FEFF 		bl	HAL_DMA_Abort_IT
 8351              	.LVL699:
 8352 005e 10B1     		cbz	r0, .L643
5791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8353              		.loc 1 5791 0
 8354 0060 A06B     		ldr	r0, [r4, #56]
 8355 0062 836B     		ldr	r3, [r0, #56]
 8356 0064 9847     		blx	r3
 8357              	.LVL700:
 8358              	.L643:
5843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8359              		.loc 1 5843 0
 8360 0066 10BD     		pop	{r4, pc}
 8361              	.LVL701:
 8362              	.L644:
5760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8363              		.loc 1 5760 0
 8364 0068 0721     		movs	r1, #7
 8365 006a 2046     		mov	r0, r4
 8366 006c FFF7FEFF 		bl	I2C_Disable_IRQ
 8367              	.LVL702:
5764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8368              		.loc 1 5764 0
 8369 0070 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8370 0074 DBB2     		uxtb	r3, r3
 8371 0076 602B     		cmp	r3, #96
 8372 0078 02D0     		beq	.L646
5767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8373              		.loc 1 5767 0
 8374 007a 2023     		movs	r3, #32
 8375 007c 84F84130 		strb	r3, [r4, #65]
 8376              	.L646:
5769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferISR       = NULL;
 8377              		.loc 1 5769 0
 8378 0080 0023     		movs	r3, #0
 8379 0082 2363     		str	r3, [r4, #48]
ARM GAS  /tmp/ccQWt8b0.s 			page 286


5770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8380              		.loc 1 5770 0
 8381 0084 6363     		str	r3, [r4, #52]
 8382 0086 D7E7     		b	.L645
 8383              	.L647:
5796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8384              		.loc 1 5796 0
 8385 0088 1A68     		ldr	r2, [r3]
 8386 008a 12F4004F 		tst	r2, #32768
 8387 008e 14D0     		beq	.L649
5798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8388              		.loc 1 5798 0
 8389 0090 1A68     		ldr	r2, [r3]
 8390 0092 22F40042 		bic	r2, r2, #32768
 8391 0096 1A60     		str	r2, [r3]
5800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8392              		.loc 1 5800 0
 8393 0098 E36B     		ldr	r3, [r4, #60]
 8394 009a 002B     		cmp	r3, #0
 8395 009c E3D0     		beq	.L643
5804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8396              		.loc 1 5804 0
 8397 009e 144A     		ldr	r2, .L653+8
 8398 00a0 9A63     		str	r2, [r3, #56]
5807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8399              		.loc 1 5807 0
 8400 00a2 0023     		movs	r3, #0
 8401 00a4 84F84030 		strb	r3, [r4, #64]
5810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8402              		.loc 1 5810 0
 8403 00a8 E06B     		ldr	r0, [r4, #60]
 8404 00aa FFF7FEFF 		bl	HAL_DMA_Abort_IT
 8405              	.LVL703:
 8406 00ae 0028     		cmp	r0, #0
 8407 00b0 D9D0     		beq	.L643
5813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8408              		.loc 1 5813 0
 8409 00b2 E06B     		ldr	r0, [r4, #60]
 8410 00b4 836B     		ldr	r3, [r0, #56]
 8411 00b6 9847     		blx	r3
 8412              	.LVL704:
 8413 00b8 D5E7     		b	.L643
 8414              	.L649:
5817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8415              		.loc 1 5817 0
 8416 00ba 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8417 00be DBB2     		uxtb	r3, r3
 8418 00c0 602B     		cmp	r3, #96
 8419 00c2 06D0     		beq	.L652
5834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8420              		.loc 1 5834 0
 8421 00c4 0023     		movs	r3, #0
 8422 00c6 84F84030 		strb	r3, [r4, #64]
5840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8423              		.loc 1 5840 0
 8424 00ca 2046     		mov	r0, r4
 8425 00cc FFF7FEFF 		bl	HAL_I2C_ErrorCallback
ARM GAS  /tmp/ccQWt8b0.s 			page 287


 8426              	.LVL705:
5843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8427              		.loc 1 5843 0
 8428 00d0 C9E7     		b	.L643
 8429              	.L652:
5819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8430              		.loc 1 5819 0
 8431 00d2 2023     		movs	r3, #32
 8432 00d4 84F84130 		strb	r3, [r4, #65]
5822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8433              		.loc 1 5822 0
 8434 00d8 0023     		movs	r3, #0
 8435 00da 84F84030 		strb	r3, [r4, #64]
5828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8436              		.loc 1 5828 0
 8437 00de 2046     		mov	r0, r4
 8438 00e0 FFF7FEFF 		bl	HAL_I2C_AbortCpltCallback
 8439              	.LVL706:
 8440 00e4 BFE7     		b	.L643
 8441              	.L654:
 8442 00e6 00BF     		.align	2
 8443              	.L653:
 8444 00e8 0000FFFF 		.word	-65536
 8445 00ec 00000000 		.word	I2C_Slave_ISR_IT
 8446 00f0 00000000 		.word	I2C_DMAAbort
 8447              		.cfi_endproc
 8448              	.LFE184:
 8450              		.section	.text.I2C_ITSlaveCplt,"ax",%progbits
 8451              		.align	1
 8452              		.syntax unified
 8453              		.thumb
 8454              		.thumb_func
 8455              		.fpu fpv4-sp-d16
 8457              	I2C_ITSlaveCplt:
 8458              	.LFB182:
5549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8459              		.loc 1 5549 0
 8460              		.cfi_startproc
 8461              		@ args = 0, pretend = 0, frame = 0
 8462              		@ frame_needed = 0, uses_anonymous_args = 0
 8463              	.LVL707:
 8464 0000 70B5     		push	{r4, r5, r6, lr}
 8465              	.LCFI121:
 8466              		.cfi_def_cfa_offset 16
 8467              		.cfi_offset 4, -16
 8468              		.cfi_offset 5, -12
 8469              		.cfi_offset 6, -8
 8470              		.cfi_offset 14, -4
 8471 0002 0446     		mov	r4, r0
 8472 0004 0D46     		mov	r5, r1
5550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8473              		.loc 1 5550 0
 8474 0006 0368     		ldr	r3, [r0]
 8475 0008 1E68     		ldr	r6, [r3]
 8476              	.LVL708:
5553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8477              		.loc 1 5553 0
ARM GAS  /tmp/ccQWt8b0.s 			page 288


 8478 000a 2022     		movs	r2, #32
 8479 000c DA61     		str	r2, [r3, #28]
5556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8480              		.loc 1 5556 0
 8481 000e 0368     		ldr	r3, [r0]
 8482 0010 0822     		movs	r2, #8
 8483 0012 DA61     		str	r2, [r3, #28]
5559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8484              		.loc 1 5559 0
 8485 0014 0721     		movs	r1, #7
 8486              	.LVL709:
 8487 0016 FFF7FEFF 		bl	I2C_Disable_IRQ
 8488              	.LVL710:
5562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8489              		.loc 1 5562 0
 8490 001a 2268     		ldr	r2, [r4]
 8491 001c 5368     		ldr	r3, [r2, #4]
 8492 001e 43F40043 		orr	r3, r3, #32768
 8493 0022 5360     		str	r3, [r2, #4]
5565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8494              		.loc 1 5565 0
 8495 0024 2268     		ldr	r2, [r4]
 8496 0026 5368     		ldr	r3, [r2, #4]
 8497 0028 23F0FF73 		bic	r3, r3, #33423360
 8498 002c 23F48B33 		bic	r3, r3, #71168
 8499 0030 23F4FF73 		bic	r3, r3, #510
 8500 0034 23F00103 		bic	r3, r3, #1
 8501 0038 5360     		str	r3, [r2, #4]
5568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8502              		.loc 1 5568 0
 8503 003a 2046     		mov	r0, r4
 8504 003c FFF7FEFF 		bl	I2C_Flush_TXDR
 8505              	.LVL711:
5571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8506              		.loc 1 5571 0
 8507 0040 16F4804F 		tst	r6, #16384
 8508 0044 38D0     		beq	.L656
5573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8509              		.loc 1 5573 0
 8510 0046 A36B     		ldr	r3, [r4, #56]
 8511 0048 1BB1     		cbz	r3, .L657
5575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8512              		.loc 1 5575 0
 8513 004a 1B68     		ldr	r3, [r3]
 8514 004c 5B68     		ldr	r3, [r3, #4]
 8515 004e 9BB2     		uxth	r3, r3
 8516 0050 6385     		strh	r3, [r4, #42]	@ movhi
 8517              	.L657:
5591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8518              		.loc 1 5591 0
 8519 0052 15F0040F 		tst	r5, #4
 8520 0056 0ED0     		beq	.L658
5594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8521              		.loc 1 5594 0
 8522 0058 2368     		ldr	r3, [r4]
 8523 005a 5A6A     		ldr	r2, [r3, #36]
 8524 005c 636A     		ldr	r3, [r4, #36]
ARM GAS  /tmp/ccQWt8b0.s 			page 289


 8525 005e 1A70     		strb	r2, [r3]
5597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8526              		.loc 1 5597 0
 8527 0060 636A     		ldr	r3, [r4, #36]
 8528 0062 0133     		adds	r3, r3, #1
 8529 0064 6362     		str	r3, [r4, #36]
5599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8530              		.loc 1 5599 0
 8531 0066 238D     		ldrh	r3, [r4, #40]
 8532 0068 2BB1     		cbz	r3, .L658
5601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
 8533              		.loc 1 5601 0
 8534 006a 013B     		subs	r3, r3, #1
 8535 006c 2385     		strh	r3, [r4, #40]	@ movhi
5602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8536              		.loc 1 5602 0
 8537 006e 638D     		ldrh	r3, [r4, #42]
 8538 0070 013B     		subs	r3, r3, #1
 8539 0072 9BB2     		uxth	r3, r3
 8540 0074 6385     		strh	r3, [r4, #42]	@ movhi
 8541              	.L658:
5607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8542              		.loc 1 5607 0
 8543 0076 638D     		ldrh	r3, [r4, #42]
 8544 0078 9BB2     		uxth	r3, r3
 8545 007a 1BB1     		cbz	r3, .L659
5610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8546              		.loc 1 5610 0
 8547 007c 636C     		ldr	r3, [r4, #68]
 8548 007e 43F00403 		orr	r3, r3, #4
 8549 0082 6364     		str	r3, [r4, #68]
 8550              	.L659:
5613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->Mode = HAL_I2C_MODE_NONE;
 8551              		.loc 1 5613 0
 8552 0084 0023     		movs	r3, #0
 8553 0086 2363     		str	r3, [r4, #48]
5614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferISR = NULL;
 8554              		.loc 1 5614 0
 8555 0088 84F84230 		strb	r3, [r4, #66]
5615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8556              		.loc 1 5615 0
 8557 008c 6363     		str	r3, [r4, #52]
5617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8558              		.loc 1 5617 0
 8559 008e 636C     		ldr	r3, [r4, #68]
 8560 0090 EBB9     		cbnz	r3, .L665
5629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8561              		.loc 1 5629 0
 8562 0092 E36A     		ldr	r3, [r4, #44]
 8563 0094 13F5803F 		cmn	r3, #65536
 8564 0098 27D1     		bne	.L666
5645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8565              		.loc 1 5645 0
 8566 009a 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8567 009e DBB2     		uxtb	r3, r3
 8568 00a0 222B     		cmp	r3, #34
 8569 00a2 2ED0     		beq	.L667
ARM GAS  /tmp/ccQWt8b0.s 			page 290


5661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8570              		.loc 1 5661 0
 8571 00a4 2023     		movs	r3, #32
 8572 00a6 84F84130 		strb	r3, [r4, #65]
5664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8573              		.loc 1 5664 0
 8574 00aa 0023     		movs	r3, #0
 8575 00ac 84F84030 		strb	r3, [r4, #64]
5670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8576              		.loc 1 5670 0
 8577 00b0 2046     		mov	r0, r4
 8578 00b2 FFF7FEFF 		bl	HAL_I2C_SlaveTxCpltCallback
 8579              	.LVL712:
5673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8580              		.loc 1 5673 0
 8581 00b6 23E0     		b	.L655
 8582              	.L656:
5578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8583              		.loc 1 5578 0
 8584 00b8 16F4004F 		tst	r6, #32768
 8585 00bc C9D0     		beq	.L657
5580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8586              		.loc 1 5580 0
 8587 00be E36B     		ldr	r3, [r4, #60]
 8588 00c0 002B     		cmp	r3, #0
 8589 00c2 C6D0     		beq	.L657
5582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8590              		.loc 1 5582 0
 8591 00c4 1B68     		ldr	r3, [r3]
 8592 00c6 5B68     		ldr	r3, [r3, #4]
 8593 00c8 9BB2     		uxth	r3, r3
 8594 00ca 6385     		strh	r3, [r4, #42]	@ movhi
 8595 00cc C1E7     		b	.L657
 8596              	.L665:
5620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8597              		.loc 1 5620 0
 8598 00ce 616C     		ldr	r1, [r4, #68]
 8599 00d0 2046     		mov	r0, r4
 8600 00d2 FFF7FEFF 		bl	I2C_ITError
 8601              	.LVL713:
5623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8602              		.loc 1 5623 0
 8603 00d6 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8604 00da DBB2     		uxtb	r3, r3
 8605 00dc 282B     		cmp	r3, #40
 8606 00de 0FD1     		bne	.L655
5626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8607              		.loc 1 5626 0
 8608 00e0 2946     		mov	r1, r5
 8609 00e2 2046     		mov	r0, r4
 8610 00e4 FFF7FEFF 		bl	I2C_ITListenCplt
 8611              	.LVL714:
 8612 00e8 0AE0     		b	.L655
 8613              	.L666:
5631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->State = HAL_I2C_STATE_READY;
 8614              		.loc 1 5631 0
 8615 00ea 0B4B     		ldr	r3, .L668
ARM GAS  /tmp/ccQWt8b0.s 			page 291


 8616 00ec E362     		str	r3, [r4, #44]
5632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8617              		.loc 1 5632 0
 8618 00ee 2023     		movs	r3, #32
 8619 00f0 84F84130 		strb	r3, [r4, #65]
5635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8620              		.loc 1 5635 0
 8621 00f4 0023     		movs	r3, #0
 8622 00f6 84F84030 		strb	r3, [r4, #64]
5641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8623              		.loc 1 5641 0
 8624 00fa 2046     		mov	r0, r4
 8625 00fc FFF7FEFF 		bl	HAL_I2C_ListenCpltCallback
 8626              	.LVL715:
 8627              	.L655:
5673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8628              		.loc 1 5673 0
 8629 0100 70BD     		pop	{r4, r5, r6, pc}
 8630              	.LVL716:
 8631              	.L667:
5647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8632              		.loc 1 5647 0
 8633 0102 2023     		movs	r3, #32
 8634 0104 84F84130 		strb	r3, [r4, #65]
5650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8635              		.loc 1 5650 0
 8636 0108 0023     		movs	r3, #0
 8637 010a 84F84030 		strb	r3, [r4, #64]
5656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 8638              		.loc 1 5656 0
 8639 010e 2046     		mov	r0, r4
 8640 0110 FFF7FEFF 		bl	HAL_I2C_SlaveRxCpltCallback
 8641              	.LVL717:
 8642 0114 F4E7     		b	.L655
 8643              	.L669:
 8644 0116 00BF     		.align	2
 8645              	.L668:
 8646 0118 0000FFFF 		.word	-65536
 8647              		.cfi_endproc
 8648              	.LFE182:
 8650              		.section	.text.I2C_Slave_ISR_IT,"ax",%progbits
 8651              		.align	1
 8652              		.syntax unified
 8653              		.thumb
 8654              		.thumb_func
 8655              		.fpu fpv4-sp-d16
 8657              	I2C_Slave_ISR_IT:
 8658              	.LFB173:
4745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
 8659              		.loc 1 4745 0
 8660              		.cfi_startproc
 8661              		@ args = 0, pretend = 0, frame = 0
 8662              		@ frame_needed = 0, uses_anonymous_args = 0
 8663              	.LVL718:
 8664 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 8665              	.LCFI122:
 8666              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccQWt8b0.s 			page 292


 8667              		.cfi_offset 3, -24
 8668              		.cfi_offset 4, -20
 8669              		.cfi_offset 5, -16
 8670              		.cfi_offset 6, -12
 8671              		.cfi_offset 7, -8
 8672              		.cfi_offset 14, -4
4746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8673              		.loc 1 4746 0
 8674 0002 C76A     		ldr	r7, [r0, #44]
 8675              	.LVL719:
4749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8676              		.loc 1 4749 0
 8677 0004 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 8678 0008 012B     		cmp	r3, #1
 8679 000a 00F09C80 		beq	.L684
 8680 000e 1646     		mov	r6, r2
 8681 0010 0D46     		mov	r5, r1
 8682 0012 0446     		mov	r4, r0
4749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8683              		.loc 1 4749 0 is_stmt 0 discriminator 2
 8684 0014 0123     		movs	r3, #1
 8685 0016 80F84030 		strb	r3, [r0, #64]
4751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8686              		.loc 1 4751 0 is_stmt 1 discriminator 2
 8687 001a 11F0100F 		tst	r1, #16
 8688 001e 3FD0     		beq	.L672
4751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8689              		.loc 1 4751 0 is_stmt 0 discriminator 1
 8690 0020 12F0100F 		tst	r2, #16
 8691 0024 3CD0     		beq	.L672
4757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8692              		.loc 1 4757 0 is_stmt 1
 8693 0026 438D     		ldrh	r3, [r0, #42]
 8694 0028 9BB2     		uxth	r3, r3
 8695 002a 4BBB     		cbnz	r3, .L673
4759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8696              		.loc 1 4759 0
 8697 002c 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 8698 0030 DBB2     		uxtb	r3, r3
 8699 0032 282B     		cmp	r3, #40
 8700 0034 11D0     		beq	.L686
 8701              	.L674:
4764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8702              		.loc 1 4764 0
 8703 0036 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8704 003a DBB2     		uxtb	r3, r3
 8705 003c 292B     		cmp	r3, #41
 8706 003e 12D0     		beq	.L687
 8707              	.L676:
4779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8708              		.loc 1 4779 0
 8709 0040 2368     		ldr	r3, [r4]
 8710 0042 1022     		movs	r2, #16
 8711              	.LVL720:
 8712 0044 DA61     		str	r2, [r3, #28]
 8713              	.LVL721:
 8714              	.L675:
ARM GAS  /tmp/ccQWt8b0.s 			page 293


4856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8715              		.loc 1 4856 0
 8716 0046 15F0200F 		tst	r5, #32
 8717 004a 02D0     		beq	.L683
4856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8718              		.loc 1 4856 0 is_stmt 0 discriminator 1
 8719 004c 16F0200F 		tst	r6, #32
 8720 0050 74D1     		bne	.L688
 8721              	.L683:
4863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8722              		.loc 1 4863 0 is_stmt 1
 8723 0052 0020     		movs	r0, #0
 8724 0054 84F84000 		strb	r0, [r4, #64]
 8725              	.LVL722:
 8726              	.L671:
4866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8727              		.loc 1 4866 0
 8728 0058 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 8729              	.LVL723:
 8730              	.L686:
4759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8731              		.loc 1 4759 0 discriminator 1
 8732 005a B7F1007F 		cmp	r7, #33554432
 8733 005e EAD1     		bne	.L674
4762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8734              		.loc 1 4762 0
 8735 0060 FFF7FEFF 		bl	I2C_ITListenCplt
 8736              	.LVL724:
 8737 0064 EFE7     		b	.L675
 8738              	.LVL725:
 8739              	.L687:
4764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8740              		.loc 1 4764 0 discriminator 1
 8741 0066 17F5803F 		cmn	r7, #65536
 8742 006a E9D0     		beq	.L676
4767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8743              		.loc 1 4767 0
 8744 006c 2368     		ldr	r3, [r4]
 8745 006e 1022     		movs	r2, #16
 8746              	.LVL726:
 8747 0070 DA61     		str	r2, [r3, #28]
4770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8748              		.loc 1 4770 0
 8749 0072 2046     		mov	r0, r4
 8750              	.LVL727:
 8751 0074 FFF7FEFF 		bl	I2C_Flush_TXDR
 8752              	.LVL728:
4774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8753              		.loc 1 4774 0
 8754 0078 2046     		mov	r0, r4
 8755 007a FFF7FEFF 		bl	I2C_ITSlaveSequentialCplt
 8756              	.LVL729:
 8757 007e E2E7     		b	.L675
 8758              	.LVL730:
 8759              	.L673:
4786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8760              		.loc 1 4786 0
ARM GAS  /tmp/ccQWt8b0.s 			page 294


 8761 0080 0368     		ldr	r3, [r0]
 8762 0082 1022     		movs	r2, #16
 8763              	.LVL731:
 8764 0084 DA61     		str	r2, [r3, #28]
4789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8765              		.loc 1 4789 0
 8766 0086 436C     		ldr	r3, [r0, #68]
 8767 0088 43F00403 		orr	r3, r3, #4
 8768 008c 4364     		str	r3, [r0, #68]
4791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8769              		.loc 1 4791 0
 8770 008e 17B1     		cbz	r7, .L677
4791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8771              		.loc 1 4791 0 is_stmt 0 discriminator 1
 8772 0090 B7F1807F 		cmp	r7, #16777216
 8773 0094 D7D1     		bne	.L675
 8774              	.L677:
4794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8775              		.loc 1 4794 0 is_stmt 1
 8776 0096 616C     		ldr	r1, [r4, #68]
 8777              	.LVL732:
 8778 0098 2046     		mov	r0, r4
 8779              	.LVL733:
 8780 009a FFF7FEFF 		bl	I2C_ITError
 8781              	.LVL734:
 8782 009e D2E7     		b	.L675
 8783              	.LVL735:
 8784              	.L672:
4798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8785              		.loc 1 4798 0
 8786 00a0 15F0040F 		tst	r5, #4
 8787 00a4 1ED0     		beq	.L678
4798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8788              		.loc 1 4798 0 is_stmt 0 discriminator 1
 8789 00a6 16F0040F 		tst	r6, #4
 8790 00aa 1BD0     		beq	.L678
4800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8791              		.loc 1 4800 0 is_stmt 1
 8792 00ac 638D     		ldrh	r3, [r4, #42]
 8793 00ae 9BB2     		uxth	r3, r3
 8794 00b0 6BB1     		cbz	r3, .L679
4803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8795              		.loc 1 4803 0
 8796 00b2 2368     		ldr	r3, [r4]
 8797 00b4 5A6A     		ldr	r2, [r3, #36]
 8798              	.LVL736:
 8799 00b6 636A     		ldr	r3, [r4, #36]
 8800 00b8 1A70     		strb	r2, [r3]
4806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8801              		.loc 1 4806 0
 8802 00ba 636A     		ldr	r3, [r4, #36]
 8803 00bc 0133     		adds	r3, r3, #1
 8804 00be 6362     		str	r3, [r4, #36]
4808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferCount--;
 8805              		.loc 1 4808 0
 8806 00c0 238D     		ldrh	r3, [r4, #40]
 8807 00c2 013B     		subs	r3, r3, #1
ARM GAS  /tmp/ccQWt8b0.s 			page 295


 8808 00c4 2385     		strh	r3, [r4, #40]	@ movhi
4809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8809              		.loc 1 4809 0
 8810 00c6 638D     		ldrh	r3, [r4, #42]
 8811 00c8 013B     		subs	r3, r3, #1
 8812 00ca 9BB2     		uxth	r3, r3
 8813 00cc 6385     		strh	r3, [r4, #42]	@ movhi
 8814              	.L679:
4812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (tmpoptions != I2C_NO_OPTION_FRAME))
 8815              		.loc 1 4812 0
 8816 00ce 638D     		ldrh	r3, [r4, #42]
 8817 00d0 9BB2     		uxth	r3, r3
 8818 00d2 002B     		cmp	r3, #0
 8819 00d4 B7D1     		bne	.L675
4812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (tmpoptions != I2C_NO_OPTION_FRAME))
 8820              		.loc 1 4812 0 is_stmt 0 discriminator 1
 8821 00d6 17F5803F 		cmn	r7, #65536
 8822 00da B4D0     		beq	.L675
4816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8823              		.loc 1 4816 0 is_stmt 1
 8824 00dc 2046     		mov	r0, r4
 8825              	.LVL737:
 8826 00de FFF7FEFF 		bl	I2C_ITSlaveSequentialCplt
 8827              	.LVL738:
 8828 00e2 B0E7     		b	.L675
 8829              	.LVL739:
 8830              	.L678:
4819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8831              		.loc 1 4819 0
 8832 00e4 15F0080F 		tst	r5, #8
 8833 00e8 02D0     		beq	.L680
4819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8834              		.loc 1 4819 0 is_stmt 0 discriminator 1
 8835 00ea 16F0080F 		tst	r6, #8
 8836 00ee 17D1     		bne	.L689
 8837              	.L680:
4823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8838              		.loc 1 4823 0 is_stmt 1
 8839 00f0 15F0020F 		tst	r5, #2
 8840 00f4 A7D0     		beq	.L675
4823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8841              		.loc 1 4823 0 is_stmt 0 discriminator 1
 8842 00f6 16F0020F 		tst	r6, #2
 8843 00fa A4D0     		beq	.L675
4829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8844              		.loc 1 4829 0 is_stmt 1
 8845 00fc 638D     		ldrh	r3, [r4, #42]
 8846 00fe 9BB2     		uxth	r3, r3
 8847 0100 9BB1     		cbz	r3, .L681
4832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8848              		.loc 1 4832 0
 8849 0102 626A     		ldr	r2, [r4, #36]
 8850              	.LVL740:
 8851 0104 2368     		ldr	r3, [r4]
 8852 0106 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 8853 0108 9A62     		str	r2, [r3, #40]
4835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 296


 8854              		.loc 1 4835 0
 8855 010a 636A     		ldr	r3, [r4, #36]
 8856 010c 0133     		adds	r3, r3, #1
 8857 010e 6362     		str	r3, [r4, #36]
4837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       hi2c->XferSize--;
 8858              		.loc 1 4837 0
 8859 0110 638D     		ldrh	r3, [r4, #42]
 8860 0112 013B     		subs	r3, r3, #1
 8861 0114 9BB2     		uxth	r3, r3
 8862 0116 6385     		strh	r3, [r4, #42]	@ movhi
4838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 8863              		.loc 1 4838 0
 8864 0118 238D     		ldrh	r3, [r4, #40]
 8865 011a 013B     		subs	r3, r3, #1
 8866 011c 2385     		strh	r3, [r4, #40]	@ movhi
 8867 011e 92E7     		b	.L675
 8868              	.LVL741:
 8869              	.L689:
4821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8870              		.loc 1 4821 0
 8871 0120 2946     		mov	r1, r5
 8872              	.LVL742:
 8873 0122 2046     		mov	r0, r4
 8874              	.LVL743:
 8875 0124 FFF7FEFF 		bl	I2C_ITAddrCplt
 8876              	.LVL744:
 8877 0128 8DE7     		b	.L675
 8878              	.LVL745:
 8879              	.L681:
4842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8880              		.loc 1 4842 0
 8881 012a B7F1807F 		cmp	r7, #16777216
 8882 012e 01D0     		beq	.L682
4842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 8883              		.loc 1 4842 0 is_stmt 0 discriminator 1
 8884 0130 002F     		cmp	r7, #0
 8885 0132 88D1     		bne	.L675
 8886              	.L682:
4846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 8887              		.loc 1 4846 0 is_stmt 1
 8888 0134 2046     		mov	r0, r4
 8889              	.LVL746:
 8890 0136 FFF7FEFF 		bl	I2C_ITSlaveSequentialCplt
 8891              	.LVL747:
 8892 013a 84E7     		b	.L675
 8893              	.L688:
4859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8894              		.loc 1 4859 0
 8895 013c 2946     		mov	r1, r5
 8896 013e 2046     		mov	r0, r4
 8897 0140 FFF7FEFF 		bl	I2C_ITSlaveCplt
 8898              	.LVL748:
 8899 0144 85E7     		b	.L683
 8900              	.LVL749:
 8901              	.L684:
4749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8902              		.loc 1 4749 0
ARM GAS  /tmp/ccQWt8b0.s 			page 297


 8903 0146 0220     		movs	r0, #2
 8904              	.LVL750:
 8905 0148 86E7     		b	.L671
 8906              		.cfi_endproc
 8907              	.LFE173:
 8909              		.section	.text.I2C_ITMasterCplt,"ax",%progbits
 8910              		.align	1
 8911              		.syntax unified
 8912              		.thumb
 8913              		.thumb_func
 8914              		.fpu fpv4-sp-d16
 8916              	I2C_ITMasterCplt:
 8917              	.LFB181:
5430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmperror;
 8918              		.loc 1 5430 0
 8919              		.cfi_startproc
 8920              		@ args = 0, pretend = 0, frame = 0
 8921              		@ frame_needed = 0, uses_anonymous_args = 0
 8922              	.LVL751:
 8923 0000 10B5     		push	{r4, lr}
 8924              	.LCFI123:
 8925              		.cfi_def_cfa_offset 8
 8926              		.cfi_offset 4, -8
 8927              		.cfi_offset 14, -4
 8928 0002 0446     		mov	r4, r0
5434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8929              		.loc 1 5434 0
 8930 0004 0368     		ldr	r3, [r0]
 8931 0006 2022     		movs	r2, #32
 8932 0008 DA61     		str	r2, [r3, #28]
5437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8933              		.loc 1 5437 0
 8934 000a 0268     		ldr	r2, [r0]
 8935 000c 5368     		ldr	r3, [r2, #4]
 8936 000e 23F0FF73 		bic	r3, r3, #33423360
 8937 0012 23F48B33 		bic	r3, r3, #71168
 8938 0016 23F4FF73 		bic	r3, r3, #510
 8939 001a 23F00103 		bic	r3, r3, #1
 8940 001e 5360     		str	r3, [r2, #4]
5440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferISR       = NULL;
 8941              		.loc 1 5440 0
 8942 0020 0023     		movs	r3, #0
 8943 0022 0363     		str	r3, [r0, #48]
5441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8944              		.loc 1 5441 0
 8945 0024 4363     		str	r3, [r0, #52]
5442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8946              		.loc 1 5442 0
 8947 0026 A3F58033 		sub	r3, r3, #65536
 8948 002a C362     		str	r3, [r0, #44]
5444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8949              		.loc 1 5444 0
 8950 002c 11F0100F 		tst	r1, #16
 8951 0030 06D0     		beq	.L691
5447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8952              		.loc 1 5447 0
 8953 0032 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccQWt8b0.s 			page 298


 8954 0034 1022     		movs	r2, #16
 8955 0036 DA61     		str	r2, [r3, #28]
5450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 8956              		.loc 1 5450 0
 8957 0038 436C     		ldr	r3, [r0, #68]
 8958 003a 43F00403 		orr	r3, r3, #4
 8959 003e 4364     		str	r3, [r0, #68]
 8960              	.L691:
5454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8961              		.loc 1 5454 0
 8962 0040 2046     		mov	r0, r4
 8963              	.LVL752:
 8964 0042 FFF7FEFF 		bl	I2C_Flush_TXDR
 8965              	.LVL753:
5457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8966              		.loc 1 5457 0
 8967 0046 0321     		movs	r1, #3
 8968 0048 2046     		mov	r0, r4
 8969 004a FFF7FEFF 		bl	I2C_Disable_IRQ
 8970              	.LVL754:
5460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8971              		.loc 1 5460 0
 8972 004e 626C     		ldr	r2, [r4, #68]
 8973              	.LVL755:
5463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8974              		.loc 1 5463 0
 8975 0050 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8976 0054 DBB2     		uxtb	r3, r3
 8977 0056 602B     		cmp	r3, #96
 8978 0058 1BD0     		beq	.L692
5463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8979              		.loc 1 5463 0 is_stmt 0 discriminator 1
 8980 005a D2B9     		cbnz	r2, .L692
5469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8981              		.loc 1 5469 0 is_stmt 1
 8982 005c 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8983 0060 DBB2     		uxtb	r3, r3
 8984 0062 212B     		cmp	r3, #33
 8985 0064 1AD0     		beq	.L699
5503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 8986              		.loc 1 5503 0
 8987 0066 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 8988 006a DBB2     		uxtb	r3, r3
 8989 006c 222B     		cmp	r3, #34
 8990 006e 14D1     		bne	.L690
5505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8991              		.loc 1 5505 0
 8992 0070 2023     		movs	r3, #32
 8993 0072 84F84130 		strb	r3, [r4, #65]
5507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 8994              		.loc 1 5507 0
 8995 0076 94F84230 		ldrb	r3, [r4, #66]	@ zero_extendqisi2
 8996 007a DBB2     		uxtb	r3, r3
 8997 007c 402B     		cmp	r3, #64
 8998 007e 27D0     		beq	.L700
5523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 8999              		.loc 1 5523 0
ARM GAS  /tmp/ccQWt8b0.s 			page 299


 9000 0080 0023     		movs	r3, #0
 9001 0082 84F84230 		strb	r3, [r4, #66]
5526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9002              		.loc 1 5526 0
 9003 0086 84F84030 		strb	r3, [r4, #64]
5532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 9004              		.loc 1 5532 0
 9005 008a 2046     		mov	r0, r4
 9006 008c FFF7FEFF 		bl	HAL_I2C_MasterRxCpltCallback
 9007              	.LVL756:
5540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9008              		.loc 1 5540 0
 9009 0090 03E0     		b	.L690
 9010              	.LVL757:
 9011              	.L692:
5466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9012              		.loc 1 5466 0
 9013 0092 616C     		ldr	r1, [r4, #68]
 9014 0094 2046     		mov	r0, r4
 9015 0096 FFF7FEFF 		bl	I2C_ITError
 9016              	.LVL758:
 9017              	.L690:
5540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9018              		.loc 1 5540 0
 9019 009a 10BD     		pop	{r4, pc}
 9020              	.LVL759:
 9021              	.L699:
5471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9022              		.loc 1 5471 0
 9023 009c 2023     		movs	r3, #32
 9024 009e 84F84130 		strb	r3, [r4, #65]
5473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9025              		.loc 1 5473 0
 9026 00a2 94F84230 		ldrb	r3, [r4, #66]	@ zero_extendqisi2
 9027 00a6 DBB2     		uxtb	r3, r3
 9028 00a8 402B     		cmp	r3, #64
 9029 00aa 08D0     		beq	.L701
5489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9030              		.loc 1 5489 0
 9031 00ac 0023     		movs	r3, #0
 9032 00ae 84F84230 		strb	r3, [r4, #66]
5492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9033              		.loc 1 5492 0
 9034 00b2 84F84030 		strb	r3, [r4, #64]
5498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 9035              		.loc 1 5498 0
 9036 00b6 2046     		mov	r0, r4
 9037 00b8 FFF7FEFF 		bl	HAL_I2C_MasterTxCpltCallback
 9038              	.LVL760:
 9039 00bc EDE7     		b	.L690
 9040              	.LVL761:
 9041              	.L701:
5475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9042              		.loc 1 5475 0
 9043 00be 0023     		movs	r3, #0
 9044 00c0 84F84230 		strb	r3, [r4, #66]
5478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 300


 9045              		.loc 1 5478 0
 9046 00c4 84F84030 		strb	r3, [r4, #64]
5484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 9047              		.loc 1 5484 0
 9048 00c8 2046     		mov	r0, r4
 9049 00ca FFF7FEFF 		bl	HAL_I2C_MemTxCpltCallback
 9050              	.LVL762:
 9051 00ce E4E7     		b	.L690
 9052              	.LVL763:
 9053              	.L700:
5509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9054              		.loc 1 5509 0
 9055 00d0 0023     		movs	r3, #0
 9056 00d2 84F84230 		strb	r3, [r4, #66]
5512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9057              		.loc 1 5512 0
 9058 00d6 84F84030 		strb	r3, [r4, #64]
5518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 9059              		.loc 1 5518 0
 9060 00da 2046     		mov	r0, r4
 9061 00dc FFF7FEFF 		bl	HAL_I2C_MemRxCpltCallback
 9062              	.LVL764:
 9063 00e0 DBE7     		b	.L690
 9064              		.cfi_endproc
 9065              	.LFE181:
 9067              		.section	.text.I2C_Master_ISR_IT,"ax",%progbits
 9068              		.align	1
 9069              		.syntax unified
 9070              		.thumb
 9071              		.thumb_func
 9072              		.fpu fpv4-sp-d16
 9074              	I2C_Master_ISR_IT:
 9075              	.LFB172:
4612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t devaddress;
 9076              		.loc 1 4612 0
 9077              		.cfi_startproc
 9078              		@ args = 0, pretend = 0, frame = 0
 9079              		@ frame_needed = 0, uses_anonymous_args = 0
 9080              	.LVL765:
4616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9081              		.loc 1 4616 0
 9082 0000 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 9083 0004 012B     		cmp	r3, #1
 9084 0006 00F0B580 		beq	.L716
4612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t devaddress;
 9085              		.loc 1 4612 0 discriminator 2
 9086 000a 70B5     		push	{r4, r5, r6, lr}
 9087              	.LCFI124:
 9088              		.cfi_def_cfa_offset 16
 9089              		.cfi_offset 4, -16
 9090              		.cfi_offset 5, -12
 9091              		.cfi_offset 6, -8
 9092              		.cfi_offset 14, -4
 9093 000c 82B0     		sub	sp, sp, #8
 9094              	.LCFI125:
 9095              		.cfi_def_cfa_offset 24
 9096 000e 1646     		mov	r6, r2
ARM GAS  /tmp/ccQWt8b0.s 			page 301


 9097 0010 0D46     		mov	r5, r1
 9098 0012 0446     		mov	r4, r0
4616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9099              		.loc 1 4616 0 discriminator 2
 9100 0014 0123     		movs	r3, #1
 9101 0016 80F84030 		strb	r3, [r0, #64]
4618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9102              		.loc 1 4618 0 discriminator 2
 9103 001a 11F0100F 		tst	r1, #16
 9104 001e 02D0     		beq	.L704
4618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9105              		.loc 1 4618 0 is_stmt 0 discriminator 1
 9106 0020 12F0100F 		tst	r2, #16
 9107 0024 1FD1     		bne	.L721
 9108              	.L704:
4631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9109              		.loc 1 4631 0 is_stmt 1
 9110 0026 15F0040F 		tst	r5, #4
 9111 002a 26D0     		beq	.L706
4631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9112              		.loc 1 4631 0 is_stmt 0 discriminator 1
 9113 002c 16F0040F 		tst	r6, #4
 9114 0030 23D0     		beq	.L706
4634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9115              		.loc 1 4634 0 is_stmt 1
 9116 0032 2368     		ldr	r3, [r4]
 9117 0034 5A6A     		ldr	r2, [r3, #36]
 9118              	.LVL766:
 9119 0036 636A     		ldr	r3, [r4, #36]
 9120 0038 1A70     		strb	r2, [r3]
4637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9121              		.loc 1 4637 0
 9122 003a 636A     		ldr	r3, [r4, #36]
 9123 003c 0133     		adds	r3, r3, #1
 9124 003e 6362     		str	r3, [r4, #36]
4639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount--;
 9125              		.loc 1 4639 0
 9126 0040 238D     		ldrh	r3, [r4, #40]
 9127 0042 013B     		subs	r3, r3, #1
 9128 0044 2385     		strh	r3, [r4, #40]	@ movhi
4640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9129              		.loc 1 4640 0
 9130 0046 638D     		ldrh	r3, [r4, #42]
 9131 0048 013B     		subs	r3, r3, #1
 9132 004a 9BB2     		uxth	r3, r3
 9133 004c 6385     		strh	r3, [r4, #42]	@ movhi
 9134              	.LVL767:
 9135              	.L705:
4724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9136              		.loc 1 4724 0
 9137 004e 15F0200F 		tst	r5, #32
 9138 0052 03D0     		beq	.L715
4724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9139              		.loc 1 4724 0 is_stmt 0 discriminator 1
 9140 0054 16F0200F 		tst	r6, #32
 9141 0058 40F08780 		bne	.L722
 9142              	.L715:
ARM GAS  /tmp/ccQWt8b0.s 			page 302


4731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9143              		.loc 1 4731 0 is_stmt 1
 9144 005c 0020     		movs	r0, #0
 9145 005e 84F84000 		strb	r0, [r4, #64]
4734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9146              		.loc 1 4734 0
 9147 0062 02B0     		add	sp, sp, #8
 9148              	.LCFI126:
 9149              		.cfi_remember_state
 9150              		.cfi_def_cfa_offset 16
 9151              		@ sp needed
 9152 0064 70BD     		pop	{r4, r5, r6, pc}
 9153              	.LVL768:
 9154              	.L721:
 9155              	.LCFI127:
 9156              		.cfi_restore_state
4621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9157              		.loc 1 4621 0
 9158 0066 0368     		ldr	r3, [r0]
 9159 0068 1022     		movs	r2, #16
 9160              	.LVL769:
 9161 006a DA61     		str	r2, [r3, #28]
4626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9162              		.loc 1 4626 0
 9163 006c 436C     		ldr	r3, [r0, #68]
 9164 006e 43F00403 		orr	r3, r3, #4
 9165 0072 4364     		str	r3, [r0, #68]
4629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9166              		.loc 1 4629 0
 9167 0074 FFF7FEFF 		bl	I2C_Flush_TXDR
 9168              	.LVL770:
 9169 0078 E9E7     		b	.L705
 9170              	.LVL771:
 9171              	.L706:
4642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9172              		.loc 1 4642 0
 9173 007a 15F0020F 		tst	r5, #2
 9174 007e 11D0     		beq	.L707
4642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9175              		.loc 1 4642 0 is_stmt 0 discriminator 1
 9176 0080 16F0020F 		tst	r6, #2
 9177 0084 0ED0     		beq	.L707
4645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9178              		.loc 1 4645 0 is_stmt 1
 9179 0086 626A     		ldr	r2, [r4, #36]
 9180              	.LVL772:
 9181 0088 2368     		ldr	r3, [r4]
 9182 008a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 9183 008c 9A62     		str	r2, [r3, #40]
4648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9184              		.loc 1 4648 0
 9185 008e 636A     		ldr	r3, [r4, #36]
 9186 0090 0133     		adds	r3, r3, #1
 9187 0092 6362     		str	r3, [r4, #36]
4650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     hi2c->XferCount--;
 9188              		.loc 1 4650 0
 9189 0094 238D     		ldrh	r3, [r4, #40]
ARM GAS  /tmp/ccQWt8b0.s 			page 303


 9190 0096 013B     		subs	r3, r3, #1
 9191 0098 2385     		strh	r3, [r4, #40]	@ movhi
4651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9192              		.loc 1 4651 0
 9193 009a 638D     		ldrh	r3, [r4, #42]
 9194 009c 013B     		subs	r3, r3, #1
 9195 009e 9BB2     		uxth	r3, r3
 9196 00a0 6385     		strh	r3, [r4, #42]	@ movhi
 9197 00a2 D4E7     		b	.L705
 9198              	.LVL773:
 9199              	.L707:
4653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9200              		.loc 1 4653 0
 9201 00a4 15F0800F 		tst	r5, #128
 9202 00a8 3FD0     		beq	.L708
4653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9203              		.loc 1 4653 0 is_stmt 0 discriminator 1
 9204 00aa 16F0400F 		tst	r6, #64
 9205 00ae 3CD0     		beq	.L708
4655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9206              		.loc 1 4655 0 is_stmt 1
 9207 00b0 638D     		ldrh	r3, [r4, #42]
 9208 00b2 9BB2     		uxth	r3, r3
 9209 00b4 5BB3     		cbz	r3, .L709
4655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9210              		.loc 1 4655 0 is_stmt 0 discriminator 1
 9211 00b6 238D     		ldrh	r3, [r4, #40]
 9212 00b8 4BBB     		cbnz	r3, .L709
4657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9213              		.loc 1 4657 0 is_stmt 1
 9214 00ba 2368     		ldr	r3, [r4]
 9215 00bc 5968     		ldr	r1, [r3, #4]
 9216              	.LVL774:
 9217 00be C1F30901 		ubfx	r1, r1, #0, #10
 9218              	.LVL775:
4659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9219              		.loc 1 4659 0
 9220 00c2 638D     		ldrh	r3, [r4, #42]
 9221 00c4 9BB2     		uxth	r3, r3
 9222 00c6 FF2B     		cmp	r3, #255
 9223 00c8 0ED8     		bhi	.L723
4666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 9224              		.loc 1 4666 0
 9225 00ca 628D     		ldrh	r2, [r4, #42]
 9226              	.LVL776:
 9227 00cc 92B2     		uxth	r2, r2
 9228 00ce 2285     		strh	r2, [r4, #40]	@ movhi
4667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9229              		.loc 1 4667 0
 9230 00d0 E36A     		ldr	r3, [r4, #44]
 9231 00d2 13F5803F 		cmn	r3, #65536
 9232 00d6 11D0     		beq	.L711
4669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9233              		.loc 1 4669 0
 9234 00d8 E36A     		ldr	r3, [r4, #44]
 9235 00da 0020     		movs	r0, #0
 9236              	.LVL777:
ARM GAS  /tmp/ccQWt8b0.s 			page 304


 9237 00dc 0090     		str	r0, [sp]
 9238 00de D2B2     		uxtb	r2, r2
 9239 00e0 2046     		mov	r0, r4
 9240 00e2 FFF7FEFF 		bl	I2C_TransferConfig
 9241              	.LVL778:
 9242 00e6 B2E7     		b	.L705
 9243              	.LVL779:
 9244              	.L723:
4661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_START
 9245              		.loc 1 4661 0
 9246 00e8 FF22     		movs	r2, #255
 9247              	.LVL780:
 9248 00ea 2285     		strh	r2, [r4, #40]	@ movhi
4662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9249              		.loc 1 4662 0
 9250 00ec 0023     		movs	r3, #0
 9251 00ee 0093     		str	r3, [sp]
 9252 00f0 4FF08073 		mov	r3, #16777216
 9253 00f4 2046     		mov	r0, r4
 9254              	.LVL781:
 9255 00f6 FFF7FEFF 		bl	I2C_TransferConfig
 9256              	.LVL782:
 9257 00fa A8E7     		b	.L705
 9258              	.LVL783:
 9259              	.L711:
4673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9260              		.loc 1 4673 0
 9261 00fc 0023     		movs	r3, #0
 9262 00fe 0093     		str	r3, [sp]
 9263 0100 4FF00073 		mov	r3, #33554432
 9264 0104 D2B2     		uxtb	r2, r2
 9265 0106 2046     		mov	r0, r4
 9266              	.LVL784:
 9267 0108 FFF7FEFF 		bl	I2C_TransferConfig
 9268              	.LVL785:
 9269 010c 9FE7     		b	.L705
 9270              	.LVL786:
 9271              	.L709:
4680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9272              		.loc 1 4680 0
 9273 010e 2368     		ldr	r3, [r4]
 9274 0110 5B68     		ldr	r3, [r3, #4]
 9275 0112 13F0007F 		tst	r3, #33554432
 9276 0116 03D1     		bne	.L712
4683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9277              		.loc 1 4683 0
 9278 0118 2046     		mov	r0, r4
 9279              	.LVL787:
 9280 011a FFF7FEFF 		bl	I2C_ITMasterSequentialCplt
 9281              	.LVL788:
 9282 011e 96E7     		b	.L705
 9283              	.LVL789:
 9284              	.L712:
4689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9285              		.loc 1 4689 0
 9286 0120 4021     		movs	r1, #64
 9287              	.LVL790:
ARM GAS  /tmp/ccQWt8b0.s 			page 305


 9288 0122 2046     		mov	r0, r4
 9289              	.LVL791:
 9290 0124 FFF7FEFF 		bl	I2C_ITError
 9291              	.LVL792:
 9292 0128 91E7     		b	.L705
 9293              	.LVL793:
 9294              	.L708:
4693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9295              		.loc 1 4693 0
 9296 012a 15F0400F 		tst	r5, #64
 9297 012e 8ED0     		beq	.L705
4693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9298              		.loc 1 4693 0 is_stmt 0 discriminator 1
 9299 0130 16F0400F 		tst	r6, #64
 9300 0134 8BD0     		beq	.L705
4695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9301              		.loc 1 4695 0 is_stmt 1
 9302 0136 638D     		ldrh	r3, [r4, #42]
 9303 0138 9BB2     		uxth	r3, r3
 9304 013a 8BB9     		cbnz	r3, .L713
4697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9305              		.loc 1 4697 0
 9306 013c 2368     		ldr	r3, [r4]
 9307 013e 5A68     		ldr	r2, [r3, #4]
 9308              	.LVL794:
 9309 0140 12F0007F 		tst	r2, #33554432
 9310 0144 83D1     		bne	.L705
4700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9311              		.loc 1 4700 0
 9312 0146 E26A     		ldr	r2, [r4, #44]
 9313 0148 12F5803F 		cmn	r2, #65536
 9314 014c 04D1     		bne	.L714
4703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9315              		.loc 1 4703 0
 9316 014e 5A68     		ldr	r2, [r3, #4]
 9317 0150 42F48042 		orr	r2, r2, #16384
 9318 0154 5A60     		str	r2, [r3, #4]
 9319 0156 7AE7     		b	.L705
 9320              	.L714:
4708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9321              		.loc 1 4708 0
 9322 0158 2046     		mov	r0, r4
 9323              	.LVL795:
 9324 015a FFF7FEFF 		bl	I2C_ITMasterSequentialCplt
 9325              	.LVL796:
 9326 015e 76E7     		b	.L705
 9327              	.LVL797:
 9328              	.L713:
4716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9329              		.loc 1 4716 0
 9330 0160 4021     		movs	r1, #64
 9331              	.LVL798:
 9332 0162 2046     		mov	r0, r4
 9333              	.LVL799:
 9334 0164 FFF7FEFF 		bl	I2C_ITError
 9335              	.LVL800:
 9336 0168 71E7     		b	.L705
ARM GAS  /tmp/ccQWt8b0.s 			page 306


 9337              	.L722:
4727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9338              		.loc 1 4727 0
 9339 016a 2946     		mov	r1, r5
 9340 016c 2046     		mov	r0, r4
 9341 016e FFF7FEFF 		bl	I2C_ITMasterCplt
 9342              	.LVL801:
 9343 0172 73E7     		b	.L715
 9344              	.LVL802:
 9345              	.L716:
 9346              	.LCFI128:
 9347              		.cfi_def_cfa_offset 0
 9348              		.cfi_restore 4
 9349              		.cfi_restore 5
 9350              		.cfi_restore 6
 9351              		.cfi_restore 14
4616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9352              		.loc 1 4616 0
 9353 0174 0220     		movs	r0, #2
 9354              	.LVL803:
4734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9355              		.loc 1 4734 0
 9356 0176 7047     		bx	lr
 9357              		.cfi_endproc
 9358              	.LFE172:
 9360              		.section	.text.I2C_Slave_ISR_DMA,"ax",%progbits
 9361              		.align	1
 9362              		.syntax unified
 9363              		.thumb
 9364              		.thumb_func
 9365              		.fpu fpv4-sp-d16
 9367              	I2C_Slave_ISR_DMA:
 9368              	.LFB175:
5012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmpoptions = hi2c->XferOptions;
 9369              		.loc 1 5012 0
 9370              		.cfi_startproc
 9371              		@ args = 0, pretend = 0, frame = 0
 9372              		@ frame_needed = 0, uses_anonymous_args = 0
 9373              	.LVL804:
 9374 0000 38B5     		push	{r3, r4, r5, lr}
 9375              	.LCFI129:
 9376              		.cfi_def_cfa_offset 16
 9377              		.cfi_offset 3, -16
 9378              		.cfi_offset 4, -12
 9379              		.cfi_offset 5, -8
 9380              		.cfi_offset 14, -4
5013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t treatdmanack = 0U;
 9381              		.loc 1 5013 0
 9382 0002 C56A     		ldr	r5, [r0, #44]
 9383              	.LVL805:
5017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9384              		.loc 1 5017 0
 9385 0004 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 9386 0008 012B     		cmp	r3, #1
 9387 000a 6DD0     		beq	.L738
 9388 000c 0446     		mov	r4, r0
5017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 307


 9389              		.loc 1 5017 0 is_stmt 0 discriminator 2
 9390 000e 0123     		movs	r3, #1
 9391 0010 80F84030 		strb	r3, [r0, #64]
5019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9392              		.loc 1 5019 0 is_stmt 1 discriminator 2
 9393 0014 11F0100F 		tst	r1, #16
 9394 0018 4ED0     		beq	.L726
5019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9395              		.loc 1 5019 0 is_stmt 0 discriminator 1
 9396 001a 12F0100F 		tst	r2, #16
 9397 001e 4BD0     		beq	.L726
5025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 9398              		.loc 1 5025 0 is_stmt 1
 9399 0020 12F4804F 		tst	r2, #16384
 9400 0024 02D1     		bne	.L727
5025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 9401              		.loc 1 5025 0 is_stmt 0 discriminator 1
 9402 0026 12F4004F 		tst	r2, #32768
 9403 002a 41D0     		beq	.L728
 9404              	.L727:
5029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9405              		.loc 1 5029 0 is_stmt 1
 9406 002c E36B     		ldr	r3, [r4, #60]
 9407 002e CBB1     		cbz	r3, .L739
5031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9408              		.loc 1 5031 0
 9409 0030 1B68     		ldr	r3, [r3]
 9410 0032 5B68     		ldr	r3, [r3, #4]
 9411 0034 C3B1     		cbz	r3, .L740
5014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9412              		.loc 1 5014 0
 9413 0036 0022     		movs	r2, #0
 9414              	.LVL806:
 9415              	.L729:
5038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9416              		.loc 1 5038 0
 9417 0038 A36B     		ldr	r3, [r4, #56]
 9418 003a 13B1     		cbz	r3, .L730
5040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9419              		.loc 1 5040 0
 9420 003c 1B68     		ldr	r3, [r3]
 9421 003e 5B68     		ldr	r3, [r3, #4]
 9422 0040 A3B1     		cbz	r3, .L731
 9423              	.L730:
5046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9424              		.loc 1 5046 0
 9425 0042 9AB9     		cbnz	r2, .L731
5075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9426              		.loc 1 5075 0
 9427 0044 2368     		ldr	r3, [r4]
 9428 0046 1022     		movs	r2, #16
 9429              	.LVL807:
 9430 0048 DA61     		str	r2, [r3, #28]
5078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9431              		.loc 1 5078 0
 9432 004a 636C     		ldr	r3, [r4, #68]
 9433 004c 43F00403 		orr	r3, r3, #4
ARM GAS  /tmp/ccQWt8b0.s 			page 308


 9434 0050 6364     		str	r3, [r4, #68]
5080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9435              		.loc 1 5080 0
 9436 0052 15B1     		cbz	r5, .L736
5080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9437              		.loc 1 5080 0 is_stmt 0 discriminator 1
 9438 0054 B5F1807F 		cmp	r5, #16777216
 9439 0058 3AD1     		bne	.L734
 9440              	.L736:
5083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9441              		.loc 1 5083 0 is_stmt 1
 9442 005a 616C     		ldr	r1, [r4, #68]
 9443              	.LVL808:
 9444 005c 2046     		mov	r0, r4
 9445              	.LVL809:
 9446 005e FFF7FEFF 		bl	I2C_ITError
 9447              	.LVL810:
 9448 0062 35E0     		b	.L734
 9449              	.LVL811:
 9450              	.L739:
5014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9451              		.loc 1 5014 0
 9452 0064 0022     		movs	r2, #0
 9453              	.LVL812:
 9454 0066 E7E7     		b	.L729
 9455              	.LVL813:
 9456              	.L740:
5033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9457              		.loc 1 5033 0
 9458 0068 0122     		movs	r2, #1
 9459              	.LVL814:
 9460 006a E5E7     		b	.L729
 9461              	.LVL815:
 9462              	.L731:
5048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9463              		.loc 1 5048 0
 9464 006c 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 9465 0070 DBB2     		uxtb	r3, r3
 9466 0072 282B     		cmp	r3, #40
 9467 0074 08D0     		beq	.L742
 9468              	.L733:
5053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9469              		.loc 1 5053 0
 9470 0076 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 9471 007a DBB2     		uxtb	r3, r3
 9472 007c 292B     		cmp	r3, #41
 9473 007e 0AD0     		beq	.L743
 9474              	.L735:
5068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9475              		.loc 1 5068 0
 9476 0080 2368     		ldr	r3, [r4]
 9477 0082 1022     		movs	r2, #16
 9478              	.LVL816:
 9479 0084 DA61     		str	r2, [r3, #28]
 9480 0086 23E0     		b	.L734
 9481              	.LVL817:
 9482              	.L742:
ARM GAS  /tmp/ccQWt8b0.s 			page 309


5048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9483              		.loc 1 5048 0 discriminator 1
 9484 0088 B5F1007F 		cmp	r5, #33554432
 9485 008c F3D1     		bne	.L733
5051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9486              		.loc 1 5051 0
 9487 008e 2046     		mov	r0, r4
 9488              	.LVL818:
 9489 0090 FFF7FEFF 		bl	I2C_ITListenCplt
 9490              	.LVL819:
 9491 0094 1CE0     		b	.L734
 9492              	.LVL820:
 9493              	.L743:
5053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9494              		.loc 1 5053 0 discriminator 1
 9495 0096 15F5803F 		cmn	r5, #65536
 9496 009a F1D0     		beq	.L735
5056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9497              		.loc 1 5056 0
 9498 009c 2368     		ldr	r3, [r4]
 9499 009e 1022     		movs	r2, #16
 9500              	.LVL821:
 9501 00a0 DA61     		str	r2, [r3, #28]
5059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9502              		.loc 1 5059 0
 9503 00a2 2046     		mov	r0, r4
 9504              	.LVL822:
 9505 00a4 FFF7FEFF 		bl	I2C_Flush_TXDR
 9506              	.LVL823:
5063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9507              		.loc 1 5063 0
 9508 00a8 2046     		mov	r0, r4
 9509 00aa FFF7FEFF 		bl	I2C_ITSlaveSequentialCplt
 9510              	.LVL824:
 9511 00ae 0FE0     		b	.L734
 9512              	.LVL825:
 9513              	.L728:
5090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9514              		.loc 1 5090 0
 9515 00b0 0368     		ldr	r3, [r0]
 9516 00b2 1022     		movs	r2, #16
 9517              	.LVL826:
 9518 00b4 DA61     		str	r2, [r3, #28]
 9519 00b6 0BE0     		b	.L734
 9520              	.LVL827:
 9521              	.L726:
5093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9522              		.loc 1 5093 0
 9523 00b8 11F0080F 		tst	r1, #8
 9524 00bc 02D0     		beq	.L737
5093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9525              		.loc 1 5093 0 is_stmt 0 discriminator 1
 9526 00be 12F0080F 		tst	r2, #8
 9527 00c2 09D1     		bne	.L744
 9528              	.L737:
5097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9529              		.loc 1 5097 0 is_stmt 1
ARM GAS  /tmp/ccQWt8b0.s 			page 310


 9530 00c4 11F0200F 		tst	r1, #32
 9531 00c8 02D0     		beq	.L734
5097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9532              		.loc 1 5097 0 is_stmt 0 discriminator 1
 9533 00ca 12F0200F 		tst	r2, #32
 9534 00ce 07D1     		bne	.L745
 9535              	.LVL828:
 9536              	.L734:
5108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9537              		.loc 1 5108 0 is_stmt 1
 9538 00d0 0020     		movs	r0, #0
 9539 00d2 84F84000 		strb	r0, [r4, #64]
 9540              	.LVL829:
 9541              	.L725:
5111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9542              		.loc 1 5111 0
 9543 00d6 38BD     		pop	{r3, r4, r5, pc}
 9544              	.LVL830:
 9545              	.L744:
5095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9546              		.loc 1 5095 0
 9547 00d8 2046     		mov	r0, r4
 9548              	.LVL831:
 9549 00da FFF7FEFF 		bl	I2C_ITAddrCplt
 9550              	.LVL832:
 9551 00de F7E7     		b	.L734
 9552              	.LVL833:
 9553              	.L745:
5100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9554              		.loc 1 5100 0
 9555 00e0 2046     		mov	r0, r4
 9556              	.LVL834:
 9557 00e2 FFF7FEFF 		bl	I2C_ITSlaveCplt
 9558              	.LVL835:
 9559 00e6 F3E7     		b	.L734
 9560              	.LVL836:
 9561              	.L738:
5017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9562              		.loc 1 5017 0
 9563 00e8 0220     		movs	r0, #2
 9564              	.LVL837:
 9565 00ea F4E7     		b	.L725
 9566              		.cfi_endproc
 9567              	.LFE175:
 9569              		.section	.text.I2C_Master_ISR_DMA,"ax",%progbits
 9570              		.align	1
 9571              		.syntax unified
 9572              		.thumb
 9573              		.thumb_func
 9574              		.fpu fpv4-sp-d16
 9576              	I2C_Master_ISR_DMA:
 9577              	.LFB174:
4877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t devaddress;
 9578              		.loc 1 4877 0
 9579              		.cfi_startproc
 9580              		@ args = 0, pretend = 0, frame = 0
 9581              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccQWt8b0.s 			page 311


 9582              	.LVL838:
4882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9583              		.loc 1 4882 0
 9584 0000 90F84030 		ldrb	r3, [r0, #64]	@ zero_extendqisi2
 9585 0004 012B     		cmp	r3, #1
 9586 0006 00F09980 		beq	.L759
4877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint16_t devaddress;
 9587              		.loc 1 4877 0 discriminator 2
 9588 000a 10B5     		push	{r4, lr}
 9589              	.LCFI130:
 9590              		.cfi_def_cfa_offset 8
 9591              		.cfi_offset 4, -8
 9592              		.cfi_offset 14, -4
 9593 000c 82B0     		sub	sp, sp, #8
 9594              	.LCFI131:
 9595              		.cfi_def_cfa_offset 16
 9596 000e 0446     		mov	r4, r0
4882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9597              		.loc 1 4882 0 discriminator 2
 9598 0010 0123     		movs	r3, #1
 9599 0012 80F84030 		strb	r3, [r0, #64]
4884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9600              		.loc 1 4884 0 discriminator 2
 9601 0016 11F0100F 		tst	r1, #16
 9602 001a 02D0     		beq	.L748
4884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9603              		.loc 1 4884 0 is_stmt 0 discriminator 1
 9604 001c 12F0100F 		tst	r2, #16
 9605 0020 31D1     		bne	.L765
 9606              	.L748:
4900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9607              		.loc 1 4900 0 is_stmt 1
 9608 0022 11F0800F 		tst	r1, #128
 9609 0026 5FD0     		beq	.L750
4900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9610              		.loc 1 4900 0 is_stmt 0 discriminator 1
 9611 0028 12F0400F 		tst	r2, #64
 9612 002c 5CD0     		beq	.L750
4903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9613              		.loc 1 4903 0 is_stmt 1
 9614 002e 2268     		ldr	r2, [r4]
 9615              	.LVL839:
 9616 0030 1368     		ldr	r3, [r2]
 9617 0032 23F04003 		bic	r3, r3, #64
 9618 0036 1360     		str	r3, [r2]
4905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9619              		.loc 1 4905 0
 9620 0038 638D     		ldrh	r3, [r4, #42]
 9621 003a 9BB2     		uxth	r3, r3
 9622 003c 002B     		cmp	r3, #0
 9623 003e 45D0     		beq	.L751
4908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9624              		.loc 1 4908 0
 9625 0040 2368     		ldr	r3, [r4]
 9626 0042 5968     		ldr	r1, [r3, #4]
 9627              	.LVL840:
 9628 0044 C1F30901 		ubfx	r1, r1, #0, #10
ARM GAS  /tmp/ccQWt8b0.s 			page 312


 9629              	.LVL841:
4911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9630              		.loc 1 4911 0
 9631 0048 638D     		ldrh	r3, [r4, #42]
 9632 004a 9BB2     		uxth	r3, r3
 9633 004c FF2B     		cmp	r3, #255
 9634 004e 2CD9     		bls	.L752
4913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         xfermode = I2C_RELOAD_MODE;
 9635              		.loc 1 4913 0
 9636 0050 FF23     		movs	r3, #255
 9637 0052 2385     		strh	r3, [r4, #40]	@ movhi
 9638              	.LVL842:
4914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9639              		.loc 1 4914 0
 9640 0054 4FF08073 		mov	r3, #16777216
 9641              	.LVL843:
 9642              	.L753:
4930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9643              		.loc 1 4930 0
 9644 0058 94F82820 		ldrb	r2, [r4, #40]	@ zero_extendqisi2
 9645 005c 0020     		movs	r0, #0
 9646              	.LVL844:
 9647 005e 0090     		str	r0, [sp]
 9648 0060 2046     		mov	r0, r4
 9649 0062 FFF7FEFF 		bl	I2C_TransferConfig
 9650              	.LVL845:
4933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9651              		.loc 1 4933 0
 9652 0066 638D     		ldrh	r3, [r4, #42]
 9653 0068 228D     		ldrh	r2, [r4, #40]
 9654 006a 9B1A     		subs	r3, r3, r2
 9655 006c 9BB2     		uxth	r3, r3
 9656 006e 6385     		strh	r3, [r4, #42]	@ movhi
4936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9657              		.loc 1 4936 0
 9658 0070 94F84130 		ldrb	r3, [r4, #65]	@ zero_extendqisi2
 9659 0074 DBB2     		uxtb	r3, r3
 9660 0076 222B     		cmp	r3, #34
 9661 0078 22D0     		beq	.L766
4942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9662              		.loc 1 4942 0
 9663 007a 2268     		ldr	r2, [r4]
 9664 007c 1368     		ldr	r3, [r2]
 9665 007e 43F48043 		orr	r3, r3, #16384
 9666 0082 1360     		str	r3, [r2]
 9667 0084 0CE0     		b	.L749
 9668              	.LVL846:
 9669              	.L765:
4887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9670              		.loc 1 4887 0
 9671 0086 0368     		ldr	r3, [r0]
 9672 0088 1022     		movs	r2, #16
 9673              	.LVL847:
 9674 008a DA61     		str	r2, [r3, #28]
4890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9675              		.loc 1 4890 0
 9676 008c 436C     		ldr	r3, [r0, #68]
ARM GAS  /tmp/ccQWt8b0.s 			page 313


 9677 008e 43F00403 		orr	r3, r3, #4
 9678 0092 4364     		str	r3, [r0, #68]
4895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9679              		.loc 1 4895 0
 9680 0094 1221     		movs	r1, #18
 9681              	.LVL848:
 9682 0096 FFF7FEFF 		bl	I2C_Enable_IRQ
 9683              	.LVL849:
4898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9684              		.loc 1 4898 0
 9685 009a 2046     		mov	r0, r4
 9686 009c FFF7FEFF 		bl	I2C_Flush_TXDR
 9687              	.LVL850:
 9688              	.L749:
4998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9689              		.loc 1 4998 0
 9690 00a0 0020     		movs	r0, #0
 9691 00a2 84F84000 		strb	r0, [r4, #64]
5001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9692              		.loc 1 5001 0
 9693 00a6 02B0     		add	sp, sp, #8
 9694              	.LCFI132:
 9695              		.cfi_remember_state
 9696              		.cfi_def_cfa_offset 8
 9697              		@ sp needed
 9698 00a8 10BD     		pop	{r4, pc}
 9699              	.LVL851:
 9700              	.L752:
 9701              	.LCFI133:
 9702              		.cfi_restore_state
4918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 9703              		.loc 1 4918 0
 9704 00aa 638D     		ldrh	r3, [r4, #42]
 9705 00ac 2385     		strh	r3, [r4, #40]	@ movhi
4919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9706              		.loc 1 4919 0
 9707 00ae E36A     		ldr	r3, [r4, #44]
 9708 00b0 13F5803F 		cmn	r3, #65536
 9709 00b4 01D0     		beq	.L760
4921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9710              		.loc 1 4921 0
 9711 00b6 E36A     		ldr	r3, [r4, #44]
 9712              	.LVL852:
 9713 00b8 CEE7     		b	.L753
 9714              	.LVL853:
 9715              	.L760:
4925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9716              		.loc 1 4925 0
 9717 00ba 4FF00073 		mov	r3, #33554432
 9718 00be CBE7     		b	.L753
 9719              	.LVL854:
 9720              	.L766:
4938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9721              		.loc 1 4938 0
 9722 00c0 2268     		ldr	r2, [r4]
 9723 00c2 1368     		ldr	r3, [r2]
 9724 00c4 43F40043 		orr	r3, r3, #32768
ARM GAS  /tmp/ccQWt8b0.s 			page 314


 9725 00c8 1360     		str	r3, [r2]
 9726 00ca E9E7     		b	.L749
 9727              	.LVL855:
 9728              	.L751:
4948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9729              		.loc 1 4948 0
 9730 00cc 2368     		ldr	r3, [r4]
 9731 00ce 5B68     		ldr	r3, [r3, #4]
 9732 00d0 13F0007F 		tst	r3, #33554432
 9733 00d4 03D1     		bne	.L755
4951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9734              		.loc 1 4951 0
 9735 00d6 2046     		mov	r0, r4
 9736              	.LVL856:
 9737 00d8 FFF7FEFF 		bl	I2C_ITMasterSequentialCplt
 9738              	.LVL857:
 9739 00dc E0E7     		b	.L749
 9740              	.LVL858:
 9741              	.L755:
4957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       }
 9742              		.loc 1 4957 0
 9743 00de 4021     		movs	r1, #64
 9744              	.LVL859:
 9745 00e0 2046     		mov	r0, r4
 9746              	.LVL860:
 9747 00e2 FFF7FEFF 		bl	I2C_ITError
 9748              	.LVL861:
 9749 00e6 DBE7     		b	.L749
 9750              	.LVL862:
 9751              	.L750:
4961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9752              		.loc 1 4961 0
 9753 00e8 11F0400F 		tst	r1, #64
 9754 00ec 1CD0     		beq	.L756
4961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9755              		.loc 1 4961 0 is_stmt 0 discriminator 1
 9756 00ee 12F0400F 		tst	r2, #64
 9757 00f2 19D0     		beq	.L756
4963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9758              		.loc 1 4963 0 is_stmt 1
 9759 00f4 638D     		ldrh	r3, [r4, #42]
 9760 00f6 9BB2     		uxth	r3, r3
 9761 00f8 8BB9     		cbnz	r3, .L757
4965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****       {
 9762              		.loc 1 4965 0
 9763 00fa 2368     		ldr	r3, [r4]
 9764 00fc 5A68     		ldr	r2, [r3, #4]
 9765              	.LVL863:
 9766 00fe 12F0007F 		tst	r2, #33554432
 9767 0102 CDD1     		bne	.L749
4968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         {
 9768              		.loc 1 4968 0
 9769 0104 E26A     		ldr	r2, [r4, #44]
 9770 0106 12F5803F 		cmn	r2, #65536
 9771 010a 04D1     		bne	.L758
4971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9772              		.loc 1 4971 0
ARM GAS  /tmp/ccQWt8b0.s 			page 315


 9773 010c 5A68     		ldr	r2, [r3, #4]
 9774 010e 42F48042 		orr	r2, r2, #16384
 9775 0112 5A60     		str	r2, [r3, #4]
 9776 0114 C4E7     		b	.L749
 9777              	.L758:
4976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****         }
 9778              		.loc 1 4976 0
 9779 0116 2046     		mov	r0, r4
 9780              	.LVL864:
 9781 0118 FFF7FEFF 		bl	I2C_ITMasterSequentialCplt
 9782              	.LVL865:
 9783 011c C0E7     		b	.L749
 9784              	.LVL866:
 9785              	.L757:
4984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9786              		.loc 1 4984 0
 9787 011e 4021     		movs	r1, #64
 9788              	.LVL867:
 9789 0120 2046     		mov	r0, r4
 9790              	.LVL868:
 9791 0122 FFF7FEFF 		bl	I2C_ITError
 9792              	.LVL869:
 9793 0126 BBE7     		b	.L749
 9794              	.LVL870:
 9795              	.L756:
4987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9796              		.loc 1 4987 0
 9797 0128 11F0200F 		tst	r1, #32
 9798 012c B8D0     		beq	.L749
4987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9799              		.loc 1 4987 0 is_stmt 0 discriminator 1
 9800 012e 12F0200F 		tst	r2, #32
 9801 0132 B5D0     		beq	.L749
4990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9802              		.loc 1 4990 0 is_stmt 1
 9803 0134 2046     		mov	r0, r4
 9804              	.LVL871:
 9805 0136 FFF7FEFF 		bl	I2C_ITMasterCplt
 9806              	.LVL872:
 9807 013a B1E7     		b	.L749
 9808              	.LVL873:
 9809              	.L759:
 9810              	.LCFI134:
 9811              		.cfi_def_cfa_offset 0
 9812              		.cfi_restore 4
 9813              		.cfi_restore 14
4882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9814              		.loc 1 4882 0
 9815 013c 0220     		movs	r0, #2
 9816              	.LVL874:
5001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9817              		.loc 1 5001 0
 9818 013e 7047     		bx	lr
 9819              		.cfi_endproc
 9820              	.LFE174:
 9822              		.section	.text.I2C_DMAError,"ax",%progbits
 9823              		.align	1
ARM GAS  /tmp/ccQWt8b0.s 			page 316


 9824              		.syntax unified
 9825              		.thumb
 9826              		.thumb_func
 9827              		.fpu fpv4-sp-d16
 9829              	I2C_DMAError:
 9830              	.LFB190:
6022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
 9831              		.loc 1 6022 0
 9832              		.cfi_startproc
 9833              		@ args = 0, pretend = 0, frame = 0
 9834              		@ frame_needed = 0, uses_anonymous_args = 0
 9835              	.LVL875:
 9836 0000 08B5     		push	{r3, lr}
 9837              	.LCFI135:
 9838              		.cfi_def_cfa_offset 8
 9839              		.cfi_offset 3, -8
 9840              		.cfi_offset 14, -4
6023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9841              		.loc 1 6023 0
 9842 0002 806A     		ldr	r0, [r0, #40]
 9843              	.LVL876:
6026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9844              		.loc 1 6026 0
 9845 0004 0268     		ldr	r2, [r0]
 9846 0006 5368     		ldr	r3, [r2, #4]
 9847 0008 43F40043 		orr	r3, r3, #32768
 9848 000c 5360     		str	r3, [r2, #4]
6029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 9849              		.loc 1 6029 0
 9850 000e 1021     		movs	r1, #16
 9851 0010 FFF7FEFF 		bl	I2C_ITError
 9852              	.LVL877:
6030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9853              		.loc 1 6030 0
 9854 0014 08BD     		pop	{r3, pc}
 9855              		.cfi_endproc
 9856              	.LFE190:
 9858              		.section	.text.I2C_DMAMasterTransmitCplt,"ax",%progbits
 9859              		.align	1
 9860              		.syntax unified
 9861              		.thumb
 9862              		.thumb_func
 9863              		.fpu fpv4-sp-d16
 9865              	I2C_DMAMasterTransmitCplt:
 9866              	.LFB186:
5872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
 9867              		.loc 1 5872 0
 9868              		.cfi_startproc
 9869              		@ args = 0, pretend = 0, frame = 0
 9870              		@ frame_needed = 0, uses_anonymous_args = 0
 9871              	.LVL878:
 9872 0000 10B5     		push	{r4, lr}
 9873              	.LCFI136:
 9874              		.cfi_def_cfa_offset 8
 9875              		.cfi_offset 4, -8
 9876              		.cfi_offset 14, -4
5873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 317


 9877              		.loc 1 5873 0
 9878 0002 846A     		ldr	r4, [r0, #40]
 9879              	.LVL879:
5876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9880              		.loc 1 5876 0
 9881 0004 2268     		ldr	r2, [r4]
 9882 0006 1368     		ldr	r3, [r2]
 9883 0008 23F48043 		bic	r3, r3, #16384
 9884 000c 1360     		str	r3, [r2]
5879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9885              		.loc 1 5879 0
 9886 000e 638D     		ldrh	r3, [r4, #42]
 9887 0010 9BB2     		uxth	r3, r3
 9888 0012 ABB1     		cbz	r3, .L776
5888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9889              		.loc 1 5888 0
 9890 0014 238D     		ldrh	r3, [r4, #40]
 9891 0016 616A     		ldr	r1, [r4, #36]
 9892 0018 1944     		add	r1, r1, r3
 9893 001a 6162     		str	r1, [r4, #36]
5891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9894              		.loc 1 5891 0
 9895 001c 638D     		ldrh	r3, [r4, #42]
 9896 001e 9BB2     		uxth	r3, r3
 9897 0020 FF2B     		cmp	r3, #255
 9898 0022 12D9     		bls	.L772
5893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9899              		.loc 1 5893 0
 9900 0024 FF23     		movs	r3, #255
 9901 0026 2385     		strh	r3, [r4, #40]	@ movhi
 9902              	.L773:
5901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9903              		.loc 1 5901 0
 9904 0028 2268     		ldr	r2, [r4]
 9905 002a 238D     		ldrh	r3, [r4, #40]
 9906 002c 2832     		adds	r2, r2, #40
 9907 002e A06B     		ldr	r0, [r4, #56]
 9908              	.LVL880:
 9909 0030 FFF7FEFF 		bl	HAL_DMA_Start_IT
 9910              	.LVL881:
 9911 0034 60B9     		cbnz	r0, .L777
5909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9912              		.loc 1 5909 0
 9913 0036 1221     		movs	r1, #18
 9914 0038 2046     		mov	r0, r4
 9915 003a FFF7FEFF 		bl	I2C_Enable_IRQ
 9916              	.LVL882:
 9917              	.L769:
5912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9918              		.loc 1 5912 0
 9919 003e 10BD     		pop	{r4, pc}
 9920              	.LVL883:
 9921              	.L776:
5882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 9922              		.loc 1 5882 0
 9923 0040 1221     		movs	r1, #18
 9924 0042 2046     		mov	r0, r4
ARM GAS  /tmp/ccQWt8b0.s 			page 318


 9925              	.LVL884:
 9926 0044 FFF7FEFF 		bl	I2C_Enable_IRQ
 9927              	.LVL885:
 9928 0048 F9E7     		b	.L769
 9929              	.LVL886:
 9930              	.L772:
5897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9931              		.loc 1 5897 0
 9932 004a 638D     		ldrh	r3, [r4, #42]
 9933 004c 2385     		strh	r3, [r4, #40]	@ movhi
 9934 004e EBE7     		b	.L773
 9935              	.LVL887:
 9936              	.L777:
5904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9937              		.loc 1 5904 0
 9938 0050 1021     		movs	r1, #16
 9939 0052 2046     		mov	r0, r4
 9940 0054 FFF7FEFF 		bl	I2C_ITError
 9941              	.LVL888:
 9942 0058 F1E7     		b	.L769
 9943              		.cfi_endproc
 9944              	.LFE186:
 9946              		.section	.text.I2C_DMAMasterReceiveCplt,"ax",%progbits
 9947              		.align	1
 9948              		.syntax unified
 9949              		.thumb
 9950              		.thumb_func
 9951              		.fpu fpv4-sp-d16
 9953              	I2C_DMAMasterReceiveCplt:
 9954              	.LFB188:
5947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
 9955              		.loc 1 5947 0
 9956              		.cfi_startproc
 9957              		@ args = 0, pretend = 0, frame = 0
 9958              		@ frame_needed = 0, uses_anonymous_args = 0
 9959              	.LVL889:
 9960 0000 10B5     		push	{r4, lr}
 9961              	.LCFI137:
 9962              		.cfi_def_cfa_offset 8
 9963              		.cfi_offset 4, -8
 9964              		.cfi_offset 14, -4
5948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9965              		.loc 1 5948 0
 9966 0002 846A     		ldr	r4, [r0, #40]
 9967              	.LVL890:
5951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 9968              		.loc 1 5951 0
 9969 0004 2268     		ldr	r2, [r4]
 9970 0006 1368     		ldr	r3, [r2]
 9971 0008 23F40043 		bic	r3, r3, #32768
 9972 000c 1360     		str	r3, [r2]
5954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 9973              		.loc 1 5954 0
 9974 000e 638D     		ldrh	r3, [r4, #42]
 9975 0010 9BB2     		uxth	r3, r3
 9976 0012 ABB1     		cbz	r3, .L785
5963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
ARM GAS  /tmp/ccQWt8b0.s 			page 319


 9977              		.loc 1 5963 0
 9978 0014 238D     		ldrh	r3, [r4, #40]
 9979 0016 626A     		ldr	r2, [r4, #36]
 9980 0018 1A44     		add	r2, r2, r3
 9981 001a 6262     		str	r2, [r4, #36]
5966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9982              		.loc 1 5966 0
 9983 001c 638D     		ldrh	r3, [r4, #42]
 9984 001e 9BB2     		uxth	r3, r3
 9985 0020 FF2B     		cmp	r3, #255
 9986 0022 12D9     		bls	.L781
5968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 9987              		.loc 1 5968 0
 9988 0024 FF23     		movs	r3, #255
 9989 0026 2385     		strh	r3, [r4, #40]	@ movhi
 9990              	.L782:
5976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     {
 9991              		.loc 1 5976 0
 9992 0028 2168     		ldr	r1, [r4]
 9993 002a 238D     		ldrh	r3, [r4, #40]
 9994 002c 2431     		adds	r1, r1, #36
 9995 002e E06B     		ldr	r0, [r4, #60]
 9996              	.LVL891:
 9997 0030 FFF7FEFF 		bl	HAL_DMA_Start_IT
 9998              	.LVL892:
 9999 0034 60B9     		cbnz	r0, .L786
5984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 10000              		.loc 1 5984 0
 10001 0036 1221     		movs	r1, #18
 10002 0038 2046     		mov	r0, r4
 10003 003a FFF7FEFF 		bl	I2C_Enable_IRQ
 10004              	.LVL893:
 10005              	.L778:
5987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10006              		.loc 1 5987 0
 10007 003e 10BD     		pop	{r4, pc}
 10008              	.LVL894:
 10009              	.L785:
5957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 10010              		.loc 1 5957 0
 10011 0040 1221     		movs	r1, #18
 10012 0042 2046     		mov	r0, r4
 10013              	.LVL895:
 10014 0044 FFF7FEFF 		bl	I2C_Enable_IRQ
 10015              	.LVL896:
 10016 0048 F9E7     		b	.L778
 10017              	.LVL897:
 10018              	.L781:
5972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 10019              		.loc 1 5972 0
 10020 004a 638D     		ldrh	r3, [r4, #42]
 10021 004c 2385     		strh	r3, [r4, #40]	@ movhi
 10022 004e EBE7     		b	.L782
 10023              	.LVL898:
 10024              	.L786:
5979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****     }
 10025              		.loc 1 5979 0
ARM GAS  /tmp/ccQWt8b0.s 			page 320


 10026 0050 1021     		movs	r1, #16
 10027 0052 2046     		mov	r0, r4
 10028 0054 FFF7FEFF 		bl	I2C_ITError
 10029              	.LVL899:
 10030 0058 F1E7     		b	.L778
 10031              		.cfi_endproc
 10032              	.LFE188:
 10034              		.section	.text.HAL_I2C_ER_IRQHandler,"ax",%progbits
 10035              		.align	1
 10036              		.global	HAL_I2C_ER_IRQHandler
 10037              		.syntax unified
 10038              		.thumb
 10039              		.thumb_func
 10040              		.fpu fpv4-sp-d16
 10042              	HAL_I2C_ER_IRQHandler:
 10043              	.LFB158:
4333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 10044              		.loc 1 4333 0
 10045              		.cfi_startproc
 10046              		@ args = 0, pretend = 0, frame = 0
 10047              		@ frame_needed = 0, uses_anonymous_args = 0
 10048              	.LVL900:
 10049 0000 10B5     		push	{r4, lr}
 10050              	.LCFI138:
 10051              		.cfi_def_cfa_offset 8
 10052              		.cfi_offset 4, -8
 10053              		.cfi_offset 14, -4
4334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 10054              		.loc 1 4334 0
 10055 0002 0268     		ldr	r2, [r0]
 10056 0004 9369     		ldr	r3, [r2, #24]
 10057              	.LVL901:
4335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   uint32_t tmperror;
 10058              		.loc 1 4335 0
 10059 0006 1168     		ldr	r1, [r2]
 10060              	.LVL902:
4339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10061              		.loc 1 4339 0
 10062 0008 13F4807F 		tst	r3, #256
 10063 000c 09D0     		beq	.L788
4339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10064              		.loc 1 4339 0 is_stmt 0 discriminator 1
 10065 000e 11F0800F 		tst	r1, #128
 10066 0012 06D0     		beq	.L788
4341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10067              		.loc 1 4341 0 is_stmt 1
 10068 0014 446C     		ldr	r4, [r0, #68]
 10069 0016 44F00104 		orr	r4, r4, #1
 10070 001a 4464     		str	r4, [r0, #68]
4344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 10071              		.loc 1 4344 0
 10072 001c 4FF48074 		mov	r4, #256
 10073 0020 D461     		str	r4, [r2, #28]
 10074              	.L788:
4348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10075              		.loc 1 4348 0
 10076 0022 13F4806F 		tst	r3, #1024
ARM GAS  /tmp/ccQWt8b0.s 			page 321


 10077 0026 0AD0     		beq	.L789
4348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10078              		.loc 1 4348 0 is_stmt 0 discriminator 1
 10079 0028 11F0800F 		tst	r1, #128
 10080 002c 07D0     		beq	.L789
4350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10081              		.loc 1 4350 0 is_stmt 1
 10082 002e 426C     		ldr	r2, [r0, #68]
 10083 0030 42F00802 		orr	r2, r2, #8
 10084 0034 4264     		str	r2, [r0, #68]
4353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 10085              		.loc 1 4353 0
 10086 0036 0268     		ldr	r2, [r0]
 10087 0038 4FF48064 		mov	r4, #1024
 10088 003c D461     		str	r4, [r2, #28]
 10089              	.L789:
4357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10090              		.loc 1 4357 0
 10091 003e 13F4007F 		tst	r3, #512
 10092 0042 0AD0     		beq	.L790
4357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10093              		.loc 1 4357 0 is_stmt 0 discriminator 1
 10094 0044 11F0800F 		tst	r1, #128
 10095 0048 07D0     		beq	.L790
4359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10096              		.loc 1 4359 0 is_stmt 1
 10097 004a 436C     		ldr	r3, [r0, #68]
 10098              	.LVL903:
 10099 004c 43F00203 		orr	r3, r3, #2
 10100 0050 4364     		str	r3, [r0, #68]
4362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 10101              		.loc 1 4362 0
 10102 0052 0368     		ldr	r3, [r0]
 10103 0054 4FF40072 		mov	r2, #512
 10104 0058 DA61     		str	r2, [r3, #28]
 10105              	.L790:
4366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10106              		.loc 1 4366 0
 10107 005a 416C     		ldr	r1, [r0, #68]
 10108              	.LVL904:
4369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10109              		.loc 1 4369 0
 10110 005c 11F00B0F 		tst	r1, #11
 10111 0060 00D1     		bne	.L793
 10112              	.LVL905:
 10113              	.L787:
4373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10114              		.loc 1 4373 0
 10115 0062 10BD     		pop	{r4, pc}
 10116              	.LVL906:
 10117              	.L793:
4371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   }
 10118              		.loc 1 4371 0
 10119 0064 FFF7FEFF 		bl	I2C_ITError
 10120              	.LVL907:
4373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10121              		.loc 1 4373 0
ARM GAS  /tmp/ccQWt8b0.s 			page 322


 10122 0068 FBE7     		b	.L787
 10123              		.cfi_endproc
 10124              	.LFE158:
 10126              		.section	.text.I2C_DMAAbort,"ax",%progbits
 10127              		.align	1
 10128              		.syntax unified
 10129              		.thumb
 10130              		.thumb_func
 10131              		.fpu fpv4-sp-d16
 10133              	I2C_DMAAbort:
 10134              	.LFB191:
6039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogati
 10135              		.loc 1 6039 0
 10136              		.cfi_startproc
 10137              		@ args = 0, pretend = 0, frame = 0
 10138              		@ frame_needed = 0, uses_anonymous_args = 0
 10139              	.LVL908:
 10140 0000 08B5     		push	{r3, lr}
 10141              	.LCFI139:
 10142              		.cfi_def_cfa_offset 8
 10143              		.cfi_offset 3, -8
 10144              		.cfi_offset 14, -4
6040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10145              		.loc 1 6040 0
 10146 0002 806A     		ldr	r0, [r0, #40]
 10147              	.LVL909:
6043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   hi2c->hdmarx->XferAbortCallback = NULL;
 10148              		.loc 1 6043 0
 10149 0004 826B     		ldr	r2, [r0, #56]
 10150 0006 0023     		movs	r3, #0
 10151 0008 9363     		str	r3, [r2, #56]
6044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10152              		.loc 1 6044 0
 10153 000a C26B     		ldr	r2, [r0, #60]
 10154 000c 9363     		str	r3, [r2, #56]
6047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   {
 10155              		.loc 1 6047 0
 10156 000e 90F84130 		ldrb	r3, [r0, #65]	@ zero_extendqisi2
 10157 0012 DBB2     		uxtb	r3, r3
 10158 0014 602B     		cmp	r3, #96
 10159 0016 02D0     		beq	.L798
6064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 10160              		.loc 1 6064 0
 10161 0018 FFF7FEFF 		bl	HAL_I2C_ErrorCallback
 10162              	.LVL910:
 10163              	.L794:
6067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10164              		.loc 1 6067 0
 10165 001c 08BD     		pop	{r3, pc}
 10166              	.LVL911:
 10167              	.L798:
6049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10168              		.loc 1 6049 0
 10169 001e 2023     		movs	r3, #32
 10170 0020 80F84130 		strb	r3, [r0, #65]
6055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 10171              		.loc 1 6055 0
ARM GAS  /tmp/ccQWt8b0.s 			page 323


 10172 0024 FFF7FEFF 		bl	HAL_I2C_AbortCpltCallback
 10173              	.LVL912:
 10174 0028 F8E7     		b	.L794
 10175              		.cfi_endproc
 10176              	.LFE191:
 10178              		.section	.text.HAL_I2C_GetState,"ax",%progbits
 10179              		.align	1
 10180              		.global	HAL_I2C_GetState
 10181              		.syntax unified
 10182              		.thumb
 10183              		.thumb_func
 10184              		.fpu fpv4-sp-d16
 10186              	HAL_I2C_GetState:
 10187              	.LFB169:
4564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   /* Return I2C handle state */
 10188              		.loc 1 4564 0
 10189              		.cfi_startproc
 10190              		@ args = 0, pretend = 0, frame = 0
 10191              		@ frame_needed = 0, uses_anonymous_args = 0
 10192              		@ link register save eliminated.
 10193              	.LVL913:
4566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 10194              		.loc 1 4566 0
 10195 0000 90F84100 		ldrb	r0, [r0, #65]	@ zero_extendqisi2
 10196              	.LVL914:
4567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10197              		.loc 1 4567 0
 10198 0004 7047     		bx	lr
 10199              		.cfi_endproc
 10200              	.LFE169:
 10202              		.section	.text.HAL_I2C_GetMode,"ax",%progbits
 10203              		.align	1
 10204              		.global	HAL_I2C_GetMode
 10205              		.syntax unified
 10206              		.thumb
 10207              		.thumb_func
 10208              		.fpu fpv4-sp-d16
 10210              	HAL_I2C_GetMode:
 10211              	.LFB170:
4576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return hi2c->Mode;
 10212              		.loc 1 4576 0
 10213              		.cfi_startproc
 10214              		@ args = 0, pretend = 0, frame = 0
 10215              		@ frame_needed = 0, uses_anonymous_args = 0
 10216              		@ link register save eliminated.
 10217              	.LVL915:
4577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 10218              		.loc 1 4577 0
 10219 0000 90F84200 		ldrb	r0, [r0, #66]	@ zero_extendqisi2
 10220              	.LVL916:
4578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10221              		.loc 1 4578 0
 10222 0004 7047     		bx	lr
 10223              		.cfi_endproc
 10224              	.LFE170:
 10226              		.section	.text.HAL_I2C_GetError,"ax",%progbits
 10227              		.align	1
ARM GAS  /tmp/ccQWt8b0.s 			page 324


 10228              		.global	HAL_I2C_GetError
 10229              		.syntax unified
 10230              		.thumb
 10231              		.thumb_func
 10232              		.fpu fpv4-sp-d16
 10234              	HAL_I2C_GetError:
 10235              	.LFB171:
4587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c ****   return hi2c->ErrorCode;
 10236              		.loc 1 4587 0
 10237              		.cfi_startproc
 10238              		@ args = 0, pretend = 0, frame = 0
 10239              		@ frame_needed = 0, uses_anonymous_args = 0
 10240              		@ link register save eliminated.
 10241              	.LVL917:
4588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** }
 10242              		.loc 1 4588 0
 10243 0000 406C     		ldr	r0, [r0, #68]
 10244              	.LVL918:
4589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c **** 
 10245              		.loc 1 4589 0
 10246 0002 7047     		bx	lr
 10247              		.cfi_endproc
 10248              	.LFE171:
 10250              		.text
 10251              	.Letext0:
 10252              		.file 2 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_default_type
 10253              		.file 3 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdint.h"
 10254              		.file 4 "../../core/ST/CMSIS/Include/core_cm4.h"
 10255              		.file 5 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 10256              		.file 6 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 10257              		.file 7 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 10258              		.file 8 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 10259              		.file 9 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 10260              		.file 10 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 10261              		.file 11 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /tmp/ccQWt8b0.s 			page 325


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_i2c.c
     /tmp/ccQWt8b0.s:18     .text.I2C_Flush_TXDR:0000000000000000 $t
     /tmp/ccQWt8b0.s:24     .text.I2C_Flush_TXDR:0000000000000000 I2C_Flush_TXDR
     /tmp/ccQWt8b0.s:58     .text.I2C_TransferConfig:0000000000000000 $t
     /tmp/ccQWt8b0.s:64     .text.I2C_TransferConfig:0000000000000000 I2C_TransferConfig
     /tmp/ccQWt8b0.s:110    .text.I2C_Enable_IRQ:0000000000000000 $t
     /tmp/ccQWt8b0.s:116    .text.I2C_Enable_IRQ:0000000000000000 I2C_Enable_IRQ
     /tmp/ccQWt8b0.s:225    .text.I2C_Enable_IRQ:0000000000000078 $d
     /tmp/ccQWt8b0.s:9576   .text.I2C_Master_ISR_DMA:0000000000000000 I2C_Master_ISR_DMA
     /tmp/ccQWt8b0.s:9367   .text.I2C_Slave_ISR_DMA:0000000000000000 I2C_Slave_ISR_DMA
     /tmp/ccQWt8b0.s:231    .text.I2C_Disable_IRQ:0000000000000000 $t
     /tmp/ccQWt8b0.s:237    .text.I2C_Disable_IRQ:0000000000000000 I2C_Disable_IRQ
     /tmp/ccQWt8b0.s:401    .text.I2C_ConvertOtherXferOptions:0000000000000000 $t
     /tmp/ccQWt8b0.s:407    .text.I2C_ConvertOtherXferOptions:0000000000000000 I2C_ConvertOtherXferOptions
     /tmp/ccQWt8b0.s:441    .text.I2C_IsAcknowledgeFailed:0000000000000000 $t
     /tmp/ccQWt8b0.s:447    .text.I2C_IsAcknowledgeFailed:0000000000000000 I2C_IsAcknowledgeFailed
     /tmp/ccQWt8b0.s:552    .text.I2C_WaitOnTXISFlagUntilTimeout:0000000000000000 $t
     /tmp/ccQWt8b0.s:558    .text.I2C_WaitOnTXISFlagUntilTimeout:0000000000000000 I2C_WaitOnTXISFlagUntilTimeout
     /tmp/ccQWt8b0.s:632    .text.I2C_WaitOnFlagUntilTimeout:0000000000000000 $t
     /tmp/ccQWt8b0.s:638    .text.I2C_WaitOnFlagUntilTimeout:0000000000000000 I2C_WaitOnFlagUntilTimeout
     /tmp/ccQWt8b0.s:708    .text.I2C_RequestMemoryWrite:0000000000000000 $t
     /tmp/ccQWt8b0.s:714    .text.I2C_RequestMemoryWrite:0000000000000000 I2C_RequestMemoryWrite
     /tmp/ccQWt8b0.s:811    .text.I2C_RequestMemoryWrite:000000000000006c $d
     /tmp/ccQWt8b0.s:816    .text.I2C_RequestMemoryRead:0000000000000000 $t
     /tmp/ccQWt8b0.s:822    .text.I2C_RequestMemoryRead:0000000000000000 I2C_RequestMemoryRead
     /tmp/ccQWt8b0.s:919    .text.I2C_RequestMemoryRead:000000000000006c $d
     /tmp/ccQWt8b0.s:924    .text.I2C_WaitOnSTOPFlagUntilTimeout:0000000000000000 $t
     /tmp/ccQWt8b0.s:930    .text.I2C_WaitOnSTOPFlagUntilTimeout:0000000000000000 I2C_WaitOnSTOPFlagUntilTimeout
     /tmp/ccQWt8b0.s:1001   .text.I2C_WaitOnRXNEFlagUntilTimeout:0000000000000000 $t
     /tmp/ccQWt8b0.s:1007   .text.I2C_WaitOnRXNEFlagUntilTimeout:0000000000000000 I2C_WaitOnRXNEFlagUntilTimeout
     /tmp/ccQWt8b0.s:1117   .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccQWt8b0.s:1124   .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccQWt8b0.s:1138   .text.HAL_I2C_Init:0000000000000000 $t
     /tmp/ccQWt8b0.s:1145   .text.HAL_I2C_Init:0000000000000000 HAL_I2C_Init
     /tmp/ccQWt8b0.s:1279   .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccQWt8b0.s:1286   .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccQWt8b0.s:1300   .text.HAL_I2C_DeInit:0000000000000000 $t
     /tmp/ccQWt8b0.s:1307   .text.HAL_I2C_DeInit:0000000000000000 HAL_I2C_DeInit
     /tmp/ccQWt8b0.s:1362   .text.HAL_I2C_Master_Transmit:0000000000000000 $t
     /tmp/ccQWt8b0.s:1369   .text.HAL_I2C_Master_Transmit:0000000000000000 HAL_I2C_Master_Transmit
     /tmp/ccQWt8b0.s:1622   .text.HAL_I2C_Master_Transmit:0000000000000178 $d
     /tmp/ccQWt8b0.s:1627   .text.HAL_I2C_Master_Receive:0000000000000000 $t
     /tmp/ccQWt8b0.s:1634   .text.HAL_I2C_Master_Receive:0000000000000000 HAL_I2C_Master_Receive
     /tmp/ccQWt8b0.s:1887   .text.HAL_I2C_Master_Receive:0000000000000178 $d
     /tmp/ccQWt8b0.s:1892   .text.HAL_I2C_Slave_Transmit:0000000000000000 $t
     /tmp/ccQWt8b0.s:1899   .text.HAL_I2C_Slave_Transmit:0000000000000000 HAL_I2C_Slave_Transmit
     /tmp/ccQWt8b0.s:2174   .text.HAL_I2C_Slave_Receive:0000000000000000 $t
     /tmp/ccQWt8b0.s:2181   .text.HAL_I2C_Slave_Receive:0000000000000000 HAL_I2C_Slave_Receive
     /tmp/ccQWt8b0.s:2435   .text.HAL_I2C_Master_Transmit_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:2442   .text.HAL_I2C_Master_Transmit_IT:0000000000000000 HAL_I2C_Master_Transmit_IT
     /tmp/ccQWt8b0.s:2571   .text.HAL_I2C_Master_Transmit_IT:000000000000008c $d
     /tmp/ccQWt8b0.s:9074   .text.I2C_Master_ISR_IT:0000000000000000 I2C_Master_ISR_IT
     /tmp/ccQWt8b0.s:2578   .text.HAL_I2C_Master_Receive_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:2585   .text.HAL_I2C_Master_Receive_IT:0000000000000000 HAL_I2C_Master_Receive_IT
     /tmp/ccQWt8b0.s:2714   .text.HAL_I2C_Master_Receive_IT:000000000000008c $d
     /tmp/ccQWt8b0.s:2721   .text.HAL_I2C_Slave_Transmit_IT:0000000000000000 $t
ARM GAS  /tmp/ccQWt8b0.s 			page 326


     /tmp/ccQWt8b0.s:2728   .text.HAL_I2C_Slave_Transmit_IT:0000000000000000 HAL_I2C_Slave_Transmit_IT
     /tmp/ccQWt8b0.s:2808   .text.HAL_I2C_Slave_Transmit_IT:000000000000005c $d
     /tmp/ccQWt8b0.s:8657   .text.I2C_Slave_ISR_IT:0000000000000000 I2C_Slave_ISR_IT
     /tmp/ccQWt8b0.s:2814   .text.HAL_I2C_Slave_Receive_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:2821   .text.HAL_I2C_Slave_Receive_IT:0000000000000000 HAL_I2C_Slave_Receive_IT
     /tmp/ccQWt8b0.s:2901   .text.HAL_I2C_Slave_Receive_IT:000000000000005c $d
     /tmp/ccQWt8b0.s:2907   .text.HAL_I2C_Master_Transmit_DMA:0000000000000000 $t
     /tmp/ccQWt8b0.s:2914   .text.HAL_I2C_Master_Transmit_DMA:0000000000000000 HAL_I2C_Master_Transmit_DMA
     /tmp/ccQWt8b0.s:3148   .text.HAL_I2C_Master_Transmit_DMA:0000000000000138 $d
     /tmp/ccQWt8b0.s:9865   .text.I2C_DMAMasterTransmitCplt:0000000000000000 I2C_DMAMasterTransmitCplt
     /tmp/ccQWt8b0.s:9829   .text.I2C_DMAError:0000000000000000 I2C_DMAError
     /tmp/ccQWt8b0.s:3158   .text.HAL_I2C_Master_Receive_DMA:0000000000000000 $t
     /tmp/ccQWt8b0.s:3165   .text.HAL_I2C_Master_Receive_DMA:0000000000000000 HAL_I2C_Master_Receive_DMA
     /tmp/ccQWt8b0.s:3395   .text.HAL_I2C_Master_Receive_DMA:0000000000000138 $d
     /tmp/ccQWt8b0.s:9953   .text.I2C_DMAMasterReceiveCplt:0000000000000000 I2C_DMAMasterReceiveCplt
     /tmp/ccQWt8b0.s:3405   .text.HAL_I2C_Slave_Transmit_DMA:0000000000000000 $t
     /tmp/ccQWt8b0.s:3412   .text.HAL_I2C_Slave_Transmit_DMA:0000000000000000 HAL_I2C_Slave_Transmit_DMA
     /tmp/ccQWt8b0.s:3576   .text.HAL_I2C_Slave_Transmit_DMA:00000000000000dc $d
     /tmp/ccQWt8b0.s:7840   .text.I2C_DMASlaveTransmitCplt:0000000000000000 I2C_DMASlaveTransmitCplt
     /tmp/ccQWt8b0.s:3584   .text.HAL_I2C_Slave_Receive_DMA:0000000000000000 $t
     /tmp/ccQWt8b0.s:3591   .text.HAL_I2C_Slave_Receive_DMA:0000000000000000 HAL_I2C_Slave_Receive_DMA
     /tmp/ccQWt8b0.s:3757   .text.HAL_I2C_Slave_Receive_DMA:00000000000000e0 $d
     /tmp/ccQWt8b0.s:7886   .text.I2C_DMASlaveReceiveCplt:0000000000000000 I2C_DMASlaveReceiveCplt
     /tmp/ccQWt8b0.s:3765   .text.HAL_I2C_Mem_Write:0000000000000000 $t
     /tmp/ccQWt8b0.s:3772   .text.HAL_I2C_Mem_Write:0000000000000000 HAL_I2C_Mem_Write
     /tmp/ccQWt8b0.s:4061   .text.HAL_I2C_Mem_Read:0000000000000000 $t
     /tmp/ccQWt8b0.s:4068   .text.HAL_I2C_Mem_Read:0000000000000000 HAL_I2C_Mem_Read
     /tmp/ccQWt8b0.s:4358   .text.HAL_I2C_Mem_Read:00000000000001a8 $d
     /tmp/ccQWt8b0.s:4363   .text.HAL_I2C_Mem_Write_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:4370   .text.HAL_I2C_Mem_Write_IT:0000000000000000 HAL_I2C_Mem_Write_IT
     /tmp/ccQWt8b0.s:4540   .text.HAL_I2C_Mem_Write_IT:00000000000000dc $d
     /tmp/ccQWt8b0.s:4546   .text.HAL_I2C_Mem_Read_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:4553   .text.HAL_I2C_Mem_Read_IT:0000000000000000 HAL_I2C_Mem_Read_IT
     /tmp/ccQWt8b0.s:4724   .text.HAL_I2C_Mem_Read_IT:00000000000000d8 $d
     /tmp/ccQWt8b0.s:4731   .text.HAL_I2C_Mem_Write_DMA:0000000000000000 $t
     /tmp/ccQWt8b0.s:4738   .text.HAL_I2C_Mem_Write_DMA:0000000000000000 HAL_I2C_Mem_Write_DMA
     /tmp/ccQWt8b0.s:4982   .text.HAL_I2C_Mem_Write_DMA:0000000000000158 $d
     /tmp/ccQWt8b0.s:4990   .text.HAL_I2C_Mem_Read_DMA:0000000000000000 $t
     /tmp/ccQWt8b0.s:4997   .text.HAL_I2C_Mem_Read_DMA:0000000000000000 HAL_I2C_Mem_Read_DMA
     /tmp/ccQWt8b0.s:5242   .text.HAL_I2C_Mem_Read_DMA:0000000000000158 $d
     /tmp/ccQWt8b0.s:5251   .text.HAL_I2C_IsDeviceReady:0000000000000000 $t
     /tmp/ccQWt8b0.s:5258   .text.HAL_I2C_IsDeviceReady:0000000000000000 HAL_I2C_IsDeviceReady
     /tmp/ccQWt8b0.s:5530   .text.HAL_I2C_Master_Sequential_Transmit_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:5537   .text.HAL_I2C_Master_Sequential_Transmit_IT:0000000000000000 HAL_I2C_Master_Sequential_Transmit_IT
     /tmp/ccQWt8b0.s:5694   .text.HAL_I2C_Master_Sequential_Transmit_IT:00000000000000ac $d
     /tmp/ccQWt8b0.s:5700   .text.HAL_I2C_Master_Sequential_Transmit_DMA:0000000000000000 $t
     /tmp/ccQWt8b0.s:5707   .text.HAL_I2C_Master_Sequential_Transmit_DMA:0000000000000000 HAL_I2C_Master_Sequential_Transmit_DMA
     /tmp/ccQWt8b0.s:5968   .text.HAL_I2C_Master_Sequential_Transmit_DMA:0000000000000158 $d
     /tmp/ccQWt8b0.s:5977   .text.HAL_I2C_Master_Sequential_Receive_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:5984   .text.HAL_I2C_Master_Sequential_Receive_IT:0000000000000000 HAL_I2C_Master_Sequential_Receive_IT
     /tmp/ccQWt8b0.s:6141   .text.HAL_I2C_Master_Sequential_Receive_IT:00000000000000ac $d
     /tmp/ccQWt8b0.s:6147   .text.HAL_I2C_Master_Sequential_Receive_DMA:0000000000000000 $t
     /tmp/ccQWt8b0.s:6154   .text.HAL_I2C_Master_Sequential_Receive_DMA:0000000000000000 HAL_I2C_Master_Sequential_Receive_DMA
     /tmp/ccQWt8b0.s:6415   .text.HAL_I2C_Master_Sequential_Receive_DMA:0000000000000158 $d
     /tmp/ccQWt8b0.s:6424   .text.HAL_I2C_Slave_Sequential_Transmit_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:6431   .text.HAL_I2C_Slave_Sequential_Transmit_IT:0000000000000000 HAL_I2C_Slave_Sequential_Transmit_IT
     /tmp/ccQWt8b0.s:6586   .text.HAL_I2C_Slave_Sequential_Transmit_IT:00000000000000c8 $d
ARM GAS  /tmp/ccQWt8b0.s 			page 327


     /tmp/ccQWt8b0.s:10133  .text.I2C_DMAAbort:0000000000000000 I2C_DMAAbort
     /tmp/ccQWt8b0.s:6592   .text.HAL_I2C_Slave_Sequential_Transmit_DMA:0000000000000000 $t
     /tmp/ccQWt8b0.s:6599   .text.HAL_I2C_Slave_Sequential_Transmit_DMA:0000000000000000 HAL_I2C_Slave_Sequential_Transmit_DMA
     /tmp/ccQWt8b0.s:6872   .text.HAL_I2C_Slave_Sequential_Transmit_DMA:0000000000000188 $d
     /tmp/ccQWt8b0.s:6880   .text.HAL_I2C_Slave_Sequential_Receive_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:6887   .text.HAL_I2C_Slave_Sequential_Receive_IT:0000000000000000 HAL_I2C_Slave_Sequential_Receive_IT
     /tmp/ccQWt8b0.s:7042   .text.HAL_I2C_Slave_Sequential_Receive_IT:00000000000000c8 $d
     /tmp/ccQWt8b0.s:7048   .text.HAL_I2C_Slave_Sequential_Receive_DMA:0000000000000000 $t
     /tmp/ccQWt8b0.s:7055   .text.HAL_I2C_Slave_Sequential_Receive_DMA:0000000000000000 HAL_I2C_Slave_Sequential_Receive_DMA
     /tmp/ccQWt8b0.s:7327   .text.HAL_I2C_Slave_Sequential_Receive_DMA:0000000000000184 $d
     /tmp/ccQWt8b0.s:7335   .text.HAL_I2C_EnableListen_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:7342   .text.HAL_I2C_EnableListen_IT:0000000000000000 HAL_I2C_EnableListen_IT
     /tmp/ccQWt8b0.s:7383   .text.HAL_I2C_EnableListen_IT:0000000000000024 $d
     /tmp/ccQWt8b0.s:7388   .text.HAL_I2C_DisableListen_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:7395   .text.HAL_I2C_DisableListen_IT:0000000000000000 HAL_I2C_DisableListen_IT
     /tmp/ccQWt8b0.s:7449   .text.HAL_I2C_Master_Abort_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:7456   .text.HAL_I2C_Master_Abort_IT:0000000000000000 HAL_I2C_Master_Abort_IT
     /tmp/ccQWt8b0.s:7548   .text.HAL_I2C_Master_Abort_IT:0000000000000064 $d
     /tmp/ccQWt8b0.s:7553   .text.HAL_I2C_EV_IRQHandler:0000000000000000 $t
     /tmp/ccQWt8b0.s:7560   .text.HAL_I2C_EV_IRQHandler:0000000000000000 HAL_I2C_EV_IRQHandler
     /tmp/ccQWt8b0.s:7592   .text.HAL_I2C_MasterTxCpltCallback:0000000000000000 $t
     /tmp/ccQWt8b0.s:7599   .text.HAL_I2C_MasterTxCpltCallback:0000000000000000 HAL_I2C_MasterTxCpltCallback
     /tmp/ccQWt8b0.s:7613   .text.HAL_I2C_MasterRxCpltCallback:0000000000000000 $t
     /tmp/ccQWt8b0.s:7620   .text.HAL_I2C_MasterRxCpltCallback:0000000000000000 HAL_I2C_MasterRxCpltCallback
     /tmp/ccQWt8b0.s:7634   .text.I2C_ITMasterSequentialCplt:0000000000000000 $t
     /tmp/ccQWt8b0.s:7640   .text.I2C_ITMasterSequentialCplt:0000000000000000 I2C_ITMasterSequentialCplt
     /tmp/ccQWt8b0.s:7711   .text.HAL_I2C_SlaveTxCpltCallback:0000000000000000 $t
     /tmp/ccQWt8b0.s:7718   .text.HAL_I2C_SlaveTxCpltCallback:0000000000000000 HAL_I2C_SlaveTxCpltCallback
     /tmp/ccQWt8b0.s:7732   .text.HAL_I2C_SlaveRxCpltCallback:0000000000000000 $t
     /tmp/ccQWt8b0.s:7739   .text.HAL_I2C_SlaveRxCpltCallback:0000000000000000 HAL_I2C_SlaveRxCpltCallback
     /tmp/ccQWt8b0.s:7753   .text.I2C_ITSlaveSequentialCplt:0000000000000000 $t
     /tmp/ccQWt8b0.s:7759   .text.I2C_ITSlaveSequentialCplt:0000000000000000 I2C_ITSlaveSequentialCplt
     /tmp/ccQWt8b0.s:7834   .text.I2C_DMASlaveTransmitCplt:0000000000000000 $t
     /tmp/ccQWt8b0.s:7880   .text.I2C_DMASlaveReceiveCplt:0000000000000000 $t
     /tmp/ccQWt8b0.s:7928   .text.HAL_I2C_AddrCallback:0000000000000000 $t
     /tmp/ccQWt8b0.s:7935   .text.HAL_I2C_AddrCallback:0000000000000000 HAL_I2C_AddrCallback
     /tmp/ccQWt8b0.s:7949   .text.I2C_ITAddrCplt:0000000000000000 $t
     /tmp/ccQWt8b0.s:7955   .text.I2C_ITAddrCplt:0000000000000000 I2C_ITAddrCplt
     /tmp/ccQWt8b0.s:8078   .text.HAL_I2C_ListenCpltCallback:0000000000000000 $t
     /tmp/ccQWt8b0.s:8085   .text.HAL_I2C_ListenCpltCallback:0000000000000000 HAL_I2C_ListenCpltCallback
     /tmp/ccQWt8b0.s:8099   .text.I2C_ITListenCplt:0000000000000000 $t
     /tmp/ccQWt8b0.s:8105   .text.I2C_ITListenCplt:0000000000000000 I2C_ITListenCplt
     /tmp/ccQWt8b0.s:8183   .text.I2C_ITListenCplt:0000000000000060 $d
     /tmp/ccQWt8b0.s:8188   .text.HAL_I2C_MemTxCpltCallback:0000000000000000 $t
     /tmp/ccQWt8b0.s:8195   .text.HAL_I2C_MemTxCpltCallback:0000000000000000 HAL_I2C_MemTxCpltCallback
     /tmp/ccQWt8b0.s:8209   .text.HAL_I2C_MemRxCpltCallback:0000000000000000 $t
     /tmp/ccQWt8b0.s:8216   .text.HAL_I2C_MemRxCpltCallback:0000000000000000 HAL_I2C_MemRxCpltCallback
     /tmp/ccQWt8b0.s:8230   .text.HAL_I2C_ErrorCallback:0000000000000000 $t
     /tmp/ccQWt8b0.s:8237   .text.HAL_I2C_ErrorCallback:0000000000000000 HAL_I2C_ErrorCallback
     /tmp/ccQWt8b0.s:8251   .text.HAL_I2C_AbortCpltCallback:0000000000000000 $t
     /tmp/ccQWt8b0.s:8258   .text.HAL_I2C_AbortCpltCallback:0000000000000000 HAL_I2C_AbortCpltCallback
     /tmp/ccQWt8b0.s:8272   .text.I2C_ITError:0000000000000000 $t
     /tmp/ccQWt8b0.s:8278   .text.I2C_ITError:0000000000000000 I2C_ITError
     /tmp/ccQWt8b0.s:8444   .text.I2C_ITError:00000000000000e8 $d
     /tmp/ccQWt8b0.s:8451   .text.I2C_ITSlaveCplt:0000000000000000 $t
     /tmp/ccQWt8b0.s:8457   .text.I2C_ITSlaveCplt:0000000000000000 I2C_ITSlaveCplt
     /tmp/ccQWt8b0.s:8646   .text.I2C_ITSlaveCplt:0000000000000118 $d
ARM GAS  /tmp/ccQWt8b0.s 			page 328


     /tmp/ccQWt8b0.s:8651   .text.I2C_Slave_ISR_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:8910   .text.I2C_ITMasterCplt:0000000000000000 $t
     /tmp/ccQWt8b0.s:8916   .text.I2C_ITMasterCplt:0000000000000000 I2C_ITMasterCplt
     /tmp/ccQWt8b0.s:9068   .text.I2C_Master_ISR_IT:0000000000000000 $t
     /tmp/ccQWt8b0.s:9361   .text.I2C_Slave_ISR_DMA:0000000000000000 $t
     /tmp/ccQWt8b0.s:9570   .text.I2C_Master_ISR_DMA:0000000000000000 $t
     /tmp/ccQWt8b0.s:9823   .text.I2C_DMAError:0000000000000000 $t
     /tmp/ccQWt8b0.s:9859   .text.I2C_DMAMasterTransmitCplt:0000000000000000 $t
     /tmp/ccQWt8b0.s:9947   .text.I2C_DMAMasterReceiveCplt:0000000000000000 $t
     /tmp/ccQWt8b0.s:10035  .text.HAL_I2C_ER_IRQHandler:0000000000000000 $t
     /tmp/ccQWt8b0.s:10042  .text.HAL_I2C_ER_IRQHandler:0000000000000000 HAL_I2C_ER_IRQHandler
     /tmp/ccQWt8b0.s:10127  .text.I2C_DMAAbort:0000000000000000 $t
     /tmp/ccQWt8b0.s:10179  .text.HAL_I2C_GetState:0000000000000000 $t
     /tmp/ccQWt8b0.s:10186  .text.HAL_I2C_GetState:0000000000000000 HAL_I2C_GetState
     /tmp/ccQWt8b0.s:10203  .text.HAL_I2C_GetMode:0000000000000000 $t
     /tmp/ccQWt8b0.s:10210  .text.HAL_I2C_GetMode:0000000000000000 HAL_I2C_GetMode
     /tmp/ccQWt8b0.s:10227  .text.HAL_I2C_GetError:0000000000000000 $t
     /tmp/ccQWt8b0.s:10234  .text.HAL_I2C_GetError:0000000000000000 HAL_I2C_GetError

UNDEFINED SYMBOLS
HAL_GetTick
HAL_DMA_Start_IT
HAL_DMA_Abort_IT
