#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Sep  7 20:42:08 2018
# Process ID: 18872
# Current directory: /BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/scripts_with_post_synth_sim
# Command line: vivado -mode batch -source target_synth.prj -log synth.log
# Log file: /BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/scripts_with_post_synth_sim/synth.log
# Journal file: /BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/scripts_with_post_synth_sim/vivado.jou
#-----------------------------------------------------------
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/BLIND_PATH/.Xilinx/Vivado/2017.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source target_synth.prj
# read_vhdl  ../src/10532314/10532314.vhd
# create_fileset -constrset userConstraints
# add_files -fileset userConstraints constr.xdc
# synth_design -top project_reti_logiche -part xc7a200tfbg484-1 -constrset userConstraints -flatten_hierarchy none
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1 -constrset userConstraints -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-fbg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-fbg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18891 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.273 ; gain = 75.992 ; free physical = 29765 ; free virtual = 77142
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:20]
WARNING: [Synth 8-614] signal 'PS' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'i_data' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'last' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'colonnaPrecedente' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'colonne' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'rigaPrecedente' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'colonnaCorrente' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'rigaCorrente' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'current' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'righe' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'soglia' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'colonnaMinima' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'colonnaMassima' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'rigaMinima' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'rigaMassima' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-614] signal 'area' is read in the process but is not in the sensitivity list [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (1#1) [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1216.773 ; gain = 116.492 ; free physical = 29773 ; free virtual = 77150
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1216.773 ; gain = 116.492 ; free physical = 29774 ; free virtual = 77151
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/scripts_with_post_synth_sim/constr.xdc]
Finished Parsing XDC File [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/scripts_with_post_synth_sim/constr.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.812 ; gain = 0.000 ; free physical = 29422 ; free virtual = 76799
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29579 ; free virtual = 76956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29579 ; free virtual = 76956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29581 ; free virtual = 76958
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:115]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:115]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:115]
WARNING: [Synth 8-327] inferring latch for variable 'o_address_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'o_done_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'o_en_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'o_we_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'o_data_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:155]
WARNING: [Synth 8-327] inferring latch for variable 'NS_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'last_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'current_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:109]
WARNING: [Synth 8-327] inferring latch for variable 'righe_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'colonne_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'area_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:145]
WARNING: [Synth 8-327] inferring latch for variable 'rigaMinima_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'colonnaMassima_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'rigaMassima_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'colonnaMinima_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'rigaCorrente_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'soglia_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'colonnaCorrente_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:92]
WARNING: [Synth 8-327] inferring latch for variable 'rigaPrecedente_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'colonnaPrecedente_reg' [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29573 ; free virtual = 76950
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  13 Input     16 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  13 Input     16 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/src/10532314/10532314.vhd:115]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29554 ; free virtual = 76931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29428 ; free virtual = 76805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29428 ; free virtual = 76805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29424 ; free virtual = 76801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29425 ; free virtual = 76802
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29425 ; free virtual = 76802
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29425 ; free virtual = 76802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    43|
|3     |LUT1   |    33|
|4     |LUT2   |   110|
|5     |LUT3   |    54|
|6     |LUT4   |   104|
|7     |LUT5   |    33|
|8     |LUT6   |   106|
|9     |FDRE   |     4|
|10    |LD     |   167|
|11    |IBUF   |    11|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   694|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29425 ; free virtual = 76802
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1600.812 ; gain = 116.492 ; free physical = 29481 ; free virtual = 76858
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1600.812 ; gain = 500.531 ; free physical = 29481 ; free virtual = 76858
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/scripts_with_post_synth_sim/constr.xdc]
Finished Parsing XDC File [/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/scripts_with_post_synth_sim/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 167 instances were transformed.
  LD => LDCE: 167 instances

16 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.820 ; gain = 526.129 ; free physical = 29447 ; free virtual = 76824
# write_verilog -force ./project_reti_logiche_synth.v -mode funcsim -write_all_overrides
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep  7 20:43:06 2018...
