Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec 19 12:41:11 2021
| Host         : DESKTOP-OELG8MS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xck26
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    69 |
|    Minimum number of control sets                        |    69 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    69 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    30 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             148 |           64 |
| No           | No                    | Yes                    |              47 |           18 |
| No           | Yes                   | No                     |             255 |           62 |
| Yes          | No                    | No                     |             530 |           94 |
| Yes          | No                    | Yes                    |              96 |           20 |
| Yes          | Yes                   | No                     |             195 |           68 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                                      Enable Signal                                                                     |                                                        Set/Reset Signal                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                   |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                              | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/drdy_A_reg_i_1_n_0                                                            | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                       |                2 |              2 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                                   |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                              | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]       |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                 | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                          |                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state[1]_i_1_n_0                                               | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                       |                2 |              2 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                              |                2 |              3 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                               |                2 |              3 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                   |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg_n_0_[1] |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_1  |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/jtaglocked_i                                                                                   | system_i/system_management_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                              |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state[3]_i_1__0_n_0                                         | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0          | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0         | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                            | system_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                       |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                4 |              6 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                     | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                               |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                 |                1 |              7 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                     | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                3 |              8 |         2.67 |
|  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/eos_out |                                                                                                                                                        | system_i/temp2pwm_0/inst/p_1_in                                                                                                |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                   | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]       |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                | system_i/system_management_wiz_0/inst/bus2ip_reset_active_high                                                                 |                3 |              9 |         3.00 |
|  system_i/divider_0/inst/clk_out                                 |                                                                                                                                                        | system_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                             |                3 |              9 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                          | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                       |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out[9]_i_1_n_0                                                    | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                       |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0] |                                                                                                                                |                7 |             11 |         1.57 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                             |                                                                                                                                |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                         |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0] |                                                                                                                                |                6 |             11 |         1.83 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                 |                                                                                                                                |                6 |             11 |         1.83 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                     |                                                                                                                                |                5 |             13 |         2.60 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/system_management_wiz_0/inst/SOFT_RESET_I/SR[0]                                                                       |                5 |             16 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                          | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                       |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_3[0]                                                | system_i/system_management_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                              |                8 |             16 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                       |                                                                                                                                |                3 |             17 |         5.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                        |                                                                                                                                |                6 |             18 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                | system_i/system_management_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                              |               11 |             18 |         1.64 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                               |                                                                                                                                |                6 |             18 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                       | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                6 |             19 |         3.17 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                5 |             19 |         3.80 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/system_management_wiz_0/inst/bus2ip_reset_active_high                                                                 |                3 |             20 |         6.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                       |                7 |             20 |         2.86 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                5 |             20 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]               |                                                                                                                                |                9 |             24 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             |                                                                                                                                |                9 |             24 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                  |                                                                                                                                |                2 |             24 |        12.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                   |                9 |             25 |         2.78 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/dwe_reg_i_1_n_0                                                               | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                       |               11 |             26 |         2.36 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg[7]_i_1_n_0                                                        | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                       |               12 |             26 |         2.17 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                             |               13 |             29 |         2.23 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                              | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                         |               10 |             33 |         3.30 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                          |                                                                                                                                |                5 |             34 |         6.80 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                    |                                                                                                                                |               10 |             35 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                        |                                                                                                                                |               12 |             51 |         4.25 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                               |                                                                                                                                |               15 |             51 |         3.40 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0] |                                                                                                                                |               17 |             63 |         3.71 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                             |                                                                                                                                |               17 |             63 |         3.71 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                             |                                                                                                                                |               19 |             63 |         3.32 |
|  system_i/clk_wiz_0/inst/clk_out1                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                 |                                                                                                                                |               15 |             63 |         4.20 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        | system_i/system_management_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                              |               25 |            129 |         5.16 |
|  system_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                        |                                                                                                                                |               64 |            149 |         2.33 |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


