// Seed: 203916579
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output supply1 id_2
    , id_18,
    input supply0 id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6,
    output supply0 id_7,
    input wire id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri id_12,
    output supply0 id_13,
    input wor id_14,
    output wor id_15,
    input supply1 id_16
);
  parameter id_19 = ~1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd61
) (
    output tri1  id_0,
    output tri1  id_1,
    input  wor   id_2,
    output wor   id_3,
    input  uwire _id_4,
    output tri1  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_5,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_5,
      id_2
  );
  logic [-1 : id_4]
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13 (
          -1,
          1
      ),
      id_14,
      id_15;
endmodule
