<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86InstrInfo.h source code [llvm/llvm/lib/Target/X86/X86InstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::X86::AsmComments,llvm::X86InstrInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86InstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86InstrInfo.h.html'>X86InstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86InstrInfo.h - X86 Instruction Information ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the X86 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_X86INSTRINFO_H">LLVM_LIB_TARGET_X86_X86INSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_X86INSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_X86_X86INSTRINFO_H">LLVM_LIB_TARGET_X86_X86INSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/X86BaseInfo.h.html">"MCTargetDesc/X86BaseInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86InstrFMA3Info.h.html">"X86InstrFMA3Info.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="X86RegisterInfo.h.html">"X86RegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/ISDOpcodes.h.html">"llvm/CodeGen/ISDOpcodes.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include &lt;vector&gt;</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html">"X86GenInstrInfo.inc"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget" id="llvm::X86Subtarget">X86Subtarget</a>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>namespace</b> <span class="namespace">X86</span> {</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>enum</b> <dfn class="type def" id="llvm::X86::AsmComments" title='llvm::X86::AsmComments' data-ref="llvm::X86::AsmComments" data-ref-filename="llvm..X86..AsmComments">AsmComments</dfn> {</td></tr>
<tr><th id="32">32</th><td>  <i>// For instr that was compressed from EVEX to VEX.</i></td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::X86::AC_EVEX_2_VEX" title='llvm::X86::AC_EVEX_2_VEX' data-ref="llvm::X86::AC_EVEX_2_VEX" data-ref-filename="llvm..X86..AC_EVEX_2_VEX">AC_EVEX_2_VEX</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::TAsmComments" title='llvm::MachineInstr::TAsmComments' data-ref="llvm::MachineInstr::TAsmComments" data-ref-filename="llvm..MachineInstr..TAsmComments">TAsmComments</a></td></tr>
<tr><th id="34">34</th><td>};</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i class="doc">/// Return a pair of condition code for the given predicate and whether</i></td></tr>
<tr><th id="37">37</th><td><i class="doc">/// the instruction operands should be swaped to match the condition code.</i></td></tr>
<tr><th id="38">38</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a>, <em>bool</em>&gt; <dfn class="decl fn" id="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE" title='llvm::X86::getX86ConditionCode' data-ref="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE" data-ref-filename="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE">getX86ConditionCode</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col7 decl" id="117Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="117Predicate" data-ref-filename="117Predicate">Predicate</dfn>);</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i class="doc">/// Return a setcc opcode based on whether it has a memory operand.</i></td></tr>
<tr><th id="41">41</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm3X869getSETOpcEb" title='llvm::X86::getSETOpc' data-ref="_ZN4llvm3X869getSETOpcEb" data-ref-filename="_ZN4llvm3X869getSETOpcEb">getSETOpc</dfn>(<em>bool</em> <dfn class="local col8 decl" id="118HasMemoryOperand" title='HasMemoryOperand' data-type='bool' data-ref="118HasMemoryOperand" data-ref-filename="118HasMemoryOperand">HasMemoryOperand</dfn> = <b>false</b>);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i class="doc">/// Return a cmov opcode for the given register size in bytes, and operand type.</i></td></tr>
<tr><th id="44">44</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm3X8613getCMovOpcodeEjb" title='llvm::X86::getCMovOpcode' data-ref="_ZN4llvm3X8613getCMovOpcodeEjb" data-ref-filename="_ZN4llvm3X8613getCMovOpcodeEjb">getCMovOpcode</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="119RegBytes" title='RegBytes' data-type='unsigned int' data-ref="119RegBytes" data-ref-filename="119RegBytes">RegBytes</dfn>, <em>bool</em> <dfn class="local col0 decl" id="120HasMemoryOperand" title='HasMemoryOperand' data-type='bool' data-ref="120HasMemoryOperand" data-ref-filename="120HasMemoryOperand">HasMemoryOperand</dfn> = <b>false</b>);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>// Turn jCC instruction into condition code.</i></td></tr>
<tr><th id="47">47</th><td><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="decl fn" id="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="121MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="121MI" data-ref-filename="121MI">MI</dfn>);</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>// Turn setCC instruction into condition code.</i></td></tr>
<tr><th id="50">50</th><td><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="decl fn" id="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE" title='llvm::X86::getCondFromSETCC' data-ref="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE">getCondFromSETCC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="122MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="122MI" data-ref-filename="122MI">MI</dfn>);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>// Turn CMov instruction into condition code.</i></td></tr>
<tr><th id="53">53</th><td><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="decl fn" id="_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE" title='llvm::X86::getCondFromCMov' data-ref="_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE">getCondFromCMov</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="123MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="123MI" data-ref-filename="123MI">MI</dfn>);</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i class="doc">/// GetOppositeBranchCondition - Return the inverse of the specified cond,</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">/// e.g. turning COND_E to COND_NE.</i></td></tr>
<tr><th id="57">57</th><td><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="decl fn" id="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" title='llvm::X86::GetOppositeBranchCondition' data-ref="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" data-ref-filename="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE">GetOppositeBranchCondition</dfn>(<a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col4 decl" id="124CC" title='CC' data-type='llvm::X86::CondCode' data-ref="124CC" data-ref-filename="124CC">CC</dfn>);</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i class="doc">/// Get the VPCMP immediate for the given condition.</i></td></tr>
<tr><th id="60">60</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm3X8618getVPCMPImmForCondENS_3ISD8CondCodeE" title='llvm::X86::getVPCMPImmForCond' data-ref="_ZN4llvm3X8618getVPCMPImmForCondENS_3ISD8CondCodeE" data-ref-filename="_ZN4llvm3X8618getVPCMPImmForCondENS_3ISD8CondCodeE">getVPCMPImmForCond</dfn>(<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode" data-ref-filename="llvm..ISD..CondCode">CondCode</a> <dfn class="local col5 decl" id="125CC" title='CC' data-type='ISD::CondCode' data-ref="125CC" data-ref-filename="125CC">CC</dfn>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i class="doc">/// Get the VPCMP immediate if the opcodes are swapped.</i></td></tr>
<tr><th id="63">63</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm3X8618getSwappedVPCMPImmEj" title='llvm::X86::getSwappedVPCMPImm' data-ref="_ZN4llvm3X8618getSwappedVPCMPImmEj" data-ref-filename="_ZN4llvm3X8618getSwappedVPCMPImmEj">getSwappedVPCMPImm</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="126Imm" title='Imm' data-type='unsigned int' data-ref="126Imm" data-ref-filename="126Imm">Imm</dfn>);</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i class="doc">/// Get the VPCOM immediate if the opcodes are swapped.</i></td></tr>
<tr><th id="66">66</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm3X8618getSwappedVPCOMImmEj" title='llvm::X86::getSwappedVPCOMImm' data-ref="_ZN4llvm3X8618getSwappedVPCOMImmEj" data-ref-filename="_ZN4llvm3X8618getSwappedVPCOMImmEj">getSwappedVPCOMImm</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="127Imm" title='Imm' data-type='unsigned int' data-ref="127Imm" data-ref-filename="127Imm">Imm</dfn>);</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i class="doc">/// Get the VCMP immediate if the opcodes are swapped.</i></td></tr>
<tr><th id="69">69</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm3X8617getSwappedVCMPImmEj" title='llvm::X86::getSwappedVCMPImm' data-ref="_ZN4llvm3X8617getSwappedVCMPImmEj" data-ref-filename="_ZN4llvm3X8617getSwappedVCMPImmEj">getSwappedVCMPImm</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="128Imm" title='Imm' data-type='unsigned int' data-ref="128Imm" data-ref-filename="128Imm">Imm</dfn>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>} <i>// namespace X86</i></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i class="doc">/// isGlobalStubReference - Return true if the specified TargetFlag operand is</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">/// a reference to a stub for a global, not the global itself.</i></td></tr>
<tr><th id="75">75</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL21isGlobalStubReferenceEh" title='llvm::isGlobalStubReference' data-ref="_ZN4llvmL21isGlobalStubReferenceEh" data-ref-filename="_ZN4llvmL21isGlobalStubReferenceEh">isGlobalStubReference</dfn>(<em>unsigned</em> <em>char</em> <dfn class="local col9 decl" id="129TargetFlag" title='TargetFlag' data-type='unsigned char' data-ref="129TargetFlag" data-ref-filename="129TargetFlag">TargetFlag</dfn>) {</td></tr>
<tr><th id="76">76</th><td>  <b>switch</b> (<a class="local col9 ref" href="#129TargetFlag" title='TargetFlag' data-ref="129TargetFlag" data-ref-filename="129TargetFlag">TargetFlag</a>) {</td></tr>
<tr><th id="77">77</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DLLIMPORT" title='llvm::X86II::MO_DLLIMPORT' data-ref="llvm::X86II::MO_DLLIMPORT" data-ref-filename="llvm..X86II..MO_DLLIMPORT">MO_DLLIMPORT</a>:               <i>// dllimport stub.</i></td></tr>
<tr><th id="78">78</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOTPCREL" title='llvm::X86II::MO_GOTPCREL' data-ref="llvm::X86II::MO_GOTPCREL" data-ref-filename="llvm..X86II..MO_GOTPCREL">MO_GOTPCREL</a>:                <i>// rip-relative GOT reference.</i></td></tr>
<tr><th id="79">79</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOT" title='llvm::X86II::MO_GOT' data-ref="llvm::X86II::MO_GOT" data-ref-filename="llvm..X86II..MO_GOT">MO_GOT</a>:                     <i>// normal GOT reference.</i></td></tr>
<tr><th id="80">80</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" title='llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE' data-ref="llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY_PIC_BASE">MO_DARWIN_NONLAZY_PIC_BASE</a>: <i>// Normal $non_lazy_ptr ref.</i></td></tr>
<tr><th id="81">81</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DARWIN_NONLAZY" title='llvm::X86II::MO_DARWIN_NONLAZY' data-ref="llvm::X86II::MO_DARWIN_NONLAZY" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY">MO_DARWIN_NONLAZY</a>:          <i>// Normal $non_lazy_ptr ref.</i></td></tr>
<tr><th id="82">82</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_COFFSTUB" title='llvm::X86II::MO_COFFSTUB' data-ref="llvm::X86II::MO_COFFSTUB" data-ref-filename="llvm..X86II..MO_COFFSTUB">MO_COFFSTUB</a>:                <i>// COFF .refptr stub.</i></td></tr>
<tr><th id="83">83</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="84">84</th><td>  <b>default</b>:</td></tr>
<tr><th id="85">85</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="86">86</th><td>  }</td></tr>
<tr><th id="87">87</th><td>}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i class="doc">/// isGlobalRelativeToPICBase - Return true if the specified global value</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">/// reference is relative to a 32-bit PIC base (X86ISD::GlobalBaseReg).  If this</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">/// is true, the addressing mode has the PIC base register added in (e.g. EBX).</i></td></tr>
<tr><th id="92">92</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL25isGlobalRelativeToPICBaseEh" title='llvm::isGlobalRelativeToPICBase' data-ref="_ZN4llvmL25isGlobalRelativeToPICBaseEh" data-ref-filename="_ZN4llvmL25isGlobalRelativeToPICBaseEh">isGlobalRelativeToPICBase</dfn>(<em>unsigned</em> <em>char</em> <dfn class="local col0 decl" id="130TargetFlag" title='TargetFlag' data-type='unsigned char' data-ref="130TargetFlag" data-ref-filename="130TargetFlag">TargetFlag</dfn>) {</td></tr>
<tr><th id="93">93</th><td>  <b>switch</b> (<a class="local col0 ref" href="#130TargetFlag" title='TargetFlag' data-ref="130TargetFlag" data-ref-filename="130TargetFlag">TargetFlag</a>) {</td></tr>
<tr><th id="94">94</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOTOFF" title='llvm::X86II::MO_GOTOFF' data-ref="llvm::X86II::MO_GOTOFF" data-ref-filename="llvm..X86II..MO_GOTOFF">MO_GOTOFF</a>:                  <i>// isPICStyleGOT: local global.</i></td></tr>
<tr><th id="95">95</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOT" title='llvm::X86II::MO_GOT' data-ref="llvm::X86II::MO_GOT" data-ref-filename="llvm..X86II..MO_GOT">MO_GOT</a>:                     <i>// isPICStyleGOT: other global.</i></td></tr>
<tr><th id="96">96</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_PIC_BASE_OFFSET" title='llvm::X86II::MO_PIC_BASE_OFFSET' data-ref="llvm::X86II::MO_PIC_BASE_OFFSET" data-ref-filename="llvm..X86II..MO_PIC_BASE_OFFSET">MO_PIC_BASE_OFFSET</a>:         <i>// Darwin local global.</i></td></tr>
<tr><th id="97">97</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" title='llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE' data-ref="llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY_PIC_BASE">MO_DARWIN_NONLAZY_PIC_BASE</a>: <i>// Darwin/32 external global.</i></td></tr>
<tr><th id="98">98</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TLVP" title='llvm::X86II::MO_TLVP' data-ref="llvm::X86II::MO_TLVP" data-ref-filename="llvm..X86II..MO_TLVP">MO_TLVP</a>:                    <i>// ??? Pretty sure..</i></td></tr>
<tr><th id="99">99</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="100">100</th><td>  <b>default</b>:</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="102">102</th><td>  }</td></tr>
<tr><th id="103">103</th><td>}</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL7isScaleERKNS_14MachineOperandE" title='llvm::isScale' data-ref="_ZN4llvmL7isScaleERKNS_14MachineOperandE" data-ref-filename="_ZN4llvmL7isScaleERKNS_14MachineOperandE">isScale</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="131MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="131MO" data-ref-filename="131MO">MO</dfn>) {</td></tr>
<tr><th id="106">106</th><td>  <b>return</b> <a class="local col1 ref" href="#131MO" title='MO' data-ref="131MO" data-ref-filename="131MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; (<a class="local col1 ref" href="#131MO" title='MO' data-ref="131MO" data-ref-filename="131MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>1</var> || <a class="local col1 ref" href="#131MO" title='MO' data-ref="131MO" data-ref-filename="131MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>2</var> ||</td></tr>
<tr><th id="107">107</th><td>                        <a class="local col1 ref" href="#131MO" title='MO' data-ref="131MO" data-ref-filename="131MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>4</var> || <a class="local col1 ref" href="#131MO" title='MO' data-ref="131MO" data-ref-filename="131MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>8</var>);</td></tr>
<tr><th id="108">108</th><td>}</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL8isLeaMemERKNS_12MachineInstrEj" title='llvm::isLeaMem' data-ref="_ZN4llvmL8isLeaMemERKNS_12MachineInstrEj" data-ref-filename="_ZN4llvmL8isLeaMemERKNS_12MachineInstrEj">isLeaMem</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="132MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="132MI" data-ref-filename="132MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="133Op" title='Op' data-type='unsigned int' data-ref="133Op" data-ref-filename="133Op">Op</dfn>) {</td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#133Op" title='Op' data-ref="133Op" data-ref-filename="133Op">Op</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="112">112</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="113">113</th><td>  <b>return</b> <a class="local col3 ref" href="#133Op" title='Op' data-ref="133Op" data-ref-filename="133Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg" data-ref-filename="llvm..X86..AddrSegmentReg">AddrSegmentReg</a> &lt;= <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="114">114</th><td>         <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#133Op" title='Op' data-ref="133Op" data-ref-filename="133Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg" data-ref-filename="llvm..X86..AddrBaseReg">AddrBaseReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="115">115</th><td>         <a class="ref fn" href="#_ZN4llvmL7isScaleERKNS_14MachineOperandE" title='llvm::isScale' data-ref="_ZN4llvmL7isScaleERKNS_14MachineOperandE" data-ref-filename="_ZN4llvmL7isScaleERKNS_14MachineOperandE">isScale</a>(<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#133Op" title='Op' data-ref="133Op" data-ref-filename="133Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt" data-ref-filename="llvm..X86..AddrScaleAmt">AddrScaleAmt</a>)) &amp;&amp;</td></tr>
<tr><th id="116">116</th><td>         <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#133Op" title='Op' data-ref="133Op" data-ref-filename="133Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg" data-ref-filename="llvm..X86..AddrIndexReg">AddrIndexReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="117">117</th><td>         (<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#133Op" title='Op' data-ref="133Op" data-ref-filename="133Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="118">118</th><td>          <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#133Op" title='Op' data-ref="133Op" data-ref-filename="133Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() ||</td></tr>
<tr><th id="119">119</th><td>          <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#133Op" title='Op' data-ref="133Op" data-ref-filename="133Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() ||</td></tr>
<tr><th id="120">120</th><td>          <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#133Op" title='Op' data-ref="133Op" data-ref-filename="133Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>());</td></tr>
<tr><th id="121">121</th><td>}</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL5isMemERKNS_12MachineInstrEj" title='llvm::isMem' data-ref="_ZN4llvmL5isMemERKNS_12MachineInstrEj" data-ref-filename="_ZN4llvmL5isMemERKNS_12MachineInstrEj">isMem</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="134MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="134MI" data-ref-filename="134MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="135Op" title='Op' data-type='unsigned int' data-ref="135Op" data-ref-filename="135Op">Op</dfn>) {</td></tr>
<tr><th id="124">124</th><td>  <b>if</b> (<a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI" data-ref-filename="134MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#135Op" title='Op' data-ref="135Op" data-ref-filename="135Op">Op</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="125">125</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="126">126</th><td>  <b>return</b> <a class="local col5 ref" href="#135Op" title='Op' data-ref="135Op" data-ref-filename="135Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</a> &lt;= <a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI" data-ref-filename="134MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="127">127</th><td>         <a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI" data-ref-filename="134MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#135Op" title='Op' data-ref="135Op" data-ref-filename="135Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg" data-ref-filename="llvm..X86..AddrSegmentReg">AddrSegmentReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="ref fn" href="#_ZN4llvmL8isLeaMemERKNS_12MachineInstrEj" title='llvm::isLeaMem' data-ref="_ZN4llvmL8isLeaMemERKNS_12MachineInstrEj" data-ref-filename="_ZN4llvmL8isLeaMemERKNS_12MachineInstrEj">isLeaMem</a>(<a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI" data-ref-filename="134MI">MI</a>, <a class="local col5 ref" href="#135Op" title='Op' data-ref="135Op" data-ref-filename="135Op">Op</a>);</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><b>class</b> <dfn class="type def" id="llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</dfn> final : <b>public</b> <a class="type" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86GenInstrInfo" title='llvm::X86GenInstrInfo' data-ref="llvm::X86GenInstrInfo" data-ref-filename="llvm..X86GenInstrInfo">X86GenInstrInfo</a> {</td></tr>
<tr><th id="131">131</th><td>  <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="decl field" id="llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="132">132</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a> <dfn class="decl field" id="llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</dfn>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl fn" id="_ZN4llvm12X86InstrInfo6anchorEv" title='llvm::X86InstrInfo::anchor' data-ref="_ZN4llvm12X86InstrInfo6anchorEv" data-ref-filename="_ZN4llvm12X86InstrInfo6anchorEv">anchor</dfn>();</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb" title='llvm::X86InstrInfo::AnalyzeBranchImpl' data-ref="_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb" data-ref-filename="_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb">AnalyzeBranchImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="136MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="136MBB" data-ref-filename="136MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="137TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="137TBB" data-ref-filename="137TBB">TBB</dfn>,</td></tr>
<tr><th id="137">137</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col8 decl" id="138FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="138FBB" data-ref-filename="138FBB">FBB</dfn>,</td></tr>
<tr><th id="138">138</th><td>                         <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="139Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="139Cond" data-ref-filename="139Cond">Cond</dfn>,</td></tr>
<tr><th id="139">139</th><td>                         <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="140CondBranches" title='CondBranches' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="140CondBranches" data-ref-filename="140CondBranches">CondBranches</dfn>,</td></tr>
<tr><th id="140">140</th><td>                         <em>bool</em> <dfn class="local col1 decl" id="141AllowModify" title='AllowModify' data-type='bool' data-ref="141AllowModify" data-ref-filename="141AllowModify">AllowModify</dfn>) <em>const</em>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><b>public</b>:</td></tr>
<tr><th id="143">143</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm12X86InstrInfoC1ERNS_12X86SubtargetE" title='llvm::X86InstrInfo::X86InstrInfo' data-ref="_ZN4llvm12X86InstrInfoC1ERNS_12X86SubtargetE" data-ref-filename="_ZN4llvm12X86InstrInfoC1ERNS_12X86SubtargetE">X86InstrInfo</dfn>(<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col2 decl" id="142STI" title='STI' data-type='llvm::X86Subtarget &amp;' data-ref="142STI" data-ref-filename="142STI">STI</dfn>);</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <i class="doc">/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</i></td></tr>
<tr><th id="146">146</th><td><i class="doc">  /// such, whenever a client has an instance of instruction info, it should</i></td></tr>
<tr><th id="147">147</th><td><i class="doc">  /// always be able to get register info as well (through this method).</i></td></tr>
<tr><th id="148">148</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="149">149</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a> &amp;<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>; }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <i class="doc">/// Returns the stack pointer adjustment that happens inside the frame</i></td></tr>
<tr><th id="152">152</th><td><i class="doc">  /// setup..destroy sequence (e.g. by pushes, or inside the callee).</i></td></tr>
<tr><th id="153">153</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo18getFrameAdjustmentERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getFrameAdjustment' data-ref="_ZNK4llvm12X86InstrInfo18getFrameAdjustmentERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo18getFrameAdjustmentERKNS_12MachineInstrE">getFrameAdjustment</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="143I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="143I" data-ref-filename="143I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="154">154</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isFrameInstr(I));</td></tr>
<tr><th id="155">155</th><td>    <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isFrameSetup' data-ref="_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE">isFrameSetup</a>(<a class="local col3 ref" href="#143I" title='I' data-ref="143I" data-ref-filename="143I">I</a>))</td></tr>
<tr><th id="156">156</th><td>      <b>return</b> <a class="local col3 ref" href="#143I" title='I' data-ref="143I" data-ref-filename="143I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="157">157</th><td>    <b>return</b> <a class="local col3 ref" href="#143I" title='I' data-ref="143I" data-ref-filename="143I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="158">158</th><td>  }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i class="doc">/// Sets the stack pointer adjustment made inside the frame made up by this</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="162">162</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo18setFrameAdjustmentERNS_12MachineInstrEl" title='llvm::X86InstrInfo::setFrameAdjustment' data-ref="_ZNK4llvm12X86InstrInfo18setFrameAdjustmentERNS_12MachineInstrEl" data-ref-filename="_ZNK4llvm12X86InstrInfo18setFrameAdjustmentERNS_12MachineInstrEl">setFrameAdjustment</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="144I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="144I" data-ref-filename="144I">I</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="145V" title='V' data-type='int64_t' data-ref="145V" data-ref-filename="145V">V</dfn>) <em>const</em> {</td></tr>
<tr><th id="163">163</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isFrameInstr(I));</td></tr>
<tr><th id="164">164</th><td>    <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isFrameSetup' data-ref="_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE">isFrameSetup</a>(<a class="local col4 ref" href="#144I" title='I' data-ref="144I" data-ref-filename="144I">I</a>))</td></tr>
<tr><th id="165">165</th><td>      <a class="local col4 ref" href="#144I" title='I' data-ref="144I" data-ref-filename="144I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col5 ref" href="#145V" title='V' data-ref="145V" data-ref-filename="145V">V</a>);</td></tr>
<tr><th id="166">166</th><td>    <b>else</b></td></tr>
<tr><th id="167">167</th><td>      <a class="local col4 ref" href="#144I" title='I' data-ref="144I" data-ref-filename="144I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col5 ref" href="#145V" title='V' data-ref="145V" data-ref-filename="145V">V</a>);</td></tr>
<tr><th id="168">168</th><td>  }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i class="doc">/// getSPAdjust - This returns the stack pointer adjustment made by</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">  /// this instruction. For x86, we need to handle more complex call</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">  /// sequences involving PUSHes.</i></td></tr>
<tr><th id="173">173</th><td>  <em>int</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo11getSPAdjustERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getSPAdjust' data-ref="_ZNK4llvm12X86InstrInfo11getSPAdjustERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo11getSPAdjustERKNS_12MachineInstrE">getSPAdjust</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="146MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="146MI" data-ref-filename="146MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i class="doc">/// isCoalescableExtInstr - Return true if the instruction is a "coalescable"</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">  /// extension instruction. That is, it's like a copy where it's legal for the</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">  /// source to overlap the destination. e.g. X86::MOVSX64rr32. If this returns</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">  /// true, then it's expected the pre-extension value is available as a subreg</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">  /// of the result register. This also returns the sub-register index in</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">  /// SubIdx.</i></td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj" title='llvm::X86InstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm12X86InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj" data-ref-filename="_ZNK4llvm12X86InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj">isCoalescableExtInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="147MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="147MI" data-ref-filename="147MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col8 decl" id="148SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="148SrcReg" data-ref-filename="148SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="182">182</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col9 decl" id="149DstReg" title='DstReg' data-type='llvm::Register &amp;' data-ref="149DstReg" data-ref-filename="149DstReg">DstReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="150SubIdx" title='SubIdx' data-type='unsigned int &amp;' data-ref="150SubIdx" data-ref-filename="150SubIdx">SubIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i class="doc">/// Returns true if the instruction has no behavior (specified or otherwise)</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">  /// that is based on the value of any of its register operands</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">  /// Instructions are considered data invariant even if they set EFLAGS.</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="189">189</th><td><i class="doc">  /// A classical example of something that is inherently not data invariant is</i></td></tr>
<tr><th id="190">190</th><td><i class="doc">  /// an indirect jump -- the destination is loaded into icache based on the</i></td></tr>
<tr><th id="191">191</th><td><i class="doc">  /// bits set in the jump destination register.</i></td></tr>
<tr><th id="192">192</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">  /// FIXME: This should become part of our instruction tables.</i></td></tr>
<tr><th id="194">194</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm12X86InstrInfo15isDataInvariantERNS_12MachineInstrE" title='llvm::X86InstrInfo::isDataInvariant' data-ref="_ZN4llvm12X86InstrInfo15isDataInvariantERNS_12MachineInstrE" data-ref-filename="_ZN4llvm12X86InstrInfo15isDataInvariantERNS_12MachineInstrE">isDataInvariant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="151MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="151MI" data-ref-filename="151MI">MI</dfn>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <i class="doc">/// Returns true if the instruction has no behavior (specified or otherwise)</i></td></tr>
<tr><th id="197">197</th><td><i class="doc">  /// that is based on the value loaded from memory or the value of any</i></td></tr>
<tr><th id="198">198</th><td><i class="doc">  /// non-address register operands.</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">  /// For example, if the latency of the instruction is dependent on the</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">  /// particular bits set in any of the registers *or* any of the bits loaded</i></td></tr>
<tr><th id="202">202</th><td><i class="doc">  /// from memory.</i></td></tr>
<tr><th id="203">203</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">  /// Instructions are considered data invariant even if they set EFLAGS.</i></td></tr>
<tr><th id="205">205</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="206">206</th><td><i class="doc">  /// A classical example of something that is inherently not data invariant is</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">  /// an indirect jump -- the destination is loaded into icache based on the</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">  /// bits set in the jump destination register.</i></td></tr>
<tr><th id="209">209</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="210">210</th><td><i class="doc">  /// FIXME: This should become part of our instruction tables.</i></td></tr>
<tr><th id="211">211</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm12X86InstrInfo19isDataInvariantLoadERNS_12MachineInstrE" title='llvm::X86InstrInfo::isDataInvariantLoad' data-ref="_ZN4llvm12X86InstrInfo19isDataInvariantLoadERNS_12MachineInstrE" data-ref-filename="_ZN4llvm12X86InstrInfo19isDataInvariantLoadERNS_12MachineInstrE">isDataInvariantLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="152MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="152MI" data-ref-filename="152MI">MI</dfn>);</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="153MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="153MI" data-ref-filename="153MI">MI</dfn>,</td></tr>
<tr><th id="214">214</th><td>                               <em>int</em> &amp;<dfn class="local col4 decl" id="154FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="154FrameIndex" data-ref-filename="154FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="215">215</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj" title='llvm::X86InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj" data-ref-filename="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="155MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="155MI" data-ref-filename="155MI">MI</dfn>,</td></tr>
<tr><th id="216">216</th><td>                               <em>int</em> &amp;<dfn class="local col6 decl" id="156FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="156FrameIndex" data-ref-filename="156FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="217">217</th><td>                               <em>unsigned</em> &amp;<dfn class="local col7 decl" id="157MemBytes" title='MemBytes' data-type='unsigned int &amp;' data-ref="157MemBytes" data-ref-filename="157MemBytes">MemBytes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="218">218</th><td>  <i class="doc">/// isLoadFromStackSlotPostFE - Check for post-frame ptr elimination</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">  /// stack locations as well.  This uses a heuristic so it isn't</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">  /// reliable for correctness.</i></td></tr>
<tr><th id="221">221</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isLoadFromStackSlotPostFE' data-ref="_ZNK4llvm12X86InstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12X86InstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi">isLoadFromStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="158MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="158MI" data-ref-filename="158MI">MI</dfn>,</td></tr>
<tr><th id="222">222</th><td>                                     <em>int</em> &amp;<dfn class="local col9 decl" id="159FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="159FrameIndex" data-ref-filename="159FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="160MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="160MI" data-ref-filename="160MI">MI</dfn>,</td></tr>
<tr><th id="225">225</th><td>                              <em>int</em> &amp;<dfn class="local col1 decl" id="161FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="161FrameIndex" data-ref-filename="161FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="226">226</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj" title='llvm::X86InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj" data-ref-filename="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="162MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="162MI" data-ref-filename="162MI">MI</dfn>,</td></tr>
<tr><th id="227">227</th><td>                              <em>int</em> &amp;<dfn class="local col3 decl" id="163FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="163FrameIndex" data-ref-filename="163FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="228">228</th><td>                              <em>unsigned</em> &amp;<dfn class="local col4 decl" id="164MemBytes" title='MemBytes' data-type='unsigned int &amp;' data-ref="164MemBytes" data-ref-filename="164MemBytes">MemBytes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="229">229</th><td>  <i class="doc">/// isStoreToStackSlotPostFE - Check for post-frame ptr elimination</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">  /// stack locations as well.  This uses a heuristic so it isn't</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">  /// reliable for correctness.</i></td></tr>
<tr><th id="232">232</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isStoreToStackSlotPostFE' data-ref="_ZNK4llvm12X86InstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12X86InstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi">isStoreToStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="165MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="165MI" data-ref-filename="165MI">MI</dfn>,</td></tr>
<tr><th id="233">233</th><td>                                    <em>int</em> &amp;<dfn class="local col6 decl" id="166FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="166FrameIndex" data-ref-filename="166FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::X86InstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm12X86InstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" data-ref-filename="_ZNK4llvm12X86InstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="167MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="167MI" data-ref-filename="167MI">MI</dfn>,</td></tr>
<tr><th id="236">236</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::AAResults" title='llvm::AAResults' data-ref="llvm::AAResults" data-ref-filename="llvm..AAResults">AAResults</a> *<dfn class="local col8 decl" id="168AA" title='AA' data-type='llvm::AAResults *' data-ref="168AA" data-ref-filename="168AA">AA</dfn>) <em>const</em> override;</td></tr>
<tr><th id="237">237</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::reMaterialize' data-ref="_ZNK4llvm12X86InstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE">reMaterialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="169MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="169MBB" data-ref-filename="169MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="170MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="170MI" data-ref-filename="170MI">MI</dfn>,</td></tr>
<tr><th id="238">238</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="171DestReg" title='DestReg' data-type='llvm::Register' data-ref="171DestReg" data-ref-filename="171DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="172SubIdx" title='SubIdx' data-type='unsigned int' data-ref="172SubIdx" data-ref-filename="172SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="239">239</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="173Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="173Orig" data-ref-filename="173Orig">Orig</dfn>,</td></tr>
<tr><th id="240">240</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="174TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="174TRI" data-ref-filename="174TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <i class="doc">/// Given an operand within a MachineInstr, insert preceding code to put it</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">  /// into the right format for a particular kind of LEA instruction. This may</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">  /// involve using an appropriate super-register instead (with an implicit use</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  /// of the original) or creating a new virtual register and inserting COPY</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">  /// instructions to get the data into the right class.</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">  /// Reference parameters are set to indicate how caller should add this</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">  /// operand to the LEA instruction.</i></td></tr>
<tr><th id="250">250</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" title='llvm::X86InstrInfo::classifyLEAReg' data-ref="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" data-ref-filename="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE">classifyLEAReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="175MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="175MI" data-ref-filename="175MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="176Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="176Src" data-ref-filename="176Src">Src</dfn>,</td></tr>
<tr><th id="251">251</th><td>                      <em>unsigned</em> <dfn class="local col7 decl" id="177LEAOpcode" title='LEAOpcode' data-type='unsigned int' data-ref="177LEAOpcode" data-ref-filename="177LEAOpcode">LEAOpcode</dfn>, <em>bool</em> <dfn class="local col8 decl" id="178AllowSP" title='AllowSP' data-type='bool' data-ref="178AllowSP" data-ref-filename="178AllowSP">AllowSP</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col9 decl" id="179NewSrc" title='NewSrc' data-type='llvm::Register &amp;' data-ref="179NewSrc" data-ref-filename="179NewSrc">NewSrc</dfn>,</td></tr>
<tr><th id="252">252</th><td>                      <em>bool</em> &amp;<dfn class="local col0 decl" id="180isKill" title='isKill' data-type='bool &amp;' data-ref="180isKill" data-ref-filename="180isKill">isKill</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="181ImplicitOp" title='ImplicitOp' data-type='llvm::MachineOperand &amp;' data-ref="181ImplicitOp" data-ref-filename="181ImplicitOp">ImplicitOp</dfn>,</td></tr>
<tr><th id="253">253</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a> *<dfn class="local col2 decl" id="182LV" title='LV' data-type='llvm::LiveVariables *' data-ref="182LV" data-ref-filename="182LV">LV</dfn>) <em>const</em>;</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i class="doc">/// convertToThreeAddress - This method must be implemented by targets that</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">  /// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</i></td></tr>
<tr><th id="257">257</th><td><i class="doc">  /// may be able to convert a two-address instruction into a true</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">  /// three-address instruction on demand.  This allows the X86 target (for</i></td></tr>
<tr><th id="259">259</th><td><i class="doc">  /// example) to convert ADD and SHL instructions into LEA instructions if they</i></td></tr>
<tr><th id="260">260</th><td><i class="doc">  /// would require register copies due to two-addressness.</i></td></tr>
<tr><th id="261">261</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">  /// This method returns a null pointer if the transformation cannot be</i></td></tr>
<tr><th id="263">263</th><td><i class="doc">  /// performed, otherwise it returns the new instruction.</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="265">265</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418" title='llvm::X86InstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418" data-ref-filename="_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418">convertToThreeAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> &amp;<dfn class="local col3 decl" id="183MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="183MFI" data-ref-filename="183MFI">MFI</dfn>,</td></tr>
<tr><th id="266">266</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="184MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="184MI" data-ref-filename="184MI">MI</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a> *<dfn class="local col5 decl" id="185LV" title='LV' data-type='llvm::LiveVariables *' data-ref="185LV" data-ref-filename="185LV">LV</dfn>) <em>const</em> override;</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <i class="doc">/// Returns true iff the routine could find two commutable operands in the</i></td></tr>
<tr><th id="270">270</th><td><i class="doc">  /// given machine instruction.</i></td></tr>
<tr><th id="271">271</th><td><i class="doc">  /// The 'SrcOpIdx1' and 'SrcOpIdx2' are INPUT and OUTPUT arguments. Their</i></td></tr>
<tr><th id="272">272</th><td><i class="doc">  /// input values can be re-defined in this method only if the input values</i></td></tr>
<tr><th id="273">273</th><td><i class="doc">  /// are not pre-defined, which is designated by the special value</i></td></tr>
<tr><th id="274">274</th><td><i class="doc">  /// 'CommuteAnyOperandIndex' assigned to it.</i></td></tr>
<tr><th id="275">275</th><td><i class="doc">  /// If both of indices are pre-defined and refer to some operands, then the</i></td></tr>
<tr><th id="276">276</th><td><i class="doc">  /// method simply returns true if the corresponding operands are commutable</i></td></tr>
<tr><th id="277">277</th><td><i class="doc">  /// and returns false otherwise.</i></td></tr>
<tr><th id="278">278</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">  /// For example, calling this method this way:</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">  ///     findCommutedOpIndices(MI, Op1, Op2);</i></td></tr>
<tr><th id="282">282</th><td><i class="doc">  /// can be interpreted as a query asking to find an operand that would be</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">  /// commutable with the operand#1.</i></td></tr>
<tr><th id="284">284</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::X86InstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm12X86InstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm12X86InstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="186MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="186MI" data-ref-filename="186MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="187SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="187SrcOpIdx1" data-ref-filename="187SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="285">285</th><td>                             <em>unsigned</em> &amp;<dfn class="local col8 decl" id="188SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="188SrcOpIdx2" data-ref-filename="188SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <i class="doc">/// Returns an adjusted FMA opcode that must be used in FMA instruction that</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">  /// performs the same computations as the given<span class="command"> \p</span> <span class="arg">MI</span> but which has the</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">  /// operands<span class="command"> \p</span> <span class="arg">SrcOpIdx1</span> and<span class="command"> \p</span> <span class="arg">SrcOpIdx2</span> commuted.</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">  /// It may return 0 if it is unsafe to commute the operands.</i></td></tr>
<tr><th id="291">291</th><td><i class="doc">  /// Note that a machine instruction (instead of its opcode) is passed as the</i></td></tr>
<tr><th id="292">292</th><td><i class="doc">  /// first parameter to make it possible to analyze the instruction's uses and</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">  /// commute the first operand of FMA even when it seems unsafe when you look</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">  /// at the opcode. For example, it is Ok to commute the first operand of</i></td></tr>
<tr><th id="295">295</th><td><i class="doc">  /// VFMADD*SD_Int, if ONLY the lowest 64-bit element of the result is used.</i></td></tr>
<tr><th id="296">296</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="297">297</th><td><i class="doc">  /// The returned FMA opcode may differ from the opcode in the given<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="298">298</th><td><i class="doc">  /// For example, commuting the operands #1 and #3 in the following FMA</i></td></tr>
<tr><th id="299">299</th><td><i class="doc">  ///     FMA213 #1, #2, #3</i></td></tr>
<tr><th id="300">300</th><td><i class="doc">  /// results into instruction with adjusted opcode:</i></td></tr>
<tr><th id="301">301</th><td><i class="doc">  ///     FMA231 #3, #2, #1</i></td></tr>
<tr><th id="302">302</th><td>  <em>unsigned</em></td></tr>
<tr><th id="303">303</th><td>  <dfn class="decl fn" id="_ZNK4llvm12X86InstrInfo30getFMA3OpcodeToCommuteOperandsERKNS_12MachineInstrEjjRKNS_17X86InstrFMA3GroupE" title='llvm::X86InstrInfo::getFMA3OpcodeToCommuteOperands' data-ref="_ZNK4llvm12X86InstrInfo30getFMA3OpcodeToCommuteOperandsERKNS_12MachineInstrEjjRKNS_17X86InstrFMA3GroupE" data-ref-filename="_ZNK4llvm12X86InstrInfo30getFMA3OpcodeToCommuteOperandsERKNS_12MachineInstrEjjRKNS_17X86InstrFMA3GroupE">getFMA3OpcodeToCommuteOperands</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="189MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="189MI" data-ref-filename="189MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="190SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int' data-ref="190SrcOpIdx1" data-ref-filename="190SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="304">304</th><td>                                 <em>unsigned</em> <dfn class="local col1 decl" id="191SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int' data-ref="191SrcOpIdx2" data-ref-filename="191SrcOpIdx2">SrcOpIdx2</dfn>,</td></tr>
<tr><th id="305">305</th><td>                                 <em>const</em> <a class="type" href="X86InstrFMA3Info.h.html#llvm::X86InstrFMA3Group" title='llvm::X86InstrFMA3Group' data-ref="llvm::X86InstrFMA3Group" data-ref-filename="llvm..X86InstrFMA3Group">X86InstrFMA3Group</a> &amp;<dfn class="local col2 decl" id="192FMA3Group" title='FMA3Group' data-type='const llvm::X86InstrFMA3Group &amp;' data-ref="192FMA3Group" data-ref-filename="192FMA3Group">FMA3Group</dfn>) <em>const</em>;</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <i>// Branch analysis.</i></td></tr>
<tr><th id="308">308</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo23isUnconditionalTailCallERKNS_12MachineInstrE" title='llvm::X86InstrInfo::isUnconditionalTailCall' data-ref="_ZNK4llvm12X86InstrInfo23isUnconditionalTailCallERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo23isUnconditionalTailCallERKNS_12MachineInstrE">isUnconditionalTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="193MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="193MI" data-ref-filename="193MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="309">309</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo26canMakeTailCallConditionalERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE" title='llvm::X86InstrInfo::canMakeTailCallConditional' data-ref="_ZNK4llvm12X86InstrInfo26canMakeTailCallConditionalERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo26canMakeTailCallConditionalERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE">canMakeTailCallConditional</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="194Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="194Cond" data-ref-filename="194Cond">Cond</dfn>,</td></tr>
<tr><th id="310">310</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="195TailCall" title='TailCall' data-type='const llvm::MachineInstr &amp;' data-ref="195TailCall" data-ref-filename="195TailCall">TailCall</dfn>) <em>const</em> override;</td></tr>
<tr><th id="311">311</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo25replaceBranchWithTailCallERNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE" title='llvm::X86InstrInfo::replaceBranchWithTailCall' data-ref="_ZNK4llvm12X86InstrInfo25replaceBranchWithTailCallERNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo25replaceBranchWithTailCallERNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE">replaceBranchWithTailCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="196MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="196MBB" data-ref-filename="196MBB">MBB</dfn>,</td></tr>
<tr><th id="312">312</th><td>                                 <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="197Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="197Cond" data-ref-filename="197Cond">Cond</dfn>,</td></tr>
<tr><th id="313">313</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="198TailCall" title='TailCall' data-type='const llvm::MachineInstr &amp;' data-ref="198TailCall" data-ref-filename="198TailCall">TailCall</dfn>) <em>const</em> override;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::X86InstrInfo::analyzeBranch' data-ref="_ZNK4llvm12X86InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm12X86InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="199MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="199MBB" data-ref-filename="199MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="200TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="200TBB" data-ref-filename="200TBB">TBB</dfn>,</td></tr>
<tr><th id="316">316</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col1 decl" id="201FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="201FBB" data-ref-filename="201FBB">FBB</dfn>,</td></tr>
<tr><th id="317">317</th><td>                     <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="202Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="202Cond" data-ref-filename="202Cond">Cond</dfn>,</td></tr>
<tr><th id="318">318</th><td>                     <em>bool</em> <dfn class="local col3 decl" id="203AllowModify" title='AllowModify' data-type='bool' data-ref="203AllowModify" data-ref-filename="203AllowModify">AllowModify</dfn>) <em>const</em> override;</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode" title='llvm::ExtAddrMode' data-ref="llvm::ExtAddrMode" data-ref-filename="llvm..ExtAddrMode">ExtAddrMode</a>&gt;</td></tr>
<tr><th id="321">321</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::getAddrModeFromMemoryOp' data-ref="_ZNK4llvm12X86InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE">getAddrModeFromMemoryOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="204MemI" title='MemI' data-type='const llvm::MachineInstr &amp;' data-ref="204MemI" data-ref-filename="204MemI">MemI</dfn>,</td></tr>
<tr><th id="322">322</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="205TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="205TRI" data-ref-filename="205TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo23getConstValDefinedInRegERKNS_12MachineInstrENS_8RegisterERl" title='llvm::X86InstrInfo::getConstValDefinedInReg' data-ref="_ZNK4llvm12X86InstrInfo23getConstValDefinedInRegERKNS_12MachineInstrENS_8RegisterERl" data-ref-filename="_ZNK4llvm12X86InstrInfo23getConstValDefinedInRegERKNS_12MachineInstrENS_8RegisterERl">getConstValDefinedInReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="206MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="206MI" data-ref-filename="206MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="207Reg" title='Reg' data-type='const llvm::Register' data-ref="207Reg" data-ref-filename="207Reg">Reg</dfn>,</td></tr>
<tr><th id="325">325</th><td>                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col8 decl" id="208ImmVal" title='ImmVal' data-type='int64_t &amp;' data-ref="208ImmVal" data-ref-filename="208ImmVal">ImmVal</dfn>) <em>const</em> override;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo23preservesZeroValueInRegEPKNS_12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::preservesZeroValueInReg' data-ref="_ZNK4llvm12X86InstrInfo23preservesZeroValueInRegEPKNS_12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo23preservesZeroValueInRegEPKNS_12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE">preservesZeroValueInReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="209MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="209MI" data-ref-filename="209MI">MI</dfn>,</td></tr>
<tr><th id="328">328</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="210NullValueReg" title='NullValueReg' data-type='const llvm::Register' data-ref="210NullValueReg" data-ref-filename="210NullValueReg">NullValueReg</dfn>,</td></tr>
<tr><th id="329">329</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="211TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="211TRI" data-ref-filename="211TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::getMemOperandsWithOffsetWidth' data-ref="_ZNK4llvm12X86InstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandsWithOffsetWidth</dfn>(</td></tr>
<tr><th id="332">332</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="212LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="212LdSt" data-ref-filename="212LdSt">LdSt</dfn>,</td></tr>
<tr><th id="333">333</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; &amp;<dfn class="local col3 decl" id="213BaseOps" title='BaseOps' data-type='SmallVectorImpl&lt;const llvm::MachineOperand *&gt; &amp;' data-ref="213BaseOps" data-ref-filename="213BaseOps">BaseOps</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col4 decl" id="214Offset" title='Offset' data-type='int64_t &amp;' data-ref="214Offset" data-ref-filename="214Offset">Offset</dfn>,</td></tr>
<tr><th id="334">334</th><td>      <em>bool</em> &amp;<dfn class="local col5 decl" id="215OffsetIsScalable" title='OffsetIsScalable' data-type='bool &amp;' data-ref="215OffsetIsScalable" data-ref-filename="215OffsetIsScalable">OffsetIsScalable</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="216Width" title='Width' data-type='unsigned int &amp;' data-ref="216Width" data-ref-filename="216Width">Width</dfn>,</td></tr>
<tr><th id="335">335</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="217TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="217TRI" data-ref-filename="217TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="336">336</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb" title='llvm::X86InstrInfo::analyzeBranchPredicate' data-ref="_ZNK4llvm12X86InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb" data-ref-filename="_ZNK4llvm12X86InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb">analyzeBranchPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="218MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="218MBB" data-ref-filename="218MBB">MBB</dfn>,</td></tr>
<tr><th id="337">337</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate">MachineBranchPredicate</a> &amp;<dfn class="local col9 decl" id="219MBP" title='MBP' data-type='TargetInstrInfo::MachineBranchPredicate &amp;' data-ref="219MBP" data-ref-filename="219MBP">MBP</dfn>,</td></tr>
<tr><th id="338">338</th><td>                              <em>bool</em> <dfn class="local col0 decl" id="220AllowModify" title='AllowModify' data-type='bool' data-ref="220AllowModify" data-ref-filename="220AllowModify">AllowModify</dfn> = <b>false</b>) <em>const</em> override;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::X86InstrInfo::removeBranch' data-ref="_ZNK4llvm12X86InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm12X86InstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="221MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="221MBB" data-ref-filename="221MBB">MBB</dfn>,</td></tr>
<tr><th id="341">341</th><td>                        <em>int</em> *<dfn class="local col2 decl" id="222BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="222BytesRemoved" data-ref-filename="222BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="342">342</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::X86InstrInfo::insertBranch' data-ref="_ZNK4llvm12X86InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm12X86InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="223MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="223MBB" data-ref-filename="223MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="224TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="224TBB" data-ref-filename="224TBB">TBB</dfn>,</td></tr>
<tr><th id="343">343</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="225FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="225FBB" data-ref-filename="225FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col6 decl" id="226Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="226Cond" data-ref-filename="226Cond">Cond</dfn>,</td></tr>
<tr><th id="344">344</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="227DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="227DL" data-ref-filename="227DL">DL</dfn>,</td></tr>
<tr><th id="345">345</th><td>                        <em>int</em> *<dfn class="local col8 decl" id="228BytesAdded" title='BytesAdded' data-type='int *' data-ref="228BytesAdded" data-ref-filename="228BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="346">346</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" title='llvm::X86InstrInfo::canInsertSelect' data-ref="_ZNK4llvm12X86InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" data-ref-filename="_ZNK4llvm12X86InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="229Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="229Cond" data-ref-filename="229Cond">Cond</dfn>,</td></tr>
<tr><th id="347">347</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>int</em> &amp;, <em>int</em> &amp;,</td></tr>
<tr><th id="348">348</th><td>                       <em>int</em> &amp;) <em>const</em> override;</td></tr>
<tr><th id="349">349</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_86350560" title='llvm::X86InstrInfo::insertSelect' data-ref="_ZNK4llvm12X86InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_86350560" data-ref-filename="_ZNK4llvm12X86InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_86350560">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="230MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="230MBB" data-ref-filename="230MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="231MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="231MI" data-ref-filename="231MI">MI</dfn>,</td></tr>
<tr><th id="350">350</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="232DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="232DL" data-ref-filename="232DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="233DstReg" title='DstReg' data-type='llvm::Register' data-ref="233DstReg" data-ref-filename="233DstReg">DstReg</dfn>,</td></tr>
<tr><th id="351">351</th><td>                    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col4 decl" id="234Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="234Cond" data-ref-filename="234Cond">Cond</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="235TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="235TrueReg" data-ref-filename="235TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="352">352</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="236FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="236FalseReg" data-ref-filename="236FalseReg">FalseReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="353">353</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::X86InstrInfo::copyPhysReg' data-ref="_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="237MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="237MBB" data-ref-filename="237MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="238MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="238MI" data-ref-filename="238MI">MI</dfn>,</td></tr>
<tr><th id="354">354</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="239DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="239DL" data-ref-filename="239DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="240DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="240DestReg" data-ref-filename="240DestReg">DestReg</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="241SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="241SrcReg" data-ref-filename="241SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="355">355</th><td>                   <em>bool</em> <dfn class="local col2 decl" id="242KillSrc" title='KillSrc' data-type='bool' data-ref="242KillSrc" data-ref-filename="242KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="356">356</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar3569723" title='llvm::X86InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm12X86InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar3569723" data-ref-filename="_ZNK4llvm12X86InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar3569723">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="243MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="243MBB" data-ref-filename="243MBB">MBB</dfn>,</td></tr>
<tr><th id="357">357</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="244MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="244MI" data-ref-filename="244MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="245SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="245SrcReg" data-ref-filename="245SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="358">358</th><td>                           <em>bool</em> <dfn class="local col6 decl" id="246isKill" title='isKill' data-type='bool' data-ref="246isKill" data-ref-filename="246isKill">isKill</dfn>, <em>int</em> <dfn class="local col7 decl" id="247FrameIndex" title='FrameIndex' data-type='int' data-ref="247FrameIndex" data-ref-filename="247FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="359">359</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="248RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="248RC" data-ref-filename="248RC">RC</dfn>,</td></tr>
<tr><th id="360">360</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="249TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="249TRI" data-ref-filename="249TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar16349147" title='llvm::X86InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm12X86InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar16349147" data-ref-filename="_ZNK4llvm12X86InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar16349147">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="250MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="250MBB" data-ref-filename="250MBB">MBB</dfn>,</td></tr>
<tr><th id="363">363</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="251MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="251MI" data-ref-filename="251MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="252DestReg" title='DestReg' data-type='llvm::Register' data-ref="252DestReg" data-ref-filename="252DestReg">DestReg</dfn>,</td></tr>
<tr><th id="364">364</th><td>                            <em>int</em> <dfn class="local col3 decl" id="253FrameIndex" title='FrameIndex' data-type='int' data-ref="253FrameIndex" data-ref-filename="253FrameIndex">FrameIndex</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="254RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="254RC" data-ref-filename="254RC">RC</dfn>,</td></tr>
<tr><th id="365">365</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="255TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="255TRI" data-ref-filename="255TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::X86InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="256MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="256MI" data-ref-filename="256MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <i class="doc">/// Check whether the target can fold a load that feeds a subreg operand</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">  /// (or a subreg operand that feeds a store).</i></td></tr>
<tr><th id="371">371</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo16isSubregFoldableEv" title='llvm::X86InstrInfo::isSubregFoldable' data-ref="_ZNK4llvm12X86InstrInfo16isSubregFoldableEv" data-ref-filename="_ZNK4llvm12X86InstrInfo16isSubregFoldableEv">isSubregFoldable</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <i class="doc">/// foldMemoryOperand - If this target supports it, fold a load or store of</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">  /// the specified stack slot into the specified machine instruction for the</i></td></tr>
<tr><th id="375">375</th><td><i class="doc">  /// specified operand(s).  If this is possible, the target should perform the</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">  /// folding and return true, otherwise it should return false.  If it folds</i></td></tr>
<tr><th id="377">377</th><td><i class="doc">  /// the instruction, it is likely that the MachineInstruction the iterator</i></td></tr>
<tr><th id="378">378</th><td><i class="doc">  /// references has been changed.</i></td></tr>
<tr><th id="379">379</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="380">380</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_13641444" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_13641444" data-ref-filename="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_13641444">foldMemoryOperandImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="257MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="257MF" data-ref-filename="257MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="258MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="258MI" data-ref-filename="258MI">MI</dfn>,</td></tr>
<tr><th id="381">381</th><td>                        <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="259Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="259Ops" data-ref-filename="259Ops">Ops</dfn>,</td></tr>
<tr><th id="382">382</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="260InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="260InsertPt" data-ref-filename="260InsertPt">InsertPt</dfn>, <em>int</em> <dfn class="local col1 decl" id="261FrameIndex" title='FrameIndex' data-type='int' data-ref="261FrameIndex" data-ref-filename="261FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="383">383</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col2 decl" id="262LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="262LIS" data-ref-filename="262LIS">LIS</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="384">384</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *<dfn class="local col3 decl" id="263VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="263VRM" data-ref-filename="263VRM">VRM</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <i class="doc">/// foldMemoryOperand - Same as the previous version except it allows folding</i></td></tr>
<tr><th id="387">387</th><td><i class="doc">  /// of any load and store from / to any address, not just from a specific</i></td></tr>
<tr><th id="388">388</th><td><i class="doc">  /// stack slot.</i></td></tr>
<tr><th id="389">389</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES4_PNS_13LiveIntervalsE" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES4_PNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES4_PNS_13LiveIntervalsE">foldMemoryOperandImpl</dfn>(</td></tr>
<tr><th id="390">390</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="264MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="264MF" data-ref-filename="264MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="265MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="265MI" data-ref-filename="265MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="266Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="266Ops" data-ref-filename="266Ops">Ops</dfn>,</td></tr>
<tr><th id="391">391</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="267InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="267InsertPt" data-ref-filename="267InsertPt">InsertPt</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="268LoadMI" title='LoadMI' data-type='llvm::MachineInstr &amp;' data-ref="268LoadMI" data-ref-filename="268LoadMI">LoadMI</dfn>,</td></tr>
<tr><th id="392">392</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col9 decl" id="269LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="269LIS" data-ref-filename="269LIS">LIS</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i class="doc">/// unfoldMemoryOperand - Separate a single instruction which folded a load or</i></td></tr>
<tr><th id="395">395</th><td><i class="doc">  /// a store or a load and a store into two or more instruction. If this is</i></td></tr>
<tr><th id="396">396</th><td><i class="doc">  /// possible, returns true as well as the new instructions by reference.</i></td></tr>
<tr><th id="397">397</th><td>  <em>bool</em></td></tr>
<tr><th id="398">398</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE" title='llvm::X86InstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE" data-ref-filename="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE">unfoldMemoryOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="270MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="270MF" data-ref-filename="270MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="271MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="271MI" data-ref-filename="271MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="272Reg" title='Reg' data-type='unsigned int' data-ref="272Reg" data-ref-filename="272Reg">Reg</dfn>,</td></tr>
<tr><th id="399">399</th><td>                      <em>bool</em> <dfn class="local col3 decl" id="273UnfoldLoad" title='UnfoldLoad' data-type='bool' data-ref="273UnfoldLoad" data-ref-filename="273UnfoldLoad">UnfoldLoad</dfn>, <em>bool</em> <dfn class="local col4 decl" id="274UnfoldStore" title='UnfoldStore' data-type='bool' data-ref="274UnfoldStore" data-ref-filename="274UnfoldStore">UnfoldStore</dfn>,</td></tr>
<tr><th id="400">400</th><td>                      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col5 decl" id="275NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="275NewMIs" data-ref-filename="275NewMIs">NewMIs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE" title='llvm::X86InstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE" data-ref-filename="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE">unfoldMemoryOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="276DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="276DAG" data-ref-filename="276DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col7 decl" id="277N" title='N' data-type='llvm::SDNode *' data-ref="277N" data-ref-filename="277N">N</dfn>,</td></tr>
<tr><th id="403">403</th><td>                           <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *&gt; &amp;<dfn class="local col8 decl" id="278NewNodes" title='NewNodes' data-type='SmallVectorImpl&lt;llvm::SDNode *&gt; &amp;' data-ref="278NewNodes" data-ref-filename="278NewNodes">NewNodes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <i class="doc">/// getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new</i></td></tr>
<tr><th id="406">406</th><td><i class="doc">  /// instruction after load / store are unfolded from an instruction of the</i></td></tr>
<tr><th id="407">407</th><td><i class="doc">  /// specified opcode. It returns zero if the specified unfolding is not</i></td></tr>
<tr><th id="408">408</th><td><i class="doc">  /// possible. If LoadRegIndex is non-null, it is filled in with the operand</i></td></tr>
<tr><th id="409">409</th><td><i class="doc">  /// index of the operand which will hold the register holding the loaded</i></td></tr>
<tr><th id="410">410</th><td><i class="doc">  /// value.</i></td></tr>
<tr><th id="411">411</th><td>  <em>unsigned</em></td></tr>
<tr><th id="412">412</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj" title='llvm::X86InstrInfo::getOpcodeAfterMemoryUnfold' data-ref="_ZNK4llvm12X86InstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj" data-ref-filename="_ZNK4llvm12X86InstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj">getOpcodeAfterMemoryUnfold</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="279Opc" title='Opc' data-type='unsigned int' data-ref="279Opc" data-ref-filename="279Opc">Opc</dfn>, <em>bool</em> <dfn class="local col0 decl" id="280UnfoldLoad" title='UnfoldLoad' data-type='bool' data-ref="280UnfoldLoad" data-ref-filename="280UnfoldLoad">UnfoldLoad</dfn>, <em>bool</em> <dfn class="local col1 decl" id="281UnfoldStore" title='UnfoldStore' data-type='bool' data-ref="281UnfoldStore" data-ref-filename="281UnfoldStore">UnfoldStore</dfn>,</td></tr>
<tr><th id="413">413</th><td>                             <em>unsigned</em> *<dfn class="local col2 decl" id="282LoadRegIndex" title='LoadRegIndex' data-type='unsigned int *' data-ref="282LoadRegIndex" data-ref-filename="282LoadRegIndex">LoadRegIndex</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <i class="doc">/// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">  /// to determine if two loads are loading from the same base address. It</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">  /// should only return true if the base pointers are the same and the</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">  /// only differences between the two addresses are the offset. It also returns</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">  /// the offsets by reference.</i></td></tr>
<tr><th id="420">420</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::X86InstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" data-ref-filename="_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="283Load1" title='Load1' data-type='llvm::SDNode *' data-ref="283Load1" data-ref-filename="283Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="284Load2" title='Load2' data-type='llvm::SDNode *' data-ref="284Load2" data-ref-filename="284Load2">Load2</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col5 decl" id="285Offset1" title='Offset1' data-type='int64_t &amp;' data-ref="285Offset1" data-ref-filename="285Offset1">Offset1</dfn>,</td></tr>
<tr><th id="421">421</th><td>                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="286Offset2" title='Offset2' data-type='int64_t &amp;' data-ref="286Offset2" data-ref-filename="286Offset2">Offset2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <i class="doc">/// isSchedulingBoundary - Overrides the isSchedulingBoundary from</i></td></tr>
<tr><th id="424">424</th><td><i class="doc">  ///	Codegen/TargetInstrInfo.cpp to make it capable of identifying ENDBR</i></td></tr>
<tr><th id="425">425</th><td><i class="doc">  /// intructions and prevent it from being re-scheduled.</i></td></tr>
<tr><th id="426">426</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::X86InstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm12X86InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12X86InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="287MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="287MI" data-ref-filename="287MI">MI</dfn>,</td></tr>
<tr><th id="427">427</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="288MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="288MBB" data-ref-filename="288MBB">MBB</dfn>,</td></tr>
<tr><th id="428">428</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="289MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="289MF" data-ref-filename="289MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <i class="doc">/// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">  /// determine (in conjunction with areLoadsFromSameBasePtr) if two loads</i></td></tr>
<tr><th id="432">432</th><td><i class="doc">  /// should be scheduled togther. On some targets if two loads are loading from</i></td></tr>
<tr><th id="433">433</th><td><i class="doc">  /// addresses in the same cache line, it's better if they are scheduled</i></td></tr>
<tr><th id="434">434</th><td><i class="doc">  /// together. This function takes two integers that represent the load offsets</i></td></tr>
<tr><th id="435">435</th><td><i class="doc">  /// from the common base address. It returns true if it decides it's desirable</i></td></tr>
<tr><th id="436">436</th><td><i class="doc">  /// to schedule the two loads together. "NumLoads" is the number of loads that</i></td></tr>
<tr><th id="437">437</th><td><i class="doc">  /// have already been scheduled after Load1.</i></td></tr>
<tr><th id="438">438</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::X86InstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm12X86InstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" data-ref-filename="_ZNK4llvm12X86InstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col0 decl" id="290Load1" title='Load1' data-type='llvm::SDNode *' data-ref="290Load1" data-ref-filename="290Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col1 decl" id="291Load2" title='Load2' data-type='llvm::SDNode *' data-ref="291Load2" data-ref-filename="291Load2">Load2</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="292Offset1" title='Offset1' data-type='int64_t' data-ref="292Offset1" data-ref-filename="292Offset1">Offset1</dfn>,</td></tr>
<tr><th id="439">439</th><td>                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="293Offset2" title='Offset2' data-type='int64_t' data-ref="293Offset2" data-ref-filename="293Offset2">Offset2</dfn>,</td></tr>
<tr><th id="440">440</th><td>                               <em>unsigned</em> <dfn class="local col4 decl" id="294NumLoads" title='NumLoads' data-type='unsigned int' data-ref="294NumLoads" data-ref-filename="294NumLoads">NumLoads</dfn>) <em>const</em> override;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo7getNoopERNS_6MCInstE" title='llvm::X86InstrInfo::getNoop' data-ref="_ZNK4llvm12X86InstrInfo7getNoopERNS_6MCInstE" data-ref-filename="_ZNK4llvm12X86InstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="295NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="295NopInst" data-ref-filename="295NopInst">NopInst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <em>bool</em></td></tr>
<tr><th id="445">445</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::X86InstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm12X86InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm12X86InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col6 decl" id="296Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="296Cond" data-ref-filename="296Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i class="doc">/// isSafeToMoveRegClassDefs - Return true if it's safe to move a machine</i></td></tr>
<tr><th id="448">448</th><td><i class="doc">  /// instruction that defines the specified register class.</i></td></tr>
<tr><th id="449">449</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE" title='llvm::X86InstrInfo::isSafeToMoveRegClassDefs' data-ref="_ZNK4llvm12X86InstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12X86InstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE">isSafeToMoveRegClassDefs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="297RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="297RC" data-ref-filename="297RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <i class="doc">/// True if MI has a condition code def, e.g. EFLAGS, that is</i></td></tr>
<tr><th id="452">452</th><td><i class="doc">  /// not marked dead.</i></td></tr>
<tr><th id="453">453</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12X86InstrInfo18hasLiveCondCodeDefERNS_12MachineInstrE" title='llvm::X86InstrInfo::hasLiveCondCodeDef' data-ref="_ZNK4llvm12X86InstrInfo18hasLiveCondCodeDefERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo18hasLiveCondCodeDefERNS_12MachineInstrE">hasLiveCondCodeDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="298MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="298MI" data-ref-filename="298MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <i class="doc">/// getGlobalBaseReg - Return a virtual register initialized with the</i></td></tr>
<tr><th id="456">456</th><td><i class="doc">  /// the global base register value. Output instructions required to</i></td></tr>
<tr><th id="457">457</th><td><i class="doc">  /// initialize the register in the function entry block, if necessary.</i></td></tr>
<tr><th id="458">458</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="459">459</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE" title='llvm::X86InstrInfo::getGlobalBaseReg' data-ref="_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE">getGlobalBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="299MF" title='MF' data-type='llvm::MachineFunction *' data-ref="299MF" data-ref-filename="299MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>&gt;</td></tr>
<tr><th id="462">462</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo18getExecutionDomainERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getExecutionDomain' data-ref="_ZNK4llvm12X86InstrInfo18getExecutionDomainERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo18getExecutionDomainERKNS_12MachineInstrE">getExecutionDomain</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="300MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="300MI" data-ref-filename="300MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl fn" id="_ZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getExecutionDomainCustom' data-ref="_ZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrE">getExecutionDomainCustom</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="301MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="301MI" data-ref-filename="301MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo18setExecutionDomainERNS_12MachineInstrEj" title='llvm::X86InstrInfo::setExecutionDomain' data-ref="_ZNK4llvm12X86InstrInfo18setExecutionDomainERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm12X86InstrInfo18setExecutionDomainERNS_12MachineInstrEj">setExecutionDomain</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="302MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="302MI" data-ref-filename="302MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="303Domain" title='Domain' data-type='unsigned int' data-ref="303Domain" data-ref-filename="303Domain">Domain</dfn>) <em>const</em> override;</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEj" title='llvm::X86InstrInfo::setExecutionDomainCustom' data-ref="_ZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEj">setExecutionDomainCustom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="304MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="304MI" data-ref-filename="304MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="305Domain" title='Domain' data-type='unsigned int' data-ref="305Domain" data-ref-filename="305Domain">Domain</dfn>) <em>const</em>;</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <em>unsigned</em></td></tr>
<tr><th id="471">471</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::getPartialRegUpdateClearance' data-ref="_ZNK4llvm12X86InstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">getPartialRegUpdateClearance</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="306MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="306MI" data-ref-filename="306MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="307OpNum" title='OpNum' data-type='unsigned int' data-ref="307OpNum" data-ref-filename="307OpNum">OpNum</dfn>,</td></tr>
<tr><th id="472">472</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="308TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="308TRI" data-ref-filename="308TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="473">473</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo20getUndefRegClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::getUndefRegClearance' data-ref="_ZNK4llvm12X86InstrInfo20getUndefRegClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo20getUndefRegClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">getUndefRegClearance</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="309MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="309MI" data-ref-filename="309MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="310OpNum" title='OpNum' data-type='unsigned int' data-ref="310OpNum" data-ref-filename="310OpNum">OpNum</dfn>,</td></tr>
<tr><th id="474">474</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="311TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="311TRI" data-ref-filename="311TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="475">475</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::breakPartialRegDependency' data-ref="_ZNK4llvm12X86InstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">breakPartialRegDependency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="312MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="312MI" data-ref-filename="312MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="313OpNum" title='OpNum' data-type='unsigned int' data-ref="313OpNum" data-ref-filename="313OpNum">OpNum</dfn>,</td></tr>
<tr><th id="476">476</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="314TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="314TRI" data-ref-filename="314TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674" data-ref-filename="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674">foldMemoryOperandImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="315MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="315MF" data-ref-filename="315MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="316MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="316MI" data-ref-filename="316MI">MI</dfn>,</td></tr>
<tr><th id="479">479</th><td>                                      <em>unsigned</em> <dfn class="local col7 decl" id="317OpNum" title='OpNum' data-type='unsigned int' data-ref="317OpNum" data-ref-filename="317OpNum">OpNum</dfn>,</td></tr>
<tr><th id="480">480</th><td>                                      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="318MOs" title='MOs' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="318MOs" data-ref-filename="318MOs">MOs</dfn>,</td></tr>
<tr><th id="481">481</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="319InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="319InsertPt" data-ref-filename="319InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="482">482</th><td>                                      <em>unsigned</em> <dfn class="local col0 decl" id="320Size" title='Size' data-type='unsigned int' data-ref="320Size" data-ref-filename="320Size">Size</dfn>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col1 decl" id="321Alignment" title='Alignment' data-type='llvm::Align' data-ref="321Alignment" data-ref-filename="321Alignment">Alignment</dfn>,</td></tr>
<tr><th id="483">483</th><td>                                      <em>bool</em> <dfn class="local col2 decl" id="322AllowCommute" title='AllowCommute' data-type='bool' data-ref="322AllowCommute" data-ref-filename="322AllowCommute">AllowCommute</dfn>) <em>const</em>;</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi" title='llvm::X86InstrInfo::isHighLatencyDef' data-ref="_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi" data-ref-filename="_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi">isHighLatencyDef</dfn>(<em>int</em> <dfn class="local col3 decl" id="323opc" title='opc' data-type='int' data-ref="323opc" data-ref-filename="323opc">opc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" title='llvm::X86InstrInfo::hasHighOperandLatency' data-ref="_ZNK4llvm12X86InstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" data-ref-filename="_ZNK4llvm12X86InstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j">hasHighOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel" data-ref-filename="llvm..TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col4 decl" id="324SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="324SchedModel" data-ref-filename="324SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="488">488</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="325MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="325MRI" data-ref-filename="325MRI">MRI</dfn>,</td></tr>
<tr><th id="489">489</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="326DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="326DefMI" data-ref-filename="326DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="327DefIdx" title='DefIdx' data-type='unsigned int' data-ref="327DefIdx" data-ref-filename="327DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="490">490</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="328UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="328UseMI" data-ref-filename="328UseMI">UseMI</dfn>,</td></tr>
<tr><th id="491">491</th><td>                             <em>unsigned</em> <dfn class="local col9 decl" id="329UseIdx" title='UseIdx' data-type='unsigned int' data-ref="329UseIdx" data-ref-filename="329UseIdx">UseIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo18useMachineCombinerEv" title='llvm::X86InstrInfo::useMachineCombiner' data-ref="_ZNK4llvm12X86InstrInfo18useMachineCombinerEv" data-ref-filename="_ZNK4llvm12X86InstrInfo18useMachineCombinerEv">useMachineCombiner</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::X86InstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm12X86InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="330Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="330Inst" data-ref-filename="330Inst">Inst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" title='llvm::X86InstrInfo::hasReassociableOperands' data-ref="_ZNK4llvm12X86InstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm12X86InstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE">hasReassociableOperands</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="331Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="331Inst" data-ref-filename="331Inst">Inst</dfn>,</td></tr>
<tr><th id="498">498</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="332MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="332MBB" data-ref-filename="332MBB">MBB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_" title='llvm::X86InstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12X86InstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_" data-ref-filename="_ZNK4llvm12X86InstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_">setSpecialOperandAttr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="333OldMI1" title='OldMI1' data-type='llvm::MachineInstr &amp;' data-ref="333OldMI1" data-ref-filename="333OldMI1">OldMI1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="334OldMI2" title='OldMI2' data-type='llvm::MachineInstr &amp;' data-ref="334OldMI2" data-ref-filename="334OldMI2">OldMI2</dfn>,</td></tr>
<tr><th id="501">501</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="335NewMI1" title='NewMI1' data-type='llvm::MachineInstr &amp;' data-ref="335NewMI1" data-ref-filename="335NewMI1">NewMI1</dfn>,</td></tr>
<tr><th id="502">502</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="336NewMI2" title='NewMI2' data-type='llvm::MachineInstr &amp;' data-ref="336NewMI2" data-ref-filename="336NewMI2">NewMI2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <i class="doc">/// analyzeCompare - For a comparison instruction, return the source registers</i></td></tr>
<tr><th id="505">505</th><td><i class="doc">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</i></td></tr>
<tr><th id="506">506</th><td><i class="doc">  /// compares against in CmpValue. Return true if the comparison instruction</i></td></tr>
<tr><th id="507">507</th><td><i class="doc">  /// can be analyzed.</i></td></tr>
<tr><th id="508">508</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" title='llvm::X86InstrInfo::analyzeCompare' data-ref="_ZNK4llvm12X86InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" data-ref-filename="_ZNK4llvm12X86InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="337MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="337MI" data-ref-filename="337MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col8 decl" id="338SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="338SrcReg" data-ref-filename="338SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="509">509</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col9 decl" id="339SrcReg2" title='SrcReg2' data-type='llvm::Register &amp;' data-ref="339SrcReg2" data-ref-filename="339SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col0 decl" id="340CmpMask" title='CmpMask' data-type='int &amp;' data-ref="340CmpMask" data-ref-filename="340CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="510">510</th><td>                      <em>int</em> &amp;<dfn class="local col1 decl" id="341CmpValue" title='CmpValue' data-type='int &amp;' data-ref="341CmpValue" data-ref-filename="341CmpValue">CmpValue</dfn>) <em>const</em> override;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <i class="doc">/// optimizeCompareInstr - Check if there exists an earlier instruction that</i></td></tr>
<tr><th id="513">513</th><td><i class="doc">  /// operates on the same source operands and sets flags in the same way as</i></td></tr>
<tr><th id="514">514</th><td><i class="doc">  /// Compare; remove Compare if possible.</i></td></tr>
<tr><th id="515">515</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" title='llvm::X86InstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="342CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="342CmpInstr" data-ref-filename="342CmpInstr">CmpInstr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="343SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="343SrcReg" data-ref-filename="343SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="516">516</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="344SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="344SrcReg2" data-ref-filename="344SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col5 decl" id="345CmpMask" title='CmpMask' data-type='int' data-ref="345CmpMask" data-ref-filename="345CmpMask">CmpMask</dfn>, <em>int</em> <dfn class="local col6 decl" id="346CmpValue" title='CmpValue' data-type='int' data-ref="346CmpValue" data-ref-filename="346CmpValue">CmpValue</dfn>,</td></tr>
<tr><th id="517">517</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="347MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="347MRI" data-ref-filename="347MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <i class="doc">/// optimizeLoadInstr - Try to remove the load by folding it to a register</i></td></tr>
<tr><th id="520">520</th><td><i class="doc">  /// operand at the use. We fold the load instructions if and only if the</i></td></tr>
<tr><th id="521">521</th><td><i class="doc">  /// def and use are in the same BB. We only look at one load and see</i></td></tr>
<tr><th id="522">522</th><td><i class="doc">  /// whether it can be folded into MI. FoldAsLoadDefReg is the virtual register</i></td></tr>
<tr><th id="523">523</th><td><i class="doc">  /// defined by the load we are trying to fold. DefMI returns the machine</i></td></tr>
<tr><th id="524">524</th><td><i class="doc">  /// instruction that defines FoldAsLoadDefReg, and the function returns</i></td></tr>
<tr><th id="525">525</th><td><i class="doc">  /// the machine instruction generated due to folding.</i></td></tr>
<tr><th id="526">526</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERNS_8RegisterERPS1_" title='llvm::X86InstrInfo::optimizeLoadInstr' data-ref="_ZNK4llvm12X86InstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERNS_8RegisterERPS1_" data-ref-filename="_ZNK4llvm12X86InstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERNS_8RegisterERPS1_">optimizeLoadInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="348MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="348MI" data-ref-filename="348MI">MI</dfn>,</td></tr>
<tr><th id="527">527</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="349MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="349MRI" data-ref-filename="349MRI">MRI</dfn>,</td></tr>
<tr><th id="528">528</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col0 decl" id="350FoldAsLoadDefReg" title='FoldAsLoadDefReg' data-type='llvm::Register &amp;' data-ref="350FoldAsLoadDefReg" data-ref-filename="350FoldAsLoadDefReg">FoldAsLoadDefReg</dfn>,</td></tr>
<tr><th id="529">529</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col1 decl" id="351DefMI" title='DefMI' data-type='llvm::MachineInstr *&amp;' data-ref="351DefMI" data-ref-filename="351DefMI">DefMI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="532">532</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::X86InstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm12X86InstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm12X86InstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="352TF" title='TF' data-type='unsigned int' data-ref="352TF" data-ref-filename="352TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="535">535</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::X86InstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm12X86InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm12X86InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <b>virtual</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" title='llvm::X86InstrInfo::getOutliningCandidateInfo' data-ref="_ZNK4llvm12X86InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" data-ref-filename="_ZNK4llvm12X86InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE">getOutliningCandidateInfo</dfn>(</td></tr>
<tr><th id="538">538</th><td>      <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a>&gt; &amp;<dfn class="local col3 decl" id="353RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-type='std::vector&lt;outliner::Candidate&gt; &amp;' data-ref="353RepeatedSequenceLocs" data-ref-filename="353RepeatedSequenceLocs">RepeatedSequenceLocs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" title='llvm::X86InstrInfo::isFunctionSafeToOutlineFrom' data-ref="_ZNK4llvm12X86InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" data-ref-filename="_ZNK4llvm12X86InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb">isFunctionSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="354MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="354MF" data-ref-filename="354MF">MF</dfn>,</td></tr>
<tr><th id="541">541</th><td>                                   <em>bool</em> <dfn class="local col5 decl" id="355OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-type='bool' data-ref="355OutlineFromLinkOnceODRs" data-ref-filename="355OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a></td></tr>
<tr><th id="544">544</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::X86InstrInfo::getOutliningType' data-ref="_ZNK4llvm12X86InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm12X86InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">getOutliningType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col6 decl" id="356MIT" title='MIT' data-type='MachineBasicBlock::iterator &amp;' data-ref="356MIT" data-ref-filename="356MIT">MIT</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="357Flags" title='Flags' data-type='unsigned int' data-ref="357Flags" data-ref-filename="357Flags">Flags</dfn>) <em>const</em> override;</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" title='llvm::X86InstrInfo::buildOutlinedFrame' data-ref="_ZNK4llvm12X86InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" data-ref-filename="_ZNK4llvm12X86InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE">buildOutlinedFrame</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="358MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="358MBB" data-ref-filename="358MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="359MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="359MF" data-ref-filename="359MF">MF</dfn>,</td></tr>
<tr><th id="547">547</th><td>                          <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> &amp;<dfn class="local col0 decl" id="360OF" title='OF' data-type='const outliner::OutlinedFunction &amp;' data-ref="360OF" data-ref-filename="360OF">OF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="550">550</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Machine14610202" title='llvm::X86InstrInfo::insertOutlinedCall' data-ref="_ZNK4llvm12X86InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Machine14610202" data-ref-filename="_ZNK4llvm12X86InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Machine14610202">insertOutlinedCall</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" data-ref-filename="llvm..Module">Module</a> &amp;<dfn class="local col1 decl" id="361M" title='M' data-type='llvm::Module &amp;' data-ref="361M" data-ref-filename="361M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="362MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="362MBB" data-ref-filename="362MBB">MBB</dfn>,</td></tr>
<tr><th id="551">551</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col3 decl" id="363It" title='It' data-type='MachineBasicBlock::iterator &amp;' data-ref="363It" data-ref-filename="363It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="364MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="364MF" data-ref-filename="364MF">MF</dfn>,</td></tr>
<tr><th id="552">552</th><td>                     <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col5 decl" id="365C" title='C' data-type='const outliner::Candidate &amp;' data-ref="365C" data-ref-filename="365C">C</dfn>) <em>const</em> override;</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HELPER_DECLS" data-ref="_M/GET_INSTRINFO_HELPER_DECLS">GET_INSTRINFO_HELPER_DECLS</dfn></u></td></tr>
<tr><th id="555">555</th><td><u>#include <a href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html">"X86GenInstrInfo.inc"</a></u></td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm12X86InstrInfo13hasLockPrefixERKNS_12MachineInstrE" title='llvm::X86InstrInfo::hasLockPrefix' data-ref="_ZN4llvm12X86InstrInfo13hasLockPrefixERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm12X86InstrInfo13hasLockPrefixERKNS_12MachineInstrE">hasLockPrefix</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="366MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="366MI" data-ref-filename="366MI">MI</dfn>) {</td></tr>
<tr><th id="558">558</th><td>    <b>return</b> <a class="local col6 ref" href="#366MI" title='MI' data-ref="366MI" data-ref-filename="366MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::LOCK" title='llvm::X86II::LOCK' data-ref="llvm::X86II::LOCK" data-ref-filename="llvm..X86II..LOCK">LOCK</a>;</td></tr>
<tr><th id="559">559</th><td>  }</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a>&gt; <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" title='llvm::X86InstrInfo::describeLoadedValue' data-ref="_ZNK4llvm12X86InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm12X86InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE">describeLoadedValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="367MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="367MI" data-ref-filename="367MI">MI</dfn>,</td></tr>
<tr><th id="562">562</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="368Reg" title='Reg' data-type='llvm::Register' data-ref="368Reg" data-ref-filename="368Reg">Reg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><b>protected</b>:</td></tr>
<tr><th id="565">565</th><td>  <i class="doc">/// Commutes the operands in the given instruction by changing the operands</i></td></tr>
<tr><th id="566">566</th><td><i class="doc">  /// order and/or changing the instruction's opcode and/or the immediate value</i></td></tr>
<tr><th id="567">567</th><td><i class="doc">  /// operand.</i></td></tr>
<tr><th id="568">568</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="569">569</th><td><i class="doc">  /// The arguments 'CommuteOpIdx1' and 'CommuteOpIdx2' specify the operands</i></td></tr>
<tr><th id="570">570</th><td><i class="doc">  /// to be commuted.</i></td></tr>
<tr><th id="571">571</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="572">572</th><td><i class="doc">  /// Do not call this method for a non-commutable instruction or</i></td></tr>
<tr><th id="573">573</th><td><i class="doc">  /// non-commutable operands.</i></td></tr>
<tr><th id="574">574</th><td><i class="doc">  /// Even though the instruction is commutable, the method may still</i></td></tr>
<tr><th id="575">575</th><td><i class="doc">  /// fail to commute the operands, null pointer is returned in such cases.</i></td></tr>
<tr><th id="576">576</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::X86InstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="369MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="369MI" data-ref-filename="369MI">MI</dfn>, <em>bool</em> <dfn class="local col0 decl" id="370NewMI" title='NewMI' data-type='bool' data-ref="370NewMI" data-ref-filename="370NewMI">NewMI</dfn>,</td></tr>
<tr><th id="577">577</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="371CommuteOpIdx1" title='CommuteOpIdx1' data-type='unsigned int' data-ref="371CommuteOpIdx1" data-ref-filename="371CommuteOpIdx1">CommuteOpIdx1</dfn>,</td></tr>
<tr><th id="578">578</th><td>                                       <em>unsigned</em> <dfn class="local col2 decl" id="372CommuteOpIdx2" title='CommuteOpIdx2' data-type='unsigned int' data-ref="372CommuteOpIdx2" data-ref-filename="372CommuteOpIdx2">CommuteOpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>  <i class="doc">/// If the specific machine instruction is a instruction that moves/copies</i></td></tr>
<tr><th id="581">581</th><td><i class="doc">  /// value from one register to another register return destination and source</i></td></tr>
<tr><th id="582">582</th><td><i class="doc">  /// registers as machine operands.</i></td></tr>
<tr><th id="583">583</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a>&gt;</td></tr>
<tr><th id="584">584</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12X86InstrInfo15isCopyInstrImplERKNS_12MachineInstrE" title='llvm::X86InstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm12X86InstrInfo15isCopyInstrImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo15isCopyInstrImplERKNS_12MachineInstrE">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="373MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="373MI" data-ref-filename="373MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><b>private</b>:</td></tr>
<tr><th id="587">587</th><td>  <i class="doc">/// This is a helper for convertToThreeAddress for 8 and 16-bit instructions.</i></td></tr>
<tr><th id="588">588</th><td><i class="doc">  /// We use 32-bit LEA to form 3-address code by promoting to a 32-bit</i></td></tr>
<tr><th id="589">589</th><td><i class="doc">  /// super-register and then truncating back down to a 8/16-bit sub-register.</i></td></tr>
<tr><th id="590">590</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464" title='llvm::X86InstrInfo::convertToThreeAddressWithLEA' data-ref="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464" data-ref-filename="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464">convertToThreeAddressWithLEA</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="374MIOpc" title='MIOpc' data-type='unsigned int' data-ref="374MIOpc" data-ref-filename="374MIOpc">MIOpc</dfn>,</td></tr>
<tr><th id="591">591</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> &amp;<dfn class="local col5 decl" id="375MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="375MFI" data-ref-filename="375MFI">MFI</dfn>,</td></tr>
<tr><th id="592">592</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="376MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="376MI" data-ref-filename="376MI">MI</dfn>,</td></tr>
<tr><th id="593">593</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a> *<dfn class="local col7 decl" id="377LV" title='LV' data-type='llvm::LiveVariables *' data-ref="377LV" data-ref-filename="377LV">LV</dfn>,</td></tr>
<tr><th id="594">594</th><td>                                             <em>bool</em> <dfn class="local col8 decl" id="378Is8BitOp" title='Is8BitOp' data-type='bool' data-ref="378Is8BitOp" data-ref-filename="378Is8BitOp">Is8BitOp</dfn>) <em>const</em>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <i class="doc">/// Handles memory folding for special case instructions, for instance those</i></td></tr>
<tr><th id="597">597</th><td><i class="doc">  /// requiring custom manipulation of the address.</i></td></tr>
<tr><th id="598">598</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026" title='llvm::X86InstrInfo::foldMemoryOperandCustom' data-ref="_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026" data-ref-filename="_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026">foldMemoryOperandCustom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="379MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="379MF" data-ref-filename="379MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="380MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="380MI" data-ref-filename="380MI">MI</dfn>,</td></tr>
<tr><th id="599">599</th><td>                                        <em>unsigned</em> <dfn class="local col1 decl" id="381OpNum" title='OpNum' data-type='unsigned int' data-ref="381OpNum" data-ref-filename="381OpNum">OpNum</dfn>,</td></tr>
<tr><th id="600">600</th><td>                                        <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="382MOs" title='MOs' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="382MOs" data-ref-filename="382MOs">MOs</dfn>,</td></tr>
<tr><th id="601">601</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="383InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="383InsertPt" data-ref-filename="383InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="602">602</th><td>                                        <em>unsigned</em> <dfn class="local col4 decl" id="384Size" title='Size' data-type='unsigned int' data-ref="384Size" data-ref-filename="384Size">Size</dfn>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col5 decl" id="385Alignment" title='Alignment' data-type='llvm::Align' data-ref="385Alignment" data-ref-filename="385Alignment">Alignment</dfn>) <em>const</em>;</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <i class="doc">/// isFrameOperand - Return true and the FrameIndex if the specified</i></td></tr>
<tr><th id="605">605</th><td><i class="doc">  /// operand and follow operands form a reference to the stack frame.</i></td></tr>
<tr><th id="606">606</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi" title='llvm::X86InstrInfo::isFrameOperand' data-ref="_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi" data-ref-filename="_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi">isFrameOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="386MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="386MI" data-ref-filename="386MI">MI</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="387Op" title='Op' data-type='unsigned int' data-ref="387Op" data-ref-filename="387Op">Op</dfn>,</td></tr>
<tr><th id="607">607</th><td>                      <em>int</em> &amp;<dfn class="local col8 decl" id="388FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="388FrameIndex" data-ref-filename="388FrameIndex">FrameIndex</dfn>) <em>const</em>;</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <i class="doc">/// Returns true iff the routine could find two commutable operands in the</i></td></tr>
<tr><th id="610">610</th><td><i class="doc">  /// given machine instruction with 3 vector inputs.</i></td></tr>
<tr><th id="611">611</th><td><i class="doc">  /// The 'SrcOpIdx1' and 'SrcOpIdx2' are INPUT and OUTPUT arguments. Their</i></td></tr>
<tr><th id="612">612</th><td><i class="doc">  /// input values can be re-defined in this method only if the input values</i></td></tr>
<tr><th id="613">613</th><td><i class="doc">  /// are not pre-defined, which is designated by the special value</i></td></tr>
<tr><th id="614">614</th><td><i class="doc">  /// 'CommuteAnyOperandIndex' assigned to it.</i></td></tr>
<tr><th id="615">615</th><td><i class="doc">  /// If both of indices are pre-defined and refer to some operands, then the</i></td></tr>
<tr><th id="616">616</th><td><i class="doc">  /// method simply returns true if the corresponding operands are commutable</i></td></tr>
<tr><th id="617">617</th><td><i class="doc">  /// and returns false otherwise.</i></td></tr>
<tr><th id="618">618</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="619">619</th><td><i class="doc">  /// For example, calling this method this way:</i></td></tr>
<tr><th id="620">620</th><td><i class="doc">  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</i></td></tr>
<tr><th id="621">621</th><td><i class="doc">  ///     findThreeSrcCommutedOpIndices(MI, Op1, Op2);</i></td></tr>
<tr><th id="622">622</th><td><i class="doc">  /// can be interpreted as a query asking to find an operand that would be</i></td></tr>
<tr><th id="623">623</th><td><i class="doc">  /// commutable with the operand#1.</i></td></tr>
<tr><th id="624">624</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="625">625</th><td><i class="doc">  /// If IsIntrinsic is set, operand 1 will be ignored for commuting.</i></td></tr>
<tr><th id="626">626</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b" title='llvm::X86InstrInfo::findThreeSrcCommutedOpIndices' data-ref="_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b" data-ref-filename="_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b">findThreeSrcCommutedOpIndices</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="389MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="389MI" data-ref-filename="389MI">MI</dfn>,</td></tr>
<tr><th id="627">627</th><td>                                     <em>unsigned</em> &amp;<dfn class="local col0 decl" id="390SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="390SrcOpIdx1" data-ref-filename="390SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="628">628</th><td>                                     <em>unsigned</em> &amp;<dfn class="local col1 decl" id="391SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="391SrcOpIdx2" data-ref-filename="391SrcOpIdx2">SrcOpIdx2</dfn>,</td></tr>
<tr><th id="629">629</th><td>                                     <em>bool</em> <dfn class="local col2 decl" id="392IsIntrinsic" title='IsIntrinsic' data-type='bool' data-ref="392IsIntrinsic" data-ref-filename="392IsIntrinsic">IsIntrinsic</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="630">630</th><td>};</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="635">635</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='X86AsmPrinter.cpp.html'>llvm/llvm/lib/Target/X86/X86AsmPrinter.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>