{
    "id": "1500807015",
    "title": "Debugging Hardware Designs Using a Value-Based Model",
    "venue": "Applied Intelligence",
    "year": 2001,
    "authors": [
        {
            "name": "Franz Wotawa",
            "id": "279117051",
            "org": "Technische Universitat Graz Institut for Software Technology, Inffeldgasse 166/2, A-8010, Graz. wotawa@ist.tu-graz.ac.at#TAB#"
        }
    ],
    "fields_of_study": [
        "Computer hardware",
        "VHDL",
        "Computer architecture",
        "restrict",
        "Register-transfer level",
        "Computer science",
        "Debugging",
        "Model-based reasoning",
        "Hardware description language"
    ],
    "references": [
        "46479877",
        "178087257",
        "194442520",
        "1482651513",
        "1496523200",
        "1571486933",
        "1596732274",
        "1597829571",
        "1607817027",
        "1655990431",
        "1797873548",
        "1968814228",
        "1986146602",
        "2025271293",
        "2071868930",
        "2073241739",
        "2097293815",
        "2108309071",
        "2144386448",
        "2293624369"
    ]
}