

================================================================
== Vitis HLS Report for 'real_matmul'
================================================================
* Date:           Mon Feb  5 22:57:02 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1702501|  1702501|  17.025 ms|  17.025 ms|  1702502|  1702502|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CallBlockMatmul  |  1702500|  1702500|      1362|          -|          -|  1250|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 20 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 21 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 22 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [real_matmul.cpp:19]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%MatC_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatC_DRAM"   --->   Operation 33 'read' 'MatC_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%MatB_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatB_DRAM"   --->   Operation 34 'read' 'MatB_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%MatA_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatA_DRAM"   --->   Operation 35 'read' 'MatA_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%MatA_BRAM = alloca i64 1" [real_matmul.cpp:30]   --->   Operation 36 'alloca' 'MatA_BRAM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%MatA_BRAM_1 = alloca i64 1" [real_matmul.cpp:30]   --->   Operation 37 'alloca' 'MatA_BRAM_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%MatA_BRAM_2 = alloca i64 1" [real_matmul.cpp:30]   --->   Operation 38 'alloca' 'MatA_BRAM_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%MatA_BRAM_3 = alloca i64 1" [real_matmul.cpp:30]   --->   Operation 39 'alloca' 'MatA_BRAM_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%MatB_BRAM = alloca i64 1" [real_matmul.cpp:31]   --->   Operation 40 'alloca' 'MatB_BRAM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%MatB_BRAM_1 = alloca i64 1" [real_matmul.cpp:31]   --->   Operation 41 'alloca' 'MatB_BRAM_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%MatB_BRAM_2 = alloca i64 1" [real_matmul.cpp:31]   --->   Operation 42 'alloca' 'MatB_BRAM_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%MatB_BRAM_3 = alloca i64 1" [real_matmul.cpp:31]   --->   Operation 43 'alloca' 'MatB_BRAM_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%MatC_BRAM = alloca i64 1"   --->   Operation 44 'alloca' 'MatC_BRAM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln29 = store i11 0, i11 %counter" [real_matmul.cpp:29]   --->   Operation 45 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln29 = store i22 0, i22 %phi_mul" [real_matmul.cpp:29]   --->   Operation 46 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln29 = store i11 0, i11 %phi_urem" [real_matmul.cpp:29]   --->   Operation 47 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc" [real_matmul.cpp:29]   --->   Operation 48 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%phi_mul_load = load i22 %phi_mul" [real_matmul.cpp:29]   --->   Operation 49 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%counter_1 = load i11 %counter" [real_matmul.cpp:29]   --->   Operation 50 'load' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.25ns)   --->   "%add_ln29 = add i22 %phi_mul_load, i22 2622" [real_matmul.cpp:29]   --->   Operation 51 'add' 'add_ln29' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.63ns)   --->   "%icmp_ln29 = icmp_eq  i11 %counter_1, i11 1250" [real_matmul.cpp:29]   --->   Operation 52 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.63ns)   --->   "%counter_2 = add i11 %counter_1, i11 1" [real_matmul.cpp:29]   --->   Operation 53 'add' 'counter_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc.split, void %for.end" [real_matmul.cpp:29]   --->   Operation 54 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i22.i32.i32, i22 %phi_mul_load, i32 17, i32 21" [real_matmul.cpp:30]   --->   Operation 55 'partselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %tmp" [real_matmul.cpp:30]   --->   Operation 56 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp, i2 0" [real_matmul.cpp:30]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i7 %shl_ln" [real_matmul.cpp:30]   --->   Operation 58 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (4.52ns)   --->   "%mul_ln30 = mul i16 %zext_ln30_1, i16 300" [real_matmul.cpp:30]   --->   Operation 59 'mul' 'mul_ln30' <Predicate = (!icmp_ln29)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30_1 = mul i14 %zext_ln30, i14 16184" [real_matmul.cpp:30]   --->   Operation 60 'mul' 'mul_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln29 = store i11 %counter_2, i11 %counter" [real_matmul.cpp:29]   --->   Operation 61 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln29 = store i22 %add_ln29, i22 %phi_mul" [real_matmul.cpp:29]   --->   Operation 62 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [real_matmul.cpp:42]   --->   Operation 63 'ret' 'ret_ln42' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i16 %mul_ln30" [real_matmul.cpp:30]   --->   Operation 64 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.52ns)   --->   "%add_ln30 = add i64 %zext_ln30_2, i64 %MatA_DRAM_read" [real_matmul.cpp:30]   --->   Operation 65 'add' 'add_ln30' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln30, i32 1, i32 63" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 66 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/3] (1.05ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30_1 = mul i14 %zext_ln30, i14 16184" [real_matmul.cpp:30]   --->   Operation 67 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i63 %trunc_ln" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 68 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i16 %mem, i64 %sext_ln48" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 69 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln30_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %counter_1, i2 0" [real_matmul.cpp:30]   --->   Operation 71 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i13 %shl_ln30_1" [real_matmul.cpp:30]   --->   Operation 72 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30_1 = mul i14 %zext_ln30, i14 16184" [real_matmul.cpp:30]   --->   Operation 73 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_1 = add i14 %mul_ln30_1, i14 %zext_ln30_3" [real_matmul.cpp:30]   --->   Operation 74 'add' 'add_ln30_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 75 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 76 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_1 = add i14 %mul_ln30_1, i14 %zext_ln30_3" [real_matmul.cpp:30]   --->   Operation 76 'add' 'add_ln30_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 80 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 81 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 82 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln48 = call void @real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1, i16 %mem, i63 %trunc_ln, i16 %MatA_BRAM_3, i16 %MatA_BRAM_2, i16 %MatA_BRAM_1, i16 %MatA_BRAM" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 83 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln48 = call void @real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1, i16 %mem, i63 %trunc_ln, i16 %MatA_BRAM_3, i16 %MatA_BRAM_2, i16 %MatA_BRAM_1, i16 %MatA_BRAM" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 84 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.55>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%phi_urem_load = load i11 %phi_urem"   --->   Operation 85 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%empty_24 = trunc i11 %phi_urem_load"   --->   Operation 86 'trunc' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2, i16 %mem, i16 %MatB_BRAM_3, i16 %MatB_BRAM_2, i16 %MatB_BRAM_1, i16 %MatB_BRAM, i6 %empty_24, i64 %MatB_DRAM_read"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 88 [1/1] (1.63ns)   --->   "%add_ln29_2 = add i11 %phi_urem_load, i11 1" [real_matmul.cpp:29]   --->   Operation 88 'add' 'add_ln29_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (1.63ns)   --->   "%icmp_ln29_1 = icmp_ult  i11 %add_ln29_2, i11 50" [real_matmul.cpp:29]   --->   Operation 89 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln29_1, i11 %add_ln29_2, i11 0" [real_matmul.cpp:29]   --->   Operation 90 'select' 'select_ln29' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln29 = store i11 %select_ln29, i11 %phi_urem" [real_matmul.cpp:29]   --->   Operation 91 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2, i16 %mem, i16 %MatB_BRAM_3, i16 %MatB_BRAM_2, i16 %MatB_BRAM_1, i16 %MatB_BRAM, i6 %empty_24, i64 %MatB_DRAM_read"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln39 = call void @PerformMatrixCalculation, i16 %MatA_BRAM, i16 %MatA_BRAM_1, i16 %MatA_BRAM_2, i16 %MatA_BRAM_3, i16 %MatB_BRAM, i16 %MatB_BRAM_1, i16 %MatB_BRAM_2, i16 %MatB_BRAM_3, i16 %MatC_BRAM" [real_matmul.cpp:39]   --->   Operation 93 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln39 = call void @PerformMatrixCalculation, i16 %MatA_BRAM, i16 %MatA_BRAM_1, i16 %MatA_BRAM_2, i16 %MatA_BRAM_3, i16 %MatB_BRAM, i16 %MatB_BRAM_1, i16 %MatB_BRAM_2, i16 %MatB_BRAM_3, i16 %MatC_BRAM" [real_matmul.cpp:39]   --->   Operation 94 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %add_ln30_1, i1 0" [real_matmul.cpp:30]   --->   Operation 95 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln30 = call void @real_matmul_Pipeline_VITIS_LOOP_78_1, i16 %mem, i7 %shl_ln, i64 %MatC_DRAM_read, i15 %tmp_1, i16 %MatC_BRAM" [real_matmul.cpp:30]   --->   Operation 96 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250" [real_matmul.cpp:30]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [real_matmul.cpp:29]   --->   Operation 98 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln30 = call void @real_matmul_Pipeline_VITIS_LOOP_78_1, i16 %mem, i7 %shl_ln, i64 %MatC_DRAM_read, i15 %tmp_1, i16 %MatC_BRAM" [real_matmul.cpp:30]   --->   Operation 99 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc" [real_matmul.cpp:29]   --->   Operation 100 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('counter') [7]  (0.000 ns)
	'store' operation ('store_ln29', real_matmul.cpp:29) of constant 0 on local variable 'counter' [30]  (1.588 ns)

 <State 2>: 4.520ns
The critical path consists of the following:
	'load' operation ('phi_mul_load', real_matmul.cpp:29) on local variable 'phi_mul' [35]  (0.000 ns)
	'mul' operation ('mul_ln30', real_matmul.cpp:30) [49]  (4.520 ns)

 <State 3>: 3.520ns
The critical path consists of the following:
	'add' operation ('add_ln30', real_matmul.cpp:30) [51]  (3.520 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', real_matmul.cpp:48->real_matmul.cpp:38) [54]  (0.000 ns)
	bus request operation ('empty', real_matmul.cpp:48->real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:48->real_matmul.cpp:38) [55]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:48->real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:48->real_matmul.cpp:38) [55]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:48->real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:48->real_matmul.cpp:38) [55]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:48->real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:48->real_matmul.cpp:38) [55]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:48->real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:48->real_matmul.cpp:38) [55]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:48->real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:48->real_matmul.cpp:38) [55]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:48->real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:48->real_matmul.cpp:38) [55]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:48->real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:48->real_matmul.cpp:38) [55]  (7.300 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 5.558ns
The critical path consists of the following:
	'load' operation ('phi_urem_load') on local variable 'phi_urem' [42]  (0.000 ns)
	'add' operation ('add_ln29_2', real_matmul.cpp:29) [66]  (1.639 ns)
	'icmp' operation ('icmp_ln29_1', real_matmul.cpp:29) [67]  (1.639 ns)
	'select' operation ('select_ln29', real_matmul.cpp:29) [68]  (0.692 ns)
	'store' operation ('store_ln29', real_matmul.cpp:29) of variable 'select_ln29', real_matmul.cpp:29 on local variable 'phi_urem' [71]  (1.588 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
