INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fifth_semestr/labs/lab_1/lab_1.srcs/sources_1/new/PWM_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fifth_semestr/labs/lab_1/lab_1.srcs/sim_1/new/PWM_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_testbench
