<stg><name>global_graph_prediction</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="28" op_0_bw="32">
<![CDATA[
:0 %lhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
:1 %dim = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %h_graph_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 100000, void @empty, void @empty_0, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %task_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %task_r

]]></Node>
<StgValue><ssdm name="task_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="28" op_0_bw="28">
<![CDATA[
:5 %pred_linear_bias_V_0_load = load i28 %pred_linear_bias_V_0

]]></Node>
<StgValue><ssdm name="pred_linear_bias_V_0_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %task_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="62">
<![CDATA[
:7 %sext_ln304 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln304"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:8 %mem_addr = getelementptr i32 %mem, i64 %sext_ln304

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9 %store_ln305 = store i5 0, i5 %dim

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
:10 %store_ln305 = store i28 %pred_linear_bias_V_0_load, i28 %lhs

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln305 = br void %_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %dim_2 = load i5 %dim

]]></Node>
<StgValue><ssdm name="dim_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %icmp_ln305 = icmp_eq  i5 %dim_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln305"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %add_ln305 = add i5 %dim_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln305"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %br_ln305 = br i1 %icmp_ln305, void %_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:1 %dim_cast = zext i5 %dim_2

]]></Node>
<StgValue><ssdm name="dim_cast"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:2 %pred_linear_weight_V_addr = getelementptr i28 %pred_linear_weight_V, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="pred_linear_weight_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %h_graph_V_addr = getelementptr i28 %h_graph_V, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="h_graph_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="28" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %r_V = load i8 %h_graph_V_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %pred_linear_weight_V_load = load i4 %pred_linear_weight_V_addr

]]></Node>
<StgValue><ssdm name="pred_linear_weight_V_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:13 %store_ln305 = store i5 %add_ln305, i5 %dim

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="28" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %r_V = load i8 %h_graph_V_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %pred_linear_weight_V_load = load i4 %pred_linear_weight_V_addr

]]></Node>
<StgValue><ssdm name="pred_linear_weight_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="46" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %sext_ln1168 = sext i28 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1168"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="46" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %sext_ln1171 = sext i28 %pred_linear_weight_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:9 %r_V_1 = mul i46 %sext_ln1171, i46 %sext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:0 %lhs_load_1 = load i28 %lhs

]]></Node>
<StgValue><ssdm name="lhs_load_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %specloopname_ln305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln305"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:10 %lhs_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %lhs_load_1, i18 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:11 %ret_V = add i46 %lhs_1, i46 %r_V_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:12 %trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %ret_V, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:14 %store_ln717 = store i28 %trunc_ln2, i28 %lhs

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:15 %br_ln0 = br void %_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %mem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_addr_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:0 %lhs_load = load i28 %lhs

]]></Node>
<StgValue><ssdm name="lhs_load"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="28">
<![CDATA[
:1 %zext_ln736 = zext i28 %lhs_load

]]></Node>
<StgValue><ssdm name="zext_ln736"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:3 %write_ln736 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %mem_addr, i32 %zext_ln736, i4 15

]]></Node>
<StgValue><ssdm name="write_ln736"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4 %mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="54" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4 %mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="55" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4 %mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4 %mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_resp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="57" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4 %mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_resp"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
:5 %ret_ln309 = ret

]]></Node>
<StgValue><ssdm name="ret_ln309"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="78" name="mem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="79" name="task_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="task_r"/></StgValue>
</port>
<port id="80" name="pred_linear_bias_V_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="pred_linear_bias_V_0"/></StgValue>
</port>
<port id="81" name="h_graph_V" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="h_graph_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="pred_linear_weight_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="pred_linear_weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="StgValue_83" to="lhs" fromId="83" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_83" to="dim" fromId="83" toId="14">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="86" toId="15">
</dataflow>
<dataflow id="88" from="h_graph_V" to="specmemcore_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="97" from="mem" to="specinterface_ln0" fromId="78" toId="16">
</dataflow>
<dataflow id="99" from="empty_1" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="104" from="empty_8" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="109" from="empty" to="specinterface_ln0" fromId="108" toId="16">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="110" toId="16">
</dataflow>
<dataflow id="112" from="empty_8" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="114" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="16">
</dataflow>
<dataflow id="115" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="16">
</dataflow>
<dataflow id="116" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="16">
</dataflow>
<dataflow id="117" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="16">
</dataflow>
<dataflow id="118" from="empty_8" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="119" from="empty_8" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="121" from="_ssdm_op_Read.ap_auto.i64" to="task_read" fromId="120" toId="17">
</dataflow>
<dataflow id="122" from="task_r" to="task_read" fromId="79" toId="17">
</dataflow>
<dataflow id="123" from="pred_linear_bias_V_0" to="pred_linear_bias_V_0_load" fromId="80" toId="18">
</dataflow>
<dataflow id="125" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="124" toId="19">
</dataflow>
<dataflow id="126" from="task_read" to="trunc_ln" fromId="17" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_127" to="trunc_ln" fromId="127" toId="19">
</dataflow>
<dataflow id="130" from="StgValue_129" to="trunc_ln" fromId="129" toId="19">
</dataflow>
<dataflow id="131" from="trunc_ln" to="sext_ln304" fromId="19" toId="20">
</dataflow>
<dataflow id="132" from="mem" to="mem_addr" fromId="78" toId="21">
</dataflow>
<dataflow id="133" from="sext_ln304" to="mem_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="135" from="StgValue_134" to="store_ln305" fromId="134" toId="22">
</dataflow>
<dataflow id="136" from="dim" to="store_ln305" fromId="14" toId="22">
</dataflow>
<dataflow id="137" from="pred_linear_bias_V_0_load" to="store_ln305" fromId="18" toId="23">
</dataflow>
<dataflow id="138" from="lhs" to="store_ln305" fromId="13" toId="23">
</dataflow>
<dataflow id="139" from="dim" to="dim_2" fromId="14" toId="25">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="140" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_142" to="specpipeline_ln0" fromId="142" toId="26">
</dataflow>
<dataflow id="144" from="StgValue_100" to="specpipeline_ln0" fromId="100" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_83" to="specpipeline_ln0" fromId="83" toId="26">
</dataflow>
<dataflow id="146" from="StgValue_100" to="specpipeline_ln0" fromId="100" toId="26">
</dataflow>
<dataflow id="148" from="p_str" to="specpipeline_ln0" fromId="147" toId="26">
</dataflow>
<dataflow id="149" from="dim_2" to="icmp_ln305" fromId="25" toId="27">
</dataflow>
<dataflow id="151" from="StgValue_150" to="icmp_ln305" fromId="150" toId="27">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="152" toId="28">
</dataflow>
<dataflow id="155" from="StgValue_154" to="empty" fromId="154" toId="28">
</dataflow>
<dataflow id="156" from="StgValue_154" to="empty" fromId="154" toId="28">
</dataflow>
<dataflow id="157" from="StgValue_154" to="empty" fromId="154" toId="28">
</dataflow>
<dataflow id="158" from="dim_2" to="add_ln305" fromId="25" toId="29">
</dataflow>
<dataflow id="160" from="StgValue_159" to="add_ln305" fromId="159" toId="29">
</dataflow>
<dataflow id="161" from="icmp_ln305" to="br_ln305" fromId="27" toId="30">
</dataflow>
<dataflow id="162" from="dim_2" to="dim_cast" fromId="25" toId="31">
</dataflow>
<dataflow id="163" from="pred_linear_weight_V" to="pred_linear_weight_V_addr" fromId="82" toId="32">
</dataflow>
<dataflow id="165" from="StgValue_164" to="pred_linear_weight_V_addr" fromId="164" toId="32">
</dataflow>
<dataflow id="166" from="dim_cast" to="pred_linear_weight_V_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="167" from="h_graph_V" to="h_graph_V_addr" fromId="81" toId="33">
</dataflow>
<dataflow id="168" from="StgValue_164" to="h_graph_V_addr" fromId="164" toId="33">
</dataflow>
<dataflow id="169" from="dim_cast" to="h_graph_V_addr" fromId="31" toId="33">
</dataflow>
<dataflow id="170" from="h_graph_V_addr" to="r_V" fromId="33" toId="34">
</dataflow>
<dataflow id="171" from="pred_linear_weight_V_addr" to="pred_linear_weight_V_load" fromId="32" toId="35">
</dataflow>
<dataflow id="172" from="add_ln305" to="store_ln305" fromId="29" toId="36">
</dataflow>
<dataflow id="173" from="dim" to="store_ln305" fromId="14" toId="36">
</dataflow>
<dataflow id="174" from="h_graph_V_addr" to="r_V" fromId="33" toId="37">
</dataflow>
<dataflow id="175" from="pred_linear_weight_V_addr" to="pred_linear_weight_V_load" fromId="32" toId="38">
</dataflow>
<dataflow id="176" from="r_V" to="sext_ln1168" fromId="37" toId="39">
</dataflow>
<dataflow id="177" from="pred_linear_weight_V_load" to="sext_ln1171" fromId="38" toId="40">
</dataflow>
<dataflow id="178" from="sext_ln1171" to="r_V_1" fromId="40" toId="41">
</dataflow>
<dataflow id="179" from="sext_ln1168" to="r_V_1" fromId="39" toId="41">
</dataflow>
<dataflow id="180" from="lhs" to="lhs_load_1" fromId="13" toId="42">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopName" to="specloopname_ln305" fromId="181" toId="43">
</dataflow>
<dataflow id="184" from="empty_31" to="specloopname_ln305" fromId="183" toId="43">
</dataflow>
<dataflow id="186" from="_ssdm_op_BitConcatenate.i46.i28.i18" to="lhs_1" fromId="185" toId="44">
</dataflow>
<dataflow id="187" from="lhs_load_1" to="lhs_1" fromId="42" toId="44">
</dataflow>
<dataflow id="189" from="StgValue_188" to="lhs_1" fromId="188" toId="44">
</dataflow>
<dataflow id="190" from="lhs_1" to="ret_V" fromId="44" toId="45">
</dataflow>
<dataflow id="191" from="r_V_1" to="ret_V" fromId="41" toId="45">
</dataflow>
<dataflow id="193" from="_ssdm_op_PartSelect.i28.i46.i32.i32" to="trunc_ln2" fromId="192" toId="46">
</dataflow>
<dataflow id="194" from="ret_V" to="trunc_ln2" fromId="45" toId="46">
</dataflow>
<dataflow id="196" from="StgValue_195" to="trunc_ln2" fromId="195" toId="46">
</dataflow>
<dataflow id="198" from="StgValue_197" to="trunc_ln2" fromId="197" toId="46">
</dataflow>
<dataflow id="199" from="trunc_ln2" to="store_ln717" fromId="46" toId="47">
</dataflow>
<dataflow id="200" from="lhs" to="store_ln717" fromId="13" toId="47">
</dataflow>
<dataflow id="202" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="mem_addr_req" fromId="201" toId="49">
</dataflow>
<dataflow id="203" from="mem_addr" to="mem_addr_req" fromId="21" toId="49">
</dataflow>
<dataflow id="204" from="StgValue_83" to="mem_addr_req" fromId="83" toId="49">
</dataflow>
<dataflow id="205" from="lhs" to="lhs_load" fromId="13" toId="50">
</dataflow>
<dataflow id="206" from="lhs_load" to="zext_ln736" fromId="50" toId="51">
</dataflow>
<dataflow id="208" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln736" fromId="207" toId="52">
</dataflow>
<dataflow id="209" from="mem_addr" to="write_ln736" fromId="21" toId="52">
</dataflow>
<dataflow id="210" from="zext_ln736" to="write_ln736" fromId="51" toId="52">
</dataflow>
<dataflow id="212" from="StgValue_211" to="write_ln736" fromId="211" toId="52">
</dataflow>
<dataflow id="214" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="mem_addr_resp" fromId="213" toId="53">
</dataflow>
<dataflow id="215" from="mem_addr" to="mem_addr_resp" fromId="21" toId="53">
</dataflow>
<dataflow id="216" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="mem_addr_resp" fromId="213" toId="54">
</dataflow>
<dataflow id="217" from="mem_addr" to="mem_addr_resp" fromId="21" toId="54">
</dataflow>
<dataflow id="218" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="mem_addr_resp" fromId="213" toId="55">
</dataflow>
<dataflow id="219" from="mem_addr" to="mem_addr_resp" fromId="21" toId="55">
</dataflow>
<dataflow id="220" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="mem_addr_resp" fromId="213" toId="56">
</dataflow>
<dataflow id="221" from="mem_addr" to="mem_addr_resp" fromId="21" toId="56">
</dataflow>
<dataflow id="222" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="mem_addr_resp" fromId="213" toId="57">
</dataflow>
<dataflow id="223" from="mem_addr" to="mem_addr_resp" fromId="21" toId="57">
</dataflow>
<dataflow id="224" from="icmp_ln305" to="StgValue_2" fromId="27" toId="2">
</dataflow>
</dataflows>


</stg>
