============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  09:57:26 pm
  Module:                 INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                        Type         Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clock_name)               launch                                          0 R 
reg_line_in_reg[3][3]/CP                                           0             0 R 
reg_line_in_reg[3][3]/Q          HS65_LS_DFPRQX18      24 101.5  162  +255     255 F 
gen_filter[16].U_S0/e0[3] 
  csa_tree_U_S0_add_18_10_groupi/in_0[3] 
    g460/A                                                              +0     255   
    g460/Z                       HS65_LS_NOR2X6         3  13.6  121  +134     390 R 
    g447/C                                                              +0     390   
    g447/Z                       HS65_LS_AOI21X6        1   5.4   62   +70     459 F 
  csa_tree_U_S0_add_18_10_groupi/out_0[3] 
  addinc_U_S2_add_18_16/A[3] 
    g252/CI                                                             +0     459   
    g252/CO                      HS65_LS_FA1X4          1   7.8   70  +168     628 F 
    g251/A0                                                             +0     628   
    g251/CO                      HS65_LS_FA1X9          1   6.6   41  +133     761 F 
    g250/A0                                                             +0     761   
    g250/CO                      HS65_LS_FA1X4          1   7.8   70  +162     923 F 
    g249/A0                                                             +0     923   
    g249/S0                      HS65_LS_FA1X9          1   5.4   40  +194    1117 R 
  addinc_U_S2_add_18_16/Z[6] 
  csa_tree_U_s3_add_18_10_groupi/in_0[6] 
    g1126/CI                                                            +0    1117   
    g1126/S0                     HS65_LS_FA1X4          1   5.4   57  +216    1333 R 
    g1116/CI                                                            +0    1333   
    g1116/S0                     HS65_LS_FA1X4          1   6.4   61  +203    1536 F 
    g286/B0                                                             +0    1536   
    g286/CO                      HS65_LS_FA1X4          1   6.6   64  +167    1703 F 
    g285/A0                                                             +0    1703   
    g285/CO                      HS65_LS_FA1X4          1   6.6   64  +167    1870 F 
    g284/A0                                                             +0    1870   
    g284/CO                      HS65_LS_FA1X4          1   6.6   64  +167    2037 F 
    g283/A0                                                             +0    2038   
    g283/CO                      HS65_LS_FA1X4          1   6.6   64  +167    2205 F 
    g282/A0                                                             +0    2205   
    g282/CO                      HS65_LS_FA1X4          1   6.6   64  +167    2372 F 
    g281/A0                                                             +0    2372   
    g281/CO                      HS65_LS_FA1X4          1   6.6   64  +167    2539 F 
    g280/A0                                                             +0    2539   
    g280/CO                      HS65_LS_FA1X4          1   6.6   64  +167    2706 F 
    g279/A0                                                             +0    2706   
    g279/CO                      HS65_LS_FA1X4          1   6.6   64  +167    2873 F 
    g278/A0                                                             +0    2874   
    g278/CO                      HS65_LS_FA1X4          1   6.3   62  +166    3039 F 
    g277/A                                                              +0    3039   
    g277/Z                       HS65_LSS_XOR3X2        1   3.8   93  +156    3196 F 
  csa_tree_U_s3_add_18_10_groupi/out_0[15] 
gen_filter[16].U_S0/f1[9] 
reg_out_inter_reg[48][9]/D  <<<  HS65_LS_DFPRQX4                        +0    3196   
reg_out_inter_reg[48][9]/CP      setup                             0  +137    3332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)               capture                                      3636 R 
                                 adjustments                          -100    3536   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :     204ps 
Start-point  : reg_line_in_reg[3][3]/CP
End-point    : reg_out_inter_reg[48][9]/D
