INFO: [VRFC 10-163] Analyzing VHDL file "/home/dvd/SPL/spl_prj/spl_prj.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/sim/design_1_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0'
