#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct 24 18:08:26 2023
# Process ID: 3020
# Current directory: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12952 C:\Users\8211600\Desktop\APS\RISC-V_SNA\trunk\project\RISC-V_SNA.xpr
# Log file: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/vivado.log
# Journal file: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.xpr
INFO: [Project 1-313] Project file moved from 'D:/MIET/8211600/APS/RISC-V_SNA/trunk/project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 757.176 ; gain = 145.578
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CYBERcobra' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim/program.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_CYBERcobra_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/CYBERcobra.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYBERcobra
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder_usk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_usk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/instr_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/rf_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CYBERcobra
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv:25]
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv:26]
INFO: [VRFC 10-2458] undeclared symbol sw_i, assumed default net type wire [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv:27]
INFO: [VRFC 10-2458] undeclared symbol OUT, assumed default net type wire [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv:28]
WARNING: [VRFC 10-2938] 'OUT' is already implicitly declared on line 28 [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv:31]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 25 [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv:32]
WARNING: [VRFC 10-2938] 'rstn' is already implicitly declared on line 26 [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv:33]
WARNING: [VRFC 10-2938] 'sw_i' is already implicitly declared on line 27 [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim'
"xelab -wto e3c253f7859e48db897d3ba5a8deba43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_CYBERcobra_behav xil_defaultlib.tb_CYBERcobra xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e3c253f7859e48db897d3ba5a8deba43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_CYBERcobra_behav xil_defaultlib.tb_CYBERcobra xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'carry_i' [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv:17]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'carry_o' [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv" Line 22. Module tb_CYBERcobra has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder32.sv" Line 3. Module fulladder32_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/instr_mem.sv" Line 1. Module instr_mem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/rf_riscv.sv" Line 2. Module rf_riscv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/alu_riscv.sv" Line 4. Module alu_riscv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder_usk.sv" Line 1. Module fulladder_usk_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv" Line 1. Module fulladder4_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv" Line 1. Module fulladder4_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv" Line 1. Module fulladder4_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.alu_opcodes_pkg
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder32_default
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.fulladder4_default
Compiling module xil_defaultlib.fulladder_usk_default
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.CYBERcobra
Compiling module xil_defaultlib.tb_CYBERcobra
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CYBERcobra_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 757.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CYBERcobra_behav -key {Behavioral:sim_1:Functional:tb_CYBERcobra} -tclbatch {tb_CYBERcobra.tcl} -view {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/tb_CYBERcobra_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/tb_CYBERcobra_behav.wcfg
source tb_CYBERcobra.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Start test: 

===============================================
Add CYBERcobra signals to the waveform and then
CLICK THE BUTTON 'Run All'
===============================================

$stop called at time : 0 fs : File "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CYBERcobra_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 757.176 ; gain = 0.000
run all

 The test is over 
 See the internal signals of the CYBERcobra on the waveform 

$finish called at time : 10010 ns : File "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv" Line 49
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv
update_compile_order -fileset sim_1
set_property top nexys_CYBERcobra [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct 24 18:15:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_1/runme.log
[Tue Oct 24 18:15:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\8211600\Desktop\APS\RISC-V_SNA\trunk\src\tb\tb_cybercobra.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\8211600\Desktop\APS\RISC-V_SNA\trunk\src\sv\nexys_cybercobra_demo.sv:]
ERROR: [Common 17-180] Spawn failed: No error
create_run synth_2 -flow {Vivado Synthesis 2019} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7k70tfbv676-1
current_run [get_runs synth_2]
set_property part xc7a100tcsg324-1 [current_project]
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 18:18:41 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 18:18:41 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
open_run impl_2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2189.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2189.004 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2189.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2189.004 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 18:22:35 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/constr/nexys_a7_100t.xdc
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 18:25:40 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 18:25:40 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-08:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3080.660 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7AE9A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv} [get_hw_devices xc7a100t_0]
ERROR: [Labtools 27-3404] Incorrect program file format.  Please use: bit, rbt, or bin file.
close_hw_manager
add_files -norecurse C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 18:32:16 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 18:32:16 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 18:36:41 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 18:36:41 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-08:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3425.445 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7AE9A
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7AE9A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7AE9A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/demo.txt
set_property file_type {Memory Initialization Files} [get_files  C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/demo.txt]
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 18:46:43 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 18:46:43 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7AE9A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7AE9A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7AE9A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7AE9A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7AE9A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0F02DA
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B0F02DA
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7AE9A
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 19:09:08 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 19:09:08 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 19:13:59 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 19:13:59 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
open_run impl_2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3425.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 3436.227 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 3436.227 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3436.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nexys_CYBERcobra' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim/demo.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj nexys_CYBERcobra_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/CYBERcobra.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYBERcobra
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder_usk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_usk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/instr_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/rf_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys_CYBERcobra
INFO: [VRFC 10-2458] undeclared symbol splash, assumed default net type wire [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv:15]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv:16]
WARNING: [VRFC 10-2938] 'splash' is already implicitly declared on line 15 [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv:26]
WARNING: [VRFC 10-2938] 'out' is already implicitly declared on line 16 [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv:27]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim'
"xelab -wto e3c253f7859e48db897d3ba5a8deba43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nexys_CYBERcobra_behav xil_defaultlib.nexys_CYBERcobra xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e3c253f7859e48db897d3ba5a8deba43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nexys_CYBERcobra_behav xil_defaultlib.nexys_CYBERcobra xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'carry_i' [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv:17]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'carry_o' [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv" Line 3. Module nexys_CYBERcobra has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder32.sv" Line 3. Module fulladder32_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/instr_mem.sv" Line 1. Module instr_mem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/rf_riscv.sv" Line 2. Module rf_riscv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/alu_riscv.sv" Line 4. Module alu_riscv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder_usk.sv" Line 1. Module fulladder_usk_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv" Line 1. Module fulladder4_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv" Line 1. Module fulladder4_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv" Line 1. Module fulladder4_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.alu_opcodes_pkg
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder32_default
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.fulladder4_default
Compiling module xil_defaultlib.fulladder_usk_default
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.CYBERcobra
Compiling module xil_defaultlib.nexys_CYBERcobra
Compiling module xil_defaultlib.glbl
Built simulation snapshot nexys_CYBERcobra_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim/xsim.dir/nexys_CYBERcobra_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 24 19:19:26 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3576.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nexys_CYBERcobra_behav -key {Behavioral:sim_1:Functional:nexys_CYBERcobra} -tclbatch {nexys_CYBERcobra.tcl} -view {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/tb_CYBERcobra_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/tb_CYBERcobra_behav.wcfg
WARNING: Simulation object /tb_CYBERcobra/OUT was not found in the design.
WARNING: Simulation object /tb_CYBERcobra/clk was not found in the design.
WARNING: Simulation object /tb_CYBERcobra/rstn was not found in the design.
WARNING: Simulation object /tb_CYBERcobra/sw_i was not found in the design.
WARNING: Simulation object /tb_CYBERcobra/dut/PC_instance/addr was not found in the design.
WARNING: Simulation object /tb_CYBERcobra/dut/rf_riscv_instance/read_addr1_i was not found in the design.
WARNING: Simulation object /tb_CYBERcobra/dut/rf_riscv_instance/read_addr2_i was not found in the design.
WARNING: Simulation object /tb_CYBERcobra/dut/alu_riscv_instance/alu_op_i was not found in the design.
WARNING: Simulation object /tb_CYBERcobra/dut/alu_riscv_instance/flag_o was not found in the design.
WARNING: Simulation object /tb_CYBERcobra/dut/instr_mem_instance/read_data_o was not found in the design.
WARNING: Simulation object /tb_CYBERcobra/dut/alu_riscv_instance/a_i was not found in the design.
WARNING: Simulation object /tb_CYBERcobra/dut/alu_riscv_instance/b_i was not found in the design.
source nexys_CYBERcobra.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nexys_CYBERcobra_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3576.621 ; gain = 0.000
run all
run all
export_ip_user_files -of_objects  [get_files C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv] -no_script -reset -force -quiet
remove_files  C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra_demo.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top tb_CYBERcobra [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove:       ,       : "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_hw_manager
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CYBERcobra' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim/demo.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_CYBERcobra_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim'
"xelab -wto e3c253f7859e48db897d3ba5a8deba43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_CYBERcobra_behav xil_defaultlib.tb_CYBERcobra xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e3c253f7859e48db897d3ba5a8deba43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_CYBERcobra_behav xil_defaultlib.tb_CYBERcobra xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'carry_i' [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv:17]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'carry_o' [C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv" Line 22. Module tb_CYBERcobra has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder32.sv" Line 3. Module fulladder32_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/instr_mem.sv" Line 1. Module instr_mem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/rf_riscv.sv" Line 2. Module rf_riscv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/alu_riscv.sv" Line 4. Module alu_riscv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder_usk.sv" Line 1. Module fulladder_usk_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv" Line 1. Module fulladder4_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv" Line 1. Module fulladder4_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv" Line 1. Module fulladder4_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/fulladder.sv" Line 3. Module fulladder has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.alu_opcodes_pkg
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder32_default
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.fulladder4_default
Compiling module xil_defaultlib.fulladder_usk_default
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.CYBERcobra
Compiling module xil_defaultlib.tb_CYBERcobra
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CYBERcobra_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3660.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CYBERcobra_behav -key {Behavioral:sim_1:Functional:tb_CYBERcobra} -tclbatch {tb_CYBERcobra.tcl} -view {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/tb_CYBERcobra_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/tb_CYBERcobra_behav.wcfg
source tb_CYBERcobra.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Start test: 

===============================================
Add CYBERcobra signals to the waveform and then
CLICK THE BUTTON 'Run All'
===============================================

$stop called at time : 0 fs : File "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CYBERcobra_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4030.531 ; gain = 370.410
run all

 The test is over 
 See the internal signals of the CYBERcobra on the waveform 

$finish called at time : 10010 ns : File "C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/tb/tb_cybercobra.sv" Line 49
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2

open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-08:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4030.531 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7AE9A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 19:33:02 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 19:33:02 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7AE9A
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 19:47:39 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 19:47:39 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0F02DA
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 19:53:19 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 19:53:19 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 19:55:27 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 19:55:27 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 19:56:10 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 19:56:10 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 20:13:24 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 20:13:24 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 20:15:19 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 20:15:19 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 20:21:07 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 20:21:07 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B0F02DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0F02DA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 20:33:17 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 20:33:17 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
export_ip_user_files -of_objects  [get_files C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/demo.txt] -no_script -reset -force -quiet
remove_files  C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/demo.txt
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 20:49:45 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 20:49:45 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/src/sv/nexys_cybercobra.sv
update_compile_order -fileset sources_1
set_property top nexys_CYBERcobra_dz [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Oct 24 20:59:06 2023] Launched synth_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/synth_2/runme.log
[Tue Oct 24 20:59:06 2023] Launched impl_2...
Run output will be captured here: C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra_dz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8211600/Desktop/APS/RISC-V_SNA/trunk/project/RISC-V_SNA.runs/impl_2/nexys_CYBERcobra_dz.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 24 21:03:28 2023...
