<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p996" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_996{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_996{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_996{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_996{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_996{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t6_996{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t7_996{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_996{left:69px;bottom:980px;letter-spacing:-0.09px;}
#t9_996{left:154px;bottom:980px;letter-spacing:-0.1px;word-spacing:0.02px;}
#ta_996{left:69px;bottom:956px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_996{left:69px;bottom:939px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tc_996{left:69px;bottom:922px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_996{left:431px;bottom:922px;letter-spacing:-0.16px;}
#te_996{left:518px;bottom:922px;}
#tf_996{left:69px;bottom:897px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tg_996{left:69px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#th_996{left:554px;bottom:881px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#ti_996{left:660px;bottom:881px;}
#tj_996{left:69px;bottom:854px;}
#tk_996{left:95px;bottom:858px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tl_996{left:570px;bottom:858px;letter-spacing:-0.17px;}
#tm_996{left:629px;bottom:858px;}
#tn_996{left:634px;bottom:865px;}
#to_996{left:645px;bottom:858px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tp_996{left:95px;bottom:841px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_996{left:95px;bottom:824px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#tr_996{left:69px;bottom:798px;}
#ts_996{left:95px;bottom:801px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tt_996{left:95px;bottom:777px;}
#tu_996{left:121px;bottom:777px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tv_996{left:641px;bottom:777px;letter-spacing:-0.17px;}
#tw_996{left:751px;bottom:777px;letter-spacing:-0.08px;word-spacing:-0.54px;}
#tx_996{left:121px;bottom:760px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#ty_996{left:121px;bottom:743px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tz_996{left:95px;bottom:719px;}
#t10_996{left:121px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_996{left:121px;bottom:692px;}
#t12_996{left:147px;bottom:694px;letter-spacing:-0.11px;word-spacing:-0.97px;}
#t13_996{left:184px;bottom:694px;letter-spacing:-0.13px;word-spacing:-0.95px;}
#t14_996{left:146px;bottom:677px;letter-spacing:-0.14px;word-spacing:-1px;}
#t15_996{left:146px;bottom:661px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t16_996{left:121px;bottom:634px;}
#t17_996{left:147px;bottom:636px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t18_996{left:146px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_996{left:146px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1a_996{left:69px;bottom:578px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t1b_996{left:69px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t1c_996{left:69px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t1d_996{left:69px;bottom:528px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t1e_996{left:69px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1f_996{left:69px;bottom:477px;}
#t1g_996{left:95px;bottom:480px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t1h_996{left:69px;bottom:454px;}
#t1i_996{left:95px;bottom:457px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1j_996{left:69px;bottom:431px;}
#t1k_996{left:95px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_996{left:69px;bottom:408px;}
#t1m_996{left:95px;bottom:412px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1n_996{left:69px;bottom:385px;}
#t1o_996{left:95px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1p_996{left:69px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t1q_996{left:69px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_996{left:69px;bottom:331px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t1s_996{left:69px;bottom:281px;letter-spacing:-0.09px;}
#t1t_996{left:154px;bottom:281px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1u_996{left:69px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1v_996{left:69px;bottom:240px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#t1w_996{left:69px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t1x_996{left:69px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t1y_996{left:69px;bottom:182px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1z_996{left:69px;bottom:133px;letter-spacing:-0.13px;}
#t20_996{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t21_996{left:836px;bottom:133px;letter-spacing:-0.1px;}
#t22_996{left:91px;bottom:116px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t23_996{left:131px;bottom:116px;letter-spacing:-0.1px;word-spacing:0.01px;}

.s1_996{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_996{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_996{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_996{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_996{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_996{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_996{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_996{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s9_996{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_996{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts996" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg996Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg996" style="-webkit-user-select: none;"><object width="935" height="1210" data="996/996.svg" type="image/svg+xml" id="pdf996" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_996" class="t s1_996">26-20 </span><span id="t2_996" class="t s1_996">Vol. 3C </span>
<span id="t3_996" class="t s2_996">VMX NON-ROOT OPERATION </span>
<span id="t4_996" class="t s3_996">When the processor encounters a virtualization exception, it saves information about the exception to the virtual- </span>
<span id="t5_996" class="t s3_996">ization-exception information area; see Section 26.5.7.2. </span>
<span id="t6_996" class="t s3_996">After saving virtualization-exception information, the processor delivers a virtualization exception as it would any </span>
<span id="t7_996" class="t s3_996">other exception; see Section 26.5.7.3 for details. </span>
<span id="t8_996" class="t s4_996">26.5.7.1 </span><span id="t9_996" class="t s4_996">Convertible EPT Violations </span>
<span id="ta_996" class="t s3_996">If the “EPT-violation #VE” VM-execution control is 0 (e.g., on processors that do not support this feature), EPT </span>
<span id="tb_996" class="t s3_996">violations always cause VM exits. If instead the control is 1, certain EPT violations may be converted to cause virtu- </span>
<span id="tc_996" class="t s3_996">alization exceptions instead; such EPT violations are </span><span id="td_996" class="t s5_996">convertible</span><span id="te_996" class="t s3_996">. </span>
<span id="tf_996" class="t s3_996">The values of certain EPT paging-structure entries determine which EPT violations are convertible. Specifically, </span>
<span id="tg_996" class="t s3_996">bit 63 of certain EPT paging-structure entries may be defined to mean </span><span id="th_996" class="t s5_996">suppress #VE</span><span id="ti_996" class="t s3_996">: </span>
<span id="tj_996" class="t s6_996">• </span><span id="tk_996" class="t s3_996">If bits 2:0 of an EPT paging-structure entry are all 0, the entry is not </span><span id="tl_996" class="t s5_996">present</span><span id="tm_996" class="t s3_996">. </span>
<span id="tn_996" class="t s7_996">1 </span>
<span id="to_996" class="t s3_996">If the processor encounters </span>
<span id="tp_996" class="t s3_996">such an entry while translating a guest-physical address, it causes an EPT violation. The EPT violation is </span>
<span id="tq_996" class="t s3_996">convertible if and only if bit 63 of the entry is 0. </span>
<span id="tr_996" class="t s6_996">• </span><span id="ts_996" class="t s3_996">If an EPT paging-structure entry is present, the following cases apply: </span>
<span id="tt_996" class="t s3_996">— </span><span id="tu_996" class="t s3_996">If the value of the EPT paging-structure entry is not supported, the entry is </span><span id="tv_996" class="t s5_996">misconfigured</span><span id="tw_996" class="t s3_996">. If the </span>
<span id="tx_996" class="t s3_996">processor encounters such an entry while translating a guest-physical address, it causes an EPT misconfig- </span>
<span id="ty_996" class="t s3_996">uration (not an EPT violation). EPT misconfigurations always cause VM exits. </span>
<span id="tz_996" class="t s3_996">— </span><span id="t10_996" class="t s3_996">If the value of the EPT paging-structure entry is supported, the following cases apply: </span>
<span id="t11_996" class="t s8_996">• </span><span id="t12_996" class="t s3_996">If bit </span><span id="t13_996" class="t s3_996">7 of the entry is 1, or if the entry is an EPT PTE, the entry maps a page. If the processor uses such </span>
<span id="t14_996" class="t s3_996">an entry to translate a guest-physical address, and if an access to that address causes an EPT violation, </span>
<span id="t15_996" class="t s3_996">the EPT violation is convertible if and only if bit 63 of the entry is 0. </span>
<span id="t16_996" class="t s8_996">• </span><span id="t17_996" class="t s3_996">If bit 7 of the entry is 0 and the entry is not an EPT PTE, the entry references another EPT paging </span>
<span id="t18_996" class="t s3_996">structure. The processor does not use the value of bit 63 of the entry to determine whether any </span>
<span id="t19_996" class="t s3_996">subsequent EPT violation is convertible. </span>
<span id="t1a_996" class="t s3_996">If an access to a guest-physical address causes an EPT violation, bit 63 of exactly one of the EPT paging-structure </span>
<span id="t1b_996" class="t s3_996">entries used to translate that address is used to determine whether the EPT violation is convertible: either a entry </span>
<span id="t1c_996" class="t s3_996">that is not present (if the guest-physical address does not translate to a physical address) or an entry that maps a </span>
<span id="t1d_996" class="t s3_996">page (if it does). </span>
<span id="t1e_996" class="t s3_996">A convertible EPT violation instead causes a virtualization exception if the following all hold: </span>
<span id="t1f_996" class="t s6_996">• </span><span id="t1g_996" class="t s3_996">CR0.PE = 1; </span>
<span id="t1h_996" class="t s6_996">• </span><span id="t1i_996" class="t s3_996">the logical processor is not in the process of delivering an event through the IDT; </span>
<span id="t1j_996" class="t s6_996">• </span><span id="t1k_996" class="t s3_996">the EPT violation did not cause a shadow stack to become prematurely busy (see Section 26.4.3); </span>
<span id="t1l_996" class="t s6_996">• </span><span id="t1m_996" class="t s3_996">the EPT violation does not result from the output process of Intel Processor Trace (Section 26.5.4); and </span>
<span id="t1n_996" class="t s6_996">• </span><span id="t1o_996" class="t s3_996">the 32 bits at offset 4 in the virtualization-exception information area are all 0. </span>
<span id="t1p_996" class="t s3_996">Delivery of virtualization exceptions writes the value FFFFFFFFH to offset 4 in the virtualization-exception informa- </span>
<span id="t1q_996" class="t s3_996">tion area (see Section 26.5.7.2). Thus, once a virtualization exception occurs, another can occur only if software </span>
<span id="t1r_996" class="t s3_996">clears this field. </span>
<span id="t1s_996" class="t s4_996">26.5.7.2 </span><span id="t1t_996" class="t s4_996">Virtualization-Exception Information </span>
<span id="t1u_996" class="t s3_996">Virtualization exceptions save data into the virtualization-exception information area (see Section 25.6.20). </span>
<span id="t1v_996" class="t s3_996">Table 26-1 enumerates the data saved and the format of the area. </span>
<span id="t1w_996" class="t s3_996">A VMM may allow guest software to access the virtualization-exception information area. If it does, the guest soft- </span>
<span id="t1x_996" class="t s3_996">ware may modify that memory (e.g., to clear the 32-bit value at offset 4; see Section 26.5.7.1). (This is an excep- </span>
<span id="t1y_996" class="t s3_996">tion to the general requirement given in Section 25.11.4.) </span>
<span id="t1z_996" class="t s9_996">1. </span><span id="t20_996" class="t s9_996">If the “mode-based execute control for EPT” VM-execution control is 1, an EPT paging-structure entry is present if any of bits 2:0 </span><span id="t21_996" class="t sa_996">or </span>
<span id="t22_996" class="t sa_996">bit 10 </span><span id="t23_996" class="t s9_996">is 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
