INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/_Senior/Semester_1/6.111/final_project/digiteyez/final_project/final_project.srcs/sources_1/new/screen_interfacer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module screen_interfacer
INFO: [VRFC 10-2458] undeclared symbol to_send, assumed default net type wire [D:/_Senior/Semester_1/6.111/final_project/digiteyez/final_project/final_project.srcs/sources_1/new/screen_interfacer.sv:31]
INFO: [VRFC 10-2458] undeclared symbol ready_to_send, assumed default net type wire [D:/_Senior/Semester_1/6.111/final_project/digiteyez/final_project/final_project.srcs/sources_1/new/screen_interfacer.sv:31]
INFO: [VRFC 10-311] analyzing module spi_send
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/_Senior/Semester_1/6.111/final_project/digiteyez/final_project/final_project.srcs/sim_1/new/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
