Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan 14 14:11:28 2020
| Host         : n7-b301-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_LEVEL_timing_summary_routed.rpt -pb TOP_LEVEL_timing_summary_routed.pb -rpx TOP_LEVEL_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_LEVEL
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.078      -80.700                      8                  368        0.169        0.000                      0                  368        4.500        0.000                       0                   245  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.078      -80.700                      8                  326        0.169        0.000                      0                  326        4.500        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.057        0.000                      0                   42        0.720        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack      -11.078ns,  Total Violation      -80.700ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.078ns  (required time - arrival time)
  Source:                 C2/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.134ns  (logic 12.505ns (59.171%)  route 8.629ns (40.830%))
  Logic Levels:           32  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.627     5.229    C2/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  C2/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  C2/X_reg[0]/Q
                         net (fo=42, routed)          0.691     6.376    C2/X_reg_n_0_[0]
    SLICE_X10Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.896 r  C2/temp4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.896    C2/temp4_carry_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.219 f  C2/temp4_carry__0/O[1]
                         net (fo=6, routed)           0.501     7.720    C2/temp4_carry__0_n_6
    SLICE_X9Y112         LUT1 (Prop_lut1_I0_O)        0.306     8.026 r  C2/temp30_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.026    C2/temp30_carry__0_i_2_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.424 r  C2/temp30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.424    C2/temp30_carry__0_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.758 r  C2/temp30_carry__1/O[1]
                         net (fo=11, routed)          0.660     9.419    C2/temp4[10]
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.303     9.722 r  C2/temp2_carry__0_i_10/O
                         net (fo=19, routed)          0.764    10.486    C2/temp2_carry__0_i_10_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.610 r  C2/temp2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.610    C2/temp2_carry__1_i_8_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.123 r  C2/temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.123    C2/temp2_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.240 r  C2/temp2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.240    C2/temp2_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.494 r  C2/temp2__222_carry__2_i_9/CO[0]
                         net (fo=25, routed)          0.550    12.044    C2/temp2__222_carry__2_i_9_n_3
    SLICE_X8Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851    12.895 r  C2/temp2__222_carry__5_i_8/CO[2]
                         net (fo=4, routed)           0.242    13.136    C2/temp2__222_carry__5_i_8_n_1
    SLICE_X9Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    13.914 r  C2/temp2__222_carry__5_i_10/CO[2]
                         net (fo=4, routed)           0.653    14.567    C2/temp2__222_carry__5_i_10_n_1
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    15.354 r  C2/temp2__222_carry__6_i_9/O[1]
                         net (fo=3, routed)           0.888    16.242    C2/temp2__222_carry__6_i_9_n_6
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.303    16.545 r  C2/temp2__222_carry__6_i_6/O
                         net (fo=1, routed)           0.000    16.545    C2/temp2__222_carry__6_i_6_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.925 r  C2/temp2__222_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.925    C2/temp2__222_carry__6_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  C2/temp2__222_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.042    C2/temp2__222_carry__7_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  C2/temp2__222_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.159    C2/temp2__222_carry__8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.378 r  C2/temp2__222_carry__9/O[0]
                         net (fo=3, routed)           0.758    18.136    C2/temp2__222_carry__9_n_7
    SLICE_X3Y115         LUT4 (Prop_lut4_I0_O)        0.295    18.431 r  C2/temp2__359_carry__6_i_7/O
                         net (fo=1, routed)           0.000    18.431    C2/temp2__359_carry__6_i_7_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  C2/temp2__359_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.981    C2/temp2__359_carry__6_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.220 r  C2/temp2__359_carry__7/O[2]
                         net (fo=3, routed)           0.659    19.879    C2/temp2__359_carry__7_n_5
    SLICE_X1Y117         LUT2 (Prop_lut2_I0_O)        0.302    20.181 r  C2/temp2__467_carry__4_i_3/O
                         net (fo=1, routed)           0.000    20.181    C2/temp2__467_carry__4_i_3_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.731 r  C2/temp2__467_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.731    C2/temp2__467_carry__4_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.065 r  C2/temp2__467_carry__5/O[1]
                         net (fo=3, routed)           0.687    21.752    C2/temp2__467_carry__5_n_6
    SLICE_X2Y117         LUT4 (Prop_lut4_I0_O)        0.303    22.055 r  C2/temp2__554_carry__5_i_5/O
                         net (fo=1, routed)           0.000    22.055    C2/temp2__554_carry__5_i_5_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.431 r  C2/temp2__554_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.431    C2/temp2__554_carry__5_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.660 r  C2/temp2__554_carry__6/CO[2]
                         net (fo=10, routed)          0.543    23.203    C2/temp2__554_carry__6_n_1
    SLICE_X7Y117         LUT6 (Prop_lut6_I4_O)        0.310    23.513 r  C2/temp[3]_i_8/O
                         net (fo=1, routed)           0.409    23.923    C2/temp[3]_i_8_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.579 r  C2/temp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.579    C2/temp_reg[3]_i_2_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.801 f  C2/temp0_carry_i_6/O[0]
                         net (fo=2, routed)           0.624    25.424    C2/temp2[5]
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.299    25.723 r  C2/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000    25.723    C2/temp0_carry_i_4_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.363 r  C2/temp0_carry/O[3]
                         net (fo=1, routed)           0.000    26.363    C2/p_0_in[7]
    SLICE_X5Y118         FDRE                                         r  C2/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.577    14.999    C2/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  C2/temp_reg[7]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X5Y118         FDRE (Setup_fdre_C_D)        0.062    15.285    C2/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -26.363    
  -------------------------------------------------------------------
                         slack                                -11.078    

Slack (VIOLATED) :        -11.018ns  (required time - arrival time)
  Source:                 C2/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.074ns  (logic 12.445ns (59.054%)  route 8.629ns (40.946%))
  Logic Levels:           32  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.627     5.229    C2/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  C2/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  C2/X_reg[0]/Q
                         net (fo=42, routed)          0.691     6.376    C2/X_reg_n_0_[0]
    SLICE_X10Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.896 r  C2/temp4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.896    C2/temp4_carry_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.219 f  C2/temp4_carry__0/O[1]
                         net (fo=6, routed)           0.501     7.720    C2/temp4_carry__0_n_6
    SLICE_X9Y112         LUT1 (Prop_lut1_I0_O)        0.306     8.026 r  C2/temp30_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.026    C2/temp30_carry__0_i_2_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.424 r  C2/temp30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.424    C2/temp30_carry__0_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.758 r  C2/temp30_carry__1/O[1]
                         net (fo=11, routed)          0.660     9.419    C2/temp4[10]
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.303     9.722 r  C2/temp2_carry__0_i_10/O
                         net (fo=19, routed)          0.764    10.486    C2/temp2_carry__0_i_10_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.610 r  C2/temp2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.610    C2/temp2_carry__1_i_8_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.123 r  C2/temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.123    C2/temp2_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.240 r  C2/temp2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.240    C2/temp2_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.494 r  C2/temp2__222_carry__2_i_9/CO[0]
                         net (fo=25, routed)          0.550    12.044    C2/temp2__222_carry__2_i_9_n_3
    SLICE_X8Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851    12.895 r  C2/temp2__222_carry__5_i_8/CO[2]
                         net (fo=4, routed)           0.242    13.136    C2/temp2__222_carry__5_i_8_n_1
    SLICE_X9Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    13.914 r  C2/temp2__222_carry__5_i_10/CO[2]
                         net (fo=4, routed)           0.653    14.567    C2/temp2__222_carry__5_i_10_n_1
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    15.354 r  C2/temp2__222_carry__6_i_9/O[1]
                         net (fo=3, routed)           0.888    16.242    C2/temp2__222_carry__6_i_9_n_6
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.303    16.545 r  C2/temp2__222_carry__6_i_6/O
                         net (fo=1, routed)           0.000    16.545    C2/temp2__222_carry__6_i_6_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.925 r  C2/temp2__222_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.925    C2/temp2__222_carry__6_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  C2/temp2__222_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.042    C2/temp2__222_carry__7_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  C2/temp2__222_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.159    C2/temp2__222_carry__8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.378 r  C2/temp2__222_carry__9/O[0]
                         net (fo=3, routed)           0.758    18.136    C2/temp2__222_carry__9_n_7
    SLICE_X3Y115         LUT4 (Prop_lut4_I0_O)        0.295    18.431 r  C2/temp2__359_carry__6_i_7/O
                         net (fo=1, routed)           0.000    18.431    C2/temp2__359_carry__6_i_7_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  C2/temp2__359_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.981    C2/temp2__359_carry__6_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.220 r  C2/temp2__359_carry__7/O[2]
                         net (fo=3, routed)           0.659    19.879    C2/temp2__359_carry__7_n_5
    SLICE_X1Y117         LUT2 (Prop_lut2_I0_O)        0.302    20.181 r  C2/temp2__467_carry__4_i_3/O
                         net (fo=1, routed)           0.000    20.181    C2/temp2__467_carry__4_i_3_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.731 r  C2/temp2__467_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.731    C2/temp2__467_carry__4_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.065 r  C2/temp2__467_carry__5/O[1]
                         net (fo=3, routed)           0.687    21.752    C2/temp2__467_carry__5_n_6
    SLICE_X2Y117         LUT4 (Prop_lut4_I0_O)        0.303    22.055 r  C2/temp2__554_carry__5_i_5/O
                         net (fo=1, routed)           0.000    22.055    C2/temp2__554_carry__5_i_5_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.431 r  C2/temp2__554_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.431    C2/temp2__554_carry__5_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.660 r  C2/temp2__554_carry__6/CO[2]
                         net (fo=10, routed)          0.543    23.203    C2/temp2__554_carry__6_n_1
    SLICE_X7Y117         LUT6 (Prop_lut6_I4_O)        0.310    23.513 r  C2/temp[3]_i_8/O
                         net (fo=1, routed)           0.409    23.923    C2/temp[3]_i_8_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.579 r  C2/temp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.579    C2/temp_reg[3]_i_2_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.801 f  C2/temp0_carry_i_6/O[0]
                         net (fo=2, routed)           0.624    25.424    C2/temp2[5]
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.299    25.723 r  C2/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000    25.723    C2/temp0_carry_i_4_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.303 r  C2/temp0_carry/O[2]
                         net (fo=1, routed)           0.000    26.303    C2/p_0_in[6]
    SLICE_X5Y118         FDRE                                         r  C2/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.577    14.999    C2/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  C2/temp_reg[6]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X5Y118         FDRE (Setup_fdre_C_D)        0.062    15.285    C2/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -26.303    
  -------------------------------------------------------------------
                         slack                                -11.018    

Slack (VIOLATED) :        -10.665ns  (required time - arrival time)
  Source:                 C2/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.721ns  (logic 12.092ns (58.357%)  route 8.629ns (41.643%))
  Logic Levels:           32  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.627     5.229    C2/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  C2/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  C2/X_reg[0]/Q
                         net (fo=42, routed)          0.691     6.376    C2/X_reg_n_0_[0]
    SLICE_X10Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.896 r  C2/temp4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.896    C2/temp4_carry_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.219 f  C2/temp4_carry__0/O[1]
                         net (fo=6, routed)           0.501     7.720    C2/temp4_carry__0_n_6
    SLICE_X9Y112         LUT1 (Prop_lut1_I0_O)        0.306     8.026 r  C2/temp30_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.026    C2/temp30_carry__0_i_2_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.424 r  C2/temp30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.424    C2/temp30_carry__0_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.758 r  C2/temp30_carry__1/O[1]
                         net (fo=11, routed)          0.660     9.419    C2/temp4[10]
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.303     9.722 r  C2/temp2_carry__0_i_10/O
                         net (fo=19, routed)          0.764    10.486    C2/temp2_carry__0_i_10_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.610 r  C2/temp2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.610    C2/temp2_carry__1_i_8_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.123 r  C2/temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.123    C2/temp2_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.240 r  C2/temp2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.240    C2/temp2_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.494 r  C2/temp2__222_carry__2_i_9/CO[0]
                         net (fo=25, routed)          0.550    12.044    C2/temp2__222_carry__2_i_9_n_3
    SLICE_X8Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851    12.895 r  C2/temp2__222_carry__5_i_8/CO[2]
                         net (fo=4, routed)           0.242    13.136    C2/temp2__222_carry__5_i_8_n_1
    SLICE_X9Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    13.914 r  C2/temp2__222_carry__5_i_10/CO[2]
                         net (fo=4, routed)           0.653    14.567    C2/temp2__222_carry__5_i_10_n_1
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    15.354 r  C2/temp2__222_carry__6_i_9/O[1]
                         net (fo=3, routed)           0.888    16.242    C2/temp2__222_carry__6_i_9_n_6
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.303    16.545 r  C2/temp2__222_carry__6_i_6/O
                         net (fo=1, routed)           0.000    16.545    C2/temp2__222_carry__6_i_6_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.925 r  C2/temp2__222_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.925    C2/temp2__222_carry__6_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  C2/temp2__222_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.042    C2/temp2__222_carry__7_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  C2/temp2__222_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.159    C2/temp2__222_carry__8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.378 r  C2/temp2__222_carry__9/O[0]
                         net (fo=3, routed)           0.758    18.136    C2/temp2__222_carry__9_n_7
    SLICE_X3Y115         LUT4 (Prop_lut4_I0_O)        0.295    18.431 r  C2/temp2__359_carry__6_i_7/O
                         net (fo=1, routed)           0.000    18.431    C2/temp2__359_carry__6_i_7_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  C2/temp2__359_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.981    C2/temp2__359_carry__6_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.220 r  C2/temp2__359_carry__7/O[2]
                         net (fo=3, routed)           0.659    19.879    C2/temp2__359_carry__7_n_5
    SLICE_X1Y117         LUT2 (Prop_lut2_I0_O)        0.302    20.181 r  C2/temp2__467_carry__4_i_3/O
                         net (fo=1, routed)           0.000    20.181    C2/temp2__467_carry__4_i_3_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.731 r  C2/temp2__467_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.731    C2/temp2__467_carry__4_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.065 r  C2/temp2__467_carry__5/O[1]
                         net (fo=3, routed)           0.687    21.752    C2/temp2__467_carry__5_n_6
    SLICE_X2Y117         LUT4 (Prop_lut4_I0_O)        0.303    22.055 r  C2/temp2__554_carry__5_i_5/O
                         net (fo=1, routed)           0.000    22.055    C2/temp2__554_carry__5_i_5_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.431 r  C2/temp2__554_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.431    C2/temp2__554_carry__5_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.660 r  C2/temp2__554_carry__6/CO[2]
                         net (fo=10, routed)          0.543    23.203    C2/temp2__554_carry__6_n_1
    SLICE_X7Y117         LUT6 (Prop_lut6_I4_O)        0.310    23.513 r  C2/temp[3]_i_8/O
                         net (fo=1, routed)           0.409    23.923    C2/temp[3]_i_8_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.579 r  C2/temp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.579    C2/temp_reg[3]_i_2_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.801 f  C2/temp0_carry_i_6/O[0]
                         net (fo=2, routed)           0.624    25.424    C2/temp2[5]
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.299    25.723 r  C2/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000    25.723    C2/temp0_carry_i_4_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.950 r  C2/temp0_carry/O[1]
                         net (fo=1, routed)           0.000    25.950    C2/p_0_in[5]
    SLICE_X5Y118         FDRE                                         r  C2/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.577    14.999    C2/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  C2/temp_reg[5]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X5Y118         FDRE (Setup_fdre_C_D)        0.062    15.285    C2/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -25.950    
  -------------------------------------------------------------------
                         slack                                -10.665    

Slack (VIOLATED) :        -10.358ns  (required time - arrival time)
  Source:                 C2/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.414ns  (logic 11.971ns (58.643%)  route 8.443ns (41.357%))
  Logic Levels:           31  (CARRY4=22 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.627     5.229    C2/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  C2/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  C2/X_reg[0]/Q
                         net (fo=42, routed)          0.691     6.376    C2/X_reg_n_0_[0]
    SLICE_X10Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.896 r  C2/temp4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.896    C2/temp4_carry_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.219 f  C2/temp4_carry__0/O[1]
                         net (fo=6, routed)           0.501     7.720    C2/temp4_carry__0_n_6
    SLICE_X9Y112         LUT1 (Prop_lut1_I0_O)        0.306     8.026 r  C2/temp30_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.026    C2/temp30_carry__0_i_2_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.424 r  C2/temp30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.424    C2/temp30_carry__0_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.758 r  C2/temp30_carry__1/O[1]
                         net (fo=11, routed)          0.660     9.419    C2/temp4[10]
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.303     9.722 r  C2/temp2_carry__0_i_10/O
                         net (fo=19, routed)          0.764    10.486    C2/temp2_carry__0_i_10_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.610 r  C2/temp2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.610    C2/temp2_carry__1_i_8_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.123 r  C2/temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.123    C2/temp2_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.240 r  C2/temp2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.240    C2/temp2_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.494 r  C2/temp2__222_carry__2_i_9/CO[0]
                         net (fo=25, routed)          0.550    12.044    C2/temp2__222_carry__2_i_9_n_3
    SLICE_X8Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851    12.895 r  C2/temp2__222_carry__5_i_8/CO[2]
                         net (fo=4, routed)           0.242    13.136    C2/temp2__222_carry__5_i_8_n_1
    SLICE_X9Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    13.914 r  C2/temp2__222_carry__5_i_10/CO[2]
                         net (fo=4, routed)           0.653    14.567    C2/temp2__222_carry__5_i_10_n_1
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    15.354 r  C2/temp2__222_carry__6_i_9/O[1]
                         net (fo=3, routed)           0.888    16.242    C2/temp2__222_carry__6_i_9_n_6
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.303    16.545 r  C2/temp2__222_carry__6_i_6/O
                         net (fo=1, routed)           0.000    16.545    C2/temp2__222_carry__6_i_6_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.925 r  C2/temp2__222_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.925    C2/temp2__222_carry__6_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  C2/temp2__222_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.042    C2/temp2__222_carry__7_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  C2/temp2__222_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.159    C2/temp2__222_carry__8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.378 r  C2/temp2__222_carry__9/O[0]
                         net (fo=3, routed)           0.758    18.136    C2/temp2__222_carry__9_n_7
    SLICE_X3Y115         LUT4 (Prop_lut4_I0_O)        0.295    18.431 r  C2/temp2__359_carry__6_i_7/O
                         net (fo=1, routed)           0.000    18.431    C2/temp2__359_carry__6_i_7_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  C2/temp2__359_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.981    C2/temp2__359_carry__6_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.220 r  C2/temp2__359_carry__7/O[2]
                         net (fo=3, routed)           0.659    19.879    C2/temp2__359_carry__7_n_5
    SLICE_X1Y117         LUT2 (Prop_lut2_I0_O)        0.302    20.181 r  C2/temp2__467_carry__4_i_3/O
                         net (fo=1, routed)           0.000    20.181    C2/temp2__467_carry__4_i_3_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.731 r  C2/temp2__467_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.731    C2/temp2__467_carry__4_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.065 r  C2/temp2__467_carry__5/O[1]
                         net (fo=3, routed)           0.687    21.752    C2/temp2__467_carry__5_n_6
    SLICE_X2Y117         LUT4 (Prop_lut4_I0_O)        0.303    22.055 r  C2/temp2__554_carry__5_i_5/O
                         net (fo=1, routed)           0.000    22.055    C2/temp2__554_carry__5_i_5_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.431 r  C2/temp2__554_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.431    C2/temp2__554_carry__5_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.660 r  C2/temp2__554_carry__6/CO[2]
                         net (fo=10, routed)          0.543    23.203    C2/temp2__554_carry__6_n_1
    SLICE_X7Y117         LUT6 (Prop_lut6_I4_O)        0.310    23.513 r  C2/temp[3]_i_8/O
                         net (fo=1, routed)           0.409    23.923    C2/temp[3]_i_8_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    24.653 r  C2/temp_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.437    25.090    C2/temp2[4]
    SLICE_X5Y118         LUT5 (Prop_lut5_I0_O)        0.306    25.396 r  C2/temp0_carry_i_5/O
                         net (fo=1, routed)           0.000    25.396    C2/temp1__0[4]
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.643 r  C2/temp0_carry/O[0]
                         net (fo=1, routed)           0.000    25.643    C2/p_0_in[4]
    SLICE_X5Y118         FDRE                                         r  C2/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.577    14.999    C2/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  C2/temp_reg[4]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X5Y118         FDRE (Setup_fdre_C_D)        0.062    15.285    C2/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -25.643    
  -------------------------------------------------------------------
                         slack                                -10.358    

Slack (VIOLATED) :        -9.926ns  (required time - arrival time)
  Source:                 C2/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.953ns  (logic 11.661ns (58.443%)  route 8.292ns (41.557%))
  Logic Levels:           30  (CARRY4=21 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.627     5.229    C2/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  C2/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  C2/X_reg[0]/Q
                         net (fo=42, routed)          0.691     6.376    C2/X_reg_n_0_[0]
    SLICE_X10Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.896 r  C2/temp4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.896    C2/temp4_carry_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.219 f  C2/temp4_carry__0/O[1]
                         net (fo=6, routed)           0.501     7.720    C2/temp4_carry__0_n_6
    SLICE_X9Y112         LUT1 (Prop_lut1_I0_O)        0.306     8.026 r  C2/temp30_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.026    C2/temp30_carry__0_i_2_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.424 r  C2/temp30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.424    C2/temp30_carry__0_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.758 r  C2/temp30_carry__1/O[1]
                         net (fo=11, routed)          0.660     9.419    C2/temp4[10]
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.303     9.722 r  C2/temp2_carry__0_i_10/O
                         net (fo=19, routed)          0.764    10.486    C2/temp2_carry__0_i_10_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.610 r  C2/temp2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.610    C2/temp2_carry__1_i_8_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.123 r  C2/temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.123    C2/temp2_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.240 r  C2/temp2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.240    C2/temp2_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.494 r  C2/temp2__222_carry__2_i_9/CO[0]
                         net (fo=25, routed)          0.550    12.044    C2/temp2__222_carry__2_i_9_n_3
    SLICE_X8Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851    12.895 r  C2/temp2__222_carry__5_i_8/CO[2]
                         net (fo=4, routed)           0.242    13.136    C2/temp2__222_carry__5_i_8_n_1
    SLICE_X9Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    13.914 r  C2/temp2__222_carry__5_i_10/CO[2]
                         net (fo=4, routed)           0.653    14.567    C2/temp2__222_carry__5_i_10_n_1
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    15.354 r  C2/temp2__222_carry__6_i_9/O[1]
                         net (fo=3, routed)           0.888    16.242    C2/temp2__222_carry__6_i_9_n_6
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.303    16.545 r  C2/temp2__222_carry__6_i_6/O
                         net (fo=1, routed)           0.000    16.545    C2/temp2__222_carry__6_i_6_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.925 r  C2/temp2__222_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.925    C2/temp2__222_carry__6_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  C2/temp2__222_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.042    C2/temp2__222_carry__7_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  C2/temp2__222_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.159    C2/temp2__222_carry__8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.378 r  C2/temp2__222_carry__9/O[0]
                         net (fo=3, routed)           0.758    18.136    C2/temp2__222_carry__9_n_7
    SLICE_X3Y115         LUT4 (Prop_lut4_I0_O)        0.295    18.431 r  C2/temp2__359_carry__6_i_7/O
                         net (fo=1, routed)           0.000    18.431    C2/temp2__359_carry__6_i_7_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  C2/temp2__359_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.981    C2/temp2__359_carry__6_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.220 r  C2/temp2__359_carry__7/O[2]
                         net (fo=3, routed)           0.659    19.879    C2/temp2__359_carry__7_n_5
    SLICE_X1Y117         LUT2 (Prop_lut2_I0_O)        0.302    20.181 r  C2/temp2__467_carry__4_i_3/O
                         net (fo=1, routed)           0.000    20.181    C2/temp2__467_carry__4_i_3_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.731 r  C2/temp2__467_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.731    C2/temp2__467_carry__4_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.065 r  C2/temp2__467_carry__5/O[1]
                         net (fo=3, routed)           0.687    21.752    C2/temp2__467_carry__5_n_6
    SLICE_X2Y117         LUT4 (Prop_lut4_I0_O)        0.303    22.055 r  C2/temp2__554_carry__5_i_5/O
                         net (fo=1, routed)           0.000    22.055    C2/temp2__554_carry__5_i_5_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.431 r  C2/temp2__554_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.431    C2/temp2__554_carry__5_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.660 r  C2/temp2__554_carry__6/CO[2]
                         net (fo=10, routed)          0.543    23.203    C2/temp2__554_carry__6_n_1
    SLICE_X7Y117         LUT6 (Prop_lut6_I4_O)        0.310    23.513 r  C2/temp[3]_i_8/O
                         net (fo=1, routed)           0.409    23.923    C2/temp[3]_i_8_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    24.594 r  C2/temp_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.287    24.880    C2/temp2[3]
    SLICE_X7Y117         LUT5 (Prop_lut5_I0_O)        0.302    25.182 r  C2/temp[3]_i_1/O
                         net (fo=1, routed)           0.000    25.182    C2/temp1[3]
    SLICE_X7Y117         FDRE                                         r  C2/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.579    15.001    C2/clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  C2/temp_reg[3]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X7Y117         FDRE (Setup_fdre_C_D)        0.031    15.256    C2/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -25.182    
  -------------------------------------------------------------------
                         slack                                 -9.926    

Slack (VIOLATED) :        -9.810ns  (required time - arrival time)
  Source:                 C2/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.837ns  (logic 11.539ns (58.170%)  route 8.298ns (41.830%))
  Logic Levels:           30  (CARRY4=21 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.627     5.229    C2/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  C2/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  C2/X_reg[0]/Q
                         net (fo=42, routed)          0.691     6.376    C2/X_reg_n_0_[0]
    SLICE_X10Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.896 r  C2/temp4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.896    C2/temp4_carry_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.219 f  C2/temp4_carry__0/O[1]
                         net (fo=6, routed)           0.501     7.720    C2/temp4_carry__0_n_6
    SLICE_X9Y112         LUT1 (Prop_lut1_I0_O)        0.306     8.026 r  C2/temp30_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.026    C2/temp30_carry__0_i_2_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.424 r  C2/temp30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.424    C2/temp30_carry__0_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.758 r  C2/temp30_carry__1/O[1]
                         net (fo=11, routed)          0.660     9.419    C2/temp4[10]
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.303     9.722 r  C2/temp2_carry__0_i_10/O
                         net (fo=19, routed)          0.764    10.486    C2/temp2_carry__0_i_10_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.610 r  C2/temp2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.610    C2/temp2_carry__1_i_8_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.123 r  C2/temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.123    C2/temp2_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.240 r  C2/temp2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.240    C2/temp2_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.494 r  C2/temp2__222_carry__2_i_9/CO[0]
                         net (fo=25, routed)          0.550    12.044    C2/temp2__222_carry__2_i_9_n_3
    SLICE_X8Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851    12.895 r  C2/temp2__222_carry__5_i_8/CO[2]
                         net (fo=4, routed)           0.242    13.136    C2/temp2__222_carry__5_i_8_n_1
    SLICE_X9Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    13.914 r  C2/temp2__222_carry__5_i_10/CO[2]
                         net (fo=4, routed)           0.653    14.567    C2/temp2__222_carry__5_i_10_n_1
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    15.354 r  C2/temp2__222_carry__6_i_9/O[1]
                         net (fo=3, routed)           0.888    16.242    C2/temp2__222_carry__6_i_9_n_6
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.303    16.545 r  C2/temp2__222_carry__6_i_6/O
                         net (fo=1, routed)           0.000    16.545    C2/temp2__222_carry__6_i_6_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.925 r  C2/temp2__222_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.925    C2/temp2__222_carry__6_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  C2/temp2__222_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.042    C2/temp2__222_carry__7_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  C2/temp2__222_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.159    C2/temp2__222_carry__8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.378 r  C2/temp2__222_carry__9/O[0]
                         net (fo=3, routed)           0.758    18.136    C2/temp2__222_carry__9_n_7
    SLICE_X3Y115         LUT4 (Prop_lut4_I0_O)        0.295    18.431 r  C2/temp2__359_carry__6_i_7/O
                         net (fo=1, routed)           0.000    18.431    C2/temp2__359_carry__6_i_7_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  C2/temp2__359_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.981    C2/temp2__359_carry__6_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.220 r  C2/temp2__359_carry__7/O[2]
                         net (fo=3, routed)           0.659    19.879    C2/temp2__359_carry__7_n_5
    SLICE_X1Y117         LUT2 (Prop_lut2_I0_O)        0.302    20.181 r  C2/temp2__467_carry__4_i_3/O
                         net (fo=1, routed)           0.000    20.181    C2/temp2__467_carry__4_i_3_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.731 r  C2/temp2__467_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.731    C2/temp2__467_carry__4_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.065 r  C2/temp2__467_carry__5/O[1]
                         net (fo=3, routed)           0.687    21.752    C2/temp2__467_carry__5_n_6
    SLICE_X2Y117         LUT4 (Prop_lut4_I0_O)        0.303    22.055 r  C2/temp2__554_carry__5_i_5/O
                         net (fo=1, routed)           0.000    22.055    C2/temp2__554_carry__5_i_5_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.431 r  C2/temp2__554_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.431    C2/temp2__554_carry__5_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.660 r  C2/temp2__554_carry__6/CO[2]
                         net (fo=10, routed)          0.543    23.203    C2/temp2__554_carry__6_n_1
    SLICE_X7Y117         LUT6 (Prop_lut6_I4_O)        0.310    23.513 r  C2/temp[3]_i_8/O
                         net (fo=1, routed)           0.409    23.923    C2/temp[3]_i_8_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    24.471 r  C2/temp_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.292    24.763    C2/temp2[2]
    SLICE_X7Y117         LUT5 (Prop_lut5_I0_O)        0.303    25.066 r  C2/temp[2]_i_1/O
                         net (fo=1, routed)           0.000    25.066    C2/temp1[2]
    SLICE_X7Y117         FDRE                                         r  C2/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.579    15.001    C2/clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  C2/temp_reg[2]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X7Y117         FDRE (Setup_fdre_C_D)        0.031    15.256    C2/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -25.066    
  -------------------------------------------------------------------
                         slack                                 -9.810    

Slack (VIOLATED) :        -9.665ns  (required time - arrival time)
  Source:                 C2/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.692ns  (logic 11.469ns (58.241%)  route 8.223ns (41.759%))
  Logic Levels:           30  (CARRY4=21 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.627     5.229    C2/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  C2/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  C2/X_reg[0]/Q
                         net (fo=42, routed)          0.691     6.376    C2/X_reg_n_0_[0]
    SLICE_X10Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.896 r  C2/temp4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.896    C2/temp4_carry_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.219 f  C2/temp4_carry__0/O[1]
                         net (fo=6, routed)           0.501     7.720    C2/temp4_carry__0_n_6
    SLICE_X9Y112         LUT1 (Prop_lut1_I0_O)        0.306     8.026 r  C2/temp30_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.026    C2/temp30_carry__0_i_2_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.424 r  C2/temp30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.424    C2/temp30_carry__0_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.758 r  C2/temp30_carry__1/O[1]
                         net (fo=11, routed)          0.660     9.419    C2/temp4[10]
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.303     9.722 r  C2/temp2_carry__0_i_10/O
                         net (fo=19, routed)          0.764    10.486    C2/temp2_carry__0_i_10_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.610 r  C2/temp2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.610    C2/temp2_carry__1_i_8_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.123 r  C2/temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.123    C2/temp2_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.240 r  C2/temp2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.240    C2/temp2_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.494 r  C2/temp2__222_carry__2_i_9/CO[0]
                         net (fo=25, routed)          0.550    12.044    C2/temp2__222_carry__2_i_9_n_3
    SLICE_X8Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851    12.895 r  C2/temp2__222_carry__5_i_8/CO[2]
                         net (fo=4, routed)           0.242    13.136    C2/temp2__222_carry__5_i_8_n_1
    SLICE_X9Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    13.914 r  C2/temp2__222_carry__5_i_10/CO[2]
                         net (fo=4, routed)           0.653    14.567    C2/temp2__222_carry__5_i_10_n_1
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    15.354 r  C2/temp2__222_carry__6_i_9/O[1]
                         net (fo=3, routed)           0.888    16.242    C2/temp2__222_carry__6_i_9_n_6
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.303    16.545 r  C2/temp2__222_carry__6_i_6/O
                         net (fo=1, routed)           0.000    16.545    C2/temp2__222_carry__6_i_6_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.925 r  C2/temp2__222_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.925    C2/temp2__222_carry__6_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  C2/temp2__222_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.042    C2/temp2__222_carry__7_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  C2/temp2__222_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.159    C2/temp2__222_carry__8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.378 r  C2/temp2__222_carry__9/O[0]
                         net (fo=3, routed)           0.758    18.136    C2/temp2__222_carry__9_n_7
    SLICE_X3Y115         LUT4 (Prop_lut4_I0_O)        0.295    18.431 r  C2/temp2__359_carry__6_i_7/O
                         net (fo=1, routed)           0.000    18.431    C2/temp2__359_carry__6_i_7_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  C2/temp2__359_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.981    C2/temp2__359_carry__6_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.220 r  C2/temp2__359_carry__7/O[2]
                         net (fo=3, routed)           0.659    19.879    C2/temp2__359_carry__7_n_5
    SLICE_X1Y117         LUT2 (Prop_lut2_I0_O)        0.302    20.181 r  C2/temp2__467_carry__4_i_3/O
                         net (fo=1, routed)           0.000    20.181    C2/temp2__467_carry__4_i_3_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.731 r  C2/temp2__467_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.731    C2/temp2__467_carry__4_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.065 r  C2/temp2__467_carry__5/O[1]
                         net (fo=3, routed)           0.687    21.752    C2/temp2__467_carry__5_n_6
    SLICE_X2Y117         LUT4 (Prop_lut4_I0_O)        0.303    22.055 r  C2/temp2__554_carry__5_i_5/O
                         net (fo=1, routed)           0.000    22.055    C2/temp2__554_carry__5_i_5_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.431 r  C2/temp2__554_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.431    C2/temp2__554_carry__5_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.660 r  C2/temp2__554_carry__6/CO[2]
                         net (fo=10, routed)          0.542    23.203    C2/temp2__554_carry__6_n_1
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.310    23.513 r  C2/temp[3]_i_4/O
                         net (fo=1, routed)           0.336    23.849    C2/temp[3]_i_4_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.331 r  C2/temp_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.292    24.623    C2/temp2[1]
    SLICE_X7Y117         LUT5 (Prop_lut5_I0_O)        0.299    24.922 r  C2/temp[1]_i_1/O
                         net (fo=1, routed)           0.000    24.922    C2/temp1[1]
    SLICE_X7Y117         FDRE                                         r  C2/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.579    15.001    C2/clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  C2/temp_reg[1]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X7Y117         FDRE (Setup_fdre_C_D)        0.032    15.257    C2/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -24.922    
  -------------------------------------------------------------------
                         slack                                 -9.665    

Slack (VIOLATED) :        -8.180ns  (required time - arrival time)
  Source:                 C2/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.204ns  (logic 10.688ns (58.713%)  route 7.516ns (41.287%))
  Logic Levels:           28  (CARRY4=20 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.627     5.229    C2/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  C2/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  C2/X_reg[0]/Q
                         net (fo=42, routed)          0.691     6.376    C2/X_reg_n_0_[0]
    SLICE_X10Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.896 r  C2/temp4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.896    C2/temp4_carry_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.219 f  C2/temp4_carry__0/O[1]
                         net (fo=6, routed)           0.501     7.720    C2/temp4_carry__0_n_6
    SLICE_X9Y112         LUT1 (Prop_lut1_I0_O)        0.306     8.026 r  C2/temp30_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.026    C2/temp30_carry__0_i_2_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.424 r  C2/temp30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.424    C2/temp30_carry__0_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.758 r  C2/temp30_carry__1/O[1]
                         net (fo=11, routed)          0.660     9.419    C2/temp4[10]
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.303     9.722 r  C2/temp2_carry__0_i_10/O
                         net (fo=19, routed)          0.764    10.486    C2/temp2_carry__0_i_10_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.610 r  C2/temp2_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.610    C2/temp2_carry__1_i_8_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.123 r  C2/temp2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.123    C2/temp2_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.240 r  C2/temp2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.240    C2/temp2_carry__2_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.494 r  C2/temp2__222_carry__2_i_9/CO[0]
                         net (fo=25, routed)          0.550    12.044    C2/temp2__222_carry__2_i_9_n_3
    SLICE_X8Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.851    12.895 r  C2/temp2__222_carry__5_i_8/CO[2]
                         net (fo=4, routed)           0.242    13.136    C2/temp2__222_carry__5_i_8_n_1
    SLICE_X9Y115         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    13.914 r  C2/temp2__222_carry__5_i_10/CO[2]
                         net (fo=4, routed)           0.653    14.567    C2/temp2__222_carry__5_i_10_n_1
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    15.354 r  C2/temp2__222_carry__6_i_9/O[1]
                         net (fo=3, routed)           0.888    16.242    C2/temp2__222_carry__6_i_9_n_6
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.303    16.545 r  C2/temp2__222_carry__6_i_6/O
                         net (fo=1, routed)           0.000    16.545    C2/temp2__222_carry__6_i_6_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.925 r  C2/temp2__222_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.925    C2/temp2__222_carry__6_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  C2/temp2__222_carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.042    C2/temp2__222_carry__7_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  C2/temp2__222_carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.159    C2/temp2__222_carry__8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.378 r  C2/temp2__222_carry__9/O[0]
                         net (fo=3, routed)           0.758    18.136    C2/temp2__222_carry__9_n_7
    SLICE_X3Y115         LUT4 (Prop_lut4_I0_O)        0.295    18.431 r  C2/temp2__359_carry__6_i_7/O
                         net (fo=1, routed)           0.000    18.431    C2/temp2__359_carry__6_i_7_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  C2/temp2__359_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.981    C2/temp2__359_carry__6_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.220 r  C2/temp2__359_carry__7/O[2]
                         net (fo=3, routed)           0.659    19.879    C2/temp2__359_carry__7_n_5
    SLICE_X1Y117         LUT2 (Prop_lut2_I0_O)        0.302    20.181 r  C2/temp2__467_carry__4_i_3/O
                         net (fo=1, routed)           0.000    20.181    C2/temp2__467_carry__4_i_3_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.731 r  C2/temp2__467_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.731    C2/temp2__467_carry__4_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.065 r  C2/temp2__467_carry__5/O[1]
                         net (fo=3, routed)           0.687    21.752    C2/temp2__467_carry__5_n_6
    SLICE_X2Y117         LUT4 (Prop_lut4_I0_O)        0.303    22.055 r  C2/temp2__554_carry__5_i_5/O
                         net (fo=1, routed)           0.000    22.055    C2/temp2__554_carry__5_i_5_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.431 r  C2/temp2__554_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.431    C2/temp2__554_carry__5_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.660 r  C2/temp2__554_carry__6/CO[2]
                         net (fo=10, routed)          0.463    23.123    C2/temp2__554_carry__6_n_1
    SLICE_X3Y119         LUT6 (Prop_lut6_I4_O)        0.310    23.433 r  C2/temp[0]_i_1/O
                         net (fo=1, routed)           0.000    23.433    C2/temp1[0]
    SLICE_X3Y119         FDRE                                         r  C2/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578    15.000    C2/clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  C2/temp_reg[0]/C
                         clock pessimism              0.259    15.259    
                         clock uncertainty           -0.035    15.224    
    SLICE_X3Y119         FDRE (Setup_fdre_C_D)        0.029    15.253    C2/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -23.433    
  -------------------------------------------------------------------
                         slack                                 -8.180    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 C1/a1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 2.406ns (37.399%)  route 4.027ns (62.601%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.697     5.299    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y131         FDCE                                         r  C1/a1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDCE (Prop_fdce_C_Q)         0.456     5.755 f  C1/a1/count_reg[16]/Q
                         net (fo=3, routed)           0.829     6.584    C1/a1/count_reg[16]
    SLICE_X6Y130         LUT4 (Prop_lut4_I1_O)        0.124     6.708 f  C1/a1/FSM_onehot_etatp[2]_i_6/O
                         net (fo=1, routed)           0.452     7.160    C1/a1/FSM_onehot_etatp[2]_i_6_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I5_O)        0.124     7.284 r  C1/a1/FSM_onehot_etatp[2]_i_3/O
                         net (fo=1, routed)           0.967     8.251    C1/a1/FSM_onehot_etatp[2]_i_3_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I3_O)        0.124     8.375 r  C1/a1/FSM_onehot_etatp[2]_i_2/O
                         net (fo=33, routed)          1.780    10.155    C1/a1/FSM_onehot_etatp[2]_i_2_n_0
    SLICE_X4Y127         LUT4 (Prop_lut4_I1_O)        0.124    10.279 r  C1/a1/count[0]_i_5/O
                         net (fo=1, routed)           0.000    10.279    C1/a1/count[0]_i_5_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.829 r  C1/a1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    C1/a1/count_reg[0]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  C1/a1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.943    C1/a1/count_reg[4]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  C1/a1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.057    C1/a1/count_reg[8]_i_1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  C1/a1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.171    C1/a1/count_reg[12]_i_1_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.285 r  C1/a1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.285    C1/a1/count_reg[16]_i_1_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.399 r  C1/a1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.399    C1/a1/count_reg[20]_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.733 r  C1/a1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.733    C1/a1/count_reg[24]_i_1_n_6
    SLICE_X4Y133         FDCE                                         r  C1/a1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.580    15.002    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  C1/a1/count_reg[25]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y133         FDCE (Setup_fdce_C_D)        0.062    15.305    C1/a1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -11.733    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 C1/a1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 2.311ns (36.460%)  route 4.027ns (63.540%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.697     5.299    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y131         FDCE                                         r  C1/a1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDCE (Prop_fdce_C_Q)         0.456     5.755 f  C1/a1/count_reg[16]/Q
                         net (fo=3, routed)           0.829     6.584    C1/a1/count_reg[16]
    SLICE_X6Y130         LUT4 (Prop_lut4_I1_O)        0.124     6.708 f  C1/a1/FSM_onehot_etatp[2]_i_6/O
                         net (fo=1, routed)           0.452     7.160    C1/a1/FSM_onehot_etatp[2]_i_6_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I5_O)        0.124     7.284 r  C1/a1/FSM_onehot_etatp[2]_i_3/O
                         net (fo=1, routed)           0.967     8.251    C1/a1/FSM_onehot_etatp[2]_i_3_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I3_O)        0.124     8.375 r  C1/a1/FSM_onehot_etatp[2]_i_2/O
                         net (fo=33, routed)          1.780    10.155    C1/a1/FSM_onehot_etatp[2]_i_2_n_0
    SLICE_X4Y127         LUT4 (Prop_lut4_I1_O)        0.124    10.279 r  C1/a1/count[0]_i_5/O
                         net (fo=1, routed)           0.000    10.279    C1/a1/count[0]_i_5_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.829 r  C1/a1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    C1/a1/count_reg[0]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  C1/a1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.943    C1/a1/count_reg[4]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  C1/a1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.057    C1/a1/count_reg[8]_i_1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  C1/a1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.171    C1/a1/count_reg[12]_i_1_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.285 r  C1/a1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.285    C1/a1/count_reg[16]_i_1_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.399 r  C1/a1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.399    C1/a1/count_reg[20]_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.638 r  C1/a1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.638    C1/a1/count_reg[24]_i_1_n_5
    SLICE_X4Y133         FDCE                                         r  C1/a1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.580    15.002    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  C1/a1/count_reg[26]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y133         FDCE (Setup_fdce_C_D)        0.062    15.305    C1/a1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  3.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 C1/a1/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/FSM_onehot_etatp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.121%)  route 0.118ns (38.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C1/a1/clk_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  C1/a1/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  C1/a1/j_reg[0]/Q
                         net (fo=3, routed)           0.118     1.769    C1/a1/j_reg_n_0_[0]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  C1/a1/FSM_onehot_etatp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    C1/a1/FSM_onehot_etatp[2]_i_1_n_0
    SLICE_X2Y130         FDCE                                         r  C1/a1/FSM_onehot_etatp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     2.026    C1/a1/clk_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  C1/a1/FSM_onehot_etatp_reg[2]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y130         FDCE (Hold_fdce_C_D)         0.121     1.644    C1/a1/FSM_onehot_etatp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 C2/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.181%)  route 0.147ns (43.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C2/clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  C2/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  C2/temp_reg[0]/Q
                         net (fo=1, routed)           0.147     1.798    C2/temp_reg_n_0_[0]
    SLICE_X6Y119         LUT3 (Prop_lut3_I0_O)        0.048     1.846 r  C2/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    C2/data_out[0]_i_1_n_0
    SLICE_X6Y119         FDRE                                         r  C2/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.857     2.023    C2/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  C2/data_out_reg[0]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.131     1.674    C2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 C1/a1/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/FSM_onehot_etatp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.328%)  route 0.122ns (39.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C1/a1/clk_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  C1/a1/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  C1/a1/j_reg[0]/Q
                         net (fo=3, routed)           0.122     1.773    C1/a1/j_reg_n_0_[0]
    SLICE_X2Y130         LUT4 (Prop_lut4_I3_O)        0.045     1.818 r  C1/a1/FSM_onehot_etatp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.818    C1/a1/FSM_onehot_etatp[3]_i_1_n_0
    SLICE_X2Y130         FDCE                                         r  C1/a1/FSM_onehot_etatp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     2.026    C1/a1/clk_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  C1/a1/FSM_onehot_etatp_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y130         FDCE (Hold_fdce_C_D)         0.120     1.643    C1/a1/FSM_onehot_etatp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 C3/C2/temporaire_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/C2/value_out_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.596     1.515    C3/C2/clk_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  C3/C2/temporaire_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  C3/C2/temporaire_reg[0]/Q
                         net (fo=1, routed)           0.097     1.753    C2/temporaire_reg[7][0]
    SLICE_X0Y110         LUT3 (Prop_lut3_I0_O)        0.045     1.798 r  C2/value_out[-1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    C3/C2/temporaire_reg[7]_0[0]
    SLICE_X0Y110         FDRE                                         r  C3/C2/value_out_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.869     2.034    C3/C2/clk_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  C3/C2/value_out_reg[-1]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.091     1.619    C3/C2/value_out_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 C3/C3/unites_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/C1/C3/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.598     1.517    C3/C3/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  C3/C3/unites_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  C3/C3/unites_reg[0]/Q
                         net (fo=1, routed)           0.059     1.725    C3/C1/C2/inst1/Q[0]
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.098     1.823 r  C3/C1/C2/inst1/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    C3/C1/C3/D[0]
    SLICE_X2Y104         FDRE                                         r  C3/C1/C3/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.871     2.036    C3/C1/C3/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  C3/C1/C3/data_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.120     1.637    C3/C1/C3/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 C3/C1/C3/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/C1/C1/g_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.806%)  route 0.120ns (39.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.598     1.517    C3/C1/C3/clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  C3/C1/C3/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  C3/C1/C3/data_reg[2]/Q
                         net (fo=7, routed)           0.120     1.778    C3/C1/C1/Q[2]
    SLICE_X1Y104         LUT4 (Prop_lut4_I2_O)        0.045     1.823 r  C3/C1/C1/g/O
                         net (fo=1, routed)           0.000     1.823    C3/C1/C1/g_n_0
    SLICE_X1Y104         FDRE                                         r  C3/C1/C1/g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.871     2.036    C3/C1/C1/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  C3/C1/C1/g_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.092     1.625    C3/C1/C1/g_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 C3/C1/C2/inst2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/C1/C2/inst1/FSM_sequential_etat_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.598     1.517    C3/C1/C2/inst2/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  C3/C1/C2/inst2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  C3/C1/C2/inst2/etat_reg/Q
                         net (fo=4, routed)           0.130     1.789    C3/C1/C2/inst1/H
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.045     1.834 r  C3/C1/C2/inst1/FSM_sequential_etat[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    C3/C1/C2/inst1/FSM_sequential_etat[1]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  C3/C1/C2/inst1/FSM_sequential_etat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.871     2.036    C3/C1/C2/inst1/clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  C3/C1/C2/inst1/FSM_sequential_etat_reg[1]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.091     1.621    C3/C1/C2/inst1/FSM_sequential_etat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 C3/C1/C2/inst2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/C1/C2/inst1/FSM_sequential_etat_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.598     1.517    C3/C1/C2/inst2/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  C3/C1/C2/inst2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  C3/C1/C2/inst2/etat_reg/Q
                         net (fo=4, routed)           0.131     1.790    C3/C1/C2/inst1/H
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  C3/C1/C2/inst1/FSM_sequential_etat[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    C3/C1/C2/inst1/FSM_sequential_etat[2]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  C3/C1/C2/inst1/FSM_sequential_etat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.871     2.036    C3/C1/C2/inst1/clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  C3/C1/C2/inst1/FSM_sequential_etat_reg[2]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092     1.622    C3/C1/C2/inst1/FSM_sequential_etat_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 C3/C3/dizaines_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/C1/C3/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.598     1.517    C3/C3/clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  C3/C3/dizaines_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  C3/C3/dizaines_reg[2]/Q
                         net (fo=1, routed)           0.137     1.796    C3/C3/dizaines[2]
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  C3/C3/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    C3/C1/C3/D[2]
    SLICE_X3Y105         FDRE                                         r  C3/C1/C3/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.871     2.036    C3/C1/C3/clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  C3/C1/C3/data_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.092     1.625    C3/C1/C3/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 C3/C1/C2/inst1/FSM_sequential_etat_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/C1/C3/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.421%)  route 0.169ns (47.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.598     1.517    C3/C1/C2/inst1/clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  C3/C1/C2/inst1/FSM_sequential_etat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  C3/C1/C2/inst1/FSM_sequential_etat_reg[0]/Q
                         net (fo=17, routed)          0.169     1.827    C3/C1/C2/inst1/out[0]
    SLICE_X2Y105         LUT5 (Prop_lut5_I4_O)        0.045     1.872 r  C3/C1/C2/inst1/data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    C3/C1/C3/D[3]
    SLICE_X2Y105         FDRE                                         r  C3/C1/C3/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.871     2.036    C3/C1/C3/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  C3/C1/C3/data_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.120     1.653    C3/C1/C3/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y130    C1/a1/FSM_onehot_etatp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y130    C1/a1/FSM_onehot_etatp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y131    C1/a1/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y131    C1/a1/count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y131    C1/a1/count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y127    C1/a1/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y132    C1/a1/count_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y132    C1/a1/count_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y132    C1/a1/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y133   C1/a4/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y133   C1/a4/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y133   C1/a4/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    C3/C2/temporaire_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    C3/C2/temporaire_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y125    C1/a3/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    C1/a3/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y125    C1/a3/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y125    C1/a3/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    C3/C1/C2/inst2/change_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    C1/a2/change_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    C1/a2/change_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    C1/a2/change_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    C1/a1/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    C1/a1/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    C1/a1/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    C1/a1/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y121    C1/a5/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    C1/a5/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    C1/a5/count_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.718ns (20.748%)  route 2.743ns (79.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.697     5.299    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.419     5.718 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.871     6.589    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.299     6.888 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          1.871     8.760    C1/a1/etat_reg
    SLICE_X4Y129         FDCE                                         f  C1/a1/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.576    14.998    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  C1/a1/count_reg[10]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.817    C1/a1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.718ns (20.748%)  route 2.743ns (79.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.697     5.299    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.419     5.718 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.871     6.589    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.299     6.888 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          1.871     8.760    C1/a1/etat_reg
    SLICE_X4Y129         FDCE                                         f  C1/a1/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.576    14.998    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  C1/a1/count_reg[11]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.817    C1/a1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.718ns (20.748%)  route 2.743ns (79.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.697     5.299    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.419     5.718 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.871     6.589    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.299     6.888 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          1.871     8.760    C1/a1/etat_reg
    SLICE_X4Y129         FDCE                                         f  C1/a1/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.576    14.998    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  C1/a1/count_reg[8]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.817    C1/a1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.718ns (20.748%)  route 2.743ns (79.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.697     5.299    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.419     5.718 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.871     6.589    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.299     6.888 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          1.871     8.760    C1/a1/etat_reg
    SLICE_X4Y129         FDCE                                         f  C1/a1/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.576    14.998    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  C1/a1/count_reg[9]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.817    C1/a1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.718ns (20.799%)  route 2.734ns (79.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.697     5.299    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.419     5.718 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.871     6.589    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.299     6.888 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          1.863     8.751    C1/a1/etat_reg
    SLICE_X4Y127         FDCE                                         f  C1/a1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.573    14.995    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  C1/a1/count_reg[0]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y127         FDCE (Recov_fdce_C_CLR)     -0.405    14.814    C1/a1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.718ns (20.799%)  route 2.734ns (79.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.697     5.299    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.419     5.718 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.871     6.589    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.299     6.888 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          1.863     8.751    C1/a1/etat_reg
    SLICE_X4Y127         FDCE                                         f  C1/a1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.573    14.995    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  C1/a1/count_reg[1]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y127         FDCE (Recov_fdce_C_CLR)     -0.405    14.814    C1/a1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.718ns (20.799%)  route 2.734ns (79.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.697     5.299    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.419     5.718 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.871     6.589    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.299     6.888 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          1.863     8.751    C1/a1/etat_reg
    SLICE_X4Y127         FDCE                                         f  C1/a1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.573    14.995    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  C1/a1/count_reg[2]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y127         FDCE (Recov_fdce_C_CLR)     -0.405    14.814    C1/a1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.718ns (20.799%)  route 2.734ns (79.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.697     5.299    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.419     5.718 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.871     6.589    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.299     6.888 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          1.863     8.751    C1/a1/etat_reg
    SLICE_X4Y127         FDCE                                         f  C1/a1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.573    14.995    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  C1/a1/count_reg[3]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y127         FDCE (Recov_fdce_C_CLR)     -0.405    14.814    C1/a1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.718ns (21.613%)  route 2.604ns (78.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.697     5.299    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.419     5.718 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.871     6.589    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.299     6.888 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          1.733     8.621    C1/a1/etat_reg
    SLICE_X4Y128         FDCE                                         f  C1/a1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575    14.997    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y128         FDCE                                         r  C1/a1/count_reg[4]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X4Y128         FDCE (Recov_fdce_C_CLR)     -0.405    14.816    C1/a1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.718ns (21.613%)  route 2.604ns (78.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.697     5.299    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.419     5.718 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.871     6.589    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.299     6.888 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          1.733     8.621    C1/a1/etat_reg
    SLICE_X4Y128         FDCE                                         f  C1/a1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575    14.997    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y128         FDCE                                         r  C1/a1/count_reg[5]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X4Y128         FDCE (Recov_fdce_C_CLR)     -0.405    14.816    C1/a1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  6.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/FSM_onehot_etatp_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.227ns (34.053%)  route 0.440ns (65.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.128     1.637 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.295     1.933    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          0.144     2.176    C1/a1/etat_reg
    SLICE_X2Y130         FDCE                                         f  C1/a1/FSM_onehot_etatp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     2.026    C1/a1/clk_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  C1/a1/FSM_onehot_etatp_reg[1]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y130         FDCE (Remov_fdce_C_CLR)     -0.067     1.456    C1/a1/FSM_onehot_etatp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/FSM_onehot_etatp_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.227ns (34.053%)  route 0.440ns (65.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.128     1.637 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.295     1.933    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          0.144     2.176    C1/a1/etat_reg
    SLICE_X2Y130         FDCE                                         f  C1/a1/FSM_onehot_etatp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     2.026    C1/a1/clk_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  C1/a1/FSM_onehot_etatp_reg[2]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y130         FDCE (Remov_fdce_C_CLR)     -0.067     1.456    C1/a1/FSM_onehot_etatp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/FSM_onehot_etatp_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.227ns (34.053%)  route 0.440ns (65.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.128     1.637 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.295     1.933    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          0.144     2.176    C1/a1/etat_reg
    SLICE_X2Y130         FDCE                                         f  C1/a1/FSM_onehot_etatp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     2.026    C1/a1/clk_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  C1/a1/FSM_onehot_etatp_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y130         FDCE (Remov_fdce_C_CLR)     -0.067     1.456    C1/a1/FSM_onehot_etatp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/FSM_onehot_etatp_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.227ns (34.053%)  route 0.440ns (65.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.128     1.637 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.295     1.933    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          0.144     2.176    C1/a1/etat_reg
    SLICE_X2Y130         FDPE                                         f  C1/a1/FSM_onehot_etatp_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     2.026    C1/a1/clk_IBUF_BUFG
    SLICE_X2Y130         FDPE                                         r  C1/a1/FSM_onehot_etatp_reg[0]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y130         FDPE (Remov_fdpe_C_PRE)     -0.071     1.452    C1/a1/FSM_onehot_etatp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/FSM_onehot_etatp_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.227ns (34.053%)  route 0.440ns (65.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.128     1.637 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.295     1.933    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          0.144     2.176    C1/a1/etat_reg
    SLICE_X3Y130         FDCE                                         f  C1/a1/FSM_onehot_etatp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     2.026    C1/a1/clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  C1/a1/FSM_onehot_etatp_reg[4]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y130         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    C1/a1/FSM_onehot_etatp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/FSM_onehot_etatp_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.227ns (34.053%)  route 0.440ns (65.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.128     1.637 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.295     1.933    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          0.144     2.176    C1/a1/etat_reg
    SLICE_X3Y130         FDCE                                         f  C1/a1/FSM_onehot_etatp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     2.026    C1/a1/clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  C1/a1/FSM_onehot_etatp_reg[5]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y130         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    C1/a1/FSM_onehot_etatp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/en_init_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.227ns (32.744%)  route 0.466ns (67.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.128     1.637 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.295     1.933    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          0.171     2.203    C1/a1/etat_reg
    SLICE_X2Y129         FDPE                                         f  C1/a1/en_init_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     2.025    C1/a1/clk_IBUF_BUFG
    SLICE_X2Y129         FDPE                                         r  C1/a1/en_init_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         FDPE (Remov_fdpe_C_PRE)     -0.071     1.451    C1/a1/en_init_reg
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/en_write_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.227ns (31.101%)  route 0.503ns (68.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.128     1.637 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.295     1.933    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          0.208     2.239    C1/a1/etat_reg
    SLICE_X2Y131         FDCE                                         f  C1/a1/en_write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.862     2.027    C1/a1/clk_IBUF_BUFG
    SLICE_X2Y131         FDCE                                         r  C1/a1/en_write_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y131         FDCE (Remov_fdce_C_CLR)     -0.067     1.457    C1/a1/en_write_reg
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/mesure_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.227ns (28.905%)  route 0.558ns (71.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.128     1.637 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.295     1.933    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          0.263     2.295    C1/a1/etat_reg
    SLICE_X5Y130         FDCE                                         f  C1/a1/mesure_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.857     2.023    C1/a1/clk_IBUF_BUFG
    SLICE_X5Y130         FDCE                                         r  C1/a1/mesure_done_reg/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y130         FDCE (Remov_fdce_C_CLR)     -0.092     1.451    C1/a1/mesure_done_reg
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 C1/a2/etat_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/a1/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.227ns (28.746%)  route 0.563ns (71.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.509    C1/a2/clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  C1/a2/etat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.128     1.637 f  C1/a2/etat_reg/Q
                         net (fo=3, routed)           0.295     1.933    C1/a2/Hint
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  C1/a2/FSM_onehot_etatp[5]_i_2/O
                         net (fo=42, routed)          0.268     2.299    C1/a1/etat_reg
    SLICE_X4Y130         FDCE                                         f  C1/a1/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.857     2.023    C1/a1/clk_IBUF_BUFG
    SLICE_X4Y130         FDCE                                         r  C1/a1/count_reg[12]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y130         FDCE (Remov_fdce_C_CLR)     -0.092     1.451    C1/a1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.848    





