Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan  6 02:46:24 2020
| Host         : DESKTOP-PRBRFBN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   486 |
| Unused register locations in slices containing registers |  1678 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           12 |
|      2 |           15 |
|      3 |           10 |
|      4 |           23 |
|      5 |            9 |
|      6 |            4 |
|      7 |            4 |
|      8 |           31 |
|      9 |            1 |
|     10 |            3 |
|     11 |            2 |
|     12 |           12 |
|     13 |            6 |
|     14 |            3 |
|     15 |            1 |
|    16+ |          350 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1293 |          367 |
| No           | No                    | Yes                    |             150 |           54 |
| No           | Yes                   | No                     |             358 |          125 |
| Yes          | No                    | No                     |            6454 |         2662 |
| Yes          | No                    | Yes                    |             334 |          107 |
| Yes          | Yes                   | No                     |             557 |          168 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                     |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/weight_mem_ctrl1/clk_4[1]_i_2_n_0                                                                                                                                           |                1 |              2 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/data_mem_ctrl1/clk_4[1]_i_2_n_0                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                          | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                1 |              2 |
| ~design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/data_mem_ctrl1/clk_4_f   |                                                                                                                                                                                                                                                          | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/data_mem_ctrl1/clk_4[1]_i_2_n_0                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
| ~design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/weight_mem_ctrl1/clk_4_f |                                                                                                                                                                                                                                                          | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/weight_mem_ctrl1/clk_4[1]_i_2_n_0                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                 | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                 | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/E[0]                                                                                                                                                                                                              | design_1_i/processor_ctrl_0/inst/pooling_max[19]_i_2_n_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/E[0]                                                                                                                                                                                                              | design_1_i/processor_ctrl_0/inst/pooling_max[19]_i_2_n_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                   |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/weight_en164_out                                                                                                                                                                                                  | design_1_i/processor_ctrl_0/inst/pooling_max[19]_i_2_n_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/E[0]                                                                                                                                                                                                              | design_1_i/processor_ctrl_0/inst/pooling_max[19]_i_2_n_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/E[0]                                                                                                                                                                                                              | design_1_i/processor_ctrl_0/inst/pooling_max[19]_i_2_n_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/E[0]                                                                                                                                                                                                              | design_1_i/processor_ctrl_0/inst/pooling_max[19]_i_2_n_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                1 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                    | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                         | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                         | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                          | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                         | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                         | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                         | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                         | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                         | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                         | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                          | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                         | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                          | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                         | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                         | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                          | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                         | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                   | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                   | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                   | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/y                                                                                                                                                                                                                       | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_3_n_0                                                                                                                                                                               |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/fc_count[11]_i_1_n_0                                                                                                                                                                                                    | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_3_n_0                                                                                                                                                                               |                8 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/conv_count0                                                                                                                                                                                                             | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_3_n_0                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_1_n_0                                                                                                                                                                                                | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_3_n_0                                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/fc_addr[0]_i_1_n_0                                                                                                                                                                                                      | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_3_n_0                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/p_30_in                                                                                                                                                                                                                 | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_3_n_0                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/pooling_count0                                                                                                                                                                                                          | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_3_n_0                                                                                                                                                                               |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/program_counter0                                                                                                                                                                                                        | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_3_n_0                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/write_data_count0__0                                                                                                                                                                                                    | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_3_n_0                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/x                                                                                                                                                                                                                       | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_3_n_0                                                                                                                                                                               |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_3_n_0                                                                                                                                                                               |                8 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/CEA2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/weight_addr[15]_i_2_n_0                                                                                                                                                                                                 | design_1_i/processor_ctrl_0/inst/weight_addr[15]_i_1_n_0                                                                                                                                                                                |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/load_count[0]_i_2_n_0                                                                                                                                                                                                   | design_1_i/processor_ctrl_0/inst/load_count[0]_i_1_n_0                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer4__0_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer3_i_2__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer4__2_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer4__1_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer4_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer4_i_2__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer5__1_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer5__0_i_2__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer5__0_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer5__2_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer5_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer6__0_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer6__0_i_2__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer6__1_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer6__2_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer6_i_2__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer6_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer7__0_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer7__2_i_2__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer7__1_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer7__2_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer7__3_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer7__3_i_2__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer7__4_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer7__5_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer7_i_2__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer7_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/weight_buffer                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/weight_buffer[25][19]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/data_buffer[16][16]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/data_buffer[14][19]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/data_buffer[12][16]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/data_buffer[18][16]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/data_buffer[2][16]_i_1__1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/data_buffer[22][16]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/data_buffer[4][19]_i_1__1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/data_buffer[23][16]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/data_buffer[19][19]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/data_buffer[24][19]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/data_buffer[6][16]_i_1__1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/data_buffer[8][16]_i_1__1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/weight_buffer                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/weight_buffer[25][19]_i_1__3_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer1_i_1__3_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer3__0_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer3__1_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer3__2_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer3_i_2__3_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer3_i_1__3_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer4__2_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer4__0_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer4__1_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer4_i_1__3_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer4_i_2__3_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer5__0_i_2__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer5__0_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer5__2_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer5__1_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer5_i_1__3_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer6__1_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer6__0_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer6__0_i_2__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer6_i_1__3_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer6_i_2__3_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer6__2_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer7__0_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer7__2_i_2__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer7__2_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer7__1_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer7__3_i_2__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer7__3_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer7__4_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer7_i_2_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer7_i_1__3_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer7_i_2__3_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer6__0_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer6__0_i_2__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer6__1_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer6__2_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer6_i_2__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer6_i_1__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer7__0_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer7__1_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer7__2_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer7__2_i_2__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer7__3_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer7__4_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer7__5_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer7__3_i_2__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer7_i_2__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer7_i_1__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/weight_buffer[25][19]_i_1__1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/weight_buffer                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer5_i_1__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/data_buffer[12][16]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/data_buffer[19][19]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/data_buffer[22][16]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/data_buffer[18][16]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/data_buffer[16][16]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/data_buffer[14][19]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/data_buffer[6][16]_i_1__2_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/data_buffer[4][19]_i_1__2_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/data_buffer[8][16]_i_1__2_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/data_buffer[2][16]_i_1__2_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/data_buffer[23][16]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/data_buffer[24][19]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer1_i_1__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer3__0_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer3__2_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer3__1_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer3_i_1__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer3_i_2__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer4__0_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer4__1_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer4__2_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer5__0_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer4_i_1__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer5__0_i_2__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer4_i_2__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer5__1_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer5__2_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer5_i_1__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer6__0_i_2__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer6__0_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer6__2_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer6__1_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer6_i_2__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer6_i_1__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer7__1_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer7__0_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer7__3_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer7__3_i_2__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer7__2_i_2__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer7__2_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer7__5_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer7__4_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer7_i_2__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/temp_answer7_i_1__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/weight_buffer[25][19]_i_1__2_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_3/weight_buffer                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/data_buffer[12][16]_i_1__3_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/data_buffer[14][19]_i_1__3_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/data_buffer[18][16]_i_1__3_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/data_buffer[24][19]_i_1__3_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/data_buffer[16][16]_i_1__3_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/data_buffer[23][16]_i_1__3_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/data_buffer[19][19]_i_1__3_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/data_buffer[22][16]_i_1__3_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/data_buffer[8][16]_i_1__3_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/data_buffer[4][19]_i_1__3_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/data_buffer[6][16]_i_1__3_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/data_buffer[2][16]_i_1__3_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/data_buffer[2][16]_i_1__4_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/data_buffer[8][16]_i_1__4_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/data_buffer[4][19]_i_1__4_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/data_buffer[6][16]_i_1__4_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/data_buffer[12][16]_i_1__4_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/data_buffer[16][16]_i_1__4_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/data_buffer[14][19]_i_1__4_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/data_buffer[19][19]_i_1__4_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/data_buffer[22][16]_i_1__4_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/data_buffer[18][16]_i_1__4_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/data_buffer[23][16]_i_1__4_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/data_buffer[24][19]_i_1__4_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer3__0_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer1_i_1__4_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer3__1_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer3__2_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer3_i_2__4_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer3_i_1__4_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer4__0_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer4__1_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer4__2_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer4_i_1__4_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer5__0_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer4_i_2__4_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer5__2_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer5__1_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer5__0_i_2__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer7__0_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer7__2_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer7__2_i_2__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer7__1_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer7__3_i_2__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer7__3_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer7__4_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer7__5_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer7_i_1__4_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer7_i_2__4_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/weight_buffer                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer5_i_1__4_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer6__0_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer6__0_i_2__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer6__1_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer6__2_i_1__4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer6_i_1__4_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/temp_answer6_i_2__4_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/feature_data[19]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               18 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/instruction[19]_i_1_n_0                                                                                                                                                                                                 | design_1_i/processor_ctrl_0/inst/feature_addr[11]_i_3_n_0                                                                                                                                                                               |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/data_buffer[12][16]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/data_buffer[18][16]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/pooling_max[19]_i_1_n_0                                                                                                                                                                                                 | design_1_i/processor_ctrl_0/inst/pooling_max[19]_i_2_n_0                                                                                                                                                                                |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/data_buffer[23][16]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/data_buffer[19][19]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/data_buffer[22][16]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/data_buffer[24][19]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/data_buffer[16][16]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/data_buffer[14][19]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/data_buffer[6][16]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/data_buffer[2][16]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/data_buffer[8][16]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/data_buffer[4][19]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/weight_buffer                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/weight_buffer[25][19]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer3__0_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer1_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer3__1_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer3__2_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer3_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer3_i_2_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer4__1_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer4__0_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer4__2_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer4_i_2_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer4_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer5__0_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer5__0_i_2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_4/temp_answer7__5_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer5__2_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer5__1_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer5_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer6__0_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer6__0_i_2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer6__1_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer6__2_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer6_i_2_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer6_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer7__1_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer7__0_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer7__3_i_2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer7__2_i_2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer7__3_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer7__2_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer7__4_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer7__5_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_0/temp_answer7_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer1_i_1__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer3__1_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer3__0_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer3__2_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer3_i_1__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer3_i_2__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer4__0_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer4__1_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer4__2_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer4_i_2__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               14 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer4_i_1__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer5__0_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer5__1_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer5__0_i_2__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_2/temp_answer5__2_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/data_buffer[12][16]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/data_buffer[14][19]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/data_buffer[2][16]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/data_buffer[16][16]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/data_buffer[18][16]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/data_buffer[23][16]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/data_buffer[22][16]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/data_buffer[19][19]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/data_buffer[24][19]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/data_buffer[4][19]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/data_buffer[8][16]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/data_buffer[6][16]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer1_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer3__0_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer3__1_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer3__2_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_1/temp_answer3_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/mac_5/weight_buffer[25][19]_i_1__4_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             21 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                 |                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/data_count                                                                                                                                                                                                              | design_1_i/processor_ctrl_0/inst/pooling_max[19]_i_2_n_0                                                                                                                                                                                |               14 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/processor_ctrl_0/inst/fc_answer[0]_i_1_n_0                                                                                                                                                                                                    | design_1_i/processor_ctrl_0/inst/pooling_max[19]_i_2_n_0                                                                                                                                                                                |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                              | design_1_i/memory_ctrl_0/inst/memory_ctrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               21 |             50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               22 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               28 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              345 |           1326 |
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


