[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ComplexExprSize/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ComplexExprSize/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<72> s<71> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<11> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<11> s<10> l<1:8> el<1:11>
n<out> u<4> t<StringConst> p<7> s<6> l<1:13> el<1:16>
n<> u<5> t<Constant_bit_select> p<6> l<1:16> el<1:16>
n<> u<6> t<Constant_select> p<7> c<5> l<1:16> el<1:16>
n<> u<7> t<Port_reference> p<8> c<4> l<1:13> el<1:16>
n<> u<8> t<Port_expression> p<9> c<7> l<1:13> el<1:16>
n<> u<9> t<Port> p<10> c<8> l<1:13> el<1:16>
n<> u<10> t<List_of_ports> p<11> c<9> l<1:12> el<1:17>
n<> u<11> t<Module_nonansi_header> p<69> c<2> s<29> l<1:1> el<1:18>
n<> u<12> t<NetType_Wire> p<24> s<23> l<2:10> el<2:14>
n<31> u<13> t<IntConst> p<14> l<2:16> el<2:18>
n<> u<14> t<Primary_literal> p<15> c<13> l<2:16> el<2:18>
n<> u<15> t<Constant_primary> p<16> c<14> l<2:16> el<2:18>
n<> u<16> t<Constant_expression> p<21> c<15> s<20> l<2:16> el<2:18>
n<0> u<17> t<IntConst> p<18> l<2:19> el<2:20>
n<> u<18> t<Primary_literal> p<19> c<17> l<2:19> el<2:20>
n<> u<19> t<Constant_primary> p<20> c<18> l<2:19> el<2:20>
n<> u<20> t<Constant_expression> p<21> c<19> l<2:19> el<2:20>
n<> u<21> t<Constant_range> p<22> c<16> l<2:16> el<2:20>
n<> u<22> t<Packed_dimension> p<23> c<21> l<2:15> el<2:21>
n<> u<23> t<Data_type_or_implicit> p<24> c<22> l<2:15> el<2:21>
n<> u<24> t<Net_port_type> p<27> c<12> s<26> l<2:10> el<2:21>
n<out> u<25> t<StringConst> p<26> l<2:22> el<2:25>
n<> u<26> t<List_of_port_identifiers> p<27> c<25> l<2:22> el<2:25>
n<> u<27> t<Output_declaration> p<28> c<24> l<2:3> el<2:25>
n<> u<28> t<Port_declaration> p<29> c<27> l<2:3> el<2:25>
n<> u<29> t<Module_item> p<69> c<28> s<67> l<2:3> el<2:26>
n<out> u<30> t<StringConst> p<31> l<4:10> el<4:13>
n<> u<31> t<Ps_or_hierarchical_identifier> p<34> c<30> s<33> l<4:10> el<4:13>
n<> u<32> t<Constant_bit_select> p<33> l<4:14> el<4:14>
n<> u<33> t<Constant_select> p<34> c<32> l<4:14> el<4:14>
n<> u<34> t<Net_lvalue> p<61> c<31> s<60> l<4:10> el<4:13>
n<$unsigned> u<35> t<StringConst> p<36> l<4:17> el<4:25>
n<> u<36> t<System_task_names> p<58> c<35> s<57> l<4:16> el<4:25>
n<$unsigned> u<37> t<StringConst> p<38> l<4:31> el<4:39>
n<> u<38> t<System_task_names> p<48> c<37> s<47> l<4:30> el<4:39>
n<8'ha4> u<39> t<IntConst> p<40> l<4:44> el<4:49>
n<> u<40> t<Primary_literal> p<41> c<39> l<4:44> el<4:49>
n<> u<41> t<Primary> p<42> c<40> l<4:44> el<4:49>
n<> u<42> t<Expression> p<43> c<41> l<4:44> el<4:49>
n<> u<43> t<Expression> p<45> c<42> l<4:43> el<4:50>
n<> u<44> t<Unary_ReductNand> p<45> s<43> l<4:41> el<4:43>
n<> u<45> t<Expression> p<46> c<44> l<4:41> el<4:50>
n<> u<46> t<Expression> p<47> c<45> l<4:40> el<4:51>
n<> u<47> t<List_of_arguments> p<48> c<46> l<4:40> el<4:51>
n<> u<48> t<System_task> p<49> c<38> l<4:30> el<4:52>
n<> u<49> t<Primary> p<50> c<48> l<4:30> el<4:52>
n<> u<50> t<Expression> p<52> c<49> l<4:30> el<4:52>
n<> u<51> t<Unary_ReductXnor2> p<52> s<50> l<4:28> el<4:30>
n<> u<52> t<Expression> p<53> c<51> l<4:28> el<4:52>
n<> u<53> t<Expression> p<54> c<52> l<4:27> el<4:53>
n<> u<54> t<Concatenation> p<55> c<53> l<4:26> el<4:54>
n<> u<55> t<Primary> p<56> c<54> l<4:26> el<4:54>
n<> u<56> t<Expression> p<57> c<55> l<4:26> el<4:54>
n<> u<57> t<List_of_arguments> p<58> c<56> l<4:26> el<4:54>
n<> u<58> t<System_task> p<59> c<36> l<4:16> el<4:55>
n<> u<59> t<Primary> p<60> c<58> l<4:16> el<4:55>
n<> u<60> t<Expression> p<61> c<59> l<4:16> el<4:55>
n<> u<61> t<Net_assignment> p<62> c<34> l<4:10> el<4:55>
n<> u<62> t<List_of_net_assignments> p<63> c<61> l<4:10> el<4:55>
n<> u<63> t<Continuous_assign> p<64> c<62> l<4:3> el<4:56>
n<> u<64> t<Module_common_item> p<65> c<63> l<4:3> el<4:56>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<4:3> el<4:56>
n<> u<66> t<Non_port_module_item> p<67> c<65> l<4:3> el<4:56>
n<> u<67> t<Module_item> p<69> c<66> s<68> l<4:3> el<4:56>
n<> u<68> t<Endmodule> p<69> l<5:1> el<5:10>
n<> u<69> t<Module_declaration> p<70> c<11> l<1:1> el<5:10>
n<> u<70> t<Description> p<71> c<69> l<1:1> el<5:10>
n<> u<71> t<Source_text> p<72> c<70> l<1:1> el<5:10>
n<> u<72> t<Top_level_rule> c<1> l<1:1> el<6:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ComplexExprSize/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ComplexExprSize/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ComplexExprSize/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              13
cont_assign                                            2
design                                                 1
logic_net                                              2
logic_typespec                                         3
module_inst                                            4
operation                                              6
port                                                   2
range                                                  4
ref_obj                                                4
ref_typespec                                           5
sys_func_call                                          4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              13
cont_assign                                            3
design                                                 1
logic_net                                              2
logic_typespec                                         3
module_inst                                            4
operation                                              6
port                                                   3
range                                                  4
ref_obj                                                6
ref_typespec                                           6
sys_func_call                                          4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ComplexExprSize/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ComplexExprSize/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ComplexExprSize/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexExprSize/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.out), line:1:13, endln:1:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexExprSize/dut.sv, line:1:1, endln:5:10
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiNetType:1
  |vpiPort:
  \_port: (out), line:1:13, endln:1:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexExprSize/dut.sv, line:1:1, endln:5:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out.out), line:1:13, endln:1:16
      |vpiParent:
      \_port: (out), line:1:13, endln:1:16
      |vpiName:out
      |vpiFullName:work@top.out.out
      |vpiActual:
      \_logic_net: (work@top.out), line:1:13, endln:1:16
    |vpiTypedef:
    \_ref_typespec: (work@top.out)
      |vpiParent:
      \_port: (out), line:1:13, endln:1:16
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_typespec: , line:2:10, endln:2:21
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:55
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexExprSize/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_sys_func_call: ($unsigned), line:4:16, endln:4:25
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:55
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_sys_func_call: ($unsigned), line:4:16, endln:4:25
        |vpiFullName:work@top
        |vpiActual:
        \_logic_typespec: , line:2:10, endln:2:21
      |vpiArgument:
      \_operation: , line:4:26, endln:4:54
        |vpiParent:
        \_sys_func_call: ($unsigned), line:4:16, endln:4:25
        |vpiOpType:33
        |vpiOperand:
        \_operation: , line:4:28, endln:4:52
          |vpiParent:
          \_operation: , line:4:26, endln:4:54
          |vpiOpType:10
          |vpiOperand:
          \_sys_func_call: ($unsigned), line:4:30, endln:4:39
            |vpiParent:
            \_operation: , line:4:28, endln:4:52
            |vpiArgument:
            \_operation: , line:4:41, endln:4:50
              |vpiParent:
              \_sys_func_call: ($unsigned), line:4:30, endln:4:39
              |vpiOpType:6
              |vpiOperand:
              \_constant: , line:4:44, endln:4:49
                |vpiDecompile:8'ha4
                |vpiSize:8
                |HEX:a4
                |vpiConstType:5
            |vpiName:$unsigned
      |vpiName:$unsigned
    |vpiLhs:
    \_ref_obj: (work@top.out), line:4:10, endln:4:13
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:55
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (work@top.out), line:1:13, endln:1:16
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexExprSize/dut.sv, line:1:1, endln:5:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.out), line:1:13, endln:1:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexExprSize/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_typespec: (work@top.out)
      |vpiParent:
      \_logic_net: (work@top.out), line:1:13, endln:1:16
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_typespec: , line:2:10, endln:2:21
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (out), line:1:13, endln:1:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexExprSize/dut.sv, line:1:1, endln:5:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out), line:1:13, endln:1:16
      |vpiParent:
      \_port: (out), line:1:13, endln:1:16
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (work@top.out), line:1:13, endln:1:16
    |vpiTypedef:
    \_ref_typespec: (work@top.out)
      |vpiParent:
      \_port: (out), line:1:13, endln:1:16
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_typespec: , line:2:10, endln:2:21
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexExprSize/dut.sv, line:1:1, endln:5:10
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:55
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexExprSize/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: 
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:55
      |vpiDecompile:00000000000000000000000000000000
      |vpiSize:32
      |BIN:00000000000000000000000000000000
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.out), line:4:10, endln:4:13
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:55
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (work@top.out), line:1:13, endln:1:16
\_weaklyReferenced:
\_logic_typespec: , line:2:10, endln:2:21
  |vpiRange:
  \_range: , line:2:15, endln:2:21
    |vpiParent:
    \_logic_typespec: , line:2:10, endln:2:21
    |vpiLeftRange:
    \_constant: , line:2:16, endln:2:18
      |vpiParent:
      \_range: , line:2:15, endln:2:21
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:19, endln:2:20
      |vpiParent:
      \_range: , line:2:15, endln:2:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:10, endln:2:21
  |vpiRange:
  \_range: , line:2:15, endln:2:21
    |vpiParent:
    \_logic_typespec: , line:2:10, endln:2:21
    |vpiLeftRange:
    \_constant: , line:2:16, endln:2:18
      |vpiParent:
      \_range: , line:2:15, endln:2:21
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:19, endln:2:20
      |vpiParent:
      \_range: , line:2:15, endln:2:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:10, endln:2:21
  |vpiRange:
  \_range: , line:2:15, endln:2:21
    |vpiParent:
    \_logic_typespec: , line:2:10, endln:2:21
    |vpiLeftRange:
    \_constant: , line:2:16, endln:2:18
      |vpiParent:
      \_range: , line:2:15, endln:2:21
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:19, endln:2:20
      |vpiParent:
      \_range: , line:2:15, endln:2:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_cont_assign: , line:4:10, endln:4:55
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexExprSize/dut.sv, line:1:1, endln:5:10
  |vpiRhs:
  \_constant: 
  |vpiLhs:
  \_ref_obj: (work@top.out), line:4:10, endln:4:13
    |vpiParent:
    \_cont_assign: , line:4:10, endln:4:55
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiActual:
    \_logic_net: (work@top.out), line:1:13, endln:1:16
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ComplexExprSize/dut.sv | ${SURELOG_DIR}/build/regression/ComplexExprSize/roundtrip/dut_000.sv | 2 | 5 |