<!DOCTYPE html>
<html lang="pt">
<head>
<title>Fernando Gehm Moraes </title>
<link rel="icon"  type="image/jpg" href="../figs/fer_icon.jpg">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<link href="pubs.css" rel="stylesheet" type="text/css">
</head>
  
<body>

<!-- *********** MENU DE TOPO  ********************************************* -->
<!-- *********** lembrar de inserir fim de div ao final do body  *********** -->
<div style="position:fixed; width: 100vw;  left: 0px; top: 0px; z-index: 20; height: 45px;  background: #ADD8E6; ">
    <object width="100%" height="60" type="text/html" data="menu_top.html"></object>
</div>
<div style="position:absolute; width: 100%;  left: 0px; top: 50px; z-index: 10;">
<!-- *********** FIM DO MENU DE TOPO  *************************************** -->

<h2>&nbsp; &nbsp; &nbsp;&nbsp;Published Articles in Scientific Journals   </h2> 
 

<table>

  <tr> <th style="background-color:#f26b18; color: blue;"> 53 <p>  2023 </p>  </th>
        <td> 
             <a HREF="https://dx.doi.org/10.1007/s10470-023-02190-8"> 
             <img alt=" " SRC="../figs/analog.jpg" width="100"> </a> </td>
        </td> 
        <td>
             <b> Chronos-V: a Many-core High-level Model with Support for Management Techniques</b> 
             <br> Weber, Iaçanã Ianiski ; Zotto,  Angelo Elias Dal ; Moraes, Fernando Gehm.
             <br> Analog Integrated Circuits and Signal Processing, vol. 116(1),  pp 1-15, September 2023.
             <br> <a HREF="https://dx.doi.org/10.1007/s10470-023-02190-8"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>


  <tr> <th> 52  </th>
        <td> 
             <a HREF="https://dx.doi.org/10.1109/MDAT.2023.3277813"> 
             <img alt=" " SRC="../figs/semap.png" width="100"> </a> </td>
        </td> 
        <td>
             <b> SeMAP - A Method to Secure the Communication in NoC-based Many Cores</b> 
             <br> Faccenda, Rafael Follmann ; Comarú, Gustavo ; Caimi, Luciano Lores ; Moraes, Fernando Gehm.
             <br> IEEE Design & Test, vol. 40(5),  pp 42-51, October 2023.
             <br> <a HREF="https://dx.doi.org/10.1109/MDAT.2023.3277813"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>

  <tr> <th> 51  </th>
        <td> 
             <a HREF="https://dx.doi.org/10.1561/1000000060"> 
             <img alt=" " SRC="../figs/now.jpg" width="100"> </a> </td>
        </td> 
        <td>
             <b> From CNN to DNN Hardware Accelerators: A Survey on Design, Exploration, Simulation, and Frameworks</b> 
             <br> JURACY, Leonardo Rezende; GARIBOTTI, Rafael; MORAES, Fernando Gehm.
             <br> Foundations and Trends® in Electronic Design Automation, vol. 13(4), pp 270-344, March 2023.
             <br> <a HREF="https://dx.doi.org/10.1561/1000000060"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>

  <tr> <th style="background-color:#f26b18; color: blue;"> 50 <p>  2022 </p>  </th>
        <td> 
             <a HREF="https://ieeexplore.ieee.org/document/9960733"> 
             <img alt=" " SRC="../figs/briefs.jpeg" width="100"> </a> </td>
        </td> 
        <td>
             <b> A Comprehensive Evaluation of Convolutional Hardware Accelerators</b> 
             <br> JURACY, Leonardo Rezende; AMORY, Alexandre; MORAES, Fernando Gehm..
             <br>  IEEE Transactions on Circuits and Systems II - Express Briefs, vol. 70(3) , pp. 1149-1153, March 2023 (accepted: December 2022).
             <br> <a HREF="https://ieeexplore.ieee.org/document/9960733"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>


  <tr> <th> 49  </th>
       <td> 
             <a HREF="https://doi.org/10.1109/TCSI.2022.3204932">
                <img alt=" " SRC="../figs/tcasI.png" width="100"> </a> </td>
        <td> 
             <b> A Fast, Accurate, and Comprehensive PPA Estimation of Convolutional Hardware Accelerators</b>
             <br> JURACY, Leonardo Rezende; AMORY, Alexandre; MORAES, Fernando Gehm.
             <br>  IEEE Transactions on Circuits and Systems I: Regular Papers,  vol. 69(12) , pp. 5171-5184, December 2022.
             <br> <a HREF="https://doi.org/10.1109/TCSI.2022.3204932"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>  
        </td> 
   </tr>


  <tr> <th style="background-color:#f26b18; color: blue;"> 48 <p>  2021 </p>  </th>
       <td> 
             <a HREF="https://doi.org/10.1109/ACCESS.2021.3127468">
                <img alt=" " SRC="../figs/ieee_access.png" width="100"> </a> </td>
        <td> 
             <b> Detection and Countermeasures of Security Attacks and Faults on NoC-based Many-Cores</b> 
             <br> FACCENDA, Rafael; CAIMI, Luciano; MORAES, Fernando Gehm.
             <br>  IEEE Access, vol. 9, pp. 153142-153152,  November 2021.
             <br> <a HREF="https://doi.org/10.1109/ACCESS.2021.3127468"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>  
        </td> 
   </tr>


  <tr> <th > 47 </th>
        <td colspan="2">
             <b> A Survey on Security Mechanisms for NoC-based Many-Core SoCs</b> 
             <br> CAIMI, Luciano; FACCENDA, Rafael;  MORAES, Fernando Gehm.
             <br>  Journal of Integrated Circuits and Systems, vol. 16(2), pp. 1-15. November 2021.
             <br> <a HREF="https://doi.org/10.29292/jics.v16i2.485"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>  
             <!-- <a HREF="http://ojs.fei.edu.br/ojs/index.php/JICS/article/view/485">  JICS </a> -->
        </td> 
   </tr>


  <tr> <th > 46 </th>
        <td> 
             <a HREF="https://doi.org/10.1109/TCSI.2021.3104644"> 
                <img alt=" " SRC="../figs/tcasI.png" width="100"> </a> </td>
        <td> 
             <b> A High-Level Modeling Framework for Estimating Hardware Metrics of CNN Accelerators</b> 
             <br> JURACY, Leonardo Rezende; MOREIRA, Matheus Trevisan; AMORY, Alexandre; HAMPEL, Alexandre;  MORAES, Fernando Gehm.
             <br>  IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68(11), pp. 4783-4795. November 2021.
             <br> <a HREF="https://doi.org/10.1109/TCSI.2021.3104644"> <img alt=" " SRC="../figs/doi.png"  width="20"></a> 
        </td> 
   </tr>

   <tr> <th> 45  </th>
        <td> 
             <a HREF="https://doi.org/10.1145/3458511"> 
                <img alt=" " SRC="../figs/tocs.jpg" width="100"> </a> </td>
        <td> 
             <b>  Modular and Distributed Management of Many-Core SoCs</b> 
             <br> RUARO, Marcelo; SANTANA, Anderson, JANTSCH, Axel; MORAES, Fernando Gehm.
             <br> ACM Transactions on Computer Systems, vol. 38(1-2), Article No.: 1, pp 1–16. July 2021.
             <br> <a HREF="https://doi.org/10.1145/3458511"> <img alt=" " SRC="../figs/doi.png"  width="20"></a> 
        </td> 
   </tr>


   <tr> <th> 44 </th>
        <td> 
             <a HREF="https://dx.doi.org/10.1109/MDAT.2021.3068914"> 
                <img alt=" " SRC="../figs/dt_2021.jpg" width="100"> </a> </td>
        <td> 
             <b>  Hardware Accelerator for Runtime Temperature Estimation in Many-cores</b> 
             <br> DA SILVA, Alzemiro Lucas ; WEBER, Iacaça Ianiski ; MARTINS, Andre Luis Del Mestre; MORAES, Fernando Gehm.
             <br> IEEE Design & Test, vol. 38(4), pp. 62-69. August 2021.
             <br> <a HREF="https://dx.doi.org/10.1109/MDAT.2021.3068914"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>  
        </td> 
   </tr>

   <tr> <th> 43 </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1109/MDAT.2021.3049710"> 
                <img alt=" " SRC="../figs/dt_2021.jpg" width="100"> </a> </td>
        <td> 
             <b>  Security Vulnerabilities and Countermeasures in MPSoCs </b> 
             <br> SANTANA, Anderson ; MEDINA, Henrique ; MORAES, Fernando Gehm.
             <br> IEEE Design & Test, vol. 38(4), pp. 70-77. August 2021. 
             <br> <a HREF="http://dx.doi.org/10.1109/MDAT.2021.3049710"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>  
        </td> 
   </tr>

   <tr> <th> 42 </th>
        <td> 
             <a HREF="https://doi.org/10.1049/cdt2.12017"> 
                <img alt=" " SRC="../figs/iet.jpg" width="100"> </a> </td>
        <td> 
             <b>  Evaluation of the Soft Error Assessment Consistency of a JIT-based Virtual Platform Simulator</b> 
             <br> ABICH, Geancarlo ; GARIBOTTI, Rafael ; BANDEIRA, Vitor ; ROSA, Felipe ; GAVA, Jonas ; BORTOLON, Felipe T. ; MEDEIROS, Guilherme ; MORAES, Fernando Gehm ; REIS, Ricardo Augusto da Luz ; OST, Luciano.
             <br> IET Computers and Digital Techniques, vol. 1(2), pp 125-142. March 2021.
             <br> <a HREF="https://doi.org/10.1049/cdt2.12017"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>  
        </td> 
   </tr>


   <tr> <th> 41 </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1007/s10470-020-01756-0"> 
                <img alt=" " SRC="../figs/analog.jpg" width="100"> </a> </td>
        <td> 
             <b>  A Differential IR-UWB Transmitter using PAM Modulation with Adaptive PSD </b> 
             <br>  MOREIRA, Luiz Carlos; VITOR JUNIOR, Marcus; SAOTOME, Osamu; HECK, Guilherme; CALAZANS, Ney; MORAES, Fernando Gehm
             <br> Analog Integrated Circuits and Signal Processing, vol. 106(1), pp. 339-350. January 2021. 
             <br> <a HREF="http://dx.doi.org/10.1007/s10470-020-01756-0"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>  
        </td> 
   </tr>

   <tr> <th style="background-color:#f26b18; color: blue;"> 40 <p>  2020 </p>  </th>
        <td> 
             <a HREF="https://doi.org/10.1109/ACCESS.2020.3025206">
                <img alt=" " SRC="../figs/ieee_access.png" width="100"> </a> </td>
        <td> 
             <b> SDN-Based Secure Application Admission and Execution for Many-Cores</b> 
             <br>  RUARO, Marcelo; CAIMI, Luciano; MORAES, Fernando Gehm
             <br>  IEEE Access, vol. 8, pp. 177296-177306. September 2020.
             <br> <a HREF="https://doi.org/10.1109/ACCESS.2020.3025206"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>  
        </td> 
   </tr>



   <tr> <th> 39 </th>
        <td> 
             <a HREF="https://doi.org/10.1109/ACCESS.2020.3000457"> 
                <img alt=" " SRC="../figs/ieee_access.png" width="100"> </a> </td>
        <td> 
             <b> A Systemic and Secure SDN Framework for NoC-based Many-cores  </b> 
             <br>  RUARO, Marcelo; CAIMI, Luciano; MORAES, Fernando Gehm
             <br>  IEEE Access, vol. 8, pp. 105997 - 106008. June 2020.
             <br> <a HREF="https://doi.org/10.1109/ACCESS.2020.3000457"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>  
        </td> 
   </tr>

   <tr> <th> 38 </th>
        <td> 
             <a HREF="https://doi.org/10.1007/s10470-020-01631-y"> 
                <img alt=" " SRC="../figs/analog.jpg" width="100"> </a> </td>
        <td> 
             <b> System management recovery in NoC-based many-core systems  </b> 
             <br>  FOCHI, Vinícius; CAIMI, Luciano; SILVA, Marcelo H.; MORAES, Fernando Gehm
             <br> Analog Integrated Circuits and Signal Processing, vol. 106(1), pp. 85-98. January 2021. (Published online: 12 March 2020). 
             <br> <a HREF="https://doi.org/10.1007/s10470-020-01631-y"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>  
        </td> 
   </tr>



   <tr> <th> &nbsp; &nbsp;  </th>
        <td> 
            <a HREF="https://arxiv.org/abs/2007.07829"> 
               <img alt=" " SRC="../figs/arXiv.jpg" width="100"> </a> </td> 
        <td> 
             <b> A Survey of Aging Monitors and Reconfiguration Techniques  </b> 
             <br>  Leonardo Rezende Juracy, Matheus Trevisan Moreira, Alexandre de Morais Amory, Fernando Gehm Moraes
             <br>arxiv.org, July 2020.
             <br> <a HREF="https://arxiv.org/abs/2007.07829"> link </a> &nbsp; and &nbsp; 
                  <a HREF="https://arxiv.org/pdf/2007.07829.pdf"> PDF file
        </td> 
   </tr>
   
   <tr> <th style="background-color:#f26b18; color: blue;"> 37 <p>  2019 </p>  </th>
        <td> 
            <a HREF="https://doi.org/10.1007/s10617-019-09223-4">  
               <img alt=" " SRC="../figs/daes.jpg" width="100"> </a> </td> 
        <td> 
             <b> Memphis: a Framework for Heterogeneous Many-core SoCs Generation and Validation  </b> 
             <br>  RUARO, Marcelo; CAIMI, Luciano; FOCHI, Vinicius; MORAES, Fernando Gehm
             <br> Design Automation for Embedded Systems, vol. 23(3-4), pp. 113-122. September-December 2019. 
             <br> <a HREF="https://doi.org/10.1007/s10617-019-09223-4"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>  
        </td> 
   </tr>


   <tr> <th> 36  </th>
        <td> 
            <a HREF="https://doi.org/10.1145/3328755">  
               <img alt=" " SRC="../figs/tecs.jpg" width="100"> </a> </td> 
        <td> 
             <b> Self-Adaptive QoS Management at Communication and Computation Levels for Many-Core SoCs  </b> 
             <br>  RUARO, Marcelo; JANTSCH, Axel; MORAES, Fernando Gehm
             <br> ACM Transactions on Embedded Computing Systems, vol. 18(4), Article No. 37, pp. 1-21. June 2019. 
             <br> <a HREF="https://doi.org/10.1145/3328755"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>  
        </td> 
   </tr>


   <tr> <th> 35  </th>
        <td> 
             <a HREF="https://doi.org/10.1016/j.sysarc.2019.05.006"> 
                <img alt=" " SRC="../figs/JSA.gif" width="100"> </a> </td>
        <td> 
             <b> The Power Impact of Hardware and Software Actuators on Self-Adaptable Many-core Systems  </b> 
             <br> MARTINS, André Luís Del Mestre; GARIBOTTI, Rafael; DUTT, Nikil; MORAES, Fernando Gehm
             <br> Journal of Systems Architecture, vol. 97, pp. 42-53. August 2019. 
             <br> <a HREF="https://doi.org/10.1016/j.sysarc.2019.05.006"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>


   <tr> <th> 34  </th>
        <td> 
             <a HREF="https://doi.org/10.1016/j.sysarc.2019.01.006"> 
                <img alt=" " SRC="../figs/JSA.gif" width="100"> </a> </td>
        <td> 
             <b> Hierarchical adaptive Multi-objective resource management for many-core systems  </b> 
             <br> MARTINS, André Luís Del Mestre; DA SILVA, Alzemiro Henrique Lucas; RAHMANI, Amir M.; DUTT, Nikil; MORAES, Fernando Gehm
             <br> Journal of Systems Architecture, vol. 97, pp. 416-427. August 2019. 
             <br> <a HREF="https://doi.org/10.1016/j.sysarc.2019.01.006"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>

   <tr> <th style="background-color:#f26b18; color: blue;"> 33 <p>  2018 </p>  </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1109/TETC.2016.2593640"> 
                <img alt=" " SRC="../figs/emerging.jpg" width="100"> </a> </td>
        <td> 
             <b>  A Hierarchical and Distributed Fault Tolerant Proposal for NoC-based MPSoCs </b> 
             <br> WÄCHTER, Eduardo W.;  FOCHI, Vinicius; BARRETO, Francisco; AMORY, Alexandre; MORAES, Fernando Gehm
             <br> IEEE Transactions on Emerging Topics in Computing, vol. 6(4),  pp 524-537. Oct.-Dec. 2018.
             <br> <a HREF="http://dx.doi.org/10.1109/TETC.2016.2593640">  <img alt=" " SRC="../figs/doi.png"  width="20"></a>

        </td> 
   </tr>

   <tr> <th style="background-color:#f26b18; color: blue;"> 32 <p>  2017 </p>  </th>
        <td> 
             <a HREF="https://doi.org/10.1016/j.mejo.2017.08.010"> 
                <img alt=" " SRC="../figs/micro_wachter.jpg" width="100"> </a> </td>
        <td> 
             <b>  BrNoC: a Broadcast NoC for Control Messages in Many-core Systems</b> 
             <br> WACHTER, Eduardo; CAIMI, Luciano; FOCHI, Vinicius; MUNHOZ, Daniel; MORAES, Fernando Gehm 
             <br> Microelectronics Journal, vol. 68, pp. 69–77. October 2017.
             <br> <a HREF="https://doi.org/10.1016/j.mejo.2017.08.010">  <img alt=" " SRC="../figs/doi.png"  width="20"></a>

        </td> 
   </tr>


   <tr> <th> 31  </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1166/jolpe.2017.1502"> 
                <img alt=" " SRC="../figs/jolpe_andre.jpg" width="100"> </a> </td>
        <td> 
             <b>  Distributed Runtime Energy Management for Many-Core Systems Running Real-Time Applications</b> 
             <br> MARTINS, André; RUARO, Marcelo; SANTANA, Anderson; MORAES, Fernando Gehm 
             <br> Journal of Low Power Electronics, vol. 13, pp. 402-418. 2017. 
             <br> <a HREF="http://dx.doi.org/10.1166/jolpe.2017.1502">  <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>

   <tr> <th> 30  </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1002/cpe.4034"> 
                <img alt=" " SRC="../figs/jcover.asp.gif" width="100"> </a> </td>
        <td> 
             <b>  Exploiting performance, dynamic power and energy scaling in full-system simulators</b> 
             <br> DUENHA, Liana ; MADALOZZO, Guilherme ; MORAES,  Fernando Gehm ; AZEVEDO, Rodolfo 
             <br> Concurrency and Computation: Practice And Experience, 2016, vol. 29(22), 16p. November 2017. 
             <br> <a HREF="http://dx.doi.org/10.1002/cpe.4034">  <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>


   <tr> <th style="background-color:#f26b18; color: blue;"> 29 <p>  2016 </p>  </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1007/s10470-016-0827-9"> 
                <img alt=" " SRC="../figs/analog.jpg" width="100"> </a> </td>
        <td> 
             <b>  A New Local Clock Generator for Globally Asynchronous Locally Synchronous MPSoCs</b> 
             <br> HECK, Guilherme ; HECK, Leandro ; MOREIRA, Matheus Trevisan ; MORAES, Fernando Gehm ; CALAZANS, Ney Laert Vilar
             <br> Analog Integrated Circuits and Signal Processing, vol. 89(3), pp 631–640, December 2016.
             <br> <a HREF="http://dx.doi.org/10.1007/s10470-016-0827-9">  <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>


   <tr> <th> 28  </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1016/j.jpdc.2016.03.009"> 
                <img alt=" " SRC="../figs/jpdc2.gif" width="100"> </a> </td>
        <td> 
             <b> MPSoCBench: A Benchmark for High-level Evaluation of Multiprocessor System-on-Chip Tools and Methodologies </b> 
             <br> DUENHA, Liana; MADALOZZO, Guilherme; SANTIAGO, Thiago; MORAES, Fernando Gehm ; AZEVEDO, Rodolfo 
             <br> Journal of Parallel and Distributed Computing, vol. 95, pp. 138–157, September 2016.
             <br> <a HREF="http://dx.doi.org/10.1016/j.jpdc.2016.03.009">  <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>


   <tr> <th> 27  </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1016/j.sysarc.2016.01.005"> 
                <img alt=" " SRC="../figs/JSA.gif" width="100"> </a> </td>
        <td> 
             <b> Hierarchical Energy Monitoring for Task Mapping in Many-core Systems  </b> 
             <br> CASTILHOS, Guilherme; MANDELLI, Marcelo; OST, Luciano; MORAES, Fernando Gehm 
             <br> Journal of Systems Architecture, ISSN 1383-7621, vol. 63, pp. 80–92, February 2016. 
             <br> <a HREF="http://dx.doi.org/10.1016/j.sysarc.2016.01.005"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>


   <tr> <th style="background-color:#f26b18; color: blue;"> 26 <p>  2015 </p>  </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1109/TVLSI.2014.2331135">
                <img alt=" " SRC="../figs/ieee_ruaro.png" width="100"> </a> </td>
        <td> 
             <b> Runtime Adaptive Circuit-Switching and Flow Priority in NoC-Based MPSoCs  </b> 
             <br> RUARO, R.; CARARA, Everton Alceu; MORAES, Fernando Gehm
             <br> IEEE Transactions on Very Large Scale Integration (VLSI) Systems, ISSN 1063-8210, vol. 23(6), pp. 1077 - 1088, June 2015.
             <br> <a HREF="http://dx.doi.org/10.1109/TVLSI.2014.2331135"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>


   <tr> <th> 25  </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1109/TCSII.2015.2407198"> 
                <img alt=" " SRC="../figs/ncl.png" width="100"> </a> </td>
        <td> 
             <b>  Static Differential NCL Gates: Towards Low Power  </b> 
             <br> MOREIRA, Matheus, ARENDT, Michel, MORAES, Fernando Gehm, CALAZANS, Ney
             <br> IEEE Transactions on Circuits and Systems II, Express Briefs, ISSN 1549-7747, vol. 62(6), pp. 563 - 567, June 2015.
             <br> <a HREF="http://dx.doi.org/10.1109/TCSII.2015.2407198"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>


   <tr> <th style="background-color:#f26b18; color: blue;"> 24 <p>  2014 </p>  </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1109/tc.2012.123"> 
                <img alt=" " SRC="../figs/ieee_computer.png" width="100"> </a> </td>
        <td> 
             <b> Differentiated Communication Services for NoC-Based MPSoCs  </b> 
             <br> CARARA, Everton Alceu; CALAZANS, Ney; MORAES, Fernando Gehm
             <br> IEEE Transactions on Computers (Print), ISSN 0018-9340, vol. 63(3), pp 595-608, March 2014.
             <br> <a HREF="http://dx.doi.org/10.1109/tc.2012.123"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>
   

   <tr> <th> 23  </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1166/jolpe.2014.1332"> 
                <img alt=" " SRC="../figs/jolpe103.png" width="100"> </a> </td>
        <td> 
             <b>  Spatially Distributed Dual-Spacer Null Convention Logic Design  </b> 
             <br> MOREIRA, Matheus T.; TROJAN, Guilherme, MORAES, Fernando Gehm; CALAZANS, Ney
             <br> Journal of Low Power Electronics, vol. 10(3), pp. 313-320, September 2014.
             <br> <a HREF="http://dx.doi.org/10.1166/jolpe.2014.1332"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>



   <tr> <th> 22  </th>
        <td> 
             <a HREF="http://dx.doi.org/10.1016/j.sysarc.2014.10.002"> 
                <img alt=" " SRC="../figs/JSA.gif" width="100"> </a> </td>
        <td> 
             <b> MoNoC: A Monitored Network on Chip with Path Adaptation Mechanism  </b> 
             <br> MORENO, Edson; WEBBER, Thais; MARCON, César; MORAES, Fernando Gehm; CALAZANS, Ney
             <br> Journal of Systems Architecture, vol. 60(10), pp. 783–795, November 2014.
             <br> <a HREF="http://dx.doi.org/10.1016/j.sysarc.2014.10.002"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>
   
 

   <tr> <th>  21 </th>
        <td>
               <a HREF="http://dx.doi.org/10.1109/TVLSI.2013.2276538"> 
                  <img alt=" " SRC="../figs/tvlsi_matheus.png" width="100"> </a> </td>
        <td>
               <b> Beware the Dynamic C-Element </b>  
               <br> MOREIRA, Matheus T.; MORAES, Fernando Gehm; CALAZANS, Ney
               <br> IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22(7), pp 1644-1647, July 2014.
               <br> <a HREF="http://dx.doi.org/10.1109/TVLSI.2013.2276538"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>
   

   
   <tr> <th style="background-color:#f26b18; color: blue;"> 20 <p>  2013 </p>  </th>
        <td>
               <a HREF="http://dx.doi.org/10.1145/2442116.2442125"> 
                  <img alt=" " SRC="../figs/tecs.jpg" width="100"> </a> </td> 
        <td>
               <b> Power-Aware Dynamic Mapping Heuristics for NoC-Based MPSoCs Using a Unified Model-Based Approach </b>  
               <br> OST, Luciano; MANDELLI, Marcelo; ALMEIDA, Gabriel M.; MOLLER, Leandro H.; INDRUSIAK, Leandro S.; SASSATELLI, Gilles; BENOIT, Pascal; GLESNER, Manfred; ROBERT, Michel; MORAES, Fernando Gehm 
               <br> ACM Transactions on Embedded Computing Systems, ISSN 1539-9087, vol. 12(13) article 75, March 2013.
               <br> <a HREF="http://dx.doi.org/10.1145/2442116.2442125"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>
   
   

   <tr> <th style="background-color:#f26b18; color: blue;"> 19 <p>  2012 </p>  </th>
        <td>
               <a HREF="http://dl.acm.org/citation.cfm?doid=2362374.2362381"> 
                  <img alt=" " SRC="../figs/trecs_ost.png" width="100"> </a> </td>
        <td>
               <b> Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization  </b> 
               <br> OST, Luciano; VARYANI, S.; INDRUSIAK, Leandro Soares; MANDELLI, Marcelo; ALMEIDA, Gabriel Marchesan; WACHTER, Eduardo; MORAES, Fernando Gehm; SASSATELLI, Gilles
               <br> ACM Transactions on Reconfigurable Technology and Systems, ISSN 1936-7406, vol. 5, p. 17:1-17:11, 2012.
               <br> <a HREF="http://dl.acm.org/citation.cfm?doid=2362374.2362381"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr> 


   <tr> <th>  18 </th>
        <td>
               <img alt=" " SRC="../figs/jics_4_1.jpg" width="100"> </td> 
        <td>
               <b> Distributed Shared Memory for NoC-based MPSoCs </b>  
               <br> CHAVES, Tales Marchesan; MORAES, Fernando Gehm
               <br> <a HREF= "http://www.sbmicro.org.br/jics/html/volume7n1.html"> 
                    Journal of Integrated Circuits and Systems (JICS), ISSN 1807-1953, vol. 7, n. 1, pp. 47-60, 2012. </a> 
               <br> <a HREF="../docs/journals/JICS_2012_tales"> paper </a>                               
        </td>    
   </tr>

   <tr> <th style="background-color:#f26b18; color: blue;"> 17 <p>  2011 </p>  </th>
        <td>
               <a HREF="http://dx.doi.org/10.1016/j.jpdc.2010.10.002"> 
                   <img alt=" " SRC="../figs/jpdc_n71v5.gif" width="100"> </a></td> 
        <td><b> CAFES: A Framework for Intrachip Application Modeling and Communication Architecture Design  </b>
               <br> MARCON, Cesar; CALAZANS, Ney; MORENO, Edson; MORAES, Fernando Gehm; HESSEL, Fabiano; SUSIN, Altamiro
               <br> Journal of Parallel and Distributed Computing (Print), vol. 71, no. 5, p. 714-728, 2011.
               <br> <a HREF="http://dx.doi.org/10.1016/j.jpdc.2010.10.002"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>                  
        </td>
   </tr>


   <tr> <th>  16 </th>
        <td>
             <a HREF="http://dx.doi.org/10.1016/j.jpdc.2010.09.008"> 
                <img alt=" " SRC="../figs/jpdc_n71v5.gif" width="100"> </a></td>
        <td>
              <b> A New Test Scheduling Algorithm Based on Networks-on-Chip as Test Access Mechanisms  </b>
              <br> AMORY, Alexandre; LAZZARI, Cristiano; LUBASZEWSKI, Marcelo; MORAES, Fernando Gehm
              <br> Journal of Parallel and Distributed Computing (Print), vol. 71, no. 5, p. 675-686, 2011.
              <br> <a HREF="http://dx.doi.org/10.1016/j.jpdc.2010.09.008"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>                 
        </td>
   </tr>
 
 
    <tr> <th>  15 </th>
        <td>
             <a HREF="http://dx.doi.org/10.1109/MDT.2010.116"> 
                <img alt=" " SRC="../figs/front_cover_D_T_Ost.png" width="100"> </a> </td>
        <td>
              <b> Exploring NoC-Based MPSoC Design Space with Power Estimation Models  </b> 
              <br> OST, Luciano; GUINDANI, Guilherme; INDRUSIAK, Leandro; MAATTA, Sanna; MORAES, Fernando Gehm
              <br> IEEE Design and Test of Computers, ISSN 0740-7475, vol. 28, no. 2, pp. 16-28, March/April,2011
              <br> <a HREF="http://dx.doi.org/10.1109/MDT.2010.116"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td>
   </tr>

  
   <tr> <th> 14  </th>
        <td>
               <a HREF="http://dx.doi.org/10.1109/MDT.2011.69"> 
                  <img alt=" " SRC="../figs/front_cover_D_T_rafael.jpg" width="100"> </a> </td>
        <td>
               <b> A Robust Architectural Approach for Cryptographic Algorithms using GALS Pipelines  </b> 
               <br> SOARES, Rafael; CALAZANS, Ney; MORAES, Fernando Gehm; MAURINE, Philipe; TORRES, Lionel
               <br> IEEE Design & Test of Computers, 2011, ISSN 0740-7475, vol. 28, no. 5, pp. 62-71.
               <br> <a HREF="http://dx.doi.org/10.1109/MDT.2011.69"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td> 
   </tr>
  

   <tr> <th style="background-color:#f26b18; color: blue;"> 13 <p>  2010 </p>  </th>
        <td>
               <a HREF="http://dx.doi.org/10.1109/MDT.2010.106"> 
                   <img alt=" " SRC="../figs/front_cover_D_T_Everson.png" width="100"> </a></td>
        <td>
               <b>  Dynamic Task Mapping for MPSoCs   </b>
               <br> CARVALHO, Ewerson; CALAZANS, Ney; MORAES, Fernando Gehm
               <br> IEEE Design and Test of Computers, ISSN 0740-7475, vol. 27, no. 5, pp. 26-35, Sep./Oct,2010
               <br> <a HREF="http://dx.doi.org/10.1109/MDT.2010.106"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>                  
       </td>
   </tr>


   <tr> <th>  12 </th>
        <td>
               <a HREF="http://www.igi-global.com/bookstore/Article.aspx?TitleId=40934"> <img alt=" " SRC="../figs/ijertcs.png" width="100"> </a></td>
        <td>
               <b>  Joint Validation of Application Models and Multi-Abstraction Network-on-Chip Platforms   </b> 
                          
               <br> MAATTA, Sanna; MOLLER, Leandro; INDRUSIAK, Leandro; OST, Luciano; GLESNER, Manfred; NURMI, Jari; MORAES, Fernando Gehm
               <br> International Journal of Embedded and Real-Time Communication Systems (IJERTCS), ISSN 1947-3176, vol. 1, p. 86-101, 2010.
               <br> <a HREF="../docs/journals/Joint_Validation_of_Application_Models_and_Multi-Abstraction_Network-on-Chip_Platforms.pdf">  paper </a>
       </td>
   </tr>

   <tr> <th style="background-color:#f26b18; color: blue;"> 11 <p>  2009 </p>  </th>
        <td>
               <a HREF="../docs/journals/jics_lomme.pdf">
                  <img alt=" " SRC="../figs/jics_4_1_full.png" width="100"> </a></td> 
        <td>
               <b> Secure Triple Track Logic Robustness Against Differential Power and Electromagnetic Analyses </b>  
               <br> LOMME, V.; DEHBAOUI, A.; MAURINE, P.; TORRES, Lionel; ROBERT, Michel; SOARES, Rafael; CALAZANS, Ney; MORAES, Fernando Gehm
               <br> <a HREF= "http://www.sbmicro.org.br/jics/html/volume4n1.html">Journal of Integrated Circuits and Systems (JICS), ISSN 1807-1953, vol. 4, n. 1, pp. 20-28, 2009. </a> 
               <br> <a HREF="../docs/journals/jics_lomme.pdf"> paper </a>                               
        </td>    
   </tr>


   <tr> <th style="background-color:#f26b18; color: blue;"> 10 <p>  2008 </p>  </th>
        <td>
               <a HREF="../docs/journals/jics_tedesco.pdf"> 
                  <img alt=" " SRC="../figs/jics_2_1_full.png" width="100"> </a></td>
        <td>
               <b>  Buffer Sizing for Multimedia Flows in Packet-Switching NoCs  </b> 
               <br> TEDESCO, Leonel; CALAZANS, Ney; MORAES, Fernando Gehm
               <br> <a HREF= "http://www.sbmicro.org.br/jics/html/volume3n1.html"> Journal of Integrated Circuits snd Systems (JICS), ISSN 1807-1953, vol. 3, n. 1, pp. 46-56, 2008. </a>
               <br> <a HREF="../docs/journals/jics_tedesco.pdf"> paper </a>                                 
         </td>            
   </tr>


    <tr> <th>  9 </th>
         <td>
                <a HREF="../docs/journals/jics_carara.pdf"> 
                   <img alt=" " SRC="../figs/jics_2_1_full.png" width="100"> </a></td>
         <td>
               <b>  A New Router Architecture for High-Performance Intrachip Networks  </b>   
               <br> CARARA, Everton; CALAZANS, Ney; MORAES, Fernando Gehm
               <br> <a HREF= "http://www.sbmicro.org.br/jics/html/volume3n1.html">Journal of Integrated Circuits And Systems (JICS), ISSN 1807-1953, vol. 3, n. 1,  pp. 23-31, 2008. </a>
               <br> <a HREF="../docs/journals/jics_carara.pdf"> paper </a>   
         </td>    
   </tr>


   <tr> <th> 8 </th>
        <td>
                <a HREF="http://dx.doi.org/10.1049/iet-cdt:20070111"> 
                   <img alt=" " SRC="../figs/cdt_cover.gif" width="100"> </a></td>
        <td>
               <b> Comparison of network-on-chip mapping algorithms targeting low energy consumption </b>
               <br> MARCON, Cesar; MORENO, Edson; CALAZANS, Ney; MORAES, Fernando Gehm
               <br> Computers & Digital Techniques, IET, ISSN 1751-861X, vol. 2, no. 6, p. 471-482, 2008.
               <br> <a HREF="http://dx.doi.org/10.1049/iet-cdt:20070111"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>                 
        </td> 
   </tr>  


   <tr> <th style="background-color:#f26b18; color: blue;"> 7 <p>  2007 </p>  </th>
        <td>
               <a HREF="http://dx.doi.org/10.1049/iet-cdt:20060152"> 
                  <img alt=" " SRC="../figs/cdt_cover.gif" width="100"> </a></td>
        <td>
               <b> Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism  </b>
              <br> AMORY, Alexandre; GOOSSENS, Kess; MARINISSEN, Erik; LUBASZEWSKI, Marcelo; MORAES, Fernando Gehm
              <br> Computers & Digital Techniques, IET, ISSN 1751-861X, vol. 1, n. 3, p. 197-206, May, 2007.
              <br> <a HREF="http://dx.doi.org/10.1049/iet-cdt:20060152"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>                 
        </td> 
   </tr>  


   <tr> <th style="background-color:#f26b18; color: blue;"> 6 <p>  2005 </p>  </th>
        <td>
               <a HREF="../docs/journals/JCIS_2005_20_2_004.pdf"> <img alt=" " SRC="../figs/sdh_1.png" width="100"> </a></td>
        <td>
               <b>  Design and Prototyping of an SDH-E1 Mapper Soft-core  </b>
               <br> MARCON, Cesar; PALMA, Jose; CALAZANS, Ney; MORAES, Fernando Gehm
               <br> Revista da Sociedade Brasileira de Telecomunicações, Campinas, 2005.
               <br> <a HREF="../docs/journals/JCIS_2005_20_2_004.pdf"> paper  </a>
        </td>
   </tr>
 

   <tr> <th style="background-color:#f26b18; color: blue;"> *5* <p>  2004 </p>  </th>
        <td>
               <a HREF="http://dx.doi.org/10.1016/j.vlsi.2004.03.003"> 
                  <img alt=" " SRC="../figs/integration.gif" width="100"> </a></td>
        <td>
               <b> HERMES: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip   </b>
              <br> MORAES, Fernando Gehm; CALAZANS, Ney; MELLO, Aline; MOLLER, Leandro; OST, Luciano
              <br> Integration, ISSN 0167-9260, vol. 38, n. 1, p. 69-93, October, 2004.
              <br> <a HREF="http://dx.doi.org/10.1016/j.vlsi.2004.03.003"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>                
        </td>  
   </tr>
    
   <tr> <th>  4 </th>
        <td>
               <a HREF="../docs/journals/jics_ze.pdf">
                 <img alt=" " SRC="../figs/capa_1_1.jpg" width="100"> </a></td>
        <td>
               <b> Core Communication Interface for FPGAs   </b> 
              <br> PALMA, José; MELLO, Aline; MOLLER, Leandro; MORAES, Fernando Gehm; CALAZANS, Ney
              <br> <a HREF= "http://www.sbmicro.org.br/jics/html/volume1n1.html"> Journal of Integrated Circuits and Systems (JICS), ISSN 1807-1953, vol. 1, n. 1, p. 44-51, March 2004.</a> 
              <br> <a HREF="../docs/journals/jics_ze.pdf"> paper </a>                
        </td>  
   </tr>


   <tr> <th style="background-color:#f26b18; color: blue;"> 3 <p>  2003 </p>  </th>
        <td>
               <a HREF="http://dx.doi.org/10.1049/ip-com:20030589"> 
                  <img alt=" " SRC="../figs/iee_ip.jpg" width="100"> </a></td>
        <td>
               <b> Design and Prototyping of an E1 Drop_Insert Soft Core   </b>
              <br> MORAES, Fernando Gehm; CALAZANS, Ney; MARCON, Cesar; MESQUITA, Daniel; PALMA, José; BLAUTH, Vitor
              <br> IEE Proceedings on Communications, Londres, vol. 150, n. 4, p. 239-243, 2003.
              <br> <a HREF="http://dx.doi.org/10.1049/ip-com:20030589"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
        </td>  
   </tr>


   <tr> <th style="background-color:#f26b18; color: blue;"> 2 <p>  2001 </p>  </th>
         <td>
               <a HREF="http://dx.doi.org/10.1109/13.925805"> 
                  <img alt=" " SRC="../figs/ieee_education.jpg" width="100"> </a></td>
         <td>   
                  <b> Integrating the Teaching of Computer Organization and Architecture with Digital Hardware Design Early in Undergraduate Courses  </b>
                               
                 <br> CALAZANS, Ney; MORAES, Fernando Gehm
                 <br> IEEE Transactions on Education, Piscataway, ISSN 0018-9359, vol. 44, n. 2, p. 109-119, 2001. 
                 <br> <a HREF="http://dx.doi.org/10.1109/13.925805"> <img alt=" " SRC="../figs/doi.png"  width="20"></a>
         </td>          
    </tr>  
  
  
    <tr> <th> 1 </th>
         <td><a HREF="../docs/journals/2001_rita_ethernet.pdf">
             <img alt=" " SRC="../figs/rita2.jpg" width="100"> </a></td> 
         <td><b> Projeto para Prototipação de um IP Soft Core MAC Ethernet  </b>  
                 <br> CALAZANS, Ney; MORAES, Fernando Gehm; TOROK, Delfim; ANDREOLI, Andrey
                 <br> <a HREF="http://sceas.csd.auth.gr/php/../docs/journals.php4?journal_id=32226"> RITA,  
                      Revista de Informatica Teórica e Aplicada, ISSN 0103-4308, vol. 8, n. 1, p. 23-41, 2001 </a> 
                 <br> <a HREF="../docs/journals/2001_rita_ethernet.pdf"> paper </a>    
         </td>    
    </tr>
         
  </table>    

</div>
</body>
</html>
