[05/08 17:55:57      0s] 
[05/08 17:55:57      0s] Cadence Innovus(TM) Implementation System.
[05/08 17:55:57      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/08 17:55:57      0s] 
[05/08 17:55:57      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[05/08 17:55:57      0s] Options:	-stylus -files runPnR.tcl 
[05/08 17:55:57      0s] Date:		Wed May  8 17:55:57 2024
[05/08 17:55:57      0s] Host:		centos.localdomain (x86_64 w/Linux 4.18.0-408.el8.x86_64) (6cores*6cpus*Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz 9216KB)
[05/08 17:55:57      0s] OS:		CentOS Stream release 8
[05/08 17:55:57      0s] 
[05/08 17:55:57      0s] License:
[05/08 17:55:57      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[05/08 17:55:57      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[05/08 17:56:02      5s] 
[05/08 17:56:02      5s] 
[05/08 17:56:07     10s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/08 17:56:07     10s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[05/08 17:56:07     10s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/08 17:56:07     10s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[05/08 17:56:07     10s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[05/08 17:56:07     10s] @(#)CDS: CPE v20.14-s080
[05/08 17:56:07     10s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/08 17:56:07     10s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[05/08 17:56:07     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/08 17:56:07     10s] @(#)CDS: RCDB 11.15.0
[05/08 17:56:07     10s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[05/08 17:56:07     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB.

[05/08 17:56:07     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB.
[05/08 17:56:07     10s] 
[05/08 17:56:07     10s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[05/08 17:56:08     10s] [INFO] Loading PVS 20.11 fill procedures
[05/08 17:56:09     11s] 
[05/08 17:56:09     11s] **INFO:  MMMC transition support version v31-84 
[05/08 17:56:09     11s] 
[05/08 17:56:11     13s] #@ Processing -files option
[05/08 17:56:11     13s] @innovus 1> source runPnR.tcl
[05/08 17:56:11     13s] #@ Begin verbose source (pre): source runPnR.tcl
[05/08 17:56:11     13s] @file 1: #######################################################
[05/08 17:56:11     13s] @file 2: #                                                     
[05/08 17:56:11     13s] @file 3: #  Innovus Command Logging File                     
[05/08 17:56:11     13s] @file 4: #  Created on Thu Oct 22 09:51:30 2020                
[05/08 17:56:11     13s] @file 5: #                                                     
[05/08 17:56:11     13s] @file 6: #######################################################
[05/08 17:56:11     13s] @file 7:
[05/08 17:56:11     13s] @file 8: #@(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/08 17:56:11     13s] @file 9: #@(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[05/08 17:56:11     13s] @file 10: #@(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/08 17:56:11     13s] @file 11: #@(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[05/08 17:56:11     13s] @file 12: #@(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[05/08 17:56:11     13s] @file 13: #@(#)CDS: CPE v20.10-p006
[05/08 17:56:11     13s] @file 14: #@(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/08 17:56:11     13s] @file 15:
[05/08 17:56:11     13s] @file 16: set_db init_netlist_files dff_netlist_dft.v
[05/08 17:56:11     13s] @file 17: set_db init_lef_files {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
[05/08 17:56:11     13s] @file 18: set_db init_power_nets VDD
[05/08 17:56:11     13s] @file 19: set_db init_ground_nets VSS
[05/08 17:56:11     13s] @file 20: set_db init_mmmc_files dff.view
[05/08 17:56:11     13s] @file 21: read_mmmc dff.view
[05/08 17:56:11     13s] #@ Begin verbose source dff.view (pre)
[05/08 17:56:11     13s] @file 1:
[05/08 17:56:11     13s] @file 2: create_library_set -name max_timing\
[05/08 17:56:11     13s]    -timing ../lib/slow_vdd1v0_basicCells.lib
[05/08 17:56:11     13s] @file 4:
[05/08 17:56:11     13s] @file 5: create_library_set -name min_timing\
[05/08 17:56:11     13s]    -timing ../lib/fast_vdd1v0_basicCells.lib
[05/08 17:56:11     13s] @file 7:
[05/08 17:56:11     13s] @file 8: create_timing_condition -name default_mapping_tc_2\
[05/08 17:56:11     13s]    -library_sets min_timing
[05/08 17:56:11     13s] @file 10: create_timing_condition -name default_mapping_tc_1\
[05/08 17:56:11     13s]    -library_sets max_timing
[05/08 17:56:11     13s] @file 12:
[05/08 17:56:11     13s] @file 13: create_rc_corner -name rccorners\
[05/08 17:56:11     13s]    -cap_table ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl\
[05/08 17:56:11     13s]    -pre_route_res 1\
[05/08 17:56:11     13s]    -post_route_res 1\
[05/08 17:56:11     13s]    -pre_route_cap 1\
[05/08 17:56:11     13s]    -post_route_cap 1\
[05/08 17:56:11     13s]    -post_route_cross_cap 1\
[05/08 17:56:11     13s]    -pre_route_clock_res 0\
[05/08 17:56:11     13s]    -pre_route_clock_cap 0\
[05/08 17:56:11     13s]    -qrc_tech ../QRC_Tech/gpdk045.tch
[05/08 17:56:11     13s] @file 23:
[05/08 17:56:11     13s] @file 24: create_delay_corner -name max_delay\
[05/08 17:56:11     13s]    -timing_condition {default_mapping_tc_1}\
[05/08 17:56:11     13s]    -rc_corner rccorners
[05/08 17:56:11     13s] @file 27: create_delay_corner -name min_delay\
[05/08 17:56:11     13s]    -timing_condition {default_mapping_tc_2}\
[05/08 17:56:11     13s]    -rc_corner rccorners
[05/08 17:56:11     13s] @file 30:
[05/08 17:56:11     13s] @file 31: create_constraint_mode -name sdc_cons\
[05/08 17:56:11     13s]    -sdc_files\
[05/08 17:56:11     13s]     dff_sdc_dft.sdc 
[05/08 17:56:11     13s] @file 34:
[05/08 17:56:11     13s] @file 35: create_analysis_view -name wc -constraint_mode sdc_cons -delay_corner max_delay
[05/08 17:56:11     13s] @file 36: create_analysis_view -name bc -constraint_mode sdc_cons -delay_corner min_delay
[05/08 17:56:11     13s] @file 37:
[05/08 17:56:11     13s] @file 38: set_analysis_view -setup wc -hold bc
[05/08 17:56:11     13s] @file 39:
[05/08 17:56:11     13s] @file 40:
[05/08 17:56:11     13s] #@ End verbose source dff.view
[05/08 17:56:11     13s] Reading max_timing timing library '/home/VLSI/new/lib/slow_vdd1v0_basicCells.lib' ...
[05/08 17:56:12     14s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/VLSI/new/lib/slow_vdd1v0_basicCells.lib)
[05/08 17:56:12     14s] Read 480 cells in library 'slow_vdd1v0' 
[05/08 17:56:12     14s] Reading min_timing timing library '/home/VLSI/new/lib/fast_vdd1v0_basicCells.lib' ...
[05/08 17:56:12     14s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/VLSI/new/lib/fast_vdd1v0_basicCells.lib)
[05/08 17:56:12     14s] Read 480 cells in library 'fast_vdd1v0' 
[05/08 17:56:12     14s] Ending "PreSetAnalysisView" (total cpu=0:00:00.8, real=0:00:01.0, peak res=883.9M, current mem=829.9M)
[05/08 17:56:12     14s] @file 22: read_physical -lef {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
[05/08 17:56:12     14s] 
[05/08 17:56:12     14s] Loading LEF file ../lef/gsclib045_tech.lef ...
[05/08 17:56:12     14s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[05/08 17:56:12     14s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[05/08 17:56:12     14s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[05/08 17:56:12     14s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[05/08 17:56:12     14s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[05/08 17:56:12     14s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[05/08 17:56:12     14s] 
[05/08 17:56:12     14s] Loading LEF file ../lef/gsclib045_macro.lef ...
[05/08 17:56:12     14s] Set DBUPerIGU to M2 pitch 400.
[05/08 17:56:12     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/08 17:56:12     14s] Type 'man IMPLF-200' for more detail.
[05/08 17:56:12     14s] 
[05/08 17:56:12     14s] viaInitial starts at Wed May  8 17:56:12 2024
[05/08 17:56:12     14s] viaInitial ends at Wed May  8 17:56:12 2024
[05/08 17:56:12     14s] 
[05/08 17:56:12     14s] ##  Check design process and node:  
[05/08 17:56:12     14s] ##  Both design process and tech node are not set.
[05/08 17:56:12     14s] 
[05/08 17:56:12     14s] @file 23: read_netlist dff_netlist_dft.v -top dff
[05/08 17:56:12     14s] #% Begin Load netlist data ... (date=05/08 17:56:12, mem=842.1M)
[05/08 17:56:12     14s] *** Begin netlist parsing (mem=847.9M) ***
[05/08 17:56:12     14s] Created 480 new cells from 2 timing libraries.
[05/08 17:56:12     14s] Reading netlist ...
[05/08 17:56:12     14s] Backslashed names will retain backslash and a trailing blank character.
[05/08 17:56:12     14s] Reading verilog netlist 'dff_netlist_dft.v'
[05/08 17:56:12     14s] 
[05/08 17:56:12     14s] *** Memory Usage v#1 (Current mem = 850.879M, initial mem = 306.102M) ***
[05/08 17:56:12     14s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=850.9M) ***
[05/08 17:56:12     14s] #% End Load netlist data ... (date=05/08 17:56:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=856.0M, current mem=856.0M)
[05/08 17:56:12     14s] Set top cell to dff.
[05/08 17:56:13     15s] Hooked 960 DB cells to tlib cells.
[05/08 17:56:13     15s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=874.0M, current mem=874.0M)
[05/08 17:56:13     15s] Starting recursive module instantiation check.
[05/08 17:56:13     15s] No recursion found.
[05/08 17:56:13     15s] Building hierarchical netlist for Cell dff ...
[05/08 17:56:13     15s] *** Netlist is unique.
[05/08 17:56:13     15s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[05/08 17:56:13     15s] ** info: there are 1055 modules.
[05/08 17:56:13     15s] ** info: there are 2 stdCell insts.
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] *** Memory Usage v#1 (Current mem = 902.293M, initial mem = 306.102M) ***
[05/08 17:56:13     15s] @file 24: init_design
[05/08 17:56:13     15s] Set Default Net Delay as 1000 ps.
[05/08 17:56:13     15s] Set Default Net Load as 0.5 pF. 
[05/08 17:56:13     15s] Set Default Input Pin Transition as 0.1 ps.
[05/08 17:56:13     15s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/08 17:56:13     15s] Type 'man IMPFP-3961' for more detail.
[05/08 17:56:13     15s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/08 17:56:13     15s] Type 'man IMPFP-3961' for more detail.
[05/08 17:56:13     15s] Extraction setup Started 
[05/08 17:56:13     15s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/08 17:56:13     15s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for pre_route and post_route extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for pre_route and post_route (effort level medium/high/signoff) extraction engines.
[05/08 17:56:13     15s] Type 'man IMPEXT-6202' for more detail.
[05/08 17:56:13     15s] Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[05/08 17:56:13     15s] Cap table was created using Encounter 10.10-b056_1.
[05/08 17:56:13     15s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[05/08 17:56:13     15s] Set Shrink Factor to 0.90000
[05/08 17:56:13     15s] Importing multi-corner RC tables ... 
[05/08 17:56:13     15s] Summary of Active RC-Corners : 
[05/08 17:56:13     15s]  
[05/08 17:56:13     15s]  Analysis View: wc
[05/08 17:56:13     15s]     RC-Corner Name        : rccorners
[05/08 17:56:13     15s]     RC-Corner Index       : 0
[05/08 17:56:13     15s]     RC-Corner Temperature : 25 Celsius
[05/08 17:56:13     15s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[05/08 17:56:13     15s]     RC-Corner PreRoute Res Factor         : 1
[05/08 17:56:13     15s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 17:56:13     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 17:56:13     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 17:56:13     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 17:56:13     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 17:56:13     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 17:56:13     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 17:56:13     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 17:56:13     15s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[05/08 17:56:13     15s]  
[05/08 17:56:13     15s]  Analysis View: bc
[05/08 17:56:13     15s]     RC-Corner Name        : rccorners
[05/08 17:56:13     15s]     RC-Corner Index       : 0
[05/08 17:56:13     15s]     RC-Corner Temperature : 25 Celsius
[05/08 17:56:13     15s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[05/08 17:56:13     15s]     RC-Corner PreRoute Res Factor         : 1
[05/08 17:56:13     15s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 17:56:13     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 17:56:13     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 17:56:13     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 17:56:13     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 17:56:13     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 17:56:13     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 17:56:13     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 17:56:13     15s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[05/08 17:56:13     15s] LayerId::1 widthSet size::4
[05/08 17:56:13     15s] LayerId::2 widthSet size::4
[05/08 17:56:13     15s] LayerId::3 widthSet size::4
[05/08 17:56:13     15s] LayerId::4 widthSet size::4
[05/08 17:56:13     15s] LayerId::5 widthSet size::4
[05/08 17:56:13     15s] LayerId::6 widthSet size::4
[05/08 17:56:13     15s] LayerId::7 widthSet size::5
[05/08 17:56:13     15s] LayerId::8 widthSet size::5
[05/08 17:56:13     15s] LayerId::9 widthSet size::5
[05/08 17:56:13     15s] LayerId::10 widthSet size::4
[05/08 17:56:13     15s] LayerId::11 widthSet size::3
[05/08 17:56:13     15s] eee: pegSigSF::1.070000
[05/08 17:56:13     15s] Updating RC grid for preRoute extraction ...
[05/08 17:56:13     15s] Initializing multi-corner capacitance tables ... 
[05/08 17:56:13     15s] Initializing multi-corner resistance tables ...
[05/08 17:56:13     15s] Creating RPSQ from WeeR and WRes ...
[05/08 17:56:13     15s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:13     15s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:13     15s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:13     15s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:13     15s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:13     15s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:13     15s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:13     15s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:13     15s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:13     15s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:13     15s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:13     15s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:13     15s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:56:13     15s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/08 17:56:13     15s] *Info: initialize multi-corner CTS.
[05/08 17:56:13     15s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.9M, current mem=898.9M)
[05/08 17:56:13     15s] Reading timing constraints file 'dff_sdc_dft.sdc' ...
[05/08 17:56:13     15s] Current (total cpu=0:00:15.7, real=0:00:16.0, peak res=1130.3M, current mem=1130.3M)
[05/08 17:56:13     15s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File dff_sdc_dft.sdc, Line 9).
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File dff_sdc_dft.sdc, Line 10).
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] dff
[05/08 17:56:13     15s] INFO (CTE): Reading of timing constraints file dff_sdc_dft.sdc completed, with 2 WARNING
[05/08 17:56:13     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1148.9M, current mem=1148.9M)
[05/08 17:56:13     15s] Current (total cpu=0:00:15.8, real=0:00:16.0, peak res=1148.9M, current mem=1148.9M)
[05/08 17:56:13     15s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/08 17:56:13     15s] Summary for sequential cells identification: 
[05/08 17:56:13     15s]   Identified SBFF number: 104
[05/08 17:56:13     15s]   Identified MBFF number: 0
[05/08 17:56:13     15s]   Identified SB Latch number: 0
[05/08 17:56:13     15s]   Identified MB Latch number: 0
[05/08 17:56:13     15s]   Not identified SBFF number: 16
[05/08 17:56:13     15s]   Not identified MBFF number: 0
[05/08 17:56:13     15s]   Not identified SB Latch number: 0
[05/08 17:56:13     15s]   Not identified MB Latch number: 0
[05/08 17:56:13     15s]   Number of sequential cells which are not FFs: 32
[05/08 17:56:13     15s] Total number of combinational cells: 318
[05/08 17:56:13     15s] Total number of sequential cells: 152
[05/08 17:56:13     15s] Total number of tristate cells: 10
[05/08 17:56:13     15s] Total number of level shifter cells: 0
[05/08 17:56:13     15s] Total number of power gating cells: 0
[05/08 17:56:13     15s] Total number of isolation cells: 0
[05/08 17:56:13     15s] Total number of power switch cells: 0
[05/08 17:56:13     15s] Total number of pulse generator cells: 0
[05/08 17:56:13     15s] Total number of always on buffers: 0
[05/08 17:56:13     15s] Total number of retention cells: 0
[05/08 17:56:13     15s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[05/08 17:56:13     15s] Total number of usable buffers: 16
[05/08 17:56:13     15s] List of unusable buffers:
[05/08 17:56:13     15s] Total number of unusable buffers: 0
[05/08 17:56:13     15s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[05/08 17:56:13     15s] Total number of usable inverters: 19
[05/08 17:56:13     15s] List of unusable inverters:
[05/08 17:56:13     15s] Total number of unusable inverters: 0
[05/08 17:56:13     15s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[05/08 17:56:13     15s] Total number of identified usable delay cells: 8
[05/08 17:56:13     15s] List of identified unusable delay cells:
[05/08 17:56:13     15s] Total number of identified unusable delay cells: 0
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] TimeStamp Deleting Cell Server End ...
[05/08 17:56:13     15s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1170.8M, current mem=1170.8M)
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:56:13     15s] Summary for sequential cells identification: 
[05/08 17:56:13     15s]   Identified SBFF number: 104
[05/08 17:56:13     15s]   Identified MBFF number: 0
[05/08 17:56:13     15s]   Identified SB Latch number: 0
[05/08 17:56:13     15s]   Identified MB Latch number: 0
[05/08 17:56:13     15s]   Not identified SBFF number: 16
[05/08 17:56:13     15s]   Not identified MBFF number: 0
[05/08 17:56:13     15s]   Not identified SB Latch number: 0
[05/08 17:56:13     15s]   Not identified MB Latch number: 0
[05/08 17:56:13     15s]   Number of sequential cells which are not FFs: 32
[05/08 17:56:13     15s]  Visiting view : wc
[05/08 17:56:13     15s]    : PowerDomain = none : Weighted F : unweighted  = 36.10 (1.000) with rcCorner = 0
[05/08 17:56:13     15s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[05/08 17:56:13     15s]  Visiting view : bc
[05/08 17:56:13     15s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[05/08 17:56:13     15s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[05/08 17:56:13     15s] TLC MultiMap info (StdDelay):
[05/08 17:56:13     15s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:56:13     15s]   : min_delay + min_timing + 1 + rccorners := 11.6ps
[05/08 17:56:13     15s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:56:13     15s]   : max_delay + max_timing + 1 + rccorners := 36.1ps
[05/08 17:56:13     15s]  Setting StdDelay to: 36.1ps
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:56:13     15s] @file 25:
[05/08 17:56:13     15s] @file 26:
[05/08 17:56:13     15s] @file 27: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name *
[05/08 17:56:13     15s] @file 28: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name *
[05/08 17:56:13     15s] @file 29:
[05/08 17:56:13     15s] @file 30: #Create Floorplan
[05/08 17:56:13     15s] @file 31: create_floorplan -core_margins_by die -site CoreSite -core_density_size 1 0.4 2.5 2.5 2.5 2.5
[05/08 17:56:13     15s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :2.6
[05/08 17:56:13     15s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :2.66
[05/08 17:56:13     15s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :2.6
[05/08 17:56:13     15s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :2.66
[05/08 17:56:13     15s] Adjusting core size to PlacementGrid : width :6.6 height : 3.42
[05/08 17:56:13     15s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/08 17:56:13     15s] Type 'man IMPFP-3961' for more detail.
[05/08 17:56:13     15s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/08 17:56:13     15s] Type 'man IMPFP-3961' for more detail.
[05/08 17:56:13     15s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/08 17:56:13     15s] @file 32:
[05/08 17:56:13     15s] @file 33: #Pin Assignment
[05/08 17:56:13     15s] @file 34: write_io_file -template pins.io
[05/08 17:56:13     15s] ** Writing IO pins constraint template file, all existing constraints are ignored.
[05/08 17:56:13     15s] Dumping FTerm of cell dff to file
[05/08 17:56:13     15s] @file 35: read_io_file pins.io
[05/08 17:56:13     15s] Reading IO assignment file "pins.io" ...
[05/08 17:56:13     15s] @file 36:
[05/08 17:56:13     15s] @file 37: #Power Planning
[05/08 17:56:13     15s] @file 38: set_db add_rings_skip_shared_inner_ring none ;
[05/08 17:56:13     15s] @file 38: set_db add_rings_avoid_short 1 ;
[05/08 17:56:13     15s] add_rings command will avoid shorts while creating rings.
[05/08 17:56:13     15s] @file 38: set_db add_rings_ignore_rows 0 ;
[05/08 17:56:13     15s] add_rings command will consider rows while creating rings.
[05/08 17:56:13     15s] @file 38: set_db add_rings_extend_over_row 0
[05/08 17:56:13     15s] add_rings command will disallow rings to go over rows.
[05/08 17:56:13     15s] @file 39:
[05/08 17:56:13     15s] @file 40: #Add Rings
[05/08 17:56:13     15s] @file 41: add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -layer {bottom Metal11 top Metal11 right Metal10 left Metal10} -width 0.7 -spacing .4 -offset 0.6
[05/08 17:56:13     15s] #% Begin add_rings (date=05/08 17:56:13, mem=1175.0M)
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.0M)
[05/08 17:56:13     15s] Ring generation is complete.
[05/08 17:56:13     15s] vias are now being generated.
[05/08 17:56:13     15s] add_rings created 8 wires.
[05/08 17:56:13     15s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/08 17:56:13     15s] +--------+----------------+----------------+
[05/08 17:56:13     15s] |  Layer |     Created    |     Deleted    |
[05/08 17:56:13     15s] +--------+----------------+----------------+
[05/08 17:56:13     15s] | Metal10|        4       |       NA       |
[05/08 17:56:13     15s] |  Via10 |        8       |        0       |
[05/08 17:56:13     15s] | Metal11|        4       |       NA       |
[05/08 17:56:13     15s] +--------+----------------+----------------+
[05/08 17:56:13     15s] #% End add_rings (date=05/08 17:56:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1178.4M, current mem=1178.4M)
[05/08 17:56:13     15s] @file 42:
[05/08 17:56:13     15s] @file 43: #Add Stripes
[05/08 17:56:13     15s] @file 44: add_stripes -block_ring_top_layer_limit Metal11 -max_same_layer_jog_length 0.44 -pad_core_ring_bottom_layer_limit Metal9 -set_to_set_distance 5 -pad_core_ring_top_layer_limit Metal11 -spacing 0.4 -merge_stripes_value 0.6 -layer Metal10 -block_ring_bottom_layer_limit Metal9 -width 0.3 -nets {VDD VSS} 
[05/08 17:56:13     15s] #% Begin add_stripes (date=05/08 17:56:13, mem=1178.4M)
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] Initialize fgc environment(mem: 1186.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.0M)
[05/08 17:56:13     15s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.0M)
[05/08 17:56:13     15s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.0M)
[05/08 17:56:13     15s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.0M)
[05/08 17:56:13     15s] Starting stripe generation ...
[05/08 17:56:13     15s] Non-Default Mode Option Settings :
[05/08 17:56:13     15s]   NONE
[05/08 17:56:13     15s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 2.750000 1.360000 2.750000 6.680000 with width 0.300000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[05/08 17:56:13     15s] Type 'man IMPPP-354' for more detail.
[05/08 17:56:13     15s] Stripe generation is complete.
[05/08 17:56:13     15s] vias are now being generated.
[05/08 17:56:13     15s] add_stripes created 3 wires.
[05/08 17:56:13     15s] ViaGen created 6 vias, deleted 0 via to avoid violation.
[05/08 17:56:13     15s] +--------+----------------+----------------+
[05/08 17:56:13     15s] |  Layer |     Created    |     Deleted    |
[05/08 17:56:13     15s] +--------+----------------+----------------+
[05/08 17:56:13     15s] | Metal10|        3       |       NA       |
[05/08 17:56:13     15s] |  Via10 |        6       |        0       |
[05/08 17:56:13     15s] +--------+----------------+----------------+
[05/08 17:56:13     15s] #% End add_stripes (date=05/08 17:56:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.0M, current mem=1180.0M)
[05/08 17:56:13     15s] @file 45:
[05/08 17:56:13     15s] @file 46: # Create Power Rails with Special Route
[05/08 17:56:13     15s] @file 47: route_special -connect core_pin -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target nearest_target -core_pin_target first_after_row_end -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
[05/08 17:56:13     15s] #% Begin route_special (date=05/08 17:56:13, mem=1180.0M)
[05/08 17:56:13     15s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[05/08 17:56:13     15s] *** Begin SPECIAL ROUTE on Wed May  8 17:56:13 2024 ***
[05/08 17:56:13     15s] SPECIAL ROUTE ran on directory: /home/VLSI/new/physical_design
[05/08 17:56:13     15s] SPECIAL ROUTE ran on machine: centos.localdomain (Linux 4.18.0-408.el8.x86_64 x86_64 2.80Ghz)
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] Begin option processing ...
[05/08 17:56:13     15s] srouteConnectPowerBump set to false
[05/08 17:56:13     15s] routeSelectNet set to "VDD VSS"
[05/08 17:56:13     15s] routeSpecial set to true
[05/08 17:56:13     15s] srouteBottomLayerLimit set to 1
[05/08 17:56:13     15s] srouteBottomTargetLayerLimit set to 1
[05/08 17:56:13     15s] srouteConnectBlockPin set to false
[05/08 17:56:13     15s] srouteConnectConverterPin set to false
[05/08 17:56:13     15s] srouteConnectPadPin set to false
[05/08 17:56:13     15s] srouteConnectStripe set to false
[05/08 17:56:13     15s] srouteCrossoverViaBottomLayer set to 1
[05/08 17:56:13     15s] srouteCrossoverViaTopLayer set to 11
[05/08 17:56:13     15s] srouteFollowCorePinEnd set to 3
[05/08 17:56:13     15s] srouteFollowPadPin set to false
[05/08 17:56:13     15s] srouteJogControl set to "preferWithChanges differentLayer"
[05/08 17:56:13     15s] sroutePadPinAllPorts set to true
[05/08 17:56:13     15s] sroutePreserveExistingRoutes set to true
[05/08 17:56:13     15s] srouteRoutePowerBarPortOnBothDir set to true
[05/08 17:56:13     15s] srouteStopBlockPin set to "nearestTarget"
[05/08 17:56:13     15s] srouteTopLayerLimit set to 11
[05/08 17:56:13     15s] srouteTopTargetLayerLimit set to 11
[05/08 17:56:13     15s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2370.00 megs.
[05/08 17:56:13     15s] 
[05/08 17:56:13     15s] Reading DB technology information...
[05/08 17:56:13     16s] Finished reading DB technology information.
[05/08 17:56:13     16s] Reading floorplan and netlist information...
[05/08 17:56:13     16s] Finished reading floorplan and netlist information.
[05/08 17:56:13     16s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/08 17:56:14     16s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/08 17:56:14     16s] Read in 2 nondefault rules, 0 used
[05/08 17:56:14     16s] Read in 574 macros, 2 used
[05/08 17:56:14     16s] Read in 2 components
[05/08 17:56:14     16s]   2 core components: 2 unplaced, 0 placed, 0 fixed
[05/08 17:56:14     16s] Read in 7 physical pins
[05/08 17:56:14     16s]   7 physical pins: 0 unplaced, 7 placed, 0 fixed
[05/08 17:56:14     16s] Read in 6 nets
[05/08 17:56:14     16s] Read in 2 special nets, 2 routed
[05/08 17:56:14     16s] Read in 11 terminals
[05/08 17:56:14     16s] 2 nets selected.
[05/08 17:56:14     16s] 
[05/08 17:56:14     16s] Begin power routing ...
[05/08 17:56:14     16s] CPU time for FollowPin 0 seconds
[05/08 17:56:14     16s] CPU time for FollowPin 0 seconds
[05/08 17:56:14     16s]   Number of Core ports routed: 6
[05/08 17:56:14     16s]   Number of Followpin connections: 3
[05/08 17:56:14     16s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2381.00 megs.
[05/08 17:56:14     16s] 
[05/08 17:56:14     16s] 
[05/08 17:56:14     16s] 
[05/08 17:56:14     16s]  Begin updating DB with routing results ...
[05/08 17:56:14     16s]  Updating DB with 7 io pins ...
[05/08 17:56:14     16s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/08 17:56:14     16s] Pin and blockage extraction finished
[05/08 17:56:14     16s] 
[05/08 17:56:14     16s] route_special created 9 wires.
[05/08 17:56:14     16s] ViaGen created 90 vias, deleted 0 via to avoid violation.
[05/08 17:56:14     16s] +--------+----------------+----------------+
[05/08 17:56:14     16s] |  Layer |     Created    |     Deleted    |
[05/08 17:56:14     16s] +--------+----------------+----------------+
[05/08 17:56:14     16s] | Metal1 |        9       |       NA       |
[05/08 17:56:14     16s] |  Via1  |       10       |        0       |
[05/08 17:56:14     16s] |  Via2  |       10       |        0       |
[05/08 17:56:14     16s] |  Via3  |       10       |        0       |
[05/08 17:56:14     16s] |  Via4  |       10       |        0       |
[05/08 17:56:14     16s] |  Via5  |       10       |        0       |
[05/08 17:56:14     16s] |  Via6  |       10       |        0       |
[05/08 17:56:14     16s] |  Via7  |       10       |        0       |
[05/08 17:56:14     16s] |  Via8  |       10       |        0       |
[05/08 17:56:14     16s] |  Via9  |       10       |        0       |
[05/08 17:56:14     16s] +--------+----------------+----------------+
[05/08 17:56:14     16s] #% End route_special (date=05/08 17:56:14, total cpu=0:00:00.3, real=0:00:01.0, peak res=1202.5M, current mem=1188.7M)
[05/08 17:56:14     16s] @file 48: # Read the Scan DEF
[05/08 17:56:14     16s] @file 49: read_def dff_scanDEF.scandef
[05/08 17:56:14     16s] Reading DEF file 'dff_scanDEF.scandef', current time is Wed May  8 17:56:14 2024 ...
[05/08 17:56:14     16s] --- CASESENSITIVE ON
[05/08 17:56:14     16s] --- DIVIDERCHAR '/'
[05/08 17:56:14     16s] DEF file 'dff_scanDEF.scandef' is parsed, current time is Wed May  8 17:56:14 2024.
[05/08 17:56:14     16s] @file 50: set_db reorder_scan_comp_logic true
[05/08 17:56:14     16s] @file 51: # Run Placement Optimization
[05/08 17:56:14     16s] @file 52: place_opt_design
[05/08 17:56:14     16s] **INFO: User settings:
[05/08 17:56:14     16s] setDelayCalMode -engine                  aae
[05/08 17:56:14     16s] reorder_scan_comp_logic                  true
[05/08 17:56:14     16s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:16.2/0:00:16.2 (1.0), mem = 1198.3M
[05/08 17:56:14     16s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/08 17:56:14     16s] 'set_default_switching_activity' finished successfully.
[05/08 17:56:14     16s] *** Starting GigaPlace ***
[05/08 17:56:14     16s] #optDebug: fT-E <X 2 3 1 0>
[05/08 17:56:14     16s] #optDebug: fT-E <X 2 3 1 0>
[05/08 17:56:14     16s] OPERPROF: Starting DPlace-Init at level 1, MEM:1198.3M
[05/08 17:56:14     16s] z: 2, totalTracks: 1
[05/08 17:56:14     16s] z: 4, totalTracks: 1
[05/08 17:56:14     16s] z: 6, totalTracks: 1
[05/08 17:56:14     16s] z: 8, totalTracks: 1
[05/08 17:56:14     16s] # Building dff llgBox search-tree.
[05/08 17:56:14     16s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1198.3M
[05/08 17:56:14     16s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1198.3M
[05/08 17:56:14     16s] Core basic site is CoreSite
[05/08 17:56:14     16s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1198.3M
[05/08 17:56:14     16s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.003, MEM:1198.3M
[05/08 17:56:14     16s] Use non-trimmed site array because memory saving is not enough.
[05/08 17:56:14     16s] SiteArray: non-trimmed site array dimensions = 3 x 33
[05/08 17:56:14     16s] SiteArray: use 4,096 bytes
[05/08 17:56:14     16s] SiteArray: current memory after site array memory allocation 1198.3M
[05/08 17:56:14     16s] SiteArray: FP blocked sites are writable
[05/08 17:56:14     16s] Estimated cell power/ground rail width = 0.160 um
[05/08 17:56:14     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:56:14     16s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1198.3M
[05/08 17:56:14     16s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1198.3M
[05/08 17:56:14     16s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.057, MEM:1198.3M
[05/08 17:56:14     16s] OPERPROF:     Starting CMU at level 3, MEM:1198.3M
[05/08 17:56:14     16s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1198.3M
[05/08 17:56:14     16s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.059, MEM:1198.3M
[05/08 17:56:14     16s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1198.3MB).
[05/08 17:56:14     16s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.154, MEM:1198.3M
[05/08 17:56:14     16s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1198.3M
[05/08 17:56:14     16s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1198.3M
[05/08 17:56:14     16s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1198.3M
[05/08 17:56:14     16s] All LLGs are deleted
[05/08 17:56:14     16s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1198.3M
[05/08 17:56:14     16s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1198.3M
[05/08 17:56:14     16s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1196.3M
[05/08 17:56:14     16s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:16.3/0:00:16.4 (1.0), mem = 1196.3M
[05/08 17:56:14     16s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:56:14     16s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:56:14     16s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:56:14     16s] Start applying DEF ordered sections ...
[05/08 17:56:14     16s] Successfully applied all DEF ordered sections.
[05/08 17:56:14     16s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 1, number of sequential = 1, percentage of missing scan cell = 0.00% (0 / 1)
[05/08 17:56:14     16s] *** Scan Sanity Check Summary:
[05/08 17:56:14     16s] *** 1 scan chain  passed sanity check.
[05/08 17:56:14     16s] no activity file in design. spp won't run.
[05/08 17:56:14     16s] 
[05/08 17:56:14     16s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:56:14     16s] 
[05/08 17:56:14     16s] TimeStamp Deleting Cell Server End ...
[05/08 17:56:14     16s] ### Time Record (colorize_geometry) is installed.
[05/08 17:56:14     16s] #Start colorize_geometry on Wed May  8 17:56:14 2024
[05/08 17:56:14     16s] #
[05/08 17:56:14     16s] ### Time Record (Pre Callback) is installed.
[05/08 17:56:14     16s] ### Time Record (Pre Callback) is uninstalled.
[05/08 17:56:14     16s] ### Time Record (DB Import) is installed.
[05/08 17:56:14     16s] #create default rule from bind_ndr_rule rule=0x7f9fce654a00 0x7f9fb1510558
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/08 17:56:14     16s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1497028343 placement=1144108932 pin_access=1 inst_pattern=1 halo=0
[05/08 17:56:14     16s] ### Time Record (DB Import) is uninstalled.
[05/08 17:56:14     16s] ### Time Record (DB Export) is installed.
[05/08 17:56:14     16s] Extracting standard cell pins and blockage ...... 
[05/08 17:56:14     16s] Pin and blockage extraction finished
[05/08 17:56:14     16s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1497028343 placement=1144108932 pin_access=1 inst_pattern=1 halo=0
[05/08 17:56:14     16s] ### Time Record (DB Export) is uninstalled.
[05/08 17:56:14     16s] ### Time Record (Post Callback) is installed.
[05/08 17:56:14     16s] ### Time Record (Post Callback) is uninstalled.
[05/08 17:56:14     16s] #
[05/08 17:56:14     16s] #colorize_geometry statistics:
[05/08 17:56:14     16s] #Cpu time = 00:00:00
[05/08 17:56:14     16s] #Elapsed time = 00:00:00
[05/08 17:56:14     16s] #Increased memory = 35.49 (MB)
[05/08 17:56:14     16s] #Total memory = 1234.88 (MB)
[05/08 17:56:14     16s] #Peak memory = 1235.56 (MB)
[05/08 17:56:14     16s] #Number of warnings = 16
[05/08 17:56:14     16s] #Total number of warnings = 16
[05/08 17:56:14     16s] #Number of fails = 0
[05/08 17:56:14     16s] #Total number of fails = 0
[05/08 17:56:14     16s] #Complete colorize_geometry on Wed May  8 17:56:14 2024
[05/08 17:56:14     16s] #
[05/08 17:56:14     16s] ### Time Record (colorize_geometry) is uninstalled.
[05/08 17:56:14     16s] ### 
[05/08 17:56:14     16s] ###   Scalability Statistics
[05/08 17:56:14     16s] ### 
[05/08 17:56:14     16s] ### ------------------------+----------------+----------------+----------------+
[05/08 17:56:14     16s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/08 17:56:14     16s] ### ------------------------+----------------+----------------+----------------+
[05/08 17:56:14     16s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/08 17:56:14     16s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/08 17:56:14     16s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/08 17:56:14     16s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/08 17:56:14     16s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[05/08 17:56:14     16s] ### ------------------------+----------------+----------------+----------------+
[05/08 17:56:14     16s] ### 
[05/08 17:56:14     16s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:14     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.8 mem=1225.3M
[05/08 17:56:14     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.8 mem=1225.3M
[05/08 17:56:14     16s] *** Start delete_buffer_trees ***
[05/08 17:56:14     16s] Info: Detect buffers to remove automatically.
[05/08 17:56:14     16s] Analyzing netlist ...
[05/08 17:56:14     16s] Updating netlist
[05/08 17:56:14     16s] 
[05/08 17:56:14     16s] *summary: 0 instances (buffers/inverters) removed
[05/08 17:56:14     16s] *** Finish delete_buffer_trees (0:00:00.1) ***
[05/08 17:56:14     16s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/08 17:56:14     16s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1245.7M
[05/08 17:56:14     16s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1245.7M
[05/08 17:56:14     16s] Deleted 0 physical inst  (cell - / prefix -).
[05/08 17:56:14     16s] INFO: #ExclusiveGroups=0
[05/08 17:56:14     16s] INFO: There are no Exclusive Groups.
[05/08 17:56:14     16s] No user-set net weight.
[05/08 17:56:14     16s] Net fanout histogram:
[05/08 17:56:14     16s] 2		: 6 (85.7%) nets
[05/08 17:56:14     16s] 3		: 1 (14.3%) nets
[05/08 17:56:14     16s] 4     -	14	: 0 (0.0%) nets
[05/08 17:56:14     16s] 15    -	39	: 0 (0.0%) nets
[05/08 17:56:14     16s] 40    -	79	: 0 (0.0%) nets
[05/08 17:56:14     16s] 80    -	159	: 0 (0.0%) nets
[05/08 17:56:14     16s] 160   -	319	: 0 (0.0%) nets
[05/08 17:56:14     16s] 320   -	639	: 0 (0.0%) nets
[05/08 17:56:14     16s] no activity file in design. spp won't run.
[05/08 17:56:14     16s] 640   -	1279	: 0 (0.0%) nets
[05/08 17:56:14     16s] 1280  -	2559	: 0 (0.0%) nets
[05/08 17:56:14     16s] 2560  -	5119	: 0 (0.0%) nets
[05/08 17:56:14     16s] 5120+		: 0 (0.0%) nets
[05/08 17:56:14     16s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/08 17:56:14     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/08 17:56:14     16s] 
[05/08 17:56:14     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:56:14     16s] Summary for sequential cells identification: 
[05/08 17:56:14     16s]   Identified SBFF number: 104
[05/08 17:56:14     16s]   Identified MBFF number: 0
[05/08 17:56:14     16s]   Identified SB Latch number: 0
[05/08 17:56:14     16s]   Identified MB Latch number: 0
[05/08 17:56:14     16s]   Not identified SBFF number: 16
[05/08 17:56:14     16s]   Not identified MBFF number: 0
[05/08 17:56:14     16s]   Not identified SB Latch number: 0
[05/08 17:56:14     16s]   Not identified MB Latch number: 0
[05/08 17:56:14     16s]   Number of sequential cells which are not FFs: 32
[05/08 17:56:14     16s]  Visiting view : wc
[05/08 17:56:14     16s]    : PowerDomain = none : Weighted F : unweighted  = 36.10 (1.000) with rcCorner = 0
[05/08 17:56:14     16s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[05/08 17:56:14     16s]  Visiting view : bc
[05/08 17:56:14     16s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[05/08 17:56:14     16s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[05/08 17:56:14     16s] TLC MultiMap info (StdDelay):
[05/08 17:56:14     16s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:56:14     16s]   : min_delay + min_timing + 1 + rccorners := 11.6ps
[05/08 17:56:14     16s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:56:14     16s]   : max_delay + max_timing + 1 + rccorners := 36.1ps
[05/08 17:56:14     16s]  Setting StdDelay to: 36.1ps
[05/08 17:56:14     16s] 
[05/08 17:56:14     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:56:14     16s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:56:14     16s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:56:14     16s] Start applying DEF ordered sections ...
[05/08 17:56:14     16s] Successfully applied all DEF ordered sections.
[05/08 17:56:14     16s] *** Scan Sanity Check Summary:
[05/08 17:56:14     16s] *** 1 scan chain  passed sanity check.
[05/08 17:56:14     16s] z: 2, totalTracks: 1
[05/08 17:56:14     16s] z: 4, totalTracks: 1
[05/08 17:56:14     16s] z: 6, totalTracks: 1
[05/08 17:56:14     16s] z: 8, totalTracks: 1
[05/08 17:56:14     16s] #spOpts: minPadR=1.1 
[05/08 17:56:14     16s] #std cell=2 (0 fixed + 2 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[05/08 17:56:14     16s] #ioInst=0 #net=6 #term=13 #term/net=2.17, #fixedIo=7, #floatIo=0, #fixedPin=0, #floatPin=6
[05/08 17:56:14     16s] stdCell: 2 single + 0 double + 0 multi
[05/08 17:56:14     16s] Total standard cell length = 0.0052 (mm), area = 0.0000 (mm^2)
[05/08 17:56:14     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1437.7M
[05/08 17:56:14     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1437.7M
[05/08 17:56:14     16s] Core basic site is CoreSite
[05/08 17:56:14     16s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1437.7M
[05/08 17:56:14     16s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.068, REAL:0.013, MEM:1148.7M
[05/08 17:56:14     16s] SiteArray: non-trimmed site array dimensions = 3 x 33
[05/08 17:56:14     16s] SiteArray: use 4,096 bytes
[05/08 17:56:14     16s] SiteArray: current memory after site array memory allocation 1148.7M
[05/08 17:56:14     16s] SiteArray: FP blocked sites are writable
[05/08 17:56:14     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:56:14     16s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.086, REAL:0.031, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.087, REAL:0.032, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF: Starting pre-place ADS at level 1, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1148.7M
[05/08 17:56:14     16s] ADSU 0.394 -> 0.394. GS 13.680
[05/08 17:56:14     16s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1148.7M
[05/08 17:56:14     16s] Average module density = 0.394.
[05/08 17:56:14     16s] Density for the design = 0.394.
[05/08 17:56:14     16s]        = stdcell_area 26 sites (9 um^2) / alloc_area 66 sites (23 um^2).
[05/08 17:56:14     16s] Pin Density = 0.1313.
[05/08 17:56:14     16s]             = total # of pins 13 / total area 99.
[05/08 17:56:14     16s] OPERPROF: Starting spMPad at level 1, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:   Starting spContextMPad at level 2, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1148.7M
[05/08 17:56:14     16s] Initial padding reaches pin density 0.333 for top
[05/08 17:56:14     16s] InitPadU 0.394 -> 0.545 for top
[05/08 17:56:14     16s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1148.7M
[05/08 17:56:14     16s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1148.7M
[05/08 17:56:14     16s] Init WL Bound For Global Placement... 
[05/08 17:56:14     16s] === lastAutoLevel = 3 
[05/08 17:56:14     16s] OPERPROF: Starting spInitNetWt at level 1, MEM:1148.7M
[05/08 17:56:14     16s] no activity file in design. spp won't run.
[05/08 17:56:14     16s] [spp] 0
[05/08 17:56:14     16s] [adp] 0:1:1:3
[05/08 17:56:14     16s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1148.7M
[05/08 17:56:14     16s] no activity file in design. spp won't run.
[05/08 17:56:14     16s] no activity file in design. spp won't run.
[05/08 17:56:14     16s] Clock gating cells determined by native netlist tracing.
[05/08 17:56:14     16s] OPERPROF: Starting npMain at level 1, MEM:1148.7M
[05/08 17:56:15     16s] OPERPROF:   Starting npPlace at level 2, MEM:1148.7M
[05/08 17:56:15     16s] Iteration  1: Total net bbox = 5.989e+01 (3.36e+01 2.63e+01)
[05/08 17:56:15     16s]               Est.  stn bbox = 5.989e+01 (3.36e+01 2.63e+01)
[05/08 17:56:15     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1148.7M
[05/08 17:56:15     16s] Iteration  2: Total net bbox = 5.989e+01 (3.36e+01 2.63e+01)
[05/08 17:56:15     16s]               Est.  stn bbox = 5.989e+01 (3.36e+01 2.63e+01)
[05/08 17:56:15     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1148.7M
[05/08 17:56:15     16s] OPERPROF:     Starting InitSKP at level 3, MEM:1148.7M
[05/08 17:56:15     16s] 
[05/08 17:56:15     16s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:56:15     16s] 
[05/08 17:56:15     16s] TimeStamp Deleting Cell Server End ...
[05/08 17:56:15     16s] 
[05/08 17:56:15     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:56:15     16s] TLC MultiMap info (StdDelay):
[05/08 17:56:15     16s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:56:15     16s]   : min_delay + min_timing + 1 + rccorners := 11.6ps
[05/08 17:56:15     16s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:56:15     16s]   : max_delay + max_timing + 1 + rccorners := 36.1ps
[05/08 17:56:15     16s]  Setting StdDelay to: 36.1ps
[05/08 17:56:15     16s] 
[05/08 17:56:15     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:56:16     17s] 
[05/08 17:56:16     17s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:56:16     17s] 
[05/08 17:56:16     17s] TimeStamp Deleting Cell Server End ...
[05/08 17:56:16     17s] 
[05/08 17:56:16     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:56:16     17s] TLC MultiMap info (StdDelay):
[05/08 17:56:16     17s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:56:16     17s]   : min_delay + min_timing + 1 + rccorners := 11.6ps
[05/08 17:56:16     17s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:56:16     17s]   : max_delay + max_timing + 1 + rccorners := 36.1ps
[05/08 17:56:16     17s]  Setting StdDelay to: 36.1ps
[05/08 17:56:16     17s] 
[05/08 17:56:16     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:56:16     17s] OPERPROF:     Finished InitSKP at level 3, CPU:0.686, REAL:0.687, MEM:1196.3M
[05/08 17:56:16     17s] *** Finished SKP initialization (cpu=0:00:00.7, real=0:00:01.0)***
[05/08 17:56:16     17s] exp_mt_sequential is set from setPlaceMode option to 1
[05/08 17:56:16     17s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/08 17:56:16     17s] place_exp_mt_interval set to default 32
[05/08 17:56:16     17s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/08 17:56:16     17s] Iteration  3: Total net bbox = 5.905e+01 (3.34e+01 2.56e+01)
[05/08 17:56:16     17s]               Est.  stn bbox = 5.905e+01 (3.34e+01 2.56e+01)
[05/08 17:56:16     17s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1181.3M
[05/08 17:56:16     17s] Iteration  4: Total net bbox = 6.055e+01 (3.37e+01 2.68e+01)
[05/08 17:56:16     17s]               Est.  stn bbox = 6.055e+01 (3.37e+01 2.68e+01)
[05/08 17:56:16     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1181.3M
[05/08 17:56:16     17s] Iteration  5: Total net bbox = 6.055e+01 (3.37e+01 2.68e+01)
[05/08 17:56:16     17s]               Est.  stn bbox = 6.055e+01 (3.37e+01 2.68e+01)
[05/08 17:56:16     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.706, REAL:0.705, MEM:1181.3M
[05/08 17:56:16     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1181.3M
[05/08 17:56:16     17s] OPERPROF: Finished npMain at level 1, CPU:0.707, REAL:1.706, MEM:1181.3M
[05/08 17:56:16     17s] [adp] clock
[05/08 17:56:16     17s] [adp] weight, nr nets, wire length
[05/08 17:56:16     17s] [adp]      0        1  9.706500
[05/08 17:56:16     17s] [adp] data
[05/08 17:56:16     17s] [adp] weight, nr nets, wire length
[05/08 17:56:16     17s] [adp]      0        5  55.940000
[05/08 17:56:16     17s] [adp] 0.000000|0.000000|0.000000
[05/08 17:56:16     17s] Clear WL Bound Manager after Global Placement... 
[05/08 17:56:16     17s] Iteration  6: Total net bbox = 6.565e+01 (3.87e+01 2.69e+01)
[05/08 17:56:16     17s]               Est.  stn bbox = 6.565e+01 (3.87e+01 2.69e+01)
[05/08 17:56:16     17s]               cpu = 0:00:00.7 real = 0:00:02.0 mem = 1181.3M
[05/08 17:56:16     17s] Finished Global Placement (cpu=0:00:00.7, real=0:00:02.0, mem=1181.3M)
[05/08 17:56:16     17s] Keep Tdgp Graph and DB for later use
[05/08 17:56:16     17s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[05/08 17:56:16     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1181.3M
[05/08 17:56:16     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1181.3M
[05/08 17:56:16     17s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[05/08 17:56:16     17s] Core Placement runtime cpu: 0:00:00.7 real: 0:00:02.0
[05/08 17:56:16     17s] INFO: Running scanReorder auto flow in placeOpt
[05/08 17:56:16     17s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:56:16     17s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:56:16     17s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:56:16     17s] *** Scan Skip Mode Summary:
[05/08 17:56:16     17s] Start flexRegrouping ...
[05/08 17:56:16     17s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:56:16     17s] Start applying DEF ordered sections ...
[05/08 17:56:16     17s] Successfully applied all DEF ordered sections.
[05/08 17:56:16     17s] *** Scan Sanity Check Summary:
[05/08 17:56:16     17s] *** 1 scan chain  passed sanity check.
[05/08 17:56:16     17s] INFO: running scan reGrouping ...
[05/08 17:56:16     17s] Regrouping fail in 0 partitions (total 1 partitions).
[05/08 17:56:16     17s] ReGrouping: total 1 chains and success 1 chains
[05/08 17:56:16     17s] INFO: finish scan reGrouping 
[05/08 17:56:16     17s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:56:16     17s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:56:16     17s] Start applying DEF ordered sections ...
[05/08 17:56:16     17s] SC-INFO: saving current scan group ...
[05/08 17:56:16     17s] Successfully applied all DEF ordered sections.
[05/08 17:56:16     17s] *** Scan Sanity Check Summary:
[05/08 17:56:16     17s] *** 1 scan chain  passed sanity check.
[05/08 17:56:16     17s] INFO: Auto effort scan reorder.
[05/08 17:56:16     17s] *** Summary: Scan Reorder within scan chain
[05/08 17:56:16     17s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[05/08 17:56:16     17s] Successfully reordered 1 scan chain .
[05/08 17:56:16     17s] Initial total scan wire length:       19.832 (floating:        7.604)
[05/08 17:56:16     17s] Final   total scan wire length:       19.832 (floating:        7.604)
[05/08 17:56:16     17s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/08 17:56:16     17s] Current max long connection 7.604
[05/08 17:56:16     17s] Base max long connection 7.604
[05/08 17:56:16     17s] Base total floating scan len 7.604
[05/08 17:56:16     17s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=1373.3M) ***
[05/08 17:56:16     17s] Running long connection bin pre-assignment, iteration 1
[05/08 17:56:16     17s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:56:16     17s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:56:16     17s] Start applying DEF ordered sections ...
[05/08 17:56:16     17s] Successfully applied all DEF ordered sections.
[05/08 17:56:16     17s] *** Scan Sanity Check Summary:
[05/08 17:56:16     17s] *** 1 scan chain  passed sanity check.
[05/08 17:56:16     17s] INFO: running scan reGrouping ...
[05/08 17:56:16     17s] Regrouping fail in 0 partitions (total 1 partitions).
[05/08 17:56:16     17s] ReGrouping: total 1 chains and success 1 chains
[05/08 17:56:16     17s] INFO: finish scan reGrouping 
[05/08 17:56:16     17s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:56:16     17s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:56:16     17s] Start applying DEF ordered sections ...
[05/08 17:56:16     17s] Successfully applied all DEF ordered sections.
[05/08 17:56:16     17s] *** Scan Sanity Check Summary:
[05/08 17:56:16     17s] *** 1 scan chain  passed sanity check.
[05/08 17:56:16     17s] INFO: Auto effort scan reorder.
[05/08 17:56:16     17s] *** Summary: Scan Reorder within scan chain
[05/08 17:56:16     17s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[05/08 17:56:16     17s] Successfully reordered 1 scan chain .
[05/08 17:56:16     17s] Initial total scan wire length:       19.832 (floating:        7.604)
[05/08 17:56:16     17s] Final   total scan wire length:       19.832 (floating:        7.604)
[05/08 17:56:16     17s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/08 17:56:16     17s] Current max long connection 7.604
[05/08 17:56:16     17s] From the base to this iteration, long connection reduced  0.00%, total floating scan length reduced  0.00%
[05/08 17:56:16     17s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=1373.3M) ***
[05/08 17:56:16     17s] Running long connection bin pre-assignment, iteration 2
[05/08 17:56:16     17s] INFO: running scan reGrouping ...
[05/08 17:56:16     17s] Regrouping fail in 0 partitions (total 1 partitions).
[05/08 17:56:16     17s] ReGrouping: total 1 chains and success 1 chains
[05/08 17:56:16     17s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:56:16     17s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:56:16     17s] Start applying DEF ordered sections ...
[05/08 17:56:16     17s] Successfully applied all DEF ordered sections.
[05/08 17:56:16     17s] *** Scan Sanity Check Summary:
[05/08 17:56:16     17s] *** 1 scan chain  passed sanity check.
[05/08 17:56:16     17s] INFO: finish scan reGrouping 
[05/08 17:56:16     17s] SC-INFO: saving current scan group ...
[05/08 17:56:16     17s] INFO: Auto effort scan reorder.
[05/08 17:56:16     17s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:56:16     17s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:56:16     17s] Start applying DEF ordered sections ...
[05/08 17:56:16     17s] Successfully applied all DEF ordered sections.
[05/08 17:56:16     17s] *** Scan Sanity Check Summary:
[05/08 17:56:16     17s] *** 1 scan chain  passed sanity check.
[05/08 17:56:16     17s] *** Summary: Scan Reorder within scan chain
[05/08 17:56:16     17s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[05/08 17:56:16     17s] Successfully reordered 1 scan chain .
[05/08 17:56:16     17s] Initial total scan wire length:       19.832 (floating:        7.604)
[05/08 17:56:16     17s] Final   total scan wire length:       19.832 (floating:        7.604)
[05/08 17:56:16     17s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/08 17:56:16     17s] Current max long connection 7.604
[05/08 17:56:16     17s] From the base to this iteration, long connection reduced  0.00%, total floating scan length reduced  0.00%
[05/08 17:56:16     17s] The best result is iteration 1
[05/08 17:56:16     17s] roll back chain : top_chain_seg1_clk_rising ...
[05/08 17:56:16     17s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:56:16     17s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:56:16     17s] Start applying DEF ordered sections ...
[05/08 17:56:16     17s] Successfully applied all DEF ordered sections.
[05/08 17:56:16     17s] *** Scan Sanity Check Summary:
[05/08 17:56:16     17s] *** 1 scan chain  passed sanity check.
[05/08 17:56:16     17s] INFO: Auto effort scan reorder.
[05/08 17:56:16     17s] *** Summary: Scan Reorder within scan chain
[05/08 17:56:16     17s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[05/08 17:56:16     17s] Successfully reordered 1 scan chain .
[05/08 17:56:16     17s] Initial total scan wire length:       19.832 (floating:        7.604)
[05/08 17:56:16     17s] Final   total scan wire length:       19.832 (floating:        7.604)
[05/08 17:56:16     17s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/08 17:56:16     17s] Current max long connection 7.604
[05/08 17:56:16     17s] ........  ........
[05/08 17:56:16     17s] INFO: Auto effort scan reorder.
[05/08 17:56:16     17s]       scan wire length bound is 2.50
[05/08 17:56:16     17s] *** Summary: Scan Reorder within scan chain
[05/08 17:56:16     17s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[05/08 17:56:16     17s] Successfully reordered 1 scan chain .
[05/08 17:56:16     17s] Start wep ...
[05/08 17:56:16     17s] Initial total scan wire length:       19.832 (floating:        7.604)
[05/08 17:56:16     17s] Final   total scan wire length:       19.832 (floating:        7.604)
[05/08 17:56:16     17s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/08 17:56:16     17s] Current max long connection 7.604
[05/08 17:56:16     17s] *info: wep done.
[05/08 17:56:16     17s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=1373.3M) ***
[05/08 17:56:16     17s] Finished flexRegrouping
[05/08 17:56:16     17s] *** Summary: Scan Reorder within scan chain
[05/08 17:56:16     17s] Initial total scan wire length:       19.832 (floating:        7.604)
[05/08 17:56:16     17s] Final   total scan wire length:       19.832 (floating:        7.604)
[05/08 17:56:16     17s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/08 17:56:16     17s] Initial scan reorder max long connection:        7.604
[05/08 17:56:16     17s] Final   scan reorder max long connection:        7.604
[05/08 17:56:16     17s] Improvement:        0.000   percent  0.00
[05/08 17:56:16     17s] Total net length = 7.325e+01 (4.123e+01 3.202e+01) (ext = 6.743e+01)
[05/08 17:56:16     17s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1373.3M
[05/08 17:56:16     17s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=1373.3M) ***
[05/08 17:56:16     17s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1373.3M
[05/08 17:56:16     17s] z: 2, totalTracks: 1
[05/08 17:56:16     17s] z: 4, totalTracks: 1
[05/08 17:56:16     17s] z: 6, totalTracks: 1
[05/08 17:56:16     17s] z: 8, totalTracks: 1
[05/08 17:56:16     17s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 17:56:16     17s] All LLGs are deleted
[05/08 17:56:16     17s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1373.3M
[05/08 17:56:16     17s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1373.3M
[05/08 17:56:16     17s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1373.3M
[05/08 17:56:16     17s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1373.3M
[05/08 17:56:16     17s] Core basic site is CoreSite
[05/08 17:56:16     17s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1373.3M
[05/08 17:56:16     17s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.005, REAL:0.003, MEM:1405.3M
[05/08 17:56:16     17s] Fast DP-INIT is on for default
[05/08 17:56:16     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:56:16     17s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.022, REAL:0.020, MEM:1405.3M
[05/08 17:56:16     17s] OPERPROF:       Starting CMU at level 4, MEM:1405.3M
[05/08 17:56:16     17s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1405.3M
[05/08 17:56:16     17s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.023, REAL:0.021, MEM:1405.3M
[05/08 17:56:16     17s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1405.3MB).
[05/08 17:56:16     17s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.025, REAL:0.024, MEM:1405.3M
[05/08 17:56:16     17s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.026, REAL:0.024, MEM:1405.3M
[05/08 17:56:16     17s] TDRefine: refinePlace mode is spiral
[05/08 17:56:16     17s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.678340.1
[05/08 17:56:16     17s] OPERPROF: Starting RefinePlace at level 1, MEM:1405.3M
[05/08 17:56:16     17s] Move report: placeLevelShifters[05/08 17:56:16     17s] *** Starting place_detail (0:00:17.7 mem=1405.3M) ***
[05/08 17:56:16     17s] Total net bbox length = 7.325e+01 (4.123e+01 3.202e+01) (ext = 5.520e+01)
 moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:56:16     17s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1405.3M
[05/08 17:56:16     17s] Starting refinePlace ...
[05/08 17:56:16     17s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/08 17:56:16     17s] ** Cut row section cpu time 0:00:00.0.
[05/08 17:56:16     17s]    Spread Effort: high, standalone mode, useDDP on.
[05/08 17:56:16     17s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1405.3MB) @(0:00:17.7 - 0:00:17.7).
[05/08 17:56:16     17s] Move report: preRPlace moves 2 insts, mean move: 0.24 um, max move: 0.34 um 
[05/08 17:56:16     17s] 	Max move on inst (g4__2398): (3.60, 3.00) --> (3.60, 2.66)
[05/08 17:56:16     17s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[05/08 17:56:16     17s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 17:56:16     17s] Placement tweakage begins.
[05/08 17:56:16     17s] wire length = 7.345e+01
[05/08 17:56:16     17s] wire length = 7.345e+01
[05/08 17:56:16     17s] Placement tweakage ends.
[05/08 17:56:16     17s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:56:16     17s] 
[05/08 17:56:16     17s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/08 17:56:16     17s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/08 17:56:16     17s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1405.3MB) @(0:00:17.7 - 0:00:17.7).
[05/08 17:56:16     17s] Move report: Detail placement moves 2 insts, mean move: 0.24 um, max move: 0.34 um 
[05/08 17:56:16     17s] 	Max move on inst (g4__2398): (3.60, 3.00) --> (3.60, 2.66)
[05/08 17:56:16     17s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1405.3MB
[05/08 17:56:16     17s] Statistics of distance of Instance movement in refine placement:
[05/08 17:56:16     17s]   maximum (X+Y) =         0.34 um
[05/08 17:56:16     17s]   inst (g4__2398) with max move: (3.6, 3.002) -> (3.6, 2.66)
[05/08 17:56:16     17s]   mean    (X+Y) =         0.24 um
[05/08 17:56:16     17s] Total instances moved : 2
[05/08 17:56:16     17s] Summary Report:
[05/08 17:56:16     17s] Instances move: 2 (out of 2 movable)
[05/08 17:56:16     17s] Instances flipped: 0
[05/08 17:56:16     17s] Mean displacement: 0.24 um
[05/08 17:56:16     17s] Max displacement: 0.34 um (Instance: g4__2398) (3.6, 3.002) -> (3.6, 2.66)
[05/08 17:56:16     17s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[05/08 17:56:16     17s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.007, REAL:0.007, MEM:1405.3M
[05/08 17:56:16     17s] Total net bbox length = 7.345e+01 (4.123e+01 3.223e+01) (ext = 5.545e+01)
[05/08 17:56:16     17s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1405.3MB) @(0:00:17.7 - 0:00:17.7).
[05/08 17:56:16     17s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1405.3MB
[05/08 17:56:16     17s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.678340.1
[05/08 17:56:16     17s] *** Finished place_detail (0:00:17.7 mem=1405.3M) ***
[05/08 17:56:16     17s] OPERPROF: Finished RefinePlace at level 1, CPU:0.009, REAL:0.009, MEM:1405.3M
[05/08 17:56:16     17s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1405.3M
[05/08 17:56:16     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1405.3M
[05/08 17:56:16     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1405.3M
[05/08 17:56:16     17s] All LLGs are deleted
[05/08 17:56:16     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1405.3M
[05/08 17:56:16     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1405.3M
[05/08 17:56:16     17s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1213.3M
[05/08 17:56:16     17s] z: 2, totalTracks: 1
[05/08 17:56:16     17s] z: 4, totalTracks: 1
[05/08 17:56:16     17s] z: 6, totalTracks: 1
[05/08 17:56:16     17s] *** Finished Initial Placement (cpu=0:00:00.8, real=0:00:02.0, mem=1213.3M) ***
[05/08 17:56:16     17s] z: 8, totalTracks: 1
[05/08 17:56:16     17s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 17:56:16     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1213.3M
[05/08 17:56:16     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1213.3M
[05/08 17:56:16     17s] Core basic site is CoreSite
[05/08 17:56:16     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1213.3M
[05/08 17:56:16     17s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:1213.3M
[05/08 17:56:16     17s] Fast DP-INIT is on for default
[05/08 17:56:16     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:56:16     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1213.3M
[05/08 17:56:16     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:1213.3M
[05/08 17:56:16     17s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1213.3M
[05/08 17:56:16     17s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1213.3M
[05/08 17:56:16     17s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[05/08 17:56:16     17s] Density distribution unevenness ratio = 0.000%
[05/08 17:56:16     17s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1213.3M
[05/08 17:56:16     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1213.3M
[05/08 17:56:16     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1213.3M
[05/08 17:56:16     17s] All LLGs are deleted
[05/08 17:56:16     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1213.3M
[05/08 17:56:16     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1213.3M
[05/08 17:56:16     17s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1213.3M
[05/08 17:56:16     17s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:16     17s] UM:*                                                                   final
[05/08 17:56:16     17s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:16     17s] UM:*                                                                   global_place
[05/08 17:56:16     17s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/08 17:56:16     17s] User Input Parameters:
[05/08 17:56:16     17s] - Congestion Driven    : On
[05/08 17:56:16     17s] - Timing Driven        : On
[05/08 17:56:16     17s] - Area-Violation Based : On
[05/08 17:56:16     17s] - Start Rollback Level : -5
[05/08 17:56:16     17s] - Legalized            : On
[05/08 17:56:16     17s] - Window Based         : Off
[05/08 17:56:16     17s] - eDen incr mode       : Off
[05/08 17:56:16     17s] - Small incr mode      : Off
[05/08 17:56:16     17s] 
[05/08 17:56:16     17s] 
[05/08 17:56:16     17s] *** Start incrementalPlace ***
[05/08 17:56:16     17s] No Views given, use default active views for adaptive view pruning
[05/08 17:56:16     17s] SKP will enable view:
[05/08 17:56:16     17s]   wc
[05/08 17:56:16     17s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1215.3M
[05/08 17:56:16     17s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:1215.3M
[05/08 17:56:16     17s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1215.3M
[05/08 17:56:16     17s] Starting Early Global Route congestion estimation: mem = 1215.3M
[05/08 17:56:16     17s] (I)       Started Import and model ( Curr Mem: 1215.27 MB )
[05/08 17:56:16     17s] (I)       Started Create place DB ( Curr Mem: 1215.27 MB )
[05/08 17:56:16     17s] (I)       Started Import place data ( Curr Mem: 1215.27 MB )
[05/08 17:56:16     17s] (I)       Started Read instances and placement ( Curr Mem: 1215.27 MB )
[05/08 17:56:16     17s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:16     17s] (I)       Started Read nets ( Curr Mem: 1215.27 MB )
[05/08 17:56:16     17s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:16     17s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:16     17s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:16     17s] (I)       Started Create route DB ( Curr Mem: 1215.27 MB )
[05/08 17:56:16     17s] (I)       == Non-default Options ==
[05/08 17:56:16     17s] (I)       Maximum routing layer                              : 11
[05/08 17:56:16     17s] (I)       Number of threads                                  : 1
[05/08 17:56:16     17s] (I)       Use non-blocking free Dbs wires                    : false
[05/08 17:56:16     17s] (I)       Method to set GCell size                           : row
[05/08 17:56:16     17s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[05/08 17:56:16     17s] (I)       Started Import route data (1T) ( Curr Mem: 1215.27 MB )
[05/08 17:56:16     17s] (I)       Use row-based GCell size
[05/08 17:56:16     17s] (I)       Use row-based GCell align
[05/08 17:56:16     17s] (I)       GCell unit size   : 3420
[05/08 17:56:16     17s] (I)       GCell multiplier  : 1
[05/08 17:56:16     17s] (I)       GCell row height  : 3420
[05/08 17:56:16     17s] (I)       Actual row height : 3420
[05/08 17:56:16     17s] (I)       GCell align ref   : 5200 5320
[05/08 17:56:16     17s] [NR-eGR] Track table information for default rule: 
[05/08 17:56:16     17s] [NR-eGR] Metal1 has no routable track
[05/08 17:56:16     17s] [NR-eGR] Metal2 has single uniform track structure
[05/08 17:56:16     17s] [NR-eGR] Metal3 has single uniform track structure
[05/08 17:56:16     17s] [NR-eGR] Metal4 has single uniform track structure
[05/08 17:56:16     17s] [NR-eGR] Metal5 has single uniform track structure
[05/08 17:56:17     17s] [NR-eGR] Metal6 has single uniform track structure
[05/08 17:56:17     17s] [NR-eGR] Metal7 has single uniform track structure
[05/08 17:56:17     17s] [NR-eGR] Metal8 has single uniform track structure
[05/08 17:56:17     17s] [NR-eGR] Metal9 has single uniform track structure
[05/08 17:56:17     17s] [NR-eGR] Metal10 has single uniform track structure
[05/08 17:56:17     17s] [NR-eGR] Metal11 has single uniform track structure
[05/08 17:56:17     17s] (I)       ==================== Default via =====================
[05/08 17:56:17     17s] (I)       +----+------------------+----------------------------+
[05/08 17:56:17     17s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 17:56:17     17s] (I)       +----+------------------+----------------------------+
[05/08 17:56:17     17s] (I)       |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 17:56:17     17s] (I)       |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 17:56:17     17s] (I)       |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 17:56:17     17s] (I)       |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 17:56:17     17s] (I)       |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 17:56:17     17s] (I)       |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 17:56:17     17s] (I)       |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 17:56:17     17s] (I)       |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 17:56:17     17s] (I)       |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 17:56:17     17s] (I)       | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 17:56:17     17s] (I)       +----+------------------+----------------------------+
[05/08 17:56:17     17s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Read routing blockages ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Read instance blockages ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Read PG blockages ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] [NR-eGR] Read 209 PG shapes
[05/08 17:56:17     17s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Read boundary cut boxes ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] [NR-eGR] #Routing Blockages  : 0
[05/08 17:56:17     17s] [NR-eGR] #Instance Blockages : 0
[05/08 17:56:17     17s] [NR-eGR] #PG Blockages       : 209
[05/08 17:56:17     17s] [NR-eGR] #Halo Blockages     : 0
[05/08 17:56:17     17s] [NR-eGR] #Boundary Blockages : 0
[05/08 17:56:17     17s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.40 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Read blackboxes ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/08 17:56:17     17s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Read prerouted ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       [05/08 17:56:17     17s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
Started Read unlegalized nets ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Read nets ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=0
[05/08 17:56:17     17s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Set up via pillars ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       early_global_route_priority property id does not exist.
[05/08 17:56:17     17s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Model blockages into capacity
[05/08 17:56:17     17s] (I)       Read Num Blocks=209  Num Prerouted Wires=0  Num CS=0
[05/08 17:56:17     17s] (I)       Started Initialize 3D capacity ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Layer 1 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:17     17s] (I)       Layer 2 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:17     17s] (I)       Layer 3 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:17     17s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:17     17s] (I)       Layer 5 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:17     17s] (I)       Layer 6 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:17     17s] (I)       Layer 7 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:17     17s] (I)       Layer 8 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:17     17s] (I)       Layer 9 (V) : #blockages 31 : #preroutes 0
[05/08 17:56:17     17s] (I)       Layer 10 (H) : #blockages 18 : #preroutes 0
[05/08 17:56:17     17s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       -- layer congestion ratio --
[05/08 17:56:17     17s] (I)       Layer 1 : 0.100000
[05/08 17:56:17     17s] (I)       Layer 2 : 0.700000
[05/08 17:56:17     17s] (I)       Layer 3 : 0.700000
[05/08 17:56:17     17s] (I)       Layer 4 : 0.700000
[05/08 17:56:17     17s] (I)       Layer 5 : 0.700000
[05/08 17:56:17     17s] (I)       Layer 6 : 0.700000
[05/08 17:56:17     17s] (I)       Layer 7 : 0.700000
[05/08 17:56:17     17s] (I)       Layer 8 : 0.700000
[05/08 17:56:17     17s] (I)       Layer 9 : 0.700000
[05/08 17:56:17     17s] (I)       Layer 10 : 0.700000
[05/08 17:56:17     17s] (I)       Layer 11 : 0.700000
[05/08 17:56:17     17s] (I)       ----------------------------
[05/08 17:56:17     17s] (I)       Number of ignored nets                =      0
[05/08 17:56:17     17s] (I)       Number of connected nets              =      0
[05/08 17:56:17     17s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/08 17:56:17     17s] (I)       Number of clock nets                  =      1.  Ignored: No
[05/08 17:56:17     17s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/08 17:56:17     17s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/08 17:56:17     17s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 17:56:17     17s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/08 17:56:17     17s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/08 17:56:17     17s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 17:56:17     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:56:17     17s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 1.21 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 1.21 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Read aux data ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Others data preparation ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:56:17     17s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Create route kernel ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Ndr track 0 does not exist
[05/08 17:56:17     17s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:56:17     17s] (I)       Routing area        : (0, 0) - (23600, 17480)
[05/08 17:56:17     17s] (I)       Core area           : (5200, 5320) - (18400, 12160)
[05/08 17:56:17     17s] (I)       Site width          :   400  (dbu)
[05/08 17:56:17     17s] (I)       Row height          :  3420  (dbu)
[05/08 17:56:17     17s] (I)       GCell row height    :  3420  (dbu)
[05/08 17:56:17     17s] (I)       GCell width         :  3420  (dbu)
[05/08 17:56:17     17s] (I)       GCell height        :  3420  (dbu)
[05/08 17:56:17     17s] (I)       Grid                :     7     5    11
[05/08 17:56:17     17s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/08 17:56:17     17s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/08 17:56:17     17s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/08 17:56:17     17s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/08 17:56:17     17s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/08 17:56:17     17s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/08 17:56:17     17s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/08 17:56:17     17s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1400   760
[05/08 17:56:17     17s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/08 17:56:17     17s] (I)       Total num of tracks :     0    59    46    59    46    59    46    59    46    22    18
[05/08 17:56:17     17s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/08 17:56:17     17s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/08 17:56:17     17s] (I)       --------------------------------------------------------
[05/08 17:56:17     17s] 
[05/08 17:56:17     17s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 17:56:17     17s] [NR-eGR] ============ Routing rule table ============
[05/08 17:56:17     17s] [NR-eGR] Rule id: 0  Nets: 7 
[05/08 17:56:17     17s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/08 17:56:17     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:17     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:17     17s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 17:56:17     17s] (I)       blocked tracks on layer2 : = 84 / 295 (28.47%)
[05/08 17:56:17     17s] (I)       blocked tracks on layer3 : = 26 / 322 (8.07%)
[05/08 17:56:17     17s] (I)       blocked tracks on layer4 : = 84 / 295 (28.47%)
[05/08 17:56:17     17s] (I)       blocked tracks on layer5 : = 26 / 322 (8.07%)
[05/08 17:56:17     17s] (I)       blocked tracks on layer6 : = 84 / 295 (28.47%)
[05/08 17:56:17     17s] [NR-eGR] ========================================
[05/08 17:56:17     17s] [NR-eGR] 
[05/08 17:56:17     17s] (I)       blocked tracks on layer7 : = 26 / 322 (8.07%)
[05/08 17:56:17     17s] (I)       blocked tracks on layer8 : = 84 / 295 (28.47%)
[05/08 17:56:17     17s] (I)       blocked tracks on layer9 : = 40 / 322 (12.42%)
[05/08 17:56:17     17s] (I)       blocked tracks on layer10 : = 60 / 110 (54.55%)
[05/08 17:56:17     17s] (I)       blocked tracks on layer11 : = 65 / 126 (51.59%)
[05/08 17:56:17     17s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 1.21 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Reset routing kernel
[05/08 17:56:17     17s] (I)       Started Global Routing ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Initialization ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       totalPins=15  totalGlobalPin=15 (100.00%)
[05/08 17:56:17     17s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Net group 1 ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Generate topology ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       total 2D Cap : 2391 = (1265 H, 1126 V)
[05/08 17:56:17     17s] (I)       
[05/08 17:56:17     17s] (I)       ============  Phase 1a Route ============
[05/08 17:56:17     17s] (I)       Started Phase 1a ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 11]
[05/08 17:56:17     17s] (I)       Started Pattern routing (1T) ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:17     17s] (I)       Started Add via demand to 2D ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       
[05/08 17:56:17     17s] (I)       ============  Phase 1b Route ============
[05/08 17:56:17     17s] (I)       Started Phase 1b ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:17     17s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.156000e+01um
[05/08 17:56:17     17s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/08 17:56:17     17s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/08 17:56:17     17s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       
[05/08 17:56:17     17s] (I)       ============  Phase 1c Route ============
[05/08 17:56:17     17s] (I)       Started Phase 1c ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:17     17s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       
[05/08 17:56:17     17s] (I)       ============  Phase 1d Route ============
[05/08 17:56:17     17s] (I)       Started Phase 1d ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:17     17s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       
[05/08 17:56:17     17s] (I)       ============  Phase 1e Route ============
[05/08 17:56:17     17s] (I)       Started Phase 1e ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Route legalization ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:17     17s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       
[05/08 17:56:17     17s] (I)       ============  Phase 1l Route ============
[05/08 17:56:17     17s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.156000e+01um
[05/08 17:56:17     17s] (I)       Started Phase 1l ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Layer assignment (1T) ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Started Clean cong LA ( Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:17     17s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/08 17:56:17     17s] (I)       Layer  2:        213        15         0           0         239    ( 0.00%) 
[05/08 17:56:17     17s] (I)       Layer  3:        261        20         0           0         270    ( 0.00%) 
[05/08 17:56:17     17s] (I)       Layer  4:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:17     17s] (I)       Layer  5:        261         0         0           0         270    ( 0.00%) 
[05/08 17:56:17     17s] (I)       Layer  6:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:17     17s] (I)       Layer  7:        261         0         0           0         270    ( 0.00%) 
[05/08 17:56:17     17s] (I)       Layer  8:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:17     17s] (I)       Layer  9:        256         0         0           0         270    ( 0.00%) 
[05/08 17:56:17     17s] (I)       Layer 10:         36         0         0          41          54    (43.16%) 
[05/08 17:56:17     17s] (I)       Layer 11:         48         0         0          43          64    (40.19%) 
[05/08 17:56:17     17s] (I)       Total:          1975        35         0          84        2154    ( 3.75%) 
[05/08 17:56:17     17s] (I)       
[05/08 17:56:17     17s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 17:56:17     17s] [NR-eGR]                        OverCon            
[05/08 17:56:18     17s] [NR-eGR]                         #Gcell     %Gcell
[05/08 17:56:18     17s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 17:56:18     17s] [NR-eGR] ----------------------------------------------
[05/08 17:56:18     17s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:18     17s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:18     17s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:18     17s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:19     17s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:19     17s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:19     17s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:19     17s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:19     17s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:19     17s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:19     17s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:19     17s] [NR-eGR] ----------------------------------------------
[05/08 17:56:20     17s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 17:56:20     17s] [NR-eGR] 
[05/08 17:56:20     17s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 2.47 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Started Export 3D cong map ( Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       total 2D Cap : 2423 = (1281 H, 1142 V)
[05/08 17:56:20     17s] (I)       Started Export 2D cong map ( Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/08 17:56:20     17s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 17:56:20     17s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.029, REAL:3.683, MEM:1215.3M
[05/08 17:56:20     17s] Early Global Route congestion estimation runtime: 3.68 seconds, mem = 1215.3M
[05/08 17:56:20     17s] OPERPROF: Starting HotSpotCal at level 1, MEM:1215.3M
[05/08 17:56:20     17s] [hotspot] +------------+---------------+---------------+
[05/08 17:56:20     17s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 17:56:20     17s] [hotspot] +------------+---------------+---------------+
[05/08 17:56:20     17s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 17:56:20     17s] [hotspot] +------------+---------------+---------------+
[05/08 17:56:20     17s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:56:20     17s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1215.3M
[05/08 17:56:20     17s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:56:20     17s] Skipped repairing congestion.
[05/08 17:56:20     17s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1215.3M
[05/08 17:56:20     17s] Starting Early Global Route wiring: mem = 1215.3M
[05/08 17:56:20     17s] (I)       Started Free existing wires ( Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       ============= Track Assignment ============
[05/08 17:56:20     17s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Started Track Assignment ( Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[05/08 17:56:20     17s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Run single-thread track assignment
[05/08 17:56:20     17s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Started Export ( Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] [NR-eGR] Started Export DB wires ( Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] [NR-eGR] Started Export all nets ( Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] [NR-eGR] Started Set wire vias ( Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.34 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:20     17s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 8
[05/08 17:56:20     17s] [NR-eGR] Metal2  (2V) length: 3.089000e+01um, number of vias: 21
[05/08 17:56:20     17s] [NR-eGR] Metal3  (3H) length: 4.135500e+01um, number of vias: 4
[05/08 17:56:20     17s] [NR-eGR] Metal4  (4V) length: 1.520000e+00um, number of vias: 0
[05/08 17:56:20     17s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:20     17s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:20     17s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:20     17s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:20     17s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:20     17s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:20     17s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:20     17s] [NR-eGR] Total length: 7.376500e+01um, number of vias: 33
[05/08 17:56:20     17s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:20     17s] [NR-eGR] Total eGR-routed clock nets wire length: 9.575000e+00um 
[05/08 17:56:20     17s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:20     17s] (I)       Started Update net boxes ( Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Started Update timing ( Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.41 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Started Postprocess design ( Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.27 MB )
[05/08 17:56:20     17s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.007, REAL:0.412, MEM:1215.3M
[05/08 17:56:20     17s] Early Global Route wiring runtime: 0.41 seconds, mem = 1215.3M
[05/08 17:56:20     17s] 0 delay mode for cte disabled.
[05/08 17:56:20     17s] SKP cleared!
[05/08 17:56:20     17s] 
[05/08 17:56:20     17s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:04.0)***
[05/08 17:56:20     17s] ***** Total cpu  0:0:1
[05/08 17:56:20     17s] ***** Total real time  0:0:6
[05/08 17:56:20     17s] Tdgp not successfully inited but do clear! skip clearing
[05/08 17:56:20     17s] **place_design ... cpu = 0: 0: 2, real = 0: 0: 6, mem = 1197.3M **
[05/08 17:56:20     18s] AAE DB initialization (MEM=1220.17 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/08 17:56:20     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:56:21     18s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:21     18s] UM:*                                                                   final
[05/08 17:56:21     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1220.2M
[05/08 17:56:21     18s] ------------------------------------------------------------
[05/08 17:56:21     18s] 	Current design flip-flop statistics
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] Single-Bit FF Count  :            1
[05/08 17:56:21     18s] Multi-Bit FF Count   :            0
[05/08 17:56:21     18s] Total Bit Count      :            1
[05/08 17:56:21     18s] Total FF Count       :            1
[05/08 17:56:21     18s] Bits Per Flop        :        1.000
[05/08 17:56:21     18s] ------------------------------------------------------------
[05/08 17:56:21     18s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:21     18s] UM:          18.18             24                                      place_design
[05/08 17:56:21     18s] VSMManager cleared!
[05/08 17:56:21     18s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:01.9/0:00:06.8 (0.3), totSession cpu/real = 0:00:18.2/0:00:23.2 (0.8), mem = 1220.2M
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] =============================================================================================
[05/08 17:56:21     18s]  Step TAT Report for GlobalPlace #1                                             20.14-s095_1
[05/08 17:56:21     18s] =============================================================================================
[05/08 17:56:21     18s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:56:21     18s] ---------------------------------------------------------------------------------------------
[05/08 17:56:21     18s] [ CellServerInit         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[05/08 17:56:21     18s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:21     18s] [ MISC                   ]          0:00:06.8  (  99.6 % )     0:00:06.8 /  0:00:01.8    0.3
[05/08 17:56:21     18s] ---------------------------------------------------------------------------------------------
[05/08 17:56:21     18s]  GlobalPlace #1 TOTAL               0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:01.9    0.3
[05/08 17:56:21     18s] ---------------------------------------------------------------------------------------------
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1177.1M, totSessionCpu=0:00:18 **
[05/08 17:56:21     18s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[05/08 17:56:21     18s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:21     18s] *** InitOpt #1 [begin] : totSession cpu/real = 0:00:18.2/0:00:23.2 (0.8), mem = 1220.2M
[05/08 17:56:21     18s] Info: 1 threads available for lower-level modules during optimization.
[05/08 17:56:21     18s] GigaOpt running with 1 threads.
[05/08 17:56:21     18s] OPERPROF: Starting DPlace-Init at level 1, MEM:1220.2M
[05/08 17:56:21     18s] z: 2, totalTracks: 1
[05/08 17:56:21     18s] z: 4, totalTracks: 1
[05/08 17:56:21     18s] z: 6, totalTracks: 1
[05/08 17:56:21     18s] z: 8, totalTracks: 1
[05/08 17:56:21     18s] #spOpts: minPadR=1.1 
[05/08 17:56:21     18s] All LLGs are deleted
[05/08 17:56:21     18s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1220.2M
[05/08 17:56:21     18s] Core basic site is CoreSite
[05/08 17:56:21     18s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:1220.2M
[05/08 17:56:21     18s] SiteArray: non-trimmed site array dimensions = 3 x 33
[05/08 17:56:21     18s] SiteArray: use 4,096 bytes
[05/08 17:56:21     18s] SiteArray: current memory after site array memory allocation 1220.2M
[05/08 17:56:21     18s] SiteArray: FP blocked sites are writable
[05/08 17:56:21     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:56:21     18s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:     Starting CMU at level 3, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:1220.2M
[05/08 17:56:21     18s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1220.2MB).
[05/08 17:56:21     18s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.023, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1220.2M
[05/08 17:56:21     18s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1220.2M
[05/08 17:56:21     18s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:21     18s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:21     18s] LayerId::1 widthSet size::4
[05/08 17:56:21     18s] LayerId::2 widthSet size::4
[05/08 17:56:21     18s] LayerId::3 widthSet size::4
[05/08 17:56:21     18s] LayerId::4 widthSet size::4
[05/08 17:56:21     18s] LayerId::5 widthSet size::4
[05/08 17:56:21     18s] LayerId::6 widthSet size::4
[05/08 17:56:21     18s] LayerId::7 widthSet size::5
[05/08 17:56:21     18s] LayerId::8 widthSet size::5
[05/08 17:56:21     18s] LayerId::9 widthSet size::5
[05/08 17:56:21     18s] LayerId::10 widthSet size::4
[05/08 17:56:21     18s] LayerId::11 widthSet size::3
[05/08 17:56:21     18s] eee: pegSigSF::1.070000
[05/08 17:56:21     18s] Updating RC grid for preRoute extraction ...
[05/08 17:56:21     18s] Initializing multi-corner capacitance tables ... 
[05/08 17:56:21     18s] Initializing multi-corner resistance tables ...
[05/08 17:56:21     18s] Creating RPSQ from WeeR and WRes ...
[05/08 17:56:21     18s] eee: l::1 avDens::0.019363 usedTrk::1.742690 availTrk::90.000000 sigTrk::1.742690
[05/08 17:56:21     18s] eee: l::2 avDens::0.021128 usedTrk::1.806433 availTrk::85.500000 sigTrk::1.806433
[05/08 17:56:21     18s] eee: l::3 avDens::0.026871 usedTrk::2.418421 availTrk::90.000000 sigTrk::2.418421
[05/08 17:56:21     18s] eee: l::4 avDens::0.001040 usedTrk::0.088889 availTrk::85.500000 sigTrk::0.088889
[05/08 17:56:21     18s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:21     18s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:21     18s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:21     18s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:21     18s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:21     18s] eee: l::10 avDens::0.087104 usedTrk::2.978947 availTrk::34.200000 sigTrk::2.978947
[05/08 17:56:21     18s] eee: l::11 avDens::0.066927 usedTrk::2.409357 availTrk::36.000000 sigTrk::2.409357
[05/08 17:56:21     18s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:21     18s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:56:21     18s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.020606 ; aWlH: 0.000000 ; Pmax: 0.804800 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] Creating Lib Analyzer ...
[05/08 17:56:21     18s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:21     18s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/08 17:56:21     18s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/08 17:56:21     18s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:56:21     18s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:18.9 mem=1228.2M
[05/08 17:56:21     18s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:18.9 mem=1228.2M
[05/08 17:56:21     18s] Creating Lib Analyzer, finished. 
[05/08 17:56:21     18s] AAE DB initialization (MEM=1228.2 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/08 17:56:21     18s] #optDebug: fT-S <1 2 3 1 0>
[05/08 17:56:21     18s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/08 17:56:21     18s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/08 17:56:21     18s] **opt_design ... cpu = 0:00:01, real = 0:00:00, mem = 1190.5M, totSessionCpu=0:00:19 **
[05/08 17:56:21     18s] *** opt_design -pre_cts ***
[05/08 17:56:21     18s] DRC Margin: user margin 0.0; extra margin 0.2
[05/08 17:56:21     18s] Setup Target Slack: user slack 0; extra slack 0.0
[05/08 17:56:21     18s] Hold Target Slack: user slack 0
[05/08 17:56:21     18s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/08 17:56:21     18s] Type 'man IMPOPT-3195' for more detail.
[05/08 17:56:21     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1228.2M
[05/08 17:56:21     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:1228.2M
[05/08 17:56:21     18s] Multi-VT timing optimization disabled based on library information.
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:56:21     18s] Deleting Lib Analyzer.
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] TimeStamp Deleting Cell Server End ...
[05/08 17:56:21     18s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:56:21     18s] Summary for sequential cells identification: 
[05/08 17:56:21     18s]   Identified SBFF number: 104
[05/08 17:56:21     18s]   Identified MBFF number: 0
[05/08 17:56:21     18s]   Identified SB Latch number: 0
[05/08 17:56:21     18s]   Identified MB Latch number: 0
[05/08 17:56:21     18s]   Not identified SBFF number: 16
[05/08 17:56:21     18s]   Not identified MBFF number: 0
[05/08 17:56:21     18s]   Not identified SB Latch number: 0
[05/08 17:56:21     18s]   Not identified MB Latch number: 0
[05/08 17:56:21     18s]   Number of sequential cells which are not FFs: 32
[05/08 17:56:21     18s]  Visiting view : wc
[05/08 17:56:21     18s]    : PowerDomain = none : Weighted F : unweighted  = 36.10 (1.000) with rcCorner = 0
[05/08 17:56:21     18s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[05/08 17:56:21     18s]  Visiting view : bc
[05/08 17:56:21     18s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[05/08 17:56:21     18s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[05/08 17:56:21     18s] TLC MultiMap info (StdDelay):
[05/08 17:56:21     18s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:56:21     18s]   : min_delay + min_timing + 1 + rccorners := 11.6ps
[05/08 17:56:21     18s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:56:21     18s]   : max_delay + max_timing + 1 + rccorners := 36.1ps
[05/08 17:56:21     18s]  Setting StdDelay to: 36.1ps
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] TimeStamp Deleting Cell Server End ...
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] Creating Lib Analyzer ...
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:56:21     18s] Summary for sequential cells identification: 
[05/08 17:56:21     18s]   Identified SBFF number: 104
[05/08 17:56:21     18s]   Identified MBFF number: 0
[05/08 17:56:21     18s]   Identified SB Latch number: 0
[05/08 17:56:21     18s]   Identified MB Latch number: 0
[05/08 17:56:21     18s]   Not identified SBFF number: 16
[05/08 17:56:21     18s]   Not identified MBFF number: 0
[05/08 17:56:21     18s]   Not identified SB Latch number: 0
[05/08 17:56:21     18s]   Not identified MB Latch number: 0
[05/08 17:56:21     18s]   Number of sequential cells which are not FFs: 32
[05/08 17:56:21     18s]  Visiting view : wc
[05/08 17:56:21     18s]    : PowerDomain = none : Weighted F : unweighted  = 38.20 (1.000) with rcCorner = 0
[05/08 17:56:21     18s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[05/08 17:56:21     18s]  Visiting view : bc
[05/08 17:56:21     18s]    : PowerDomain = none : Weighted F : unweighted  = 12.50 (1.000) with rcCorner = 0
[05/08 17:56:21     18s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[05/08 17:56:21     18s] TLC MultiMap info (StdDelay):
[05/08 17:56:21     18s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:56:21     18s]   : min_delay + min_timing + 1 + rccorners := 12.5ps
[05/08 17:56:21     18s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:56:21     18s]   : max_delay + max_timing + 1 + rccorners := 38.2ps
[05/08 17:56:21     18s]  Setting StdDelay to: 38.2ps
[05/08 17:56:21     18s] 
[05/08 17:56:21     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:56:21     18s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:21     19s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/08 17:56:21     19s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/08 17:56:21     19s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/08 17:56:21     19s] 
[05/08 17:56:21     19s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:56:22     19s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:19.5 mem=1228.2M
[05/08 17:56:22     19s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:19.5 mem=1228.2M
[05/08 17:56:22     19s] Creating Lib Analyzer, finished. 
[05/08 17:56:22     19s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1228.2M
[05/08 17:56:22     19s] All LLGs are deleted
[05/08 17:56:22     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1228.2M
[05/08 17:56:22     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1228.2M
[05/08 17:56:22     19s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1228.2M
[05/08 17:56:22     19s] ### Creating LA Mngr. totSessionCpu=0:00:19.5 mem=1228.2M
[05/08 17:56:22     19s] ### Creating LA Mngr, finished. totSessionCpu=0:00:19.5 mem=1228.2M
[05/08 17:56:22     19s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1228.20 MB )
[05/08 17:56:22     19s] (I)       Started Import and model ( Curr Mem: 1228.20 MB )
[05/08 17:56:22     19s] (I)       Started Create place DB ( Curr Mem: 1228.20 MB )
[05/08 17:56:22     19s] (I)       Started Import place data ( Curr Mem: 1228.20 MB )
[05/08 17:56:22     19s] (I)       Started Read instances and placement ( Curr Mem: 1228.20 MB )
[05/08 17:56:22     19s] (I)       Number of ignored instance 0
[05/08 17:56:22     19s] (I)       Number of inbound cells 0
[05/08 17:56:22     19s] (I)       Number of opened ILM blockages 0
[05/08 17:56:22     19s] (I)       Number of instances temporarily fixed by detailed placement 0
[05/08 17:56:22     19s] (I)       numMoveCells=2, numMacros=0  numPads=7  numMultiRowHeightInsts=0
[05/08 17:56:22     19s] (I)       cell height: 3420, count: 2
[05/08 17:56:22     19s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:22     19s] (I)       Started Read nets ( Curr Mem: 1228.20 MB )
[05/08 17:56:22     19s] (I)       Number of nets = 7 ( 0 ignored )
[05/08 17:56:22     19s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:22     19s] (I)       Read rows... (mem=1228.2M)
[05/08 17:56:22     19s] (I)       Done Read rows (cpu=0.000s, mem=1228.2M)
[05/08 17:56:22     19s] (I)       Identified Clock instances: Flop 1, Clock buffer/inverter 0, Gate 0, Logic 0
[05/08 17:56:22     19s] (I)       Read module constraints... (mem=1228.2M)
[05/08 17:56:22     19s] (I)       Done Read module constraints (cpu=0.000s, mem=1228.2M)
[05/08 17:56:22     19s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:22     19s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:22     19s] (I)       Started Create route DB ( Curr Mem: 1228.20 MB )
[05/08 17:56:22     19s] (I)       == Non-default Options ==
[05/08 17:56:22     19s] (I)       Maximum routing layer                              : 11
[05/08 17:56:22     19s] (I)       Buffering-aware routing                            : true
[05/08 17:56:22     19s] (I)       Spread congestion away from blockages              : true
[05/08 17:56:22     19s] (I)       Number of threads                                  : 1
[05/08 17:56:22     19s] (I)       Overflow penalty cost                              : 10
[05/08 17:56:22     19s] (I)       Punch through distance                             : 197.506000
[05/08 17:56:22     19s] (I)       Source-to-sink ratio                               : 0.300000
[05/08 17:56:22     19s] (I)       Method to set GCell size                           : row
[05/08 17:56:22     19s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[05/08 17:56:22     19s] (I)       Started Import route data (1T) ( Curr Mem: 1228.20 MB )
[05/08 17:56:22     19s] (I)       Use row-based GCell size
[05/08 17:56:22     19s] (I)       Use row-based GCell align
[05/08 17:56:22     19s] (I)       GCell unit size   : 3420
[05/08 17:56:22     19s] (I)       GCell multiplier  : 1
[05/08 17:56:22     19s] (I)       GCell row height  : 3420
[05/08 17:56:22     19s] (I)       Actual row height : 3420
[05/08 17:56:22     19s] (I)       GCell align ref   : 5200 5320
[05/08 17:56:22     19s] [NR-eGR] Track table information for default rule: 
[05/08 17:56:22     19s] [NR-eGR] Metal1 has no routable track
[05/08 17:56:22     19s] [NR-eGR] Metal2 has single uniform track structure
[05/08 17:56:22     19s] [NR-eGR] Metal3 has single uniform track structure
[05/08 17:56:22     19s] [NR-eGR] Metal4 has single uniform track structure
[05/08 17:56:22     19s] [NR-eGR] Metal5 has single uniform track structure
[05/08 17:56:22     19s] [NR-eGR] Metal6 has single uniform track structure
[05/08 17:56:22     19s] [NR-eGR] Metal7 has single uniform track structure
[05/08 17:56:23     19s] [NR-eGR] Metal8 has single uniform track structure
[05/08 17:56:23     19s] [NR-eGR] Metal9 has single uniform track structure
[05/08 17:56:23     19s] [NR-eGR] Metal10 has single uniform track structure
[05/08 17:56:23     19s] [NR-eGR] Metal11 has single uniform track structure
[05/08 17:56:23     19s] (I)       ==================== Default via =====================
[05/08 17:56:23     19s] (I)       +----+------------------+----------------------------+
[05/08 17:56:23     19s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 17:56:23     19s] (I)       +----+------------------+----------------------------+
[05/08 17:56:23     19s] (I)       |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 17:56:23     19s] (I)       |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 17:56:23     19s] (I)       |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 17:56:23     19s] (I)       |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 17:56:23     19s] (I)       |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 17:56:23     19s] (I)       |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 17:56:23     19s] (I)       |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 17:56:23     19s] (I)       |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 17:56:23     19s] (I)       |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 17:56:23     19s] (I)       | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 17:56:23     19s] (I)       +----+------------------+----------------------------+
[05/08 17:56:23     19s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Read routing blockages ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Read instance blockages ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Read PG blockages ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] [NR-eGR] Read 209 PG shapes
[05/08 17:56:23     19s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Read boundary cut boxes ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] [NR-eGR] #Routing Blockages  : 0
[05/08 17:56:23     19s] [NR-eGR] #Instance Blockages : 0
[05/08 17:56:23     19s] [NR-eGR] #PG Blockages       : 209
[05/08 17:56:23     19s] [NR-eGR] #Halo Blockages     : 0
[05/08 17:56:23     19s] [NR-eGR] #Boundary Blockages : 0
[05/08 17:56:23     19s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.49 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Read blackboxes ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/08 17:56:23     19s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Read prerouted ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 17:56:23     19s] (I)       Started Read unlegalized nets ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Read nets ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=0
[05/08 17:56:23     19s] (I)       Started Set up via pillars ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       early_global_route_priority property id does not exist.
[05/08 17:56:23     19s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Model blockages into capacity
[05/08 17:56:23     19s] (I)       Read Num Blocks=209  Num Prerouted Wires=0  Num CS=0
[05/08 17:56:23     19s] (I)       Started Initialize 3D capacity ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Layer 1 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:23     19s] (I)       Layer 2 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:23     19s] (I)       Layer 3 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:23     19s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:23     19s] (I)       Layer 5 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:23     19s] (I)       Layer 6 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:23     19s] (I)       Layer 7 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:23     19s] (I)       Layer 8 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:23     19s] (I)       Layer 9 (V) : #blockages 31 : #preroutes 0
[05/08 17:56:23     19s] (I)       Layer 10 (H) : #blockages 18 : #preroutes 0
[05/08 17:56:23     19s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       -- layer congestion ratio --
[05/08 17:56:23     19s] (I)       Layer 1 : 0.100000
[05/08 17:56:23     19s] (I)       Layer 2 : 0.700000
[05/08 17:56:23     19s] (I)       Layer 3 : 0.700000
[05/08 17:56:23     19s] (I)       Layer 4 : 0.700000
[05/08 17:56:23     19s] (I)       Layer 5 : 0.700000
[05/08 17:56:23     19s] (I)       Layer 6 : 0.700000
[05/08 17:56:23     19s] (I)       Layer 7 : 0.700000
[05/08 17:56:23     19s] (I)       Layer 8 : 0.700000
[05/08 17:56:23     19s] (I)       Layer 9 : 0.700000
[05/08 17:56:23     19s] (I)       Layer 10 : 0.700000
[05/08 17:56:23     19s] (I)       Layer 11 : 0.700000
[05/08 17:56:23     19s] (I)       ----------------------------
[05/08 17:56:23     19s] (I)       Number of ignored nets                =      0
[05/08 17:56:23     19s] (I)       Number of connected nets              =      0
[05/08 17:56:23     19s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/08 17:56:23     19s] (I)       Number of clock nets                  =      1.  Ignored: No
[05/08 17:56:23     19s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/08 17:56:23     19s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/08 17:56:23     19s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 17:56:23     19s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/08 17:56:23     19s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/08 17:56:23     19s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 17:56:23     19s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:56:23     19s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 1.37 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 1.37 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Read aux data ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Constructing bin map
[05/08 17:56:23     19s] (I)       Initialize bin information with width=6840 height=6840
[05/08 17:56:23     19s] (I)       Done constructing bin map
[05/08 17:56:23     19s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Others data preparation ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:56:23     19s] (I)       Started Create route kernel ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Ndr track 0 does not exist
[05/08 17:56:23     19s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:56:23     19s] (I)       Routing area        : (0, 0) - (23600, 17480)
[05/08 17:56:23     19s] (I)       Core area           : (5200, 5320) - (18400, 12160)
[05/08 17:56:23     19s] (I)       Site width          :   400  (dbu)
[05/08 17:56:23     19s] (I)       Row height          :  3420  (dbu)
[05/08 17:56:23     19s] (I)       GCell row height    :  3420  (dbu)
[05/08 17:56:23     19s] (I)       GCell width         :  3420  (dbu)
[05/08 17:56:23     19s] (I)       GCell height        :  3420  (dbu)
[05/08 17:56:23     19s] (I)       Grid                :     7     5    11
[05/08 17:56:23     19s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/08 17:56:23     19s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/08 17:56:23     19s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/08 17:56:23     19s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/08 17:56:23     19s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/08 17:56:23     19s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/08 17:56:23     19s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/08 17:56:23     19s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1400   760
[05/08 17:56:23     19s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/08 17:56:23     19s] (I)       Total num of tracks :     0    59    46    59    46    59    46    59    46    22    18
[05/08 17:56:23     19s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/08 17:56:23     19s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/08 17:56:23     19s] (I)       --------------------------------------------------------
[05/08 17:56:23     19s] 
[05/08 17:56:23     19s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1[05/08 17:56:23     19s] [NR-eGR] ============ Routing rule table ============
[05/08 17:56:23     19s] [NR-eGR] Rule id: 0  Nets: 7 
 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 17:56:23     19s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/08 17:56:23     19s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:23     19s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:23     19s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 17:56:23     19s] (I)       blocked tracks on layer2 : = 84 / 295 (28.47%)
[05/08 17:56:23     19s] (I)       blocked tracks on layer3 : = 26 / 322 (8.07%)
[05/08 17:56:23     19s] [NR-eGR] ========================================
[05/08 17:56:23     19s] [NR-eGR] 
[05/08 17:56:23     19s] (I)       blocked tracks on layer4 : = 84 / 295 (28.47%)
[05/08 17:56:23     19s] (I)       blocked tracks on layer5 : = 26 / 322 (8.07%)
[05/08 17:56:23     19s] (I)       blocked tracks on layer6 : = 84 / 295 (28.47%)
[05/08 17:56:23     19s] (I)       blocked tracks on layer7 : = 26 / 322 (8.07%)
[05/08 17:56:23     19s] (I)       blocked tracks on layer8 : = 84 / 295 (28.47%)
[05/08 17:56:23     19s] (I)       blocked tracks on layer9 : = 40 / 322 (12.42%)
[05/08 17:56:23     19s] (I)       blocked tracks on layer10 : = 60 / 110 (54.55%)
[05/08 17:56:23     19s] (I)       blocked tracks on layer11 : = 65 / 126 (51.59%)
[05/08 17:56:23     19s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 1.37 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Reset routing kernel
[05/08 17:56:23     19s] (I)       Started Global Routing ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Initialization ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       totalPins=15  totalGlobalPin=15 (100.00%)
[05/08 17:56:23     19s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Net group 1 ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Generate topology ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       total 2D Cap : 2391 = (1265 H, 1126 V)
[05/08 17:56:23     19s] (I)       #blocked areas for congestion spreading : 0
[05/08 17:56:23     19s] (I)       
[05/08 17:56:23     19s] (I)       ============  Phase 1a Route ============
[05/08 17:56:23     19s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 11]
[05/08 17:56:23     19s] (I)       Started Phase 1a ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Pattern routing (1T) ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:23     19s] (I)       Started Add via demand to 2D ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       
[05/08 17:56:23     19s] (I)       ============  Phase 1b Route ============
[05/08 17:56:23     19s] (I)       Started Phase 1b ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:23     19s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.156000e+01um
[05/08 17:56:23     19s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/08 17:56:23     19s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/08 17:56:23     19s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       
[05/08 17:56:23     19s] (I)       ============  Phase 1c Route ============
[05/08 17:56:23     19s] (I)       Started Phase 1c ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:23     19s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       
[05/08 17:56:23     19s] (I)       ============  Phase 1d Route ============
[05/08 17:56:23     19s] (I)       Started Phase 1d ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:23     19s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       
[05/08 17:56:23     19s] (I)       ============  Phase 1e Route ============
[05/08 17:56:23     19s] (I)       Started Phase 1e ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Route legalization ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:23     19s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.156000e+01um
[05/08 17:56:23     19s] (I)       
[05/08 17:56:23     19s] (I)       ============  Phase 1l Route ============
[05/08 17:56:23     19s] (I)       Started Phase 1l ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Layer assignment (1T) ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Started Clean cong LA ( Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:23     19s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/08 17:56:23     19s] (I)       Layer  2:        213        15         0           0         239    ( 0.00%) 
[05/08 17:56:23     19s] (I)       Layer  3:        261        20         0           0         270    ( 0.00%) 
[05/08 17:56:23     19s] (I)       Layer  4:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:23     19s] (I)       Layer  5:        261         0         0           0         270    ( 0.00%) 
[05/08 17:56:23     19s] (I)       Layer  6:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:23     19s] (I)       Layer  7:        261         0         0           0         270    ( 0.00%) 
[05/08 17:56:23     19s] (I)       Layer  8:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:23     19s] (I)       Layer  9:        256         0         0           0         270    ( 0.00%) 
[05/08 17:56:23     19s] (I)       Layer 10:         36         0         0          41          54    (43.16%) 
[05/08 17:56:23     19s] (I)       Layer 11:         48         0         0          43          64    (40.19%) 
[05/08 17:56:23     19s] (I)       Total:          1975        35         0          84        2154    ( 3.75%) 
[05/08 17:56:23     19s] (I)       
[05/08 17:56:23     19s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 17:56:23     19s] [NR-eGR]                        OverCon            
[05/08 17:56:24     19s] [NR-eGR]                         #Gcell     %Gcell
[05/08 17:56:24     19s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 17:56:24     19s] [NR-eGR] ----------------------------------------------
[05/08 17:56:24     19s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:24     19s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:24     19s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:25     19s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:25     19s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:25     19s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:25     19s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:25     19s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:25     19s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:26     19s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:26     19s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:26     19s] [NR-eGR] ----------------------------------------------
[05/08 17:56:26     19s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 17:56:26     19s] [NR-eGR] 
[05/08 17:56:26     19s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 3.08 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] (I)       Started Export 3D cong map ( Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] (I)       total 2D Cap : 2423 = (1281 H, 1142 V)
[05/08 17:56:26     19s] (I)       Started Export 2D cong map ( Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/08 17:56:26     19s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 17:56:26     19s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] (I)       Started Free existing wires ( Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] (I)       ============= Track Assignment ============
[05/08 17:56:26     19s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] (I)       Started Track Assignment ( Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[05/08 17:56:26     19s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] (I)       Run single-thread track assignment
[05/08 17:56:26     19s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] (I)       Started Export ( Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] [NR-eGR] Started Export DB wires ( Curr Mem: 1228.20 MB )
[05/08 17:56:26     19s] [NR-eGR] Started Export all nets ( Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] [NR-eGR] Started Set wire vias ( Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.42 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:27     19s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 8
[05/08 17:56:27     19s] [NR-eGR] Metal2  (2V) length: 3.089000e+01um, number of vias: 21
[05/08 17:56:27     19s] [NR-eGR] Metal3  (3H) length: 4.135500e+01um, number of vias: 4
[05/08 17:56:27     19s] [NR-eGR] Metal4  (4V) length: 1.520000e+00um, number of vias: 0
[05/08 17:56:27     19s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:27     19s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:27     19s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:27     19s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:27     19s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:27     19s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:27     19s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:27     19s] [NR-eGR] Total length: 7.376500e+01um, number of vias: 33
[05/08 17:56:27     19s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:27     19s] [NR-eGR] Total eGR-routed clock nets wire length: 9.575000e+00um 
[05/08 17:56:27     19s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:27     19s] (I)       Started Update net boxes ( Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] (I)       Started Update timing ( Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.50 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] (I)       Started Postprocess design ( Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 4.96 sec, Curr Mem: 1228.20 MB )
[05/08 17:56:27     19s] Extraction called for design 'dff' of instances=2 and nets=10 using extraction engine 'pre_route' .
[05/08 17:56:27     19s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:56:27     19s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:56:27     19s] pre_route RC Extraction called for design dff.
[05/08 17:56:27     19s] RC Extraction called in multi-corner(1) mode.
[05/08 17:56:27     19s] RCMode: PreRoute
[05/08 17:56:27     19s]       RC Corner Indexes            0   
[05/08 17:56:27     19s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:56:27     19s] Resistance Scaling Factor    : 1.00000 
[05/08 17:56:27     19s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:56:27     19s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:56:27     19s] Shrink Factor                : 0.90000
[05/08 17:56:27     19s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:56:27     19s] Using capacitance table file ...
[05/08 17:56:27     19s] LayerId::1 widthSet size::4
[05/08 17:56:27     19s] LayerId::2 widthSet size::4
[05/08 17:56:27     19s] LayerId::3 widthSet size::4
[05/08 17:56:27     19s] LayerId::4 widthSet size::4
[05/08 17:56:27     19s] LayerId::5 widthSet size::4
[05/08 17:56:27     19s] LayerId::6 widthSet size::4
[05/08 17:56:27     19s] LayerId::7 widthSet size::5
[05/08 17:56:27     19s] LayerId::8 widthSet size::5
[05/08 17:56:27     19s] LayerId::9 widthSet size::5
[05/08 17:56:27     19s] LayerId::10 widthSet size::4
[05/08 17:56:27     19s] LayerId::11 widthSet size::3
[05/08 17:56:27     19s] eee: pegSigSF::1.070000
[05/08 17:56:27     19s] Updating RC grid for preRoute extraction ...
[05/08 17:56:27     19s] Initializing multi-corner capacitance tables ... 
[05/08 17:56:27     19s] Initializing multi-corner resistance tables ...
[05/08 17:56:27     19s] Creating RPSQ from WeeR and WRes ...
[05/08 17:56:27     19s] eee: l::1 avDens::0.019363 usedTrk::1.742690 availTrk::90.000000 sigTrk::1.742690
[05/08 17:56:27     19s] eee: l::2 avDens::0.021128 usedTrk::1.806433 availTrk::85.500000 sigTrk::1.806433
[05/08 17:56:27     19s] eee: l::3 avDens::0.026871 usedTrk::2.418421 availTrk::90.000000 sigTrk::2.418421
[05/08 17:56:27     19s] eee: l::4 avDens::0.001040 usedTrk::0.088889 availTrk::85.500000 sigTrk::0.088889
[05/08 17:56:27     19s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:27     19s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:27     19s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:27     19s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:27     19s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:27     19s] eee: l::10 avDens::0.087104 usedTrk::2.978947 availTrk::34.200000 sigTrk::2.978947
[05/08 17:56:27     19s] eee: l::11 avDens::0.066927 usedTrk::2.409357 availTrk::36.000000 sigTrk::2.409357
[05/08 17:56:27     19s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:56:27     19s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.020606 ; aWlH: 0.000000 ; Pmax: 0.804800 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[05/08 17:56:27     19s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1228.195M)
[05/08 17:56:27     19s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1228.2M
[05/08 17:56:27     19s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1228.2M
[05/08 17:56:27     19s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1228.2M
[05/08 17:56:27     19s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:1228.2M
[05/08 17:56:27     19s] Fast DP-INIT is on for default
[05/08 17:56:27     19s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.029, REAL:0.020, MEM:1228.2M
[05/08 17:56:27     19s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.021, MEM:1228.2M
[05/08 17:56:27     19s] Starting delay calculation for Setup views
[05/08 17:56:27     19s] #################################################################################
[05/08 17:56:27     19s] # Design Stage: PreRoute
[05/08 17:56:27     19s] # Design Name: dff
[05/08 17:56:27     19s] # Design Mode: 90nm
[05/08 17:56:27     19s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:56:27     19s] # Parasitics Mode: No SPEF/RCDB 
[05/08 17:56:27     19s] # Signoff Settings: SI Off 
[05/08 17:56:27     19s] #################################################################################
[05/08 17:56:27     19s] Calculate delays in BcWc mode...
[05/08 17:56:27     19s] Topological Sorting (REAL = 0:00:00.0, MEM = 1240.8M, InitMEM = 1239.8M)
[05/08 17:56:27     19s] Start delay calculation (fullDC) (1 T). (MEM=1240.77)
[05/08 17:56:27     19s] Start AAE Lib Loading. (MEM=1252.28)
[05/08 17:56:27     19s] End AAE Lib Loading. (MEM=1271.36 CPU=0:00:00.0 Real=0:00:00.0)
[05/08 17:56:27     19s] End AAE Lib Interpolated Model. (MEM=1271.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:56:27     19s] First Iteration Infinite Tw... 
[05/08 17:56:27     19s] Total number of fetched objects 7
[05/08 17:56:27     19s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/08 17:56:27     19s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:56:27     19s] End delay calculation. (MEM=1324.68 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:56:27     19s] End delay calculation (fullDC). (MEM=1324.68 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:56:27     19s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1324.7M) ***
[05/08 17:56:27     19s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:19.7 mem=1316.7M)
[05/08 17:56:27     19s] 
[05/08 17:56:27     19s] ------------------------------------------------------------------
[05/08 17:56:27     19s]              Initial Summary
[05/08 17:56:27     19s] ------------------------------------------------------------------
[05/08 17:56:27     19s] 
[05/08 17:56:27     19s] Setup views included:
[05/08 17:56:27     19s]  wc 
[05/08 17:56:27     19s] 
[05/08 17:56:27     19s] +--------------------+---------+
[05/08 17:56:27     19s] |     Setup mode     |   all   |
[05/08 17:56:27     19s] +--------------------+---------+
[05/08 17:56:27     19s] |           WNS (ns):|  8.722  |
[05/08 17:56:27     19s] |           TNS (ns):|  0.000  |
[05/08 17:56:27     19s] |    Violating Paths:|    0    |
[05/08 17:56:27     19s] |          All Paths:|    3    |
[05/08 17:56:27     19s] +--------------------+---------+
[05/08 17:56:27     19s] 
[05/08 17:56:27     19s] +----------------+-------------------------------+------------------+
[05/08 17:56:27     19s] |                |              Real             |       Total      |
[05/08 17:56:27     19s] |    DRVs        +------------------+------------+------------------|
[05/08 17:56:27     19s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/08 17:56:27     19s] +----------------+------------------+------------+------------------+
[05/08 17:56:27     19s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/08 17:56:27     19s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/08 17:56:27     19s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/08 17:56:27     19s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/08 17:56:27     19s] +----------------+------------------+------------+------------------+
[05/08 17:56:27     19s] 
[05/08 17:56:27     19s] Density: 39.394%
[05/08 17:56:27     19s] ------------------------------------------------------------------
[05/08 17:56:27     19s] **opt_design ... cpu = 0:00:01, real = 0:00:06, mem = 1241.2M, totSessionCpu=0:00:20 **
[05/08 17:56:27     19s] *** InitOpt #1 [finish] : cpu/real = 0:00:01.5/0:00:06.4 (0.2), totSession cpu/real = 0:00:19.7/0:00:29.6 (0.7), mem = 1288.9M
[05/08 17:56:27     19s] 
[05/08 17:56:27     19s] =============================================================================================
[05/08 17:56:27     19s]  Step TAT Report for InitOpt #1                                                 20.14-s095_1
[05/08 17:56:27     19s] =============================================================================================
[05/08 17:56:27     19s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:56:27     19s] ---------------------------------------------------------------------------------------------
[05/08 17:56:27     19s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:27     19s] [ EarlyGlobalRoute       ]      1   0:00:05.0  (  77.3 % )     0:00:05.0 /  0:00:00.0    0.0
[05/08 17:56:27     19s] [ ExtractRC              ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 17:56:27     19s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 17:56:27     19s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/08 17:56:27     19s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 17:56:27     19s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:27     19s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:27     19s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[05/08 17:56:27     19s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  17.4 % )     0:00:01.1 /  0:00:01.1    1.0
[05/08 17:56:27     19s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:27     19s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:27     19s] [ MISC                   ]          0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    0.9
[05/08 17:56:27     19s] ---------------------------------------------------------------------------------------------
[05/08 17:56:27     19s]  InitOpt #1 TOTAL                   0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:01.5    0.2
[05/08 17:56:27     19s] ---------------------------------------------------------------------------------------------
[05/08 17:56:27     19s] 
[05/08 17:56:27     19s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/08 17:56:27     19s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 17:56:27     19s] ### Creating PhyDesignMc. totSessionCpu=0:00:19.7 mem=1288.9M
[05/08 17:56:27     19s] OPERPROF: Starting DPlace-Init at level 1, MEM:1288.9M
[05/08 17:56:27     19s] z: 2, totalTracks: 1
[05/08 17:56:27     19s] z: 4, totalTracks: 1
[05/08 17:56:27     19s] z: 6, totalTracks: 1
[05/08 17:56:27     19s] z: 8, totalTracks: 1
[05/08 17:56:27     19s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 17:56:27     19s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1288.9M
[05/08 17:56:27     19s] OPERPROF:     Starting CMU at level 3, MEM:1288.9M
[05/08 17:56:27     19s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1288.9M
[05/08 17:56:27     19s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1288.9M
[05/08 17:56:27     19s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1288.9MB).
[05/08 17:56:27     19s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:1288.9M
[05/08 17:56:27     19s] TotalInstCnt at PhyDesignMc Initialization: 2
[05/08 17:56:27     19s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:19.7 mem=1288.9M
[05/08 17:56:27     19s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1288.9M
[05/08 17:56:27     19s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1288.9M
[05/08 17:56:27     19s] TotalInstCnt at PhyDesignMc Destruction: 2
[05/08 17:56:27     19s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 17:56:27     19s] ### Creating PhyDesignMc. totSessionCpu=0:00:19.7 mem=1288.9M
[05/08 17:56:27     19s] OPERPROF: Starting DPlace-Init at level 1, MEM:1288.9M
[05/08 17:56:27     19s] z: 2, totalTracks: 1
[05/08 17:56:27     19s] z: 4, totalTracks: 1
[05/08 17:56:27     19s] z: 6, totalTracks: 1
[05/08 17:56:27     19s] z: 8, totalTracks: 1
[05/08 17:56:27     19s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 17:56:27     19s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1288.9M
[05/08 17:56:27     19s] OPERPROF:     Starting CMU at level 3, MEM:1288.9M
[05/08 17:56:27     19s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1288.9M
[05/08 17:56:27     19s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1288.9M
[05/08 17:56:27     19s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1288.9MB).
[05/08 17:56:27     19s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1288.9M
[05/08 17:56:27     19s] TotalInstCnt at PhyDesignMc Initialization: 2
[05/08 17:56:27     19s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:19.7 mem=1288.9M
[05/08 17:56:27     19s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1288.9M
[05/08 17:56:27     19s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1288.9M
[05/08 17:56:27     19s] TotalInstCnt at PhyDesignMc Destruction: 2
[05/08 17:56:27     19s] *** Starting optimizing excluded clock nets MEM= 1288.9M) ***
[05/08 17:56:27     19s] *info: No excluded clock nets to be optimized.
[05/08 17:56:27     19s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1288.9M) ***
[05/08 17:56:27     19s] The useful skew maximum allowed delay is: 0.3
[05/08 17:56:27     19s] Deleting Lib Analyzer.
[05/08 17:56:27     19s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:00:19.8/0:00:29.7 (0.7), mem = 1290.0M
[05/08 17:56:27     19s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:56:27     19s] ### Creating LA Mngr. totSessionCpu=0:00:19.8 mem=1290.0M
[05/08 17:56:27     19s] ### Creating LA Mngr, finished. totSessionCpu=0:00:19.8 mem=1290.0M
[05/08 17:56:27     19s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/08 17:56:27     19s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.678340.1
[05/08 17:56:27     19s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 17:56:27     19s] ### Creating PhyDesignMc. totSessionCpu=0:00:19.8 mem=1290.0M
[05/08 17:56:27     19s] OPERPROF: Starting DPlace-Init at level 1, MEM:1290.0M
[05/08 17:56:27     19s] z: 2, totalTracks: 1
[05/08 17:56:27     19s] z: 4, totalTracks: 1
[05/08 17:56:27     19s] z: 6, totalTracks: 1
[05/08 17:56:27     19s] z: 8, totalTracks: 1
[05/08 17:56:27     19s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 17:56:27     19s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1290.0M
[05/08 17:56:27     19s] OPERPROF:     Starting CMU at level 3, MEM:1290.0M
[05/08 17:56:27     19s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1290.0M
[05/08 17:56:27     19s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.019, MEM:1290.0M
[05/08 17:56:27     19s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1290.0MB).
[05/08 17:56:27     19s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:1290.0M
[05/08 17:56:27     19s] TotalInstCnt at PhyDesignMc Initialization: 2
[05/08 17:56:27     19s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:19.8 mem=1290.0M
[05/08 17:56:27     19s] ### Creating TopoMgr, started
[05/08 17:56:27     19s] ### Creating TopoMgr, finished
[05/08 17:56:27     19s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:27     19s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:27     19s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:27     19s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:27     19s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:27     19s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:27     19s] 
[05/08 17:56:27     19s] Footprint cell information for calculating maxBufDist
[05/08 17:56:27     19s] *info: There are 10 candidate Buffer cells
[05/08 17:56:27     19s] *info: There are 12 candidate Inverter cells
[05/08 17:56:27     19s] 
[05/08 17:56:27     20s] #optDebug: Start CG creation (mem=1290.0M)
[05/08 17:56:27     20s]  ...initializing CG **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:27     20s]  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[05/08 17:56:27     20s] (cpu=0:00:00.1, mem=1465.0M)
[05/08 17:56:27     20s]  ...processing cgPrt (cpu=0:00:00.1, mem=1465.0M)
[05/08 17:56:27     20s]  ...processing cgEgp (cpu=0:00:00.1, mem=1465.0M)
[05/08 17:56:27     20s]  ...processing cgPbk (cpu=0:00:00.1, mem=1465.0M)
[05/08 17:56:27     20s]  ...processing cgNrb(cpu=0:00:00.1, mem=1465.0M)
[05/08 17:56:27     20s]  ...processing cgObs (cpu=0:00:00.1, mem=1465.0M)
[05/08 17:56:27     20s]  ...processing cgCon (cpu=0:00:00.1, mem=1465.0M)
[05/08 17:56:27     20s]  ...processing cgPdm (cpu=0:00:00.1, mem=1465.0M)
[05/08 17:56:27     20s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1465.0M)
[05/08 17:56:27     20s] ### Creating RouteCongInterface, started
[05/08 17:56:27     20s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:27     20s] 
[05/08 17:56:27     20s] Creating Lib Analyzer ...
[05/08 17:56:27     20s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:27     20s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/08 17:56:27     20s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/08 17:56:27     20s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/08 17:56:27     20s] 
[05/08 17:56:27     20s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:56:28     20s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:20.6 mem=1481.0M
[05/08 17:56:28     20s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:20.6 mem=1481.0M
[05/08 17:56:28     20s] Creating Lib Analyzer, finished. 
[05/08 17:56:28     20s] 
[05/08 17:56:28     20s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/08 17:56:28     20s] 
[05/08 17:56:28     20s] #optDebug: {0, 1.000}
[05/08 17:56:28     20s] ### Creating RouteCongInterface, finished
[05/08 17:56:28     20s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1500.0M
[05/08 17:56:28     20s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1500.0M
[05/08 17:56:28     20s] 
[05/08 17:56:28     20s] Netlist preparation processing... 
[05/08 17:56:28     20s] Removed 0 instance
[05/08 17:56:28     20s] *info: Marking 0 isolation instances dont touch
[05/08 17:56:28     20s] *info: Marking 0 level shifter instances dont touch
[05/08 17:56:28     20s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1481.0M
[05/08 17:56:28     20s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1394.0M
[05/08 17:56:28     20s] TotalInstCnt at PhyDesignMc Destruction: 2
[05/08 17:56:28     20s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.678340.1
[05/08 17:56:28     20s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:20.7/0:00:30.6 (0.7), mem = 1394.0M
[05/08 17:56:28     20s] 
[05/08 17:56:28     20s] =============================================================================================
[05/08 17:56:28     20s]  Step TAT Report for SimplifyNetlist #1                                         20.14-s095_1
[05/08 17:56:28     20s] =============================================================================================
[05/08 17:56:28     20s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:56:28     20s] ---------------------------------------------------------------------------------------------
[05/08 17:56:28     20s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  56.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 17:56:28     20s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:28     20s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 17:56:28     20s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 17:56:28     20s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  34.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 17:56:28     20s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:28     20s] [ MISC                   ]          0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.2
[05/08 17:56:28     20s] ---------------------------------------------------------------------------------------------
[05/08 17:56:28     20s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[05/08 17:56:28     20s] ---------------------------------------------------------------------------------------------
[05/08 17:56:28     20s] 
[05/08 17:56:28     20s] 
[05/08 17:56:28     20s] Active setup views:
[05/08 17:56:28     20s]  wc
[05/08 17:56:28     20s]   Dominating endpoints: 0
[05/08 17:56:28     20s]   Dominating TNS: -0.000
[05/08 17:56:28     20s] 
[05/08 17:56:28     20s] Deleting Lib Analyzer.
[05/08 17:56:28     20s] Begin: GigaOpt Global Optimization
[05/08 17:56:28     20s] *info: use new DP (enabled)
[05/08 17:56:28     20s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/08 17:56:28     20s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/08 17:56:28     20s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:56:28     20s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:00:20.7/0:00:30.6 (0.7), mem = 1394.0M
[05/08 17:56:28     20s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.678340.2
[05/08 17:56:28     20s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 17:56:28     20s] ### Creating PhyDesignMc. totSessionCpu=0:00:20.7 mem=1394.0M
[05/08 17:56:28     20s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 17:56:28     20s] OPERPROF: Starting DPlace-Init at level 1, MEM:1394.0M
[05/08 17:56:28     20s] z: 2, totalTracks: 1
[05/08 17:56:28     20s] z: 4, totalTracks: 1
[05/08 17:56:28     20s] z: 6, totalTracks: 1
[05/08 17:56:28     20s] z: 8, totalTracks: 1
[05/08 17:56:28     20s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 17:56:28     20s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1394.0M
[05/08 17:56:28     20s] OPERPROF:     Starting CMU at level 3, MEM:1394.0M
[05/08 17:56:28     20s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1394.0M
[05/08 17:56:28     20s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1394.0M
[05/08 17:56:28     20s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1394.0MB).
[05/08 17:56:28     20s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1394.0M
[05/08 17:56:28     20s] TotalInstCnt at PhyDesignMc Initialization: 2
[05/08 17:56:28     20s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:20.7 mem=1394.0M
[05/08 17:56:28     20s] ### Creating RouteCongInterface, started
[05/08 17:56:28     20s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:28     20s] 
[05/08 17:56:28     20s] Creating Lib Analyzer ...
[05/08 17:56:28     20s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:28     20s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/08 17:56:28     20s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/08 17:56:28     20s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/08 17:56:28     20s] 
[05/08 17:56:28     20s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:56:29     21s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:21.2 mem=1394.0M
[05/08 17:56:29     21s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:21.2 mem=1394.0M
[05/08 17:56:29     21s] Creating Lib Analyzer, finished. 
[05/08 17:56:29     21s] 
[05/08 17:56:29     21s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/08 17:56:29     21s] 
[05/08 17:56:29     21s] #optDebug: {0, 1.000}
[05/08 17:56:29     21s] ### Creating RouteCongInterface, finished
[05/08 17:56:29     21s] {MG  {7 0 8.3 0.218397}  {10 0 26.9 0.70473} }
[05/08 17:56:29     21s] *info: 1 clock net excluded
[05/08 17:56:29     21s] *info: 2 special nets excluded.
[05/08 17:56:29     21s] *info: 3 no-driver nets excluded.
[05/08 17:56:29     21s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1424.0M
[05/08 17:56:29     21s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1424.0M
[05/08 17:56:29     21s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/08 17:56:29     21s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[05/08 17:56:29     21s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[05/08 17:56:29     21s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[05/08 17:56:29     21s] |   0.000|   0.000|   39.39%|   0:00:00.0| 1425.0M|        wc|       NA| NA          |
[05/08 17:56:29     21s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[05/08 17:56:29     21s] 
[05/08 17:56:29     21s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1425.0M) ***
[05/08 17:56:29     21s] 
[05/08 17:56:29     21s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1425.0M) ***
[05/08 17:56:29     21s] Bottom Preferred Layer:
[05/08 17:56:29     21s]     None
[05/08 17:56:29     21s] Via Pillar Rule:
[05/08 17:56:29     21s]     None
[05/08 17:56:29     21s] Finished writing unified metrics of routing constraints.
[05/08 17:56:29     21s] Total-nets :: 7, Stn-nets :: 0, ratio :: 0 %
[05/08 17:56:29     21s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/08 17:56:29     21s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1406.0M
[05/08 17:56:29     21s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1404.0M
[05/08 17:56:29     21s] TotalInstCnt at PhyDesignMc Destruction: 2
[05/08 17:56:29     21s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.678340.2
[05/08 17:56:29     21s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:21.4/0:00:31.3 (0.7), mem = 1404.0M
[05/08 17:56:29     21s] 
[05/08 17:56:29     21s] =============================================================================================
[05/08 17:56:29     21s]  Step TAT Report for GlobalOpt #1                                               20.14-s095_1
[05/08 17:56:29     21s] =============================================================================================
[05/08 17:56:29     21s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:56:29     21s] ---------------------------------------------------------------------------------------------
[05/08 17:56:29     21s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:29     21s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  78.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 17:56:29     21s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:29     21s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 17:56:29     21s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 17:56:29     21s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:29     21s] [ TransformInit          ]      1   0:00:00.1  (  12.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/08 17:56:29     21s] [ MISC                   ]          0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    0.8
[05/08 17:56:29     21s] ---------------------------------------------------------------------------------------------
[05/08 17:56:29     21s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/08 17:56:29     21s] ---------------------------------------------------------------------------------------------
[05/08 17:56:29     21s] 
[05/08 17:56:29     21s] End: GigaOpt Global Optimization
[05/08 17:56:29     21s] *** Timing Is met
[05/08 17:56:29     21s] *** Check timing (0:00:00.0)
[05/08 17:56:29     21s] Deleting Lib Analyzer.
[05/08 17:56:29     21s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/08 17:56:29     21s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/08 17:56:29     21s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:56:29     21s] ### Creating LA Mngr. totSessionCpu=0:00:21.4 mem=1404.0M
[05/08 17:56:29     21s] ### Creating LA Mngr, finished. totSessionCpu=0:00:21.4 mem=1404.0M
[05/08 17:56:29     21s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/08 17:56:29     21s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 17:56:29     21s] ### Creating PhyDesignMc. totSessionCpu=0:00:21.4 mem=1423.0M
[05/08 17:56:29     21s] OPERPROF: Starting DPlace-Init at level 1, MEM:1423.0M
[05/08 17:56:29     21s] z: 2, totalTracks: 1
[05/08 17:56:29     21s] z: 4, totalTracks: 1
[05/08 17:56:29     21s] z: 6, totalTracks: 1
[05/08 17:56:29     21s] z: 8, totalTracks: 1
[05/08 17:56:29     21s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 17:56:29     21s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1423.0M
[05/08 17:56:29     21s] OPERPROF:     Starting CMU at level 3, MEM:1423.0M
[05/08 17:56:29     21s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1423.0M
[05/08 17:56:29     21s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1423.0M
[05/08 17:56:29     21s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1423.0MB).
[05/08 17:56:29     21s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1423.0M
[05/08 17:56:29     21s] TotalInstCnt at PhyDesignMc Initialization: 2
[05/08 17:56:29     21s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:21.4 mem=1423.0M
[05/08 17:56:29     21s] 
[05/08 17:56:29     21s] Creating Lib Analyzer ...
[05/08 17:56:29     21s] Begin: Area Reclaim Optimization
[05/08 17:56:29     21s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:00:21.4/0:00:31.3 (0.7), mem = 1423.0M
[05/08 17:56:29     21s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:29     21s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/08 17:56:29     21s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/08 17:56:29     21s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/08 17:56:29     21s] 
[05/08 17:56:29     21s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:56:29     21s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:21.9 mem=1425.0M
[05/08 17:56:29     21s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:21.9 mem=1425.0M
[05/08 17:56:29     21s] Creating Lib Analyzer, finished. 
[05/08 17:56:29     21s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.678340.3
[05/08 17:56:29     21s] ### Creating RouteCongInterface, started
[05/08 17:56:29     21s] 
[05/08 17:56:29     21s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/08 17:56:29     21s] 
[05/08 17:56:29     21s] #optDebug: {0, 1.000}
[05/08 17:56:29     21s] ### Creating RouteCongInterface, finished
[05/08 17:56:29     21s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1425.0M
[05/08 17:56:29     21s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1425.0M
[05/08 17:56:29     21s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 39.39
[05/08 17:56:29     21s] +---------+---------+--------+--------+------------+--------+
[05/08 17:56:29     21s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/08 17:56:29     21s] +---------+---------+--------+--------+------------+--------+
[05/08 17:56:29     21s] |   39.39%|        -|   0.000|   0.000|   0:00:00.0| 1425.0M|
[05/08 17:56:29     21s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[05/08 17:56:29     21s] |   39.39%|        0|   0.000|   0.000|   0:00:00.0| 1425.0M|
[05/08 17:56:29     21s] |   39.39%|        0|   0.000|   0.000|   0:00:00.0| 1444.1M|
[05/08 17:56:29     21s] |   39.39%|        0|   0.000|   0.000|   0:00:00.0| 1444.1M|
[05/08 17:56:29     21s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[05/08 17:56:29     21s] |   39.39%|        0|   0.000|   0.000|   0:00:00.0| 1444.1M|
[05/08 17:56:29     21s] +---------+---------+--------+--------+------------+--------+
[05/08 17:56:29     21s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 39.39
[05/08 17:56:29     21s] 
[05/08 17:56:29     21s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/08 17:56:29     21s] --------------------------------------------------------------
[05/08 17:56:29     21s] |                                   | Total     | Sequential |
[05/08 17:56:29     21s] --------------------------------------------------------------
[05/08 17:56:29     21s] | Num insts resized                 |       0  |       0    |
[05/08 17:56:29     21s] | Num insts undone                  |       0  |       0    |
[05/08 17:56:29     21s] | Num insts Downsized               |       0  |       0    |
[05/08 17:56:29     21s] | Num insts Samesized               |       0  |       0    |
[05/08 17:56:29     21s] | Num insts Upsized                 |       0  |       0    |
[05/08 17:56:29     21s] | Num multiple commits+uncommits    |       0  |       -    |
[05/08 17:56:29     21s] --------------------------------------------------------------
[05/08 17:56:29     21s] Finished writing unified metrics of routing constraints.
[05/08 17:56:29     21s] Bottom Preferred Layer:
[05/08 17:56:29     21s]     None
[05/08 17:56:29     21s] Via Pillar Rule:
[05/08 17:56:29     21s]     None
[05/08 17:56:29     21s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
[05/08 17:56:29     21s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.678340.3
[05/08 17:56:29     21s] *** AreaOpt #1 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:22.0/0:00:31.9 (0.7), [05/08 17:56:29     21s] 
mem = 1444.1M
[05/08 17:56:29     21s] =============================================================================================
[05/08 17:56:29     21s]  Step TAT Report for AreaOpt #1                                                 20.14-s095_1
[05/08 17:56:29     21s] =============================================================================================
[05/08 17:56:29     21s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:56:29     21s] ---------------------------------------------------------------------------------------------
[05/08 17:56:29     21s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:29     21s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  91.5 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 17:56:29     21s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:29     21s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:29     21s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:29     21s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:29     21s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:29     21s] [ OptEval                ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:29     21s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:29     21s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:29     21s] [ MISC                   ]          0:00:00.0  (   8.1 % )     0:00:00.0 /  0:00:00.1    1.3
[05/08 17:56:29     21s] ---------------------------------------------------------------------------------------------
[05/08 17:56:29     21s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/08 17:56:29     21s] ---------------------------------------------------------------------------------------------
[05/08 17:56:29     21s] 
[05/08 17:56:29     21s] Executing incremental physical updates
[05/08 17:56:29     21s] Executing incremental physical updates
[05/08 17:56:29     21s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1425.0M
[05/08 17:56:29     21s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.002, MEM:1406.0M
[05/08 17:56:29     21s] TotalInstCnt at PhyDesignMc Destruction: 2
[05/08 17:56:29     21s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1406.04M, totSessionCpu=0:00:22).
[05/08 17:56:29     21s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1406.0M
[05/08 17:56:29     21s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:1406.0M
[05/08 17:56:29     21s] **INFO: Flow update: Design is easy to close.
[05/08 17:56:29     22s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:00:22.0/0:00:31.9 (0.7), mem = 1406.0M
[05/08 17:56:29     22s] User Input Parameters:
[05/08 17:56:29     22s] - Congestion Driven    : On
[05/08 17:56:29     22s] - Timing Driven        : On
[05/08 17:56:29     22s] - Area-Violation Based : On
[05/08 17:56:29     22s] - Start Rollback Level : -5
[05/08 17:56:29     22s] - Legalized            : On
[05/08 17:56:29     22s] - Window Based         : Off
[05/08 17:56:29     22s] - eDen incr mode       : Off
[05/08 17:56:29     22s] - Small incr mode      : Off
[05/08 17:56:29     22s] 
[05/08 17:56:29     22s] 
[05/08 17:56:29     22s] *** Start incrementalPlace ***
[05/08 17:56:29     22s] no activity file in design. spp won't run.
[05/08 17:56:29     22s] 
[05/08 17:56:29     22s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:56:29     22s] Deleting Lib Analyzer.
[05/08 17:56:29     22s] 
[05/08 17:56:29     22s] TimeStamp Deleting Cell Server End ...
[05/08 17:56:29     22s] Effort level <high> specified for reg2reg path_group
[05/08 17:56:29     22s] No Views given, use default active views for adaptive view pruning
[05/08 17:56:29     22s] SKP will enable view:
[05/08 17:56:29     22s]   wc
[05/08 17:56:29     22s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1406.0M
[05/08 17:56:29     22s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:1406.0M
[05/08 17:56:29     22s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1406.0M
[05/08 17:56:29     22s] Starting Early Global Route congestion estimation: mem = 1406.0M
[05/08 17:56:29     22s] (I)       Started Import and model ( Curr Mem: 1406.04 MB )
[05/08 17:56:29     22s] (I)       Started Create place DB ( Curr Mem: 1406.04 MB )
[05/08 17:56:29     22s] (I)       Started Import place data ( Curr Mem: 1406.04 MB )
[05/08 17:56:29     22s] (I)       Started Read instances and placement ( Curr Mem: 1406.04 MB )
[05/08 17:56:29     22s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:29     22s] (I)       Started Read nets ( Curr Mem: 1406.04 MB )
[05/08 17:56:29     22s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:29     22s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:29     22s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:29     22s] (I)       Started Create route DB ( Curr Mem: 1406.04 MB )
[05/08 17:56:29     22s] (I)       == Non-default Options ==
[05/08 17:56:29     22s] (I)       Maximum routing layer                              : 11
[05/08 17:56:29     22s] (I)       Number of threads                                  : 1
[05/08 17:56:29     22s] (I)       Use non-blocking free Dbs wires                    : false
[05/08 17:56:29     22s] (I)       Method to set GCell size                           : row
[05/08 17:56:29     22s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[05/08 17:56:29     22s] (I)       Started Import route data (1T) ( Curr Mem: 1406.04 MB )
[05/08 17:56:29     22s] (I)       Use row-based GCell size
[05/08 17:56:29     22s] (I)       Use row-based GCell align
[05/08 17:56:29     22s] (I)       GCell unit size   : 3420
[05/08 17:56:29     22s] (I)       GCell multiplier  : 1
[05/08 17:56:29     22s] (I)       GCell row height  : 3420
[05/08 17:56:29     22s] (I)       Actual row height : 3420
[05/08 17:56:29     22s] (I)       GCell align ref   : 5200 5320
[05/08 17:56:29     22s] [NR-eGR] Track table information for default rule: 
[05/08 17:56:29     22s] [NR-eGR] Metal1 has no routable track
[05/08 17:56:30     22s] [NR-eGR] Metal2 has single uniform track structure
[05/08 17:56:30     22s] [NR-eGR] Metal3 has single uniform track structure
[05/08 17:56:30     22s] [NR-eGR] Metal4 has single uniform track structure
[05/08 17:56:30     22s] [NR-eGR] Metal5 has single uniform track structure
[05/08 17:56:30     22s] [NR-eGR] Metal6 has single uniform track structure
[05/08 17:56:30     22s] [NR-eGR] Metal7 has single uniform track structure
[05/08 17:56:30     22s] [NR-eGR] Metal8 has single uniform track structure
[05/08 17:56:30     22s] [NR-eGR] Metal9 has single uniform track structure
[05/08 17:56:30     22s] [NR-eGR] Metal10 has single uniform track structure
[05/08 17:56:30     22s] [NR-eGR] Metal11 has single uniform track structure
[05/08 17:56:30     22s] (I)       ==================== Default via =====================
[05/08 17:56:30     22s] (I)       +----+------------------+----------------------------+
[05/08 17:56:30     22s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 17:56:30     22s] (I)       +----+------------------+----------------------------+
[05/08 17:56:30     22s] (I)       |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 17:56:30     22s] (I)       |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 17:56:30     22s] (I)       |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 17:56:30     22s] (I)       |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 17:56:30     22s] (I)       |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 17:56:30     22s] (I)       |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 17:56:30     22s] (I)       |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 17:56:30     22s] (I)       |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 17:56:30     22s] (I)       |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 17:56:30     22s] (I)       | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 17:56:30     22s] (I)       +----+------------------+----------------------------+
[05/08 17:56:30     22s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1406.04 MB )
[05/08 17:56:30     22s] (I)       Started Read routing blockages ( Curr Mem: 1406.04 MB )
[05/08 17:56:30     22s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:30     22s] (I)       Started Read instance blockages ( Curr Mem: 1406.04 MB )
[05/08 17:56:30     22s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:30     22s] (I)       Started Read PG blockages ( Curr Mem: 1406.04 MB )
[05/08 17:56:30     22s] [NR-eGR] Read 209 PG shapes
[05/08 17:56:31     22s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Read boundary cut boxes ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] [NR-eGR] #Routing Blockages  : 0
[05/08 17:56:31     22s] [NR-eGR] #Instance Blockages : 0
[05/08 17:56:31     22s] [NR-eGR] #PG Blockages       : 209
[05/08 17:56:31     22s] [NR-eGR] #Halo Blockages     : 0
[05/08 17:56:31     22s] [NR-eGR] #Boundary Blockages : 0
[05/08 17:56:31     22s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.50 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Read blackboxes ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/08 17:56:31     22s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Read prerouted ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Read unlegalized nets ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 17:56:31     22s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Read nets ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       [05/08 17:56:31     22s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=0
Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Set up via pillars ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       early_global_route_priority property id does not exist.
[05/08 17:56:31     22s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Model blockages into capacity
[05/08 17:56:31     22s] (I)       Read Num Blocks=209  Num Prerouted Wires=0  Num CS=0
[05/08 17:56:31     22s] (I)       Started Initialize 3D capacity ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Layer 1 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:31     22s] (I)       Layer 2 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:31     22s] (I)       Layer 3 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:31     22s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:31     22s] (I)       Layer 5 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:31     22s] (I)       Layer 6 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:31     22s] (I)       Layer 7 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:31     22s] (I)       Layer 8 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:31     22s] (I)       Layer 9 (V) : #blockages 31 : #preroutes 0
[05/08 17:56:31     22s] (I)       Layer 10 (H) : #blockages 18 : #preroutes 0
[05/08 17:56:31     22s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       -- layer congestion ratio --
[05/08 17:56:31     22s] (I)       Layer 1 : 0.100000
[05/08 17:56:31     22s] (I)       Layer 2 : 0.700000
[05/08 17:56:31     22s] (I)       Layer 3 : 0.700000
[05/08 17:56:31     22s] (I)       Layer 4 : 0.700000
[05/08 17:56:31     22s] (I)       Layer 5 : 0.700000
[05/08 17:56:31     22s] (I)       Layer 6 : 0.700000
[05/08 17:56:31     22s] (I)       Layer 7 : 0.700000
[05/08 17:56:31     22s] (I)       Layer 8 : 0.700000
[05/08 17:56:31     22s] (I)       Layer 9 : 0.700000
[05/08 17:56:31     22s] (I)       Layer 10 : 0.700000
[05/08 17:56:31     22s] (I)       Layer 11 : 0.700000
[05/08 17:56:31     22s] (I)       ----------------------------
[05/08 17:56:31     22s] (I)       Number of ignored nets                =      0
[05/08 17:56:31     22s] (I)       Number of connected nets              =      0
[05/08 17:56:31     22s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/08 17:56:31     22s] (I)       Number of clock nets                  =      1.  Ignored: No
[05/08 17:56:31     22s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/08 17:56:31     22s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/08 17:56:31     22s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 17:56:31     22s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/08 17:56:31     22s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/08 17:56:31     22s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 17:56:31     22s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:56:31     22s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 1.59 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 1.59 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Read aux data ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Others data preparation ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:56:31     22s] (I)       Started Create route kernel ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Ndr track 0 does not exist
[05/08 17:56:31     22s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:56:31     22s] (I)       Routing area        : (0, 0) - (23600, 17480)
[05/08 17:56:31     22s] (I)       Core area           : (5200, 5320) - (18400, 12160)
[05/08 17:56:31     22s] (I)       Site width          :   400  (dbu)
[05/08 17:56:31     22s] (I)       Row height          :  3420  (dbu)
[05/08 17:56:31     22s] (I)       GCell row height    :  3420  (dbu)
[05/08 17:56:31     22s] (I)       GCell width         :  3420  (dbu)
[05/08 17:56:31     22s] (I)       GCell height        :  3420  (dbu)
[05/08 17:56:31     22s] (I)       Grid                :     7     5    11
[05/08 17:56:31     22s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/08 17:56:31     22s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/08 17:56:31     22s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/08 17:56:31     22s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/08 17:56:31     22s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/08 17:56:31     22s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/08 17:56:31     22s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/08 17:56:31     22s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1400   760
[05/08 17:56:31     22s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/08 17:56:31     22s] (I)       Total num of tracks :     0    59    46    59    46    59    46    59    46    22    18
[05/08 17:56:31     22s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/08 17:56:31     22s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/08 17:56:31     22s] (I)       --------------------------------------------------------
[05/08 17:56:31     22s] 
[05/08 17:56:31     22s] (I)       ID:0  Default:yes NDR Track ID:0[05/08 17:56:31     22s] [NR-eGR] ============ Routing rule table ============
[05/08 17:56:31     22s] [NR-eGR] Rule id: 0  Nets: 7 
 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 17:56:31     22s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/08 17:56:31     22s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:31     22s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:31     22s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 17:56:31     22s] (I)       blocked tracks on layer2 : = 84 / 295 (28.47%)
[05/08 17:56:31     22s] [NR-eGR] ========================================
[05/08 17:56:31     22s] [NR-eGR] 
[05/08 17:56:31     22s] (I)       blocked tracks on layer3 : = 26 / 322 (8.07%)
[05/08 17:56:31     22s] (I)       blocked tracks on layer4 : = 84 / 295 (28.47%)
[05/08 17:56:31     22s] (I)       blocked tracks on layer5 : = 26 / 322 (8.07%)
[05/08 17:56:31     22s] (I)       blocked tracks on layer6 : = 84 / 295 (28.47%)
[05/08 17:56:31     22s] (I)       blocked tracks on layer7 : = 26 / 322 (8.07%)
[05/08 17:56:31     22s] (I)       blocked tracks on layer8 : = 84 / 295 (28.47%)
[05/08 17:56:31     22s] (I)       blocked tracks on layer9 : = 40 / 322 (12.42%)
[05/08 17:56:31     22s] (I)       blocked tracks on layer10 : = 60 / 110 (54.55%)
[05/08 17:56:31     22s] (I)       blocked tracks on layer11 : = 65 / 126 (51.59%)
[05/08 17:56:31     22s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 1.60 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Reset routing kernel
[05/08 17:56:31     22s] (I)       Started Global Routing ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Initialization ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       totalPins=15  totalGlobalPin=15 (100.00%)
[05/08 17:56:31     22s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Net group 1 ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Generate topology ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       total 2D Cap : 2391 = (1265 H, 1126 V)
[05/08 17:56:31     22s] (I)       
[05/08 17:56:31     22s] (I)       ============  Phase 1a Route ============
[05/08 17:56:31     22s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 11]
[05/08 17:56:31     22s] (I)       Started Phase 1a ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Pattern routing (1T) ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:31     22s] (I)       Started Add via demand to 2D ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       
[05/08 17:56:31     22s] (I)       ============  Phase 1b Route ============
[05/08 17:56:31     22s] (I)       Started Phase 1b ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:31     22s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.156000e+01um
[05/08 17:56:31     22s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/08 17:56:31     22s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/08 17:56:31     22s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       
[05/08 17:56:31     22s] (I)       ============  Phase 1c Route ============
[05/08 17:56:31     22s] (I)       Started Phase 1c ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:31     22s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       
[05/08 17:56:31     22s] (I)       ============  Phase 1d Route ============
[05/08 17:56:31     22s] (I)       Started Phase 1d ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:31     22s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       
[05/08 17:56:31     22s] (I)       ============  Phase 1e Route ============
[05/08 17:56:31     22s] (I)       Started Phase 1e ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Route legalization ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Usage: 36 = (21 H, 15 V) = (1.66% H, 1.33% V) = (3.591e+01um H, 2.565e+01um V)
[05/08 17:56:31     22s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.156000e+01um
[05/08 17:56:31     22s] (I)       
[05/08 17:56:31     22s] (I)       ============  Phase 1l Route ============
[05/08 17:56:31     22s] (I)       Started Phase 1l ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Layer assignment (1T) ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Started Clean cong LA ( Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:31     22s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/08 17:56:31     22s] (I)       Layer  2:        213        15         0           0         239    ( 0.00%) 
[05/08 17:56:31     22s] (I)       Layer  3:        261        20         0           0         270    ( 0.00%) 
[05/08 17:56:31     22s] (I)       Layer  4:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:31     22s] (I)       Layer  5:        261         0         0           0         270    ( 0.00%) 
[05/08 17:56:31     22s] (I)       Layer  6:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:31     22s] (I)       Layer  7:        261         0         0           0         270    ( 0.00%) 
[05/08 17:56:31     22s] (I)       Layer  8:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:31     22s] (I)       Layer  9:        256         0         0           0         270    ( 0.00%) 
[05/08 17:56:31     22s] (I)       Layer 10:         36         0         0          41          54    (43.16%) 
[05/08 17:56:31     22s] (I)       Layer 11:         48         0         0          43          64    (40.19%) 
[05/08 17:56:31     22s] (I)       Total:          1975        35         0          84        2154    ( 3.75%) 
[05/08 17:56:31     22s] (I)       
[05/08 17:56:31     22s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 17:56:31     22s] [NR-eGR]                        OverCon            
[05/08 17:56:31     22s] [NR-eGR]                         #Gcell     %Gcell
[05/08 17:56:31     22s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 17:56:32     22s] [NR-eGR] ----------------------------------------------
[05/08 17:56:32     22s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:32     22s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:32     22s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:32     22s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:33     22s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:33     22s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:33     22s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:33     22s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:33     22s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:33     22s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:33     22s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:34     22s] [NR-eGR] ----------------------------------------------
[05/08 17:56:34     22s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 17:56:34     22s] [NR-eGR] 
[05/08 17:56:34     22s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 2.99 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:34     22s] (I)       Started Export 3D cong map ( Curr Mem: 1406.04 MB )
[05/08 17:56:34     22s] (I)       total 2D Cap : 2423 = (1281 H, 1142 V)
[05/08 17:56:34     22s] (I)       Started Export 2D cong map ( Curr Mem: 1406.04 MB )
[05/08 17:56:34     22s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/08 17:56:34     22s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 17:56:34     22s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:34     22s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.04 MB )
[05/08 17:56:34     22s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:4.587, MEM:1406.0M
[05/08 17:56:34     22s] Early Global Route congestion estimation runtime: 4.59 seconds, mem = 1406.0M
[05/08 17:56:34     22s] OPERPROF: Starting HotSpotCal at level 1, MEM:1406.0M
[05/08 17:56:34     22s] [hotspot] +------------+---------------+---------------+
[05/08 17:56:34     22s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 17:56:34     22s] [hotspot] +------------+---------------+---------------+
[05/08 17:56:34     22s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 17:56:34     22s] [hotspot] +------------+---------------+---------------+
[05/08 17:56:34     22s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:56:34     22s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1406.0M
[05/08 17:56:34     22s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:56:34     22s] 
[05/08 17:56:34     22s] === incrementalPlace Internal Loop 1 ===
[05/08 17:56:34     22s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/08 17:56:34     22s] OPERPROF: Starting IPInitSPData at level 1, MEM:1406.0M
[05/08 17:56:34     22s] z: 2, totalTracks: 1
[05/08 17:56:34     22s] z: 4, totalTracks: 1
[05/08 17:56:34     22s] z: 6, totalTracks: 1
[05/08 17:56:34     22s] z: 8, totalTracks: 1
[05/08 17:56:34     22s] #spOpts: minPadR=1.1 
[05/08 17:56:34     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1406.0M
[05/08 17:56:34     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:1406.0M
[05/08 17:56:34     22s] OPERPROF:   Starting post-place ADS at level 2, MEM:1406.0M
[05/08 17:56:34     22s] ADSU 0.394 -> 0.394. GS 13.680
[05/08 17:56:34     22s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:1406.0M
[05/08 17:56:34     22s] OPERPROF:   Starting spMPad at level 2, MEM:1400.0M
[05/08 17:56:34     22s] OPERPROF:     Starting spContextMPad at level 3, MEM:1400.0M
[05/08 17:56:34     22s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1400.0M
[05/08 17:56:34     22s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1400.0M
[05/08 17:56:34     22s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1400.0M
[05/08 17:56:34     22s] no activity file in design. spp won't run.
[05/08 17:56:34     22s] [spp] 0
[05/08 17:56:34     22s] [adp] 0:1:1:3
[05/08 17:56:34     22s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1400.0M
[05/08 17:56:34     22s] SP #FI/SF FL/PI 0/0 2/0
[05/08 17:56:34     22s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.020, MEM:1400.0M
[05/08 17:56:34     22s] PP off. flexM 0
[05/08 17:56:34     22s] OPERPROF: Starting CDPad at level 1, MEM:1400.0M
[05/08 17:56:34     22s] 3DP is on.
[05/08 17:56:34     22s] 3DP OF M2 0.000, M4 0.000. Diff 0
[05/08 17:56:34     22s] design sh 0.304.
[05/08 17:56:34     22s] design sh 0.304.
[05/08 17:56:34     22s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/08 17:56:34     22s] design sh 0.151.
[05/08 17:56:34     22s] CDPadU 0.800 -> 0.649. R=0.394, N=2, GS=1.710
[05/08 17:56:34     22s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.000, MEM:1400.0M
[05/08 17:56:34     22s] OPERPROF: Starting InitSKP at level 1, MEM:1400.0M
[05/08 17:56:34     22s] no activity file in design. spp won't run.
[05/08 17:56:34     22s] no activity file in design. spp won't run.
[05/08 17:56:34     22s] 
[05/08 17:56:34     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:56:34     22s] TLC MultiMap info (StdDelay):
[05/08 17:56:34     22s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:56:34     22s]   : min_delay + min_timing + 1 + rccorners := 12.5ps
[05/08 17:56:34     22s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:56:34     22s]   : max_delay + max_timing + 1 + rccorners := 38.2ps
[05/08 17:56:34     22s]  Setting StdDelay to: 38.2ps
[05/08 17:56:34     22s] 
[05/08 17:56:34     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:56:34     22s] OPERPROF: Finished InitSKP at level 1, CPU:0.014, REAL:0.014, MEM:1404.0M
[05/08 17:56:34     22s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[05/08 17:56:34     22s] NP #FI/FS/SF FL/PI: 0/0/0 2/0
[05/08 17:56:34     22s] no activity file in design. spp won't run.
[05/08 17:56:34     22s] OPERPROF: Starting npPlace at level 1, MEM:1404.0M
[05/08 17:56:34     22s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[05/08 17:56:34     22s] No instances found in the vector
[05/08 17:56:34     22s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1404.0M, DRC: 0)
[05/08 17:56:34     22s] 0 (out of 0) MH cells were successfully legalized.
[05/08 17:56:34     22s] Iteration  4: Total net bbox = 7.147e+01 (3.86e+01 3.28e+01)
[05/08 17:56:34     22s]               Est.  stn bbox = 7.147e+01 (3.86e+01 3.28e+01)
[05/08 17:56:34     22s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1381.5M
[05/08 17:56:34     22s] OPERPROF: Finished npPlace at level 1, CPU:0.015, REAL:0.015, MEM:1381.5M
[05/08 17:56:34     22s] no activity file in design. spp won't run.
[05/08 17:56:34     22s] NP #FI/FS/SF FL/PI: 0/0/0 2/0
[05/08 17:56:34     22s] no activity file in design. spp won't run.
[05/08 17:56:34     22s] OPERPROF: Starting npPlace at level 1, MEM:1381.5M
[05/08 17:56:34     22s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[05/08 17:56:34     22s] No instances found in the vector
[05/08 17:56:34     22s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1381.5M, DRC: 0)
[05/08 17:56:34     22s] 0 (out of 0) MH cells were successfully legalized.
[05/08 17:56:34     22s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1381.5M
[05/08 17:56:34     22s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1381.5M
[05/08 17:56:34     22s] Iteration  5: Total net bbox = 7.070e+01 (3.83e+01 3.24e+01)
[05/08 17:56:34     22s]               Est.  stn bbox = 7.070e+01 (3.83e+01 3.24e+01)
[05/08 17:56:34     22s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1381.5M
[05/08 17:56:34     22s] OPERPROF: Finished npPlace at level 1, CPU:0.004, REAL:0.003, MEM:1381.5M
[05/08 17:56:34     22s] Move report: Timing Driven Placement moves 2 insts, mean move: 0.61 um, max move: 1.08 um 
[05/08 17:56:34     22s] 	Max move on inst (Q_reg): (4.80, 4.37) --> (3.81, 4.27)
[05/08 17:56:34     22s] no activity file in design. spp won't run.
[05/08 17:56:34     22s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1381.5M
[05/08 17:56:34     22s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1381.5M
[05/08 17:56:34     22s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1381.5M
[05/08 17:56:34     22s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1381.5M
[05/08 17:56:34     22s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 17:56:34     22s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:1381.5M
[05/08 17:56:34     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1381.5M
[05/08 17:56:34     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1381.5M
[05/08 17:56:34     22s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.002, REAL:0.002, MEM:1381.5M
[05/08 17:56:34     22s] 
[05/08 17:56:34     22s] Finished Incremental Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1381.5M)
[05/08 17:56:34     22s] INFO: Running scanReorder auto flow in preCTS
[05/08 17:56:34     22s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:56:34     22s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:56:34     22s] Start applying DEF ordered sections ...
[05/08 17:56:34     22s] Successfully applied all DEF ordered sections.
[05/08 17:56:34     22s] *** Scan Sanity Check Summary:
[05/08 17:56:34     22s] *** 1 scan chain  passed sanity check.
[05/08 17:56:34     22s] INFO: Auto effort scan reorder.
[05/08 17:56:34     22s] *** Summary: Scan Reorder within scan chain
[05/08 17:56:34     22s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[05/08 17:56:34     22s] Successfully reordered 1 scan chain .
[05/08 17:56:34     22s] Initial total scan wire length:       21.892 (floating:        8.633)
[05/08 17:56:34     22s] Final   total scan wire length:       21.892 (floating:        8.633)
[05/08 17:56:34     22s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/08 17:56:34     22s] Current max long connection 8.633
[05/08 17:56:34     22s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=1573.5M) ***
[05/08 17:56:34     22s] *** Summary: Scan Reorder within scan chain
[05/08 17:56:34     22s] Initial total scan wire length:       21.892 (floating:        8.633)
[05/08 17:56:34     22s] Final   total scan wire length:       21.892 (floating:        8.633)
[05/08 17:56:34     22s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/08 17:56:34     22s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[05/08 17:56:34     22s] Final   scan reorder max long connection:        8.633
[05/08 17:56:34     22s] Total net length = 7.773e+01 (4.407e+01 3.367e+01) (ext = 7.107e+01)
[05/08 17:56:34     22s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=1573.5M) ***
[05/08 17:56:34     22s] CongRepair sets shifter mode to gplace
[05/08 17:56:34     22s] TDRefine: refinePlace mode is spiral
[05/08 17:56:34     22s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1573.5M
[05/08 17:56:34     22s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1573.5M
[05/08 17:56:34     22s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1573.5M
[05/08 17:56:34     22s] z: 2, totalTracks: 1
[05/08 17:56:34     22s] z: 4, totalTracks: 1
[05/08 17:56:34     22s] z: 6, totalTracks: 1
[05/08 17:56:34     22s] z: 8, totalTracks: 1
[05/08 17:56:34     22s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 17:56:34     22s] All LLGs are deleted
[05/08 17:56:34     22s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1573.5M
[05/08 17:56:34     22s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1573.5M
[05/08 17:56:34     22s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1573.5M
[05/08 17:56:34     22s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1573.5M
[05/08 17:56:34     22s] Core basic site is CoreSite
[05/08 17:56:34     22s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1573.5M
[05/08 17:56:34     22s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.004, REAL:0.002, MEM:1574.3M
[05/08 17:56:34     22s] Fast DP-INIT is on for default
[05/08 17:56:34     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:56:34     22s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.021, REAL:0.020, MEM:1574.3M
[05/08 17:56:34     22s] OPERPROF:         Starting CMU at level 5, MEM:1574.3M
[05/08 17:56:34     22s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1574.3M
[05/08 17:56:34     22s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.022, REAL:0.021, MEM:1574.3M
[05/08 17:56:34     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1574.3MB).
[05/08 17:56:34     22s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.025, REAL:0.023, MEM:1574.3M
[05/08 17:56:34     22s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.025, REAL:0.024, MEM:1574.3M
[05/08 17:56:34     22s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.678340.2
[05/08 17:56:34     22s] OPERPROF:   Starting RefinePlace at level 2, MEM:1574.3M
[05/08 17:56:34     22s] Move report: placeLevelShifters[05/08 17:56:34     22s] *** Starting place_detail (0:00:22.1 mem=1574.3M) ***
[05/08 17:56:34     22s] Total net bbox length = 7.382e+01 (4.133e+01 3.249e+01) (ext = 5.541e+01)
 moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:56:34     22s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1574.3M
[05/08 17:56:34     22s] Starting refinePlace ...
[05/08 17:56:34     22s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/08 17:56:34     22s] ** Cut row section cpu time 0:00:00.0.
[05/08 17:56:34     22s]    Spread Effort: high, pre-route mode, useDDP on.
[05/08 17:56:34     22s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1574.3MB) @(0:00:22.1 - 0:00:22.1).
[05/08 17:56:34     22s] Move report: preRPlace moves 2 insts, mean move: 0.12 um, max move: 0.13 um 
[05/08 17:56:34     22s] 	Max move on inst (g4__2398): (3.70, 2.63) --> (3.80, 2.66)
[05/08 17:56:34     22s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[05/08 17:56:34     22s] 	Violation at original loc: Placement Blockage Violation
[05/08 17:56:34     22s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 17:56:34     22s] Placement tweakage begins.
[05/08 17:56:34     22s] wire length = 7.366e+01
[05/08 17:56:34     22s] wire length = 7.366e+01
[05/08 17:56:34     22s] Placement tweakage ends.
[05/08 17:56:34     22s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:56:34     22s] 
[05/08 17:56:34     22s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/08 17:56:34     22s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/08 17:56:34     22s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1574.3MB) @(0:00:22.1 - 0:00:22.1).
[05/08 17:56:34     22s] Move report: Detail placement moves 2 insts, mean move: 0.12 um, max move: 0.13 um 
[05/08 17:56:34     22s] 	Max move on inst (g4__2398): (3.70, 2.63) --> (3.80, 2.66)
[05/08 17:56:34     22s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1574.3MB
[05/08 17:56:34     22s] Statistics of distance of Instance movement in refine placement:
[05/08 17:56:34     22s]   maximum (X+Y) =         0.13 um
[05/08 17:56:34     22s]   inst (g4__2398) with max move: (3.702, 2.6255) -> (3.8, 2.66)
[05/08 17:56:34     22s]   mean    (X+Y) =         0.12 um
[05/08 17:56:34     22s] Total instances moved : 2
[05/08 17:56:34     22s] Summary Report:
[05/08 17:56:34     22s] Instances move: 2 (out of 2 movable)
[05/08 17:56:34     22s] Instances flipped: 0
[05/08 17:56:34     22s] Mean displacement: 0.12 um
[05/08 17:56:34     22s] Max displacement: 0.13 um (Instance: g4__2398) (3.702, 2.6255) -> (3.8, 2.66)
[05/08 17:56:34     22s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[05/08 17:56:34     22s] 	Violation at original loc: Placement Blockage Violation
[05/08 17:56:34     22s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.004, REAL:0.004, MEM:1574.3M
[05/08 17:56:34     22s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:56:34     22s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1574.3MB
[05/08 17:56:34     22s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1574.3MB) @(0:00:22.1 - 0:00:22.1).
[05/08 17:56:34     22s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.678340.2
[05/08 17:56:34     22s] *** Finished place_detail (0:00:22.1 mem=1574.3M) ***
[05/08 17:56:34     22s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.006, REAL:0.006, MEM:1574.3M
[05/08 17:56:34     22s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1574.3M
[05/08 17:56:34     22s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.002, MEM:1382.3M
[05/08 17:56:34     22s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.033, REAL:0.031, MEM:1382.3M
[05/08 17:56:34     22s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1382.3M
[05/08 17:56:34     22s] Starting Early Global Route congestion estimation: mem = 1382.3M
[05/08 17:56:34     22s] (I)       Started Import and model ( Curr Mem: 1382.26 MB )
[05/08 17:56:34     22s] (I)       Started Create place DB ( Curr Mem: 1382.26 MB )
[05/08 17:56:34     22s] (I)       Started Import place data ( Curr Mem: 1382.26 MB )
[05/08 17:56:34     22s] (I)       Started Read instances and placement ( Curr Mem: 1382.26 MB )
[05/08 17:56:34     22s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:34     22s] (I)       Started Read nets ( Curr Mem: 1382.26 MB )
[05/08 17:56:34     22s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:34     22s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:34     22s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:34     22s] (I)       Started Create route DB ( Curr Mem: 1382.26 MB )
[05/08 17:56:34     22s] (I)       == Non-default Options ==
[05/08 17:56:34     22s] (I)       Maximum routing layer                              : 11
[05/08 17:56:34     22s] (I)       Number of threads                                  : 1
[05/08 17:56:34     22s] (I)       Use non-blocking free Dbs wires                    : false
[05/08 17:56:34     22s] (I)       Method to set GCell size                           : row
[05/08 17:56:34     22s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[05/08 17:56:34     22s] (I)       Started Import route data (1T) ( Curr Mem: 1382.26 MB )
[05/08 17:56:34     22s] (I)       Use row-based GCell size
[05/08 17:56:34     22s] (I)       Use row-based GCell align
[05/08 17:56:34     22s] (I)       GCell unit size   : 3420
[05/08 17:56:34     22s] (I)       GCell multiplier  : 1
[05/08 17:56:34     22s] (I)       GCell row height  : 3420
[05/08 17:56:34     22s] (I)       Actual row height : 3420
[05/08 17:56:34     22s] (I)       GCell align ref   : 5200 5320
[05/08 17:56:34     22s] [NR-eGR] Track table information for default rule: 
[05/08 17:56:34     22s] [NR-eGR] Metal1 has no routable track
[05/08 17:56:34     22s] [NR-eGR] Metal2 has single uniform track structure
[05/08 17:56:34     22s] [NR-eGR] Metal3 has single uniform track structure
[05/08 17:56:34     22s] [NR-eGR] Metal4 has single uniform track structure
[05/08 17:56:34     22s] [NR-eGR] Metal5 has single uniform track structure
[05/08 17:56:34     22s] [NR-eGR] Metal6 has single uniform track structure
[05/08 17:56:35     22s] [NR-eGR] Metal7 has single uniform track structure
[05/08 17:56:35     22s] [NR-eGR] Metal8 has single uniform track structure
[05/08 17:56:35     22s] [NR-eGR] Metal9 has single uniform track structure
[05/08 17:56:35     22s] [NR-eGR] Metal10 has single uniform track structure
[05/08 17:56:35     22s] [NR-eGR] Metal11 has single uniform track structure
[05/08 17:56:35     22s] (I)       ==================== Default via =====================
[05/08 17:56:35     22s] (I)       +----+------------------+----------------------------+
[05/08 17:56:35     22s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 17:56:35     22s] (I)       +----+------------------+----------------------------+
[05/08 17:56:35     22s] (I)       |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 17:56:35     22s] (I)       |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 17:56:35     22s] (I)       |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 17:56:35     22s] (I)       |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 17:56:35     22s] (I)       |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 17:56:35     22s] (I)       |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 17:56:35     22s] (I)       |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 17:56:35     22s] (I)       |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 17:56:35     22s] (I)       |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 17:56:35     22s] (I)       | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 17:56:35     22s] (I)       +----+------------------+----------------------------+
[05/08 17:56:35     22s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Read routing blockages ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Read instance blockages ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Read PG blockages ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] [NR-eGR] Read 209 PG shapes
[05/08 17:56:35     22s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Read boundary cut boxes ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] [NR-eGR] #Routing Blockages  : 0
[05/08 17:56:35     22s] [NR-eGR] #Instance Blockages : 0
[05/08 17:56:35     22s] [NR-eGR] #PG Blockages       : 209
[05/08 17:56:35     22s] [NR-eGR] #Halo Blockages     : 0
[05/08 17:56:35     22s] [NR-eGR] #Boundary Blockages : 0
[05/08 17:56:35     22s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.40 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Read blackboxes ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/08 17:56:35     22s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Read prerouted ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 17:56:35     22s] (I)       Started Read unlegalized nets ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Read nets ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=0
[05/08 17:56:35     22s] (I)       Started Set up via pillars ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       early_global_route_priority property id does not exist.
[05/08 17:56:35     22s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Model blockages into capacity
[05/08 17:56:35     22s] (I)       Read Num Blocks=209  Num Prerouted Wires=0  Num CS=0
[05/08 17:56:35     22s] (I)       Started Initialize 3D capacity ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Layer 1 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:35     22s] (I)       Layer 2 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:35     22s] (I)       Layer 3 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:35     22s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:35     22s] (I)       Layer 5 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:35     22s] (I)       Layer 6 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:35     22s] (I)       Layer 7 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:35     22s] (I)       Layer 8 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:35     22s] (I)       Layer 9 (V) : #blockages 31 : #preroutes 0
[05/08 17:56:35     22s] (I)       Layer 10 (H) : #blockages 18 : #preroutes 0
[05/08 17:56:35     22s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       -- layer congestion ratio --
[05/08 17:56:35     22s] (I)       Layer 1 : 0.100000
[05/08 17:56:35     22s] (I)       Layer 2 : 0.700000
[05/08 17:56:35     22s] (I)       Layer 3 : 0.700000
[05/08 17:56:35     22s] (I)       Layer 4 : 0.700000
[05/08 17:56:35     22s] (I)       Layer 5 : 0.700000
[05/08 17:56:35     22s] (I)       Layer 6 : 0.700000
[05/08 17:56:35     22s] (I)       Layer 7 : 0.700000
[05/08 17:56:35     22s] (I)       Layer 8 : 0.700000
[05/08 17:56:35     22s] (I)       Layer 9 : 0.700000
[05/08 17:56:35     22s] (I)       Layer 10 : 0.700000
[05/08 17:56:35     22s] (I)       Layer 11 : 0.700000
[05/08 17:56:35     22s] (I)       ----------------------------
[05/08 17:56:35     22s] (I)       Number of ignored nets                =      0
[05/08 17:56:35     22s] (I)       Number of connected nets              =      0
[05/08 17:56:35     22s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/08 17:56:35     22s] (I)       Number of clock nets                  =      1.  Ignored: No
[05/08 17:56:35     22s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/08 17:56:35     22s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/08 17:56:35     22s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 17:56:35     22s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/08 17:56:35     22s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/08 17:56:35     22s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 17:56:35     22s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:56:35     22s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 1.20 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 1.20 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Read aux data ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Others data preparation ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:56:35     22s] (I)       Started Create route kernel ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Ndr track 0 does not exist
[05/08 17:56:35     22s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:56:35     22s] (I)       Routing area        : (0, 0) - (23600, 17480)
[05/08 17:56:35     22s] (I)       Core area           : (5200, 5320) - (18400, 12160)
[05/08 17:56:35     22s] (I)       Site width          :   400  (dbu)
[05/08 17:56:35     22s] (I)       Row height          :  3420  (dbu)
[05/08 17:56:35     22s] (I)       GCell row height    :  3420  (dbu)
[05/08 17:56:35     22s] (I)       GCell width         :  3420  (dbu)
[05/08 17:56:35     22s] (I)       GCell height        :  3420  (dbu)
[05/08 17:56:35     22s] (I)       Grid                :     7     5    11
[05/08 17:56:35     22s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/08 17:56:35     22s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/08 17:56:35     22s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/08 17:56:35     22s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/08 17:56:35     22s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/08 17:56:35     22s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/08 17:56:35     22s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/08 17:56:35     22s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1400   760
[05/08 17:56:35     22s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/08 17:56:35     22s] (I)       Total num of tracks :     0    59    46    59    46    59    46    59    46    22    18
[05/08 17:56:35     22s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/08 17:56:35     22s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/08 17:56:35     22s] (I)       --------------------------------------------------------
[05/08 17:56:35     22s] 
[05/08 17:56:35     22s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 17:56:35     22s] [NR-eGR] ============ Routing rule table ============
[05/08 17:56:35     22s] [NR-eGR] Rule id: 0  Nets: 7 
[05/08 17:56:35     22s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/08 17:56:35     22s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:35     22s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:35     22s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 17:56:35     22s] (I)       blocked tracks on layer2 : = 84 / 295 (28.47%)
[05/08 17:56:35     22s] (I)       blocked tracks on layer3 : = 26 / 322 (8.07%)
[05/08 17:56:35     22s] (I)       blocked tracks on layer4 : = 84 / 295 (28.47%)
[05/08 17:56:35     22s] (I)       blocked tracks on layer5 : = 26 / 322 (8.07%)
[05/08 17:56:35     22s] (I)       blocked tracks on layer6 : = 84 / 295 (28.47%)
[05/08 17:56:35     22s] [NR-eGR] ========================================
[05/08 17:56:35     22s] [NR-eGR] 
[05/08 17:56:35     22s] (I)       blocked tracks on layer7 : = 26 / 322 (8.07%)
[05/08 17:56:35     22s] (I)       blocked tracks on layer8 : = 84 / 295 (28.47%)
[05/08 17:56:35     22s] (I)       blocked tracks on layer9 : = 40 / 322 (12.42%)
[05/08 17:56:35     22s] (I)       blocked tracks on layer10 : = 60 / 110 (54.55%)
[05/08 17:56:35     22s] (I)       blocked tracks on layer11 : = 65 / 126 (51.59%)
[05/08 17:56:35     22s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 1.21 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Reset routing kernel
[05/08 17:56:35     22s] (I)       Started Global Routing ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Initialization ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       totalPins=15  totalGlobalPin=15 (100.00%)
[05/08 17:56:35     22s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Net group 1 ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Generate topology ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       total 2D Cap : 2391 = (1265 H, 1126 V)
[05/08 17:56:35     22s] (I)       
[05/08 17:56:35     22s] (I)       ============  Phase 1a Route ============
[05/08 17:56:35     22s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 11]
[05/08 17:56:35     22s] (I)       Started Phase 1a ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Pattern routing (1T) ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:35     22s] (I)       Started Add via demand to 2D ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       
[05/08 17:56:35     22s] (I)       ============  Phase 1b Route ============
[05/08 17:56:35     22s] (I)       Started Phase 1b ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:35     22s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.327000e+01um
[05/08 17:56:35     22s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/08 17:56:35     22s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/08 17:56:35     22s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       
[05/08 17:56:35     22s] (I)       ============  Phase 1c Route ============
[05/08 17:56:35     22s] (I)       Started Phase 1c ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:35     22s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       
[05/08 17:56:35     22s] (I)       ============  Phase 1d Route ============
[05/08 17:56:35     22s] (I)       Started Phase 1d ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:35     22s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       
[05/08 17:56:35     22s] (I)       ============  Phase 1e Route ============
[05/08 17:56:35     22s] (I)       Started Phase 1e ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Route legalization ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:35     22s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.327000e+01um
[05/08 17:56:35     22s] (I)       
[05/08 17:56:35     22s] (I)       ============  Phase 1l Route ============
[05/08 17:56:35     22s] (I)       Started Phase 1l ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Layer assignment (1T) ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Started Clean cong LA ( Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:35     22s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/08 17:56:35     22s] (I)       Layer  2:        213        13         0           0         239    ( 0.00%) 
[05/08 17:56:35     22s] (I)       Layer  3:        261        21         0           0         270    ( 0.00%) 
[05/08 17:56:35     22s] (I)       Layer  4:        213         2         0           0         239    ( 0.00%) 
[05/08 17:56:35     22s] (I)       Layer  5:        261         0         0           0         270    ( 0.00%) 
[05/08 17:56:35     22s] (I)       Layer  6:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:35     22s] (I)       Layer  7:        261         0         0           0         270    ( 0.00%) 
[05/08 17:56:35     22s] (I)       Layer  8:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:35     22s] (I)       Layer  9:        256         0         0           0         270    ( 0.00%) 
[05/08 17:56:35     22s] (I)       Layer 10:         36         0         0          41          54    (43.16%) 
[05/08 17:56:35     22s] (I)       Layer 11:         48         0         0          43          64    (40.19%) 
[05/08 17:56:35     22s] (I)       Total:          1975        36         0          84        2154    ( 3.75%) 
[05/08 17:56:35     22s] (I)       
[05/08 17:56:35     22s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 17:56:35     22s] [NR-eGR]                        OverCon            
[05/08 17:56:35     22s] [NR-eGR]                         #Gcell     %Gcell
[05/08 17:56:36     22s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 17:56:36     22s] [NR-eGR] ----------------------------------------------
[05/08 17:56:36     22s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:36     22s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:36     22s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:36     22s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:37     22s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:37     22s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:37     22s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:37     22s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:37     22s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:37     22s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:37     22s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:37     22s] [NR-eGR] ----------------------------------------------
[05/08 17:56:38     22s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 17:56:38     22s] [NR-eGR] 
[05/08 17:56:38     22s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 2.68 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Started Export 3D cong map ( Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       total 2D Cap : 2423 = (1281 H, 1142 V)
[05/08 17:56:38     22s] (I)       Started Export 2D cong map ( Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/08 17:56:38     22s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 17:56:38     22s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.028, REAL:3.889, MEM:1382.3M
[05/08 17:56:38     22s] Early Global Route congestion estimation runtime: 3.89 seconds, mem = 1382.3M
[05/08 17:56:38     22s] OPERPROF: Starting HotSpotCal at level 1, MEM:1382.3M
[05/08 17:56:38     22s] [hotspot] +------------+---------------+---------------+
[05/08 17:56:38     22s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 17:56:38     22s] [hotspot] +------------+---------------+---------------+
[05/08 17:56:38     22s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 17:56:38     22s] [hotspot] +------------+---------------+---------------+
[05/08 17:56:38     22s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:56:38     22s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:56:38     22s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1382.3M
[05/08 17:56:38     22s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1382.3M
[05/08 17:56:38     22s] Starting Early Global Route wiring: mem = 1382.3M
[05/08 17:56:38     22s] (I)       Started Free existing wires ( Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       ============= Track Assignment ============
[05/08 17:56:38     22s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Started Track Assignment ( Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[05/08 17:56:38     22s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Run single-thread track assignment
[05/08 17:56:38     22s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Started Export ( Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] [NR-eGR] Started Export DB wires ( Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] [NR-eGR] Started Export all nets ( Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] [NR-eGR] Started Set wire vias ( Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.37 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:38     22s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 8
[05/08 17:56:38     22s] [NR-eGR] Metal2  (2V) length: 2.796000e+01um, number of vias: 15
[05/08 17:56:38     22s] [NR-eGR] Metal3  (3H) length: 4.155500e+01um, number of vias: 6
[05/08 17:56:38     22s] [NR-eGR] Metal4  (4V) length: 4.370000e+00um, number of vias: 0
[05/08 17:56:38     22s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:38     22s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:38     22s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:38     22s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:38     22s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:38     22s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:38     22s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:38     22s] [NR-eGR] Total length: 7.388500e+01um, number of vias: 29
[05/08 17:56:38     22s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:38     22s] [NR-eGR] Total eGR-routed clock nets wire length: 1.057500e+01um 
[05/08 17:56:38     22s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:38     22s] (I)       Started Update net boxes ( Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Started Update timing ( Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.44 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Started Postprocess design ( Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.26 MB )
[05/08 17:56:38     22s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.004, REAL:0.442, MEM:1382.3M
[05/08 17:56:38     22s] Early Global Route wiring runtime: 0.44 seconds, mem = 1382.3M
[05/08 17:56:38     22s] SKP cleared!
[05/08 17:56:38     22s] 0 delay mode for cte disabled.
[05/08 17:56:38     22s] 
[05/08 17:56:38     22s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:09.0)***
[05/08 17:56:38     22s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:38     22s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1382.3M
[05/08 17:56:38     22s] All LLGs are deleted
[05/08 17:56:38     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1382.3M
[05/08 17:56:38     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1382.3M
[05/08 17:56:38     22s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1382.3M
[05/08 17:56:38     22s] Start to check current routing status for nets...
[05/08 17:56:38     22s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:38     22s] All nets are already routed correctly.
[05/08 17:56:38     22s] End to check current routing status for nets (mem=1382.3M)
[05/08 17:56:38     22s] Extraction called for design 'dff' of instances=2 and nets=10 using extraction engine 'pre_route' .
[05/08 17:56:38     22s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:56:38     22s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:56:38     22s] pre_route RC Extraction called for design dff.
[05/08 17:56:38     22s] RC Extraction called in multi-corner(1) mode.
[05/08 17:56:38     22s] RCMode: PreRoute
[05/08 17:56:38     22s]       RC Corner Indexes            0   
[05/08 17:56:38     22s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:56:38     22s] Resistance Scaling Factor    : 1.00000 
[05/08 17:56:38     22s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:56:38     22s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:56:38     22s] Shrink Factor                : 0.90000
[05/08 17:56:38     22s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:56:38     22s] Using capacitance table file ...
[05/08 17:56:38     22s] LayerId::1 widthSet size::4
[05/08 17:56:38     22s] LayerId::2 widthSet size::4
[05/08 17:56:38     22s] LayerId::3 widthSet size::4
[05/08 17:56:38     22s] LayerId::4 widthSet size::4
[05/08 17:56:38     22s] LayerId::5 widthSet size::4
[05/08 17:56:38     22s] LayerId::6 widthSet size::4
[05/08 17:56:38     22s] LayerId::7 widthSet size::5
[05/08 17:56:38     22s] LayerId::8 widthSet size::5
[05/08 17:56:38     22s] LayerId::9 widthSet size::5
[05/08 17:56:38     22s] LayerId::10 widthSet size::4
[05/08 17:56:38     22s] LayerId::11 widthSet size::3
[05/08 17:56:38     22s] eee: pegSigSF::1.070000
[05/08 17:56:38     22s] Updating RC grid for preRoute extraction ...
[05/08 17:56:38     22s] Initializing multi-corner capacitance tables ... 
[05/08 17:56:38     22s] Initializing multi-corner resistance tables ...
[05/08 17:56:38     22s] Creating RPSQ from WeeR and WRes ...
[05/08 17:56:38     22s] eee: l::1 avDens::0.019363 usedTrk::1.742690 availTrk::90.000000 sigTrk::1.742690
[05/08 17:56:38     22s] eee: l::2 avDens::0.019124 usedTrk::1.635088 availTrk::85.500000 sigTrk::1.635088
[05/08 17:56:38     22s] eee: l::3 avDens::0.027001 usedTrk::2.430117 availTrk::90.000000 sigTrk::2.430117
[05/08 17:56:38     22s] eee: l::4 avDens::0.002989 usedTrk::0.255556 availTrk::85.500000 sigTrk::0.255556
[05/08 17:56:38     22s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:38     22s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:38     22s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:38     22s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:38     22s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:38     22s] eee: l::10 avDens::0.087104 usedTrk::2.978947 availTrk::34.200000 sigTrk::2.978947
[05/08 17:56:38     22s] eee: l::11 avDens::0.066927 usedTrk::2.409357 availTrk::36.000000 sigTrk::2.409357
[05/08 17:56:38     22s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:38     22s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:56:38     22s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.059146 ; aWlH: 0.000000 ; Pmax: 0.806200 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[05/08 17:56:38     22s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1382.262M)
[05/08 17:56:38     22s] Compute RC Scale Done ...
[05/08 17:56:38     22s] **opt_design ... cpu = 0:00:04, real = 0:00:17, mem = 1300.3M, totSessionCpu=0:00:22 **
[05/08 17:56:38     22s] #################################################################################
[05/08 17:56:38     22s] # Design Stage: PreRoute
[05/08 17:56:38     22s] # Design Name: dff
[05/08 17:56:38     22s] # Design Mode: 90nm
[05/08 17:56:38     22s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:56:38     22s] # Parasitics Mode: No SPEF/RCDB 
[05/08 17:56:38     22s] # Signoff Settings: SI Off 
[05/08 17:56:38     22s] #################################################################################
[05/08 17:56:38     22s] Calculate delays in BcWc mode...
[05/08 17:56:38     22s] Topological Sorting (REAL = 0:00:00.0, MEM = 1387.0M, InitMEM = 1387.0M)
[05/08 17:56:38     22s] Start delay calculation (fullDC) (1 T). (MEM=1387.04)
[05/08 17:56:38     22s] End AAE Lib Interpolated Model. (MEM=1398.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:56:38     22s] Total number of fetched objects 7
[05/08 17:56:38     22s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/08 17:56:38     22s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:56:38     22s] End delay calculation. (MEM=1415.26 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:56:38     22s] End delay calculation (fullDC). (MEM=1415.26 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:56:38     22s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1415.3M) ***
[05/08 17:56:38     22s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.3/0:00:09.1 (0.0), totSession cpu/real = 0:00:22.3/0:00:41.1 (0.5), mem = 1415.3M
[05/08 17:56:38     22s] 
[05/08 17:56:38     22s] =============================================================================================
[05/08 17:56:38     22s]  Step TAT Report for IncrReplace #1                                             20.14-s095_1
[05/08 17:56:38     22s] =============================================================================================
[05/08 17:56:38     22s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:56:38     22s] ---------------------------------------------------------------------------------------------
[05/08 17:56:38     22s] [ ExtractRC              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    1.0
[05/08 17:56:38     22s] [ FullDelayCalc          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[05/08 17:56:38     22s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:38     22s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:38     22s] [ MISC                   ]          0:00:09.1  (  99.2 % )     0:00:09.1 /  0:00:00.2    0.0
[05/08 17:56:38     22s] ---------------------------------------------------------------------------------------------
[05/08 17:56:38     22s]  IncrReplace #1 TOTAL               0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:00.3    0.0
[05/08 17:56:38     22s] ---------------------------------------------------------------------------------------------
[05/08 17:56:38     22s] 
[05/08 17:56:38     22s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:38     22s] *** Timing Is met
[05/08 17:56:38     22s] *** Check timing (0:00:00.0)
[05/08 17:56:38     22s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:38     22s] *** Timing Is met
[05/08 17:56:38     22s] *** Check timing (0:00:00.0)
[05/08 17:56:38     22s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/08 17:56:38     22s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/08 17:56:38     22s] ### Creating LA Mngr. totSessionCpu=0:00:22.3 mem=1431.3M
[05/08 17:56:38     22s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:56:38     22s] ### Creating LA Mngr, finished. totSessionCpu=0:00:22.3 mem=1431.3M
[05/08 17:56:38     22s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 17:56:38     22s] ### Creating PhyDesignMc. totSessionCpu=0:00:22.3 mem=1450.3M
[05/08 17:56:38     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:1450.3M
[05/08 17:56:38     22s] z: 2, totalTracks: 1
[05/08 17:56:38     22s] z: 4, totalTracks: 1
[05/08 17:56:38     22s] z: 6, totalTracks: 1
[05/08 17:56:38     22s] z: 8, totalTracks: 1
[05/08 17:56:38     22s] #spOpts: minPadR=1.1 
[05/08 17:56:38     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1450.3M
[05/08 17:56:38     22s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1450.3M
[05/08 17:56:38     22s] Core basic site is CoreSite
[05/08 17:56:39     22s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1450.3M
[05/08 17:56:39     22s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:1482.3M
[05/08 17:56:39     22s] Fast DP-INIT is on for default
[05/08 17:56:39     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:56:39     22s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1482.3M
[05/08 17:56:39     22s] OPERPROF:     Starting CMU at level 3, MEM:1482.3M
[05/08 17:56:39     22s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1482.3M
[05/08 17:56:39     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.021, MEM:1482.3M
[05/08 17:56:39     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1482.3MB).
[05/08 17:56:39     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.023, MEM:1482.3M
[05/08 17:56:39     22s] TotalInstCnt at PhyDesignMc Initialization: 2
[05/08 17:56:39     22s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:22.3 mem=1482.3M
[05/08 17:56:39     22s] 
[05/08 17:56:39     22s] Creating Lib Analyzer ...
[05/08 17:56:39     22s] Begin: Area Reclaim Optimization
[05/08 17:56:39     22s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:00:22.3/0:00:41.1 (0.5), mem = 1482.3M
[05/08 17:56:39     22s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:39     22s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/08 17:56:39     22s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/08 17:56:39     22s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/08 17:56:39     22s] 
[05/08 17:56:39     22s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:56:39     22s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:22.9 mem=1482.3M
[05/08 17:56:39     22s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:22.9 mem=1482.3M
[05/08 17:56:39     22s] Creating Lib Analyzer, finished. 
[05/08 17:56:39     22s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.678340.4
[05/08 17:56:39     22s] ### Creating RouteCongInterface, started
[05/08 17:56:39     22s] 
[05/08 17:56:39     22s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/08 17:56:39     22s] 
[05/08 17:56:39     22s] #optDebug: {0, 1.000}
[05/08 17:56:39     22s] ### Creating RouteCongInterface, finished
[05/08 17:56:39     22s] ### Creating LA Mngr. totSessionCpu=0:00:22.9 mem=1482.3M
[05/08 17:56:39     22s] ### Creating LA Mngr, finished. totSessionCpu=0:00:22.9 mem=1482.3M
[05/08 17:56:39     22s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1482.3M
[05/08 17:56:39     22s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1482.3M
[05/08 17:56:39     22s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 39.39
[05/08 17:56:39     22s] +---------+---------+--------+--------+------------+--------+
[05/08 17:56:39     22s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/08 17:56:39     22s] +---------+---------+--------+--------+------------+--------+
[05/08 17:56:39     22s] |   39.39%|        -|   0.000|   0.000|   0:00:00.0| 1482.3M|
[05/08 17:56:39     22s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[05/08 17:56:39     22s] |   39.39%|        0|   0.000|   0.000|   0:00:00.0| 1482.3M|
[05/08 17:56:39     22s] |   39.39%|        0|   0.000|   0.000|   0:00:00.0| 1482.3M|
[05/08 17:56:39     22s] |   39.39%|        0|   0.000|   0.000|   0:00:00.0| 1482.3M|
[05/08 17:56:39     22s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[05/08 17:56:39     22s] |   39.39%|        0|   0.000|   0.000|   0:00:00.0| 1482.3M|
[05/08 17:56:39     22s] +---------+---------+--------+--------+------------+--------+
[05/08 17:56:39     22s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 39.39
[05/08 17:56:39     22s] 
[05/08 17:56:39     22s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/08 17:56:39     22s] --------------------------------------------------------------
[05/08 17:56:39     22s] |                                   | Total     | Sequential |
[05/08 17:56:39     22s] --------------------------------------------------------------
[05/08 17:56:39     22s] | Num insts resized                 |       0  |       0    |
[05/08 17:56:39     22s] | Num insts undone                  |       0  |       0    |
[05/08 17:56:39     22s] | Num insts Downsized               |       0  |       0    |
[05/08 17:56:39     22s] | Num insts Samesized               |       0  |       0    |
[05/08 17:56:39     22s] | Num insts Upsized                 |       0  |       0    |
[05/08 17:56:39     22s] | Num multiple commits+uncommits    |       0  |       -    |
[05/08 17:56:39     22s] --------------------------------------------------------------
[05/08 17:56:39     22s] Finished writing unified metrics of routing constraints.
[05/08 17:56:39     22s] Bottom Preferred Layer:
[05/08 17:56:39     22s]     None
[05/08 17:56:39     22s] Via Pillar Rule:
[05/08 17:56:39     22s]     None
[05/08 17:56:39     22s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
[05/08 17:56:39     22s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1482.3M
[05/08 17:56:39     22s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:       Starting CMU at level 4, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1467.3M
[05/08 17:56:39     22s] TDRefine: refinePlace mode is spiral
[05/08 17:56:39     22s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.678340.3
[05/08 17:56:39     22s] OPERPROF: Starting RefinePlace at level 1, MEM:1467.3M
[05/08 17:56:39     22s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:56:39     22s] *** Starting place_detail (0:00:23.0 mem=1467.3M) ***
[05/08 17:56:39     22s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:56:39     22s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1467.3M
[05/08 17:56:39     22s] Starting refinePlace ...
[05/08 17:56:39     22s] One DDP V2 for no tweak run.
[05/08 17:56:39     22s] 
[05/08 17:56:39     22s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/08 17:56:39     22s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/08 17:56:39     22s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1467.3MB) @(0:00:23.0 - 0:00:23.0).
[05/08 17:56:39     22s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:56:39     22s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1467.3MB
[05/08 17:56:39     22s] Statistics of distance of Instance movement in refine placement:
[05/08 17:56:39     22s]   maximum (X+Y) =         0.00 um
[05/08 17:56:39     22s]   mean    (X+Y) =         0.00 um
[05/08 17:56:39     22s] Total instances moved : 0
[05/08 17:56:39     22s] Summary Report:
[05/08 17:56:39     22s] Instances move: 0 (out of 2 movable)
[05/08 17:56:39     22s] Instances flipped: 0
[05/08 17:56:39     22s] Mean displacement: 0.00 um
[05/08 17:56:39     22s] Max displacement: 0.00 um 
[05/08 17:56:39     22s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.001, REAL:0.001, MEM:1467.3M
[05/08 17:56:39     22s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1467.3MB) @(0:00:23.0 - 0:00:23.0).
[05/08 17:56:39     22s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:56:39     22s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1467.3MB
[05/08 17:56:39     22s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.678340.3
[05/08 17:56:39     22s] *** Finished place_detail (0:00:23.0 mem=1467.3M) ***
[05/08 17:56:39     22s] OPERPROF: Finished RefinePlace at level 1, CPU:0.003, REAL:0.003, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1467.3M
[05/08 17:56:39     22s] *** maximum move = 0.00 um ***
[05/08 17:56:39     22s] *** Finished re-routing un-routed nets (1467.3M) ***
[05/08 17:56:39     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:     Starting CMU at level 3, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1467.3M
[05/08 17:56:39     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1467.3M
[05/08 17:56:39     22s] 
[05/08 17:56:39     22s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1467.3M) ***
[05/08 17:56:39     22s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.678340.4
[05/08 17:56:39     22s] *** AreaOpt #2 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:23.0/0:00:41.8 (0.6), mem = 1467.3M
[05/08 17:56:39     22s] 
[05/08 17:56:39     22s] =============================================================================================
[05/08 17:56:39     22s]  Step TAT Report for AreaOpt #2                                                 20.14-s095_1
[05/08 17:56:39     22s] =============================================================================================
[05/08 17:56:39     22s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:56:39     22s] ---------------------------------------------------------------------------------------------
[05/08 17:56:39     22s] [ RefinePlace            ]      1   0:00:00.0  (   7.5 % )     0:00:00.0 /  0:00:00.1    1.0
[05/08 17:56:39     22s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     22s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  85.1 % )     0:00:00.5 /  0:00:00.6    1.0
[05/08 17:56:39     22s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     22s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     22s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     22s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     22s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     22s] [ OptEval                ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     22s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     22s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     22s] [ MISC                   ]          0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/08 17:56:39     22s] ---------------------------------------------------------------------------------------------
[05/08 17:56:39     22s]  AreaOpt #2 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/08 17:56:39     22s] ---------------------------------------------------------------------------------------------
[05/08 17:56:39     22s] 
[05/08 17:56:39     22s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1432.3M
[05/08 17:56:39     22s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1413.3M
[05/08 17:56:39     22s] TotalInstCnt at PhyDesignMc Destruction: 2
[05/08 17:56:39     22s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1413.26M, totSessionCpu=0:00:23).
[05/08 17:56:39     22s] **INFO: Flow update: Design timing is met.
[05/08 17:56:39     22s] Begin: GigaOpt postEco DRV Optimization
[05/08 17:56:39     22s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[05/08 17:56:39     22s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[05/08 17:56:39     22s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:00:23.0/0:00:41.8 (0.6), mem = 1413.3M
[05/08 17:56:39     22s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:56:39     22s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.678340.5
[05/08 17:56:39     22s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 17:56:39     22s] ### Creating PhyDesignMc. totSessionCpu=0:00:23.0 mem=1413.3M
[05/08 17:56:39     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:1413.3M
[05/08 17:56:39     22s] z: 2, totalTracks: 1
[05/08 17:56:39     22s] z: 4, totalTracks: 1
[05/08 17:56:39     22s] z: 6, totalTracks: 1
[05/08 17:56:39     22s] z: 8, totalTracks: 1
[05/08 17:56:39     22s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 17:56:39     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF:     Starting CMU at level 3, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1413.3M
[05/08 17:56:39     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1413.3MB).
[05/08 17:56:39     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1413.3M
[05/08 17:56:39     23s] TotalInstCnt at PhyDesignMc Initialization: 2
[05/08 17:56:39     23s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:23.0 mem=1413.3M
[05/08 17:56:39     23s] ### Creating RouteCongInterface, started
[05/08 17:56:39     23s] 
[05/08 17:56:39     23s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/08 17:56:39     23s] 
[05/08 17:56:39     23s] #optDebug: {0, 1.000}
[05/08 17:56:39     23s] ### Creating RouteCongInterface, finished
[05/08 17:56:39     23s] {MG  {7 0 8.3 0.218397}  {10 0 26.9 0.70473} }
[05/08 17:56:39     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.0 mem=1413.3M
[05/08 17:56:39     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.0 mem=1413.3M
[05/08 17:56:39     23s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1432.3M
[05/08 17:56:39     23s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1432.3M
[05/08 17:56:39     23s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:56:39     23s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/08 17:56:39     23s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:56:39     23s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/08 17:56:39     23s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:56:39     23s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:56:39     23s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.73|     0.00|       0|       0|       0| 39.39%|          |         |
[05/08 17:56:39     23s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:56:39     23s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.73|     0.00|       0|       0|       0| 39.39%| 0:00:00.0|  1432.3M|
[05/08 17:56:39     23s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:56:39     23s] Bottom Preferred Layer:
[05/08 17:56:39     23s]     None
[05/08 17:56:39     23s] Via Pillar Rule:
[05/08 17:56:39     23s]     None
[05/08 17:56:39     23s] Finished writing unified metrics of routing constraints.
[05/08 17:56:39     23s] 
[05/08 17:56:39     23s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1432.3M) ***
[05/08 17:56:39     23s] 
[05/08 17:56:39     23s] Total-nets :: 7, Stn-nets :: 0, ratio :: 0 %
[05/08 17:56:39     23s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1413.3M
[05/08 17:56:39     23s] TotalInstCnt at PhyDesignMc Destruction: 2
[05/08 17:56:39     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.678340.5
[05/08 17:56:39     23s] *** DrvOpt #1 [finish] : [05/08 17:56:39     23s] 
[05/08 17:56:39     23s] =============================================================================================
[05/08 17:56:39     23s]  Step TAT Report for DrvOpt #1                                                  20.14-s095_1
[05/08 17:56:39     23s] =============================================================================================
[05/08 17:56:39     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:56:39     23s] ---------------------------------------------------------------------------------------------
[05/08 17:56:39     23s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     23s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:23.1/0:00:41.9 (0.6), mem = 1413.3M
[05/08 17:56:39     23s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  26.6 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 17:56:39     23s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     23s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     23s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     23s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:39     23s] [ MISC                   ]          0:00:00.1  (  72.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/08 17:56:39     23s] ---------------------------------------------------------------------------------------------
[05/08 17:56:39     23s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/08 17:56:39     23s] ---------------------------------------------------------------------------------------------
[05/08 17:56:39     23s] 
[05/08 17:56:39     23s] End: GigaOpt postEco DRV Optimization
[05/08 17:56:39     23s] **INFO: Flow update: Design timing is met.
[05/08 17:56:39     23s] Running refinePlace -preserveRouting true -hardFence false
[05/08 17:56:39     23s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1413.3M
[05/08 17:56:39     23s] z: 2, totalTracks: 1
[05/08 17:56:39     23s] z: 4, totalTracks: 1
[05/08 17:56:39     23s] z: 6, totalTracks: 1
[05/08 17:56:39     23s] z: 8, totalTracks: 1
[05/08 17:56:39     23s] #spOpts: minPadR=1.1 
[05/08 17:56:39     23s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF:         Starting CMU at level 5, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.018, REAL:0.018, MEM:1413.3M
[05/08 17:56:39     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1413.3MB).
[05/08 17:56:39     23s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.020, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.020, MEM:1413.3M
[05/08 17:56:39     23s] TDRefine: refinePlace mode is spiral
[05/08 17:56:39     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.678340.4
[05/08 17:56:39     23s] OPERPROF:   Starting RefinePlace at level 2, MEM:1413.3M
[05/08 17:56:39     23s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:56:39     23s] *** Starting place_detail (0:00:23.1 mem=1413.3M) ***
[05/08 17:56:39     23s] User Input Parameters:
[05/08 17:56:39     23s] - Congestion Driven    : Off
[05/08 17:56:39     23s] - Timing Driven        : Off
[05/08 17:56:39     23s] - Area-Violation Based : Off
[05/08 17:56:39     23s] - Start Rollback Level : -5
[05/08 17:56:39     23s] - Legalized            : On
[05/08 17:56:39     23s] - Window Based         : Off
[05/08 17:56:39     23s] - eDen incr mode       : Off
[05/08 17:56:39     23s] - Small incr mode      : On
[05/08 17:56:39     23s] 
[05/08 17:56:39     23s] 
[05/08 17:56:39     23s] Starting Small incrNP...
[05/08 17:56:39     23s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1413.3M
[05/08 17:56:39     23s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[05/08 17:56:39     23s] Density distribution unevenness ratio = 0.000%
[05/08 17:56:39     23s] cost 0.393939, thresh 1.000000
[05/08 17:56:39     23s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1413.3M)
[05/08 17:56:39     23s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/08 17:56:39     23s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1413.3M
[05/08 17:56:39     23s] Starting refinePlace ...
[05/08 17:56:39     23s] One DDP V2 for no tweak run.
[05/08 17:56:39     23s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/08 17:56:39     23s] ** Cut row section cpu time 0:00:00.0.
[05/08 17:56:39     23s]    Spread Effort: high, pre-route mode, useDDP on.
[05/08 17:56:39     23s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1413.3MB) @(0:00:23.1 - 0:00:23.1).
[05/08 17:56:39     23s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:56:39     23s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 17:56:39     23s] 
[05/08 17:56:39     23s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/08 17:56:39     23s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/08 17:56:39     23s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1413.3MB) @(0:00:23.1 - 0:00:23.1).
[05/08 17:56:39     23s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:56:39     23s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1413.3MB
[05/08 17:56:39     23s] Statistics of distance of Instance movement in refine placement:
[05/08 17:56:39     23s]   maximum (X+Y) =         0.00 um
[05/08 17:56:39     23s]   mean    (X+Y) =         0.00 um
[05/08 17:56:39     23s] Total instances moved : 0
[05/08 17:56:39     23s] Summary Report:
[05/08 17:56:39     23s] Instances move: 0 (out of 2 movable)
[05/08 17:56:39     23s] Instances flipped: 0
[05/08 17:56:39     23s] Mean displacement: 0.00 um
[05/08 17:56:39     23s] Max displacement: 0.00 um 
[05/08 17:56:39     23s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.003, REAL:0.002, MEM:1413.3M
[05/08 17:56:39     23s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:56:39     23s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1413.3MB) @(0:00:23.1 - 0:00:23.1).
[05/08 17:56:39     23s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1413.3MB
[05/08 17:56:39     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.678340.4
[05/08 17:56:39     23s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.004, REAL:0.004, MEM:1413.3M
[05/08 17:56:39     23s] *** Finished place_detail (0:00:23.1 mem=1413.3M) ***
[05/08 17:56:39     23s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:1413.3M
[05/08 17:56:39     23s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.026, REAL:0.025, MEM:1413.3M
[05/08 17:56:39     23s] **INFO: Flow update: Design timing is met.
[05/08 17:56:39     23s] **INFO: Flow update: Design timing is met.
[05/08 17:56:39     23s] **INFO: Flow update: Design timing is met.
[05/08 17:56:39     23s] 
[05/08 17:56:39     23s] Active setup views:
[05/08 17:56:39     23s]  wc
[05/08 17:56:39     23s]   Dominating endpoints: 0
[05/08 17:56:39     23s]   Dominating TNS: -0.000
[05/08 17:56:39     23s] 
[05/08 17:56:39     23s] Extraction called for design 'dff' of instances=2 and nets=10 using extraction engine 'pre_route' .
[05/08 17:56:39     23s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:56:39     23s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:56:39     23s] pre_route RC Extraction called for design dff.
[05/08 17:56:39     23s] RC Extraction called in multi-corner(1) mode.
[05/08 17:56:39     23s] RCMode: PreRoute
[05/08 17:56:39     23s]       RC Corner Indexes        [05/08 17:56:39     23s] RC Grid backup saved.
    0   
[05/08 17:56:39     23s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:56:39     23s] Resistance Scaling Factor    : 1.00000 
[05/08 17:56:39     23s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:56:39     23s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:56:39     23s] Shrink Factor                : 0.90000
[05/08 17:56:39     23s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:56:39     23s] Using capacitance table file ...
[05/08 17:56:39     23s] LayerId::1 widthSet size::4
[05/08 17:56:39     23s] LayerId::2 widthSet size::4
[05/08 17:56:39     23s] LayerId::3 widthSet size::4
[05/08 17:56:39     23s] LayerId::4 widthSet size::4
[05/08 17:56:39     23s] LayerId::5 widthSet size::4
[05/08 17:56:39     23s] LayerId::6 widthSet size::4
[05/08 17:56:39     23s] LayerId::7 widthSet size::5
[05/08 17:56:39     23s] LayerId::8 widthSet size::5
[05/08 17:56:39     23s] LayerId::9 widthSet size::5
[05/08 17:56:39     23s] LayerId::10 widthSet size::4
[05/08 17:56:39     23s] LayerId::11 widthSet size::3
[05/08 17:56:39     23s] eee: pegSigSF::1.070000
[05/08 17:56:39     23s] Skipped RC grid update for preRoute extraction.
[05/08 17:56:39     23s] Initializing multi-corner capacitance tables ... 
[05/08 17:56:39     23s] Initializing multi-corner resistance tables ...
[05/08 17:56:39     23s] Creating RPSQ from WeeR and WRes ...
[05/08 17:56:39     23s] eee: l::1 avDens::0.019363 usedTrk::1.742690 availTrk::90.000000 sigTrk::1.742690
[05/08 17:56:39     23s] eee: l::2 avDens::0.019124 usedTrk::1.635088 availTrk::85.500000 sigTrk::1.635088
[05/08 17:56:39     23s] eee: l::3 avDens::0.027001 usedTrk::2.430117 availTrk::90.000000 sigTrk::2.430117
[05/08 17:56:39     23s] eee: l::4 avDens::0.002989 usedTrk::0.255556 availTrk::85.500000 sigTrk::0.255556
[05/08 17:56:39     23s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:39     23s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:39     23s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:39     23s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:39     23s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:39     23s] eee: l::10 avDens::0.087104 usedTrk::2.978947 availTrk::34.200000 sigTrk::2.978947
[05/08 17:56:39     23s] eee: l::11 avDens::0.066927 usedTrk::2.409357 availTrk::36.000000 sigTrk::2.409357
[05/08 17:56:39     23s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:56:39     23s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.806200 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[05/08 17:56:39     23s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1393.746M)
[05/08 17:56:39     23s] Skewing Data Summary (End_of_FINAL)
[05/08 17:56:39     23s] --------------------------------------------------
[05/08 17:56:39     23s]  Total skewed count:0
[05/08 17:56:39     23s] --------------------------------------------------
[05/08 17:56:39     23s] Starting delay calculation for Setup views
[05/08 17:56:39     23s] #################################################################################
[05/08 17:56:39     23s] # Design Stage: PreRoute
[05/08 17:56:39     23s] # Design Name: dff
[05/08 17:56:39     23s] # Design Mode: 90nm
[05/08 17:56:39     23s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:56:39     23s] # Parasitics Mode: No SPEF/RCDB 
[05/08 17:56:39     23s] # Signoff Settings: SI Off 
[05/08 17:56:39     23s] #################################################################################
[05/08 17:56:39     23s] Calculate delays in BcWc mode...
[05/08 17:56:39     23s] Topological Sorting (REAL = 0:00:00.0, MEM = 1399.3M, InitMEM = 1399.3M)
[05/08 17:56:39     23s] Start delay calculation (fullDC) (1 T). (MEM=1399.28)
[05/08 17:56:39     23s] End AAE Lib Interpolated Model. (MEM=1410.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:56:39     23s] Total number of fetched objects 7
[05/08 17:56:39     23s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/08 17:56:39     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:56:39     23s] End delay calculation. (MEM=1426.49 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:56:39     23s] End delay calculation (fullDC). (MEM=1426.49 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:56:39     23s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1426.5M) ***
[05/08 17:56:39     23s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:23.2 mem=1426.5M)
[05/08 17:56:39     23s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1426.49 MB )
[05/08 17:56:39     23s] (I)       Started Import and model ( Curr Mem: 1426.49 MB )
[05/08 17:56:39     23s] (I)       Started Create place DB ( Curr Mem: 1426.49 MB )
[05/08 17:56:39     23s] (I)       Started Import place data ( Curr Mem: 1426.49 MB )
[05/08 17:56:39     23s] (I)       Started Read instances and placement ( Curr Mem: 1426.49 MB )
[05/08 17:56:39     23s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:39     23s] (I)       Started Read nets ( Curr Mem: 1426.49 MB )
[05/08 17:56:39     23s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:39     23s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:39     23s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:39     23s] (I)       Started Create route DB ( Curr Mem: 1426.49 MB )
[05/08 17:56:39     23s] (I)       == Non-default Options ==
[05/08 17:56:39     23s] (I)       Build term to term wires                           : false
[05/08 17:56:39     23s] (I)       Maximum routing layer                              : 11
[05/08 17:56:39     23s] (I)       Number of threads                                  : 1
[05/08 17:56:39     23s] (I)       Method to set GCell size                           : row
[05/08 17:56:39     23s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[05/08 17:56:39     23s] (I)       Started Import route data (1T) ( Curr Mem: 1426.49 MB )
[05/08 17:56:39     23s] (I)       Use row-based GCell size
[05/08 17:56:39     23s] (I)       Use row-based GCell align
[05/08 17:56:39     23s] (I)       GCell unit size   : 3420
[05/08 17:56:39     23s] (I)       GCell multiplier  : 1
[05/08 17:56:39     23s] (I)       GCell row height  : 3420
[05/08 17:56:39     23s] (I)       Actual row height : 3420
[05/08 17:56:39     23s] (I)       GCell align ref   : 5200 5320
[05/08 17:56:39     23s] [NR-eGR] Track table information for default rule: 
[05/08 17:56:40     23s] [NR-eGR] Metal1 has no routable track
[05/08 17:56:40     23s] [NR-eGR] Metal2 has single uniform track structure
[05/08 17:56:40     23s] [NR-eGR] Metal3 has single uniform track structure
[05/08 17:56:40     23s] [NR-eGR] Metal4 has single uniform track structure
[05/08 17:56:40     23s] [NR-eGR] Metal5 has single uniform track structure
[05/08 17:56:40     23s] [NR-eGR] Metal6 has single uniform track structure
[05/08 17:56:40     23s] [NR-eGR] Metal7 has single uniform track structure
[05/08 17:56:40     23s] [NR-eGR] Metal8 has single uniform track structure
[05/08 17:56:40     23s] [NR-eGR] Metal9 has single uniform track structure
[05/08 17:56:40     23s] [NR-eGR] Metal10 has single uniform track structure
[05/08 17:56:40     23s] [NR-eGR] Metal11 has single uniform track structure
[05/08 17:56:40     23s] (I)       ==================== Default via =====================
[05/08 17:56:40     23s] (I)       +----+------------------+----------------------------+
[05/08 17:56:40     23s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 17:56:40     23s] (I)       +----+------------------+----------------------------+
[05/08 17:56:40     23s] (I)       |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 17:56:40     23s] (I)       |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 17:56:40     23s] (I)       |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 17:56:40     23s] (I)       |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 17:56:40     23s] (I)       |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 17:56:40     23s] (I)       |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 17:56:40     23s] (I)       |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 17:56:40     23s] (I)       |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 17:56:40     23s] (I)       |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 17:56:40     23s] (I)       | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 17:56:40     23s] (I)       +----+------------------+----------------------------+
[05/08 17:56:40     23s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1426.49 MB )
[05/08 17:56:40     23s] (I)       Started Read routing blockages ( Curr Mem: 1426.49 MB )
[05/08 17:56:40     23s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:40     23s] (I)       Started Read instance blockages ( Curr Mem: 1426.49 MB )
[05/08 17:56:40     23s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:40     23s] (I)       Started Read PG blockages ( Curr Mem: 1426.49 MB )
[05/08 17:56:40     23s] [NR-eGR] Read 209 PG shapes
[05/08 17:56:41     23s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Started Read boundary cut boxes ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] [NR-eGR] #Routing Blockages  : 0
[05/08 17:56:41     23s] [NR-eGR] #Instance Blockages : 0
[05/08 17:56:41     23s] [NR-eGR] #PG Blockages       : 209
[05/08 17:56:41     23s] [NR-eGR] #Halo Blockages     : 0
[05/08 17:56:41     23s] [NR-eGR] #Boundary Blockages : 0
[05/08 17:56:41     23s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.50 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Started Read blackboxes ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/08 17:56:41     23s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Started Read prerouted ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Started Read unlegalized nets ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 17:56:41     23s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Started Read nets ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=0
[05/08 17:56:41     23s] (I)       Started Set up via pillars ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       early_global_route_priority property id does not exist.
[05/08 17:56:41     23s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Model blockages into capacity
[05/08 17:56:41     23s] (I)       Read Num Blocks=209  Num Prerouted Wires=0  Num CS=0
[05/08 17:56:41     23s] (I)       Started Initialize 3D capacity ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Layer 1 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:41     23s] (I)       Layer 2 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:41     23s] (I)       Layer 3 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:41     23s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:41     23s] (I)       Layer 5 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:41     23s] (I)       Layer 6 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:41     23s] (I)       Layer 7 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:41     23s] (I)       Layer 8 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:41     23s] (I)       Layer 9 (V) : #blockages 31 : #preroutes 0
[05/08 17:56:41     23s] (I)       Layer 10 (H) : #blockages 18 : #preroutes 0
[05/08 17:56:41     23s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       -- layer congestion ratio --
[05/08 17:56:41     23s] (I)       Layer 1 : 0.100000
[05/08 17:56:41     23s] (I)       Layer 2 : 0.700000
[05/08 17:56:41     23s] (I)       Layer 3 : 0.700000
[05/08 17:56:41     23s] (I)       Layer 4 : 0.700000
[05/08 17:56:41     23s] (I)       Layer 5 : 0.700000
[05/08 17:56:41     23s] (I)       Layer 6 : 0.700000
[05/08 17:56:41     23s] (I)       Layer 7 : 0.700000
[05/08 17:56:41     23s] (I)       Layer 8 : 0.700000
[05/08 17:56:41     23s] (I)       Layer 9 : 0.700000
[05/08 17:56:41     23s] (I)       Layer 10 : 0.700000
[05/08 17:56:41     23s] (I)       Layer 11 : 0.700000
[05/08 17:56:41     23s] (I)       ----------------------------
[05/08 17:56:41     23s] (I)       Number of ignored nets                =      0
[05/08 17:56:41     23s] (I)       Number of connected nets              =      0
[05/08 17:56:41     23s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/08 17:56:41     23s] (I)       Number of clock nets                  =      1.  Ignored: No
[05/08 17:56:41     23s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/08 17:56:41     23s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/08 17:56:41     23s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 17:56:41     23s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/08 17:56:41     23s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/08 17:56:41     23s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 17:56:41     23s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:56:41     23s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 1.54 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 1.54 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Started Read aux data ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Started Others data preparation ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:56:41     23s] (I)       Started Create route kernel ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Ndr track 0 does not exist
[05/08 17:56:41     23s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:56:41     23s] (I)       Routing area        : (0, 0) - (23600, 17480)
[05/08 17:56:41     23s] (I)       Core area           : (5200, 5320) - (18400, 12160)
[05/08 17:56:41     23s] (I)       Site width          :   400  (dbu)
[05/08 17:56:41     23s] (I)       Row height          :  3420  (dbu)
[05/08 17:56:41     23s] (I)       GCell row height    :  3420  (dbu)
[05/08 17:56:41     23s] (I)       GCell width         :  3420  (dbu)
[05/08 17:56:41     23s] (I)       GCell height        :  3420  (dbu)
[05/08 17:56:41     23s] (I)       Grid                :     7     5    11
[05/08 17:56:41     23s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/08 17:56:41     23s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/08 17:56:41     23s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/08 17:56:41     23s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/08 17:56:41     23s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/08 17:56:41     23s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/08 17:56:41     23s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/08 17:56:41     23s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1400   760
[05/08 17:56:41     23s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/08 17:56:41     23s] (I)       Total num of tracks :     0    59    46    59    46    59    46    59    46    22    18
[05/08 17:56:41     23s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/08 17:56:41     23s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/08 17:56:41     23s] (I)       --------------------------------------------------------
[05/08 17:56:41     23s] 
[05/08 17:56:41     23s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 17:56:41     23s] [NR-eGR] ============ Routing rule table ============
[05/08 17:56:41     23s] [NR-eGR] Rule id: 0  Nets: 7 
[05/08 17:56:41     23s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/08 17:56:41     23s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:41     23s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:41     23s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 17:56:41     23s] (I)       blocked tracks on layer2 : = 84 / 295 (28.47%)
[05/08 17:56:41     23s] (I)       blocked tracks on layer3 : = 26 / 322 (8.07%)
[05/08 17:56:41     23s] (I)       blocked tracks on layer4 : = 84 / 295 (28.47%)
[05/08 17:56:41     23s] (I)       blocked tracks on layer5 : = 26 / 322 (8.07%)
[05/08 17:56:41     23s] (I)       [05/08 17:56:41     23s] [NR-eGR] ========================================
[05/08 17:56:41     23s] [NR-eGR] 
blocked tracks on layer6 : = 84 / 295 (28.47%)
[05/08 17:56:41     23s] (I)       blocked tracks on layer7 : = 26 / 322 (8.07%)
[05/08 17:56:41     23s] (I)       blocked tracks on layer8 : = 84 / 295 (28.47%)
[05/08 17:56:41     23s] (I)       blocked tracks on layer9 : = 40 / 322 (12.42%)
[05/08 17:56:41     23s] (I)       blocked tracks on layer10 : = 60 / 110 (54.55%)
[05/08 17:56:41     23s] (I)       blocked tracks on layer11 : = 65 / 126 (51.59%)
[05/08 17:56:41     23s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 1.55 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Reset routing kernel
[05/08 17:56:41     23s] (I)       Started Global Routing ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Started Initialization ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       totalPins=15  totalGlobalPin=15 (100.00%)
[05/08 17:56:41     23s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Started Net group 1 ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Started Generate topology ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       total 2D Cap : 2391 = (1265 H, 1126 V)
[05/08 17:56:41     23s] (I)       
[05/08 17:56:41     23s] (I)       ============  Phase 1a Route ============
[05/08 17:56:41     23s] (I)       Started Phase 1a ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 11]
[05/08 17:56:41     23s] (I)       Started Pattern routing (1T) ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:41     23s] (I)       Started Add via demand to 2D ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       
[05/08 17:56:41     23s] (I)       ============  Phase 1b Route ============
[05/08 17:56:41     23s] (I)       Started Phase 1b ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:41     23s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.327000e+01um
[05/08 17:56:41     23s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/08 17:56:41     23s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/08 17:56:41     23s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       
[05/08 17:56:41     23s] (I)       ============  Phase 1c Route ============
[05/08 17:56:41     23s] (I)       Started Phase 1c ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:41     23s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       
[05/08 17:56:41     23s] (I)       ============  Phase 1d Route ============
[05/08 17:56:41     23s] (I)       Started Phase 1d ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:41     23s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       
[05/08 17:56:41     23s] (I)       ============  Phase 1e Route ============
[05/08 17:56:41     23s] (I)       Started Phase 1e ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Started Route legalization ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:41     23s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       
[05/08 17:56:41     23s] (I)       ============  Phase 1l Route ============
[05/08 17:56:41     23s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.327000e+01um
[05/08 17:56:41     23s] (I)       Started Phase 1l ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Started Layer assignment (1T) ( Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.49 MB )
[05/08 17:56:41     23s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1434.49 MB )
[05/08 17:56:41     23s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1434.49 MB )
[05/08 17:56:41     23s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1434.49 MB )
[05/08 17:56:41     23s] (I)       Started Clean cong LA ( Curr Mem: 1434.49 MB )
[05/08 17:56:41     23s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1434.49 MB )
[05/08 17:56:41     23s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/08 17:56:41     23s] (I)       Layer  2:        213        13         0           0         239    ( 0.00%) 
[05/08 17:56:41     23s] (I)       Layer  3:        261        21         0           0         270    ( 0.00%) 
[05/08 17:56:41     23s] (I)       Layer  4:        213         2         0           0         239    ( 0.00%) 
[05/08 17:56:41     23s] (I)       Layer  5:        261         0         0           0         270    ( 0.00%) 
[05/08 17:56:41     23s] (I)       Layer  6:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:41     23s] (I)       Layer  7:        261         0         0           0         270    ( 0.00%) 
[05/08 17:56:41     23s] (I)       Layer  8:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:41     23s] (I)       Layer  9:        256         0         0           0         270    ( 0.00%) 
[05/08 17:56:41     23s] (I)       Layer 10:         36         0         0          41          54    (43.16%) 
[05/08 17:56:41     23s] (I)       Layer 11:         48         0         0          43          64    (40.19%) 
[05/08 17:56:41     23s] (I)       Total:          1975        36         0          84        2154    ( 3.75%) 
[05/08 17:56:41     23s] (I)       
[05/08 17:56:41     23s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 17:56:41     23s] [NR-eGR]                        OverCon            
[05/08 17:56:41     23s] [NR-eGR]                         #Gcell     %Gcell
[05/08 17:56:41     23s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 17:56:42     23s] [NR-eGR] ----------------------------------------------
[05/08 17:56:42     23s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:42     23s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:42     23s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:42     23s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:42     23s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:43     23s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:43     23s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:43     23s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:43     23s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:43     23s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:43     23s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:44     23s] [NR-eGR] ----------------------------------------------
[05/08 17:56:44     23s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 17:56:44     23s] [NR-eGR] 
[05/08 17:56:44     23s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 3.09 sec, Curr Mem: 1434.49 MB )
[05/08 17:56:44     23s] (I)       Started Export 3D cong map ( Curr Mem: 1434.49 MB )
[05/08 17:56:44     23s] (I)       total 2D Cap : 2423 = (1281 H, 1142 V)
[05/08 17:56:44     23s] (I)       Started Export 2D cong map ( Curr Mem: 1434.49 MB )
[05/08 17:56:44     23s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/08 17:56:44     23s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 17:56:44     23s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1434.49 MB )
[05/08 17:56:44     23s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1434.49 MB )
[05/08 17:56:44     23s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 4.63 sec, Curr Mem: 1434.49 MB )
[05/08 17:56:44     23s] OPERPROF: Starting HotSpotCal at level 1, MEM:1434.5M
[05/08 17:56:44     23s] [hotspot] +------------+---------------+---------------+
[05/08 17:56:44     23s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 17:56:44     23s] [hotspot] +------------+---------------+---------------+
[05/08 17:56:44     23s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:56:44     23s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 17:56:44     23s] [hotspot] +------------+---------------+---------------+
[05/08 17:56:44     23s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:56:44     23s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1434.5M
[05/08 17:56:44     23s] Reported timing to dir ./timingReports
[05/08 17:56:44     23s] **opt_design ... cpu = 0:00:05, real = 0:00:23, mem = 1348.3M, totSessionCpu=0:00:23 **
[05/08 17:56:44     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1389.5M
[05/08 17:56:44     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:1389.5M
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] ------------------------------------------------------------------
[05/08 17:56:45     23s]      opt_design Final Summary
[05/08 17:56:45     23s] ------------------------------------------------------------------
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] Setup views included:
[05/08 17:56:45     23s]  wc 
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] +--------------------+---------+---------+---------+
[05/08 17:56:45     23s] |     Setup mode     |   all   | reg2reg | default |
[05/08 17:56:45     23s] +--------------------+---------+---------+---------+
[05/08 17:56:45     23s] |           WNS (ns):|  8.729  |   N/A   |  8.729  |
[05/08 17:56:45     23s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[05/08 17:56:45     23s] |    Violating Paths:|    0    |   N/A   |    0    |
[05/08 17:56:45     23s] |          All Paths:|    3    |   N/A   |    3    |
[05/08 17:56:45     23s] +--------------------+---------+---------+---------+
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] +----------------+-------------------------------+------------------+
[05/08 17:56:45     23s] |                |              Real             |       Total      |
[05/08 17:56:45     23s] |    DRVs        +------------------+------------+------------------|
[05/08 17:56:45     23s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/08 17:56:45     23s] +----------------+------------------+------------+------------------+
[05/08 17:56:45     23s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/08 17:56:45     23s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/08 17:56:45     23s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/08 17:56:45     23s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/08 17:56:45     23s] +----------------+------------------+------------+------------------+
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] Density: 39.394%
[05/08 17:56:45     23s] Routing Overflow: 0.00% H and 0.00% V
[05/08 17:56:45     23s] ------------------------------------------------------------------
[05/08 17:56:45     23s] **opt_design ... cpu = 0:00:05, real = 0:00:24, mem = 1351.4M, totSessionCpu=0:00:23 **
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:56:45     23s] Deleting Lib Analyzer.
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] TimeStamp Deleting Cell Server End ...
[05/08 17:56:45     23s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/08 17:56:45     23s] Type 'man IMPOPT-3195' for more detail.
[05/08 17:56:45     23s] *** Finished opt_design ***
[05/08 17:56:45     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:45     23s] UM:*                                       0.000 ns          8.729 ns  final
[05/08 17:56:45     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1404.8M
[05/08 17:56:45     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:1404.8M
[05/08 17:56:45     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1404.8M
[05/08 17:56:45     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1404.8M
[05/08 17:56:45     23s] ------------------------------------------------------------
[05/08 17:56:45     23s] 	Current design flip-flop statistics
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] Single-Bit FF Count  :            1
[05/08 17:56:45     23s] Multi-Bit FF Count   :            0
[05/08 17:56:45     23s] Total Bit Count      :            1
[05/08 17:56:45     23s] Total FF Count       :            1
[05/08 17:56:45     23s] Bits Per Flop        :        1.000
[05/08 17:56:45     23s] ------------------------------------------------------------
[05/08 17:56:45     23s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:45     23s] UM:            5.2             24                                      opt_design_prects
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.1 real=0:00:30.0)
[05/08 17:56:45     23s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[05/08 17:56:45     23s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[05/08 17:56:45     23s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.3 real=0:00:01.3)
[05/08 17:56:45     23s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.2 real=0:00:09.1)
[05/08 17:56:45     23s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:56:45     23s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 17:56:45     23s] Info: pop threads available for lower-level modules during optimization.
[05/08 17:56:45     23s] clean pInstBBox. size 0
[05/08 17:56:45     23s] All LLGs are deleted
[05/08 17:56:45     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1404.8M
[05/08 17:56:45     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1404.8M
[05/08 17:56:45     23s] #optDebug: fT-D <X 1 0 0 0>
[05/08 17:56:45     23s] #optDebug: fT-D <X 1 0 0 0>
[05/08 17:56:45     23s] VSMManager cleared!
[05/08 17:56:45     23s] **place_opt_design ... cpu = 0:00:07, real = 0:00:31, mem = 1318.8M **
[05/08 17:56:45     23s] *** Finished GigaPlace ***
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] *** Summary of all messages that are not suppressed in this session:
[05/08 17:56:45     23s] Severity  ID               Count  Summary                                  
[05/08 17:56:45     23s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/08 17:56:45     23s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/08 17:56:45     23s] *** Message Summary: 5 warning(s), 0 error(s)
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] *** place_opt_design #1 [finish] : cpu/real = 0:00:07.2/0:00:31.3 (0.2), totSession cpu/real = 0:00:23.4/0:00:47.5 (0.5), mem = 1318.8M
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] =============================================================================================
[05/08 17:56:45     23s]  Final TAT Report for place_opt_design #1                                       20.14-s095_1
[05/08 17:56:45     23s] =============================================================================================
[05/08 17:56:45     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:56:45     23s] ---------------------------------------------------------------------------------------------
[05/08 17:56:45     23s] [ InitOpt                ]      1   0:00:01.3  (   4.2 % )     0:00:06.4 /  0:00:01.5    0.2
[05/08 17:56:45     23s] [ GlobalOpt              ]      1   0:00:00.7  (   2.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/08 17:56:45     23s] [ DrvOpt                 ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/08 17:56:45     23s] [ SimplifyNetlist        ]      1   0:00:00.9  (   2.9 % )     0:00:00.9 /  0:00:00.9    1.0
[05/08 17:56:45     23s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/08 17:56:45     23s] [ AreaOpt                ]      2   0:00:01.2  (   3.7 % )     0:00:01.2 /  0:00:01.2    1.0
[05/08 17:56:45     23s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:45     23s] [ GlobalPlace            ]      1   0:00:06.8  (  21.8 % )     0:00:06.8 /  0:00:01.9    0.3
[05/08 17:56:45     23s] [ IncrReplace            ]      1   0:00:09.1  (  29.0 % )     0:00:09.1 /  0:00:00.3    0.0
[05/08 17:56:45     23s] [ RefinePlace            ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/08 17:56:45     23s] [ EarlyGlobalRoute       ]      2   0:00:09.6  (  30.7 % )     0:00:09.6 /  0:00:00.1    0.0
[05/08 17:56:45     23s] [ ExtractRC              ]      3   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 17:56:45     23s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 17:56:45     23s] [ FullDelayCalc          ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/08 17:56:45     23s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.2 % )     0:00:00.8 /  0:00:00.1    0.2
[05/08 17:56:45     23s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:45     23s] [ DrvReport              ]      2   0:00:00.7  (   2.1 % )     0:00:00.7 /  0:00:00.0    0.0
[05/08 17:56:45     23s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:45     23s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:45     23s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:45     23s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/08 17:56:45     23s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:45     23s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:56:45     23s] [ MISC                   ]          0:00:00.5  (   1.7 % )     0:00:00.5 /  0:00:00.5    0.9
[05/08 17:56:45     23s] ---------------------------------------------------------------------------------------------
[05/08 17:56:45     23s]  place_opt_design #1 TOTAL          0:00:31.3  ( 100.0 % )     0:00:31.3 /  0:00:07.2    0.2
[05/08 17:56:45     23s] ---------------------------------------------------------------------------------------------
[05/08 17:56:45     23s] 
[05/08 17:56:45     23s] @file 53: # Save the Database
[05/08 17:56:45     23s] @file 54: write_db placeOpt 
[05/08 17:56:45     23s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:56:45     23s] #% Begin save design ... (date=05/08 17:56:45, mem=1257.3M)
[05/08 17:56:45     23s] % Begin Save ccopt configuration ... (date=05/08 17:56:45, mem=1260.3M)
[05/08 17:56:45     23s] % End Save ccopt configuration ... (date=05/08 17:56:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1260.6M, current mem=1260.6M)
[05/08 17:56:45     23s] % Begin Save netlist data ... (date=05/08 17:56:45, mem=1260.6M)
[05/08 17:56:45     23s] Writing Binary DB to placeOpt/dff.v.bin in single-threaded mode...
[05/08 17:56:45     23s] % End Save netlist data ... (date=05/08 17:56:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1262.2M, current mem=1262.2M)
[05/08 17:56:45     23s] Saving symbol-table file ...
[05/08 17:56:45     23s] Saving congestion map file placeOpt/dff.route.congmap.gz ...
[05/08 17:56:45     23s] % Begin Save AAE data ... (date=05/08 17:56:45, mem=1262.4M)
[05/08 17:56:45     23s] Saving AAE Data ...
[05/08 17:56:45     23s] % End Save AAE data ... (date=05/08 17:56:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1262.4M, current mem=1262.4M)
[05/08 17:56:45     23s] Saving preference file placeOpt/gui.pref.tcl ...
[05/08 17:56:45     23s] Saving mode setting ...
[05/08 17:56:45     23s] Saving root attributes to be loaded post write_db ...
[05/08 17:56:45     23s] Saving global file ...
[05/08 17:56:45     23s] Saving root attributes to be loaded previous write_db ...
[05/08 17:56:46     24s] % Begin Save floorplan data ... (date=05/08 17:56:46, mem=1267.5M)
[05/08 17:56:46     24s] Saving floorplan file ...
[05/08 17:56:46     24s] % End Save floorplan data ... (date=05/08 17:56:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1267.6M, current mem=1267.6M)
[05/08 17:56:46     24s] Saving PG file placeOpt/dff.pg.gz, version#2, (Created by Innovus v20.14-s095_1 on Wed May  8 17:56:46 2024)
[05/08 17:56:46     24s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1319.3M) ***
[05/08 17:56:46     24s] Saving Drc markers ...
[05/08 17:56:46     24s] ... No Drc file written since there is no markers found.
[05/08 17:56:46     24s] % Begin Save placement data ... (date=05/08 17:56:46, mem=1267.6M)
[05/08 17:56:46     24s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 17:56:46     24s] Save Adaptive View Pruning View Names to Binary file
[05/08 17:56:46     24s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1322.3M) ***
[05/08 17:56:46     24s] % End Save placement data ... (date=05/08 17:56:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1267.7M, current mem=1267.7M)
[05/08 17:56:46     24s] % Begin Save routing data ... (date=05/08 17:56:46, mem=1267.7M)
[05/08 17:56:46     24s] Saving route file ...
[05/08 17:56:46     24s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1319.3M) ***
[05/08 17:56:46     24s] % End Save routing data ... (date=05/08 17:56:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1267.9M, current mem=1267.9M)
[05/08 17:56:46     24s] Saving SCANDEF file ...
[05/08 17:56:46     24s] 
[05/08 17:56:46     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:56:46     24s] Summary for sequential cells identification: 
[05/08 17:56:46     24s]   Identified SBFF number: 104
[05/08 17:56:46     24s]   Identified MBFF number: 0
[05/08 17:56:46     24s]   Identified SB Latch number: 0
[05/08 17:56:46     24s]   Identified MB Latch number: 0
[05/08 17:56:46     24s]   Not identified SBFF number: 16
[05/08 17:56:46     24s]   Not identified MBFF number: 0
[05/08 17:56:46     24s]   Not identified SB Latch number: 0
[05/08 17:56:46     24s]   Not identified MB Latch number: 0
[05/08 17:56:46     24s]   Number of sequential cells which are not FFs: 32
[05/08 17:56:46     24s]  Visiting view : wc
[05/08 17:56:46     24s]    : PowerDomain = none : Weighted F : unweighted  = 36.10 (1.000) with rcCorner = 0
[05/08 17:56:46     24s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[05/08 17:56:46     24s]  Visiting view : bc
[05/08 17:56:46     24s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[05/08 17:56:46     24s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[05/08 17:56:46     24s] TLC MultiMap info (StdDelay):
[05/08 17:56:46     24s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:56:46     24s]   : min_delay + min_timing + 1 + rccorners := 11.6ps
[05/08 17:56:46     24s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:56:46     24s]   : max_delay + max_timing + 1 + rccorners := 36.1ps
[05/08 17:56:46     24s]  Setting StdDelay to: 36.1ps
[05/08 17:56:46     24s] 
[05/08 17:56:46     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:56:46     24s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:56:46     24s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:56:46     24s] Start applying DEF ordered sections ...
[05/08 17:56:46     24s] Successfully applied all DEF ordered sections.
[05/08 17:56:46     24s] *** Scan Sanity Check Summary:
[05/08 17:56:46     24s] *** 1 scan chain  passed sanity check.
[05/08 17:56:46     24s] Saving property file placeOpt/dff.prop
[05/08 17:56:46     24s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1513.3M) ***
[05/08 17:56:46     24s] Saving rc congestion map placeOpt/dff.congmap.gz ...
[05/08 17:56:46     24s] % Begin Save power constraints data ... (date=05/08 17:56:46, mem=1269.3M)
[05/08 17:56:46     24s] % End Save power constraints data ... (date=05/08 17:56:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1269.3M, current mem=1269.3M)
[05/08 17:56:47     24s] Generated self-contained design placeOpt
[05/08 17:56:47     24s] #% End save design ... (date=05/08 17:56:47, total cpu=0:00:01.0, real=0:00:02.0, peak res=1271.0M, current mem=1271.0M)
[05/08 17:56:47     24s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:56:47     24s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 17:56:47     24s] 
[05/08 17:56:47     24s] @file 55: # Create a Clock Tree Spec and run CTS
[05/08 17:56:47     24s] @file 56: create_clock_tree_spec
[05/08 17:56:47     24s] Creating clock tree spec for modes (timing configs): sdc_cons
[05/08 17:56:47     24s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/08 17:56:47     24s] Reset timing graph...
[05/08 17:56:47     24s] Ignoring AAE DB Resetting ...
[05/08 17:56:47     24s] Reset timing graph done.
[05/08 17:56:47     24s] Ignoring AAE DB Resetting ...
[05/08 17:56:47     24s] Analyzing clock structure...
[05/08 17:56:47     24s] Analyzing clock structure done.
[05/08 17:56:47     24s] Reset timing graph...
[05/08 17:56:47     24s] Ignoring AAE DB Resetting ...
[05/08 17:56:47     24s] Reset timing graph done.
[05/08 17:56:47     24s] Extracting original clock gating for clk...
[05/08 17:56:47     24s]   clock_tree clk contains 1 sinks and 0 clock gates.
[05/08 17:56:47     24s]   Extraction for clk complete.
[05/08 17:56:47     24s] Extracting original clock gating for clk done.
[05/08 17:56:47     24s] The skew group clk/sdc_cons was created. It contains 1 sinks and 1 sources.
[05/08 17:56:47     24s] Checking clock tree convergence...
[05/08 17:56:47     24s] Checking clock tree convergence done.
[05/08 17:56:47     24s] @file 57: ccopt_design 
[05/08 17:56:47     24s] #% Begin ccopt_design (date=05/08 17:56:47, mem=1244.0M)
[05/08 17:56:47     24s] Turning off fast DC mode.
[05/08 17:56:47     24s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:24.5/0:00:49.4 (0.5), mem = 1345.9M
[05/08 17:56:47     24s] Runtime...
[05/08 17:56:47     24s] **INFO: User's settings:
[05/08 17:56:47     24s] delaycal_enable_high_fanout                                  true
[05/08 17:56:47     24s] delaycal_eng_copynetproptonewnet                             true
[05/08 17:56:47     24s] delaycal_ignore_net_load                                     false
[05/08 17:56:47     24s] delaycal_socv_accuracy_mode                                  low
[05/08 17:56:47     24s] delaycal_use_elmore_delay_upper_threshold                    10.0
[05/08 17:56:47     24s] delaycal_use_ideal_delay_for_clk_in_all_mode                 0
[05/08 17:56:47     24s] setAnalysisMode -cts                                         postCTS
[05/08 17:56:47     24s] setDelayCalMode -engine                                      aae
[05/08 17:56:47     24s] extract_rc_engine                                            pre_route
[05/08 17:56:47     24s] extract_rc_shrink_factor                                     0.9
[05/08 17:56:47     24s] opt_drv_margin                                               0.0
[05/08 17:56:47     24s] opt_fix_drv                                                  true
[05/08 17:56:47     24s] opt_preserve_all_sequential                                  true
[05/08 17:56:47     24s] opt_resize_flip_flops                                        true
[05/08 17:56:47     24s] opt_setup_target_slack                                       0.0
[05/08 17:56:47     24s] setOptMode -activeHoldViews                                  { bc }
[05/08 17:56:47     24s] setOptMode -activeSetupViews                                 { wc }
[05/08 17:56:47     24s] setOptMode -autoSetupViews                                   { wc}
[05/08 17:56:47     24s] setOptMode -autoTDGRSetupViews                               { wc}
[05/08 17:56:47     24s] reorder_scan_comp_logic                                      true
[05/08 17:56:47     24s] route_design_extract_third_party_compatible                  false
[05/08 17:56:47     24s] route_design_global_exp_timing_driven_std_delay              38.2
[05/08 17:56:47     24s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/08 17:56:47     24s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[05/08 17:56:47     24s] Set place::cacheFPlanSiteMark to 1
[05/08 17:56:47     24s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/08 17:56:47     24s] Using CCOpt effort standard.
[05/08 17:56:47     24s] CCOpt::Phase::Initialization...
[05/08 17:56:47     24s] Check Prerequisites...
[05/08 17:56:47     24s] Leaving CCOpt scope - CheckPlace...
[05/08 17:56:47     24s] OPERPROF: Starting checkPlace at level 1, MEM:1345.9M
[05/08 17:56:47     24s] z: 2, totalTracks: 1
[05/08 17:56:47     24s] z: 4, totalTracks: 1
[05/08 17:56:47     24s] z: 6, totalTracks: 1
[05/08 17:56:47     24s] z: 8, totalTracks: 1
[05/08 17:56:47     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1345.9M
[05/08 17:56:47     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1345.9M
[05/08 17:56:47     24s] Core basic site is CoreSite
[05/08 17:56:47     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1345.9M
[05/08 17:56:47     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.002, MEM:1354.7M
[05/08 17:56:47     24s] SiteArray: non-trimmed site array dimensions = 3 x 33
[05/08 17:56:47     24s] SiteArray: use 4,096 bytes
[05/08 17:56:47     24s] SiteArray: current memory after site array memory allocation 1354.7M
[05/08 17:56:47     24s] SiteArray: FP blocked sites are writable
[05/08 17:56:47     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.003, MEM:1354.7M
[05/08 17:56:47     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.004, MEM:1354.7M
[05/08 17:56:47     24s] Begin checking placement ... (start mem=1345.9M, init mem=1354.7M)
[05/08 17:56:47     24s] 
[05/08 17:56:47     24s] Running CheckPlace using 1 thread in normal mode...
[05/08 17:56:47     24s] 
[05/08 17:56:47     24s] ...checkPlace normal is done!
[05/08 17:56:47     24s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1354.7M
[05/08 17:56:47     24s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1354.7M
[05/08 17:56:47     24s] *info: Placed = 2             
[05/08 17:56:47     24s] *info: Unplaced = 0           
[05/08 17:56:47     24s] Placement Density:39.39%(9/23)
[05/08 17:56:47     24s] Placement Density (including fixed std cells):39.39%(9/23)
[05/08 17:56:47     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1354.7M
[05/08 17:56:47     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1354.7M
[05/08 17:56:47     24s] OPERPROF: Finished checkPlace at level 1, CPU:0.009, REAL:0.007, MEM:1354.7M
[05/08 17:56:47     24s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1354.7M)
[05/08 17:56:47     24s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:47     24s] Innovus will update I/O latencies
[05/08 17:56:47     24s] 
[05/08 17:56:47     24s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/08 17:56:47     24s] 
[05/08 17:56:47     24s] 
[05/08 17:56:47     24s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:47     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:47     24s] UM:*                                                                   Check Prerequisites
[05/08 17:56:47     24s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:47     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:47     24s] UM:*                                                                   CCOpt::Phase::Initialization
[05/08 17:56:47     24s] Executing ccopt post-processing.
[05/08 17:56:47     24s] Synthesizing clock trees with CCOpt...
[05/08 17:56:47     24s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:56:47     24s] CCOpt::Phase::PreparingToBalance...
[05/08 17:56:47     24s] Leaving CCOpt scope - Initializing power interface...
[05/08 17:56:47     24s] 
[05/08 17:56:47     24s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:47     24s] Positive (advancing) pin insertion delays
[05/08 17:56:47     24s] =========================================
[05/08 17:56:47     24s] 
[05/08 17:56:47     24s] 
[05/08 17:56:47     24s] Negative (delaying) pin insertion delays
[05/08 17:56:47     24s] ========================================
[05/08 17:56:47     24s] 
[05/08 17:56:47     24s] Found 0 advancing pin insertion delay (0.000% of 1 clock tree sinks)
[05/08 17:56:47     24s] Found 0 delaying pin insertion delay (0.000% of 1 clock tree sinks)
[05/08 17:56:47     24s] Notify start of optimization...
[05/08 17:56:47     24s] Notify start of optimization done.
[05/08 17:56:47     24s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/08 17:56:47     24s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:47     24s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1354.7M
[05/08 17:56:47     24s] All LLGs are deleted
[05/08 17:56:47     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1354.7M
[05/08 17:56:47     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1354.7M
[05/08 17:56:47     24s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1351.7M
[05/08 17:56:47     24s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:47     24s] ### Creating LA Mngr. totSessionCpu=0:00:24.9 mem=1351.7M
[05/08 17:56:47     24s] ### Creating LA Mngr, finished. totSessionCpu=0:00:24.9 mem=1351.7M
[05/08 17:56:47     24s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1351.65 MB )
[05/08 17:56:47     24s] (I)       Started Import and model ( Curr Mem: 1351.65 MB )
[05/08 17:56:47     24s] (I)       Started Create place DB ( Curr Mem: 1351.65 MB )
[05/08 17:56:47     24s] (I)       Started Import place data ( Curr Mem: 1351.65 MB )
[05/08 17:56:47     24s] (I)       Started Read instances and placement ( Curr Mem: 1351.65 MB )
[05/08 17:56:47     24s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:47     24s] (I)       Started Read nets ( Curr Mem: 1351.65 MB )
[05/08 17:56:47     24s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:47     24s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:47     24s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:47     24s] (I)       Started Create route DB ( Curr Mem: 1351.65 MB )
[05/08 17:56:47     24s] (I)       == Non-default Options ==
[05/08 17:56:47     24s] (I)       Maximum routing layer                              : 11
[05/08 17:56:47     24s] (I)       Number of threads                                  : 1
[05/08 17:56:47     24s] (I)       Method to set GCell size                           : row
[05/08 17:56:47     24s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[05/08 17:56:47     24s] (I)       Started Import route data (1T) ( Curr Mem: 1351.65 MB )
[05/08 17:56:47     24s] (I)       Use row-based GCell size
[05/08 17:56:47     24s] (I)       Use row-based GCell align
[05/08 17:56:47     24s] (I)       GCell unit size   : 3420
[05/08 17:56:47     24s] (I)       GCell multiplier  : 1
[05/08 17:56:47     24s] (I)       GCell row height  : 3420
[05/08 17:56:47     24s] (I)       Actual row height : 3420
[05/08 17:56:47     24s] (I)       GCell align ref   : 5200 5320
[05/08 17:56:47     24s] [NR-eGR] Track table information for default rule: 
[05/08 17:56:47     24s] [NR-eGR] Metal1 has no routable track
[05/08 17:56:47     24s] [NR-eGR] Metal2 has single uniform track structure
[05/08 17:56:47     24s] [NR-eGR] Metal3 has single uniform track structure
[05/08 17:56:48     24s] [NR-eGR] Metal4 has single uniform track structure
[05/08 17:56:48     24s] [NR-eGR] Metal5 has single uniform track structure
[05/08 17:56:48     24s] [NR-eGR] Metal6 has single uniform track structure
[05/08 17:56:48     24s] [NR-eGR] Metal7 has single uniform track structure
[05/08 17:56:48     24s] [NR-eGR] Metal8 has single uniform track structure
[05/08 17:56:48     24s] [NR-eGR] Metal9 has single uniform track structure
[05/08 17:56:48     24s] [NR-eGR] Metal10 has single uniform track structure
[05/08 17:56:48     24s] [NR-eGR] Metal11 has single uniform track structure
[05/08 17:56:48     24s] (I)       ==================== Default via =====================
[05/08 17:56:48     24s] (I)       +----+------------------+----------------------------+
[05/08 17:56:48     24s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 17:56:48     24s] (I)       +----+------------------+----------------------------+
[05/08 17:56:48     24s] (I)       |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 17:56:48     24s] (I)       |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 17:56:48     24s] (I)       |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 17:56:48     24s] (I)       |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 17:56:48     24s] (I)       |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 17:56:48     24s] (I)       |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 17:56:48     24s] (I)       |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 17:56:48     24s] (I)       |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 17:56:48     24s] (I)       |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 17:56:48     24s] (I)       | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 17:56:48     24s] (I)       +----+------------------+----------------------------+
[05/08 17:56:48     24s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1351.65 MB )
[05/08 17:56:48     24s] (I)       Started Read routing blockages ( Curr Mem: 1351.65 MB )
[05/08 17:56:48     24s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:48     24s] (I)       Started Read instance blockages ( Curr Mem: 1351.65 MB )
[05/08 17:56:48     24s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:48     24s] (I)       Started Read PG blockages ( Curr Mem: 1351.65 MB )
[05/08 17:56:48     24s] [NR-eGR] Read 209 PG shapes
[05/08 17:56:48     24s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:48     24s] (I)       Started Read boundary cut boxes ( Curr Mem: 1351.65 MB )
[05/08 17:56:48     24s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:48     24s] [NR-eGR] #Routing Blockages  : 0
[05/08 17:56:48     24s] [NR-eGR] #Instance Blockages : 0
[05/08 17:56:49     24s] [NR-eGR] #PG Blockages       : 209
[05/08 17:56:49     24s] [NR-eGR] #Halo Blockages     : 0
[05/08 17:56:49     24s] [NR-eGR] #Boundary Blockages : 0
[05/08 17:56:49     24s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.50 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Read blackboxes ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/08 17:56:49     24s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Read prerouted ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 17:56:49     24s] (I)       Started Read unlegalized nets ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Read nets ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=0
[05/08 17:56:49     24s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Set up via pillars ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       early_global_route_priority property id does not exist.
[05/08 17:56:49     24s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Model blockages into capacity
[05/08 17:56:49     24s] (I)       Read Num Blocks=209  Num Prerouted Wires=0  Num CS=0
[05/08 17:56:49     24s] (I)       Started Initialize 3D capacity ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Layer 1 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:49     24s] (I)       Layer 2 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:49     24s] (I)       Layer 3 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:49     24s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:49     24s] (I)       Layer 5 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:49     24s] (I)       Layer 6 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:49     24s] (I)       Layer 7 (V) : #blockages 20 : #preroutes 0
[05/08 17:56:49     24s] (I)       Layer 8 (H) : #blockages 20 : #preroutes 0
[05/08 17:56:49     24s] (I)       Layer 9 (V) : #blockages 31 : #preroutes 0
[05/08 17:56:49     24s] (I)       Layer 10 (H) : #blockages 18 : #preroutes 0
[05/08 17:56:49     24s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       -- layer congestion ratio --
[05/08 17:56:49     24s] (I)       Layer 1 : 0.100000
[05/08 17:56:49     24s] (I)       Layer 2 : 0.700000
[05/08 17:56:49     24s] (I)       Layer 3 : 0.700000
[05/08 17:56:49     24s] (I)       Layer 4 : 0.700000
[05/08 17:56:49     24s] (I)       Layer 5 : 0.700000
[05/08 17:56:49     24s] (I)       Layer 6 : 0.700000
[05/08 17:56:49     24s] (I)       Layer 7 : 0.700000
[05/08 17:56:49     24s] (I)       Layer 8 : 0.700000
[05/08 17:56:49     24s] (I)       Layer 9 : 0.700000
[05/08 17:56:49     24s] (I)       Layer 10 : 0.700000
[05/08 17:56:49     24s] (I)       Layer 11 : 0.700000
[05/08 17:56:49     24s] (I)       ----------------------------
[05/08 17:56:49     24s] (I)       Number of ignored nets                =      0
[05/08 17:56:49     24s] (I)       Number of connected nets              =      0
[05/08 17:56:49     24s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/08 17:56:49     24s] (I)       Number of clock nets                  =      1.  Ignored: No
[05/08 17:56:49     24s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/08 17:56:49     24s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/08 17:56:49     24s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 17:56:49     24s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/08 17:56:49     24s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/08 17:56:49     24s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 17:56:49     24s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:56:49     24s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 1.53 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 1.53 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Read aux data ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Others data preparation ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:56:49     24s] (I)       Started Create route kernel ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Ndr track 0 does not exist
[05/08 17:56:49     24s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:56:49     24s] (I)       Routing area        : (0, 0) - (23600, 17480)
[05/08 17:56:49     24s] (I)       Core area           : (5200, 5320) - (18400, 12160)
[05/08 17:56:49     24s] (I)       Site width          :   400  (dbu)
[05/08 17:56:49     24s] (I)       Row height          :  3420  (dbu)
[05/08 17:56:49     24s] (I)       GCell row height    :  3420  (dbu)
[05/08 17:56:49     24s] (I)       GCell width         :  3420  (dbu)
[05/08 17:56:49     24s] (I)       GCell height        :  3420  (dbu)
[05/08 17:56:49     24s] (I)       Grid                :     7     5    11
[05/08 17:56:49     24s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/08 17:56:49     24s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/08 17:56:49     24s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/08 17:56:49     24s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/08 17:56:49     24s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/08 17:56:49     24s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/08 17:56:49     24s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/08 17:56:49     24s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1400   760
[05/08 17:56:49     24s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/08 17:56:49     24s] (I)       Total num of tracks :     0    59    46    59    46    59    46    59    46    22    18
[05/08 17:56:49     24s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/08 17:56:49     24s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/08 17:56:49     24s] (I)       --------------------------------------------------------
[05/08 17:56:49     24s] 
[05/08 17:56:49     24s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1[05/08 17:56:49     24s] [NR-eGR] ============ Routing rule table ============
[05/08 17:56:49     24s] [NR-eGR] Rule id: 0  Nets: 7 
 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 17:56:49     24s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/08 17:56:49     24s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:49     24s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:49     24s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 17:56:49     24s] (I)       blocked tracks on layer2 : = 84 / 295 (28.47%)
[05/08 17:56:49     24s] [NR-eGR] ========================================
[05/08 17:56:49     24s] [NR-eGR] 
[05/08 17:56:49     24s] (I)       blocked tracks on layer3 : = 26 / 322 (8.07%)
[05/08 17:56:49     24s] (I)       blocked tracks on layer4 : = 84 / 295 (28.47%)
[05/08 17:56:49     24s] (I)       blocked tracks on layer5 : = 26 / 322 (8.07%)
[05/08 17:56:49     24s] (I)       blocked tracks on layer6 : = 84 / 295 (28.47%)
[05/08 17:56:49     24s] (I)       blocked tracks on layer7 : = 26 / 322 (8.07%)
[05/08 17:56:49     24s] (I)       blocked tracks on layer8 : = 84 / 295 (28.47%)
[05/08 17:56:49     24s] (I)       blocked tracks on layer9 : = 40 / 322 (12.42%)
[05/08 17:56:49     24s] (I)       blocked tracks on layer10 : = 60 / 110 (54.55%)
[05/08 17:56:49     24s] (I)       blocked tracks on layer11 : = 65 / 126 (51.59%)
[05/08 17:56:49     24s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 1.53 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Reset routing kernel
[05/08 17:56:49     24s] (I)       Started Global Routing ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Initialization ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       totalPins=15  totalGlobalPin=15 (100.00%)
[05/08 17:56:49     24s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Net group 1 ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Generate topology ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       total 2D Cap : 2391 = (1265 H, 1126 V)
[05/08 17:56:49     24s] (I)       
[05/08 17:56:49     24s] (I)       ============  Phase 1a Route ============
[05/08 17:56:49     24s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 11]
[05/08 17:56:49     24s] (I)       Started Phase 1a ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Pattern routing (1T) ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:49     24s] (I)       Started Add via demand to 2D ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       
[05/08 17:56:49     24s] (I)       ============  Phase 1b Route ============
[05/08 17:56:49     24s] (I)       Started Phase 1b ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:49     24s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.327000e+01um
[05/08 17:56:49     24s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/08 17:56:49     24s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/08 17:56:49     24s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       
[05/08 17:56:49     24s] (I)       ============  Phase 1c Route ============
[05/08 17:56:49     24s] (I)       Started Phase 1c ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:49     24s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       
[05/08 17:56:49     24s] (I)       ============  Phase 1d Route ============
[05/08 17:56:49     24s] (I)       Started Phase 1d ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:49     24s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       
[05/08 17:56:49     24s] (I)       ============  Phase 1e Route ============
[05/08 17:56:49     24s] (I)       Started Phase 1e ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Route legalization ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Usage: 37 = (22 H, 15 V) = (1.74% H, 1.33% V) = (3.762e+01um H, 2.565e+01um V)
[05/08 17:56:49     24s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.327000e+01um
[05/08 17:56:49     24s] (I)       
[05/08 17:56:49     24s] (I)       ============  Phase 1l Route ============
[05/08 17:56:49     24s] (I)       Started Phase 1l ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Layer assignment (1T) ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Started Clean cong LA ( Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:49     24s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/08 17:56:49     24s] (I)       Layer  2:        213        13         0           0         239    ( 0.00%) 
[05/08 17:56:49     24s] (I)       Layer  3:        261        21         0           0         270    ( 0.00%) 
[05/08 17:56:49     24s] (I)       Layer  4:        213         2         0           0         239    ( 0.00%) 
[05/08 17:56:49     24s] (I)       Layer  5:        261         0         0           0         270    ( 0.00%) 
[05/08 17:56:49     24s] (I)       Layer  6:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:49     24s] (I)       Layer  7:        261         0         0           0         270    ( 0.00%) 
[05/08 17:56:49     24s] (I)       Layer  8:        213         0         0           0         239    ( 0.00%) 
[05/08 17:56:49     24s] (I)       Layer  9:        256         0         0           0         270    ( 0.00%) 
[05/08 17:56:49     24s] (I)       Layer 10:         36         0         0          41          54    (43.16%) 
[05/08 17:56:49     24s] (I)       Layer 11:         48         0         0          43          64    (40.19%) 
[05/08 17:56:49     24s] (I)       Total:          1975        36         0          84        2154    ( 3.75%) 
[05/08 17:56:49     24s] (I)       
[05/08 17:56:49     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 17:56:49     24s] [NR-eGR]                        OverCon            
[05/08 17:56:49     24s] [NR-eGR]                         #Gcell     %Gcell
[05/08 17:56:49     24s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 17:56:49     24s] [NR-eGR] ----------------------------------------------
[05/08 17:56:50     24s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:50     24s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:50     24s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:50     24s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:50     24s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:51     24s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:51     24s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:51     24s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:51     24s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:51     24s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:51     24s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:52     24s] [NR-eGR] ----------------------------------------------
[05/08 17:56:52     24s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 17:56:52     24s] [NR-eGR] 
[05/08 17:56:52     24s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 3.35 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] (I)       Started Export 3D cong map ( Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] (I)       total 2D Cap : 2423 = (1281 H, 1142 V)
[05/08 17:56:52     24s] (I)       Started Export 2D cong map ( Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/08 17:56:52     24s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 17:56:52     24s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] (I)       Started Free existing wires ( Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] (I)       ============= Track Assignment ============
[05/08 17:56:52     24s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] (I)       Started Track Assignment ( Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[05/08 17:56:52     24s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] (I)       Run single-thread track assignment
[05/08 17:56:52     24s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] (I)       Started Export ( Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] [NR-eGR] Started Export DB wires ( Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] [NR-eGR] Started Export all nets ( Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] [NR-eGR] Started Set wire vias ( Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.12 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:52     24s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.38 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:53     24s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:53     24s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 8
[05/08 17:56:53     24s] [NR-eGR] Metal2  (2V) length: 2.796000e+01um, number of vias: 15
[05/08 17:56:53     24s] [NR-eGR] Metal3  (3H) length: 4.155500e+01um, number of vias: 6
[05/08 17:56:53     24s] [NR-eGR] Metal4  (4V) length: 4.370000e+00um, number of vias: 0
[05/08 17:56:53     24s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:53     24s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:53     24s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:53     24s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:53     24s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:53     24s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:53     24s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:53     24s] [NR-eGR] Total length: 7.388500e+01um, number of vias: 29
[05/08 17:56:53     24s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:53     24s] [NR-eGR] Total eGR-routed clock nets wire length: 1.057500e+01um 
[05/08 17:56:53     24s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:53     24s] (I)       Started Update net boxes ( Curr Mem: 1351.65 MB )
[05/08 17:56:53     24s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:53     24s] (I)       Started Update timing ( Curr Mem: 1351.65 MB )
[05/08 17:56:53     24s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:53     24s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.45 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:53     24s] (I)       Started Postprocess design ( Curr Mem: 1351.65 MB )
[05/08 17:56:53     24s] Saved RC grid cleaned up.
[05/08 17:56:53     24s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:53     24s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 5.33 sec, Curr Mem: 1351.65 MB )
[05/08 17:56:53     24s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:05.3)
[05/08 17:56:53     24s] Rebuilding timing graph...
[05/08 17:56:53     24s] Rebuilding timing graph done.
[05/08 17:56:53     24s] Legalization setup...
[05/08 17:56:53     24s] Using cell based legalization.
[05/08 17:56:53     24s] Initializing placement interface...
[05/08 17:56:53     24s]   Use check_library -place or consult logv if problems occur.
[05/08 17:56:53     24s]   Leaving CCOpt scope - Initializing placement interface...
[05/08 17:56:53     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1357.4M
[05/08 17:56:53     24s] z: 2, totalTracks: 1
[05/08 17:56:53     24s] z: 4, totalTracks: 1
[05/08 17:56:53     24s] z: 6, totalTracks: 1
[05/08 17:56:53     24s] z: 8, totalTracks: 1
[05/08 17:56:53     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1357.4M
[05/08 17:56:53     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1357.4M
[05/08 17:56:53     24s] Core basic site is CoreSite
[05/08 17:56:53     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1357.4M
[05/08 17:56:53     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:1357.4M
[05/08 17:56:53     24s] SiteArray: non-trimmed site array dimensions = 3 x 33
[05/08 17:56:53     24s] SiteArray: use 4,096 bytes
[05/08 17:56:53     24s] SiteArray: current memory after site array memory allocation 1357.4M
[05/08 17:56:53     24s] SiteArray: FP blocked sites are writable
[05/08 17:56:53     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:56:53     24s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1357.4M
[05/08 17:56:53     24s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1357.4M
[05/08 17:56:53     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.020, MEM:1357.4M
[05/08 17:56:53     24s] OPERPROF:     Starting CMU at level 3, MEM:1357.4M
[05/08 17:56:53     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1357.4M
[05/08 17:56:53     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.022, MEM:1357.4M
[05/08 17:56:53     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1357.4MB).
[05/08 17:56:53     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.024, MEM:1357.4M
[05/08 17:56:53     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1357.4M
[05/08 17:56:53     24s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:53     24s] Initializing placement interface done.
[05/08 17:56:53     24s] Leaving CCOpt scope - Cleaning up placement interface...
[05/08 17:56:53     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1357.4M
[05/08 17:56:53     24s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:53     24s] Leaving CCOpt scope - Initializing placement interface...
[05/08 17:56:53     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1357.4M
[05/08 17:56:53     24s] z: 2, totalTracks: 1
[05/08 17:56:53     24s] z: 4, totalTracks: 1
[05/08 17:56:53     24s] z: 6, totalTracks: 1
[05/08 17:56:53     24s] z: 8, totalTracks: 1
[05/08 17:56:53     24s] #spOpts: mergeVia=F 
[05/08 17:56:53     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1357.4M
[05/08 17:56:53     24s] OPERPROF:     Starting CMU at level 3, MEM:1357.4M
[05/08 17:56:53     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1357.4M
[05/08 17:56:53     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1357.4M
[05/08 17:56:53     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1357.4MB).
[05/08 17:56:53     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1357.4M
[05/08 17:56:53     24s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:53     24s] (I)       Load db... (mem=1357.4M)
[05/08 17:56:53     24s] (I)       Read data from FE... (mem=1357.4M)
[05/08 17:56:53     24s] (I)       Started Read instances and placement ( Curr Mem: 1357.43 MB )
[05/08 17:56:53     24s] (I)       Number of ignored instance 0
[05/08 17:56:53     24s] (I)       Number of inbound cells 0
[05/08 17:56:53     24s] (I)       Number of opened ILM blockages 0
[05/08 17:56:53     24s] (I)       Number of instances temporarily fixed by detailed placement 0
[05/08 17:56:53     24s] (I)       numMoveCells=2, numMacros=0  numPads=7  numMultiRowHeightInsts=0
[05/08 17:56:53     24s] (I)       cell height: 3420, count: 2
[05/08 17:56:53     24s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.43 MB )
[05/08 17:56:53     24s] (I)       Read rows... (mem=1357.4M)
[05/08 17:56:53     24s] (I)       Done Read rows (cpu=0.000s, mem=1357.4M)
[05/08 17:56:53     24s] (I)       Done Read data from FE (cpu=0.001s, mem=1357.4M)
[05/08 17:56:53     24s] (I)       Done Load db (cpu=0.001s, mem=1357.4M)
[05/08 17:56:53     24s] (I)       Constructing placeable region... (mem=1357.4M)
[05/08 17:56:53     24s] (I)       Constructing bin map
[05/08 17:56:53     24s] (I)       Initialize bin information with width=34200 height=34200
[05/08 17:56:53     24s] (I)       Done constructing bin map
[05/08 17:56:53     24s] (I)       Compute region effective width... (mem=1357.4M)
[05/08 17:56:53     24s] (I)       Done Compute region effective width (cpu=0.000s, mem=1357.4M)
[05/08 17:56:53     24s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1357.4M)
[05/08 17:56:53     24s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:53     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:53     24s] UM:*                                                                   Legalization setup
[05/08 17:56:53     24s] Validating CTS configuration...
[05/08 17:56:53     24s] Checking module port directions...
[05/08 17:56:53     24s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:53     24s] Non-default attributes:
[05/08 17:56:53     24s] cts_merge_clock_gates is set for at least one object
[05/08 17:56:53     24s] cts_merge_clock_logic is set for at least one object
[05/08 17:56:53     24s] cts_route_type is set for at least one object
[05/08 17:56:53     24s] cts_target_max_transition_time_sdc is set for at least one object
[05/08 17:56:53     24s] Route type trimming info:
[05/08 17:56:53     24s]   No route type modifications were made.
[05/08 17:56:53     24s] Found no blackbox sink pins.
[05/08 17:56:53     24s] Accumulated time to calculate placeable region: 3.6e-05
[05/08 17:56:53     24s] (I)       Return empty region as tech site is not initialized
[05/08 17:56:53     24s] Accumulated time to calculate placeable region: 4.8e-05
[05/08 17:56:53     24s] (I)       Initializing Steiner engine. 
[05/08 17:56:53     24s] LayerId::1 widthSet size::4
[05/08 17:56:53     24s] LayerId::2 widthSet size::4
[05/08 17:56:53     24s] LayerId::3 widthSet size::4
[05/08 17:56:53     24s] LayerId::4 widthSet size::4
[05/08 17:56:53     24s] LayerId::5 widthSet size::4
[05/08 17:56:53     24s] LayerId::6 widthSet size::4
[05/08 17:56:53     24s] LayerId::7 widthSet size::5
[05/08 17:56:53     24s] LayerId::8 widthSet size::5
[05/08 17:56:53     24s] LayerId::9 widthSet size::5
[05/08 17:56:53     24s] LayerId::10 widthSet size::4
[05/08 17:56:53     24s] LayerId::11 widthSet size::3
[05/08 17:56:53     24s] eee: pegSigSF::1.070000
[05/08 17:56:53     24s] Updating RC grid for preRoute extraction ...
[05/08 17:56:53     24s] Initializing multi-corner capacitance tables ... 
[05/08 17:56:53     24s] Initializing multi-corner resistance tables ...
[05/08 17:56:53     24s] Creating RPSQ from WeeR and WRes ...
[05/08 17:56:53     25s] eee: l::1 avDens::0.019363 usedTrk::1.742690 availTrk::90.000000 sigTrk::1.742690
[05/08 17:56:53     25s] eee: l::2 avDens::0.019124 usedTrk::1.635088 availTrk::85.500000 sigTrk::1.635088
[05/08 17:56:53     25s] eee: l::3 avDens::0.027001 usedTrk::2.430117 availTrk::90.000000 sigTrk::2.430117
[05/08 17:56:53     25s] eee: l::4 avDens::0.002989 usedTrk::0.255556 availTrk::85.500000 sigTrk::0.255556
[05/08 17:56:53     25s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:53     25s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:53     25s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:53     25s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:53     25s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:56:53     25s] eee: l::10 avDens::0.087104 usedTrk::2.978947 availTrk::34.200000 sigTrk::2.978947
[05/08 17:56:53     25s] eee: l::11 avDens::0.066927 usedTrk::2.409357 availTrk::36.000000 sigTrk::2.409357
[05/08 17:56:53     25s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:56:53     25s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:56:53     25s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.059146 ; aWlH: 0.000000 ; Pmax: 0.806200 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[05/08 17:56:53     25s] End AAE Lib Interpolated Model. (MEM=1357.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:56:53     25s] Library trimming buffers in power domain auto-default and half-corner max_delay:setup.late removed 2 of 5 cells
[05/08 17:56:53     25s] Original list had 5 cells:
[05/08 17:56:53     25s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 
[05/08 17:56:53     25s] New trimmed list has 3 cells:
[05/08 17:56:53     25s] CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/08 17:56:53     25s] Accumulated time to calculate placeable region: 7.1e-05
[05/08 17:56:53     25s] Library trimming inverters in power domain auto-default and half-corner max_delay:setup.late removed 3 of 7 cells
[05/08 17:56:53     25s] Original list had 7 cells:
[05/08 17:56:53     25s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[05/08 17:56:53     25s] New trimmed list has 4 cells:
[05/08 17:56:53     25s] INVX3 INVX2 INVX1 INVXL 
[05/08 17:56:53     25s] Accumulated time to calculate placeable region: 7.2e-05
[05/08 17:56:53     25s] Accumulated time to calculate placeable region: 0.000109
[05/08 17:56:53     25s] Accumulated time to calculate placeable region: 0.000124
[05/08 17:56:53     25s] Accumulated time to calculate placeable region: 0.000125
[05/08 17:56:53     25s] Accumulated time to calculate placeable region: 0.000148
[05/08 17:56:53     25s] Accumulated time to calculate placeable region: 0.000149
[05/08 17:56:53     25s] Accumulated time to calculate placeable region: 0.000167
[05/08 17:56:53     25s] Accumulated time to calculate placeable region: 0.00018
[05/08 17:56:53     25s] Accumulated time to calculate placeable region: 0.000181
[05/08 17:56:53     25s] Accumulated time to calculate placeable region: 0.000194
[05/08 17:56:53     25s] Accumulated time to calculate placeable region: 0.000203
[05/08 17:56:53     25s] Clock tree balancer configuration for clock_tree clk:
[05/08 17:56:53     25s] Non-default attributes:
[05/08 17:56:53     25s]   cts_merge_clock_gates: true (default: false)
[05/08 17:56:53     25s]   cts_merge_clock_logic: true (default: false)
[05/08 17:56:53     25s]   cts_route_type (leaf): default_route_type_leaf (default: default)
[05/08 17:56:53     25s]   cts_route_type (trunk): default_route_type_nonleaf (default: default)
[05/08 17:56:53     25s]   cts_route_type (top): default_route_type_nonleaf (default: default)
[05/08 17:56:53     25s] For power domain auto-default:
[05/08 17:56:53     25s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
[05/08 17:56:53     25s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[05/08 17:56:53     25s]   Clock gates (with test): TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[05/08 17:56:53     25s]   Clock gates   (no test): TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[05/08 17:56:53     25s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 22.572um^2
[05/08 17:56:53     25s] Top Routing info:
[05/08 17:56:53     25s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/08 17:56:53     25s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[05/08 17:56:53     25s] Trunk Routing info:
[05/08 17:56:53     25s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/08 17:56:53     25s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/08 17:56:53     25s] Leaf Routing info:
[05/08 17:56:53     25s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/08 17:56:53     25s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/08 17:56:53     25s] For timing_corner max_delay:setup, late and power domain auto-default:
[05/08 17:56:53     25s]   Slew time target (leaf):    0.100ns
[05/08 17:56:53     25s]   Slew time target (trunk):   0.100ns
[05/08 17:56:53     25s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/08 17:56:53     25s]   Buffer unit delay: 0.102ns
[05/08 17:56:53     25s]   Buffer max distance: 77.500um
[05/08 17:56:53     25s] Fastest wire driving cells and distances:
[05/08 17:56:53     25s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=77.500um, saturatedSlew=0.090ns, speed=530.458um per ns, cellArea=30.890um^2 per 1000um}
[05/08 17:56:53     25s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
[05/08 17:56:53     25s]   Clock gate (with test): {lib_cell:TLATNTSCAX12, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=198.881um, saturatedSlew=0.090ns, speed=623.647um per ns, cellArea=55.028um^2 per 1000um}
[05/08 17:56:53     25s]   Clock gate   (no test): {lib_cell:TLATNCAX12, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=199.155um, saturatedSlew=0.090ns, speed=624.702um per ns, cellArea=48.083um^2 per 1000um}
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Logic Sizing Table:
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] ----------------------------------------------------------
[05/08 17:56:53     25s] Cell    Instance count    Source    Eligible library cells
[05/08 17:56:53     25s] ----------------------------------------------------------
[05/08 17:56:53     25s]   (empty table)
[05/08 17:56:53     25s] ----------------------------------------------------------
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Clock tree balancer configuration for skew_group clk/sdc_cons:
[05/08 17:56:53     25s]   Sources:                     pin clk
[05/08 17:56:53     25s]   Total number of sinks:       1
[05/08 17:56:53     25s]   Delay constrained sinks:     1
[05/08 17:56:53     25s]   Non-leaf sinks:              0
[05/08 17:56:53     25s]   Ignore pins:                 0
[05/08 17:56:53     25s]  Timing corner max_delay:setup.late:
[05/08 17:56:53     25s]   Skew target:                 0.102ns
[05/08 17:56:53     25s] Primary reporting skew groups are:
[05/08 17:56:53     25s] skew_group clk/sdc_cons with 1 clock sinks
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Clock DAG stats initial state:
[05/08 17:56:53     25s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:56:53     25s]   misc counts      : r=1, pp=0
[05/08 17:56:53     25s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:56:53     25s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:56:53     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:53     25s] UM:*                                                                   InitialState
[05/08 17:56:53     25s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/08 17:56:53     25s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Layer information for route type default_route_type_leaf:
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] ----------------------------------------------------------------------
[05/08 17:56:53     25s] Layer      Preferred    Route    Res.          Cap.          RC
[05/08 17:56:53     25s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/08 17:56:53     25s] ----------------------------------------------------------------------
[05/08 17:56:53     25s] Metal1     N            H          3.605         0.129         0.466
[05/08 17:56:53     25s] Metal2     N            V          3.302         0.157         0.520
[05/08 17:56:53     25s] Metal3     Y            H          3.274         0.157         0.513
[05/08 17:56:53     25s] Metal4     Y            V          3.302         0.156         0.516
[05/08 17:56:53     25s] Metal5     N            H          3.274         0.157         0.514
[05/08 17:56:53     25s] Metal6     N            V          3.302         0.144         0.475
[05/08 17:56:53     25s] Metal7     N            H          0.695         0.238         0.165
[05/08 17:56:53     25s] Metal8     N            V          0.695         0.223         0.155
[05/08 17:56:53     25s] Metal9     N            H          0.291         0.410         0.119
[05/08 17:56:53     25s] Metal10    N            V          0.153         0.226         0.035
[05/08 17:56:53     25s] Metal11    N            H          0.095         0.658         0.063
[05/08 17:56:53     25s] ----------------------------------------------------------------------
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/08 17:56:53     25s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Layer information for route type default_route_type_nonleaf:
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] ----------------------------------------------------------------------
[05/08 17:56:53     25s] Layer      Preferred    Route    Res.          Cap.          RC
[05/08 17:56:53     25s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/08 17:56:53     25s] ----------------------------------------------------------------------
[05/08 17:56:53     25s] Metal1     N            H          3.995         0.158         0.633
[05/08 17:56:53     25s] Metal2     N            V          3.808         0.173         0.660
[05/08 17:56:53     25s] Metal3     Y            H          3.965         0.175         0.694
[05/08 17:56:53     25s] Metal4     Y            V          3.808         0.173         0.657
[05/08 17:56:53     25s] Metal5     N            H          3.965         0.175         0.694
[05/08 17:56:53     25s] Metal6     N            V          3.808         0.165         0.628
[05/08 17:56:53     25s] Metal7     N            H          1.187         0.394         0.467
[05/08 17:56:53     25s] Metal8     N            V          1.080         0.371         0.400
[05/08 17:56:53     25s] Metal9     N            H          0.444         0.833         0.370
[05/08 17:56:53     25s] Metal10    N            V          0.159         0.343         0.054
[05/08 17:56:53     25s] Metal11    N            H          0.095         1.114         0.106
[05/08 17:56:53     25s] ----------------------------------------------------------------------
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/08 17:56:53     25s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Layer information for route type default_route_type_nonleaf:
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] ----------------------------------------------------------------------
[05/08 17:56:53     25s] Layer      Preferred    Route    Res.          Cap.          RC
[05/08 17:56:53     25s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/08 17:56:53     25s] ----------------------------------------------------------------------
[05/08 17:56:53     25s] Metal1     N            H          3.605         0.129         0.466
[05/08 17:56:53     25s] Metal2     N            V          3.302         0.157         0.520
[05/08 17:56:53     25s] Metal3     Y            H          3.274         0.157         0.513
[05/08 17:56:53     25s] Metal4     Y            V          3.302         0.156         0.516
[05/08 17:56:53     25s] Metal5     N            H          3.274         0.157         0.514
[05/08 17:56:53     25s] Metal6     N            V          3.302         0.144         0.475
[05/08 17:56:53     25s] Metal7     N            H          0.695         0.238         0.165
[05/08 17:56:53     25s] Metal8     N            V          0.695         0.223         0.155
[05/08 17:56:53     25s] Metal9     N            H          0.291         0.410         0.119
[05/08 17:56:53     25s] Metal10    N            V          0.153         0.226         0.035
[05/08 17:56:53     25s] Metal11    N            H          0.095         0.658         0.063
[05/08 17:56:53     25s] ----------------------------------------------------------------------
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Via selection for estimated routes (rule default):
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] ------------------------------------------------------------------------
[05/08 17:56:53     25s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[05/08 17:56:53     25s] Range                            (Ohm)    (fF)     (fs)     Only
[05/08 17:56:53     25s] ------------------------------------------------------------------------
[05/08 17:56:53     25s] Metal1-Metal2      M2_M1_VH      8.000    0.015    0.116    false
[05/08 17:56:53     25s] Metal2-Metal3      M3_M2_HV      8.000    0.012    0.099    false
[05/08 17:56:53     25s] Metal3-Metal4      M4_M3_VH      8.000    0.012    0.099    false
[05/08 17:56:53     25s] Metal4-Metal5      M5_M4_HV      8.000    0.012    0.099    false
[05/08 17:56:53     25s] Metal5-Metal6      M6_M5_VH      8.000    0.012    0.095    false
[05/08 17:56:53     25s] Metal6-Metal7      M7_M6_HV      2.000    0.015    0.030    false
[05/08 17:56:53     25s] Metal7-Metal8      M8_M7_VH      2.000    0.018    0.037    false
[05/08 17:56:53     25s] Metal8-Metal9      M9_M8_HV      0.530    0.024    0.013    false
[05/08 17:56:53     25s] Metal9-Metal10     M10_M9_VH     0.530    0.064    0.034    false
[05/08 17:56:53     25s] Metal10-Metal11    M11_M10_HV    0.060    0.033    0.002    false
[05/08 17:56:53     25s] ------------------------------------------------------------------------
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] No ideal or dont_touch nets found in the clock tree
[05/08 17:56:53     25s] No dont_touch hnets found in the clock tree
[05/08 17:56:53     25s] No dont_touch hpins found in the clock network.
[05/08 17:56:53     25s] Checking for illegal sizes of clock logic instances...
[05/08 17:56:53     25s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:53     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:53     25s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Filtering reasons for cell type: buffer
[05/08 17:56:53     25s] =======================================
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] ---------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:56:53     25s] Clock trees    Power domain    Reason                         Library cells
[05/08 17:56:53     25s] ---------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:56:53     25s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[05/08 17:56:53     25s]                                                                 CLKBUFX8 }
[05/08 17:56:53     25s] all            auto-default    Cannot be legalized            { BUFX2 }
[05/08 17:56:53     25s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[05/08 17:56:53     25s] ---------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Filtering reasons for cell type: inverter
[05/08 17:56:53     25s] =========================================
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] --------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:56:53     25s] Clock trees    Power domain    Reason                         Library cells
[05/08 17:56:53     25s] --------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:56:53     25s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[05/08 17:56:53     25s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[05/08 17:56:53     25s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[05/08 17:56:53     25s] --------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Filtering reasons for cell type: clock gate cell
[05/08 17:56:53     25s] ================================================
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] ---------------------------------------------------------------------------------------------------------
[05/08 17:56:53     25s] Clock trees    Power domain    Reason                 Library cells
[05/08 17:56:53     25s] ---------------------------------------------------------------------------------------------------------
[05/08 17:56:53     25s] all            auto-default    Cannot be legalized    { TLATNCAX16 TLATNCAX20 TLATNTSCAX16 TLATNTSCAX20 }
[05/08 17:56:53     25s] ---------------------------------------------------------------------------------------------------------
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] 
[05/08 17:56:53     25s] Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.7)
[05/08 17:56:53     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:53     25s] UM:*                                                                   Validating CTS configuration
[05/08 17:56:53     25s] CCOpt configuration status: all checks passed.
[05/08 17:56:53     25s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[05/08 17:56:53     25s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/08 17:56:53     25s]   No exclusion drivers are needed.
[05/08 17:56:53     25s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[05/08 17:56:53     25s] Antenna diode management...
[05/08 17:56:53     25s]   Found 0 antenna diodes in the clock trees.
[05/08 17:56:53     25s]   
[05/08 17:56:53     25s] Antenna diode management done.
[05/08 17:56:53     25s] Adding driver cells for primary IOs...
[05/08 17:56:53     25s]   
[05/08 17:56:53     25s]   ----------------------------------------------------------------------------------------------
[05/08 17:56:53     25s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/08 17:56:53     25s]   ----------------------------------------------------------------------------------------------
[05/08 17:56:53     25s]     (empty table)
[05/08 17:56:53     25s]   ----------------------------------------------------------------------------------------------
[05/08 17:56:53     25s]   
[05/08 17:56:53     25s]   
[05/08 17:56:53     25s] Adding driver cells for primary IOs done.
[05/08 17:56:53     25s] Adding driver cell for primary IO roots...
[05/08 17:56:53     25s] Adding driver cell for primary IO roots done.
[05/08 17:56:53     25s] Maximizing clock DAG abstraction...
[05/08 17:56:53     25s] Maximizing clock DAG abstraction done.
[05/08 17:56:53     25s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.6 real=0:00:06.1)
[05/08 17:56:53     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:53     25s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[05/08 17:56:53     25s] Synthesizing clock trees...
[05/08 17:56:53     25s]   Preparing To Balance...
[05/08 17:56:53     25s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/08 17:56:53     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1409.7M
[05/08 17:56:53     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1409.7M
[05/08 17:56:53     25s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:53     25s]   Leaving CCOpt scope - Initializing placement interface...
[05/08 17:56:53     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1400.1M
[05/08 17:56:53     25s] z: 2, totalTracks: 1
[05/08 17:56:53     25s] z: 4, totalTracks: 1
[05/08 17:56:53     25s] z: 6, totalTracks: 1
[05/08 17:56:53     25s] z: 8, totalTracks: 1
[05/08 17:56:53     25s] #spOpts: mergeVia=F 
[05/08 17:56:53     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1400.1M
[05/08 17:56:53     25s] OPERPROF:     Starting CMU at level 3, MEM:1400.1M
[05/08 17:56:53     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1400.1M
[05/08 17:56:53     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1400.1M
[05/08 17:56:53     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1400.1MB).
[05/08 17:56:53     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1400.1M
[05/08 17:56:53     25s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:53     25s]   Merging duplicate siblings in DAG...
[05/08 17:56:53     25s]     Clock DAG stats before merging:
[05/08 17:56:53     25s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:56:53     25s]       misc counts      : r=1, pp=0
[05/08 17:56:53     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:56:53     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:56:53     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:53     25s] UM:*                                                                   before merging
[05/08 17:56:53     25s]     Resynthesising clock tree into netlist...
[05/08 17:56:53     25s]       Reset timing graph...
[05/08 17:56:53     25s] Ignoring AAE DB Resetting ...
[05/08 17:56:53     25s]       Reset timing graph done.
[05/08 17:56:53     25s]     Resynthesising clock tree into netlist done.
[05/08 17:56:53     25s]     
[05/08 17:56:53     25s]     Disconnecting clock tree from netlist...
[05/08 17:56:53     25s]     Disconnecting clock tree from netlist done.
[05/08 17:56:53     25s]   Merging duplicate siblings in DAG done.
[05/08 17:56:53     25s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:53     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:53     25s] UM:*                                                                   Preparing To Balance
[05/08 17:56:53     25s]   CCOpt::Phase::Construction...
[05/08 17:56:53     25s]   Stage::Clustering...
[05/08 17:56:53     25s]   Clustering...
[05/08 17:56:53     25s]     Initialize for clustering...
[05/08 17:56:53     25s]     Clock DAG stats before clustering:
[05/08 17:56:53     25s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:56:53     25s]       misc counts      : r=1, pp=0
[05/08 17:56:53     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:56:53     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:56:53     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:53     25s] UM:*                                                                   before clustering
[05/08 17:56:53     25s]     Computing max distances from locked parents...
[05/08 17:56:53     25s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/08 17:56:53     25s]     Computing max distances from locked parents done.
[05/08 17:56:53     25s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:53     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:53     25s] UM:*                                                                   Initialize for clustering
[05/08 17:56:53     25s]     Bottom-up phase...
[05/08 17:56:53     25s]     Clustering clock_tree clk...
[05/08 17:56:53     25s] End AAE Lib Interpolated Model. (MEM=1400.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:56:53     25s]     Clustering clock_tree clk done.
[05/08 17:56:53     25s]     Clock DAG stats after bottom-up phase:
[05/08 17:56:53     25s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:56:53     25s]       misc counts      : r=1, pp=0
[05/08 17:56:53     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:56:53     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:56:53     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:53     25s] UM:*                                                                   after bottom-up phase
[05/08 17:56:53     25s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:53     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:53     25s] UM:*                                                                   Bottom-up phase
[05/08 17:56:53     25s]     Legalizing clock trees...
[05/08 17:56:53     25s]     Resynthesising clock tree into netlist...
[05/08 17:56:53     25s]       Reset timing graph...
[05/08 17:56:53     25s] Ignoring AAE DB Resetting ...
[05/08 17:56:53     25s]       Reset timing graph done.
[05/08 17:56:53     25s]     Resynthesising clock tree into netlist done.
[05/08 17:56:53     25s]     Commiting net attributes....
[05/08 17:56:53     25s]     Commiting net attributes. done.
[05/08 17:56:53     25s]     Leaving CCOpt scope - ClockRefiner...
[05/08 17:56:53     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1400.1M
[05/08 17:56:53     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1357.1M
[05/08 17:56:53     25s]     Assigned high priority to 1 instances.
[05/08 17:56:53     25s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[05/08 17:56:53     25s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1357.1M
[05/08 17:56:53     25s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[05/08 17:56:53     25s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1357.1M
[05/08 17:56:53     25s] z: 2, totalTracks: 1
[05/08 17:56:53     25s] z: 4, totalTracks: 1
[05/08 17:56:53     25s] z: 6, totalTracks: 1
[05/08 17:56:53     25s] z: 8, totalTracks: 1
[05/08 17:56:53     25s] #spOpts: mergeVia=F 
[05/08 17:56:53     25s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1357.1M
[05/08 17:56:54     25s] OPERPROF:       Starting CMU at level 4, MEM:1357.1M
[05/08 17:56:54     25s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1357.1M
[05/08 17:56:54     25s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:1357.1M
[05/08 17:56:54     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1357.1MB).
[05/08 17:56:54     25s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1357.1M
[05/08 17:56:54     25s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1357.1M
[05/08 17:56:54     25s] TDRefine: refinePlace mode is spiral
[05/08 17:56:54     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.678340.5
[05/08 17:56:54     25s] OPERPROF: Starting RefinePlace at level 1, MEM:1357.1M
[05/08 17:56:54     25s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:56:54     25s] *** Starting place_detail (0:00:25.7 mem=1357.1M) ***
[05/08 17:56:54     25s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:56:54     25s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1357.1M
[05/08 17:56:54     25s] Starting refinePlace ...
[05/08 17:56:54     25s] One DDP V2 for no tweak run.
[05/08 17:56:54     25s] ** Cut row section cpu time 0:00:00.0.
[05/08 17:56:54     25s]    Spread Effort: high, standalone mode, useDDP on.
[05/08 17:56:54     25s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1357.1MB) @(0:00:25.7 - 0:00:25.7).
[05/08 17:56:54     25s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:56:54     25s] wireLenOptFixPriorityInst 1 inst fixed
[05/08 17:56:54     25s] 
[05/08 17:56:54     25s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/08 17:56:54     25s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/08 17:56:54     25s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1357.1MB) @(0:00:25.7 - 0:00:25.7).
[05/08 17:56:54     25s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:56:54     25s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1357.1MB
[05/08 17:56:54     25s] Statistics of distance of Instance movement in refine placement:
[05/08 17:56:54     25s]   maximum (X+Y) =         0.00 um
[05/08 17:56:54     25s]   mean    (X+Y) =         0.00 um
[05/08 17:56:54     25s] Total instances moved : 0
[05/08 17:56:54     25s] Summary Report:
[05/08 17:56:54     25s] Instances move: 0 (out of 2 movable)
[05/08 17:56:54     25s] Instances flipped: 0
[05/08 17:56:54     25s] Mean displacement: 0.00 um
[05/08 17:56:54     25s] Max displacement: 0.00 um 
[05/08 17:56:54     25s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.002, REAL:0.002, MEM:1357.1M
[05/08 17:56:54     25s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1357.1MB) @(0:00:25.7 - 0:00:25.7).
[05/08 17:56:54     25s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:56:54     25s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1357.1MB
[05/08 17:56:54     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.678340.5
[05/08 17:56:54     25s] OPERPROF: Finished RefinePlace at level 1, CPU:0.004, REAL:0.003, MEM:1357.1M
[05/08 17:56:54     25s] *** Finished place_detail (0:00:25.7 mem=1357.1M) ***
[05/08 17:56:54     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1357.1M
[05/08 17:56:54     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1357.1M
[05/08 17:56:54     25s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[05/08 17:56:54     25s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1).
[05/08 17:56:54     25s]     Revert refine place priority changes on 0 instances.
[05/08 17:56:54     25s]     ClockRefiner summary
[05/08 17:56:54     25s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1).
[05/08 17:56:54     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1357.1M
[05/08 17:56:54     25s] z: 2, totalTracks: 1
[05/08 17:56:54     25s] z: 4, totalTracks: 1
[05/08 17:56:54     25s] z: 6, totalTracks: 1
[05/08 17:56:54     25s] z: 8, totalTracks: 1
[05/08 17:56:54     25s] #spOpts: mergeVia=F 
[05/08 17:56:54     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1357.1M
[05/08 17:56:54     25s] OPERPROF:     Starting CMU at level 3, MEM:1357.1M
[05/08 17:56:54     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1357.1M
[05/08 17:56:54     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1357.1M
[05/08 17:56:54     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1357.1MB).
[05/08 17:56:54     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1357.1M
[05/08 17:56:54     25s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:54     25s]     Disconnecting clock tree from netlist...
[05/08 17:56:54     25s]     Disconnecting clock tree from netlist done.
[05/08 17:56:54     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1357.1M
[05/08 17:56:54     25s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/08 17:56:54     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1357.1M
[05/08 17:56:54     25s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:54     25s]     Leaving CCOpt scope - Initializing placement interface...
[05/08 17:56:54     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1357.1M
[05/08 17:56:54     25s] z: 2, totalTracks: 1
[05/08 17:56:54     25s] z: 4, totalTracks: 1
[05/08 17:56:54     25s] z: 6, totalTracks: 1
[05/08 17:56:54     25s] z: 8, totalTracks: 1
[05/08 17:56:54     25s] #spOpts: mergeVia=F 
[05/08 17:56:54     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1357.1M
[05/08 17:56:54     25s] OPERPROF:     Starting CMU at level 3, MEM:1357.1M
[05/08 17:56:54     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1357.1M
[05/08 17:56:54     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1357.1M
[05/08 17:56:54     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1357.1MB).
[05/08 17:56:54     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1357.1M
[05/08 17:56:54     25s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:54     25s]     Clock tree timing engine global stage delay update for max_delay:setup.late...
[05/08 17:56:54     25s] End AAE Lib Interpolated Model. (MEM=1357.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:56:54     25s]     Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:56:54     25s]     
[05/08 17:56:54     25s]     Clock tree legalization - Histogram:
[05/08 17:56:54     25s]     ====================================
[05/08 17:56:54     25s]     
[05/08 17:56:54     25s]     --------------------------------
[05/08 17:56:54     25s]     Movement (um)    Number of cells
[05/08 17:56:54     25s]     --------------------------------
[05/08 17:56:54     25s]       (empty table)
[05/08 17:56:54     25s]     --------------------------------
[05/08 17:56:54     25s]     
[05/08 17:56:54     25s]     
[05/08 17:56:54     25s]     Clock tree legalization - There are no Movements:
[05/08 17:56:54     25s]     =================================================
[05/08 17:56:54     25s]     
[05/08 17:56:54     25s]     ---------------------------------------------
[05/08 17:56:54     25s]     Movement (um)    Desired     Achieved    Node
[05/08 17:56:54     25s]                      location    location    
[05/08 17:56:54     25s]     ---------------------------------------------
[05/08 17:56:54     25s]       (empty table)
[05/08 17:56:54     25s]     ---------------------------------------------
[05/08 17:56:54     25s]     
[05/08 17:56:54     25s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:56:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:54     25s] UM:*                                                                   Legalizing clock trees
[05/08 17:56:54     25s]     Clock DAG stats after 'Clustering':
[05/08 17:56:54     25s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:56:54     25s]       misc counts      : r=1, pp=0
[05/08 17:56:54     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:56:54     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:56:54     25s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:56:54     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:56:54     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:56:54     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:56:54     25s]     Clock DAG net violations after 'Clustering': none
[05/08 17:56:54     25s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/08 17:56:54     25s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:56:54     25s]     Primary reporting skew groups after 'Clustering':
[05/08 17:56:54     25s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:56:54     25s]           min path sink: Q_reg/CK
[05/08 17:56:54     25s]           max path sink: Q_reg/CK
[05/08 17:56:54     25s]     Skew group summary after 'Clustering':
[05/08 17:56:54     25s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:56:54     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:56:54     25s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/08 17:56:54     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:54     25s] UM:*                                                                   Clustering
[05/08 17:56:54     25s]   
[05/08 17:56:54     25s]   Post-Clustering Statistics Report
[05/08 17:56:54     25s]   =================================
[05/08 17:56:54     25s]   
[05/08 17:56:54     25s]   Fanout Statistics:
[05/08 17:56:54     25s]   
[05/08 17:56:54     25s]   ----------------------------------------------------------------------------
[05/08 17:56:54     25s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/08 17:56:54     25s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[05/08 17:56:54     25s]   ----------------------------------------------------------------------------
[05/08 17:56:54     25s]   Trunk         1      1.000       1         1         0.000      {1 <= 2}
[05/08 17:56:54     25s]   Leaf          1      1.000       1         1         0.000      {1 <= 2}
[05/08 17:56:54     25s]   ----------------------------------------------------------------------------
[05/08 17:56:54     25s]   
[05/08 17:56:54     25s]   Clustering Failure Statistics:
[05/08 17:56:54     25s]   
[05/08 17:56:54     25s]   --------------------------------
[05/08 17:56:54     25s]   Net Type    Clusters    Clusters
[05/08 17:56:54     25s]               Tried       Failed
[05/08 17:56:54     25s]   --------------------------------
[05/08 17:56:54     25s]     (empty table)
[05/08 17:56:54     25s]   --------------------------------
[05/08 17:56:54     25s]   
[05/08 17:56:54     25s]   Clustering Partition Statistics:
[05/08 17:56:54     25s]   
[05/08 17:56:54     25s]   ----------------------------------------------------------------------------------
[05/08 17:56:54     25s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[05/08 17:56:54     25s]               Fraction    Fraction    Count        Size    Size    Size    Size
[05/08 17:56:54     25s]   ----------------------------------------------------------------------------------
[05/08 17:56:54     25s]     (empty table)
[05/08 17:56:54     25s]   ----------------------------------------------------------------------------------
[05/08 17:56:54     25s]   
[05/08 17:56:54     25s]   
[05/08 17:56:54     25s]   Looking for fanout violations...
[05/08 17:56:54     25s]   Looking for fanout violations done.
[05/08 17:56:54     25s]   CongRepair After Initial Clustering...
[05/08 17:56:54     25s]   Reset timing graph...
[05/08 17:56:54     25s] Ignoring AAE DB Resetting ...
[05/08 17:56:54     25s]   Reset timing graph done.
[05/08 17:56:54     25s]   Leaving CCOpt scope - Early Global Route...
[05/08 17:56:54     25s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1395.3M
[05/08 17:56:54     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1395.3M
[05/08 17:56:54     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1395.3M
[05/08 17:56:54     25s] All LLGs are deleted
[05/08 17:56:54     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1395.3M
[05/08 17:56:54     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1395.3M
[05/08 17:56:54     25s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:1357.3M
[05/08 17:56:54     25s]   Clock implementation routing...
[05/08 17:56:54     25s] Net route status summary:
[05/08 17:56:54     25s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:56:54     25s]   Non-clock:     9 (unrouted=3, trialRouted=6, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:56:54     25s]     Routing using eGR only...
[05/08 17:56:54     25s]       Early Global Route - eGR only step...
[05/08 17:56:54     25s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[05/08 17:56:54     25s] (ccopt eGR): Start to route 1 all nets
[05/08 17:56:54     25s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Started Import and model ( Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Started Create place DB ( Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Started Import place data ( Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Started Read instances and placement ( Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Started Read nets ( Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Started Create route DB ( Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       == Non-default Options ==
[05/08 17:56:54     25s] (I)       Clean congestion better                            : true
[05/08 17:56:54     25s] (I)       Estimate vias on DPT layer                         : true
[05/08 17:56:54     25s] (I)       Clean congestion layer assignment rounds           : 3
[05/08 17:56:54     25s] (I)       Layer constraints as soft constraints              : true
[05/08 17:56:54     25s] (I)       Soft top layer                                     : true
[05/08 17:56:54     25s] (I)       Skip prospective layer relax nets                  : true
[05/08 17:56:54     25s] (I)       Better NDR handling                                : true
[05/08 17:56:54     25s] (I)       Improved NDR modeling in LA                        : true
[05/08 17:56:54     25s] (I)       Routing cost fix for NDR handling                  : true
[05/08 17:56:54     25s] (I)       Update initial WL after Phase 1a                   : true
[05/08 17:56:54     25s] (I)       Block tracks for preroutes                         : true
[05/08 17:56:54     25s] (I)       Assign IRoute by net group key                     : true
[05/08 17:56:54     25s] (I)       Block unroutable channels                          : true
[05/08 17:56:54     25s] (I)       Block unroutable channel fix                       : true
[05/08 17:56:54     25s] (I)       Block unroutable channels 3D                       : true
[05/08 17:56:54     25s] (I)       Bound layer relaxed segment wl                     : true
[05/08 17:56:54     25s] (I)       Bound layer relaxed segment wl fix                 : true
[05/08 17:56:54     25s] (I)       Blocked pin reach length threshold                 : 2
[05/08 17:56:54     25s] (I)       Check blockage within NDR space in TA              : true
[05/08 17:56:54     25s] (I)       Skip must join for term with via pillar            : true
[05/08 17:56:54     25s] (I)       Model find APA for IO pin                          : true
[05/08 17:56:54     25s] (I)       On pin location for off pin term                   : true
[05/08 17:56:54     25s] (I)       Handle EOL spacing                                 : true
[05/08 17:56:54     25s] (I)       Merge PG vias by gap                               : true
[05/08 17:56:54     25s] (I)       Maximum routing layer                              : 11
[05/08 17:56:54     25s] (I)       Route selected nets only                           : true
[05/08 17:56:54     25s] (I)       Refine MST                                         : true
[05/08 17:56:54     25s] (I)       Honor PRL                                          : true
[05/08 17:56:54     25s] (I)       Strong congestion aware                            : true
[05/08 17:56:54     25s] (I)       Improved initial location for IRoutes              : true
[05/08 17:56:54     25s] (I)       Multi panel TA                                     : true
[05/08 17:56:54     25s] (I)       Penalize wire overlap                              : true
[05/08 17:56:54     25s] (I)       Expand small instance blockage                     : true
[05/08 17:56:54     25s] (I)       Reduce via in TA                                   : true
[05/08 17:56:54     25s] (I)       SS-aware routing                                   : true
[05/08 17:56:54     25s] (I)       Improve tree edge sharing                          : true
[05/08 17:56:54     25s] (I)       Improve 2D via estimation                          : true
[05/08 17:56:54     25s] (I)       Refine Steiner tree                                : true
[05/08 17:56:54     25s] (I)       Build spine tree                                   : true
[05/08 17:56:54     25s] (I)       Model pass through capacity                        : true
[05/08 17:56:54     25s] (I)       Extend blockages by a half GCell                   : true
[05/08 17:56:54     25s] (I)       Consider pin shapes                                : true
[05/08 17:56:54     25s] (I)       Consider pin shapes for all nodes                  : true
[05/08 17:56:54     25s] (I)       Consider NR APA                                    : true
[05/08 17:56:54     25s] (I)       Consider IO pin shape                              : true
[05/08 17:56:54     25s] (I)       Fix pin connection bug                             : true
[05/08 17:56:54     25s] (I)       Consider layer RC for local wires                  : true
[05/08 17:56:54     25s] (I)       LA-aware pin escape length                         : 2
[05/08 17:56:54     25s] (I)       Connect multiple ports                             : true
[05/08 17:56:54     25s] (I)       Split for must join                                : true
[05/08 17:56:54     25s] (I)       Number of threads                                  : 1
[05/08 17:56:54     25s] (I)       Routing effort level                               : 10000
[05/08 17:56:54     25s] (I)       Special modeling for N7                            : 0
[05/08 17:56:54     25s] (I)       Special modeling for N6                            : 0
[05/08 17:56:54     25s] (I)       Special modeling for N2                            : 0
[05/08 17:56:54     25s] (I)       Special modeling for N3 v9                         : 0
[05/08 17:56:54     25s] (I)       Special modeling for N5 v6                         : 0
[05/08 17:56:54     25s] (I)       Special modeling for N5PPv2                        : 0
[05/08 17:56:54     25s] (I)       Special settings for S3                            : 0
[05/08 17:56:54     25s] (I)       Special settings for S4                            : 0
[05/08 17:56:54     25s] (I)       Special settings for S5 v2                         : 0
[05/08 17:56:54     25s] (I)       Special settings for S7                            : 0
[05/08 17:56:54     25s] (I)       Special settings for S8 v6                         : 0
[05/08 17:56:54     25s] (I)       Prefer layer length threshold                      : 8
[05/08 17:56:54     25s] (I)       Overflow penalty cost                              : 10
[05/08 17:56:54     25s] (I)       A-star cost                                        : 0.300000
[05/08 17:56:54     25s] (I)       Misalignment cost                                  : 10.000000
[05/08 17:56:54     25s] (I)       Threshold for short IRoute                         : 6
[05/08 17:56:54     25s] (I)       Via cost during post routing                       : 1.000000
[05/08 17:56:54     25s] (I)       Layer congestion ratios                            : { { 1.0 } }
[05/08 17:56:54     25s] (I)       Source-to-sink ratio                               : 0.300000
[05/08 17:56:54     25s] (I)       Scenic ratio bound                                 : 3.000000
[05/08 17:56:54     25s] (I)       Segment layer relax scenic ratio                   : 1.250000
[05/08 17:56:54     25s] (I)       Source-sink aware LA ratio                         : 0.500000
[05/08 17:56:54     25s] (I)       PG-aware similar topology routing                  : true
[05/08 17:56:54     25s] (I)       Maze routing via cost fix                          : true
[05/08 17:56:54     25s] (I)       Apply PRL on PG terms                              : true
[05/08 17:56:54     25s] (I)       Apply PRL on obs objects                           : true
[05/08 17:56:54     25s] (I)       Handle range-type spacing rules                    : true
[05/08 17:56:54     25s] (I)       PG gap threshold multiplier                        : 10.000000
[05/08 17:56:54     25s] (I)       Parallel spacing query fix                         : true
[05/08 17:56:54     25s] (I)       Force source to root IR                            : true
[05/08 17:56:54     25s] (I)       Layer Weights                                      : L2:4 L3:2.5
[05/08 17:56:54     25s] (I)       Do not relax to DPT layer                          : true
[05/08 17:56:54     25s] (I)       No DPT in post routing                             : true
[05/08 17:56:54     25s] (I)       Modeling PG via merging fix                        : true
[05/08 17:56:54     25s] (I)       Shield aware TA                                    : true
[05/08 17:56:54     25s] (I)       Strong shield aware TA                             : true
[05/08 17:56:54     25s] (I)       Overflow calculation fix in LA                     : true
[05/08 17:56:54     25s] (I)       Post routing fix                                   : true
[05/08 17:56:54     25s] (I)       Strong post routing                                : true
[05/08 17:56:54     25s] (I)       NDR via pillar fix                                 : true
[05/08 17:56:54     25s] (I)       Violation on path threshold                        : 1
[05/08 17:56:54     25s] (I)       Pass through capacity modeling                     : true
[05/08 17:56:54     25s] (I)       Select the non-relaxed segments in post routing stage : true
[05/08 17:56:54     25s] (I)       Select term pin box for io pin                     : true
[05/08 17:56:54     25s] (I)       Penalize NDR sharing                               : true
[05/08 17:56:54     25s] (I)       Keep fixed segments                                : true
[05/08 17:56:54     25s] (I)       Reorder net groups by key                          : true
[05/08 17:56:54     25s] (I)       Increase net scenic ratio                          : true
[05/08 17:56:54     25s] (I)       Method to set GCell size                           : row
[05/08 17:56:54     25s] (I)       Connect multiple ports and must join fix           : true
[05/08 17:56:54     25s] (I)       Avoid high resistance layers                       : true
[05/08 17:56:54     25s] (I)       Fix unreachable term connection                    : true
[05/08 17:56:54     25s] (I)       Model find APA for IO pin fix                      : true
[05/08 17:56:54     25s] (I)       Avoid connecting non-metal layers                  : true
[05/08 17:56:54     25s] (I)       Use track pitch for NDR                            : true
[05/08 17:56:54     25s] (I)       Top layer relaxation fix                           : true
[05/08 17:56:54     25s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[05/08 17:56:54     25s] (I)       Started Import route data (1T) ( Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Use row-based GCell size
[05/08 17:56:54     25s] (I)       Use row-based GCell align
[05/08 17:56:54     25s] (I)       GCell unit size   : 3420
[05/08 17:56:54     25s] (I)       GCell multiplier  : 1
[05/08 17:56:54     25s] (I)       GCell row height  : 3420
[05/08 17:56:54     25s] (I)       Actual row height : 3420
[05/08 17:56:54     25s] (I)       GCell align ref   : 5200 5320
[05/08 17:56:54     25s] [NR-eGR] Track table information for default rule: 
[05/08 17:56:54     25s] [NR-eGR] Metal1 has no routable track
[05/08 17:56:54     25s] [NR-eGR] Metal2 has single uniform track structure
[05/08 17:56:54     25s] [NR-eGR] Metal3 has single uniform track structure
[05/08 17:56:54     25s] [NR-eGR] Metal4 has single uniform track structure
[05/08 17:56:54     25s] [NR-eGR] Metal5 has single uniform track structure
[05/08 17:56:54     25s] [NR-eGR] Metal6 has single uniform track structure
[05/08 17:56:54     25s] [NR-eGR] Metal7 has single uniform track structure
[05/08 17:56:54     25s] [NR-eGR] Metal8 has single uniform track structure
[05/08 17:56:54     25s] [NR-eGR] Metal9 has single uniform track structure
[05/08 17:56:54     25s] [NR-eGR] Metal10 has single uniform track structure
[05/08 17:56:54     25s] [NR-eGR] Metal11 has single uniform track structure
[05/08 17:56:54     25s] (I)       ==================== Default via =====================
[05/08 17:56:54     25s] (I)       +----+------------------+----------------------------+
[05/08 17:56:54     25s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 17:56:54     25s] (I)       +----+------------------+----------------------------+
[05/08 17:56:54     25s] (I)       |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 17:56:54     25s] (I)       |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 17:56:54     25s] (I)       |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 17:56:54     25s] (I)       |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 17:56:54     25s] (I)       |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 17:56:54     25s] (I)       |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 17:56:54     25s] (I)       |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 17:56:54     25s] (I)       |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 17:56:54     25s] (I)       |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 17:56:54     25s] (I)       | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 17:56:54     25s] (I)       +----+------------------+----------------------------+
[05/08 17:56:54     25s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Started Read routing blockages ( Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Started Read instance blockages ( Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:54     25s] (I)       Started Read PG blockages ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] [NR-eGR] Read 129 PG shapes
[05/08 17:56:55     25s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Read boundary cut boxes ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] [NR-eGR] #Routing Blockages  : 0
[05/08 17:56:55     25s] [NR-eGR] #Instance Blockages : 0
[05/08 17:56:55     25s] [NR-eGR] #PG Blockages       : 129
[05/08 17:56:55     25s] [NR-eGR] #Halo Blockages     : 0
[05/08 17:56:55     25s] [NR-eGR] #Boundary Blockages : 0
[05/08 17:56:55     25s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.41 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Read blackboxes ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/08 17:56:55     25s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Read prerouted ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       [05/08 17:56:55     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Read unlegalized nets ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Read nets ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=6
[05/08 17:56:55     25s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Set up via pillars ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] [NR-eGR] Connected 0 must-join pins/ports
[05/08 17:56:55     25s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       early_global_route_priority property id does not exist.
[05/08 17:56:55     25s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Model blockages into capacity
[05/08 17:56:55     25s] (I)       Read Num Blocks=212  Num Prerouted Wires=0  Num CS=0
[05/08 17:56:55     25s] (I)       Started Initialize 3D capacity ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Layer 1 (V) : #blockages 10 : #preroutes 0
[05/08 17:56:55     25s] (I)       Layer 2 (H) : #blockages 30 : #preroutes 0
[05/08 17:56:55     25s] (I)       Layer 3 (V) : #blockages 10 : #preroutes 0
[05/08 17:56:55     25s] (I)       Layer 4 (H) : #blockages 30 : #preroutes 0
[05/08 17:56:55     25s] (I)       Layer 5 (V) : #blockages 10 : #preroutes 0
[05/08 17:56:55     25s] (I)       Layer 6 (H) : #blockages 30 : #preroutes 0
[05/08 17:56:55     25s] (I)       Layer 7 (V) : #blockages 10 : #preroutes 0
[05/08 17:56:55     25s] (I)       Layer 8 (H) : #blockages 36 : #preroutes 0
[05/08 17:56:55     25s] (I)       Layer 9 (V) : #blockages 28 : #preroutes 0
[05/08 17:56:55     25s] (I)       Layer 10 (H) : #blockages 18 : #preroutes 0
[05/08 17:56:55     25s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       -- layer congestion ratio --
[05/08 17:56:55     25s] (I)       Layer 1 : 0.100000
[05/08 17:56:55     25s] (I)       Layer 2 : 0.700000
[05/08 17:56:55     25s] (I)       Layer 3 : 0.700000
[05/08 17:56:55     25s] (I)       Layer 4 : 1.000000
[05/08 17:56:55     25s] (I)       Layer 5 : 1.000000
[05/08 17:56:55     25s] (I)       Layer 6 : 1.000000
[05/08 17:56:55     25s] (I)       Layer 7 : 1.000000
[05/08 17:56:55     25s] (I)       Layer 8 : 1.000000
[05/08 17:56:55     25s] (I)       Layer 9 : 1.000000
[05/08 17:56:55     25s] (I)       Layer 10 : 1.000000
[05/08 17:56:55     25s] (I)       Layer 11 : 1.000000
[05/08 17:56:55     25s] (I)       ----------------------------
[05/08 17:56:55     25s] (I)       Started Move terms for access ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Moved 1 terms for better access 
[05/08 17:56:55     25s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Number of ignored nets                =      0
[05/08 17:56:55     25s] (I)       Number of connected nets              =      0
[05/08 17:56:55     25s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/08 17:56:55     25s] (I)       Number of clock nets                  =      1.  Ignored: No
[05/08 17:56:55     25s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/08 17:56:55     25s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/08 17:56:55     25s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 17:56:55     25s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/08 17:56:55     25s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/08 17:56:55     25s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 17:56:55     25s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:56:55     25s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 1.27 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 1.27 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Read aux data ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Others data preparation ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       [05/08 17:56:55     25s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Create route kernel ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Ndr track 0 does not exist
[05/08 17:56:55     25s] (I)       Ndr track 0 does not exist
[05/08 17:56:55     25s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:56:55     25s] (I)       Routing area        : (0, 0) - (23600, 17480)
[05/08 17:56:55     25s] (I)       Core area           : (5200, 5320) - (18400, 12160)
[05/08 17:56:55     25s] (I)       Site width          :   400  (dbu)
[05/08 17:56:55     25s] (I)       Row height          :  3420  (dbu)
[05/08 17:56:55     25s] (I)       GCell row height    :  3420  (dbu)
[05/08 17:56:55     25s] (I)       GCell width         :  3420  (dbu)
[05/08 17:56:55     25s] (I)       GCell height        :  3420  (dbu)
[05/08 17:56:55     25s] (I)       Grid                :     7     5    11
[05/08 17:56:55     25s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/08 17:56:55     25s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/08 17:56:55     25s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/08 17:56:55     25s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/08 17:56:55     25s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/08 17:56:55     25s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/08 17:56:55     25s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/08 17:56:55     25s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1400   760
[05/08 17:56:55     25s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/08 17:56:55     25s] (I)       Total num of tracks :     0    59    46    59    46    59    46    59    46    22    18
[05/08 17:56:55     25s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/08 17:56:55     25s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/08 17:56:55     25s] (I)       --------------------------------------------------------
[05/08 17:56:55     25s] 
[05/08 17:56:55     25s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0[05/08 17:56:55     25s] [NR-eGR] ============ Routing rule table ============
[05/08 17:56:55     25s] [NR-eGR] Rule id: 0  Nets: 0 
 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 17:56:55     25s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/08 17:56:55     25s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:55     25s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:55     25s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1[05/08 17:56:55     25s] [NR-eGR] Rule id: 1  Nets: 1 
 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 17:56:55     25s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[05/08 17:56:55     25s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[05/08 17:56:55     25s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:56:55     25s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 17:56:55     25s] (I)       blocked tracks on layer2 : = 84 / 295 (28.47%)
[05/08 17:56:55     25s] (I)       blocked tracks on layer3 : = 26 / 322 (8.07%)
[05/08 17:56:55     25s] [NR-eGR] ========================================
[05/08 17:56:55     25s] [NR-eGR] 
[05/08 17:56:55     25s] (I)       blocked tracks on layer4 : = 84 / 295 (28.47%)
[05/08 17:56:55     25s] (I)       blocked tracks on layer5 : = 26 / 322 (8.07%)
[05/08 17:56:55     25s] (I)       blocked tracks on layer6 : = 84 / 295 (28.47%)
[05/08 17:56:55     25s] (I)       blocked tracks on layer7 : = 26 / 322 (8.07%)
[05/08 17:56:55     25s] (I)       blocked tracks on layer8 : = 84 / 295 (28.47%)
[05/08 17:56:55     25s] (I)       blocked tracks on layer9 : = 40 / 322 (12.42%)
[05/08 17:56:55     25s] (I)       blocked tracks on layer10 : = 60 / 110 (54.55%)
[05/08 17:56:55     25s] (I)       blocked tracks on layer11 : = 65 / 126 (51.59%)
[05/08 17:56:55     25s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 1.27 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Reset routing kernel
[05/08 17:56:55     25s] (I)       Started Global Routing ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Initialization ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       totalPins=2  totalGlobalPin=2 (100.00%)
[05/08 17:56:55     25s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Net group 1 ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Generate topology ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       total 2D Cap : 557 = (296 H, 261 V)
[05/08 17:56:55     25s] (I)       
[05/08 17:56:55     25s] (I)       ============  Phase 1a Route ============
[05/08 17:56:55     25s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[05/08 17:56:55     25s] (I)       Started Phase 1a ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Pattern routing (1T) ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:56:55     25s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       
[05/08 17:56:55     25s] (I)       ============  Phase 1b Route ============
[05/08 17:56:55     25s] (I)       Started Phase 1b ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:56:55     25s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197000e+01um
[05/08 17:56:55     25s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       
[05/08 17:56:55     25s] (I)       ============  Phase 1c Route ============
[05/08 17:56:55     25s] (I)       Started Phase 1c ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:56:55     25s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       
[05/08 17:56:55     25s] (I)       ============  Phase 1d Route ============
[05/08 17:56:55     25s] (I)       Started Phase 1d ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:56:55     25s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       
[05/08 17:56:55     25s] (I)       ============  Phase 1e Route ============
[05/08 17:56:55     25s] (I)       Started Phase 1e ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Route legalization ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:56:55     25s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197000e+01um
[05/08 17:56:55     25s] (I)       
[05/08 17:56:55     25s] (I)       ============  Phase 1f Route ============
[05/08 17:56:55     25s] (I)       Started Phase 1f ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:56:55     25s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       
[05/08 17:56:55     25s] (I)       ============  Phase 1g Route ============
[05/08 17:56:55     25s] (I)       Started Phase 1g ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Post Routing ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:56:55     25s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=7
[05/08 17:56:55     25s] (I)       
[05/08 17:56:55     25s] (I)       ============  Phase 1h Route ============
[05/08 17:56:55     25s] (I)       Started Phase 1h ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Post Routing ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:56:55     25s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Started Layer assignment (1T) ( Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:55     25s] (I)       
[05/08 17:56:55     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 17:56:55     25s] [NR-eGR]                        OverCon            
[05/08 17:56:55     25s] [NR-eGR]                         #Gcell     %Gcell
[05/08 17:56:55     25s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 17:56:55     25s] [NR-eGR] ----------------------------------------------
[05/08 17:56:56     25s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:56     25s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:56     25s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:56     25s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:56     25s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:57     25s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:57     25s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:57     25s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:57     25s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:57     25s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:58     25s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/08 17:56:58     25s] [NR-eGR] ----------------------------------------------
[05/08 17:56:58     25s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 17:56:58     25s] [NR-eGR] 
[05/08 17:56:58     25s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 3.36 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] (I)       Started Export 3D cong map ( Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] (I)       total 2D Cap : 2399 = (1257 H, 1142 V)
[05/08 17:56:58     25s] (I)       Started Export 2D cong map ( Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/08 17:56:58     25s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 17:56:58     25s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] (I)       Started Free existing wires ( Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] (I)       ============= Track Assignment ============
[05/08 17:56:58     25s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] (I)       Started Track Assignment ( Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[05/08 17:56:58     25s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] (I)       Run single-thread track assignment
[05/08 17:56:58     25s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] (I)       Started Export ( Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] [NR-eGR] Started Export DB wires ( Curr Mem: 1357.30 MB )
[05/08 17:56:58     25s] [NR-eGR] Started Export all nets ( Curr Mem: 1357.30 MB )
[05/08 17:56:59     25s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:59     25s] [NR-eGR] Started Set wire vias ( Curr Mem: 1357.30 MB )
[05/08 17:56:59     25s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.15 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:59     25s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.53 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:59     25s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:59     25s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 8
[05/08 17:56:59     25s] [NR-eGR] Metal2  (2V) length: 2.775000e+01um, number of vias: 15
[05/08 17:56:59     25s] [NR-eGR] Metal3  (3H) length: 4.155500e+01um, number of vias: 6
[05/08 17:56:59     25s] [NR-eGR] Metal4  (4V) length: 4.370000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Total length: 7.367500e+01um, number of vias: 29
[05/08 17:56:59     25s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:59     25s] [NR-eGR] Total eGR-routed clock nets wire length: 1.036500e+01um 
[05/08 17:56:59     25s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:59     25s] [NR-eGR] Report for selected net(s) only.
[05/08 17:56:59     25s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 1
[05/08 17:56:59     25s] [NR-eGR] Metal2  (2V) length: 3.165000e+00um, number of vias: 2
[05/08 17:56:59     25s] [NR-eGR] Metal3  (3H) length: 7.200000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal4  (4V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:56:59     25s] [NR-eGR] Total length: 1.036500e+01um, number of vias: 3
[05/08 17:56:59     25s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:59     25s] [NR-eGR] Total routed clock nets wire length: 1.036500e+01um, number of vias: 3
[05/08 17:56:59     25s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:56:59     25s] (I)       Started Update net boxes ( Curr Mem: 1357.30 MB )
[05/08 17:56:59     25s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:59     25s] (I)       Started Update timing ( Curr Mem: 1357.30 MB )
[05/08 17:56:59     25s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:59     25s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.62 sec, Curr Mem: 1357.30 MB )
[05/08 17:56:59     25s] (I)       Started Postprocess design ( Curr Mem: 1357.30 MB )
[05/08 17:56:59     25s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 5.25 sec, Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:05.3)
[05/08 17:56:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:56:59     25s] UM:*                                                                   Early Global Route - eGR only step
[05/08 17:56:59     25s]     Routing using eGR only done.
[05/08 17:56:59     25s] Net route status summary:
[05/08 17:56:59     25s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:56:59     25s]   Non-clock:     9 (unrouted=3, trialRouted=6, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:56:59     25s] 
[05/08 17:56:59     25s] CCOPT: Done with clock implementation routing.
[05/08 17:56:59     25s] 
[05/08 17:56:59     25s]   Clock implementation routing done.
[05/08 17:56:59     25s]   Fixed 1 wires.
[05/08 17:56:59     25s]   CCOpt: Starting congestion repair using flow wrapper...
[05/08 17:56:59     25s]     Congestion Repair...
[05/08 17:56:59     25s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:00:25.9/0:01:01.5 (0.4), mem = 1354.3M
[05/08 17:56:59     25s] User Input Parameters:
[05/08 17:56:59     25s] - Congestion Driven    : On
[05/08 17:56:59     25s] - Timing Driven        : Off
[05/08 17:56:59     25s] - Area-Violation Based : On
[05/08 17:56:59     25s] Info: Disable timing driven in postCTS congRepair.
[05/08 17:56:59     25s] 
[05/08 17:56:59     25s] Starting congRepair ...
[05/08 17:56:59     25s] - Start Rollback Level : -5
[05/08 17:56:59     25s] - Legalized            : On
[05/08 17:56:59     25s] - Window Based         : Off
[05/08 17:56:59     25s] - eDen incr mode       : Off
[05/08 17:56:59     25s] - Small incr mode      : Off
[05/08 17:56:59     25s] 
[05/08 17:56:59     25s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1354.3M
[05/08 17:56:59     25s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:1354.3M
[05/08 17:56:59     25s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1354.3M
[05/08 17:56:59     25s] Starting Early Global Route congestion estimation: mem = 1354.3M
[05/08 17:56:59     25s] (I)       Started Import and model ( Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s] (I)       Started Create place DB ( Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s] (I)       Started Import place data ( Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s] (I)       Started Read instances and placement ( Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s] (I)       Started Read nets ( Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s] (I)       Started Create route DB ( Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s] (I)       == Non-default Options ==
[05/08 17:56:59     25s] (I)       Maximum routing layer                              : 11
[05/08 17:56:59     25s] (I)       Number of threads                                  : 1
[05/08 17:56:59     25s] (I)       Use non-blocking free Dbs wires                    : false
[05/08 17:56:59     25s] (I)       Method to set GCell size                           : row
[05/08 17:56:59     25s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[05/08 17:56:59     25s] (I)       Started Import route data (1T) ( Curr Mem: 1354.30 MB )
[05/08 17:56:59     25s] (I)       Use row-based GCell size
[05/08 17:56:59     25s] (I)       Use row-based GCell align
[05/08 17:56:59     25s] (I)       GCell unit size   : 3420
[05/08 17:56:59     25s] (I)       GCell multiplier  : 1
[05/08 17:56:59     25s] (I)       GCell row height  : 3420
[05/08 17:56:59     25s] (I)       Actual row height : 3420
[05/08 17:56:59     25s] (I)       GCell align ref   : 5200 5320
[05/08 17:56:59     25s] [NR-eGR] Track table information for default rule: 
[05/08 17:57:00     25s] [NR-eGR] Metal1 has no routable track
[05/08 17:57:00     25s] [NR-eGR] Metal2 has single uniform track structure
[05/08 17:57:00     25s] [NR-eGR] Metal3 has single uniform track structure
[05/08 17:57:00     25s] [NR-eGR] Metal4 has single uniform track structure
[05/08 17:57:00     25s] [NR-eGR] Metal5 has single uniform track structure
[05/08 17:57:00     25s] [NR-eGR] Metal6 has single uniform track structure
[05/08 17:57:00     25s] [NR-eGR] Metal7 has single uniform track structure
[05/08 17:57:01     25s] [NR-eGR] Metal8 has single uniform track structure
[05/08 17:57:01     25s] [NR-eGR] Metal9 has single uniform track structure
[05/08 17:57:01     25s] [NR-eGR] Metal10 has single uniform track structure
[05/08 17:57:01     25s] [NR-eGR] Metal11 has single uniform track structure
[05/08 17:57:01     25s] (I)       ==================== Default via =====================
[05/08 17:57:01     25s] (I)       +----+------------------+----------------------------+
[05/08 17:57:01     25s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 17:57:01     25s] (I)       +----+------------------+----------------------------+
[05/08 17:57:01     25s] (I)       |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 17:57:01     25s] (I)       |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 17:57:01     25s] (I)       |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 17:57:01     25s] (I)       |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 17:57:01     25s] (I)       |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 17:57:01     25s] (I)       |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 17:57:01     25s] (I)       |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 17:57:01     25s] (I)       |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 17:57:01     25s] (I)       |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 17:57:01     25s] (I)       | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 17:57:01     25s] (I)       +----+------------------+----------------------------+
[05/08 17:57:01     25s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Read routing blockages ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Read instance blockages ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Read PG blockages ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] [NR-eGR] Read 209 PG shapes
[05/08 17:57:01     25s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.13 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Read boundary cut boxes ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] [NR-eGR] #Routing Blockages  : 0
[05/08 17:57:01     25s] [NR-eGR] #Instance Blockages : 0
[05/08 17:57:01     25s] [NR-eGR] #PG Blockages       : 209
[05/08 17:57:01     25s] [NR-eGR] #Halo Blockages     : 0
[05/08 17:57:01     25s] [NR-eGR] #Boundary Blockages : 0
[05/08 17:57:01     25s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.55 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Read blackboxes ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/08 17:57:01     25s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Read prerouted ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 5
[05/08 17:57:01     25s] (I)       Started Read unlegalized nets ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Read nets ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=1
[05/08 17:57:01     25s] (I)       Started Set up via pillars ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       early_global_route_priority property id does not exist.
[05/08 17:57:01     25s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Model blockages into capacity
[05/08 17:57:01     25s] (I)       Read Num Blocks=209  Num Prerouted Wires=5  Num CS=0
[05/08 17:57:01     25s] (I)       Started Initialize 3D capacity ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Layer 1 (V) : #blockages 20 : #preroutes 4
[05/08 17:57:01     25s] (I)       Layer 2 (H) : #blockages 20 : #preroutes 1
[05/08 17:57:01     25s] (I)       Layer 3 (V) : #blockages 20 : #preroutes 0
[05/08 17:57:01     25s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[05/08 17:57:01     25s] (I)       Layer 5 (V) : #blockages 20 : #preroutes 0
[05/08 17:57:01     25s] (I)       Layer 6 (H) : #blockages 20 : #preroutes 0
[05/08 17:57:01     25s] (I)       Layer 7 (V) : #blockages 20 : #preroutes 0
[05/08 17:57:01     25s] (I)       Layer 8 (H) : #blockages 20 : #preroutes 0
[05/08 17:57:01     25s] (I)       Layer 9 (V) : #blockages 31 : #preroutes 0
[05/08 17:57:01     25s] (I)       Layer 10 (H) : #blockages 18 : #preroutes 0
[05/08 17:57:01     25s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       -- layer congestion ratio --
[05/08 17:57:01     25s] (I)       Layer 1 : 0.100000
[05/08 17:57:01     25s] (I)       Layer 2 : 0.700000
[05/08 17:57:01     25s] (I)       Layer 3 : 0.700000
[05/08 17:57:01     25s] (I)       Layer 4 : 0.700000
[05/08 17:57:01     25s] (I)       Layer 5 : 0.700000
[05/08 17:57:01     25s] (I)       Layer 6 : 0.700000
[05/08 17:57:01     25s] (I)       Layer 7 : 0.700000
[05/08 17:57:01     25s] (I)       Layer 8 : 0.700000
[05/08 17:57:01     25s] (I)       Layer 9 : 0.700000
[05/08 17:57:01     25s] (I)       Layer 10 : 0.700000
[05/08 17:57:01     25s] (I)       Layer 11 : 0.700000
[05/08 17:57:01     25s] (I)       ----------------------------
[05/08 17:57:01     25s] (I)       Number of ignored nets                =      1
[05/08 17:57:01     25s] (I)       Number of connected nets              =      0
[05/08 17:57:01     25s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[05/08 17:57:01     25s] (I)       Number of clock nets                  =      1.  Ignored: No
[05/08 17:57:01     25s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/08 17:57:01     25s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/08 17:57:01     25s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 17:57:01     25s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/08 17:57:01     25s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/08 17:57:01     25s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 17:57:01     25s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:57:01     25s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 2.46 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 2.46 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Read aux data ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Others data preparation ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Create route kernel ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Ndr track 0 does not exist
[05/08 17:57:01     25s] (I)       Ndr track 0 does not exist
[05/08 17:57:01     25s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:57:01     25s] (I)       Routing area        : (0, 0) - (23600, 17480)
[05/08 17:57:01     25s] (I)       Core area           : (5200, 5320) - (18400, 12160)
[05/08 17:57:01     25s] (I)       Site width          :   400  (dbu)
[05/08 17:57:01     25s] (I)       Row height          :  3420  (dbu)
[05/08 17:57:01     25s] (I)       GCell row height    :  3420  (dbu)
[05/08 17:57:01     25s] (I)       GCell width         :  3420  (dbu)
[05/08 17:57:01     25s] (I)       GCell height        :  3420  (dbu)
[05/08 17:57:01     25s] (I)       Grid                :     7     5    11
[05/08 17:57:01     25s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/08 17:57:01     25s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/08 17:57:01     25s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/08 17:57:01     25s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/08 17:57:01     25s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/08 17:57:01     25s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/08 17:57:01     25s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/08 17:57:01     25s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1400   760
[05/08 17:57:01     25s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/08 17:57:01     25s] (I)       Total num of tracks :     0    59    46    59    46    59    46    59    46    22    18
[05/08 17:57:01     25s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/08 17:57:01     25s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/08 17:57:01     25s] (I)       --------------------------------------------------------
[05/08 17:57:01     25s] 
[05/08 17:57:01     25s] (I)       ID:0  Default:yes NDR Track ID:0[05/08 17:57:01     25s] [NR-eGR] ============ Routing rule table ============
[05/08 17:57:01     25s] [NR-eGR] Rule id: 0  Nets: 6 
 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 17:57:01     25s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/08 17:57:01     25s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:01     25s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:01     25s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1[05/08 17:57:01     25s] [NR-eGR] Rule id: 1  Nets: 0 
 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 17:57:01     25s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[05/08 17:57:01     25s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[05/08 17:57:01     25s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:01     25s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 17:57:01     25s] [NR-eGR] ========================================
[05/08 17:57:01     25s] [NR-eGR] 
[05/08 17:57:01     25s] (I)       blocked tracks on layer2 : = 84 / 295 (28.47%)
[05/08 17:57:01     25s] (I)       blocked tracks on layer3 : = 26 / 322 (8.07%)
[05/08 17:57:01     25s] (I)       blocked tracks on layer4 : = 84 / 295 (28.47%)
[05/08 17:57:01     25s] (I)       blocked tracks on layer5 : = 26 / 322 (8.07%)
[05/08 17:57:01     25s] (I)       blocked tracks on layer6 : = 84 / 295 (28.47%)
[05/08 17:57:01     25s] (I)       blocked tracks on layer7 : = 26 / 322 (8.07%)
[05/08 17:57:01     25s] (I)       blocked tracks on layer8 : = 84 / 295 (28.47%)
[05/08 17:57:01     25s] (I)       blocked tracks on layer9 : = 40 / 322 (12.42%)
[05/08 17:57:01     25s] (I)       blocked tracks on layer10 : = 60 / 110 (54.55%)
[05/08 17:57:01     25s] (I)       blocked tracks on layer11 : = 65 / 126 (51.59%)
[05/08 17:57:01     25s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 2.47 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Reset routing kernel
[05/08 17:57:01     25s] (I)       Started Global Routing ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Initialization ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       totalPins=13  totalGlobalPin=13 (100.00%)
[05/08 17:57:01     25s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Net group 1 ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Generate topology ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       total 2D Cap : 2391 = (1265 H, 1126 V)
[05/08 17:57:01     25s] (I)       
[05/08 17:57:01     25s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 11]
[05/08 17:57:01     25s] (I)       ============  Phase 1a Route ============
[05/08 17:57:01     25s] (I)       Started Phase 1a ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Pattern routing (1T) ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:01     25s] (I)       Started Add via demand to 2D ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       
[05/08 17:57:01     25s] (I)       ============  Phase 1b Route ============
[05/08 17:57:01     25s] (I)       Started Phase 1b ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:01     25s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+01um
[05/08 17:57:01     25s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/08 17:57:01     25s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/08 17:57:01     25s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       
[05/08 17:57:01     25s] (I)       ============  Phase 1c Route ============
[05/08 17:57:01     25s] (I)       Started Phase 1c ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:01     25s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       
[05/08 17:57:01     25s] (I)       ============  Phase 1d Route ============
[05/08 17:57:01     25s] (I)       Started Phase 1d ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:01     25s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       
[05/08 17:57:01     25s] (I)       ============  Phase 1e Route ============
[05/08 17:57:01     25s] (I)       Started Phase 1e ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Route legalization ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:01     25s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+01um
[05/08 17:57:01     25s] (I)       
[05/08 17:57:01     25s] (I)       ============  Phase 1l Route ============
[05/08 17:57:01     25s] (I)       Started Phase 1l ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Layer assignment (1T) ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Started Clean cong LA ( Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:01     25s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/08 17:57:01     25s] (I)       Layer  2:        213        16         0           0         239    ( 0.00%) 
[05/08 17:57:01     25s] (I)       Layer  3:        261        28         0           0         270    ( 0.00%) 
[05/08 17:57:01     25s] (I)       Layer  4:        213         2         0           0         239    ( 0.00%) 
[05/08 17:57:01     25s] (I)       Layer  5:        261         0         0           0         270    ( 0.00%) 
[05/08 17:57:01     25s] (I)       Layer  6:        213         0         0           0         239    ( 0.00%) 
[05/08 17:57:01     25s] (I)       Layer  7:        261         0         0           0         270    ( 0.00%) 
[05/08 17:57:01     25s] (I)       Layer  8:        213         0         0           0         239    ( 0.00%) 
[05/08 17:57:01     25s] (I)       Layer  9:        256         0         0           0         270    ( 0.00%) 
[05/08 17:57:01     25s] (I)       Layer 10:         36         0         0          41          54    (43.16%) 
[05/08 17:57:01     25s] (I)       Layer 11:         48         0         0          43          64    (40.19%) 
[05/08 17:57:01     25s] (I)       Total:          1975        46         0          84        2154    ( 3.75%) 
[05/08 17:57:01     25s] (I)       
[05/08 17:57:01     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 17:57:01     25s] [NR-eGR]                        OverCon            
[05/08 17:57:02     25s] [NR-eGR]                         #Gcell     %Gcell
[05/08 17:57:02     25s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 17:57:02     25s] [NR-eGR] ----------------------------------------------
[05/08 17:57:02     25s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:02     25s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:03     25s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:03     25s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:03     25s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:04     25s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:04     25s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:04     25s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:04     25s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:04     25s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:05     25s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:05     25s] [NR-eGR] ----------------------------------------------
[05/08 17:57:05     25s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 17:57:05     25s] [NR-eGR] 
[05/08 17:57:05     25s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 3.93 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] (I)       Started Export 3D cong map ( Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] (I)       total 2D Cap : 2423 = (1281 H, 1142 V)
[05/08 17:57:05     25s] (I)       Started Export 2D cong map ( Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/08 17:57:05     25s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 17:57:05     25s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:6.398, MEM:1354.3M
[05/08 17:57:05     25s] Early Global Route congestion estimation runtime: 6.40 seconds, mem = 1354.3M
[05/08 17:57:05     25s] OPERPROF: Starting HotSpotCal at level 1, MEM:1354.3M
[05/08 17:57:05     25s] [hotspot] +------------+---------------+---------------+
[05/08 17:57:05     25s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 17:57:05     25s] [hotspot] +------------+---------------+---------------+
[05/08 17:57:05     25s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 17:57:05     25s] [hotspot] +------------+---------------+---------------+
[05/08 17:57:05     25s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:57:05     25s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:57:05     25s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1354.3M
[05/08 17:57:05     25s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1354.3M
[05/08 17:57:05     25s] Starting Early Global Route wiring: mem = 1354.3M
[05/08 17:57:05     25s] Skipped repairing congestion.
[05/08 17:57:05     25s] (I)       Started Free existing wires ( Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] (I)       ============= Track Assignment ============
[05/08 17:57:05     25s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] (I)       Started Track Assignment ( Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[05/08 17:57:05     25s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] (I)       Run single-thread track assignment
[05/08 17:57:05     25s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] (I)       Started Export ( Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] [NR-eGR] Started Export DB wires ( Curr Mem: 1354.30 MB )
[05/08 17:57:05     25s] [NR-eGR] Started Export all nets ( Curr Mem: 1354.30 MB )
[05/08 17:57:06     25s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:06     25s] [NR-eGR] Started Set wire vias ( Curr Mem: 1354.30 MB )
[05/08 17:57:06     25s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.13 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:06     25s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.51 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:06     25s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:06     25s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 8
[05/08 17:57:06     25s] [NR-eGR] Metal2  (2V) length: 2.775000e+01um, number of vias: 17
[05/08 17:57:06     25s] [NR-eGR] Metal3  (3H) length: 4.155500e+01um, number of vias: 6
[05/08 17:57:06     25s] [NR-eGR] Metal4  (4V) length: 4.370000e+00um, number of vias: 0
[05/08 17:57:06     25s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:06     25s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:06     25s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:06     25s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:06     25s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:06     25s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:06     25s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:06     25s] [NR-eGR] Total length: 7.367500e+01um, number of vias: 31
[05/08 17:57:06     25s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:06     25s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/08 17:57:06     25s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:06     25s] (I)       Started Update net boxes ( Curr Mem: 1354.30 MB )
[05/08 17:57:06     25s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:06     25s] (I)       Started Update timing ( Curr Mem: 1354.30 MB )
[05/08 17:57:06     25s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:06     25s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.59 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:06     25s] (I)       Started Postprocess design ( Curr Mem: 1354.30 MB )
[05/08 17:57:06     25s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.30 MB )
[05/08 17:57:06     25s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.004, REAL:0.592, MEM:1354.3M
[05/08 17:57:06     25s] Early Global Route wiring runtime: 0.59 seconds, mem = 1354.3M
[05/08 17:57:06     25s] Tdgp not successfully inited but do clear! skip clearing
[05/08 17:57:06     25s] End of congRepair (cpu=0:00:00.0, real=0:00:07.0)
[05/08 17:57:06     25s] *** IncrReplace #2 [finish] : cpu/real = 0:00:00.0/0:00:07.0 (0.0), totSession cpu/real = 0:00:25.9/0:01:08.5 (0.4), mem = 1354.3M
[05/08 17:57:06     25s] 
[05/08 17:57:06     25s] =============================================================================================
[05/08 17:57:06     25s]  Step TAT Report for IncrReplace #2                                             20.14-s095_1
[05/08 17:57:06     25s] =============================================================================================
[05/08 17:57:06     25s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:57:06     25s] ---------------------------------------------------------------------------------------------
[05/08 17:57:06     25s] [ MISC                   ]          0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:00.0    0.0
[05/08 17:57:06     25s] ---------------------------------------------------------------------------------------------
[05/08 17:57:06     25s]  IncrReplace #2 TOTAL               0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:00.0    0.0
[05/08 17:57:06     25s] ---------------------------------------------------------------------------------------------
[05/08 17:57:06     25s] 
[05/08 17:57:06     25s]     Congestion Repair done. (took cpu=0:00:00.0 real=0:00:07.0)
[05/08 17:57:06     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     25s] UM:*                                                                   Congestion Repair
[05/08 17:57:06     25s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/08 17:57:06     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1354.3M
[05/08 17:57:06     25s] z: 2, totalTracks: 1
[05/08 17:57:06     25s] z: 4, totalTracks: 1
[05/08 17:57:06     25s] z: 6, totalTracks: 1
[05/08 17:57:06     25s] z: 8, totalTracks: 1
[05/08 17:57:06     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1354.3M
[05/08 17:57:06     25s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1354.3M
[05/08 17:57:06     25s] Core basic site is CoreSite
[05/08 17:57:06     25s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1354.3M
[05/08 17:57:06     25s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:1354.3M
[05/08 17:57:06     25s] Fast DP-INIT is on for default
[05/08 17:57:06     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:57:06     25s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1354.3M
[05/08 17:57:06     25s] OPERPROF:     Starting CMU at level 3, MEM:1354.3M
[05/08 17:57:06     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1354.3M
[05/08 17:57:06     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.021, MEM:1354.3M
[05/08 17:57:06     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1354.3MB).
[05/08 17:57:06     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.023, MEM:1354.3M
[05/08 17:57:06     25s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:12.3)
[05/08 17:57:06     25s]   Leaving CCOpt scope - extractRC...
[05/08 17:57:06     25s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[05/08 17:57:06     25s] Extraction called for design 'dff' of instances=2 and nets=10 using extraction engine 'pre_route' .
[05/08 17:57:06     25s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:57:06     25s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:57:06     25s] pre_route RC Extraction called for design dff.
[05/08 17:57:06     25s] RC Extraction called in multi-corner(1) mode.
[05/08 17:57:06     25s] RCMode: PreRoute
[05/08 17:57:06     25s]       RC Corner Indexes            0   
[05/08 17:57:06     25s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:57:06     25s] Resistance Scaling Factor    : 1.00000 
[05/08 17:57:06     25s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:57:06     25s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:57:06     25s] Shrink Factor                : 0.90000
[05/08 17:57:06     25s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:57:06     25s] Using capacitance table file ...
[05/08 17:57:06     25s] LayerId::1 widthSet size::4
[05/08 17:57:06     25s] LayerId::2 widthSet size::4
[05/08 17:57:06     25s] LayerId::3 widthSet size::4
[05/08 17:57:06     25s] LayerId::4 widthSet size::4
[05/08 17:57:06     25s] LayerId::5 widthSet size::4
[05/08 17:57:06     25s] LayerId::6 widthSet size::4
[05/08 17:57:06     25s] LayerId::7 widthSet size::5
[05/08 17:57:06     25s] LayerId::8 widthSet size::5
[05/08 17:57:06     25s] LayerId::9 widthSet size::5
[05/08 17:57:06     25s] LayerId::10 widthSet size::4
[05/08 17:57:06     25s] LayerId::11 widthSet size::3
[05/08 17:57:06     25s] eee: pegSigSF::1.070000
[05/08 17:57:06     25s] Updating RC grid for preRoute extraction ...
[05/08 17:57:06     25s] Initializing multi-corner capacitance tables ... 
[05/08 17:57:06     25s] Initializing multi-corner resistance tables ...
[05/08 17:57:06     25s] Creating RPSQ from WeeR and WRes ...
[05/08 17:57:06     25s] eee: l::1 avDens::0.019363 usedTrk::1.742690 availTrk::90.000000 sigTrk::1.742690
[05/08 17:57:06     25s] eee: l::2 avDens::0.018980 usedTrk::1.622807 availTrk::85.500000 sigTrk::1.622807
[05/08 17:57:06     25s] eee: l::3 avDens::0.027001 usedTrk::2.430117 availTrk::90.000000 sigTrk::2.430117
[05/08 17:57:06     25s] eee: l::4 avDens::0.002989 usedTrk::0.255556 availTrk::85.500000 sigTrk::0.255556
[05/08 17:57:06     25s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:06     25s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:06     25s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:06     25s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:06     25s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:06     25s] eee: l::10 avDens::0.087104 usedTrk::2.978947 availTrk::34.200000 sigTrk::2.978947
[05/08 17:57:06     25s] eee: l::11 avDens::0.066927 usedTrk::2.409357 availTrk::36.000000 sigTrk::2.409357
[05/08 17:57:06     25s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:06     25s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:57:06     25s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.069025 ; aWlH: 0.000000 ; Pmax: 0.806600 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[05/08 17:57:06     25s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1354.301M)
[05/08 17:57:06     26s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[05/08 17:57:06     26s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:57:06     26s]   Not writing Steiner routes to the DB after clustering cong repair call.
[05/08 17:57:06     26s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[05/08 17:57:06     26s] End AAE Lib Interpolated Model. (MEM=1354.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:06     26s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]   Clock DAG stats after clustering cong repair call:
[05/08 17:57:06     26s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]     misc counts      : r=1, pp=0
[05/08 17:57:06     26s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]     sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]   Clock DAG net violations after clustering cong repair call: none
[05/08 17:57:06     26s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/08 17:57:06     26s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]   Primary reporting skew groups after clustering cong repair call:
[05/08 17:57:06     26s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:06     26s]         min path sink: Q_reg/CK
[05/08 17:57:06     26s]         max path sink: Q_reg/CK
[05/08 17:57:06     26s]   Skew group summary after clustering cong repair call:
[05/08 17:57:06     26s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:06     26s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:12.4)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   CongRepair After Initial Clustering
[05/08 17:57:06     26s]   Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:12.6)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Stage::Clustering
[05/08 17:57:06     26s]   Stage::DRV Fixing...
[05/08 17:57:06     26s]   Fixing clock tree slew time and max cap violations...
[05/08 17:57:06     26s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/08 17:57:06     26s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]           min path sink: Q_reg/CK
[05/08 17:57:06     26s]           max path sink: Q_reg/CK
[05/08 17:57:06     26s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[05/08 17:57:06     26s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/08 17:57:06     26s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/08 17:57:06     26s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:06     26s]           min path sink: Q_reg/CK
[05/08 17:57:06     26s]           max path sink: Q_reg/CK
[05/08 17:57:06     26s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:06     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[05/08 17:57:06     26s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Stage::DRV Fixing
[05/08 17:57:06     26s]   Stage::Insertion Delay Reduction...
[05/08 17:57:06     26s]   Removing unnecessary root buffering...
[05/08 17:57:06     26s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]           min path sink: Q_reg/CK
[05/08 17:57:06     26s]           max path sink: Q_reg/CK
[05/08 17:57:06     26s]     Skew group summary after 'Removing unnecessary root buffering':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Removing unnecessary root buffering
[05/08 17:57:06     26s]   Removing unconstrained drivers...
[05/08 17:57:06     26s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]           min path sink: Q_reg/CK
[05/08 17:57:06     26s]           max path sink: Q_reg/CK
[05/08 17:57:06     26s]     Skew group summary after 'Removing unconstrained drivers':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Removing unconstrained drivers
[05/08 17:57:06     26s]   Reducing insertion delay 1...
[05/08 17:57:06     26s]     Accumulated time to calculate placeable region: 0.000218
[05/08 17:57:06     26s]     Accumulated time to calculate placeable region: 0.000229
[05/08 17:57:06     26s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]           min path sink: Q_reg/CK
[05/08 17:57:06     26s]           max path sink: Q_reg/CK
[05/08 17:57:06     26s]     Skew group summary after 'Reducing insertion delay 1':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Reducing insertion delay 1
[05/08 17:57:06     26s]   Removing longest path buffering...
[05/08 17:57:06     26s]     Clock DAG stats after 'Removing longest path buffering':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]           min path sink: Q_reg/CK
[05/08 17:57:06     26s]           max path sink: Q_reg/CK
[05/08 17:57:06     26s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]     Skew group summary after 'Removing longest path buffering':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Removing longest path buffering
[05/08 17:57:06     26s]   Reducing insertion delay 2...
[05/08 17:57:06     26s]     Path optimization required 0 stage delay updates 
[05/08 17:57:06     26s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:06     26s]           min path sink: Q_reg/CK
[05/08 17:57:06     26s]           max path sink: Q_reg/CK
[05/08 17:57:06     26s]     Skew group summary after 'Reducing insertion delay 2':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:06     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Reducing insertion delay 2
[05/08 17:57:06     26s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Stage::Insertion Delay Reduction
[05/08 17:57:06     26s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.6 real=0:00:12.8)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   CCOpt::Phase::Construction
[05/08 17:57:06     26s]   CCOpt::Phase::Implementation...
[05/08 17:57:06     26s]   Stage::Reducing Power...
[05/08 17:57:06     26s]   Improving clock tree routing...
[05/08 17:57:06     26s]     Iteration 1...
[05/08 17:57:06     26s]     Iteration 1 done.
[05/08 17:57:06     26s]     Clock DAG stats after 'Improving clock tree routing':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]           min path sink: Q_reg/CK
[05/08 17:57:06     26s]           max path sink: Q_reg/CK
[05/08 17:57:06     26s]     Skew group summary after 'Improving clock tree routing':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Improving clock tree routing
[05/08 17:57:06     26s]   Reducing clock tree power 1...
[05/08 17:57:06     26s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/08 17:57:06     26s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Legalizing clock trees
[05/08 17:57:06     26s]     100% 
[05/08 17:57:06     26s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]           min path sink: Q_reg/CK
[05/08 17:57:06     26s]           max path sink: Q_reg/CK
[05/08 17:57:06     26s]     Skew group summary after 'Reducing clock tree power 1':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Reducing clock tree power 1
[05/08 17:57:06     26s]   Reducing clock tree power 2...
[05/08 17:57:06     26s]     Path optimization required 0 stage delay updates 
[05/08 17:57:06     26s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]           min path sink: Q_reg/CK
[05/08 17:57:06     26s]           max path sink: Q_reg/CK
[05/08 17:57:06     26s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:06     26s]     Skew group summary after 'Reducing clock tree power 2':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:06     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Reducing clock tree power 2
[05/08 17:57:06     26s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Stage::Reducing Power
[05/08 17:57:06     26s]   Stage::Balancing...
[05/08 17:57:06     26s]   Approximately balancing fragments step...
[05/08 17:57:06     26s]     Resolve constraints - Approximately balancing fragments...
[05/08 17:57:06     26s]     Resolving skew group constraints...
[05/08 17:57:06     26s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/08 17:57:06     26s]     Resolving skew group constraints done.
[05/08 17:57:06     26s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[05/08 17:57:06     26s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/08 17:57:06     26s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[05/08 17:57:06     26s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[05/08 17:57:06     26s]     Approximately balancing fragments...
[05/08 17:57:06     26s]       Moving gates to improve sub-tree skew...
[05/08 17:57:06     26s]         Tried: 2 Succeeded: 0
[05/08 17:57:06     26s]         Topology Tried: 0 Succeeded: 0
[05/08 17:57:06     26s]         0 Succeeded with SS ratio
[05/08 17:57:06     26s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/08 17:57:06     26s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/08 17:57:06     26s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/08 17:57:06     26s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]           misc counts      : r=1, pp=0
[05/08 17:57:06     26s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]           sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/08 17:57:06     26s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/08 17:57:06     26s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Moving gates to improve sub-tree skew
[05/08 17:57:06     26s]       Approximately balancing fragments bottom up...
[05/08 17:57:06     26s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/08 17:57:06     26s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/08 17:57:06     26s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]           misc counts      : r=1, pp=0
[05/08 17:57:06     26s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]           sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/08 17:57:06     26s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/08 17:57:06     26s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Approximately balancing fragments bottom up
[05/08 17:57:06     26s]       Approximately balancing fragments, wire and cell delays...
[05/08 17:57:06     26s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/08 17:57:06     26s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/08 17:57:06     26s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]           misc counts      : r=1, pp=0
[05/08 17:57:06     26s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]           sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/08 17:57:06     26s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/08 17:57:06     26s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/08 17:57:06     26s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[05/08 17:57:06     26s]     Approximately balancing fragments done.
[05/08 17:57:06     26s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Approximately balancing fragments step
[05/08 17:57:06     26s]   Clock DAG stats after Approximately balancing fragments:
[05/08 17:57:06     26s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]     misc counts      : r=1, pp=0
[05/08 17:57:06     26s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]     sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]   Clock DAG net violations after Approximately balancing fragments: none
[05/08 17:57:06     26s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/08 17:57:06     26s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]   Primary reporting skew groups after Approximately balancing fragments:
[05/08 17:57:06     26s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]         min path sink: Q_reg/CK
[05/08 17:57:06     26s]         max path sink: Q_reg/CK
[05/08 17:57:06     26s]   Skew group summary after Approximately balancing fragments:
[05/08 17:57:06     26s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]   Improving fragments clock skew...
[05/08 17:57:06     26s]     Clock DAG stats after 'Improving fragments clock skew':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]           min path sink: Q_reg/CK
[05/08 17:57:06     26s]           max path sink: Q_reg/CK
[05/08 17:57:06     26s]     Skew group summary after 'Improving fragments clock skew':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Improving fragments clock skew
[05/08 17:57:06     26s]   Approximately balancing step...
[05/08 17:57:06     26s]     Resolve constraints - Approximately balancing...
[05/08 17:57:06     26s]     Resolving skew group constraints...
[05/08 17:57:06     26s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/08 17:57:06     26s]     Resolving skew group constraints done.
[05/08 17:57:06     26s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Resolve constraints - Approximately balancing
[05/08 17:57:06     26s]     Approximately balancing...
[05/08 17:57:06     26s]       Approximately balancing, wire and cell delays...
[05/08 17:57:06     26s]       Approximately balancing, wire and cell delays, iteration 1...
[05/08 17:57:06     26s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/08 17:57:06     26s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]           misc counts      : r=1, pp=0
[05/08 17:57:06     26s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]           sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/08 17:57:06     26s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/08 17:57:06     26s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/08 17:57:06     26s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:06     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:06     26s] UM:*                                                                   Approximately balancing, wire and cell delays
[05/08 17:57:06     26s]     Approximately balancing done.
[05/08 17:57:06     26s]     Clock DAG stats after 'Approximately balancing step':
[05/08 17:57:06     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:06     26s]       misc counts      : r=1, pp=0
[05/08 17:57:06     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:06     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:06     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:06     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:06     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:06     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:06     26s]     Clock DAG net violations after 'Approximately balancing step': none
[05/08 17:57:06     26s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/08 17:57:06     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:06     26s]           min path sink: Q_reg/CK
[05/08 17:57:06     26s]           max path sink: Q_reg/CK
[05/08 17:57:06     26s]     Primary reporting skew groups after 'Approximately balancing step':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]     Skew group summary after 'Approximately balancing step':
[05/08 17:57:06     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:06     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:06     26s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Approximately balancing step
[05/08 17:57:07     26s]   Fixing clock tree overload...
[05/08 17:57:07     26s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/08 17:57:07     26s]     Clock DAG stats after 'Fixing clock tree overload':
[05/08 17:57:07     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:07     26s]       misc counts      : r=1, pp=0
[05/08 17:57:07     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:07     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:07     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:07     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:07     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:07     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:07     26s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/08 17:57:07     26s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/08 17:57:07     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:07     26s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:07     26s]           min path sink: Q_reg/CK
[05/08 17:57:07     26s]           max path sink: Q_reg/CK
[05/08 17:57:07     26s]     Skew group summary after 'Fixing clock tree overload':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:07     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Fixing clock tree overload
[05/08 17:57:07     26s]   Approximately balancing paths...
[05/08 17:57:07     26s]     Added 0 buffers.
[05/08 17:57:07     26s]     Clock DAG stats after 'Approximately balancing paths':
[05/08 17:57:07     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:07     26s]       misc counts      : r=1, pp=0
[05/08 17:57:07     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:07     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:07     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:07     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:07     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:07     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:07     26s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/08 17:57:07     26s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/08 17:57:07     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:07     26s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]           min path sink: Q_reg/CK
[05/08 17:57:07     26s]           max path sink: Q_reg/CK
[05/08 17:57:07     26s]     Skew group summary after 'Approximately balancing paths':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Approximately balancing paths
[05/08 17:57:07     26s]   Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Stage::Balancing
[05/08 17:57:07     26s]   Stage::Polishing...
[05/08 17:57:07     26s]   Merging balancing drivers for power...
[05/08 17:57:07     26s]     Tried: 2 Succeeded: 0
[05/08 17:57:07     26s]     Clock tree timing engine global stage delay update for max_delay:setup.late...
[05/08 17:57:07     26s]     Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/08 17:57:07     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:07     26s]       misc counts      : r=1, pp=0
[05/08 17:57:07     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:07     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:07     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:07     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:07     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:07     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:07     26s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/08 17:57:07     26s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/08 17:57:07     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:07     26s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:07     26s]           min path sink: Q_reg/CK
[05/08 17:57:07     26s]           max path sink: Q_reg/CK
[05/08 17:57:07     26s]     Skew group summary after 'Merging balancing drivers for power':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[05/08 17:57:07     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Merging balancing drivers for power
[05/08 17:57:07     26s]   Improving clock skew...
[05/08 17:57:07     26s]     Clock DAG stats after 'Improving clock skew':
[05/08 17:57:07     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:07     26s]       misc counts      : r=1, pp=0
[05/08 17:57:07     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:07     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:07     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:07     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:07     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:07     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:07     26s]     Clock DAG net violations after 'Improving clock skew': none
[05/08 17:57:07     26s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/08 17:57:07     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:07     26s]           min path sink: Q_reg/CK
[05/08 17:57:07     26s]           max path sink: Q_reg/CK
[05/08 17:57:07     26s]     Primary reporting skew groups after 'Improving clock skew':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]     Skew group summary after 'Improving clock skew':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Improving clock skew
[05/08 17:57:07     26s]   Moving gates to reduce wire capacitance...
[05/08 17:57:07     26s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[05/08 17:57:07     26s]     Iteration 1...
[05/08 17:57:07     26s]       Artificially removing short and long paths...
[05/08 17:57:07     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[05/08 17:57:07     26s]         Legalizing clock trees...
[05/08 17:57:07     26s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Legalizing clock trees
[05/08 17:57:07     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[05/08 17:57:07     26s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/08 17:57:07     26s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Legalizing clock trees
[05/08 17:57:07     26s]         100% 
[05/08 17:57:07     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]     Iteration 1 done.
[05/08 17:57:07     26s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[05/08 17:57:07     26s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[05/08 17:57:07     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:07     26s]       misc counts      : r=1, pp=0
[05/08 17:57:07     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:07     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:07     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:07     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:07     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:07     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:07     26s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[05/08 17:57:07     26s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[05/08 17:57:07     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:07     26s]           min path sink: Q_reg/CK
[05/08 17:57:07     26s]           max path sink: Q_reg/CK
[05/08 17:57:07     26s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Moving gates to reduce wire capacitance
[05/08 17:57:07     26s]   Reducing clock tree power 3...
[05/08 17:57:07     26s]     Artificially removing short and long paths...
[05/08 17:57:07     26s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[05/08 17:57:07     26s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/08 17:57:07     26s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Legalizing clock trees
[05/08 17:57:07     26s]     100% 
[05/08 17:57:07     26s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/08 17:57:07     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:07     26s]       misc counts      : r=1, pp=0
[05/08 17:57:07     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:07     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:07     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:07     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:07     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:07     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:07     26s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[05/08 17:57:07     26s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/08 17:57:07     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:07     26s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]           min path sink: Q_reg/CK
[05/08 17:57:07     26s]           max path sink: Q_reg/CK
[05/08 17:57:07     26s]     Skew group summary after 'Reducing clock tree power 3':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Reducing clock tree power 3
[05/08 17:57:07     26s]   Improving insertion delay...
[05/08 17:57:07     26s]     Clock DAG stats after 'Improving insertion delay':
[05/08 17:57:07     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:07     26s]       misc counts      : r=1, pp=0
[05/08 17:57:07     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:07     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:07     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:07     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:07     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:07     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:07     26s]     Clock DAG net violations after 'Improving insertion delay': none
[05/08 17:57:07     26s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/08 17:57:07     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:07     26s]           min path sink: Q_reg/CK
[05/08 17:57:07     26s]           max path sink: Q_reg/CK
[05/08 17:57:07     26s]     Primary reporting skew groups after 'Improving insertion delay':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]     Skew group summary after 'Improving insertion delay':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Improving insertion delay
[05/08 17:57:07     26s]   Wire Opt OverFix...
[05/08 17:57:07     26s]     Wire Reduction extra effort...
[05/08 17:57:07     26s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[05/08 17:57:07     26s]       Artificially removing short and long paths...
[05/08 17:57:07     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       Global shorten wires A0...
[05/08 17:57:07     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       Move For Wirelength - core...
[05/08 17:57:07     26s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[05/08 17:57:07     26s]         Max accepted move=0.000um, total accepted move=0.000um
[05/08 17:57:07     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       Global shorten wires A1...
[05/08 17:57:07     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       Move For Wirelength - core...
[05/08 17:57:07     26s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[05/08 17:57:07     26s]         Max accepted move=0.000um, total accepted move=0.000um
[05/08 17:57:07     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       Global shorten wires B...
[05/08 17:57:07     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       Move For Wirelength - branch...
[05/08 17:57:07     26s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[05/08 17:57:07     26s]         Max accepted move=0.000um, total accepted move=0.000um
[05/08 17:57:07     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[05/08 17:57:07     26s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/08 17:57:07     26s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:07     26s]         misc counts      : r=1, pp=0
[05/08 17:57:07     26s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:07     26s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:07     26s]         sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:07     26s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:07     26s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=10.565um, total=10.565um
[05/08 17:57:07     26s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:07     26s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[05/08 17:57:07     26s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/08 17:57:07     26s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:07     26s]             min path sink: Q_reg/CK
[05/08 17:57:07     26s]             max path sink: Q_reg/CK
[05/08 17:57:07     26s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/08 17:57:07     26s]         skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]       Skew group summary after 'Wire Reduction extra effort':
[05/08 17:57:07     26s]         skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Wire Reduction extra effort
[05/08 17:57:07     26s]     Optimizing orientation...
[05/08 17:57:07     26s]     FlipOpt...
[05/08 17:57:07     26s]     Disconnecting clock tree from netlist...
[05/08 17:57:07     26s]     Disconnecting clock tree from netlist done.
[05/08 17:57:07     26s]     Performing Single Threaded FlipOpt
[05/08 17:57:07     26s]     Optimizing orientation on clock cells...
[05/08 17:57:07     26s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[05/08 17:57:07     26s]     Optimizing orientation on clock cells done.
[05/08 17:57:07     26s]     Resynthesising clock tree into netlist...
[05/08 17:57:07     26s]       Reset timing graph...
[05/08 17:57:07     26s] Ignoring AAE DB Resetting ...
[05/08 17:57:07     26s]       Reset timing graph done.
[05/08 17:57:07     26s]     Resynthesising clock tree into netlist done.
[05/08 17:57:07     26s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   FlipOpt
[05/08 17:57:07     26s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Optimizing orientation
[05/08 17:57:07     26s] End AAE Lib Interpolated Model. (MEM=1395.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:07     26s]     Clock DAG stats after 'Wire Opt OverFix':
[05/08 17:57:07     26s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:07     26s]       misc counts      : r=1, pp=0
[05/08 17:57:07     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:07     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:07     26s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:07     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:07     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.365um, total=10.365um
[05/08 17:57:07     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:07     26s]     Clock DAG net violations after 'Wire Opt OverFix': none
[05/08 17:57:07     26s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/08 17:57:07     26s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:07     26s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]           min path sink: Q_reg/CK
[05/08 17:57:07     26s]           max path sink: Q_reg/CK
[05/08 17:57:07     26s]     Skew group summary after 'Wire Opt OverFix':
[05/08 17:57:07     26s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:07     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:07     26s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Wire Opt OverFix
[05/08 17:57:07     26s]   Total capacitance is (rise=0.002pF fall=0.001pF), of which (rise=0.001pF fall=0.001pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[05/08 17:57:07     26s]   Stage::Polishing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Stage::Polishing
[05/08 17:57:07     26s]   Stage::Updating netlist...
[05/08 17:57:07     26s]   Reset timing graph...
[05/08 17:57:07     26s] Ignoring AAE DB Resetting ...
[05/08 17:57:07     26s]   Reset timing graph done.
[05/08 17:57:07     26s]   Setting non-default rules before calling refine place.
[05/08 17:57:07     26s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1376.5M
[05/08 17:57:07     26s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/08 17:57:07     26s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.001, MEM:1354.5M
[05/08 17:57:07     26s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]   Assigned high priority to 0 instances.
[05/08 17:57:07     26s]   Leaving CCOpt scope - ClockRefiner...
[05/08 17:57:07     26s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[05/08 17:57:07     26s]   Performing Clock Only Refine Place.
[05/08 17:57:07     26s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1354.5M
[05/08 17:57:07     26s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1354.5M
[05/08 17:57:07     26s] z: 2, totalTracks: 1
[05/08 17:57:07     26s] z: 4, totalTracks: 1
[05/08 17:57:07     26s] z: 6, totalTracks: 1
[05/08 17:57:07     26s] z: 8, totalTracks: 1
[05/08 17:57:07     26s] #spOpts: mergeVia=F 
[05/08 17:57:07     26s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1354.5M
[05/08 17:57:07     26s] OPERPROF:       Starting CMU at level 4, MEM:1354.5M
[05/08 17:57:07     26s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1354.5M
[05/08 17:57:07     26s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:1354.5M
[05/08 17:57:07     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1354.5MB).
[05/08 17:57:07     26s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1354.5M
[05/08 17:57:07     26s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1354.5M
[05/08 17:57:07     26s] TDRefine: refinePlace mode is spiral
[05/08 17:57:07     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.678340.6
[05/08 17:57:07     26s] OPERPROF: Starting RefinePlace at level 1, MEM:1354.5M
[05/08 17:57:07     26s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:57:07     26s] *** Starting place_detail (0:00:26.9 mem=1354.5M) ***
[05/08 17:57:07     26s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:57:07     26s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1354.5M
[05/08 17:57:07     26s] Starting refinePlace ...
[05/08 17:57:07     26s] One DDP V2 for no tweak run.
[05/08 17:57:07     26s] ** Cut row section cpu time 0:00:00.0.
[05/08 17:57:07     26s]    Spread Effort: high, standalone mode, useDDP on.
[05/08 17:57:07     26s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1354.5MB) @(0:00:26.9 - 0:00:26.9).
[05/08 17:57:07     26s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:57:07     26s] wireLenOptFixPriorityInst 1 inst fixed
[05/08 17:57:07     26s] 
[05/08 17:57:07     26s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/08 17:57:07     26s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/08 17:57:07     26s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1354.5MB) @(0:00:26.9 - 0:00:26.9).
[05/08 17:57:07     26s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:57:07     26s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.5MB
[05/08 17:57:07     26s] Statistics of distance of Instance movement in refine placement:
[05/08 17:57:07     26s]   maximum (X+Y) =         0.00 um
[05/08 17:57:07     26s]   mean    (X+Y) =         0.00 um
[05/08 17:57:07     26s] Total instances moved : 0
[05/08 17:57:07     26s] Summary Report:
[05/08 17:57:07     26s] Instances move: 0 (out of 2 movable)
[05/08 17:57:07     26s] Instances flipped: 0
[05/08 17:57:07     26s] Mean displacement: 0.00 um
[05/08 17:57:07     26s] Max displacement: 0.00 um 
[05/08 17:57:07     26s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.002, REAL:0.002, MEM:1354.5M
[05/08 17:57:07     26s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1354.5MB) @(0:00:26.9 - 0:00:26.9).
[05/08 17:57:07     26s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:57:07     26s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.5MB
[05/08 17:57:07     26s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.678340.6
[05/08 17:57:07     26s] OPERPROF: Finished RefinePlace at level 1, CPU:0.004, REAL:0.003, MEM:1354.5M
[05/08 17:57:07     26s] *** Finished place_detail (0:00:26.9 mem=1354.5M) ***
[05/08 17:57:07     26s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1354.5M
[05/08 17:57:07     26s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1354.5M
[05/08 17:57:07     26s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[05/08 17:57:07     26s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1).
[05/08 17:57:07     26s]   Revert refine place priority changes on 0 instances.
[05/08 17:57:07     26s]   ClockRefiner summary
[05/08 17:57:07     26s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1).
[05/08 17:57:07     26s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   Stage::Updating netlist
[05/08 17:57:07     26s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.7 real=0:00:00.6)
[05/08 17:57:07     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:07     26s] UM:*                                                                   CCOpt::Phase::Implementation
[05/08 17:57:07     26s]   CCOpt::Phase::eGRPC...
[05/08 17:57:07     26s]   eGR Post Conditioning loop iteration 0...
[05/08 17:57:07     26s]     Clock implementation routing...
[05/08 17:57:07     26s]       Leaving CCOpt scope - Routing Tools...
[05/08 17:57:07     26s] Net route status summary:
[05/08 17:57:07     26s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:57:07     26s]   Non-clock:     9 (unrouted=3, trialRouted=6, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:57:07     26s]       Routing using eGR only...
[05/08 17:57:07     26s]         Early Global Route - eGR only step...
[05/08 17:57:07     26s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[05/08 17:57:07     26s] (ccopt eGR): Start to route 1 all nets
[05/08 17:57:07     26s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1354.51 MB )
[05/08 17:57:07     26s] (I)       Started Import and model ( Curr Mem: 1354.51 MB )
[05/08 17:57:07     26s] (I)       Started Create place DB ( Curr Mem: 1354.51 MB )
[05/08 17:57:07     26s] (I)       Started Import place data ( Curr Mem: 1354.51 MB )
[05/08 17:57:07     26s] (I)       Started Read instances and placement ( Curr Mem: 1354.51 MB )
[05/08 17:57:07     26s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:07     26s] (I)       Started Read nets ( Curr Mem: 1354.51 MB )
[05/08 17:57:07     26s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:07     26s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:07     26s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:07     26s] (I)       Started Create route DB ( Curr Mem: 1354.51 MB )
[05/08 17:57:07     26s] (I)       == Non-default Options ==
[05/08 17:57:07     26s] (I)       Clean congestion better                            : true
[05/08 17:57:07     26s] (I)       Estimate vias on DPT layer                         : true
[05/08 17:57:07     26s] (I)       Clean congestion layer assignment rounds           : 3
[05/08 17:57:07     26s] (I)       Layer constraints as soft constraints              : true
[05/08 17:57:07     26s] (I)       Soft top layer                                     : true
[05/08 17:57:07     26s] (I)       Skip prospective layer relax nets                  : true
[05/08 17:57:07     26s] (I)       Better NDR handling                                : true
[05/08 17:57:07     26s] (I)       Improved NDR modeling in LA                        : true
[05/08 17:57:07     26s] (I)       Routing cost fix for NDR handling                  : true
[05/08 17:57:07     26s] (I)       Update initial WL after Phase 1a                   : true
[05/08 17:57:07     26s] (I)       Block tracks for preroutes                         : true
[05/08 17:57:07     26s] (I)       Assign IRoute by net group key                     : true
[05/08 17:57:07     26s] (I)       Block unroutable channels                          : true
[05/08 17:57:07     26s] (I)       Block unroutable channel fix                       : true
[05/08 17:57:07     26s] (I)       Block unroutable channels 3D                       : true
[05/08 17:57:07     26s] (I)       Bound layer relaxed segment wl                     : true
[05/08 17:57:07     26s] (I)       Bound layer relaxed segment wl fix                 : true
[05/08 17:57:07     26s] (I)       Blocked pin reach length threshold                 : 2
[05/08 17:57:07     26s] (I)       Check blockage within NDR space in TA              : true
[05/08 17:57:07     26s] (I)       Skip must join for term with via pillar            : true
[05/08 17:57:07     26s] (I)       Model find APA for IO pin                          : true
[05/08 17:57:07     26s] (I)       On pin location for off pin term                   : true
[05/08 17:57:07     26s] (I)       Handle EOL spacing                                 : true
[05/08 17:57:07     26s] (I)       Merge PG vias by gap                               : true
[05/08 17:57:07     26s] (I)       Maximum routing layer                              : 11
[05/08 17:57:07     26s] (I)       Route selected nets only                           : true
[05/08 17:57:07     26s] (I)       Refine MST                                         : true
[05/08 17:57:07     26s] (I)       Honor PRL                                          : true
[05/08 17:57:07     26s] (I)       Strong congestion aware                            : true
[05/08 17:57:07     26s] (I)       Improved initial location for IRoutes              : true
[05/08 17:57:07     26s] (I)       Multi panel TA                                     : true
[05/08 17:57:07     26s] (I)       Penalize wire overlap                              : true
[05/08 17:57:07     26s] (I)       Expand small instance blockage                     : true
[05/08 17:57:07     26s] (I)       Reduce via in TA                                   : true
[05/08 17:57:07     26s] (I)       SS-aware routing                                   : true
[05/08 17:57:07     26s] (I)       Improve tree edge sharing                          : true
[05/08 17:57:07     26s] (I)       Improve 2D via estimation                          : true
[05/08 17:57:07     26s] (I)       Refine Steiner tree                                : true
[05/08 17:57:07     26s] (I)       Build spine tree                                   : true
[05/08 17:57:07     26s] (I)       Model pass through capacity                        : true
[05/08 17:57:07     26s] (I)       Extend blockages by a half GCell                   : true
[05/08 17:57:07     26s] (I)       Consider pin shapes                                : true
[05/08 17:57:07     26s] (I)       Consider pin shapes for all nodes                  : true
[05/08 17:57:07     26s] (I)       Consider NR APA                                    : true
[05/08 17:57:07     26s] (I)       Consider IO pin shape                              : true
[05/08 17:57:07     26s] (I)       Fix pin connection bug                             : true
[05/08 17:57:07     26s] (I)       Consider layer RC for local wires                  : true
[05/08 17:57:07     26s] (I)       LA-aware pin escape length                         : 2
[05/08 17:57:07     26s] (I)       Connect multiple ports                             : true
[05/08 17:57:07     26s] (I)       Split for must join                                : true
[05/08 17:57:07     26s] (I)       Number of threads                                  : 1
[05/08 17:57:07     26s] (I)       Routing effort level                               : 10000
[05/08 17:57:07     26s] (I)       Special modeling for N7                            : 0
[05/08 17:57:07     26s] (I)       Special modeling for N6                            : 0
[05/08 17:57:07     26s] (I)       Special modeling for N2                            : 0
[05/08 17:57:07     26s] (I)       Special modeling for N3 v9                         : 0
[05/08 17:57:07     26s] (I)       Special modeling for N5 v6                         : 0
[05/08 17:57:07     26s] (I)       Special modeling for N5PPv2                        : 0
[05/08 17:57:07     26s] (I)       Special settings for S3                            : 0
[05/08 17:57:07     26s] (I)       Special settings for S4                            : 0
[05/08 17:57:07     26s] (I)       Special settings for S5 v2                         : 0
[05/08 17:57:07     26s] (I)       Special settings for S7                            : 0
[05/08 17:57:07     26s] (I)       Special settings for S8 v6                         : 0
[05/08 17:57:07     26s] (I)       Prefer layer length threshold                      : 8
[05/08 17:57:07     26s] (I)       Overflow penalty cost                              : 10
[05/08 17:57:07     26s] (I)       A-star cost                                        : 0.300000
[05/08 17:57:07     26s] (I)       Misalignment cost                                  : 10.000000
[05/08 17:57:07     26s] (I)       Threshold for short IRoute                         : 6
[05/08 17:57:07     26s] (I)       Via cost during post routing                       : 1.000000
[05/08 17:57:07     26s] (I)       Layer congestion ratios                            : { { 1.0 } }
[05/08 17:57:07     26s] (I)       Source-to-sink ratio                               : 0.300000
[05/08 17:57:07     26s] (I)       Scenic ratio bound                                 : 3.000000
[05/08 17:57:07     26s] (I)       Segment layer relax scenic ratio                   : 1.250000
[05/08 17:57:07     26s] (I)       Source-sink aware LA ratio                         : 0.500000
[05/08 17:57:07     26s] (I)       PG-aware similar topology routing                  : true
[05/08 17:57:07     26s] (I)       Maze routing via cost fix                          : true
[05/08 17:57:07     26s] (I)       Apply PRL on PG terms                              : true
[05/08 17:57:07     26s] (I)       Apply PRL on obs objects                           : true
[05/08 17:57:07     26s] (I)       Handle range-type spacing rules                    : true
[05/08 17:57:07     26s] (I)       PG gap threshold multiplier                        : 10.000000
[05/08 17:57:07     26s] (I)       Parallel spacing query fix                         : true
[05/08 17:57:07     26s] (I)       Force source to root IR                            : true
[05/08 17:57:07     26s] (I)       Layer Weights                                      : L2:4 L3:2.5
[05/08 17:57:07     26s] (I)       Do not relax to DPT layer                          : true
[05/08 17:57:07     26s] (I)       No DPT in post routing                             : true
[05/08 17:57:07     26s] (I)       Modeling PG via merging fix                        : true
[05/08 17:57:07     26s] (I)       Shield aware TA                                    : true
[05/08 17:57:07     26s] (I)       Strong shield aware TA                             : true
[05/08 17:57:07     26s] (I)       Overflow calculation fix in LA                     : true
[05/08 17:57:07     26s] (I)       Post routing fix                                   : true
[05/08 17:57:07     26s] (I)       Strong post routing                                : true
[05/08 17:57:07     26s] (I)       NDR via pillar fix                                 : true
[05/08 17:57:07     26s] (I)       Violation on path threshold                        : 1
[05/08 17:57:07     26s] (I)       Pass through capacity modeling                     : true
[05/08 17:57:07     26s] (I)       Select the non-relaxed segments in post routing stage : true
[05/08 17:57:07     26s] (I)       Select term pin box for io pin                     : true
[05/08 17:57:07     26s] (I)       Penalize NDR sharing                               : true
[05/08 17:57:07     26s] (I)       Keep fixed segments                                : true
[05/08 17:57:07     26s] (I)       Reorder net groups by key                          : true
[05/08 17:57:07     26s] (I)       Increase net scenic ratio                          : true
[05/08 17:57:07     26s] (I)       Method to set GCell size                           : row
[05/08 17:57:07     26s] (I)       Connect multiple ports and must join fix           : true
[05/08 17:57:07     26s] (I)       Avoid high resistance layers                       : true
[05/08 17:57:07     26s] (I)       Fix unreachable term connection                    : true
[05/08 17:57:07     26s] (I)       Model find APA for IO pin fix                      : true
[05/08 17:57:07     26s] (I)       Avoid connecting non-metal layers                  : true
[05/08 17:57:07     26s] (I)       Use track pitch for NDR                            : true
[05/08 17:57:07     26s] (I)       Top layer relaxation fix                           : true
[05/08 17:57:07     26s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[05/08 17:57:07     26s] (I)       Started Import route data (1T) ( Curr Mem: 1354.51 MB )
[05/08 17:57:07     26s] (I)       Use row-based GCell size
[05/08 17:57:07     26s] (I)       Use row-based GCell align
[05/08 17:57:07     26s] (I)       GCell unit size   : 3420
[05/08 17:57:07     26s] (I)       GCell multiplier  : 1
[05/08 17:57:07     26s] (I)       GCell row height  : 3420
[05/08 17:57:07     26s] (I)       Actual row height : 3420
[05/08 17:57:07     26s] (I)       GCell align ref   : 5200 5320
[05/08 17:57:07     26s] [NR-eGR] Track table information for default rule: 
[05/08 17:57:07     26s] [NR-eGR] Metal1 has no routable track
[05/08 17:57:07     26s] [NR-eGR] Metal2 has single uniform track structure
[05/08 17:57:07     26s] [NR-eGR] Metal3 has single uniform track structure
[05/08 17:57:07     26s] [NR-eGR] Metal4 has single uniform track structure
[05/08 17:57:07     26s] [NR-eGR] Metal5 has single uniform track structure
[05/08 17:57:07     26s] [NR-eGR] Metal6 has single uniform track structure
[05/08 17:57:08     26s] [NR-eGR] Metal7 has single uniform track structure
[05/08 17:57:08     26s] [NR-eGR] Metal8 has single uniform track structure
[05/08 17:57:08     26s] [NR-eGR] Metal9 has single uniform track structure
[05/08 17:57:08     26s] [NR-eGR] Metal10 has single uniform track structure
[05/08 17:57:08     26s] [NR-eGR] Metal11 has single uniform track structure
[05/08 17:57:08     26s] (I)       ==================== Default via =====================
[05/08 17:57:08     26s] (I)       +----+------------------+----------------------------+
[05/08 17:57:08     26s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 17:57:08     26s] (I)       +----+------------------+----------------------------+
[05/08 17:57:08     26s] (I)       |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 17:57:08     26s] (I)       |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 17:57:08     26s] (I)       |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 17:57:08     26s] (I)       |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 17:57:08     26s] (I)       |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 17:57:08     26s] (I)       |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 17:57:08     26s] (I)       |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 17:57:08     26s] (I)       |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 17:57:08     26s] (I)       |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 17:57:08     26s] (I)       | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 17:57:08     26s] (I)       +----+------------------+----------------------------+
[05/08 17:57:08     26s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Read routing blockages ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Read instance blockages ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Read PG blockages ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] [NR-eGR] Read 129 PG shapes
[05/08 17:57:08     26s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Read boundary cut boxes ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] [NR-eGR] #Routing Blockages  : 0
[05/08 17:57:08     26s] [NR-eGR] #Instance Blockages : 0
[05/08 17:57:08     26s] [NR-eGR] #PG Blockages       : 129
[05/08 17:57:08     26s] [NR-eGR] #Halo Blockages     : 0
[05/08 17:57:08     26s] [NR-eGR] #Boundary Blockages : 0
[05/08 17:57:08     26s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.49 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Read blackboxes ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/08 17:57:08     26s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Read prerouted ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 17:57:08     26s] (I)       Started Read unlegalized nets ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Read nets ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=6
[05/08 17:57:08     26s] [NR-eGR] Connected 0 must-join pins/ports
[05/08 17:57:08     26s] (I)       Started Set up via pillars ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       early_global_route_priority property id does not exist.
[05/08 17:57:08     26s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Model blockages into capacity
[05/08 17:57:08     26s] (I)       Read Num Blocks=212  Num Prerouted Wires=0  Num CS=0
[05/08 17:57:08     26s] (I)       Started Initialize 3D capacity ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Layer 1 (V) : #blockages 10 : #preroutes 0
[05/08 17:57:08     26s] (I)       Layer 2 (H) : #blockages 30 : #preroutes 0
[05/08 17:57:08     26s] (I)       Layer 3 (V) : #blockages 10 : #preroutes 0
[05/08 17:57:08     26s] (I)       Layer 4 (H) : #blockages 30 : #preroutes 0
[05/08 17:57:08     26s] (I)       Layer 5 (V) : #blockages 10 : #preroutes 0
[05/08 17:57:08     26s] (I)       Layer 6 (H) : #blockages 30 : #preroutes 0
[05/08 17:57:08     26s] (I)       Layer 7 (V) : #blockages 10 : #preroutes 0
[05/08 17:57:08     26s] (I)       Layer 8 (H) : #blockages 36 : #preroutes 0
[05/08 17:57:08     26s] (I)       Layer 9 (V) : #blockages 28 : #preroutes 0
[05/08 17:57:08     26s] (I)       Layer 10 (H) : #blockages 18 : #preroutes 0
[05/08 17:57:08     26s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       -- layer congestion ratio --
[05/08 17:57:08     26s] (I)       Layer 1 : 0.100000
[05/08 17:57:08     26s] (I)       Layer 2 : 0.700000
[05/08 17:57:08     26s] (I)       Layer 3 : 0.700000
[05/08 17:57:08     26s] (I)       Layer 4 : 1.000000
[05/08 17:57:08     26s] (I)       Layer 5 : 1.000000
[05/08 17:57:08     26s] (I)       Layer 6 : 1.000000
[05/08 17:57:08     26s] (I)       Layer 7 : 1.000000
[05/08 17:57:08     26s] (I)       Layer 8 : 1.000000
[05/08 17:57:08     26s] (I)       Layer 9 : 1.000000
[05/08 17:57:08     26s] (I)       Layer 10 : 1.000000
[05/08 17:57:08     26s] (I)       Layer 11 : 1.000000
[05/08 17:57:08     26s] (I)       ----------------------------
[05/08 17:57:08     26s] (I)       Started Move terms for access ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Moved 1 terms for better access 
[05/08 17:57:08     26s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Number of ignored nets                =      0
[05/08 17:57:08     26s] (I)       Number of connected nets              =      0
[05/08 17:57:08     26s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/08 17:57:08     26s] (I)       Number of clock nets                  =      1.  Ignored: No
[05/08 17:57:08     26s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/08 17:57:08     26s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/08 17:57:08     26s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 17:57:08     26s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/08 17:57:08     26s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/08 17:57:08     26s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 17:57:08     26s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:57:08     26s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 1.54 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 1.54 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Read aux data ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Others data preparation ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[05/08 17:57:08     26s] (I)       Started Create route kernel ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Ndr track 0 does not exist
[05/08 17:57:08     26s] (I)       Ndr track 0 does not exist
[05/08 17:57:08     26s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:57:08     26s] (I)       Routing area        : (0, 0) - (23600, 17480)
[05/08 17:57:08     26s] (I)       Core area           : (5200, 5320) - (18400, 12160)
[05/08 17:57:08     26s] (I)       Site width          :   400  (dbu)
[05/08 17:57:08     26s] (I)       Row height          :  3420  (dbu)
[05/08 17:57:08     26s] (I)       GCell row height    :  3420  (dbu)
[05/08 17:57:08     26s] (I)       GCell width         :  3420  (dbu)
[05/08 17:57:08     26s] (I)       GCell height        :  3420  (dbu)
[05/08 17:57:08     26s] (I)       Grid                :     7     5    11
[05/08 17:57:08     26s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/08 17:57:08     26s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/08 17:57:08     26s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/08 17:57:08     26s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/08 17:57:08     26s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/08 17:57:08     26s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/08 17:57:08     26s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/08 17:57:08     26s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1400   760
[05/08 17:57:08     26s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/08 17:57:08     26s] (I)       Total num of tracks :     0    59    46    59    46    59    46    59    46    22    18
[05/08 17:57:08     26s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/08 17:57:08     26s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/08 17:57:08     26s] (I)       --------------------------------------------------------
[05/08 17:57:08     26s] 
[05/08 17:57:08     26s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 17:57:08     26s] (I)       [05/08 17:57:08     26s] [NR-eGR] ============ Routing rule table ============
[05/08 17:57:08     26s] [NR-eGR] Rule id: 0  Nets: 0 
Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/08 17:57:08     26s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:08     26s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:08     26s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 17:57:08     26s] (I)       [05/08 17:57:08     26s] [NR-eGR] Rule id: 1  Nets: 1 
Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[05/08 17:57:08     26s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[05/08 17:57:08     26s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:08     26s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 17:57:08     26s] (I)       blocked tracks on layer2 : = 84 / 295 (28.47%)
[05/08 17:57:08     26s] (I)       blocked tracks on layer3 : = 26 / 322 (8.07%)
[05/08 17:57:08     26s] (I)       blocked tracks on layer4 : = 84 / 295 (28.47%)
[05/08 17:57:08     26s] (I)       blocked tracks on layer5 : = 26 / 322 (8.07%)
[05/08 17:57:08     26s] (I)       blocked tracks on layer6 : = 84 / 295 (28.47%)
[05/08 17:57:08     26s] [NR-eGR] ========================================
[05/08 17:57:08     26s] [NR-eGR] 
[05/08 17:57:08     26s] (I)       blocked tracks on layer7 : = 26 / 322 (8.07%)
[05/08 17:57:08     26s] (I)       blocked tracks on layer8 : = 84 / 295 (28.47%)
[05/08 17:57:08     26s] (I)       blocked tracks on layer9 : = 40 / 322 (12.42%)
[05/08 17:57:08     26s] (I)       blocked tracks on layer10 : = 60 / 110 (54.55%)
[05/08 17:57:08     26s] (I)       blocked tracks on layer11 : = 65 / 126 (51.59%)
[05/08 17:57:08     26s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 1.54 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Reset routing kernel
[05/08 17:57:08     26s] (I)       Started Global Routing ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Initialization ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       totalPins=2  totalGlobalPin=2 (100.00%)
[05/08 17:57:08     26s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Net group 1 ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Generate topology ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       total 2D Cap : 557 = (296 H, 261 V)
[05/08 17:57:08     26s] (I)       
[05/08 17:57:08     26s] (I)       ============  Phase 1a Route ============
[05/08 17:57:08     26s] (I)       Started Phase 1a ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[05/08 17:57:08     26s] (I)       Started Pattern routing (1T) ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:08     26s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       
[05/08 17:57:08     26s] (I)       ============  Phase 1b Route ============
[05/08 17:57:08     26s] (I)       Started Phase 1b ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:08     26s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197000e+01um
[05/08 17:57:08     26s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       
[05/08 17:57:08     26s] (I)       ============  Phase 1c Route ============
[05/08 17:57:08     26s] (I)       Started Phase 1c ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:08     26s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       
[05/08 17:57:08     26s] (I)       ============  Phase 1d Route ============
[05/08 17:57:08     26s] (I)       Started Phase 1d ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:08     26s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       
[05/08 17:57:08     26s] (I)       ============  Phase 1e Route ============
[05/08 17:57:08     26s] (I)       Started Phase 1e ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Route legalization ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:08     26s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       
[05/08 17:57:08     26s] (I)       ============  Phase 1f Route ============
[05/08 17:57:08     26s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197000e+01um
[05/08 17:57:08     26s] (I)       Started Phase 1f ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:08     26s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       
[05/08 17:57:08     26s] (I)       ============  Phase 1g Route ============
[05/08 17:57:08     26s] (I)       Started Phase 1g ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Post Routing ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:08     26s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=7
[05/08 17:57:08     26s] (I)       
[05/08 17:57:08     26s] (I)       ============  Phase 1h Route ============
[05/08 17:57:08     26s] (I)       Started Phase 1h ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Post Routing ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:08     26s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Started Layer assignment (1T) ( Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:08     26s] (I)       
[05/08 17:57:08     26s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 17:57:09     26s] [NR-eGR]                        OverCon            
[05/08 17:57:09     26s] [NR-eGR]                         #Gcell     %Gcell
[05/08 17:57:09     26s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 17:57:09     26s] [NR-eGR] ----------------------------------------------
[05/08 17:57:09     26s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:09     26s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:09     26s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:10     26s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:10     26s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:10     26s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:10     26s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:10     26s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:10     26s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:10     26s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:11     26s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:11     26s] [NR-eGR] ----------------------------------------------
[05/08 17:57:11     26s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 17:57:11     26s] [NR-eGR] 
[05/08 17:57:11     26s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 2.70 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] (I)       Started Export 3D cong map ( Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] (I)       total 2D Cap : 2399 = (1257 H, 1142 V)
[05/08 17:57:11     26s] (I)       Started Export 2D cong map ( Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/08 17:57:11     26s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 17:57:11     26s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] (I)       Started Free existing wires ( Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] (I)       ============= Track Assignment ============
[05/08 17:57:11     26s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] (I)       Started Track Assignment ( Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[05/08 17:57:11     26s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] (I)       Run single-thread track assignment
[05/08 17:57:11     26s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] (I)       Started Export ( Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] [NR-eGR] Started Export DB wires ( Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] [NR-eGR] Started Export all nets ( Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] [NR-eGR] Started Set wire vias ( Curr Mem: 1354.51 MB )
[05/08 17:57:11     26s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.12 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:12     26s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.38 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:12     26s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:12     26s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 8
[05/08 17:57:12     26s] [NR-eGR] Metal2  (2V) length: 2.775000e+01um, number of vias: 17
[05/08 17:57:12     26s] [NR-eGR] Metal3  (3H) length: 4.155500e+01um, number of vias: 6
[05/08 17:57:12     26s] [NR-eGR] Metal4  (4V) length: 4.370000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Total length: 7.367500e+01um, number of vias: 31
[05/08 17:57:12     26s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:12     26s] [NR-eGR] Total eGR-routed clock nets wire length: 1.036500e+01um 
[05/08 17:57:12     26s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:12     26s] [NR-eGR] Report for selected net(s) only.
[05/08 17:57:12     26s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 1
[05/08 17:57:12     26s] [NR-eGR] Metal2  (2V) length: 3.165000e+00um, number of vias: 2
[05/08 17:57:12     26s] [NR-eGR] Metal3  (3H) length: 7.200000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal4  (4V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:12     26s] [NR-eGR] Total length: 1.036500e+01um, number of vias: 3
[05/08 17:57:12     26s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:12     26s] [NR-eGR] Total routed clock nets wire length: 1.036500e+01um, number of vias: 3
[05/08 17:57:12     26s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:12     26s] (I)       Started Update net boxes ( Curr Mem: 1354.51 MB )
[05/08 17:57:12     26s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:12     26s] (I)       Started Update timing ( Curr Mem: 1354.51 MB )
[05/08 17:57:12     26s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:12     26s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.50 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:12     26s] (I)       Started Postprocess design ( Curr Mem: 1354.51 MB )
[05/08 17:57:12     26s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:12     26s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 4.74 sec, Curr Mem: 1354.51 MB )
[05/08 17:57:12     26s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:04.8)
[05/08 17:57:12     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:12     26s] UM:*                                                                   Early Global Route - eGR only step
[05/08 17:57:12     26s]       Routing using eGR only done.
[05/08 17:57:12     26s] Net route status summary:
[05/08 17:57:12     26s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:57:12     26s]   Non-clock:     9 (unrouted=3, trialRouted=6, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:57:12     26s] 
[05/08 17:57:12     26s] CCOPT: Done with clock implementation routing.
[05/08 17:57:12     26s] 
[05/08 17:57:12     26s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:04.8)
[05/08 17:57:12     26s]     Clock implementation routing done.
[05/08 17:57:12     26s]     Leaving CCOpt scope - extractRC...
[05/08 17:57:12     26s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[05/08 17:57:12     26s] Extraction called for design 'dff' of instances=2 and nets=10 using extraction engine 'pre_route' .
[05/08 17:57:12     26s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:57:12     26s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:57:12     26s] pre_route RC Extraction called for design dff.
[05/08 17:57:12     26s] RC Extraction called in multi-corner(1) mode.
[05/08 17:57:12     26s] RCMode: PreRoute
[05/08 17:57:12     26s]       RC Corner Indexes            0   
[05/08 17:57:12     26s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:57:12     26s] Resistance Scaling Factor    : 1.00000 
[05/08 17:57:12     26s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:57:12     26s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:57:12     26s] Shrink Factor                : 0.90000
[05/08 17:57:12     26s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:57:12     26s] Using capacitance table file ...
[05/08 17:57:12     26s] LayerId::1 widthSet size::4
[05/08 17:57:12     26s] LayerId::2 widthSet size::4
[05/08 17:57:12     26s] LayerId::3 widthSet size::4
[05/08 17:57:12     26s] LayerId::4 widthSet size::4
[05/08 17:57:12     26s] LayerId::5 widthSet size::4
[05/08 17:57:12     26s] LayerId::6 widthSet size::4
[05/08 17:57:12     26s] LayerId::7 widthSet size::5
[05/08 17:57:12     26s] LayerId::8 widthSet size::5
[05/08 17:57:12     26s] LayerId::9 widthSet size::5
[05/08 17:57:12     26s] LayerId::10 widthSet size::4
[05/08 17:57:12     26s] LayerId::11 widthSet size::3
[05/08 17:57:12     26s] eee: pegSigSF::1.070000
[05/08 17:57:12     26s] Updating RC grid for preRoute extraction ...
[05/08 17:57:12     26s] Initializing multi-corner capacitance tables ... 
[05/08 17:57:12     26s] Initializing multi-corner resistance tables ...
[05/08 17:57:12     26s] Creating RPSQ from WeeR and WRes ...
[05/08 17:57:12     27s] eee: l::1 avDens::0.019363 usedTrk::1.742690 availTrk::90.000000 sigTrk::1.742690
[05/08 17:57:12     27s] eee: l::2 avDens::0.018980 usedTrk::1.622807 availTrk::85.500000 sigTrk::1.622807
[05/08 17:57:12     27s] eee: l::3 avDens::0.027001 usedTrk::2.430117 availTrk::90.000000 sigTrk::2.430117
[05/08 17:57:12     27s] eee: l::4 avDens::0.002989 usedTrk::0.255556 availTrk::85.500000 sigTrk::0.255556
[05/08 17:57:12     27s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:12     27s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:12     27s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:12     27s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:12     27s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:12     27s] eee: l::10 avDens::0.087104 usedTrk::2.978947 availTrk::34.200000 sigTrk::2.978947
[05/08 17:57:12     27s] eee: l::11 avDens::0.066927 usedTrk::2.409357 availTrk::36.000000 sigTrk::2.409357
[05/08 17:57:12     27s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:12     27s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:57:12     27s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.069025 ; aWlH: 0.000000 ; Pmax: 0.806600 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[05/08 17:57:12     27s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1354.512M)
[05/08 17:57:12     27s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[05/08 17:57:12     27s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:57:12     27s]     Leaving CCOpt scope - Initializing placement interface...
[05/08 17:57:12     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:1354.5M
[05/08 17:57:12     27s] z: 2, totalTracks: 1
[05/08 17:57:12     27s] z: 4, totalTracks: 1
[05/08 17:57:12     27s] z: 6, totalTracks: 1
[05/08 17:57:12     27s] z: 8, totalTracks: 1
[05/08 17:57:12     27s] #spOpts: mergeVia=F 
[05/08 17:57:12     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1354.5M
[05/08 17:57:12     27s] OPERPROF:     Starting CMU at level 3, MEM:1354.5M
[05/08 17:57:12     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1354.5M
[05/08 17:57:12     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1354.5M
[05/08 17:57:12     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1354.5MB).
[05/08 17:57:12     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1354.5M
[05/08 17:57:12     27s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:12     27s]     Calling post conditioning for eGRPC...
[05/08 17:57:12     27s]       eGRPC...
[05/08 17:57:12     27s]         eGRPC active optimizations:
[05/08 17:57:12     27s]          - Move Down
[05/08 17:57:12     27s]          - Downsizing before DRV sizing
[05/08 17:57:12     27s]          - DRV fixing with sizing
[05/08 17:57:12     27s]          - Move to fanout
[05/08 17:57:12     27s]          - Cloning
[05/08 17:57:12     27s]         
[05/08 17:57:12     27s]         Currently running CTS, using active skew data
[05/08 17:57:12     27s]         Reset bufferability constraints...
[05/08 17:57:12     27s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/08 17:57:12     27s]         Clock tree timing engine global stage delay update for max_delay:setup.late...
[05/08 17:57:12     27s] End AAE Lib Interpolated Model. (MEM=1354.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:12     27s]         Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:12     27s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:12     27s]         Clock DAG stats eGRPC initial state:
[05/08 17:57:12     27s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:12     27s]           misc counts      : r=1, pp=0
[05/08 17:57:12     27s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:12     27s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:12     27s]           sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:12     27s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:12     27s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=10.365um, total=10.365um
[05/08 17:57:12     27s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:12     27s]         Clock DAG net violations eGRPC initial state: none
[05/08 17:57:12     27s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/08 17:57:12     27s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:12     27s]         Primary reporting skew groups eGRPC initial state:
[05/08 17:57:12     27s]           skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:12     27s]               min path sink: Q_reg/CK
[05/08 17:57:12     27s]               max path sink: Q_reg/CK
[05/08 17:57:12     27s]         Skew group summary eGRPC initial state:
[05/08 17:57:12     27s]           skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:12     27s]         eGRPC Moving buffers...
[05/08 17:57:12     27s]           Violation analysis...
[05/08 17:57:12     27s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:12     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:12     27s] UM:*                                                                   Violation analysis
[05/08 17:57:12     27s]           Clock DAG stats after 'eGRPC Moving buffers':
[05/08 17:57:12     27s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:12     27s]             misc counts      : r=1, pp=0
[05/08 17:57:12     27s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:12     27s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:12     27s]             sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:12     27s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:12     27s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=10.365um, total=10.365um
[05/08 17:57:12     27s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:12     27s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[05/08 17:57:12     27s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[05/08 17:57:12     27s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:12     27s]                 min path sink: Q_reg/CK
[05/08 17:57:12     27s]                 max path sink: Q_reg/CK
[05/08 17:57:12     27s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[05/08 17:57:12     27s]             skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:12     27s]           Skew group summary after 'eGRPC Moving buffers':
[05/08 17:57:12     27s]             skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:12     27s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:12     27s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:12     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:12     27s] UM:*                                                                   eGRPC Moving buffers
[05/08 17:57:12     27s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[05/08 17:57:12     27s]           Artificially removing long paths...
[05/08 17:57:12     27s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:12     27s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:12     27s]           Modifying slew-target multiplier from 1 to 0.9
[05/08 17:57:12     27s]           Downsizing prefiltering...
[05/08 17:57:12     27s]           Downsizing prefiltering done.
[05/08 17:57:12     27s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/08 17:57:12     27s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[05/08 17:57:12     27s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[05/08 17:57:12     27s]           Reverting slew-target multiplier from 0.9 to 1
[05/08 17:57:12     27s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/08 17:57:12     27s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:12     27s]             misc counts      : r=1, pp=0
[05/08 17:57:12     27s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:12     27s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:12     27s]             sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:12     27s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:12     27s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=10.365um, total=10.365um
[05/08 17:57:12     27s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:12     27s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[05/08 17:57:12     27s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/08 17:57:12     27s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:12     27s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/08 17:57:12     27s]             skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:12     27s]                 min path sink: Q_reg/CK
[05/08 17:57:12     27s]                 max path sink: Q_reg/CK
[05/08 17:57:12     27s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/08 17:57:12     27s]             skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:12     27s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:12     27s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:12     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:12     27s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[05/08 17:57:12     27s]         eGRPC Fixing DRVs...
[05/08 17:57:12     27s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/08 17:57:12     27s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/08 17:57:12     27s]           
[05/08 17:57:12     27s]           PRO Statistics: Fix DRVs (cell sizing):
[05/08 17:57:12     27s]           =======================================
[05/08 17:57:12     27s]           
[05/08 17:57:12     27s]           Cell changes by Net Type:
[05/08 17:57:12     27s]           
[05/08 17:57:12     27s]           -------------------------------------------------------------------------------------------------
[05/08 17:57:12     27s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/08 17:57:12     27s]           -------------------------------------------------------------------------------------------------
[05/08 17:57:12     27s]           top                0            0           0            0                    0                0
[05/08 17:57:12     27s]           trunk              0            0           0            0                    0                0
[05/08 17:57:12     27s]           leaf               0            0           0            0                    0                0
[05/08 17:57:12     27s]           -------------------------------------------------------------------------------------------------
[05/08 17:57:12     27s]           Total              0            0           0            0                    0                0
[05/08 17:57:12     27s]           -------------------------------------------------------------------------------------------------
[05/08 17:57:12     27s]           
[05/08 17:57:12     27s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/08 17:57:12     27s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/08 17:57:12     27s]           
[05/08 17:57:12     27s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[05/08 17:57:12     27s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:12     27s]             misc counts      : r=1, pp=0
[05/08 17:57:12     27s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:12     27s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:12     27s]             sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:12     27s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:12     27s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=10.365um, total=10.365um
[05/08 17:57:12     27s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:12     27s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[05/08 17:57:12     27s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[05/08 17:57:12     27s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:12     27s]                 min path sink: Q_reg/CK
[05/08 17:57:12     27s]                 max path sink: Q_reg/CK
[05/08 17:57:12     27s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[05/08 17:57:12     27s]             skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:12     27s]           Skew group summary after 'eGRPC Fixing DRVs':
[05/08 17:57:12     27s]             skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:12     27s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:12     27s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:12     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:12     27s] UM:*                                                                   eGRPC Fixing DRVs
[05/08 17:57:12     27s]         
[05/08 17:57:12     27s]         Slew Diagnostics: After DRV fixing
[05/08 17:57:12     27s]         ==================================
[05/08 17:57:12     27s]         
[05/08 17:57:12     27s]         Global Causes:
[05/08 17:57:12     27s]         
[05/08 17:57:12     27s]         -------------------------------------
[05/08 17:57:12     27s]         Cause
[05/08 17:57:12     27s]         -------------------------------------
[05/08 17:57:12     27s]         DRV fixing with buffering is disabled
[05/08 17:57:12     27s]         -------------------------------------
[05/08 17:57:12     27s]         
[05/08 17:57:12     27s]         Top 5 overslews:
[05/08 17:57:12     27s]         
[05/08 17:57:12     27s]         ---------------------------------
[05/08 17:57:12     27s]         Overslew    Causes    Driving Pin
[05/08 17:57:12     27s]         ---------------------------------
[05/08 17:57:12     27s]           (empty table)
[05/08 17:57:12     27s]         ---------------------------------
[05/08 17:57:12     27s]         
[05/08 17:57:12     27s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/08 17:57:12     27s]         
[05/08 17:57:12     27s]         -------------------
[05/08 17:57:12     27s]         Cause    Occurences
[05/08 17:57:12     27s]         -------------------
[05/08 17:57:12     27s]           (empty table)
[05/08 17:57:12     27s]         -------------------
[05/08 17:57:12     27s]         
[05/08 17:57:12     27s]         Violation diagnostics counts from the 0 nodes that have violations:
[05/08 17:57:12     27s]         
[05/08 17:57:12     27s]         -------------------
[05/08 17:57:12     27s]         Cause    Occurences
[05/08 17:57:12     27s]         -------------------
[05/08 17:57:12     27s]           (empty table)
[05/08 17:57:12     27s]         -------------------
[05/08 17:57:12     27s]         
[05/08 17:57:12     27s]         Reconnecting optimized routes...
[05/08 17:57:12     27s]         Reset timing graph...
[05/08 17:57:12     27s] Ignoring AAE DB Resetting ...
[05/08 17:57:12     27s]         Reset timing graph done.
[05/08 17:57:12     27s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:12     27s]         Violation analysis...
[05/08 17:57:12     27s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:12     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:12     27s] UM:*                                                                   Violation analysis
[05/08 17:57:12     27s]         Clock instances to consider for cloning: 0
[05/08 17:57:12     27s]         Reset timing graph...
[05/08 17:57:12     27s] Ignoring AAE DB Resetting ...
[05/08 17:57:12     27s]         Reset timing graph done.
[05/08 17:57:12     27s]         Set dirty flag on 0 instances, 0 nets
[05/08 17:57:12     27s]         Clock DAG stats before routing clock trees:
[05/08 17:57:12     27s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:12     27s]           misc counts      : r=1, pp=0
[05/08 17:57:12     27s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:12     27s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:12     27s]           sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:12     27s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:12     27s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=10.365um, total=10.365um
[05/08 17:57:12     27s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:12     27s]         Clock DAG net violations before routing clock trees: none
[05/08 17:57:12     27s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/08 17:57:12     27s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:12     27s]         Primary reporting skew groups before routing clock trees:
[05/08 17:57:12     27s]           skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:12     27s]               min path sink: Q_reg/CK
[05/08 17:57:12     27s]               max path sink: Q_reg/CK
[05/08 17:57:12     27s]         Skew group summary before routing clock trees:
[05/08 17:57:12     27s]           skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:12     27s]       eGRPC done.
[05/08 17:57:12     27s]     Calling post conditioning for eGRPC done.
[05/08 17:57:12     27s]   eGR Post Conditioning loop iteration 0 done.
[05/08 17:57:12     27s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/08 17:57:12     27s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/08 17:57:12     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1392.7M
[05/08 17:57:12     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1354.7M
[05/08 17:57:12     27s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:12     27s]   Assigned high priority to 0 instances.
[05/08 17:57:12     27s]   Leaving CCOpt scope - ClockRefiner...
[05/08 17:57:12     27s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/08 17:57:12     27s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1354.7M
[05/08 17:57:12     27s]   Performing Single Pass Refine Place.
[05/08 17:57:12     27s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1354.7M
[05/08 17:57:12     27s] z: 2, totalTracks: 1
[05/08 17:57:12     27s] z: 4, totalTracks: 1
[05/08 17:57:12     27s] z: 6, totalTracks: 1
[05/08 17:57:12     27s] z: 8, totalTracks: 1
[05/08 17:57:12     27s] #spOpts: mergeVia=F 
[05/08 17:57:12     27s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1354.7M
[05/08 17:57:12     27s] OPERPROF:       Starting CMU at level 4, MEM:1354.7M
[05/08 17:57:12     27s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1354.7M
[05/08 17:57:12     27s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:1354.7M
[05/08 17:57:12     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1354.7MB).
[05/08 17:57:12     27s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1354.7M
[05/08 17:57:12     27s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1354.7M
[05/08 17:57:12     27s] TDRefine: refinePlace mode is spiral
[05/08 17:57:12     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.678340.7
[05/08 17:57:12     27s] OPERPROF: Starting RefinePlace at level 1, MEM:1354.7M
[05/08 17:57:12     27s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:57:12     27s] *** Starting place_detail (0:00:27.2 mem=1354.7M) ***
[05/08 17:57:12     27s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:57:12     27s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1354.7M
[05/08 17:57:12     27s] Starting refinePlace ...
[05/08 17:57:12     27s] One DDP V2 for no tweak run.
[05/08 17:57:12     27s] ** Cut row section cpu time 0:00:00.0.
[05/08 17:57:12     27s]    Spread Effort: high, standalone mode, useDDP on.
[05/08 17:57:12     27s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1354.7MB) @(0:00:27.2 - 0:00:27.2).
[05/08 17:57:12     27s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:57:12     27s] wireLenOptFixPriorityInst 1 inst fixed
[05/08 17:57:12     27s] 
[05/08 17:57:12     27s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/08 17:57:12     27s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/08 17:57:12     27s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1354.7MB) @(0:00:27.2 - 0:00:27.2).
[05/08 17:57:12     27s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:57:12     27s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.7MB
[05/08 17:57:12     27s] Statistics of distance of Instance movement in refine placement:
[05/08 17:57:12     27s]   maximum (X+Y) =         0.00 um
[05/08 17:57:12     27s]   mean    (X+Y) =         0.00 um
[05/08 17:57:12     27s] Total instances moved : 0
[05/08 17:57:12     27s] Summary Report:
[05/08 17:57:12     27s] Instances move: 0 (out of 2 movable)
[05/08 17:57:12     27s] Instances flipped: 0
[05/08 17:57:12     27s] Mean displacement: 0.00 um
[05/08 17:57:12     27s] Max displacement: 0.00 um 
[05/08 17:57:12     27s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.002, REAL:0.002, MEM:1354.7M
[05/08 17:57:12     27s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:57:12     27s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.7MB
[05/08 17:57:12     27s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1354.7MB) @(0:00:27.2 - 0:00:27.2).
[05/08 17:57:12     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.678340.7
[05/08 17:57:12     27s] OPERPROF: Finished RefinePlace at level 1, CPU:0.003, REAL:0.003, MEM:1354.7M
[05/08 17:57:12     27s] *** Finished place_detail (0:00:27.2 mem=1354.7M) ***
[05/08 17:57:12     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1354.7M
[05/08 17:57:12     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1354.7M
[05/08 17:57:12     27s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[05/08 17:57:12     27s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1).
[05/08 17:57:12     27s]   Revert refine place priority changes on 0 instances.
[05/08 17:57:12     27s]   ClockRefiner summary
[05/08 17:57:12     27s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1).
[05/08 17:57:12     27s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:12     27s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:05.0)
[05/08 17:57:12     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:12     27s] UM:*                                                                   CCOpt::Phase::eGRPC
[05/08 17:57:12     27s]   CCOpt::Phase::Routing...
[05/08 17:57:12     27s]   Clock implementation routing...
[05/08 17:57:12     27s]     Leaving CCOpt scope - Routing Tools...
[05/08 17:57:12     27s] Net route status summary:
[05/08 17:57:12     27s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:57:12     27s]   Non-clock:     9 (unrouted=3, trialRouted=6, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:57:12     27s]     Routing using eGR in eGR->NR Step...
[05/08 17:57:12     27s]       Early Global Route - eGR->Nr High Frequency step...
[05/08 17:57:12     27s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[05/08 17:57:12     27s] (ccopt eGR): Start to route 1 all nets
[05/08 17:57:12     27s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1354.67 MB )
[05/08 17:57:12     27s] (I)       Started Import and model ( Curr Mem: 1354.67 MB )
[05/08 17:57:12     27s] (I)       Started Create place DB ( Curr Mem: 1354.67 MB )
[05/08 17:57:12     27s] (I)       Started Import place data ( Curr Mem: 1354.67 MB )
[05/08 17:57:12     27s] (I)       Started Read instances and placement ( Curr Mem: 1354.67 MB )
[05/08 17:57:12     27s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:12     27s] (I)       Started Read nets ( Curr Mem: 1354.67 MB )
[05/08 17:57:12     27s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:12     27s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:12     27s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:12     27s] (I)       Started Create route DB ( Curr Mem: 1354.67 MB )
[05/08 17:57:12     27s] (I)       == Non-default Options ==
[05/08 17:57:12     27s] (I)       Clean congestion better                            : true
[05/08 17:57:12     27s] (I)       Estimate vias on DPT layer                         : true
[05/08 17:57:12     27s] (I)       Clean congestion layer assignment rounds           : 3
[05/08 17:57:12     27s] (I)       Layer constraints as soft constraints              : true
[05/08 17:57:12     27s] (I)       Soft top layer                                     : true
[05/08 17:57:12     27s] (I)       Skip prospective layer relax nets                  : true
[05/08 17:57:12     27s] (I)       Better NDR handling                                : true
[05/08 17:57:12     27s] (I)       Improved NDR modeling in LA                        : true
[05/08 17:57:12     27s] (I)       Routing cost fix for NDR handling                  : true
[05/08 17:57:12     27s] (I)       Update initial WL after Phase 1a                   : true
[05/08 17:57:12     27s] (I)       Block tracks for preroutes                         : true
[05/08 17:57:12     27s] (I)       Assign IRoute by net group key                     : true
[05/08 17:57:12     27s] (I)       Block unroutable channels                          : true
[05/08 17:57:12     27s] (I)       Block unroutable channel fix                       : true
[05/08 17:57:12     27s] (I)       Block unroutable channels 3D                       : true
[05/08 17:57:12     27s] (I)       Bound layer relaxed segment wl                     : true
[05/08 17:57:12     27s] (I)       Bound layer relaxed segment wl fix                 : true
[05/08 17:57:12     27s] (I)       Blocked pin reach length threshold                 : 2
[05/08 17:57:12     27s] (I)       Check blockage within NDR space in TA              : true
[05/08 17:57:12     27s] (I)       Skip must join for term with via pillar            : true
[05/08 17:57:12     27s] (I)       Model find APA for IO pin                          : true
[05/08 17:57:12     27s] (I)       On pin location for off pin term                   : true
[05/08 17:57:12     27s] (I)       Handle EOL spacing                                 : true
[05/08 17:57:12     27s] (I)       Merge PG vias by gap                               : true
[05/08 17:57:12     27s] (I)       Maximum routing layer                              : 11
[05/08 17:57:12     27s] (I)       Route selected nets only                           : true
[05/08 17:57:12     27s] (I)       Refine MST                                         : true
[05/08 17:57:12     27s] (I)       Honor PRL                                          : true
[05/08 17:57:12     27s] (I)       Strong congestion aware                            : true
[05/08 17:57:12     27s] (I)       Improved initial location for IRoutes              : true
[05/08 17:57:12     27s] (I)       Multi panel TA                                     : true
[05/08 17:57:12     27s] (I)       Penalize wire overlap                              : true
[05/08 17:57:12     27s] (I)       Expand small instance blockage                     : true
[05/08 17:57:12     27s] (I)       Reduce via in TA                                   : true
[05/08 17:57:12     27s] (I)       SS-aware routing                                   : true
[05/08 17:57:12     27s] (I)       Improve tree edge sharing                          : true
[05/08 17:57:12     27s] (I)       Improve 2D via estimation                          : true
[05/08 17:57:12     27s] (I)       Refine Steiner tree                                : true
[05/08 17:57:12     27s] (I)       Build spine tree                                   : true
[05/08 17:57:12     27s] (I)       Model pass through capacity                        : true
[05/08 17:57:12     27s] (I)       Extend blockages by a half GCell                   : true
[05/08 17:57:12     27s] (I)       Consider pin shapes                                : true
[05/08 17:57:12     27s] (I)       Consider pin shapes for all nodes                  : true
[05/08 17:57:12     27s] (I)       Consider NR APA                                    : true
[05/08 17:57:12     27s] (I)       Consider IO pin shape                              : true
[05/08 17:57:12     27s] (I)       Fix pin connection bug                             : true
[05/08 17:57:12     27s] (I)       Consider layer RC for local wires                  : true
[05/08 17:57:12     27s] (I)       LA-aware pin escape length                         : 2
[05/08 17:57:12     27s] (I)       Connect multiple ports                             : true
[05/08 17:57:12     27s] (I)       Split for must join                                : true
[05/08 17:57:12     27s] (I)       Number of threads                                  : 1
[05/08 17:57:12     27s] (I)       Routing effort level                               : 10000
[05/08 17:57:12     27s] (I)       Special modeling for N7                            : 0
[05/08 17:57:12     27s] (I)       Special modeling for N6                            : 0
[05/08 17:57:12     27s] (I)       Special modeling for N2                            : 0
[05/08 17:57:12     27s] (I)       Special modeling for N3 v9                         : 0
[05/08 17:57:12     27s] (I)       Special modeling for N5 v6                         : 0
[05/08 17:57:12     27s] (I)       Special modeling for N5PPv2                        : 0
[05/08 17:57:12     27s] (I)       Special settings for S3                            : 0
[05/08 17:57:12     27s] (I)       Special settings for S4                            : 0
[05/08 17:57:12     27s] (I)       Special settings for S5 v2                         : 0
[05/08 17:57:12     27s] (I)       Special settings for S7                            : 0
[05/08 17:57:12     27s] (I)       Special settings for S8 v6                         : 0
[05/08 17:57:12     27s] (I)       Prefer layer length threshold                      : 8
[05/08 17:57:12     27s] (I)       Overflow penalty cost                              : 10
[05/08 17:57:12     27s] (I)       A-star cost                                        : 0.300000
[05/08 17:57:12     27s] (I)       Misalignment cost                                  : 10.000000
[05/08 17:57:12     27s] (I)       Threshold for short IRoute                         : 6
[05/08 17:57:12     27s] (I)       Via cost during post routing                       : 1.000000
[05/08 17:57:12     27s] (I)       Layer congestion ratios                            : { { 1.0 } }
[05/08 17:57:12     27s] (I)       Source-to-sink ratio                               : 0.300000
[05/08 17:57:12     27s] (I)       Scenic ratio bound                                 : 3.000000
[05/08 17:57:12     27s] (I)       Segment layer relax scenic ratio                   : 1.250000
[05/08 17:57:12     27s] (I)       Source-sink aware LA ratio                         : 0.500000
[05/08 17:57:12     27s] (I)       PG-aware similar topology routing                  : true
[05/08 17:57:12     27s] (I)       Maze routing via cost fix                          : true
[05/08 17:57:12     27s] (I)       Apply PRL on PG terms                              : true
[05/08 17:57:12     27s] (I)       Apply PRL on obs objects                           : true
[05/08 17:57:12     27s] (I)       Handle range-type spacing rules                    : true
[05/08 17:57:12     27s] (I)       PG gap threshold multiplier                        : 10.000000
[05/08 17:57:12     27s] (I)       Parallel spacing query fix                         : true
[05/08 17:57:12     27s] (I)       Force source to root IR                            : true
[05/08 17:57:12     27s] (I)       Layer Weights                                      : L2:4 L3:2.5
[05/08 17:57:12     27s] (I)       Do not relax to DPT layer                          : true
[05/08 17:57:12     27s] (I)       No DPT in post routing                             : true
[05/08 17:57:12     27s] (I)       Modeling PG via merging fix                        : true
[05/08 17:57:12     27s] (I)       Shield aware TA                                    : true
[05/08 17:57:12     27s] (I)       Strong shield aware TA                             : true
[05/08 17:57:12     27s] (I)       Overflow calculation fix in LA                     : true
[05/08 17:57:12     27s] (I)       Post routing fix                                   : true
[05/08 17:57:12     27s] (I)       Strong post routing                                : true
[05/08 17:57:12     27s] (I)       NDR via pillar fix                                 : true
[05/08 17:57:12     27s] (I)       Violation on path threshold                        : 1
[05/08 17:57:12     27s] (I)       Pass through capacity modeling                     : true
[05/08 17:57:12     27s] (I)       Select the non-relaxed segments in post routing stage : true
[05/08 17:57:12     27s] (I)       Select term pin box for io pin                     : true
[05/08 17:57:12     27s] (I)       Penalize NDR sharing                               : true
[05/08 17:57:12     27s] (I)       Keep fixed segments                                : true
[05/08 17:57:12     27s] (I)       Reorder net groups by key                          : true
[05/08 17:57:12     27s] (I)       Increase net scenic ratio                          : true
[05/08 17:57:12     27s] (I)       Method to set GCell size                           : row
[05/08 17:57:12     27s] (I)       Connect multiple ports and must join fix           : true
[05/08 17:57:12     27s] (I)       Avoid high resistance layers                       : true
[05/08 17:57:12     27s] (I)       Fix unreachable term connection                    : true
[05/08 17:57:12     27s] (I)       Model find APA for IO pin fix                      : true
[05/08 17:57:12     27s] (I)       Avoid connecting non-metal layers                  : true
[05/08 17:57:12     27s] (I)       Use track pitch for NDR                            : true
[05/08 17:57:12     27s] (I)       Top layer relaxation fix                           : true
[05/08 17:57:12     27s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[05/08 17:57:12     27s] (I)       Started Import route data (1T) ( Curr Mem: 1354.67 MB )
[05/08 17:57:12     27s] (I)       Use row-based GCell size
[05/08 17:57:12     27s] (I)       Use row-based GCell align
[05/08 17:57:12     27s] (I)       GCell unit size   : 3420
[05/08 17:57:12     27s] (I)       GCell multiplier  : 1
[05/08 17:57:12     27s] (I)       GCell row height  : 3420
[05/08 17:57:12     27s] (I)       Actual row height : 3420
[05/08 17:57:12     27s] (I)       GCell align ref   : 5200 5320
[05/08 17:57:12     27s] [NR-eGR] Track table information for default rule: 
[05/08 17:57:12     27s] [NR-eGR] Metal1 has no routable track
[05/08 17:57:12     27s] [NR-eGR] Metal2 has single uniform track structure
[05/08 17:57:12     27s] [NR-eGR] Metal3 has single uniform track structure
[05/08 17:57:12     27s] [NR-eGR] Metal4 has single uniform track structure
[05/08 17:57:12     27s] [NR-eGR] Metal5 has single uniform track structure
[05/08 17:57:13     27s] [NR-eGR] Metal6 has single uniform track structure
[05/08 17:57:13     27s] [NR-eGR] Metal7 has single uniform track structure
[05/08 17:57:13     27s] [NR-eGR] Metal8 has single uniform track structure
[05/08 17:57:13     27s] [NR-eGR] Metal9 has single uniform track structure
[05/08 17:57:13     27s] [NR-eGR] Metal10 has single uniform track structure
[05/08 17:57:13     27s] [NR-eGR] Metal11 has single uniform track structure
[05/08 17:57:13     27s] (I)       ==================== Default via =====================
[05/08 17:57:13     27s] (I)       +----+------------------+----------------------------+
[05/08 17:57:13     27s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/08 17:57:13     27s] (I)       +----+------------------+----------------------------+
[05/08 17:57:13     27s] (I)       |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/08 17:57:13     27s] (I)       |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/08 17:57:13     27s] (I)       |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/08 17:57:13     27s] (I)       |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/08 17:57:13     27s] (I)       |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/08 17:57:13     27s] (I)       |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/08 17:57:13     27s] (I)       |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/08 17:57:13     27s] (I)       |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/08 17:57:13     27s] (I)       |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/08 17:57:13     27s] (I)       | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/08 17:57:13     27s] (I)       +----+------------------+----------------------------+
[05/08 17:57:13     27s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1354.67 MB )
[05/08 17:57:13     27s] (I)       Started Read routing blockages ( Curr Mem: 1354.67 MB )
[05/08 17:57:13     27s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:13     27s] (I)       Started Read instance blockages ( Curr Mem: 1354.67 MB )
[05/08 17:57:13     27s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:13     27s] (I)       Started Read PG blockages ( Curr Mem: 1354.67 MB )
[05/08 17:57:13     27s] [NR-eGR] Read 129 PG shapes
[05/08 17:57:13     27s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:13     27s] (I)       Started Read boundary cut boxes ( Curr Mem: 1354.67 MB )
[05/08 17:57:13     27s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:13     27s] [NR-eGR] #Routing Blockages  : 0
[05/08 17:57:13     27s] [NR-eGR] #Instance Blockages : 0
[05/08 17:57:13     27s] [NR-eGR] #PG Blockages       : 129
[05/08 17:57:14     27s] [NR-eGR] #Halo Blockages     : 0
[05/08 17:57:14     27s] [NR-eGR] #Boundary Blockages : 0
[05/08 17:57:14     27s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.52 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Read blackboxes ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/08 17:57:14     27s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Read prerouted ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       [05/08 17:57:14     27s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
Started Read unlegalized nets ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Read nets ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=6
[05/08 17:57:14     27s] [NR-eGR] Connected 0 must-join pins/ports
[05/08 17:57:14     27s] (I)       Started Set up via pillars ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       early_global_route_priority property id does not exist.
[05/08 17:57:14     27s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Model blockages into capacity
[05/08 17:57:14     27s] (I)       Read Num Blocks=212  Num Prerouted Wires=0  Num CS=0
[05/08 17:57:14     27s] (I)       Started Initialize 3D capacity ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Layer 1 (V) : #blockages 10 : #preroutes 0
[05/08 17:57:14     27s] (I)       Layer 2 (H) : #blockages 30 : #preroutes 0
[05/08 17:57:14     27s] (I)       Layer 3 (V) : #blockages 10 : #preroutes 0
[05/08 17:57:14     27s] (I)       Layer 4 (H) : #blockages 30 : #preroutes 0
[05/08 17:57:14     27s] (I)       Layer 5 (V) : #blockages 10 : #preroutes 0
[05/08 17:57:14     27s] (I)       Layer 6 (H) : #blockages 30 : #preroutes 0
[05/08 17:57:14     27s] (I)       Layer 7 (V) : #blockages 10 : #preroutes 0
[05/08 17:57:14     27s] (I)       Layer 8 (H) : #blockages 36 : #preroutes 0
[05/08 17:57:14     27s] (I)       Layer 9 (V) : #blockages 28 : #preroutes 0
[05/08 17:57:14     27s] (I)       Layer 10 (H) : #blockages 18 : #preroutes 0
[05/08 17:57:14     27s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       -- layer congestion ratio --
[05/08 17:57:14     27s] (I)       Layer 1 : 0.100000
[05/08 17:57:14     27s] (I)       Layer 2 : 0.700000
[05/08 17:57:14     27s] (I)       Layer 3 : 0.700000
[05/08 17:57:14     27s] (I)       Layer 4 : 1.000000
[05/08 17:57:14     27s] (I)       Layer 5 : 1.000000
[05/08 17:57:14     27s] (I)       Layer 6 : 1.000000
[05/08 17:57:14     27s] (I)       Layer 7 : 1.000000
[05/08 17:57:14     27s] (I)       Layer 8 : 1.000000
[05/08 17:57:14     27s] (I)       Layer 9 : 1.000000
[05/08 17:57:14     27s] (I)       Layer 10 : 1.000000
[05/08 17:57:14     27s] (I)       Layer 11 : 1.000000
[05/08 17:57:14     27s] (I)       ----------------------------
[05/08 17:57:14     27s] (I)       Started Move terms for access ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Moved 1 terms for better access 
[05/08 17:57:14     27s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Number of ignored nets                =      0
[05/08 17:57:14     27s] (I)       Number of connected nets              =      0
[05/08 17:57:14     27s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/08 17:57:14     27s] (I)       Number of clock nets                  =      1.  Ignored: No
[05/08 17:57:14     27s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/08 17:57:14     27s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/08 17:57:14     27s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 17:57:14     27s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/08 17:57:14     27s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/08 17:57:14     27s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 17:57:14     27s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:57:14     27s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 1.72 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 1.72 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Read aux data ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Others data preparation ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[05/08 17:57:14     27s] (I)       Started Create route kernel ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Ndr track 0 does not exist
[05/08 17:57:14     27s] (I)       Ndr track 0 does not exist
[05/08 17:57:14     27s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:57:14     27s] (I)       Routing area        : (0, 0) - (23600, 17480)
[05/08 17:57:14     27s] (I)       Core area           : (5200, 5320) - (18400, 12160)
[05/08 17:57:14     27s] (I)       Site width          :   400  (dbu)
[05/08 17:57:14     27s] (I)       Row height          :  3420  (dbu)
[05/08 17:57:14     27s] (I)       GCell row height    :  3420  (dbu)
[05/08 17:57:14     27s] (I)       GCell width         :  3420  (dbu)
[05/08 17:57:14     27s] (I)       GCell height        :  3420  (dbu)
[05/08 17:57:14     27s] (I)       Grid                :     7     5    11
[05/08 17:57:14     27s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/08 17:57:14     27s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/08 17:57:14     27s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/08 17:57:14     27s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/08 17:57:14     27s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/08 17:57:14     27s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/08 17:57:14     27s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/08 17:57:14     27s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1400   760
[05/08 17:57:14     27s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/08 17:57:14     27s] (I)       Total num of tracks :     0    59    46    59    46    59    46    59    46    22    18
[05/08 17:57:14     27s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/08 17:57:14     27s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/08 17:57:14     27s] (I)       --------------------------------------------------------
[05/08 17:57:14     27s] 
[05/08 17:57:14     27s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1[05/08 17:57:14     27s] [NR-eGR] ============ Routing rule table ============
[05/08 17:57:14     27s] [NR-eGR] Rule id: 0  Nets: 0 
 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 17:57:14     27s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/08 17:57:14     27s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:14     27s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:14     27s] (I)       ID:1  Default:no NDR Track ID:0[05/08 17:57:14     27s] [NR-eGR] Rule id: 1  Nets: 1 
 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 17:57:14     27s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[05/08 17:57:14     27s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[05/08 17:57:14     27s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:14     27s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 17:57:14     27s] (I)       blocked tracks on layer2 : = 84 / 295 (28.47%)
[05/08 17:57:14     27s] (I)       [05/08 17:57:14     27s] [NR-eGR] ========================================
[05/08 17:57:14     27s] [NR-eGR] 
blocked tracks on layer3 : = 26 / 322 (8.07%)
[05/08 17:57:14     27s] (I)       blocked tracks on layer4 : = 84 / 295 (28.47%)
[05/08 17:57:14     27s] (I)       blocked tracks on layer5 : = 26 / 322 (8.07%)
[05/08 17:57:14     27s] (I)       blocked tracks on layer6 : = 84 / 295 (28.47%)
[05/08 17:57:14     27s] (I)       blocked tracks on layer7 : = 26 / 322 (8.07%)
[05/08 17:57:14     27s] (I)       blocked tracks on layer8 : = 84 / 295 (28.47%)
[05/08 17:57:14     27s] (I)       blocked tracks on layer9 : = 40 / 322 (12.42%)
[05/08 17:57:14     27s] (I)       blocked tracks on layer10 : = 60 / 110 (54.55%)
[05/08 17:57:14     27s] (I)       blocked tracks on layer11 : = 65 / 126 (51.59%)
[05/08 17:57:14     27s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 1.72 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Reset routing kernel
[05/08 17:57:14     27s] (I)       Started Global Routing ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Initialization ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       totalPins=2  totalGlobalPin=2 (100.00%)
[05/08 17:57:14     27s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Net group 1 ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Generate topology ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       total 2D Cap : 557 = (296 H, 261 V)
[05/08 17:57:14     27s] (I)       
[05/08 17:57:14     27s] (I)       ============  Phase 1a Route ============
[05/08 17:57:14     27s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[05/08 17:57:14     27s] (I)       Started Phase 1a ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Pattern routing (1T) ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:14     27s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       
[05/08 17:57:14     27s] (I)       ============  Phase 1b Route ============
[05/08 17:57:14     27s] (I)       Started Phase 1b ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:14     27s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197000e+01um
[05/08 17:57:14     27s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       
[05/08 17:57:14     27s] (I)       ============  Phase 1c Route ============
[05/08 17:57:14     27s] (I)       Started Phase 1c ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:14     27s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       
[05/08 17:57:14     27s] (I)       ============  Phase 1d Route ============
[05/08 17:57:14     27s] (I)       Started Phase 1d ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:14     27s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       
[05/08 17:57:14     27s] (I)       ============  Phase 1e Route ============
[05/08 17:57:14     27s] (I)       Started Phase 1e ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Route legalization ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:14     27s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       
[05/08 17:57:14     27s] (I)       ============  Phase 1f Route ============
[05/08 17:57:14     27s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197000e+01um
[05/08 17:57:14     27s] (I)       Started Phase 1f ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:14     27s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       
[05/08 17:57:14     27s] (I)       ============  Phase 1g Route ============
[05/08 17:57:14     27s] (I)       Started Phase 1g ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Post Routing ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:14     27s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=7
[05/08 17:57:14     27s] (I)       
[05/08 17:57:14     27s] (I)       ============  Phase 1h Route ============
[05/08 17:57:14     27s] (I)       Started Phase 1h ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Post Routing ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Usage: 7 = (5 H, 2 V) = (1.69% H, 0.77% V) = (8.550e+00um H, 3.420e+00um V)
[05/08 17:57:14     27s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Started Layer assignment (1T) ( Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:14     27s] (I)       
[05/08 17:57:14     27s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 17:57:14     27s] [NR-eGR]                        OverCon            
[05/08 17:57:14     27s] [NR-eGR]                         #Gcell     %Gcell
[05/08 17:57:14     27s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 17:57:14     27s] [NR-eGR] ----------------------------------------------
[05/08 17:57:14     27s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:15     27s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:15     27s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:15     27s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:15     27s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:15     27s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:15     27s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:16     27s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:16     27s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:16     27s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:16     27s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:16     27s] [NR-eGR] ----------------------------------------------
[05/08 17:57:17     27s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 17:57:17     27s] [NR-eGR] 
[05/08 17:57:17     27s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 3.20 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Started Export 3D cong map ( Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       total 2D Cap : 2399 = (1257 H, 1142 V)
[05/08 17:57:17     27s] (I)       Started Export 2D cong map ( Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/08 17:57:17     27s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 17:57:17     27s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Started Free existing wires ( Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       ============= Track Assignment ============
[05/08 17:57:17     27s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Started Track Assignment ( Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[05/08 17:57:17     27s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Run single-thread track assignment
[05/08 17:57:17     27s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Started Export ( Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] [NR-eGR] Started Export DB wires ( Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] [NR-eGR] Started Export all nets ( Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] [NR-eGR] Started Set wire vias ( Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.38 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:17     27s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 8
[05/08 17:57:17     27s] [NR-eGR] Metal2  (2V) length: 2.775000e+01um, number of vias: 17
[05/08 17:57:17     27s] [NR-eGR] Metal3  (3H) length: 4.155500e+01um, number of vias: 6
[05/08 17:57:17     27s] [NR-eGR] Metal4  (4V) length: 4.370000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Total length: 7.367500e+01um, number of vias: 31
[05/08 17:57:17     27s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:17     27s] [NR-eGR] Total eGR-routed clock nets wire length: 1.036500e+01um 
[05/08 17:57:17     27s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:17     27s] [NR-eGR] Report for selected net(s) only.
[05/08 17:57:17     27s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 1
[05/08 17:57:17     27s] [NR-eGR] Metal2  (2V) length: 3.165000e+00um, number of vias: 2
[05/08 17:57:17     27s] [NR-eGR] Metal3  (3H) length: 7.200000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal4  (4V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:17     27s] [NR-eGR] Total length: 1.036500e+01um, number of vias: 3
[05/08 17:57:17     27s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:17     27s] [NR-eGR] Total routed clock nets wire length: 1.036500e+01um, number of vias: 3
[05/08 17:57:17     27s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:17     27s] (I)       Started Update net boxes ( Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Started Update timing ( Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.50 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Started Postprocess design ( Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 5.42 sec, Curr Mem: 1354.67 MB )
[05/08 17:57:17     27s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:05.4)
[05/08 17:57:17     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:17     27s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[05/08 17:57:17     27s]     Routing using eGR in eGR->NR Step done.
[05/08 17:57:17     27s]     Routing using NR in eGR->NR Step...
[05/08 17:57:17     27s] 
[05/08 17:57:17     27s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[05/08 17:57:17     27s]   All net are default rule.
[05/08 17:57:17     27s]   Preferred NanoRoute mode settings: Current
[05/08 17:57:17     27s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 17:57:17     27s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/08 17:57:17     27s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/08 17:57:17     27s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/08 17:57:17     27s]       Clock detailed routing...
[05/08 17:57:17     27s]         NanoRoute...
[05/08 17:57:17     27s] 
[05/08 17:57:17     27s] route_global_detail
[05/08 17:57:17     27s] 
[05/08 17:57:17     27s] ### Time Record (route_global_detail) is installed.
[05/08 17:57:17     27s] ### Time Record (Pre Callback) is installed.
[05/08 17:57:17     27s] #Start route_global_detail on Wed May  8 17:57:17 2024
[05/08 17:57:17     27s] #
[05/08 17:57:17     27s] ### Time Record (Pre Callback) is uninstalled.
[05/08 17:57:17     27s] ### Time Record (DB Import) is installed.
[05/08 17:57:17     27s] ### Time Record (Timing Data Generation) is installed.
[05/08 17:57:17     27s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 17:57:17     27s] ### Net info: total nets: 10
[05/08 17:57:17     27s] ### Net info: dirty nets: 0
[05/08 17:57:17     27s] ### Net info: marked as disconnected nets: 0
[05/08 17:57:17     27s] ### Net info: fully routed nets: 1
[05/08 17:57:17     27s] ### Net info: trivial (< 2 pins) nets: 3
[05/08 17:57:17     27s] ### Net info: unrouted nets: 6
[05/08 17:57:17     27s] ### Net info: re-extraction nets: 0
[05/08 17:57:17     27s] ### Net info: selected nets: 1
[05/08 17:57:17     27s] ### Net info: ignored nets: 0
[05/08 17:57:17     27s] ### Net info: skip routing nets: 0
[05/08 17:57:17     27s] #num needed restored net=0
[05/08 17:57:17     27s] #need_extraction net=0 (total=10)
[05/08 17:57:17     27s] ### import design signature (3): route=316197658 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1174831827 dirty_area=951856242 del_dirty_area=0 cell=175371730 placement=147099156 pin_access=1 inst_pattern=1 halo=0
[05/08 17:57:17     27s] ### Time Record (DB Import) is uninstalled.
[05/08 17:57:17     27s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[05/08 17:57:17     27s] #Wire/Via statistics before line assignment ...
[05/08 17:57:17     27s] #Total number of nets with non-default rule or having extra spacing = 1
[05/08 17:57:17     27s] #Total wire length = 10 um.
[05/08 17:57:17     27s] #Total half perimeter of net bounding box = 11 um.
[05/08 17:57:17     27s] #Total wire length on LAYER Metal1 = 0 um.
[05/08 17:57:17     27s] #Total wire length on LAYER Metal2 = 3 um.
[05/08 17:57:17     27s] #Total wire length on LAYER Metal3 = 7 um.
[05/08 17:57:17     27s] #Total wire length on LAYER Metal4 = 0 um.
[05/08 17:57:17     27s] #Total wire length on LAYER Metal5 = 0 um.
[05/08 17:57:17     27s] #Total wire length on LAYER Metal6 = 0 um.
[05/08 17:57:17     27s] #Total wire length on LAYER Metal7 = 0 um.
[05/08 17:57:17     27s] #Total wire length on LAYER Metal8 = 0 um.
[05/08 17:57:17     27s] #Total wire length on LAYER Metal9 = 0 um.
[05/08 17:57:17     27s] #Total wire length on LAYER Metal10 = 0 um.
[05/08 17:57:17     27s] #Total wire length on LAYER Metal11 = 0 um.
[05/08 17:57:17     27s] #Total number of vias = 3
[05/08 17:57:17     27s] #Up-Via Summary (total 3):
[05/08 17:57:17     27s] #           
[05/08 17:57:17     27s] #-----------------------
[05/08 17:57:17     27s] # Metal1              1
[05/08 17:57:17     27s] # Metal2              2
[05/08 17:57:17     27s] #-----------------------
[05/08 17:57:17     27s] #                     3 
[05/08 17:57:17     27s] #
[05/08 17:57:17     27s] ### Time Record (Data Preparation) is installed.
[05/08 17:57:17     27s] #Start routing data preparation on Wed May  8 17:57:17 2024
[05/08 17:57:17     27s] #
[05/08 17:57:18     27s] #Minimum voltage of a net in the design = 0.000.
[05/08 17:57:18     27s] #Maximum voltage of a net in the design = 1.100.
[05/08 17:57:18     27s] #Voltage range [0.000 - 1.100] has 8 nets.
[05/08 17:57:18     27s] #Voltage range [0.900 - 1.100] has 1 net.
[05/08 17:57:18     27s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 17:57:18     27s] ### Time Record (Cell Pin Access) is installed.
[05/08 17:57:18     27s] #Initial pin access analysis.
[05/08 17:57:18     27s] #Detail pin access analysis.
[05/08 17:57:18     27s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 17:57:18     27s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/08 17:57:18     27s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/08 17:57:18     27s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/08 17:57:18     27s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/08 17:57:18     27s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/08 17:57:18     27s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/08 17:57:18     27s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/08 17:57:18     27s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/08 17:57:18     27s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/08 17:57:18     27s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/08 17:57:18     27s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/08 17:57:18     27s] #Monitoring time of adding inner blkg by smac
[05/08 17:57:18     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1261.86 (MB), peak = 1352.11 (MB)
[05/08 17:57:18     27s] #Regenerating Ggrids automatically.
[05/08 17:57:18     27s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/08 17:57:18     27s] #Using automatically generated G-grids.
[05/08 17:57:18     27s] #Done routing data preparation.
[05/08 17:57:18     28s] ### Time Record (Data Preparation) is uninstalled.
[05/08 17:57:18     28s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1268.07 (MB), peak = 1352.11 (MB)
[05/08 17:57:18     28s] #Data initialization: cpu:00:00:01, real:00:00:01, mem:1.2 GB, peak:1.3 GB
[05/08 17:57:18     28s] LayerId::1 widthSet size::4
[05/08 17:57:18     28s] LayerId::2 widthSet size::4
[05/08 17:57:18     28s] LayerId::3 widthSet size::4
[05/08 17:57:18     28s] LayerId::4 widthSet size::4
[05/08 17:57:18     28s] LayerId::5 widthSet size::4
[05/08 17:57:18     28s] LayerId::6 widthSet size::4
[05/08 17:57:18     28s] LayerId::7 widthSet size::5
[05/08 17:57:18     28s] LayerId::8 widthSet size::5
[05/08 17:57:18     28s] LayerId::9 widthSet size::5
[05/08 17:57:18     28s] LayerId::10 widthSet size::4
[05/08 17:57:18     28s] LayerId::11 widthSet size::3
[05/08 17:57:18     28s] eee: pegSigSF::1.070000
[05/08 17:57:18     28s] Updating RC grid for preRoute extraction ...
[05/08 17:57:18     28s] Initializing multi-corner capacitance tables ... 
[05/08 17:57:18     28s] Initializing multi-corner resistance tables ...
[05/08 17:57:18     28s] Creating RPSQ from WeeR and WRes ...
[05/08 17:57:18     28s] eee: l::1 avDens::0.019363 usedTrk::1.742690 availTrk::90.000000 sigTrk::1.742690
[05/08 17:57:18     28s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:18     28s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:18     28s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:18     28s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:18     28s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:18     28s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:18     28s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:18     28s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:18     28s] eee: l::10 avDens::0.087104 usedTrk::2.978947 availTrk::34.200000 sigTrk::2.978947
[05/08 17:57:18     28s] eee: l::11 avDens::0.066927 usedTrk::2.409357 availTrk::36.000000 sigTrk::2.409357
[05/08 17:57:18     28s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:18     28s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:57:18     28s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.806600 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[05/08 17:57:18     28s] ### Time Record (Line Assignment) is installed.
[05/08 17:57:18     28s] #Successfully loaded pre-route RC model
[05/08 17:57:18     28s] #Enabled timing driven Line Assignment.
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #Begin Line Assignment ...
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #Begin build data ...
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #Distribution of nets:
[05/08 17:57:18     28s] #        3 ( 0         pin),      6 ( 2         pin),      1 ( 3         pin),
[05/08 17:57:18     28s] #        0 (>=2000     pin).
[05/08 17:57:18     28s] #Total: 10 nets, 1 (10.0%) fully global routed, 1 clock, 1 net has extra space,
[05/08 17:57:18     28s] #       1 net has layer range, 1 net has weight, 1 net has avoid detour,
[05/08 17:57:18     28s] #       1 net has priority.
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #Nets in 1 layer range:
[05/08 17:57:18     28s] #   (Metal3, Metal4) :        1 (10.0%)
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #Nets in 1 priority group:
[05/08 17:57:18     28s] #  clock:        1 (10.0%)
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #1 net selected.
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #Net length summary:
[05/08 17:57:18     28s] #Layer     H-Len   V-Len         Total       #Up-Via
[05/08 17:57:18     28s] #---------------------------------------------------
[05/08 17:57:18     28s] #Metal1        0       0       0(  0%)       1( 20%)
[05/08 17:57:18     28s] #Metal2        0       3       3( 30%)       4( 80%)
[05/08 17:57:18     28s] #Metal3        7       0       7( 70%)       0(  0%)
[05/08 17:57:18     28s] #Metal4        0       0       0(  0%)       0(  0%)
[05/08 17:57:18     28s] #Metal5        0       0       0(  0%)       0(  0%)
[05/08 17:57:18     28s] #Metal6        0       0       0(  0%)       0(  0%)
[05/08 17:57:18     28s] #Metal7        0       0       0(  0%)       0(  0%)
[05/08 17:57:18     28s] #Metal8        0       0       0(  0%)       0(  0%)
[05/08 17:57:18     28s] #Metal9        0       0       0(  0%)       0(  0%)
[05/08 17:57:18     28s] #Metal10       0       0       0(  0%)       0(  0%)
[05/08 17:57:18     28s] #Metal11       0       0       0(  0%)       0(  0%)
[05/08 17:57:18     28s] #---------------------------------------------------
[05/08 17:57:18     28s] #              7       3      10             5      
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #Net length and overlap summary:
[05/08 17:57:18     28s] #Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[05/08 17:57:18     28s] #-----------------------------------------------------------------------------------------------
[05/08 17:57:18     28s] #Metal1        0       0       0(  0%)       1( 20%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/08 17:57:18     28s] #Metal2        0       3       3( 30%)       4( 80%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/08 17:57:18     28s] #Metal3        7       0       7( 70%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/08 17:57:18     28s] #Metal4        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/08 17:57:18     28s] #Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/08 17:57:18     28s] #Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/08 17:57:18     28s] #Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/08 17:57:18     28s] #Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/08 17:57:18     28s] #Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/08 17:57:18     28s] #Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/08 17:57:18     28s] #Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/08 17:57:18     28s] #-----------------------------------------------------------------------------------------------
[05/08 17:57:18     28s] #              7       3      10             5             0            0              0        
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #Line Assignment statistics:
[05/08 17:57:18     28s] #Cpu time = 00:00:00
[05/08 17:57:18     28s] #Elapsed time = 00:00:00
[05/08 17:57:18     28s] #Increased memory = 0.55 (MB)
[05/08 17:57:18     28s] #Total memory = 1275.32 (MB)
[05/08 17:57:18     28s] #Peak memory = 1352.11 (MB)
[05/08 17:57:18     28s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #Begin assignment summary ...
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #  Total number of segments             = 2
[05/08 17:57:18     28s] #  Total number of overlap segments     = 0 (  0.0%)
[05/08 17:57:18     28s] #  Total number of assigned segments    = 2 (100.0%)
[05/08 17:57:18     28s] #  Total number of shifted segments     = 0 (  0.0%)
[05/08 17:57:18     28s] #  Average movement of shifted segments = 0.00 tracks
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #  Total number of overlaps             = 0
[05/08 17:57:18     28s] #  Total length of overlaps             = 0 um
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #End assignment summary.
[05/08 17:57:18     28s] ### Time Record (Line Assignment) is uninstalled.
[05/08 17:57:18     28s] #Wire/Via statistics after line assignment ...
[05/08 17:57:18     28s] #Total number of nets with non-default rule or having extra spacing = 1
[05/08 17:57:18     28s] #Total wire length = 10 um.
[05/08 17:57:18     28s] #Total half perimeter of net bounding box = 11 um.
[05/08 17:57:18     28s] #Total wire length on LAYER Metal1 = 0 um.
[05/08 17:57:18     28s] #Total wire length on LAYER Metal2 = 3 um.
[05/08 17:57:18     28s] #Total wire length on LAYER Metal3 = 7 um.
[05/08 17:57:18     28s] #Total wire length on LAYER Metal4 = 0 um.
[05/08 17:57:18     28s] #Total wire length on LAYER Metal5 = 0 um.
[05/08 17:57:18     28s] #Total wire length on LAYER Metal6 = 0 um.
[05/08 17:57:18     28s] #Total wire length on LAYER Metal7 = 0 um.
[05/08 17:57:18     28s] #Total wire length on LAYER Metal8 = 0 um.
[05/08 17:57:18     28s] #Total wire length on LAYER Metal9 = 0 um.
[05/08 17:57:18     28s] #Total wire length on LAYER Metal10 = 0 um.
[05/08 17:57:18     28s] #Total wire length on LAYER Metal11 = 0 um.
[05/08 17:57:18     28s] #Total number of vias = 5
[05/08 17:57:18     28s] #Up-Via Summary (total 5):
[05/08 17:57:18     28s] #           
[05/08 17:57:18     28s] #-----------------------
[05/08 17:57:18     28s] # Metal1              1
[05/08 17:57:18     28s] # Metal2              4
[05/08 17:57:18     28s] #-----------------------
[05/08 17:57:18     28s] #                     5 
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #Routing data preparation, pin analysis, line assignment statistics:
[05/08 17:57:18     28s] #Cpu time = 00:00:01
[05/08 17:57:18     28s] #Elapsed time = 00:00:01
[05/08 17:57:18     28s] #Increased memory = 17.90 (MB)
[05/08 17:57:18     28s] #Total memory = 1274.07 (MB)
[05/08 17:57:18     28s] #Peak memory = 1352.11 (MB)
[05/08 17:57:18     28s] #RTESIG:78da9593cd4e032114855dfb1437b48b31b195cb4f6766e1c6c4ad9a46bb6db043271319
[05/08 17:57:18     28s] #       3003a3e9db4b1b3735155a76173eb8e71c60325d3d2e81303a4731f3b4966b84a725432a
[05/08 17:57:18     28s] #       106758f3fa8ed1755c7a7b20d793e9f3cb2b0302cafbaeb5ebde35fa7e63dce60342d777
[05/08 17:57:18     28s] #       b63dcc10287c1862750ba3d703781d42ac6e7eb79710865143f1ee9c394920af60ab8c4f
[05/08 17:57:18     28s] #       312c1ec328149d0dbad5c33f9dc4f139cdceaabedb40a3b76a34e10fce69955326190209
[05/08 17:57:18     28s] #       eed319d7eec0b868f8bb1b32866bc6b27662dafca8795a6ac4c545b89497e1f5457855c5
[05/08 17:57:18     28s] #       54221f73d076ec4f3b44c1b2172f4409bc9a33ba1f506c8d53e1342931ff467011432507
[05/08 17:57:18     28s] #       2aa96c211150a6df12965802f9e2e9abc6329a243e28dba8a149362df7daacb36969b514
[05/08 17:57:18     28s] #       b9d018459eff2e141767404c9e032593bffa0197805736
[05/08 17:57:18     28s] #
[05/08 17:57:18     28s] #Skip comparing routing design signature in db-snapshot flow
[05/08 17:57:18     28s] ### Time Record (Detail Routing) is installed.
[05/08 17:57:18     28s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/08 17:57:19     28s] #
[05/08 17:57:19     28s] #Start Detail Routing..
[05/08 17:57:19     28s] ### Design has 1 dirty net
[05/08 17:57:19     28s] #start initial detail routing ...
[05/08 17:57:19     28s] #   number of violations = 0
[05/08 17:57:19     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.36 (MB), peak = 1352.11 (MB)
[05/08 17:57:19     28s] #Complete Detail Routing.
[05/08 17:57:19     28s] #Total number of nets with non-default rule or having extra spacing = 1
[05/08 17:57:19     28s] #Total wire length = 11 um.
[05/08 17:57:19     28s] #Total half perimeter of net bounding box = 11 um.
[05/08 17:57:19     28s] #Total wire length on LAYER Metal1 = 0 um.
[05/08 17:57:19     28s] #Total wire length on LAYER Metal2 = 0 um.
[05/08 17:57:19     28s] #Total wire length on LAYER Metal3 = 8 um.
[05/08 17:57:19     28s] #Total wire length on LAYER Metal4 = 3 um.
[05/08 17:57:19     28s] #Total wire length on LAYER Metal5 = 0 um.
[05/08 17:57:19     28s] #Total wire length on LAYER Metal6 = 0 um.
[05/08 17:57:19     28s] #Total wire length on LAYER Metal7 = 0 um.
[05/08 17:57:19     28s] #Total wire length on LAYER Metal8 = 0 um.
[05/08 17:57:19     28s] #Total wire length on LAYER Metal9 = 0 um.
[05/08 17:57:19     28s] #Total wire length on LAYER Metal10 = 0 um.
[05/08 17:57:19     28s] #Total wire length on LAYER Metal11 = 0 um.
[05/08 17:57:19     28s] #Total number of vias = 5
[05/08 17:57:19     28s] #Up-Via Summary (total 5):
[05/08 17:57:19     28s] #           
[05/08 17:57:19     28s] #-----------------------
[05/08 17:57:19     28s] # Metal1              1
[05/08 17:57:19     28s] # Metal2              2
[05/08 17:57:19     28s] # Metal3              2
[05/08 17:57:19     28s] #-----------------------
[05/08 17:57:19     28s] #                     5 
[05/08 17:57:19     28s] #
[05/08 17:57:19     28s] #Total number of DRC violations = 0
[05/08 17:57:19     28s] ### Time Record (Detail Routing) is uninstalled.
[05/08 17:57:19     28s] #Cpu time = 00:00:01
[05/08 17:57:19     28s] #Elapsed time = 00:00:01
[05/08 17:57:19     28s] #Increased memory = 2.73 (MB)
[05/08 17:57:19     28s] #Total memory = 1276.80 (MB)
[05/08 17:57:19     28s] #Peak memory = 1352.11 (MB)
[05/08 17:57:19     28s] #Skip updating routing design signature in db-snapshot flow
[05/08 17:57:19     28s] #route_detail Statistics:
[05/08 17:57:19     28s] #Cpu time = 00:00:01
[05/08 17:57:19     28s] #Elapsed time = 00:00:01
[05/08 17:57:19     28s] #Increased memory = 2.73 (MB)
[05/08 17:57:19     28s] #Total memory = 1276.80 (MB)
[05/08 17:57:19     28s] #Peak memory = 1352.11 (MB)
[05/08 17:57:19     28s] ### Time Record (DB Export) is installed.
[05/08 17:57:19     28s] ### export design design signature (8): route=503051485 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1655760102 dirty_area=0 del_dirty_area=0 cell=175371730 placement=147099156 pin_access=1309488976 inst_pattern=1 halo=1971974465
[05/08 17:57:19     28s] ### Time Record (DB Export) is uninstalled.
[05/08 17:57:19     28s] ### Time Record (Post Callback) is installed.
[05/08 17:57:19     28s] ### Time Record (Post Callback) is uninstalled.
[05/08 17:57:19     28s] #
[05/08 17:57:19     28s] #route_global_detail statistics:
[05/08 17:57:19     28s] #Cpu time = 00:00:01
[05/08 17:57:19     28s] #Elapsed time = 00:00:01
[05/08 17:57:19     28s] #Increased memory = 28.73 (MB)
[05/08 17:57:19     28s] #Total memory = 1283.51 (MB)
[05/08 17:57:19     28s] #Peak memory = 1352.11 (MB)
[05/08 17:57:19     28s] #Number of warnings = 0
[05/08 17:57:19     28s] #Total number of warnings = 18
[05/08 17:57:19     28s] #Number of fails = 0
[05/08 17:57:19     28s] #Total number of fails = 0
[05/08 17:57:19     28s] #Complete route_global_detail on [05/08 17:57:19     28s] ### Time Record (route_global_detail) is uninstalled.
[05/08 17:57:19     28s] ### 
[05/08 17:57:19     28s] ###   Wed May  8 17:57:19 2024
[05/08 17:57:19     28s] #
Scalability Statistics
[05/08 17:57:19     28s] ### 
[05/08 17:57:19     28s] ### --------------------------------+----------------+----------------+----------------+
[05/08 17:57:19     28s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[05/08 17:57:19     28s] ### --------------------------------+----------------+----------------+----------------+
[05/08 17:57:19     28s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/08 17:57:19     28s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/08 17:57:19     28s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/08 17:57:19     28s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/08 17:57:19     28s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/08 17:57:19     28s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/08 17:57:19     28s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/08 17:57:19     28s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[05/08 17:57:19     28s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[05/08 17:57:19     28s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[05/08 17:57:19     28s] ### --------------------------------+----------------+----------------+----------------+
[05/08 17:57:19     28s] ### 
[05/08 17:57:19     28s]         NanoRoute done. (took cpu=0:00:01.3 real=0:00:01.3)
[05/08 17:57:19     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:19     28s] UM:*                                                                   NanoRoute
[05/08 17:57:19     28s]       Clock detailed routing done.
[05/08 17:57:19     28s] Skipping check of guided vs. routed net lengths.
[05/08 17:57:19     28s] Set FIXED routing status on 1 net(s)
[05/08 17:57:19     28s]       Route Remaining Unrouted Nets...
[05/08 17:57:19     28s] Running route_early_global to complete any remaining unrouted nets.
[05/08 17:57:19     28s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:19     28s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1370.9M
[05/08 17:57:19     28s] All LLGs are deleted
[05/08 17:57:19     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1370.9M
[05/08 17:57:19     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1370.9M
[05/08 17:57:19     28s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1370.9M
[05/08 17:57:19     28s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:19     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.6 mem=1370.9M
[05/08 17:57:19     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.6 mem=1370.9M
[05/08 17:57:19     28s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1370.86 MB )
[05/08 17:57:19     28s] (I)       Started Import and model ( Curr Mem: 1370.86 MB )
[05/08 17:57:19     28s] (I)       Started Create place DB ( Curr Mem: 1370.86 MB )
[05/08 17:57:19     28s] (I)       Started Import place data ( Curr Mem: 1370.86 MB )
[05/08 17:57:19     28s] (I)       Started Read instances and placement ( Curr Mem: 1370.86 MB )
[05/08 17:57:19     28s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:19     28s] (I)       Started Read nets ( Curr Mem: 1370.86 MB )
[05/08 17:57:19     28s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:19     28s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:19     28s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:19     28s] (I)       Started Create route DB ( Curr Mem: 1370.86 MB )
[05/08 17:57:19     28s] (I)       == Non-default Options ==
[05/08 17:57:19     28s] (I)       Maximum routing layer                              : 11
[05/08 17:57:19     28s] (I)       Number of threads                                  : 1
[05/08 17:57:19     28s] (I)       Method to set GCell size                           : row
[05/08 17:57:19     28s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[05/08 17:57:19     28s] (I)       Started Import route data (1T) ( Curr Mem: 1370.86 MB )
[05/08 17:57:19     28s] (I)       Use row-based GCell size
[05/08 17:57:19     28s] (I)       Use row-based GCell align
[05/08 17:57:19     28s] (I)       GCell unit size   : 3420
[05/08 17:57:19     28s] (I)       GCell multiplier  : 1
[05/08 17:57:19     28s] (I)       GCell row height  : 3420
[05/08 17:57:19     28s] (I)       Actual row height : 3420
[05/08 17:57:19     28s] (I)       GCell align ref   : 5200 5320
[05/08 17:57:19     28s] [NR-eGR] Track table information for default rule: 
[05/08 17:57:19     28s] [NR-eGR] Metal1 has no routable track
[05/08 17:57:19     28s] [NR-eGR] Metal2 has single uniform track structure
[05/08 17:57:19     28s] [NR-eGR] Metal3 has single uniform track structure
[05/08 17:57:19     28s] [NR-eGR] Metal4 has single uniform track structure
[05/08 17:57:19     28s] [NR-eGR] Metal5 has single uniform track structure
[05/08 17:57:19     28s] [NR-eGR] Metal6 has single uniform track structure
[05/08 17:57:19     28s] [NR-eGR] Metal7 has single uniform track structure
[05/08 17:57:19     28s] [NR-eGR] Metal8 has single uniform track structure
[05/08 17:57:20     28s] [NR-eGR] Metal9 has single uniform track structure
[05/08 17:57:20     28s] [NR-eGR] Metal10 has single uniform track structure
[05/08 17:57:20     28s] [NR-eGR] Metal11 has single uniform track structure
[05/08 17:57:20     28s] (I)       ================== Default via ===================
[05/08 17:57:20     28s] (I)       +----+------------------+------------------------+
[05/08 17:57:20     28s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/08 17:57:20     28s] (I)       +----+------------------+------------------------+
[05/08 17:57:20     28s] (I)       |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/08 17:57:20     28s] (I)       |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/08 17:57:20     28s] (I)       |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/08 17:57:20     28s] (I)       |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/08 17:57:20     28s] (I)       |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/08 17:57:20     28s] (I)       |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/08 17:57:20     28s] (I)       |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/08 17:57:20     28s] (I)       |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/08 17:57:20     28s] (I)       |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/08 17:57:20     28s] (I)       | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/08 17:57:20     28s] (I)       +----+------------------+------------------------+
[05/08 17:57:20     28s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Read routing blockages ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Read instance blockages ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Read PG blockages ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] [NR-eGR] Read 209 PG shapes
[05/08 17:57:20     28s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Read boundary cut boxes ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] [NR-eGR] #Routing Blockages  : 0
[05/08 17:57:20     28s] [NR-eGR] #Instance Blockages : 0
[05/08 17:57:20     28s] [NR-eGR] #PG Blockages       : 209
[05/08 17:57:20     28s] [NR-eGR] #Halo Blockages     : 0
[05/08 17:57:20     28s] [NR-eGR] #Boundary Blockages : 0
[05/08 17:57:20     28s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.52 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Read blackboxes ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/08 17:57:20     28s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Read prerouted ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       [05/08 17:57:20     28s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 7
Started Read unlegalized nets ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Read nets ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=1
[05/08 17:57:20     28s] (I)       Started Set up via pillars ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       early_global_route_priority property id does not exist.
[05/08 17:57:20     28s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Model blockages into capacity
[05/08 17:57:20     28s] (I)       Read Num Blocks=209  Num Prerouted Wires=7  Num CS=0
[05/08 17:57:20     28s] (I)       Started Initialize 3D capacity ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Layer 1 (V) : #blockages 20 : #preroutes 1
[05/08 17:57:20     28s] (I)       Layer 2 (H) : #blockages 20 : #preroutes 5
[05/08 17:57:20     28s] (I)       Layer 3 (V) : #blockages 20 : #preroutes 1
[05/08 17:57:20     28s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[05/08 17:57:20     28s] (I)       Layer 5 (V) : #blockages 20 : #preroutes 0
[05/08 17:57:20     28s] (I)       Layer 6 (H) : #blockages 20 : #preroutes 0
[05/08 17:57:20     28s] (I)       Layer 7 (V) : #blockages 20 : #preroutes 0
[05/08 17:57:20     28s] (I)       Layer 8 (H) : #blockages 20 : #preroutes 0
[05/08 17:57:20     28s] (I)       Layer 9 (V) : #blockages 31 : #preroutes 0
[05/08 17:57:20     28s] (I)       Layer 10 (H) : #blockages 18 : #preroutes 0
[05/08 17:57:20     28s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       -- layer congestion ratio --
[05/08 17:57:20     28s] (I)       Layer 1 : 0.100000
[05/08 17:57:20     28s] (I)       Layer 2 : 0.700000
[05/08 17:57:20     28s] (I)       Layer 3 : 0.700000
[05/08 17:57:20     28s] (I)       Layer 4 : 0.700000
[05/08 17:57:20     28s] (I)       Layer 5 : 0.700000
[05/08 17:57:20     28s] (I)       Layer 6 : 0.700000
[05/08 17:57:20     28s] (I)       Layer 7 : 0.700000
[05/08 17:57:20     28s] (I)       Layer 8 : 0.700000
[05/08 17:57:20     28s] (I)       Layer 9 : 0.700000
[05/08 17:57:20     28s] (I)       Layer 10 : 0.700000
[05/08 17:57:20     28s] (I)       Layer 11 : 0.700000
[05/08 17:57:20     28s] (I)       ----------------------------
[05/08 17:57:20     28s] (I)       Number of ignored nets                =      1
[05/08 17:57:20     28s] (I)       Number of connected nets              =      0
[05/08 17:57:20     28s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[05/08 17:57:20     28s] (I)       Number of clock nets                  =      1.  Ignored: No
[05/08 17:57:20     28s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/08 17:57:20     28s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/08 17:57:20     28s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 17:57:20     28s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/08 17:57:20     28s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/08 17:57:20     28s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 17:57:20     28s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:57:20     28s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 1.59 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 1.59 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Read aux data ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Others data preparation ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Create route kernel ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Ndr track 0 does not exist
[05/08 17:57:20     28s] (I)       Ndr track 0 does not exist
[05/08 17:57:20     28s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:57:20     28s] (I)       Routing area        : (0, 0) - (23600, 17480)
[05/08 17:57:20     28s] (I)       Core area           : (5200, 5320) - (18400, 12160)
[05/08 17:57:20     28s] (I)       Site width          :   400  (dbu)
[05/08 17:57:20     28s] (I)       Row height          :  3420  (dbu)
[05/08 17:57:20     28s] (I)       GCell row height    :  3420  (dbu)
[05/08 17:57:20     28s] (I)       GCell width         :  3420  (dbu)
[05/08 17:57:20     28s] (I)       GCell height        :  3420  (dbu)
[05/08 17:57:20     28s] (I)       Grid                :     7     5    11
[05/08 17:57:20     28s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/08 17:57:20     28s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/08 17:57:20     28s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/08 17:57:20     28s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/08 17:57:20     28s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/08 17:57:20     28s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/08 17:57:20     28s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/08 17:57:20     28s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1400   760
[05/08 17:57:20     28s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/08 17:57:20     28s] (I)       Total num of tracks :     0    59    46    59    46    59    46    59    46    22    18
[05/08 17:57:20     28s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/08 17:57:20     28s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/08 17:57:20     28s] (I)       --------------------------------------------------------
[05/08 17:57:20     28s] 
[05/08 17:57:20     28s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1[05/08 17:57:20     28s] [NR-eGR] ============ Routing rule table ============
[05/08 17:57:20     28s] [NR-eGR] Rule id: 0  Nets: 6 
 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 17:57:20     28s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/08 17:57:20     28s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:20     28s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:20     28s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1[05/08 17:57:20     28s] [NR-eGR] Rule id: 1  Nets: 0 
 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 17:57:20     28s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[05/08 17:57:20     28s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[05/08 17:57:20     28s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:20     28s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 17:57:20     28s] (I)       blocked tracks on layer2 : = 84 / 295 (28.47%)
[05/08 17:57:20     28s] (I)       [05/08 17:57:20     28s] [NR-eGR] ========================================
[05/08 17:57:20     28s] [NR-eGR] 
blocked tracks on layer3 : = 26 / 322 (8.07%)
[05/08 17:57:20     28s] (I)       blocked tracks on layer4 : = 84 / 295 (28.47%)
[05/08 17:57:20     28s] (I)       blocked tracks on layer5 : = 26 / 322 (8.07%)
[05/08 17:57:20     28s] (I)       blocked tracks on layer6 : = 84 / 295 (28.47%)
[05/08 17:57:20     28s] (I)       blocked tracks on layer7 : = 26 / 322 (8.07%)
[05/08 17:57:20     28s] (I)       blocked tracks on layer8 : = 84 / 295 (28.47%)
[05/08 17:57:20     28s] (I)       blocked tracks on layer9 : = 40 / 322 (12.42%)
[05/08 17:57:20     28s] (I)       blocked tracks on layer10 : = 60 / 110 (54.55%)
[05/08 17:57:20     28s] (I)       blocked tracks on layer11 : = 65 / 126 (51.59%)
[05/08 17:57:20     28s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 1.59 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Reset routing kernel
[05/08 17:57:20     28s] (I)       Started Global Routing ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Initialization ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       totalPins=13  totalGlobalPin=13 (100.00%)
[05/08 17:57:20     28s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Net group 1 ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Generate topology ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       total 2D Cap : 2391 = (1265 H, 1126 V)
[05/08 17:57:20     28s] (I)       
[05/08 17:57:20     28s] (I)       ============  Phase 1a Route ============
[05/08 17:57:20     28s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 11]
[05/08 17:57:20     28s] (I)       Started Phase 1a ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Pattern routing (1T) ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:20     28s] (I)       Started Add via demand to 2D ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       
[05/08 17:57:20     28s] (I)       ============  Phase 1b Route ============
[05/08 17:57:20     28s] (I)       Started Phase 1b ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:20     28s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+01um
[05/08 17:57:20     28s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/08 17:57:20     28s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/08 17:57:20     28s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       
[05/08 17:57:20     28s] (I)       ============  Phase 1c Route ============
[05/08 17:57:20     28s] (I)       Started Phase 1c ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:20     28s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       
[05/08 17:57:20     28s] (I)       ============  Phase 1d Route ============
[05/08 17:57:20     28s] (I)       Started Phase 1d ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:20     28s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       
[05/08 17:57:20     28s] (I)       ============  Phase 1e Route ============
[05/08 17:57:20     28s] (I)       Started Phase 1e ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Route legalization ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:20     28s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+01um
[05/08 17:57:20     28s] (I)       
[05/08 17:57:20     28s] (I)       ============  Phase 1l Route ============
[05/08 17:57:20     28s] (I)       Started Phase 1l ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Layer assignment (1T) ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Started Clean cong LA ( Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:20     28s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/08 17:57:20     28s] (I)       Layer  2:        213        12         0           0         239    ( 0.00%) 
[05/08 17:57:20     28s] (I)       Layer  3:        261        29         0           0         270    ( 0.00%) 
[05/08 17:57:20     28s] (I)       Layer  4:        213         6         0           0         239    ( 0.00%) 
[05/08 17:57:20     28s] (I)       Layer  5:        261         0         0           0         270    ( 0.00%) 
[05/08 17:57:20     28s] (I)       Layer  6:        213         0         0           0         239    ( 0.00%) 
[05/08 17:57:20     28s] (I)       Layer  7:        261         0         0           0         270    ( 0.00%) 
[05/08 17:57:20     28s] (I)       Layer  8:        213         0         0           0         239    ( 0.00%) 
[05/08 17:57:20     28s] (I)       Layer  9:        256         0         0           0         270    ( 0.00%) 
[05/08 17:57:20     28s] (I)       Layer 10:         36         0         0          41          54    (43.16%) 
[05/08 17:57:20     28s] (I)       Layer 11:         48         0         0          43          64    (40.19%) 
[05/08 17:57:20     28s] (I)       Total:          1975        47         0          84        2154    ( 3.75%) 
[05/08 17:57:20     28s] (I)       
[05/08 17:57:20     28s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 17:57:20     28s] [NR-eGR]                        OverCon            
[05/08 17:57:21     28s] [NR-eGR]                         #Gcell     %Gcell
[05/08 17:57:21     28s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 17:57:21     28s] [NR-eGR] ----------------------------------------------
[05/08 17:57:21     28s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:21     28s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:22     28s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:22     28s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:22     28s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:22     28s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:22     28s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:23     28s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:23     28s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:23     28s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:23     28s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:23     28s] [NR-eGR] ----------------------------------------------
[05/08 17:57:24     28s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 17:57:24     28s] [NR-eGR] 
[05/08 17:57:24     28s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 3.60 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] (I)       Started Export 3D cong map ( Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] (I)       total 2D Cap : 2423 = (1281 H, 1142 V)
[05/08 17:57:24     28s] (I)       Started Export 2D cong map ( Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] (I)       [05/08 17:57:24     28s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/08 17:57:24     28s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] (I)       Started Free existing wires ( Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] (I)       ============= Track Assignment ============
[05/08 17:57:24     28s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] (I)       Started Track Assignment ( Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[05/08 17:57:24     28s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] (I)       Run single-thread track assignment
[05/08 17:57:24     28s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] (I)       Started Export ( Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] [NR-eGR] Started Export DB wires ( Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] [NR-eGR] Started Export all nets ( Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.13 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] [NR-eGR] Started Set wire vias ( Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:24     28s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.52 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:25     28s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:25     28s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 8
[05/08 17:57:25     28s] [NR-eGR] Metal2  (2V) length: 2.458500e+01um, number of vias: 19
[05/08 17:57:25     28s] [NR-eGR] Metal3  (3H) length: 4.234500e+01um, number of vias: 8
[05/08 17:57:25     28s] [NR-eGR] Metal4  (4V) length: 7.410000e+00um, number of vias: 0
[05/08 17:57:25     28s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:25     28s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:25     28s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:25     28s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:25     28s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:25     28s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:25     28s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:25     28s] [NR-eGR] Total length: 7.434000e+01um, number of vias: 35
[05/08 17:57:25     28s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:25     28s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/08 17:57:25     28s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:25     28s] (I)       Started Update net boxes ( Curr Mem: 1370.86 MB )
[05/08 17:57:25     28s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:25     28s] (I)       Started Update timing ( Curr Mem: 1370.86 MB )
[05/08 17:57:25     28s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:25     28s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.60 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:25     28s] (I)       Started Postprocess design ( Curr Mem: 1370.86 MB )
[05/08 17:57:25     28s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:25     28s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 5.79 sec, Curr Mem: 1370.86 MB )
[05/08 17:57:25     28s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:05.8)
[05/08 17:57:25     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:25     28s] UM:*                                                                   Route Remaining Unrouted Nets
[05/08 17:57:25     28s]     Routing using NR in eGR->NR Step done.
[05/08 17:57:25     28s] Net route status summary:
[05/08 17:57:25     28s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:57:25     28s]   Non-clock:     9 (unrouted=3, trialRouted=6, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:57:25     28s] 
[05/08 17:57:25     28s] CCOPT: Done with clock implementation routing.
[05/08 17:57:25     28s] 
[05/08 17:57:25     28s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.5 real=0:00:12.6)
[05/08 17:57:25     28s]   Clock implementation routing done.
[05/08 17:57:25     28s]   Leaving CCOpt scope - extractRC...
[05/08 17:57:25     28s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[05/08 17:57:25     28s] Extraction called for design 'dff' of instances=2 and nets=10 using extraction engine 'pre_route' .
[05/08 17:57:25     28s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:57:25     28s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:57:25     28s] pre_route RC Extraction called for design dff.
[05/08 17:57:25     28s] RC Extraction called in multi-corner(1) mode.
[05/08 17:57:25     28s] RCMode: PreRoute
[05/08 17:57:25     28s]       RC Corner Indexes            0   
[05/08 17:57:25     28s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:57:25     28s] Resistance Scaling Factor    : 1.00000 
[05/08 17:57:25     28s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:57:25     28s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:57:25     28s] Shrink Factor                : 0.90000
[05/08 17:57:25     28s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:57:25     28s] Using capacitance table file ...
[05/08 17:57:25     28s] LayerId::1 widthSet size::4
[05/08 17:57:25     28s] LayerId::2 widthSet size::4
[05/08 17:57:25     28s] LayerId::3 widthSet size::4
[05/08 17:57:25     28s] LayerId::4 widthSet size::4
[05/08 17:57:25     28s] LayerId::5 widthSet size::4
[05/08 17:57:25     28s] LayerId::6 widthSet size::4
[05/08 17:57:25     28s] LayerId::7 widthSet size::5
[05/08 17:57:25     28s] LayerId::8 widthSet size::5
[05/08 17:57:25     28s] LayerId::9 widthSet size::5
[05/08 17:57:25     28s] LayerId::10 widthSet size::4
[05/08 17:57:25     28s] LayerId::11 widthSet size::3
[05/08 17:57:25     28s] eee: pegSigSF::1.070000
[05/08 17:57:25     28s] Updating RC grid for preRoute extraction ...
[05/08 17:57:25     28s] Initializing multi-corner capacitance tables ... 
[05/08 17:57:25     28s] Initializing multi-corner resistance tables ...
[05/08 17:57:25     28s] Creating RPSQ from WeeR and WRes ...
[05/08 17:57:25     28s] eee: l::1 avDens::0.019363 usedTrk::1.742690 availTrk::90.000000 sigTrk::1.742690
[05/08 17:57:25     28s] eee: l::2 avDens::0.016815 usedTrk::1.437719 availTrk::85.500000 sigTrk::1.437719
[05/08 17:57:25     28s] eee: l::3 avDens::0.027515 usedTrk::2.476316 availTrk::90.000000 sigTrk::2.476316
[05/08 17:57:25     28s] eee: l::4 avDens::0.005068 usedTrk::0.433333 availTrk::85.500000 sigTrk::0.433333
[05/08 17:57:25     28s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:25     28s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:25     28s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:25     28s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:25     28s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:25     28s] eee: l::10 avDens::0.087104 usedTrk::2.978947 availTrk::34.200000 sigTrk::2.978947
[05/08 17:57:25     28s] eee: l::11 avDens::0.066927 usedTrk::2.409357 availTrk::36.000000 sigTrk::2.409357
[05/08 17:57:25     28s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:25     28s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:57:25     28s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.068592 ; aWlH: 0.000000 ; Pmax: 0.806600 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[05/08 17:57:25     28s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1370.863M)
[05/08 17:57:25     28s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[05/08 17:57:25     28s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:57:25     28s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[05/08 17:57:25     28s] End AAE Lib Interpolated Model. (MEM=1370.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:25     28s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     28s]   Clock DAG stats after routing clock trees:
[05/08 17:57:25     28s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:25     28s]     misc counts      : r=1, pp=0
[05/08 17:57:25     28s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:25     28s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:25     28s]     sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:25     28s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:25     28s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=10.630um, total=10.630um
[05/08 17:57:25     28s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:25     28s]   Clock DAG net violations after routing clock trees: none
[05/08 17:57:25     28s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/08 17:57:25     28s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:25     28s]   Primary reporting skew groups after routing clock trees:
[05/08 17:57:25     28s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     28s]         min path sink: Q_reg/CK
[05/08 17:57:25     28s]         max path sink: Q_reg/CK
[05/08 17:57:25     28s]   Skew group summary after routing clock trees:
[05/08 17:57:25     28s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     28s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.6 real=0:00:12.7)
[05/08 17:57:25     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:25     28s] UM:*                                                                   CCOpt::Phase::Routing
[05/08 17:57:25     28s]   CCOpt::Phase::PostConditioning...
[05/08 17:57:25     28s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[05/08 17:57:25     28s]   Leaving CCOpt scope - Initializing placement interface...
[05/08 17:57:25     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1418.6M
[05/08 17:57:25     28s] z: 2, totalTracks: 1
[05/08 17:57:25     28s] z: 4, totalTracks: 1
[05/08 17:57:25     28s] z: 6, totalTracks: 1
[05/08 17:57:25     28s] z: 8, totalTracks: 1
[05/08 17:57:25     28s] #spOpts: mergeVia=F 
[05/08 17:57:25     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1418.6M
[05/08 17:57:25     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1418.6M
[05/08 17:57:25     28s] Core basic site is CoreSite
[05/08 17:57:25     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1418.6M
[05/08 17:57:25     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.002, MEM:1418.6M
[05/08 17:57:25     28s] Fast DP-INIT is on for default
[05/08 17:57:25     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:57:25     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.019, MEM:1418.6M
[05/08 17:57:25     28s] OPERPROF:     Starting CMU at level 3, MEM:1418.6M
[05/08 17:57:25     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1418.6M
[05/08 17:57:25     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.020, MEM:1418.6M
[05/08 17:57:25     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1418.6MB).
[05/08 17:57:25     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.023, MEM:1418.6M
[05/08 17:57:25     28s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[05/08 17:57:25     28s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     28s]   Removing CTS place status from clock tree and sinks.
[05/08 17:57:25     28s]   Switching to inst based legalization.
[05/08 17:57:25     28s]   PostConditioning...
[05/08 17:57:25     28s]     PostConditioning active optimizations:
[05/08 17:57:25     28s]      - DRV fixing with initial upsizing, sizing and buffering
[05/08 17:57:25     28s]      - Skew fixing with sizing
[05/08 17:57:25     28s]     
[05/08 17:57:25     28s]     Currently running CTS, using active skew data
[05/08 17:57:25     28s]     Reset bufferability constraints...
[05/08 17:57:25     28s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/08 17:57:25     28s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     28s]     PostConditioning Upsizing To Fix DRVs...
[05/08 17:57:25     28s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/08 17:57:25     28s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       PRO Statistics: Fix DRVs (initial upsizing):
[05/08 17:57:25     28s]       ============================================
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       Cell changes by Net Type:
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       -------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/08 17:57:25     28s]       -------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]       top                0            0           0            0                    0                0
[05/08 17:57:25     28s]       trunk              0            0           0            0                    0                0
[05/08 17:57:25     28s]       leaf               0            0           0            0                    0                0
[05/08 17:57:25     28s]       -------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]       Total              0            0           0            0                    0                0
[05/08 17:57:25     28s]       -------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/08 17:57:25     28s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[05/08 17:57:25     28s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:25     28s]         misc counts      : r=1, pp=0
[05/08 17:57:25     28s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:25     28s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:25     28s]         sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:25     28s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:25     28s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=10.630um, total=10.630um
[05/08 17:57:25     28s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:25     28s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[05/08 17:57:25     28s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[05/08 17:57:25     28s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:25     28s]             min path sink: Q_reg/CK
[05/08 17:57:25     28s]             max path sink: Q_reg/CK
[05/08 17:57:25     28s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[05/08 17:57:25     28s]         skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     28s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[05/08 17:57:25     28s]         skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     28s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:25     28s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:25     28s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[05/08 17:57:25     28s]     Recomputing CTS skew targets...
[05/08 17:57:25     28s]     Resolving skew group constraints...
[05/08 17:57:25     28s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[05/08 17:57:25     28s]     Resolving skew group constraints done.
[05/08 17:57:25     28s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     28s]     PostConditioning Fixing DRVs...
[05/08 17:57:25     28s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/08 17:57:25     28s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       PRO Statistics: Fix DRVs (cell sizing):
[05/08 17:57:25     28s]       =======================================
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       Cell changes by Net Type:
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       -------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/08 17:57:25     28s]       -------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]       top                0            0           0            0                    0                0
[05/08 17:57:25     28s]       trunk              0            0           0            0                    0                0
[05/08 17:57:25     28s]       leaf               0            0           0            0                    0                0
[05/08 17:57:25     28s]       -------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]       Total              0            0           0            0                    0                0
[05/08 17:57:25     28s]       -------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/08 17:57:25     28s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[05/08 17:57:25     28s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:25     28s]         misc counts      : r=1, pp=0
[05/08 17:57:25     28s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:25     28s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:25     28s]         sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:25     28s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:25     28s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=10.630um, total=10.630um
[05/08 17:57:25     28s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:25     28s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[05/08 17:57:25     28s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[05/08 17:57:25     28s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:25     28s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[05/08 17:57:25     28s]         skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     28s]             min path sink: Q_reg/CK
[05/08 17:57:25     28s]             max path sink: Q_reg/CK
[05/08 17:57:25     28s]       Skew group summary after 'PostConditioning Fixing DRVs':
[05/08 17:57:25     28s]         skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     28s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:25     28s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:25     28s] UM:*                                                                   PostConditioning Fixing DRVs
[05/08 17:57:25     28s]     Buffering to fix DRVs...
[05/08 17:57:25     28s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/08 17:57:25     28s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/08 17:57:25     28s]     Inserted 0 buffers and inverters.
[05/08 17:57:25     28s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/08 17:57:25     28s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[05/08 17:57:25     28s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/08 17:57:25     28s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:25     28s]       misc counts      : r=1, pp=0
[05/08 17:57:25     28s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:25     28s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:25     28s]       sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:25     28s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:25     28s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=10.630um, total=10.630um
[05/08 17:57:25     28s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:25     28s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[05/08 17:57:25     28s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/08 17:57:25     28s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:25     28s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/08 17:57:25     28s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     28s]           min path sink: Q_reg/CK
[05/08 17:57:25     28s]           max path sink: Q_reg/CK
[05/08 17:57:25     28s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/08 17:57:25     28s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     28s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:25     28s] UM:*                                                                   Buffering to fix DRVs
[05/08 17:57:25     28s]     
[05/08 17:57:25     28s]     Slew Diagnostics: After DRV fixing
[05/08 17:57:25     28s]     ==================================
[05/08 17:57:25     28s]     
[05/08 17:57:25     28s]     Global Causes:
[05/08 17:57:25     28s]     
[05/08 17:57:25     28s]     -----
[05/08 17:57:25     28s]     Cause
[05/08 17:57:25     28s]     -----
[05/08 17:57:25     28s]       (empty table)
[05/08 17:57:25     28s]     -----
[05/08 17:57:25     28s]     
[05/08 17:57:25     28s]     Top 5 overslews:
[05/08 17:57:25     28s]     
[05/08 17:57:25     28s]     ---------------------------------
[05/08 17:57:25     28s]     Overslew    Causes    Driving Pin
[05/08 17:57:25     28s]     ---------------------------------
[05/08 17:57:25     28s]       (empty table)
[05/08 17:57:25     28s]     ---------------------------------
[05/08 17:57:25     28s]     
[05/08 17:57:25     28s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/08 17:57:25     28s]     
[05/08 17:57:25     28s]     -------------------
[05/08 17:57:25     28s]     Cause    Occurences
[05/08 17:57:25     28s]     -------------------
[05/08 17:57:25     28s]       (empty table)
[05/08 17:57:25     28s]     -------------------
[05/08 17:57:25     28s]     
[05/08 17:57:25     28s]     Violation diagnostics counts from the 0 nodes that have violations:
[05/08 17:57:25     28s]     
[05/08 17:57:25     28s]     -------------------
[05/08 17:57:25     28s]     Cause    Occurences
[05/08 17:57:25     28s]     -------------------
[05/08 17:57:25     28s]       (empty table)
[05/08 17:57:25     28s]     -------------------
[05/08 17:57:25     28s]     
[05/08 17:57:25     28s]     PostConditioning Fixing Skew by cell sizing...
[05/08 17:57:25     28s]       Path optimization required 0 stage delay updates 
[05/08 17:57:25     28s]       Fixing short paths with downsize only
[05/08 17:57:25     28s]       Path optimization required 0 stage delay updates 
[05/08 17:57:25     28s]       Resized 0 clock insts to decrease delay.
[05/08 17:57:25     28s]       Resized 0 clock insts to increase delay.
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       PRO Statistics: Fix Skew (cell sizing):
[05/08 17:57:25     28s]       =======================================
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       Cell changes by Net Type:
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       -------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/08 17:57:25     28s]       -------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]       top                0            0           0            0                    0                0
[05/08 17:57:25     28s]       trunk              0            0           0            0                    0                0
[05/08 17:57:25     28s]       leaf               0            0           0            0                    0                0
[05/08 17:57:25     28s]       -------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]       Total              0            0           0            0                    0                0
[05/08 17:57:25     28s]       -------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/08 17:57:25     28s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/08 17:57:25     28s]       
[05/08 17:57:25     28s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[05/08 17:57:25     28s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:25     28s]         misc counts      : r=1, pp=0
[05/08 17:57:25     28s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:25     28s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:25     28s]         sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:25     28s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:25     28s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=10.630um, total=10.630um
[05/08 17:57:25     28s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:25     28s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[05/08 17:57:25     28s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[05/08 17:57:25     28s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:25     28s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[05/08 17:57:25     28s]         skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     28s]             min path sink: Q_reg/CK
[05/08 17:57:25     28s]             max path sink: Q_reg/CK
[05/08 17:57:25     28s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[05/08 17:57:25     28s]         skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     28s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 17:57:25     28s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:25     28s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[05/08 17:57:25     28s]     Reconnecting optimized routes...
[05/08 17:57:25     28s]     Reset timing graph...
[05/08 17:57:25     28s] Ignoring AAE DB Resetting ...
[05/08 17:57:25     28s]     Reset timing graph done.
[05/08 17:57:25     28s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     28s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[05/08 17:57:25     28s]     Set dirty flag on 0 instances, 0 nets
[05/08 17:57:25     28s]   PostConditioning done.
[05/08 17:57:25     28s] Net route status summary:
[05/08 17:57:25     28s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:57:25     28s]   Non-clock:     9 (unrouted=3, trialRouted=6, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 17:57:25     28s]   Update timing and DAG stats after post-conditioning...
[05/08 17:57:25     28s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     28s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[05/08 17:57:25     28s] End AAE Lib Interpolated Model. (MEM=1409.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:25     28s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     28s]   Clock DAG stats after post-conditioning:
[05/08 17:57:25     28s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:25     28s]     misc counts      : r=1, pp=0
[05/08 17:57:25     28s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:25     28s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:25     28s]     sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:25     28s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:25     28s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=10.630um, total=10.630um
[05/08 17:57:25     28s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:25     28s]   Clock DAG net violations after post-conditioning: none
[05/08 17:57:25     28s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/08 17:57:25     28s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:25     28s]   Primary reporting skew groups after post-conditioning:
[05/08 17:57:25     28s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     28s]         min path sink: Q_reg/CK
[05/08 17:57:25     28s]         max path sink: Q_reg/CK
[05/08 17:57:25     28s]   Skew group summary after post-conditioning:
[05/08 17:57:25     28s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     28s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:57:25     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:25     28s] UM:*                                                                   CCOpt::Phase::PostConditioning
[05/08 17:57:25     28s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/08 17:57:25     28s]   Setting CTS place status to fixed for clock tree and sinks.
[05/08 17:57:25     28s]   Post-balance tidy up or trial balance steps...
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   Clock DAG stats at end of CTS:
[05/08 17:57:25     28s]   ==============================
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   -----------------------------------------------------------
[05/08 17:57:25     28s]   Cell type                     Count    Area     Capacitance
[05/08 17:57:25     28s]   -----------------------------------------------------------
[05/08 17:57:25     28s]   Buffers                         0      0.000       0.000
[05/08 17:57:25     28s]   Inverters                       0      0.000       0.000
[05/08 17:57:25     28s]   Integrated Clock Gates          0      0.000       0.000
[05/08 17:57:25     28s]   Non-Integrated Clock Gates      0      0.000       0.000
[05/08 17:57:25     28s]   Clock Logic                     0      0.000       0.000
[05/08 17:57:25     28s]   All                             0      0.000       0.000
[05/08 17:57:25     28s]   -----------------------------------------------------------
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   Clock DAG wire lengths at end of CTS:
[05/08 17:57:25     28s]   =====================================
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   --------------------
[05/08 17:57:25     28s]   Type     Wire Length
[05/08 17:57:25     28s]   --------------------
[05/08 17:57:25     28s]   Top         0.000
[05/08 17:57:25     28s]   Trunk       0.000
[05/08 17:57:25     28s]   Leaf       10.630
[05/08 17:57:25     28s]   Total      10.630
[05/08 17:57:25     28s]   --------------------
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   Clock DAG hp wire lengths at end of CTS:
[05/08 17:57:25     28s]   ========================================
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   -----------------------
[05/08 17:57:25     28s]   Type     hp Wire Length
[05/08 17:57:25     28s]   -----------------------
[05/08 17:57:25     28s]   Top          0.000
[05/08 17:57:25     28s]   Trunk        0.000
[05/08 17:57:25     28s]   Leaf         0.000
[05/08 17:57:25     28s]   Total        0.000
[05/08 17:57:25     28s]   -----------------------
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   Clock DAG capacitances at end of CTS:
[05/08 17:57:25     28s]   =====================================
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   --------------------------------
[05/08 17:57:25     28s]   Type     Gate     Wire     Total
[05/08 17:57:25     28s]   --------------------------------
[05/08 17:57:25     28s]   Top      0.000    0.000    0.000
[05/08 17:57:25     28s]   Trunk    0.000    0.000    0.000
[05/08 17:57:25     28s]   Leaf     0.000    0.001    0.001
[05/08 17:57:25     28s]   Total    0.000    0.001    0.001
[05/08 17:57:25     28s]   --------------------------------
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   Clock DAG sink capacitances at end of CTS:
[05/08 17:57:25     28s]   ==========================================
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   --------------------------------------------------------
[05/08 17:57:25     28s]   Count    Total    Average    Std. Dev.    Min      Max
[05/08 17:57:25     28s]   --------------------------------------------------------
[05/08 17:57:25     28s]     1      0.000     0.000       0.000      0.000    0.000
[05/08 17:57:25     28s]   --------------------------------------------------------
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   Clock DAG net violations at end of CTS:
[05/08 17:57:25     28s]   =======================================
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   None
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/08 17:57:25     28s]   ====================================================================
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[05/08 17:57:25     28s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]   Leaf        0.100       1       0.004       0.000      0.004    0.004    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[05/08 17:57:25     28s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   Primary reporting skew groups summary at end of CTS:
[05/08 17:57:25     28s]   ====================================================
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]   Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/08 17:57:25     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]   max_delay:setup.late    clk/sdc_cons    0.000     0.000     0.000       0.102         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[05/08 17:57:25     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   Skew group summary at end of CTS:
[05/08 17:57:25     28s]   =================================
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]   Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/08 17:57:25     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]   max_delay:setup.late    clk/sdc_cons    0.000     0.000     0.000       0.102         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[05/08 17:57:25     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   Found a total of 0 clock tree pins with a slew violation.
[05/08 17:57:25     28s]   
[05/08 17:57:25     28s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:25     28s] UM:*                                                                   Post-balance tidy up or trial balance steps
[05/08 17:57:25     28s] Synthesizing clock trees done.
[05/08 17:57:25     28s] Tidy Up And Update Timing...
[05/08 17:57:25     28s] External - Set all clocks to propagated mode...
[05/08 17:57:25     28s] Innovus updating I/O latencies
[05/08 17:57:25     28s] #################################################################################
[05/08 17:57:25     28s] # Design Stage: PreRoute
[05/08 17:57:25     28s] # Design Name: dff
[05/08 17:57:25     28s] # Design Mode: 90nm
[05/08 17:57:25     28s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:57:25     28s] # Parasitics Mode: No SPEF/RCDB 
[05/08 17:57:25     28s] # Signoff Settings: SI Off 
[05/08 17:57:25     28s] #################################################################################
[05/08 17:57:25     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 1429.6M, InitMEM = 1429.6M)
[05/08 17:57:25     28s] Start delay calculation (fullDC) (1 T). (MEM=1429.63)
[05/08 17:57:25     28s] End AAE Lib Interpolated Model. (MEM=1441.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:25     28s] Total number of fetched objects 7
[05/08 17:57:25     28s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/08 17:57:25     28s] Total number of fetched objects 7
[05/08 17:57:25     28s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/08 17:57:25     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:25     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:25     28s] End delay calculation. (MEM=1456.93 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:57:25     28s] End delay calculation (fullDC). (MEM=1456.93 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:57:25     28s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1456.9M) ***
[05/08 17:57:25     28s] 	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.0001
[05/08 17:57:25     28s] 	 Executing: set_clock_latency -source -early -max -rise -0.0001 [get_pins clk]
[05/08 17:57:25     28s] 	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.0001
[05/08 17:57:25     28s] 	 Executing: set_clock_latency -source -late -max -rise -0.0001 [get_pins clk]
[05/08 17:57:25     28s] 	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.000100136
[05/08 17:57:25     28s] 	 Executing: set_clock_latency -source -early -max -fall -0.000100136 [get_pins clk]
[05/08 17:57:25     28s] 	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.000100136
[05/08 17:57:25     28s] 	 Executing: set_clock_latency -source -late -max -fall -0.000100136 [get_pins clk]
[05/08 17:57:25     28s] 	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.0001
[05/08 17:57:25     28s] 	 Executing: set_clock_latency -source -early -min -rise -0.0001 [get_pins clk]
[05/08 17:57:25     28s] 	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.0001
[05/08 17:57:25     28s] 	 Executing: set_clock_latency -source -late -min -rise -0.0001 [get_pins clk]
[05/08 17:57:25     28s] 	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.000100136
[05/08 17:57:25     28s] 	 Executing: set_clock_latency -source -early -min -fall -0.000100136 [get_pins clk]
[05/08 17:57:25     28s] 	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.000100136
[05/08 17:57:25     28s] 	 Executing: set_clock_latency -source -late -min -fall -0.000100136 [get_pins clk]
[05/08 17:57:25     29s] Setting all clocks to propagated mode.
[05/08 17:57:25     29s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:57:25     29s] Clock DAG stats after update timingGraph:
[05/08 17:57:25     29s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:57:25     29s]   misc counts      : r=1, pp=0
[05/08 17:57:25     29s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:57:25     29s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:57:25     29s]   sink capacitance : count=1, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/08 17:57:25     29s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
[05/08 17:57:25     29s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=10.630um, total=10.630um
[05/08 17:57:25     29s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/08 17:57:25     29s] Clock DAG net violations after update timingGraph: none
[05/08 17:57:25     29s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/08 17:57:25     29s]   Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/08 17:57:25     29s]       min path sink: Q_reg/CK
[05/08 17:57:25     29s]       max path sink: Q_reg/CK
[05/08 17:57:25     29s] Primary reporting skew groups after update timingGraph:
[05/08 17:57:25     29s]   skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     29s] Skew group summary after update timingGraph:
[05/08 17:57:25     29s]   skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/08 17:57:25     29s] Logging CTS constraint violations...
[05/08 17:57:25     29s]   No violations found.
[05/08 17:57:25     29s] Logging CTS constraint violations done.
[05/08 17:57:25     29s] Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:57:25     29s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:25     29s] UM:*                                                                   Tidy Up And Update Timing
[05/08 17:57:25     29s] Runtime done. (took cpu=0:00:04.5 real=0:00:38.0)
[05/08 17:57:25     29s] Runtime Report Coverage % = 98.7
[05/08 17:57:25     29s] Runtime Summary
[05/08 17:57:25     29s] ===============
[05/08 17:57:25     29s] Clock Runtime:  (33%) Core CTS          12.40 (Init 0.88, Construction 0.35, Implementation 0.61, eGRPC 4.91, PostConditioning 0.11, Other 5.54)
[05/08 17:57:25     29s] Clock Runtime:  (18%) CTS services       6.91 (RefinePlace 0.10, EarlyGlobalClock 5.34, NanoRoute 1.32, ExtractRC 0.16, TimingAnalysis 0.00)
[05/08 17:57:25     29s] Clock Runtime:  (48%) Other CTS         18.22 (Init 5.34, CongRepair/EGR-DP 12.80, TimingUpdate 0.08, Other 0.00)
[05/08 17:57:25     29s] Clock Runtime: (100%) Total             37.53
[05/08 17:57:25     29s] 
[05/08 17:57:25     29s] 
[05/08 17:57:25     29s] Runtime Summary:
[05/08 17:57:25     29s] ================
[05/08 17:57:25     29s] 
[05/08 17:57:25     29s] --------------------------------------------------------------------------------------------------------------------
[05/08 17:57:25     29s] wall   % time  children  called  name
[05/08 17:57:25     29s] --------------------------------------------------------------------------------------------------------------------
[05/08 17:57:25     29s] 38.03  100.00   38.03      0       
[05/08 17:57:25     29s] 38.03  100.00   37.53      1     Runtime
[05/08 17:57:25     29s]  0.03    0.07    0.01      1     CCOpt::Phase::Initialization
[05/08 17:57:25     29s]  0.01    0.02    0.01      1       Check Prerequisites
[05/08 17:57:25     29s]  0.01    0.02    0.00      1         Leaving CCOpt scope - CheckPlace
[05/08 17:57:25     29s]  6.14   16.16    6.10      1     CCOpt::Phase::PreparingToBalance
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[05/08 17:57:25     29s]  5.33   14.03    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/08 17:57:25     29s]  0.05    0.13    0.05      1       Legalization setup
[05/08 17:57:25     29s]  0.04    0.12    0.00      2         Leaving CCOpt scope - Initializing placement interface
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/08 17:57:25     29s]  0.72    1.88    0.00      1       Validating CTS configuration
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Checking module port directions
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[05/08 17:57:25     29s]  0.05    0.13    0.02      1     Preparing To Balance
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/08 17:57:25     29s]  0.02    0.05    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/08 17:57:25     29s] 12.79   33.64   12.74      1     CCOpt::Phase::Construction
[05/08 17:57:25     29s] 12.60   33.14   12.57      1       Stage::Clustering
[05/08 17:57:25     29s]  0.17    0.46    0.11      1         Clustering
[05/08 17:57:25     29s]  0.02    0.05    0.00      1           Initialize for clustering
[05/08 17:57:25     29s]  0.02    0.05    0.00      1           Bottom-up phase
[05/08 17:57:25     29s]  0.08    0.20    0.08      1           Legalizing clock trees
[05/08 17:57:25     29s]  0.05    0.13    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/08 17:57:25     29s]  0.00    0.00    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[05/08 17:57:25     29s]  0.02    0.05    0.00      1             Leaving CCOpt scope - Initializing placement interface
[05/08 17:57:25     29s]  0.01    0.02    0.00      1             Clock tree timing engine global stage delay update for max_delay:setup.late
[05/08 17:57:25     29s] 12.39   32.59   12.39      1         CongRepair After Initial Clustering
[05/08 17:57:25     29s] 12.34   32.44   12.27      1           Leaving CCOpt scope - Early Global Route
[05/08 17:57:25     29s]  5.27   13.87    0.00      1             Early Global Route - eGR only step
[05/08 17:57:25     29s]  7.00   18.41    0.00      1             Congestion Repair
[05/08 17:57:25     29s]  0.05    0.14    0.00      1           Leaving CCOpt scope - extractRC
[05/08 17:57:25     29s]  0.00    0.00    0.00      1           Clock tree timing engine global stage delay update for max_delay:setup.late
[05/08 17:57:25     29s]  0.04    0.10    0.00      1       Stage::DRV Fixing
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Fixing clock tree slew time and max cap violations
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/08 17:57:25     29s]  0.10    0.26    0.01      1       Stage::Insertion Delay Reduction
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Removing unnecessary root buffering
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Removing unconstrained drivers
[05/08 17:57:25     29s]  0.00    0.01    0.00      1         Reducing insertion delay 1
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Removing longest path buffering
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Reducing insertion delay 2
[05/08 17:57:25     29s]  0.64    1.67    0.57      1     CCOpt::Phase::Implementation
[05/08 17:57:25     29s]  0.08    0.20    0.02      1       Stage::Reducing Power
[05/08 17:57:25     29s]  0.00    0.01    0.00      1         Improving clock tree routing
[05/08 17:57:25     29s]  0.02    0.05    0.00      1         Reducing clock tree power 1
[05/08 17:57:25     29s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Reducing clock tree power 2
[05/08 17:57:25     29s]  0.24    0.62    0.14      1       Stage::Balancing
[05/08 17:57:25     29s]  0.10    0.26    0.01      1         Approximately balancing fragments step
[05/08 17:57:25     29s]  0.01    0.02    0.00      1           Resolve constraints - Approximately balancing fragments
[05/08 17:57:25     29s]  0.00    0.00    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/08 17:57:25     29s]  0.00    0.00    0.00      1           Moving gates to improve sub-tree skew
[05/08 17:57:25     29s]  0.00    0.00    0.00      1           Approximately balancing fragments bottom up
[05/08 17:57:25     29s]  0.00    0.00    0.00      1           Approximately balancing fragments, wire and cell delays
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Improving fragments clock skew
[05/08 17:57:25     29s]  0.04    0.11    0.00      1         Approximately balancing step
[05/08 17:57:25     29s]  0.00    0.01    0.00      1           Resolve constraints - Approximately balancing
[05/08 17:57:25     29s]  0.00    0.00    0.00      1           Approximately balancing, wire and cell delays
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Fixing clock tree overload
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Approximately balancing paths
[05/08 17:57:25     29s]  0.23    0.59    0.12      1       Stage::Polishing
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Merging balancing drivers for power
[05/08 17:57:25     29s]  0.00    0.00    0.00      1           Clock tree timing engine global stage delay update for max_delay:setup.late
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Improving clock skew
[05/08 17:57:25     29s]  0.04    0.10    0.04      1         Moving gates to reduce wire capacitance
[05/08 17:57:25     29s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[05/08 17:57:25     29s]  0.02    0.05    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[05/08 17:57:25     29s]  0.00    0.00    0.00      1             Legalizing clock trees
[05/08 17:57:25     29s]  0.02    0.05    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[05/08 17:57:25     29s]  0.00    0.00    0.00      1             Legalizing clock trees
[05/08 17:57:25     29s]  0.02    0.05    0.00      1         Reducing clock tree power 3
[05/08 17:57:25     29s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[05/08 17:57:25     29s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Improving insertion delay
[05/08 17:57:25     29s]  0.06    0.15    0.02      1         Wire Opt OverFix
[05/08 17:57:25     29s]  0.00    0.00    0.00      1           Wire Reduction extra effort
[05/08 17:57:25     29s]  0.00    0.00    0.00      1             Artificially removing short and long paths
[05/08 17:57:25     29s]  0.00    0.00    0.00      1             Global shorten wires A0
[05/08 17:57:25     29s]  0.00    0.00    0.00      2             Move For Wirelength - core
[05/08 17:57:25     29s]  0.00    0.00    0.00      1             Global shorten wires A1
[05/08 17:57:25     29s]  0.00    0.00    0.00      1             Global shorten wires B
[05/08 17:57:25     29s]  0.00    0.00    0.00      1             Move For Wirelength - branch
[05/08 17:57:25     29s]  0.02    0.05    0.00      1           Optimizing orientation
[05/08 17:57:25     29s]  0.00    0.00    0.00      1             FlipOpt
[05/08 17:57:25     29s]  0.03    0.07    0.03      1       Stage::Updating netlist
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/08 17:57:25     29s]  0.03    0.07    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/08 17:57:25     29s]  4.98   13.11    4.91      1     CCOpt::Phase::eGRPC
[05/08 17:57:25     29s]  4.79   12.58    4.77      1       Leaving CCOpt scope - Routing Tools
[05/08 17:57:25     29s]  4.77   12.54    0.00      1         Early Global Route - eGR only step
[05/08 17:57:25     29s]  0.05    0.13    0.00      1       Leaving CCOpt scope - extractRC
[05/08 17:57:25     29s]  0.02    0.05    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for max_delay:setup.late
[05/08 17:57:25     29s]  0.02    0.05    0.00      1       eGRPC Moving buffers
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Violation analysis
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[05/08 17:57:25     29s]  0.00    0.00    0.00      1         Artificially removing long paths
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       eGRPC Fixing DRVs
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       Reconnecting optimized routes
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       Violation analysis
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/08 17:57:25     29s]  0.02    0.07    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/08 17:57:25     29s] 12.70   33.41   12.70      1     CCOpt::Phase::Routing
[05/08 17:57:25     29s] 12.65   33.26   12.55      1       Leaving CCOpt scope - Routing Tools
[05/08 17:57:25     29s]  5.44   14.31    0.00      1         Early Global Route - eGR->Nr High Frequency step
[05/08 17:57:25     29s]  1.32    3.46    0.00      1         NanoRoute
[05/08 17:57:25     29s]  5.79   15.24    0.00      1         Route Remaining Unrouted Nets
[05/08 17:57:25     29s]  0.05    0.14    0.00      1       Leaving CCOpt scope - extractRC
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       Clock tree timing engine global stage delay update for max_delay:setup.late
[05/08 17:57:25     29s]  0.11    0.29    0.03      1     CCOpt::Phase::PostConditioning
[05/08 17:57:25     29s]  0.02    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/08 17:57:25     29s]  0.00    0.01    0.00      1       PostConditioning Upsizing To Fix DRVs
[05/08 17:57:25     29s]  0.00    0.01    0.00      1       Recomputing CTS skew targets
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       PostConditioning Fixing DRVs
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       Buffering to fix DRVs
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       PostConditioning Fixing Skew by cell sizing
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       Reconnecting optimized routes
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/08 17:57:25     29s]  0.00    0.00    0.00      1       Clock tree timing engine global stage delay update for max_delay:setup.late
[05/08 17:57:25     29s]  0.00    0.00    0.00      1     Post-balance tidy up or trial balance steps
[05/08 17:57:25     29s]  0.08    0.22    0.08      1     Tidy Up And Update Timing
[05/08 17:57:25     29s]  0.08    0.22    0.00      1       External - Set all clocks to propagated mode
[05/08 17:57:25     29s] --------------------------------------------------------------------------------------------------------------------
[05/08 17:57:25     29s] 
[05/08 17:57:25     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:57:25     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1437.8M
[05/08 17:57:25     29s] Leaving CCOpt scope - Cleaning up placement interface...
[05/08 17:57:25     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1343.8M
[05/08 17:57:25     29s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:25     29s] Synthesizing clock trees with CCOpt done.
[05/08 17:57:25     29s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:25     29s] UM:*                                                                   cts
[05/08 17:57:25     29s] INFO: Running scanReorder auto flow in postCTS
[05/08 17:57:25     29s] DBG: sciUnitLenDelay = 0.123450
[05/08 17:57:25     29s] Set analysis mode to hold.
[05/08 17:57:25     29s] #################################################################################
[05/08 17:57:25     29s] # Design Stage: PreRoute
[05/08 17:57:25     29s] # Design Name: dff
[05/08 17:57:25     29s] # Design Mode: 90nm
[05/08 17:57:25     29s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:57:25     29s] # Parasitics Mode: No SPEF/RCDB 
[05/08 17:57:25     29s] # Signoff Settings: SI Off 
[05/08 17:57:25     29s] #################################################################################
[05/08 17:57:25     29s] Calculate delays in BcWc mode...
[05/08 17:57:25     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1345.8M, InitMEM = 1345.8M)
[05/08 17:57:25     29s] Start delay calculation (fullDC) (1 T). (MEM=1345.8)
[05/08 17:57:25     29s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[05/08 17:57:25     29s] End AAE Lib Interpolated Model. (MEM=1357.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:25     29s] Total number of fetched objects 7
[05/08 17:57:25     29s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/08 17:57:25     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:25     29s] End delay calculation. (MEM=1405.01 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:57:25     29s] End delay calculation (fullDC). (MEM=1405.01 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:57:25     29s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1405.0M) ***
[05/08 17:57:25     29s] DBG: scgNrActiveHoldView = 1
[05/08 17:57:25     29s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:57:25     29s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:57:25     29s] Start applying DEF ordered sections ...
[05/08 17:57:25     29s] Successfully applied all DEF ordered sections.
[05/08 17:57:25     29s] *** Scan Sanity Check Summary:
[05/08 17:57:25     29s] *** 1 scan chain  passed sanity check.
[05/08 17:57:25     29s] INFO: Auto effort scan reorder.
[05/08 17:57:25     29s] chain top_chain_seg1_clk_rising has no hold violation, so skip this chain.
[05/08 17:57:25     29s] *** Summary: Scan Reorder within scan chain
[05/08 17:57:25     29s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[05/08 17:57:25     29s] Successfully reordered 1 scan chain .
[05/08 17:57:25     29s] Initial total scan wire length:       22.115 (floating:        8.745)
[05/08 17:57:25     29s] Final   total scan wire length:       22.115 (floating:        8.745)
[05/08 17:57:25     29s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/08 17:57:25     29s] Current max long connection 8.745
[05/08 17:57:25     29s] Restore timing analysis mode.
[05/08 17:57:25     29s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=1587.5M) ***
[05/08 17:57:25     29s] *** Summary: Scan Reorder within scan chain
[05/08 17:57:25     29s] Initial total scan wire length:       22.115 (floating:        8.745)
[05/08 17:57:25     29s] Final   total scan wire length:       22.115 (floating:        8.745)
[05/08 17:57:25     29s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/08 17:57:25     29s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[05/08 17:57:25     29s] Final   scan reorder max long connection:        8.745
[05/08 17:57:25     29s] Total net length = 7.569e+01 (4.269e+01 3.300e+01) (ext = 7.090e+01)
[05/08 17:57:25     29s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=1587.5M) ***
[05/08 17:57:25     29s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1286.7M, totSessionCpu=0:00:29 **
[05/08 17:57:25     29s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[05/08 17:57:25     29s] Need call spDPlaceInit before registerPrioInstLoc.
[05/08 17:57:25     29s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:25     29s] *** InitOpt #2 [begin] : totSession cpu/real = 0:00:29.1/0:01:27.6 (0.3), mem = 1350.3M
[05/08 17:57:25     29s] Info: 1 threads available for lower-level modules during optimization.
[05/08 17:57:25     29s] GigaOpt running with 1 threads.
[05/08 17:57:25     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1350.3M
[05/08 17:57:25     29s] z: 2, totalTracks: 1
[05/08 17:57:25     29s] z: 4, totalTracks: 1
[05/08 17:57:25     29s] z: 6, totalTracks: 1
[05/08 17:57:25     29s] z: 8, totalTracks: 1
[05/08 17:57:25     29s] #spOpts: mergeVia=F 
[05/08 17:57:25     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1350.3M
[05/08 17:57:25     29s] OPERPROF:     Starting CMU at level 3, MEM:1350.3M
[05/08 17:57:25     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1350.3M
[05/08 17:57:25     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1350.3M
[05/08 17:57:25     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1350.3MB).
[05/08 17:57:25     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1350.3M
[05/08 17:57:25     29s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[05/08 17:57:25     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1350.3M
[05/08 17:57:25     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1350.3M
[05/08 17:57:25     29s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:25     29s] 
[05/08 17:57:25     29s] Creating Lib Analyzer ...
[05/08 17:57:25     29s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:25     29s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/08 17:57:25     29s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/08 17:57:25     29s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/08 17:57:25     29s] 
[05/08 17:57:25     29s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:57:26     29s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:29.8 mem=1374.3M
[05/08 17:57:26     29s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:29.8 mem=1374.3M
[05/08 17:57:26     29s] Creating Lib Analyzer, finished. 
[05/08 17:57:26     29s] Effort level <high> specified for reg2reg path_group
[05/08 17:57:26     29s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1309.8M, totSessionCpu=0:00:30 **
[05/08 17:57:26     29s] *** opt_design -post_cts ***
[05/08 17:57:26     29s] DRC Margin: user margin 0.0; extra margin 0.2
[05/08 17:57:26     29s] Hold Target Slack: user slack 0
[05/08 17:57:26     29s] Setup Target Slack: user slack 0; extra slack 0.0
[05/08 17:57:26     29s] set_db opt_useful_skew_eco_route false
[05/08 17:57:26     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1376.3M
[05/08 17:57:26     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:1376.3M
[05/08 17:57:26     29s] Multi-VT timing optimization disabled based on library information.
[05/08 17:57:26     29s] 
[05/08 17:57:26     29s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:57:26     29s] Deleting Lib Analyzer.
[05/08 17:57:26     29s] 
[05/08 17:57:26     29s] TimeStamp Deleting Cell Server End ...
[05/08 17:57:26     29s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/08 17:57:26     29s] 
[05/08 17:57:26     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:57:26     29s] Summary for sequential cells identification: 
[05/08 17:57:26     29s]   Identified SBFF number: 104
[05/08 17:57:26     29s]   Identified MBFF number: 0
[05/08 17:57:26     29s]   Identified SB Latch number: 0
[05/08 17:57:26     29s]   Identified MB Latch number: 0
[05/08 17:57:26     29s]   Not identified SBFF number: 16
[05/08 17:57:26     29s]   Not identified MBFF number: 0
[05/08 17:57:26     29s]   Not identified SB Latch number: 0
[05/08 17:57:26     29s]   Not identified MB Latch number: 0
[05/08 17:57:26     29s]   Number of sequential cells which are not FFs: 32
[05/08 17:57:26     29s]  Visiting view : wc
[05/08 17:57:26     29s]    : PowerDomain = none : Weighted F : unweighted  = 36.10 (1.000) with rcCorner = 0
[05/08 17:57:26     29s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[05/08 17:57:26     29s]  Visiting view : bc
[05/08 17:57:26     29s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[05/08 17:57:26     29s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[05/08 17:57:26     29s] TLC MultiMap info (StdDelay):
[05/08 17:57:26     29s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:57:26     29s]   : min_delay + min_timing + 1 + rccorners := 11.6ps
[05/08 17:57:26     29s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:57:26     29s]   : max_delay + max_timing + 1 + rccorners := 36.1ps
[05/08 17:57:26     29s]  Setting StdDelay to: 36.1ps
[05/08 17:57:26     29s] 
[05/08 17:57:26     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:57:26     29s] 
[05/08 17:57:26     29s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:57:26     29s] 
[05/08 17:57:26     29s] TimeStamp Deleting Cell Server End ...
[05/08 17:57:26     29s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:26     29s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1376.3M
[05/08 17:57:26     29s] All LLGs are deleted
[05/08 17:57:26     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1376.3M
[05/08 17:57:26     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1376.3M
[05/08 17:57:26     29s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1368.3M
[05/08 17:57:26     29s] Start to check current routing status for nets...
[05/08 17:57:26     29s] All nets are already routed correctly.
[05/08 17:57:26     29s] End to check current routing status for nets (mem=1368.3M)
[05/08 17:57:26     29s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:26     29s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:26     29s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:26     29s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:26     29s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:26     29s] #optDebug: Start CG creation (mem=1377.8M)
[05/08 17:57:26     29s]  ...initializing CG **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:26     29s]  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[05/08 17:57:26     29s] (cpu=0:00:00.1, mem=1557.5M)
[05/08 17:57:26     29s]  ...processing cgPrt (cpu=0:00:00.1, mem=1557.5M)
[05/08 17:57:26     29s]  ...processing cgEgp (cpu=0:00:00.1, mem=1557.5M)
[05/08 17:57:26     29s]  ...processing cgPbk (cpu=0:00:00.1, mem=1557.5M)
[05/08 17:57:26     29s]  ...processing cgNrb(cpu=0:00:00.1, mem=1557.5M)
[05/08 17:57:26     29s]  ...processing cgObs (cpu=0:00:00.1, mem=1557.5M)
[05/08 17:57:26     29s]  ...processing cgCon (cpu=0:00:00.1, mem=1557.5M)
[05/08 17:57:26     29s]  ...processing cgPdm (cpu=0:00:00.1, mem=1557.5M)
[05/08 17:57:26     29s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1557.5M)
[05/08 17:57:26     29s] Compute RC Scale Done ...
[05/08 17:57:26     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1548.0M
[05/08 17:57:26     29s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1548.0M
[05/08 17:57:26     29s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1548.0M
[05/08 17:57:26     29s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:1564.0M
[05/08 17:57:26     29s] Fast DP-INIT is on for default
[05/08 17:57:26     29s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1564.0M
[05/08 17:57:26     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:1564.0M
[05/08 17:57:26     29s] Starting delay calculation for Setup views
[05/08 17:57:26     29s] #################################################################################
[05/08 17:57:26     29s] # Design Stage: PreRoute
[05/08 17:57:26     29s] # Design Name: dff
[05/08 17:57:26     29s] # Design Mode: 90nm
[05/08 17:57:26     29s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:57:26     29s] # Parasitics Mode: No SPEF/RCDB 
[05/08 17:57:26     29s] # Signoff Settings: SI Off 
[05/08 17:57:26     29s] #################################################################################
[05/08 17:57:26     29s] Calculate delays in BcWc mode...
[05/08 17:57:26     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1562.0M, InitMEM = 1562.0M)
[05/08 17:57:26     29s] Start delay calculation (fullDC) (1 T). (MEM=1561.98)
[05/08 17:57:26     29s] *** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
[05/08 17:57:26     29s] End AAE Lib Interpolated Model. (MEM=1573.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:26     30s] Total number of fetched objects 7
[05/08 17:57:26     30s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/08 17:57:26     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:26     30s] End delay calculation. (MEM=1541.5 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:57:26     30s] End delay calculation (fullDC). (MEM=1541.5 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:57:26     30s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1541.5M) ***
[05/08 17:57:26     30s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:30.0 mem=1541.5M)
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] ------------------------------------------------------------------
[05/08 17:57:26     30s]              Initial Summary
[05/08 17:57:26     30s] ------------------------------------------------------------------
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] Setup views included:
[05/08 17:57:26     30s]  wc 
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] +--------------------+---------+---------+---------+
[05/08 17:57:26     30s] |     Setup mode     |   all   | reg2reg | default |
[05/08 17:57:26     30s] +--------------------+---------+---------+---------+
[05/08 17:57:26     30s] |           WNS (ns):|  8.697  |   N/A   |  8.697  |
[05/08 17:57:26     30s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[05/08 17:57:26     30s] |    Violating Paths:|    0    |   N/A   |    0    |
[05/08 17:57:26     30s] |          All Paths:|    3    |   N/A   |    3    |
[05/08 17:57:26     30s] +--------------------+---------+---------+---------+
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] +----------------+-------------------------------+------------------+
[05/08 17:57:26     30s] |                |              Real             |       Total      |
[05/08 17:57:26     30s] |    DRVs        +------------------+------------+------------------|
[05/08 17:57:26     30s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/08 17:57:26     30s] +----------------+------------------+------------+------------------+
[05/08 17:57:26     30s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/08 17:57:26     30s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/08 17:57:26     30s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/08 17:57:26     30s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/08 17:57:26     30s] +----------------+------------------+------------+------------------+
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] Density: 39.394%
[05/08 17:57:26     30s] ------------------------------------------------------------------
[05/08 17:57:26     30s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1406.5M, totSessionCpu=0:00:30 **
[05/08 17:57:26     30s] *** InitOpt #2 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:30.0/0:01:28.5 (0.3), mem = 1466.8M
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] =============================================================================================
[05/08 17:57:26     30s]  Step TAT Report for InitOpt #2                                                 20.14-s095_1
[05/08 17:57:26     30s] =============================================================================================
[05/08 17:57:26     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:57:26     30s] ---------------------------------------------------------------------------------------------
[05/08 17:57:26     30s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:26     30s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/08 17:57:26     30s] [ FullDelayCalc          ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 17:57:26     30s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 17:57:26     30s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:26     30s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:26     30s] [ CellServerInit         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:26     30s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  69.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/08 17:57:26     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:26     30s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 17:57:26     30s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:26     30s] [ MISC                   ]          0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    1.1
[05/08 17:57:26     30s] ---------------------------------------------------------------------------------------------
[05/08 17:57:26     30s]  InitOpt #2 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[05/08 17:57:26     30s] ---------------------------------------------------------------------------------------------
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] ** INFO : this run is activating low effort ccoptDesign flow
[05/08 17:57:26     30s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 17:57:26     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.0 mem=1466.8M
[05/08 17:57:26     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1466.8M
[05/08 17:57:26     30s] z: 2, totalTracks: 1
[05/08 17:57:26     30s] z: 4, totalTracks: 1
[05/08 17:57:26     30s] z: 6, totalTracks: 1
[05/08 17:57:26     30s] z: 8, totalTracks: 1
[05/08 17:57:26     30s] #spOpts: mergeVia=F 
[05/08 17:57:26     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1466.8M
[05/08 17:57:26     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1466.8M
[05/08 17:57:26     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1466.8MB).
[05/08 17:57:26     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1466.8M
[05/08 17:57:26     30s] TotalInstCnt at PhyDesignMc Initialization: 2
[05/08 17:57:26     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.0 mem=1466.8M
[05/08 17:57:26     30s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1466.8M
[05/08 17:57:26     30s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1466.8M
[05/08 17:57:26     30s] TotalInstCnt at PhyDesignMc Destruction: 2
[05/08 17:57:26     30s] #optDebug: fT-E <X 2 0 0 1>
[05/08 17:57:26     30s] #optDebug: fT-E <X 2 0 0 1>
[05/08 17:57:26     30s] -congRepairInPostCTS false                 # bool, default=false, private
[05/08 17:57:26     30s] *** Starting optimizing excluded clock nets MEM= 1466.8M) ***
[05/08 17:57:26     30s] *info: No excluded clock nets to be optimized.
[05/08 17:57:26     30s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1466.8M) ***
[05/08 17:57:26     30s] *** Starting optimizing excluded clock nets MEM= 1466.8M) ***
[05/08 17:57:26     30s] *info: No excluded clock nets to be optimized.
[05/08 17:57:26     30s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1466.8M) ***
[05/08 17:57:26     30s] Info: Done creating the CCOpt slew target map.
[05/08 17:57:26     30s] Begin: GigaOpt high fanout net optimization
[05/08 17:57:26     30s] GigaOpt HFN: use maxLocalDensity 1.2
[05/08 17:57:26     30s] GigaOpt HFN: use maxLocalDensity 1.2
[05/08 17:57:26     30s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/08 17:57:26     30s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/08 17:57:26     30s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:00:30.0/0:01:28.5 (0.3), mem = 1466.8M
[05/08 17:57:26     30s] Info: 1 net with fixed/cover wires excluded.
[05/08 17:57:26     30s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:57:26     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.678340.6
[05/08 17:57:26     30s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 17:57:26     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.0 mem=1466.8M
[05/08 17:57:26     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1466.8M
[05/08 17:57:26     30s] z: 2, totalTracks: 1
[05/08 17:57:26     30s] z: 4, totalTracks: 1
[05/08 17:57:26     30s] z: 6, totalTracks: 1
[05/08 17:57:26     30s] z: 8, totalTracks: 1
[05/08 17:57:26     30s] #spOpts: mergeVia=F 
[05/08 17:57:26     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1466.8M
[05/08 17:57:26     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1466.8M
[05/08 17:57:26     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1466.8MB).
[05/08 17:57:26     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1466.8M
[05/08 17:57:26     30s] TotalInstCnt at PhyDesignMc Initialization: 2
[05/08 17:57:26     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.1 mem=1466.8M
[05/08 17:57:26     30s] ### Creating RouteCongInterface, started
[05/08 17:57:26     30s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] Creating Lib Analyzer ...
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:57:26     30s] Summary for sequential cells identification: 
[05/08 17:57:26     30s]   Identified SBFF number: 104
[05/08 17:57:26     30s]   Identified MBFF number: 0
[05/08 17:57:26     30s]   Identified SB Latch number: 0
[05/08 17:57:26     30s]   Identified MB Latch number: 0
[05/08 17:57:26     30s]   Not identified SBFF number: 16
[05/08 17:57:26     30s]   Not identified MBFF number: 0
[05/08 17:57:26     30s]   Not identified SB Latch number: 0
[05/08 17:57:26     30s]   Not identified MB Latch number: 0
[05/08 17:57:26     30s]   Number of sequential cells which are not FFs: 32
[05/08 17:57:26     30s]  Visiting view : wc
[05/08 17:57:26     30s]    : PowerDomain = none : Weighted F : unweighted  = 38.20 (1.000) with rcCorner = 0
[05/08 17:57:26     30s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[05/08 17:57:26     30s]  Visiting view : bc
[05/08 17:57:26     30s]    : PowerDomain = none : Weighted F : unweighted  = 12.50 (1.000) with rcCorner = 0
[05/08 17:57:26     30s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[05/08 17:57:26     30s] TLC MultiMap info (StdDelay):
[05/08 17:57:26     30s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:57:26     30s]   : min_delay + min_timing + 1 + rccorners := 12.5ps
[05/08 17:57:26     30s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:57:26     30s]   : max_delay + max_timing + 1 + rccorners := 38.2ps
[05/08 17:57:26     30s]  Setting StdDelay to: 38.2ps
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:57:26     30s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:26     30s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/08 17:57:26     30s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/08 17:57:26     30s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:57:26     30s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:30.6 mem=1490.8M
[05/08 17:57:26     30s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:30.6 mem=1490.8M
[05/08 17:57:26     30s] Creating Lib Analyzer, finished. 
[05/08 17:57:26     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.6 mem=1490.8M
[05/08 17:57:26     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.6 mem=1490.8M
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/08 17:57:26     30s] 
[05/08 17:57:26     30s] #optDebug: {0, 1.000}
[05/08 17:57:26     30s] ### Creating RouteCongInterface, finished
[05/08 17:57:26     30s] {MG  {7 0 8.3 0.218397}  {10 0 26.9 0.70473} }
[05/08 17:57:26     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.6 mem=1490.8M
[05/08 17:57:26     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.6 mem=1490.8M
[05/08 17:57:26     30s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:57:26     30s] Total-nets :: 7, Stn-nets :: 0, ratio :: 0 %
[05/08 17:57:26     30s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1491.8M
[05/08 17:57:27     30s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1491.8M
[05/08 17:57:27     30s] TotalInstCnt at PhyDesignMc Destruction: 2
[05/08 17:57:27     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.678340.6
[05/08 17:57:27     30s] 
[05/08 17:57:27     30s] *** DrvOpt #2 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:30.7/0:01:29.1 (0.3), [05/08 17:57:27     30s] =============================================================================================
[05/08 17:57:27     30s]  Step TAT Report for DrvOpt #2                                                  20.14-s095_1
mem = 1491.8M
[05/08 17:57:27     30s] =============================================================================================
[05/08 17:57:27     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:57:27     30s] ---------------------------------------------------------------------------------------------
[05/08 17:57:27     30s] [ CellServerInit         ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:27     30s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  84.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 17:57:27     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:27     30s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 17:57:27     30s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 17:57:27     30s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:27     30s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:27     30s] [ MISC                   ]          0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    1.2
[05/08 17:57:27     30s] ---------------------------------------------------------------------------------------------
[05/08 17:57:27     30s]  DrvOpt #2 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/08 17:57:27     30s] ---------------------------------------------------------------------------------------------
[05/08 17:57:27     30s] 
[05/08 17:57:27     30s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/08 17:57:27     30s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/08 17:57:27     30s] End: GigaOpt high fanout net optimization
[05/08 17:57:27     30s] Deleting Lib Analyzer.
[05/08 17:57:27     30s] Begin: GigaOpt Global Optimization
[05/08 17:57:27     30s] *info: use new DP (enabled)
[05/08 17:57:27     30s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/08 17:57:27     30s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/08 17:57:27     30s] Info: 1 net with fixed/cover wires excluded.
[05/08 17:57:27     30s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:57:27     30s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:00:30.7/0:01:29.1 (0.3), mem = 1491.8M
[05/08 17:57:27     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.678340.7
[05/08 17:57:27     30s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 17:57:27     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.7 mem=1491.8M
[05/08 17:57:27     30s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 17:57:27     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1491.8M
[05/08 17:57:27     30s] z: 2, totalTracks: 1
[05/08 17:57:27     30s] z: 4, totalTracks: 1
[05/08 17:57:27     30s] z: 6, totalTracks: 1
[05/08 17:57:27     30s] z: 8, totalTracks: 1
[05/08 17:57:27     30s] #spOpts: mergeVia=F 
[05/08 17:57:27     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1491.8M
[05/08 17:57:27     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1491.8M
[05/08 17:57:27     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1491.8MB).
[05/08 17:57:27     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1491.8M
[05/08 17:57:27     30s] TotalInstCnt at PhyDesignMc Initialization: 2
[05/08 17:57:27     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.7 mem=1491.8M
[05/08 17:57:27     30s] ### Creating RouteCongInterface, started
[05/08 17:57:27     30s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:27     30s] 
[05/08 17:57:27     30s] Creating Lib Analyzer ...
[05/08 17:57:27     30s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:27     30s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/08 17:57:27     30s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/08 17:57:27     30s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/08 17:57:27     30s] 
[05/08 17:57:27     30s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:57:27     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.2 mem=1491.8M
[05/08 17:57:27     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.3 mem=1491.8M
[05/08 17:57:27     31s] Creating Lib Analyzer, finished. 
[05/08 17:57:27     31s] 
[05/08 17:57:27     31s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/08 17:57:27     31s] 
[05/08 17:57:27     31s] #optDebug: {0, 1.000}
[05/08 17:57:27     31s] ### Creating RouteCongInterface, finished
[05/08 17:57:27     31s] {MG  {7 0 8.3 0.218397}  {10 0 26.9 0.70473} }
[05/08 17:57:27     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.3 mem=1491.8M
[05/08 17:57:27     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.3 mem=1491.8M
[05/08 17:57:27     31s] *info: 1 clock net excluded
[05/08 17:57:27     31s] *info: 2 special nets excluded.
[05/08 17:57:27     31s] *info: 3 no-driver nets excluded.
[05/08 17:57:27     31s] *info: 1 net with fixed/cover wires excluded.
[05/08 17:57:27     31s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1520.9M
[05/08 17:57:27     31s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1520.9M
[05/08 17:57:27     31s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/08 17:57:27     31s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[05/08 17:57:27     31s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[05/08 17:57:27     31s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[05/08 17:57:27     31s] |   0.000|   0.000|   39.39%|   0:00:00.0| 1521.9M|        wc|       NA| NA          |
[05/08 17:57:27     31s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[05/08 17:57:27     31s] 
[05/08 17:57:27     31s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1521.9M) ***
[05/08 17:57:27     31s] 
[05/08 17:57:27     31s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1521.9M) ***
[05/08 17:57:27     31s] Bottom Preferred Layer:
[05/08 17:57:27     31s] +---------------+------------+----------+
[05/08 17:57:27     31s] |     Layer     |    CLK     |   Rule   |
[05/08 17:57:27     31s] +---------------+------------+----------+
[05/08 17:57:27     31s] | Metal3 (z=3)  |          1 | default  |
[05/08 17:57:27     31s] +---------------+------------+----------+
[05/08 17:57:27     31s] Via Pillar Rule:
[05/08 17:57:27     31s]     None
[05/08 17:57:27     31s] Finished writing unified metrics of routing constraints.
[05/08 17:57:27     31s] Total-nets :: 7, Stn-nets :: 0, ratio :: 0 %
[05/08 17:57:27     31s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/08 17:57:27     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1502.8M
[05/08 17:57:27     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1500.8M
[05/08 17:57:27     31s] TotalInstCnt at PhyDesignMc Destruction: 2
[05/08 17:57:27     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.678340.7
[05/08 17:57:27     31s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:31.4/0:01:29.8 (0.3), [05/08 17:57:27     31s] 
[05/08 17:57:27     31s] =============================================================================================
mem = 1500.8M
[05/08 17:57:27     31s]  Step TAT Report for GlobalOpt #2                                               20.14-s095_1
[05/08 17:57:27     31s] =============================================================================================
[05/08 17:57:27     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:57:27     31s] ---------------------------------------------------------------------------------------------
[05/08 17:57:27     31s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:27     31s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  76.5 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 17:57:27     31s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:27     31s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 17:57:27     31s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 17:57:27     31s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:27     31s] [ TransformInit          ]      1   0:00:00.1  (  12.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 17:57:27     31s] [ MISC                   ]          0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/08 17:57:27     31s] ---------------------------------------------------------------------------------------------
[05/08 17:57:27     31s]  GlobalOpt #2 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/08 17:57:27     31s] ---------------------------------------------------------------------------------------------
[05/08 17:57:27     31s] 
[05/08 17:57:27     31s] End: GigaOpt Global Optimization
[05/08 17:57:27     31s] *** Timing Is met
[05/08 17:57:27     31s] *** Check timing (0:00:00.0)
[05/08 17:57:27     31s] Deleting Lib Analyzer.
[05/08 17:57:27     31s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/08 17:57:27     31s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/08 17:57:27     31s] Info: 1 net with fixed/cover wires excluded.
[05/08 17:57:27     31s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:57:27     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.4 mem=1500.8M
[05/08 17:57:27     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.4 mem=1500.8M
[05/08 17:57:27     31s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/08 17:57:27     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1500.8M
[05/08 17:57:27     31s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:1500.8M
[05/08 17:57:27     31s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:27     31s] **INFO: Flow update: Design timing is met.
[05/08 17:57:27     31s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:27     31s] **INFO: Flow update: Design timing is met.
[05/08 17:57:27     31s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/08 17:57:27     31s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/08 17:57:27     31s] Info: 1 net with fixed/cover wires excluded.
[05/08 17:57:27     31s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:57:27     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.5 mem=1496.8M
[05/08 17:57:27     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.5 mem=1496.8M
[05/08 17:57:27     31s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 17:57:27     31s] ### Creating PhyDesignMc. totSessionCpu=0:00:31.5 mem=1515.9M
[05/08 17:57:27     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1515.9M
[05/08 17:57:27     31s] z: 2, totalTracks: 1
[05/08 17:57:27     31s] z: 4, totalTracks: 1
[05/08 17:57:27     31s] z: 6, totalTracks: 1
[05/08 17:57:27     31s] z: 8, totalTracks: 1
[05/08 17:57:27     31s] #spOpts: mergeVia=F 
[05/08 17:57:27     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1515.9M
[05/08 17:57:27     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:1515.9M
[05/08 17:57:27     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1515.9MB).
[05/08 17:57:27     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:1515.9M
[05/08 17:57:27     31s] TotalInstCnt at PhyDesignMc Initialization: 2
[05/08 17:57:27     31s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.5 mem=1515.9M
[05/08 17:57:27     31s] 
[05/08 17:57:27     31s] Creating Lib Analyzer ...
[05/08 17:57:27     31s] Begin: Area Reclaim Optimization
[05/08 17:57:27     31s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:00:31.5/0:01:29.9 (0.4), mem = 1515.9M
[05/08 17:57:27     31s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:57:27     31s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/08 17:57:27     31s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/08 17:57:27     31s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/08 17:57:27     31s] 
[05/08 17:57:27     31s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:57:28     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.0 mem=1521.9M
[05/08 17:57:28     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.0 mem=1521.9M
[05/08 17:57:28     32s] Creating Lib Analyzer, finished. 
[05/08 17:57:28     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.678340.8
[05/08 17:57:28     32s] ### Creating RouteCongInterface, started
[05/08 17:57:28     32s] 
[05/08 17:57:28     32s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/08 17:57:28     32s] 
[05/08 17:57:28     32s] #optDebug: {0, 1.000}
[05/08 17:57:28     32s] ### Creating RouteCongInterface, finished
[05/08 17:57:28     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.0 mem=1521.9M
[05/08 17:57:28     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.0 mem=1521.9M
[05/08 17:57:28     32s] Usable buffer cells for single buffer setup transform:
[05/08 17:57:28     32s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/08 17:57:28     32s] Number of usable buffer cells above: 10
[05/08 17:57:28     32s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1521.9M
[05/08 17:57:28     32s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1521.9M
[05/08 17:57:28     32s] Reclaim Optimization WNS Slack 0.076  TNS Slack 0.000 Density 39.39
[05/08 17:57:28     32s] +---------+---------+--------+--------+------------+--------+
[05/08 17:57:28     32s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/08 17:57:28     32s] +---------+---------+--------+--------+------------+--------+
[05/08 17:57:28     32s] |   39.39%|        -|   0.076|   0.000|   0:00:00.0| 1521.9M|
[05/08 17:57:28     32s] |   39.39%|        0|   0.076|   0.000|   0:00:00.0| 1541.0M|
[05/08 17:57:28     32s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[05/08 17:57:28     32s] |   39.39%|        0|   0.076|   0.000|   0:00:00.0| 1541.0M|
[05/08 17:57:28     32s] |   39.39%|        0|   0.076|   0.000|   0:00:00.0| 1541.0M|
[05/08 17:57:28     32s] |   39.39%|        0|   0.076|   0.000|   0:00:00.0| 1541.0M|
[05/08 17:57:28     32s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[05/08 17:57:28     32s] |   39.39%|        0|   0.076|   0.000|   0:00:00.0| 1541.0M|
[05/08 17:57:28     32s] +---------+---------+--------+--------+------------+--------+
[05/08 17:57:28     32s] Reclaim Optimization End WNS Slack 0.076  TNS Slack 0.000 Density 39.39
[05/08 17:57:28     32s] 
[05/08 17:57:28     32s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/08 17:57:28     32s] --------------------------------------------------------------
[05/08 17:57:28     32s] |                                   | Total     | Sequential |
[05/08 17:57:28     32s] --------------------------------------------------------------
[05/08 17:57:28     32s] | Num insts resized                 |       0  |       0    |
[05/08 17:57:28     32s] | Num insts undone                  |       0  |       0    |
[05/08 17:57:28     32s] | Num insts Downsized               |       0  |       0    |
[05/08 17:57:28     32s] | Num insts Samesized               |       0  |       0    |
[05/08 17:57:28     32s] | Num insts Upsized                 |       0  |       0    |
[05/08 17:57:28     32s] | Num multiple commits+uncommits    |       0  |       -    |
[05/08 17:57:28     32s] --------------------------------------------------------------
[05/08 17:57:28     32s] Finished writing unified metrics of routing constraints.
[05/08 17:57:28     32s] Bottom Preferred Layer:
[05/08 17:57:28     32s] +---------------+------------+----------+
[05/08 17:57:28     32s] |     Layer     |    CLK     |   Rule   |
[05/08 17:57:28     32s] +---------------+------------+----------+
[05/08 17:57:28     32s] | Metal3 (z=3)  |          1 | default  |
[05/08 17:57:28     32s] +---------------+------------+----------+
[05/08 17:57:28     32s] Via Pillar Rule:
[05/08 17:57:28     32s]     None
[05/08 17:57:28     32s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[05/08 17:57:28     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1541.0M
[05/08 17:57:28     32s] TDRefine: refinePlace mode is spiral
[05/08 17:57:28     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.678340.8
[05/08 17:57:28     32s] OPERPROF: Starting RefinePlace at level 1, MEM:1541.0M
[05/08 17:57:28     32s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:57:28     32s] *** Starting place_detail (0:00:32.1 mem=1541.0M) ***
[05/08 17:57:28     32s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:57:28     32s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1541.0M
[05/08 17:57:28     32s] Starting refinePlace ...
[05/08 17:57:28     32s] One DDP V2 for no tweak run.
[05/08 17:57:28     32s] 
[05/08 17:57:28     32s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/08 17:57:28     32s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/08 17:57:28     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1541.0MB) @(0:00:32.1 - 0:00:32.1).
[05/08 17:57:28     32s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:57:28     32s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1541.0MB
[05/08 17:57:28     32s] Statistics of distance of Instance movement in refine placement:
[05/08 17:57:28     32s]   maximum (X+Y) =         0.00 um
[05/08 17:57:28     32s]   mean    (X+Y) =         0.00 um
[05/08 17:57:28     32s] Total instances moved : 0
[05/08 17:57:28     32s] Summary Report:
[05/08 17:57:28     32s] Instances move: 0 (out of 2 movable)
[05/08 17:57:28     32s] Instances flipped: 0
[05/08 17:57:28     32s] Mean displacement: 0.00 um
[05/08 17:57:28     32s] Max displacement: 0.00 um 
[05/08 17:57:28     32s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.001, REAL:0.001, MEM:1541.0M
[05/08 17:57:28     32s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1541.0MB) @(0:00:32.1 - 0:00:32.1).
[05/08 17:57:28     32s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:57:28     32s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1541.0MB
[05/08 17:57:28     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.678340.8
[05/08 17:57:28     32s] OPERPROF: Finished RefinePlace at level 1, CPU:0.003, REAL:0.002, MEM:1541.0M
[05/08 17:57:28     32s] *** Finished place_detail (0:00:32.1 mem=1541.0M) ***
[05/08 17:57:28     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1541.0M
[05/08 17:57:28     32s] *** maximum move = 0.00 um ***
[05/08 17:57:28     32s] *** Finished re-routing un-routed nets (1541.0M) ***
[05/08 17:57:28     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1541.0M
[05/08 17:57:28     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:1541.0M
[05/08 17:57:28     32s] 
[05/08 17:57:28     32s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1541.0M) ***
[05/08 17:57:28     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.678340.8
[05/08 17:57:28     32s] *** AreaOpt #3 [finish] : cpu/real = 0:00:00.7/0:00:00.6 (1.0), totSession cpu/real = 0:00:32.1/0:01:30.6 (0.4), mem = 1541.0M
[05/08 17:57:28     32s] 
[05/08 17:57:28     32s] =============================================================================================
[05/08 17:57:28     32s]  Step TAT Report for AreaOpt #3                                                 20.14-s095_1
[05/08 17:57:28     32s] =============================================================================================
[05/08 17:57:28     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:57:28     32s] ---------------------------------------------------------------------------------------------
[05/08 17:57:28     32s] [ RefinePlace            ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.1    1.3
[05/08 17:57:28     32s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:28     32s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  85.3 % )     0:00:00.5 /  0:00:00.6    1.0
[05/08 17:57:28     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:28     32s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:28     32s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:28     32s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:28     32s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:28     32s] [ OptEval                ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:28     32s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:28     32s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:28     32s] [ MISC                   ]          0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.0    0.9
[05/08 17:57:28     32s] ---------------------------------------------------------------------------------------------
[05/08 17:57:28     32s]  AreaOpt #3 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.0
[05/08 17:57:28     32s] ---------------------------------------------------------------------------------------------
[05/08 17:57:28     32s] 
[05/08 17:57:28     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1521.9M
[05/08 17:57:28     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1502.9M
[05/08 17:57:28     32s] TotalInstCnt at PhyDesignMc Destruction: 2
[05/08 17:57:28     32s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1502.88M, totSessionCpu=0:00:32).
[05/08 17:57:28     32s] eGR doReRoute: optGuide
[05/08 17:57:28     32s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1502.9M
[05/08 17:57:28     32s] All LLGs are deleted
[05/08 17:57:28     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1502.9M
[05/08 17:57:28     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1502.9M
[05/08 17:57:28     32s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1502.9M
[05/08 17:57:28     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.1 mem=1502.9M
[05/08 17:57:28     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.1 mem=1502.9M
[05/08 17:57:28     32s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1502.88 MB )
[05/08 17:57:28     32s] (I)       Started Import and model ( Curr Mem: 1502.88 MB )
[05/08 17:57:28     32s] (I)       Started Create place DB ( Curr Mem: 1502.88 MB )
[05/08 17:57:28     32s] (I)       Started Import place data ( Curr Mem: 1502.88 MB )
[05/08 17:57:28     32s] (I)       Started Read instances and placement ( Curr Mem: 1502.88 MB )
[05/08 17:57:28     32s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:28     32s] (I)       Started Read nets ( Curr Mem: 1502.88 MB )
[05/08 17:57:28     32s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:28     32s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:28     32s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:28     32s] (I)       Started Create route DB ( Curr Mem: 1502.88 MB )
[05/08 17:57:28     32s] (I)       == Non-default Options ==
[05/08 17:57:28     32s] (I)       Maximum routing layer                              : 11
[05/08 17:57:28     32s] (I)       Number of threads                                  : 1
[05/08 17:57:28     32s] (I)       Method to set GCell size                           : row
[05/08 17:57:28     32s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[05/08 17:57:28     32s] (I)       Started Import route data (1T) ( Curr Mem: 1502.88 MB )
[05/08 17:57:28     32s] (I)       Use row-based GCell size
[05/08 17:57:28     32s] (I)       Use row-based GCell align
[05/08 17:57:28     32s] (I)       GCell unit size   : 3420
[05/08 17:57:28     32s] (I)       GCell multiplier  : 1
[05/08 17:57:28     32s] (I)       GCell row height  : 3420
[05/08 17:57:28     32s] (I)       Actual row height : 3420
[05/08 17:57:28     32s] (I)       GCell align ref   : 5200 5320
[05/08 17:57:28     32s] [NR-eGR] Track table information for default rule: 
[05/08 17:57:28     32s] [NR-eGR] Metal1 has no routable track
[05/08 17:57:28     32s] [NR-eGR] Metal2 has single uniform track structure
[05/08 17:57:28     32s] [NR-eGR] Metal3 has single uniform track structure
[05/08 17:57:28     32s] [NR-eGR] Metal4 has single uniform track structure
[05/08 17:57:28     32s] [NR-eGR] Metal5 has single uniform track structure
[05/08 17:57:29     32s] [NR-eGR] Metal6 has single uniform track structure
[05/08 17:57:29     32s] [NR-eGR] Metal7 has single uniform track structure
[05/08 17:57:29     32s] [NR-eGR] Metal8 has single uniform track structure
[05/08 17:57:29     32s] [NR-eGR] Metal9 has single uniform track structure
[05/08 17:57:29     32s] [NR-eGR] Metal10 has single uniform track structure
[05/08 17:57:29     32s] [NR-eGR] Metal11 has single uniform track structure
[05/08 17:57:29     32s] (I)       ================== Default via ===================
[05/08 17:57:29     32s] (I)       +----+------------------+------------------------+
[05/08 17:57:29     32s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/08 17:57:29     32s] (I)       +----+------------------+------------------------+
[05/08 17:57:29     32s] (I)       |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/08 17:57:29     32s] (I)       |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/08 17:57:29     32s] (I)       |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/08 17:57:29     32s] (I)       |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/08 17:57:29     32s] (I)       |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/08 17:57:29     32s] (I)       |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/08 17:57:29     32s] (I)       |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/08 17:57:29     32s] (I)       |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/08 17:57:29     32s] (I)       |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/08 17:57:29     32s] (I)       | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/08 17:57:29     32s] (I)       +----+------------------+------------------------+
[05/08 17:57:29     32s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Read routing blockages ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Read instance blockages ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Read PG blockages ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] [NR-eGR] Read 209 PG shapes
[05/08 17:57:29     32s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Read boundary cut boxes ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] [NR-eGR] #Routing Blockages  : 0
[05/08 17:57:29     32s] [NR-eGR] #Instance Blockages : 0
[05/08 17:57:29     32s] [NR-eGR] #PG Blockages       : 209
[05/08 17:57:29     32s] [NR-eGR] #Halo Blockages     : 0
[05/08 17:57:29     32s] [NR-eGR] #Boundary Blockages : 0
[05/08 17:57:29     32s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.50 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Read blackboxes ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/08 17:57:29     32s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Read prerouted ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       [05/08 17:57:29     32s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 7
Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Read unlegalized nets ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Read nets ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=1
[05/08 17:57:29     32s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Set up via pillars ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       early_global_route_priority property id does not exist.
[05/08 17:57:29     32s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Model blockages into capacity
[05/08 17:57:29     32s] (I)       Read Num Blocks=209  Num Prerouted Wires=7  Num CS=0
[05/08 17:57:29     32s] (I)       Started Initialize 3D capacity ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Layer 1 (V) : #blockages 20 : #preroutes 1
[05/08 17:57:29     32s] (I)       Layer 2 (H) : #blockages 20 : #preroutes 5
[05/08 17:57:29     32s] (I)       Layer 3 (V) : #blockages 20 : #preroutes 1
[05/08 17:57:29     32s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[05/08 17:57:29     32s] (I)       Layer 5 (V) : #blockages 20 : #preroutes 0
[05/08 17:57:29     32s] (I)       Layer 6 (H) : #blockages 20 : #preroutes 0
[05/08 17:57:29     32s] (I)       Layer 7 (V) : #blockages 20 : #preroutes 0
[05/08 17:57:29     32s] (I)       Layer 8 (H) : #blockages 20 : #preroutes 0
[05/08 17:57:29     32s] (I)       Layer 9 (V) : #blockages 31 : #preroutes 0
[05/08 17:57:29     32s] (I)       Layer 10 (H) : #blockages 18 : #preroutes 0
[05/08 17:57:29     32s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       -- layer congestion ratio --
[05/08 17:57:29     32s] (I)       Layer 1 : 0.100000
[05/08 17:57:29     32s] (I)       Layer 2 : 0.700000
[05/08 17:57:29     32s] (I)       Layer 3 : 0.700000
[05/08 17:57:29     32s] (I)       Layer 4 : 0.700000
[05/08 17:57:29     32s] (I)       Layer 5 : 0.700000
[05/08 17:57:29     32s] (I)       Layer 6 : 0.700000
[05/08 17:57:29     32s] (I)       Layer 7 : 0.700000
[05/08 17:57:29     32s] (I)       Layer 8 : 0.700000
[05/08 17:57:29     32s] (I)       Layer 9 : 0.700000
[05/08 17:57:29     32s] (I)       Layer 10 : 0.700000
[05/08 17:57:29     32s] (I)       Layer 11 : 0.700000
[05/08 17:57:29     32s] (I)       ----------------------------
[05/08 17:57:29     32s] (I)       Number of ignored nets                =      1
[05/08 17:57:29     32s] (I)       Number of connected nets              =      0
[05/08 17:57:29     32s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[05/08 17:57:29     32s] (I)       Number of clock nets                  =      1.  Ignored: No
[05/08 17:57:29     32s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/08 17:57:29     32s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/08 17:57:29     32s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/08 17:57:29     32s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/08 17:57:29     32s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/08 17:57:29     32s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/08 17:57:29     32s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:57:29     32s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 1.50 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 1.50 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Read aux data ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Others data preparation ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Create route kernel ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Ndr track 0 does not exist
[05/08 17:57:29     32s] (I)       Ndr track 0 does not exist
[05/08 17:57:29     32s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:57:29     32s] (I)       Routing area        : (0, 0) - (23600, 17480)
[05/08 17:57:29     32s] (I)       Core area           : (5200, 5320) - (18400, 12160)
[05/08 17:57:29     32s] (I)       Site width          :   400  (dbu)
[05/08 17:57:29     32s] (I)       Row height          :  3420  (dbu)
[05/08 17:57:29     32s] (I)       GCell row height    :  3420  (dbu)
[05/08 17:57:29     32s] (I)       GCell width         :  3420  (dbu)
[05/08 17:57:29     32s] (I)       GCell height        :  3420  (dbu)
[05/08 17:57:29     32s] (I)       Grid                :     7     5    11
[05/08 17:57:29     32s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/08 17:57:29     32s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/08 17:57:29     32s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/08 17:57:29     32s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/08 17:57:29     32s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/08 17:57:29     32s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/08 17:57:29     32s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/08 17:57:29     32s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1400   760
[05/08 17:57:29     32s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/08 17:57:29     32s] (I)       Total num of tracks :     0    59    46    59    46    59    46    59    46    22    18
[05/08 17:57:29     32s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/08 17:57:29     32s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/08 17:57:29     32s] (I)       --------------------------------------------------------
[05/08 17:57:29     32s] 
[05/08 17:57:29     32s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1[05/08 17:57:29     32s] [NR-eGR] ============ Routing rule table ============
[05/08 17:57:29     32s] [NR-eGR] Rule id: 0  Nets: 6 
 Max Demand(V):1
[05/08 17:57:29     32s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/08 17:57:29     32s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:29     32s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:29     32s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1[05/08 17:57:29     32s] [NR-eGR] Rule id: 1  Nets: 0 
 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 17:57:29     32s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[05/08 17:57:29     32s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[05/08 17:57:29     32s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/08 17:57:29     32s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 17:57:29     32s] (I)       blocked tracks on layer2 : = 84 / 295 (28.47%)
[05/08 17:57:29     32s] (I)       blocked tracks on layer3 : = 26 / 322 (8.07%)
[05/08 17:57:29     32s] [NR-eGR] ========================================
[05/08 17:57:29     32s] [NR-eGR] 
[05/08 17:57:29     32s] (I)       blocked tracks on layer4 : = 84 / 295 (28.47%)
[05/08 17:57:29     32s] (I)       blocked tracks on layer5 : = 26 / 322 (8.07%)
[05/08 17:57:29     32s] (I)       blocked tracks on layer6 : = 84 / 295 (28.47%)
[05/08 17:57:29     32s] (I)       blocked tracks on layer7 : = 26 / 322 (8.07%)
[05/08 17:57:29     32s] (I)       blocked tracks on layer8 : = 84 / 295 (28.47%)
[05/08 17:57:29     32s] (I)       blocked tracks on layer9 : = 40 / 322 (12.42%)
[05/08 17:57:29     32s] (I)       blocked tracks on layer10 : = 60 / 110 (54.55%)
[05/08 17:57:29     32s] (I)       blocked tracks on layer11 : = 65 / 126 (51.59%)
[05/08 17:57:29     32s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 1.51 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Reset routing kernel
[05/08 17:57:29     32s] (I)       Started Global Routing ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Initialization ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       totalPins=13  totalGlobalPin=13 (100.00%)
[05/08 17:57:29     32s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Net group 1 ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Generate topology ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       total 2D Cap : 2391 = (1265 H, 1126 V)
[05/08 17:57:29     32s] (I)       
[05/08 17:57:29     32s] (I)       ============  Phase 1a Route ============
[05/08 17:57:29     32s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 11]
[05/08 17:57:29     32s] (I)       Started Phase 1a ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Pattern routing (1T) ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:29     32s] (I)       Started Add via demand to 2D ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       
[05/08 17:57:29     32s] (I)       ============  Phase 1b Route ============
[05/08 17:57:29     32s] (I)       Started Phase 1b ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:29     32s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+01um
[05/08 17:57:29     32s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/08 17:57:29     32s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/08 17:57:29     32s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       
[05/08 17:57:29     32s] (I)       ============  Phase 1c Route ============
[05/08 17:57:29     32s] (I)       Started Phase 1c ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:29     32s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       
[05/08 17:57:29     32s] (I)       ============  Phase 1d Route ============
[05/08 17:57:29     32s] (I)       Started Phase 1d ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:29     32s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       
[05/08 17:57:29     32s] (I)       ============  Phase 1e Route ============
[05/08 17:57:29     32s] (I)       Started Phase 1e ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Route legalization ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Usage: 30 = (17 H, 13 V) = (1.34% H, 1.15% V) = (2.907e+01um H, 2.223e+01um V)
[05/08 17:57:29     32s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+01um
[05/08 17:57:29     32s] (I)       
[05/08 17:57:29     32s] (I)       ============  Phase 1l Route ============
[05/08 17:57:29     32s] (I)       Started Phase 1l ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Layer assignment (1T) ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Started Clean cong LA ( Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:29     32s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/08 17:57:29     32s] (I)       Layer  2:        213        12         0           0         239    ( 0.00%) 
[05/08 17:57:29     32s] (I)       Layer  3:        261        29         0           0         270    ( 0.00%) 
[05/08 17:57:29     32s] (I)       Layer  4:        213         6         0           0         239    ( 0.00%) 
[05/08 17:57:29     32s] (I)       Layer  5:        261         0         0           0         270    ( 0.00%) 
[05/08 17:57:29     32s] (I)       Layer  6:        213         0         0           0         239    ( 0.00%) 
[05/08 17:57:29     32s] (I)       Layer  7:        261         0         0           0         270    ( 0.00%) 
[05/08 17:57:29     32s] (I)       Layer  8:        213         0         0           0         239    ( 0.00%) 
[05/08 17:57:29     32s] (I)       Layer  9:        256         0         0           0         270    ( 0.00%) 
[05/08 17:57:29     32s] (I)       Layer 10:         36         0         0          41          54    (43.16%) 
[05/08 17:57:29     32s] (I)       Layer 11:         48         0         0          43          64    (40.19%) 
[05/08 17:57:29     32s] (I)       Total:          1975        47         0          84        2154    ( 3.75%) 
[05/08 17:57:29     32s] (I)       
[05/08 17:57:30     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 17:57:30     32s] [NR-eGR]                        OverCon            
[05/08 17:57:30     32s] [NR-eGR]                         #Gcell     %Gcell
[05/08 17:57:30     32s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 17:57:30     32s] [NR-eGR] ----------------------------------------------
[05/08 17:57:30     32s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:31     32s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:31     32s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:31     32s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:31     32s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:31     32s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:31     32s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:32     32s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:32     32s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:32     32s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:32     32s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/08 17:57:32     32s] [NR-eGR] ----------------------------------------------
[05/08 17:57:33     32s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 17:57:33     32s] [NR-eGR] 
[05/08 17:57:33     32s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 3.47 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       Started Export 3D cong map ( Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       total 2D Cap : 2423 = (1281 H, 1142 V)
[05/08 17:57:33     32s] (I)       Started Export 2D cong map ( Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/08 17:57:33     32s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/08 17:57:33     32s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       Started Free existing wires ( Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       ============= Track Assignment ============
[05/08 17:57:33     32s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       Started Track Assignment ( Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[05/08 17:57:33     32s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       Run single-thread track assignment
[05/08 17:57:33     32s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       Started Export ( Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] [NR-eGR] Started Export DB wires ( Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] [NR-eGR] Started Export all nets ( Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] [NR-eGR] Started Set wire vias ( Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.37 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:33     32s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 8
[05/08 17:57:33     32s] [NR-eGR] Metal2  (2V) length: 2.458500e+01um, number of vias: 19
[05/08 17:57:33     32s] [NR-eGR] Metal3  (3H) length: 4.234500e+01um, number of vias: 8
[05/08 17:57:33     32s] [NR-eGR] Metal4  (4V) length: 7.410000e+00um, number of vias: 0
[05/08 17:57:33     32s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:33     32s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:33     32s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:33     32s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:33     32s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:33     32s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:33     32s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/08 17:57:33     32s] [NR-eGR] Total length: 7.434000e+01um, number of vias: 35
[05/08 17:57:33     32s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:33     32s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/08 17:57:33     32s] [NR-eGR] --------------------------------------------------------------------------
[05/08 17:57:33     32s] (I)       Started Update net boxes ( Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       Started Update timing ( Curr Mem: 1502.88 MB )
[05/08 17:57:33     32s] (I)       Finished Update timing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1493.36 MB )
[05/08 17:57:33     32s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.45 sec, Curr Mem: 1493.36 MB )
[05/08 17:57:33     32s] (I)       Started Postprocess design ( Curr Mem: 1493.36 MB )
[05/08 17:57:33     32s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1489.36 MB )
[05/08 17:57:33     32s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 5.43 sec, Curr Mem: 1489.36 MB )
[05/08 17:57:33     32s] Extraction called for design 'dff' of instances=2 and nets=10 using extraction engine 'pre_route' .
[05/08 17:57:33     32s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:57:33     32s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:57:33     32s] pre_route RC Extraction called for design dff.
[05/08 17:57:33     32s] RC Extraction called in multi-corner(1) mode.
[05/08 17:57:33     32s] RCMode: PreRoute
[05/08 17:57:33     32s]       RC Corner Indexes            0   
[05/08 17:57:33     32s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:57:33     32s] Resistance Scaling Factor    : 1.00000 
[05/08 17:57:33     32s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:57:33     32s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:57:33     32s] Shrink Factor                : 0.90000
[05/08 17:57:33     32s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:57:33     32s] Using capacitance table file ...
[05/08 17:57:33     32s] LayerId::1 widthSet size::4
[05/08 17:57:33     32s] LayerId::2 widthSet size::4
[05/08 17:57:33     32s] LayerId::3 widthSet size::4
[05/08 17:57:33     32s] LayerId::4 widthSet size::4
[05/08 17:57:33     32s] LayerId::5 widthSet size::4
[05/08 17:57:33     32s] LayerId::6 widthSet size::4
[05/08 17:57:33     32s] LayerId::7 widthSet size::5
[05/08 17:57:33     32s] LayerId::8 widthSet size::5
[05/08 17:57:33     32s] LayerId::9 widthSet size::5
[05/08 17:57:33     32s] LayerId::10 widthSet size::4
[05/08 17:57:33     32s] LayerId::11 widthSet size::3
[05/08 17:57:33     32s] eee: pegSigSF::1.070000
[05/08 17:57:33     32s] Updating RC grid for preRoute extraction ...
[05/08 17:57:33     32s] Initializing multi-corner capacitance tables ... 
[05/08 17:57:33     32s] Initializing multi-corner resistance tables ...
[05/08 17:57:33     32s] Creating RPSQ from WeeR and WRes ...
[05/08 17:57:33     32s] eee: l::1 avDens::0.019363 usedTrk::1.742690 availTrk::90.000000 sigTrk::1.742690
[05/08 17:57:33     32s] eee: l::2 avDens::0.016815 usedTrk::1.437719 availTrk::85.500000 sigTrk::1.437719
[05/08 17:57:33     32s] eee: l::3 avDens::0.027515 usedTrk::2.476316 availTrk::90.000000 sigTrk::2.476316
[05/08 17:57:33     32s] eee: l::4 avDens::0.005068 usedTrk::0.433333 availTrk::85.500000 sigTrk::0.433333
[05/08 17:57:33     32s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:33     32s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:33     32s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:33     32s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:33     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:33     32s] eee: l::10 avDens::0.087104 usedTrk::2.978947 availTrk::34.200000 sigTrk::2.978947
[05/08 17:57:33     32s] eee: l::11 avDens::0.066927 usedTrk::2.409357 availTrk::36.000000 sigTrk::2.409357
[05/08 17:57:33     32s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:57:33     32s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.068592 ; aWlH: 0.000000 ; Pmax: 0.806600 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[05/08 17:57:33     32s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1489.359M)
[05/08 17:57:33     32s] Compute RC Scale Done ...
[05/08 17:57:33     32s] OPERPROF: Starting HotSpotCal at level 1, MEM:1489.4M
[05/08 17:57:33     32s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:57:33     32s] [hotspot] +------------+---------------+---------------+
[05/08 17:57:33     32s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 17:57:33     32s] [hotspot] +------------+---------------+---------------+
[05/08 17:57:33     32s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 17:57:33     32s] [hotspot] +------------+---------------+---------------+
[05/08 17:57:33     32s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:57:33     32s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1489.4M
[05/08 17:57:33     32s] #################################################################################
[05/08 17:57:33     32s] # Design Stage: PreRoute
[05/08 17:57:33     32s] # Design Name: dff
[05/08 17:57:33     32s] # Design Mode: 90nm
[05/08 17:57:33     32s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:57:33     32s] # Parasitics Mode: No SPEF/RCDB 
[05/08 17:57:33     32s] # Signoff Settings: SI Off 
[05/08 17:57:33     32s] #################################################################################
[05/08 17:57:33     32s] Calculate delays in BcWc mode...
[05/08 17:57:33     32s] Topological Sorting (REAL = 0:00:00.0, MEM = 1491.4M, InitMEM = 1491.4M)
[05/08 17:57:33     32s] Start delay calculation (fullDC) (1 T). (MEM=1491.38)
[05/08 17:57:33     32s] End AAE Lib Interpolated Model. (MEM=1502.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:33     32s] Total number of fetched objects 7
[05/08 17:57:33     32s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/08 17:57:33     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:33     32s] End delay calculation. (MEM=1519.32 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:57:33     32s] End delay calculation (fullDC). (MEM=1519.32 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:57:33     32s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1519.3M) ***
[05/08 17:57:33     32s] Begin: GigaOpt postEco DRV Optimization
[05/08 17:57:33     32s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[05/08 17:57:33     32s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[05/08 17:57:33     32s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:00:32.3/0:01:36.1 (0.3), mem = 1519.3M
[05/08 17:57:33     32s] Info: 1 net with fixed/cover wires excluded.
[05/08 17:57:33     32s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:57:33     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.678340.9
[05/08 17:57:33     32s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 17:57:33     32s] ### Creating PhyDesignMc. totSessionCpu=0:00:32.3 mem=1519.3M
[05/08 17:57:33     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1519.3M
[05/08 17:57:33     32s] z: 2, totalTracks: 1
[05/08 17:57:33     32s] z: 4, totalTracks: 1
[05/08 17:57:33     32s] z: 6, totalTracks: 1
[05/08 17:57:33     32s] z: 8, totalTracks: 1
[05/08 17:57:33     32s] #spOpts: mergeVia=F 
[05/08 17:57:33     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1519.3M
[05/08 17:57:33     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1519.3M
[05/08 17:57:33     32s] Core basic site is CoreSite
[05/08 17:57:34     32s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1519.3M
[05/08 17:57:34     32s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.002, MEM:1551.3M
[05/08 17:57:34     32s] Fast DP-INIT is on for default
[05/08 17:57:34     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:57:34     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.020, MEM:1551.3M
[05/08 17:57:34     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.021, MEM:1551.3M
[05/08 17:57:34     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1551.3MB).
[05/08 17:57:34     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.023, MEM:1551.3M
[05/08 17:57:34     32s] TotalInstCnt at PhyDesignMc Initialization: 2
[05/08 17:57:34     32s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:32.3 mem=1551.3M
[05/08 17:57:34     32s] ### Creating RouteCongInterface, started
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] #optDebug: {0, 1.000}
[05/08 17:57:34     32s] ### Creating RouteCongInterface, finished
[05/08 17:57:34     32s] {MG  {7 0 8.3 0.218397}  {10 0 26.9 0.70473} }
[05/08 17:57:34     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.3 mem=1551.3M
[05/08 17:57:34     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.3 mem=1551.3M
[05/08 17:57:34     32s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1570.4M
[05/08 17:57:34     32s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1570.4M
[05/08 17:57:34     32s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:57:34     32s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/08 17:57:34     32s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:57:34     32s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/08 17:57:34     32s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:57:34     32s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:57:34     32s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.70|     0.00|       0|       0|       0| 39.39%|          |         |
[05/08 17:57:34     32s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:57:34     32s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.70|     0.00|       0|       0|       0| 39.39%| 0:00:00.0|  1570.4M|
[05/08 17:57:34     32s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:57:34     32s] Bottom Preferred Layer:
[05/08 17:57:34     32s] +---------------+------------+----------+
[05/08 17:57:34     32s] |     Layer     |    CLK     |   Rule   |
[05/08 17:57:34     32s] +---------------+------------+----------+
[05/08 17:57:34     32s] | Metal3 (z=3)  |          1 | default  |
[05/08 17:57:34     32s] +---------------+------------+----------+
[05/08 17:57:34     32s] Via Pillar Rule:
[05/08 17:57:34     32s]     None
[05/08 17:57:34     32s] Finished writing unified metrics of routing constraints.
[05/08 17:57:34     32s] Total-nets :: 7, Stn-nets :: 0, ratio :: 0 %
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1570.4M) ***
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1551.3M
[05/08 17:57:34     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1503.3M
[05/08 17:57:34     32s] TotalInstCnt at PhyDesignMc Destruction: 2
[05/08 17:57:34     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.678340.9
[05/08 17:57:34     32s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:32.4/0:01:36.2 (0.3), mem = 1503.3M
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] =============================================================================================
[05/08 17:57:34     32s]  Step TAT Report for DrvOpt #3                                                  20.14-s095_1
[05/08 17:57:34     32s] =============================================================================================
[05/08 17:57:34     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:57:34     32s] ---------------------------------------------------------------------------------------------
[05/08 17:57:34     32s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:34     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:34     32s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  29.7 % )     0:00:00.0 /  0:00:00.0    0.9
[05/08 17:57:34     32s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:34     32s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:34     32s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:34     32s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:34     32s] [ MISC                   ]          0:00:00.1  (  69.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/08 17:57:34     32s] ---------------------------------------------------------------------------------------------
[05/08 17:57:34     32s]  DrvOpt #3 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 17:57:34     32s] ---------------------------------------------------------------------------------------------
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] End: GigaOpt postEco DRV Optimization
[05/08 17:57:34     32s] **INFO: Flow update: Design timing is met.
[05/08 17:57:34     32s] Running refinePlace -preserveRouting true -hardFence false
[05/08 17:57:34     32s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1503.3M
[05/08 17:57:34     32s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1503.3M
[05/08 17:57:34     32s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1503.3M
[05/08 17:57:34     32s] z: 2, totalTracks: 1
[05/08 17:57:34     32s] z: 4, totalTracks: 1
[05/08 17:57:34     32s] z: 6, totalTracks: 1
[05/08 17:57:34     32s] z: 8, totalTracks: 1
[05/08 17:57:34     32s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1503.3M
[05/08 17:57:34     32s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.017, REAL:0.017, MEM:1503.3M
[05/08 17:57:34     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1503.3MB).
[05/08 17:57:34     32s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.019, REAL:0.019, MEM:1503.3M
[05/08 17:57:34     32s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.019, REAL:0.019, MEM:1503.3M
[05/08 17:57:34     32s] TDRefine: refinePlace mode is spiral
[05/08 17:57:34     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.678340.9
[05/08 17:57:34     32s] OPERPROF:   Starting RefinePlace at level 2, MEM:1503.3M
[05/08 17:57:34     32s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:57:34     32s] *** Starting place_detail (0:00:32.4 mem=1503.3M) ***
[05/08 17:57:34     32s] User Input Parameters:
[05/08 17:57:34     32s] - Congestion Driven    : Off
[05/08 17:57:34     32s] - Timing Driven        : Off
[05/08 17:57:34     32s] - Area-Violation Based : Off
[05/08 17:57:34     32s] - Start Rollback Level : -5
[05/08 17:57:34     32s] - Legalized            : On
[05/08 17:57:34     32s] - Window Based         : Off
[05/08 17:57:34     32s] - eDen incr mode       : Off
[05/08 17:57:34     32s] - Small incr mode      : On
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] Starting Small incrNP...
[05/08 17:57:34     32s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1503.3M
[05/08 17:57:34     32s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1503.3M
[05/08 17:57:34     32s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[05/08 17:57:34     32s] cost 0.393939, thresh 1.000000
[05/08 17:57:34     32s] Density distribution unevenness ratio = 0.000%
[05/08 17:57:34     32s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1503.3M)
[05/08 17:57:34     32s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/08 17:57:34     32s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1503.3M
[05/08 17:57:34     32s] Starting refinePlace ...
[05/08 17:57:34     32s] One DDP V2 for no tweak run.
[05/08 17:57:34     32s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/08 17:57:34     32s] ** Cut row section cpu time 0:00:00.0.
[05/08 17:57:34     32s]    Spread Effort: high, pre-route mode, useDDP on.
[05/08 17:57:34     32s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1503.3MB) @(0:00:32.4 - 0:00:32.4).
[05/08 17:57:34     32s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:57:34     32s] wireLenOptFixPriorityInst 1 inst fixed
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/08 17:57:34     32s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/08 17:57:34     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1503.3MB) @(0:00:32.4 - 0:00:32.4).
[05/08 17:57:34     32s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/08 17:57:34     32s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1503.3MB
[05/08 17:57:34     32s] Statistics of distance of Instance movement in refine placement:
[05/08 17:57:34     32s]   maximum (X+Y) =         0.00 um
[05/08 17:57:34     32s]   mean    (X+Y) =         0.00 um
[05/08 17:57:34     32s] Total instances moved : 0
[05/08 17:57:34     32s] Summary Report:
[05/08 17:57:34     32s] Instances move: 0 (out of 2 movable)
[05/08 17:57:34     32s] Instances flipped: 0
[05/08 17:57:34     32s] Mean displacement: 0.00 um
[05/08 17:57:34     32s] Max displacement: 0.00 um 
[05/08 17:57:34     32s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.002, REAL:0.002, MEM:1503.3M
[05/08 17:57:34     32s] Total net bbox length = 7.366e+01 (4.143e+01 3.223e+01) (ext = 5.584e+01)
[05/08 17:57:34     32s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1503.3MB) @(0:00:32.4 - 0:00:32.4).
[05/08 17:57:34     32s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1503.3MB
[05/08 17:57:34     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.678340.9
[05/08 17:57:34     32s] *** Finished place_detail (0:00:32.4 mem=1503.3M) ***
[05/08 17:57:34     32s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.004, REAL:0.004, MEM:1503.3M
[05/08 17:57:34     32s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1503.3M
[05/08 17:57:34     32s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:1503.3M
[05/08 17:57:34     32s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.025, REAL:0.024, MEM:1503.3M
[05/08 17:57:34     32s] **INFO: Flow update: Design timing is met.
[05/08 17:57:34     32s] **INFO: Flow update: Design timing is met.
[05/08 17:57:34     32s] **INFO: Flow update: Design timing is met.
[05/08 17:57:34     32s] #optDebug: fT-D <X 1 0 0 0>
[05/08 17:57:34     32s] #optDebug: fT-D <X 1 0 0 0>
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] Active setup views:
[05/08 17:57:34     32s]  wc
[05/08 17:57:34     32s]   Dominating endpoints: 0
[05/08 17:57:34     32s]   Dominating TNS: -0.000
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] Extraction called for design 'dff' of instances=2 and nets=10 using extraction engine 'pre_route' .
[05/08 17:57:34     32s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:57:34     32s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:57:34     32s] pre_route RC Extraction called for design dff.
[05/08 17:57:34     32s] RC Extraction called in multi-corner(1) mode.
[05/08 17:57:34     32s] RCMode: PreRoute
[05/08 17:57:34     32s]       RC Corner Indexes            0   
[05/08 17:57:34     32s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:57:34     32s] Resistance Scaling Factor    : 1.00000 
[05/08 17:57:34     32s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:57:34     32s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:57:34     32s] Shrink Factor                : 0.90000
[05/08 17:57:34     32s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:57:34     32s] Using capacitance table file ...
[05/08 17:57:34     32s] LayerId::1 widthSet size::4
[05/08 17:57:34     32s] LayerId::2 widthSet size::4
[05/08 17:57:34     32s] LayerId::3 widthSet size::4
[05/08 17:57:34     32s] LayerId::4 widthSet size::4
[05/08 17:57:34     32s] LayerId::5 widthSet size::4
[05/08 17:57:34     32s] LayerId::6 widthSet size::4
[05/08 17:57:34     32s] LayerId::7 widthSet size::5
[05/08 17:57:34     32s] LayerId::8 widthSet size::5
[05/08 17:57:34     32s] LayerId::9 widthSet size::5
[05/08 17:57:34     32s] LayerId::10 widthSet size::4
[05/08 17:57:34     32s] LayerId::11 widthSet size::3
[05/08 17:57:34     32s] eee: pegSigSF::1.070000
[05/08 17:57:34     32s] Updating RC grid for preRoute extraction ...
[05/08 17:57:34     32s] Initializing multi-corner capacitance tables ... 
[05/08 17:57:34     32s] Initializing multi-corner resistance tables ...
[05/08 17:57:34     32s] Creating RPSQ from WeeR and WRes ...
[05/08 17:57:34     32s] eee: l::1 avDens::0.019363 usedTrk::1.742690 availTrk::90.000000 sigTrk::1.742690
[05/08 17:57:34     32s] eee: l::2 avDens::0.016815 usedTrk::1.437719 availTrk::85.500000 sigTrk::1.437719
[05/08 17:57:34     32s] eee: l::3 avDens::0.027515 usedTrk::2.476316 availTrk::90.000000 sigTrk::2.476316
[05/08 17:57:34     32s] eee: l::4 avDens::0.005068 usedTrk::0.433333 availTrk::85.500000 sigTrk::0.433333
[05/08 17:57:34     32s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:34     32s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:34     32s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:34     32s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:34     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:57:34     32s] eee: l::10 avDens::0.087104 usedTrk::2.978947 availTrk::34.200000 sigTrk::2.978947
[05/08 17:57:34     32s] eee: l::11 avDens::0.066927 usedTrk::2.409357 availTrk::36.000000 sigTrk::2.409357
[05/08 17:57:34     32s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:57:34     32s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.068592 ; aWlH: 0.000000 ; Pmax: 0.806600 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[05/08 17:57:34     32s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1489.809M)
[05/08 17:57:34     32s] Starting delay calculation for Setup views
[05/08 17:57:34     32s] #################################################################################
[05/08 17:57:34     32s] # Design Stage: PreRoute
[05/08 17:57:34     32s] # Design Name: dff
[05/08 17:57:34     32s] # Design Mode: 90nm
[05/08 17:57:34     32s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:57:34     32s] # Parasitics Mode: No SPEF/RCDB 
[05/08 17:57:34     32s] # Signoff Settings: SI Off 
[05/08 17:57:34     32s] #################################################################################
[05/08 17:57:34     32s] Calculate delays in BcWc mode...
[05/08 17:57:34     32s] Topological Sorting (REAL = 0:00:00.0, MEM = 1491.8M, InitMEM = 1491.8M)
[05/08 17:57:34     32s] Start delay calculation (fullDC) (1 T). (MEM=1491.82)
[05/08 17:57:34     32s] End AAE Lib Interpolated Model. (MEM=1503.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:34     32s] Total number of fetched objects 7
[05/08 17:57:34     32s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/08 17:57:34     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:34     32s] End delay calculation. (MEM=1519.04 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:57:34     32s] End delay calculation (fullDC). (MEM=1519.04 CPU=0:00:00.0 REAL=0:00:00.0)
[05/08 17:57:34     32s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1519.0M) ***
[05/08 17:57:34     32s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:32.5 mem=1519.0M)
[05/08 17:57:34     32s] Reported timing to dir ./timingReports
[05/08 17:57:34     32s] **opt_design ... cpu = 0:00:03, real = 0:00:09, mem = 1421.4M, totSessionCpu=0:00:33 **
[05/08 17:57:34     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1474.0M
[05/08 17:57:34     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:1474.0M
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] ------------------------------------------------------------------
[05/08 17:57:34     32s]      opt_design Final Summary
[05/08 17:57:34     32s] ------------------------------------------------------------------
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] Setup views included:
[05/08 17:57:34     32s]  wc 
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] +--------------------+---------+---------+---------+
[05/08 17:57:34     32s] |     Setup mode     |   all   | reg2reg | default |
[05/08 17:57:34     32s] +--------------------+---------+---------+---------+
[05/08 17:57:34     32s] |           WNS (ns):|  8.697  |   N/A   |  8.697  |
[05/08 17:57:34     32s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[05/08 17:57:34     32s] |    Violating Paths:|    0    |   N/A   |    0    |
[05/08 17:57:34     32s] |          All Paths:|    3    |   N/A   |    3    |
[05/08 17:57:34     32s] +--------------------+---------+---------+---------+
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] +----------------+-------------------------------+------------------+
[05/08 17:57:34     32s] |                |              Real             |       Total      |
[05/08 17:57:34     32s] |    DRVs        +------------------+------------+------------------|
[05/08 17:57:34     32s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/08 17:57:34     32s] +----------------+------------------+------------+------------------+
[05/08 17:57:34     32s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/08 17:57:34     32s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/08 17:57:34     32s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/08 17:57:34     32s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/08 17:57:34     32s] +----------------+------------------+------------+------------------+
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] Density: 39.394%
[05/08 17:57:34     32s] Routing Overflow: 0.00% H and 0.00% V
[05/08 17:57:34     32s] ------------------------------------------------------------------
[05/08 17:57:34     32s] **opt_design ... cpu = 0:00:03, real = 0:00:09, mem = 1422.4M, totSessionCpu=0:00:33 **
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:57:34     32s] Deleting Lib Analyzer.
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] TimeStamp Deleting Cell Server End ...
[05/08 17:57:34     32s] *** Finished opt_design ***
[05/08 17:57:34     32s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:34     32s] UM:*                                       0.000 ns          8.697 ns  final
[05/08 17:57:34     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1489.3M
[05/08 17:57:34     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:1489.3M
[05/08 17:57:34     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1489.3M
[05/08 17:57:34     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1489.3M
[05/08 17:57:34     32s] ------------------------------------------------------------
[05/08 17:57:34     32s] 	Current design flip-flop statistics
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] Single-Bit FF Count  :            1
[05/08 17:57:34     32s] Multi-Bit FF Count   :            0
[05/08 17:57:34     32s] Total Bit Count      :            1
[05/08 17:57:34     32s] Total FF Count       :            1
[05/08 17:57:34     32s] Bits Per Flop        :        1.000
[05/08 17:57:34     32s] ------------------------------------------------------------
[05/08 17:57:34     32s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:34     32s] UM:           3.57              9                                      opt_design_postcts
[05/08 17:57:34     32s] 
[05/08 17:57:34     32s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.4 real=0:00:10.4)
[05/08 17:57:34     32s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[05/08 17:57:34     32s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.7 real=0:00:00.7)
[05/08 17:57:34     32s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:57:34     32s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 17:57:34     32s] Info: pop threads available for lower-level modules during optimization.
[05/08 17:57:34     32s] clean pInstBBox. size 0
[05/08 17:57:34     32s] Info: Destroy the CCOpt slew target map.
[05/08 17:57:34     32s] Set place::cacheFPlanSiteMark to 0
[05/08 17:57:34     32s] All LLGs are deleted
[05/08 17:57:34     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1489.3M
[05/08 17:57:34     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1489.3M
[05/08 17:57:34     32s] (ccopt_design): dumping clock statistics to metric
[05/08 17:57:34     32s] Clock tree timing engine global stage delay update for max_delay:setup.early...
[05/08 17:57:34     32s] End AAE Lib Interpolated Model. (MEM=1489.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:57:34     32s] Clock tree timing engine global stage delay update for max_delay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:34     32s] Clock tree timing engine global stage delay update for max_delay:setup.late...
[05/08 17:57:34     32s] Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:34     32s] Clock tree timing engine global stage delay update for min_delay:hold.early...
[05/08 17:57:34     32s] Clock tree timing engine global stage delay update for min_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:34     32s] Clock tree timing engine global stage delay update for min_delay:hold.late...
[05/08 17:57:34     32s] Clock tree timing engine global stage delay update for min_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:57:34     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1508.4M
[05/08 17:57:34     32s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1508.4M
[05/08 17:57:34     32s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1508.4M
[05/08 17:57:34     32s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.002, MEM:1525.1M
[05/08 17:57:34     32s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1525.1M
[05/08 17:57:34     32s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1525.1M
[05/08 17:57:35     32s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.022, REAL:0.020, MEM:1525.1M
[05/08 17:57:35     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.021, MEM:1525.1M
[05/08 17:57:35     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1525.1M
[05/08 17:57:35     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1525.1M
[05/08 17:57:35     32s] ------------------------------------------------------------
[05/08 17:57:35     32s] 	Current design flip-flop statistics
[05/08 17:57:35     32s] 
[05/08 17:57:35     32s] Single-Bit FF Count  :            1
[05/08 17:57:35     32s] Multi-Bit FF Count   :            0
[05/08 17:57:35     32s] Total Bit Count      :            1
[05/08 17:57:35     32s] Total FF Count       :            1
[05/08 17:57:35     32s] Bits Per Flop        :        1.000
[05/08 17:57:35     32s] ------------------------------------------------------------
[05/08 17:57:35     32s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:57:35     32s] UM:           7.87             48                                      ccopt_design
[05/08 17:57:35     32s] 
[05/08 17:57:35     32s] *** Summary of all messages that are not suppressed in this session:
[05/08 17:57:35     32s] Severity  ID               Count  Summary                                  
[05/08 17:57:35     32s] WARNING   IMPDBTCL-321         4  The attribute '%s' still works but will ...
[05/08 17:57:35     32s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[05/08 17:57:35     32s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/08 17:57:35     32s] *** Message Summary: 10 warning(s), 0 error(s)
[05/08 17:57:35     32s] 
[05/08 17:57:35     32s] *** ccopt_design #1 [finish] : cpu/real = 0:00:08.3/0:00:47.8 (0.2), totSession cpu/real = 0:00:32.8/0:01:37.3 (0.3), mem = 1525.1M
[05/08 17:57:35     32s] 
[05/08 17:57:35     32s] =============================================================================================
[05/08 17:57:35     32s]  Final TAT Report for ccopt_design #1                                           20.14-s095_1
[05/08 17:57:35     32s] =============================================================================================
[05/08 17:57:35     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 17:57:35     32s] ---------------------------------------------------------------------------------------------
[05/08 17:57:35     32s] [ InitOpt                ]      1   0:00:00.8  (   1.7 % )     0:00:00.9 /  0:00:00.9    1.0
[05/08 17:57:35     32s] [ GlobalOpt              ]      1   0:00:00.7  (   1.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/08 17:57:35     32s] [ DrvOpt                 ]      2   0:00:00.7  (   1.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/08 17:57:35     32s] [ AreaOpt                ]      1   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.7    1.0
[05/08 17:57:35     32s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:35     32s] [ IncrReplace            ]      1   0:00:07.0  (  14.6 % )     0:00:07.0 /  0:00:00.0    0.0
[05/08 17:57:35     32s] [ RefinePlace            ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/08 17:57:35     32s] [ EarlyGlobalRoute       ]      6   0:00:32.0  (  66.8 % )     0:00:32.0 /  0:00:00.2    0.0
[05/08 17:57:35     32s] [ ExtractRC              ]      5   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 17:57:35     32s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 17:57:35     32s] [ FullDelayCalc          ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 17:57:35     32s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.1    0.2
[05/08 17:57:35     32s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:35     32s] [ DrvReport              ]      2   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.0    0.0
[05/08 17:57:35     32s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:35     32s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:35     32s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:35     32s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/08 17:57:35     32s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:35     32s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:35     32s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 17:57:35     32s] [ DetailRoute            ]      1   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 17:57:35     32s] [ MISC                   ]          0:00:04.4  (   9.3 % )     0:00:04.4 /  0:00:04.2    1.0
[05/08 17:57:35     32s] ---------------------------------------------------------------------------------------------
[05/08 17:57:35     32s]  ccopt_design #1 TOTAL              0:00:47.8  ( 100.0 % )     0:00:47.8 /  0:00:08.3    0.2
[05/08 17:57:35     32s] ---------------------------------------------------------------------------------------------
[05/08 17:57:35     32s] 
[05/08 17:57:35     32s] #% End ccopt_design (date=05/08 17:57:35, total cpu=0:00:08.3, real=0:00:48.0, peak res=1438.5M, current mem=1329.3M)
[05/08 17:57:35     32s] @file 58: # Save the database
[05/08 17:57:35     32s] @file 59: write_db postCTSopt
[05/08 17:57:35     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:57:35     32s] #% Begin save design ... (date=05/08 17:57:35, mem=1329.3M)
[05/08 17:57:35     32s] % Begin Save ccopt configuration ... (date=05/08 17:57:35, mem=1329.3M)
[05/08 17:57:35     32s] % End Save ccopt configuration ... (date=05/08 17:57:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1329.8M, current mem=1329.8M)
[05/08 17:57:35     32s] % Begin Save netlist data ... (date=05/08 17:57:35, mem=1329.8M)
[05/08 17:57:35     32s] Writing Binary DB to postCTSopt/dff.v.bin in single-threaded mode...
[05/08 17:57:35     32s] % End Save netlist data ... (date=05/08 17:57:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1329.8M, current mem=1329.8M)
[05/08 17:57:35     32s] Saving symbol-table file ...
[05/08 17:57:35     32s] Saving congestion map file postCTSopt/dff.route.congmap.gz ...
[05/08 17:57:35     32s] % Begin Save AAE data ... (date=05/08 17:57:35, mem=1330.0M)
[05/08 17:57:35     32s] Saving AAE Data ...
[05/08 17:57:35     32s] % End Save AAE data ... (date=05/08 17:57:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1330.0M, current mem=1330.0M)
[05/08 17:57:35     32s] Saving preference file postCTSopt/gui.pref.tcl ...
[05/08 17:57:35     32s] Saving mode setting ...
[05/08 17:57:35     32s] Saving root attributes to be loaded post write_db ...
[05/08 17:57:35     33s] Saving global file ...
[05/08 17:57:35     33s] Saving root attributes to be loaded previous write_db ...
[05/08 17:57:36     33s] % Begin Save floorplan data ... (date=05/08 17:57:36, mem=1354.6M)
[05/08 17:57:36     33s] Saving floorplan file ...
[05/08 17:57:36     33s] % End Save floorplan data ... (date=05/08 17:57:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1354.6M, current mem=1354.6M)
[05/08 17:57:36     33s] Saving PG file postCTSopt/dff.pg.gz, version#2, (Created by Innovus v20.14-s095_1 on Wed May  8 17:57:36 2024)
[05/08 17:57:36     33s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1428.7M) ***
[05/08 17:57:36     33s] Saving Drc markers ...
[05/08 17:57:36     33s] ... No Drc file written since there is no markers found.
[05/08 17:57:36     33s] % Begin Save placement data ... (date=05/08 17:57:36, mem=1354.6M)
[05/08 17:57:36     33s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 17:57:36     33s] Save Adaptive View Pruning View Names to Binary file
[05/08 17:57:36     33s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1431.7M) ***
[05/08 17:57:36     33s] % End Save placement data ... (date=05/08 17:57:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1354.6M, current mem=1354.6M)
[05/08 17:57:36     33s] % Begin Save routing data ... (date=05/08 17:57:36, mem=1354.6M)
[05/08 17:57:36     33s] Saving route file ...
[05/08 17:57:36     33s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1428.7M) ***
[05/08 17:57:36     33s] % End Save routing data ... (date=05/08 17:57:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1354.6M, current mem=1354.6M)
[05/08 17:57:36     33s] Saving SCANDEF file ...
[05/08 17:57:36     33s] 
[05/08 17:57:36     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:57:36     33s] Summary for sequential cells identification: 
[05/08 17:57:36     33s]   Identified SBFF number: 104
[05/08 17:57:36     33s]   Identified MBFF number: 0
[05/08 17:57:36     33s]   Identified SB Latch number: 0
[05/08 17:57:36     33s]   Identified MB Latch number: 0
[05/08 17:57:36     33s]   Not identified SBFF number: 16
[05/08 17:57:36     33s]   Not identified MBFF number: 0
[05/08 17:57:36     33s]   Not identified SB Latch number: 0
[05/08 17:57:36     33s]   Not identified MB Latch number: 0
[05/08 17:57:36     33s]   Number of sequential cells which are not FFs: 32
[05/08 17:57:36     33s]  Visiting view : wc
[05/08 17:57:36     33s]    : PowerDomain = none : Weighted F : unweighted  = 36.10 (1.000) with rcCorner = 0
[05/08 17:57:36     33s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[05/08 17:57:36     33s]  Visiting view : bc
[05/08 17:57:36     33s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[05/08 17:57:36     33s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[05/08 17:57:36     33s] TLC MultiMap info (StdDelay):
[05/08 17:57:36     33s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:57:36     33s]   : min_delay + min_timing + 1 + rccorners := 11.6ps
[05/08 17:57:36     33s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:57:36     33s]   : max_delay + max_timing + 1 + rccorners := 36.1ps
[05/08 17:57:36     33s]  Setting StdDelay to: 36.1ps
[05/08 17:57:36     33s] 
[05/08 17:57:36     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:57:36     33s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 17:57:36     33s] Successfully traced 1 scan chain  (total 1 scan bits).
[05/08 17:57:36     33s] Start applying DEF ordered sections ...
[05/08 17:57:36     33s] Successfully applied all DEF ordered sections.
[05/08 17:57:36     33s] *** Scan Sanity Check Summary:
[05/08 17:57:36     33s] *** 1 scan chain  passed sanity check.
[05/08 17:57:36     33s] Saving property file postCTSopt/dff.prop
[05/08 17:57:36     33s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1632.7M) ***
[05/08 17:57:36     33s] #Saving pin access data to file postCTSopt/dff.apa ...
[05/08 17:57:36     33s] #
[05/08 17:57:36     33s] % Begin Save power constraints data ... (date=05/08 17:57:36, mem=1358.1M)
[05/08 17:57:36     33s] % End Save power constraints data ... (date=05/08 17:57:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1358.1M, current mem=1358.1M)
[05/08 17:57:36     33s] Generated self-contained design postCTSopt
[05/08 17:57:36     33s] #% End save design ... (date=05/08 17:57:36, total cpu=0:00:01.1, real=0:00:01.0, peak res=1358.1M, current mem=1356.1M)
[05/08 17:57:36     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:57:36     33s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 17:57:36     33s] 
[05/08 17:57:36     33s] @file 60: # Run Detail Routing
[05/08 17:57:36     33s] @file 61: set_db route_design_with_timing_driven 1
[05/08 17:57:36     33s] @file 62: set_db route_design_with_si_driven 1
[05/08 17:57:36     33s] @file 63: set_db design_top_routing_layer Metal11
[05/08 17:57:36     33s] @file 64: set_db design_bottom_routing_layer Metal1
[05/08 17:57:36     33s] @file 65: set_db route_design_detail_end_iteration 0
[05/08 17:57:36     33s] @file 66: set_db route_design_with_timing_driven true
[05/08 17:57:36     33s] @file 67: set_db route_design_with_si_driven true
[05/08 17:57:36     33s] @file 68: route_design -global_detail
[05/08 17:57:36     33s] ### Time Record (route_design) is installed.
[05/08 17:57:36     33s] #% Begin route_design (date=05/08 17:57:36, mem=1356.1M)
[05/08 17:57:36     33s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1356.07 (MB), peak = 1438.48 (MB)
[05/08 17:57:36     33s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/08 17:57:36     33s] **INFO: User settings:
[05/08 17:57:37     34s] delaycal_enable_high_fanout                                                                true
[05/08 17:57:37     34s] delaycal_eng_copynetproptonewnet                                                           true
[05/08 17:57:37     34s] delaycal_ignore_net_load                                                                   false
[05/08 17:57:37     34s] delaycal_socv_accuracy_mode                                                                low
[05/08 17:57:37     34s] delaycal_use_elmore_delay_upper_threshold                                                  10.0
[05/08 17:57:37     34s] delaycal_use_ideal_delay_for_clk_in_all_mode                                               0
[05/08 17:57:37     34s] setAnalysisMode -cts                                                                       postCTS
[05/08 17:57:37     34s] setDelayCalMode -engine                                                                    aae
[05/08 17:57:37     34s] design_bottom_routing_layer                                                                Metal1
[05/08 17:57:37     34s] design_top_routing_layer                                                                   Metal11
[05/08 17:57:37     34s] extract_rc_engine                                                                          pre_route
[05/08 17:57:37     34s] extract_rc_shrink_factor                                                                   0.9
[05/08 17:57:37     34s] route_design_detail_end_iteration                                                          0
[05/08 17:57:37     34s] route_design_extract_third_party_compatible                                                false
[05/08 17:57:37     34s] route_design_global_exp_timing_driven_std_delay                                            38.2
[05/08 17:57:37     34s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
[05/08 17:57:37     34s] route_design_with_si_driven                                                                true
[05/08 17:57:37     34s] route_design_with_timing_driven                                                            true
[05/08 17:57:37     34s] #**INFO: setDesignMode -flowEffort standard
[05/08 17:57:37     34s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/08 17:57:37     34s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[05/08 17:57:37     34s] OPERPROF: Starting checkPlace at level 1, MEM:1462.9M
[05/08 17:57:37     34s] z: 2, totalTracks: 1
[05/08 17:57:37     34s] z: 4, totalTracks: 1
[05/08 17:57:37     34s] z: 6, totalTracks: 1
[05/08 17:57:37     34s] z: 8, totalTracks: 1
[05/08 17:57:37     34s] All LLGs are deleted
[05/08 17:57:37     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1462.9M
[05/08 17:57:37     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1462.9M
[05/08 17:57:37     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1462.9M
[05/08 17:57:37     34s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1462.9M
[05/08 17:57:37     34s] Core basic site is CoreSite
[05/08 17:57:37     34s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1462.9M
[05/08 17:57:37     34s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:1462.9M
[05/08 17:57:37     34s] SiteArray: non-trimmed site array dimensions = 3 x 33
[05/08 17:57:37     34s] SiteArray: use 4,096 bytes
[05/08 17:57:37     34s] SiteArray: current memory after site array memory allocation 1462.9M
[05/08 17:57:37     34s] SiteArray: FP blocked sites are writable
[05/08 17:57:37     34s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.003, MEM:1462.9M
[05/08 17:57:37     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.004, MEM:1462.9M
[05/08 17:57:37     34s] Begin checking placement ... (start mem=1462.9M, init mem=1462.9M)
[05/08 17:57:37     34s] 
[05/08 17:57:37     34s] Running CheckPlace using 1 thread in normal mode...
[05/08 17:57:37     34s] 
[05/08 17:57:37     34s] ...checkPlace normal is done!
[05/08 17:57:37     34s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1462.9M
[05/08 17:57:37     34s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1462.9M
[05/08 17:57:37     34s] *info: Placed = 2             
[05/08 17:57:37     34s] *info: Unplaced = 0           
[05/08 17:57:37     34s] Placement Density:39.39%(9/23)
[05/08 17:57:37     34s] Placement Density (including fixed std cells):39.39%(9/23)
[05/08 17:57:37     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1462.9M
[05/08 17:57:37     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1462.9M
[05/08 17:57:37     34s] OPERPROF: Finished checkPlace at level 1, CPU:0.009, REAL:0.007, MEM:1462.9M
[05/08 17:57:37     34s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1462.9M)
[05/08 17:57:37     34s] 
[05/08 17:57:37     34s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/08 17:57:37     34s] *** Changed status on (1) nets in Clock.
[05/08 17:57:37     34s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1462.9M) ***
[05/08 17:57:37     34s] 
[05/08 17:57:37     34s] route_global_detail
[05/08 17:57:37     34s] 
[05/08 17:57:37     34s] ### Time Record (route_global_detail) is installed.
[05/08 17:57:37     34s] #Start route_global_detail on Wed May  8 17:57:37 2024
[05/08 17:57:37     34s] #
[05/08 17:57:37     34s] ### Time Record (Pre Callback) is installed.
[05/08 17:57:37     34s] ### Time Record (Pre Callback) is uninstalled.
[05/08 17:57:37     34s] ### Time Record (DB Import) is installed.
[05/08 17:57:37     34s] ### Time Record (Timing Data Generation) is installed.
[05/08 17:57:37     34s] #Generating timing data, please wait...
[05/08 17:57:37     34s] ### run_trial_route starts on Wed May  8 17:57:37 2024 with memory = 1344.79 (MB), peak = 1438.48 (MB)
[05/08 17:57:37     34s] #7 total nets, 7 already routed, 7 will ignore in trialRoute
[05/08 17:57:37     34s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[05/08 17:57:37     34s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[05/08 17:57:37     34s] ### dump_timing_file starts on Wed May  8 17:57:37 2024 with memory = 1324.19 (MB), peak = 1438.48 (MB)
[05/08 17:57:37     34s] 
[05/08 17:57:37     34s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:57:37     34s] 
[05/08 17:57:37     34s] TimeStamp Deleting Cell Server End ...
[05/08 17:57:37     34s] ### extractRC starts on Wed May  8 17:57:37 2024 with memory = 1319.82 (MB), peak = 1438.48 (MB)
[05/08 17:57:37     34s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:57:37     34s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:57:37     34s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[05/08 17:57:37     34s] ### view wc is currectly active
[05/08 17:57:37     34s] 0 out of 1 active views are pruned
[05/08 17:57:37     34s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.72 (MB), peak = 1438.48 (MB)
[05/08 17:57:37     34s] ### generate_timing_data starts on Wed May  8 17:57:37 2024 with memory = 1316.72 (MB), peak = 1438.48 (MB)
[05/08 17:57:37     34s] #Reporting timing...
[05/08 17:57:37     34s] ### report_timing starts on Wed May  8 17:57:37 2024 with memory = 1333.21 (MB), peak = 1438.48 (MB)
[05/08 17:57:37     34s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[05/08 17:57:37     34s] ###############################################################
[05/08 17:57:37     34s] #  Generated by:      Cadence Innovus 20.14-s095_1
[05/08 17:57:37     34s] #  OS:                Linux x86_64(Host ID centos.localdomain)
[05/08 17:57:37     34s] #  Generated on:      Wed May  8 17:57:37 2024
[05/08 17:57:37     34s] #  Design:            dff
[05/08 17:57:37     34s] #  Command:           route_design -global_detail
[05/08 17:57:37     34s] ###############################################################
[05/08 17:57:37     34s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[05/08 17:57:37     34s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.33 (MB), peak = 1438.48 (MB)
[05/08 17:57:37     34s] #Library Standard Delay: 38.20ps
[05/08 17:57:37     34s] #Slack threshold: 76.40ps
[05/08 17:57:37     34s] ### generate_cdm_net_timing starts on Wed May  8 17:57:37 2024 with memory = 1360.33 (MB), peak = 1438.48 (MB)
[05/08 17:57:37     34s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[05/08 17:57:37     34s] #*** Analyzed 0 timing critical paths
[05/08 17:57:37     34s] ### Use bna from skp: 0
[05/08 17:57:37     34s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.45 (MB), peak = 1438.48 (MB)
[05/08 17:57:37     34s] 
[05/08 17:57:37     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:57:37     34s] TLC MultiMap info (StdDelay):
[05/08 17:57:37     34s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:57:37     34s]   : min_delay + min_timing + 1 + rccorners := 11.6ps
[05/08 17:57:37     34s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:57:37     34s]   : max_delay + max_timing + 1 + rccorners := 36.1ps
[05/08 17:57:37     34s]  Setting StdDelay to: 36.1ps
[05/08 17:57:37     34s] 
[05/08 17:57:37     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:57:37     34s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:57:38     35s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1368.61 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1368.61 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.4 GB
[05/08 17:57:38     35s] #Current view: wc 
[05/08 17:57:38     35s] #Current enabled view: wc 
[05/08 17:57:38     35s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.3 GB[05/08 17:57:38     35s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1368.61 (MB), peak = 1438.48 (MB)
, peak:1.4 GB
[05/08 17:57:38     35s] #Done generating timing data.
[05/08 17:57:38     35s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 17:57:38     35s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/08 17:57:38     35s] ### Net info: total nets: 10
[05/08 17:57:38     35s] ### Net info: dirty nets: 0
[05/08 17:57:38     35s] ### Net info: marked as disconnected nets: 0
[05/08 17:57:38     35s] ### Net info: fully routed nets: 1
[05/08 17:57:38     35s] ### Net info: trivial (< 2 pins) nets: 3
[05/08 17:57:38     35s] ### Net info: unrouted nets: 6
[05/08 17:57:38     35s] ### Net info: re-extraction nets: 0
[05/08 17:57:38     35s] ### Net info: ignored nets: 0
[05/08 17:57:38     35s] ### Net info: skip routing nets: 0
[05/08 17:57:38     35s] #num needed restored net=0
[05/08 17:57:38     35s] #need_extraction net=0 (total=10)
[05/08 17:57:38     35s] ### import design signature (9): route=901126010 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1755303953 dirty_area=0 del_dirty_area=0 cell=175371730 placement=147099156 pin_access=1309488976 inst_pattern=1 halo=0
[05/08 17:57:38     35s] ### Time Record (DB Import) is uninstalled.
[05/08 17:57:38     35s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[05/08 17:57:38     35s] #RTESIG:78da95d3b14ec330100660669ee2947608521beece761caf48ac802a60ad0271db488923
[05/08 17:57:38     35s] #       25cec0dbe381a5a88d5daff7e96c9f7fafd69fcf3bc8180b92db098dda13bcec9850126d
[05/08 17:57:38     35s] #       c908f3c8b80fa58fa7ec7eb57e7d7b67d68090b7cedba31d37304f7684c97adfbae3c31f
[05/08 17:57:38     35s] #       d1120e753759c8bf86a1db40f3e3eabefd86c61eeab9f3ffb8613ee7175a1292003fcecb
[05/08 17:57:38     35s] #       469e9be56d03973771a56ee3e6164ee13058a0c2b0203f7443ed2f5f924a0dd9a93d9e32
[05/08 17:57:38     35s] #       c8273f86ca15a7455a430ef5d86405e9f81389900cb99c0c1202611b762c10a30713aa04
[05/08 17:57:38     35s] #       95062ba0422540ad80933a56557c26c6448d444a301c3722a18f88ff10293588aae0f804
[05/08 17:57:38     35s] #       6499d02d442c9a0aa92bc87adbb4731f49ac4c187a595252fab564c8265fbba61e9b60ad
[05/08 17:57:38     35s] #       9bfb6b5240e60667179551d1076064956096ee78f70b7572aef5
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### Time Record (Data Preparation) is installed.
[05/08 17:57:38     35s] #RTESIG:78da95d34d4fc3300c0660cefc0a2bdba1485bb19da469ae485c014dc0752a34db2af543
[05/08 17:57:38     35s] #       6ad303ff9e0871191a4dd6ab1fd989f376b57e7fdc8160cc496d27b47a4ff0b4634245b4
[05/08 17:57:38     35s] #       252bed3de33e94de1ec4ed6afdfcf2ca6c00216b7aef8e6edcc03cb91126e77dd31fef7e
[05/08 17:57:38     35s] #       895170a8dac941f6310ced06eaafbeea9a4fa8dda19a5bff875be6737ea1252149f0e3bc
[05/08 17:57:38     35s] #       6cd4b9591e1bb8ba8a6b7d1db7d7700a87c11c35860fb2433b54fef225a930204ecdf124
[05/08 17:57:38     35s] #       209bfc182aff3823d31a72a8c7362bc9c49f488664a8e564909408db3031478c1e4cea02
[05/08 17:57:38     35s] #       741a2c81729d008d064eea5896f19d581b350a29c170dcc8843e32fe872865409639c737
[05/08 17:57:38     35s] #       a08a846e2162d154285382e85cddcc5d24b12a61e9454149e9378a414cbeeaeb6aac8375
[05/08 17:57:38     35s] #       fddcfd2725887ee8ddb22a11c4cf5d2383ad8ebe1423eb04b3b48c9b6f7940bba9
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### Time Record (Data Preparation) is uninstalled.
[05/08 17:57:38     35s] ### Time Record (Global Routing) is installed.
[05/08 17:57:38     35s] ### Time Record (Global Routing) is uninstalled.
[05/08 17:57:38     35s] ### Time Record (Data Preparation) is installed.
[05/08 17:57:38     35s] #Start routing data preparation on Wed May  8 17:57:38 2024
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Minimum voltage of a net in the design = 0.000.
[05/08 17:57:38     35s] #Maximum voltage of a net in the design = 1.100.
[05/08 17:57:38     35s] #Voltage range [0.000 - 1.100] has 8 nets.
[05/08 17:57:38     35s] #Voltage range [0.900 - 1.100] has 1 net.
[05/08 17:57:38     35s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 17:57:38     35s] ### Time Record (Cell Pin Access) is installed.
[05/08 17:57:38     35s] #Rebuild pin access data for design.
[05/08 17:57:38     35s] #Initial pin access analysis.
[05/08 17:57:38     35s] #Detail pin access analysis.
[05/08 17:57:38     35s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 17:57:38     35s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/08 17:57:38     35s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/08 17:57:38     35s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/08 17:57:38     35s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/08 17:57:38     35s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/08 17:57:38     35s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/08 17:57:38     35s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/08 17:57:38     35s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/08 17:57:38     35s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/08 17:57:38     35s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/08 17:57:38     35s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/08 17:57:38     35s] #Monitoring time of adding inner blkg by smac
[05/08 17:57:38     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.90 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #Regenerating Ggrids automatically.
[05/08 17:57:38     35s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/08 17:57:38     35s] #Using automatically generated G-grids.
[05/08 17:57:38     35s] #Done routing data preparation.
[05/08 17:57:38     35s] ### Time Record (Data Preparation) is uninstalled.
[05/08 17:57:38     35s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Summary of active signal nets routing constraints set by OPT:
[05/08 17:57:38     35s] #	preferred routing layers      : 0
[05/08 17:57:38     35s] #	preferred routing layer effort: 0
[05/08 17:57:38     35s] #	preferred extra space         : 0
[05/08 17:57:38     35s] #	preferred multi-cut via       : 0
[05/08 17:57:38     35s] #	avoid detour                  : 0
[05/08 17:57:38     35s] #	expansion ratio               : 0
[05/08 17:57:38     35s] #	net priority                  : 0
[05/08 17:57:38     35s] #	s2s control                   : 0
[05/08 17:57:38     35s] #	avoid chaining                : 0
[05/08 17:57:38     35s] #	inst-based stacking via       : 0
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Summary of active signal nets routing constraints set by USER:
[05/08 17:57:38     35s] #	preferred routing layers      : 0
[05/08 17:57:38     35s] #	preferred routing layer effort     : 0
[05/08 17:57:38     35s] #	preferred extra space              : 0
[05/08 17:57:38     35s] #	preferred multi-cut via            : 0
[05/08 17:57:38     35s] #	avoid detour                       : 0
[05/08 17:57:38     35s] #	net weight                         : 0
[05/08 17:57:38     35s] #	avoid chaining                     : 0
[05/08 17:57:38     35s] #	cell-based stacking via (required) : 0
[05/08 17:57:38     35s] #	cell-based stacking via (optional) : 0
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Start timing driven prevention iteration
[05/08 17:57:38     35s] ### td_prevention_read_timing_data starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #----------------------------------------------------
[05/08 17:57:38     35s] # Summary of active signal nets routing constraints
[05/08 17:57:38     35s] #+--------------------------+-----------+
[05/08 17:57:38     35s] #+--------------------------+-----------+
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #----------------------------------------------------
[05/08 17:57:38     35s] #Done timing-driven prevention
[05/08 17:57:38     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[05/08 17:57:38     35s] #Total number of routable nets = 7.
[05/08 17:57:38     35s] #Total number of nets in the design = 10.
[05/08 17:57:38     35s] #6 routable nets do not have any wires.
[05/08 17:57:38     35s] #1 routable net has routed wires.
[05/08 17:57:38     35s] #6 nets will be global routed.
[05/08 17:57:38     35s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/08 17:57:38     35s] ### Time Record (Data Preparation) is installed.
[05/08 17:57:38     35s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '114' on M1. As a result, an RC of wire width '120' is being used instead. This may cause some accuracy degradation.
[05/08 17:57:38     35s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M2. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[05/08 17:57:38     35s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M3. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[05/08 17:57:38     35s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M4. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[05/08 17:57:38     35s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M5. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[05/08 17:57:38     35s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M6. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Finished routing data preparation on Wed May  8 17:57:38 2024
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Cpu time = 00:00:00
[05/08 17:57:38     35s] #Elapsed time = 00:00:00
[05/08 17:57:38     35s] #Increased memory = 0.00 (MB)
[05/08 17:57:38     35s] #Total memory = 1387.93 (MB)
[05/08 17:57:38     35s] ### Time Record (Data Preparation) is uninstalled.
[05/08 17:57:38     35s] #Peak memory = 1438.48 (MB)
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### Time Record (Global Routing) is installed.
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Start global routing on Wed May  8 17:57:38 2024
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Start global routing initialization on Wed May  8 17:57:38 2024
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Number of eco nets is 0
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Start global routing data preparation on Wed May  8 17:57:38 2024
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### build_merged_routing_blockage_rect_list starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] #Start routing resource analysis on Wed May  8 17:57:38 2024
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### init_is_bin_blocked starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### adjust_flow_cap starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### adjust_partial_route_blockage starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### set_via_blocked starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### copy_flow starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### report_flow_cap starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #Routing resource analysis is done on Wed May  8 17:57:38 2024
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #  Resource Analysis:
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/08 17:57:38     35s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/08 17:57:38     35s] #  --------------------------------------------------------------
[05/08 17:57:38     35s] #  Metal1         H          46           0          12     0.00%
[05/08 17:57:38     35s] #  Metal2         V          59           0          12     0.00%
[05/08 17:57:38     35s] #  Metal3         H          46           0          12     0.00%
[05/08 17:57:38     35s] #  Metal4         V          59           0          12     0.00%
[05/08 17:57:38     35s] #  Metal5         H          46           0          12     0.00%
[05/08 17:57:38     35s] #  Metal6         V          59           0          12     0.00%
[05/08 17:57:38     35s] #  Metal7         H          46           0          12     0.00%
[05/08 17:57:38     35s] #  Metal8         V          59           0          12     0.00%
[05/08 17:57:38     35s] #  Metal9         H          46           0          12     0.00%
[05/08 17:57:38     35s] #  Metal10        V          15           8          12     0.00%
[05/08 17:57:38     35s] #  Metal11        H          10           8          12     0.00%
[05/08 17:57:38     35s] #  --------------------------------------------------------------
[05/08 17:57:38     35s] #  Total                    491       7.20%         132     0.00%
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #  1 nets (10.00%) with 1 preferred extra spacing.
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### analyze_m2_tracks starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### report_initial_resource starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### mark_pg_pins_accessibility starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### set_net_region starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Global routing data preparation is done on Wed May  8 17:57:38 2024
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### prepare_level starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### init level 1 starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### Level 1 hgrid = 4 X 3
[05/08 17:57:38     35s] ### prepare_level_flow starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Global routing initialization is done on Wed May  8 17:57:38 2024
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Skip 1/3 round for no nets in the round...
[05/08 17:57:38     35s] #Skip 2/3 round for no nets in the round...
[05/08 17:57:38     35s] #Route nets in 3/3 round...
[05/08 17:57:38     35s] #start global routing iteration 1...
[05/08 17:57:38     35s] ### init_flow_edge starts on Wed May  8 17:57:38 2024 with memory = 1387.93 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### cal_flow starts on Wed May  8 17:57:38 2024 with memory = 1391.26 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### routing at level 1 (topmost level) iter 0
[05/08 17:57:38     35s] ### measure_qor starts on Wed May  8 17:57:38 2024 with memory = 1391.86 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### measure_congestion starts on Wed May  8 17:57:38 2024 with memory = 1391.86 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.03 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #start global routing iteration 2...
[05/08 17:57:38     35s] ### routing at level 1 (topmost level) iter 1
[05/08 17:57:38     35s] ### measure_qor starts on Wed May  8 17:57:38 2024 with memory = 1392.03 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### measure_congestion starts on Wed May  8 17:57:38 2024 with memory = 1392.03 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.03 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### route_end starts on Wed May  8 17:57:38 2024 with memory = 1392.03 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[05/08 17:57:38     35s] #Total number of routable nets = 7.
[05/08 17:57:38     35s] #Total number of nets in the design = 10.
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #7 routable nets have routed wires.
[05/08 17:57:38     35s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Routed nets constraints summary:
[05/08 17:57:38     35s] #-----------------------------
[05/08 17:57:38     35s] #        Rules   Unconstrained  
[05/08 17:57:38     35s] #-----------------------------
[05/08 17:57:38     35s] #      Default               6  
[05/08 17:57:38     35s] #-----------------------------
[05/08 17:57:38     35s] #        Total               6  
[05/08 17:57:38     35s] #-----------------------------
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Routing constraints summary of the whole design:
[05/08 17:57:38     35s] #------------------------------------------------
[05/08 17:57:38     35s] #        Rules   Pref Extra Space   Unconstrained  
[05/08 17:57:38     35s] #------------------------------------------------
[05/08 17:57:38     35s] #      Default                  1               6  
[05/08 17:57:38     35s] #------------------------------------------------
[05/08 17:57:38     35s] #        Total                  1               6  
[05/08 17:57:38     35s] #------------------------------------------------
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### cal_base_flow starts on Wed May  8 17:57:38 2024 with memory = 1392.03 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### init_flow_edge starts on Wed May  8 17:57:38 2024 with memory = 1392.03 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### cal_flow starts on Wed May  8 17:57:38 2024 with memory = 1392.06 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### report_overcon starts on Wed May  8 17:57:38 2024 with memory = 1392.06 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s]   Flow/Cap--------------     0.28  [05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #                 OverCon          
[05/08 17:57:38     35s] #                  #Gcell    %Gcell
[05/08 17:57:38     35s] #     Layer           (1)   OverCon
[05/08 17:57:38     35s] #  --------------------------------
[05/08 17:57:38     35s] #  Metal1        0(0.00%)   (0.00%)
     0.36  [05/08 17:57:38     35s] #  Metal2        0(0.00%)   (0.00%)
     0.20  [05/08 17:57:38     35s] #  Metal3        0(0.00%)   (0.00%)
     0.25  [05/08 17:57:38     35s] #  Metal4        0(0.00%)   (0.00%)
     0.11  [05/08 17:57:38     35s] #  Metal5        0(0.00%)   (0.00%)
     0.24  [05/08 17:57:38     35s] #  Metal6        0(0.00%)   (0.00%)
     0.11  [05/08 17:57:38     35s] #  Metal7        0(0.00%)   (0.00%)
     0.24  [05/08 17:57:38     35s] #  Metal8        0(0.00%)   (0.00%)
     0.17  [05/08 17:57:38     35s] #  Metal9        0(0.00%)   (0.00%)
     0.40  [05/08 17:57:38     35s] #  Metal10       0(0.00%)   (0.00%)
     0.20  [05/08 17:57:38     35s] #  Metal11       0(0.00%)   (0.00%)
--------------[05/08 17:57:38     35s] #  --------------------------------
[05/08 17:57:38     35s] #     Total      0(0.00%)   (0.00%)
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/08 17:57:38     35s] #  Overflow after GR: 0.00% H + 0.00% V
[05/08 17:57:38     35s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### cal_base_flow starts on Wed May  8 17:57:38 2024 with memory = 1392.06 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### init_flow_edge starts on Wed May  8 17:57:38 2024 with memory = 1392.06 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### cal_flow starts on Wed May  8 17:57:38 2024 with memory = 1392.08 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### export_cong_map starts on Wed May  8 17:57:38 2024 with memory = 1392.08 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### PDZT_Export::export_cong_map starts on Wed May  8 17:57:38 2024 with memory = 1392.08 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### import_cong_map starts on Wed May  8 17:57:38 2024 with memory = 1392.08 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #Hotspot report including placement blocked areas
[05/08 17:57:38     35s] OPERPROF: Starting HotSpotCal at level 1, MEM:1499.6M
[05/08 17:57:38     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/08 17:57:38     35s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[05/08 17:57:38     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/08 17:57:38     35s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[05/08 17:57:38     35s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[05/08 17:57:38     35s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[05/08 17:57:38     35s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[05/08 17:57:38     35s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[05/08 17:57:38     35s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[05/08 17:57:38     35s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[05/08 17:57:38     35s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[05/08 17:57:38     35s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[05/08 17:57:38     35s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[05/08 17:57:38     35s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:57:38     35s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[05/08 17:57:38     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/08 17:57:38     35s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[05/08 17:57:38     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/08 17:57:38     35s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:57:38     35s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[05/08 17:57:38     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/08 17:57:38     35s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:57:38     35s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1499.6M
[05/08 17:57:38     35s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### update starts on Wed May  8 17:57:38 2024 with memory = 1392.08 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #Complete Global Routing.
[05/08 17:57:38     35s] #Total number of nets with non-default rule or having extra spacing = 1
[05/08 17:57:38     35s] #Total wire length = 69 um.
[05/08 17:57:38     35s] #Total half perimeter of net bounding box = 77 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal1 = 12 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal2 = 32 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal3 = 22 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal4 = 3 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal5 = 0 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal6 = 0 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal7 = 0 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal8 = 0 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal9 = 0 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal10 = 0 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal11 = 0 um.
[05/08 17:57:38     35s] #Total number of vias = 24
[05/08 17:57:38     35s] #Up-Via Summary (total 24):
[05/08 17:57:38     35s] #           
[05/08 17:57:38     35s] #-----------------------
[05/08 17:57:38     35s] # Metal1             15
[05/08 17:57:38     35s] # Metal2              7
[05/08 17:57:38     35s] # Metal3              2
[05/08 17:57:38     35s] #-----------------------
[05/08 17:57:38     35s] #                    24 
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] #Total number of involved regular nets 1
[05/08 17:57:38     35s] #Maximum src to sink distance  12.9
[05/08 17:57:38     35s] #Average of max src_to_sink distance  12.9
[05/08 17:57:38     35s] #Average of ave src_to_sink distance  10.3
[05/08 17:57:38     35s] ### report_overcon starts on Wed May  8 17:57:38 2024 with memory = 1392.33 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### report_overcon starts on Wed May  8 17:57:38 2024 with memory = 1392.33 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] #Max overcon = 0 track.
[05/08 17:57:38     35s] #Total overcon = 0.00%.
[05/08 17:57:38     35s] #Worst layer Gcell overcon rate = 0.00%.
[05/08 17:57:38     35s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### global_route design signature (12): route=1276012749 net_attr=334042836
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Global routing statistics:
[05/08 17:57:38     35s] ### Time Record (Global Routing) is uninstalled.
[05/08 17:57:38     35s] ### Time Record (Data Preparation) is installed.
[05/08 17:57:38     35s] #Cpu time = 00:00:00
[05/08 17:57:38     35s] #Elapsed time = 00:00:00
[05/08 17:57:38     35s] #Increased memory = 4.12 (MB)
[05/08 17:57:38     35s] #Total memory = 1392.05 (MB)
[05/08 17:57:38     35s] #Peak memory = 1438.48 (MB)
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Finished global routing on Wed May  8 17:57:38 2024
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### Time Record (Data Preparation) is uninstalled.
[05/08 17:57:38     35s] ### track-assign external-init starts on Wed May  8 17:57:38 2024 with memory = 1392.05 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### Time Record (Track Assignment) is installed.
[05/08 17:57:38     35s] ### Time Record (Track Assignment) is uninstalled.
[05/08 17:57:38     35s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.05 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### track-assign engine-init starts on Wed May  8 17:57:38 2024 with memory = 1392.05 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### Time Record (Track Assignment) is installed.
[05/08 17:57:38     35s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### track-assign core-engine starts on Wed May  8 17:57:38 2024 with memory = 1392.05 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #Start Track Assignment.
[05/08 17:57:38     35s] #Done with 7 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
[05/08 17:57:38     35s] #Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/08 17:57:38     35s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Track assignment summary:
[05/08 17:57:38     35s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/08 17:57:38     35s] #------------------------------------------------------------------------
[05/08 17:57:38     35s] # Metal1        11.18 	  0.00%  	  0.00% 	  0.00%
[05/08 17:57:38     35s] # Metal2        31.15 	  0.00%  	  0.00% 	  0.00%
[05/08 17:57:38     35s] # Metal3        14.98 	  0.00%  	  0.00% 	  0.00%
[05/08 17:57:38     35s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:57:38     35s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:57:38     35s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:57:38     35s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:57:38     35s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:57:38     35s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:57:38     35s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:57:38     35s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:57:38     35s] #------------------------------------------------------------------------
[05/08 17:57:38     35s] # All          57.31  	  0.00% 	  0.00% 	  0.00%
[05/08 17:57:38     35s] #Complete Track Assignment.
[05/08 17:57:38     35s] #Total number of nets with non-default rule or having extra spacing = 1
[05/08 17:57:38     35s] #Total wire length = 69 um.
[05/08 17:57:38     35s] #Total half perimeter of net bounding box = 77 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal1 = 12 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal2 = 31 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal3 = 24 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal4 = 3 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal5 = 0 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal6 = 0 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal7 = 0 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal8 = 0 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal9 = 0 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal10 = 0 um.
[05/08 17:57:38     35s] #Total wire length on LAYER Metal11 = 0 um.
[05/08 17:57:38     35s] #Total number of vias = 24
[05/08 17:57:38     35s] #Up-Via Summary (total 24):
[05/08 17:57:38     35s] #           
[05/08 17:57:38     35s] #-----------------------
[05/08 17:57:38     35s] # Metal1             15
[05/08 17:57:38     35s] # Metal2              7
[05/08 17:57:38     35s] # Metal3              2
[05/08 17:57:38     35s] #-----------------------
[05/08 17:57:38     35s] #                    24 
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### track_assign design signature (15): route=906828337
[05/08 17:57:38     35s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[05/08 17:57:38     35s] ### Time Record (Track Assignment) is uninstalled.
[05/08 17:57:38     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.12 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #number of short segments in preferred routing layers
[05/08 17:57:38     35s] #	
[05/08 17:57:38     35s] #	
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Start post global route fixing for timing critical nets ...
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] ### update_timing_after_routing starts on Wed May  8 17:57:38 2024 with memory = 1392.12 (MB), peak = 1438.48 (MB)
[05/08 17:57:38     35s] ### Time Record (Timing Data Generation) is installed.
[05/08 17:57:38     35s] #* Updating design timing data...
[05/08 17:57:38     35s] #Extracting RC...
[05/08 17:57:38     35s] Un-suppress "**WARN ..." messages.
[05/08 17:57:38     35s] #
[05/08 17:57:38     35s] #Start tQuantus RC extraction...
[05/08 17:57:38     35s] #Extract in track assign mode
[05/08 17:57:38     35s] #Start building rc corner(s)...
[05/08 17:57:38     35s] #Number of RC Corner = 1
[05/08 17:57:38     35s] #Corner rccorners /home/VLSI/new/QRC_Tech/gpdk045.tch 25.000000 (real) 
[05/08 17:57:38     35s] #METAL_1 -> Metal1 (1)
[05/08 17:57:38     35s] #METAL_2 -> Metal2 (2)
[05/08 17:57:38     35s] #METAL_3 -> Metal3 (3)
[05/08 17:57:38     35s] #METAL_4 -> Metal4 (4)
[05/08 17:57:38     35s] #METAL_5 -> Metal5 (5)
[05/08 17:57:38     35s] #METAL_6 -> Metal6 (6)
[05/08 17:57:38     35s] #METAL_7 -> Metal7 (7)
[05/08 17:57:38     35s] #METAL_8 -> Metal8 (8)
[05/08 17:57:38     35s] #METAL_9 -> Metal9 (9)
[05/08 17:57:38     35s] #METAL_10 -> Metal10 (10)
[05/08 17:57:38     35s] #METAL_11 -> Metal11 (11)
[05/08 17:57:38     35s] #SADV_On
[05/08 17:57:38     35s] # Corner(s) : 
[05/08 17:57:38     35s] #rccorners [25.00]
[05/08 17:57:39     36s] # Corner id: 0
[05/08 17:57:39     36s] # Layout Scale: 1.000000
[05/08 17:57:39     36s] # Has Metal Fill model: yes
[05/08 17:57:39     36s] # Temperature was set
[05/08 17:57:39     36s] # Temperature : 25.000000
[05/08 17:57:39     36s] # Ref. Temp   : 25.000000
[05/08 17:57:39     36s] #user defined extract_shrink_factor of 0.90 overrides the tech file layout scale of 1.00
[05/08 17:57:39     36s] #SADV_Off
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[1] tech width 120 != ict width 133.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[1] tech spc 120 != ict spc 133.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[2] tech width 160 != ict width 177.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[2] tech spc 140 != ict spc 155.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[3] tech width 160 != ict width 177.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[3] tech spc 140 != ict spc 155.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[4] tech width 160 != ict width 177.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[4] tech spc 140 != ict spc 155.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[5] tech width 160 != ict width 177.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[5] tech spc 140 != ict spc 155.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[6] tech width 160 != ict width 177.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[6] tech spc 140 != ict spc 155.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[7] tech width 160 != ict width 177.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[7] tech spc 140 != ict spc 155.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[8] tech width 160 != ict width 177.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[8] tech spc 140 != ict spc 155.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[9] tech width 160 != ict width 177.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[9] tech spc 140 != ict spc 155.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[10] tech width 440 != ict width 488.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[10] tech spc 400 != ict spc 444.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[11] tech width 440 != ict width 488.0
[05/08 17:57:39     36s] #
[05/08 17:57:39     36s] #layer[11] tech spc 400 != ict spc 444.0
[05/08 17:57:39     36s] #total pattern=286 [11, 792]
[05/08 17:57:39     36s] #Generating the tQuantus model file automatically.
[05/08 17:57:39     36s] #num_tile=32032 avg_aspect_ratio=2.212239 
[05/08 17:57:39     36s] #Vertical num_row 64 per_row= 500 halo= 12000 
[05/08 17:57:39     36s] #hor_num_col = 68 final aspect_ratio= 1.857778
[05/08 17:57:59     55s] #Build RC corners: cpu time = 00:00:20, elapsed time = 00:00:21, memory = 1459.05 (MB), peak = 1652.54 (MB)
[05/08 17:58:00     56s] #Start init net ripin tree building
[05/08 17:58:00     56s] #Finish init net ripin tree building
[05/08 17:58:00     56s] #Cpu time = 00:00:00
[05/08 17:58:00     56s] #Elapsed time = 00:00:00
[05/08 17:58:00     56s] #Increased memory = 0.00 (MB)
[05/08 17:58:00     56s] #Total memory = 1463.18 (MB)
[05/08 17:58:00     56s] #Peak memory = 1652.54 (MB)
[05/08 17:58:00     56s] ### track-assign external-init starts on Wed May  8 17:58:00 2024 with memory = 1463.18 (MB), peak = 1652.54 (MB)
[05/08 17:58:00     56s] ### Time Record (Track Assignment) is installed.
[05/08 17:58:00     56s] #begin processing metal fill model file
[05/08 17:58:00     56s] #end processing metal fill model file
[05/08 17:58:00     56s] ### Time Record (Track Assignment) is uninstalled.
[05/08 17:58:00     56s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:00     56s] ### track-assign engine-init starts on Wed May  8 17:58:00 2024 with memory = 1463.18 (MB), peak = 1652.54 (MB)
[05/08 17:58:00     56s] ### Time Record (Track Assignment) is installed.
[05/08 17:58:00     56s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:00     56s] #
[05/08 17:58:00     56s] #Start Post Track Assignment Wire Spread.
[05/08 17:58:00     56s] ### Time Record (Track Assignment) is uninstalled.
[05/08 17:58:00     56s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[05/08 17:58:00     56s] #Complete Post Track Assignment Wire Spread.
[05/08 17:58:00     56s] #
[05/08 17:58:00     56s] #Length limit = 200 pitches
[05/08 17:58:00     56s] #opt mode = 2
[05/08 17:58:00     56s] #Start generate extraction boxes.
[05/08 17:58:00     56s] #
[05/08 17:58:00     56s] #Extract using 30 x 30 Hboxes
[05/08 17:58:00     56s] #2x2 initial hboxes
[05/08 17:58:00     56s] #Use area based hbox pruning.
[05/08 17:58:00     56s] #0/0 hboxes pruned.
[05/08 17:58:00     56s] #Complete generating extraction boxes.
[05/08 17:58:00     56s] #Extract 1 hboxes with single thread on machine with  Core_i5 2.80GHz 9216KB Cache 6CPU...
[05/08 17:58:00     56s] #Process 0 special clock nets for rc extraction
[05/08 17:58:00     56s] #Total 7 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/08 17:58:00     56s] #Run Statistics for Extraction:
[05/08 17:58:00     56s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/08 17:58:00     56s] #   Increased memory =     0.38 (MB), total memory =  1462.93 (MB), peak memory =  1652.54 (MB)
[05/08 17:58:00     56s] #
[05/08 17:58:00     56s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/08 17:58:00     56s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1462.93 (MB), peak = 1652.54 (MB)
[05/08 17:58:00     56s] #RC Statistics: 15 Res, 7 Ground Cap, 0 XCap (Edge to Edge)
[05/08 17:58:00     56s] #RC V/H edge ratio: 0.38, Avg V/H Edge Length: 3174.55 (11), Avg L-Edge Length: 14267.50 (4)
[05/08 17:58:00     56s] #Start writing rcdb into /tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/nr678340_XnhKam.rcdb.d
[05/08 17:58:01     56s] #Finish writing rcdb with 22 nodes, 15 edges, and 0 xcaps
[05/08 17:58:01     56s] ### track-assign external-init starts on Wed May  8 17:58:01 2024 with memory = 1465.23 (MB), peak = 1652.54 (MB)
[05/08 17:58:01     56s] ### Time Record (Track Assignment) is installed.
[05/08 17:58:01     56s] #0 inserted nodes are removed
[05/08 17:58:01     56s] ### Time Record (Track Assignment) is uninstalled.
[05/08 17:58:01     56s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:01     56s] ### track-assign engine-init starts on Wed May  8 17:58:01 2024 with memory = 1465.23 (MB), peak = 1652.54 (MB)
[05/08 17:58:01     56s] ### Time Record (Track Assignment) is installed.
[05/08 17:58:01     56s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:01     56s] #Remove Post Track Assignment Wire Spread
[05/08 17:58:01     56s] ### Time Record (Track Assignment) is uninstalled.
[05/08 17:58:01     56s] Restoring parasitic data from file '/tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/nr678340_XnhKam.rcdb.d' ...
[05/08 17:58:01     56s] Opening parasitic data file '/tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/nr678340_XnhKam.rcdb.d' for reading (mem: 1713.609M)
[05/08 17:58:01     56s] Reading RCDB with compressed RC data.
[05/08 17:58:01     56s] Opening parasitic data file '/tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/nr678340_XnhKam.rcdb.d' for content verification (mem: 1713.609M)
[05/08 17:58:01     56s] Closing parasitic data file '/tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/nr678340_XnhKam.rcdb.d': 0 access done (mem: 1713.609M)
[05/08 17:58:01     56s] Reading RCDB with compressed RC data.
[05/08 17:58:01     56s] Closing parasitic data file '/tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/nr678340_XnhKam.rcdb.d': 0 access done (mem: 1713.609M)
[05/08 17:58:01     56s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1713.609M)
[05/08 17:58:01     56s] Following multi-corner parasitics specified:
[05/08 17:58:01     56s] 	/tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/nr678340_XnhKam.rcdb.d (rcdb)
[05/08 17:58:01     56s] Opening parasitic data file '/tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/nr678340_XnhKam.rcdb.d' for reading (mem: 1713.609M)
[05/08 17:58:01     56s] Reading RCDB with compressed RC data.
[05/08 17:58:01     56s] 		Cell dff has rcdb /tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/nr678340_XnhKam.rcdb.d specified
[05/08 17:58:01     56s] Cell dff, hinst 
[05/08 17:58:01     56s] processing rcdb (/tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/nr678340_XnhKam.rcdb.d) for hinst (top) of cell (dff);
[05/08 17:58:01     56s] Closing parasitic data file '/tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/nr678340_XnhKam.rcdb.d': 0 access done (mem: 1713.609M)
[05/08 17:58:01     56s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1713.609M)
[05/08 17:58:01     56s] Opening parasitic data file '/tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/dff_678340_xTszub.rcdb.d/dff.rcdb.d' for reading (mem: 1713.609M)
[05/08 17:58:01     56s] Reading RCDB with compressed RC data.
[05/08 17:58:01     56s] Closing parasitic data file '/tmp/innovus_temp_678340_centos.localdomain_VLSI_2p6YpB/dff_678340_xTszub.rcdb.d/dff.rcdb.d': 0 access done (mem: 1713.609M)
[05/08 17:58:01     56s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1713.609M)
[05/08 17:58:01     56s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 1713.609M)
[05/08 17:58:01     56s] #
[05/08 17:58:01     56s] #Restore RCDB.
[05/08 17:58:01     56s] ### track-assign external-init starts on Wed May  8 17:58:01 2024 with memory = 1461.74 (MB), peak = 1652.54 (MB)
[05/08 17:58:01     56s] ### Time Record (Track Assignment) is installed.
[05/08 17:58:01     56s] ### Time Record (Track Assignment) is uninstalled.
[05/08 17:58:01     56s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:01     56s] ### track-assign engine-init starts on Wed May  8 17:58:01 2024 with memory = 1461.74 (MB), peak = 1652.54 (MB)
[05/08 17:58:01     56s] ### Time Record (Track Assignment) is installed.
[05/08 17:58:01     56s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:01     56s] #Remove Post Track Assignment Wire Spread
[05/08 17:58:01     56s] ### Time Record (Track Assignment) is uninstalled.
[05/08 17:58:01     56s] #
[05/08 17:58:01     56s] #Complete tQuantus RC extraction.
[05/08 17:58:01     56s] #Cpu time = 00:00:21
[05/08 17:58:01     56s] #Elapsed time = 00:00:22
[05/08 17:58:01     56s] #Increased memory = 69.60 (MB)
[05/08 17:58:01     56s] #Total memory = 1461.73 (MB)
[05/08 17:58:01     56s] #Peak memory = 1652.54 (MB)
[05/08 17:58:01     56s] #
[05/08 17:58:01     56s] Un-suppress "**WARN ..." messages.
[05/08 17:58:01     56s] #RC Extraction Completed...
[05/08 17:58:01     56s] ### update_timing starts on Wed May  8 17:58:01 2024 with memory = 1461.73 (MB), peak = 1652.54 (MB)
[05/08 17:58:01     56s] 
[05/08 17:58:01     56s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:58:01     56s] Deleting Lib Analyzer.
[05/08 17:58:01     56s] 
[05/08 17:58:01     56s] TimeStamp Deleting Cell Server End ...
[05/08 17:58:01     56s] ### generate_timing_data starts on Wed May  8 17:58:01 2024 with memory = 1443.88 (MB), peak = 1652.54 (MB)
[05/08 17:58:01     56s] #Reporting timing...
[05/08 17:58:01     56s] ### report_timing starts on Wed May  8 17:58:01 2024 with memory = 1444.64 (MB), peak = 1652.54 (MB)
[05/08 17:58:01     57s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:01     57s] ###############################################################
[05/08 17:58:01     57s] #  Generated by:      Cadence Innovus 20.14-s095_1
[05/08 17:58:01     57s] #  OS:                Linux x86_64(Host ID centos.localdomain)
[05/08 17:58:01     57s] #  Generated on:      Wed May  8 17:58:01 2024
[05/08 17:58:01     57s] #  Design:            dff
[05/08 17:58:01     57s] #  Command:           route_design -global_detail
[05/08 17:58:01     57s] ###############################################################
[05/08 17:58:01     57s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[05/08 17:58:01     57s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1458.76 (MB), peak = 1652.54 (MB)
[05/08 17:58:01     57s] #Library Standard Delay: 38.20ps
[05/08 17:58:01     57s] #Slack threshold: 0.00ps
[05/08 17:58:01     57s] ### generate_cdm_net_timing starts on Wed May  8 17:58:01 2024 with memory = 1458.76 (MB), peak = 1652.54 (MB)
[05/08 17:58:01     57s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:01     57s] #*** Analyzed 0 timing critical paths
[05/08 17:58:01     57s] ### Use bna from skp: 0
[05/08 17:58:01     57s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1458.76 (MB), peak = 1652.54 (MB)
[05/08 17:58:01     57s] 
[05/08 17:58:01     57s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/08 17:58:01     57s] TLC MultiMap info (StdDelay):
[05/08 17:58:01     57s]   : min_delay + min_timing + 1 + no RcCorner := 3.6ps
[05/08 17:58:01     57s]   : min_delay + min_timing + 1 + rccorners := 11.6ps
[05/08 17:58:01     57s]   : max_delay + max_timing + 1 + no RcCorner := 14.7ps
[05/08 17:58:01     57s]   : max_delay + max_timing + 1 + rccorners := 36.1ps
[05/08 17:58:01     57s]  Setting StdDelay to: 36.1ps
[05/08 17:58:01     57s] 
[05/08 17:58:01     57s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/08 17:58:01     57s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:58:01     57s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1466.25 (MB), peak = 1652.54 (MB)
[05/08 17:58:01     57s] Worst slack reported in the design = 8.689804 (late)
[05/08 17:58:01     57s] 
[05/08 17:58:01     57s] *** writeDesignTiming (0:00:00.0) ***
[05/08 17:58:01     57s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.75 (MB), peak = 1652.54 (MB)
[05/08 17:58:02     57s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.4 GB[05/08 17:58:02     57s] Un-suppress "**WARN ..." messages.
, peak:1.6 GB
[05/08 17:58:02     57s] #Number of victim nets: 0
[05/08 17:58:02     57s] #Number of aggressor nets: 0
[05/08 17:58:02     57s] #Number of weak nets: 0
[05/08 17:58:02     57s] #Number of critical nets: 0
[05/08 17:58:02     57s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/08 17:58:02     57s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/08 17:58:02     57s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/08 17:58:02     57s] #Total number of nets: 7
[05/08 17:58:02     57s] ### update_timing cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:02     57s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 17:58:02     57s] ### update_timing_after_routing cpu:00:00:22, real:00:00:23, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:02     57s] ### run_free_timing_graph starts on Wed May  8 17:58:02 2024 with memory = 1466.75 (MB), peak = 1652.54 (MB)
[05/08 17:58:02     57s] #Total number of significant detoured timing critical nets is 0
[05/08 17:58:02     57s] #Total number of selected detoured timing critical nets is 0
[05/08 17:58:02     57s] #
[05/08 17:58:02     57s] #----------------------------------------------------
[05/08 17:58:02     57s] # Summary of active signal nets routing constraints
[05/08 17:58:02     57s] #+--------------------------+-----------+
[05/08 17:58:02     57s] #+--------------------------+-----------+
[05/08 17:58:02     57s] #
[05/08 17:58:02     57s] #----------------------------------------------------
[05/08 17:58:02     57s] ### Time Record (Timing Data Generation) is installed.
[05/08 17:58:02     57s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 17:58:02     57s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:02     57s] ### run_build_timing_graph starts on Wed May  8 17:58:02 2024 with memory = 1449.48 (MB), peak = 1652.54 (MB)
[05/08 17:58:02     57s] ### Time Record (Timing Data Generation) is installed.
[05/08 17:58:02     57s] Current (total cpu=0:00:57.8, real=0:02:05, peak res=1652.5M, current mem=1469.1M)
[05/08 17:58:02     57s] dff
[05/08 17:58:02     57s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1479.8M, current mem=1479.8M)
[05/08 17:58:02     57s] Current (total cpu=0:00:57.9, real=0:02:05, peak res=1652.5M, current mem=1479.8M)
[05/08 17:58:02     57s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 17:58:02     57s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:02     57s] ### track-assign external-init starts on Wed May  8 17:58:02 2024 with memory = 1479.77 (MB), peak = 1652.54 (MB)
[05/08 17:58:02     57s] ### Time Record (Track Assignment) is installed.
[05/08 17:58:02     57s] ### Time Record (Track Assignment) is uninstalled.
[05/08 17:58:02     57s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:02     57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1479.84 (MB), peak = 1652.54 (MB)
[05/08 17:58:02     57s] #* Importing design timing data...
[05/08 17:58:02     57s] #Number of victim nets: 0
[05/08 17:58:02     57s] #Number of aggressor nets: 0
[05/08 17:58:02     57s] #Number of weak nets: 0
[05/08 17:58:02     57s] #Number of critical nets: 0
[05/08 17:58:02     57s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/08 17:58:02     57s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/08 17:58:02     57s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/08 17:58:02     57s] #Total number of nets: 7
[05/08 17:58:02     57s] ### track-assign engine-init starts on Wed May  8 17:58:02 2024 with memory = 1479.84 (MB), peak = 1652.54 (MB)
[05/08 17:58:02     57s] ### Time Record (Track Assignment) is installed.
[05/08 17:58:02     57s] #
[05/08 17:58:02     57s] #timing driven effort level: 3
[05/08 17:58:02     57s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:02     57s] ### track-assign core-engine starts on Wed May  8 17:58:02 2024 with memory = 1479.84 (MB), peak = 1652.54 (MB)
[05/08 17:58:02     57s] #Start Track Assignment With Timing Driven.
[05/08 17:58:02     57s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/08 17:58:02     57s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/08 17:58:02     57s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/08 17:58:02     57s] #
[05/08 17:58:02     57s] #Track assignment summary:
[05/08 17:58:02     57s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/08 17:58:02     57s] #------------------------------------------------------------------------
[05/08 17:58:02     57s] # Metal1        11.18 	  0.00%  	  0.00% 	  0.00%
[05/08 17:58:02     57s] # Metal2        31.15 	  0.00%  	  0.00% 	  0.00%
[05/08 17:58:02     57s] # Metal3        14.98 	  0.00%  	  0.00% 	  0.00%
[05/08 17:58:02     57s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:58:02     57s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:58:02     57s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:58:02     57s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:58:02     57s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:58:02     57s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:58:02     57s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:58:02     57s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/08 17:58:02     57s] #------------------------------------------------------------------------
[05/08 17:58:02     57s] # All          57.31  	  0.00% 	  0.00% 	  0.00%
[05/08 17:58:02     57s] #Complete Track Assignment With Timing Driven.
[05/08 17:58:02     57s] #Total number of nets with non-default rule or having extra spacing = 1
[05/08 17:58:02     57s] #Total wire length = 69 um.
[05/08 17:58:02     57s] #Total half perimeter of net bounding box = 77 um.
[05/08 17:58:02     57s] #Total wire length on LAYER Metal1 = 12 um.
[05/08 17:58:02     57s] #Total wire length on LAYER Metal2 = 31 um.
[05/08 17:58:02     57s] #Total wire length on LAYER Metal3 = 24 um.
[05/08 17:58:02     57s] #Total wire length on LAYER Metal4 = 3 um.
[05/08 17:58:02     57s] #Total wire length on LAYER Metal5 = 0 um.
[05/08 17:58:02     57s] #Total wire length on LAYER Metal6 = 0 um.
[05/08 17:58:02     57s] #Total wire length on LAYER Metal7 = 0 um.
[05/08 17:58:02     57s] #Total wire length on LAYER Metal8 = 0 um.
[05/08 17:58:02     57s] #Total wire length on LAYER Metal9 = 0 um.
[05/08 17:58:02     57s] #Total wire length on LAYER Metal10 = 0 um.
[05/08 17:58:02     57s] #Total wire length on LAYER Metal11 = 0 um.
[05/08 17:58:02     57s] #Total number of vias = 24
[05/08 17:58:02     57s] #Up-Via Summary (total 24):
[05/08 17:58:02     57s] #           
[05/08 17:58:02     57s] #-----------------------
[05/08 17:58:02     57s] # Metal1             15
[05/08 17:58:02     57s] # Metal2              7
[05/08 17:58:02     57s] # Metal3              2
[05/08 17:58:02     57s] #-----------------------
[05/08 17:58:02     57s] #                    24 
[05/08 17:58:02     57s] #
[05/08 17:58:02     57s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/08 17:58:02     57s] ### Time Record (Track Assignment) is uninstalled.
[05/08 17:58:02     57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1479.84 (MB), peak = 1652.54 (MB)
[05/08 17:58:02     57s] #
[05/08 17:58:02     57s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/08 17:58:02     57s] #Cpu time = 00:00:23
[05/08 17:58:02     57s] #Elapsed time = 00:00:24
[05/08 17:58:02     57s] #Increased memory = 110.13 (MB)
[05/08 17:58:02     57s] #Total memory = 1479.84 (MB)
[05/08 17:58:02     57s] #Peak memory = 1652.54 (MB)
[05/08 17:58:02     57s] ### Time Record (Detail Routing) is installed.
[05/08 17:58:02     57s] #Start reading timing information from file .timing_file_678340.tif.gz ...
[05/08 17:58:02     57s] #Read in timing information for 7 ports, 2 instances from timing file .timing_file_678340.tif.gz.
[05/08 17:58:02     57s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/08 17:58:02     58s] #
[05/08 17:58:02     58s] #Start Detail Routing..
[05/08 17:58:02     58s] #start initial detail routing ...
[05/08 17:58:02     58s] ### Design has 0 dirty nets, 6 dirty-areas)
[05/08 17:58:02     58s] #   number of violations = 0
[05/08 17:58:02     58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1484.38 (MB), peak = 1652.54 (MB)
[05/08 17:58:02     58s] #Complete Detail Routing.
[05/08 17:58:02     58s] #Total number of nets with non-default rule or having extra spacing = 1
[05/08 17:58:02     58s] #Total wire length = 73 um.
[05/08 17:58:02     58s] #Total half perimeter of net bounding box = 77 um.
[05/08 17:58:02     58s] #Total wire length on LAYER Metal1 = 18 um.
[05/08 17:58:02     58s] #Total wire length on LAYER Metal2 = 27 um.
[05/08 17:58:02     58s] #Total wire length on LAYER Metal3 = 24 um.
[05/08 17:58:02     58s] #Total wire length on LAYER Metal4 = 3 um.
[05/08 17:58:02     58s] #Total wire length on LAYER Metal5 = 0 um.
[05/08 17:58:02     58s] #Total wire length on LAYER Metal6 = 0 um.
[05/08 17:58:02     58s] #Total wire length on LAYER Metal7 = 0 um.
[05/08 17:58:02     58s] #Total wire length on LAYER Metal8 = 0 um.
[05/08 17:58:02     58s] #Total wire length on LAYER Metal9 = 0 um.
[05/08 17:58:02     58s] #Total wire length on LAYER Metal10 = 0 um.
[05/08 17:58:02     58s] #Total wire length on LAYER Metal11 = 0 um.
[05/08 17:58:02     58s] #Total number of vias = 24
[05/08 17:58:02     58s] #Up-Via Summary (total 24):
[05/08 17:58:02     58s] #           
[05/08 17:58:02     58s] #-----------------------
[05/08 17:58:02     58s] # Metal1             15
[05/08 17:58:02     58s] # Metal2              7
[05/08 17:58:02     58s] # Metal3              2
[05/08 17:58:02     58s] #-----------------------
[05/08 17:58:02     58s] #                    24 
[05/08 17:58:02     58s] #
[05/08 17:58:02     58s] #Total number of DRC violations = 0
[05/08 17:58:02     58s] ### Time Record (Detail Routing) is uninstalled.
[05/08 17:58:02     58s] #Cpu time = 00:00:01
[05/08 17:58:02     58s] #Elapsed time = 00:00:01
[05/08 17:58:02     58s] #Increased memory = -0.03 (MB)
[05/08 17:58:02     58s] #Total memory = 1479.81 (MB)
[05/08 17:58:02     58s] #Peak memory = 1652.54 (MB)
[05/08 17:58:02     58s] #route_detail Statistics:
[05/08 17:58:02     58s] ### global_detail_route design signature (30):[05/08 17:58:02     58s] #Cpu time = 00:00:01
[05/08 17:58:02     58s] #Elapsed time = 00:00:01
[05/08 17:58:02     58s] #Increased memory = -0.03 (MB)
[05/08 17:58:02     58s] #Total memory = 1479.81 (MB)
[05/08 17:58:02     58s] #Peak memory = 1652.54 (MB)
 route=1335076190 flt_obj=0 vio=1905142130 shield_wire=1
[05/08 17:58:02     58s] ### Time Record (DB Export) is installed.
[05/08 17:58:02     58s] ### export design design signature (31): route=1335076190 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1915409885 dirty_area=0 del_dirty_area=0 cell=175371730 placement=147099156 pin_access=1309488976 inst_pattern=1 halo=1971974465
[05/08 17:58:02     58s] ### Time Record (DB Export) is uninstalled.
[05/08 17:58:02     58s] ### Time Record (Post Callback) is installed.
[05/08 17:58:02     58s] ### Time Record (Post Callback) is uninstalled.
[05/08 17:58:02     58s] #
[05/08 17:58:02     58s] #route_global_detail statistics:
[05/08 17:58:02     58s] ### Time Record (route_global_detail) is uninstalled.
[05/08 17:58:02     58s] #Cpu time = 00:00:24
[05/08 17:58:02     58s] #Elapsed time = 00:00:25
[05/08 17:58:02     58s] #Increased memory = 114.03 (MB)
[05/08 17:58:02     58s] #Total memory = 1470.31 (MB)
[05/08 17:58:02     58s] #Peak memory = 1652.54 (MB)
[05/08 17:58:02     58s] #Number of warnings = 2
[05/08 17:58:02     58s] #Total number of warnings = 23
[05/08 17:58:02     58s] #Number of fails = 0
[05/08 17:58:02     58s] #Total number of fails = 0
[05/08 17:58:02     58s] #Complete route_global_detail on Wed May  8 17:58:02 2024
[05/08 17:58:02     58s] #
[05/08 17:58:02     58s] 
[05/08 17:58:02     58s] TimeStamp Deleting Cell Server Begin ...
[05/08 17:58:02     58s] 
[05/08 17:58:02     58s] TimeStamp Deleting Cell Server End ...
[05/08 17:58:02     58s] #Default setup view is reset to wc.
[05/08 17:58:02     58s] #Default setup view is reset to wc.
[05/08 17:58:02     58s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:58:02     58s] UM:*                                                                   final
[05/08 17:58:02     58s] All LLGs are deleted
[05/08 17:58:02     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1693.3M
[05/08 17:58:02     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1693.3M
[05/08 17:58:02     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1693.3M
[05/08 17:58:02     58s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1693.3M
[05/08 17:58:02     58s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1693.3M
[05/08 17:58:02     58s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:1694.8M
[05/08 17:58:02     58s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1694.8M
[05/08 17:58:02     58s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1694.8M
[05/08 17:58:02     58s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:1694.8M
[05/08 17:58:02     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.021, MEM:1694.8M
[05/08 17:58:02     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1694.8M
[05/08 17:58:02     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1694.8M
[05/08 17:58:02     58s] ------------------------------------------------------------
[05/08 17:58:02     58s] 	Current design flip-flop statistics
[05/08 17:58:02     58s] 
[05/08 17:58:02     58s] Single-Bit FF Count  :            1
[05/08 17:58:02     58s] Multi-Bit FF Count   :            0
[05/08 17:58:02     58s] Total Bit Count      :            1
[05/08 17:58:02     58s] Total FF Count       :            1
[05/08 17:58:02     58s] Bits Per Flop        :        1.000
[05/08 17:58:02     58s] ------------------------------------------------------------
[05/08 17:58:02     58s] OPERPROF: Starting HotSpotCal at level 1, MEM:1694.8M
[05/08 17:58:02     58s] [hotspot] +------------+---------------+---------------+
[05/08 17:58:02     58s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 17:58:02     58s] [hotspot] +------------+---------------+---------------+
[05/08 17:58:02     58s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:58:02     58s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 17:58:02     58s] [hotspot] +------------+---------------+---------------+
[05/08 17:58:02     58s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:58:02     58s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1694.8M
[05/08 17:58:02     58s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/08 17:58:02     58s] UM:          25.85             27                                      route_design
[05/08 17:58:02     58s] #route_design: cpu time = 00:00:25, elapsed time = 00:00:26, memory = 1445.46 (MB), peak = 1652.54 (MB)
[05/08 17:58:02     58s] ### Time Record (route_design) is uninstalled.
[05/08 17:58:02     58s] ### 
[05/08 17:58:02     58s] ###   Scalability Statistics
[05/08 17:58:02     58s] ### 
[05/08 17:58:02     58s] ### --------------------------------+----------------+----------------+----------------+
[05/08 17:58:02     58s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[05/08 17:58:02     58s] ### --------------------------------+----------------+----------------+----------------+
[05/08 17:58:02     58s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/08 17:58:02     58s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/08 17:58:02     58s] ###   Timing Data Generation        |        00:00:23|        00:00:24|             0.9|
[05/08 17:58:03     58s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/08 17:58:03     58s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/08 17:58:03     58s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/08 17:58:03     58s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/08 17:58:03     58s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/08 17:58:03     58s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/08 17:58:03     58s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[05/08 17:58:03     58s] ###   Entire Command                |        00:00:25|        00:00:26|             1.0|
[05/08 17:58:03     58s] ### --------------------------------+----------------+----------------+----------------+
[05/08 17:58:03     58s] ### 
[05/08 17:58:03     58s] #% End route_design (date=05/08 17:58:03, total cpu=0:00:24.8, real=0:00:27.0, peak res=1652.5M, current mem=1445.5M)
[05/08 17:58:03     58s] @file 69: reset_parasitics
[05/08 17:58:03     58s] @file 70: extract_rc
[05/08 17:58:03     58s] Extraction called for design 'dff' of instances=2 and nets=10 using extraction engine 'pre_route' .
[05/08 17:58:03     58s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:58:03     58s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:58:03     58s] pre_route RC Extraction called for design dff.
[05/08 17:58:03     58s] RC Extraction called in multi-corner(1) mode.
[05/08 17:58:03     58s] RCMode: PreRoute
[05/08 17:58:03     58s]       RC Corner Indexes            0   
[05/08 17:58:03     58s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:58:03     58s] Resistance Scaling Factor    : 1.00000 
[05/08 17:58:03     58s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:58:03     58s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:58:03     58s] Shrink Factor                : 0.90000
[05/08 17:58:03     58s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:58:03     58s] Using capacitance table file ...
[05/08 17:58:03     58s] LayerId::1 widthSet size::4
[05/08 17:58:03     58s] LayerId::2 widthSet size::4
[05/08 17:58:03     58s] LayerId::3 widthSet size::4
[05/08 17:58:03     58s] LayerId::4 widthSet size::4
[05/08 17:58:03     58s] LayerId::5 widthSet size::4
[05/08 17:58:03     58s] LayerId::6 widthSet size::4
[05/08 17:58:03     58s] LayerId::7 widthSet size::5
[05/08 17:58:03     58s] LayerId::8 widthSet size::5
[05/08 17:58:03     58s] LayerId::9 widthSet size::5
[05/08 17:58:03     58s] LayerId::10 widthSet size::4
[05/08 17:58:03     58s] LayerId::11 widthSet size::3
[05/08 17:58:03     58s] eee: pegSigSF::1.070000
[05/08 17:58:03     58s] Updating RC grid for preRoute extraction ...
[05/08 17:58:03     58s] Initializing multi-corner capacitance tables ... 
[05/08 17:58:03     58s] Initializing multi-corner resistance tables ...
[05/08 17:58:03     58s] Creating RPSQ from WeeR and WRes ...
[05/08 17:58:03     58s] eee: l::1 avDens::0.031059 usedTrk::2.795322 availTrk::90.000000 sigTrk::2.795322
[05/08 17:58:03     58s] eee: l::2 avDens::0.018758 usedTrk::1.603801 availTrk::85.500000 sigTrk::1.603801
[05/08 17:58:03     58s] eee: l::3 avDens::0.015692 usedTrk::1.412281 availTrk::90.000000 sigTrk::1.412281
[05/08 17:58:03     58s] eee: l::4 avDens::0.002079 usedTrk::0.177778 availTrk::85.500000 sigTrk::0.177778
[05/08 17:58:03     58s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:58:03     58s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:58:03     58s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:58:03     58s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:58:03     58s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/08 17:58:03     58s] eee: l::10 avDens::0.087104 usedTrk::2.978947 availTrk::34.200000 sigTrk::2.978947
[05/08 17:58:03     58s] eee: l::11 avDens::0.066927 usedTrk::2.409357 availTrk::36.000000 sigTrk::2.409357
[05/08 17:58:03     58s] **Info: Trial Route has Max Route Layer 15/11.
[05/08 17:58:03     58s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[05/08 17:58:03     58s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[05/08 17:58:03     58s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1664.801M)
[05/08 17:58:03     58s] #@ End verbose source: runPnR.tcl
[05/08 17:58:03     58s] @innovus 2> gui_show
@innovus 3> gui_select -point {0.01900 0.02900}
[05/08 17:59:03     65s] @innovus 4> report_summary -no_html -out_file ../my_dff_report.rpt
[05/08 17:59:56     73s] Start to collect the design information.
[05/08 17:59:56     73s] Build netlist information for Cell dff.
[05/08 17:59:56     73s] Finished collecting the design information.
[05/08 17:59:56     73s] Generating standard cells used in the design report.
[05/08 17:59:56     73s] Analyze library ... 
[05/08 17:59:56     73s] Analyze netlist ... 
[05/08 17:59:56     73s] Generate no-driven nets information report.
[05/08 17:59:56     73s] Analyze timing ... 
[05/08 17:59:56     73s] Analyze floorplan/placement ... 
[05/08 17:59:56     73s] All LLGs are deleted
[05/08 17:59:56     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.021, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1682.3M
[05/08 17:59:56     73s] Analysis Routing ...
[05/08 17:59:56     73s] Report saved in file ../my_dff_report.rpt
[05/08 17:59:56     73s] @innovus 5> report_summary -no_html -out_file ../my_dff_report.rpt
[05/08 17:59:56     73s] Start to collect the design information.
[05/08 17:59:56     73s] Build netlist information for Cell dff.
[05/08 17:59:56     73s] Finished collecting the design information.
[05/08 17:59:56     73s] Generating standard cells used in the design report.
[05/08 17:59:56     73s] Analyze library ... 
[05/08 17:59:56     73s] Analyze netlist ... 
[05/08 17:59:56     73s] Generate no-driven nets information report.
[05/08 17:59:56     73s] Analyze timing ... 
[05/08 17:59:56     73s] Analyze floorplan/placement ... 
[05/08 17:59:56     73s] All LLGs are deleted
[05/08 17:59:56     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:1682.3M
[05/08 17:59:56     73s] Fast DP-INIT is on for default
[05/08 17:59:56     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.020, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1682.3M
[05/08 17:59:56     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1682.3M
[05/08 17:59:56     73s] Analysis Routing ...
[05/08 17:59:56     73s] Report saved in file ../my_dff_report.rpt
[05/08 17:59:56     73s] @innovus 6> 
[05/08 18:01:30     83s] --------------------------------------------------------------------------------
[05/08 18:01:30     83s] Exiting Innovus on Wed May  8 18:01:30 2024
[05/08 18:01:30     83s]   Total CPU time:     0:01:27
[05/08 18:01:30     83s]   Total real time:    0:05:34
[05/08 18:01:30     83s]   Peak memory (main): 1635.05MB
[05/08 18:01:30     83s] 
[05/08 18:01:30     83s] 
[05/08 18:01:30     83s] *** Memory Usage v#1 (Current mem = 1682.277M, initial mem = 306.102M) ***
[05/08 18:01:30     83s] 
[05/08 18:01:30     83s] *** Summary of all messages that are not suppressed in this session:
[05/08 18:01:30     83s] Severity  ID               Count  Summary                                  
[05/08 18:01:30     83s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[05/08 18:01:30     83s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/08 18:01:30     83s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/08 18:01:30     83s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/08 18:01:30     83s] WARNING   IMPDBTCL-321         4  The attribute '%s' still works but will ...
[05/08 18:01:30     83s] WARNING   IMPPTN-1250          1  Pin placement has been enabled on metal ...
[05/08 18:01:30     83s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[05/08 18:01:30     83s] WARNING   IMPEXT-3530         10  The process node is not set. Use the com...
[05/08 18:01:30     83s] WARNING   IMPEXT-6140          6  The RC table is not interpolated for wir...
[05/08 18:01:30     83s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[05/08 18:01:30     83s] WARNING   IMPPP-354            1  The power planner did not generate the %...
[05/08 18:01:30     83s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[05/08 18:01:30     83s] WARNING   IMPSR-4058           1  Route_special option: %s should be used ...
[05/08 18:01:30     83s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/08 18:01:30     83s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/08 18:01:30     83s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[05/08 18:01:30     83s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[05/08 18:01:30     83s] *** Message Summary: 46 warning(s), 0 error(s)
[05/08 18:01:30     83s] 
[05/08 18:01:30     83s] --- Ending "Innovus" (totcpu=0:01:23, real=0:05:33, mem=1682.3M) ---
