# do {CAMERE_TOP_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xpm msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap blk_mem_gen_v8_3_3 msim/blk_mem_gen_v8_3_3 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:14:48 on Jan 04,2019
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../project_CAMERA_TOP.ip_user_files/ipstatic/clk_wiz_v5_3_1" D:/Mathlogic/vivado/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv D:/Mathlogic/vivado/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv D:/Mathlogic/vivado/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv D:/Mathlogic/vivado/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv D:/Mathlogic/vivado/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv D:/Mathlogic/vivado/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv D:/Mathlogic/vivado/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv D:/Mathlogic/vivado/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv 
# -- Compiling module xpm_cdc_single
# ** Warning: D:/Mathlogic/vivado/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(189): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: D:/Mathlogic/vivado/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(187): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: D:/Mathlogic/vivado/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(98): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# -- Compiling module xpm_cdc_gray
# -- Compiling module xpm_cdc_handshake
# -- Compiling module xpm_cdc_pulse
# -- Compiling module xpm_cdc_array_single
# -- Compiling module xpm_cdc_sync_rst
# -- Compiling module xpm_cdc_async_rst
# -- Compiling module xpm_memory_base
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 15:14:49 on Jan 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:14:49 on Jan 04,2019
# vcom -64 -93 -work xpm D:/Mathlogic/vivado/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 15:14:49 on Jan 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:14:49 on Jan 04,2019
# vlog -64 -incr -work blk_mem_gen_v8_3_3 "+incdir+../../../project_CAMERA_TOP.ip_user_files/ipstatic/clk_wiz_v5_3_1" ../../../project_CAMERA_TOP.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v 
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_3_output_stage
# -- Compiling module blk_mem_gen_v8_3_3_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_3_mem_module
# -- Compiling module blk_mem_gen_v8_3_3
# 
# Top level modules:
# 	blk_mem_gen_v8_3_3
# End time: 15:14:50 on Jan 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:14:50 on Jan 04,2019
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../project_CAMERA_TOP.ip_user_files/ipstatic/clk_wiz_v5_3_1" ../../../project_CAMERA_TOP.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v ../../../project_CAMERA_TOP.srcs/sources_1/new/RGB565_Capture.v ../../../project_CAMERA_TOP.srcs/sources_1/new/divider.v ../../../project_CAMERA_TOP.srcs/sources_1/new/display7.v ../../../project_CAMERA_TOP.srcs/sources_1/new/SYNC.v ../../../project_CAMERA_TOP.srcs/sources_1/new/CONTROL.v ../../../project_CAMERA_TOP.srcs/sources_1/new/RGB565_Config.v ../../../project_CAMERA_TOP.srcs/sources_1/new/SCCB_Timing_Control.v ../../../project_CAMERA_TOP.srcs/sources_1/ip/CLK_DIV/CLK_DIV_clk_wiz.v ../../../project_CAMERA_TOP.srcs/sources_1/ip/CLK_DIV/CLK_DIV.v ../../../project_CAMERA_TOP.srcs/sources_1/new/display_data.v ../../../project_CAMERA_TOP.srcs/sources_1/new/SDRAM.v ../../../project_CAMERA_TOP.srcs/sources_1/new/VGA.v ../../../project_CAMERA_TOP.srcs/sources_1/new/OV2640_Driver.v ../../../project_CAMERA_TOP.srcs/sources_1/new/CAMERE_TOP.v 
# -- Compiling module blk_mem_gen_0
# -- Compiling module RGB565_Capture
# -- Compiling module divider
# -- Compiling module display7
# -- Compiling module SYNC
# -- Compiling module CONTROL
# -- Compiling module RGB565_Config
# -- Compiling module SCCB_Timing_Control
# -- Compiling module CLK_DIV_clk_wiz
# -- Compiling module CLK_DIV
# -- Compiling module DISPLAY_DATA
# -- Compiling module SDRAM
# -- Compiling module VGA
# -- Compiling module OV2640_Driver
# -- Compiling module CAMERE_TOP
# 
# Top level modules:
# 	CAMERE_TOP
# End time: 15:14:50 on Jan 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:14:50 on Jan 04,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:14:51 on Jan 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
