#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Nov 21 04:36:14 2017
# Process ID: 10276
# Current directory: C:/JPEG_Thesis_2/Final_PR/Quantization
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15412 C:\JPEG_Thesis_2\Final_PR\Quantization\Quantization.xpr
# Log file: C:/JPEG_Thesis_2/Final_PR/Quantization/vivado.log
# Journal file: C:/JPEG_Thesis_2/Final_PR/Quantization\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.xpr
INFO: [Project 1-313] Project file moved from 'C:/JPEG_Thesis/Quantization/Quantization' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/JPEG_Thesis_2/Final_PR/ip_repo/DARC_QUANTZ_1.0'; using path 'C:/JPEG_Thesis/Quantization/ip_repo/DARC_QUANTZ_1.0' instead.
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.cache/ip', nor could it be found using path 'C:/JPEG_Thesis/Quantization/Quantization/Quantization.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Quantization/ip_repo/DARC_QUANTZ_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.srcs/sources_1/imports/Quantization/quantization_E.v" into library work [C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.srcs/sources_1/imports/Quantization/quantization_E.v:1]
[Tue Nov 21 04:53:37 2017] Launched synth_2...
Run output will be captured here: C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.runs/synth_2/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 770 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1221.742 ; gain = 327.129
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/quantization_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 1323.398 ; gain = 101.656
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/quantization_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/quantization_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/quantization_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'quantization_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj quantization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/quantization_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpeg
INFO: [VRFC 10-311] analyzing module jpeg_dat
INFO: [VRFC 10-311] analyzing module jpeg_fsm
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.srcs/sim_1/new/quantization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 221d6ab6064b4efa996cb4e27e34b90a --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot quantization_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.quantization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 64 for port jpeg_len_in [C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.srcs/sim_1/new/quantization_tb.v:401]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 64 for port jpeg_len_out [C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.srcs/sim_1/new/quantization_tb.v:531]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "quantization_tb_time_synth.sdf", for root module "quantization_tb/jpeg0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "quantization_tb_time_synth.sdf", for root module "quantization_tb/jpeg0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.jpeg_dat
Compiling module xil_defaultlib.jpeg_fsm
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.jpeg
Compiling module xil_defaultlib.quantization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot quantization_tb_time_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/xsim.dir/quantization_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/xsim.dir/quantization_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 21 04:58:24 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 21 04:58:24 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1692.992 ; gain = 14.484
INFO: [USF-XSim-69] 'elaborate' step finished in '58' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "quantization_tb_time_synth -key {Post-Synthesis:sim_1:Timing:quantization_tb} -tclbatch {quantization_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source quantization_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'quantization_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:20 ; elapsed = 00:01:46 . Memory (MB): peak = 2031.668 ; gain = 1137.055
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/quantization_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/quantization_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2126.293 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/quantization_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/quantization_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'quantization_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj quantization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/quantization_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpeg
INFO: [VRFC 10-311] analyzing module jpeg_dat
INFO: [VRFC 10-311] analyzing module jpeg_fsm
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.srcs/sim_1/new/quantization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 221d6ab6064b4efa996cb4e27e34b90a --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot quantization_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.quantization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 64 for port jpeg_len_in [C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.srcs/sim_1/new/quantization_tb.v:401]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 64 for port jpeg_len_out [C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.srcs/sim_1/new/quantization_tb.v:531]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "quantization_tb_time_synth.sdf", for root module "quantization_tb/jpeg0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "quantization_tb_time_synth.sdf", for root module "quantization_tb/jpeg0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.jpeg_dat
Compiling module xil_defaultlib.jpeg_fsm
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.jpeg
Compiling module xil_defaultlib.quantization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot quantization_tb_time_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/xsim.dir/quantization_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing/xsim.dir/quantization_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 21 05:02:50 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 21 05:02:50 2017...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:31 . Memory (MB): peak = 2126.293 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '91' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/JPEG_Thesis_2/Final_PR/Quantization/Quantization.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "quantization_tb_time_synth -key {Post-Synthesis:sim_1:Timing:quantization_tb} -tclbatch {quantization_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source quantization_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'quantization_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:01:44 . Memory (MB): peak = 2126.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 05:04:19 2017...
