<BaliSimProject version="1.3" path="sim/sim_as6500_control" stage="0" language="-1" name="sim0512A" simType="ModelSim">
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/opto_ram.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/time_stamp.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/division.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/index_calculate.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/parameter_init.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/time_stamp_ntp.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/ntp_calculate.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/ntp_send_make.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/ntp_receive_parser.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/datagram_parser_udp.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/packet_data_ram.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/eth_data_ram.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/datagram_parser.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/eth_send_ram.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/tcp_recv_fifo.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/spi_master_eth.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/spi_w5500_cmd.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/spi_w5500_top_3.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/w5500_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/spi_master.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/spi_flash_cmd.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/spi_flash_top.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/flash_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/sram_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/calib_packet.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/dist_packet.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/distance_ram.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/data_process_3.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/div_rill.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/multiplier.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/rssi_cal.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/dist_cal.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/index_cal.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/data_pre.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/dist_calculate.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/SPI_Master_2.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/as6500_ctrl.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/as6500_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/measure_para.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/dist_measure.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/laser_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/pluse_average.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/adc_to_dist.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/multiplier3.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/adc_to_temp.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/adc_to_dac.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/DA_SPI.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/AD_SPI.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/adc_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/self_inspection.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/random_number_generator.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/encoder_generate.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/motor_control_2.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/motor_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/opto_switch_filter.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/rotate_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/c25x_pll.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/c25x_fpga.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/dist_filter.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/cache_opto_ram.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/c25x_fpga_ip.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/opto_packet.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/motor_drive.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/TB_as6500_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/datagram_cmd_defines.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/parameter_ident_define.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/w5500_cmd_defines.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/w5500_reg_defines.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512A/USRMCLK.v" type="VERILOG" include="none"/>
    <SimLib value="pmi_work ovi_ecp5u"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="c25x_fpga"/>
</BaliSimProject>
