
---------- Begin Simulation Statistics ----------
final_tick                               616830414500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2187223                       # Simulator instruction rate (inst/s)
host_mem_usage                                 859920                       # Number of bytes of host memory used
host_op_rate                                  2337866                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   468.63                       # Real time elapsed on the host
host_tick_rate                              174686241                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1025000002                       # Number of instructions simulated
sim_ops                                    1095596104                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081863                       # Number of seconds simulated
sim_ticks                                 81863371000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2032165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4064344                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.908027                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits         7711456                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      7718555                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       683903                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15955188                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        16640832                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           89289                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19474014                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18709632                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       683881                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5770206                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1090828                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     30449885                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     25261360                       # Number of instructions committed
system.switch_cpus.commit.committedOps       25929930                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    159307856                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.162766                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.868301                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    149929023     94.11%     94.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4216647      2.65%     96.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2016374      1.27%     98.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       648595      0.41%     98.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       587946      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       416343      0.26%     99.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       240073      0.15%     99.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       162027      0.10%     99.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1090828      0.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    159307856                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        38259                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          21558620                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8313175                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     16054370     61.91%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1281      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      8313175     32.06%     93.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1561104      6.02%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     25929930                       # Class of committed instruction
system.switch_cpus.commit.refs                9874279                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            25000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              25668571                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.549069                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.549069                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     146595777                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred            22                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved      6462521                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts       61887799                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          5541883                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8563648                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         685516                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts            91                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles       2339914                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            16640832                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           9250678                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             153479976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        143601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               71990237                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1371076                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.101638                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      9561216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      7800745                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.439697                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    163726742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.453203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.586452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        146906754     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2565036      1.57%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          3669303      2.24%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1584615      0.97%     94.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1227454      0.75%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1294222      0.79%     96.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1300547      0.79%     96.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1070778      0.65%     97.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4108033      2.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    163726742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       806932                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8080445                       # Number of branches executed
system.switch_cpus.iew.exec_nop                400254                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.303839                       # Inst execution rate
system.switch_cpus.iew.exec_refs             25691575                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2136346                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       109190440                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17790586                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       247451                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3121702                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     56254135                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23555229                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       758727                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      49746599                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1209346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      16705652                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         685516                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      18478090                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1208064                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        90177                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         7784                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1791                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         6352                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9477404                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1560596                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1791                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       359137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       447795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          48336784                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              36856038                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.492019                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          23782625                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.225107                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               37235155                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         59306201                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        27261958                       # number of integer regfile writes
system.switch_cpus.ipc                       0.152693                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.152693                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24418101     48.35%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1907      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     48.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     23893986     47.31%     95.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2191335      4.34%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50505331                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2116003                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.041897                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            5210      0.25%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2103837     99.43%     99.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6956      0.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       52621332                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    268007030                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     36856038                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     86040913                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           55853881                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50505331                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     30185286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1153628                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     32190848                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    163726742                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.308473                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.005280                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    143900106     87.89%     87.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7782226      4.75%     92.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3287056      2.01%     94.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2825757      1.73%     96.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3505358      2.14%     98.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1412774      0.86%     99.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       615072      0.38%     99.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       291156      0.18%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       107237      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    163726742                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.308473                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads       833846                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1188471                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17790586                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3121702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32191294                       # number of misc regfile reads
system.switch_cpus.numCycles                163726742                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       132962712                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      31076100                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6852411                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          6467462                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9643448                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        148216                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     102146238                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59330306                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     73103580                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9288642                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         161368                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         685516                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      14322406                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         42027439                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     69673473                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13743164                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            214596843                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           117194248                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2584870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       296923                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5169742                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         296923                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1997538                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       499113                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1533052                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34641                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34641                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1997538                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6096523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6096523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    162002688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               162002688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2032179                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2032179    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2032179                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6494145000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11053835250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 616830414500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2489967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1173357                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3521727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            94905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           94905                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2489964                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            7                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7754607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7754614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    208583232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              208583488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2110215                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31943232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4695087                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063241                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.243396                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4398164     93.68%     93.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 296923      6.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4695087                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3259116000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3877303500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.data       552693                       # number of demand (read+write) hits
system.l2.demand_hits::total                   552693                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       552693                       # number of overall hits
system.l2.overall_hits::total                  552693                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2032176                       # number of demand (read+write) misses
system.l2.demand_misses::total                2032179                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2032176                       # number of overall misses
system.l2.overall_misses::total               2032179                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       332500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 200058712000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     200059044500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       332500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 200058712000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    200059044500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2584869                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2584872                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2584869                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2584872                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.786181                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.786182                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.786181                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.786182                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 110833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98445.563770                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98445.582057                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 110833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98445.563770                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98445.582057                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              499113                       # number of writebacks
system.l2.writebacks::total                    499113                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2032176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2032179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2032176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2032179                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       302500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 179736952000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 179737254500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       302500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 179736952000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 179737254500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.786181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.786182                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.786181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.786182                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 100833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88445.563770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88445.582057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 100833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88445.563770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88445.582057                       # average overall mshr miss latency
system.l2.replacements                        2110215                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       674244                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           674244                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       674244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       674244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       218873                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        218873                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        60264                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60264                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        34641                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34641                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2863772000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2863772000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        94905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             94905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.365007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.365007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82670.015300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82670.015300                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        34641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2517362000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2517362000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.365007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.365007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72670.015300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72670.015300                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       332500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       332500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 110833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       302500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       302500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 100833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 100833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       492429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            492429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1997535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1997535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 197194940000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 197194940000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2489964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2489964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.802234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.802234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 98719.141342                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98719.141342                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1997535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1997535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 177219590000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 177219590000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.802234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.802234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 88719.141342                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88719.141342                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     4962807                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2114311                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.347246                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     127.632440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        11.741554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.006082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3956.619923                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.060373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.062500                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1599                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2203                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84826087                       # Number of tag accesses
system.l2.tags.data_accesses                 84826087                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    130059264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          130059456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     31943232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31943232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2032176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2032179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       499113                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             499113                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         2345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1588735748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1588738094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         2345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             2345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      390201767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            390201767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      390201767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         2345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1588735748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1978939861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    498911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2023128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000158588500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31114                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31114                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4190269                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             468460                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2032179                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     499113                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2032179                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   499113                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9048                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   202                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            126776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            127866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            127363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            127645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            136085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            125935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            125920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            125825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           126367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             30308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            30677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30632                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57602964000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10115655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             95536670250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28472.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47222.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   751213                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  163402                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                32.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2032179                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               499113                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  676273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  768911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  504432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   73514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1607384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.416538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.768612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   128.744780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1274686     79.30%     79.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       262735     16.35%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23282      1.45%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8383      0.52%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6748      0.42%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5770      0.36%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4918      0.31%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4047      0.25%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16815      1.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1607384                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.016681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.346968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.945185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6253     20.10%     20.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         18015     57.90%     78.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2268      7.29%     85.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          895      2.88%     88.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          837      2.69%     90.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          811      2.61%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          674      2.17%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          485      1.56%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          331      1.06%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          225      0.72%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          127      0.41%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           64      0.21%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           53      0.17%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           44      0.14%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           17      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31114                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.034068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.032027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.267834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30533     98.13%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              215      0.69%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              265      0.85%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               89      0.29%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31114                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              129480384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  579072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31928576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               130059456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31943232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1581.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       390.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1588.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    390.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81862101000                       # Total gap between requests
system.mem_ctrls.avgGap                      32340.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    129480192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     31928576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2345.371289437861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1581662108.685946941376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 390022736.786639273167                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2032176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       499113                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       178000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  95536492250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2026717268250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     59333.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47011.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4060638.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    36.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5687645460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3023024895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7145047980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1270662840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6461710320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35836179300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1257680640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        60681951435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        741.258889                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2888026250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2733380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  76241964750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5789190540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3076997385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7300107360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1333511640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6461710320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35915395620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1190928960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        61067841825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        745.972724                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2725630750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2733380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  76404360250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000005973                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9250672                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1009256645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000005973                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9250672                       # number of overall hits
system.cpu.icache.overall_hits::total      1009256645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          583                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            589                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          583                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.cpu.icache.overall_misses::total           589                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       680000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       680000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       680000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       680000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000006556                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9250678                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1009257234                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000006556                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9250678                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1009257234                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 113333.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  1154.499151                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 113333.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  1154.499151                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          148                       # number of writebacks
system.cpu.icache.writebacks::total               148                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       337500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       337500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       337500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       337500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst       112500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       112500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst       112500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       112500                       # average overall mshr miss latency
system.cpu.icache.replacements                    148                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000005973                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9250672                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1009256645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          583                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            6                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           589                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       680000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       680000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000006556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9250678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1009257234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 113333.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  1154.499151                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       337500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       337500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst       112500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       112500                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           405.840608                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1009257231                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               586                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1722281.964164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   405.443126                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.397482                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.791881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.792657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4037029522                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4037029522                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    302450819                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      8285616                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        310736435                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    302685014                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      8285616                       # number of overall hits
system.cpu.dcache.overall_hits::total       310970630                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     57045151                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5292415                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       62337566                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     57045153                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5292415                       # number of overall misses
system.cpu.dcache.overall_misses::total      62337568                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 399261741435                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 399261741435                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 399261741435                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 399261741435                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    359495970                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13578031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    373074001                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    359730167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13578031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    373308198                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.158681                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.389778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.167092                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.158578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.389778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.166987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75440.369176                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6404.833667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 75440.369176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6404.833462                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     46944345                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1231525                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.118873                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     14081332                       # number of writebacks
system.cpu.dcache.writebacks::total          14081332                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2707546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2707546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2707546                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2707546                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2584869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2584869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2584869                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2584869                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 210081824685                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 210081824685                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 210081824685                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 210081824685                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.190371                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006929                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.190371                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006924                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81273.683380                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81273.683380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81273.683380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81273.683380                       # average overall mshr miss latency
system.cpu.dcache.replacements               59629511                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    201207268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6882969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       208090237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     54925233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5133958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      60059191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 394209445000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 394209445000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    256132501                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12016927                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    268149428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.214441                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.427227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.223977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76784.703926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6563.682235                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2643983                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2643983                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2489975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2489975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 206414099500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 206414099500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.207206                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82898.061025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82898.061025                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    101243551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1402647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      102646198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2119905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       158457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2278362                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5052296435                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5052296435                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    103363456                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1561104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    104924560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.020509                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.101503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 31884.337297                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2217.512597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        63563                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63563                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        94894                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        94894                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3667725185                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3667725185                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.060786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000904                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38650.759637                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38650.759637                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       234195                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        234195                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       234197                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       234197                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000009                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000009                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       421027                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       421027                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       421028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       421028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data       421028                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       421028                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       421028                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       421028                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.984590                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           371442708                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          59630023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.229122                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   444.054017                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    67.930573                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.867293                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.132677                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1556231039                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1556231039                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 616830414500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 534967043500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  81863371000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
