#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10f04f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10ca160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x10e2c50 .functor NOT 1, L_0x1118f70, C4<0>, C4<0>, C4<0>;
L_0x11185c0 .functor XOR 5, L_0x1118ba0, L_0x1118cd0, C4<00000>, C4<00000>;
L_0x1118e60 .functor XOR 5, L_0x11185c0, L_0x1118dc0, C4<00000>, C4<00000>;
v0x1114f20_0 .net *"_ivl_10", 4 0, L_0x1118dc0;  1 drivers
v0x1115020_0 .net *"_ivl_12", 4 0, L_0x1118e60;  1 drivers
v0x1115100_0 .net *"_ivl_2", 4 0, L_0x1118b00;  1 drivers
v0x11151c0_0 .net *"_ivl_4", 4 0, L_0x1118ba0;  1 drivers
v0x11152a0_0 .net *"_ivl_6", 4 0, L_0x1118cd0;  1 drivers
v0x11153d0_0 .net *"_ivl_8", 4 0, L_0x11185c0;  1 drivers
v0x11154b0_0 .var "clk", 0 0;
v0x1115550_0 .var/2u "stats1", 159 0;
v0x1115610_0 .var/2u "strobe", 0 0;
v0x1115760_0 .net "sum_dut", 4 0, L_0x1118970;  1 drivers
v0x1115820_0 .net "sum_ref", 4 0, L_0x1115f30;  1 drivers
v0x11158c0_0 .net "tb_match", 0 0, L_0x1118f70;  1 drivers
v0x1115960_0 .net "tb_mismatch", 0 0, L_0x10e2c50;  1 drivers
v0x1115a20_0 .net "x", 3 0, v0x1111370_0;  1 drivers
v0x1115ae0_0 .net "y", 3 0, v0x1111430_0;  1 drivers
L_0x1118b00 .concat [ 5 0 0 0], L_0x1115f30;
L_0x1118ba0 .concat [ 5 0 0 0], L_0x1115f30;
L_0x1118cd0 .concat [ 5 0 0 0], L_0x1118970;
L_0x1118dc0 .concat [ 5 0 0 0], L_0x1115f30;
L_0x1118f70 .cmp/eeq 5, L_0x1118b00, L_0x1118e60;
S_0x10ee140 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x10ca160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x10d4a20_0 .net *"_ivl_0", 4 0, L_0x1115c20;  1 drivers
L_0x7faa85a7c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10eb540_0 .net *"_ivl_3", 0 0, L_0x7faa85a7c018;  1 drivers
v0x10d76e0_0 .net *"_ivl_4", 4 0, L_0x1115db0;  1 drivers
L_0x7faa85a7c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10d46d0_0 .net *"_ivl_7", 0 0, L_0x7faa85a7c060;  1 drivers
v0x1110d00_0 .net "sum", 4 0, L_0x1115f30;  alias, 1 drivers
v0x1110e30_0 .net "x", 3 0, v0x1111370_0;  alias, 1 drivers
v0x1110f10_0 .net "y", 3 0, v0x1111430_0;  alias, 1 drivers
L_0x1115c20 .concat [ 4 1 0 0], v0x1111370_0, L_0x7faa85a7c018;
L_0x1115db0 .concat [ 4 1 0 0], v0x1111430_0, L_0x7faa85a7c060;
L_0x1115f30 .arith/sum 5, L_0x1115c20, L_0x1115db0;
S_0x1111070 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x10ca160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1111290_0 .net "clk", 0 0, v0x11154b0_0;  1 drivers
v0x1111370_0 .var "x", 3 0;
v0x1111430_0 .var "y", 3 0;
E_0x10de280/0 .event negedge, v0x1111290_0;
E_0x10de280/1 .event posedge, v0x1111290_0;
E_0x10de280 .event/or E_0x10de280/0, E_0x10de280/1;
S_0x1111510 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x10ca160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1114700_0 .net *"_ivl_43", 0 0, L_0x1118850;  1 drivers
v0x1114800_0 .net "carry_out", 3 0, L_0x1118630;  1 drivers
v0x11148e0_0 .net "sum", 4 0, L_0x1118970;  alias, 1 drivers
v0x11149a0_0 .net "sum_out", 3 0, L_0x1118520;  1 drivers
v0x1114a80_0 .net "x", 3 0, v0x1111370_0;  alias, 1 drivers
v0x1114b90_0 .net "y", 3 0, v0x1111430_0;  alias, 1 drivers
L_0x1116630 .part v0x1111370_0, 0, 1;
L_0x1116760 .part v0x1111430_0, 0, 1;
L_0x1116e90 .part v0x1111370_0, 1, 1;
L_0x1116fc0 .part v0x1111430_0, 1, 1;
L_0x1117120 .part L_0x1118630, 0, 1;
L_0x11177c0 .part v0x1111370_0, 2, 1;
L_0x1117930 .part v0x1111430_0, 2, 1;
L_0x1117a60 .part L_0x1118630, 1, 1;
L_0x1118140 .part v0x1111370_0, 3, 1;
L_0x1118270 .part v0x1111430_0, 3, 1;
L_0x1118480 .part L_0x1118630, 2, 1;
L_0x1118520 .concat8 [ 1 1 1 1], L_0x1116070, L_0x1116990, L_0x11172c0, L_0x1117c50;
L_0x1118630 .concat8 [ 1 1 1 1], L_0x1116520, L_0x1116d80, L_0x11176b0, L_0x1118030;
L_0x1118850 .part L_0x1118630, 3, 1;
L_0x1118970 .concat [ 4 1 0 0], L_0x1118520, L_0x1118850;
S_0x11116f0 .scope module, "fa0" "full_adder" 4 12, 4 21 0, S_0x1111510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x10f1ee0 .functor XOR 1, L_0x1116630, L_0x1116760, C4<0>, C4<0>;
L_0x7faa85a7c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1116070 .functor XOR 1, L_0x10f1ee0, L_0x7faa85a7c0a8, C4<0>, C4<0>;
L_0x1116130 .functor AND 1, L_0x1116630, L_0x1116760, C4<1>, C4<1>;
L_0x1116270 .functor AND 1, L_0x1116630, L_0x7faa85a7c0a8, C4<1>, C4<1>;
L_0x1116360 .functor OR 1, L_0x1116130, L_0x1116270, C4<0>, C4<0>;
L_0x1116470 .functor AND 1, L_0x1116760, L_0x7faa85a7c0a8, C4<1>, C4<1>;
L_0x1116520 .functor OR 1, L_0x1116360, L_0x1116470, C4<0>, C4<0>;
v0x1111980_0 .net *"_ivl_0", 0 0, L_0x10f1ee0;  1 drivers
v0x1111a80_0 .net *"_ivl_10", 0 0, L_0x1116470;  1 drivers
v0x1111b60_0 .net *"_ivl_4", 0 0, L_0x1116130;  1 drivers
v0x1111c50_0 .net *"_ivl_6", 0 0, L_0x1116270;  1 drivers
v0x1111d30_0 .net *"_ivl_8", 0 0, L_0x1116360;  1 drivers
v0x1111e60_0 .net "cin", 0 0, L_0x7faa85a7c0a8;  1 drivers
v0x1111f20_0 .net "cout", 0 0, L_0x1116520;  1 drivers
v0x1111fe0_0 .net "sum", 0 0, L_0x1116070;  1 drivers
v0x11120a0_0 .net "x", 0 0, L_0x1116630;  1 drivers
v0x1112160_0 .net "y", 0 0, L_0x1116760;  1 drivers
S_0x11122c0 .scope module, "fa1" "full_adder" 4 13, 4 21 0, S_0x1111510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1116920 .functor XOR 1, L_0x1116e90, L_0x1116fc0, C4<0>, C4<0>;
L_0x1116990 .functor XOR 1, L_0x1116920, L_0x1117120, C4<0>, C4<0>;
L_0x1116a30 .functor AND 1, L_0x1116e90, L_0x1116fc0, C4<1>, C4<1>;
L_0x1116ad0 .functor AND 1, L_0x1116e90, L_0x1117120, C4<1>, C4<1>;
L_0x1116bc0 .functor OR 1, L_0x1116a30, L_0x1116ad0, C4<0>, C4<0>;
L_0x1116cd0 .functor AND 1, L_0x1116fc0, L_0x1117120, C4<1>, C4<1>;
L_0x1116d80 .functor OR 1, L_0x1116bc0, L_0x1116cd0, C4<0>, C4<0>;
v0x1112520_0 .net *"_ivl_0", 0 0, L_0x1116920;  1 drivers
v0x1112600_0 .net *"_ivl_10", 0 0, L_0x1116cd0;  1 drivers
v0x11126e0_0 .net *"_ivl_4", 0 0, L_0x1116a30;  1 drivers
v0x11127d0_0 .net *"_ivl_6", 0 0, L_0x1116ad0;  1 drivers
v0x11128b0_0 .net *"_ivl_8", 0 0, L_0x1116bc0;  1 drivers
v0x11129e0_0 .net "cin", 0 0, L_0x1117120;  1 drivers
v0x1112aa0_0 .net "cout", 0 0, L_0x1116d80;  1 drivers
v0x1112b60_0 .net "sum", 0 0, L_0x1116990;  1 drivers
v0x1112c20_0 .net "x", 0 0, L_0x1116e90;  1 drivers
v0x1112d70_0 .net "y", 0 0, L_0x1116fc0;  1 drivers
S_0x1112ed0 .scope module, "fa2" "full_adder" 4 14, 4 21 0, S_0x1111510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1117250 .functor XOR 1, L_0x11177c0, L_0x1117930, C4<0>, C4<0>;
L_0x11172c0 .functor XOR 1, L_0x1117250, L_0x1117a60, C4<0>, C4<0>;
L_0x1117360 .functor AND 1, L_0x11177c0, L_0x1117930, C4<1>, C4<1>;
L_0x1117400 .functor AND 1, L_0x11177c0, L_0x1117a60, C4<1>, C4<1>;
L_0x11174f0 .functor OR 1, L_0x1117360, L_0x1117400, C4<0>, C4<0>;
L_0x1117600 .functor AND 1, L_0x1117930, L_0x1117a60, C4<1>, C4<1>;
L_0x11176b0 .functor OR 1, L_0x11174f0, L_0x1117600, C4<0>, C4<0>;
v0x1113140_0 .net *"_ivl_0", 0 0, L_0x1117250;  1 drivers
v0x1113220_0 .net *"_ivl_10", 0 0, L_0x1117600;  1 drivers
v0x1113300_0 .net *"_ivl_4", 0 0, L_0x1117360;  1 drivers
v0x11133f0_0 .net *"_ivl_6", 0 0, L_0x1117400;  1 drivers
v0x11134d0_0 .net *"_ivl_8", 0 0, L_0x11174f0;  1 drivers
v0x1113600_0 .net "cin", 0 0, L_0x1117a60;  1 drivers
v0x11136c0_0 .net "cout", 0 0, L_0x11176b0;  1 drivers
v0x1113780_0 .net "sum", 0 0, L_0x11172c0;  1 drivers
v0x1113840_0 .net "x", 0 0, L_0x11177c0;  1 drivers
v0x1113990_0 .net "y", 0 0, L_0x1117930;  1 drivers
S_0x1113af0 .scope module, "fa3" "full_adder" 4 15, 4 21 0, S_0x1111510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1117be0 .functor XOR 1, L_0x1118140, L_0x1118270, C4<0>, C4<0>;
L_0x1117c50 .functor XOR 1, L_0x1117be0, L_0x1118480, C4<0>, C4<0>;
L_0x1117cc0 .functor AND 1, L_0x1118140, L_0x1118270, C4<1>, C4<1>;
L_0x1117d80 .functor AND 1, L_0x1118140, L_0x1118480, C4<1>, C4<1>;
L_0x1117e70 .functor OR 1, L_0x1117cc0, L_0x1117d80, C4<0>, C4<0>;
L_0x1117f80 .functor AND 1, L_0x1118270, L_0x1118480, C4<1>, C4<1>;
L_0x1118030 .functor OR 1, L_0x1117e70, L_0x1117f80, C4<0>, C4<0>;
v0x1113d30_0 .net *"_ivl_0", 0 0, L_0x1117be0;  1 drivers
v0x1113e30_0 .net *"_ivl_10", 0 0, L_0x1117f80;  1 drivers
v0x1113f10_0 .net *"_ivl_4", 0 0, L_0x1117cc0;  1 drivers
v0x1114000_0 .net *"_ivl_6", 0 0, L_0x1117d80;  1 drivers
v0x11140e0_0 .net *"_ivl_8", 0 0, L_0x1117e70;  1 drivers
v0x1114210_0 .net "cin", 0 0, L_0x1118480;  1 drivers
v0x11142d0_0 .net "cout", 0 0, L_0x1118030;  1 drivers
v0x1114390_0 .net "sum", 0 0, L_0x1117c50;  1 drivers
v0x1114450_0 .net "x", 0 0, L_0x1118140;  1 drivers
v0x11145a0_0 .net "y", 0 0, L_0x1118270;  1 drivers
S_0x1114d20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x10ca160;
 .timescale -12 -12;
E_0x10ddb60 .event anyedge, v0x1115610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1115610_0;
    %nor/r;
    %assign/vec4 v0x1115610_0, 0;
    %wait E_0x10ddb60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1111070;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10de280;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1111430_0, 0;
    %assign/vec4 v0x1111370_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x10ca160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11154b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1115610_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x10ca160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x11154b0_0;
    %inv;
    %store/vec4 v0x11154b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x10ca160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1111290_0, v0x1115960_0, v0x1115a20_0, v0x1115ae0_0, v0x1115820_0, v0x1115760_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x10ca160;
T_5 ;
    %load/vec4 v0x1115550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1115550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1115550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1115550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1115550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1115550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1115550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x10ca160;
T_6 ;
    %wait E_0x10de280;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1115550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1115550_0, 4, 32;
    %load/vec4 v0x11158c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1115550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1115550_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1115550_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1115550_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1115820_0;
    %load/vec4 v0x1115820_0;
    %load/vec4 v0x1115760_0;
    %xor;
    %load/vec4 v0x1115820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1115550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1115550_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1115550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1115550_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4j/iter0/response3/top_module.sv";
