convolution_3d_refsrc_1_Isrc_2_15_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B2) && (Isrc2 < B1)) then 0 else 2)
convolution_3d_refsrc_1_Isrc_2_15_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B2) && (Isrc2 < B1)) then 0 else 2)
convolution_3d_refsrc_6_Isrc_1_1_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B2 < Isrc2) then 0 else (4 * 4))
convolution_3d_refsrc_6_Isrc_1_1_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B2 < Isrc2) then 0 else (4 * 4))
convolution_3d_refsrc_1_Isrc_2_14_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B2) && (Isrc2 < B1)) then 0 else 2)
convolution_3d_refsrc_1_Isrc_2_14_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B2) && (Isrc2 < B1)) then 0 else 2)
convolution_3d_refsrc_8_Isrc_2_13_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B2) && (Isrc2 < B1)) then 0 else (4 * 4))
convolution_3d_refsrc_8_Isrc_2_13_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B2) && (Isrc2 < B1)) then 0 else (4 * 4))
convolution_3d_refsrc_3_Isrc_1_2_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B2) then 0 else 2)
convolution_3d_refsrc_3_Isrc_1_2_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc2 < B2) then 0 else 2)
convolution_3d_refsrc_3_Isrc_2_10_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B2) && (Isrc1 < B1)) then 0 else 2)
convolution_3d_refsrc_3_Isrc_2_10_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B2) && (Isrc1 < B1)) then 0 else 2)
convolution_3d_refsrc_1_Isrc_15_2_18_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B2) && (Isrc2 < B0)) then 0 else 2)
convolution_3d_refsrc_1_Isrc_15_2_18_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B2) && (Isrc2 < B0)) then 0 else 2)
convolution_3d_refsrc_3_Isrc_2_4_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B2)) then 0 else 2)
convolution_3d_refsrc_3_Isrc_2_4_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B2)) then 0 else 2)
convolution_3d_refsrc_8_Isrc_17_2_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B2)) then 0 else (B0 - 4))
convolution_3d_refsrc_8_Isrc_17_2_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B2)) then 0 else (B0 - 4))
convolution_3d_refsrc_3_Isrc_1_13_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B2)) then 0 else 2)
convolution_3d_refsrc_3_Isrc_1_13_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B2)) then 0 else 2)
convolution_3d_refsrc_13_Isrc_14_1_11_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B2) && (Isrc0 < B0)) then 0 else (4 * 4))
convolution_3d_refsrc_13_Isrc_14_1_11_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B2) && (Isrc0 < B0)) then 0 else (4 * 4))
convolution_3d_refsrc_7_Isrc_2_2_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (4 * 4)
convolution_3d_refsrc_7_Isrc_2_2_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (4 * 4)
convolution_3d_refsrc_14_Isrc_8_1_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B0) then 0 else (4 * 4))
convolution_3d_refsrc_14_Isrc_8_1_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B0) then 0 else (4 * 4))
convolution_3d_refsrc_0_Isrc_4_14_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 2)
convolution_3d_refsrc_0_Isrc_4_14_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 2)
convolution_3d_refsrc_3_Isrc_6_1_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B2) && (Isrc0 < B0)) then 0 else 2)
convolution_3d_refsrc_3_Isrc_6_1_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B2) && (Isrc0 < B0)) then 0 else 2)
convolution_3d_refsrc_10_Isrc_7_2_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B2) && (Isrc2 < B0)) then 0 else Isrc0)
convolution_3d_refsrc_10_Isrc_7_2_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B2) && (Isrc2 < B0)) then 0 else Isrc0)
convolution_3d_refsrc_12_Isrc_12_13_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (4 * 4))
convolution_3d_refsrc_12_Isrc_12_13_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (4 * 4))
convolution_3d_refsrc_4_Isrc_10_1_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B0) then 0 else 5)
convolution_3d_refsrc_4_Isrc_10_1_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B0) then 0 else 5)
convolution_3d_refsrc_12_Isrc_1_7_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B1 + 2) < (Isrc1 + Isrc1)) then 0 else (4 * 4))
convolution_3d_refsrc_12_Isrc_1_7_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B1 + 2) < (Isrc1 + Isrc1)) then 0 else (4 * 4))
convolution_3d_refsrc_10_Isrc_16_1_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B2) && (Isrc0 < B0)) then 0 else Isrc0)
convolution_3d_refsrc_10_Isrc_16_1_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B2) && (Isrc0 < B0)) then 0 else Isrc0)
convolution_3d_refsrc_11_Isrc_16_1_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B2)) then 0 else Isrc0)
convolution_3d_refsrc_11_Isrc_16_1_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B2)) then 0 else Isrc0)
convolution_3d_refsrc_5_Isrc_1_2_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B2 + 2) < (Isrc2 + Isrc2)) then 0 else 5)
convolution_3d_refsrc_5_Isrc_1_2_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B2 + 2) < (Isrc2 + Isrc2)) then 0 else 5)
convolution_3d_refsrc_0_Isrc_17_17_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
convolution_3d_refsrc_0_Isrc_17_17_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
convolution_3d_refsrc_10_Isrc_1_6_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B2)) then 0 else (Isrc2 - 6))
convolution_3d_refsrc_10_Isrc_1_6_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc1 < B1) && (Isrc2 < B2)) then 0 else (Isrc2 - 6))
convolution_3d_refsrc_6_Isrc_2_12_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B2) && (Isrc2 < B1)) then 0 else (4 * 4))
convolution_3d_refsrc_6_Isrc_2_12_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc2 < B2) && (Isrc2 < B1)) then 0 else (4 * 4))
convolution_3d_refsrc_0_Isrc_17_2_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B0) then 0 else 2)
convolution_3d_refsrc_0_Isrc_17_2_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc0 < B0) then 0 else 2)
convolution_3d_refsrc_9_Isrc_14_1_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B2)) then 0 else (3 + 4))
convolution_3d_refsrc_9_Isrc_14_1_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B2)) then 0 else (3 + 4))
convolution_3d_refsrc_7_Isrc_1_2_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B2 + 2) < (Isrc2 + Isrc2)) then 0 else (4 * 4))
convolution_3d_refsrc_7_Isrc_1_2_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((B2 + 2) < (Isrc2 + Isrc2)) then 0 else (4 * 4))
convolution_3d_refsrc_1_Isrc_4_3_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
convolution_3d_refsrc_1_Isrc_4_3_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
convolution_3d_refsrc_13_Isrc_4_13_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (4 * 4))
convolution_3d_refsrc_13_Isrc_4_13_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (4 * 4))
convolution_3d_refsrc_0_Isrc_2_17_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc1) then 0 else 2)
convolution_3d_refsrc_0_Isrc_2_17_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B1 < Isrc1) then 0 else 2)
convolution_3d_refsrc_8_Isrc_14_1_8_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B2)) then 0 else (4 * 4))
convolution_3d_refsrc_8_Isrc_14_1_8_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk Prog: (if ((Isrc0 < B0) && (Isrc2 < B2)) then 0 else (4 * 4))
