Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"src/ip_core"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\ft245_controller.v" into library work
Parsing module <ft245_controller>.
Analyzing Verilog file "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\ip_core\fifo_generator_0.v" into library work
Parsing module <fifo_generator_0>.
Analyzing Verilog file "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\data_generator.v" into library work
Parsing module <data_generator>.
Analyzing Verilog file "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\data_gateway.v" into library work
Parsing module <data_gateway>.
Analyzing Verilog file "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\ip_core\clock_generator_0.v" into library work
Parsing module <clock_generator_0>.
Analyzing Verilog file "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clock_generator_0>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=15,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=5,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKIN_PERIOD=37.037,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\ip_core\clock_generator_0.v" Line 114: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\ip_core\clock_generator_0.v" Line 115: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\ip_core\clock_generator_0.v" Line 116: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\ip_core\clock_generator_0.v" Line 117: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\ip_core\clock_generator_0.v" Line 118: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\ip_core\clock_generator_0.v" Line 119: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <data_generator>.

Elaborating module <data_gateway>.

Elaborating module <fifo_generator_0>.
WARNING:HDLCompiler:1499 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\ip_core\fifo_generator_0.v" Line 39: Empty module <fifo_generator_0> remains a black box.

Elaborating module <ft245_controller>.
WARNING:HDLCompiler:189 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\top.v" Line 47: Size mismatch in connection of port <rx_ready>. Formal port size is 1-bit while actual signal size is 32-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\top.v".
INFO:Xst:3210 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\top.v" line 40: Output port <rx_data> of the instance <u_data_gateway> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\top.v" line 40: Output port <tx_ready> of the instance <u_data_gateway> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\top.v" line 40: Output port <rx_valid> of the instance <u_data_gateway> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clock_generator_0>.
    Related source file is "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\ip_core\clock_generator_0.v".
    Summary:
	no macro.
Unit <clock_generator_0> synthesized.

Synthesizing Unit <data_generator>.
    Related source file is "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\data_generator.v".
    Found 1-bit register for signal <trigger_tick>.
    Found 32-bit register for signal <data_ctr>.
    Found 32-bit register for signal <data>.
    Found 1-bit register for signal <valid>.
    Found 1-bit register for signal <trigger_prev>.
    Found 32-bit adder for signal <data_ctr[31]_GND_6_o_add_6_OUT> created at line 41.
    Found 32-bit adder for signal <data[31]_GND_6_o_add_14_OUT> created at line 50.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
Unit <data_generator> synthesized.

Synthesizing Unit <data_gateway>.
    Related source file is "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\data_gateway.v".
INFO:Xst:3210 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\data_gateway.v" line 33: Output port <full> of the instance <u_fifo_tx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\data_gateway.v" line 33: Output port <empty> of the instance <u_fifo_tx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\data_gateway.v" line 33: Output port <prog_full> of the instance <u_fifo_tx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\data_gateway.v" line 48: Output port <full> of the instance <u_fifo_rx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\data_gateway.v" line 48: Output port <empty> of the instance <u_fifo_rx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\data_gateway.v" line 48: Output port <prog_empty> of the instance <u_fifo_rx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <data_gateway> synthesized.

Synthesizing Unit <ft245_controller>.
    Related source file is "C:\Users\danie\Desktop\praca_inzynierska\workdir\4\ft245-fifo-usb3.0-converter\master_fifo\src\rtl\ft245_controller.v".
    Register <usb_wr_reg> equivalent to <tx_fifo_read_reg> has been removed
    Register <usb_rd_reg> equivalent to <rx_fifo_write_reg> has been removed
    Found 1-bit register for signal <rx_fifo_write_reg>.
    Found 1-bit register for signal <tx_fifo_read_reg>.
    Found 1-bit register for signal <usb_oe_reg>.
    Found 11-bit register for signal <burst_data_ctr>.
    Found 6-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | usb_clk (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <burst_data_ctr[10]_GND_9_o_add_24_OUT> created at line 87.
    Found 1-bit tristate buffer for signal <usb_data<31>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<30>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<29>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<28>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<27>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<26>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<25>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<24>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<23>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<22>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<21>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<20>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<19>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<18>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<17>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<16>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<15>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<14>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<13>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<12>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<11>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<10>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<9>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<8>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<7>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<6>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<5>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<4>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<3>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<2>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<1>> created at line 91
    Found 1-bit tristate buffer for signal <usb_data<0>> created at line 91
    Found 1-bit tristate buffer for signal <usb_be<3>> created at line 92
    Found 1-bit tristate buffer for signal <usb_be<2>> created at line 92
    Found 1-bit tristate buffer for signal <usb_be<1>> created at line 92
    Found 1-bit tristate buffer for signal <usb_be<0>> created at line 92
    Found 1-bit tristate buffer for signal <rx_fifo_data<31>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<30>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<29>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<28>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<27>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<26>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<25>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<24>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<23>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<22>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<21>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<20>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<19>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<18>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<17>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<16>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<15>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<14>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<13>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<12>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<11>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<10>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<9>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<8>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<7>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<6>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<5>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<4>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<3>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<2>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<1>> created at line 93
    Found 1-bit tristate buffer for signal <rx_fifo_data<0>> created at line 93
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred  68 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <ft245_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 1
 32-bit adder                                          : 2
# Registers                                            : 9
 1-bit register                                        : 6
 11-bit register                                       : 1
 32-bit register                                       : 2
# Tristates                                            : 68
 1-bit tristate buffer                                 : 68
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <src/ip_core/fifo_generator_0.ngc>.
Loading core <fifo_generator_0> for timing and area information for instance <u_fifo_tx>.
Loading core <fifo_generator_0> for timing and area information for instance <u_fifo_rx>.

Synthesizing (advanced) Unit <data_generator>.
The following registers are absorbed into counter <data>: 1 register on signal <data>.
The following registers are absorbed into counter <data_ctr>: 1 register on signal <data_ctr>.
Unit <data_generator> synthesized (advanced).

Synthesizing (advanced) Unit <ft245_controller>.
The following registers are absorbed into counter <burst_data_ctr>: 1 register on signal <burst_data_ctr>.
Unit <ft245_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 11-bit up counter                                     : 1
 32-bit up counter                                     : 2
# Registers                                            : 6
 Flip-Flops                                            : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_data_gateway/u_ft245_controller/FSM_0> on signal <state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000
 000100 | 001
 001000 | 011
 010000 | 010
 100000 | 110
--------------------
INFO:Xst:1901 - Instance u_clock/pll_base_inst in unit u_clock/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2042 - Unit top: 32 internal tristates are replaced by logic (pull-up yes): u_data_gateway/rx_fifo_data<0>, u_data_gateway/rx_fifo_data<10>, u_data_gateway/rx_fifo_data<11>, u_data_gateway/rx_fifo_data<12>, u_data_gateway/rx_fifo_data<13>, u_data_gateway/rx_fifo_data<14>, u_data_gateway/rx_fifo_data<15>, u_data_gateway/rx_fifo_data<16>, u_data_gateway/rx_fifo_data<17>, u_data_gateway/rx_fifo_data<18>, u_data_gateway/rx_fifo_data<19>, u_data_gateway/rx_fifo_data<1>, u_data_gateway/rx_fifo_data<20>, u_data_gateway/rx_fifo_data<21>, u_data_gateway/rx_fifo_data<22>, u_data_gateway/rx_fifo_data<23>, u_data_gateway/rx_fifo_data<24>, u_data_gateway/rx_fifo_data<25>, u_data_gateway/rx_fifo_data<26>, u_data_gateway/rx_fifo_data<27>, u_data_gateway/rx_fifo_data<28>, u_data_gateway/rx_fifo_data<29>, u_data_gateway/rx_fifo_data<2>, u_data_gateway/rx_fifo_data<30>, u_data_gateway/rx_fifo_data<31>, u_data_gateway/rx_fifo_data<3>, u_data_gateway/rx_fifo_data<4>, u_data_gateway/rx_fifo_data<5>, u_data_gateway/rx_fifo_data<6>, u_data_gateway/rx_fifo_data<7>, u_data_gateway/rx_fifo_data<8>, u_data_gateway/rx_fifo_data<9>.

Optimizing unit <top> ...

Optimizing unit <data_generator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_data_gateway/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_data_gateway/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_data_gateway/u_fifo_rx> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_data_gateway/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_data_gateway/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_data_gateway/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_data_gateway/u_fifo_tx> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_data_gateway/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_data_gateway/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_data_gateway/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_data_gateway/u_fifo_rx> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_data_gateway/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_data_gateway/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_data_gateway/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_data_gateway/u_fifo_tx> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_data_gateway/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 968
#      GND                         : 5
#      INV                         : 14
#      LUT1                        : 124
#      LUT2                        : 145
#      LUT3                        : 64
#      LUT4                        : 66
#      LUT5                        : 25
#      LUT6                        : 139
#      MUXCY                       : 228
#      VCC                         : 3
#      XORCY                       : 155
# FlipFlops/Latches                : 488
#      FD                          : 38
#      FDC                         : 248
#      FDCE                        : 120
#      FDE                         : 4
#      FDP                         : 22
#      FDPE                        : 2
#      FDR                         : 11
#      FDRE                        : 42
#      FDS                         : 1
# RAMS                             : 30
#      RAMB16BWER                  : 28
#      RAMB8BWER                   : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 45
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 32
#      OBUF                        : 3
#      OBUFT                       : 4
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             488  out of  18224     2%  
 Number of Slice LUTs:                  577  out of   9112     6%  
    Number used as Logic:               577  out of   9112     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    792
   Number with an unused Flip Flop:     304  out of    792    38%  
   Number with an unused LUT:           215  out of    792    27%  
   Number of fully used LUT-FF pairs:   273  out of    792    34%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    232    19%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               29  out of     32    90%  
    Number using Block RAM only:         29
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_FTDI                           | BUFGP                  | 341   |
u_clock/pll_base_inst/CLKOUT0      | BUFG                   | 192   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.986ns (Maximum Frequency: 167.056MHz)
   Minimum input arrival time before clock: 7.550ns
   Maximum output required time after clock: 6.905ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_FTDI'
  Clock period: 4.424ns (frequency: 226.040MHz)
  Total number of paths / destination ports: 3368 / 1442
-------------------------------------------------------------------------
Delay:               4.424ns (Levels of Logic = 3)
  Source:            u_data_gateway/u_ft245_controller/burst_data_ctr_7 (FF)
  Destination:       u_data_gateway/u_ft245_controller/state_FSM_FFd1 (FF)
  Source Clock:      CLK_FTDI rising
  Destination Clock: CLK_FTDI rising

  Data Path: u_data_gateway/u_ft245_controller/burst_data_ctr_7 to u_data_gateway/u_ft245_controller/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  u_data_gateway/u_ft245_controller/burst_data_ctr_7 (u_data_gateway/u_ft245_controller/burst_data_ctr_7)
     LUT6:I0->O            2   0.254   0.726  u_data_gateway/u_ft245_controller/GND_9_o_GND_9_o_equal_6_o<10>_SW0 (N2)
     LUT6:I5->O            2   0.254   1.156  u_data_gateway/u_ft245_controller/GND_9_o_GND_9_o_equal_6_o<10> (u_data_gateway/u_ft245_controller/GND_9_o_GND_9_o_equal_6_o)
     LUT6:I1->O            1   0.254   0.000  u_data_gateway/u_ft245_controller/state_FSM_FFd1-In1 (u_data_gateway/u_ft245_controller/state_FSM_FFd1-In)
     FDR:D                     0.074          u_data_gateway/u_ft245_controller/state_FSM_FFd1
    ----------------------------------------
    Total                      4.424ns (1.361ns logic, 3.063ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_clock/pll_base_inst/CLKOUT0'
  Clock period: 5.986ns (frequency: 167.056MHz)
  Total number of paths / destination ports: 6546 / 729
-------------------------------------------------------------------------
Delay:               5.986ns (Levels of Logic = 3)
  Source:            u_data_generator/data_21 (FF)
  Destination:       u_data_generator/data_31 (FF)
  Source Clock:      u_clock/pll_base_inst/CLKOUT0 rising
  Destination Clock: u_clock/pll_base_inst/CLKOUT0 rising

  Data Path: u_data_generator/data_21 to u_data_generator/data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.525   1.365  u_data_generator/data_21 (u_data_generator/data_21)
     LUT6:I0->O            1   0.254   0.910  u_data_generator/_n00463 (u_data_generator/_n00463)
     LUT6:I3->O            2   0.235   0.834  u_data_generator/_n00465 (u_data_generator/_n00465)
     LUT5:I3->O           15   0.250   1.154  u_data_generator/_n00467_1 (u_data_generator/_n00467)
     FDR:R                     0.459          u_data_generator/data_31
    ----------------------------------------
    Total                      5.986ns (1.723ns logic, 4.263ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_FTDI'
  Total number of paths / destination ports: 128 / 121
-------------------------------------------------------------------------
Offset:              4.756ns (Levels of Logic = 2)
  Source:            HRST_N (PAD)
  Destination:       u_data_gateway/u_ft245_controller/state_FSM_FFd2 (FF)
  Destination Clock: CLK_FTDI rising

  Data Path: HRST_N to u_data_gateway/u_ft245_controller/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.328   1.712  HRST_N_IBUF (HRST_N_IBUF)
     LUT2:I0->O           10   0.250   1.007  rst1 (rst)
     FDR:R                     0.459          u_data_gateway/u_ft245_controller/state_FSM_FFd1
    ----------------------------------------
    Total                      4.756ns (2.037ns logic, 2.719ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_clock/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 204 / 76
-------------------------------------------------------------------------
Offset:              7.550ns (Levels of Logic = 4)
  Source:            SRST_N (PAD)
  Destination:       u_data_generator/data_31 (FF)
  Destination Clock: u_clock/pll_base_inst/CLKOUT0 rising

  Data Path: SRST_N to u_data_generator/data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.328   2.059  SRST_N_IBUF (SRST_N_IBUF)
     LUT6:I0->O            1   0.254   0.958  u_data_generator/_n00464 (u_data_generator/_n00464)
     LUT6:I2->O            2   0.254   0.834  u_data_generator/_n00465 (u_data_generator/_n00465)
     LUT5:I3->O           15   0.250   1.154  u_data_generator/_n00467_1 (u_data_generator/_n00467)
     FDR:R                     0.459          u_data_generator/data_31
    ----------------------------------------
    Total                      7.550ns (2.545ns logic, 5.005ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_FTDI'
  Total number of paths / destination ports: 206 / 39
-------------------------------------------------------------------------
Offset:              6.905ns (Levels of Logic = 3)
  Source:            u_data_gateway/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       DATA<31> (PAD)
  Source Clock:      CLK_FTDI rising

  Data Path: u_data_gateway/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to DATA<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOPB0    1   2.100   0.958  ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (ramloop[12].ram.ram_doutb<8>)
     LUT6:I2->O            1   0.254   0.681  has_mux_b.B/Mmux_dout_mux251 (DOUTB<31>)
     end scope: 'u_data_gateway/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:DOUTB<31>'
     end scope: 'u_data_gateway/u_fifo_tx:dout<31>'
     IOBUF:I->IO               2.912          DATA_31_IOBUF (DATA<31>)
    ----------------------------------------
    Total                      6.905ns (5.266ns logic, 1.639ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_FTDI
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CLK_FTDI                     |    4.424|         |         |         |
u_clock/pll_base_inst/CLKOUT0|    1.280|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_clock/pll_base_inst/CLKOUT0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CLK_FTDI                     |    1.280|         |         |         |
u_clock/pll_base_inst/CLKOUT0|    5.986|         |         |         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.02 secs
 
--> 

Total memory usage is 4502512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :   26 (   0 filtered)

