Covered -- Verilog Coverage Verbose Report
==========================================

LINE COVERAGE RESULTS BY INSTANCE
---------------------------------
Instance                                           Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------
  main                                               0/    0/    0      100%
  main.switch                                        6/    0/    6      100%
=================================================================================

TOGGLE COVERAGE RESULTS BY INSTANCE
-----------------------------------
Instance                                                   Toggle 0 -> 1                       Toggle 1 -> 0
                                                   Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  main                                               4/    2/    6       67%             3/    3/    6       50%
  main.switch                                        4/    2/    6       67%             3/    3/    6       50%

Module: main, File: ifelse1.v, Instance: main
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
sel                       0->1: 1'h1
......................... 1->0: 1'h0 ...
b                         0->1: 1'h0
......................... 1->0: 1'h1 ...
a                         0->1: 1'h1
......................... 1->0: 1'h0 ...
reset                     0->1: 1'h0
......................... 1->0: 1'h1 ...
z                         0->1: 1'h1
......................... 1->0: 1'h0 ...

Module: mux, File: ./lib/mux.v, Instance: main.switch
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
reset                     0->1: 1'h0
......................... 1->0: 1'h1 ...
a                         0->1: 1'h1
......................... 1->0: 1'h0 ...
b                         0->1: 1'h0
......................... 1->0: 1'h1 ...
sel                       0->1: 1'h1
......................... 1->0: 1'h0 ...
z                         0->1: 1'h1
......................... 1->0: 1'h0 ...
===============================================================================================================

COMBINATIONAL LOGIC COVERAGE RESULTS BY INSTANCE
------------------------------------------------
Instance                                               Logic Combinations
                                                  Hit/Miss/Total    Percent hit
-------------------------------------------------------------------------------
  main                                              0/   0/   0      100%
  main.switch                                       8/   2/  10       80%

Module: mux, File: ./lib/mux.v, Instance: main.switch
--------------------------------------------------------
Missed Combinations
====================================================
 Line #     Expression
====================================================
     17:     z  =  a 
                  |1|


Expression 1   (1/2)
^^^^^^^^^^^^^ - 
 E | E
=0=|=1=
 *    

====================================================
 Line #     Expression
====================================================
     19:     z  =  b 
                  |1|


Expression 1   (1/2)
^^^^^^^^^^^^^ - 
 E | E
=0=|=1=
     *


=================================================================================

FINITE STATE MACHINE COVERAGE RESULTS BY INSTANCE
-------------------------------------------------
                                                               State                             Arc
Instance                                          Hit/Miss/Total    Percent hit    Hit/Miss/Total    Percent hit
----------------------------------------------------------------------------------------------------------------
  main                                              0/   0/   0      100%            0/   0/   0      100%
  main.switch                                       0/   0/   0      100%            0/   0/   0      100%
=================================================================================

