module dff(clk,rst,d,q,qb);
input Clk,rst,d;
output reg q;
output qb;
always @(posedge.clk)
begin
if(rst)
q<=0;
else
q<=d;
end
assign qb=~q;
endmodule