/*   SPDX-License-Identifier: BSD-3-Clause
 *   Copyright (c) 2026.
 */

#include "spdk/gpu_dmabuf.h"

#include "spdk/config.h"
#include "spdk/log.h"
#include "spdk/likely.h"
#include "spdk/tree.h"
#include "spdk/util.h"

#if defined(SPDK_CONFIG_MACA)
#include <mcr/maca.h>
#include <mcr/mc_runtime.h>
#include <mcr/mc_runtime_api.h>
#else
#include <cuda.h>
#endif
#include <infiniband/verbs.h>
#include <inttypes.h>
#include <unistd.h>

#if defined(SPDK_CONFIG_MACA)
typedef mcError_t gpu_result_t;
typedef MCdevice gpu_device_t;
typedef mcDeviceptr_t gpu_deviceptr_t;
typedef void *gpu_context_t;

#define GPU_SUCCESS mcSuccess
#define GPU_POINTER_ATTRIBUTE_DEVICE_ORDINAL mcPointerAttributeDevice
#define GPU_MEM_RANGE_HANDLE_TYPE_DMA_BUF_FD mcMemHandleTypePosixFileDescriptor

static gpu_result_t
gpu_init(unsigned int flags)
{
	(void)flags;
	return GPU_SUCCESS;
}

static gpu_result_t
gpu_device_get(gpu_device_t *device, int device_id)
{
	if (device == NULL) {
		return mcErrorInvalidValue;
	}
	*device = (gpu_device_t)device_id;
	return GPU_SUCCESS;
}

static gpu_result_t
gpu_device_primary_ctx_retain(gpu_context_t *ctx, gpu_device_t device)
{
	gpu_result_t rc = mcSetDevice((int)device);

	if (rc == GPU_SUCCESS && ctx != NULL) {
		*ctx = NULL;
	}
	return rc;
}

static gpu_result_t
gpu_device_primary_ctx_release(int device_id)
{
	(void)device_id;
	return GPU_SUCCESS;
}

static gpu_result_t
gpu_ctx_get_current(gpu_context_t *ctx)
{
	if (ctx != NULL) {
		*ctx = NULL;
	}
	return GPU_SUCCESS;
}

static gpu_result_t
gpu_ctx_set_current(gpu_context_t ctx)
{
	(void)ctx;
	return GPU_SUCCESS;
}

static gpu_result_t
gpu_pointer_get_attribute(void *data, int attribute, gpu_deviceptr_t ptr)
{
	(void)data;
	(void)attribute;
	(void)ptr;
	return mcErrorNotSupported;
}

static gpu_result_t
gpu_mem_get_address_range(gpu_deviceptr_t *base, size_t *size, gpu_deviceptr_t ptr)
{
	return mcMemGetAddressRange(base, size, ptr);
}

static gpu_result_t
gpu_mem_get_handle_for_address_range(int *fd, gpu_deviceptr_t base, size_t size,
				     int handle_type, unsigned long long flags)
{
	return mcMemGetHandleForAddressRange(fd, base, size, handle_type, flags);
}

static const char *
gpu_error_string(gpu_result_t rc)
{
	const char *errstr = mcGetErrorString(rc);

	return errstr != NULL ? errstr : "unknown MACA error";
}
#else
typedef CUresult gpu_result_t;
typedef CUdevice gpu_device_t;
typedef CUdeviceptr gpu_deviceptr_t;
typedef CUcontext gpu_context_t;

#define GPU_SUCCESS CUDA_SUCCESS
#define GPU_POINTER_ATTRIBUTE_DEVICE_ORDINAL CU_POINTER_ATTRIBUTE_DEVICE_ORDINAL
#define GPU_MEM_RANGE_HANDLE_TYPE_DMA_BUF_FD CU_MEM_RANGE_HANDLE_TYPE_DMA_BUF_FD

static gpu_result_t
gpu_init(unsigned int flags)
{
	return cuInit(flags);
}

static gpu_result_t
gpu_device_get(gpu_device_t *device, int device_id)
{
	return cuDeviceGet(device, device_id);
}

static gpu_result_t
gpu_device_primary_ctx_retain(gpu_context_t *ctx, gpu_device_t device)
{
	return cuDevicePrimaryCtxRetain(ctx, device);
}

static gpu_result_t
gpu_device_primary_ctx_release(int device_id)
{
	return cuDevicePrimaryCtxRelease(device_id);
}

static gpu_result_t
gpu_ctx_get_current(gpu_context_t *ctx)
{
	return cuCtxGetCurrent(ctx);
}

static gpu_result_t
gpu_ctx_set_current(gpu_context_t ctx)
{
	return cuCtxSetCurrent(ctx);
}

static gpu_result_t
gpu_pointer_get_attribute(void *data, int attribute, gpu_deviceptr_t ptr)
{
	return cuPointerGetAttribute(data, attribute, ptr);
}

static gpu_result_t
gpu_mem_get_address_range(gpu_deviceptr_t *base, size_t *size, gpu_deviceptr_t ptr)
{
	return cuMemGetAddressRange(base, size, ptr);
}

static gpu_result_t
gpu_mem_get_handle_for_address_range(int *fd, gpu_deviceptr_t base, size_t size,
				     int handle_type, unsigned long long flags)
{
	return cuMemGetHandleForAddressRange(fd, base, size, handle_type, flags);
}

static const char *
gpu_error_string(gpu_result_t rc)
{
	const char *errstr = NULL;

	if (cuGetErrorString(rc, &errstr) == CUDA_SUCCESS && errstr != NULL) {
		return errstr;
	}

	return "unknown CUDA error";
}
#endif

struct gpu_dmabuf_mr {
	void *addr;
	size_t len;
	int device_id;
	struct ibv_pd *pd;
	struct ibv_mr *mr;
	RB_ENTRY(gpu_dmabuf_mr) node;
};

RB_HEAD(gpu_dmabuf_mr_tree, gpu_dmabuf_mr);

struct gpu_dmabuf_region {
	void *addr;
	size_t len;
	int device_id;
	RB_ENTRY(gpu_dmabuf_region) node;
};

RB_HEAD(gpu_dmabuf_region_tree, gpu_dmabuf_region);

struct gpu_dmabuf_cuda_ctx {
	int device_id;
	gpu_context_t cuda_ctx;
	TAILQ_ENTRY(gpu_dmabuf_cuda_ctx) link;
};

struct gpu_dmabuf_domain {
	struct spdk_memory_domain *domain;
	pthread_mutex_t lock;
	struct gpu_dmabuf_mr_tree mr_cache;
	struct gpu_dmabuf_region_tree regions;
	TAILQ_HEAD(, gpu_dmabuf_cuda_ctx) cuda_ctxs;
	int cuda_device_id;
	gpu_context_t cuda_ctx;
	bool owns_cuda_ctx;
	uint32_t rdma_access_flags;
	TAILQ_ENTRY(gpu_dmabuf_domain) link;
};

// 这个应该使用读写锁的
static pthread_mutex_t g_gpu_dmabuf_domains_lock = PTHREAD_MUTEX_INITIALIZER;
static TAILQ_HEAD(, gpu_dmabuf_domain) g_gpu_dmabuf_domains = TAILQ_HEAD_INITIALIZER(
			g_gpu_dmabuf_domains);

static int
gpu_dmabuf_mr_compare(struct gpu_dmabuf_mr *a, struct gpu_dmabuf_mr *b)
{
	uintptr_t a_pd = (uintptr_t)a->pd;
	uintptr_t b_pd = (uintptr_t)b->pd;
	uintptr_t a_addr = (uintptr_t)a->addr;
	uintptr_t b_addr = (uintptr_t)b->addr;

	if (a->device_id != b->device_id) {
		return a->device_id < b->device_id ? -1 : 1;
	}

	if (a_pd != b_pd) {
		return a_pd < b_pd ? -1 : 1;
	}

	if (a_addr != b_addr) {
		return a_addr < b_addr ? -1 : 1;
	}

	return 0;
}

RB_GENERATE_STATIC(gpu_dmabuf_mr_tree, gpu_dmabuf_mr, node, gpu_dmabuf_mr_compare);

static int
gpu_dmabuf_region_compare(struct gpu_dmabuf_region *a, struct gpu_dmabuf_region *b)
{
	uintptr_t a_addr = (uintptr_t)a->addr;
	uintptr_t b_addr = (uintptr_t)b->addr;

	if (a_addr != b_addr) {
		return a_addr < b_addr ? -1 : 1;
	}

	return 0;
}

RB_GENERATE_STATIC(gpu_dmabuf_region_tree, gpu_dmabuf_region, node,
		   gpu_dmabuf_region_compare);

#define GPU_DMABUF_OPTS_HAS(opts, field) \
	((opts)->size >= offsetof(struct spdk_gpu_dmabuf_memory_domain_opts, field) + sizeof((opts)->field))

static uint32_t
gpu_dmabuf_default_access_flags(void)
{
	uint32_t flags = IBV_ACCESS_LOCAL_WRITE | IBV_ACCESS_REMOTE_READ | IBV_ACCESS_REMOTE_WRITE;

#ifdef IBV_ACCESS_RELAXED_ORDERING
	flags |= IBV_ACCESS_RELAXED_ORDERING;
#endif

	return flags;
}

void
spdk_gpu_dmabuf_memory_domain_get_opts(struct spdk_gpu_dmabuf_memory_domain_opts *opts)
{
	if (opts == NULL) {
		return;
	}

	memset(opts, 0, sizeof(*opts));
	opts->size = sizeof(*opts);
	opts->cuda_device_id = -1;
	opts->rdma_access_flags = gpu_dmabuf_default_access_flags();
}

static struct gpu_dmabuf_domain *
gpu_dmabuf_domain_find(struct spdk_memory_domain *domain)
{
	struct gpu_dmabuf_domain *gd;

	pthread_mutex_lock(&g_gpu_dmabuf_domains_lock);
	TAILQ_FOREACH(gd, &g_gpu_dmabuf_domains, link) {
		if (gd->domain == domain) {
			pthread_mutex_unlock(&g_gpu_dmabuf_domains_lock);
			return gd;
		}
	}
	pthread_mutex_unlock(&g_gpu_dmabuf_domains_lock);

	return NULL;
}

static bool
gpu_dmabuf_range_contains(const struct gpu_dmabuf_mr *entry, void *addr, size_t len)
{
	uintptr_t entry_start = (uintptr_t)entry->addr;
	uintptr_t entry_end = entry_start + entry->len;
	uintptr_t start = (uintptr_t)addr;
	uintptr_t end = start + len;

	return start >= entry_start && end >= start && end <= entry_end;
}

static bool
gpu_dmabuf_range_overlaps(const struct gpu_dmabuf_mr *entry, void *addr, size_t len)
{
	uintptr_t entry_start = (uintptr_t)entry->addr;
	uintptr_t entry_end = entry_start + entry->len;
	uintptr_t start = (uintptr_t)addr;
	uintptr_t end = start + len;

	return end > start && entry_end > entry_start && start < entry_end && entry_start < end;
}

static bool
gpu_dmabuf_region_contains(const struct gpu_dmabuf_region *region, void *addr, size_t len)
{
	uintptr_t region_start = (uintptr_t)region->addr;
	uintptr_t region_end = region_start + region->len;
	uintptr_t start = (uintptr_t)addr;
	uintptr_t end = start + len;

	return start >= region_start && end >= start && end <= region_end;
}

static bool
gpu_dmabuf_region_overlaps(const struct gpu_dmabuf_region *region, void *addr, size_t len)
{
	uintptr_t region_start = (uintptr_t)region->addr;
	uintptr_t region_end = region_start + region->len;
	uintptr_t start = (uintptr_t)addr;
	uintptr_t end = start + len;

	return end > start && region_end > region_start && start < region_end && region_start < end;
}

static int
gpu_dmabuf_get_rdma_pd(struct spdk_memory_domain *dst_domain, struct ibv_pd **pd)
{
	struct spdk_memory_domain_ctx *ctx;
	struct spdk_memory_domain_rdma_ctx *rdma_ctx;

	if (spdk_memory_domain_get_dma_device_type(dst_domain) != SPDK_DMA_DEVICE_TYPE_RDMA) {
		return -ENOTSUP;
	}

	ctx = spdk_memory_domain_get_context(dst_domain);
	if (ctx == NULL || ctx->user_ctx == NULL) {
		return -EINVAL;
	}

	rdma_ctx = ctx->user_ctx;
	if (rdma_ctx->size < offsetof(struct spdk_memory_domain_rdma_ctx, ibv_pd) +
	    sizeof(rdma_ctx->ibv_pd)) {
		return -EINVAL;
	}

	*pd = rdma_ctx->ibv_pd;
	if (*pd == NULL) {
		return -EINVAL;
	}

	return 0;
}

static int
gpu_dmabuf_get_ptr_device_id(struct gpu_dmabuf_domain *gd, void *addr, int *device_id)
{
	gpu_result_t gpu_rc;
	int detected_device_id;

	if (gd->cuda_device_id >= 0) {
		*device_id = gd->cuda_device_id;
		return 0;
	}

	gpu_rc = gpu_pointer_get_attribute(&detected_device_id,
					   GPU_POINTER_ATTRIBUTE_DEVICE_ORDINAL,
					   (gpu_deviceptr_t)addr);
	if (gpu_rc != GPU_SUCCESS) {
#if defined(SPDK_CONFIG_MACA)
		SPDK_ERRLOG("MACA GPU dma-buf requires cuda_device_id to be set explicitly\n");
#else
		SPDK_ERRLOG("gpu_pointer_get_attribute(DEVICE_ORDINAL) failed: %d (%s)\n",
			    gpu_rc, gpu_error_string(gpu_rc));
#endif
		return -EFAULT;
	}

	*device_id = detected_device_id;
	return 0;
}

static int
gpu_dmabuf_get_cuda_ctx(struct gpu_dmabuf_domain *gd, int device_id, gpu_context_t *cuda_ctx)
{
	struct gpu_dmabuf_cuda_ctx *ctx_entry;
	gpu_device_t cuda_device;
	gpu_result_t gpu_rc;

	if (gd->cuda_ctx != NULL) {
		*cuda_ctx = gd->cuda_ctx;
		return 0;
	}

	if (device_id < 0) {
		return -EINVAL;
	}

	TAILQ_FOREACH(ctx_entry, &gd->cuda_ctxs, link) {
		if (ctx_entry->device_id == device_id) {
			*cuda_ctx = ctx_entry->cuda_ctx;
			return 0;
		}
	}

	ctx_entry = calloc(1, sizeof(*ctx_entry));
	if (ctx_entry == NULL) {
		return -ENOMEM;
	}

	gpu_rc = gpu_device_get(&cuda_device, device_id);
	if (gpu_rc != GPU_SUCCESS) {
		SPDK_ERRLOG("gpu_device_get(%d) failed: %d (%s)\n", device_id, gpu_rc,
			    gpu_error_string(gpu_rc));
		free(ctx_entry);
		return -ENODEV;
	}

	gpu_rc = gpu_device_primary_ctx_retain(&ctx_entry->cuda_ctx, cuda_device);
	if (gpu_rc != GPU_SUCCESS) {
		SPDK_ERRLOG("gpu_device_primary_ctx_retain(%d) failed: %d (%s)\n",
			    device_id, gpu_rc, gpu_error_string(gpu_rc));
		free(ctx_entry);
		return -ENODEV;
	}

	ctx_entry->device_id = device_id;
	TAILQ_INSERT_TAIL(&gd->cuda_ctxs, ctx_entry, link);
	*cuda_ctx = ctx_entry->cuda_ctx;
	return 0;
}

static int
gpu_dmabuf_set_cuda_ctx(gpu_context_t cuda_ctx, gpu_context_t *prev_ctx, bool *changed)
{
	gpu_result_t gpu_rc;

	*prev_ctx = NULL;
	*changed = false;
	if (cuda_ctx == NULL) {
		return 0;
	}

	gpu_rc = gpu_ctx_get_current(prev_ctx);
	if (gpu_rc != GPU_SUCCESS) {
		SPDK_ERRLOG("gpu_ctx_get_current() failed: %d (%s)\n", gpu_rc,
			    gpu_error_string(gpu_rc));
		return -EFAULT;
	}

	if (*prev_ctx == cuda_ctx) {
		return 0;
	}

	gpu_rc = gpu_ctx_set_current(cuda_ctx);
	if (gpu_rc != GPU_SUCCESS) {
		SPDK_ERRLOG("gpu_ctx_set_current() failed: %d (%s)\n", gpu_rc,
			    gpu_error_string(gpu_rc));
		return -EFAULT;
	}

	*changed = true;
	return 0;
}

static void
gpu_dmabuf_restore_cuda_ctx(gpu_context_t prev_ctx, bool changed)
{
	gpu_result_t gpu_rc;

	if (!changed) {
		return;
	}

	gpu_rc = gpu_ctx_set_current(prev_ctx);
	if (gpu_rc != GPU_SUCCESS) {
		SPDK_ERRLOG("gpu_ctx_set_current(previous) failed: %d (%s)\n", gpu_rc,
			    gpu_error_string(gpu_rc));
	}
}

static struct gpu_dmabuf_mr *
gpu_dmabuf_find_mr(struct gpu_dmabuf_domain *gd, int device_id, struct ibv_pd *pd, void *addr,
		   size_t len)
{
	struct gpu_dmabuf_mr find = {};
	struct gpu_dmabuf_mr *entry, *prev;

	find.device_id = device_id;
	find.pd = pd;
	find.addr = addr;

	entry = RB_NFIND(gpu_dmabuf_mr_tree, &gd->mr_cache, &find);
	if (entry != NULL && entry->device_id == device_id && entry->pd == pd &&
	    gpu_dmabuf_range_contains(entry, addr, len)) {
		return entry;
	}

	prev = entry != NULL ? RB_PREV(gpu_dmabuf_mr_tree, &gd->mr_cache, entry) :
	       RB_MAX(gpu_dmabuf_mr_tree, &gd->mr_cache);
	if (prev != NULL && prev->device_id == device_id && prev->pd == pd &&
	    gpu_dmabuf_range_contains(prev, addr, len)) {
		return prev;
	}

	return NULL;
}

static struct gpu_dmabuf_mr *
gpu_dmabuf_find_overlapping_mr(struct gpu_dmabuf_domain *gd, int device_id, struct ibv_pd *pd,
			       void *addr, size_t len)
{
	struct gpu_dmabuf_mr find = {};
	struct gpu_dmabuf_mr *entry, *prev;

	find.device_id = device_id;
	find.pd = pd;
	find.addr = addr;

	entry = RB_NFIND(gpu_dmabuf_mr_tree, &gd->mr_cache, &find);
	if (entry != NULL && entry->device_id == device_id && entry->pd == pd &&
	    gpu_dmabuf_range_overlaps(entry, addr, len)) {
		return entry;
	}

	prev = entry != NULL ? RB_PREV(gpu_dmabuf_mr_tree, &gd->mr_cache, entry) :
	       RB_MAX(gpu_dmabuf_mr_tree, &gd->mr_cache);
	if (prev != NULL && prev->device_id == device_id && prev->pd == pd &&
	    gpu_dmabuf_range_overlaps(prev, addr, len)) {
		return prev;
	}

	return NULL;
}

static struct gpu_dmabuf_region *
gpu_dmabuf_find_region(struct gpu_dmabuf_domain *gd, void *addr, size_t len)
{
	struct gpu_dmabuf_region find = {};
	struct gpu_dmabuf_region *entry, *prev;

	find.addr = addr;

	entry = RB_NFIND(gpu_dmabuf_region_tree, &gd->regions, &find);
	if (entry != NULL && gpu_dmabuf_region_contains(entry, addr, len)) {
		return entry;
	}

	prev = entry != NULL ? RB_PREV(gpu_dmabuf_region_tree, &gd->regions, entry) :
	       RB_MAX(gpu_dmabuf_region_tree, &gd->regions);
	if (prev != NULL && gpu_dmabuf_region_contains(prev, addr, len)) {
		return prev;
	}

	return NULL;
}

static struct gpu_dmabuf_region *
gpu_dmabuf_find_overlapping_region(struct gpu_dmabuf_domain *gd, void *addr, size_t len)
{
	struct gpu_dmabuf_region find = {};
	struct gpu_dmabuf_region *entry, *prev;

	find.addr = addr;

	entry = RB_NFIND(gpu_dmabuf_region_tree, &gd->regions, &find);
	if (entry != NULL && gpu_dmabuf_region_overlaps(entry, addr, len)) {
		return entry;
	}

	prev = entry != NULL ? RB_PREV(gpu_dmabuf_region_tree, &gd->regions, entry) :
	       RB_MAX(gpu_dmabuf_region_tree, &gd->regions);
	if (prev != NULL && gpu_dmabuf_region_overlaps(prev, addr, len)) {
		return prev;
	}

	return NULL;
}

static int
gpu_dmabuf_add_region(struct gpu_dmabuf_domain *gd, void *addr, size_t len, int device_id,
		      struct gpu_dmabuf_region **_region)
{
	struct gpu_dmabuf_region *region, *overlap;

	region = gpu_dmabuf_find_region(gd, addr, len);
	if (region != NULL) {
		if (region->device_id != device_id) {
			return -EINVAL;
		}
		*_region = region;
		return 0;
	}

	overlap = gpu_dmabuf_find_overlapping_region(gd, addr, len);
	if (overlap != NULL) {
		return -EINVAL;
	}

	region = calloc(1, sizeof(*region));
	if (region == NULL) {
		return -ENOMEM;
	}

	region->addr = addr;
	region->len = len;
	region->device_id = device_id;
	if (RB_INSERT(gpu_dmabuf_region_tree, &gd->regions, region) != NULL) {
		free(region);
		return -EEXIST;
	}

	*_region = region;
	return 0;
}

static int
gpu_dmabuf_register_mr(struct gpu_dmabuf_domain *gd, int device_id, struct ibv_pd *pd, void *addr,
		       size_t len, struct gpu_dmabuf_mr **_entry)
{
	struct gpu_dmabuf_mr *entry;
	gpu_context_t cuda_ctx;
	gpu_context_t prev_ctx;
	gpu_result_t gpu_rc;
	gpu_deviceptr_t alloc_base;
	size_t alloc_size;
	uintptr_t alloc_offset;
	uint64_t dmabuf_offset;
	bool ctx_changed;
	int dmabuf_fd = -1;
	int rc;

	if (gpu_dmabuf_find_overlapping_mr(gd, device_id, pd, addr, len) != NULL) {
		return -EEXIST;
	}

	entry = calloc(1, sizeof(*entry));
	if (entry == NULL) {
		return -ENOMEM;
	}

	rc = gpu_dmabuf_get_cuda_ctx(gd, device_id, &cuda_ctx);
	if (rc != 0) {
		free(entry);
		return rc;
	}

	rc = gpu_dmabuf_set_cuda_ctx(cuda_ctx, &prev_ctx, &ctx_changed);
	if (rc != 0) {
		free(entry);
		return rc;
	}

	gpu_rc = gpu_mem_get_address_range(&alloc_base, &alloc_size, (gpu_deviceptr_t)addr);
	if (gpu_rc != GPU_SUCCESS) {
		gpu_dmabuf_restore_cuda_ctx(prev_ctx, ctx_changed);
		SPDK_ERRLOG("gpu_mem_get_address_range(addr=%p, len=%zu, device_id=%d) failed: %d (%s)\n",
			    addr, len, device_id, gpu_rc, gpu_error_string(gpu_rc));
		free(entry);
		return -EFAULT;
	}

	if ((uintptr_t)addr < (uintptr_t)alloc_base) {
		gpu_dmabuf_restore_cuda_ctx(prev_ctx, ctx_changed);
		free(entry);
		return -EINVAL;
	}

	alloc_offset = (uintptr_t)addr - (uintptr_t)alloc_base;
	if (alloc_offset > alloc_size || len > alloc_size - alloc_offset) {
		gpu_dmabuf_restore_cuda_ctx(prev_ctx, ctx_changed);
		SPDK_ERRLOG("GPU buffer range is outside allocation: addr=%p len=%zu base=0x%" PRIx64
			    " alloc_size=%zu offset=%" PRIuPTR "\n",
			    addr, len, (uint64_t)alloc_base, alloc_size, alloc_offset);
		free(entry);
		return -EINVAL;
	}

	gpu_rc = gpu_mem_get_handle_for_address_range(&dmabuf_fd, alloc_base, alloc_size,
						      GPU_MEM_RANGE_HANDLE_TYPE_DMA_BUF_FD, 0);
	gpu_dmabuf_restore_cuda_ctx(prev_ctx, ctx_changed);
	if (gpu_rc != GPU_SUCCESS) {
		SPDK_ERRLOG("gpu_mem_get_handle_for_address_range(addr=%p, len=%zu, device_id=%d, base=0x%" PRIx64
			    ", alloc_size=%zu, offset=%" PRIuPTR ") failed: %d (%s)\n",
			    addr, len, device_id, (uint64_t)alloc_base, alloc_size, alloc_offset, gpu_rc,
			    gpu_error_string(gpu_rc));
		free(entry);
		return -EFAULT;
	}

	dmabuf_offset = (uint64_t)alloc_offset;
	entry->mr = ibv_reg_dmabuf_mr(pd, dmabuf_offset, len, (uint64_t)(uintptr_t)addr, dmabuf_fd,
				      gd->rdma_access_flags);
	rc = errno;
	close(dmabuf_fd);
	if (entry->mr == NULL) {
		SPDK_ERRLOG("ibv_reg_dmabuf_mr(addr=%p, len=%zu, device_id=%d, dmabuf_offset=%" PRIu64
			    ") failed: %d\n",
			    addr, len, device_id, dmabuf_offset, rc);
		free(entry);
		return rc ? -rc : -EFAULT;
	}

	entry->addr = addr;
	entry->len = len;
	entry->device_id = device_id;
	entry->pd = pd;
	if (RB_INSERT(gpu_dmabuf_mr_tree, &gd->mr_cache, entry) != NULL) {
		ibv_dereg_mr(entry->mr);
		free(entry);
		return -EEXIST;
	}
	*_entry = entry;

	return 0;
}

int
spdk_gpu_dmabuf_memory_domain_register(struct spdk_memory_domain *domain,
				       struct spdk_memory_domain *rdma_domain, void *addr, size_t len)
{
	struct gpu_dmabuf_domain *gd;
	struct gpu_dmabuf_mr *entry;
	struct gpu_dmabuf_region *region;
	struct ibv_pd *pd;
	int device_id;
	int rc;

	if (addr == NULL || len == 0) {
		return -EINVAL;
	}

	gd = gpu_dmabuf_domain_find(domain);
	if (gd == NULL) {
		return -EINVAL;
	}

	rc = gpu_dmabuf_get_rdma_pd(rdma_domain, &pd);
	if (rc != 0) {
		return rc;
	}

	rc = gpu_dmabuf_get_ptr_device_id(gd, addr, &device_id);
	if (rc != 0) {
		return rc;
	}

	pthread_mutex_lock(&gd->lock);
	rc = gpu_dmabuf_add_region(gd, addr, len, device_id, &region);
	if (rc != 0) {
		pthread_mutex_unlock(&gd->lock);
		return rc;
	}

	entry = gpu_dmabuf_find_mr(gd, region->device_id, pd, region->addr, region->len);
	if (entry == NULL) {
		rc = gpu_dmabuf_register_mr(gd, region->device_id, pd, region->addr, region->len,
					    &entry);
	}
	pthread_mutex_unlock(&gd->lock);

	return rc;
}

/*
 * GPU dma-buf memory domain 的地址翻译回调。
 *
 * 这个函数不是主动搬数据，而是在 SPDK RDMA transport 构造 NVMe-oF 请求时，
 * 把上层传入的 GPU 显存地址描述成 RDMA 能理解的形式。最终产物是
 * result->iov 加 result->rdma.lkey/rkey，远端 NVMe target 会用这些信息
 * 通过 RDMA READ/WRITE 直接访问这段 GPU 显存。
 *
 * 参数说明：
 * - src_domain:
 *   源 memory domain。这里应该是 spdk_gpu_dmabuf_memory_domain_create()
 *   创建出来的 GPU dma-buf domain。函数会用它反查内部的
 *   struct gpu_dmabuf_domain，其中保存 CUDA context、MR cache 和锁。
 *
 * - src_domain_ctx:
 *   上层 I/O 在 opts->memory_domain_ctx 里传进来的可选上下文。
 *   当前实现没有使用它，所以函数开头用 (void)src_domain_ctx 消除 unused
 *   parameter 警告。以后如果 Mooncake 想按请求传 GPU stream、buffer owner、
 *   或者 per-I/O cache hint，可以从这里扩展。
 *
 * - dst_domain:
 *   目标 memory domain。NVMe-oF RDMA 路径里，这个参数应该是 RDMA domain。
 *   本函数会从 dst_domain 的 user context 中取出 struct ibv_pd，因为
 *   ibv_reg_dmabuf_mr() 必须把 GPU dma-buf 注册到具体的 RDMA protection
 *   domain 上。若 dst_domain 不是 RDMA domain，则返回 -ENOTSUP/-EINVAL。
 *
 * - dst_domain_ctx:
 *   目标 domain 在本次翻译时传入的辅助上下文。SPDK RDMA transport 当前会在
 *   这里放 ibv_qp，但本实现优先从 dst_domain 的 RDMA user context 取 ibv_pd，
 *   因此暂时不直接使用 dst_domain_ctx。
 *
 * - addr:
 *   需要翻译的源地址。GPU 场景下它就是 spdk_nvme_ns_cmd_read_ext() 或
 *   spdk_nvme_ns_cmd_write_ext() 的 payload 指针，通常是 cudaMalloc()/cuMemAlloc()
 *   得到的 GPU pointer 加上本次子 I/O 的 offset。
 *
 * - len:
 *   本次 I/O 要访问的字节数。函数会把 addr,len 扩展成 host page size 对齐的
 *   aligned_addr,aligned_len，因为 CUDA 导出 dma-buf 和 RDMA MR 注册通常要求
 *   页对齐范围；但 result 中仍返回原始 addr,len，避免 RDMA 实际访问超出本次 I/O。
 *
 * - result:
 *   输出参数。翻译成功后必须填 iov_count/iov_base/iov_len，以及 RDMA 场景需要的
 *   lkey/rkey。SPDK 的 nvme_rdma_get_memory_translation() 要求 iov_count == 1，
 *   然后会把 result->rdma.lkey/rkey 写进 NVMe-oF keyed SGL。
 */
static int
gpu_dmabuf_translate(struct spdk_memory_domain *src_domain, void *src_domain_ctx,
		     struct spdk_memory_domain *dst_domain,
		     struct spdk_memory_domain_translation_ctx *dst_domain_ctx, void *addr, size_t len,
		     struct spdk_memory_domain_translation_result *result)
{
	struct gpu_dmabuf_domain *gd;
	struct gpu_dmabuf_mr *entry;
	struct gpu_dmabuf_region *region;
	struct ibv_pd *pd;
	int rc;

	(void)src_domain_ctx;
	(void)dst_domain_ctx;

	gd = gpu_dmabuf_domain_find(src_domain);
	if (gd == NULL) {
		return -EINVAL;
	}

	rc = gpu_dmabuf_get_rdma_pd(dst_domain, &pd);
	if (rc != 0) {
		return rc;
	}

	pthread_mutex_lock(&gd->lock);
	region = gpu_dmabuf_find_region(gd, addr, len);
	if (region == NULL) {
		pthread_mutex_unlock(&gd->lock);
		return -EINVAL;
	}

	entry = gpu_dmabuf_find_mr(gd, region->device_id, pd, addr, len);
	if (entry == NULL) {
		// liuda 理论上走到这里会有问题，在正常注册的场景下不会走到这里的
		rc = gpu_dmabuf_register_mr(gd, region->device_id, pd, region->addr, region->len,
					    &entry);
		if (rc != 0) {
			pthread_mutex_unlock(&gd->lock);
			return rc;
		}
	}

	result->size = sizeof(*result);
	result->iov_count = 1;
	result->iov.iov_base = addr;
	result->iov.iov_len = len;
	result->dst_domain = dst_domain;
	result->rdma.lkey = entry->mr->lkey;
	result->rdma.rkey = entry->mr->rkey;
	pthread_mutex_unlock(&gd->lock);

	return 0;
}

static void
gpu_dmabuf_dereg_mr(struct gpu_dmabuf_mr *entry)
{
	if (entry->mr != NULL) {
		ibv_dereg_mr(entry->mr);
	}

	free(entry);
}

static void
gpu_dmabuf_release_cuda_ctxs(struct gpu_dmabuf_domain *gd)
{
	struct gpu_dmabuf_cuda_ctx *ctx_entry;

	while ((ctx_entry = TAILQ_FIRST(&gd->cuda_ctxs)) != NULL) {
		TAILQ_REMOVE(&gd->cuda_ctxs, ctx_entry, link);
		gpu_device_primary_ctx_release(ctx_entry->device_id);
		free(ctx_entry);
	}
}

static void
gpu_dmabuf_invalidate_range(struct gpu_dmabuf_domain *gd, void *addr, size_t len)
{
	struct gpu_dmabuf_mr *entry, *tmp;
	struct gpu_dmabuf_region *region, *region_tmp;

	if (addr == NULL || len == 0) {
		return;
	}

	pthread_mutex_lock(&gd->lock);
	RB_FOREACH_SAFE(entry, gpu_dmabuf_mr_tree, &gd->mr_cache, tmp) {
		if (gpu_dmabuf_range_overlaps(entry, addr, len)) {
			RB_REMOVE(gpu_dmabuf_mr_tree, &gd->mr_cache, entry);
			gpu_dmabuf_dereg_mr(entry);
		}
	}
	RB_FOREACH_SAFE(region, gpu_dmabuf_region_tree, &gd->regions, region_tmp) {
		if (gpu_dmabuf_region_overlaps(region, addr, len)) {
			RB_REMOVE(gpu_dmabuf_region_tree, &gd->regions, region);
			free(region);
		}
	}
	pthread_mutex_unlock(&gd->lock);
}

int
spdk_gpu_dmabuf_memory_domain_create(struct spdk_memory_domain **domain,
				     const struct spdk_gpu_dmabuf_memory_domain_opts *opts)
{
	struct spdk_gpu_dmabuf_memory_domain_opts local_opts;
	struct gpu_dmabuf_domain *gd;
	gpu_device_t cuda_device;
	gpu_result_t gpu_rc;
	int rc;

	if (domain == NULL) {
		return -EINVAL;
	}

	spdk_gpu_dmabuf_memory_domain_get_opts(&local_opts);
	if (opts != NULL) {
		if (opts->size == 0) {
			return -EINVAL;
		}
		if (GPU_DMABUF_OPTS_HAS(opts, id)) {
			local_opts.id = opts->id;
		}
		if (GPU_DMABUF_OPTS_HAS(opts, cuda_device_id)) {
			local_opts.cuda_device_id = opts->cuda_device_id;
		}
		if (GPU_DMABUF_OPTS_HAS(opts, cuda_context)) {
			local_opts.cuda_context = opts->cuda_context;
		}
		if (GPU_DMABUF_OPTS_HAS(opts, rdma_access_flags) && opts->rdma_access_flags != 0) {
			local_opts.rdma_access_flags = opts->rdma_access_flags;
		}
	}

	if (local_opts.cuda_device_id < -1) {
		return -EINVAL;
	}

	gd = calloc(1, sizeof(*gd));
	if (gd == NULL) {
		return -ENOMEM;
	}

	pthread_mutex_init(&gd->lock, NULL);
	RB_INIT(&gd->mr_cache);
	RB_INIT(&gd->regions);
	TAILQ_INIT(&gd->cuda_ctxs);
	gd->cuda_device_id = local_opts.cuda_device_id;
	gd->cuda_ctx = (gpu_context_t)local_opts.cuda_context;
	gd->rdma_access_flags = local_opts.rdma_access_flags;

	gpu_rc = gpu_init(0);
	if (gpu_rc != GPU_SUCCESS) {
		SPDK_ERRLOG("gpu_init() failed: %d (%s)\n", gpu_rc, gpu_error_string(gpu_rc));
		rc = -ENODEV;
		goto err_free;
	}

	if (gd->cuda_ctx == NULL && gd->cuda_device_id >= 0) {
		gpu_rc = gpu_device_get(&cuda_device, gd->cuda_device_id);
		if (gpu_rc != GPU_SUCCESS) {
			SPDK_ERRLOG("gpu_device_get(%d) failed: %d (%s)\n", gd->cuda_device_id,
				    gpu_rc, gpu_error_string(gpu_rc));
			rc = -ENODEV;
			goto err_free;
		}

		gpu_rc = gpu_device_primary_ctx_retain(&gd->cuda_ctx, cuda_device);
		if (gpu_rc != GPU_SUCCESS) {
			SPDK_ERRLOG("gpu_device_primary_ctx_retain(%d) failed: %d (%s)\n",
				    gd->cuda_device_id, gpu_rc, gpu_error_string(gpu_rc));
			rc = -ENODEV;
			goto err_free;
		}
		gd->owns_cuda_ctx = true;
	}

	rc = spdk_memory_domain_create(&gd->domain, SPDK_DMA_DEVICE_VENDOR_SPECIFIC_TYPE_START,
				       NULL, local_opts.id ? local_opts.id : SPDK_GPU_DMABUF_DMA_DEVICE);
	if (rc != 0) {
		goto err_release_cuda_ctx;
	}

	spdk_memory_domain_set_translation(gd->domain, gpu_dmabuf_translate);

	pthread_mutex_lock(&g_gpu_dmabuf_domains_lock);
	TAILQ_INSERT_TAIL(&g_gpu_dmabuf_domains, gd, link);
	pthread_mutex_unlock(&g_gpu_dmabuf_domains_lock);

	*domain = gd->domain;

	return 0;

err_release_cuda_ctx:
	if (gd->owns_cuda_ctx) {
		gpu_device_primary_ctx_release(gd->cuda_device_id);
	}
err_free:
	pthread_mutex_destroy(&gd->lock);
	free(gd);
	return rc;
}

void
spdk_gpu_dmabuf_memory_domain_invalidate(struct spdk_memory_domain *domain, void *addr, size_t len)
{
	struct gpu_dmabuf_domain *gd;

	gd = gpu_dmabuf_domain_find(domain);
	if (gd == NULL) {
		return;
	}

	gpu_dmabuf_invalidate_range(gd, addr, len);
}

void
spdk_gpu_dmabuf_memory_domain_destroy(struct spdk_memory_domain *domain)
{
	struct gpu_dmabuf_domain *gd;
	struct gpu_dmabuf_mr *entry, *tmp;
	struct gpu_dmabuf_region *region, *region_tmp;

	gd = gpu_dmabuf_domain_find(domain);
	if (gd == NULL) {
		return;
	}

	pthread_mutex_lock(&g_gpu_dmabuf_domains_lock);
	TAILQ_REMOVE(&g_gpu_dmabuf_domains, gd, link);
	pthread_mutex_unlock(&g_gpu_dmabuf_domains_lock);

	pthread_mutex_lock(&gd->lock);
	RB_FOREACH_SAFE(entry, gpu_dmabuf_mr_tree, &gd->mr_cache, tmp) {
		RB_REMOVE(gpu_dmabuf_mr_tree, &gd->mr_cache, entry);
		gpu_dmabuf_dereg_mr(entry);
	}
	RB_FOREACH_SAFE(region, gpu_dmabuf_region_tree, &gd->regions, region_tmp) {
		RB_REMOVE(gpu_dmabuf_region_tree, &gd->regions, region);
		free(region);
	}
	pthread_mutex_unlock(&gd->lock);

	spdk_memory_domain_destroy(gd->domain);

	if (gd->owns_cuda_ctx) {
		gpu_device_primary_ctx_release(gd->cuda_device_id);
	}
	gpu_dmabuf_release_cuda_ctxs(gd);

	pthread_mutex_destroy(&gd->lock);
	free(gd);
}

SPDK_LOG_REGISTER_COMPONENT(gpu_dmabuf)
