{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586141432364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586141432372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 22:50:32 2020 " "Processing started: Sun Apr 05 22:50:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586141432372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586141432372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab05 -c Lab05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab05 -c Lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586141432372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586141433470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586141433470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_DATAPATH-structural " "Found design unit 1: REG_DATAPATH-structural" {  } { { "reg_datapath.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/Lab05/reg_datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586141450852 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_DATAPATH " "Found entity 1: REG_DATAPATH" {  } { { "reg_datapath.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/Lab05/reg_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586141450852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586141450852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_alu-Behavioral " "Found design unit 1: reg_alu-Behavioral" {  } { { "reg_alu.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/Lab05/reg_alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586141450860 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_alu " "Found entity 1: reg_alu" {  } { { "reg_alu.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/Lab05/reg_alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586141450860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586141450860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab05.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab05-structural " "Found design unit 1: Lab05-structural" {  } { { "Lab05.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/Lab05/Lab05.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586141450867 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab05 " "Found entity 1: Lab05" {  } { { "Lab05.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/Lab05/Lab05.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586141450867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586141450867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcpu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gcpu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcpu_controller-Behavioral " "Found design unit 1: gcpu_controller-Behavioral" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/Lab05/gcpu_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586141450876 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcpu_controller " "Found entity 1: gcpu_controller" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/Lab05/gcpu_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586141450876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586141450876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab05 " "Elaborating entity \"Lab05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586141450946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_DATAPATH REG_DATAPATH:TheRegDatapath " "Elaborating entity \"REG_DATAPATH\" for hierarchy \"REG_DATAPATH:TheRegDatapath\"" {  } { { "Lab05.vhd" "TheRegDatapath" { Text "C:/Users/gregm/Desktop/Digital2020/Lab05/Lab05.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586141450981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_alu REG_DATAPATH:TheRegDatapath\|reg_alu:TheALU " "Elaborating entity \"reg_alu\" for hierarchy \"REG_DATAPATH:TheRegDatapath\|reg_alu:TheALU\"" {  } { { "reg_datapath.vhd" "TheALU" { Text "C:/Users/gregm/Desktop/Digital2020/Lab05/reg_datapath.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586141450984 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CIN reg_alu.vhd(31) " "VHDL Process Statement warning at reg_alu.vhd(31): signal \"CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_alu.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/Lab05/reg_alu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586141450985 "|Lab05|REG_DATAPATH:TheRegDatapath|reg_alu:TheALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcpu_controller gcpu_controller:Control " "Elaborating entity \"gcpu_controller\" for hierarchy \"gcpu_controller:Control\"" {  } { { "Lab05.vhd" "Control" { Text "C:/Users/gregm/Desktop/Digital2020/Lab05/Lab05.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586141450988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586141451885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586141452810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586141452810 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586141452935 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586141452935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586141452935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586141452935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586141452989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 22:50:52 2020 " "Processing ended: Sun Apr 05 22:50:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586141452989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586141452989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586141452989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586141452989 ""}
