Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 15:30:30 2025
| Host         : TEMP-MATI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    77          
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (77)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (177)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (77)
-------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (177)
--------------------------------------------------
 There are 177 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.541        0.000                      0                  232        0.155        0.000                      0                  232        4.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.541        0.000                      0                  232        0.155        0.000                      0                  232        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.952ns (24.672%)  route 2.907ns (75.328%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.568     5.120    U2/CLK
    SLICE_X36Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.680     6.256    U2/lcd_clk_cnt_reg[11]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.380 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.546     6.926    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.050 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.570     7.619    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.743 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.466     8.209    debouncer_inst/lcd_clk
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.333 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.645     8.978    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X36Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.433    14.804    U2/CLK
    SLICE_X36Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[12]/C
                         clock pessimism              0.180    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.520    U2/lcd_clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.952ns (24.672%)  route 2.907ns (75.328%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.568     5.120    U2/CLK
    SLICE_X36Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.680     6.256    U2/lcd_clk_cnt_reg[11]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.380 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.546     6.926    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.050 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.570     7.619    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.743 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.466     8.209    debouncer_inst/lcd_clk
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.333 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.645     8.978    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X36Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.433    14.804    U2/CLK
    SLICE_X36Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[13]/C
                         clock pessimism              0.180    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.520    U2/lcd_clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.952ns (24.672%)  route 2.907ns (75.328%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.568     5.120    U2/CLK
    SLICE_X36Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.680     6.256    U2/lcd_clk_cnt_reg[11]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.380 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.546     6.926    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.050 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.570     7.619    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.743 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.466     8.209    debouncer_inst/lcd_clk
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.333 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.645     8.978    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X36Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.433    14.804    U2/CLK
    SLICE_X36Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/C
                         clock pessimism              0.180    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.520    U2/lcd_clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.952ns (24.672%)  route 2.907ns (75.328%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.568     5.120    U2/CLK
    SLICE_X36Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.680     6.256    U2/lcd_clk_cnt_reg[11]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.380 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.546     6.926    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.050 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.570     7.619    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.743 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.466     8.209    debouncer_inst/lcd_clk
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.333 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.645     8.978    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X36Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.433    14.804    U2/CLK
    SLICE_X36Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[15]/C
                         clock pessimism              0.180    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.520    U2/lcd_clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.952ns (24.585%)  route 2.920ns (75.415%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.568     5.120    U2/CLK
    SLICE_X36Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.680     6.256    U2/lcd_clk_cnt_reg[11]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.380 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.546     6.926    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.050 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.570     7.619    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.743 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.466     8.209    debouncer_inst/lcd_clk
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.333 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.659     8.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X36Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.449    14.821    U2/CLK
    SLICE_X36Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[0]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.630    U2/lcd_clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.952ns (24.585%)  route 2.920ns (75.415%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.568     5.120    U2/CLK
    SLICE_X36Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.680     6.256    U2/lcd_clk_cnt_reg[11]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.380 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.546     6.926    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.050 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.570     7.619    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.743 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.466     8.209    debouncer_inst/lcd_clk
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.333 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.659     8.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X36Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.449    14.821    U2/CLK
    SLICE_X36Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[1]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.630    U2/lcd_clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.952ns (24.585%)  route 2.920ns (75.415%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.568     5.120    U2/CLK
    SLICE_X36Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.680     6.256    U2/lcd_clk_cnt_reg[11]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.380 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.546     6.926    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.050 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.570     7.619    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.743 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.466     8.209    debouncer_inst/lcd_clk
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.333 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.659     8.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X36Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.449    14.821    U2/CLK
    SLICE_X36Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[2]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.630    U2/lcd_clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.952ns (24.585%)  route 2.920ns (75.415%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.568     5.120    U2/CLK
    SLICE_X36Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.680     6.256    U2/lcd_clk_cnt_reg[11]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.380 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.546     6.926    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.050 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.570     7.619    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.743 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.466     8.209    debouncer_inst/lcd_clk
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.333 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.659     8.992    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X36Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.449    14.821    U2/CLK
    SLICE_X36Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[3]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.630    U2/lcd_clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 debouncer_inst/delay_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.182ns (27.305%)  route 3.147ns (72.695%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.119    debouncer_inst/CLK
    SLICE_X33Y43         FDRE                                         r  debouncer_inst/delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456     5.575 f  debouncer_inst/delay_reg[11]/Q
                         net (fo=3, routed)           0.828     6.402    debouncer_inst/delay_reg[11]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.152     6.554 r  debouncer_inst/next_state[1]_i_17/O
                         net (fo=1, routed)           0.647     7.201    debouncer_inst/next_state[1]_i_17_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.326     7.527 f  debouncer_inst/next_state[1]_i_8/O
                         net (fo=2, routed)           0.874     8.401    debouncer_inst/next_state[1]_i_8_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.525 r  debouncer_inst/next_state[1]_i_2/O
                         net (fo=1, routed)           0.798     9.324    debouncer_inst/next_state[1]_i_2_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.448 r  debouncer_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.448    debouncer_inst/next_state[1]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.449    14.821    debouncer_inst/CLK
    SLICE_X31Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)        0.029    15.088    debouncer_inst/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.952ns (24.681%)  route 2.905ns (75.319%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.568     5.120    U2/CLK
    SLICE_X36Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.680     6.256    U2/lcd_clk_cnt_reg[11]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.380 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.546     6.926    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.050 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.570     7.619    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.743 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.466     8.209    debouncer_inst/lcd_clk
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.333 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.644     8.977    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X36Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.449    14.821    U2/CLK
    SLICE_X36Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/C
                         clock pessimism              0.299    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.655    U2/lcd_clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 debouncer_inst/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    debouncer_inst/CLK
    SLICE_X32Y47         FDRE                                         r  debouncer_inst/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  debouncer_inst/next_state_reg[0]/Q
                         net (fo=4, routed)           0.089     1.709    debouncer_inst/next_state[0]
    SLICE_X32Y47         FDRE                                         r  debouncer_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.835     1.993    debouncer_inst/CLK
    SLICE_X32Y47         FDRE                                         r  debouncer_inst/state_reg[0]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.075     1.554    debouncer_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U2/lcd_clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    U2/CLK
    SLICE_X36Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  U2/lcd_clk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.753    U2/lcd_clk_cnt_reg[6]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  U2/lcd_clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    U2/lcd_clk_cnt_reg[4]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  U2/lcd_clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    U2/lcd_clk_cnt_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.007 r  U2/lcd_clk_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    U2/lcd_clk_cnt_reg[12]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.828     1.987    U2/CLK
    SLICE_X36Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[12]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    U2/lcd_clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U2/lcd_clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    U2/CLK
    SLICE_X36Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  U2/lcd_clk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.753    U2/lcd_clk_cnt_reg[6]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  U2/lcd_clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    U2/lcd_clk_cnt_reg[4]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  U2/lcd_clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    U2/lcd_clk_cnt_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.018 r  U2/lcd_clk_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.018    U2/lcd_clk_cnt_reg[12]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.828     1.987    U2/CLK
    SLICE_X36Y50         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    U2/lcd_clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/DIST_OUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.871%)  route 0.116ns (45.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.478    U1/CLK
    SLICE_X36Y43         FDRE                                         r  U1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U1/counter_reg[9]/Q
                         net (fo=2, routed)           0.116     1.735    U1/counter_reg[9]
    SLICE_X39Y43         FDRE                                         r  U1/DIST_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.992    U1/CLK
    SLICE_X39Y43         FDRE                                         r  U1/DIST_OUT_reg[9]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.070     1.564    U1/DIST_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/DIST_OUT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.871%)  route 0.116ns (45.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.478    U1/CLK
    SLICE_X36Y43         FDRE                                         r  U1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U1/counter_reg[11]/Q
                         net (fo=2, routed)           0.116     1.735    U1/counter_reg[11]
    SLICE_X39Y43         FDRE                                         r  U1/DIST_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.992    U1/CLK
    SLICE_X39Y43         FDRE                                         r  U1/DIST_OUT_reg[11]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.066     1.560    U1/DIST_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/DIST_OUT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.478    U1/CLK
    SLICE_X36Y44         FDRE                                         r  U1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U1/counter_reg[13]/Q
                         net (fo=2, routed)           0.118     1.737    U1/counter_reg[13]
    SLICE_X37Y44         FDRE                                         r  U1/DIST_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.992    U1/CLK
    SLICE_X37Y44         FDRE                                         r  U1/DIST_OUT_reg[13]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.070     1.561    U1/DIST_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/DIST_OUT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.478    U1/CLK
    SLICE_X36Y45         FDRE                                         r  U1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U1/counter_reg[17]/Q
                         net (fo=2, routed)           0.118     1.737    U1/counter_reg[17]
    SLICE_X37Y45         FDRE                                         r  U1/DIST_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.992    U1/CLK
    SLICE_X37Y45         FDRE                                         r  U1/DIST_OUT_reg[17]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.070     1.561    U1/DIST_OUT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/DIST_OUT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.478    U1/CLK
    SLICE_X36Y44         FDRE                                         r  U1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U1/counter_reg[12]/Q
                         net (fo=2, routed)           0.126     1.745    U1/counter_reg[12]
    SLICE_X37Y43         FDRE                                         r  U1/DIST_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.992    U1/CLK
    SLICE_X37Y43         FDRE                                         r  U1/DIST_OUT_reg[12]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.070     1.564    U1/DIST_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/DIST_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.660%)  route 0.127ns (47.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.564     1.477    U1/CLK
    SLICE_X36Y42         FDRE                                         r  U1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U1/counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.745    U1/counter_reg[6]
    SLICE_X37Y42         FDRE                                         r  U1/DIST_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    U1/CLK
    SLICE_X37Y42         FDRE                                         r  U1/DIST_OUT_reg[6]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.070     1.560    U1/DIST_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/DIST_OUT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.672%)  route 0.132ns (48.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.478    U1/CLK
    SLICE_X36Y45         FDRE                                         r  U1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U1/counter_reg[16]/Q
                         net (fo=2, routed)           0.132     1.751    U1/counter_reg[16]
    SLICE_X37Y44         FDRE                                         r  U1/DIST_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.992    U1/CLK
    SLICE_X37Y44         FDRE                                         r  U1/DIST_OUT_reg[16]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.072     1.566    U1/DIST_OUT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y39    U1/DIST_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43    U1/DIST_OUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43    U1/DIST_OUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43    U1/DIST_OUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44    U1/DIST_OUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44    U1/DIST_OUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44    U1/DIST_OUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44    U1/DIST_OUT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45    U1/DIST_OUT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39    U1/DIST_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39    U1/DIST_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43    U1/DIST_OUT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43    U1/DIST_OUT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43    U1/DIST_OUT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43    U1/DIST_OUT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43    U1/DIST_OUT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43    U1/DIST_OUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44    U1/DIST_OUT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44    U1/DIST_OUT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39    U1/DIST_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39    U1/DIST_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43    U1/DIST_OUT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43    U1/DIST_OUT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43    U1/DIST_OUT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43    U1/DIST_OUT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43    U1/DIST_OUT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43    U1/DIST_OUT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44    U1/DIST_OUT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44    U1/DIST_OUT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.753ns  (logic 4.191ns (54.063%)  route 3.561ns (45.937%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           3.561     4.039    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.713     7.753 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.753    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 4.064ns (52.617%)  route 3.660ns (47.383%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           3.660     4.178    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     7.724 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.724    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.638ns  (logic 3.993ns (52.283%)  route 3.645ns (47.717%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X43Y47         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           3.645     4.101    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     7.638 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     7.638    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 4.003ns (52.481%)  route 3.625ns (47.519%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           3.625     4.081    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     7.628 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.628    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 4.054ns (53.973%)  route 3.457ns (46.027%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE                         0.000     0.000 r  U2/DEBUG_reg[3]/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/DEBUG_reg[3]/Q
                         net (fo=1, routed)           3.457     3.975    DEBUG_OBUF[3]
    T15                  OBUF (Prop_obuf_I_O)         3.536     7.512 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.512    DEBUG[3]
    T15                                                               r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.340ns  (logic 4.184ns (57.001%)  route 3.156ns (42.999%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           3.156     3.634    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.706     7.340 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.340    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.302ns  (logic 4.042ns (55.350%)  route 3.260ns (44.650%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE                         0.000     0.000 r  U2/DEBUG_reg[4]/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/DEBUG_reg[4]/Q
                         net (fo=1, routed)           3.260     3.778    DEBUG_OBUF[4]
    R15                  OBUF (Prop_obuf_I_O)         3.524     7.302 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.302    DEBUG[4]
    R15                                                               r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 4.043ns (57.565%)  route 2.980ns (42.435%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[2]/C
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.980     3.498    LCD_DATA_OBUF[2]
    M13                  OBUF (Prop_obuf_I_O)         3.525     7.023 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.023    LCD_DATA[2]
    M13                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.898ns  (logic 4.083ns (59.194%)  route 2.815ns (40.806%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE                         0.000     0.000 r  U2/DEBUG_reg[1]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/DEBUG_reg[1]/Q
                         net (fo=1, routed)           2.815     3.333    DEBUG_OBUF[1]
    C1                   OBUF (Prop_obuf_I_O)         3.565     6.898 r  DEBUG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.898    DEBUG[1]
    C1                                                                r  DEBUG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.854ns  (logic 4.058ns (59.202%)  route 2.796ns (40.798%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE                         0.000     0.000 r  U2/DEBUG_reg[2]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/DEBUG_reg[2]/Q
                         net (fo=1, routed)           2.796     3.314    DEBUG_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         3.540     6.854 r  DEBUG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.854    DEBUG[2]
    G1                                                                r  DEBUG[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/char_no_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE                         0.000     0.000 r  U2/char_no_reg[1]/C
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/char_no_reg[1]/Q
                         net (fo=18, routed)          0.128     0.269    U2/char_no_reg_n_0_[1]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.314 r  U2/znak[4]_i_1/O
                         net (fo=1, routed)           0.000     0.314    U2/znak[4]_i_1_n_0
    SLICE_X46Y48         FDCE                                         r  U2/znak_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.847%)  route 0.132ns (41.153%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[1]/C
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[1]/Q
                         net (fo=1, routed)           0.132     0.273    U2/LCD_DATA_VALUE_reg_n_0_[1]
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.048     0.321 r  U2/LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.321    U2/LCD_DATA[1]
    SLICE_X42Y47         FDRE                                         r  U2/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/val_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/last_val_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.771%)  route 0.197ns (58.229%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE                         0.000     0.000 r  U2/val_int_reg[0]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/val_int_reg[0]/Q
                         net (fo=3, routed)           0.197     0.338    U2/val_int[0]
    SLICE_X45Y46         FDRE                                         r  U2/last_val_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_VALUE_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (54.957%)  route 0.152ns (45.043%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE                         0.000     0.000 r  U2/znak_reg[5]/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/znak_reg[5]/Q
                         net (fo=1, routed)           0.152     0.293    U2/znak[5]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.045     0.338 r  U2/LCD_DATA_VALUE[5]_i_1/O
                         net (fo=1, routed)           0.000     0.338    U2/LCD_DATA_VALUE[5]
    SLICE_X42Y48         FDCE                                         r  U2/LCD_DATA_VALUE_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/val_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/dziesiatki_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.370%)  route 0.156ns (45.630%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE                         0.000     0.000 r  U2/val_int_reg[4]/C
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/val_int_reg[4]/Q
                         net (fo=9, routed)           0.156     0.297    U2/val_int[4]
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.342 r  U2/dziesiatki[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    U2/dziesiatki1[1]
    SLICE_X46Y45         FDRE                                         r  U2/dziesiatki_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/init_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/init_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE                         0.000     0.000 r  U2/init_done_reg/C
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/init_done_reg/Q
                         net (fo=3, routed)           0.168     0.309    U2/init_done_reg_n_0
    SLICE_X47Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  U2/init_done_i_1/O
                         net (fo=1, routed)           0.000     0.354    U2/init_done_i_1_n_0
    SLICE_X47Y49         FDCE                                         r  U2/init_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.227ns (63.968%)  route 0.128ns (36.032%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE                         0.000     0.000 r  U2/char_no_reg[2]/C
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U2/char_no_reg[2]/Q
                         net (fo=13, routed)          0.128     0.256    U2/char_no_reg_n_0_[2]
    SLICE_X47Y48         LUT6 (Prop_lut6_I4_O)        0.099     0.355 r  U2/char_no[5]_i_2/O
                         net (fo=1, routed)           0.000     0.355    U2/char_no[5]_i_2_n_0
    SLICE_X47Y48         FDCE                                         r  U2/char_no_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/val_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/last_val_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.141ns (39.318%)  route 0.218ns (60.682%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE                         0.000     0.000 r  U2/val_int_reg[3]/C
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/val_int_reg[3]/Q
                         net (fo=13, routed)          0.218     0.359    U2/val_int[3]
    SLICE_X40Y47         FDRE                                         r  U2/last_val_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/val_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/dziesiatki_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.709%)  route 0.174ns (48.291%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE                         0.000     0.000 r  U2/val_int_reg[3]/C
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/val_int_reg[3]/Q
                         net (fo=13, routed)          0.174     0.315    U2/val_int[3]
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.360 r  U2/dziesiatki[2]_i_1/O
                         net (fo=1, routed)           0.000     0.360    U2/dziesiatki1[2]
    SLICE_X46Y45         FDRE                                         r  U2/dziesiatki_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/reset_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE                         0.000     0.000 r  U2/reset_cnt_reg[0]/C
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/reset_cnt_reg[0]/Q
                         net (fo=5, routed)           0.185     0.326    U2/reset_cnt_reg[0]
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.043     0.369 r  U2/reset_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.369    U2/plusOp[3]
    SLICE_X44Y51         FDRE                                         r  U2/reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/DIST_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/val_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.984ns  (logic 5.949ns (37.219%)  route 10.035ns (62.781%))
  Logic Levels:           20  (CARRY4=10 LUT3=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.119    U1/CLK
    SLICE_X38Y44         FDRE                                         r  U1/DIST_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  U1/DIST_OUT_reg[4]/Q
                         net (fo=16, routed)          1.456     7.093    U1/DIST_OUT[4]
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.217 r  U1/val_int[7]_i_68/O
                         net (fo=2, routed)           0.994     8.211    U1/val_int[7]_i_68_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124     8.335 r  U1/val_int[7]_i_49/O
                         net (fo=2, routed)           1.027     9.362    U1/val_int[7]_i_49_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  U1/val_int[7]_i_53/O
                         net (fo=1, routed)           0.000     9.486    U1/val_int[7]_i_53_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.862 r  U1/val_int_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.862    U1/val_int_reg[7]_i_35_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  U1/val_int_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.979    U1/val_int_reg[7]_i_21_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  U1/val_int_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.096    U1/val_int_reg[7]_i_12_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.419 r  U1/val_int_reg[7]_i_4/O[1]
                         net (fo=21, routed)          1.552    11.972    U1/val_int_reg[7]_i_4_n_6
    SLICE_X44Y43         LUT3 (Prop_lut3_I2_O)        0.306    12.278 r  U1/val_int[3]_i_101/O
                         net (fo=6, routed)           0.818    13.096    U1/val_int[3]_i_101_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124    13.220 r  U1/val_int[3]_i_105/O
                         net (fo=1, routed)           0.000    13.220    U1/val_int[3]_i_105_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.752 r  U1/val_int_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.752    U1/val_int_reg[3]_i_57_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.086 r  U1/val_int_reg[3]_i_37/O[1]
                         net (fo=4, routed)           0.866    14.953    U1/val_int_reg[3]_i_37_n_6
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.331    15.284 r  U1/val_int[3]_i_60/O
                         net (fo=1, routed)           0.806    16.089    U1/val_int[3]_i_60_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    16.415 r  U1/val_int[3]_i_34/O
                         net (fo=1, routed)           0.000    16.415    U1/val_int[3]_i_34_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.948 r  U1/val_int_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.948    U1/val_int_reg[3]_i_10_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.271 r  U1/val_int_reg[3]_i_4/O[1]
                         net (fo=3, routed)           1.013    18.284    U1/val_int_reg[3]_i_4_n_6
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.306    18.590 r  U1/val_int[3]_i_23/O
                         net (fo=1, routed)           0.000    18.590    U1/val_int[3]_i_23_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.991 r  U1/val_int_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.991    U1/val_int_reg[3]_i_5_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.148 f  U1/val_int_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           0.825    19.974    U1/val_int_reg[3]_i_3_n_2
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.329    20.303 r  U1/val_int[7]_i_3/O
                         net (fo=3, routed)           0.676    20.979    U1/val_int[7]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    21.103 r  U1/val_int[7]_i_1/O
                         net (fo=1, routed)           0.000    21.103    U2/D[7]
    SLICE_X44Y44         FDRE                                         r  U2/val_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/val_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.810ns  (logic 5.949ns (37.628%)  route 9.861ns (62.372%))
  Logic Levels:           20  (CARRY4=10 LUT3=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.119    U1/CLK
    SLICE_X38Y44         FDRE                                         r  U1/DIST_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  U1/DIST_OUT_reg[4]/Q
                         net (fo=16, routed)          1.456     7.093    U1/DIST_OUT[4]
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.217 r  U1/val_int[7]_i_68/O
                         net (fo=2, routed)           0.994     8.211    U1/val_int[7]_i_68_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124     8.335 r  U1/val_int[7]_i_49/O
                         net (fo=2, routed)           1.027     9.362    U1/val_int[7]_i_49_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  U1/val_int[7]_i_53/O
                         net (fo=1, routed)           0.000     9.486    U1/val_int[7]_i_53_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.862 r  U1/val_int_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.862    U1/val_int_reg[7]_i_35_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  U1/val_int_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.979    U1/val_int_reg[7]_i_21_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  U1/val_int_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.096    U1/val_int_reg[7]_i_12_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.419 r  U1/val_int_reg[7]_i_4/O[1]
                         net (fo=21, routed)          1.552    11.972    U1/val_int_reg[7]_i_4_n_6
    SLICE_X44Y43         LUT3 (Prop_lut3_I2_O)        0.306    12.278 r  U1/val_int[3]_i_101/O
                         net (fo=6, routed)           0.818    13.096    U1/val_int[3]_i_101_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124    13.220 r  U1/val_int[3]_i_105/O
                         net (fo=1, routed)           0.000    13.220    U1/val_int[3]_i_105_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.752 r  U1/val_int_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.752    U1/val_int_reg[3]_i_57_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.086 r  U1/val_int_reg[3]_i_37/O[1]
                         net (fo=4, routed)           0.866    14.953    U1/val_int_reg[3]_i_37_n_6
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.331    15.284 r  U1/val_int[3]_i_60/O
                         net (fo=1, routed)           0.806    16.089    U1/val_int[3]_i_60_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    16.415 r  U1/val_int[3]_i_34/O
                         net (fo=1, routed)           0.000    16.415    U1/val_int[3]_i_34_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.948 r  U1/val_int_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.948    U1/val_int_reg[3]_i_10_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.271 r  U1/val_int_reg[3]_i_4/O[1]
                         net (fo=3, routed)           1.013    18.284    U1/val_int_reg[3]_i_4_n_6
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.306    18.590 r  U1/val_int[3]_i_23/O
                         net (fo=1, routed)           0.000    18.590    U1/val_int[3]_i_23_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.991 r  U1/val_int_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.991    U1/val_int_reg[3]_i_5_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.148 f  U1/val_int_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           0.653    19.802    U1/val_int_reg[3]_i_3_n_2
    SLICE_X44Y45         LUT3 (Prop_lut3_I0_O)        0.329    20.131 r  U1/val_int[4]_i_2/O
                         net (fo=1, routed)           0.674    20.805    U1/val_int[4]_i_2_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124    20.929 r  U1/val_int[4]_i_1/O
                         net (fo=1, routed)           0.000    20.929    U2/D[4]
    SLICE_X44Y45         FDRE                                         r  U2/val_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/val_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.749ns  (logic 5.949ns (37.773%)  route 9.800ns (62.227%))
  Logic Levels:           20  (CARRY4=10 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.119    U1/CLK
    SLICE_X38Y44         FDRE                                         r  U1/DIST_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  U1/DIST_OUT_reg[4]/Q
                         net (fo=16, routed)          1.456     7.093    U1/DIST_OUT[4]
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.217 r  U1/val_int[7]_i_68/O
                         net (fo=2, routed)           0.994     8.211    U1/val_int[7]_i_68_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124     8.335 r  U1/val_int[7]_i_49/O
                         net (fo=2, routed)           1.027     9.362    U1/val_int[7]_i_49_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  U1/val_int[7]_i_53/O
                         net (fo=1, routed)           0.000     9.486    U1/val_int[7]_i_53_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.862 r  U1/val_int_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.862    U1/val_int_reg[7]_i_35_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  U1/val_int_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.979    U1/val_int_reg[7]_i_21_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  U1/val_int_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.096    U1/val_int_reg[7]_i_12_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.419 r  U1/val_int_reg[7]_i_4/O[1]
                         net (fo=21, routed)          1.552    11.972    U1/val_int_reg[7]_i_4_n_6
    SLICE_X44Y43         LUT3 (Prop_lut3_I2_O)        0.306    12.278 r  U1/val_int[3]_i_101/O
                         net (fo=6, routed)           0.818    13.096    U1/val_int[3]_i_101_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124    13.220 r  U1/val_int[3]_i_105/O
                         net (fo=1, routed)           0.000    13.220    U1/val_int[3]_i_105_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.752 r  U1/val_int_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.752    U1/val_int_reg[3]_i_57_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.086 r  U1/val_int_reg[3]_i_37/O[1]
                         net (fo=4, routed)           0.866    14.953    U1/val_int_reg[3]_i_37_n_6
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.331    15.284 r  U1/val_int[3]_i_60/O
                         net (fo=1, routed)           0.806    16.089    U1/val_int[3]_i_60_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    16.415 r  U1/val_int[3]_i_34/O
                         net (fo=1, routed)           0.000    16.415    U1/val_int[3]_i_34_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.948 r  U1/val_int_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.948    U1/val_int_reg[3]_i_10_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.271 r  U1/val_int_reg[3]_i_4/O[1]
                         net (fo=3, routed)           1.013    18.284    U1/val_int_reg[3]_i_4_n_6
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.306    18.590 r  U1/val_int[3]_i_23/O
                         net (fo=1, routed)           0.000    18.590    U1/val_int[3]_i_23_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.991 r  U1/val_int_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.991    U1/val_int_reg[3]_i_5_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.148 f  U1/val_int_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           0.825    19.974    U1/val_int_reg[3]_i_3_n_2
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.329    20.303 r  U1/val_int[7]_i_3/O
                         net (fo=3, routed)           0.441    20.744    U1/val_int[7]_i_3_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.124    20.868 r  U1/val_int[5]_i_1/O
                         net (fo=1, routed)           0.000    20.868    U2/D[5]
    SLICE_X44Y44         FDRE                                         r  U2/val_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/val_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.744ns  (logic 5.944ns (37.753%)  route 9.800ns (62.247%))
  Logic Levels:           20  (CARRY4=10 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.119    U1/CLK
    SLICE_X38Y44         FDRE                                         r  U1/DIST_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  U1/DIST_OUT_reg[4]/Q
                         net (fo=16, routed)          1.456     7.093    U1/DIST_OUT[4]
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.217 r  U1/val_int[7]_i_68/O
                         net (fo=2, routed)           0.994     8.211    U1/val_int[7]_i_68_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124     8.335 r  U1/val_int[7]_i_49/O
                         net (fo=2, routed)           1.027     9.362    U1/val_int[7]_i_49_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  U1/val_int[7]_i_53/O
                         net (fo=1, routed)           0.000     9.486    U1/val_int[7]_i_53_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.862 r  U1/val_int_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.862    U1/val_int_reg[7]_i_35_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  U1/val_int_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.979    U1/val_int_reg[7]_i_21_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  U1/val_int_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.096    U1/val_int_reg[7]_i_12_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.419 r  U1/val_int_reg[7]_i_4/O[1]
                         net (fo=21, routed)          1.552    11.972    U1/val_int_reg[7]_i_4_n_6
    SLICE_X44Y43         LUT3 (Prop_lut3_I2_O)        0.306    12.278 r  U1/val_int[3]_i_101/O
                         net (fo=6, routed)           0.818    13.096    U1/val_int[3]_i_101_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124    13.220 r  U1/val_int[3]_i_105/O
                         net (fo=1, routed)           0.000    13.220    U1/val_int[3]_i_105_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.752 r  U1/val_int_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.752    U1/val_int_reg[3]_i_57_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.086 r  U1/val_int_reg[3]_i_37/O[1]
                         net (fo=4, routed)           0.866    14.953    U1/val_int_reg[3]_i_37_n_6
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.331    15.284 r  U1/val_int[3]_i_60/O
                         net (fo=1, routed)           0.806    16.089    U1/val_int[3]_i_60_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    16.415 r  U1/val_int[3]_i_34/O
                         net (fo=1, routed)           0.000    16.415    U1/val_int[3]_i_34_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.948 r  U1/val_int_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.948    U1/val_int_reg[3]_i_10_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.271 r  U1/val_int_reg[3]_i_4/O[1]
                         net (fo=3, routed)           1.013    18.284    U1/val_int_reg[3]_i_4_n_6
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.306    18.590 r  U1/val_int[3]_i_23/O
                         net (fo=1, routed)           0.000    18.590    U1/val_int[3]_i_23_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.991 r  U1/val_int_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.991    U1/val_int_reg[3]_i_5_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.148 f  U1/val_int_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           0.825    19.974    U1/val_int_reg[3]_i_3_n_2
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.329    20.303 r  U1/val_int[7]_i_3/O
                         net (fo=3, routed)           0.441    20.744    U1/val_int[7]_i_3_n_0
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.119    20.863 r  U1/val_int[6]_i_1/O
                         net (fo=1, routed)           0.000    20.863    U2/D[6]
    SLICE_X44Y44         FDRE                                         r  U2/val_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/val_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.377ns  (logic 5.853ns (38.064%)  route 9.524ns (61.936%))
  Logic Levels:           19  (CARRY4=10 LUT3=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.119    U1/CLK
    SLICE_X38Y44         FDRE                                         r  U1/DIST_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  U1/DIST_OUT_reg[4]/Q
                         net (fo=16, routed)          1.456     7.093    U1/DIST_OUT[4]
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.217 r  U1/val_int[7]_i_68/O
                         net (fo=2, routed)           0.994     8.211    U1/val_int[7]_i_68_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124     8.335 r  U1/val_int[7]_i_49/O
                         net (fo=2, routed)           1.027     9.362    U1/val_int[7]_i_49_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  U1/val_int[7]_i_53/O
                         net (fo=1, routed)           0.000     9.486    U1/val_int[7]_i_53_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.862 r  U1/val_int_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.862    U1/val_int_reg[7]_i_35_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  U1/val_int_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.979    U1/val_int_reg[7]_i_21_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  U1/val_int_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.096    U1/val_int_reg[7]_i_12_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.419 r  U1/val_int_reg[7]_i_4/O[1]
                         net (fo=21, routed)          1.552    11.972    U1/val_int_reg[7]_i_4_n_6
    SLICE_X44Y43         LUT3 (Prop_lut3_I2_O)        0.306    12.278 r  U1/val_int[3]_i_101/O
                         net (fo=6, routed)           0.818    13.096    U1/val_int[3]_i_101_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124    13.220 r  U1/val_int[3]_i_105/O
                         net (fo=1, routed)           0.000    13.220    U1/val_int[3]_i_105_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.752 r  U1/val_int_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.752    U1/val_int_reg[3]_i_57_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.086 r  U1/val_int_reg[3]_i_37/O[1]
                         net (fo=4, routed)           0.866    14.953    U1/val_int_reg[3]_i_37_n_6
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.331    15.284 r  U1/val_int[3]_i_60/O
                         net (fo=1, routed)           0.806    16.089    U1/val_int[3]_i_60_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    16.415 r  U1/val_int[3]_i_34/O
                         net (fo=1, routed)           0.000    16.415    U1/val_int[3]_i_34_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.948 r  U1/val_int_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.948    U1/val_int_reg[3]_i_10_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.271 r  U1/val_int_reg[3]_i_4/O[1]
                         net (fo=3, routed)           1.013    18.284    U1/val_int_reg[3]_i_4_n_6
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.306    18.590 r  U1/val_int[3]_i_23/O
                         net (fo=1, routed)           0.000    18.590    U1/val_int[3]_i_23_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.991 r  U1/val_int_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.991    U1/val_int_reg[3]_i_5_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.148 r  U1/val_int_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           0.990    20.139    U1/val_int_reg[3]_i_3_n_2
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.357    20.496 r  U1/val_int[1]_i_1/O
                         net (fo=1, routed)           0.000    20.496    U2/D[1]
    SLICE_X45Y44         FDRE                                         r  U2/val_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/val_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.358ns  (logic 5.825ns (37.928%)  route 9.533ns (62.072%))
  Logic Levels:           19  (CARRY4=10 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.119    U1/CLK
    SLICE_X38Y44         FDRE                                         r  U1/DIST_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  U1/DIST_OUT_reg[4]/Q
                         net (fo=16, routed)          1.456     7.093    U1/DIST_OUT[4]
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.217 r  U1/val_int[7]_i_68/O
                         net (fo=2, routed)           0.994     8.211    U1/val_int[7]_i_68_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124     8.335 r  U1/val_int[7]_i_49/O
                         net (fo=2, routed)           1.027     9.362    U1/val_int[7]_i_49_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  U1/val_int[7]_i_53/O
                         net (fo=1, routed)           0.000     9.486    U1/val_int[7]_i_53_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.862 r  U1/val_int_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.862    U1/val_int_reg[7]_i_35_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  U1/val_int_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.979    U1/val_int_reg[7]_i_21_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  U1/val_int_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.096    U1/val_int_reg[7]_i_12_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.419 r  U1/val_int_reg[7]_i_4/O[1]
                         net (fo=21, routed)          1.552    11.972    U1/val_int_reg[7]_i_4_n_6
    SLICE_X44Y43         LUT3 (Prop_lut3_I2_O)        0.306    12.278 r  U1/val_int[3]_i_101/O
                         net (fo=6, routed)           0.818    13.096    U1/val_int[3]_i_101_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124    13.220 r  U1/val_int[3]_i_105/O
                         net (fo=1, routed)           0.000    13.220    U1/val_int[3]_i_105_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.752 r  U1/val_int_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.752    U1/val_int_reg[3]_i_57_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.086 r  U1/val_int_reg[3]_i_37/O[1]
                         net (fo=4, routed)           0.866    14.953    U1/val_int_reg[3]_i_37_n_6
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.331    15.284 r  U1/val_int[3]_i_60/O
                         net (fo=1, routed)           0.806    16.089    U1/val_int[3]_i_60_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    16.415 r  U1/val_int[3]_i_34/O
                         net (fo=1, routed)           0.000    16.415    U1/val_int[3]_i_34_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.948 r  U1/val_int_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.948    U1/val_int_reg[3]_i_10_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.271 r  U1/val_int_reg[3]_i_4/O[1]
                         net (fo=3, routed)           1.013    18.284    U1/val_int_reg[3]_i_4_n_6
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.306    18.590 r  U1/val_int[3]_i_23/O
                         net (fo=1, routed)           0.000    18.590    U1/val_int[3]_i_23_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.991 r  U1/val_int_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.991    U1/val_int_reg[3]_i_5_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.148 r  U1/val_int_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           1.000    20.148    U1/val_int_reg[3]_i_3_n_2
    SLICE_X44Y44         LUT6 (Prop_lut6_I3_O)        0.329    20.477 r  U1/val_int[3]_i_1/O
                         net (fo=1, routed)           0.000    20.477    U2/D[3]
    SLICE_X44Y44         FDRE                                         r  U2/val_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/val_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.351ns  (logic 5.825ns (37.946%)  route 9.526ns (62.054%))
  Logic Levels:           19  (CARRY4=10 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.119    U1/CLK
    SLICE_X38Y44         FDRE                                         r  U1/DIST_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  U1/DIST_OUT_reg[4]/Q
                         net (fo=16, routed)          1.456     7.093    U1/DIST_OUT[4]
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.217 r  U1/val_int[7]_i_68/O
                         net (fo=2, routed)           0.994     8.211    U1/val_int[7]_i_68_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124     8.335 r  U1/val_int[7]_i_49/O
                         net (fo=2, routed)           1.027     9.362    U1/val_int[7]_i_49_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  U1/val_int[7]_i_53/O
                         net (fo=1, routed)           0.000     9.486    U1/val_int[7]_i_53_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.862 r  U1/val_int_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.862    U1/val_int_reg[7]_i_35_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  U1/val_int_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.979    U1/val_int_reg[7]_i_21_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  U1/val_int_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.096    U1/val_int_reg[7]_i_12_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.419 r  U1/val_int_reg[7]_i_4/O[1]
                         net (fo=21, routed)          1.552    11.972    U1/val_int_reg[7]_i_4_n_6
    SLICE_X44Y43         LUT3 (Prop_lut3_I2_O)        0.306    12.278 r  U1/val_int[3]_i_101/O
                         net (fo=6, routed)           0.818    13.096    U1/val_int[3]_i_101_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124    13.220 r  U1/val_int[3]_i_105/O
                         net (fo=1, routed)           0.000    13.220    U1/val_int[3]_i_105_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.752 r  U1/val_int_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.752    U1/val_int_reg[3]_i_57_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.086 r  U1/val_int_reg[3]_i_37/O[1]
                         net (fo=4, routed)           0.866    14.953    U1/val_int_reg[3]_i_37_n_6
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.331    15.284 r  U1/val_int[3]_i_60/O
                         net (fo=1, routed)           0.806    16.089    U1/val_int[3]_i_60_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    16.415 r  U1/val_int[3]_i_34/O
                         net (fo=1, routed)           0.000    16.415    U1/val_int[3]_i_34_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.948 r  U1/val_int_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.948    U1/val_int_reg[3]_i_10_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.271 r  U1/val_int_reg[3]_i_4/O[1]
                         net (fo=3, routed)           1.013    18.284    U1/val_int_reg[3]_i_4_n_6
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.306    18.590 r  U1/val_int[3]_i_23/O
                         net (fo=1, routed)           0.000    18.590    U1/val_int[3]_i_23_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.991 r  U1/val_int_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.991    U1/val_int_reg[3]_i_5_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.148 r  U1/val_int_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           0.992    20.141    U1/val_int_reg[3]_i_3_n_2
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.329    20.470 r  U1/val_int[2]_i_1/O
                         net (fo=1, routed)           0.000    20.470    U2/D[2]
    SLICE_X45Y44         FDRE                                         r  U2/val_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DIST_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/val_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.349ns  (logic 5.825ns (37.951%)  route 9.524ns (62.049%))
  Logic Levels:           19  (CARRY4=10 LUT3=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.119    U1/CLK
    SLICE_X38Y44         FDRE                                         r  U1/DIST_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  U1/DIST_OUT_reg[4]/Q
                         net (fo=16, routed)          1.456     7.093    U1/DIST_OUT[4]
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.217 r  U1/val_int[7]_i_68/O
                         net (fo=2, routed)           0.994     8.211    U1/val_int[7]_i_68_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I4_O)        0.124     8.335 r  U1/val_int[7]_i_49/O
                         net (fo=2, routed)           1.027     9.362    U1/val_int[7]_i_49_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  U1/val_int[7]_i_53/O
                         net (fo=1, routed)           0.000     9.486    U1/val_int[7]_i_53_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.862 r  U1/val_int_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.862    U1/val_int_reg[7]_i_35_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  U1/val_int_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.979    U1/val_int_reg[7]_i_21_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  U1/val_int_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.096    U1/val_int_reg[7]_i_12_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.419 r  U1/val_int_reg[7]_i_4/O[1]
                         net (fo=21, routed)          1.552    11.972    U1/val_int_reg[7]_i_4_n_6
    SLICE_X44Y43         LUT3 (Prop_lut3_I2_O)        0.306    12.278 r  U1/val_int[3]_i_101/O
                         net (fo=6, routed)           0.818    13.096    U1/val_int[3]_i_101_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124    13.220 r  U1/val_int[3]_i_105/O
                         net (fo=1, routed)           0.000    13.220    U1/val_int[3]_i_105_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.752 r  U1/val_int_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.752    U1/val_int_reg[3]_i_57_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.086 r  U1/val_int_reg[3]_i_37/O[1]
                         net (fo=4, routed)           0.866    14.953    U1/val_int_reg[3]_i_37_n_6
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.331    15.284 r  U1/val_int[3]_i_60/O
                         net (fo=1, routed)           0.806    16.089    U1/val_int[3]_i_60_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    16.415 r  U1/val_int[3]_i_34/O
                         net (fo=1, routed)           0.000    16.415    U1/val_int[3]_i_34_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.948 r  U1/val_int_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.948    U1/val_int_reg[3]_i_10_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.271 r  U1/val_int_reg[3]_i_4/O[1]
                         net (fo=3, routed)           1.013    18.284    U1/val_int_reg[3]_i_4_n_6
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.306    18.590 r  U1/val_int[3]_i_23/O
                         net (fo=1, routed)           0.000    18.590    U1/val_int[3]_i_23_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.991 r  U1/val_int_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.991    U1/val_int_reg[3]_i_5_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.148 r  U1/val_int_reg[3]_i_3/CO[1]
                         net (fo=6, routed)           0.990    20.139    U1/val_int_reg[3]_i_3_n_2
    SLICE_X45Y44         LUT4 (Prop_lut4_I3_O)        0.329    20.468 r  U1/val_int[0]_i_1/O
                         net (fo=1, routed)           0.000    20.468    U2/D[0]
    SLICE_X45Y44         FDRE                                         r  U2/val_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/trig_signal_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRIG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.730ns  (logic 3.992ns (69.673%)  route 1.738ns (30.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.626     5.178    U1/CLK
    SLICE_X0Y21          FDSE                                         r  U1/trig_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDSE (Prop_fdse_C_Q)         0.456     5.634 r  U1/trig_signal_reg/Q
                         net (fo=1, routed)           1.738     7.372    TRIG_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.536    10.908 r  TRIG_OBUF_inst/O
                         net (fo=0)                   0.000    10.908    TRIG
    U18                                                               r  TRIG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.084ns  (logic 0.580ns (18.806%)  route 2.504ns (81.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.568     5.120    debouncer_inst/CLK
    SLICE_X32Y48         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=42, routed)          1.873     7.448    U2/pulse_out
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.572 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.632     8.204    U2/reset_cnt0
    SLICE_X44Y51         FDRE                                         r  U2/reset_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_RS_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.141ns (34.590%)  route 0.267ns (65.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    debouncer_inst/CLK
    SLICE_X32Y48         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=42, routed)          0.267     1.887    U2/pulse_out
    SLICE_X41Y48         FDCE                                         f  U2/LCD_RS_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_E_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.141ns (29.885%)  route 0.331ns (70.115%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    debouncer_inst/CLK
    SLICE_X32Y48         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=42, routed)          0.331     1.951    U2/pulse_out
    SLICE_X43Y47         FDPE                                         f  U2/LCD_E_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    debouncer_inst/CLK
    SLICE_X32Y48         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=42, routed)          0.331     1.952    U2/pulse_out
    SLICE_X41Y47         FDCE                                         f  U2/LCD_DATA_VALUE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.141ns (29.844%)  route 0.331ns (70.156%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    debouncer_inst/CLK
    SLICE_X32Y48         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=42, routed)          0.331     1.952    U2/pulse_out
    SLICE_X41Y47         FDCE                                         f  U2/LCD_DATA_VALUE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.141ns (25.990%)  route 0.402ns (74.010%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    debouncer_inst/CLK
    SLICE_X32Y48         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=42, routed)          0.402     2.022    U2/pulse_out
    SLICE_X42Y48         FDCE                                         f  U2/LCD_DATA_VALUE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.141ns (25.990%)  route 0.402ns (74.010%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    debouncer_inst/CLK
    SLICE_X32Y48         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=42, routed)          0.402     2.022    U2/pulse_out
    SLICE_X42Y48         FDCE                                         f  U2/LCD_DATA_VALUE_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.141ns (25.990%)  route 0.402ns (74.010%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    debouncer_inst/CLK
    SLICE_X32Y48         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=42, routed)          0.402     2.022    U2/pulse_out
    SLICE_X42Y48         FDCE                                         f  U2/LCD_DATA_VALUE_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.141ns (25.990%)  route 0.402ns (74.010%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    debouncer_inst/CLK
    SLICE_X32Y48         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=42, routed)          0.402     2.022    U2/pulse_out
    SLICE_X42Y48         FDCE                                         f  U2/LCD_DATA_VALUE_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.141ns (25.990%)  route 0.402ns (74.010%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    debouncer_inst/CLK
    SLICE_X32Y48         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=42, routed)          0.402     2.022    U2/pulse_out
    SLICE_X42Y48         FDCE                                         f  U2/LCD_DATA_VALUE_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.141ns (25.990%)  route 0.402ns (74.010%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.479    debouncer_inst/CLK
    SLICE_X32Y48         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=42, routed)          0.402     2.022    U2/pulse_out
    SLICE_X42Y48         FDCE                                         f  U2/LCD_DATA_VALUE_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.733ns  (logic 1.591ns (23.629%)  route 5.142ns (76.371%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BUTTON_IBUF[0]_inst/O
                         net (fo=2, routed)           5.142     6.609    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.733 r  debouncer_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.733    debouncer_inst/next_state[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  debouncer_inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.449     4.821    debouncer_inst/CLK
    SLICE_X32Y47         FDRE                                         r  debouncer_inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 1.591ns (25.694%)  route 4.601ns (74.306%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BUTTON_IBUF[0]_inst/O
                         net (fo=2, routed)           4.601     6.068    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X31Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.192 r  debouncer_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.192    debouncer_inst/next_state[1]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.449     4.821    debouncer_inst/CLK
    SLICE_X31Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.615ns (33.648%)  route 3.185ns (66.352%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.926     3.417    U1/ECHO_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.541 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          1.259     4.800    U1/counter
    SLICE_X36Y45         FDRE                                         r  U1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448     4.820    U1/CLK
    SLICE_X36Y45         FDRE                                         r  U1/counter_reg[16]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.615ns (33.648%)  route 3.185ns (66.352%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.926     3.417    U1/ECHO_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.541 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          1.259     4.800    U1/counter
    SLICE_X36Y45         FDRE                                         r  U1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448     4.820    U1/CLK
    SLICE_X36Y45         FDRE                                         r  U1/counter_reg[17]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.615ns (33.648%)  route 3.185ns (66.352%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.926     3.417    U1/ECHO_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.541 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          1.259     4.800    U1/counter
    SLICE_X36Y45         FDRE                                         r  U1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448     4.820    U1/CLK
    SLICE_X36Y45         FDRE                                         r  U1/counter_reg[18]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.615ns (33.648%)  route 3.185ns (66.352%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.926     3.417    U1/ECHO_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.541 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          1.259     4.800    U1/counter
    SLICE_X36Y45         FDRE                                         r  U1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448     4.820    U1/CLK
    SLICE_X36Y45         FDRE                                         r  U1/counter_reg[19]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/DIST_OUT_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.767ns  (logic 1.615ns (33.879%)  route 3.152ns (66.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.926     3.417    U1/ECHO_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.541 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          1.226     4.767    U1/counter
    SLICE_X37Y45         FDRE                                         r  U1/DIST_OUT_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448     4.820    U1/CLK
    SLICE_X37Y45         FDRE                                         r  U1/DIST_OUT_reg[17]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/DIST_OUT_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.767ns  (logic 1.615ns (33.879%)  route 3.152ns (66.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.926     3.417    U1/ECHO_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.541 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          1.226     4.767    U1/counter
    SLICE_X37Y45         FDRE                                         r  U1/DIST_OUT_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448     4.820    U1/CLK
    SLICE_X37Y45         FDRE                                         r  U1/DIST_OUT_reg[18]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/DIST_OUT_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.767ns  (logic 1.615ns (33.879%)  route 3.152ns (66.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.926     3.417    U1/ECHO_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.541 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          1.226     4.767    U1/counter
    SLICE_X37Y45         FDRE                                         r  U1/DIST_OUT_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448     4.820    U1/CLK
    SLICE_X37Y45         FDRE                                         r  U1/DIST_OUT_reg[19]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 1.615ns (34.647%)  route 3.047ns (65.353%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.926     3.417    U1/ECHO_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.541 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          1.120     4.662    U1/counter
    SLICE_X36Y44         FDRE                                         r  U1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448     4.820    U1/CLK
    SLICE_X36Y44         FDRE                                         r  U1/counter_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/measure_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.259ns (23.152%)  route 0.859ns (76.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.859     1.118    U1/ECHO_IBUF
    SLICE_X36Y39         FDRE                                         r  U1/measure_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.832     1.990    U1/CLK
    SLICE_X36Y39         FDRE                                         r  U1/measure_start_reg/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.259ns (20.849%)  route 0.983ns (79.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.983     1.241    U1/ECHO_IBUF
    SLICE_X36Y41         FDRE                                         r  U1/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    U1/CLK
    SLICE_X36Y41         FDRE                                         r  U1/counter_reg[0]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.259ns (20.849%)  route 0.983ns (79.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.983     1.241    U1/ECHO_IBUF
    SLICE_X36Y41         FDRE                                         r  U1/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    U1/CLK
    SLICE_X36Y41         FDRE                                         r  U1/counter_reg[1]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.259ns (20.849%)  route 0.983ns (79.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.983     1.241    U1/ECHO_IBUF
    SLICE_X36Y41         FDRE                                         r  U1/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    U1/CLK
    SLICE_X36Y41         FDRE                                         r  U1/counter_reg[2]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.259ns (20.849%)  route 0.983ns (79.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.983     1.241    U1/ECHO_IBUF
    SLICE_X36Y41         FDRE                                         r  U1/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    U1/CLK
    SLICE_X36Y41         FDRE                                         r  U1/counter_reg[3]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.259ns (19.792%)  route 1.049ns (80.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.049     1.308    U1/ECHO_IBUF
    SLICE_X36Y42         FDRE                                         r  U1/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    U1/CLK
    SLICE_X36Y42         FDRE                                         r  U1/counter_reg[4]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.259ns (19.792%)  route 1.049ns (80.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.049     1.308    U1/ECHO_IBUF
    SLICE_X36Y42         FDRE                                         r  U1/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    U1/CLK
    SLICE_X36Y42         FDRE                                         r  U1/counter_reg[5]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.259ns (19.792%)  route 1.049ns (80.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.049     1.308    U1/ECHO_IBUF
    SLICE_X36Y42         FDRE                                         r  U1/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    U1/CLK
    SLICE_X36Y42         FDRE                                         r  U1/counter_reg[6]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.259ns (19.792%)  route 1.049ns (80.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ECHO_IBUF_inst/O
                         net (fo=22, routed)          1.049     1.308    U1/ECHO_IBUF
    SLICE_X36Y42         FDRE                                         r  U1/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    U1/CLK
    SLICE_X36Y42         FDRE                                         r  U1/counter_reg[7]/C

Slack:                    inf
  Source:                 ECHO
                            (input port)
  Destination:            U1/DIST_OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.304ns (23.189%)  route 1.006ns (76.812%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ECHO (IN)
                         net (fo=0)                   0.000     0.000    ECHO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  ECHO_IBUF_inst/O
                         net (fo=22, routed)          0.894     1.153    U1/ECHO_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.198 r  U1/DIST_OUT[19]_i_1/O
                         net (fo=40, routed)          0.112     1.310    U1/counter
    SLICE_X38Y39         FDRE                                         r  U1/DIST_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.832     1.990    U1/CLK
    SLICE_X38Y39         FDRE                                         r  U1/DIST_OUT_reg[0]/C





