m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/simulation
vclk_div
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1678420072
!i10b 1
!s100 3<DJK1fgC<83aHeYS^FlB2
I`zBd5_m>C74VN]OmPjW<l2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 clk_div_v_unit
S1
R0
w1677253909
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v
L0 1
Z4 OW;L;10.5c;63
r1
!s85 0
31
Z5 !s108 1678420072.000000
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v|
!s101 -O0
!i113 1
Z6 o-sv -work presynth -O0
Z7 !s92 +incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl -sv -work presynth -O0
Z8 tCvgOpt 0
vFIFO_INPUT_SAVE
R1
R2
!i10b 1
!s100 8S;[7j@;<eRF9c8K?YNf13
IU`NGb:0Cn1W]^CHR0feOD3
R3
!s105 FIFO_INPUT_SAVE_v_unit
S1
R0
w1678366256
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_INPUT_SAVE/FIFO_INPUT_SAVE.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_INPUT_SAVE/FIFO_INPUT_SAVE.v
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_INPUT_SAVE/FIFO_INPUT_SAVE.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_INPUT_SAVE/FIFO_INPUT_SAVE.v|
!s101 -O0
!i113 1
R6
R7
R8
n@f@i@f@o_@i@n@p@u@t_@s@a@v@e
vFIFO_OUTPUT_SEND
R1
R2
!i10b 1
!s100 cU:[S_A_Jzm9Y?CCP78n`0
I?j^C]3QW[hhe9h>mckGC>3
R3
!s105 FIFO_OUTPUT_SEND_v_unit
S1
R0
w1678367206
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_OUTPUT_SEND/FIFO_OUTPUT_SEND.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_OUTPUT_SEND/FIFO_OUTPUT_SEND.v
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_OUTPUT_SEND/FIFO_OUTPUT_SEND.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_OUTPUT_SEND/FIFO_OUTPUT_SEND.v|
!s101 -O0
!i113 1
R6
R7
R8
n@f@i@f@o_@o@u@t@p@u@t_@s@e@n@d
vmem_command
R1
DXx4 work 18 mem_command_v_unit 0 22 @lNcVY[fWX:`P`=]zNY0f2
R3
r1
!s85 0
31
!i10b 1
!s100 LVo25RZ?[>UoJ`?NI@gi<0
I>haa_DzfBn23UO3CPBh;o0
!s105 mem_command_v_unit
S1
R0
Z9 w1678420062
Z10 8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/mem_command.v
Z11 FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/mem_command.v
L0 6
R4
R5
Z12 !s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/command_vars.v|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/mem_command.v|
Z13 !s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/mem_command.v|
!s101 -O0
!i113 1
R6
R7
R8
Xmem_command_v_unit
R1
V@lNcVY[fWX:`P`=]zNY0f2
r1
!s85 0
31
!i10b 1
!s100 kJU^7NLK@>_DkVNRE[oX=3
I@lNcVY[fWX:`P`=]zNY0f2
!i103 1
S1
R0
R9
R10
R11
Z14 FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/command_vars.v
L0 1
R4
R5
R12
R13
!s101 -O0
!i113 1
R6
R7
R8
vspi_master
R1
R2
!i10b 1
!s100 knzG5b3BNeTNB`8U01JXR1
IK@K8SzmLL86oVWb;M;Xn73
R3
!s105 spi_master_v_unit
S1
R0
w1677951166
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v
L0 35
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v|
!s101 -O0
!i113 1
R6
R7
R8
vSPI_Master_With_Single_CS
R1
R2
!i10b 1
!s100 RX[HN5Dik[H2dnT@cCMg21
IZJ:[zn^kUb^5:5Yh^?fIT1
R3
!s105 SPI_Master_With_Single_CS_v_unit
S1
R0
w1678059331
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v
L0 37
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v|
!s101 -O0
!i113 1
R6
R7
R8
n@s@p@i_@master_@with_@single_@c@s
vtb_top
R1
R2
!i10b 1
!s100 2Z=BZhG0FPzYmH=Vn^h<J0
IN:8jl0ZzfbJU<A1j>K[;;3
R3
Z15 !s105 tb_top_v_unit
S1
R0
w1678418802
Z16 8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v
Z17 FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v|
Z18 !s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v|
!s101 -O0
!i113 1
R6
Z19 !s92 +incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl +incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus -sv -work presynth -O0
R8
vtop
R1
DXx4 work 10 top_v_unit 0 22 =HS86[B>=Tk57M<^I9b520
R3
r1
!s85 0
31
!i10b 1
!s100 1bUmULdZa@Xz]Rd8X80R22
I;hL4ooNd=d?MP<mSMSVDF0
!s105 top_v_unit
S1
R0
Z20 w1678419042
Z21 8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v
Z22 FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v
L0 4
R4
R5
Z23 !s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/command_vars.v|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v|
Z24 !s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v|
!s101 -O0
!i113 1
R6
R7
R8
vtop_test
R1
!s110 1678215704
!i10b 1
!s100 Sa`NnC2@L`ZeElj3OFcIo2
I@4KbM6iUc>@:lZ@U`jBcd2
R3
R15
S1
R0
w1678183878
R16
R17
L0 3
R4
r1
!s85 0
31
!s108 1678215704.000000
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v|
R18
!s101 -O0
!i113 1
R6
R19
R8
Xtop_v_unit
R1
V=HS86[B>=Tk57M<^I9b520
r1
!s85 0
31
!i10b 1
!s100 OCJB6kdK8cC0E7kcBGMHB2
I=HS86[B>=Tk57M<^I9b520
!i103 1
S1
R0
R20
R21
R22
R14
L0 1
R4
R5
R23
R24
!s101 -O0
!i113 1
R6
R7
R8
